-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "05/06/2018 21:50:30"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	ReferenceDesign IS
    PORT (
	Clk : IN std_logic;
	Reset : IN std_logic;
	Echo : IN std_logic;
	TxData_In : IN std_logic_vector(7 DOWNTO 0);
	RxDatum_In : IN std_logic;
	TxDatum_Out : OUT std_logic;
	DigitSS1 : OUT std_logic_vector(6 DOWNTO 0);
	DigitSS2 : OUT std_logic_vector(6 DOWNTO 0);
	DigitSS3 : OUT std_logic_vector(6 DOWNTO 0);
	Pulse : OUT std_logic
	);
END ReferenceDesign;

-- Design Ports Information
-- TxData_In[0]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TxData_In[1]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TxData_In[2]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TxData_In[3]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TxData_In[4]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TxData_In[5]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TxData_In[6]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TxData_In[7]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TxDatum_Out	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DigitSS1[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DigitSS1[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DigitSS1[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DigitSS1[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DigitSS1[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DigitSS1[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DigitSS1[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DigitSS2[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DigitSS2[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DigitSS2[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DigitSS2[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DigitSS2[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DigitSS2[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DigitSS2[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DigitSS3[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DigitSS3[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DigitSS3[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DigitSS3[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DigitSS3[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DigitSS3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DigitSS3[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Pulse	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Reset	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- Clk	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- Echo	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- RxDatum_In	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF ReferenceDesign IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_Clk : std_logic;
SIGNAL ww_Reset : std_logic;
SIGNAL ww_Echo : std_logic;
SIGNAL ww_TxData_In : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_RxDatum_In : std_logic;
SIGNAL ww_TxDatum_Out : std_logic;
SIGNAL ww_DigitSS1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_DigitSS2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_DigitSS3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_Pulse : std_logic;
SIGNAL \C3|Selector5~1clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \C3|TxData_In[0]~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \C3|Data_Out~2clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~10_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~22_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~24_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~18_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~14_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~0_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~8_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~12_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~18_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~20_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~16_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ : std_logic;
SIGNAL \C2|C8|Count_Internal[3]~21_combout\ : std_logic;
SIGNAL \C1|C0|Count[1]~15_combout\ : std_logic;
SIGNAL \C1|C0|Count[4]~22_combout\ : std_logic;
SIGNAL \C1|C0|Count[6]~26_combout\ : std_logic;
SIGNAL \C1|C0|Count[10]~34_combout\ : std_logic;
SIGNAL \C2|C1|Count[0]~11_combout\ : std_logic;
SIGNAL \C2|C1|Count[0]~12\ : std_logic;
SIGNAL \C2|C1|Count[1]~14_combout\ : std_logic;
SIGNAL \C2|C1|Count[1]~15\ : std_logic;
SIGNAL \C2|C1|Count[2]~16_combout\ : std_logic;
SIGNAL \C2|C1|Count[2]~17\ : std_logic;
SIGNAL \C2|C1|Count[3]~18_combout\ : std_logic;
SIGNAL \C2|C1|Count[3]~19\ : std_logic;
SIGNAL \C2|C1|Count[4]~20_combout\ : std_logic;
SIGNAL \C2|C1|Count[4]~21\ : std_logic;
SIGNAL \C2|C1|Count[5]~22_combout\ : std_logic;
SIGNAL \C2|C1|Count[5]~23\ : std_logic;
SIGNAL \C2|C1|Count[6]~24_combout\ : std_logic;
SIGNAL \C2|C1|Count[6]~25\ : std_logic;
SIGNAL \C2|C1|Count[7]~26_combout\ : std_logic;
SIGNAL \C2|C1|Count[7]~27\ : std_logic;
SIGNAL \C2|C1|Count[8]~28_combout\ : std_logic;
SIGNAL \C2|C1|Count[8]~29\ : std_logic;
SIGNAL \C2|C1|Count[9]~30_combout\ : std_logic;
SIGNAL \C2|C1|Count[9]~31\ : std_logic;
SIGNAL \C2|C1|Count[10]~32_combout\ : std_logic;
SIGNAL \C2|C2|Count[0]~12_combout\ : std_logic;
SIGNAL \C2|C2|Count[0]~13\ : std_logic;
SIGNAL \C2|C2|Count[1]~14_combout\ : std_logic;
SIGNAL \C2|C2|Count[1]~15\ : std_logic;
SIGNAL \C2|C2|Count[2]~17_combout\ : std_logic;
SIGNAL \C2|C2|Count[2]~18\ : std_logic;
SIGNAL \C2|C2|Count[3]~19_combout\ : std_logic;
SIGNAL \C2|C2|Count[3]~20\ : std_logic;
SIGNAL \C2|C2|Count[4]~21_combout\ : std_logic;
SIGNAL \C2|C2|Count[4]~22\ : std_logic;
SIGNAL \C2|C2|Count[5]~23_combout\ : std_logic;
SIGNAL \C2|C2|Count[5]~24\ : std_logic;
SIGNAL \C2|C2|Count[6]~25_combout\ : std_logic;
SIGNAL \C2|C2|Count[6]~26\ : std_logic;
SIGNAL \C2|C2|Count[7]~27_combout\ : std_logic;
SIGNAL \C2|C2|Count[7]~28\ : std_logic;
SIGNAL \C2|C2|Count[8]~29_combout\ : std_logic;
SIGNAL \C2|C2|Count[8]~30\ : std_logic;
SIGNAL \C2|C2|Count[9]~31_combout\ : std_logic;
SIGNAL \C2|C2|Count[9]~32\ : std_logic;
SIGNAL \C2|C2|Count[10]~33_combout\ : std_logic;
SIGNAL \C2|C2|Count[10]~34\ : std_logic;
SIGNAL \C2|C2|Count[11]~35_combout\ : std_logic;
SIGNAL \C2|C3|Count[0]~24_combout\ : std_logic;
SIGNAL \C2|C3|Count[0]~25\ : std_logic;
SIGNAL \C2|C3|Count[1]~26_combout\ : std_logic;
SIGNAL \C2|C3|Count[1]~27\ : std_logic;
SIGNAL \C2|C3|Count[2]~28_combout\ : std_logic;
SIGNAL \C2|C3|Count[2]~29\ : std_logic;
SIGNAL \C2|C3|Count[3]~30_combout\ : std_logic;
SIGNAL \C2|C3|Count[3]~31\ : std_logic;
SIGNAL \C2|C3|Count[4]~32_combout\ : std_logic;
SIGNAL \C2|C3|Count[4]~33\ : std_logic;
SIGNAL \C2|C3|Count[5]~34_combout\ : std_logic;
SIGNAL \C2|C3|Count[5]~35\ : std_logic;
SIGNAL \C2|C3|Count[6]~36_combout\ : std_logic;
SIGNAL \C2|C3|Count[6]~37\ : std_logic;
SIGNAL \C2|C3|Count[7]~38_combout\ : std_logic;
SIGNAL \C2|C3|Count[7]~39\ : std_logic;
SIGNAL \C2|C3|Count[8]~40_combout\ : std_logic;
SIGNAL \C2|C3|Count[8]~41\ : std_logic;
SIGNAL \C2|C3|Count[9]~42_combout\ : std_logic;
SIGNAL \C2|C3|Count[9]~43\ : std_logic;
SIGNAL \C2|C3|Count[10]~44_combout\ : std_logic;
SIGNAL \C2|C3|Count[10]~45\ : std_logic;
SIGNAL \C2|C3|Count[11]~46_combout\ : std_logic;
SIGNAL \C2|C3|Count[11]~47\ : std_logic;
SIGNAL \C2|C3|Count[12]~48_combout\ : std_logic;
SIGNAL \C2|C3|Count[12]~49\ : std_logic;
SIGNAL \C2|C3|Count[13]~50_combout\ : std_logic;
SIGNAL \C2|C3|Count[13]~51\ : std_logic;
SIGNAL \C2|C3|Count[14]~52_combout\ : std_logic;
SIGNAL \C2|C3|Count[14]~53\ : std_logic;
SIGNAL \C2|C3|Count[15]~54_combout\ : std_logic;
SIGNAL \C2|C3|Count[15]~55\ : std_logic;
SIGNAL \C2|C3|Count[16]~56_combout\ : std_logic;
SIGNAL \C2|C3|Count[16]~57\ : std_logic;
SIGNAL \C2|C3|Count[17]~58_combout\ : std_logic;
SIGNAL \C2|C3|Count[17]~59\ : std_logic;
SIGNAL \C2|C3|Count[18]~60_combout\ : std_logic;
SIGNAL \C2|C3|Count[18]~61\ : std_logic;
SIGNAL \C2|C3|Count[19]~62_combout\ : std_logic;
SIGNAL \C2|C3|Count[19]~63\ : std_logic;
SIGNAL \C2|C3|Count[20]~64_combout\ : std_logic;
SIGNAL \C2|C3|Count[20]~65\ : std_logic;
SIGNAL \C2|C3|Count[21]~66_combout\ : std_logic;
SIGNAL \C0|C0|Count[0]~13_combout\ : std_logic;
SIGNAL \C0|C0|Count[2]~17_combout\ : std_logic;
SIGNAL \C0|C0|Count[3]~20_combout\ : std_logic;
SIGNAL \C0|C0|Count[7]~28_combout\ : std_logic;
SIGNAL \C0|C1|Count_Internal[2]~9_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[48]~222_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[47]~224_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[46]~227_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[45]~229_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[62]~232_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[61]~234_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[60]~236_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[79]~238_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[78]~239_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[77]~240_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[76]~242_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[75]~244_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[95]~246_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[91]~251_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[90]~253_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[111]~255_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[107]~259_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[106]~261_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[105]~262_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[127]~265_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[125]~267_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[122]~270_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[121]~272_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[120]~274_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[144]~275_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[143]~276_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[139]~280_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[138]~281_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[136]~283_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[135]~286_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[160]~287_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[159]~288_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[157]~290_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[156]~291_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[155]~292_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[154]~293_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[153]~294_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[151]~296_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[150]~299_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[176]~300_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[175]~301_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[173]~303_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[166]~310_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[165]~312_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[189]~317_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[186]~320_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[185]~321_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[183]~323_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[181]~325_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[180]~328_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[195]~330_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[206]~333_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[204]~335_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[203]~336_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[201]~338_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[200]~339_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[197]~342_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[96]~240_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[95]~243_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[94]~245_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[93]~247_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[92]~249_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[91]~250_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[111]~253_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[107]~258_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[106]~260_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[127]~262_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[125]~264_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[124]~265_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[123]~266_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[121]~268_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[143]~271_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[142]~272_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[141]~273_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[139]~275_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[136]~278_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[158]~282_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[157]~283_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[156]~284_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[155]~285_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[154]~286_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[151]~289_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[172]~295_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[171]~296_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[167]~300_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[166]~302_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[192]~303_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[191]~304_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[188]~307_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[187]~308_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[186]~309_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[183]~312_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[181]~315_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[205]~319_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[203]~321_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[198]~326_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[196]~328_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[224]~330_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[223]~331_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[16]~108_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[23]~109_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[28]~113_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[27]~114_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[26]~116_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[33]~117_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[32]~118_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[38]~121_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[37]~122_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[36]~123_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[43]~125_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[41]~128_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[46]~132_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[52]~134_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[51]~136_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[58]~137_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[57]~138_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[62]~142_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[61]~144_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[68]~145_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[66]~148_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[195]~334_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[144]~185_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[143]~187_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[142]~188_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[141]~190_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[140]~192_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[139]~194_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[138]~196_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[137]~198_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[157]~203_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[153]~207_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[152]~209_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[176]~213_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[170]~219_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[169]~220_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[168]~221_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[167]~226_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[192]~227_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[188]~231_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[186]~233_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[166]~237_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[166]~240_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[182]~241_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[204]~246_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[200]~250_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[199]~251_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[223]~259_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[222]~260_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[54]~110_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[50]~114_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[219]~263_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[49]~115_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[67]~126_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[66]~127_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[217]~265_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[56]~128_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[65]~129_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[75]~133_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[85]~138_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[84]~139_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[83]~140_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[215]~267_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[72]~142_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[81]~143_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[94]~144_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[93]~145_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[102]~151_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[101]~152_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[99]~154_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[98]~155_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[213]~269_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[88]~156_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[110]~158_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[108]~160_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[106]~162_combout\ : std_logic;
SIGNAL \C2|C1|Tick~regout\ : std_logic;
SIGNAL \C2|C4|Selector1~0_combout\ : std_logic;
SIGNAL \C1|C0|Equal0~1_combout\ : std_logic;
SIGNAL \C2|C2|Tick~regout\ : std_logic;
SIGNAL \C2|C3|Tick~regout\ : std_logic;
SIGNAL \C2|C1|Equal0~0_combout\ : std_logic;
SIGNAL \C2|C1|Equal0~1_combout\ : std_logic;
SIGNAL \C2|C1|Equal0~2_combout\ : std_logic;
SIGNAL \C2|C1|Tick~0_combout\ : std_logic;
SIGNAL \C0|C3|Data_Internal~0_combout\ : std_logic;
SIGNAL \C0|C3|Data_Internal~5_combout\ : std_logic;
SIGNAL \C2|C2|Equal0~0_combout\ : std_logic;
SIGNAL \C2|C2|Equal0~1_combout\ : std_logic;
SIGNAL \C2|C2|Equal0~2_combout\ : std_logic;
SIGNAL \C2|C2|Tick~0_combout\ : std_logic;
SIGNAL \C2|C3|Equal0~0_combout\ : std_logic;
SIGNAL \C2|C3|Equal0~1_combout\ : std_logic;
SIGNAL \C2|C3|Equal0~2_combout\ : std_logic;
SIGNAL \C2|C3|Equal0~3_combout\ : std_logic;
SIGNAL \C2|C3|Equal0~4_combout\ : std_logic;
SIGNAL \C2|C3|Equal0~5_combout\ : std_logic;
SIGNAL \C2|C3|Equal0~6_combout\ : std_logic;
SIGNAL \C2|C1|Count[8]~13_combout\ : std_logic;
SIGNAL \C0|C0|Equal0~0_combout\ : std_logic;
SIGNAL \C2|C2|Count[2]~16_combout\ : std_logic;
SIGNAL \C3|Selector0~0_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[94]~353_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[93]~354_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[110]~357_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[109]~358_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[108]~359_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[126]~362_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[142]~368_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[171]~386_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[170]~387_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[168]~389_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[192]~390_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[191]~391_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[187]~395_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[184]~398_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[208]~400_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[207]~401_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[205]~403_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[202]~406_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[199]~409_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[198]~410_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[174]~355_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[190]~363_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[184]~369_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[206]~372_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[204]~374_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[200]~378_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[199]~379_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[222]~382_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[18]~149_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[15]~153_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[219]~385_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[30]~165_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[42]~171_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[216]~388_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[48]~174_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[47]~175_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[215]~389_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[45]~177_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[53]~178_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[63]~186_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[67]~189_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[175]~276_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[174]~277_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[173]~278_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[191]~283_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[190]~284_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[189]~285_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[208]~292_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[207]~293_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[206]~294_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[205]~295_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[198]~302_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[224]~303_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[221]~306_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[220]~307_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[53]~166_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[52]~167_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[51]~168_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[62]~171_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[61]~172_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[60]~173_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[59]~174_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[58]~175_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[70]~178_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[69]~179_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[68]~180_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[56]~183_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[78]~185_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[77]~186_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[73]~191_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[86]~192_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[82]~196_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[92]~201_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[91]~202_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[90]~203_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[214]~313_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[89]~205_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[100]~208_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[109]~214_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[107]~216_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[105]~219_combout\ : std_logic;
SIGNAL \C2|C3|Tick~2_combout\ : std_logic;
SIGNAL \C2|C3|Count[0]~68_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[64]~411_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[63]~412_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[92]~415_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[152]~419_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[167]~420_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[182]~421_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[112]~391_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[110]~393_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[122]~397_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[137]~398_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[152]~399_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[182]~401_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[197]~402_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[65]~190_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[160]~315_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[159]~316_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[158]~317_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[154]~321_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[197]~326_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[168]~405_combout\ : std_logic;
SIGNAL \Clk~combout\ : std_logic;
SIGNAL \Clk~clkctrl_outclk\ : std_logic;
SIGNAL \Reset~combout\ : std_logic;
SIGNAL \RxDatum_In~combout\ : std_logic;
SIGNAL \C0|C0|Count[0]~14\ : std_logic;
SIGNAL \C0|C0|Count[1]~15_combout\ : std_logic;
SIGNAL \C0|C2|PS~7_combout\ : std_logic;
SIGNAL \C0|C2|PS.Idle~regout\ : std_logic;
SIGNAL \C0|C1|Count_Internal[0]~5_combout\ : std_logic;
SIGNAL \C0|C1|Count_Internal[4]~15_combout\ : std_logic;
SIGNAL \C0|C1|Count_Internal[4]~16_combout\ : std_logic;
SIGNAL \C0|C1|Count_Internal[0]~6\ : std_logic;
SIGNAL \C0|C1|Count_Internal[1]~7_combout\ : std_logic;
SIGNAL \C0|C1|Count_Internal[1]~8\ : std_logic;
SIGNAL \C0|C1|Count_Internal[2]~10\ : std_logic;
SIGNAL \C0|C1|Count_Internal[3]~11_combout\ : std_logic;
SIGNAL \C0|C1|Count_Internal[3]~12\ : std_logic;
SIGNAL \C0|C1|Count_Internal[4]~13_combout\ : std_logic;
SIGNAL \C0|C2|Equal0~0_combout\ : std_logic;
SIGNAL \C0|C2|Selector1~0_combout\ : std_logic;
SIGNAL \C0|C2|Selector1~1_combout\ : std_logic;
SIGNAL \C0|C2|PS.Skip~regout\ : std_logic;
SIGNAL \C0|C2|Selector2~0_combout\ : std_logic;
SIGNAL \C0|C2|PS.Transfer~regout\ : std_logic;
SIGNAL \C0|C2|Selector3~0_combout\ : std_logic;
SIGNAL \C0|C2|Selector3~1_combout\ : std_logic;
SIGNAL \C0|C2|PS.Finish~regout\ : std_logic;
SIGNAL \C0|C2|Idle_State~1_combout\ : std_logic;
SIGNAL \C0|C2|Idle_State~regout\ : std_logic;
SIGNAL \C0|C0|Count[4]~19_combout\ : std_logic;
SIGNAL \C0|C0|Count[1]~16\ : std_logic;
SIGNAL \C0|C0|Count[2]~18\ : std_logic;
SIGNAL \C0|C0|Count[3]~21\ : std_logic;
SIGNAL \C0|C0|Count[4]~22_combout\ : std_logic;
SIGNAL \C0|C0|Count[4]~23\ : std_logic;
SIGNAL \C0|C0|Count[5]~25\ : std_logic;
SIGNAL \C0|C0|Count[6]~26_combout\ : std_logic;
SIGNAL \C0|C0|Count[6]~27\ : std_logic;
SIGNAL \C0|C0|Count[7]~29\ : std_logic;
SIGNAL \C0|C0|Count[8]~30_combout\ : std_logic;
SIGNAL \C0|C0|Count[8]~31\ : std_logic;
SIGNAL \C0|C0|Count[9]~33\ : std_logic;
SIGNAL \C0|C0|Count[10]~34_combout\ : std_logic;
SIGNAL \C0|C0|Count[10]~35\ : std_logic;
SIGNAL \C0|C0|Count[11]~36_combout\ : std_logic;
SIGNAL \C0|C0|Count[11]~37\ : std_logic;
SIGNAL \C0|C0|Count[12]~38_combout\ : std_logic;
SIGNAL \C0|C0|Count[9]~32_combout\ : std_logic;
SIGNAL \C0|C0|Equal0~2_combout\ : std_logic;
SIGNAL \C0|C0|Count[5]~24_combout\ : std_logic;
SIGNAL \C0|C0|Equal0~1_combout\ : std_logic;
SIGNAL \C0|C0|Equal0~3_combout\ : std_logic;
SIGNAL \C0|C0|Tick~0_combout\ : std_logic;
SIGNAL \C0|C0|Tick~regout\ : std_logic;
SIGNAL \C0|C2|Selector0~0_combout\ : std_logic;
SIGNAL \C0|C2|PS.Start~regout\ : std_logic;
SIGNAL \C0|C2|RxDatum_Out~1_combout\ : std_logic;
SIGNAL \C0|C2|RxDatum_Out~regout\ : std_logic;
SIGNAL \C0|C3|Data_Internal~4_combout\ : std_logic;
SIGNAL \C0|C2|WriteData~2_combout\ : std_logic;
SIGNAL \C0|C2|WriteData~regout\ : std_logic;
SIGNAL \C0|C3|Data_Internal[6]~1_combout\ : std_logic;
SIGNAL \C0|C3|Data_Internal~2_combout\ : std_logic;
SIGNAL \C0|C3|Data_Internal~8_combout\ : std_logic;
SIGNAL \C0|C3|Data_Internal~6_combout\ : std_logic;
SIGNAL \C0|C3|Data_Internal~3_combout\ : std_logic;
SIGNAL \C0|C3|Data_Internal~7_combout\ : std_logic;
SIGNAL \Equal2~0_combout\ : std_logic;
SIGNAL \Equal2~1_combout\ : std_logic;
SIGNAL \C3|Selector0~1_combout\ : std_logic;
SIGNAL \C1|C2|Selector1~0_combout\ : std_logic;
SIGNAL \C1|C2|PS.Start~regout\ : std_logic;
SIGNAL \C1|C1|Count_Internal~5_combout\ : std_logic;
SIGNAL \C1|C1|Count_Internal[1]~2_combout\ : std_logic;
SIGNAL \C1|C1|Count_Internal~1_combout\ : std_logic;
SIGNAL \C1|C1|Add0~1_combout\ : std_logic;
SIGNAL \C1|C1|Count_Internal~4_combout\ : std_logic;
SIGNAL \C1|C1|Add0~0_combout\ : std_logic;
SIGNAL \C1|C1|Count_Internal~3_combout\ : std_logic;
SIGNAL \C1|C1|Count_Internal[1]~0_combout\ : std_logic;
SIGNAL \C1|C2|Selector3~0_combout\ : std_logic;
SIGNAL \C1|C2|Selector2~0_combout\ : std_logic;
SIGNAL \C1|C2|PS.Transfer~regout\ : std_logic;
SIGNAL \C1|C2|Selector3~1_combout\ : std_logic;
SIGNAL \C1|C2|PS.Finish~regout\ : std_logic;
SIGNAL \C1|C2|TxEnd~feeder_combout\ : std_logic;
SIGNAL \C1|C2|TxEnd~regout\ : std_logic;
SIGNAL \C3|TxData_In[0]~1_combout\ : std_logic;
SIGNAL \C3|C1|Count_Internal[1]~4_combout\ : std_logic;
SIGNAL \C3|C1|Count_Internal~5_combout\ : std_logic;
SIGNAL \C3|C1|Count_Internal[1]~3_combout\ : std_logic;
SIGNAL \C3|Mux0~4_combout\ : std_logic;
SIGNAL \C3|C1|Count_Internal~6_combout\ : std_logic;
SIGNAL \C3|C1|Count_Internal~2_combout\ : std_logic;
SIGNAL \C3|C1|Count_Internal~7_combout\ : std_logic;
SIGNAL \C3|Selector2~0_combout\ : std_logic;
SIGNAL \C3|FS.Hold_298~combout\ : std_logic;
SIGNAL \C3|PS~9_combout\ : std_logic;
SIGNAL \C3|PS.Hold~regout\ : std_logic;
SIGNAL \C3|Selector5~0_combout\ : std_logic;
SIGNAL \C3|Selector5~1_combout\ : std_logic;
SIGNAL \C3|Selector5~1clkctrl_outclk\ : std_logic;
SIGNAL \C3|FS.Finish_286~combout\ : std_logic;
SIGNAL \C3|PS~7_combout\ : std_logic;
SIGNAL \C3|PS.Finish~regout\ : std_logic;
SIGNAL \C3|Selector6~0_combout\ : std_logic;
SIGNAL \C3|FS.Idle_322~combout\ : std_logic;
SIGNAL \C3|PS~8_combout\ : std_logic;
SIGNAL \C3|PS.Idle~regout\ : std_logic;
SIGNAL \C3|Selector4~0_combout\ : std_logic;
SIGNAL \C3|FS.Transfer_310~combout\ : std_logic;
SIGNAL \C3|PS~6_combout\ : std_logic;
SIGNAL \C3|PS.Transfer~regout\ : std_logic;
SIGNAL \C1|C2|PS~10_combout\ : std_logic;
SIGNAL \C1|C2|PS.Idle~regout\ : std_logic;
SIGNAL \C1|C2|Idle_State~0_combout\ : std_logic;
SIGNAL \C1|C2|Idle_State~feeder_combout\ : std_logic;
SIGNAL \C1|C2|Idle_State~regout\ : std_logic;
SIGNAL \C1|C0|Count[0]~13_combout\ : std_logic;
SIGNAL \C1|C0|Count[12]~21_combout\ : std_logic;
SIGNAL \C1|C0|Count[0]~14\ : std_logic;
SIGNAL \C1|C0|Count[1]~16\ : std_logic;
SIGNAL \C1|C0|Count[2]~17_combout\ : std_logic;
SIGNAL \C1|C0|Count[2]~18\ : std_logic;
SIGNAL \C1|C0|Count[3]~20\ : std_logic;
SIGNAL \C1|C0|Count[4]~23\ : std_logic;
SIGNAL \C1|C0|Count[5]~24_combout\ : std_logic;
SIGNAL \C1|C0|Count[5]~25\ : std_logic;
SIGNAL \C1|C0|Count[6]~27\ : std_logic;
SIGNAL \C1|C0|Count[7]~28_combout\ : std_logic;
SIGNAL \C1|C0|Count[7]~29\ : std_logic;
SIGNAL \C1|C0|Count[8]~31\ : std_logic;
SIGNAL \C1|C0|Count[9]~32_combout\ : std_logic;
SIGNAL \C1|C0|Count[9]~33\ : std_logic;
SIGNAL \C1|C0|Count[10]~35\ : std_logic;
SIGNAL \C1|C0|Count[11]~36_combout\ : std_logic;
SIGNAL \C1|C0|Count[11]~37\ : std_logic;
SIGNAL \C1|C0|Count[12]~38_combout\ : std_logic;
SIGNAL \C1|C0|Count[8]~30_combout\ : std_logic;
SIGNAL \C1|C0|Equal0~2_combout\ : std_logic;
SIGNAL \C1|C0|Count[3]~19_combout\ : std_logic;
SIGNAL \C1|C0|Equal0~0_combout\ : std_logic;
SIGNAL \C1|C0|Equal0~3_combout\ : std_logic;
SIGNAL \C1|C0|Tick~0_combout\ : std_logic;
SIGNAL \C1|C0|Tick~regout\ : std_logic;
SIGNAL \C1|C2|WriteData~regout\ : std_logic;
SIGNAL \C1|C3|Data_Internal~10_combout\ : std_logic;
SIGNAL \C1|C3|Data_Internal[4]~3_combout\ : std_logic;
SIGNAL \C1|C3|process_0~0_combout\ : std_logic;
SIGNAL \C3|Data_Out~2_combout\ : std_logic;
SIGNAL \C3|Data_Out~2clkctrl_outclk\ : std_logic;
SIGNAL \C3|Mux7~0_combout\ : std_logic;
SIGNAL \C3|TxData_In[0]~0_combout\ : std_logic;
SIGNAL \C3|TxData_In[0]~0clkctrl_outclk\ : std_logic;
SIGNAL \C1|C3|Data_Internal~9_combout\ : std_logic;
SIGNAL \C3|Mux6~0_combout\ : std_logic;
SIGNAL \C1|C3|Data_Internal~8_combout\ : std_logic;
SIGNAL \C3|Mux5~0_combout\ : std_logic;
SIGNAL \C1|C3|Data_Internal~7_combout\ : std_logic;
SIGNAL \C2|C8|Count_Internal[0]~15_combout\ : std_logic;
SIGNAL \Echo~combout\ : std_logic;
SIGNAL \C2|C5|PS~9_combout\ : std_logic;
SIGNAL \C2|C5|PS.TIMEOUT~regout\ : std_logic;
SIGNAL \C2|C5|PS~7_combout\ : std_logic;
SIGNAL \C2|C5|PS~8_combout\ : std_logic;
SIGNAL \C2|C5|PS.IDLE~regout\ : std_logic;
SIGNAL \C2|C5|Selector1~0_combout\ : std_logic;
SIGNAL \C2|C5|PS.MEASURE~regout\ : std_logic;
SIGNAL \C2|C5|PS~6_combout\ : std_logic;
SIGNAL \C2|C5|PS.FINISH~regout\ : std_logic;
SIGNAL \C2|C5|Idle_State~combout\ : std_logic;
SIGNAL \C2|C8|Count_Internal[0]~16\ : std_logic;
SIGNAL \C2|C8|Count_Internal[1]~17_combout\ : std_logic;
SIGNAL \C2|C8|Count_Internal[1]~18\ : std_logic;
SIGNAL \C2|C8|Count_Internal[2]~19_combout\ : std_logic;
SIGNAL \C2|C8|Count_Internal[2]~20\ : std_logic;
SIGNAL \C2|C8|Count_Internal[3]~22\ : std_logic;
SIGNAL \C2|C8|Count_Internal[4]~23_combout\ : std_logic;
SIGNAL \C2|C8|Count_Internal[4]~24\ : std_logic;
SIGNAL \C2|C8|Count_Internal[5]~26\ : std_logic;
SIGNAL \C2|C8|Count_Internal[6]~28\ : std_logic;
SIGNAL \C2|C8|Count_Internal[7]~29_combout\ : std_logic;
SIGNAL \C2|C8|Count_Internal[7]~30\ : std_logic;
SIGNAL \C2|C8|Count_Internal[8]~32\ : std_logic;
SIGNAL \C2|C8|Count_Internal[9]~33_combout\ : std_logic;
SIGNAL \C2|C8|Count_Internal[9]~34\ : std_logic;
SIGNAL \C2|C8|Count_Internal[10]~36\ : std_logic;
SIGNAL \C2|C8|Count_Internal[11]~37_combout\ : std_logic;
SIGNAL \C2|C8|Count_Internal[11]~38\ : std_logic;
SIGNAL \C2|C8|Count_Internal[12]~40\ : std_logic;
SIGNAL \C2|C8|Count_Internal[13]~41_combout\ : std_logic;
SIGNAL \C2|C8|Count_Internal[13]~42\ : std_logic;
SIGNAL \C2|C8|Count_Internal[14]~43_combout\ : std_logic;
SIGNAL \C2|C6|Data_Internal~3_combout\ : std_logic;
SIGNAL \C2|C6|Data_Internal[1]~1_combout\ : std_logic;
SIGNAL \C2|C6|Data_Internal~4_combout\ : std_logic;
SIGNAL \C2|C8|Count_Internal[12]~39_combout\ : std_logic;
SIGNAL \C2|C6|Data_Internal~5_combout\ : std_logic;
SIGNAL \C2|C8|Count_Internal[10]~35_combout\ : std_logic;
SIGNAL \C2|C6|Data_Internal~7_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[96]~241_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[95]~242_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[94]~244_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[93]~246_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[92]~248_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[91]~251_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[112]~252_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[111]~392_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[110]~254_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[109]~255_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[108]~256_combout\ : std_logic;
SIGNAL \C2|C6|Data_Internal~8_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[107]~257_combout\ : std_logic;
SIGNAL \C2|C8|Count_Internal[8]~31_combout\ : std_logic;
SIGNAL \C2|C6|Data_Internal~9_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[106]~259_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[128]~261_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[127]~336_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[126]~263_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[109]~394_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[125]~338_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[108]~395_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[124]~339_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[123]~396_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[122]~267_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[121]~269_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[144]~270_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[143]~341_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[126]~337_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[142]~342_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[141]~343_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[140]~274_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[139]~345_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[138]~276_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[137]~277_combout\ : std_logic;
SIGNAL \C2|C8|Count_Internal[6]~27_combout\ : std_logic;
SIGNAL \C2|C6|Data_Internal~11_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[136]~279_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[160]~280_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[159]~281_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[158]~348_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[157]~349_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[140]~344_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[156]~350_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[155]~351_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[138]~403_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[154]~352_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[153]~287_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[152]~288_combout\ : std_logic;
SIGNAL \C2|C8|Count_Internal[5]~25_combout\ : std_logic;
SIGNAL \C2|C6|Data_Internal~12_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[151]~290_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[128]~335_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[144]~340_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[160]~346_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[176]~353_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[176]~291_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[175]~292_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[174]~293_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[173]~294_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[172]~357_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[171]~358_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[170]~297_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[169]~298_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[168]~299_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[167]~400_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[166]~301_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[192]~361_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[159]~347_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[175]~354_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[191]~362_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[190]~305_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[189]~306_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[188]~365_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[187]~366_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[170]~359_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[186]~367_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[185]~310_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[184]~311_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[183]~406_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[182]~313_combout\ : std_logic;
SIGNAL \C2|C6|Data_Internal~14_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[181]~314_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~23\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[208]~316_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[207]~317_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[206]~318_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[173]~356_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[189]~364_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[205]~373_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[204]~320_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[203]~375_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[202]~322_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[201]~323_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[200]~324_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[199]~325_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[198]~407_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[197]~327_combout\ : std_logic;
SIGNAL \C2|C6|Data_Internal~15_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[196]~329_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~11\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~13\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~15\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~17\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~19\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~21\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~23\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~25\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~14_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[208]~370_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[224]~380_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[207]~371_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[223]~381_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~20_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[222]~332_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[17]~150_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[18]~106_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[17]~107_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[16]~151_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~18_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[221]~383_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[15]~152_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[23]~154_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[22]~110_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[21]~112_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[220]~384_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[20]~156_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[25]~161_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[25]~160_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[22]~155_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[28]~158_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[21]~111_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[27]~159_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~16_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[20]~157_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[26]~115_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[31]~119_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[33]~162_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[32]~163_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[31]~120_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[202]~376_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[218]~386_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[30]~164_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[37]~167_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[38]~166_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[36]~124_combout\ : std_logic;
SIGNAL \C2|C6|Data_Internal~10_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[153]~404_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[169]~360_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[185]~368_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[201]~377_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[217]~387_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[35]~168_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[43]~170_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[42]~126_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[35]~169_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[41]~127_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[40]~173_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[47]~130_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[40]~172_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[46]~131_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[45]~176_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[48]~129_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[53]~133_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[52]~179_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[51]~135_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[214]~390_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[50]~180_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \C3|Mux0~0_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[144]~184_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[143]~186_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[142]~189_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[141]~191_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[140]~193_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[139]~195_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[138]~197_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[137]~199_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~5\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~15\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[159]~201_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[158]~202_combout\ : std_logic;
SIGNAL \C2|C6|Data_Internal~6_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[157]~318_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[156]~204_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[155]~205_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[154]~206_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[153]~208_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[136]~211_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[136]~210_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[152]~212_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~5\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[160]~200_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~17\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[175]~214_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[174]~215_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[173]~216_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[172]~217_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[171]~218_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[170]~281_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[169]~322_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[168]~323_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[135]~224_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[135]~223_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[167]~324_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~15\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[176]~275_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~17\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~19\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[191]~228_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[190]~229_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[189]~230_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[156]~319_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[172]~279_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[188]~286_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[187]~232_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[186]~288_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[185]~234_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[184]~235_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[183]~236_combout\ : std_logic;
SIGNAL \C2|C6|Data_Internal~13_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[150]~238_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[150]~239_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[182]~325_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~1\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~3\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~5\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~7\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~9\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~11\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~13\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~15\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~17\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~18_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[192]~282_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~19\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~21\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~20_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[208]~242_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[207]~243_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[206]~244_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[205]~245_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[204]~296_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[203]~247_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[202]~248_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[201]~249_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[184]~290_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[200]~300_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[151]~222_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[151]~225_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[183]~291_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[199]~301_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[198]~252_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[165]~255_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[165]~254_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[181]~256_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[181]~253_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~24_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[197]~257_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~1\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~3\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~5\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~7\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~9\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~11\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~13\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~15\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~17\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~19\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~21\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~23\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[223]~304_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[222]~305_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[221]~261_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~14_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[220]~262_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~22_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[224]~258_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[53]~111_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[52]~112_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[51]~113_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[50]~169_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[155]~320_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[171]~280_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[187]~287_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[203]~297_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[219]~308_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[49]~170_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[54]~165_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[62]~116_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[61]~117_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[60]~118_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[59]~119_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[58]~120_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[202]~298_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[218]~309_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~10_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[48]~176_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[218]~264_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[48]~121_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[57]~122_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[68]~125_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[67]~181_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[57]~177_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[66]~182_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[185]~289_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[201]~299_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[217]~310_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[65]~184_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[70]~123_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[69]~124_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[77]~131_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[76]~132_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[75]~188_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[74]~134_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[216]~311_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~6_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[64]~190_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[216]~266_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[64]~135_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[73]~136_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[86]~137_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[78]~130_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[76]~187_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[85]~193_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[84]~194_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[74]~189_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[83]~195_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[82]~141_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[215]~312_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~4_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[72]~197_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[81]~198_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ : std_logic;
SIGNAL \C3|Mux4~0_combout\ : std_logic;
SIGNAL \C3|Mux4~1_combout\ : std_logic;
SIGNAL \C1|C3|Data_Internal~6_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[58]~182_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[57]~183_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[56]~140_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[213]~408_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[55]~184_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[94]~199_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[93]~200_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[92]~146_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[91]~147_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[90]~148_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~2_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[80]~204_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[214]~268_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[80]~149_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[89]~150_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ : std_logic;
SIGNAL \C3|Mux3~0_combout\ : std_logic;
SIGNAL \C3|Mux3~1_combout\ : std_logic;
SIGNAL \C1|C3|Data_Internal~5_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[63]~141_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[50]~181_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[56]~139_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[62]~187_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[55]~185_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[61]~143_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[60]~192_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \C3|Mux2~0_combout\ : std_logic;
SIGNAL \C3|Mux2~1_combout\ : std_logic;
SIGNAL \C1|C3|Data_Internal~4_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[101]~207_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[110]~213_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[100]~153_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[99]~209_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[98]~210_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[213]~314_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[88]~211_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[97]~157_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[102]~206_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[109]~159_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[108]~215_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[107]~161_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[97]~212_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[106]~217_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[180]~271_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[180]~272_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[212]~327_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[96]~218_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[196]~270_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[196]~273_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~26_combout\ : std_logic;
SIGNAL \C2|C7|Mod2|auto_generated|divider|divider|StageOut[212]~274_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~16_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[96]~163_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|StageOut[105]~164_combout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~1_cout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~3_cout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~5_cout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~7_cout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~9_cout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\ : std_logic;
SIGNAL \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ : std_logic;
SIGNAL \C3|Mux0~2_combout\ : std_logic;
SIGNAL \C2|C6|Data_Internal~0_combout\ : std_logic;
SIGNAL \C3|Mux0~1_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[68]~188_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[67]~146_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[60]~193_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[66]~147_combout\ : std_logic;
SIGNAL \C2|C6|Data_Internal~2_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|StageOut[195]~333_combout\ : std_logic;
SIGNAL \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~28_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|StageOut[65]~191_combout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1_cout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3_cout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5_cout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ : std_logic;
SIGNAL \C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ : std_logic;
SIGNAL \C3|Mux0~3_combout\ : std_logic;
SIGNAL \C1|C3|Data_Internal~2_combout\ : std_logic;
SIGNAL \C1|C3|Data_Internal~0_combout\ : std_logic;
SIGNAL \C1|C3|Data_Internal~1_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[48]~223_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[47]~225_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[46]~226_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[45]~228_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[64]~230_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[63]~231_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[62]~413_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[61]~233_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[60]~235_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[80]~237_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[79]~349_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[78]~350_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[77]~414_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[76]~241_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[75]~243_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[96]~245_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[95]~352_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[94]~247_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[93]~248_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[92]~249_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[91]~250_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[90]~252_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[112]~254_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[111]~356_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[110]~256_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[109]~257_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[108]~258_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[107]~416_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[106]~260_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[105]~263_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[128]~264_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[127]~361_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[126]~266_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[125]~363_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[124]~268_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[123]~269_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[122]~417_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[121]~271_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[120]~273_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[80]~348_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[96]~351_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[112]~355_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[128]~360_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[144]~366_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[143]~367_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[142]~277_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[141]~278_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[140]~279_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[123]~365_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[139]~371_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[138]~372_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[137]~282_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[136]~284_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[135]~285_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[160]~373_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[159]~374_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[158]~289_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[141]~369_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[157]~376_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[124]~364_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[140]~370_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[156]~377_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[155]~378_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[154]~379_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[137]~418_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[153]~380_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[152]~295_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[151]~297_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[150]~298_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[176]~381_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[175]~382_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[174]~302_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[173]~384_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[172]~304_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[171]~305_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[170]~306_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[169]~307_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[168]~308_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[167]~309_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[166]~311_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[165]~313_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[192]~314_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[191]~315_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[190]~316_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[189]~393_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[188]~318_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[187]~319_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[186]~396_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[169]~388_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[185]~397_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[184]~322_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[183]~399_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[182]~324_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[181]~326_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[180]~327_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[195]~329_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[208]~331_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[207]~332_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[158]~375_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[174]~383_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[190]~392_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[206]~402_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[205]~334_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[172]~385_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[188]~394_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[204]~404_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[203]~405_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[202]~337_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[201]~407_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[200]~408_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[199]~340_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[198]~341_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[197]~422_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[196]~344_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9_cout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~11_cout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~13_cout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~15_cout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~17_cout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~19_cout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~21_cout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~23_cout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~25_cout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~27_cout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[211]~345_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[196]~343_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[212]~346_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ : std_logic;
SIGNAL \C2|C7|Mod0|auto_generated|divider|divider|StageOut[213]~347_combout\ : std_logic;
SIGNAL \C2|C7|C0|Mux6~0_combout\ : std_logic;
SIGNAL \C2|C7|C0|Mux5~0_combout\ : std_logic;
SIGNAL \C2|C7|C0|Mux4~0_combout\ : std_logic;
SIGNAL \C2|C7|C0|Mux3~0_combout\ : std_logic;
SIGNAL \C2|C7|C0|Mux2~0_combout\ : std_logic;
SIGNAL \C2|C7|C0|Mux1~0_combout\ : std_logic;
SIGNAL \C2|C7|C0|Mux0~0_combout\ : std_logic;
SIGNAL \C2|C7|C1|Mux6~0_combout\ : std_logic;
SIGNAL \C2|C7|C1|Mux5~0_combout\ : std_logic;
SIGNAL \C2|C7|C1|Mux4~0_combout\ : std_logic;
SIGNAL \C2|C7|C1|Mux3~0_combout\ : std_logic;
SIGNAL \C2|C7|C1|Mux2~0_combout\ : std_logic;
SIGNAL \C2|C7|C1|Mux1~0_combout\ : std_logic;
SIGNAL \C2|C7|C1|Mux0~0_combout\ : std_logic;
SIGNAL \C2|C7|C2|Mux6~0_combout\ : std_logic;
SIGNAL \C2|C7|C2|Mux5~0_combout\ : std_logic;
SIGNAL \C2|C7|C2|Mux4~0_combout\ : std_logic;
SIGNAL \C2|C7|C2|Mux3~0_combout\ : std_logic;
SIGNAL \C2|C7|C2|Mux2~0_combout\ : std_logic;
SIGNAL \C2|C7|C2|Mux1~0_combout\ : std_logic;
SIGNAL \C2|C7|C2|Mux0~0_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \C2|C4|PS~5_combout\ : std_logic;
SIGNAL \C2|C4|PS.Idle~regout\ : std_logic;
SIGNAL \C2|C4|Selector1~1_combout\ : std_logic;
SIGNAL \C2|C4|PS.Send~regout\ : std_logic;
SIGNAL \C0|C1|Count_Internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \C0|C0|Count\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \C0|C3|Data_Internal\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \C1|C0|Count\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \C1|C1|Count_Internal\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \C1|C3|Data_Internal\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \C2|C1|Count\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \C2|C2|Count\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \C2|C3|Count\ : std_logic_vector(21 DOWNTO 0);
SIGNAL \C2|C8|Count_Internal\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \C2|C6|Data_Internal\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \C3|TxData_In\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \C3|Data_Out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \C3|C1|Count_Internal\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ALT_INV_Reset~combout\ : std_logic;
SIGNAL \C2|C7|C2|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \C2|C7|C1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \C2|C7|C0|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \C1|C3|ALT_INV_Data_Internal\ : std_logic_vector(0 DOWNTO 0);

BEGIN

ww_Clk <= Clk;
ww_Reset <= Reset;
ww_Echo <= Echo;
ww_TxData_In <= TxData_In;
ww_RxDatum_In <= RxDatum_In;
TxDatum_Out <= ww_TxDatum_Out;
DigitSS1 <= ww_DigitSS1;
DigitSS2 <= ww_DigitSS2;
DigitSS3 <= ww_DigitSS3;
Pulse <= ww_Pulse;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\C3|Selector5~1clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \C3|Selector5~1_combout\);

\C3|TxData_In[0]~0clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \C3|TxData_In[0]~0_combout\);

\C3|Data_Out~2clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \C3|Data_Out~2_combout\);

\Clk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \Clk~combout\);
\ALT_INV_Reset~combout\ <= NOT \Reset~combout\;
\C2|C7|C2|ALT_INV_Mux0~0_combout\ <= NOT \C2|C7|C2|Mux0~0_combout\;
\C2|C7|C1|ALT_INV_Mux0~0_combout\ <= NOT \C2|C7|C1|Mux0~0_combout\;
\C2|C7|C0|ALT_INV_Mux0~0_combout\ <= NOT \C2|C7|C0|Mux0~0_combout\;
\C1|C3|ALT_INV_Data_Internal\(0) <= NOT \C1|C3|Data_Internal\(0);

-- Location: LCCOMB_X34_Y18_N18
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[60]~236_combout\) # (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[60]~235_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[60]~236_combout\) # (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[60]~235_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[60]~236_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[60]~235_combout\,
	datad => VCC,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X34_Y18_N20
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[61]~234_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[61]~233_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[61]~234_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[61]~233_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[61]~234_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[61]~233_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[61]~234_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[61]~233_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X34_Y18_N22
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[62]~232_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[62]~413_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[62]~232_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[62]~413_combout\)))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[62]~232_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[62]~413_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[62]~232_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[62]~413_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X35_Y18_N22
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[95]~246_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[95]~352_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[95]~246_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[95]~352_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[95]~246_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[95]~352_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[95]~246_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[95]~352_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X37_Y18_N2
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[106]~261_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[106]~260_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[106]~261_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[106]~260_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[106]~261_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[106]~260_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[106]~261_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[106]~260_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X37_Y18_N6
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[108]~359_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[108]~258_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[108]~359_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[108]~258_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[108]~359_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[108]~258_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[108]~359_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[108]~258_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X36_Y17_N6
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[122]~270_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[122]~417_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[122]~270_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[122]~417_combout\)))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[122]~270_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[122]~417_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[122]~270_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[122]~417_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X36_Y17_N16
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[127]~265_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[127]~361_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[127]~265_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[127]~361_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[127]~265_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[127]~361_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[127]~265_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[127]~361_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X36_Y15_N6
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[138]~281_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[138]~372_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[138]~281_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[138]~372_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[138]~281_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[138]~372_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[138]~281_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[138]~372_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X36_Y15_N8
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[139]~280_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[139]~371_combout\))))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[139]~280_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[139]~371_combout\) # (GND))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[139]~280_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[139]~371_combout\) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[139]~280_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[139]~371_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X36_Y15_N10
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[140]~370_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[140]~279_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[140]~370_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[140]~279_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[140]~370_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[140]~279_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[140]~370_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[140]~279_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X36_Y15_N14
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[142]~368_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[142]~277_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[142]~368_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[142]~277_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[142]~368_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[142]~277_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[142]~368_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[142]~277_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X36_Y15_N16
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[143]~276_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[143]~367_combout\))))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[143]~276_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[143]~367_combout\) # (GND))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[143]~276_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[143]~367_combout\) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[143]~276_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[143]~367_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X36_Y15_N18
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[144]~275_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[144]~366_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[144]~275_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[144]~366_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[144]~275_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[144]~366_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[144]~275_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[144]~366_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X38_Y15_N16
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[157]~290_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[157]~376_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[157]~290_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[157]~376_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[157]~290_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[157]~376_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[157]~290_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[157]~376_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X38_Y15_N20
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[159]~288_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[159]~374_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[159]~288_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[159]~374_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[159]~288_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[159]~374_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[159]~288_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[159]~374_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X38_Y15_N22
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[160]~287_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[160]~373_combout\))))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[160]~287_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[160]~373_combout\) # (GND))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[160]~287_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[160]~373_combout\) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[160]~287_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[160]~373_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X41_Y15_N8
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[167]~420_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[167]~309_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[167]~420_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[167]~309_combout\)))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[167]~420_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[167]~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[167]~420_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[167]~309_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X41_Y15_N14
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[170]~387_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[170]~306_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[170]~387_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[170]~306_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[170]~387_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[170]~306_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[170]~387_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[170]~306_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

-- Location: LCCOMB_X41_Y15_N20
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[173]~303_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[173]~384_combout\))))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[173]~303_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[173]~384_combout\) # (GND))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[173]~303_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[173]~384_combout\) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[173]~303_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[173]~384_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

-- Location: LCCOMB_X43_Y15_N2
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[181]~325_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[181]~326_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[181]~325_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[181]~326_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[181]~325_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[181]~326_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[181]~325_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[181]~326_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X43_Y15_N8
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[184]~398_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[184]~322_combout\))))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[184]~398_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[184]~322_combout\) # (GND))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[184]~398_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[184]~322_combout\) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[184]~398_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[184]~322_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\);

-- Location: LCCOMB_X43_Y15_N10
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[185]~321_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[185]~397_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[185]~321_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[185]~397_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[185]~321_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[185]~397_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[185]~321_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[185]~397_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\);

-- Location: LCCOMB_X43_Y15_N14
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[187]~395_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[187]~319_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[187]~395_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[187]~319_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[187]~395_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[187]~319_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[187]~395_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[187]~319_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\);

-- Location: LCCOMB_X43_Y15_N16
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[188]~394_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[188]~318_combout\))))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[188]~394_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[188]~318_combout\) # (GND))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[188]~394_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[188]~318_combout\) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[188]~394_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[188]~318_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\);

-- Location: LCCOMB_X43_Y15_N20
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[190]~392_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[190]~316_combout\))))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[190]~392_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[190]~316_combout\) # (GND))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[190]~392_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[190]~316_combout\) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[190]~392_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[190]~316_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\);

-- Location: LCCOMB_X43_Y17_N2
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[196]~343_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[196]~344_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[196]~343_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[196]~344_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[196]~343_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[196]~344_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[196]~343_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[196]~344_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\);

-- Location: LCCOMB_X37_Y20_N24
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\C2|C6|Data_Internal\(12) & ((GND) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\C2|C6|Data_Internal\(12) & 
-- (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\C2|C6|Data_Internal\(12)) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C6|Data_Internal\(12),
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X36_Y20_N26
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[95]~243_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[95]~242_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[95]~243_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[95]~242_combout\)))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[95]~243_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[95]~242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[95]~243_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[95]~242_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X36_Y19_N20
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[109]~394_combout\ & (((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[109]~394_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[109]~255_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[109]~255_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[109]~394_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|StageOut[109]~255_combout\)) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[109]~394_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[109]~255_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X37_Y19_N8
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[124]~265_combout\ & (((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[124]~265_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[124]~339_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[124]~339_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[124]~265_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|StageOut[124]~339_combout\)) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[124]~265_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[124]~339_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X37_Y19_N12
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[126]~337_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[126]~263_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[126]~337_combout\ & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[126]~263_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[126]~337_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[126]~263_combout\ & 
-- !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[126]~337_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[126]~263_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\);

-- Location: LCCOMB_X37_Y19_N14
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[127]~262_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[127]~336_combout\))))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[127]~262_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[127]~336_combout\) # (GND))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[127]~262_combout\) # ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[127]~336_combout\) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[127]~262_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[127]~336_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\);

-- Location: LCCOMB_X38_Y19_N18
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[140]~344_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[140]~274_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[140]~344_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[140]~274_combout\)))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[140]~344_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[140]~274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[140]~344_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[140]~274_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X38_Y19_N20
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[141]~273_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[141]~343_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[141]~273_combout\ & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[141]~343_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[141]~273_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[141]~343_combout\ & 
-- !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[141]~273_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[141]~343_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\);

-- Location: LCCOMB_X38_Y19_N22
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[142]~272_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[142]~342_combout\))))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[142]~272_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[142]~342_combout\) # (GND))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[142]~272_combout\) # ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[142]~342_combout\) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[142]~272_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[142]~342_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\);

-- Location: LCCOMB_X42_Y19_N6
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[167]~300_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[167]~400_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[167]~300_combout\ & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[167]~400_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[167]~300_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[167]~400_combout\ & 
-- !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[167]~300_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[167]~400_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\);

-- Location: LCCOMB_X42_Y19_N8
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[168]~405_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[168]~299_combout\))))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[168]~405_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[168]~299_combout\) # (GND))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[168]~405_combout\) # ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[168]~299_combout\) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[168]~405_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[168]~299_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\);

-- Location: LCCOMB_X42_Y19_N12
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[170]~359_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[170]~297_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[170]~359_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[170]~297_combout\)))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[170]~359_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[170]~297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[170]~359_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[170]~297_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\);

-- Location: LCCOMB_X42_Y19_N14
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[171]~296_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[171]~358_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[171]~296_combout\ & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[171]~358_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[171]~296_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[171]~358_combout\ & 
-- !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[171]~296_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[171]~358_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\);

-- Location: LCCOMB_X42_Y19_N16
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[172]~295_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[172]~357_combout\))))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[172]~295_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[172]~357_combout\) # (GND))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[172]~295_combout\) # ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[172]~357_combout\) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[172]~295_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[172]~357_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\);

-- Location: LCCOMB_X42_Y19_N22
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[175]~354_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[175]~292_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[175]~354_combout\ & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[175]~292_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[175]~354_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[175]~292_combout\ & 
-- !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[175]~354_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[175]~292_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\);

-- Location: LCCOMB_X42_Y20_N12
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[187]~308_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[187]~366_combout\))))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[187]~308_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[187]~366_combout\) # (GND))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[187]~308_combout\) # ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[187]~366_combout\) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[187]~308_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[187]~366_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\);

-- Location: LCCOMB_X42_Y20_N16
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[189]~364_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[189]~306_combout\))))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[189]~364_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[189]~306_combout\) # (GND))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[189]~364_combout\) # ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[189]~306_combout\) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[189]~364_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[189]~306_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\);

-- Location: LCCOMB_X42_Y21_N12
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~10_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[201]~377_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[201]~323_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[201]~377_combout\ & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[201]~323_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~11\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[201]~377_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[201]~323_combout\ & 
-- !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[201]~377_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[201]~323_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~9\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~10_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~11\);

-- Location: LCCOMB_X42_Y21_N14
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~11\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[202]~376_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[202]~322_combout\))))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~11\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[202]~376_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[202]~322_combout\) # (GND))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~13\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[202]~376_combout\) # ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[202]~322_combout\) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[202]~376_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[202]~322_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~11\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~13\);

-- Location: LCCOMB_X42_Y21_N24
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~22_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~21\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[207]~371_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[207]~317_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~21\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[207]~371_combout\ & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[207]~317_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~23\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[207]~371_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[207]~317_combout\ & 
-- !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[207]~371_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[207]~317_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~21\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~22_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~23\);

-- Location: LCCOMB_X42_Y21_N26
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~24_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~23\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[208]~370_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[208]~316_combout\))))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~23\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[208]~370_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[208]~316_combout\) # (GND))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~25\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[208]~370_combout\) # ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[208]~316_combout\) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[208]~370_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[208]~316_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~23\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~24_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~25\);

-- Location: LCCOMB_X41_Y22_N12
\C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[222]~382_combout\) # (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[222]~332_combout\)))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[222]~382_combout\) # (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[222]~332_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[222]~382_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[222]~332_combout\,
	datad => VCC,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X42_Y22_N24
\C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\C2|C7|Div0|auto_generated|divider|divider|StageOut[17]~150_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[17]~107_combout\)))) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\C2|C7|Div0|auto_generated|divider|divider|StageOut[17]~150_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[17]~107_combout\)))))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[17]~150_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[17]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[17]~150_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[17]~107_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X42_Y22_N10
\C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\C2|C7|Div0|auto_generated|divider|divider|StageOut[22]~155_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[22]~110_combout\)))) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\C2|C7|Div0|auto_generated|divider|divider|StageOut[22]~155_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[22]~110_combout\)))))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[22]~155_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[22]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[22]~155_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[22]~110_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X43_Y22_N20
\C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\C2|C7|Div0|auto_generated|divider|divider|StageOut[26]~116_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[26]~115_combout\)))) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[26]~116_combout\ & 
-- (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[26]~115_combout\)))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|StageOut[26]~116_combout\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[26]~115_combout\ & 
-- !\C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[26]~116_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[26]~115_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X43_Y22_N22
\C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\C2|C7|Div0|auto_generated|divider|divider|StageOut[27]~114_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[27]~159_combout\)))) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\C2|C7|Div0|auto_generated|divider|divider|StageOut[27]~114_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[27]~159_combout\)))))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[27]~114_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[27]~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[27]~114_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[27]~159_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X43_Y21_N4
\C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\C2|C7|Div0|auto_generated|divider|divider|StageOut[32]~118_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[32]~163_combout\)))) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\C2|C7|Div0|auto_generated|divider|divider|StageOut[32]~118_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[32]~163_combout\)))))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[32]~118_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[32]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[32]~118_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[32]~163_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X44_Y21_N6
\C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\C2|C7|Div0|auto_generated|divider|divider|StageOut[35]~169_combout\) # (\C2|C7|Div0|auto_generated|divider|divider|StageOut[35]~168_combout\)))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\C2|C7|Div0|auto_generated|divider|divider|StageOut[35]~169_combout\) # (\C2|C7|Div0|auto_generated|divider|divider|StageOut[35]~168_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[35]~169_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[35]~168_combout\,
	datad => VCC,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X44_Y21_N8
\C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\C2|C7|Div0|auto_generated|divider|divider|StageOut[36]~123_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[36]~124_combout\)))) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[36]~123_combout\ & 
-- (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[36]~124_combout\)))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|StageOut[36]~123_combout\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[36]~124_combout\ & 
-- !\C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[36]~123_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[36]~124_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X44_Y21_N10
\C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\C2|C7|Div0|auto_generated|divider|divider|StageOut[37]~122_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[37]~167_combout\)))) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\C2|C7|Div0|auto_generated|divider|divider|StageOut[37]~122_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[37]~167_combout\)))))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[37]~122_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[37]~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[37]~122_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[37]~167_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X45_Y21_N6
\C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\C2|C7|Div0|auto_generated|divider|divider|StageOut[41]~128_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[41]~127_combout\)))) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[41]~128_combout\ & 
-- (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[41]~127_combout\)))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|StageOut[41]~128_combout\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[41]~127_combout\ & 
-- !\C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[41]~128_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[41]~127_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X45_Y21_N16
\C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\C2|C7|Div0|auto_generated|divider|divider|StageOut[45]~177_combout\) # (\C2|C7|Div0|auto_generated|divider|divider|StageOut[45]~176_combout\)))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\C2|C7|Div0|auto_generated|divider|divider|StageOut[45]~177_combout\) # (\C2|C7|Div0|auto_generated|divider|divider|StageOut[45]~176_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[45]~177_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[45]~176_combout\,
	datad => VCC,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X45_Y20_N2
\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\C2|C7|Div0|auto_generated|divider|divider|StageOut[51]~136_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[51]~135_combout\)))) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[51]~136_combout\ & 
-- (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[51]~135_combout\)))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|StageOut[51]~136_combout\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[51]~135_combout\ & 
-- !\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[51]~136_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[51]~135_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X45_Y20_N4
\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\C2|C7|Div0|auto_generated|divider|divider|StageOut[52]~134_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[52]~179_combout\)))) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\C2|C7|Div0|auto_generated|divider|divider|StageOut[52]~134_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[52]~179_combout\)))))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[52]~134_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[52]~179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[52]~134_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[52]~179_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X45_Y20_N16
\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\C2|C7|Div0|auto_generated|divider|divider|StageOut[55]~185_combout\) # (\C2|C7|Div0|auto_generated|divider|divider|StageOut[55]~184_combout\)))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\C2|C7|Div0|auto_generated|divider|divider|StageOut[55]~185_combout\) # (\C2|C7|Div0|auto_generated|divider|divider|StageOut[55]~184_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[55]~185_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[55]~184_combout\,
	datad => VCC,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X46_Y20_N12
\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\C2|C7|Div0|auto_generated|divider|divider|StageOut[60]~193_combout\) # (\C2|C7|Div0|auto_generated|divider|divider|StageOut[60]~192_combout\)))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\C2|C7|Div0|auto_generated|divider|divider|StageOut[60]~193_combout\) # (\C2|C7|Div0|auto_generated|divider|divider|StageOut[60]~192_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[60]~193_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[60]~192_combout\,
	datad => VCC,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X46_Y20_N16
\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\C2|C7|Div0|auto_generated|divider|divider|StageOut[62]~142_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[62]~187_combout\)))) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\C2|C7|Div0|auto_generated|divider|divider|StageOut[62]~142_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[62]~187_combout\)))))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[62]~142_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[62]~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[62]~142_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[62]~187_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X38_Y20_N24
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ = (\C2|C6|Data_Internal\(13) & (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~9\)) # (!\C2|C6|Data_Internal\(13) & 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~9\) # (GND)))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~9\) # (!\C2|C6|Data_Internal\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(13),
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~9\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~11\);

-- Location: LCCOMB_X38_Y20_N26
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ = (\C2|C6|Data_Internal\(14) & (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ $ (GND))) # (!\C2|C6|Data_Internal\(14) & 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ & VCC))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ = CARRY((\C2|C6|Data_Internal\(14) & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C6|Data_Internal\(14),
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~11\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~13\);

-- Location: LCCOMB_X40_Y20_N22
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[141]~190_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[141]~191_combout\)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & ((((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[141]~190_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[141]~191_combout\)))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[141]~190_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[141]~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[141]~190_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[141]~191_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~7\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~9\);

-- Location: LCCOMB_X40_Y16_N8
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[153]~207_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[153]~208_combout\)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ & (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[153]~207_combout\ & 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[153]~208_combout\)))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[153]~207_combout\ & (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[153]~208_combout\ & 
-- !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[153]~207_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[153]~208_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~1\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~3\);

-- Location: LCCOMB_X40_Y16_N12
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[155]~320_combout\ & (((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~5\)))) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[155]~320_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[155]~205_combout\ & (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~5\)) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[155]~205_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~5\) # (GND)))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ = CARRY(((!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[155]~320_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|StageOut[155]~205_combout\)) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[155]~320_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[155]~205_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~5\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~7\);

-- Location: LCCOMB_X40_Y16_N14
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[156]~319_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[156]~204_combout\)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & ((((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[156]~319_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[156]~204_combout\)))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[156]~319_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[156]~204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[156]~319_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[156]~204_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~7\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~9\);

-- Location: LCCOMB_X42_Y16_N2
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\ = (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[167]~226_combout\) # (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[167]~324_combout\)))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ = CARRY((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[167]~226_combout\) # (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[167]~324_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[167]~226_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[167]~324_combout\,
	datad => VCC,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~1\);

-- Location: LCCOMB_X42_Y16_N8
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[170]~219_combout\ & (((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~5\)))) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[170]~219_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[170]~281_combout\ & (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~5\)) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[170]~281_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~5\) # (GND)))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ = CARRY(((!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[170]~219_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|StageOut[170]~281_combout\)) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[170]~219_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[170]~281_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~5\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~7\);

-- Location: LCCOMB_X42_Y16_N10
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[171]~280_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[171]~218_combout\)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ & ((((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[171]~280_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[171]~218_combout\)))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[171]~280_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[171]~218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[171]~280_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[171]~218_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~7\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~9\);

-- Location: LCCOMB_X42_Y16_N14
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[173]~278_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[173]~216_combout\)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ & ((((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[173]~278_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[173]~216_combout\)))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[173]~278_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[173]~216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[173]~278_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[173]~216_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~11\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~13\);

-- Location: LCCOMB_X42_Y16_N20
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~18_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~17\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[176]~213_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[176]~275_combout\)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~17\ & (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[176]~213_combout\ & 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[176]~275_combout\)))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~19\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[176]~213_combout\ & (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[176]~275_combout\ & 
-- !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[176]~213_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[176]~275_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~17\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~18_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~19\);

-- Location: LCCOMB_X42_Y17_N12
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[166]~240_combout\) # (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[166]~237_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[166]~240_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[166]~237_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\);

-- Location: LCCOMB_X44_Y16_N2
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~1\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[183]~291_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[183]~236_combout\)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~1\ & (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[183]~291_combout\ & 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[183]~236_combout\)))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~3\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[183]~291_combout\ & (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[183]~236_combout\ & 
-- !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[183]~291_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[183]~236_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~1\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~3\);

-- Location: LCCOMB_X44_Y16_N4
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~3\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[184]~290_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[184]~235_combout\)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~3\ & ((((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[184]~290_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[184]~235_combout\)))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~5\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~3\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[184]~290_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[184]~235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[184]~290_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[184]~235_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~3\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~5\);

-- Location: LCCOMB_X44_Y16_N10
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[187]~287_combout\ & (((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~9\)))) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[187]~287_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[187]~232_combout\ & (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~9\)) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[187]~232_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~9\) # (GND)))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~11\ = CARRY(((!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[187]~287_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|StageOut[187]~232_combout\)) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[187]~287_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[187]~232_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~9\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~11\);

-- Location: LCCOMB_X44_Y16_N12
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~11\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[188]~231_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[188]~286_combout\)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~11\ & ((((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[188]~231_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[188]~286_combout\)))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~13\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~11\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[188]~231_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[188]~286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[188]~231_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[188]~286_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~11\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~13\);

-- Location: LCCOMB_X44_Y16_N14
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~14_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~13\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[189]~285_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[189]~230_combout\)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~13\ & (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[189]~285_combout\ & 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[189]~230_combout\)))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~15\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[189]~285_combout\ & (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[189]~230_combout\ & 
-- !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[189]~285_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[189]~230_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~13\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~14_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~15\);

-- Location: LCCOMB_X46_Y16_N2
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~0_combout\ = (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[197]~326_combout\) # (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[197]~257_combout\)))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~1\ = CARRY((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[197]~326_combout\) # (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[197]~257_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[197]~326_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[197]~257_combout\,
	datad => VCC,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~0_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~1\);

-- Location: LCCOMB_X46_Y16_N10
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~8_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~7\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[201]~299_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[201]~249_combout\)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~7\ & ((((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[201]~299_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[201]~249_combout\)))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~9\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~7\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[201]~299_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[201]~249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[201]~299_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[201]~249_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~7\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~8_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~9\);

-- Location: LCCOMB_X46_Y16_N14
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~12_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~11\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[203]~297_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[203]~247_combout\)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~11\ & ((((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[203]~297_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[203]~247_combout\)))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~13\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~11\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[203]~297_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[203]~247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[203]~297_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[203]~247_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~11\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~12_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~13\);

-- Location: LCCOMB_X46_Y16_N20
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~18_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~17\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[206]~294_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[206]~244_combout\)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~17\ & (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[206]~294_combout\ & 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[206]~244_combout\)))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~19\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[206]~294_combout\ & (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[206]~244_combout\ & 
-- !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[206]~294_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[206]~244_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~17\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~18_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~19\);

-- Location: LCCOMB_X46_Y16_N22
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~20_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~19\ & ((((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[207]~293_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[207]~243_combout\))))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~19\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[207]~293_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[207]~243_combout\) # (GND))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~21\ = CARRY((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[207]~293_combout\) # ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[207]~243_combout\) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[207]~293_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[207]~243_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~19\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~20_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~21\);

-- Location: LCCOMB_X46_Y17_N14
\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[220]~307_combout\) # (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[220]~262_combout\)))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[220]~307_combout\) # (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[220]~262_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[220]~307_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[220]~262_combout\,
	datad => VCC,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X46_Y17_N22
\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[224]~303_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[224]~258_combout\)))) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & ((((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[224]~303_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[224]~258_combout\)))))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[224]~303_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[224]~258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[224]~303_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[224]~258_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X47_Y16_N28
\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[219]~263_combout\) # (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[219]~308_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[219]~263_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[219]~308_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\);

-- Location: LCCOMB_X48_Y17_N12
\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\C2|C7|Div1|auto_generated|divider|divider|StageOut[57]~177_combout\) # (\C2|C7|Div1|auto_generated|divider|divider|StageOut[57]~122_combout\)))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\C2|C7|Div1|auto_generated|divider|divider|StageOut[57]~177_combout\) # (\C2|C7|Div1|auto_generated|divider|divider|StageOut[57]~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[57]~177_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[57]~122_combout\,
	datad => VCC,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X48_Y17_N14
\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\C2|C7|Div1|auto_generated|divider|divider|StageOut[58]~175_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[58]~120_combout\)))) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[58]~175_combout\ & 
-- (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[58]~120_combout\)))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\C2|C7|Div1|auto_generated|divider|divider|StageOut[58]~175_combout\ & (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[58]~120_combout\ & 
-- !\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[58]~175_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[58]~120_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X48_Y16_N6
\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|StageOut[56]~128_combout\) # (\C2|C7|Div1|auto_generated|divider|divider|StageOut[56]~183_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|StageOut[56]~128_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|StageOut[56]~183_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\);

-- Location: LCCOMB_X49_Y19_N2
\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (((\C2|C7|Div1|auto_generated|divider|divider|StageOut[74]~189_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[74]~134_combout\)))) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[74]~189_combout\ & 
-- (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[74]~134_combout\)))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((!\C2|C7|Div1|auto_generated|divider|divider|StageOut[74]~189_combout\ & (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[74]~134_combout\ & 
-- !\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[74]~189_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[74]~134_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X48_Y16_N24
\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[215]~312_combout\) # (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[215]~267_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[215]~312_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[215]~267_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\);

-- Location: LCCOMB_X48_Y16_N30
\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|StageOut[72]~197_combout\) # (\C2|C7|Div1|auto_generated|divider|divider|StageOut[72]~142_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|StageOut[72]~197_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|StageOut[72]~142_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\);

-- Location: LCCOMB_X50_Y19_N12
\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|StageOut[84]~139_combout\ & (((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[84]~139_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[84]~194_combout\ & (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[84]~194_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) # (GND)))))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\C2|C7|Div1|auto_generated|divider|divider|StageOut[84]~139_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|StageOut[84]~194_combout\)) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[84]~139_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[84]~194_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X50_Y19_N14
\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & (((\C2|C7|Div1|auto_generated|divider|divider|StageOut[85]~138_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[85]~193_combout\)))) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((((\C2|C7|Div1|auto_generated|divider|divider|StageOut[85]~138_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[85]~193_combout\)))))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[85]~138_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[85]~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[85]~138_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[85]~193_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X50_Y20_N2
\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ = (((\C2|C7|Div1|auto_generated|divider|divider|StageOut[89]~205_combout\) # (\C2|C7|Div1|auto_generated|divider|divider|StageOut[89]~150_combout\)))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ = CARRY((\C2|C7|Div1|auto_generated|divider|divider|StageOut[89]~205_combout\) # (\C2|C7|Div1|auto_generated|divider|divider|StageOut[89]~150_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[89]~205_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[89]~150_combout\,
	datad => VCC,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\);

-- Location: LCCOMB_X50_Y20_N4
\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (((\C2|C7|Div1|auto_generated|divider|divider|StageOut[90]~203_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[90]~148_combout\)))) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[90]~203_combout\ & 
-- (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[90]~148_combout\)))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ = CARRY((!\C2|C7|Div1|auto_generated|divider|divider|StageOut[90]~203_combout\ & (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[90]~148_combout\ & 
-- !\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[90]~203_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[90]~148_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\);

-- Location: LCCOMB_X50_Y20_N10
\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & (((\C2|C7|Div1|auto_generated|divider|divider|StageOut[93]~145_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[93]~200_combout\)))) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((((\C2|C7|Div1|auto_generated|divider|divider|StageOut[93]~145_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[93]~200_combout\)))))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ = CARRY((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[93]~145_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[93]~200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[93]~145_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[93]~200_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\);

-- Location: LCCOMB_X47_Y16_N2
\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~16_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[213]~314_combout\) # (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[213]~269_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[213]~314_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[213]~269_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~16_combout\);

-- Location: LCCOMB_X49_Y20_N4
\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ = (((\C2|C7|Div1|auto_generated|divider|divider|StageOut[97]~212_combout\) # (\C2|C7|Div1|auto_generated|divider|divider|StageOut[97]~157_combout\)))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ = CARRY((\C2|C7|Div1|auto_generated|divider|divider|StageOut[97]~212_combout\) # (\C2|C7|Div1|auto_generated|divider|divider|StageOut[97]~157_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[97]~212_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[97]~157_combout\,
	datad => VCC,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\);

-- Location: LCCOMB_X49_Y20_N8
\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ & ((((\C2|C7|Div1|auto_generated|divider|divider|StageOut[99]~154_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[99]~209_combout\))))) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[99]~154_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[99]~209_combout\) # (GND))))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ = CARRY((\C2|C7|Div1|auto_generated|divider|divider|StageOut[99]~154_combout\) # ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[99]~209_combout\) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[99]~154_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[99]~209_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\);

-- Location: LCCOMB_X49_Y20_N12
\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & (((\C2|C7|Div1|auto_generated|divider|divider|StageOut[101]~152_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[101]~207_combout\)))) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & ((((\C2|C7|Div1|auto_generated|divider|divider|StageOut[101]~152_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[101]~207_combout\)))))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ = CARRY((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[101]~152_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[101]~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[101]~152_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[101]~207_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\);

-- Location: LCFF_X45_Y18_N7
\C2|C8|Count_Internal[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C8|Count_Internal[3]~21_combout\,
	sclr => \C2|C5|Idle_State~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C8|Count_Internal\(3));

-- Location: LCFF_X47_Y18_N7
\C1|C0|Count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C0|Count[1]~15_combout\,
	sclr => \C1|C0|Count[12]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C0|Count\(1));

-- Location: LCFF_X47_Y18_N13
\C1|C0|Count[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C0|Count[4]~22_combout\,
	sclr => \C1|C0|Count[12]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C0|Count\(4));

-- Location: LCFF_X47_Y18_N17
\C1|C0|Count[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C0|Count[6]~26_combout\,
	sclr => \C1|C0|Count[12]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C0|Count\(6));

-- Location: LCFF_X47_Y18_N25
\C1|C0|Count[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C0|Count[10]~34_combout\,
	sclr => \C1|C0|Count[12]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C0|Count\(10));

-- Location: LCCOMB_X45_Y18_N6
\C2|C8|Count_Internal[3]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C8|Count_Internal[3]~21_combout\ = (\C2|C8|Count_Internal\(3) & (!\C2|C8|Count_Internal[2]~20\)) # (!\C2|C8|Count_Internal\(3) & ((\C2|C8|Count_Internal[2]~20\) # (GND)))
-- \C2|C8|Count_Internal[3]~22\ = CARRY((!\C2|C8|Count_Internal[2]~20\) # (!\C2|C8|Count_Internal\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C8|Count_Internal\(3),
	datad => VCC,
	cin => \C2|C8|Count_Internal[2]~20\,
	combout => \C2|C8|Count_Internal[3]~21_combout\,
	cout => \C2|C8|Count_Internal[3]~22\);

-- Location: LCFF_X32_Y21_N9
\C2|C1|Count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C1|Count[0]~11_combout\,
	sclr => \C2|C1|Count[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C1|Count\(0));

-- Location: LCFF_X32_Y21_N11
\C2|C1|Count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C1|Count[1]~14_combout\,
	sclr => \C2|C1|Count[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C1|Count\(1));

-- Location: LCFF_X32_Y21_N15
\C2|C1|Count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C1|Count[3]~18_combout\,
	sclr => \C2|C1|Count[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C1|Count\(3));

-- Location: LCFF_X32_Y21_N13
\C2|C1|Count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C1|Count[2]~16_combout\,
	sclr => \C2|C1|Count[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C1|Count\(2));

-- Location: LCFF_X32_Y21_N17
\C2|C1|Count[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C1|Count[4]~20_combout\,
	sclr => \C2|C1|Count[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C1|Count\(4));

-- Location: LCFF_X32_Y21_N19
\C2|C1|Count[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C1|Count[5]~22_combout\,
	sclr => \C2|C1|Count[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C1|Count\(5));

-- Location: LCFF_X32_Y21_N21
\C2|C1|Count[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C1|Count[6]~24_combout\,
	sclr => \C2|C1|Count[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C1|Count\(6));

-- Location: LCFF_X32_Y21_N23
\C2|C1|Count[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C1|Count[7]~26_combout\,
	sclr => \C2|C1|Count[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C1|Count\(7));

-- Location: LCFF_X32_Y21_N27
\C2|C1|Count[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C1|Count[9]~30_combout\,
	sclr => \C2|C1|Count[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C1|Count\(9));

-- Location: LCFF_X32_Y21_N29
\C2|C1|Count[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C1|Count[10]~32_combout\,
	sclr => \C2|C1|Count[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C1|Count\(10));

-- Location: LCFF_X32_Y21_N25
\C2|C1|Count[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C1|Count[8]~28_combout\,
	sclr => \C2|C1|Count[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C1|Count\(8));

-- Location: LCCOMB_X47_Y18_N6
\C1|C0|Count[1]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C0|Count[1]~15_combout\ = (\C1|C0|Count\(1) & (!\C1|C0|Count[0]~14\)) # (!\C1|C0|Count\(1) & ((\C1|C0|Count[0]~14\) # (GND)))
-- \C1|C0|Count[1]~16\ = CARRY((!\C1|C0|Count[0]~14\) # (!\C1|C0|Count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|C0|Count\(1),
	datad => VCC,
	cin => \C1|C0|Count[0]~14\,
	combout => \C1|C0|Count[1]~15_combout\,
	cout => \C1|C0|Count[1]~16\);

-- Location: LCCOMB_X47_Y18_N12
\C1|C0|Count[4]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C0|Count[4]~22_combout\ = (\C1|C0|Count\(4) & (\C1|C0|Count[3]~20\ $ (GND))) # (!\C1|C0|Count\(4) & (!\C1|C0|Count[3]~20\ & VCC))
-- \C1|C0|Count[4]~23\ = CARRY((\C1|C0|Count\(4) & !\C1|C0|Count[3]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|C0|Count\(4),
	datad => VCC,
	cin => \C1|C0|Count[3]~20\,
	combout => \C1|C0|Count[4]~22_combout\,
	cout => \C1|C0|Count[4]~23\);

-- Location: LCCOMB_X47_Y18_N16
\C1|C0|Count[6]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C0|Count[6]~26_combout\ = (\C1|C0|Count\(6) & (\C1|C0|Count[5]~25\ $ (GND))) # (!\C1|C0|Count\(6) & (!\C1|C0|Count[5]~25\ & VCC))
-- \C1|C0|Count[6]~27\ = CARRY((\C1|C0|Count\(6) & !\C1|C0|Count[5]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|C0|Count\(6),
	datad => VCC,
	cin => \C1|C0|Count[5]~25\,
	combout => \C1|C0|Count[6]~26_combout\,
	cout => \C1|C0|Count[6]~27\);

-- Location: LCCOMB_X47_Y18_N24
\C1|C0|Count[10]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C0|Count[10]~34_combout\ = (\C1|C0|Count\(10) & (\C1|C0|Count[9]~33\ $ (GND))) # (!\C1|C0|Count\(10) & (!\C1|C0|Count[9]~33\ & VCC))
-- \C1|C0|Count[10]~35\ = CARRY((\C1|C0|Count\(10) & !\C1|C0|Count[9]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|C0|Count\(10),
	datad => VCC,
	cin => \C1|C0|Count[9]~33\,
	combout => \C1|C0|Count[10]~34_combout\,
	cout => \C1|C0|Count[10]~35\);

-- Location: LCFF_X49_Y16_N9
\C2|C2|Count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C2|Count[1]~14_combout\,
	sclr => \C2|C2|Count[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C2|Count\(1));

-- Location: LCFF_X49_Y16_N7
\C2|C2|Count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C2|Count[0]~12_combout\,
	sclr => \C2|C2|Count[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C2|Count\(0));

-- Location: LCFF_X49_Y16_N11
\C2|C2|Count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C2|Count[2]~17_combout\,
	sclr => \C2|C2|Count[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C2|Count\(2));

-- Location: LCFF_X49_Y16_N13
\C2|C2|Count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C2|Count[3]~19_combout\,
	sclr => \C2|C2|Count[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C2|Count\(3));

-- Location: LCFF_X49_Y16_N21
\C2|C2|Count[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C2|Count[7]~27_combout\,
	sclr => \C2|C2|Count[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C2|Count\(7));

-- Location: LCFF_X49_Y16_N15
\C2|C2|Count[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C2|Count[4]~21_combout\,
	sclr => \C2|C2|Count[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C2|Count\(4));

-- Location: LCFF_X49_Y16_N17
\C2|C2|Count[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C2|Count[5]~23_combout\,
	sclr => \C2|C2|Count[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C2|Count\(5));

-- Location: LCFF_X49_Y16_N19
\C2|C2|Count[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C2|Count[6]~25_combout\,
	sclr => \C2|C2|Count[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C2|Count\(6));

-- Location: LCFF_X49_Y16_N27
\C2|C2|Count[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C2|Count[10]~33_combout\,
	sclr => \C2|C2|Count[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C2|Count\(10));

-- Location: LCFF_X49_Y16_N23
\C2|C2|Count[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C2|Count[8]~29_combout\,
	sclr => \C2|C2|Count[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C2|Count\(8));

-- Location: LCFF_X49_Y16_N25
\C2|C2|Count[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C2|Count[9]~31_combout\,
	sclr => \C2|C2|Count[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C2|Count\(9));

-- Location: LCFF_X49_Y16_N29
\C2|C2|Count[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C2|Count[11]~35_combout\,
	sclr => \C2|C2|Count[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C2|Count\(11));

-- Location: LCFF_X50_Y16_N11
\C2|C3|Count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C3|Count[0]~24_combout\,
	sclr => \C2|C3|Count[0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C3|Count\(0));

-- Location: LCFF_X50_Y16_N13
\C2|C3|Count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C3|Count[1]~26_combout\,
	sclr => \C2|C3|Count[0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C3|Count\(1));

-- Location: LCFF_X50_Y16_N15
\C2|C3|Count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C3|Count[2]~28_combout\,
	sclr => \C2|C3|Count[0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C3|Count\(2));

-- Location: LCFF_X50_Y16_N17
\C2|C3|Count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C3|Count[3]~30_combout\,
	sclr => \C2|C3|Count[0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C3|Count\(3));

-- Location: LCFF_X50_Y16_N19
\C2|C3|Count[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C3|Count[4]~32_combout\,
	sclr => \C2|C3|Count[0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C3|Count\(4));

-- Location: LCFF_X50_Y16_N21
\C2|C3|Count[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C3|Count[5]~34_combout\,
	sclr => \C2|C3|Count[0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C3|Count\(5));

-- Location: LCFF_X50_Y16_N23
\C2|C3|Count[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C3|Count[6]~36_combout\,
	sclr => \C2|C3|Count[0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C3|Count\(6));

-- Location: LCFF_X50_Y16_N25
\C2|C3|Count[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C3|Count[7]~38_combout\,
	sclr => \C2|C3|Count[0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C3|Count\(7));

-- Location: LCFF_X50_Y16_N27
\C2|C3|Count[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C3|Count[8]~40_combout\,
	sclr => \C2|C3|Count[0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C3|Count\(8));

-- Location: LCFF_X51_Y16_N21
\C2|C3|Count[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \C2|C3|Count[11]~46_combout\,
	sclr => \C2|C3|Count[0]~68_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C3|Count\(11));

-- Location: LCFF_X50_Y16_N29
\C2|C3|Count[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C3|Count[9]~42_combout\,
	sclr => \C2|C3|Count[0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C3|Count\(9));

-- Location: LCFF_X50_Y16_N31
\C2|C3|Count[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C3|Count[10]~44_combout\,
	sclr => \C2|C3|Count[0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C3|Count\(10));

-- Location: LCFF_X50_Y15_N3
\C2|C3|Count[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C3|Count[12]~48_combout\,
	sclr => \C2|C3|Count[0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C3|Count\(12));

-- Location: LCFF_X50_Y15_N5
\C2|C3|Count[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C3|Count[13]~50_combout\,
	sclr => \C2|C3|Count[0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C3|Count\(13));

-- Location: LCFF_X50_Y15_N7
\C2|C3|Count[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C3|Count[14]~52_combout\,
	sclr => \C2|C3|Count[0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C3|Count\(14));

-- Location: LCFF_X50_Y15_N9
\C2|C3|Count[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C3|Count[15]~54_combout\,
	sclr => \C2|C3|Count[0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C3|Count\(15));

-- Location: LCFF_X50_Y15_N13
\C2|C3|Count[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C3|Count[17]~58_combout\,
	sclr => \C2|C3|Count[0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C3|Count\(17));

-- Location: LCFF_X50_Y15_N11
\C2|C3|Count[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C3|Count[16]~56_combout\,
	sclr => \C2|C3|Count[0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C3|Count\(16));

-- Location: LCFF_X50_Y15_N15
\C2|C3|Count[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C3|Count[18]~60_combout\,
	sclr => \C2|C3|Count[0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C3|Count\(18));

-- Location: LCFF_X50_Y15_N17
\C2|C3|Count[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C3|Count[19]~62_combout\,
	sclr => \C2|C3|Count[0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C3|Count\(19));

-- Location: LCFF_X50_Y15_N19
\C2|C3|Count[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C3|Count[20]~64_combout\,
	sclr => \C2|C3|Count[0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C3|Count\(20));

-- Location: LCFF_X50_Y15_N21
\C2|C3|Count[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C3|Count[21]~66_combout\,
	sclr => \C2|C3|Count[0]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C3|Count\(21));

-- Location: LCCOMB_X32_Y21_N8
\C2|C1|Count[0]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C1|Count[0]~11_combout\ = \C2|C1|Count\(0) $ (VCC)
-- \C2|C1|Count[0]~12\ = CARRY(\C2|C1|Count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C1|Count\(0),
	datad => VCC,
	combout => \C2|C1|Count[0]~11_combout\,
	cout => \C2|C1|Count[0]~12\);

-- Location: LCCOMB_X32_Y21_N10
\C2|C1|Count[1]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C1|Count[1]~14_combout\ = (\C2|C1|Count\(1) & (!\C2|C1|Count[0]~12\)) # (!\C2|C1|Count\(1) & ((\C2|C1|Count[0]~12\) # (GND)))
-- \C2|C1|Count[1]~15\ = CARRY((!\C2|C1|Count[0]~12\) # (!\C2|C1|Count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C1|Count\(1),
	datad => VCC,
	cin => \C2|C1|Count[0]~12\,
	combout => \C2|C1|Count[1]~14_combout\,
	cout => \C2|C1|Count[1]~15\);

-- Location: LCCOMB_X32_Y21_N12
\C2|C1|Count[2]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C1|Count[2]~16_combout\ = (\C2|C1|Count\(2) & (\C2|C1|Count[1]~15\ $ (GND))) # (!\C2|C1|Count\(2) & (!\C2|C1|Count[1]~15\ & VCC))
-- \C2|C1|Count[2]~17\ = CARRY((\C2|C1|Count\(2) & !\C2|C1|Count[1]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C1|Count\(2),
	datad => VCC,
	cin => \C2|C1|Count[1]~15\,
	combout => \C2|C1|Count[2]~16_combout\,
	cout => \C2|C1|Count[2]~17\);

-- Location: LCCOMB_X32_Y21_N14
\C2|C1|Count[3]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C1|Count[3]~18_combout\ = (\C2|C1|Count\(3) & (!\C2|C1|Count[2]~17\)) # (!\C2|C1|Count\(3) & ((\C2|C1|Count[2]~17\) # (GND)))
-- \C2|C1|Count[3]~19\ = CARRY((!\C2|C1|Count[2]~17\) # (!\C2|C1|Count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C1|Count\(3),
	datad => VCC,
	cin => \C2|C1|Count[2]~17\,
	combout => \C2|C1|Count[3]~18_combout\,
	cout => \C2|C1|Count[3]~19\);

-- Location: LCCOMB_X32_Y21_N16
\C2|C1|Count[4]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C1|Count[4]~20_combout\ = (\C2|C1|Count\(4) & (\C2|C1|Count[3]~19\ $ (GND))) # (!\C2|C1|Count\(4) & (!\C2|C1|Count[3]~19\ & VCC))
-- \C2|C1|Count[4]~21\ = CARRY((\C2|C1|Count\(4) & !\C2|C1|Count[3]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C1|Count\(4),
	datad => VCC,
	cin => \C2|C1|Count[3]~19\,
	combout => \C2|C1|Count[4]~20_combout\,
	cout => \C2|C1|Count[4]~21\);

-- Location: LCCOMB_X32_Y21_N18
\C2|C1|Count[5]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C1|Count[5]~22_combout\ = (\C2|C1|Count\(5) & (!\C2|C1|Count[4]~21\)) # (!\C2|C1|Count\(5) & ((\C2|C1|Count[4]~21\) # (GND)))
-- \C2|C1|Count[5]~23\ = CARRY((!\C2|C1|Count[4]~21\) # (!\C2|C1|Count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C1|Count\(5),
	datad => VCC,
	cin => \C2|C1|Count[4]~21\,
	combout => \C2|C1|Count[5]~22_combout\,
	cout => \C2|C1|Count[5]~23\);

-- Location: LCCOMB_X32_Y21_N20
\C2|C1|Count[6]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C1|Count[6]~24_combout\ = (\C2|C1|Count\(6) & (\C2|C1|Count[5]~23\ $ (GND))) # (!\C2|C1|Count\(6) & (!\C2|C1|Count[5]~23\ & VCC))
-- \C2|C1|Count[6]~25\ = CARRY((\C2|C1|Count\(6) & !\C2|C1|Count[5]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C1|Count\(6),
	datad => VCC,
	cin => \C2|C1|Count[5]~23\,
	combout => \C2|C1|Count[6]~24_combout\,
	cout => \C2|C1|Count[6]~25\);

-- Location: LCCOMB_X32_Y21_N22
\C2|C1|Count[7]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C1|Count[7]~26_combout\ = (\C2|C1|Count\(7) & (!\C2|C1|Count[6]~25\)) # (!\C2|C1|Count\(7) & ((\C2|C1|Count[6]~25\) # (GND)))
-- \C2|C1|Count[7]~27\ = CARRY((!\C2|C1|Count[6]~25\) # (!\C2|C1|Count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C1|Count\(7),
	datad => VCC,
	cin => \C2|C1|Count[6]~25\,
	combout => \C2|C1|Count[7]~26_combout\,
	cout => \C2|C1|Count[7]~27\);

-- Location: LCCOMB_X32_Y21_N24
\C2|C1|Count[8]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C1|Count[8]~28_combout\ = (\C2|C1|Count\(8) & (\C2|C1|Count[7]~27\ $ (GND))) # (!\C2|C1|Count\(8) & (!\C2|C1|Count[7]~27\ & VCC))
-- \C2|C1|Count[8]~29\ = CARRY((\C2|C1|Count\(8) & !\C2|C1|Count[7]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C1|Count\(8),
	datad => VCC,
	cin => \C2|C1|Count[7]~27\,
	combout => \C2|C1|Count[8]~28_combout\,
	cout => \C2|C1|Count[8]~29\);

-- Location: LCCOMB_X32_Y21_N26
\C2|C1|Count[9]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C1|Count[9]~30_combout\ = (\C2|C1|Count\(9) & (!\C2|C1|Count[8]~29\)) # (!\C2|C1|Count\(9) & ((\C2|C1|Count[8]~29\) # (GND)))
-- \C2|C1|Count[9]~31\ = CARRY((!\C2|C1|Count[8]~29\) # (!\C2|C1|Count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C1|Count\(9),
	datad => VCC,
	cin => \C2|C1|Count[8]~29\,
	combout => \C2|C1|Count[9]~30_combout\,
	cout => \C2|C1|Count[9]~31\);

-- Location: LCCOMB_X32_Y21_N28
\C2|C1|Count[10]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C1|Count[10]~32_combout\ = \C2|C1|Count[9]~31\ $ (!\C2|C1|Count\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \C2|C1|Count\(10),
	cin => \C2|C1|Count[9]~31\,
	combout => \C2|C1|Count[10]~32_combout\);

-- Location: LCFF_X31_Y22_N11
\C0|C0|Count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C0|Count[2]~17_combout\,
	sclr => \C0|C0|Count[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C0|Count\(2));

-- Location: LCFF_X31_Y22_N7
\C0|C0|Count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C0|Count[0]~13_combout\,
	sclr => \C0|C0|Count[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C0|Count\(0));

-- Location: LCFF_X31_Y22_N13
\C0|C0|Count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C0|Count[3]~20_combout\,
	sclr => \C0|C0|Count[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C0|Count\(3));

-- Location: LCFF_X31_Y22_N21
\C0|C0|Count[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C0|Count[7]~28_combout\,
	sclr => \C0|C0|Count[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C0|Count\(7));

-- Location: LCCOMB_X49_Y16_N6
\C2|C2|Count[0]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C2|Count[0]~12_combout\ = \C2|C2|Count\(0) $ (VCC)
-- \C2|C2|Count[0]~13\ = CARRY(\C2|C2|Count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C2|Count\(0),
	datad => VCC,
	combout => \C2|C2|Count[0]~12_combout\,
	cout => \C2|C2|Count[0]~13\);

-- Location: LCCOMB_X49_Y16_N8
\C2|C2|Count[1]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C2|Count[1]~14_combout\ = (\C2|C2|Count\(1) & (!\C2|C2|Count[0]~13\)) # (!\C2|C2|Count\(1) & ((\C2|C2|Count[0]~13\) # (GND)))
-- \C2|C2|Count[1]~15\ = CARRY((!\C2|C2|Count[0]~13\) # (!\C2|C2|Count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C2|Count\(1),
	datad => VCC,
	cin => \C2|C2|Count[0]~13\,
	combout => \C2|C2|Count[1]~14_combout\,
	cout => \C2|C2|Count[1]~15\);

-- Location: LCCOMB_X49_Y16_N10
\C2|C2|Count[2]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C2|Count[2]~17_combout\ = (\C2|C2|Count\(2) & (\C2|C2|Count[1]~15\ $ (GND))) # (!\C2|C2|Count\(2) & (!\C2|C2|Count[1]~15\ & VCC))
-- \C2|C2|Count[2]~18\ = CARRY((\C2|C2|Count\(2) & !\C2|C2|Count[1]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C2|Count\(2),
	datad => VCC,
	cin => \C2|C2|Count[1]~15\,
	combout => \C2|C2|Count[2]~17_combout\,
	cout => \C2|C2|Count[2]~18\);

-- Location: LCCOMB_X49_Y16_N12
\C2|C2|Count[3]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C2|Count[3]~19_combout\ = (\C2|C2|Count\(3) & (!\C2|C2|Count[2]~18\)) # (!\C2|C2|Count\(3) & ((\C2|C2|Count[2]~18\) # (GND)))
-- \C2|C2|Count[3]~20\ = CARRY((!\C2|C2|Count[2]~18\) # (!\C2|C2|Count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C2|Count\(3),
	datad => VCC,
	cin => \C2|C2|Count[2]~18\,
	combout => \C2|C2|Count[3]~19_combout\,
	cout => \C2|C2|Count[3]~20\);

-- Location: LCCOMB_X49_Y16_N14
\C2|C2|Count[4]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C2|Count[4]~21_combout\ = (\C2|C2|Count\(4) & (\C2|C2|Count[3]~20\ $ (GND))) # (!\C2|C2|Count\(4) & (!\C2|C2|Count[3]~20\ & VCC))
-- \C2|C2|Count[4]~22\ = CARRY((\C2|C2|Count\(4) & !\C2|C2|Count[3]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C2|Count\(4),
	datad => VCC,
	cin => \C2|C2|Count[3]~20\,
	combout => \C2|C2|Count[4]~21_combout\,
	cout => \C2|C2|Count[4]~22\);

-- Location: LCCOMB_X49_Y16_N16
\C2|C2|Count[5]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C2|Count[5]~23_combout\ = (\C2|C2|Count\(5) & (!\C2|C2|Count[4]~22\)) # (!\C2|C2|Count\(5) & ((\C2|C2|Count[4]~22\) # (GND)))
-- \C2|C2|Count[5]~24\ = CARRY((!\C2|C2|Count[4]~22\) # (!\C2|C2|Count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C2|Count\(5),
	datad => VCC,
	cin => \C2|C2|Count[4]~22\,
	combout => \C2|C2|Count[5]~23_combout\,
	cout => \C2|C2|Count[5]~24\);

-- Location: LCCOMB_X49_Y16_N18
\C2|C2|Count[6]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C2|Count[6]~25_combout\ = (\C2|C2|Count\(6) & (\C2|C2|Count[5]~24\ $ (GND))) # (!\C2|C2|Count\(6) & (!\C2|C2|Count[5]~24\ & VCC))
-- \C2|C2|Count[6]~26\ = CARRY((\C2|C2|Count\(6) & !\C2|C2|Count[5]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C2|Count\(6),
	datad => VCC,
	cin => \C2|C2|Count[5]~24\,
	combout => \C2|C2|Count[6]~25_combout\,
	cout => \C2|C2|Count[6]~26\);

-- Location: LCCOMB_X49_Y16_N20
\C2|C2|Count[7]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C2|Count[7]~27_combout\ = (\C2|C2|Count\(7) & (!\C2|C2|Count[6]~26\)) # (!\C2|C2|Count\(7) & ((\C2|C2|Count[6]~26\) # (GND)))
-- \C2|C2|Count[7]~28\ = CARRY((!\C2|C2|Count[6]~26\) # (!\C2|C2|Count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C2|Count\(7),
	datad => VCC,
	cin => \C2|C2|Count[6]~26\,
	combout => \C2|C2|Count[7]~27_combout\,
	cout => \C2|C2|Count[7]~28\);

-- Location: LCCOMB_X49_Y16_N22
\C2|C2|Count[8]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C2|Count[8]~29_combout\ = (\C2|C2|Count\(8) & (\C2|C2|Count[7]~28\ $ (GND))) # (!\C2|C2|Count\(8) & (!\C2|C2|Count[7]~28\ & VCC))
-- \C2|C2|Count[8]~30\ = CARRY((\C2|C2|Count\(8) & !\C2|C2|Count[7]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C2|Count\(8),
	datad => VCC,
	cin => \C2|C2|Count[7]~28\,
	combout => \C2|C2|Count[8]~29_combout\,
	cout => \C2|C2|Count[8]~30\);

-- Location: LCCOMB_X49_Y16_N24
\C2|C2|Count[9]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C2|Count[9]~31_combout\ = (\C2|C2|Count\(9) & (!\C2|C2|Count[8]~30\)) # (!\C2|C2|Count\(9) & ((\C2|C2|Count[8]~30\) # (GND)))
-- \C2|C2|Count[9]~32\ = CARRY((!\C2|C2|Count[8]~30\) # (!\C2|C2|Count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C2|Count\(9),
	datad => VCC,
	cin => \C2|C2|Count[8]~30\,
	combout => \C2|C2|Count[9]~31_combout\,
	cout => \C2|C2|Count[9]~32\);

-- Location: LCCOMB_X49_Y16_N26
\C2|C2|Count[10]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C2|Count[10]~33_combout\ = (\C2|C2|Count\(10) & (\C2|C2|Count[9]~32\ $ (GND))) # (!\C2|C2|Count\(10) & (!\C2|C2|Count[9]~32\ & VCC))
-- \C2|C2|Count[10]~34\ = CARRY((\C2|C2|Count\(10) & !\C2|C2|Count[9]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C2|Count\(10),
	datad => VCC,
	cin => \C2|C2|Count[9]~32\,
	combout => \C2|C2|Count[10]~33_combout\,
	cout => \C2|C2|Count[10]~34\);

-- Location: LCCOMB_X49_Y16_N28
\C2|C2|Count[11]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C2|Count[11]~35_combout\ = \C2|C2|Count[10]~34\ $ (\C2|C2|Count\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \C2|C2|Count\(11),
	cin => \C2|C2|Count[10]~34\,
	combout => \C2|C2|Count[11]~35_combout\);

-- Location: LCCOMB_X50_Y16_N10
\C2|C3|Count[0]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Count[0]~24_combout\ = \C2|C3|Count\(0) $ (VCC)
-- \C2|C3|Count[0]~25\ = CARRY(\C2|C3|Count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C3|Count\(0),
	datad => VCC,
	combout => \C2|C3|Count[0]~24_combout\,
	cout => \C2|C3|Count[0]~25\);

-- Location: LCCOMB_X50_Y16_N12
\C2|C3|Count[1]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Count[1]~26_combout\ = (\C2|C3|Count\(1) & (!\C2|C3|Count[0]~25\)) # (!\C2|C3|Count\(1) & ((\C2|C3|Count[0]~25\) # (GND)))
-- \C2|C3|Count[1]~27\ = CARRY((!\C2|C3|Count[0]~25\) # (!\C2|C3|Count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C3|Count\(1),
	datad => VCC,
	cin => \C2|C3|Count[0]~25\,
	combout => \C2|C3|Count[1]~26_combout\,
	cout => \C2|C3|Count[1]~27\);

-- Location: LCCOMB_X50_Y16_N14
\C2|C3|Count[2]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Count[2]~28_combout\ = (\C2|C3|Count\(2) & (\C2|C3|Count[1]~27\ $ (GND))) # (!\C2|C3|Count\(2) & (!\C2|C3|Count[1]~27\ & VCC))
-- \C2|C3|Count[2]~29\ = CARRY((\C2|C3|Count\(2) & !\C2|C3|Count[1]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C3|Count\(2),
	datad => VCC,
	cin => \C2|C3|Count[1]~27\,
	combout => \C2|C3|Count[2]~28_combout\,
	cout => \C2|C3|Count[2]~29\);

-- Location: LCCOMB_X50_Y16_N16
\C2|C3|Count[3]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Count[3]~30_combout\ = (\C2|C3|Count\(3) & (!\C2|C3|Count[2]~29\)) # (!\C2|C3|Count\(3) & ((\C2|C3|Count[2]~29\) # (GND)))
-- \C2|C3|Count[3]~31\ = CARRY((!\C2|C3|Count[2]~29\) # (!\C2|C3|Count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C3|Count\(3),
	datad => VCC,
	cin => \C2|C3|Count[2]~29\,
	combout => \C2|C3|Count[3]~30_combout\,
	cout => \C2|C3|Count[3]~31\);

-- Location: LCCOMB_X50_Y16_N18
\C2|C3|Count[4]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Count[4]~32_combout\ = (\C2|C3|Count\(4) & (\C2|C3|Count[3]~31\ $ (GND))) # (!\C2|C3|Count\(4) & (!\C2|C3|Count[3]~31\ & VCC))
-- \C2|C3|Count[4]~33\ = CARRY((\C2|C3|Count\(4) & !\C2|C3|Count[3]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C3|Count\(4),
	datad => VCC,
	cin => \C2|C3|Count[3]~31\,
	combout => \C2|C3|Count[4]~32_combout\,
	cout => \C2|C3|Count[4]~33\);

-- Location: LCCOMB_X50_Y16_N20
\C2|C3|Count[5]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Count[5]~34_combout\ = (\C2|C3|Count\(5) & (!\C2|C3|Count[4]~33\)) # (!\C2|C3|Count\(5) & ((\C2|C3|Count[4]~33\) # (GND)))
-- \C2|C3|Count[5]~35\ = CARRY((!\C2|C3|Count[4]~33\) # (!\C2|C3|Count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C3|Count\(5),
	datad => VCC,
	cin => \C2|C3|Count[4]~33\,
	combout => \C2|C3|Count[5]~34_combout\,
	cout => \C2|C3|Count[5]~35\);

-- Location: LCCOMB_X50_Y16_N22
\C2|C3|Count[6]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Count[6]~36_combout\ = (\C2|C3|Count\(6) & (\C2|C3|Count[5]~35\ $ (GND))) # (!\C2|C3|Count\(6) & (!\C2|C3|Count[5]~35\ & VCC))
-- \C2|C3|Count[6]~37\ = CARRY((\C2|C3|Count\(6) & !\C2|C3|Count[5]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C3|Count\(6),
	datad => VCC,
	cin => \C2|C3|Count[5]~35\,
	combout => \C2|C3|Count[6]~36_combout\,
	cout => \C2|C3|Count[6]~37\);

-- Location: LCCOMB_X50_Y16_N24
\C2|C3|Count[7]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Count[7]~38_combout\ = (\C2|C3|Count\(7) & (!\C2|C3|Count[6]~37\)) # (!\C2|C3|Count\(7) & ((\C2|C3|Count[6]~37\) # (GND)))
-- \C2|C3|Count[7]~39\ = CARRY((!\C2|C3|Count[6]~37\) # (!\C2|C3|Count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C3|Count\(7),
	datad => VCC,
	cin => \C2|C3|Count[6]~37\,
	combout => \C2|C3|Count[7]~38_combout\,
	cout => \C2|C3|Count[7]~39\);

-- Location: LCCOMB_X50_Y16_N26
\C2|C3|Count[8]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Count[8]~40_combout\ = (\C2|C3|Count\(8) & (\C2|C3|Count[7]~39\ $ (GND))) # (!\C2|C3|Count\(8) & (!\C2|C3|Count[7]~39\ & VCC))
-- \C2|C3|Count[8]~41\ = CARRY((\C2|C3|Count\(8) & !\C2|C3|Count[7]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C3|Count\(8),
	datad => VCC,
	cin => \C2|C3|Count[7]~39\,
	combout => \C2|C3|Count[8]~40_combout\,
	cout => \C2|C3|Count[8]~41\);

-- Location: LCCOMB_X50_Y16_N28
\C2|C3|Count[9]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Count[9]~42_combout\ = (\C2|C3|Count\(9) & (!\C2|C3|Count[8]~41\)) # (!\C2|C3|Count\(9) & ((\C2|C3|Count[8]~41\) # (GND)))
-- \C2|C3|Count[9]~43\ = CARRY((!\C2|C3|Count[8]~41\) # (!\C2|C3|Count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C3|Count\(9),
	datad => VCC,
	cin => \C2|C3|Count[8]~41\,
	combout => \C2|C3|Count[9]~42_combout\,
	cout => \C2|C3|Count[9]~43\);

-- Location: LCCOMB_X50_Y16_N30
\C2|C3|Count[10]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Count[10]~44_combout\ = (\C2|C3|Count\(10) & (\C2|C3|Count[9]~43\ $ (GND))) # (!\C2|C3|Count\(10) & (!\C2|C3|Count[9]~43\ & VCC))
-- \C2|C3|Count[10]~45\ = CARRY((\C2|C3|Count\(10) & !\C2|C3|Count[9]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C3|Count\(10),
	datad => VCC,
	cin => \C2|C3|Count[9]~43\,
	combout => \C2|C3|Count[10]~44_combout\,
	cout => \C2|C3|Count[10]~45\);

-- Location: LCCOMB_X50_Y15_N0
\C2|C3|Count[11]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Count[11]~46_combout\ = (\C2|C3|Count\(11) & (!\C2|C3|Count[10]~45\)) # (!\C2|C3|Count\(11) & ((\C2|C3|Count[10]~45\) # (GND)))
-- \C2|C3|Count[11]~47\ = CARRY((!\C2|C3|Count[10]~45\) # (!\C2|C3|Count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C3|Count\(11),
	datad => VCC,
	cin => \C2|C3|Count[10]~45\,
	combout => \C2|C3|Count[11]~46_combout\,
	cout => \C2|C3|Count[11]~47\);

-- Location: LCCOMB_X50_Y15_N2
\C2|C3|Count[12]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Count[12]~48_combout\ = (\C2|C3|Count\(12) & (\C2|C3|Count[11]~47\ $ (GND))) # (!\C2|C3|Count\(12) & (!\C2|C3|Count[11]~47\ & VCC))
-- \C2|C3|Count[12]~49\ = CARRY((\C2|C3|Count\(12) & !\C2|C3|Count[11]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C3|Count\(12),
	datad => VCC,
	cin => \C2|C3|Count[11]~47\,
	combout => \C2|C3|Count[12]~48_combout\,
	cout => \C2|C3|Count[12]~49\);

-- Location: LCCOMB_X50_Y15_N4
\C2|C3|Count[13]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Count[13]~50_combout\ = (\C2|C3|Count\(13) & (!\C2|C3|Count[12]~49\)) # (!\C2|C3|Count\(13) & ((\C2|C3|Count[12]~49\) # (GND)))
-- \C2|C3|Count[13]~51\ = CARRY((!\C2|C3|Count[12]~49\) # (!\C2|C3|Count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C3|Count\(13),
	datad => VCC,
	cin => \C2|C3|Count[12]~49\,
	combout => \C2|C3|Count[13]~50_combout\,
	cout => \C2|C3|Count[13]~51\);

-- Location: LCCOMB_X50_Y15_N6
\C2|C3|Count[14]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Count[14]~52_combout\ = (\C2|C3|Count\(14) & (\C2|C3|Count[13]~51\ $ (GND))) # (!\C2|C3|Count\(14) & (!\C2|C3|Count[13]~51\ & VCC))
-- \C2|C3|Count[14]~53\ = CARRY((\C2|C3|Count\(14) & !\C2|C3|Count[13]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C3|Count\(14),
	datad => VCC,
	cin => \C2|C3|Count[13]~51\,
	combout => \C2|C3|Count[14]~52_combout\,
	cout => \C2|C3|Count[14]~53\);

-- Location: LCCOMB_X50_Y15_N8
\C2|C3|Count[15]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Count[15]~54_combout\ = (\C2|C3|Count\(15) & (!\C2|C3|Count[14]~53\)) # (!\C2|C3|Count\(15) & ((\C2|C3|Count[14]~53\) # (GND)))
-- \C2|C3|Count[15]~55\ = CARRY((!\C2|C3|Count[14]~53\) # (!\C2|C3|Count\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C3|Count\(15),
	datad => VCC,
	cin => \C2|C3|Count[14]~53\,
	combout => \C2|C3|Count[15]~54_combout\,
	cout => \C2|C3|Count[15]~55\);

-- Location: LCCOMB_X50_Y15_N10
\C2|C3|Count[16]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Count[16]~56_combout\ = (\C2|C3|Count\(16) & (\C2|C3|Count[15]~55\ $ (GND))) # (!\C2|C3|Count\(16) & (!\C2|C3|Count[15]~55\ & VCC))
-- \C2|C3|Count[16]~57\ = CARRY((\C2|C3|Count\(16) & !\C2|C3|Count[15]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C3|Count\(16),
	datad => VCC,
	cin => \C2|C3|Count[15]~55\,
	combout => \C2|C3|Count[16]~56_combout\,
	cout => \C2|C3|Count[16]~57\);

-- Location: LCCOMB_X50_Y15_N12
\C2|C3|Count[17]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Count[17]~58_combout\ = (\C2|C3|Count\(17) & (!\C2|C3|Count[16]~57\)) # (!\C2|C3|Count\(17) & ((\C2|C3|Count[16]~57\) # (GND)))
-- \C2|C3|Count[17]~59\ = CARRY((!\C2|C3|Count[16]~57\) # (!\C2|C3|Count\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C3|Count\(17),
	datad => VCC,
	cin => \C2|C3|Count[16]~57\,
	combout => \C2|C3|Count[17]~58_combout\,
	cout => \C2|C3|Count[17]~59\);

-- Location: LCCOMB_X50_Y15_N14
\C2|C3|Count[18]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Count[18]~60_combout\ = (\C2|C3|Count\(18) & (\C2|C3|Count[17]~59\ $ (GND))) # (!\C2|C3|Count\(18) & (!\C2|C3|Count[17]~59\ & VCC))
-- \C2|C3|Count[18]~61\ = CARRY((\C2|C3|Count\(18) & !\C2|C3|Count[17]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C3|Count\(18),
	datad => VCC,
	cin => \C2|C3|Count[17]~59\,
	combout => \C2|C3|Count[18]~60_combout\,
	cout => \C2|C3|Count[18]~61\);

-- Location: LCCOMB_X50_Y15_N16
\C2|C3|Count[19]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Count[19]~62_combout\ = (\C2|C3|Count\(19) & (!\C2|C3|Count[18]~61\)) # (!\C2|C3|Count\(19) & ((\C2|C3|Count[18]~61\) # (GND)))
-- \C2|C3|Count[19]~63\ = CARRY((!\C2|C3|Count[18]~61\) # (!\C2|C3|Count\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C3|Count\(19),
	datad => VCC,
	cin => \C2|C3|Count[18]~61\,
	combout => \C2|C3|Count[19]~62_combout\,
	cout => \C2|C3|Count[19]~63\);

-- Location: LCCOMB_X50_Y15_N18
\C2|C3|Count[20]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Count[20]~64_combout\ = (\C2|C3|Count\(20) & (\C2|C3|Count[19]~63\ $ (GND))) # (!\C2|C3|Count\(20) & (!\C2|C3|Count[19]~63\ & VCC))
-- \C2|C3|Count[20]~65\ = CARRY((\C2|C3|Count\(20) & !\C2|C3|Count[19]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C3|Count\(20),
	datad => VCC,
	cin => \C2|C3|Count[19]~63\,
	combout => \C2|C3|Count[20]~64_combout\,
	cout => \C2|C3|Count[20]~65\);

-- Location: LCCOMB_X50_Y15_N20
\C2|C3|Count[21]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Count[21]~66_combout\ = \C2|C3|Count\(21) $ (\C2|C3|Count[20]~65\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C3|Count\(21),
	cin => \C2|C3|Count[20]~65\,
	combout => \C2|C3|Count[21]~66_combout\);

-- Location: LCCOMB_X31_Y22_N6
\C0|C0|Count[0]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C0|Count[0]~13_combout\ = \C0|C0|Count\(0) $ (VCC)
-- \C0|C0|Count[0]~14\ = CARRY(\C0|C0|Count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C0|C0|Count\(0),
	datad => VCC,
	combout => \C0|C0|Count[0]~13_combout\,
	cout => \C0|C0|Count[0]~14\);

-- Location: LCCOMB_X31_Y22_N10
\C0|C0|Count[2]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C0|Count[2]~17_combout\ = (\C0|C0|Count\(2) & (\C0|C0|Count[1]~16\ $ (GND))) # (!\C0|C0|Count\(2) & (!\C0|C0|Count[1]~16\ & VCC))
-- \C0|C0|Count[2]~18\ = CARRY((\C0|C0|Count\(2) & !\C0|C0|Count[1]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C0|C0|Count\(2),
	datad => VCC,
	cin => \C0|C0|Count[1]~16\,
	combout => \C0|C0|Count[2]~17_combout\,
	cout => \C0|C0|Count[2]~18\);

-- Location: LCCOMB_X31_Y22_N12
\C0|C0|Count[3]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C0|Count[3]~20_combout\ = (\C0|C0|Count\(3) & (!\C0|C0|Count[2]~18\)) # (!\C0|C0|Count\(3) & ((\C0|C0|Count[2]~18\) # (GND)))
-- \C0|C0|Count[3]~21\ = CARRY((!\C0|C0|Count[2]~18\) # (!\C0|C0|Count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C0|C0|Count\(3),
	datad => VCC,
	cin => \C0|C0|Count[2]~18\,
	combout => \C0|C0|Count[3]~20_combout\,
	cout => \C0|C0|Count[3]~21\);

-- Location: LCCOMB_X31_Y22_N20
\C0|C0|Count[7]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C0|Count[7]~28_combout\ = (\C0|C0|Count\(7) & (!\C0|C0|Count[6]~27\)) # (!\C0|C0|Count\(7) & ((\C0|C0|Count[6]~27\) # (GND)))
-- \C0|C0|Count[7]~29\ = CARRY((!\C0|C0|Count[6]~27\) # (!\C0|C0|Count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C0|C0|Count\(7),
	datad => VCC,
	cin => \C0|C0|Count[6]~27\,
	combout => \C0|C0|Count[7]~28_combout\,
	cout => \C0|C0|Count[7]~29\);

-- Location: LCFF_X30_Y22_N21
\C0|C1|Count_Internal[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C1|Count_Internal[2]~9_combout\,
	sclr => \C0|C1|Count_Internal[4]~15_combout\,
	ena => \C0|C1|Count_Internal[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C1|Count_Internal\(2));

-- Location: LCCOMB_X30_Y22_N20
\C0|C1|Count_Internal[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C1|Count_Internal[2]~9_combout\ = (\C0|C1|Count_Internal\(2) & (\C0|C1|Count_Internal[1]~8\ $ (GND))) # (!\C0|C1|Count_Internal\(2) & (!\C0|C1|Count_Internal[1]~8\ & VCC))
-- \C0|C1|Count_Internal[2]~10\ = CARRY((\C0|C1|Count_Internal\(2) & !\C0|C1|Count_Internal[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C0|C1|Count_Internal\(2),
	datad => VCC,
	cin => \C0|C1|Count_Internal[1]~8\,
	combout => \C0|C1|Count_Internal[2]~9_combout\,
	cout => \C0|C1|Count_Internal[2]~10\);

-- Location: LCCOMB_X34_Y20_N28
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[48]~222\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[48]~222_combout\ = (\C2|C6|Data_Internal\(14) & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C6|Data_Internal\(14),
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[48]~222_combout\);

-- Location: LCCOMB_X34_Y20_N12
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[47]~224\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[47]~224_combout\ = (\C2|C6|Data_Internal\(13) & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(13),
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[47]~224_combout\);

-- Location: LCCOMB_X35_Y20_N16
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[46]~227\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[46]~227_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[46]~227_combout\);

-- Location: LCCOMB_X35_Y20_N4
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[45]~229\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[45]~229_combout\ = (\C2|C6|Data_Internal\(11) & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C6|Data_Internal\(11),
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[45]~229_combout\);

-- Location: LCCOMB_X34_Y18_N6
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[62]~232\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[62]~232_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[62]~232_combout\);

-- Location: LCCOMB_X34_Y19_N10
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[61]~234\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[61]~234_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[61]~234_combout\);

-- Location: LCCOMB_X35_Y18_N6
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[60]~236\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[60]~236_combout\ = (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \C2|C6|Data_Internal\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \C2|C6|Data_Internal\(10),
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[60]~236_combout\);

-- Location: LCCOMB_X33_Y18_N30
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[79]~238\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[79]~238_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[79]~238_combout\);

-- Location: LCCOMB_X33_Y18_N20
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[78]~239\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[78]~239_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[78]~239_combout\);

-- Location: LCCOMB_X33_Y18_N24
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[77]~240\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[77]~240_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[77]~240_combout\);

-- Location: LCCOMB_X32_Y18_N14
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[76]~242\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[76]~242_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[76]~242_combout\);

-- Location: LCCOMB_X36_Y18_N18
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[75]~244\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[75]~244_combout\ = (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \C2|C6|Data_Internal\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \C2|C6|Data_Internal\(9),
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[75]~244_combout\);

-- Location: LCCOMB_X34_Y18_N10
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[95]~246\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[95]~246_combout\ = (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[95]~246_combout\);

-- Location: LCCOMB_X36_Y18_N26
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[91]~251\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[91]~251_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[91]~251_combout\);

-- Location: LCCOMB_X35_Y18_N10
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[90]~253\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[90]~253_combout\ = (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \C2|C6|Data_Internal\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \C2|C6|Data_Internal\(8),
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[90]~253_combout\);

-- Location: LCCOMB_X37_Y18_N20
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[111]~255\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[111]~255_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[111]~255_combout\);

-- Location: LCCOMB_X36_Y18_N20
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[107]~259\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[107]~259_combout\ = (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[107]~259_combout\);

-- Location: LCCOMB_X36_Y18_N14
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[106]~261\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[106]~261_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[106]~261_combout\);

-- Location: LCCOMB_X37_Y17_N12
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[105]~262\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[105]~262_combout\ = (\C2|C6|Data_Internal\(7) & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C6|Data_Internal\(7),
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[105]~262_combout\);

-- Location: LCCOMB_X37_Y17_N4
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[127]~265\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[127]~265_combout\ = (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[127]~265_combout\);

-- Location: LCCOMB_X37_Y17_N26
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[125]~267\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[125]~267_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[125]~267_combout\);

-- Location: LCCOMB_X36_Y18_N8
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[122]~270\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[122]~270_combout\ = (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[122]~270_combout\);

-- Location: LCCOMB_X37_Y17_N6
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[121]~272\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[121]~272_combout\ = (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[121]~272_combout\);

-- Location: LCCOMB_X36_Y17_N24
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[120]~274\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[120]~274_combout\ = (\C2|C6|Data_Internal\(6) & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C6|Data_Internal\(6),
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[120]~274_combout\);

-- Location: LCCOMB_X35_Y15_N8
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[144]~275\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[144]~275_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[144]~275_combout\);

-- Location: LCCOMB_X37_Y16_N12
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[143]~276\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[143]~276_combout\ = (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[143]~276_combout\);

-- Location: LCCOMB_X35_Y15_N14
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[139]~280\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[139]~280_combout\ = (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[139]~280_combout\);

-- Location: LCCOMB_X36_Y15_N24
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[138]~281\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[138]~281_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[138]~281_combout\);

-- Location: LCCOMB_X36_Y16_N16
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[136]~283\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[136]~283_combout\ = (\C2|C6|Data_Internal\(6) & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C6|Data_Internal\(6),
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[136]~283_combout\);

-- Location: LCCOMB_X35_Y15_N30
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[135]~286\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[135]~286_combout\ = (\C2|C6|Data_Internal\(5) & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(5),
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[135]~286_combout\);

-- Location: LCCOMB_X37_Y15_N0
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[160]~287\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[160]~287_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[160]~287_combout\);

-- Location: LCCOMB_X37_Y16_N8
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[159]~288\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[159]~288_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[159]~288_combout\);

-- Location: LCCOMB_X36_Y15_N22
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[157]~290\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[157]~290_combout\ = (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[157]~290_combout\);

-- Location: LCCOMB_X35_Y15_N20
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[156]~291\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[156]~291_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[156]~291_combout\);

-- Location: LCCOMB_X37_Y15_N12
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[155]~292\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[155]~292_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[155]~292_combout\);

-- Location: LCCOMB_X37_Y15_N2
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[154]~293\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[154]~293_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[154]~293_combout\);

-- Location: LCCOMB_X37_Y15_N20
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[153]~294\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[153]~294_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[153]~294_combout\);

-- Location: LCCOMB_X37_Y15_N14
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[151]~296\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[151]~296_combout\ = (\C2|C6|Data_Internal\(5) & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(5),
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[151]~296_combout\);

-- Location: LCCOMB_X37_Y16_N16
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[150]~299\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[150]~299_combout\ = (\C2|C6|Data_Internal\(4) & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C6|Data_Internal\(4),
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[150]~299_combout\);

-- Location: LCCOMB_X40_Y15_N8
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[176]~300\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[176]~300_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[176]~300_combout\);

-- Location: LCCOMB_X40_Y15_N14
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[175]~301\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[175]~301_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[175]~301_combout\);

-- Location: LCCOMB_X40_Y15_N2
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[173]~303\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[173]~303_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[173]~303_combout\);

-- Location: LCCOMB_X40_Y15_N30
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[166]~310\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[166]~310_combout\ = (\C2|C6|Data_Internal\(4) & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C6|Data_Internal\(4),
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[166]~310_combout\);

-- Location: LCCOMB_X41_Y15_N0
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[165]~312\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[165]~312_combout\ = (\C2|C6|Data_Internal\(3) & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C6|Data_Internal\(3),
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[165]~312_combout\);

-- Location: LCCOMB_X42_Y15_N14
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[189]~317\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[189]~317_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[189]~317_combout\);

-- Location: LCCOMB_X42_Y15_N2
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[186]~320\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[186]~320_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[186]~320_combout\);

-- Location: LCCOMB_X42_Y15_N0
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[185]~321\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[185]~321_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[185]~321_combout\);

-- Location: LCCOMB_X44_Y15_N26
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[183]~323\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[183]~323_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[183]~323_combout\);

-- Location: LCCOMB_X44_Y15_N4
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[181]~325\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[181]~325_combout\ = (\C2|C6|Data_Internal\(3) & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C6|Data_Internal\(3),
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[181]~325_combout\);

-- Location: LCCOMB_X44_Y15_N6
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[180]~328\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[180]~328_combout\ = (\C2|C6|Data_Internal\(2) & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C6|Data_Internal\(2),
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[180]~328_combout\);

-- Location: LCCOMB_X44_Y17_N6
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[195]~330\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[195]~330_combout\ = (\C2|C6|Data_Internal\(1) & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C6|Data_Internal\(1),
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[195]~330_combout\);

-- Location: LCCOMB_X44_Y17_N4
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[206]~333\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[206]~333_combout\ = (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[206]~333_combout\);

-- Location: LCCOMB_X44_Y15_N30
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[204]~335\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[204]~335_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[204]~335_combout\);

-- Location: LCCOMB_X42_Y17_N14
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[203]~336\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[203]~336_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[203]~336_combout\);

-- Location: LCCOMB_X44_Y15_N28
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[201]~338\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[201]~338_combout\ = (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[201]~338_combout\);

-- Location: LCCOMB_X44_Y15_N22
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[200]~339\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[200]~339_combout\ = (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[200]~339_combout\);

-- Location: LCCOMB_X44_Y17_N26
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[197]~342\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[197]~342_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[197]~342_combout\);

-- Location: LCCOMB_X36_Y20_N12
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[96]~240\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[96]~240_combout\ = (\C2|C6|Data_Internal\(14) & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C6|Data_Internal\(14),
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[96]~240_combout\);

-- Location: LCCOMB_X36_Y20_N10
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[95]~243\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[95]~243_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[95]~243_combout\);

-- Location: LCCOMB_X36_Y20_N6
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[94]~245\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[94]~245_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[94]~245_combout\);

-- Location: LCCOMB_X37_Y20_N6
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[93]~247\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[93]~247_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[93]~247_combout\);

-- Location: LCCOMB_X37_Y20_N4
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[92]~249\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[92]~249_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[92]~249_combout\);

-- Location: LCCOMB_X35_Y19_N0
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[91]~250\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[91]~250_combout\ = (\C2|C6|Data_Internal\(9) & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(9),
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[91]~250_combout\);

-- Location: LCCOMB_X36_Y19_N10
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[111]~253\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[111]~253_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[111]~253_combout\);

-- Location: LCCOMB_X36_Y20_N16
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[107]~258\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[107]~258_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[107]~258_combout\);

-- Location: LCCOMB_X35_Y19_N30
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[106]~260\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[106]~260_combout\ = (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \C2|C6|Data_Internal\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \C2|C6|Data_Internal\(8),
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[106]~260_combout\);

-- Location: LCCOMB_X36_Y19_N8
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[127]~262\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[127]~262_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[127]~262_combout\);

-- Location: LCCOMB_X36_Y19_N12
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[125]~264\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[125]~264_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[125]~264_combout\);

-- Location: LCCOMB_X36_Y19_N2
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[124]~265\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[124]~265_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[124]~265_combout\);

-- Location: LCCOMB_X35_Y19_N20
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[123]~266\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[123]~266_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[123]~266_combout\);

-- Location: LCCOMB_X37_Y21_N6
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[121]~268\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[121]~268_combout\ = (\C2|C6|Data_Internal\(7) & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(7),
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[121]~268_combout\);

-- Location: LCCOMB_X38_Y19_N6
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[143]~271\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[143]~271_combout\ = (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[143]~271_combout\);

-- Location: LCCOMB_X38_Y19_N0
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[142]~272\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[142]~272_combout\ = (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[142]~272_combout\);

-- Location: LCCOMB_X37_Y19_N20
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[141]~273\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[141]~273_combout\ = (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[141]~273_combout\);

-- Location: LCCOMB_X43_Y19_N20
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[139]~275\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[139]~275_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[139]~275_combout\);

-- Location: LCCOMB_X38_Y18_N12
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[136]~278\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[136]~278_combout\ = (\C2|C6|Data_Internal\(6) & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C6|Data_Internal\(6),
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[136]~278_combout\);

-- Location: LCCOMB_X40_Y19_N12
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[158]~282\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[158]~282_combout\ = (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[158]~282_combout\);

-- Location: LCCOMB_X40_Y19_N14
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[157]~283\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[157]~283_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[157]~283_combout\);

-- Location: LCCOMB_X40_Y19_N20
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[156]~284\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[156]~284_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[156]~284_combout\);

-- Location: LCCOMB_X40_Y19_N10
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[155]~285\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[155]~285_combout\ = (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[155]~285_combout\);

-- Location: LCCOMB_X40_Y19_N0
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[154]~286\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[154]~286_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[154]~286_combout\);

-- Location: LCCOMB_X41_Y18_N0
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[151]~289\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[151]~289_combout\ = (\C2|C6|Data_Internal\(5) & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C6|Data_Internal\(5),
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[151]~289_combout\);

-- Location: LCCOMB_X41_Y19_N30
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[172]~295\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[172]~295_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[172]~295_combout\);

-- Location: LCCOMB_X41_Y19_N0
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[171]~296\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[171]~296_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[171]~296_combout\);

-- Location: LCCOMB_X43_Y19_N4
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[167]~300\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[167]~300_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[167]~300_combout\);

-- Location: LCCOMB_X43_Y19_N16
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[166]~302\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[166]~302_combout\ = (\C2|C6|Data_Internal\(4) & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(4),
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[166]~302_combout\);

-- Location: LCCOMB_X43_Y20_N20
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[192]~303\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[192]~303_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[192]~303_combout\);

-- Location: LCCOMB_X41_Y20_N8
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[191]~304\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[191]~304_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[191]~304_combout\);

-- Location: LCCOMB_X43_Y20_N2
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[188]~307\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[188]~307_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[188]~307_combout\);

-- Location: LCCOMB_X43_Y20_N16
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[187]~308\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[187]~308_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[187]~308_combout\);

-- Location: LCCOMB_X41_Y20_N14
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[186]~309\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[186]~309_combout\ = (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[186]~309_combout\);

-- Location: LCCOMB_X41_Y20_N30
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[183]~312\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[183]~312_combout\ = (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[183]~312_combout\);

-- Location: LCCOMB_X43_Y20_N26
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[181]~315\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[181]~315_combout\ = (\C2|C6|Data_Internal\(3) & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C6|Data_Internal\(3),
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[181]~315_combout\);

-- Location: LCCOMB_X41_Y21_N12
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[205]~319\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[205]~319_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[205]~319_combout\);

-- Location: LCCOMB_X41_Y21_N14
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[203]~321\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[203]~321_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[203]~321_combout\);

-- Location: LCCOMB_X43_Y21_N26
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[198]~326\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[198]~326_combout\ = (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[198]~326_combout\);

-- Location: LCCOMB_X43_Y20_N8
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[196]~328\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[196]~328_combout\ = (\C2|C6|Data_Internal\(2) & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C6|Data_Internal\(2),
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[196]~328_combout\);

-- Location: LCCOMB_X41_Y22_N20
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[224]~330\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[224]~330_combout\ = (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~24_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[224]~330_combout\);

-- Location: LCCOMB_X41_Y22_N10
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[223]~331\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[223]~331_combout\ = (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~22_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[223]~331_combout\);

-- Location: LCCOMB_X41_Y22_N2
\C2|C7|Div0|auto_generated|divider|divider|StageOut[16]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[16]~108_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[16]~108_combout\);

-- Location: LCCOMB_X42_Y22_N16
\C2|C7|Div0|auto_generated|divider|divider|StageOut[23]~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[23]~109_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[23]~109_combout\);

-- Location: LCCOMB_X43_Y22_N12
\C2|C7|Div0|auto_generated|divider|divider|StageOut[28]~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[28]~113_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[28]~113_combout\);

-- Location: LCCOMB_X43_Y22_N6
\C2|C7|Div0|auto_generated|divider|divider|StageOut[27]~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[27]~114_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[27]~114_combout\);

-- Location: LCCOMB_X43_Y22_N10
\C2|C7|Div0|auto_generated|divider|divider|StageOut[26]~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[26]~116_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[26]~116_combout\);

-- Location: LCCOMB_X43_Y22_N16
\C2|C7|Div0|auto_generated|divider|divider|StageOut[33]~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[33]~117_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[33]~117_combout\);

-- Location: LCCOMB_X43_Y21_N16
\C2|C7|Div0|auto_generated|divider|divider|StageOut[32]~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[32]~118_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[32]~118_combout\);

-- Location: LCCOMB_X43_Y21_N20
\C2|C7|Div0|auto_generated|divider|divider|StageOut[38]~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[38]~121_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[38]~121_combout\);

-- Location: LCCOMB_X44_Y21_N16
\C2|C7|Div0|auto_generated|divider|divider|StageOut[37]~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[37]~122_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[37]~122_combout\);

-- Location: LCCOMB_X43_Y21_N10
\C2|C7|Div0|auto_generated|divider|divider|StageOut[36]~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[36]~123_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[30]~164_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[30]~165_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[30]~164_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|StageOut[30]~165_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[36]~123_combout\);

-- Location: LCCOMB_X44_Y21_N0
\C2|C7|Div0|auto_generated|divider|divider|StageOut[43]~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[43]~125_combout\ = (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[43]~125_combout\);

-- Location: LCCOMB_X44_Y21_N2
\C2|C7|Div0|auto_generated|divider|divider|StageOut[41]~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[41]~128_combout\ = (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[41]~128_combout\);

-- Location: LCCOMB_X45_Y21_N26
\C2|C7|Div0|auto_generated|divider|divider|StageOut[46]~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[46]~132_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[46]~132_combout\);

-- Location: LCCOMB_X44_Y20_N14
\C2|C7|Div0|auto_generated|divider|divider|StageOut[52]~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[52]~134_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[52]~134_combout\);

-- Location: LCCOMB_X44_Y20_N30
\C2|C7|Div0|auto_generated|divider|divider|StageOut[51]~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[51]~136_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[51]~136_combout\);

-- Location: LCCOMB_X45_Y20_N12
\C2|C7|Div0|auto_generated|divider|divider|StageOut[58]~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[58]~137_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[58]~137_combout\);

-- Location: LCCOMB_X45_Y20_N10
\C2|C7|Div0|auto_generated|divider|divider|StageOut[57]~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[57]~138_combout\ = (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[57]~138_combout\);

-- Location: LCCOMB_X46_Y20_N6
\C2|C7|Div0|auto_generated|divider|divider|StageOut[62]~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[62]~142_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[62]~142_combout\);

-- Location: LCCOMB_X46_Y20_N8
\C2|C7|Div0|auto_generated|divider|divider|StageOut[61]~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[61]~144_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[61]~144_combout\);

-- Location: LCCOMB_X47_Y20_N12
\C2|C7|Div0|auto_generated|divider|divider|StageOut[68]~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[68]~145_combout\ = (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[68]~145_combout\);

-- Location: LCCOMB_X47_Y20_N10
\C2|C7|Div0|auto_generated|divider|divider|StageOut[66]~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[66]~148_combout\ = (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[66]~148_combout\);

-- Location: LCCOMB_X42_Y18_N14
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[195]~334\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[195]~334_combout\ = (\C2|C6|Data_Internal\(1) & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C6|Data_Internal\(1),
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[195]~334_combout\);

-- Location: LCCOMB_X38_Y20_N2
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[144]~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[144]~185_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[144]~185_combout\);

-- Location: LCCOMB_X38_Y20_N12
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[143]~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[143]~187_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[143]~187_combout\);

-- Location: LCCOMB_X38_Y20_N6
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[142]~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[142]~188_combout\ = (\C2|C6|Data_Internal\(12) & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C6|Data_Internal\(12),
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[142]~188_combout\);

-- Location: LCCOMB_X38_Y16_N2
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[141]~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[141]~190_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \C2|C6|Data_Internal\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \C2|C6|Data_Internal\(11),
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[141]~190_combout\);

-- Location: LCCOMB_X35_Y20_N22
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[140]~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[140]~192_combout\ = (\C2|C6|Data_Internal\(10) & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(10),
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[140]~192_combout\);

-- Location: LCCOMB_X38_Y16_N0
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[139]~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[139]~194_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \C2|C6|Data_Internal\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \C2|C6|Data_Internal\(9),
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[139]~194_combout\);

-- Location: LCCOMB_X35_Y20_N8
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[138]~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[138]~196_combout\ = (\C2|C6|Data_Internal\(8) & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(8),
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[138]~196_combout\);

-- Location: LCCOMB_X37_Y20_N10
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[137]~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[137]~198_combout\ = (\C2|C6|Data_Internal\(7) & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C6|Data_Internal\(7),
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[137]~198_combout\);

-- Location: LCCOMB_X40_Y17_N24
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[157]~203\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[157]~203_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[157]~203_combout\);

-- Location: LCCOMB_X40_Y17_N16
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[153]~207\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[153]~207_combout\ = (\C2|C6|Data_Internal\(7) & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C6|Data_Internal\(7),
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[153]~207_combout\);

-- Location: LCCOMB_X40_Y18_N10
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[152]~209\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[152]~209_combout\ = (\C2|C6|Data_Internal\(6) & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C6|Data_Internal\(6),
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[152]~209_combout\);

-- Location: LCCOMB_X41_Y16_N8
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[176]~213\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[176]~213_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[176]~213_combout\);

-- Location: LCCOMB_X41_Y16_N0
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[170]~219\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[170]~219_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[170]~219_combout\);

-- Location: LCCOMB_X41_Y16_N10
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[169]~220\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[169]~220_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[169]~220_combout\);

-- Location: LCCOMB_X41_Y16_N20
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[168]~221\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[168]~221_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[168]~221_combout\);

-- Location: LCCOMB_X41_Y16_N14
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[167]~226\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[167]~226_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[167]~226_combout\);

-- Location: LCCOMB_X43_Y16_N8
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[192]~227\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[192]~227_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~18_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~18_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[192]~227_combout\);

-- Location: LCCOMB_X43_Y16_N10
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[188]~231\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[188]~231_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[188]~231_combout\);

-- Location: LCCOMB_X43_Y16_N30
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[186]~233\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[186]~233_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[186]~233_combout\);

-- Location: LCCOMB_X41_Y17_N18
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[166]~237\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[166]~237_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \C2|C6|Data_Internal\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \C2|C6|Data_Internal\(4),
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[166]~237_combout\);

-- Location: LCCOMB_X41_Y17_N0
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[166]~240\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[166]~240_combout\ = (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[166]~240_combout\);

-- Location: LCCOMB_X43_Y16_N12
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[182]~241\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[182]~241_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[182]~241_combout\);

-- Location: LCCOMB_X45_Y16_N10
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[204]~246\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[204]~246_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[204]~246_combout\);

-- Location: LCCOMB_X45_Y17_N12
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[200]~250\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[200]~250_combout\ = (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[200]~250_combout\);

-- Location: LCCOMB_X45_Y16_N8
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[199]~251\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[199]~251_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[199]~251_combout\);

-- Location: LCCOMB_X45_Y17_N30
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[223]~259\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[223]~259_combout\ = (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~20_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[223]~259_combout\);

-- Location: LCCOMB_X46_Y17_N10
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[222]~260\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[222]~260_combout\ = (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~18_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[222]~260_combout\);

-- Location: LCCOMB_X46_Y17_N12
\C2|C7|Div1|auto_generated|divider|divider|StageOut[54]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[54]~110_combout\ = (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[54]~110_combout\);

-- Location: LCCOMB_X46_Y17_N30
\C2|C7|Div1|auto_generated|divider|divider|StageOut[50]~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[50]~114_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[50]~114_combout\);

-- Location: LCCOMB_X47_Y16_N6
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[219]~263\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[219]~263_combout\ = (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~12_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[219]~263_combout\);

-- Location: LCCOMB_X47_Y17_N6
\C2|C7|Div1|auto_generated|divider|divider|StageOut[49]~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[49]~115_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[49]~115_combout\);

-- Location: LCCOMB_X49_Y17_N10
\C2|C7|Div1|auto_generated|divider|divider|StageOut[67]~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[67]~126_combout\ = (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[67]~126_combout\);

-- Location: LCCOMB_X49_Y17_N12
\C2|C7|Div1|auto_generated|divider|divider|StageOut[66]~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[66]~127_combout\ = (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[66]~127_combout\);

-- Location: LCCOMB_X47_Y16_N20
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[217]~265\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[217]~265_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~8_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~8_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[217]~265_combout\);

-- Location: LCCOMB_X48_Y16_N4
\C2|C7|Div1|auto_generated|divider|divider|StageOut[56]~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[56]~128_combout\ = (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[56]~128_combout\);

-- Location: LCCOMB_X49_Y17_N6
\C2|C7|Div1|auto_generated|divider|divider|StageOut[65]~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[65]~129_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[65]~129_combout\);

-- Location: LCCOMB_X50_Y17_N10
\C2|C7|Div1|auto_generated|divider|divider|StageOut[75]~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[75]~133_combout\ = (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[75]~133_combout\);

-- Location: LCCOMB_X50_Y19_N22
\C2|C7|Div1|auto_generated|divider|divider|StageOut[85]~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[85]~138_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[85]~138_combout\);

-- Location: LCCOMB_X50_Y19_N24
\C2|C7|Div1|auto_generated|divider|divider|StageOut[84]~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[84]~139_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[84]~139_combout\);

-- Location: LCCOMB_X50_Y19_N20
\C2|C7|Div1|auto_generated|divider|divider|StageOut[83]~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[83]~140_combout\ = (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[83]~140_combout\);

-- Location: LCCOMB_X48_Y16_N26
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[215]~267\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[215]~267_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~4_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~4_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[215]~267_combout\);

-- Location: LCCOMB_X48_Y16_N28
\C2|C7|Div1|auto_generated|divider|divider|StageOut[72]~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[72]~142_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[72]~142_combout\);

-- Location: LCCOMB_X49_Y19_N20
\C2|C7|Div1|auto_generated|divider|divider|StageOut[81]~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[81]~143_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[81]~143_combout\);

-- Location: LCCOMB_X50_Y20_N24
\C2|C7|Div1|auto_generated|divider|divider|StageOut[94]~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[94]~144_combout\ = (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[94]~144_combout\);

-- Location: LCCOMB_X50_Y20_N20
\C2|C7|Div1|auto_generated|divider|divider|StageOut[93]~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[93]~145_combout\ = (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[93]~145_combout\);

-- Location: LCCOMB_X49_Y20_N20
\C2|C7|Div1|auto_generated|divider|divider|StageOut[102]~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[102]~151_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[102]~151_combout\);

-- Location: LCCOMB_X49_Y20_N18
\C2|C7|Div1|auto_generated|divider|divider|StageOut[101]~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[101]~152_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[101]~152_combout\);

-- Location: LCCOMB_X49_Y20_N24
\C2|C7|Div1|auto_generated|divider|divider|StageOut[99]~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[99]~154_combout\ = (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[99]~154_combout\);

-- Location: LCCOMB_X50_Y20_N26
\C2|C7|Div1|auto_generated|divider|divider|StageOut[98]~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[98]~155_combout\ = (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[98]~155_combout\);

-- Location: LCCOMB_X47_Y16_N22
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[213]~269\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[213]~269_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~0_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~0_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[213]~269_combout\);

-- Location: LCCOMB_X47_Y20_N0
\C2|C7|Div1|auto_generated|divider|divider|StageOut[88]~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[88]~156_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~16_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~16_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[88]~156_combout\);

-- Location: LCCOMB_X48_Y20_N16
\C2|C7|Div1|auto_generated|divider|divider|StageOut[110]~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[110]~158_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[110]~158_combout\);

-- Location: LCCOMB_X48_Y20_N20
\C2|C7|Div1|auto_generated|divider|divider|StageOut[108]~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[108]~160_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[108]~160_combout\);

-- Location: LCCOMB_X48_Y20_N24
\C2|C7|Div1|auto_generated|divider|divider|StageOut[106]~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[106]~162_combout\ = (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[106]~162_combout\);

-- Location: LCFF_X31_Y21_N23
\C2|C1|Tick\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C1|Tick~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C1|Tick~regout\);

-- Location: LCCOMB_X31_Y21_N20
\C2|C4|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C4|Selector1~0_combout\ = (!\C2|C1|Tick~regout\ & \C2|C4|PS.Send~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C1|Tick~regout\,
	datad => \C2|C4|PS.Send~regout\,
	combout => \C2|C4|Selector1~0_combout\);

-- Location: LCFF_X33_Y21_N13
\C0|C3|Data_Internal[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C3|Data_Internal~0_combout\,
	ena => \C0|C3|Data_Internal[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C3|Data_Internal\(0));

-- Location: LCFF_X33_Y21_N11
\C0|C3|Data_Internal[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C3|Data_Internal~5_combout\,
	ena => \C0|C3|Data_Internal[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C3|Data_Internal\(1));

-- Location: LCCOMB_X47_Y18_N0
\C1|C0|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C0|Equal0~1_combout\ = ((\C1|C0|Count\(7)) # ((\C1|C0|Count\(5)) # (!\C1|C0|Count\(4)))) # (!\C1|C0|Count\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|C0|Count\(6),
	datab => \C1|C0|Count\(7),
	datac => \C1|C0|Count\(5),
	datad => \C1|C0|Count\(4),
	combout => \C1|C0|Equal0~1_combout\);

-- Location: LCFF_X49_Y18_N1
\C2|C2|Tick\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C2|Tick~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C2|Tick~regout\);

-- Location: LCFF_X51_Y16_N27
\C2|C3|Tick\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C3|Tick~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C3|Tick~regout\);

-- Location: LCCOMB_X32_Y21_N4
\C2|C1|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C1|Equal0~0_combout\ = ((\C2|C1|Count\(3)) # ((\C2|C1|Count\(0)) # (\C2|C1|Count\(1)))) # (!\C2|C1|Count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C1|Count\(2),
	datab => \C2|C1|Count\(3),
	datac => \C2|C1|Count\(0),
	datad => \C2|C1|Count\(1),
	combout => \C2|C1|Equal0~0_combout\);

-- Location: LCCOMB_X32_Y21_N2
\C2|C1|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C1|Equal0~1_combout\ = (((!\C2|C1|Count\(5)) # (!\C2|C1|Count\(4))) # (!\C2|C1|Count\(7))) # (!\C2|C1|Count\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C1|Count\(6),
	datab => \C2|C1|Count\(7),
	datac => \C2|C1|Count\(4),
	datad => \C2|C1|Count\(5),
	combout => \C2|C1|Equal0~1_combout\);

-- Location: LCCOMB_X32_Y21_N0
\C2|C1|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C1|Equal0~2_combout\ = (\C2|C1|Count\(10)) # ((\C2|C1|Count\(9)) # (!\C2|C1|Count\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C1|Count\(10),
	datac => \C2|C1|Count\(8),
	datad => \C2|C1|Count\(9),
	combout => \C2|C1|Equal0~2_combout\);

-- Location: LCCOMB_X31_Y21_N22
\C2|C1|Tick~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C1|Tick~0_combout\ = (!\C2|C1|Equal0~1_combout\ & (\C2|C4|PS.Send~regout\ & (!\C2|C1|Equal0~2_combout\ & !\C2|C1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C1|Equal0~1_combout\,
	datab => \C2|C4|PS.Send~regout\,
	datac => \C2|C1|Equal0~2_combout\,
	datad => \C2|C1|Equal0~0_combout\,
	combout => \C2|C1|Tick~0_combout\);

-- Location: LCCOMB_X33_Y21_N12
\C0|C3|Data_Internal~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C3|Data_Internal~0_combout\ = (\C0|C3|Data_Internal\(1) & \Reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C0|C3|Data_Internal\(1),
	datac => \Reset~combout\,
	combout => \C0|C3|Data_Internal~0_combout\);

-- Location: LCCOMB_X33_Y21_N10
\C0|C3|Data_Internal~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C3|Data_Internal~5_combout\ = (\C0|C3|Data_Internal\(2) & \Reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C0|C3|Data_Internal\(2),
	datac => \Reset~combout\,
	combout => \C0|C3|Data_Internal~5_combout\);

-- Location: LCCOMB_X49_Y16_N4
\C2|C2|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C2|Equal0~0_combout\ = (((\C2|C2|Count\(1)) # (!\C2|C2|Count\(0))) # (!\C2|C2|Count\(3))) # (!\C2|C2|Count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C2|Count\(2),
	datab => \C2|C2|Count\(3),
	datac => \C2|C2|Count\(1),
	datad => \C2|C2|Count\(0),
	combout => \C2|C2|Equal0~0_combout\);

-- Location: LCCOMB_X49_Y16_N2
\C2|C2|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C2|Equal0~1_combout\ = (((\C2|C2|Count\(7)) # (!\C2|C2|Count\(6))) # (!\C2|C2|Count\(4))) # (!\C2|C2|Count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C2|Count\(5),
	datab => \C2|C2|Count\(4),
	datac => \C2|C2|Count\(7),
	datad => \C2|C2|Count\(6),
	combout => \C2|C2|Equal0~1_combout\);

-- Location: LCCOMB_X49_Y16_N0
\C2|C2|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C2|Equal0~2_combout\ = (((\C2|C2|Count\(10)) # (!\C2|C2|Count\(9))) # (!\C2|C2|Count\(8))) # (!\C2|C2|Count\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C2|Count\(11),
	datab => \C2|C2|Count\(8),
	datac => \C2|C2|Count\(9),
	datad => \C2|C2|Count\(10),
	combout => \C2|C2|Equal0~2_combout\);

-- Location: LCCOMB_X49_Y18_N0
\C2|C2|Tick~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C2|Tick~0_combout\ = (!\C2|C2|Equal0~0_combout\ & (!\C2|C5|Idle_State~combout\ & (!\C2|C2|Equal0~1_combout\ & !\C2|C2|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C2|Equal0~0_combout\,
	datab => \C2|C5|Idle_State~combout\,
	datac => \C2|C2|Equal0~1_combout\,
	datad => \C2|C2|Equal0~2_combout\,
	combout => \C2|C2|Tick~0_combout\);

-- Location: LCCOMB_X50_Y16_N4
\C2|C3|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Equal0~0_combout\ = (\C2|C3|Count\(0)) # ((\C2|C3|Count\(2)) # ((\C2|C3|Count\(3)) # (\C2|C3|Count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C3|Count\(0),
	datab => \C2|C3|Count\(2),
	datac => \C2|C3|Count\(3),
	datad => \C2|C3|Count\(1),
	combout => \C2|C3|Equal0~0_combout\);

-- Location: LCCOMB_X50_Y16_N6
\C2|C3|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Equal0~1_combout\ = (\C2|C3|Count\(5)) # (((\C2|C3|Count\(4)) # (!\C2|C3|Count\(7))) # (!\C2|C3|Count\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C3|Count\(5),
	datab => \C2|C3|Count\(6),
	datac => \C2|C3|Count\(7),
	datad => \C2|C3|Count\(4),
	combout => \C2|C3|Equal0~1_combout\);

-- Location: LCCOMB_X51_Y16_N24
\C2|C3|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Equal0~2_combout\ = (\C2|C3|Count\(11)) # (((\C2|C3|Count\(8)) # (!\C2|C3|Count\(10))) # (!\C2|C3|Count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C3|Count\(11),
	datab => \C2|C3|Count\(9),
	datac => \C2|C3|Count\(10),
	datad => \C2|C3|Count\(8),
	combout => \C2|C3|Equal0~2_combout\);

-- Location: LCCOMB_X50_Y15_N26
\C2|C3|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Equal0~3_combout\ = ((\C2|C3|Count\(13)) # ((\C2|C3|Count\(12)) # (!\C2|C3|Count\(15)))) # (!\C2|C3|Count\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C3|Count\(14),
	datab => \C2|C3|Count\(13),
	datac => \C2|C3|Count\(15),
	datad => \C2|C3|Count\(12),
	combout => \C2|C3|Equal0~3_combout\);

-- Location: LCCOMB_X51_Y16_N30
\C2|C3|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Equal0~4_combout\ = (\C2|C3|Equal0~2_combout\) # ((\C2|C3|Equal0~0_combout\) # ((\C2|C3|Equal0~1_combout\) # (\C2|C3|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C3|Equal0~2_combout\,
	datab => \C2|C3|Equal0~0_combout\,
	datac => \C2|C3|Equal0~1_combout\,
	datad => \C2|C3|Equal0~3_combout\,
	combout => \C2|C3|Equal0~4_combout\);

-- Location: LCCOMB_X50_Y15_N28
\C2|C3|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Equal0~5_combout\ = (\C2|C3|Count\(17)) # (((!\C2|C3|Count\(16)) # (!\C2|C3|Count\(19))) # (!\C2|C3|Count\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C3|Count\(17),
	datab => \C2|C3|Count\(18),
	datac => \C2|C3|Count\(19),
	datad => \C2|C3|Count\(16),
	combout => \C2|C3|Equal0~5_combout\);

-- Location: LCCOMB_X51_Y16_N28
\C2|C3|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Equal0~6_combout\ = (\C2|C3|Count\(20)) # (((\C2|C3|Equal0~5_combout\) # (\C2|C3|Equal0~4_combout\)) # (!\C2|C3|Count\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C3|Count\(20),
	datab => \C2|C3|Count\(21),
	datac => \C2|C3|Equal0~5_combout\,
	datad => \C2|C3|Equal0~4_combout\,
	combout => \C2|C3|Equal0~6_combout\);

-- Location: LCCOMB_X32_Y21_N6
\C2|C1|Count[8]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C1|Count[8]~13_combout\ = ((!\C2|C1|Equal0~1_combout\ & (!\C2|C1|Equal0~0_combout\ & !\C2|C1|Equal0~2_combout\))) # (!\C2|C4|PS.Send~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C4|PS.Send~regout\,
	datab => \C2|C1|Equal0~1_combout\,
	datac => \C2|C1|Equal0~0_combout\,
	datad => \C2|C1|Equal0~2_combout\,
	combout => \C2|C1|Count[8]~13_combout\);

-- Location: LCCOMB_X31_Y22_N4
\C0|C0|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C0|Equal0~0_combout\ = (((\C0|C0|Count\(2)) # (!\C0|C0|Count\(1))) # (!\C0|C0|Count\(0))) # (!\C0|C0|Count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C0|C0|Count\(3),
	datab => \C0|C0|Count\(0),
	datac => \C0|C0|Count\(1),
	datad => \C0|C0|Count\(2),
	combout => \C0|C0|Equal0~0_combout\);

-- Location: LCCOMB_X49_Y16_N30
\C2|C2|Count[2]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C2|Count[2]~16_combout\ = (\C2|C5|Idle_State~combout\) # ((!\C2|C2|Equal0~1_combout\ & (!\C2|C2|Equal0~0_combout\ & !\C2|C2|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C5|Idle_State~combout\,
	datab => \C2|C2|Equal0~1_combout\,
	datac => \C2|C2|Equal0~0_combout\,
	datad => \C2|C2|Equal0~2_combout\,
	combout => \C2|C2|Count[2]~16_combout\);

-- Location: LCCOMB_X34_Y21_N16
\C3|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|Selector0~0_combout\ = (\C3|C1|Count_Internal\(0) & (\C3|PS.Transfer~regout\ & \C3|C1|Count_Internal\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C3|C1|Count_Internal\(0),
	datac => \C3|PS.Transfer~regout\,
	datad => \C3|C1|Count_Internal\(2),
	combout => \C3|Selector0~0_combout\);

-- Location: LCCOMB_X34_Y18_N12
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[94]~353\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[94]~353_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[78]~350_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[78]~350_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[94]~353_combout\);

-- Location: LCCOMB_X33_Y18_N22
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[93]~354\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[93]~354_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[77]~414_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[77]~414_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[93]~354_combout\);

-- Location: LCCOMB_X35_Y18_N0
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[110]~357\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[110]~357_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[94]~353_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[94]~353_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[110]~357_combout\);

-- Location: LCCOMB_X33_Y18_N26
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[109]~358\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[109]~358_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[93]~354_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[93]~354_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[109]~358_combout\);

-- Location: LCCOMB_X36_Y18_N10
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[108]~359\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[108]~359_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[92]~415_combout\) # 
-- ((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[92]~415_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[108]~359_combout\);

-- Location: LCCOMB_X36_Y18_N28
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[126]~362\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[126]~362_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[110]~357_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[110]~357_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[126]~362_combout\);

-- Location: LCCOMB_X36_Y17_N22
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[142]~368\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[142]~368_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[126]~362_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[126]~362_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[142]~368_combout\);

-- Location: LCCOMB_X37_Y15_N24
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[171]~386\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[171]~386_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[155]~378_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[155]~378_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[171]~386_combout\);

-- Location: LCCOMB_X37_Y15_N10
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[170]~387\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[170]~387_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[154]~379_combout\) # 
-- ((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[154]~379_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[170]~387_combout\);

-- Location: LCCOMB_X38_Y15_N26
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[168]~389\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[168]~389_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[152]~419_combout\) # 
-- ((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[152]~419_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[168]~389_combout\);

-- Location: LCCOMB_X40_Y15_N12
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[192]~390\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[192]~390_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[176]~381_combout\) # 
-- ((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[176]~381_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[192]~390_combout\);

-- Location: LCCOMB_X42_Y15_N8
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[191]~391\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[191]~391_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[175]~382_combout\) # 
-- ((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[175]~382_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[191]~391_combout\);

-- Location: LCCOMB_X42_Y15_N30
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[187]~395\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[187]~395_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[171]~386_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[171]~386_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[187]~395_combout\);

-- Location: LCCOMB_X40_Y15_N24
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[184]~398\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[184]~398_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[168]~389_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[168]~389_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[184]~398_combout\);

-- Location: LCCOMB_X43_Y15_N30
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[208]~400\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[208]~400_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[192]~390_combout\) # 
-- ((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[192]~390_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[208]~400_combout\);

-- Location: LCCOMB_X42_Y15_N6
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[207]~401\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[207]~401_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[191]~391_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[191]~391_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[207]~401_combout\);

-- Location: LCCOMB_X42_Y15_N20
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[205]~403\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[205]~403_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[189]~393_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[189]~393_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[205]~403_combout\);

-- Location: LCCOMB_X42_Y15_N4
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[202]~406\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[202]~406_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[186]~396_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[186]~396_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[202]~406_combout\);

-- Location: LCCOMB_X44_Y15_N2
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[199]~409\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[199]~409_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[183]~399_combout\) # 
-- ((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[183]~399_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[199]~409_combout\);

-- Location: LCCOMB_X42_Y17_N30
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[198]~410\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[198]~410_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[182]~421_combout\) # 
-- ((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[182]~421_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[198]~410_combout\);

-- Location: LCCOMB_X40_Y19_N30
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[174]~355\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[174]~355_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[158]~348_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[158]~348_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[174]~355_combout\);

-- Location: LCCOMB_X41_Y19_N2
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[190]~363\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[190]~363_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[174]~355_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[174]~355_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[190]~363_combout\);

-- Location: LCCOMB_X41_Y18_N24
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[184]~369\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[184]~369_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[168]~405_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[168]~405_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[184]~369_combout\);

-- Location: LCCOMB_X41_Y22_N28
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[206]~372\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[206]~372_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[190]~363_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[190]~363_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[206]~372_combout\);

-- Location: LCCOMB_X42_Y20_N30
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[204]~374\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[204]~374_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[188]~365_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[188]~365_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[204]~374_combout\);

-- Location: LCCOMB_X41_Y21_N30
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[200]~378\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[200]~378_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[184]~369_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[184]~369_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[200]~378_combout\);

-- Location: LCCOMB_X41_Y20_N6
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[199]~379\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[199]~379_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[183]~406_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[183]~406_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[199]~379_combout\);

-- Location: LCCOMB_X41_Y22_N24
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[222]~382\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[222]~382_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[206]~372_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[206]~372_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[222]~382_combout\);

-- Location: LCCOMB_X41_Y22_N30
\C2|C7|Div0|auto_generated|divider|divider|StageOut[18]~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[18]~149_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[224]~380_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~24_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~24_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[224]~380_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[18]~149_combout\);

-- Location: LCCOMB_X41_Y21_N20
\C2|C7|Div0|auto_generated|divider|divider|StageOut[15]~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[15]~153_combout\ = (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[221]~383_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~18_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[221]~383_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[15]~153_combout\);

-- Location: LCCOMB_X43_Y19_N6
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[219]~385\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[219]~385_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[203]~375_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[203]~375_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[219]~385_combout\);

-- Location: LCCOMB_X43_Y21_N12
\C2|C7|Div0|auto_generated|divider|divider|StageOut[30]~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[30]~165_combout\ = (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[218]~386_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[218]~386_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[30]~165_combout\);

-- Location: LCCOMB_X44_Y21_N30
\C2|C7|Div0|auto_generated|divider|divider|StageOut[42]~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[42]~171_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[36]~123_combout\) # 
-- ((\C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[36]~123_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[42]~171_combout\);

-- Location: LCCOMB_X43_Y20_N12
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[216]~388\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[216]~388_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[200]~378_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[200]~378_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[216]~388_combout\);

-- Location: LCCOMB_X45_Y21_N28
\C2|C7|Div0|auto_generated|divider|divider|StageOut[48]~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[48]~174_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[42]~171_combout\) # 
-- ((!\C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|StageOut[42]~171_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[48]~174_combout\);

-- Location: LCCOMB_X44_Y21_N20
\C2|C7|Div0|auto_generated|divider|divider|StageOut[47]~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[47]~175_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[41]~127_combout\) # 
-- ((!\C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[41]~127_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[47]~175_combout\);

-- Location: LCCOMB_X44_Y20_N20
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[215]~389\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[215]~389_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[199]~379_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[199]~379_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[215]~389_combout\);

-- Location: LCCOMB_X44_Y20_N6
\C2|C7|Div0|auto_generated|divider|divider|StageOut[45]~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[45]~177_combout\ = (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[215]~389_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[215]~389_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[45]~177_combout\);

-- Location: LCCOMB_X44_Y21_N18
\C2|C7|Div0|auto_generated|divider|divider|StageOut[53]~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[53]~178_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[47]~175_combout\) # 
-- ((\C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|StageOut[47]~175_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[53]~178_combout\);

-- Location: LCCOMB_X46_Y20_N10
\C2|C7|Div0|auto_generated|divider|divider|StageOut[63]~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[63]~186_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[57]~183_combout\) # 
-- ((\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|StageOut[57]~183_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[63]~186_combout\);

-- Location: LCCOMB_X46_Y20_N30
\C2|C7|Div0|auto_generated|divider|divider|StageOut[67]~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[67]~189_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[61]~143_combout\) # 
-- ((!\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|StageOut[61]~143_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[67]~189_combout\);

-- Location: LCCOMB_X38_Y16_N10
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[175]~276\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[175]~276_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[159]~316_combout\) # 
-- ((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[159]~316_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[175]~276_combout\);

-- Location: LCCOMB_X40_Y16_N4
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[174]~277\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[174]~277_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[158]~317_combout\) # 
-- ((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[158]~317_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[174]~277_combout\);

-- Location: LCCOMB_X38_Y16_N24
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[173]~278\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[173]~278_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[157]~318_combout\) # 
-- ((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[157]~318_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[173]~278_combout\);

-- Location: LCCOMB_X41_Y16_N30
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[191]~283\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[191]~283_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[175]~276_combout\) # 
-- ((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[175]~276_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[191]~283_combout\);

-- Location: LCCOMB_X44_Y16_N24
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[190]~284\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[190]~284_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[174]~277_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[174]~277_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[190]~284_combout\);

-- Location: LCCOMB_X41_Y16_N28
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[189]~285\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[189]~285_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[173]~278_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[173]~278_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[189]~285_combout\);

-- Location: LCCOMB_X45_Y16_N0
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[208]~292\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[208]~292_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[192]~282_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~18_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~18_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[192]~282_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[208]~292_combout\);

-- Location: LCCOMB_X45_Y16_N2
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[207]~293\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[207]~293_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[191]~283_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[191]~283_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[207]~293_combout\);

-- Location: LCCOMB_X45_Y16_N12
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[206]~294\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[206]~294_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[190]~284_combout\) # 
-- ((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[190]~284_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[206]~294_combout\);

-- Location: LCCOMB_X45_Y16_N30
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[205]~295\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[205]~295_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[189]~285_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[189]~285_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[205]~295_combout\);

-- Location: LCCOMB_X43_Y16_N20
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[198]~302\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[198]~302_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[182]~325_combout\) # 
-- ((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[182]~325_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[198]~302_combout\);

-- Location: LCCOMB_X45_Y17_N14
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[224]~303\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[224]~303_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[208]~292_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~20_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~20_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[208]~292_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[224]~303_combout\);

-- Location: LCCOMB_X45_Y16_N26
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[221]~306\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[221]~306_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[205]~295_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~14_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~14_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[205]~295_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[221]~306_combout\);

-- Location: LCCOMB_X46_Y16_N30
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[220]~307\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[220]~307_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[204]~296_combout\) # 
-- ((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[204]~296_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[220]~307_combout\);

-- Location: LCCOMB_X47_Y17_N12
\C2|C7|Div1|auto_generated|divider|divider|StageOut[53]~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[53]~166_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[223]~304_combout\) # 
-- ((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[223]~304_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~20_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[53]~166_combout\);

-- Location: LCCOMB_X46_Y17_N2
\C2|C7|Div1|auto_generated|divider|divider|StageOut[52]~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[52]~167_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[222]~305_combout\) # 
-- ((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[222]~305_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[12]~18_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[52]~167_combout\);

-- Location: LCCOMB_X46_Y17_N8
\C2|C7|Div1|auto_generated|divider|divider|StageOut[51]~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[51]~168_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[221]~306_combout\) # 
-- ((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[221]~306_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[51]~168_combout\);

-- Location: LCCOMB_X47_Y17_N30
\C2|C7|Div1|auto_generated|divider|divider|StageOut[62]~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[62]~171_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[53]~166_combout\) # 
-- ((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[53]~166_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[62]~171_combout\);

-- Location: LCCOMB_X47_Y17_N8
\C2|C7|Div1|auto_generated|divider|divider|StageOut[61]~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[61]~172_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[52]~167_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[52]~167_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[61]~172_combout\);

-- Location: LCCOMB_X47_Y17_N10
\C2|C7|Div1|auto_generated|divider|divider|StageOut[60]~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[60]~173_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[51]~168_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[51]~168_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[60]~173_combout\);

-- Location: LCCOMB_X47_Y17_N14
\C2|C7|Div1|auto_generated|divider|divider|StageOut[59]~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[59]~174_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[50]~169_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|StageOut[50]~169_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[59]~174_combout\);

-- Location: LCCOMB_X47_Y16_N0
\C2|C7|Div1|auto_generated|divider|divider|StageOut[58]~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[58]~175_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[49]~170_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|StageOut[49]~170_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[58]~175_combout\);

-- Location: LCCOMB_X48_Y17_N10
\C2|C7|Div1|auto_generated|divider|divider|StageOut[70]~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[70]~178_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[61]~172_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[61]~172_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[70]~178_combout\);

-- Location: LCCOMB_X48_Y17_N30
\C2|C7|Div1|auto_generated|divider|divider|StageOut[69]~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[69]~179_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[60]~173_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|StageOut[60]~173_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[69]~179_combout\);

-- Location: LCCOMB_X48_Y17_N0
\C2|C7|Div1|auto_generated|divider|divider|StageOut[68]~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[68]~180_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[59]~174_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[59]~174_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[68]~180_combout\);

-- Location: LCCOMB_X48_Y16_N18
\C2|C7|Div1|auto_generated|divider|divider|StageOut[56]~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[56]~183_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[217]~310_combout\) # 
-- ((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[217]~310_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~8_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[56]~183_combout\);

-- Location: LCCOMB_X48_Y19_N12
\C2|C7|Div1|auto_generated|divider|divider|StageOut[78]~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[78]~185_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[69]~179_combout\) # 
-- ((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[69]~179_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[78]~185_combout\);

-- Location: LCCOMB_X48_Y19_N10
\C2|C7|Div1|auto_generated|divider|divider|StageOut[77]~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[77]~186_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[68]~180_combout\) # 
-- ((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|StageOut[68]~180_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[77]~186_combout\);

-- Location: LCCOMB_X48_Y19_N30
\C2|C7|Div1|auto_generated|divider|divider|StageOut[73]~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[73]~191_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[64]~190_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|StageOut[64]~190_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[73]~191_combout\);

-- Location: LCCOMB_X49_Y19_N30
\C2|C7|Div1|auto_generated|divider|divider|StageOut[86]~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[86]~192_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[77]~186_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[77]~186_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[86]~192_combout\);

-- Location: LCCOMB_X49_Y19_N14
\C2|C7|Div1|auto_generated|divider|divider|StageOut[82]~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[82]~196_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[73]~191_combout\) # 
-- ((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|StageOut[73]~191_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[82]~196_combout\);

-- Location: LCCOMB_X51_Y19_N0
\C2|C7|Div1|auto_generated|divider|divider|StageOut[92]~201\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[92]~201_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[83]~195_combout\) # 
-- ((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[83]~195_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[92]~201_combout\);

-- Location: LCCOMB_X50_Y19_N26
\C2|C7|Div1|auto_generated|divider|divider|StageOut[91]~202\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[91]~202_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[82]~196_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[82]~196_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[91]~202_combout\);

-- Location: LCCOMB_X49_Y19_N22
\C2|C7|Div1|auto_generated|divider|divider|StageOut[90]~203\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[90]~203_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[81]~198_combout\) # 
-- ((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|StageOut[81]~198_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[90]~203_combout\);

-- Location: LCCOMB_X47_Y16_N26
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[214]~313\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[214]~313_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[198]~302_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[198]~302_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[214]~313_combout\);

-- Location: LCCOMB_X50_Y18_N0
\C2|C7|Div1|auto_generated|divider|divider|StageOut[89]~205\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[89]~205_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[80]~204_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|StageOut[80]~204_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[89]~205_combout\);

-- Location: LCCOMB_X50_Y20_N16
\C2|C7|Div1|auto_generated|divider|divider|StageOut[100]~208\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[100]~208_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[91]~202_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|StageOut[91]~202_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[100]~208_combout\);

-- Location: LCCOMB_X49_Y20_N2
\C2|C7|Div1|auto_generated|divider|divider|StageOut[109]~214\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[109]~214_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[100]~208_combout\) # 
-- ((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[100]~208_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[109]~214_combout\);

-- Location: LCCOMB_X49_Y20_N26
\C2|C7|Div1|auto_generated|divider|divider|StageOut[107]~216\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[107]~216_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[98]~210_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|StageOut[98]~210_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[107]~216_combout\);

-- Location: LCCOMB_X48_Y19_N26
\C2|C7|Div1|auto_generated|divider|divider|StageOut[105]~219\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[105]~219_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[96]~218_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~16_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[96]~218_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~16_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[105]~219_combout\);

-- Location: LCCOMB_X51_Y16_N26
\C2|C3|Tick~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Tick~2_combout\ = (!\C2|C5|PS.FINISH~regout\ & (\C2|C5|PS.IDLE~regout\ & !\C2|C3|Equal0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C5|PS.FINISH~regout\,
	datac => \C2|C5|PS.IDLE~regout\,
	datad => \C2|C3|Equal0~6_combout\,
	combout => \C2|C3|Tick~2_combout\);

-- Location: LCCOMB_X51_Y16_N22
\C2|C3|Count[0]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C3|Count[0]~68_combout\ = (\C2|C5|PS.FINISH~regout\) # ((!\C2|C3|Equal0~6_combout\) # (!\C2|C5|PS.IDLE~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C5|PS.FINISH~regout\,
	datac => \C2|C5|PS.IDLE~regout\,
	datad => \C2|C3|Equal0~6_combout\,
	combout => \C2|C3|Count[0]~68_combout\);

-- Location: LCCOMB_X34_Y20_N30
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[64]~411\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[64]~411_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\C2|C6|Data_Internal\(14)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => \C2|C6|Data_Internal\(14),
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[64]~411_combout\);

-- Location: LCCOMB_X34_Y20_N0
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[63]~412\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[63]~412_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\C2|C6|Data_Internal\(13)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \C2|C6|Data_Internal\(13),
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[63]~412_combout\);

-- Location: LCCOMB_X35_Y18_N2
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[92]~415\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[92]~415_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\C2|C6|Data_Internal\(10)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \C2|C6|Data_Internal\(10),
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[92]~415_combout\);

-- Location: LCCOMB_X37_Y16_N30
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[152]~419\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[152]~419_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- (\C2|C6|Data_Internal\(6))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(6),
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[152]~419_combout\);

-- Location: LCCOMB_X37_Y15_N18
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[167]~420\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[167]~420_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (\C2|C6|Data_Internal\(5))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(5),
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[167]~420_combout\);

-- Location: LCCOMB_X42_Y17_N8
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[182]~421\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[182]~421_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- (\C2|C6|Data_Internal\(4))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(4),
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[182]~421_combout\);

-- Location: LCCOMB_X37_Y20_N2
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[112]~391\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[112]~391_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\C2|C6|Data_Internal\(14))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(14),
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[112]~391_combout\);

-- Location: LCCOMB_X37_Y20_N12
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[110]~393\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[110]~393_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\C2|C6|Data_Internal\(12)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datab => \C2|C6|Data_Internal\(12),
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[110]~393_combout\);

-- Location: LCCOMB_X35_Y19_N22
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[122]~397\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[122]~397_combout\ = (\C2|C6|Data_Internal\(8) & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C6|Data_Internal\(8),
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[122]~397_combout\);

-- Location: LCCOMB_X37_Y21_N20
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[137]~398\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[137]~398_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \C2|C6|Data_Internal\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \C2|C6|Data_Internal\(7),
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[137]~398_combout\);

-- Location: LCCOMB_X41_Y18_N2
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[152]~399\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[152]~399_combout\ = (\C2|C6|Data_Internal\(6) & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C6|Data_Internal\(6),
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[152]~399_combout\);

-- Location: LCCOMB_X43_Y20_N6
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[182]~401\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[182]~401_combout\ = (\C2|C6|Data_Internal\(4) & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C6|Data_Internal\(4),
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[182]~401_combout\);

-- Location: LCCOMB_X43_Y20_N0
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[197]~402\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[197]~402_combout\ = (\C2|C6|Data_Internal\(3) & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C6|Data_Internal\(3),
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[197]~402_combout\);

-- Location: LCCOMB_X47_Y20_N16
\C2|C7|Div0|auto_generated|divider|divider|StageOut[65]~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[65]~190_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & 
-- (\C2|C6|Data_Internal\(1))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datab => \C2|C6|Data_Internal\(1),
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~28_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[65]~190_combout\);

-- Location: LCCOMB_X40_Y20_N8
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[160]~315\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[160]~315_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- (\C2|C6|Data_Internal\(14))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(14),
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[160]~315_combout\);

-- Location: LCCOMB_X38_Y16_N16
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[159]~316\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[159]~316_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- (\C2|C6|Data_Internal\(13))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(13),
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[159]~316_combout\);

-- Location: LCCOMB_X38_Y16_N30
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[158]~317\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[158]~317_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- (\C2|C6|Data_Internal\(12))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(12),
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[158]~317_combout\);

-- Location: LCCOMB_X38_Y16_N22
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[154]~321\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[154]~321_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- (\C2|C6|Data_Internal\(8))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(8),
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[154]~321_combout\);

-- Location: LCCOMB_X42_Y16_N26
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[197]~326\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[197]~326_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- ((\C2|C6|Data_Internal\(3)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\,
	datab => \C2|C6|Data_Internal\(3),
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[197]~326_combout\);

-- Location: LCCOMB_X41_Y18_N10
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[168]~405\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[168]~405_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\C2|C6|Data_Internal\(6)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datab => \C2|C6|Data_Internal\(6),
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[168]~405_combout\);

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\Clk~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_Clk,
	combout => \Clk~combout\);

-- Location: CLKCTRL_G2
\Clk~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Clk~clkctrl_outclk\);

-- Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\Reset~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_Reset,
	combout => \Reset~combout\);

-- Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\RxDatum_In~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_RxDatum_In,
	combout => \RxDatum_In~combout\);

-- Location: LCCOMB_X31_Y22_N8
\C0|C0|Count[1]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C0|Count[1]~15_combout\ = (\C0|C0|Count\(1) & (!\C0|C0|Count[0]~14\)) # (!\C0|C0|Count\(1) & ((\C0|C0|Count[0]~14\) # (GND)))
-- \C0|C0|Count[1]~16\ = CARRY((!\C0|C0|Count[0]~14\) # (!\C0|C0|Count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C0|C0|Count\(1),
	datad => VCC,
	cin => \C0|C0|Count[0]~14\,
	combout => \C0|C0|Count[1]~15_combout\,
	cout => \C0|C0|Count[1]~16\);

-- Location: LCCOMB_X31_Y21_N24
\C0|C2|PS~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C2|PS~7_combout\ = (\Reset~combout\ & (((!\C0|C2|PS.Finish~regout\ & \C0|C2|PS.Idle~regout\)) # (!\RxDatum_In~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C0|C2|PS.Finish~regout\,
	datab => \Reset~combout\,
	datac => \C0|C2|PS.Idle~regout\,
	datad => \RxDatum_In~combout\,
	combout => \C0|C2|PS~7_combout\);

-- Location: LCFF_X31_Y21_N25
\C0|C2|PS.Idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C2|PS~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C2|PS.Idle~regout\);

-- Location: LCCOMB_X30_Y22_N16
\C0|C1|Count_Internal[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C1|Count_Internal[0]~5_combout\ = \C0|C1|Count_Internal\(0) $ (VCC)
-- \C0|C1|Count_Internal[0]~6\ = CARRY(\C0|C1|Count_Internal\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C0|C1|Count_Internal\(0),
	datad => VCC,
	combout => \C0|C1|Count_Internal[0]~5_combout\,
	cout => \C0|C1|Count_Internal[0]~6\);

-- Location: LCCOMB_X30_Y22_N26
\C0|C1|Count_Internal[4]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C1|Count_Internal[4]~15_combout\ = (\C0|C2|Idle_State~regout\) # ((\C0|C1|Count_Internal\(1) & \C0|C2|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C0|C1|Count_Internal\(1),
	datac => \C0|C2|Idle_State~regout\,
	datad => \C0|C2|Equal0~0_combout\,
	combout => \C0|C1|Count_Internal[4]~15_combout\);

-- Location: LCCOMB_X30_Y22_N4
\C0|C1|Count_Internal[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C1|Count_Internal[4]~16_combout\ = (\C0|C2|Idle_State~regout\) # (\C0|C0|Tick~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C0|C2|Idle_State~regout\,
	datac => \C0|C0|Tick~regout\,
	combout => \C0|C1|Count_Internal[4]~16_combout\);

-- Location: LCFF_X30_Y22_N17
\C0|C1|Count_Internal[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C1|Count_Internal[0]~5_combout\,
	sclr => \C0|C1|Count_Internal[4]~15_combout\,
	ena => \C0|C1|Count_Internal[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C1|Count_Internal\(0));

-- Location: LCCOMB_X30_Y22_N18
\C0|C1|Count_Internal[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C1|Count_Internal[1]~7_combout\ = (\C0|C1|Count_Internal\(1) & (!\C0|C1|Count_Internal[0]~6\)) # (!\C0|C1|Count_Internal\(1) & ((\C0|C1|Count_Internal[0]~6\) # (GND)))
-- \C0|C1|Count_Internal[1]~8\ = CARRY((!\C0|C1|Count_Internal[0]~6\) # (!\C0|C1|Count_Internal\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C0|C1|Count_Internal\(1),
	datad => VCC,
	cin => \C0|C1|Count_Internal[0]~6\,
	combout => \C0|C1|Count_Internal[1]~7_combout\,
	cout => \C0|C1|Count_Internal[1]~8\);

-- Location: LCFF_X30_Y22_N19
\C0|C1|Count_Internal[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C1|Count_Internal[1]~7_combout\,
	sclr => \C0|C1|Count_Internal[4]~15_combout\,
	ena => \C0|C1|Count_Internal[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C1|Count_Internal\(1));

-- Location: LCCOMB_X30_Y22_N22
\C0|C1|Count_Internal[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C1|Count_Internal[3]~11_combout\ = (\C0|C1|Count_Internal\(3) & (!\C0|C1|Count_Internal[2]~10\)) # (!\C0|C1|Count_Internal\(3) & ((\C0|C1|Count_Internal[2]~10\) # (GND)))
-- \C0|C1|Count_Internal[3]~12\ = CARRY((!\C0|C1|Count_Internal[2]~10\) # (!\C0|C1|Count_Internal\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C0|C1|Count_Internal\(3),
	datad => VCC,
	cin => \C0|C1|Count_Internal[2]~10\,
	combout => \C0|C1|Count_Internal[3]~11_combout\,
	cout => \C0|C1|Count_Internal[3]~12\);

-- Location: LCFF_X30_Y22_N23
\C0|C1|Count_Internal[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C1|Count_Internal[3]~11_combout\,
	sclr => \C0|C1|Count_Internal[4]~15_combout\,
	ena => \C0|C1|Count_Internal[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C1|Count_Internal\(3));

-- Location: LCCOMB_X30_Y22_N24
\C0|C1|Count_Internal[4]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C1|Count_Internal[4]~13_combout\ = \C0|C1|Count_Internal\(4) $ (!\C0|C1|Count_Internal[3]~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C0|C1|Count_Internal\(4),
	cin => \C0|C1|Count_Internal[3]~12\,
	combout => \C0|C1|Count_Internal[4]~13_combout\);

-- Location: LCFF_X30_Y22_N25
\C0|C1|Count_Internal[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C1|Count_Internal[4]~13_combout\,
	sclr => \C0|C1|Count_Internal[4]~15_combout\,
	ena => \C0|C1|Count_Internal[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C1|Count_Internal\(4));

-- Location: LCCOMB_X30_Y22_N28
\C0|C2|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C2|Equal0~0_combout\ = (!\C0|C1|Count_Internal\(2) & (!\C0|C1|Count_Internal\(3) & (\C0|C1|Count_Internal\(4) & !\C0|C1|Count_Internal\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C0|C1|Count_Internal\(2),
	datab => \C0|C1|Count_Internal\(3),
	datac => \C0|C1|Count_Internal\(4),
	datad => \C0|C1|Count_Internal\(0),
	combout => \C0|C2|Equal0~0_combout\);

-- Location: LCCOMB_X31_Y21_N12
\C0|C2|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C2|Selector1~0_combout\ = (\C0|C2|PS.Start~regout\) # ((\C0|C2|PS.Transfer~regout\ & ((\C0|C1|Count_Internal\(1)) # (!\C0|C2|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C0|C1|Count_Internal\(1),
	datab => \C0|C2|PS.Transfer~regout\,
	datac => \C0|C2|PS.Start~regout\,
	datad => \C0|C2|Equal0~0_combout\,
	combout => \C0|C2|Selector1~0_combout\);

-- Location: LCCOMB_X31_Y21_N4
\C0|C2|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C2|Selector1~1_combout\ = (\C0|C0|Tick~regout\ & ((\C0|C2|Selector1~0_combout\))) # (!\C0|C0|Tick~regout\ & (\C0|C2|PS.Skip~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C0|C0|Tick~regout\,
	datac => \C0|C2|PS.Skip~regout\,
	datad => \C0|C2|Selector1~0_combout\,
	combout => \C0|C2|Selector1~1_combout\);

-- Location: LCFF_X31_Y21_N5
\C0|C2|PS.Skip\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C2|Selector1~1_combout\,
	sclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C2|PS.Skip~regout\);

-- Location: LCCOMB_X31_Y21_N28
\C0|C2|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C2|Selector2~0_combout\ = (\C0|C0|Tick~regout\ & (\C0|C2|PS.Skip~regout\)) # (!\C0|C0|Tick~regout\ & ((\C0|C2|PS.Transfer~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C0|C2|PS.Skip~regout\,
	datac => \C0|C2|PS.Transfer~regout\,
	datad => \C0|C0|Tick~regout\,
	combout => \C0|C2|Selector2~0_combout\);

-- Location: LCFF_X31_Y21_N29
\C0|C2|PS.Transfer\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C2|Selector2~0_combout\,
	sclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C2|PS.Transfer~regout\);

-- Location: LCCOMB_X31_Y21_N18
\C0|C2|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C2|Selector3~0_combout\ = (\C0|C2|PS.Transfer~regout\ & (!\C0|C1|Count_Internal\(1) & \C0|C0|Tick~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C0|C2|PS.Transfer~regout\,
	datac => \C0|C1|Count_Internal\(1),
	datad => \C0|C0|Tick~regout\,
	combout => \C0|C2|Selector3~0_combout\);

-- Location: LCCOMB_X31_Y21_N6
\C0|C2|Selector3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C2|Selector3~1_combout\ = (\C0|C2|Equal0~0_combout\ & ((\C0|C2|Selector3~0_combout\) # ((!\RxDatum_In~combout\ & \C0|C2|PS.Finish~regout\)))) # (!\C0|C2|Equal0~0_combout\ & (!\RxDatum_In~combout\ & (\C0|C2|PS.Finish~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C0|C2|Equal0~0_combout\,
	datab => \RxDatum_In~combout\,
	datac => \C0|C2|PS.Finish~regout\,
	datad => \C0|C2|Selector3~0_combout\,
	combout => \C0|C2|Selector3~1_combout\);

-- Location: LCFF_X31_Y21_N7
\C0|C2|PS.Finish\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C2|Selector3~1_combout\,
	sclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C2|PS.Finish~regout\);

-- Location: LCCOMB_X31_Y21_N10
\C0|C2|Idle_State~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C2|Idle_State~1_combout\ = (\C0|C2|PS.Finish~regout\) # (!\C0|C2|PS.Idle~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C0|C2|PS.Idle~regout\,
	datad => \C0|C2|PS.Finish~regout\,
	combout => \C0|C2|Idle_State~1_combout\);

-- Location: LCFF_X31_Y21_N11
\C0|C2|Idle_State\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C2|Idle_State~1_combout\,
	ena => \Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C2|Idle_State~regout\);

-- Location: LCCOMB_X31_Y22_N0
\C0|C0|Count[4]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C0|Count[4]~19_combout\ = (\C0|C2|Idle_State~regout\) # (!\C0|C0|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C0|C2|Idle_State~regout\,
	datad => \C0|C0|Equal0~3_combout\,
	combout => \C0|C0|Count[4]~19_combout\);

-- Location: LCFF_X31_Y22_N9
\C0|C0|Count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C0|Count[1]~15_combout\,
	sclr => \C0|C0|Count[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C0|Count\(1));

-- Location: LCCOMB_X31_Y22_N14
\C0|C0|Count[4]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C0|Count[4]~22_combout\ = (\C0|C0|Count\(4) & (\C0|C0|Count[3]~21\ $ (GND))) # (!\C0|C0|Count\(4) & (!\C0|C0|Count[3]~21\ & VCC))
-- \C0|C0|Count[4]~23\ = CARRY((\C0|C0|Count\(4) & !\C0|C0|Count[3]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C0|C0|Count\(4),
	datad => VCC,
	cin => \C0|C0|Count[3]~21\,
	combout => \C0|C0|Count[4]~22_combout\,
	cout => \C0|C0|Count[4]~23\);

-- Location: LCFF_X31_Y22_N15
\C0|C0|Count[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C0|Count[4]~22_combout\,
	sclr => \C0|C0|Count[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C0|Count\(4));

-- Location: LCCOMB_X31_Y22_N16
\C0|C0|Count[5]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C0|Count[5]~24_combout\ = (\C0|C0|Count\(5) & (!\C0|C0|Count[4]~23\)) # (!\C0|C0|Count\(5) & ((\C0|C0|Count[4]~23\) # (GND)))
-- \C0|C0|Count[5]~25\ = CARRY((!\C0|C0|Count[4]~23\) # (!\C0|C0|Count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C0|C0|Count\(5),
	datad => VCC,
	cin => \C0|C0|Count[4]~23\,
	combout => \C0|C0|Count[5]~24_combout\,
	cout => \C0|C0|Count[5]~25\);

-- Location: LCCOMB_X31_Y22_N18
\C0|C0|Count[6]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C0|Count[6]~26_combout\ = (\C0|C0|Count\(6) & (\C0|C0|Count[5]~25\ $ (GND))) # (!\C0|C0|Count\(6) & (!\C0|C0|Count[5]~25\ & VCC))
-- \C0|C0|Count[6]~27\ = CARRY((\C0|C0|Count\(6) & !\C0|C0|Count[5]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C0|C0|Count\(6),
	datad => VCC,
	cin => \C0|C0|Count[5]~25\,
	combout => \C0|C0|Count[6]~26_combout\,
	cout => \C0|C0|Count[6]~27\);

-- Location: LCFF_X31_Y22_N19
\C0|C0|Count[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C0|Count[6]~26_combout\,
	sclr => \C0|C0|Count[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C0|Count\(6));

-- Location: LCCOMB_X31_Y22_N22
\C0|C0|Count[8]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C0|Count[8]~30_combout\ = (\C0|C0|Count\(8) & (\C0|C0|Count[7]~29\ $ (GND))) # (!\C0|C0|Count\(8) & (!\C0|C0|Count[7]~29\ & VCC))
-- \C0|C0|Count[8]~31\ = CARRY((\C0|C0|Count\(8) & !\C0|C0|Count[7]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C0|C0|Count\(8),
	datad => VCC,
	cin => \C0|C0|Count[7]~29\,
	combout => \C0|C0|Count[8]~30_combout\,
	cout => \C0|C0|Count[8]~31\);

-- Location: LCFF_X31_Y22_N23
\C0|C0|Count[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C0|Count[8]~30_combout\,
	sclr => \C0|C0|Count[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C0|Count\(8));

-- Location: LCCOMB_X31_Y22_N24
\C0|C0|Count[9]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C0|Count[9]~32_combout\ = (\C0|C0|Count\(9) & (!\C0|C0|Count[8]~31\)) # (!\C0|C0|Count\(9) & ((\C0|C0|Count[8]~31\) # (GND)))
-- \C0|C0|Count[9]~33\ = CARRY((!\C0|C0|Count[8]~31\) # (!\C0|C0|Count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C0|C0|Count\(9),
	datad => VCC,
	cin => \C0|C0|Count[8]~31\,
	combout => \C0|C0|Count[9]~32_combout\,
	cout => \C0|C0|Count[9]~33\);

-- Location: LCCOMB_X31_Y22_N26
\C0|C0|Count[10]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C0|Count[10]~34_combout\ = (\C0|C0|Count\(10) & (\C0|C0|Count[9]~33\ $ (GND))) # (!\C0|C0|Count\(10) & (!\C0|C0|Count[9]~33\ & VCC))
-- \C0|C0|Count[10]~35\ = CARRY((\C0|C0|Count\(10) & !\C0|C0|Count[9]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C0|C0|Count\(10),
	datad => VCC,
	cin => \C0|C0|Count[9]~33\,
	combout => \C0|C0|Count[10]~34_combout\,
	cout => \C0|C0|Count[10]~35\);

-- Location: LCFF_X31_Y22_N27
\C0|C0|Count[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C0|Count[10]~34_combout\,
	sclr => \C0|C0|Count[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C0|Count\(10));

-- Location: LCCOMB_X31_Y22_N28
\C0|C0|Count[11]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C0|Count[11]~36_combout\ = (\C0|C0|Count\(11) & (!\C0|C0|Count[10]~35\)) # (!\C0|C0|Count\(11) & ((\C0|C0|Count[10]~35\) # (GND)))
-- \C0|C0|Count[11]~37\ = CARRY((!\C0|C0|Count[10]~35\) # (!\C0|C0|Count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C0|C0|Count\(11),
	datad => VCC,
	cin => \C0|C0|Count[10]~35\,
	combout => \C0|C0|Count[11]~36_combout\,
	cout => \C0|C0|Count[11]~37\);

-- Location: LCFF_X31_Y22_N29
\C0|C0|Count[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C0|Count[11]~36_combout\,
	sclr => \C0|C0|Count[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C0|Count\(11));

-- Location: LCCOMB_X31_Y22_N30
\C0|C0|Count[12]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C0|Count[12]~38_combout\ = \C0|C0|Count[11]~37\ $ (!\C0|C0|Count\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \C0|C0|Count\(12),
	cin => \C0|C0|Count[11]~37\,
	combout => \C0|C0|Count[12]~38_combout\);

-- Location: LCFF_X31_Y22_N31
\C0|C0|Count[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C0|Count[12]~38_combout\,
	sclr => \C0|C0|Count[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C0|Count\(12));

-- Location: LCFF_X31_Y22_N25
\C0|C0|Count[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C0|Count[9]~32_combout\,
	sclr => \C0|C0|Count[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C0|Count\(9));

-- Location: LCCOMB_X30_Y22_N30
\C0|C0|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C0|Equal0~2_combout\ = (((\C0|C0|Count\(10)) # (\C0|C0|Count\(8))) # (!\C0|C0|Count\(9))) # (!\C0|C0|Count\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C0|C0|Count\(11),
	datab => \C0|C0|Count\(9),
	datac => \C0|C0|Count\(10),
	datad => \C0|C0|Count\(8),
	combout => \C0|C0|Equal0~2_combout\);

-- Location: LCFF_X31_Y22_N17
\C0|C0|Count[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C0|Count[5]~24_combout\,
	sclr => \C0|C0|Count[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C0|Count\(5));

-- Location: LCCOMB_X30_Y22_N12
\C0|C0|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C0|Equal0~1_combout\ = (\C0|C0|Count\(7)) # ((\C0|C0|Count\(4)) # ((\C0|C0|Count\(6)) # (!\C0|C0|Count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C0|C0|Count\(7),
	datab => \C0|C0|Count\(4),
	datac => \C0|C0|Count\(5),
	datad => \C0|C0|Count\(6),
	combout => \C0|C0|Equal0~1_combout\);

-- Location: LCCOMB_X31_Y22_N2
\C0|C0|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C0|Equal0~3_combout\ = (\C0|C0|Equal0~0_combout\) # ((\C0|C0|Count\(12)) # ((\C0|C0|Equal0~2_combout\) # (\C0|C0|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C0|C0|Equal0~0_combout\,
	datab => \C0|C0|Count\(12),
	datac => \C0|C0|Equal0~2_combout\,
	datad => \C0|C0|Equal0~1_combout\,
	combout => \C0|C0|Equal0~3_combout\);

-- Location: LCCOMB_X32_Y22_N16
\C0|C0|Tick~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C0|Tick~0_combout\ = (!\C0|C2|Idle_State~regout\ & !\C0|C0|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C0|C2|Idle_State~regout\,
	datad => \C0|C0|Equal0~3_combout\,
	combout => \C0|C0|Tick~0_combout\);

-- Location: LCFF_X32_Y22_N17
\C0|C0|Tick\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C0|Tick~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C0|Tick~regout\);

-- Location: LCCOMB_X31_Y21_N14
\C0|C2|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C2|Selector0~0_combout\ = (\C0|C2|PS.Idle~regout\ & (((\C0|C2|PS.Start~regout\ & !\C0|C0|Tick~regout\)))) # (!\C0|C2|PS.Idle~regout\ & (((\C0|C2|PS.Start~regout\ & !\C0|C0|Tick~regout\)) # (!\RxDatum_In~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C0|C2|PS.Idle~regout\,
	datab => \RxDatum_In~combout\,
	datac => \C0|C2|PS.Start~regout\,
	datad => \C0|C0|Tick~regout\,
	combout => \C0|C2|Selector0~0_combout\);

-- Location: LCFF_X31_Y21_N15
\C0|C2|PS.Start\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C2|Selector0~0_combout\,
	sclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C2|PS.Start~regout\);

-- Location: LCCOMB_X31_Y21_N16
\C0|C2|RxDatum_Out~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C2|RxDatum_Out~1_combout\ = (!\C0|C2|PS.Start~regout\ & (\C0|C2|PS.Idle~regout\ & \RxDatum_In~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C0|C2|PS.Start~regout\,
	datac => \C0|C2|PS.Idle~regout\,
	datad => \RxDatum_In~combout\,
	combout => \C0|C2|RxDatum_Out~1_combout\);

-- Location: LCFF_X31_Y21_N17
\C0|C2|RxDatum_Out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C2|RxDatum_Out~1_combout\,
	ena => \Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C2|RxDatum_Out~regout\);

-- Location: LCCOMB_X33_Y21_N14
\C0|C3|Data_Internal~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C3|Data_Internal~4_combout\ = (\Reset~combout\ & \C0|C2|RxDatum_Out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~combout\,
	datac => \C0|C2|RxDatum_Out~regout\,
	combout => \C0|C3|Data_Internal~4_combout\);

-- Location: LCCOMB_X32_Y21_N30
\C0|C2|WriteData~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C2|WriteData~2_combout\ = (\C0|C2|PS.Start~regout\) # (\C0|C2|PS.Transfer~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C0|C2|PS.Start~regout\,
	datad => \C0|C2|PS.Transfer~regout\,
	combout => \C0|C2|WriteData~2_combout\);

-- Location: LCFF_X33_Y21_N23
\C0|C2|WriteData\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \C0|C2|WriteData~2_combout\,
	sload => VCC,
	ena => \Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C2|WriteData~regout\);

-- Location: LCCOMB_X33_Y21_N22
\C0|C3|Data_Internal[6]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C3|Data_Internal[6]~1_combout\ = ((\C0|C2|WriteData~regout\ & \C0|C0|Tick~regout\)) # (!\Reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~combout\,
	datac => \C0|C2|WriteData~regout\,
	datad => \C0|C0|Tick~regout\,
	combout => \C0|C3|Data_Internal[6]~1_combout\);

-- Location: LCFF_X33_Y21_N15
\C0|C3|Data_Internal[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C3|Data_Internal~4_combout\,
	ena => \C0|C3|Data_Internal[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C3|Data_Internal\(7));

-- Location: LCCOMB_X33_Y21_N26
\C0|C3|Data_Internal~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C3|Data_Internal~2_combout\ = (\Reset~combout\ & \C0|C3|Data_Internal\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~combout\,
	datac => \C0|C3|Data_Internal\(7),
	combout => \C0|C3|Data_Internal~2_combout\);

-- Location: LCFF_X33_Y21_N27
\C0|C3|Data_Internal[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C3|Data_Internal~2_combout\,
	ena => \C0|C3|Data_Internal[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C3|Data_Internal\(6));

-- Location: LCCOMB_X33_Y21_N20
\C0|C3|Data_Internal~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C3|Data_Internal~8_combout\ = (\C0|C3|Data_Internal\(6) & \Reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C0|C3|Data_Internal\(6),
	datac => \Reset~combout\,
	combout => \C0|C3|Data_Internal~8_combout\);

-- Location: LCFF_X33_Y21_N21
\C0|C3|Data_Internal[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C3|Data_Internal~8_combout\,
	ena => \C0|C3|Data_Internal[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C3|Data_Internal\(5));

-- Location: LCCOMB_X33_Y21_N4
\C0|C3|Data_Internal~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C3|Data_Internal~6_combout\ = (\Reset~combout\ & \C0|C3|Data_Internal\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~combout\,
	datac => \C0|C3|Data_Internal\(5),
	combout => \C0|C3|Data_Internal~6_combout\);

-- Location: LCFF_X33_Y21_N5
\C0|C3|Data_Internal[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C3|Data_Internal~6_combout\,
	ena => \C0|C3|Data_Internal[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C3|Data_Internal\(4));

-- Location: LCCOMB_X33_Y21_N28
\C0|C3|Data_Internal~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C3|Data_Internal~3_combout\ = (\C0|C3|Data_Internal\(4) & \Reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C0|C3|Data_Internal\(4),
	datac => \Reset~combout\,
	combout => \C0|C3|Data_Internal~3_combout\);

-- Location: LCFF_X33_Y21_N29
\C0|C3|Data_Internal[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C3|Data_Internal~3_combout\,
	ena => \C0|C3|Data_Internal[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C3|Data_Internal\(3));

-- Location: LCCOMB_X33_Y21_N18
\C0|C3|Data_Internal~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \C0|C3|Data_Internal~7_combout\ = (\C0|C3|Data_Internal\(3) & \Reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C0|C3|Data_Internal\(3),
	datac => \Reset~combout\,
	combout => \C0|C3|Data_Internal~7_combout\);

-- Location: LCFF_X33_Y21_N19
\C0|C3|Data_Internal[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C0|C3|Data_Internal~7_combout\,
	ena => \C0|C3|Data_Internal[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C0|C3|Data_Internal\(2));

-- Location: LCCOMB_X33_Y21_N6
\Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal2~0_combout\ = (!\C0|C3|Data_Internal\(0) & (\C0|C3|Data_Internal\(6) & (!\C0|C3|Data_Internal\(7) & !\C0|C3|Data_Internal\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C0|C3|Data_Internal\(0),
	datab => \C0|C3|Data_Internal\(6),
	datac => \C0|C3|Data_Internal\(7),
	datad => \C0|C3|Data_Internal\(3),
	combout => \Equal2~0_combout\);

-- Location: LCCOMB_X33_Y21_N0
\Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal2~1_combout\ = (!\C0|C3|Data_Internal\(1) & (\C0|C3|Data_Internal\(2) & (!\C0|C3|Data_Internal\(4) & \Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C0|C3|Data_Internal\(1),
	datab => \C0|C3|Data_Internal\(2),
	datac => \C0|C3|Data_Internal\(4),
	datad => \Equal2~0_combout\,
	combout => \Equal2~1_combout\);

-- Location: LCCOMB_X34_Y21_N20
\C3|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|Selector0~1_combout\ = (\C3|Selector0~0_combout\) # ((\Equal2~1_combout\ & \C3|PS.Finish~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C3|Selector0~0_combout\,
	datac => \Equal2~1_combout\,
	datad => \C3|PS.Finish~regout\,
	combout => \C3|Selector0~1_combout\);

-- Location: LCCOMB_X38_Y18_N0
\C1|C2|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C2|Selector1~0_combout\ = (\C1|C0|Tick~regout\ & (!\C1|C2|PS.Idle~regout\ & ((\C3|PS.Transfer~regout\)))) # (!\C1|C0|Tick~regout\ & ((\C1|C2|PS.Start~regout\) # ((!\C1|C2|PS.Idle~regout\ & \C3|PS.Transfer~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|C0|Tick~regout\,
	datab => \C1|C2|PS.Idle~regout\,
	datac => \C1|C2|PS.Start~regout\,
	datad => \C3|PS.Transfer~regout\,
	combout => \C1|C2|Selector1~0_combout\);

-- Location: LCFF_X38_Y18_N1
\C1|C2|PS.Start\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C2|Selector1~0_combout\,
	sclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C2|PS.Start~regout\);

-- Location: LCCOMB_X43_Y18_N6
\C1|C1|Count_Internal~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C1|Count_Internal~5_combout\ = (!\C1|C1|Count_Internal\(0) & !\C1|C2|Idle_State~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|C1|Count_Internal\(0),
	datad => \C1|C2|Idle_State~regout\,
	combout => \C1|C1|Count_Internal~5_combout\);

-- Location: LCCOMB_X43_Y18_N4
\C1|C1|Count_Internal[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C1|Count_Internal[1]~2_combout\ = (\C1|C0|Tick~regout\) # (\C1|C2|Idle_State~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|C0|Tick~regout\,
	datad => \C1|C2|Idle_State~regout\,
	combout => \C1|C1|Count_Internal[1]~2_combout\);

-- Location: LCFF_X43_Y18_N7
\C1|C1|Count_Internal[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C1|Count_Internal~5_combout\,
	ena => \C1|C1|Count_Internal[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C1|Count_Internal\(0));

-- Location: LCCOMB_X43_Y18_N14
\C1|C1|Count_Internal~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C1|Count_Internal~1_combout\ = (!\C1|C2|Idle_State~regout\ & ((\C1|C1|Count_Internal\(0) & (!\C1|C1|Count_Internal[1]~0_combout\ & !\C1|C1|Count_Internal\(1))) # (!\C1|C1|Count_Internal\(0) & ((\C1|C1|Count_Internal\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|C1|Count_Internal[1]~0_combout\,
	datab => \C1|C1|Count_Internal\(0),
	datac => \C1|C1|Count_Internal\(1),
	datad => \C1|C2|Idle_State~regout\,
	combout => \C1|C1|Count_Internal~1_combout\);

-- Location: LCFF_X43_Y18_N15
\C1|C1|Count_Internal[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C1|Count_Internal~1_combout\,
	ena => \C1|C1|Count_Internal[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C1|Count_Internal\(1));

-- Location: LCCOMB_X43_Y18_N0
\C1|C1|Add0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C1|Add0~1_combout\ = \C1|C1|Count_Internal\(2) $ (((\C1|C1|Count_Internal\(1) & \C1|C1|Count_Internal\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|C1|Count_Internal\(2),
	datac => \C1|C1|Count_Internal\(1),
	datad => \C1|C1|Count_Internal\(0),
	combout => \C1|C1|Add0~1_combout\);

-- Location: LCCOMB_X43_Y18_N2
\C1|C1|Count_Internal~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C1|Count_Internal~4_combout\ = (\C1|C1|Add0~1_combout\ & (!\C1|C2|Idle_State~regout\ & ((!\C1|C1|Count_Internal\(0)) # (!\C1|C1|Count_Internal[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|C1|Count_Internal[1]~0_combout\,
	datab => \C1|C1|Add0~1_combout\,
	datac => \C1|C1|Count_Internal\(0),
	datad => \C1|C2|Idle_State~regout\,
	combout => \C1|C1|Count_Internal~4_combout\);

-- Location: LCFF_X43_Y18_N3
\C1|C1|Count_Internal[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C1|Count_Internal~4_combout\,
	ena => \C1|C1|Count_Internal[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C1|Count_Internal\(2));

-- Location: LCCOMB_X43_Y18_N30
\C1|C1|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C1|Add0~0_combout\ = \C1|C1|Count_Internal\(3) $ (((\C1|C1|Count_Internal\(2) & (\C1|C1|Count_Internal\(1) & \C1|C1|Count_Internal\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|C1|Count_Internal\(3),
	datab => \C1|C1|Count_Internal\(2),
	datac => \C1|C1|Count_Internal\(1),
	datad => \C1|C1|Count_Internal\(0),
	combout => \C1|C1|Add0~0_combout\);

-- Location: LCCOMB_X43_Y18_N12
\C1|C1|Count_Internal~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C1|Count_Internal~3_combout\ = (\C1|C1|Add0~0_combout\ & (!\C1|C2|Idle_State~regout\ & ((!\C1|C1|Count_Internal\(0)) # (!\C1|C1|Count_Internal[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|C1|Count_Internal[1]~0_combout\,
	datab => \C1|C1|Add0~0_combout\,
	datac => \C1|C1|Count_Internal\(0),
	datad => \C1|C2|Idle_State~regout\,
	combout => \C1|C1|Count_Internal~3_combout\);

-- Location: LCFF_X43_Y18_N13
\C1|C1|Count_Internal[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C1|Count_Internal~3_combout\,
	ena => \C1|C1|Count_Internal[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C1|Count_Internal\(3));

-- Location: LCCOMB_X43_Y18_N20
\C1|C1|Count_Internal[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C1|Count_Internal[1]~0_combout\ = (!\C1|C1|Count_Internal\(2) & (\C1|C1|Count_Internal\(1) & \C1|C1|Count_Internal\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|C1|Count_Internal\(2),
	datac => \C1|C1|Count_Internal\(1),
	datad => \C1|C1|Count_Internal\(3),
	combout => \C1|C1|Count_Internal[1]~0_combout\);

-- Location: LCCOMB_X38_Y18_N2
\C1|C2|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C2|Selector3~0_combout\ = (\C1|C0|Tick~regout\ & (!\C1|C1|Count_Internal\(0) & \C1|C1|Count_Internal[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|C0|Tick~regout\,
	datac => \C1|C1|Count_Internal\(0),
	datad => \C1|C1|Count_Internal[1]~0_combout\,
	combout => \C1|C2|Selector3~0_combout\);

-- Location: LCCOMB_X38_Y18_N28
\C1|C2|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C2|Selector2~0_combout\ = (\C1|C0|Tick~regout\ & ((\C1|C2|PS.Start~regout\) # ((\C1|C2|PS.Transfer~regout\ & !\C1|C2|Selector3~0_combout\)))) # (!\C1|C0|Tick~regout\ & (((\C1|C2|PS.Transfer~regout\ & !\C1|C2|Selector3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|C0|Tick~regout\,
	datab => \C1|C2|PS.Start~regout\,
	datac => \C1|C2|PS.Transfer~regout\,
	datad => \C1|C2|Selector3~0_combout\,
	combout => \C1|C2|Selector2~0_combout\);

-- Location: LCFF_X38_Y18_N29
\C1|C2|PS.Transfer\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C2|Selector2~0_combout\,
	sclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C2|PS.Transfer~regout\);

-- Location: LCCOMB_X38_Y18_N6
\C1|C2|Selector3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C2|Selector3~1_combout\ = (\C3|PS.Transfer~regout\ & ((\C1|C2|PS.Finish~regout\) # ((\C1|C2|PS.Transfer~regout\ & \C1|C2|Selector3~0_combout\)))) # (!\C3|PS.Transfer~regout\ & (\C1|C2|PS.Transfer~regout\ & ((\C1|C2|Selector3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C3|PS.Transfer~regout\,
	datab => \C1|C2|PS.Transfer~regout\,
	datac => \C1|C2|PS.Finish~regout\,
	datad => \C1|C2|Selector3~0_combout\,
	combout => \C1|C2|Selector3~1_combout\);

-- Location: LCFF_X38_Y18_N7
\C1|C2|PS.Finish\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C2|Selector3~1_combout\,
	sclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C2|PS.Finish~regout\);

-- Location: LCCOMB_X33_Y19_N30
\C1|C2|TxEnd~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C2|TxEnd~feeder_combout\ = \C1|C2|PS.Finish~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \C1|C2|PS.Finish~regout\,
	combout => \C1|C2|TxEnd~feeder_combout\);

-- Location: LCFF_X33_Y19_N31
\C1|C2|TxEnd\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~combout\,
	datain => \C1|C2|TxEnd~feeder_combout\,
	ena => \Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C2|TxEnd~regout\);

-- Location: LCCOMB_X34_Y19_N28
\C3|TxData_In[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|TxData_In[0]~1_combout\ = (\C3|C1|Count_Internal\(1) & \C3|C1|Count_Internal\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C3|C1|Count_Internal\(1),
	datad => \C3|C1|Count_Internal\(2),
	combout => \C3|TxData_In[0]~1_combout\);

-- Location: LCCOMB_X34_Y19_N14
\C3|C1|Count_Internal[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|C1|Count_Internal[1]~4_combout\ = (\C3|PS.Idle~regout\ & ((\C3|C1|Count_Internal\(0)) # ((\C3|C1|Count_Internal\(3)) # (!\C3|TxData_In[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C3|C1|Count_Internal\(0),
	datab => \C3|PS.Idle~regout\,
	datac => \C3|C1|Count_Internal\(3),
	datad => \C3|TxData_In[0]~1_combout\,
	combout => \C3|C1|Count_Internal[1]~4_combout\);

-- Location: LCCOMB_X34_Y19_N2
\C3|C1|Count_Internal~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|C1|Count_Internal~5_combout\ = (\C3|C1|Count_Internal[1]~4_combout\ & (\C3|C1|Count_Internal\(0) $ (\C3|C1|Count_Internal\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C3|C1|Count_Internal\(0),
	datac => \C3|C1|Count_Internal\(1),
	datad => \C3|C1|Count_Internal[1]~4_combout\,
	combout => \C3|C1|Count_Internal~5_combout\);

-- Location: LCCOMB_X34_Y19_N8
\C3|C1|Count_Internal[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|C1|Count_Internal[1]~3_combout\ = (\C1|C2|TxEnd~regout\) # (!\C3|PS.Idle~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|C2|TxEnd~regout\,
	datad => \C3|PS.Idle~regout\,
	combout => \C3|C1|Count_Internal[1]~3_combout\);

-- Location: LCFF_X34_Y19_N3
\C3|C1|Count_Internal[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C3|C1|Count_Internal~5_combout\,
	ena => \C3|C1|Count_Internal[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C3|C1|Count_Internal\(1));

-- Location: LCCOMB_X34_Y19_N18
\C3|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|Mux0~4_combout\ = (\C3|C1|Count_Internal\(1) & \C3|C1|Count_Internal\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C3|C1|Count_Internal\(1),
	datad => \C3|C1|Count_Internal\(0),
	combout => \C3|Mux0~4_combout\);

-- Location: LCCOMB_X34_Y19_N22
\C3|C1|Count_Internal~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|C1|Count_Internal~6_combout\ = (\C3|C1|Count_Internal[1]~4_combout\ & (\C3|C1|Count_Internal\(3) $ (((\C3|C1|Count_Internal\(2) & \C3|Mux0~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C3|C1|Count_Internal\(2),
	datab => \C3|Mux0~4_combout\,
	datac => \C3|C1|Count_Internal\(3),
	datad => \C3|C1|Count_Internal[1]~4_combout\,
	combout => \C3|C1|Count_Internal~6_combout\);

-- Location: LCFF_X34_Y19_N23
\C3|C1|Count_Internal[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~combout\,
	datain => \C3|C1|Count_Internal~6_combout\,
	ena => \C3|C1|Count_Internal[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C3|C1|Count_Internal\(3));

-- Location: LCCOMB_X34_Y19_N12
\C3|C1|Count_Internal~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|C1|Count_Internal~2_combout\ = (!\C3|C1|Count_Internal\(0) & (\C3|PS.Idle~regout\ & ((\C3|C1|Count_Internal\(3)) # (!\C3|TxData_In[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C3|TxData_In[0]~1_combout\,
	datab => \C3|C1|Count_Internal\(3),
	datac => \C3|C1|Count_Internal\(0),
	datad => \C3|PS.Idle~regout\,
	combout => \C3|C1|Count_Internal~2_combout\);

-- Location: LCFF_X34_Y19_N13
\C3|C1|Count_Internal[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C3|C1|Count_Internal~2_combout\,
	ena => \C3|C1|Count_Internal[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C3|C1|Count_Internal\(0));

-- Location: LCCOMB_X34_Y19_N30
\C3|C1|Count_Internal~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|C1|Count_Internal~7_combout\ = (\C3|C1|Count_Internal[1]~4_combout\ & (\C3|C1|Count_Internal\(2) $ (((\C3|C1|Count_Internal\(1) & \C3|C1|Count_Internal\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C3|C1|Count_Internal\(1),
	datab => \C3|C1|Count_Internal\(0),
	datac => \C3|C1|Count_Internal\(2),
	datad => \C3|C1|Count_Internal[1]~4_combout\,
	combout => \C3|C1|Count_Internal~7_combout\);

-- Location: LCFF_X34_Y19_N31
\C3|C1|Count_Internal[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~combout\,
	datain => \C3|C1|Count_Internal~7_combout\,
	ena => \C3|C1|Count_Internal[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C3|C1|Count_Internal\(2));

-- Location: LCCOMB_X34_Y21_N14
\C3|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|Selector2~0_combout\ = (\C3|PS.Transfer~regout\ & ((!\C3|C1|Count_Internal\(2)) # (!\C3|C1|Count_Internal\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C3|C1|Count_Internal\(0),
	datac => \C3|PS.Transfer~regout\,
	datad => \C3|C1|Count_Internal\(2),
	combout => \C3|Selector2~0_combout\);

-- Location: LCCOMB_X34_Y21_N10
\C3|FS.Hold_298\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|FS.Hold_298~combout\ = (GLOBAL(\C3|Selector5~1clkctrl_outclk\) & (\C3|Selector2~0_combout\)) # (!GLOBAL(\C3|Selector5~1clkctrl_outclk\) & ((\C3|FS.Hold_298~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C3|Selector2~0_combout\,
	datac => \C3|FS.Hold_298~combout\,
	datad => \C3|Selector5~1clkctrl_outclk\,
	combout => \C3|FS.Hold_298~combout\);

-- Location: LCCOMB_X34_Y21_N4
\C3|PS~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|PS~9_combout\ = (\Reset~combout\ & \C3|FS.Hold_298~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Reset~combout\,
	datad => \C3|FS.Hold_298~combout\,
	combout => \C3|PS~9_combout\);

-- Location: LCFF_X34_Y21_N5
\C3|PS.Hold\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~combout\,
	datain => \C3|PS~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C3|PS.Hold~regout\);

-- Location: LCCOMB_X34_Y19_N24
\C3|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|Selector5~0_combout\ = ((!\C3|C1|Count_Internal\(3) & ((!\C3|C1|Count_Internal\(2)) # (!\C3|C1|Count_Internal\(1))))) # (!\C3|PS.Transfer~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C3|PS.Transfer~regout\,
	datab => \C3|C1|Count_Internal\(3),
	datac => \C3|C1|Count_Internal\(1),
	datad => \C3|C1|Count_Internal\(2),
	combout => \C3|Selector5~0_combout\);

-- Location: LCCOMB_X33_Y19_N26
\C3|Selector5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|Selector5~1_combout\ = (\C3|Selector5~0_combout\ & ((\C1|C2|TxEnd~regout\) # (!\C3|PS.Hold~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|C2|TxEnd~regout\,
	datac => \C3|PS.Hold~regout\,
	datad => \C3|Selector5~0_combout\,
	combout => \C3|Selector5~1_combout\);

-- Location: CLKCTRL_G6
\C3|Selector5~1clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \C3|Selector5~1clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \C3|Selector5~1clkctrl_outclk\);

-- Location: LCCOMB_X34_Y21_N26
\C3|FS.Finish_286\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|FS.Finish_286~combout\ = (GLOBAL(\C3|Selector5~1clkctrl_outclk\) & ((\C3|Selector0~1_combout\))) # (!GLOBAL(\C3|Selector5~1clkctrl_outclk\) & (\C3|FS.Finish_286~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C3|FS.Finish_286~combout\,
	datac => \C3|Selector0~1_combout\,
	datad => \C3|Selector5~1clkctrl_outclk\,
	combout => \C3|FS.Finish_286~combout\);

-- Location: LCCOMB_X34_Y21_N12
\C3|PS~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|PS~7_combout\ = (\Reset~combout\ & \C3|FS.Finish_286~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Reset~combout\,
	datad => \C3|FS.Finish_286~combout\,
	combout => \C3|PS~7_combout\);

-- Location: LCFF_X34_Y21_N13
\C3|PS.Finish\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C3|PS~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C3|PS.Finish~regout\);

-- Location: LCCOMB_X34_Y21_N2
\C3|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|Selector6~0_combout\ = (!\Equal2~1_combout\ & ((\C3|PS.Finish~regout\) # (!\C3|PS.Idle~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C3|PS.Idle~regout\,
	datac => \Equal2~1_combout\,
	datad => \C3|PS.Finish~regout\,
	combout => \C3|Selector6~0_combout\);

-- Location: LCCOMB_X34_Y21_N28
\C3|FS.Idle_322\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|FS.Idle_322~combout\ = (GLOBAL(\C3|Selector5~1clkctrl_outclk\) & (\C3|Selector6~0_combout\)) # (!GLOBAL(\C3|Selector5~1clkctrl_outclk\) & ((\C3|FS.Idle_322~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C3|Selector6~0_combout\,
	datac => \C3|FS.Idle_322~combout\,
	datad => \C3|Selector5~1clkctrl_outclk\,
	combout => \C3|FS.Idle_322~combout\);

-- Location: LCCOMB_X34_Y21_N8
\C3|PS~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|PS~8_combout\ = (\Reset~combout\ & !\C3|FS.Idle_322~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Reset~combout\,
	datad => \C3|FS.Idle_322~combout\,
	combout => \C3|PS~8_combout\);

-- Location: LCFF_X34_Y21_N9
\C3|PS.Idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~combout\,
	datain => \C3|PS~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C3|PS.Idle~regout\);

-- Location: LCCOMB_X34_Y21_N24
\C3|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|Selector4~0_combout\ = (\C3|PS.Hold~regout\) # ((\Equal2~1_combout\ & !\C3|PS.Idle~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal2~1_combout\,
	datab => \C3|PS.Idle~regout\,
	datac => \C3|PS.Hold~regout\,
	combout => \C3|Selector4~0_combout\);

-- Location: LCCOMB_X34_Y21_N18
\C3|FS.Transfer_310\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|FS.Transfer_310~combout\ = (GLOBAL(\C3|Selector5~1clkctrl_outclk\) & (\C3|Selector4~0_combout\)) # (!GLOBAL(\C3|Selector5~1clkctrl_outclk\) & ((\C3|FS.Transfer_310~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C3|Selector4~0_combout\,
	datac => \C3|FS.Transfer_310~combout\,
	datad => \C3|Selector5~1clkctrl_outclk\,
	combout => \C3|FS.Transfer_310~combout\);

-- Location: LCCOMB_X34_Y21_N6
\C3|PS~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|PS~6_combout\ = (\Reset~combout\ & \C3|FS.Transfer_310~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Reset~combout\,
	datad => \C3|FS.Transfer_310~combout\,
	combout => \C3|PS~6_combout\);

-- Location: LCFF_X34_Y21_N7
\C3|PS.Transfer\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~combout\,
	datain => \C3|PS~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C3|PS.Transfer~regout\);

-- Location: LCCOMB_X34_Y21_N22
\C1|C2|PS~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C2|PS~10_combout\ = (\Reset~combout\ & ((\C3|PS.Transfer~regout\) # ((!\C1|C2|PS.Finish~regout\ & \C1|C2|PS.Idle~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|C2|PS.Finish~regout\,
	datab => \Reset~combout\,
	datac => \C1|C2|PS.Idle~regout\,
	datad => \C3|PS.Transfer~regout\,
	combout => \C1|C2|PS~10_combout\);

-- Location: LCFF_X34_Y21_N23
\C1|C2|PS.Idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C2|PS~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C2|PS.Idle~regout\);

-- Location: LCCOMB_X38_Y18_N24
\C1|C2|Idle_State~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C2|Idle_State~0_combout\ = (\C1|C2|PS.Finish~regout\) # (!\C1|C2|PS.Idle~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|C2|PS.Finish~regout\,
	datad => \C1|C2|PS.Idle~regout\,
	combout => \C1|C2|Idle_State~0_combout\);

-- Location: LCCOMB_X44_Y18_N18
\C1|C2|Idle_State~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C2|Idle_State~feeder_combout\ = \C1|C2|Idle_State~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \C1|C2|Idle_State~0_combout\,
	combout => \C1|C2|Idle_State~feeder_combout\);

-- Location: LCFF_X44_Y18_N19
\C1|C2|Idle_State\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C2|Idle_State~feeder_combout\,
	ena => \Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C2|Idle_State~regout\);

-- Location: LCCOMB_X47_Y18_N4
\C1|C0|Count[0]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C0|Count[0]~13_combout\ = \C1|C0|Count\(0) $ (VCC)
-- \C1|C0|Count[0]~14\ = CARRY(\C1|C0|Count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|C0|Count\(0),
	datad => VCC,
	combout => \C1|C0|Count[0]~13_combout\,
	cout => \C1|C0|Count[0]~14\);

-- Location: LCCOMB_X47_Y18_N2
\C1|C0|Count[12]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C0|Count[12]~21_combout\ = (\C1|C2|Idle_State~regout\) # (!\C1|C0|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|C2|Idle_State~regout\,
	datad => \C1|C0|Equal0~3_combout\,
	combout => \C1|C0|Count[12]~21_combout\);

-- Location: LCFF_X47_Y18_N5
\C1|C0|Count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C0|Count[0]~13_combout\,
	sclr => \C1|C0|Count[12]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C0|Count\(0));

-- Location: LCCOMB_X47_Y18_N8
\C1|C0|Count[2]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C0|Count[2]~17_combout\ = (\C1|C0|Count\(2) & (\C1|C0|Count[1]~16\ $ (GND))) # (!\C1|C0|Count\(2) & (!\C1|C0|Count[1]~16\ & VCC))
-- \C1|C0|Count[2]~18\ = CARRY((\C1|C0|Count\(2) & !\C1|C0|Count[1]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|C0|Count\(2),
	datad => VCC,
	cin => \C1|C0|Count[1]~16\,
	combout => \C1|C0|Count[2]~17_combout\,
	cout => \C1|C0|Count[2]~18\);

-- Location: LCFF_X47_Y18_N9
\C1|C0|Count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C0|Count[2]~17_combout\,
	sclr => \C1|C0|Count[12]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C0|Count\(2));

-- Location: LCCOMB_X47_Y18_N10
\C1|C0|Count[3]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C0|Count[3]~19_combout\ = (\C1|C0|Count\(3) & (!\C1|C0|Count[2]~18\)) # (!\C1|C0|Count\(3) & ((\C1|C0|Count[2]~18\) # (GND)))
-- \C1|C0|Count[3]~20\ = CARRY((!\C1|C0|Count[2]~18\) # (!\C1|C0|Count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|C0|Count\(3),
	datad => VCC,
	cin => \C1|C0|Count[2]~18\,
	combout => \C1|C0|Count[3]~19_combout\,
	cout => \C1|C0|Count[3]~20\);

-- Location: LCCOMB_X47_Y18_N14
\C1|C0|Count[5]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C0|Count[5]~24_combout\ = (\C1|C0|Count\(5) & (!\C1|C0|Count[4]~23\)) # (!\C1|C0|Count\(5) & ((\C1|C0|Count[4]~23\) # (GND)))
-- \C1|C0|Count[5]~25\ = CARRY((!\C1|C0|Count[4]~23\) # (!\C1|C0|Count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|C0|Count\(5),
	datad => VCC,
	cin => \C1|C0|Count[4]~23\,
	combout => \C1|C0|Count[5]~24_combout\,
	cout => \C1|C0|Count[5]~25\);

-- Location: LCFF_X47_Y18_N15
\C1|C0|Count[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C0|Count[5]~24_combout\,
	sclr => \C1|C0|Count[12]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C0|Count\(5));

-- Location: LCCOMB_X47_Y18_N18
\C1|C0|Count[7]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C0|Count[7]~28_combout\ = (\C1|C0|Count\(7) & (!\C1|C0|Count[6]~27\)) # (!\C1|C0|Count\(7) & ((\C1|C0|Count[6]~27\) # (GND)))
-- \C1|C0|Count[7]~29\ = CARRY((!\C1|C0|Count[6]~27\) # (!\C1|C0|Count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|C0|Count\(7),
	datad => VCC,
	cin => \C1|C0|Count[6]~27\,
	combout => \C1|C0|Count[7]~28_combout\,
	cout => \C1|C0|Count[7]~29\);

-- Location: LCFF_X47_Y18_N19
\C1|C0|Count[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C0|Count[7]~28_combout\,
	sclr => \C1|C0|Count[12]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C0|Count\(7));

-- Location: LCCOMB_X47_Y18_N20
\C1|C0|Count[8]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C0|Count[8]~30_combout\ = (\C1|C0|Count\(8) & (\C1|C0|Count[7]~29\ $ (GND))) # (!\C1|C0|Count\(8) & (!\C1|C0|Count[7]~29\ & VCC))
-- \C1|C0|Count[8]~31\ = CARRY((\C1|C0|Count\(8) & !\C1|C0|Count[7]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C1|C0|Count\(8),
	datad => VCC,
	cin => \C1|C0|Count[7]~29\,
	combout => \C1|C0|Count[8]~30_combout\,
	cout => \C1|C0|Count[8]~31\);

-- Location: LCCOMB_X47_Y18_N22
\C1|C0|Count[9]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C0|Count[9]~32_combout\ = (\C1|C0|Count\(9) & (!\C1|C0|Count[8]~31\)) # (!\C1|C0|Count\(9) & ((\C1|C0|Count[8]~31\) # (GND)))
-- \C1|C0|Count[9]~33\ = CARRY((!\C1|C0|Count[8]~31\) # (!\C1|C0|Count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|C0|Count\(9),
	datad => VCC,
	cin => \C1|C0|Count[8]~31\,
	combout => \C1|C0|Count[9]~32_combout\,
	cout => \C1|C0|Count[9]~33\);

-- Location: LCFF_X47_Y18_N23
\C1|C0|Count[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C0|Count[9]~32_combout\,
	sclr => \C1|C0|Count[12]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C0|Count\(9));

-- Location: LCCOMB_X47_Y18_N26
\C1|C0|Count[11]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C0|Count[11]~36_combout\ = (\C1|C0|Count\(11) & (!\C1|C0|Count[10]~35\)) # (!\C1|C0|Count\(11) & ((\C1|C0|Count[10]~35\) # (GND)))
-- \C1|C0|Count[11]~37\ = CARRY((!\C1|C0|Count[10]~35\) # (!\C1|C0|Count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C1|C0|Count\(11),
	datad => VCC,
	cin => \C1|C0|Count[10]~35\,
	combout => \C1|C0|Count[11]~36_combout\,
	cout => \C1|C0|Count[11]~37\);

-- Location: LCFF_X47_Y18_N27
\C1|C0|Count[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C0|Count[11]~36_combout\,
	sclr => \C1|C0|Count[12]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C0|Count\(11));

-- Location: LCCOMB_X47_Y18_N28
\C1|C0|Count[12]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C0|Count[12]~38_combout\ = \C1|C0|Count[11]~37\ $ (!\C1|C0|Count\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \C1|C0|Count\(12),
	cin => \C1|C0|Count[11]~37\,
	combout => \C1|C0|Count[12]~38_combout\);

-- Location: LCFF_X47_Y18_N29
\C1|C0|Count[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C0|Count[12]~38_combout\,
	sclr => \C1|C0|Count[12]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C0|Count\(12));

-- Location: LCFF_X47_Y18_N21
\C1|C0|Count[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C0|Count[8]~30_combout\,
	sclr => \C1|C0|Count[12]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C0|Count\(8));

-- Location: LCCOMB_X48_Y18_N16
\C1|C0|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C0|Equal0~2_combout\ = ((\C1|C0|Count\(9)) # ((\C1|C0|Count\(8)) # (\C1|C0|Count\(11)))) # (!\C1|C0|Count\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|C0|Count\(10),
	datab => \C1|C0|Count\(9),
	datac => \C1|C0|Count\(8),
	datad => \C1|C0|Count\(11),
	combout => \C1|C0|Equal0~2_combout\);

-- Location: LCFF_X47_Y18_N11
\C1|C0|Count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C0|Count[3]~19_combout\,
	sclr => \C1|C0|Count[12]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C0|Count\(3));

-- Location: LCCOMB_X46_Y18_N12
\C1|C0|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C0|Equal0~0_combout\ = (((\C1|C0|Count\(3)) # (!\C1|C0|Count\(0))) # (!\C1|C0|Count\(2))) # (!\C1|C0|Count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|C0|Count\(1),
	datab => \C1|C0|Count\(2),
	datac => \C1|C0|Count\(3),
	datad => \C1|C0|Count\(0),
	combout => \C1|C0|Equal0~0_combout\);

-- Location: LCCOMB_X47_Y18_N30
\C1|C0|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C0|Equal0~3_combout\ = (\C1|C0|Equal0~1_combout\) # (((\C1|C0|Equal0~2_combout\) # (\C1|C0|Equal0~0_combout\)) # (!\C1|C0|Count\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|C0|Equal0~1_combout\,
	datab => \C1|C0|Count\(12),
	datac => \C1|C0|Equal0~2_combout\,
	datad => \C1|C0|Equal0~0_combout\,
	combout => \C1|C0|Equal0~3_combout\);

-- Location: LCCOMB_X46_Y18_N6
\C1|C0|Tick~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C0|Tick~0_combout\ = (!\C1|C2|Idle_State~regout\ & !\C1|C0|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|C2|Idle_State~regout\,
	datad => \C1|C0|Equal0~3_combout\,
	combout => \C1|C0|Tick~0_combout\);

-- Location: LCFF_X46_Y18_N7
\C1|C0|Tick\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C0|Tick~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C0|Tick~regout\);

-- Location: LCFF_X46_Y19_N21
\C1|C2|WriteData\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \C1|C2|PS.Start~regout\,
	sload => VCC,
	ena => \Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C2|WriteData~regout\);

-- Location: LCCOMB_X47_Y19_N10
\C1|C3|Data_Internal~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C3|Data_Internal~10_combout\ = (\Reset~combout\ & (\C1|C2|WriteData~regout\ & \C1|C0|Tick~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Reset~combout\,
	datac => \C1|C2|WriteData~regout\,
	datad => \C1|C0|Tick~regout\,
	combout => \C1|C3|Data_Internal~10_combout\);

-- Location: LCCOMB_X46_Y19_N18
\C1|C3|Data_Internal[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C3|Data_Internal[4]~3_combout\ = (\C1|C0|Tick~regout\) # (!\Reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Reset~combout\,
	datad => \C1|C0|Tick~regout\,
	combout => \C1|C3|Data_Internal[4]~3_combout\);

-- Location: LCFF_X46_Y19_N25
\C1|C3|Data_Internal[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \C1|C3|Data_Internal~10_combout\,
	sload => VCC,
	ena => \C1|C3|Data_Internal[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C3|Data_Internal\(8));

-- Location: LCCOMB_X46_Y19_N16
\C1|C3|process_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C3|process_0~0_combout\ = (\C1|C2|WriteData~regout\ & \C1|C0|Tick~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C1|C2|WriteData~regout\,
	datad => \C1|C0|Tick~regout\,
	combout => \C1|C3|process_0~0_combout\);

-- Location: LCCOMB_X34_Y21_N30
\C3|Data_Out~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|Data_Out~2_combout\ = (\C3|PS.Finish~regout\) # (!\C3|PS.Idle~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C3|PS.Idle~regout\,
	datad => \C3|PS.Finish~regout\,
	combout => \C3|Data_Out~2_combout\);

-- Location: CLKCTRL_G9
\C3|Data_Out~2clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \C3|Data_Out~2clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \C3|Data_Out~2clkctrl_outclk\);

-- Location: LCCOMB_X46_Y19_N14
\C3|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|Mux7~0_combout\ = (\C3|C1|Count_Internal\(0) & ((\C3|C1|Count_Internal\(2)) # (!\C3|C1|Count_Internal\(1)))) # (!\C3|C1|Count_Internal\(0) & ((\C3|C1|Count_Internal\(1)) # (!\C3|C1|Count_Internal\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C3|C1|Count_Internal\(0),
	datac => \C3|C1|Count_Internal\(1),
	datad => \C3|C1|Count_Internal\(2),
	combout => \C3|Mux7~0_combout\);

-- Location: LCCOMB_X34_Y19_N26
\C3|TxData_In[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|TxData_In[0]~0_combout\ = (\C3|PS.Transfer~regout\ & (!\C3|C1|Count_Internal\(3) & ((!\C3|C1|Count_Internal\(2)) # (!\C3|C1|Count_Internal\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C3|PS.Transfer~regout\,
	datab => \C3|C1|Count_Internal\(3),
	datac => \C3|C1|Count_Internal\(1),
	datad => \C3|C1|Count_Internal\(2),
	combout => \C3|TxData_In[0]~0_combout\);

-- Location: CLKCTRL_G4
\C3|TxData_In[0]~0clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \C3|TxData_In[0]~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \C3|TxData_In[0]~0clkctrl_outclk\);

-- Location: LCCOMB_X46_Y19_N6
\C3|TxData_In[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|TxData_In\(6) = (GLOBAL(\C3|TxData_In[0]~0clkctrl_outclk\) & ((!\C3|Mux7~0_combout\))) # (!GLOBAL(\C3|TxData_In[0]~0clkctrl_outclk\) & (\C3|TxData_In\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C3|TxData_In\(6),
	datac => \C3|Mux7~0_combout\,
	datad => \C3|TxData_In[0]~0clkctrl_outclk\,
	combout => \C3|TxData_In\(6));

-- Location: LCCOMB_X46_Y19_N28
\C3|Data_Out[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|Data_Out\(6) = (GLOBAL(\C3|Data_Out~2clkctrl_outclk\) & (\C3|Data_Out\(6))) # (!GLOBAL(\C3|Data_Out~2clkctrl_outclk\) & ((\C3|TxData_In\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C3|Data_Out\(6),
	datac => \C3|Data_Out~2clkctrl_outclk\,
	datad => \C3|TxData_In\(6),
	combout => \C3|Data_Out\(6));

-- Location: LCCOMB_X46_Y19_N30
\C1|C3|Data_Internal~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C3|Data_Internal~9_combout\ = (\Reset~combout\ & ((\C1|C3|process_0~0_combout\ & ((!\C3|Data_Out\(6)))) # (!\C1|C3|process_0~0_combout\ & (\C1|C3|Data_Internal\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~combout\,
	datab => \C1|C3|Data_Internal\(8),
	datac => \C1|C3|process_0~0_combout\,
	datad => \C3|Data_Out\(6),
	combout => \C1|C3|Data_Internal~9_combout\);

-- Location: LCFF_X46_Y19_N31
\C1|C3|Data_Internal[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C3|Data_Internal~9_combout\,
	ena => \C1|C3|Data_Internal[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C3|Data_Internal\(7));

-- Location: LCCOMB_X46_Y19_N24
\C3|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|Mux6~0_combout\ = (\C3|C1|Count_Internal\(0) & ((!\C3|C1|Count_Internal\(1)))) # (!\C3|C1|Count_Internal\(0) & (!\C3|C1|Count_Internal\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C3|C1|Count_Internal\(2),
	datab => \C3|C1|Count_Internal\(1),
	datad => \C3|C1|Count_Internal\(0),
	combout => \C3|Mux6~0_combout\);

-- Location: LCCOMB_X46_Y19_N10
\C3|TxData_In[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|TxData_In\(5) = (GLOBAL(\C3|TxData_In[0]~0clkctrl_outclk\) & ((\C3|Mux6~0_combout\))) # (!GLOBAL(\C3|TxData_In[0]~0clkctrl_outclk\) & (\C3|TxData_In\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C3|TxData_In\(5),
	datac => \C3|Mux6~0_combout\,
	datad => \C3|TxData_In[0]~0clkctrl_outclk\,
	combout => \C3|TxData_In\(5));

-- Location: LCCOMB_X46_Y19_N0
\C3|Data_Out[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|Data_Out\(5) = (GLOBAL(\C3|Data_Out~2clkctrl_outclk\) & (\C3|Data_Out\(5))) # (!GLOBAL(\C3|Data_Out~2clkctrl_outclk\) & ((\C3|TxData_In\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C3|Data_Out\(5),
	datac => \C3|Data_Out~2clkctrl_outclk\,
	datad => \C3|TxData_In\(5),
	combout => \C3|Data_Out\(5));

-- Location: LCCOMB_X46_Y19_N4
\C1|C3|Data_Internal~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C3|Data_Internal~8_combout\ = (\Reset~combout\ & ((\C1|C3|process_0~0_combout\ & ((!\C3|Data_Out\(5)))) # (!\C1|C3|process_0~0_combout\ & (\C1|C3|Data_Internal\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~combout\,
	datab => \C1|C3|Data_Internal\(7),
	datac => \C1|C3|process_0~0_combout\,
	datad => \C3|Data_Out\(5),
	combout => \C1|C3|Data_Internal~8_combout\);

-- Location: LCFF_X46_Y19_N5
\C1|C3|Data_Internal[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C3|Data_Internal~8_combout\,
	ena => \C1|C3|Data_Internal[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C3|Data_Internal\(6));

-- Location: LCCOMB_X45_Y19_N30
\C3|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|Mux5~0_combout\ = (\C3|C1|Count_Internal\(2)) # ((\C3|C1|Count_Internal\(0) & \C3|C1|Count_Internal\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C3|C1|Count_Internal\(2),
	datab => \C3|C1|Count_Internal\(0),
	datad => \C3|C1|Count_Internal\(1),
	combout => \C3|Mux5~0_combout\);

-- Location: LCCOMB_X46_Y19_N22
\C3|TxData_In[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|TxData_In\(4) = (GLOBAL(\C3|TxData_In[0]~0clkctrl_outclk\) & ((!\C3|Mux5~0_combout\))) # (!GLOBAL(\C3|TxData_In[0]~0clkctrl_outclk\) & (\C3|TxData_In\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C3|TxData_In\(4),
	datac => \C3|Mux5~0_combout\,
	datad => \C3|TxData_In[0]~0clkctrl_outclk\,
	combout => \C3|TxData_In\(4));

-- Location: LCCOMB_X46_Y19_N20
\C3|Data_Out[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|Data_Out\(4) = (GLOBAL(\C3|Data_Out~2clkctrl_outclk\) & (\C3|Data_Out\(4))) # (!GLOBAL(\C3|Data_Out~2clkctrl_outclk\) & ((\C3|TxData_In\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C3|Data_Out\(4),
	datab => \C3|Data_Out~2clkctrl_outclk\,
	datad => \C3|TxData_In\(4),
	combout => \C3|Data_Out\(4));

-- Location: LCCOMB_X46_Y19_N2
\C1|C3|Data_Internal~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C3|Data_Internal~7_combout\ = (\Reset~combout\ & ((\C1|C3|process_0~0_combout\ & ((!\C3|Data_Out\(4)))) # (!\C1|C3|process_0~0_combout\ & (\C1|C3|Data_Internal\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~combout\,
	datab => \C1|C3|Data_Internal\(6),
	datac => \C3|Data_Out\(4),
	datad => \C1|C3|process_0~0_combout\,
	combout => \C1|C3|Data_Internal~7_combout\);

-- Location: LCFF_X46_Y19_N3
\C1|C3|Data_Internal[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C3|Data_Internal~7_combout\,
	ena => \C1|C3|Data_Internal[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C3|Data_Internal\(5));

-- Location: LCCOMB_X45_Y18_N0
\C2|C8|Count_Internal[0]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C8|Count_Internal[0]~15_combout\ = (\C2|C2|Tick~regout\ & (\C2|C8|Count_Internal\(0) $ (VCC))) # (!\C2|C2|Tick~regout\ & (\C2|C8|Count_Internal\(0) & VCC))
-- \C2|C8|Count_Internal[0]~16\ = CARRY((\C2|C2|Tick~regout\ & \C2|C8|Count_Internal\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C2|Tick~regout\,
	datab => \C2|C8|Count_Internal\(0),
	datad => VCC,
	combout => \C2|C8|Count_Internal[0]~15_combout\,
	cout => \C2|C8|Count_Internal[0]~16\);

-- Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\Echo~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_Echo,
	combout => \Echo~combout\);

-- Location: LCCOMB_X47_Y19_N26
\C2|C5|PS~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C5|PS~9_combout\ = (\C2|C5|PS.MEASURE~regout\ & (!\Echo~combout\ & \Reset~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C5|PS.MEASURE~regout\,
	datac => \Echo~combout\,
	datad => \Reset~combout\,
	combout => \C2|C5|PS~9_combout\);

-- Location: LCFF_X47_Y19_N27
\C2|C5|PS.TIMEOUT\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C5|PS~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C5|PS.TIMEOUT~regout\);

-- Location: LCCOMB_X47_Y19_N24
\C2|C5|PS~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C5|PS~7_combout\ = (\C2|C5|PS.TIMEOUT~regout\) # (((!\C2|C5|PS.IDLE~regout\ & !\Echo~combout\)) # (!\Reset~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C5|PS.IDLE~regout\,
	datab => \C2|C5|PS.TIMEOUT~regout\,
	datac => \Echo~combout\,
	datad => \Reset~combout\,
	combout => \C2|C5|PS~7_combout\);

-- Location: LCCOMB_X47_Y19_N6
\C2|C5|PS~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C5|PS~8_combout\ = (!\C2|C5|PS.FINISH~regout\ & !\C2|C5|PS~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C5|PS.FINISH~regout\,
	datac => \C2|C5|PS~7_combout\,
	combout => \C2|C5|PS~8_combout\);

-- Location: LCFF_X47_Y19_N7
\C2|C5|PS.IDLE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C5|PS~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C5|PS.IDLE~regout\);

-- Location: LCCOMB_X47_Y19_N18
\C2|C5|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C5|Selector1~0_combout\ = (\Echo~combout\ & (((!\C2|C3|Tick~regout\ & \C2|C5|PS.MEASURE~regout\)) # (!\C2|C5|PS.IDLE~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C3|Tick~regout\,
	datab => \Echo~combout\,
	datac => \C2|C5|PS.MEASURE~regout\,
	datad => \C2|C5|PS.IDLE~regout\,
	combout => \C2|C5|Selector1~0_combout\);

-- Location: LCFF_X47_Y19_N19
\C2|C5|PS.MEASURE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C5|Selector1~0_combout\,
	sclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C5|PS.MEASURE~regout\);

-- Location: LCCOMB_X47_Y19_N20
\C2|C5|PS~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C5|PS~6_combout\ = (\C2|C3|Tick~regout\ & (\C2|C5|PS.MEASURE~regout\ & (\Echo~combout\ & \Reset~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C3|Tick~regout\,
	datab => \C2|C5|PS.MEASURE~regout\,
	datac => \Echo~combout\,
	datad => \Reset~combout\,
	combout => \C2|C5|PS~6_combout\);

-- Location: LCFF_X47_Y19_N21
\C2|C5|PS.FINISH\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C5|PS~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C5|PS.FINISH~regout\);

-- Location: LCCOMB_X47_Y19_N0
\C2|C5|Idle_State\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C5|Idle_State~combout\ = (\C2|C5|PS.FINISH~regout\) # (!\C2|C5|PS.IDLE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C5|PS.FINISH~regout\,
	datad => \C2|C5|PS.IDLE~regout\,
	combout => \C2|C5|Idle_State~combout\);

-- Location: LCFF_X45_Y18_N1
\C2|C8|Count_Internal[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C8|Count_Internal[0]~15_combout\,
	sclr => \C2|C5|Idle_State~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C8|Count_Internal\(0));

-- Location: LCCOMB_X45_Y18_N2
\C2|C8|Count_Internal[1]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C8|Count_Internal[1]~17_combout\ = (\C2|C8|Count_Internal\(1) & (!\C2|C8|Count_Internal[0]~16\)) # (!\C2|C8|Count_Internal\(1) & ((\C2|C8|Count_Internal[0]~16\) # (GND)))
-- \C2|C8|Count_Internal[1]~18\ = CARRY((!\C2|C8|Count_Internal[0]~16\) # (!\C2|C8|Count_Internal\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C8|Count_Internal\(1),
	datad => VCC,
	cin => \C2|C8|Count_Internal[0]~16\,
	combout => \C2|C8|Count_Internal[1]~17_combout\,
	cout => \C2|C8|Count_Internal[1]~18\);

-- Location: LCFF_X45_Y18_N3
\C2|C8|Count_Internal[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C8|Count_Internal[1]~17_combout\,
	sclr => \C2|C5|Idle_State~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C8|Count_Internal\(1));

-- Location: LCCOMB_X45_Y18_N4
\C2|C8|Count_Internal[2]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C8|Count_Internal[2]~19_combout\ = (\C2|C8|Count_Internal\(2) & (\C2|C8|Count_Internal[1]~18\ $ (GND))) # (!\C2|C8|Count_Internal\(2) & (!\C2|C8|Count_Internal[1]~18\ & VCC))
-- \C2|C8|Count_Internal[2]~20\ = CARRY((\C2|C8|Count_Internal\(2) & !\C2|C8|Count_Internal[1]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C8|Count_Internal\(2),
	datad => VCC,
	cin => \C2|C8|Count_Internal[1]~18\,
	combout => \C2|C8|Count_Internal[2]~19_combout\,
	cout => \C2|C8|Count_Internal[2]~20\);

-- Location: LCFF_X45_Y18_N5
\C2|C8|Count_Internal[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C8|Count_Internal[2]~19_combout\,
	sclr => \C2|C5|Idle_State~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C8|Count_Internal\(2));

-- Location: LCCOMB_X45_Y18_N8
\C2|C8|Count_Internal[4]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C8|Count_Internal[4]~23_combout\ = (\C2|C8|Count_Internal\(4) & (\C2|C8|Count_Internal[3]~22\ $ (GND))) # (!\C2|C8|Count_Internal\(4) & (!\C2|C8|Count_Internal[3]~22\ & VCC))
-- \C2|C8|Count_Internal[4]~24\ = CARRY((\C2|C8|Count_Internal\(4) & !\C2|C8|Count_Internal[3]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C8|Count_Internal\(4),
	datad => VCC,
	cin => \C2|C8|Count_Internal[3]~22\,
	combout => \C2|C8|Count_Internal[4]~23_combout\,
	cout => \C2|C8|Count_Internal[4]~24\);

-- Location: LCFF_X45_Y18_N9
\C2|C8|Count_Internal[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C8|Count_Internal[4]~23_combout\,
	sclr => \C2|C5|Idle_State~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C8|Count_Internal\(4));

-- Location: LCCOMB_X45_Y18_N10
\C2|C8|Count_Internal[5]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C8|Count_Internal[5]~25_combout\ = (\C2|C8|Count_Internal\(5) & (!\C2|C8|Count_Internal[4]~24\)) # (!\C2|C8|Count_Internal\(5) & ((\C2|C8|Count_Internal[4]~24\) # (GND)))
-- \C2|C8|Count_Internal[5]~26\ = CARRY((!\C2|C8|Count_Internal[4]~24\) # (!\C2|C8|Count_Internal\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C8|Count_Internal\(5),
	datad => VCC,
	cin => \C2|C8|Count_Internal[4]~24\,
	combout => \C2|C8|Count_Internal[5]~25_combout\,
	cout => \C2|C8|Count_Internal[5]~26\);

-- Location: LCCOMB_X45_Y18_N12
\C2|C8|Count_Internal[6]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C8|Count_Internal[6]~27_combout\ = (\C2|C8|Count_Internal\(6) & (\C2|C8|Count_Internal[5]~26\ $ (GND))) # (!\C2|C8|Count_Internal\(6) & (!\C2|C8|Count_Internal[5]~26\ & VCC))
-- \C2|C8|Count_Internal[6]~28\ = CARRY((\C2|C8|Count_Internal\(6) & !\C2|C8|Count_Internal[5]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C8|Count_Internal\(6),
	datad => VCC,
	cin => \C2|C8|Count_Internal[5]~26\,
	combout => \C2|C8|Count_Internal[6]~27_combout\,
	cout => \C2|C8|Count_Internal[6]~28\);

-- Location: LCCOMB_X45_Y18_N14
\C2|C8|Count_Internal[7]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C8|Count_Internal[7]~29_combout\ = (\C2|C8|Count_Internal\(7) & (!\C2|C8|Count_Internal[6]~28\)) # (!\C2|C8|Count_Internal\(7) & ((\C2|C8|Count_Internal[6]~28\) # (GND)))
-- \C2|C8|Count_Internal[7]~30\ = CARRY((!\C2|C8|Count_Internal[6]~28\) # (!\C2|C8|Count_Internal\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C8|Count_Internal\(7),
	datad => VCC,
	cin => \C2|C8|Count_Internal[6]~28\,
	combout => \C2|C8|Count_Internal[7]~29_combout\,
	cout => \C2|C8|Count_Internal[7]~30\);

-- Location: LCFF_X45_Y18_N15
\C2|C8|Count_Internal[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C8|Count_Internal[7]~29_combout\,
	sclr => \C2|C5|Idle_State~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C8|Count_Internal\(7));

-- Location: LCCOMB_X45_Y18_N16
\C2|C8|Count_Internal[8]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C8|Count_Internal[8]~31_combout\ = (\C2|C8|Count_Internal\(8) & (\C2|C8|Count_Internal[7]~30\ $ (GND))) # (!\C2|C8|Count_Internal\(8) & (!\C2|C8|Count_Internal[7]~30\ & VCC))
-- \C2|C8|Count_Internal[8]~32\ = CARRY((\C2|C8|Count_Internal\(8) & !\C2|C8|Count_Internal[7]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C8|Count_Internal\(8),
	datad => VCC,
	cin => \C2|C8|Count_Internal[7]~30\,
	combout => \C2|C8|Count_Internal[8]~31_combout\,
	cout => \C2|C8|Count_Internal[8]~32\);

-- Location: LCCOMB_X45_Y18_N18
\C2|C8|Count_Internal[9]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C8|Count_Internal[9]~33_combout\ = (\C2|C8|Count_Internal\(9) & (!\C2|C8|Count_Internal[8]~32\)) # (!\C2|C8|Count_Internal\(9) & ((\C2|C8|Count_Internal[8]~32\) # (GND)))
-- \C2|C8|Count_Internal[9]~34\ = CARRY((!\C2|C8|Count_Internal[8]~32\) # (!\C2|C8|Count_Internal\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C8|Count_Internal\(9),
	datad => VCC,
	cin => \C2|C8|Count_Internal[8]~32\,
	combout => \C2|C8|Count_Internal[9]~33_combout\,
	cout => \C2|C8|Count_Internal[9]~34\);

-- Location: LCFF_X45_Y18_N19
\C2|C8|Count_Internal[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C8|Count_Internal[9]~33_combout\,
	sclr => \C2|C5|Idle_State~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C8|Count_Internal\(9));

-- Location: LCCOMB_X45_Y18_N20
\C2|C8|Count_Internal[10]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C8|Count_Internal[10]~35_combout\ = (\C2|C8|Count_Internal\(10) & (\C2|C8|Count_Internal[9]~34\ $ (GND))) # (!\C2|C8|Count_Internal\(10) & (!\C2|C8|Count_Internal[9]~34\ & VCC))
-- \C2|C8|Count_Internal[10]~36\ = CARRY((\C2|C8|Count_Internal\(10) & !\C2|C8|Count_Internal[9]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C8|Count_Internal\(10),
	datad => VCC,
	cin => \C2|C8|Count_Internal[9]~34\,
	combout => \C2|C8|Count_Internal[10]~35_combout\,
	cout => \C2|C8|Count_Internal[10]~36\);

-- Location: LCCOMB_X45_Y18_N22
\C2|C8|Count_Internal[11]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C8|Count_Internal[11]~37_combout\ = (\C2|C8|Count_Internal\(11) & (!\C2|C8|Count_Internal[10]~36\)) # (!\C2|C8|Count_Internal\(11) & ((\C2|C8|Count_Internal[10]~36\) # (GND)))
-- \C2|C8|Count_Internal[11]~38\ = CARRY((!\C2|C8|Count_Internal[10]~36\) # (!\C2|C8|Count_Internal\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C8|Count_Internal\(11),
	datad => VCC,
	cin => \C2|C8|Count_Internal[10]~36\,
	combout => \C2|C8|Count_Internal[11]~37_combout\,
	cout => \C2|C8|Count_Internal[11]~38\);

-- Location: LCFF_X45_Y18_N23
\C2|C8|Count_Internal[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C8|Count_Internal[11]~37_combout\,
	sclr => \C2|C5|Idle_State~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C8|Count_Internal\(11));

-- Location: LCCOMB_X45_Y18_N24
\C2|C8|Count_Internal[12]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C8|Count_Internal[12]~39_combout\ = (\C2|C8|Count_Internal\(12) & (\C2|C8|Count_Internal[11]~38\ $ (GND))) # (!\C2|C8|Count_Internal\(12) & (!\C2|C8|Count_Internal[11]~38\ & VCC))
-- \C2|C8|Count_Internal[12]~40\ = CARRY((\C2|C8|Count_Internal\(12) & !\C2|C8|Count_Internal[11]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C8|Count_Internal\(12),
	datad => VCC,
	cin => \C2|C8|Count_Internal[11]~38\,
	combout => \C2|C8|Count_Internal[12]~39_combout\,
	cout => \C2|C8|Count_Internal[12]~40\);

-- Location: LCCOMB_X45_Y18_N26
\C2|C8|Count_Internal[13]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C8|Count_Internal[13]~41_combout\ = (\C2|C8|Count_Internal\(13) & (!\C2|C8|Count_Internal[12]~40\)) # (!\C2|C8|Count_Internal\(13) & ((\C2|C8|Count_Internal[12]~40\) # (GND)))
-- \C2|C8|Count_Internal[13]~42\ = CARRY((!\C2|C8|Count_Internal[12]~40\) # (!\C2|C8|Count_Internal\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C8|Count_Internal\(13),
	datad => VCC,
	cin => \C2|C8|Count_Internal[12]~40\,
	combout => \C2|C8|Count_Internal[13]~41_combout\,
	cout => \C2|C8|Count_Internal[13]~42\);

-- Location: LCFF_X45_Y18_N27
\C2|C8|Count_Internal[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C8|Count_Internal[13]~41_combout\,
	sclr => \C2|C5|Idle_State~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C8|Count_Internal\(13));

-- Location: LCCOMB_X45_Y18_N28
\C2|C8|Count_Internal[14]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C8|Count_Internal[14]~43_combout\ = \C2|C8|Count_Internal[13]~42\ $ (!\C2|C8|Count_Internal\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \C2|C8|Count_Internal\(14),
	cin => \C2|C8|Count_Internal[13]~42\,
	combout => \C2|C8|Count_Internal[14]~43_combout\);

-- Location: LCFF_X45_Y18_N29
\C2|C8|Count_Internal[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C8|Count_Internal[14]~43_combout\,
	sclr => \C2|C5|Idle_State~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C8|Count_Internal\(14));

-- Location: LCCOMB_X41_Y18_N20
\C2|C6|Data_Internal~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C6|Data_Internal~3_combout\ = (\C2|C8|Count_Internal\(14)) # (!\Reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C8|Count_Internal\(14),
	datad => \Reset~combout\,
	combout => \C2|C6|Data_Internal~3_combout\);

-- Location: LCCOMB_X46_Y19_N26
\C2|C6|Data_Internal[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C6|Data_Internal[1]~1_combout\ = (\C2|C5|PS.MEASURE~regout\) # (!\Reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Reset~combout\,
	datad => \C2|C5|PS.MEASURE~regout\,
	combout => \C2|C6|Data_Internal[1]~1_combout\);

-- Location: LCFF_X37_Y20_N5
\C2|C6|Data_Internal[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \C2|C6|Data_Internal~3_combout\,
	sload => VCC,
	ena => \C2|C6|Data_Internal[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C6|Data_Internal\(14));

-- Location: LCCOMB_X41_Y18_N26
\C2|C6|Data_Internal~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C6|Data_Internal~4_combout\ = (\C2|C8|Count_Internal\(13)) # (!\Reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~combout\,
	datad => \C2|C8|Count_Internal\(13),
	combout => \C2|C6|Data_Internal~4_combout\);

-- Location: LCFF_X37_Y20_N15
\C2|C6|Data_Internal[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \C2|C6|Data_Internal~4_combout\,
	sload => VCC,
	ena => \C2|C6|Data_Internal[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C6|Data_Internal\(13));

-- Location: LCFF_X45_Y18_N25
\C2|C8|Count_Internal[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C8|Count_Internal[12]~39_combout\,
	sclr => \C2|C5|Idle_State~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C8|Count_Internal\(12));

-- Location: LCCOMB_X44_Y18_N0
\C2|C6|Data_Internal~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C6|Data_Internal~5_combout\ = (\C2|C8|Count_Internal\(12)) # (!\Reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Reset~combout\,
	datad => \C2|C8|Count_Internal\(12),
	combout => \C2|C6|Data_Internal~5_combout\);

-- Location: LCFF_X37_Y20_N1
\C2|C6|Data_Internal[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \C2|C6|Data_Internal~5_combout\,
	sload => VCC,
	ena => \C2|C6|Data_Internal[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C6|Data_Internal\(12));

-- Location: LCFF_X45_Y18_N21
\C2|C8|Count_Internal[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C8|Count_Internal[10]~35_combout\,
	sclr => \C2|C5|Idle_State~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C8|Count_Internal\(10));

-- Location: LCCOMB_X45_Y18_N30
\C2|C6|Data_Internal~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C6|Data_Internal~7_combout\ = (\C2|C8|Count_Internal\(10)) # (!\Reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C8|Count_Internal\(10),
	datad => \Reset~combout\,
	combout => \C2|C6|Data_Internal~7_combout\);

-- Location: LCFF_X37_Y20_N9
\C2|C6|Data_Internal[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \C2|C6|Data_Internal~7_combout\,
	sload => VCC,
	ena => \C2|C6|Data_Internal[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C6|Data_Internal\(10));

-- Location: LCCOMB_X37_Y20_N20
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \C2|C6|Data_Internal\(10) $ (VCC)
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\C2|C6|Data_Internal\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C6|Data_Internal\(10),
	datad => VCC,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X37_Y20_N22
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\C2|C6|Data_Internal\(11) & (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\C2|C6|Data_Internal\(11) & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\C2|C6|Data_Internal\(11) & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(11),
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X37_Y20_N26
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\C2|C6|Data_Internal\(13) & (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\C2|C6|Data_Internal\(13) & 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\C2|C6|Data_Internal\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C6|Data_Internal\(13),
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X37_Y20_N28
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\C2|C6|Data_Internal\(14) & (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\C2|C6|Data_Internal\(14) & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\C2|C6|Data_Internal\(14) & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C6|Data_Internal\(14),
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X37_Y20_N30
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X36_Y20_N14
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[96]~241\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[96]~241_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[96]~241_combout\);

-- Location: LCCOMB_X36_Y20_N0
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[95]~242\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[95]~242_combout\ = (\C2|C6|Data_Internal\(13) & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(13),
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[95]~242_combout\);

-- Location: LCCOMB_X36_Y20_N4
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[94]~244\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[94]~244_combout\ = (\C2|C6|Data_Internal\(12) & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(12),
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[94]~244_combout\);

-- Location: LCCOMB_X37_Y20_N14
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[93]~246\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[93]~246_combout\ = (\C2|C6|Data_Internal\(11) & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(11),
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[93]~246_combout\);

-- Location: LCCOMB_X37_Y20_N0
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[92]~248\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[92]~248_combout\ = (\C2|C6|Data_Internal\(10) & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C6|Data_Internal\(10),
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[92]~248_combout\);

-- Location: LCCOMB_X35_Y19_N10
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[91]~251\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[91]~251_combout\ = (\C2|C6|Data_Internal\(9) & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(9),
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[91]~251_combout\);

-- Location: LCCOMB_X36_Y20_N18
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[91]~250_combout\) # (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[91]~251_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[91]~250_combout\) # (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[91]~251_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[91]~250_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[91]~251_combout\,
	datad => VCC,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X36_Y20_N20
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[92]~249_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[92]~248_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[92]~249_combout\ & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[92]~248_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[92]~249_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[92]~248_combout\ & 
-- !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[92]~249_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[92]~248_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X36_Y20_N22
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[93]~247_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[93]~246_combout\))))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[93]~247_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[93]~246_combout\) # (GND))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[93]~247_combout\) # ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[93]~246_combout\) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[93]~247_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[93]~246_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X36_Y20_N24
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[94]~245_combout\ & (((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[94]~245_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[94]~244_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[94]~244_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[94]~245_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|StageOut[94]~244_combout\)) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[94]~245_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[94]~244_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X36_Y20_N28
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[96]~240_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[96]~241_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[96]~240_combout\ & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[96]~241_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[96]~240_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[96]~241_combout\ & 
-- !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[96]~240_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[96]~241_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\);

-- Location: LCCOMB_X36_Y20_N30
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X36_Y19_N0
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[112]~252\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[112]~252_combout\ = (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[112]~252_combout\);

-- Location: LCCOMB_X36_Y19_N30
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[111]~392\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[111]~392_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\C2|C6|Data_Internal\(13))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(13),
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[111]~392_combout\);

-- Location: LCCOMB_X36_Y20_N8
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[110]~254\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[110]~254_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[110]~254_combout\);

-- Location: LCCOMB_X35_Y19_N16
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[109]~255\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[109]~255_combout\ = (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[109]~255_combout\);

-- Location: LCCOMB_X36_Y20_N2
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[108]~256\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[108]~256_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[108]~256_combout\);

-- Location: LCCOMB_X35_Y19_N12
\C2|C6|Data_Internal~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C6|Data_Internal~8_combout\ = (\C2|C8|Count_Internal\(9)) # (!\Reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C8|Count_Internal\(9),
	datad => \Reset~combout\,
	combout => \C2|C6|Data_Internal~8_combout\);

-- Location: LCFF_X35_Y19_N13
\C2|C6|Data_Internal[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C6|Data_Internal~8_combout\,
	ena => \C2|C6|Data_Internal[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C6|Data_Internal\(9));

-- Location: LCCOMB_X35_Y19_N26
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[107]~257\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[107]~257_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \C2|C6|Data_Internal\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \C2|C6|Data_Internal\(9),
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[107]~257_combout\);

-- Location: LCFF_X45_Y18_N17
\C2|C8|Count_Internal[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C8|Count_Internal[8]~31_combout\,
	sclr => \C2|C5|Idle_State~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C8|Count_Internal\(8));

-- Location: LCCOMB_X35_Y19_N2
\C2|C6|Data_Internal~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C6|Data_Internal~9_combout\ = (\C2|C8|Count_Internal\(8)) # (!\Reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C8|Count_Internal\(8),
	datad => \Reset~combout\,
	combout => \C2|C6|Data_Internal~9_combout\);

-- Location: LCFF_X35_Y19_N3
\C2|C6|Data_Internal[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C6|Data_Internal~9_combout\,
	ena => \C2|C6|Data_Internal[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C6|Data_Internal\(8));

-- Location: LCCOMB_X35_Y19_N24
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[106]~259\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[106]~259_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \C2|C6|Data_Internal\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \C2|C6|Data_Internal\(8),
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[106]~259_combout\);

-- Location: LCCOMB_X36_Y19_N14
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[106]~260_combout\) # (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[106]~259_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[106]~260_combout\) # (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[106]~259_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[106]~260_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[106]~259_combout\,
	datad => VCC,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X36_Y19_N16
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[107]~258_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[107]~257_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[107]~258_combout\ & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[107]~257_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[107]~258_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[107]~257_combout\ & 
-- !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[107]~258_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[107]~257_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X36_Y19_N18
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[108]~395_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[108]~256_combout\))))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[108]~395_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[108]~256_combout\) # (GND))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[108]~395_combout\) # ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[108]~256_combout\) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[108]~395_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[108]~256_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X36_Y19_N22
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[110]~393_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[110]~254_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[110]~393_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[110]~254_combout\)))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[110]~393_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[110]~254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[110]~393_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[110]~254_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X36_Y19_N24
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[111]~253_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[111]~392_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[111]~253_combout\ & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[111]~392_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[111]~253_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[111]~392_combout\ & 
-- !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[111]~253_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[111]~392_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\);

-- Location: LCCOMB_X36_Y19_N26
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[112]~391_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[112]~252_combout\))))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[112]~391_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[112]~252_combout\) # (GND))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[112]~391_combout\) # ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[112]~252_combout\) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[112]~391_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[112]~252_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\);

-- Location: LCCOMB_X36_Y19_N28
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ = !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\);

-- Location: LCCOMB_X37_Y19_N0
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[128]~261\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[128]~261_combout\ = (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[128]~261_combout\);

-- Location: LCCOMB_X36_Y19_N4
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[127]~336\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[127]~336_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[111]~392_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[111]~392_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[127]~336_combout\);

-- Location: LCCOMB_X36_Y19_N6
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[126]~263\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[126]~263_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[126]~263_combout\);

-- Location: LCCOMB_X35_Y19_N14
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[109]~394\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[109]~394_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\C2|C6|Data_Internal\(11))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(11),
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[109]~394_combout\);

-- Location: LCCOMB_X35_Y19_N28
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[125]~338\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[125]~338_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[109]~394_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[109]~394_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[125]~338_combout\);

-- Location: LCCOMB_X35_Y19_N8
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[108]~395\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[108]~395_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\C2|C6|Data_Internal\(10))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(10),
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[108]~395_combout\);

-- Location: LCCOMB_X35_Y19_N18
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[124]~339\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[124]~339_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[108]~395_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[108]~395_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[124]~339_combout\);

-- Location: LCCOMB_X43_Y19_N28
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[123]~396\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[123]~396_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (\C2|C6|Data_Internal\(9))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(9),
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[123]~396_combout\);

-- Location: LCCOMB_X35_Y19_N6
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[122]~267\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[122]~267_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[122]~267_combout\);

-- Location: LCCOMB_X37_Y21_N8
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[121]~269\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[121]~269_combout\ = (\C2|C6|Data_Internal\(7) & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(7),
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[121]~269_combout\);

-- Location: LCCOMB_X37_Y19_N2
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[121]~268_combout\) # (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[121]~269_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[121]~268_combout\) # (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[121]~269_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[121]~268_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[121]~269_combout\,
	datad => VCC,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X37_Y19_N4
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[122]~397_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[122]~267_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[122]~397_combout\ & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[122]~267_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[122]~397_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[122]~267_combout\ & 
-- !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[122]~397_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[122]~267_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X37_Y19_N6
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[123]~266_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[123]~396_combout\))))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[123]~266_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[123]~396_combout\) # (GND))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[123]~266_combout\) # ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[123]~396_combout\) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[123]~266_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[123]~396_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X37_Y19_N10
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[125]~264_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[125]~338_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[125]~264_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[125]~338_combout\)))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[125]~264_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[125]~338_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[125]~264_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[125]~338_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X37_Y19_N16
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[128]~335_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[128]~261_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[128]~335_combout\ & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[128]~261_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[128]~335_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[128]~261_combout\ & 
-- !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[128]~335_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[128]~261_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\);

-- Location: LCCOMB_X37_Y19_N18
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ = \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\);

-- Location: LCCOMB_X38_Y19_N4
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[144]~270\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[144]~270_combout\ = (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[144]~270_combout\);

-- Location: LCCOMB_X37_Y19_N28
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[143]~341\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[143]~341_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[127]~336_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[127]~336_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[143]~341_combout\);

-- Location: LCCOMB_X37_Y20_N16
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[126]~337\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[126]~337_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[110]~393_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[110]~393_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[126]~337_combout\);

-- Location: LCCOMB_X37_Y19_N22
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[142]~342\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[142]~342_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[126]~337_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[126]~337_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[142]~342_combout\);

-- Location: LCCOMB_X40_Y19_N6
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[141]~343\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[141]~343_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[125]~338_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[125]~338_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[141]~343_combout\);

-- Location: LCCOMB_X38_Y19_N30
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[140]~274\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[140]~274_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[140]~274_combout\);

-- Location: LCCOMB_X43_Y19_N12
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[139]~345\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[139]~345_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[123]~396_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[123]~396_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[139]~345_combout\);

-- Location: LCCOMB_X37_Y19_N26
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[138]~276\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[138]~276_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[138]~276_combout\);

-- Location: LCCOMB_X38_Y20_N8
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[137]~277\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[137]~277_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[137]~277_combout\);

-- Location: LCFF_X45_Y18_N13
\C2|C8|Count_Internal[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C8|Count_Internal[6]~27_combout\,
	sclr => \C2|C5|Idle_State~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C8|Count_Internal\(6));

-- Location: LCCOMB_X41_Y18_N8
\C2|C6|Data_Internal~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C6|Data_Internal~11_combout\ = (\C2|C8|Count_Internal\(6)) # (!\Reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C8|Count_Internal\(6),
	datad => \Reset~combout\,
	combout => \C2|C6|Data_Internal~11_combout\);

-- Location: LCFF_X41_Y18_N9
\C2|C6|Data_Internal[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C6|Data_Internal~11_combout\,
	ena => \C2|C6|Data_Internal[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C6|Data_Internal\(6));

-- Location: LCCOMB_X38_Y18_N10
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[136]~279\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[136]~279_combout\ = (\C2|C6|Data_Internal\(6) & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C6|Data_Internal\(6),
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[136]~279_combout\);

-- Location: LCCOMB_X38_Y19_N10
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[136]~278_combout\) # (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[136]~279_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[136]~278_combout\) # (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[136]~279_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[136]~278_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[136]~279_combout\,
	datad => VCC,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X38_Y19_N12
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[137]~398_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[137]~277_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[137]~398_combout\ & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[137]~277_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[137]~398_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[137]~277_combout\ & 
-- !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[137]~398_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[137]~277_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X38_Y19_N14
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[138]~403_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[138]~276_combout\))))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[138]~403_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[138]~276_combout\) # (GND))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[138]~403_combout\) # ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[138]~276_combout\) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[138]~403_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[138]~276_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X38_Y19_N16
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[139]~275_combout\ & (((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[139]~275_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[139]~345_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[139]~345_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[139]~275_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|StageOut[139]~345_combout\)) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[139]~275_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[139]~345_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X38_Y19_N24
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[143]~271_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[143]~341_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[143]~271_combout\ & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[143]~341_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[143]~271_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[143]~341_combout\ & 
-- !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[143]~271_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[143]~341_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\);

-- Location: LCCOMB_X38_Y19_N26
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[144]~340_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[144]~270_combout\))))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[144]~340_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[144]~270_combout\) # (GND))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[144]~340_combout\) # ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[144]~270_combout\) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[144]~340_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[144]~270_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\);

-- Location: LCCOMB_X38_Y19_N28
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ = !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\);

-- Location: LCCOMB_X40_Y19_N28
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[160]~280\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[160]~280_combout\ = (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[160]~280_combout\);

-- Location: LCCOMB_X40_Y19_N26
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[159]~281\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[159]~281_combout\ = (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[159]~281_combout\);

-- Location: LCCOMB_X40_Y19_N18
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[158]~348\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[158]~348_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[142]~342_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[142]~342_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[158]~348_combout\);

-- Location: LCCOMB_X40_Y19_N4
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[157]~349\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[157]~349_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[141]~343_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[141]~343_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[157]~349_combout\);

-- Location: LCCOMB_X35_Y19_N4
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[140]~344\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[140]~344_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[124]~339_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[124]~339_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[140]~344_combout\);

-- Location: LCCOMB_X40_Y19_N22
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[156]~350\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[156]~350_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[140]~344_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[140]~344_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[156]~350_combout\);

-- Location: LCCOMB_X43_Y19_N18
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[155]~351\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[155]~351_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[139]~345_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[139]~345_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[155]~351_combout\);

-- Location: LCCOMB_X37_Y20_N18
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[138]~403\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[138]~403_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\C2|C6|Data_Internal\(8)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datab => \C2|C6|Data_Internal\(8),
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[138]~403_combout\);

-- Location: LCCOMB_X41_Y20_N10
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[154]~352\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[154]~352_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[138]~403_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[138]~403_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[154]~352_combout\);

-- Location: LCCOMB_X43_Y19_N22
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[153]~287\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[153]~287_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[153]~287_combout\);

-- Location: LCCOMB_X41_Y18_N22
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[152]~288\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[152]~288_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[152]~288_combout\);

-- Location: LCFF_X45_Y18_N11
\C2|C8|Count_Internal[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C8|Count_Internal[5]~25_combout\,
	sclr => \C2|C5|Idle_State~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C8|Count_Internal\(5));

-- Location: LCCOMB_X41_Y18_N30
\C2|C6|Data_Internal~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C6|Data_Internal~12_combout\ = (\C2|C8|Count_Internal\(5)) # (!\Reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C8|Count_Internal\(5),
	datad => \Reset~combout\,
	combout => \C2|C6|Data_Internal~12_combout\);

-- Location: LCFF_X41_Y18_N31
\C2|C6|Data_Internal[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C6|Data_Internal~12_combout\,
	ena => \C2|C6|Data_Internal[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C6|Data_Internal\(5));

-- Location: LCCOMB_X41_Y18_N18
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[151]~290\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[151]~290_combout\ = (\C2|C6|Data_Internal\(5) & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C6|Data_Internal\(5),
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[151]~290_combout\);

-- Location: LCCOMB_X41_Y19_N8
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[151]~289_combout\) # (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[151]~290_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[151]~289_combout\) # (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[151]~290_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[151]~289_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[151]~290_combout\,
	datad => VCC,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X41_Y19_N10
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[152]~399_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[152]~288_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[152]~399_combout\ & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[152]~288_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[152]~399_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[152]~288_combout\ & 
-- !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[152]~399_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[152]~288_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X41_Y19_N12
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[153]~404_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[153]~287_combout\))))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[153]~404_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[153]~287_combout\) # (GND))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[153]~404_combout\) # ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[153]~287_combout\) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[153]~404_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[153]~287_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X41_Y19_N14
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[154]~286_combout\ & (((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[154]~286_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[154]~352_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[154]~352_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) # (GND)))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[154]~286_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|StageOut[154]~352_combout\)) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[154]~286_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[154]~352_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X41_Y19_N16
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[155]~285_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[155]~351_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[155]~285_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[155]~351_combout\)))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[155]~285_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[155]~351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[155]~285_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[155]~351_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X41_Y19_N18
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[156]~284_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[156]~350_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[156]~284_combout\ & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[156]~350_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[156]~284_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[156]~350_combout\ & 
-- !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[156]~284_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[156]~350_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\);

-- Location: LCCOMB_X41_Y19_N20
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[157]~283_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[157]~349_combout\))))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[157]~283_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[157]~349_combout\) # (GND))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[157]~283_combout\) # ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[157]~349_combout\) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[157]~283_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[157]~349_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\);

-- Location: LCCOMB_X41_Y19_N22
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[158]~282_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[158]~348_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[158]~282_combout\ & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[158]~348_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[158]~282_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[158]~348_combout\ & 
-- !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[158]~282_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[158]~348_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\);

-- Location: LCCOMB_X41_Y19_N24
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[159]~347_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[159]~281_combout\))))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[159]~347_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[159]~281_combout\) # (GND))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[159]~347_combout\) # ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[159]~281_combout\) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[159]~347_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[159]~281_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\);

-- Location: LCCOMB_X41_Y19_N26
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[160]~346_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[160]~280_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[160]~346_combout\ & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[160]~280_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[160]~346_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[160]~280_combout\ & 
-- !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[160]~346_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[160]~280_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\);

-- Location: LCCOMB_X37_Y19_N24
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[128]~335\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[128]~335_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[112]~391_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[112]~391_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[128]~335_combout\);

-- Location: LCCOMB_X37_Y19_N30
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[144]~340\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[144]~340_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[128]~335_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[128]~335_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[144]~340_combout\);

-- Location: LCCOMB_X38_Y19_N8
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[160]~346\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[160]~346_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[144]~340_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[144]~340_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[160]~346_combout\);

-- Location: LCCOMB_X41_Y19_N28
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ = \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\);

-- Location: LCCOMB_X38_Y19_N2
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[176]~353\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[176]~353_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[160]~346_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[160]~346_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[176]~353_combout\);

-- Location: LCCOMB_X42_Y19_N0
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[176]~291\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[176]~291_combout\ = (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[176]~291_combout\);

-- Location: LCCOMB_X42_Y19_N2
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[175]~292\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[175]~292_combout\ = (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[175]~292_combout\);

-- Location: LCCOMB_X42_Y19_N28
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[174]~293\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[174]~293_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[174]~293_combout\);

-- Location: LCCOMB_X41_Y19_N4
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[173]~294\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[173]~294_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[173]~294_combout\);

-- Location: LCCOMB_X41_Y20_N16
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[172]~357\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[172]~357_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[156]~350_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[156]~350_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[172]~357_combout\);

-- Location: LCCOMB_X43_Y19_N8
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[171]~358\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[171]~358_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[155]~351_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[155]~351_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[171]~358_combout\);

-- Location: LCCOMB_X41_Y19_N6
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[170]~297\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[170]~297_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[170]~297_combout\);

-- Location: LCCOMB_X43_Y19_N24
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[169]~298\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[169]~298_combout\ = (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[169]~298_combout\);

-- Location: LCCOMB_X43_Y19_N30
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[168]~299\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[168]~299_combout\ = (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[168]~299_combout\);

-- Location: LCCOMB_X42_Y19_N30
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[167]~400\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[167]~400_combout\ = (\C2|C6|Data_Internal\(5) & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C6|Data_Internal\(5),
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[167]~400_combout\);

-- Location: LCCOMB_X43_Y19_N14
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[166]~301\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[166]~301_combout\ = (\C2|C6|Data_Internal\(4) & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(4),
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[166]~301_combout\);

-- Location: LCCOMB_X42_Y19_N4
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ = (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[166]~302_combout\) # (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[166]~301_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[166]~302_combout\) # (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[166]~301_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[166]~302_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[166]~301_combout\,
	datad => VCC,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\);

-- Location: LCCOMB_X42_Y19_N10
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[169]~360_combout\ & (((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)))) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[169]~360_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[169]~298_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[169]~298_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\) # (GND)))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ = CARRY(((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[169]~360_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|StageOut[169]~298_combout\)) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[169]~360_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[169]~298_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\);

-- Location: LCCOMB_X42_Y19_N18
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[173]~356_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[173]~294_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[173]~356_combout\ & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[173]~294_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[173]~356_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[173]~294_combout\ & 
-- !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[173]~356_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[173]~294_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\);

-- Location: LCCOMB_X42_Y19_N20
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[174]~355_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[174]~293_combout\))))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[174]~355_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[174]~293_combout\) # (GND))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[174]~355_combout\) # ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[174]~293_combout\) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[174]~355_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[174]~293_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\);

-- Location: LCCOMB_X42_Y19_N24
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[176]~353_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[176]~291_combout\))))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[176]~353_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[176]~291_combout\) # (GND))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[176]~353_combout\) # ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[176]~291_combout\) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[176]~353_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[176]~291_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\);

-- Location: LCCOMB_X42_Y19_N26
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ = !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\);

-- Location: LCCOMB_X42_Y20_N28
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[192]~361\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[192]~361_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[176]~353_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[176]~353_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[192]~361_combout\);

-- Location: LCCOMB_X40_Y19_N8
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[159]~347\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[159]~347_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[143]~341_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[143]~341_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[159]~347_combout\);

-- Location: LCCOMB_X40_Y19_N24
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[175]~354\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[175]~354_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[159]~347_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[159]~347_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[175]~354_combout\);

-- Location: LCCOMB_X41_Y20_N4
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[191]~362\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[191]~362_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[175]~354_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[175]~354_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[191]~362_combout\);

-- Location: LCCOMB_X43_Y20_N18
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[190]~305\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[190]~305_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[190]~305_combout\);

-- Location: LCCOMB_X43_Y20_N24
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[189]~306\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[189]~306_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[189]~306_combout\);

-- Location: LCCOMB_X41_Y20_N26
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[188]~365\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[188]~365_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[172]~357_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[172]~357_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[188]~365_combout\);

-- Location: LCCOMB_X43_Y19_N26
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[187]~366\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[187]~366_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[171]~358_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[171]~358_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[187]~366_combout\);

-- Location: LCCOMB_X41_Y20_N18
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[170]~359\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[170]~359_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[154]~352_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[154]~352_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[170]~359_combout\);

-- Location: LCCOMB_X41_Y20_N28
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[186]~367\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[186]~367_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[170]~359_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[170]~359_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[186]~367_combout\);

-- Location: LCCOMB_X41_Y20_N24
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[185]~310\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[185]~310_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[185]~310_combout\);

-- Location: LCCOMB_X43_Y20_N30
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[184]~311\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[184]~311_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[184]~311_combout\);

-- Location: LCCOMB_X41_Y20_N22
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[183]~406\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[183]~406_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- (\C2|C6|Data_Internal\(5))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(5),
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[183]~406_combout\);

-- Location: LCCOMB_X43_Y19_N10
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[182]~313\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[182]~313_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[182]~313_combout\);

-- Location: LCCOMB_X44_Y18_N2
\C2|C6|Data_Internal~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C6|Data_Internal~14_combout\ = (\C2|C8|Count_Internal\(3)) # (!\Reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C8|Count_Internal\(3),
	datac => \Reset~combout\,
	combout => \C2|C6|Data_Internal~14_combout\);

-- Location: LCFF_X44_Y18_N3
\C2|C6|Data_Internal[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C6|Data_Internal~14_combout\,
	ena => \C2|C6|Data_Internal[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C6|Data_Internal\(3));

-- Location: LCCOMB_X43_Y20_N28
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[181]~314\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[181]~314_combout\ = (\C2|C6|Data_Internal\(3) & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C6|Data_Internal\(3),
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[181]~314_combout\);

-- Location: LCCOMB_X42_Y20_N0
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ = (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[181]~315_combout\) # (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[181]~314_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[181]~315_combout\) # (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[181]~314_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[181]~315_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[181]~314_combout\,
	datad => VCC,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\);

-- Location: LCCOMB_X42_Y20_N2
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[182]~401_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[182]~313_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[182]~401_combout\ & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[182]~313_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[182]~401_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[182]~313_combout\ & 
-- !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[182]~401_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[182]~313_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\);

-- Location: LCCOMB_X42_Y20_N4
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[183]~312_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[183]~406_combout\))))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[183]~312_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[183]~406_combout\) # (GND))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[183]~312_combout\) # ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[183]~406_combout\) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[183]~312_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[183]~406_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\);

-- Location: LCCOMB_X42_Y20_N6
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[184]~369_combout\ & (((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\)))) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[184]~369_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[184]~311_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\)) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[184]~311_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\) # (GND)))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ = CARRY(((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[184]~369_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|StageOut[184]~311_combout\)) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[184]~369_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[184]~311_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\);

-- Location: LCCOMB_X42_Y20_N8
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[185]~368_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[185]~310_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[185]~368_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[185]~310_combout\)))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[185]~368_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[185]~310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[185]~368_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[185]~310_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\);

-- Location: LCCOMB_X42_Y20_N10
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[186]~309_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[186]~367_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[186]~309_combout\ & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[186]~367_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[186]~309_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[186]~367_combout\ & 
-- !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[186]~309_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[186]~367_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\);

-- Location: LCCOMB_X42_Y20_N14
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[188]~307_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[188]~365_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[188]~307_combout\ & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[188]~365_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[188]~307_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[188]~365_combout\ & 
-- !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[188]~307_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[188]~365_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\);

-- Location: LCCOMB_X42_Y20_N18
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[190]~363_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[190]~305_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[190]~363_combout\ & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[190]~305_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[190]~363_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[190]~305_combout\ & 
-- !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[190]~363_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[190]~305_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\);

-- Location: LCCOMB_X42_Y20_N20
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[191]~304_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[191]~362_combout\))))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[191]~304_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[191]~362_combout\) # (GND))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[191]~304_combout\) # ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[191]~362_combout\) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[191]~304_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[191]~362_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\);

-- Location: LCCOMB_X42_Y20_N22
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[192]~303_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[192]~361_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[192]~303_combout\ & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[192]~361_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~23\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[192]~303_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[192]~361_combout\ & 
-- !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[192]~303_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[192]~361_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~23\);

-- Location: LCCOMB_X42_Y20_N24
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ = \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~23\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\);

-- Location: LCCOMB_X42_Y20_N26
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[208]~316\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[208]~316_combout\ = (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[208]~316_combout\);

-- Location: LCCOMB_X41_Y21_N28
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[207]~317\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[207]~317_combout\ = (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[207]~317_combout\);

-- Location: LCCOMB_X41_Y21_N18
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[206]~318\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[206]~318_combout\ = (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[206]~318_combout\);

-- Location: LCCOMB_X40_Y19_N16
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[173]~356\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[173]~356_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[157]~349_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[157]~349_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[173]~356_combout\);

-- Location: LCCOMB_X40_Y19_N2
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[189]~364\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[189]~364_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[173]~356_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[173]~356_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[189]~364_combout\);

-- Location: LCCOMB_X41_Y21_N4
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[205]~373\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[205]~373_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[189]~364_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[189]~364_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[205]~373_combout\);

-- Location: LCCOMB_X42_Y21_N0
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[204]~320\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[204]~320_combout\ = (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[204]~320_combout\);

-- Location: LCCOMB_X43_Y19_N0
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[203]~375\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[203]~375_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[187]~366_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[187]~366_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[203]~375_combout\);

-- Location: LCCOMB_X41_Y21_N24
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[202]~322\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[202]~322_combout\ = (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[202]~322_combout\);

-- Location: LCCOMB_X41_Y21_N6
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[201]~323\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[201]~323_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[201]~323_combout\);

-- Location: LCCOMB_X42_Y21_N30
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[200]~324\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[200]~324_combout\ = (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[200]~324_combout\);

-- Location: LCCOMB_X41_Y21_N16
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[199]~325\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[199]~325_combout\ = (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[199]~325_combout\);

-- Location: LCCOMB_X43_Y19_N2
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[198]~407\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[198]~407_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- (\C2|C6|Data_Internal\(4))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(4),
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[198]~407_combout\);

-- Location: LCCOMB_X41_Y21_N26
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[197]~327\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[197]~327_combout\ = (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[197]~327_combout\);

-- Location: LCCOMB_X46_Y18_N26
\C2|C6|Data_Internal~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C6|Data_Internal~15_combout\ = (\C2|C8|Count_Internal\(2)) # (!\Reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C8|Count_Internal\(2),
	datad => \Reset~combout\,
	combout => \C2|C6|Data_Internal~15_combout\);

-- Location: LCFF_X46_Y18_N27
\C2|C6|Data_Internal[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C6|Data_Internal~15_combout\,
	ena => \C2|C6|Data_Internal[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C6|Data_Internal\(2));

-- Location: LCCOMB_X43_Y20_N10
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[196]~329\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[196]~329_combout\ = (\C2|C6|Data_Internal\(2) & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C6|Data_Internal\(2),
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[196]~329_combout\);

-- Location: LCCOMB_X42_Y21_N2
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\ = (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[196]~328_combout\) # (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[196]~329_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[196]~328_combout\) # (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[196]~329_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[196]~328_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[196]~329_combout\,
	datad => VCC,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~1\);

-- Location: LCCOMB_X42_Y21_N4
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[197]~402_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[197]~327_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[197]~402_combout\ & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[197]~327_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[197]~402_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[197]~327_combout\ & 
-- !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[197]~402_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[197]~327_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~1\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~3\);

-- Location: LCCOMB_X42_Y21_N6
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[198]~326_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[198]~407_combout\))))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[198]~326_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[198]~407_combout\) # (GND))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[198]~326_combout\) # ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[198]~407_combout\) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[198]~326_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[198]~407_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~3\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\);

-- Location: LCCOMB_X42_Y21_N8
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[199]~379_combout\ & (((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\)))) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[199]~379_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[199]~325_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\)) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[199]~325_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\) # (GND)))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ = CARRY(((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[199]~379_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|StageOut[199]~325_combout\)) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[199]~379_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[199]~325_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~7\);

-- Location: LCCOMB_X42_Y21_N10
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[200]~378_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[200]~324_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[200]~378_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[200]~324_combout\)))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[200]~378_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[200]~324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[200]~378_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[200]~324_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~7\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~9\);

-- Location: LCCOMB_X42_Y21_N16
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~14_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~13\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[203]~321_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[203]~375_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~13\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[203]~321_combout\ & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[203]~375_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~15\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[203]~321_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[203]~375_combout\ & 
-- !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[203]~321_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[203]~375_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~13\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~14_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~15\);

-- Location: LCCOMB_X42_Y21_N18
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~16_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~15\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[204]~374_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[204]~320_combout\))))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~15\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[204]~374_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[204]~320_combout\) # (GND))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~17\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[204]~374_combout\) # ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[204]~320_combout\) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[204]~374_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[204]~320_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~15\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~16_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~17\);

-- Location: LCCOMB_X42_Y21_N20
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~18_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~17\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[205]~319_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[205]~373_combout\)))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~17\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[205]~319_combout\ & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[205]~373_combout\)))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~19\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[205]~319_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[205]~373_combout\ & 
-- !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[205]~319_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[205]~373_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~17\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~18_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~19\);

-- Location: LCCOMB_X42_Y21_N22
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~20_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~19\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[206]~372_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[206]~318_combout\))))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~19\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[206]~372_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[206]~318_combout\) # (GND))))
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~21\ = CARRY((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[206]~372_combout\) # ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[206]~318_combout\) # 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[206]~372_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[206]~318_combout\,
	datad => VCC,
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~19\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~20_combout\,
	cout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~21\);

-- Location: LCCOMB_X42_Y21_N28
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ = !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[14]~25\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\);

-- Location: LCCOMB_X41_Y21_N2
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[208]~370\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[208]~370_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[192]~361_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[192]~361_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[208]~370_combout\);

-- Location: LCCOMB_X41_Y22_N22
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[224]~380\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[224]~380_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[208]~370_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[208]~370_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[224]~380_combout\);

-- Location: LCCOMB_X41_Y20_N2
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[207]~371\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[207]~371_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[191]~362_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[191]~362_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[207]~371_combout\);

-- Location: LCCOMB_X41_Y20_N12
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[223]~381\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[223]~381_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[207]~371_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[207]~371_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[223]~381_combout\);

-- Location: LCCOMB_X41_Y22_N8
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[222]~332\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[222]~332_combout\ = (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~20_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[222]~332_combout\);

-- Location: LCCOMB_X41_Y22_N14
\C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[223]~331_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[223]~381_combout\)))) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[223]~331_combout\ & 
-- (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[223]~381_combout\)))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[223]~331_combout\ & (!\C2|C7|Mod1|auto_generated|divider|divider|StageOut[223]~381_combout\ & 
-- !\C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[223]~331_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[223]~381_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X41_Y22_N16
\C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[224]~330_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[224]~380_combout\)))) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[224]~330_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[224]~380_combout\)))))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[224]~330_combout\) # 
-- (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[224]~380_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[224]~330_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[224]~380_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X41_Y22_N18
\C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X41_Y22_N0
\C2|C7|Div0|auto_generated|divider|divider|StageOut[17]~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[17]~150_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[223]~381_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~22_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[13]~22_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[223]~381_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[17]~150_combout\);

-- Location: LCCOMB_X41_Y22_N26
\C2|C7|Div0|auto_generated|divider|divider|StageOut[18]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[18]~106_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[18]~106_combout\);

-- Location: LCCOMB_X41_Y22_N4
\C2|C7|Div0|auto_generated|divider|divider|StageOut[17]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[17]~107_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[17]~107_combout\);

-- Location: LCCOMB_X41_Y22_N6
\C2|C7|Div0|auto_generated|divider|divider|StageOut[16]~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[16]~151_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[222]~382_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[222]~382_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[12]~20_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[16]~151_combout\);

-- Location: LCCOMB_X41_Y21_N8
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[221]~383\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[221]~383_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[205]~373_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[205]~373_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[221]~383_combout\);

-- Location: LCCOMB_X41_Y21_N10
\C2|C7|Div0|auto_generated|divider|divider|StageOut[15]~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[15]~152_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[221]~383_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[11]~18_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[221]~383_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[15]~152_combout\);

-- Location: LCCOMB_X42_Y22_N20
\C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\C2|C7|Div0|auto_generated|divider|divider|StageOut[15]~153_combout\) # (\C2|C7|Div0|auto_generated|divider|divider|StageOut[15]~152_combout\)))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\C2|C7|Div0|auto_generated|divider|divider|StageOut[15]~153_combout\) # (\C2|C7|Div0|auto_generated|divider|divider|StageOut[15]~152_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[15]~153_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[15]~152_combout\,
	datad => VCC,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X42_Y22_N22
\C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\C2|C7|Div0|auto_generated|divider|divider|StageOut[16]~108_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[16]~151_combout\)))) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[16]~108_combout\ & 
-- (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[16]~151_combout\)))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|StageOut[16]~108_combout\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[16]~151_combout\ & 
-- !\C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[16]~108_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[16]~151_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X42_Y22_N26
\C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|StageOut[18]~149_combout\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[18]~106_combout\ & 
-- !\C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[18]~149_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[18]~106_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X42_Y22_N28
\C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X42_Y22_N4
\C2|C7|Div0|auto_generated|divider|divider|StageOut[23]~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[23]~154_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[17]~150_combout\) # 
-- ((\C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|StageOut[17]~150_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[23]~154_combout\);

-- Location: LCCOMB_X42_Y22_N18
\C2|C7|Div0|auto_generated|divider|divider|StageOut[22]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[22]~110_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[22]~110_combout\);

-- Location: LCCOMB_X42_Y22_N0
\C2|C7|Div0|auto_generated|divider|divider|StageOut[21]~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[21]~112_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[21]~112_combout\);

-- Location: LCCOMB_X43_Y20_N4
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[220]~384\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[220]~384_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[204]~374_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[204]~374_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[220]~384_combout\);

-- Location: LCCOMB_X42_Y22_N2
\C2|C7|Div0|auto_generated|divider|divider|StageOut[20]~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[20]~156_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[220]~384_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~16_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~16_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[220]~384_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[20]~156_combout\);

-- Location: LCCOMB_X42_Y22_N6
\C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\C2|C7|Div0|auto_generated|divider|divider|StageOut[20]~157_combout\) # (\C2|C7|Div0|auto_generated|divider|divider|StageOut[20]~156_combout\)))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\C2|C7|Div0|auto_generated|divider|divider|StageOut[20]~157_combout\) # (\C2|C7|Div0|auto_generated|divider|divider|StageOut[20]~156_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[20]~157_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[20]~156_combout\,
	datad => VCC,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X42_Y22_N8
\C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\C2|C7|Div0|auto_generated|divider|divider|StageOut[21]~111_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[21]~112_combout\)))) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[21]~111_combout\ & 
-- (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[21]~112_combout\)))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|StageOut[21]~111_combout\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[21]~112_combout\ & 
-- !\C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[21]~111_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[21]~112_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X42_Y22_N12
\C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|StageOut[23]~109_combout\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[23]~154_combout\ & 
-- !\C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[23]~109_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[23]~154_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X42_Y22_N14
\C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X43_Y22_N0
\C2|C7|Div0|auto_generated|divider|divider|StageOut[25]~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[25]~161_combout\ = (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[219]~385_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[219]~385_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~14_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[25]~161_combout\);

-- Location: LCCOMB_X43_Y22_N8
\C2|C7|Div0|auto_generated|divider|divider|StageOut[25]~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[25]~160_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[219]~385_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[219]~385_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[9]~14_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[25]~160_combout\);

-- Location: LCCOMB_X42_Y22_N30
\C2|C7|Div0|auto_generated|divider|divider|StageOut[22]~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[22]~155_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[16]~151_combout\) # 
-- ((\C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|StageOut[16]~151_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[22]~155_combout\);

-- Location: LCCOMB_X43_Y22_N14
\C2|C7|Div0|auto_generated|divider|divider|StageOut[28]~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[28]~158_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[22]~155_combout\) # 
-- ((!\C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|StageOut[22]~155_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[28]~158_combout\);

-- Location: LCCOMB_X41_Y21_N0
\C2|C7|Div0|auto_generated|divider|divider|StageOut[21]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[21]~111_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[15]~153_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[15]~152_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[15]~153_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|StageOut[15]~152_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[21]~111_combout\);

-- Location: LCCOMB_X41_Y21_N22
\C2|C7|Div0|auto_generated|divider|divider|StageOut[27]~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[27]~159_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[21]~111_combout\) # 
-- ((\C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[21]~111_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[27]~159_combout\);

-- Location: LCCOMB_X43_Y22_N4
\C2|C7|Div0|auto_generated|divider|divider|StageOut[20]~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[20]~157_combout\ = (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[220]~384_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[10]~16_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[220]~384_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[20]~157_combout\);

-- Location: LCCOMB_X43_Y22_N28
\C2|C7|Div0|auto_generated|divider|divider|StageOut[26]~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[26]~115_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[20]~156_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[20]~157_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[20]~156_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|StageOut[20]~157_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[26]~115_combout\);

-- Location: LCCOMB_X43_Y22_N18
\C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\C2|C7|Div0|auto_generated|divider|divider|StageOut[25]~161_combout\) # (\C2|C7|Div0|auto_generated|divider|divider|StageOut[25]~160_combout\)))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\C2|C7|Div0|auto_generated|divider|divider|StageOut[25]~161_combout\) # (\C2|C7|Div0|auto_generated|divider|divider|StageOut[25]~160_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[25]~161_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[25]~160_combout\,
	datad => VCC,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X43_Y22_N24
\C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|StageOut[28]~113_combout\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[28]~158_combout\ & 
-- !\C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[28]~113_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[28]~158_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X43_Y22_N26
\C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X43_Y22_N2
\C2|C7|Div0|auto_generated|divider|divider|StageOut[31]~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[31]~119_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[25]~161_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[25]~160_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[25]~161_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|StageOut[25]~160_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[31]~119_combout\);

-- Location: LCCOMB_X43_Y21_N28
\C2|C7|Div0|auto_generated|divider|divider|StageOut[33]~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[33]~162_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[27]~159_combout\) # 
-- ((!\C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|StageOut[27]~159_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[33]~162_combout\);

-- Location: LCCOMB_X43_Y22_N30
\C2|C7|Div0|auto_generated|divider|divider|StageOut[32]~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[32]~163_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[26]~115_combout\) # 
-- ((!\C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[26]~115_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[32]~163_combout\);

-- Location: LCCOMB_X43_Y21_N30
\C2|C7|Div0|auto_generated|divider|divider|StageOut[31]~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[31]~120_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[31]~120_combout\);

-- Location: LCCOMB_X41_Y20_N0
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[202]~376\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[202]~376_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[186]~367_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[186]~367_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[202]~376_combout\);

-- Location: LCCOMB_X43_Y20_N22
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[218]~386\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[218]~386_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[202]~376_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[202]~376_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[218]~386_combout\);

-- Location: LCCOMB_X43_Y21_N22
\C2|C7|Div0|auto_generated|divider|divider|StageOut[30]~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[30]~164_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[218]~386_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[218]~386_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[30]~164_combout\);

-- Location: LCCOMB_X43_Y21_N0
\C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\C2|C7|Div0|auto_generated|divider|divider|StageOut[30]~165_combout\) # (\C2|C7|Div0|auto_generated|divider|divider|StageOut[30]~164_combout\)))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\C2|C7|Div0|auto_generated|divider|divider|StageOut[30]~165_combout\) # (\C2|C7|Div0|auto_generated|divider|divider|StageOut[30]~164_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[30]~165_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[30]~164_combout\,
	datad => VCC,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X43_Y21_N2
\C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\C2|C7|Div0|auto_generated|divider|divider|StageOut[31]~119_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[31]~120_combout\)))) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[31]~119_combout\ & 
-- (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[31]~120_combout\)))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|StageOut[31]~119_combout\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[31]~120_combout\ & 
-- !\C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[31]~119_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[31]~120_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X43_Y21_N6
\C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|StageOut[33]~117_combout\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[33]~162_combout\ & 
-- !\C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[33]~117_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[33]~162_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X43_Y21_N8
\C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X44_Y21_N22
\C2|C7|Div0|auto_generated|divider|divider|StageOut[37]~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[37]~167_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[31]~119_combout\) # 
-- ((!\C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[31]~119_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[37]~167_combout\);

-- Location: LCCOMB_X44_Y21_N4
\C2|C7|Div0|auto_generated|divider|divider|StageOut[38]~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[38]~166_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[32]~163_combout\) # 
-- ((\C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|StageOut[32]~163_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[38]~166_combout\);

-- Location: LCCOMB_X44_Y21_N26
\C2|C7|Div0|auto_generated|divider|divider|StageOut[36]~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[36]~124_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[36]~124_combout\);

-- Location: LCCOMB_X37_Y21_N12
\C2|C6|Data_Internal~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C6|Data_Internal~10_combout\ = (\C2|C8|Count_Internal\(7)) # (!\Reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C8|Count_Internal\(7),
	datad => \Reset~combout\,
	combout => \C2|C6|Data_Internal~10_combout\);

-- Location: LCFF_X37_Y21_N13
\C2|C6|Data_Internal[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C6|Data_Internal~10_combout\,
	ena => \C2|C6|Data_Internal[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C6|Data_Internal\(7));

-- Location: LCCOMB_X41_Y23_N22
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[153]~404\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[153]~404_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- (\C2|C6|Data_Internal\(7))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \C2|C6|Data_Internal\(7),
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[153]~404_combout\);

-- Location: LCCOMB_X41_Y23_N8
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[169]~360\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[169]~360_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[153]~404_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[153]~404_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[169]~360_combout\);

-- Location: LCCOMB_X41_Y23_N30
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[185]~368\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[185]~368_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[169]~360_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[169]~360_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[185]~368_combout\);

-- Location: LCCOMB_X41_Y23_N12
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[201]~377\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[201]~377_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[185]~368_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[185]~368_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[201]~377_combout\);

-- Location: LCCOMB_X43_Y21_N18
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[217]~387\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[217]~387_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[201]~377_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[201]~377_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[217]~387_combout\);

-- Location: LCCOMB_X43_Y21_N24
\C2|C7|Div0|auto_generated|divider|divider|StageOut[35]~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[35]~168_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[217]~387_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~10_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~10_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[217]~387_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[35]~168_combout\);

-- Location: LCCOMB_X44_Y21_N12
\C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|StageOut[38]~121_combout\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[38]~166_combout\ & 
-- !\C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[38]~121_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[38]~166_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X44_Y21_N14
\C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X44_Y21_N28
\C2|C7|Div0|auto_generated|divider|divider|StageOut[43]~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[43]~170_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[37]~167_combout\) # 
-- ((!\C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[37]~167_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[43]~170_combout\);

-- Location: LCCOMB_X45_Y21_N0
\C2|C7|Div0|auto_generated|divider|divider|StageOut[42]~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[42]~126_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[42]~126_combout\);

-- Location: LCCOMB_X43_Y21_N14
\C2|C7|Div0|auto_generated|divider|divider|StageOut[35]~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[35]~169_combout\ = (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[217]~387_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~10_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[7]~10_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[217]~387_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[35]~169_combout\);

-- Location: LCCOMB_X44_Y21_N24
\C2|C7|Div0|auto_generated|divider|divider|StageOut[41]~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[41]~127_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[35]~168_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[35]~169_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[35]~168_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|StageOut[35]~169_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[41]~127_combout\);

-- Location: LCCOMB_X44_Y20_N22
\C2|C7|Div0|auto_generated|divider|divider|StageOut[40]~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[40]~173_combout\ = (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[216]~388_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[216]~388_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[40]~173_combout\);

-- Location: LCCOMB_X45_Y21_N4
\C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\C2|C7|Div0|auto_generated|divider|divider|StageOut[40]~172_combout\) # (\C2|C7|Div0|auto_generated|divider|divider|StageOut[40]~173_combout\)))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\C2|C7|Div0|auto_generated|divider|divider|StageOut[40]~172_combout\) # (\C2|C7|Div0|auto_generated|divider|divider|StageOut[40]~173_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[40]~172_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[40]~173_combout\,
	datad => VCC,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X45_Y21_N8
\C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\C2|C7|Div0|auto_generated|divider|divider|StageOut[42]~171_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[42]~126_combout\)))) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\C2|C7|Div0|auto_generated|divider|divider|StageOut[42]~171_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[42]~126_combout\)))))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[42]~171_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[42]~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[42]~171_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[42]~126_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X45_Y21_N10
\C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|StageOut[43]~125_combout\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[43]~170_combout\ & 
-- !\C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[43]~125_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[43]~170_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X45_Y21_N12
\C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X45_Y21_N2
\C2|C7|Div0|auto_generated|divider|divider|StageOut[47]~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[47]~130_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[47]~130_combout\);

-- Location: LCCOMB_X44_Y20_N0
\C2|C7|Div0|auto_generated|divider|divider|StageOut[40]~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[40]~172_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[216]~388_combout\) # 
-- ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\ & !\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[216]~388_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[40]~172_combout\);

-- Location: LCCOMB_X44_Y20_N28
\C2|C7|Div0|auto_generated|divider|divider|StageOut[46]~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[46]~131_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[40]~172_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[40]~173_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[40]~172_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|StageOut[40]~173_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[46]~131_combout\);

-- Location: LCCOMB_X45_Y21_N14
\C2|C7|Div0|auto_generated|divider|divider|StageOut[45]~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[45]~176_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[215]~389_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[215]~389_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[45]~176_combout\);

-- Location: LCCOMB_X45_Y21_N18
\C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\C2|C7|Div0|auto_generated|divider|divider|StageOut[46]~132_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[46]~131_combout\)))) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[46]~132_combout\ & 
-- (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[46]~131_combout\)))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|StageOut[46]~132_combout\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[46]~131_combout\ & 
-- !\C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[46]~132_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[46]~131_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X45_Y21_N20
\C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\C2|C7|Div0|auto_generated|divider|divider|StageOut[47]~175_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[47]~130_combout\)))) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\C2|C7|Div0|auto_generated|divider|divider|StageOut[47]~175_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[47]~130_combout\)))))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[47]~175_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[47]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[47]~175_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[47]~130_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X45_Y21_N30
\C2|C7|Div0|auto_generated|divider|divider|StageOut[48]~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[48]~129_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[48]~129_combout\);

-- Location: LCCOMB_X45_Y21_N22
\C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|StageOut[48]~174_combout\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[48]~129_combout\ & 
-- !\C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[48]~174_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[48]~129_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X45_Y21_N24
\C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X45_Y20_N14
\C2|C7|Div0|auto_generated|divider|divider|StageOut[53]~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[53]~133_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[53]~133_combout\);

-- Location: LCCOMB_X44_Y20_N24
\C2|C7|Div0|auto_generated|divider|divider|StageOut[52]~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[52]~179_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[46]~131_combout\) # 
-- ((!\C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[46]~131_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[52]~179_combout\);

-- Location: LCCOMB_X44_Y20_N4
\C2|C7|Div0|auto_generated|divider|divider|StageOut[51]~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[51]~135_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[45]~177_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[45]~176_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[45]~177_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|StageOut[45]~176_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[51]~135_combout\);

-- Location: LCCOMB_X42_Y18_N4
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[214]~390\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[214]~390_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[198]~407_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[198]~407_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[214]~390_combout\);

-- Location: LCCOMB_X46_Y21_N10
\C2|C7|Div0|auto_generated|divider|divider|StageOut[50]~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[50]~180_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[214]~390_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[214]~390_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[50]~180_combout\);

-- Location: LCCOMB_X45_Y20_N0
\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\C2|C7|Div0|auto_generated|divider|divider|StageOut[50]~181_combout\) # (\C2|C7|Div0|auto_generated|divider|divider|StageOut[50]~180_combout\)))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\C2|C7|Div0|auto_generated|divider|divider|StageOut[50]~181_combout\) # (\C2|C7|Div0|auto_generated|divider|divider|StageOut[50]~180_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[50]~181_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[50]~180_combout\,
	datad => VCC,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X45_Y20_N6
\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|StageOut[53]~178_combout\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[53]~133_combout\ & 
-- !\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[53]~178_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[53]~133_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X45_Y20_N8
\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X34_Y19_N4
\C3|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|Mux0~0_combout\ = (\C3|C1|Count_Internal\(0) & (!\C3|C1|Count_Internal\(2) & !\C3|C1|Count_Internal\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C3|C1|Count_Internal\(0),
	datab => \C3|C1|Count_Internal\(2),
	datad => \C3|C1|Count_Internal\(1),
	combout => \C3|Mux0~0_combout\);

-- Location: LCCOMB_X38_Y20_N14
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ = \C2|C6|Data_Internal\(8) $ (VCC)
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ = CARRY(\C2|C6|Data_Internal\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C6|Data_Internal\(8),
	datad => VCC,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~1\);

-- Location: LCCOMB_X38_Y20_N16
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ = (\C2|C6|Data_Internal\(9) & (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ & VCC)) # (!\C2|C6|Data_Internal\(9) & 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~1\))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ = CARRY((!\C2|C6|Data_Internal\(9) & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(9),
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~1\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~3\);

-- Location: LCCOMB_X38_Y20_N18
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ = (\C2|C6|Data_Internal\(10) & (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ $ (GND))) # (!\C2|C6|Data_Internal\(10) & 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ & VCC))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ = CARRY((\C2|C6|Data_Internal\(10) & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C6|Data_Internal\(10),
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~3\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~5\);

-- Location: LCCOMB_X38_Y20_N20
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ = (\C2|C6|Data_Internal\(11) & (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~5\)) # (!\C2|C6|Data_Internal\(11) & 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~5\) # (GND)))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~5\) # (!\C2|C6|Data_Internal\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(11),
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~5\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~7\);

-- Location: LCCOMB_X38_Y20_N22
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ = (\C2|C6|Data_Internal\(12) & (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ $ (GND))) # (!\C2|C6|Data_Internal\(12) & 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ & VCC))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ = CARRY((\C2|C6|Data_Internal\(12) & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(12),
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~7\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~9\);

-- Location: LCCOMB_X38_Y20_N28
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ = !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~13\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\);

-- Location: LCCOMB_X40_Y20_N0
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[144]~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[144]~184_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \C2|C6|Data_Internal\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \C2|C6|Data_Internal\(14),
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[144]~184_combout\);

-- Location: LCCOMB_X40_Y20_N2
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[143]~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[143]~186_combout\ = (\C2|C6|Data_Internal\(13) & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C6|Data_Internal\(13),
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[143]~186_combout\);

-- Location: LCCOMB_X38_Y20_N0
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[142]~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[142]~189_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[142]~189_combout\);

-- Location: LCCOMB_X38_Y20_N30
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[141]~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[141]~191_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[141]~191_combout\);

-- Location: LCCOMB_X38_Y20_N4
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[140]~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[140]~193_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[140]~193_combout\);

-- Location: LCCOMB_X41_Y20_N20
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[139]~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[139]~195_combout\ = (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[139]~195_combout\);

-- Location: LCCOMB_X38_Y20_N10
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[138]~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[138]~197_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[138]~197_combout\);

-- Location: LCCOMB_X37_Y20_N8
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[137]~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[137]~199_combout\ = (\C2|C6|Data_Internal\(7) & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C6|Data_Internal\(7),
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[137]~199_combout\);

-- Location: LCCOMB_X40_Y20_N14
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ = (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[137]~198_combout\) # (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[137]~199_combout\)))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ = CARRY((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[137]~198_combout\) # (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[137]~199_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[137]~198_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[137]~199_combout\,
	datad => VCC,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~1\);

-- Location: LCCOMB_X40_Y20_N16
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[138]~196_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[138]~197_combout\)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ & (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[138]~196_combout\ & 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[138]~197_combout\)))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[138]~196_combout\ & (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[138]~197_combout\ & 
-- !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[138]~196_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[138]~197_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~1\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~3\);

-- Location: LCCOMB_X40_Y20_N18
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[139]~194_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[139]~195_combout\)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & ((((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[139]~194_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[139]~195_combout\)))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~5\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[139]~194_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[139]~195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[139]~194_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[139]~195_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~3\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~5\);

-- Location: LCCOMB_X40_Y20_N20
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[140]~192_combout\ & (((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~5\)))) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[140]~192_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[140]~193_combout\ & (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~5\)) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[140]~193_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~5\) # (GND)))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ = CARRY(((!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[140]~192_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|StageOut[140]~193_combout\)) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[140]~192_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[140]~193_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~5\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~7\);

-- Location: LCCOMB_X40_Y20_N24
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[142]~188_combout\ & (((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~9\)))) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[142]~188_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[142]~189_combout\ & (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~9\)) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[142]~189_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~9\) # (GND)))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ = CARRY(((!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[142]~188_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|StageOut[142]~189_combout\)) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[142]~188_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[142]~189_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~9\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~11\);

-- Location: LCCOMB_X40_Y20_N26
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[143]~187_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[143]~186_combout\)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & ((((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[143]~187_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[143]~186_combout\)))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[143]~187_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[143]~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[143]~187_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[143]~186_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~11\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~13\);

-- Location: LCCOMB_X40_Y20_N28
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[144]~185_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[144]~184_combout\)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ & (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[144]~185_combout\ & 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[144]~184_combout\)))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~15\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[144]~185_combout\ & (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[144]~184_combout\ & 
-- !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[144]~185_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[144]~184_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~13\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~15\);

-- Location: LCCOMB_X40_Y20_N30
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ = \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~15\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\);

-- Location: LCCOMB_X40_Y20_N6
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[159]~201\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[159]~201_combout\ = (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[159]~201_combout\);

-- Location: LCCOMB_X40_Y20_N12
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[158]~202\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[158]~202_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[158]~202_combout\);

-- Location: LCCOMB_X37_Y21_N18
\C2|C6|Data_Internal~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C6|Data_Internal~6_combout\ = (\C2|C8|Count_Internal\(11)) # (!\Reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~combout\,
	datad => \C2|C8|Count_Internal\(11),
	combout => \C2|C6|Data_Internal~6_combout\);

-- Location: LCFF_X37_Y20_N11
\C2|C6|Data_Internal[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \C2|C6|Data_Internal~6_combout\,
	sload => VCC,
	ena => \C2|C6|Data_Internal[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C6|Data_Internal\(11));

-- Location: LCCOMB_X38_Y16_N12
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[157]~318\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[157]~318_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- (\C2|C6|Data_Internal\(11))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \C2|C6|Data_Internal\(11),
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[157]~318_combout\);

-- Location: LCCOMB_X40_Y17_N18
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[156]~204\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[156]~204_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[156]~204_combout\);

-- Location: LCCOMB_X40_Y16_N0
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[155]~205\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[155]~205_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[155]~205_combout\);

-- Location: LCCOMB_X40_Y20_N10
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[154]~206\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[154]~206_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[154]~206_combout\);

-- Location: LCCOMB_X40_Y16_N26
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[153]~208\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[153]~208_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[153]~208_combout\);

-- Location: LCCOMB_X40_Y18_N30
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[136]~211\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[136]~211_combout\ = (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \C2|C6|Data_Internal\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \C2|C6|Data_Internal\(6),
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[136]~211_combout\);

-- Location: LCCOMB_X40_Y18_N16
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[136]~210\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[136]~210_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \C2|C6|Data_Internal\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \C2|C6|Data_Internal\(6),
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[136]~210_combout\);

-- Location: LCCOMB_X41_Y18_N16
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[136]~211_combout\) # (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[136]~210_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[136]~211_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[136]~210_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\);

-- Location: LCCOMB_X41_Y18_N28
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[152]~212\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[152]~212_combout\ = (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[152]~212_combout\);

-- Location: LCCOMB_X40_Y16_N6
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ = (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[152]~209_combout\) # (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[152]~212_combout\)))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ = CARRY((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[152]~209_combout\) # (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[152]~212_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[152]~209_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[152]~212_combout\,
	datad => VCC,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~1\);

-- Location: LCCOMB_X40_Y16_N10
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[154]~321_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[154]~206_combout\)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & ((((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[154]~321_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[154]~206_combout\)))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~5\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[154]~321_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[154]~206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[154]~321_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[154]~206_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~3\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~5\);

-- Location: LCCOMB_X40_Y16_N16
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[157]~203_combout\ & (((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~9\)))) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[157]~203_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[157]~318_combout\ & (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~9\)) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[157]~318_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~9\) # (GND)))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ = CARRY(((!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[157]~203_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|StageOut[157]~318_combout\)) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[157]~203_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[157]~318_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~9\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~11\);

-- Location: LCCOMB_X40_Y16_N18
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[158]~317_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[158]~202_combout\)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & ((((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[158]~317_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[158]~202_combout\)))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[158]~317_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[158]~202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[158]~317_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[158]~202_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~11\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~13\);

-- Location: LCCOMB_X40_Y16_N20
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[159]~316_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[159]~201_combout\)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ & (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[159]~316_combout\ & 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[159]~201_combout\)))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[159]~316_combout\ & (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[159]~201_combout\ & 
-- !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[159]~316_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[159]~201_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~13\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~15\);

-- Location: LCCOMB_X40_Y20_N4
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[160]~200\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[160]~200_combout\ = (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[160]~200_combout\);

-- Location: LCCOMB_X40_Y16_N22
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ & ((((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[160]~315_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[160]~200_combout\))))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[160]~315_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[160]~200_combout\) # (GND))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~17\ = CARRY((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[160]~315_combout\) # ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[160]~200_combout\) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[160]~315_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[160]~200_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~15\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~17\);

-- Location: LCCOMB_X40_Y16_N24
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ = !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~17\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\);

-- Location: LCCOMB_X41_Y16_N22
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[175]~214\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[175]~214_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[175]~214_combout\);

-- Location: LCCOMB_X41_Y16_N24
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[174]~215\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[174]~215_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[174]~215_combout\);

-- Location: LCCOMB_X41_Y16_N18
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[173]~216\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[173]~216_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[173]~216_combout\);

-- Location: LCCOMB_X41_Y16_N4
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[172]~217\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[172]~217_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[172]~217_combout\);

-- Location: LCCOMB_X41_Y16_N26
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[171]~218\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[171]~218_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[171]~218_combout\);

-- Location: LCCOMB_X40_Y16_N28
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[170]~281\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[170]~281_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[154]~321_combout\) # 
-- ((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[154]~321_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[170]~281_combout\);

-- Location: LCCOMB_X40_Y16_N2
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[169]~322\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[169]~322_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- (\C2|C6|Data_Internal\(7))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(7),
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[169]~322_combout\);

-- Location: LCCOMB_X41_Y16_N6
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[168]~323\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[168]~323_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- ((\C2|C6|Data_Internal\(6)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \C2|C6|Data_Internal\(6),
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[168]~323_combout\);

-- Location: LCCOMB_X40_Y18_N14
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[135]~224\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[135]~224_combout\ = (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \C2|C6|Data_Internal\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \C2|C6|Data_Internal\(5),
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[135]~224_combout\);

-- Location: LCCOMB_X40_Y18_N0
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[135]~223\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[135]~223_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \C2|C6|Data_Internal\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \C2|C6|Data_Internal\(5),
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[135]~223_combout\);

-- Location: LCCOMB_X40_Y18_N28
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[135]~224_combout\) # (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[135]~223_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[135]~224_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[135]~223_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\);

-- Location: LCCOMB_X41_Y18_N4
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[167]~324\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[167]~324_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- (\C2|C6|Data_Internal\(5))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datab => \C2|C6|Data_Internal\(5),
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[167]~324_combout\);

-- Location: LCCOMB_X42_Y16_N4
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[168]~221_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[168]~323_combout\)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ & (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[168]~221_combout\ & 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[168]~323_combout\)))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[168]~221_combout\ & (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[168]~323_combout\ & 
-- !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[168]~221_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[168]~323_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~1\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~3\);

-- Location: LCCOMB_X42_Y16_N6
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[169]~220_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[169]~322_combout\)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & ((((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[169]~220_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[169]~322_combout\)))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[169]~220_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[169]~322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[169]~220_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[169]~322_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~3\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~5\);

-- Location: LCCOMB_X42_Y16_N12
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[172]~279_combout\ & (((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~9\)))) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[172]~279_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[172]~217_combout\ & (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~9\)) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[172]~217_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~9\) # (GND)))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ = CARRY(((!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[172]~279_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|StageOut[172]~217_combout\)) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[172]~279_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[172]~217_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~9\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~11\);

-- Location: LCCOMB_X42_Y16_N16
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[174]~277_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[174]~215_combout\)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ & (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[174]~277_combout\ & 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[174]~215_combout\)))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~15\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[174]~277_combout\ & (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[174]~215_combout\ & 
-- !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[174]~277_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[174]~215_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~13\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~15\);

-- Location: LCCOMB_X42_Y16_N18
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~15\ & ((((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[175]~276_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[175]~214_combout\))))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~15\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[175]~276_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[175]~214_combout\) # (GND))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~17\ = CARRY((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[175]~276_combout\) # ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[175]~214_combout\) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[175]~276_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[175]~214_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~15\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~17\);

-- Location: LCCOMB_X41_Y16_N16
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[176]~275\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[176]~275_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[160]~315_combout\) # 
-- ((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[160]~315_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[176]~275_combout\);

-- Location: LCCOMB_X42_Y16_N22
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ = \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~19\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\);

-- Location: LCCOMB_X43_Y16_N26
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[191]~228\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[191]~228_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[191]~228_combout\);

-- Location: LCCOMB_X45_Y16_N20
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[190]~229\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[190]~229_combout\ = (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[190]~229_combout\);

-- Location: LCCOMB_X43_Y16_N28
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[189]~230\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[189]~230_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[189]~230_combout\);

-- Location: LCCOMB_X38_Y16_N14
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[156]~319\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[156]~319_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- (\C2|C6|Data_Internal\(10))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \C2|C6|Data_Internal\(10),
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[156]~319_combout\);

-- Location: LCCOMB_X38_Y16_N18
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[172]~279\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[172]~279_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[156]~319_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[156]~319_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[172]~279_combout\);

-- Location: LCCOMB_X44_Y16_N26
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[188]~286\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[188]~286_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[172]~279_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[172]~279_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[188]~286_combout\);

-- Location: LCCOMB_X43_Y16_N4
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[187]~232\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[187]~232_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[187]~232_combout\);

-- Location: LCCOMB_X43_Y16_N16
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[186]~288\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[186]~288_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[170]~281_combout\) # 
-- ((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[170]~281_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[186]~288_combout\);

-- Location: LCCOMB_X43_Y16_N0
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[185]~234\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[185]~234_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[185]~234_combout\);

-- Location: LCCOMB_X44_Y16_N28
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[184]~235\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[184]~235_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[184]~235_combout\);

-- Location: LCCOMB_X43_Y16_N6
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[183]~236\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[183]~236_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[183]~236_combout\);

-- Location: LCCOMB_X41_Y18_N12
\C2|C6|Data_Internal~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C6|Data_Internal~13_combout\ = (\C2|C8|Count_Internal\(4)) # (!\Reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C8|Count_Internal\(4),
	datad => \Reset~combout\,
	combout => \C2|C6|Data_Internal~13_combout\);

-- Location: LCFF_X41_Y18_N13
\C2|C6|Data_Internal[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C6|Data_Internal~13_combout\,
	ena => \C2|C6|Data_Internal[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C6|Data_Internal\(4));

-- Location: LCCOMB_X41_Y17_N20
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[150]~238\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[150]~238_combout\ = (\C2|C6|Data_Internal\(4) & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C6|Data_Internal\(4),
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[150]~238_combout\);

-- Location: LCCOMB_X41_Y17_N22
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[150]~239\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[150]~239_combout\ = (\C2|C6|Data_Internal\(4) & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C6|Data_Internal\(4),
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[150]~239_combout\);

-- Location: LCCOMB_X41_Y17_N28
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[150]~238_combout\) # (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[150]~239_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[150]~238_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[150]~239_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\);

-- Location: LCCOMB_X43_Y16_N22
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[182]~325\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[182]~325_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- (\C2|C6|Data_Internal\(4))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datab => \C2|C6|Data_Internal\(4),
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[182]~325_combout\);

-- Location: LCCOMB_X44_Y16_N0
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout\ = (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[182]~241_combout\) # (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[182]~325_combout\)))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~1\ = CARRY((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[182]~241_combout\) # (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[182]~325_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[182]~241_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[182]~325_combout\,
	datad => VCC,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~1\);

-- Location: LCCOMB_X44_Y16_N6
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[185]~289_combout\ & (((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~5\)))) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[185]~289_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[185]~234_combout\ & (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~5\)) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[185]~234_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~5\) # (GND)))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~7\ = CARRY(((!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[185]~289_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|StageOut[185]~234_combout\)) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[185]~289_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[185]~234_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~5\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~7\);

-- Location: LCCOMB_X44_Y16_N8
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~7\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[186]~233_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[186]~288_combout\)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~7\ & ((((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[186]~233_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[186]~288_combout\)))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~9\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~7\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[186]~233_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[186]~288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[186]~233_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[186]~288_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~7\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~9\);

-- Location: LCCOMB_X44_Y16_N16
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~15\ & ((((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[190]~284_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[190]~229_combout\))))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~15\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[190]~284_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[190]~229_combout\) # (GND))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~17\ = CARRY((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[190]~284_combout\) # ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[190]~229_combout\) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[190]~284_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[190]~229_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~15\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~17\);

-- Location: LCCOMB_X44_Y16_N18
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~18_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~17\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[191]~283_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[191]~228_combout\)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~17\ & (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[191]~283_combout\ & 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[191]~228_combout\)))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~19\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[191]~283_combout\ & (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[191]~228_combout\ & 
-- !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[191]~283_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[191]~228_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~17\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~18_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~19\);

-- Location: LCCOMB_X44_Y16_N30
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[192]~282\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[192]~282_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[176]~275_combout\) # 
-- ((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[176]~275_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[192]~282_combout\);

-- Location: LCCOMB_X44_Y16_N20
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~20_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~19\ & ((((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[192]~227_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[192]~282_combout\))))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~19\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[192]~227_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[192]~282_combout\) # (GND))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~21\ = CARRY((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[192]~227_combout\) # ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[192]~282_combout\) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[192]~227_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[192]~282_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~19\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~20_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~21\);

-- Location: LCCOMB_X44_Y16_N22
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ = !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~21\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\);

-- Location: LCCOMB_X45_Y16_N18
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[208]~242\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[208]~242_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~20_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~20_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[208]~242_combout\);

-- Location: LCCOMB_X45_Y16_N28
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[207]~243\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[207]~243_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~18_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~18_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[207]~243_combout\);

-- Location: LCCOMB_X45_Y16_N22
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[206]~244\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[206]~244_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[206]~244_combout\);

-- Location: LCCOMB_X45_Y16_N24
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[205]~245\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[205]~245_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~14_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~14_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[205]~245_combout\);

-- Location: LCCOMB_X45_Y16_N16
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[204]~296\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[204]~296_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[188]~286_combout\) # 
-- ((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[188]~286_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[204]~296_combout\);

-- Location: LCCOMB_X47_Y16_N16
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[203]~247\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[203]~247_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[203]~247_combout\);

-- Location: LCCOMB_X46_Y16_N28
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[202]~248\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[202]~248_combout\ = (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[202]~248_combout\);

-- Location: LCCOMB_X47_Y16_N14
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[201]~249\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[201]~249_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[201]~249_combout\);

-- Location: LCCOMB_X41_Y16_N12
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[184]~290\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[184]~290_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[168]~323_combout\) # 
-- ((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[168]~323_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[184]~290_combout\);

-- Location: LCCOMB_X45_Y17_N16
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[200]~300\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[200]~300_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[184]~290_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[184]~290_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[200]~300_combout\);

-- Location: LCCOMB_X41_Y18_N14
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[151]~222\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[151]~222_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \C2|C6|Data_Internal\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \C2|C6|Data_Internal\(5),
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[151]~222_combout\);

-- Location: LCCOMB_X40_Y18_N12
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[151]~225\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[151]~225_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[151]~225_combout\);

-- Location: LCCOMB_X41_Y18_N6
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[151]~222_combout\) # (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[151]~225_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[151]~222_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[151]~225_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\);

-- Location: LCCOMB_X42_Y16_N24
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[183]~291\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[183]~291_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[167]~324_combout\) # 
-- ((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[167]~324_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[183]~291_combout\);

-- Location: LCCOMB_X43_Y16_N2
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[199]~301\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[199]~301_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[183]~291_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[183]~291_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[199]~301_combout\);

-- Location: LCCOMB_X45_Y16_N6
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[198]~252\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[198]~252_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[198]~252_combout\);

-- Location: LCCOMB_X38_Y16_N20
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[165]~255\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[165]~255_combout\ = (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \C2|C6|Data_Internal\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \C2|C6|Data_Internal\(3),
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[165]~255_combout\);

-- Location: LCCOMB_X38_Y16_N26
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[165]~254\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[165]~254_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \C2|C6|Data_Internal\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \C2|C6|Data_Internal\(3),
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[165]~254_combout\);

-- Location: LCCOMB_X38_Y16_N28
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[165]~255_combout\) # (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[165]~254_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[165]~255_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[165]~254_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\);

-- Location: LCCOMB_X42_Y16_N30
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[181]~256\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[181]~256_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[181]~256_combout\);

-- Location: LCCOMB_X42_Y16_N28
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[181]~253\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[181]~253_combout\ = (\C2|C6|Data_Internal\(3) & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C6|Data_Internal\(3),
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[181]~253_combout\);

-- Location: LCCOMB_X42_Y16_N0
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~24_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[181]~256_combout\) # (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[181]~253_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[181]~256_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[181]~253_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~24_combout\);

-- Location: LCCOMB_X47_Y16_N8
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[197]~257\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[197]~257_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~24_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~24_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[197]~257_combout\);

-- Location: LCCOMB_X46_Y16_N4
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~2_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~1\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[198]~302_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[198]~252_combout\)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~1\ & (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[198]~302_combout\ & 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[198]~252_combout\)))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~3\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[198]~302_combout\ & (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[198]~252_combout\ & 
-- !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[198]~302_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[198]~252_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~1\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~2_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~3\);

-- Location: LCCOMB_X46_Y16_N6
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~4_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~3\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[199]~251_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[199]~301_combout\)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~3\ & ((((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[199]~251_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[199]~301_combout\)))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~5\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~3\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[199]~251_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[199]~301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[199]~251_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[199]~301_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~3\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~4_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~5\);

-- Location: LCCOMB_X46_Y16_N8
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~6_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[200]~250_combout\ & (((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~5\)))) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[200]~250_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[200]~300_combout\ & (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~5\)) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[200]~300_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~5\) # (GND)))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~7\ = CARRY(((!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[200]~250_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|StageOut[200]~300_combout\)) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[200]~250_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[200]~300_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~5\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~6_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~7\);

-- Location: LCCOMB_X46_Y16_N12
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~10_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[202]~298_combout\ & (((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~9\)))) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[202]~298_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[202]~248_combout\ & (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~9\)) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[202]~248_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~9\) # (GND)))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~11\ = CARRY(((!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[202]~298_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|StageOut[202]~248_combout\)) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[202]~298_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[202]~248_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[7]~9\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~10_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~11\);

-- Location: LCCOMB_X46_Y16_N16
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~14_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~13\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[204]~246_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[204]~296_combout\)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~13\ & (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[204]~246_combout\ & 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[204]~296_combout\)))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~15\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[204]~246_combout\ & (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[204]~296_combout\ & 
-- !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[204]~246_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[204]~296_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~13\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~14_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~15\);

-- Location: LCCOMB_X46_Y16_N18
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~15\ & ((((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[205]~295_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[205]~245_combout\))))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~15\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[205]~295_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[205]~245_combout\) # (GND))))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~17\ = CARRY((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[205]~295_combout\) # ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[205]~245_combout\) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[205]~295_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[205]~245_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~15\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~17\);

-- Location: LCCOMB_X46_Y16_N24
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~22_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~21\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[208]~292_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[208]~242_combout\)))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~21\ & (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[208]~292_combout\ & 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[208]~242_combout\)))
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~23\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[208]~292_combout\ & (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[208]~242_combout\ & 
-- !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[208]~292_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[208]~242_combout\,
	datad => VCC,
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[13]~21\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~22_combout\,
	cout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~23\);

-- Location: LCCOMB_X46_Y16_N26
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\ = \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~23\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\);

-- Location: LCCOMB_X46_Y16_N0
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[223]~304\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[223]~304_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[207]~293_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~18_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[207]~293_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~18_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[223]~304_combout\);

-- Location: LCCOMB_X45_Y16_N4
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[222]~305\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[222]~305_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[206]~294_combout\) # 
-- ((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[206]~294_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[222]~305_combout\);

-- Location: LCCOMB_X46_Y17_N28
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[221]~261\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[221]~261_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[11]~16_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[221]~261_combout\);

-- Location: LCCOMB_X46_Y17_N26
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[220]~262\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[220]~262_combout\ = (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~14_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[220]~262_combout\);

-- Location: LCCOMB_X46_Y17_N16
\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & (((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[221]~306_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[221]~261_combout\)))) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[221]~306_combout\ & 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[221]~261_combout\)))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[221]~306_combout\ & (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[221]~261_combout\ & 
-- !\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[221]~306_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[221]~261_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X46_Y17_N18
\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ & ((((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[222]~260_combout\) # 
-- (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[222]~305_combout\))))) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[222]~260_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[222]~305_combout\) # (GND))))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[222]~260_combout\) # ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[222]~305_combout\) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[222]~260_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[222]~305_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X46_Y17_N20
\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[223]~259_combout\ & (((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)))) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[223]~259_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[223]~304_combout\ & (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # 
-- (!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[223]~304_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY(((!\C2|C7|Mod2|auto_generated|divider|divider|StageOut[223]~259_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|StageOut[223]~304_combout\)) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[223]~259_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[223]~304_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X46_Y17_N0
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[224]~258\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[224]~258_combout\ = (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~22_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[224]~258_combout\);

-- Location: LCCOMB_X46_Y17_N24
\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X47_Y17_N4
\C2|C7|Div1|auto_generated|divider|divider|StageOut[53]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[53]~111_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[53]~111_combout\);

-- Location: LCCOMB_X47_Y17_N2
\C2|C7|Div1|auto_generated|divider|divider|StageOut[52]~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[52]~112_combout\ = (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[52]~112_combout\);

-- Location: LCCOMB_X47_Y17_N0
\C2|C7|Div1|auto_generated|divider|divider|StageOut[51]~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[51]~113_combout\ = (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[51]~113_combout\);

-- Location: LCCOMB_X46_Y17_N6
\C2|C7|Div1|auto_generated|divider|divider|StageOut[50]~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[50]~169_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[220]~307_combout\) # 
-- ((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[220]~307_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[10]~14_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[50]~169_combout\);

-- Location: LCCOMB_X38_Y16_N8
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[155]~320\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[155]~320_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- (\C2|C6|Data_Internal\(9))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(9),
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[155]~320_combout\);

-- Location: LCCOMB_X40_Y16_N30
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[171]~280\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[171]~280_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[155]~320_combout\) # 
-- ((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[155]~320_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[171]~280_combout\);

-- Location: LCCOMB_X43_Y16_N14
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[187]~287\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[187]~287_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[171]~280_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[171]~280_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[187]~287_combout\);

-- Location: LCCOMB_X43_Y16_N18
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[203]~297\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[203]~297_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[187]~287_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[187]~287_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[203]~297_combout\);

-- Location: LCCOMB_X47_Y16_N12
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[219]~308\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[219]~308_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[203]~297_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[203]~297_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[219]~308_combout\);

-- Location: LCCOMB_X47_Y16_N18
\C2|C7|Div1|auto_generated|divider|divider|StageOut[49]~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[49]~170_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[219]~308_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~12_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[9]~12_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[219]~308_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[49]~170_combout\);

-- Location: LCCOMB_X47_Y17_N16
\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\C2|C7|Div1|auto_generated|divider|divider|StageOut[49]~115_combout\) # (\C2|C7|Div1|auto_generated|divider|divider|StageOut[49]~170_combout\)))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\C2|C7|Div1|auto_generated|divider|divider|StageOut[49]~115_combout\) # (\C2|C7|Div1|auto_generated|divider|divider|StageOut[49]~170_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[49]~115_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[49]~170_combout\,
	datad => VCC,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X47_Y17_N18
\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\C2|C7|Div1|auto_generated|divider|divider|StageOut[50]~114_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[50]~169_combout\)))) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[50]~114_combout\ & 
-- (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[50]~169_combout\)))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\C2|C7|Div1|auto_generated|divider|divider|StageOut[50]~114_combout\ & (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[50]~169_combout\ & 
-- !\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[50]~114_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[50]~169_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X47_Y17_N20
\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\C2|C7|Div1|auto_generated|divider|divider|StageOut[51]~168_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[51]~113_combout\))))) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[51]~168_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[51]~113_combout\) # (GND))))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\C2|C7|Div1|auto_generated|divider|divider|StageOut[51]~168_combout\) # ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[51]~113_combout\) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[51]~168_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[51]~113_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X47_Y17_N22
\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|StageOut[52]~167_combout\ & (((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[52]~167_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[52]~112_combout\ & (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[52]~112_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\C2|C7|Div1|auto_generated|divider|divider|StageOut[52]~167_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|StageOut[52]~112_combout\)) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[52]~167_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[52]~112_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X47_Y17_N24
\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\C2|C7|Div1|auto_generated|divider|divider|StageOut[53]~166_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[53]~111_combout\)))) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\C2|C7|Div1|auto_generated|divider|divider|StageOut[53]~166_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[53]~111_combout\)))))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[53]~166_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[53]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[53]~166_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[53]~111_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X46_Y17_N4
\C2|C7|Div1|auto_generated|divider|divider|StageOut[54]~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[54]~165_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[224]~303_combout\) # 
-- ((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[224]~303_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[14]~22_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[54]~165_combout\);

-- Location: LCCOMB_X47_Y17_N26
\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\C2|C7|Div1|auto_generated|divider|divider|StageOut[54]~110_combout\ & (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[54]~165_combout\ & 
-- !\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[54]~110_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[54]~165_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X47_Y17_N28
\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X48_Y17_N8
\C2|C7|Div1|auto_generated|divider|divider|StageOut[62]~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[62]~116_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[62]~116_combout\);

-- Location: LCCOMB_X48_Y17_N2
\C2|C7|Div1|auto_generated|divider|divider|StageOut[61]~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[61]~117_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[61]~117_combout\);

-- Location: LCCOMB_X48_Y17_N28
\C2|C7|Div1|auto_generated|divider|divider|StageOut[60]~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[60]~118_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[60]~118_combout\);

-- Location: LCCOMB_X48_Y17_N26
\C2|C7|Div1|auto_generated|divider|divider|StageOut[59]~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[59]~119_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[59]~119_combout\);

-- Location: LCCOMB_X48_Y17_N4
\C2|C7|Div1|auto_generated|divider|divider|StageOut[58]~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[58]~120_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[58]~120_combout\);

-- Location: LCCOMB_X43_Y16_N24
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[202]~298\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[202]~298_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[186]~288_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[186]~288_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[202]~298_combout\);

-- Location: LCCOMB_X45_Y17_N20
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[218]~309\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[218]~309_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[202]~298_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[202]~298_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[218]~309_combout\);

-- Location: LCCOMB_X50_Y17_N16
\C2|C7|Div1|auto_generated|divider|divider|StageOut[48]~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[48]~176_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[218]~309_combout\) # 
-- ((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[218]~309_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~10_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[48]~176_combout\);

-- Location: LCCOMB_X50_Y17_N20
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[218]~264\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[218]~264_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~10_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[8]~10_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[218]~264_combout\);

-- Location: LCCOMB_X50_Y17_N4
\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[218]~264_combout\) # (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[218]~309_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[218]~264_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[218]~309_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X50_Y17_N18
\C2|C7|Div1|auto_generated|divider|divider|StageOut[48]~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[48]~121_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[48]~121_combout\);

-- Location: LCCOMB_X50_Y17_N14
\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|StageOut[48]~176_combout\) # (\C2|C7|Div1|auto_generated|divider|divider|StageOut[48]~121_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|StageOut[48]~176_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|StageOut[48]~121_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X50_Y17_N0
\C2|C7|Div1|auto_generated|divider|divider|StageOut[57]~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[57]~122_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[57]~122_combout\);

-- Location: LCCOMB_X48_Y17_N16
\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\C2|C7|Div1|auto_generated|divider|divider|StageOut[59]~174_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[59]~119_combout\))))) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[59]~174_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[59]~119_combout\) # (GND))))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\C2|C7|Div1|auto_generated|divider|divider|StageOut[59]~174_combout\) # ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[59]~119_combout\) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[59]~174_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[59]~119_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X48_Y17_N18
\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|StageOut[60]~173_combout\ & (((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[60]~173_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[60]~118_combout\ & (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[60]~118_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\C2|C7|Div1|auto_generated|divider|divider|StageOut[60]~173_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|StageOut[60]~118_combout\)) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[60]~173_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[60]~118_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X48_Y17_N20
\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\C2|C7|Div1|auto_generated|divider|divider|StageOut[61]~172_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[61]~117_combout\)))) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\C2|C7|Div1|auto_generated|divider|divider|StageOut[61]~172_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[61]~117_combout\)))))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[61]~172_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[61]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[61]~172_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[61]~117_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X48_Y17_N22
\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ = CARRY((!\C2|C7|Div1|auto_generated|divider|divider|StageOut[62]~171_combout\ & (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[62]~116_combout\ & 
-- !\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[62]~171_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[62]~116_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\);

-- Location: LCCOMB_X48_Y17_N24
\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\);

-- Location: LCCOMB_X49_Y17_N8
\C2|C7|Div1|auto_generated|divider|divider|StageOut[68]~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[68]~125_combout\ = (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[68]~125_combout\);

-- Location: LCCOMB_X48_Y17_N6
\C2|C7|Div1|auto_generated|divider|divider|StageOut[67]~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[67]~181_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[58]~175_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[58]~175_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[67]~181_combout\);

-- Location: LCCOMB_X50_Y17_N26
\C2|C7|Div1|auto_generated|divider|divider|StageOut[57]~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[57]~177_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[48]~176_combout\) # 
-- ((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[48]~176_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[57]~177_combout\);

-- Location: LCCOMB_X50_Y17_N24
\C2|C7|Div1|auto_generated|divider|divider|StageOut[66]~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[66]~182_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[57]~177_combout\) # 
-- ((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|StageOut[57]~177_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[66]~182_combout\);

-- Location: LCCOMB_X41_Y16_N2
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[185]~289\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[185]~289_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[169]~322_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[169]~322_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[185]~289_combout\);

-- Location: LCCOMB_X45_Y16_N14
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[201]~299\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[201]~299_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[185]~289_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[185]~289_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[201]~299_combout\);

-- Location: LCCOMB_X47_Y16_N30
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[217]~310\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[217]~310_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[201]~299_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[201]~299_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[217]~310_combout\);

-- Location: LCCOMB_X48_Y16_N12
\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[217]~265_combout\) # (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[217]~310_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[217]~265_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[217]~310_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X49_Y17_N0
\C2|C7|Div1|auto_generated|divider|divider|StageOut[65]~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[65]~184_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[56]~183_combout\) # 
-- ((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[56]~183_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[65]~184_combout\);

-- Location: LCCOMB_X49_Y17_N16
\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\C2|C7|Div1|auto_generated|divider|divider|StageOut[65]~129_combout\) # (\C2|C7|Div1|auto_generated|divider|divider|StageOut[65]~184_combout\)))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\C2|C7|Div1|auto_generated|divider|divider|StageOut[65]~129_combout\) # (\C2|C7|Div1|auto_generated|divider|divider|StageOut[65]~184_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[65]~129_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[65]~184_combout\,
	datad => VCC,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X49_Y17_N18
\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (((\C2|C7|Div1|auto_generated|divider|divider|StageOut[66]~127_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[66]~182_combout\)))) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[66]~127_combout\ & 
-- (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[66]~182_combout\)))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\C2|C7|Div1|auto_generated|divider|divider|StageOut[66]~127_combout\ & (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[66]~182_combout\ & 
-- !\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[66]~127_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[66]~182_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X49_Y17_N20
\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\C2|C7|Div1|auto_generated|divider|divider|StageOut[67]~126_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[67]~181_combout\))))) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[67]~126_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[67]~181_combout\) # (GND))))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\C2|C7|Div1|auto_generated|divider|divider|StageOut[67]~126_combout\) # ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[67]~181_combout\) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[67]~126_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[67]~181_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X49_Y17_N22
\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|StageOut[68]~180_combout\ & (((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[68]~180_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[68]~125_combout\ & (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[68]~125_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\C2|C7|Div1|auto_generated|divider|divider|StageOut[68]~180_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|StageOut[68]~125_combout\)) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[68]~180_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[68]~125_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X49_Y17_N4
\C2|C7|Div1|auto_generated|divider|divider|StageOut[70]~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[70]~123_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[70]~123_combout\);

-- Location: LCCOMB_X49_Y17_N30
\C2|C7|Div1|auto_generated|divider|divider|StageOut[69]~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[69]~124_combout\ = (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[69]~124_combout\);

-- Location: LCCOMB_X49_Y17_N24
\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & (((\C2|C7|Div1|auto_generated|divider|divider|StageOut[69]~179_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[69]~124_combout\)))) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\C2|C7|Div1|auto_generated|divider|divider|StageOut[69]~179_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[69]~124_combout\)))))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[69]~179_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[69]~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[69]~179_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[69]~124_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X49_Y17_N26
\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ = CARRY((!\C2|C7|Div1|auto_generated|divider|divider|StageOut[70]~178_combout\ & (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[70]~123_combout\ & 
-- !\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[70]~178_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[70]~123_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\);

-- Location: LCCOMB_X49_Y17_N28
\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\);

-- Location: LCCOMB_X49_Y19_N18
\C2|C7|Div1|auto_generated|divider|divider|StageOut[77]~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[77]~131_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[77]~131_combout\);

-- Location: LCCOMB_X49_Y19_N28
\C2|C7|Div1|auto_generated|divider|divider|StageOut[76]~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[76]~132_combout\ = (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[76]~132_combout\);

-- Location: LCCOMB_X50_Y17_N6
\C2|C7|Div1|auto_generated|divider|divider|StageOut[75]~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[75]~188_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[66]~182_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|StageOut[66]~182_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[75]~188_combout\);

-- Location: LCCOMB_X49_Y19_N26
\C2|C7|Div1|auto_generated|divider|divider|StageOut[74]~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[74]~134_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[74]~134_combout\);

-- Location: LCCOMB_X45_Y17_N22
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[216]~311\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[216]~311_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[200]~300_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[200]~300_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[216]~311_combout\);

-- Location: LCCOMB_X48_Y19_N20
\C2|C7|Div1|auto_generated|divider|divider|StageOut[64]~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[64]~190_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[216]~311_combout\) # 
-- ((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[216]~311_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~6_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[64]~190_combout\);

-- Location: LCCOMB_X48_Y19_N14
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[216]~266\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[216]~266_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~6_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[6]~6_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[216]~266_combout\);

-- Location: LCCOMB_X48_Y19_N24
\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[216]~311_combout\) # (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[216]~266_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[216]~311_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[216]~266_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\);

-- Location: LCCOMB_X48_Y19_N28
\C2|C7|Div1|auto_generated|divider|divider|StageOut[64]~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[64]~135_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[64]~135_combout\);

-- Location: LCCOMB_X48_Y19_N22
\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|StageOut[64]~190_combout\) # (\C2|C7|Div1|auto_generated|divider|divider|StageOut[64]~135_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|StageOut[64]~190_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|StageOut[64]~135_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\);

-- Location: LCCOMB_X48_Y19_N18
\C2|C7|Div1|auto_generated|divider|divider|StageOut[73]~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[73]~136_combout\ = (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[73]~136_combout\);

-- Location: LCCOMB_X49_Y19_N0
\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\C2|C7|Div1|auto_generated|divider|divider|StageOut[73]~191_combout\) # (\C2|C7|Div1|auto_generated|divider|divider|StageOut[73]~136_combout\)))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\C2|C7|Div1|auto_generated|divider|divider|StageOut[73]~191_combout\) # (\C2|C7|Div1|auto_generated|divider|divider|StageOut[73]~136_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[73]~191_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[73]~136_combout\,
	datad => VCC,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X49_Y19_N4
\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((((\C2|C7|Div1|auto_generated|divider|divider|StageOut[75]~133_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[75]~188_combout\))))) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[75]~133_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[75]~188_combout\) # (GND))))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\C2|C7|Div1|auto_generated|divider|divider|StageOut[75]~133_combout\) # ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[75]~188_combout\) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[75]~133_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[75]~188_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X49_Y19_N6
\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|StageOut[76]~187_combout\ & (((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[76]~187_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[76]~132_combout\ & (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[76]~132_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\C2|C7|Div1|auto_generated|divider|divider|StageOut[76]~187_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|StageOut[76]~132_combout\)) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[76]~187_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[76]~132_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X49_Y19_N8
\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & (((\C2|C7|Div1|auto_generated|divider|divider|StageOut[77]~186_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[77]~131_combout\)))) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((((\C2|C7|Div1|auto_generated|divider|divider|StageOut[77]~186_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[77]~131_combout\)))))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[77]~186_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[77]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[77]~186_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[77]~131_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X50_Y19_N4
\C2|C7|Div1|auto_generated|divider|divider|StageOut[86]~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[86]~137_combout\ = (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[86]~137_combout\);

-- Location: LCCOMB_X48_Y19_N16
\C2|C7|Div1|auto_generated|divider|divider|StageOut[78]~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[78]~130_combout\ = (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[78]~130_combout\);

-- Location: LCCOMB_X49_Y19_N10
\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ = CARRY((!\C2|C7|Div1|auto_generated|divider|divider|StageOut[78]~185_combout\ & (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[78]~130_combout\ & 
-- !\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[78]~185_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[78]~130_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\);

-- Location: LCCOMB_X49_Y19_N12
\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ = \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\);

-- Location: LCCOMB_X49_Y17_N14
\C2|C7|Div1|auto_generated|divider|divider|StageOut[76]~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[76]~187_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[67]~181_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|StageOut[67]~181_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[76]~187_combout\);

-- Location: LCCOMB_X49_Y19_N16
\C2|C7|Div1|auto_generated|divider|divider|StageOut[85]~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[85]~193_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[76]~187_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|StageOut[76]~187_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[85]~193_combout\);

-- Location: LCCOMB_X50_Y17_N28
\C2|C7|Div1|auto_generated|divider|divider|StageOut[84]~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[84]~194_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[75]~188_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[75]~188_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[84]~194_combout\);

-- Location: LCCOMB_X49_Y17_N2
\C2|C7|Div1|auto_generated|divider|divider|StageOut[74]~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[74]~189_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[65]~184_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[65]~184_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[74]~189_combout\);

-- Location: LCCOMB_X50_Y19_N28
\C2|C7|Div1|auto_generated|divider|divider|StageOut[83]~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[83]~195_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[74]~189_combout\) # 
-- ((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|StageOut[74]~189_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[83]~195_combout\);

-- Location: LCCOMB_X50_Y19_N30
\C2|C7|Div1|auto_generated|divider|divider|StageOut[82]~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[82]~141_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[82]~141_combout\);

-- Location: LCCOMB_X47_Y16_N4
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[215]~312\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[215]~312_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[199]~301_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[199]~301_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[215]~312_combout\);

-- Location: LCCOMB_X48_Y16_N20
\C2|C7|Div1|auto_generated|divider|divider|StageOut[72]~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[72]~197_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[215]~312_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~4_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[215]~312_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[5]~4_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[72]~197_combout\);

-- Location: LCCOMB_X49_Y19_N24
\C2|C7|Div1|auto_generated|divider|divider|StageOut[81]~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[81]~198_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[72]~197_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|StageOut[72]~197_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[81]~198_combout\);

-- Location: LCCOMB_X50_Y19_N6
\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\C2|C7|Div1|auto_generated|divider|divider|StageOut[81]~143_combout\) # (\C2|C7|Div1|auto_generated|divider|divider|StageOut[81]~198_combout\)))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\C2|C7|Div1|auto_generated|divider|divider|StageOut[81]~143_combout\) # (\C2|C7|Div1|auto_generated|divider|divider|StageOut[81]~198_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[81]~143_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[81]~198_combout\,
	datad => VCC,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X50_Y19_N8
\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (((\C2|C7|Div1|auto_generated|divider|divider|StageOut[82]~196_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[82]~141_combout\)))) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[82]~196_combout\ & 
-- (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[82]~141_combout\)))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY((!\C2|C7|Div1|auto_generated|divider|divider|StageOut[82]~196_combout\ & (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[82]~141_combout\ & 
-- !\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[82]~196_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[82]~141_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X50_Y19_N10
\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((((\C2|C7|Div1|auto_generated|divider|divider|StageOut[83]~140_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[83]~195_combout\))))) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[83]~140_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[83]~195_combout\) # (GND))))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((\C2|C7|Div1|auto_generated|divider|divider|StageOut[83]~140_combout\) # ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[83]~195_combout\) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[83]~140_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[83]~195_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X50_Y19_N16
\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ = CARRY((!\C2|C7|Div1|auto_generated|divider|divider|StageOut[86]~192_combout\ & (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[86]~137_combout\ & 
-- !\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[86]~192_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[86]~137_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\);

-- Location: LCCOMB_X50_Y19_N18
\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ = \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\);

-- Location: LCCOMB_X45_Y19_N6
\C3|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|Mux4~0_combout\ = (\C3|C1|Count_Internal\(2)) # ((\C3|C1|Count_Internal\(1) & (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[213]~347_combout\)) # (!\C3|C1|Count_Internal\(1) & 
-- ((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[213]~347_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \C3|C1|Count_Internal\(2),
	datad => \C3|C1|Count_Internal\(1),
	combout => \C3|Mux4~0_combout\);

-- Location: LCCOMB_X45_Y19_N20
\C3|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|Mux4~1_combout\ = (\C3|C1|Count_Internal\(0) & (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (\C3|Mux0~0_combout\))) # (!\C3|C1|Count_Internal\(0) & ((\C3|Mux4~0_combout\) # 
-- ((!\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \C3|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C3|C1|Count_Internal\(0),
	datab => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \C3|Mux0~0_combout\,
	datad => \C3|Mux4~0_combout\,
	combout => \C3|Mux4~1_combout\);

-- Location: LCCOMB_X45_Y19_N14
\C3|TxData_In[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|TxData_In\(3) = (GLOBAL(\C3|TxData_In[0]~0clkctrl_outclk\) & ((\C3|Mux4~1_combout\))) # (!GLOBAL(\C3|TxData_In[0]~0clkctrl_outclk\) & (\C3|TxData_In\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C3|TxData_In\(3),
	datac => \C3|Mux4~1_combout\,
	datad => \C3|TxData_In[0]~0clkctrl_outclk\,
	combout => \C3|TxData_In\(3));

-- Location: LCCOMB_X46_Y19_N12
\C3|Data_Out[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|Data_Out\(3) = (GLOBAL(\C3|Data_Out~2clkctrl_outclk\) & (\C3|Data_Out\(3))) # (!GLOBAL(\C3|Data_Out~2clkctrl_outclk\) & ((\C3|TxData_In\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C3|Data_Out\(3),
	datac => \C3|Data_Out~2clkctrl_outclk\,
	datad => \C3|TxData_In\(3),
	combout => \C3|Data_Out\(3));

-- Location: LCCOMB_X46_Y19_N8
\C1|C3|Data_Internal~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C3|Data_Internal~6_combout\ = (\Reset~combout\ & ((\C1|C3|process_0~0_combout\ & ((!\C3|Data_Out\(3)))) # (!\C1|C3|process_0~0_combout\ & (\C1|C3|Data_Internal\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~combout\,
	datab => \C1|C3|Data_Internal\(5),
	datac => \C1|C3|process_0~0_combout\,
	datad => \C3|Data_Out\(3),
	combout => \C1|C3|Data_Internal~6_combout\);

-- Location: LCFF_X46_Y19_N9
\C1|C3|Data_Internal[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C3|Data_Internal~6_combout\,
	ena => \C1|C3|Data_Internal[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C3|Data_Internal\(4));

-- Location: LCCOMB_X45_Y20_N26
\C2|C7|Div0|auto_generated|divider|divider|StageOut[58]~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[58]~182_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[52]~179_combout\) # 
-- ((!\C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|StageOut[52]~179_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[58]~182_combout\);

-- Location: LCCOMB_X44_Y20_N26
\C2|C7|Div0|auto_generated|divider|divider|StageOut[57]~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[57]~183_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[51]~135_combout\) # 
-- ((\C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[51]~135_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[57]~183_combout\);

-- Location: LCCOMB_X45_Y20_N30
\C2|C7|Div0|auto_generated|divider|divider|StageOut[56]~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[56]~140_combout\ = (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[56]~140_combout\);

-- Location: LCCOMB_X43_Y20_N14
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[213]~408\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[213]~408_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & 
-- (\C2|C6|Data_Internal\(3))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \C2|C6|Data_Internal\(3),
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[213]~408_combout\);

-- Location: LCCOMB_X44_Y20_N16
\C2|C7|Div0|auto_generated|divider|divider|StageOut[55]~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[55]~184_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[213]~408_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[213]~408_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[55]~184_combout\);

-- Location: LCCOMB_X45_Y20_N18
\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\C2|C7|Div0|auto_generated|divider|divider|StageOut[56]~139_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[56]~140_combout\)))) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[56]~139_combout\ & 
-- (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[56]~140_combout\)))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|StageOut[56]~139_combout\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[56]~140_combout\ & 
-- !\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[56]~139_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[56]~140_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X45_Y20_N20
\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\C2|C7|Div0|auto_generated|divider|divider|StageOut[57]~138_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[57]~183_combout\)))) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\C2|C7|Div0|auto_generated|divider|divider|StageOut[57]~138_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[57]~183_combout\)))))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[57]~138_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[57]~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[57]~138_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[57]~183_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X45_Y20_N22
\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|StageOut[58]~137_combout\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[58]~182_combout\ & 
-- !\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[58]~137_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[58]~182_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X45_Y20_N24
\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X50_Y19_N2
\C2|C7|Div1|auto_generated|divider|divider|StageOut[94]~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[94]~199_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[85]~193_combout\) # 
-- ((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[85]~193_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[94]~199_combout\);

-- Location: LCCOMB_X50_Y19_N0
\C2|C7|Div1|auto_generated|divider|divider|StageOut[93]~200\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[93]~200_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[84]~194_combout\) # 
-- ((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|StageOut[84]~194_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[93]~200_combout\);

-- Location: LCCOMB_X50_Y20_N22
\C2|C7|Div1|auto_generated|divider|divider|StageOut[92]~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[92]~146_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[92]~146_combout\);

-- Location: LCCOMB_X50_Y20_N0
\C2|C7|Div1|auto_generated|divider|divider|StageOut[91]~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[91]~147_combout\ = (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[91]~147_combout\);

-- Location: LCCOMB_X51_Y20_N0
\C2|C7|Div1|auto_generated|divider|divider|StageOut[90]~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[90]~148_combout\ = (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[90]~148_combout\);

-- Location: LCCOMB_X50_Y18_N14
\C2|C7|Div1|auto_generated|divider|divider|StageOut[80]~204\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[80]~204_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[214]~313_combout\) # 
-- ((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[214]~313_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~2_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[80]~204_combout\);

-- Location: LCCOMB_X50_Y18_N28
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[214]~268\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[214]~268_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~2_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[4]~2_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[214]~268_combout\);

-- Location: LCCOMB_X50_Y18_N24
\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[214]~313_combout\) # (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[214]~268_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[214]~313_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[214]~268_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\);

-- Location: LCCOMB_X50_Y18_N10
\C2|C7|Div1|auto_generated|divider|divider|StageOut[80]~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[80]~149_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[80]~149_combout\);

-- Location: LCCOMB_X50_Y18_N2
\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|StageOut[80]~204_combout\) # (\C2|C7|Div1|auto_generated|divider|divider|StageOut[80]~149_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|StageOut[80]~204_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|StageOut[80]~149_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\);

-- Location: LCCOMB_X50_Y18_N12
\C2|C7|Div1|auto_generated|divider|divider|StageOut[89]~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[89]~150_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[89]~150_combout\);

-- Location: LCCOMB_X50_Y20_N6
\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((((\C2|C7|Div1|auto_generated|divider|divider|StageOut[91]~202_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[91]~147_combout\))))) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[91]~202_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[91]~147_combout\) # (GND))))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ = CARRY((\C2|C7|Div1|auto_generated|divider|divider|StageOut[91]~202_combout\) # ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[91]~147_combout\) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[91]~202_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[91]~147_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\);

-- Location: LCCOMB_X50_Y20_N8
\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|StageOut[92]~201_combout\ & (((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)))) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[92]~201_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[92]~146_combout\ & (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[92]~146_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\) # (GND)))))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ = CARRY(((!\C2|C7|Div1|auto_generated|divider|divider|StageOut[92]~201_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|StageOut[92]~146_combout\)) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[92]~201_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[92]~146_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\);

-- Location: LCCOMB_X50_Y20_N12
\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\ = CARRY((!\C2|C7|Div1|auto_generated|divider|divider|StageOut[94]~144_combout\ & (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[94]~199_combout\ & 
-- !\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[94]~144_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[94]~199_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\);

-- Location: LCCOMB_X50_Y20_N14
\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ = \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\);

-- Location: LCCOMB_X45_Y19_N22
\C3|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|Mux3~0_combout\ = (\C3|C1|Count_Internal\(2)) # ((\C3|C1|Count_Internal\(1) & (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[212]~346_combout\)) # (!\C3|C1|Count_Internal\(1) & 
-- ((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[212]~346_combout\,
	datab => \C3|C1|Count_Internal\(2),
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \C3|C1|Count_Internal\(1),
	combout => \C3|Mux3~0_combout\);

-- Location: LCCOMB_X45_Y19_N24
\C3|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|Mux3~1_combout\ = (\C3|C1|Count_Internal\(0) & (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (\C3|Mux0~0_combout\))) # (!\C3|C1|Count_Internal\(0) & ((\C3|Mux3~0_combout\) # 
-- ((!\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \C3|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C3|C1|Count_Internal\(0),
	datab => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \C3|Mux0~0_combout\,
	datad => \C3|Mux3~0_combout\,
	combout => \C3|Mux3~1_combout\);

-- Location: LCCOMB_X45_Y19_N0
\C3|TxData_In[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|TxData_In\(2) = (GLOBAL(\C3|TxData_In[0]~0clkctrl_outclk\) & ((\C3|Mux3~1_combout\))) # (!GLOBAL(\C3|TxData_In[0]~0clkctrl_outclk\) & (\C3|TxData_In\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C3|TxData_In\(2),
	datac => \C3|Mux3~1_combout\,
	datad => \C3|TxData_In[0]~0clkctrl_outclk\,
	combout => \C3|TxData_In\(2));

-- Location: LCCOMB_X45_Y19_N10
\C3|Data_Out[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|Data_Out\(2) = (GLOBAL(\C3|Data_Out~2clkctrl_outclk\) & (\C3|Data_Out\(2))) # (!GLOBAL(\C3|Data_Out~2clkctrl_outclk\) & ((\C3|TxData_In\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C3|Data_Out\(2),
	datac => \C3|Data_Out~2clkctrl_outclk\,
	datad => \C3|TxData_In\(2),
	combout => \C3|Data_Out\(2));

-- Location: LCCOMB_X45_Y19_N4
\C1|C3|Data_Internal~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C3|Data_Internal~5_combout\ = (\Reset~combout\ & ((\C1|C3|process_0~0_combout\ & ((!\C3|Data_Out\(2)))) # (!\C1|C3|process_0~0_combout\ & (\C1|C3|Data_Internal\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~combout\,
	datab => \C1|C3|Data_Internal\(4),
	datac => \C1|C3|process_0~0_combout\,
	datad => \C3|Data_Out\(2),
	combout => \C1|C3|Data_Internal~5_combout\);

-- Location: LCFF_X45_Y19_N5
\C1|C3|Data_Internal[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C3|Data_Internal~5_combout\,
	ena => \C1|C3|Data_Internal[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C3|Data_Internal\(3));

-- Location: LCCOMB_X46_Y20_N28
\C2|C7|Div0|auto_generated|divider|divider|StageOut[63]~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[63]~141_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[63]~141_combout\);

-- Location: LCCOMB_X46_Y21_N28
\C2|C7|Div0|auto_generated|divider|divider|StageOut[50]~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[50]~181_combout\ = (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[214]~390_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[214]~390_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[50]~181_combout\);

-- Location: LCCOMB_X46_Y21_N16
\C2|C7|Div0|auto_generated|divider|divider|StageOut[56]~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[56]~139_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[50]~180_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[50]~181_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[50]~180_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[50]~181_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[56]~139_combout\);

-- Location: LCCOMB_X46_Y20_N0
\C2|C7|Div0|auto_generated|divider|divider|StageOut[62]~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[62]~187_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[56]~139_combout\) # 
-- ((!\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|StageOut[56]~139_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[62]~187_combout\);

-- Location: LCCOMB_X44_Y20_N10
\C2|C7|Div0|auto_generated|divider|divider|StageOut[55]~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[55]~185_combout\ = (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|StageOut[213]~408_combout\) # 
-- ((!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[213]~408_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[55]~185_combout\);

-- Location: LCCOMB_X45_Y20_N28
\C2|C7|Div0|auto_generated|divider|divider|StageOut[61]~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[61]~143_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[55]~184_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[55]~185_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[55]~184_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|StageOut[55]~185_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[61]~143_combout\);

-- Location: LCCOMB_X46_Y20_N22
\C2|C7|Div0|auto_generated|divider|divider|StageOut[60]~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[60]~192_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & 
-- (\C2|C6|Data_Internal\(2))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(2),
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[60]~192_combout\);

-- Location: LCCOMB_X46_Y20_N14
\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\C2|C7|Div0|auto_generated|divider|divider|StageOut[61]~144_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[61]~143_combout\)))) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[61]~144_combout\ & 
-- (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[61]~143_combout\)))
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|StageOut[61]~144_combout\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[61]~143_combout\ & 
-- !\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[61]~144_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[61]~143_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X46_Y20_N18
\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|StageOut[63]~186_combout\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[63]~141_combout\ & 
-- !\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[63]~186_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[63]~141_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X46_Y20_N20
\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\);

-- Location: LCCOMB_X45_Y19_N18
\C3|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|Mux2~0_combout\ = (\C3|C1|Count_Internal\(0) & (((\C3|C1|Count_Internal\(1)) # (\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)))) # (!\C3|C1|Count_Internal\(0) & 
-- (\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & (!\C3|C1|Count_Internal\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datab => \C3|C1|Count_Internal\(0),
	datac => \C3|C1|Count_Internal\(1),
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \C3|Mux2~0_combout\);

-- Location: LCCOMB_X45_Y19_N16
\C3|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|Mux2~1_combout\ = (!\C3|C1|Count_Internal\(2) & ((\C3|C1|Count_Internal\(1) & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[211]~345_combout\) # (\C3|Mux2~0_combout\))) # (!\C3|C1|Count_Internal\(1) & ((!\C3|Mux2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[211]~345_combout\,
	datab => \C3|C1|Count_Internal\(1),
	datac => \C3|C1|Count_Internal\(2),
	datad => \C3|Mux2~0_combout\,
	combout => \C3|Mux2~1_combout\);

-- Location: LCCOMB_X45_Y19_N12
\C3|TxData_In[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|TxData_In\(1) = (GLOBAL(\C3|TxData_In[0]~0clkctrl_outclk\) & ((\C3|Mux2~1_combout\))) # (!GLOBAL(\C3|TxData_In[0]~0clkctrl_outclk\) & (\C3|TxData_In\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C3|TxData_In\(1),
	datac => \C3|Mux2~1_combout\,
	datad => \C3|TxData_In[0]~0clkctrl_outclk\,
	combout => \C3|TxData_In\(1));

-- Location: LCCOMB_X45_Y19_N26
\C3|Data_Out[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|Data_Out\(1) = (GLOBAL(\C3|Data_Out~2clkctrl_outclk\) & (\C3|Data_Out\(1))) # (!GLOBAL(\C3|Data_Out~2clkctrl_outclk\) & ((\C3|TxData_In\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C3|Data_Out\(1),
	datac => \C3|Data_Out~2clkctrl_outclk\,
	datad => \C3|TxData_In\(1),
	combout => \C3|Data_Out\(1));

-- Location: LCCOMB_X45_Y19_N2
\C1|C3|Data_Internal~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C3|Data_Internal~4_combout\ = (\Reset~combout\ & ((\C1|C3|process_0~0_combout\ & ((!\C3|Data_Out\(1)))) # (!\C1|C3|process_0~0_combout\ & (\C1|C3|Data_Internal\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~combout\,
	datab => \C1|C3|Data_Internal\(3),
	datac => \C1|C3|process_0~0_combout\,
	datad => \C3|Data_Out\(1),
	combout => \C1|C3|Data_Internal~4_combout\);

-- Location: LCFF_X45_Y19_N3
\C1|C3|Data_Internal[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C3|Data_Internal~4_combout\,
	ena => \C1|C3|Data_Internal[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C3|Data_Internal\(2));

-- Location: LCCOMB_X50_Y20_N30
\C2|C7|Div1|auto_generated|divider|divider|StageOut[101]~207\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[101]~207_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[92]~201_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[92]~201_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[101]~207_combout\);

-- Location: LCCOMB_X49_Y20_N28
\C2|C7|Div1|auto_generated|divider|divider|StageOut[110]~213\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[110]~213_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[101]~207_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|StageOut[101]~207_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[110]~213_combout\);

-- Location: LCCOMB_X49_Y20_N22
\C2|C7|Div1|auto_generated|divider|divider|StageOut[100]~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[100]~153_combout\ = (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[100]~153_combout\);

-- Location: LCCOMB_X50_Y20_N18
\C2|C7|Div1|auto_generated|divider|divider|StageOut[99]~209\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[99]~209_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[90]~203_combout\) # 
-- ((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[90]~203_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[99]~209_combout\);

-- Location: LCCOMB_X50_Y18_N6
\C2|C7|Div1|auto_generated|divider|divider|StageOut[98]~210\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[98]~210_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[89]~205_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[89]~205_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[98]~210_combout\);

-- Location: LCCOMB_X47_Y16_N24
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[213]~314\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[213]~314_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[197]~326_combout\) # 
-- ((!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[197]~326_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~24_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[213]~314_combout\);

-- Location: LCCOMB_X47_Y16_N10
\C2|C7|Div1|auto_generated|divider|divider|StageOut[88]~211\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[88]~211_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[213]~314_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~0_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~0_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[213]~314_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[88]~211_combout\);

-- Location: LCCOMB_X48_Y20_N28
\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|StageOut[88]~156_combout\) # (\C2|C7|Div1|auto_generated|divider|divider|StageOut[88]~211_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[88]~156_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|StageOut[88]~211_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\);

-- Location: LCCOMB_X49_Y20_N30
\C2|C7|Div1|auto_generated|divider|divider|StageOut[97]~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[97]~157_combout\ = (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[97]~157_combout\);

-- Location: LCCOMB_X49_Y20_N6
\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ & (((\C2|C7|Div1|auto_generated|divider|divider|StageOut[98]~155_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[98]~210_combout\)))) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ & (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[98]~155_combout\ & 
-- (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[98]~210_combout\)))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ = CARRY((!\C2|C7|Div1|auto_generated|divider|divider|StageOut[98]~155_combout\ & (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[98]~210_combout\ & 
-- !\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[98]~155_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[98]~210_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\);

-- Location: LCCOMB_X49_Y20_N10
\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|StageOut[100]~208_combout\ & (((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\)))) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[100]~208_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[100]~153_combout\ & (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\)) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[100]~153_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\) # (GND)))))
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ = CARRY(((!\C2|C7|Div1|auto_generated|divider|divider|StageOut[100]~208_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|StageOut[100]~153_combout\)) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[100]~208_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[100]~153_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\);

-- Location: LCCOMB_X50_Y20_N28
\C2|C7|Div1|auto_generated|divider|divider|StageOut[102]~206\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[102]~206_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[93]~200_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|StageOut[93]~200_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[102]~206_combout\);

-- Location: LCCOMB_X49_Y20_N14
\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\ = CARRY((!\C2|C7|Div1|auto_generated|divider|divider|StageOut[102]~151_combout\ & (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[102]~206_combout\ & 
-- !\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[102]~151_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[102]~206_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\);

-- Location: LCCOMB_X49_Y20_N16
\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ = \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\);

-- Location: LCCOMB_X48_Y20_N18
\C2|C7|Div1|auto_generated|divider|divider|StageOut[109]~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[109]~159_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[109]~159_combout\);

-- Location: LCCOMB_X49_Y20_N0
\C2|C7|Div1|auto_generated|divider|divider|StageOut[108]~215\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[108]~215_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[99]~209_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|StageOut[99]~209_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[108]~215_combout\);

-- Location: LCCOMB_X48_Y20_N26
\C2|C7|Div1|auto_generated|divider|divider|StageOut[107]~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[107]~161_combout\ = (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[107]~161_combout\);

-- Location: LCCOMB_X48_Y20_N0
\C2|C7|Div1|auto_generated|divider|divider|StageOut[97]~212\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[97]~212_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[88]~211_combout\) # 
-- ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~16_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~16_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[88]~211_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[97]~212_combout\);

-- Location: LCCOMB_X48_Y20_N30
\C2|C7|Div1|auto_generated|divider|divider|StageOut[106]~217\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[106]~217_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[97]~212_combout\) # 
-- ((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|StageOut[97]~212_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[106]~217_combout\);

-- Location: LCCOMB_X44_Y19_N2
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[180]~271\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[180]~271_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \C2|C6|Data_Internal\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \C2|C6|Data_Internal\(2),
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[180]~271_combout\);

-- Location: LCCOMB_X44_Y19_N0
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[180]~272\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[180]~272_combout\ = (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \C2|C6|Data_Internal\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \C2|C6|Data_Internal\(2),
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[180]~272_combout\);

-- Location: LCCOMB_X44_Y19_N12
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[180]~271_combout\) # (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[180]~272_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[180]~271_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[180]~272_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\);

-- Location: LCCOMB_X47_Y19_N16
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[212]~327\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[212]~327_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & 
-- (\C2|C6|Data_Internal\(2))) # (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datab => \C2|C6|Data_Internal\(2),
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[212]~327_combout\);

-- Location: LCCOMB_X48_Y19_N0
\C2|C7|Div1|auto_generated|divider|divider|StageOut[96]~218\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[96]~218_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\C2|C7|Mod2|auto_generated|divider|divider|StageOut[212]~327_combout\) # 
-- ((\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~26_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~26_combout\,
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[212]~327_combout\,
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[96]~218_combout\);

-- Location: LCCOMB_X47_Y19_N22
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[196]~270\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[196]~270_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \C2|C6|Data_Internal\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \C2|C6|Data_Internal\(2),
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[196]~270_combout\);

-- Location: LCCOMB_X47_Y19_N12
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[196]~273\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[196]~273_combout\ = (!\C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[196]~273_combout\);

-- Location: LCCOMB_X47_Y19_N28
\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~26_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[196]~270_combout\) # (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[196]~273_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[196]~270_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[196]~273_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~26_combout\);

-- Location: LCCOMB_X48_Y19_N8
\C2|C7|Mod2|auto_generated|divider|divider|StageOut[212]~274\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod2|auto_generated|divider|divider|StageOut[212]~274_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~26_combout\ & !\C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~26_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|add_sub_14_result_int[15]~24_combout\,
	combout => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[212]~274_combout\);

-- Location: LCCOMB_X48_Y19_N4
\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~16_combout\ = (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[212]~274_combout\) # (\C2|C7|Mod2|auto_generated|divider|divider|StageOut[212]~327_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[212]~274_combout\,
	datad => \C2|C7|Mod2|auto_generated|divider|divider|StageOut[212]~327_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~16_combout\);

-- Location: LCCOMB_X48_Y19_N6
\C2|C7|Div1|auto_generated|divider|divider|StageOut[96]~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[96]~163_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~16_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~16_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[96]~163_combout\);

-- Location: LCCOMB_X48_Y19_N2
\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|StageOut[96]~218_combout\) # (\C2|C7|Div1|auto_generated|divider|divider|StageOut[96]~163_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[96]~218_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|StageOut[96]~163_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout\);

-- Location: LCCOMB_X48_Y20_N22
\C2|C7|Div1|auto_generated|divider|divider|StageOut[105]~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|StageOut[105]~164_combout\ = (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|StageOut[105]~164_combout\);

-- Location: LCCOMB_X48_Y20_N2
\C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~1_cout\ = CARRY((\C2|C7|Div1|auto_generated|divider|divider|StageOut[105]~219_combout\) # (\C2|C7|Div1|auto_generated|divider|divider|StageOut[105]~164_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[105]~219_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[105]~164_combout\,
	datad => VCC,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~1_cout\);

-- Location: LCCOMB_X48_Y20_N4
\C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~3_cout\ = CARRY((!\C2|C7|Div1|auto_generated|divider|divider|StageOut[106]~162_combout\ & (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[106]~217_combout\ & 
-- !\C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[106]~162_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[106]~217_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~1_cout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~3_cout\);

-- Location: LCCOMB_X48_Y20_N6
\C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~5_cout\ = CARRY((\C2|C7|Div1|auto_generated|divider|divider|StageOut[107]~216_combout\) # ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[107]~161_combout\) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[107]~216_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[107]~161_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~3_cout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~5_cout\);

-- Location: LCCOMB_X48_Y20_N8
\C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~7_cout\ = CARRY(((!\C2|C7|Div1|auto_generated|divider|divider|StageOut[108]~160_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|StageOut[108]~215_combout\)) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[108]~160_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[108]~215_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~5_cout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~7_cout\);

-- Location: LCCOMB_X48_Y20_N10
\C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~9_cout\ = CARRY((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~7_cout\ & ((\C2|C7|Div1|auto_generated|divider|divider|StageOut[109]~214_combout\) # 
-- (\C2|C7|Div1|auto_generated|divider|divider|StageOut[109]~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[109]~214_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[109]~159_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~7_cout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~9_cout\);

-- Location: LCCOMB_X48_Y20_N12
\C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\ = CARRY((!\C2|C7|Div1|auto_generated|divider|divider|StageOut[110]~158_combout\ & (!\C2|C7|Div1|auto_generated|divider|divider|StageOut[110]~213_combout\ & 
-- !\C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|StageOut[110]~158_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|StageOut[110]~213_combout\,
	datad => VCC,
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~9_cout\,
	cout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\);

-- Location: LCCOMB_X48_Y20_N14
\C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ = \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\,
	combout => \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\);

-- Location: LCCOMB_X47_Y20_N14
\C3|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|Mux0~2_combout\ = (\C3|C1|Count_Internal\(2)) # ((\C3|C1|Count_Internal\(1)) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C3|C1|Count_Internal\(2),
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \C3|C1|Count_Internal\(1),
	combout => \C3|Mux0~2_combout\);

-- Location: LCCOMB_X44_Y18_N4
\C2|C6|Data_Internal~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C6|Data_Internal~0_combout\ = (\C2|C8|Count_Internal\(0)) # (!\Reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Reset~combout\,
	datac => \C2|C8|Count_Internal\(0),
	combout => \C2|C6|Data_Internal~0_combout\);

-- Location: LCFF_X44_Y18_N5
\C2|C6|Data_Internal[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C6|Data_Internal~0_combout\,
	ena => \C2|C6|Data_Internal[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C6|Data_Internal\(0));

-- Location: LCCOMB_X34_Y19_N0
\C3|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|Mux0~1_combout\ = (\C3|C1|Count_Internal\(2) & (((!\C3|C1|Count_Internal\(0))))) # (!\C3|C1|Count_Internal\(2) & ((\C3|C1|Count_Internal\(0) & ((\C3|C1|Count_Internal\(1)))) # (!\C3|C1|Count_Internal\(0) & ((\C2|C6|Data_Internal\(0)) # 
-- (!\C3|C1|Count_Internal\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C3|C1|Count_Internal\(2),
	datab => \C2|C6|Data_Internal\(0),
	datac => \C3|C1|Count_Internal\(0),
	datad => \C3|C1|Count_Internal\(1),
	combout => \C3|Mux0~1_combout\);

-- Location: LCCOMB_X47_Y20_N30
\C2|C7|Div0|auto_generated|divider|divider|StageOut[68]~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[68]~188_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[62]~187_combout\) # 
-- ((\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[62]~187_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[68]~188_combout\);

-- Location: LCCOMB_X47_Y20_N2
\C2|C7|Div0|auto_generated|divider|divider|StageOut[67]~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[67]~146_combout\ = (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[67]~146_combout\);

-- Location: LCCOMB_X46_Y20_N24
\C2|C7|Div0|auto_generated|divider|divider|StageOut[60]~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[60]~193_combout\ = (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & 
-- (\C2|C6|Data_Internal\(2))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(2),
	datab => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datac => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~0_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[60]~193_combout\);

-- Location: LCCOMB_X47_Y20_N8
\C2|C7|Div0|auto_generated|divider|divider|StageOut[66]~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[66]~147_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[60]~193_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[60]~192_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[60]~193_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|StageOut[60]~192_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[66]~147_combout\);

-- Location: LCCOMB_X46_Y18_N16
\C2|C6|Data_Internal~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C6|Data_Internal~2_combout\ = (\C2|C8|Count_Internal\(1)) # (!\Reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C8|Count_Internal\(1),
	datad => \Reset~combout\,
	combout => \C2|C6|Data_Internal~2_combout\);

-- Location: LCFF_X46_Y18_N17
\C2|C6|Data_Internal[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C6|Data_Internal~2_combout\,
	ena => \C2|C6|Data_Internal[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C6|Data_Internal\(1));

-- Location: LCCOMB_X42_Y18_N16
\C2|C7|Mod1|auto_generated|divider|divider|StageOut[195]~333\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|StageOut[195]~333_combout\ = (\C2|C6|Data_Internal\(1) & \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C6|Data_Internal\(1),
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[195]~333_combout\);

-- Location: LCCOMB_X43_Y18_N16
\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~28_combout\ = (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[195]~334_combout\) # (\C2|C7|Mod1|auto_generated|divider|divider|StageOut[195]~333_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[195]~334_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|StageOut[195]~333_combout\,
	combout => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~28_combout\);

-- Location: LCCOMB_X47_Y20_N4
\C2|C7|Div0|auto_generated|divider|divider|StageOut[65]~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|StageOut[65]~191_combout\ = (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & 
-- (\C2|C6|Data_Internal\(1))) # (!\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\ & ((\C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[15]~26_combout\,
	datab => \C2|C6|Data_Internal\(1),
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \C2|C7|Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~28_combout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|StageOut[65]~191_combout\);

-- Location: LCCOMB_X47_Y20_N18
\C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1_cout\ = CARRY((\C2|C7|Div0|auto_generated|divider|divider|StageOut[65]~190_combout\) # (\C2|C7|Div0|auto_generated|divider|divider|StageOut[65]~191_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[65]~190_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[65]~191_combout\,
	datad => VCC,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1_cout\);

-- Location: LCCOMB_X47_Y20_N20
\C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3_cout\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|StageOut[66]~148_combout\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[66]~147_combout\ & 
-- !\C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[66]~148_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[66]~147_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1_cout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3_cout\);

-- Location: LCCOMB_X47_Y20_N22
\C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5_cout\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3_cout\ & ((\C2|C7|Div0|auto_generated|divider|divider|StageOut[67]~189_combout\) # 
-- (\C2|C7|Div0|auto_generated|divider|divider|StageOut[67]~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[67]~189_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[67]~146_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3_cout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5_cout\);

-- Location: LCCOMB_X47_Y20_N24
\C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ = CARRY((!\C2|C7|Div0|auto_generated|divider|divider|StageOut[68]~145_combout\ & (!\C2|C7|Div0|auto_generated|divider|divider|StageOut[68]~188_combout\ & 
-- !\C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|StageOut[68]~145_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|StageOut[68]~188_combout\,
	datad => VCC,
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5_cout\,
	cout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\);

-- Location: LCCOMB_X47_Y20_N26
\C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ = \C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\,
	combout => \C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\);

-- Location: LCCOMB_X47_Y20_N28
\C3|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|Mux0~3_combout\ = (\C3|Mux0~0_combout\ & (((\C3|Mux0~2_combout\ & \C3|Mux0~1_combout\)) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\))) # (!\C3|Mux0~0_combout\ & (\C3|Mux0~2_combout\ & (\C3|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C3|Mux0~0_combout\,
	datab => \C3|Mux0~2_combout\,
	datac => \C3|Mux0~1_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	combout => \C3|Mux0~3_combout\);

-- Location: LCCOMB_X47_Y20_N6
\C3|TxData_In[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|TxData_In\(0) = (GLOBAL(\C3|TxData_In[0]~0clkctrl_outclk\) & ((\C3|Mux0~3_combout\))) # (!GLOBAL(\C3|TxData_In[0]~0clkctrl_outclk\) & (\C3|TxData_In\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C3|TxData_In\(0),
	datac => \C3|TxData_In[0]~0clkctrl_outclk\,
	datad => \C3|Mux0~3_combout\,
	combout => \C3|TxData_In\(0));

-- Location: LCCOMB_X45_Y19_N28
\C3|Data_Out[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \C3|Data_Out\(0) = (GLOBAL(\C3|Data_Out~2clkctrl_outclk\) & (\C3|Data_Out\(0))) # (!GLOBAL(\C3|Data_Out~2clkctrl_outclk\) & ((\C3|TxData_In\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C3|Data_Out\(0),
	datac => \C3|Data_Out~2clkctrl_outclk\,
	datad => \C3|TxData_In\(0),
	combout => \C3|Data_Out\(0));

-- Location: LCCOMB_X45_Y19_N8
\C1|C3|Data_Internal~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C3|Data_Internal~2_combout\ = (\Reset~combout\ & ((\C1|C3|process_0~0_combout\ & ((!\C3|Data_Out\(0)))) # (!\C1|C3|process_0~0_combout\ & (\C1|C3|Data_Internal\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~combout\,
	datab => \C1|C3|Data_Internal\(2),
	datac => \C1|C3|process_0~0_combout\,
	datad => \C3|Data_Out\(0),
	combout => \C1|C3|Data_Internal~2_combout\);

-- Location: LCFF_X45_Y19_N9
\C1|C3|Data_Internal[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C3|Data_Internal~2_combout\,
	ena => \C1|C3|Data_Internal[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C3|Data_Internal\(1));

-- Location: LCCOMB_X47_Y19_N2
\C1|C3|Data_Internal~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C3|Data_Internal~0_combout\ = ((!\C1|C2|WriteData~regout\ & (!\C1|C3|Data_Internal\(1) & \C1|C0|Tick~regout\))) # (!\Reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C1|C2|WriteData~regout\,
	datab => \Reset~combout\,
	datac => \C1|C3|Data_Internal\(1),
	datad => \C1|C0|Tick~regout\,
	combout => \C1|C3|Data_Internal~0_combout\);

-- Location: LCCOMB_X47_Y19_N8
\C1|C3|Data_Internal~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \C1|C3|Data_Internal~1_combout\ = (!\C1|C3|Data_Internal~0_combout\ & ((\C1|C0|Tick~regout\) # (\C1|C3|Data_Internal\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C1|C0|Tick~regout\,
	datac => \C1|C3|Data_Internal\(0),
	datad => \C1|C3|Data_Internal~0_combout\,
	combout => \C1|C3|Data_Internal~1_combout\);

-- Location: LCFF_X47_Y19_N9
\C1|C3|Data_Internal[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C1|C3|Data_Internal~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C1|C3|Data_Internal\(0));

-- Location: LCCOMB_X34_Y20_N4
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \C2|C6|Data_Internal\(12) $ (VCC)
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\C2|C6|Data_Internal\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(12),
	datad => VCC,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X34_Y20_N6
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\C2|C6|Data_Internal\(13) & (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\C2|C6|Data_Internal\(13) & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\C2|C6|Data_Internal\(13) & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(13),
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X34_Y20_N8
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\C2|C6|Data_Internal\(14) & (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\C2|C6|Data_Internal\(14) & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\C2|C6|Data_Internal\(14) & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \C2|C6|Data_Internal\(14),
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X34_Y20_N10
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X34_Y20_N2
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[48]~223\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[48]~223_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[48]~223_combout\);

-- Location: LCCOMB_X35_Y20_N12
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[47]~225\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[47]~225_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[47]~225_combout\);

-- Location: LCCOMB_X35_Y20_N14
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[46]~226\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[46]~226_combout\ = (\C2|C6|Data_Internal\(12) & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(12),
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[46]~226_combout\);

-- Location: LCCOMB_X35_Y20_N30
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[45]~228\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[45]~228_combout\ = (\C2|C6|Data_Internal\(11) & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C6|Data_Internal\(11),
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[45]~228_combout\);

-- Location: LCCOMB_X34_Y20_N16
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[45]~229_combout\) # (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[45]~228_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[45]~229_combout\) # (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[45]~228_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[45]~229_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[45]~228_combout\,
	datad => VCC,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X34_Y20_N18
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[46]~227_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[46]~226_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[46]~227_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[46]~226_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[46]~227_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[46]~226_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[46]~227_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[46]~226_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X34_Y20_N20
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[47]~224_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[47]~225_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[47]~224_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[47]~225_combout\)))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[47]~224_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[47]~225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[47]~224_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[47]~225_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X34_Y20_N22
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[48]~222_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[48]~223_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[48]~222_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[48]~223_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[48]~222_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[48]~223_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[48]~222_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[48]~223_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X34_Y20_N24
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X34_Y18_N0
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[64]~230\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[64]~230_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[64]~230_combout\);

-- Location: LCCOMB_X34_Y20_N14
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[63]~231\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[63]~231_combout\ = (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[63]~231_combout\);

-- Location: LCCOMB_X34_Y20_N26
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[62]~413\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[62]~413_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\C2|C6|Data_Internal\(12))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \C2|C6|Data_Internal\(12),
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[62]~413_combout\);

-- Location: LCCOMB_X34_Y19_N20
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[61]~233\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[61]~233_combout\ = (\C2|C6|Data_Internal\(11) & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(11),
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[61]~233_combout\);

-- Location: LCCOMB_X35_Y18_N8
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[60]~235\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[60]~235_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \C2|C6|Data_Internal\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \C2|C6|Data_Internal\(10),
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[60]~235_combout\);

-- Location: LCCOMB_X34_Y18_N24
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[63]~412_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[63]~231_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[63]~412_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[63]~231_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[63]~412_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[63]~231_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[63]~412_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[63]~231_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X34_Y18_N26
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[64]~411_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[64]~230_combout\))))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[64]~411_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[64]~230_combout\) # (GND))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[64]~411_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[64]~230_combout\) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[64]~411_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[64]~230_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X34_Y18_N28
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X33_Y18_N28
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[80]~237\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[80]~237_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[80]~237_combout\);

-- Location: LCCOMB_X33_Y18_N2
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[79]~349\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[79]~349_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[63]~412_combout\) # 
-- ((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[63]~412_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[79]~349_combout\);

-- Location: LCCOMB_X34_Y18_N8
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[78]~350\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[78]~350_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[62]~413_combout\) # 
-- ((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[62]~413_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[78]~350_combout\);

-- Location: LCCOMB_X34_Y19_N16
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[77]~414\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[77]~414_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\C2|C6|Data_Internal\(11))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(11),
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[77]~414_combout\);

-- Location: LCCOMB_X32_Y18_N24
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[76]~241\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[76]~241_combout\ = (\C2|C6|Data_Internal\(10) & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C6|Data_Internal\(10),
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[76]~241_combout\);

-- Location: LCCOMB_X36_Y18_N0
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[75]~243\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[75]~243_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \C2|C6|Data_Internal\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \C2|C6|Data_Internal\(9),
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[75]~243_combout\);

-- Location: LCCOMB_X33_Y18_N6
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[75]~244_combout\) # (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[75]~243_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[75]~244_combout\) # (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[75]~243_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[75]~244_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[75]~243_combout\,
	datad => VCC,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X33_Y18_N8
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[76]~242_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[76]~241_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[76]~242_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[76]~241_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[76]~242_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[76]~241_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[76]~242_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[76]~241_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X33_Y18_N10
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[77]~240_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[77]~414_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[77]~240_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[77]~414_combout\)))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[77]~240_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[77]~414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[77]~240_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[77]~414_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X33_Y18_N12
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[78]~239_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[78]~350_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[78]~239_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[78]~350_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[78]~239_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[78]~350_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[78]~239_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[78]~350_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X33_Y18_N14
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[79]~238_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[79]~349_combout\))))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[79]~238_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[79]~349_combout\) # (GND))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[79]~238_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[79]~349_combout\) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[79]~238_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[79]~349_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X33_Y18_N16
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[80]~348_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[80]~237_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[80]~348_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[80]~237_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[80]~348_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[80]~237_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[80]~348_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[80]~237_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X33_Y18_N18
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X34_Y18_N16
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[96]~245\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[96]~245_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[96]~245_combout\);

-- Location: LCCOMB_X33_Y18_N0
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[95]~352\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[95]~352_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[79]~349_combout\) # 
-- ((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[79]~349_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[95]~352_combout\);

-- Location: LCCOMB_X35_Y18_N28
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[94]~247\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[94]~247_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[94]~247_combout\);

-- Location: LCCOMB_X34_Y18_N4
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[93]~248\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[93]~248_combout\ = (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[93]~248_combout\);

-- Location: LCCOMB_X35_Y18_N30
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[92]~249\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[92]~249_combout\ = (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[92]~249_combout\);

-- Location: LCCOMB_X36_Y18_N12
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[91]~250\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[91]~250_combout\ = (\C2|C6|Data_Internal\(9) & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C6|Data_Internal\(9),
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[91]~250_combout\);

-- Location: LCCOMB_X35_Y18_N4
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[90]~252\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[90]~252_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \C2|C6|Data_Internal\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \C2|C6|Data_Internal\(8),
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[90]~252_combout\);

-- Location: LCCOMB_X35_Y18_N12
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[90]~253_combout\) # (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[90]~252_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[90]~253_combout\) # (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[90]~252_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[90]~253_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[90]~252_combout\,
	datad => VCC,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X35_Y18_N14
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[91]~251_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[91]~250_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[91]~251_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[91]~250_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[91]~251_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[91]~250_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[91]~251_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[91]~250_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X35_Y18_N16
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[92]~415_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[92]~249_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[92]~415_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[92]~249_combout\)))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[92]~415_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[92]~249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[92]~415_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[92]~249_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X35_Y18_N18
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[93]~354_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[93]~248_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[93]~354_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[93]~248_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[93]~354_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[93]~248_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[93]~354_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[93]~248_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X35_Y18_N20
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[94]~353_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[94]~247_combout\))))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[94]~353_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[94]~247_combout\) # (GND))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[94]~353_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[94]~247_combout\) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[94]~353_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[94]~247_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X35_Y18_N24
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[96]~351_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[96]~245_combout\))))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[96]~351_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[96]~245_combout\) # (GND))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[96]~351_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[96]~245_combout\) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[96]~351_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[96]~245_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X35_Y18_N26
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X37_Y18_N30
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[112]~254\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[112]~254_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[112]~254_combout\);

-- Location: LCCOMB_X33_Y18_N4
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[111]~356\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[111]~356_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[95]~352_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[95]~352_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[111]~356_combout\);

-- Location: LCCOMB_X36_Y18_N4
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[110]~256\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[110]~256_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[110]~256_combout\);

-- Location: LCCOMB_X37_Y18_N26
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[109]~257\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[109]~257_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[109]~257_combout\);

-- Location: LCCOMB_X36_Y18_N30
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[108]~258\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[108]~258_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[108]~258_combout\);

-- Location: LCCOMB_X36_Y18_N24
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[107]~416\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[107]~416_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (\C2|C6|Data_Internal\(9))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \C2|C6|Data_Internal\(9),
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[107]~416_combout\);

-- Location: LCCOMB_X37_Y18_N28
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[106]~260\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[106]~260_combout\ = (\C2|C6|Data_Internal\(8) & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C6|Data_Internal\(8),
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[106]~260_combout\);

-- Location: LCCOMB_X38_Y18_N30
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[105]~263\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[105]~263_combout\ = (\C2|C6|Data_Internal\(7) & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(7),
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[105]~263_combout\);

-- Location: LCCOMB_X37_Y18_N0
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[105]~262_combout\) # (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[105]~263_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[105]~262_combout\) # (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[105]~263_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[105]~262_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[105]~263_combout\,
	datad => VCC,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X37_Y18_N4
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[107]~259_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[107]~416_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[107]~259_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[107]~416_combout\)))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[107]~259_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[107]~416_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[107]~259_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[107]~416_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X37_Y18_N8
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[109]~358_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[109]~257_combout\))))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[109]~358_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[109]~257_combout\) # (GND))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[109]~358_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[109]~257_combout\) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[109]~358_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[109]~257_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X37_Y18_N10
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[110]~357_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[110]~256_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[110]~357_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[110]~256_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[110]~357_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[110]~256_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[110]~357_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[110]~256_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X37_Y18_N12
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[111]~255_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[111]~356_combout\))))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[111]~255_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[111]~356_combout\) # (GND))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[111]~255_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[111]~356_combout\) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[111]~255_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[111]~356_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X37_Y18_N14
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[112]~355_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[112]~254_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[112]~355_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[112]~254_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[112]~355_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[112]~254_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[112]~355_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[112]~254_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X37_Y18_N16
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X37_Y17_N10
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[128]~264\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[128]~264_combout\ = (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[128]~264_combout\);

-- Location: LCCOMB_X37_Y18_N24
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[127]~361\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[127]~361_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[111]~356_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[111]~356_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[127]~361_combout\);

-- Location: LCCOMB_X36_Y17_N0
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[126]~266\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[126]~266_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[126]~266_combout\);

-- Location: LCCOMB_X37_Y18_N22
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[125]~363\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[125]~363_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[109]~358_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[109]~358_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[125]~363_combout\);

-- Location: LCCOMB_X37_Y17_N8
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[124]~268\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[124]~268_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[124]~268_combout\);

-- Location: LCCOMB_X37_Y17_N18
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[123]~269\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[123]~269_combout\ = (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[123]~269_combout\);

-- Location: LCCOMB_X36_Y18_N22
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[122]~417\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[122]~417_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (\C2|C6|Data_Internal\(8))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(8),
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[122]~417_combout\);

-- Location: LCCOMB_X37_Y17_N28
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[121]~271\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[121]~271_combout\ = (\C2|C6|Data_Internal\(7) & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C6|Data_Internal\(7),
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[121]~271_combout\);

-- Location: LCCOMB_X36_Y17_N30
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[120]~273\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[120]~273_combout\ = (\C2|C6|Data_Internal\(6) & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C6|Data_Internal\(6),
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[120]~273_combout\);

-- Location: LCCOMB_X36_Y17_N2
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[120]~274_combout\) # (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[120]~273_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[120]~274_combout\) # (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[120]~273_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[120]~274_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[120]~273_combout\,
	datad => VCC,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X36_Y17_N4
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[121]~272_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[121]~271_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[121]~272_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[121]~271_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[121]~272_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[121]~271_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[121]~272_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[121]~271_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X36_Y17_N8
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[123]~365_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[123]~269_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[123]~365_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[123]~269_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[123]~365_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[123]~269_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[123]~365_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[123]~269_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X36_Y17_N10
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[124]~364_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[124]~268_combout\))))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[124]~364_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[124]~268_combout\) # (GND))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[124]~364_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[124]~268_combout\) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[124]~364_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[124]~268_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X36_Y17_N12
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[125]~267_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[125]~363_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[125]~267_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[125]~363_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[125]~267_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[125]~363_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[125]~267_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[125]~363_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X36_Y17_N14
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[126]~362_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[126]~266_combout\))))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[126]~362_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[126]~266_combout\) # (GND))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[126]~362_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[126]~266_combout\) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[126]~362_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[126]~266_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X36_Y17_N18
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[128]~360_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[128]~264_combout\))))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[128]~360_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[128]~264_combout\) # (GND))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[128]~360_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[128]~264_combout\) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[128]~360_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[128]~264_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X36_Y17_N20
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X34_Y18_N14
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[80]~348\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[80]~348_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[64]~411_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[64]~411_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[80]~348_combout\);

-- Location: LCCOMB_X34_Y18_N30
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[96]~351\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[96]~351_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[80]~348_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[80]~348_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[96]~351_combout\);

-- Location: LCCOMB_X34_Y18_N2
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[112]~355\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[112]~355_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[96]~351_combout\) # 
-- ((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[96]~351_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[112]~355_combout\);

-- Location: LCCOMB_X37_Y18_N18
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[128]~360\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[128]~360_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[112]~355_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[112]~355_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[128]~360_combout\);

-- Location: LCCOMB_X37_Y17_N24
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[144]~366\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[144]~366_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[128]~360_combout\) # 
-- ((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[128]~360_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[144]~366_combout\);

-- Location: LCCOMB_X37_Y17_N22
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[143]~367\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[143]~367_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[127]~361_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[127]~361_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[143]~367_combout\);

-- Location: LCCOMB_X36_Y15_N30
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[142]~277\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[142]~277_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[142]~277_combout\);

-- Location: LCCOMB_X36_Y17_N26
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[141]~278\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[141]~278_combout\ = (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[141]~278_combout\);

-- Location: LCCOMB_X35_Y17_N4
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[140]~279\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[140]~279_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[140]~279_combout\);

-- Location: LCCOMB_X36_Y18_N16
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[123]~365\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[123]~365_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[107]~416_combout\) # 
-- ((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[107]~416_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[123]~365_combout\);

-- Location: LCCOMB_X37_Y17_N16
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[139]~371\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[139]~371_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[123]~365_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[123]~365_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[139]~371_combout\);

-- Location: LCCOMB_X36_Y18_N2
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[138]~372\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[138]~372_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[122]~417_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[122]~417_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[138]~372_combout\);

-- Location: LCCOMB_X36_Y17_N28
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[137]~282\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[137]~282_combout\ = (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[137]~282_combout\);

-- Location: LCCOMB_X37_Y16_N6
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[136]~284\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[136]~284_combout\ = (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[136]~284_combout\);

-- Location: LCCOMB_X35_Y15_N16
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[135]~285\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[135]~285_combout\ = (\C2|C6|Data_Internal\(5) & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C6|Data_Internal\(5),
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[135]~285_combout\);

-- Location: LCCOMB_X36_Y15_N0
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[135]~286_combout\) # (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[135]~285_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[135]~286_combout\) # (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[135]~285_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[135]~286_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[135]~285_combout\,
	datad => VCC,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X36_Y15_N2
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[136]~283_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[136]~284_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[136]~283_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[136]~284_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[136]~283_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[136]~284_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[136]~283_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[136]~284_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X36_Y15_N4
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[137]~418_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[137]~282_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[137]~418_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[137]~282_combout\)))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[137]~418_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[137]~282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[137]~418_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[137]~282_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X36_Y15_N12
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[141]~369_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[141]~278_combout\))))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[141]~369_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[141]~278_combout\) # (GND))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[141]~369_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[141]~278_combout\) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[141]~369_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[141]~278_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X36_Y15_N20
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X37_Y15_N22
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[160]~373\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[160]~373_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[144]~366_combout\) # 
-- ((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[144]~366_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[160]~373_combout\);

-- Location: LCCOMB_X37_Y16_N22
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[159]~374\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[159]~374_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[143]~367_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[143]~367_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[159]~374_combout\);

-- Location: LCCOMB_X37_Y15_N6
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[158]~289\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[158]~289_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[158]~289_combout\);

-- Location: LCCOMB_X37_Y17_N0
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[141]~369\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[141]~369_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[125]~363_combout\) # 
-- ((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[125]~363_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[141]~369_combout\);

-- Location: LCCOMB_X37_Y15_N16
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[157]~376\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[157]~376_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[141]~369_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[141]~369_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[157]~376_combout\);

-- Location: LCCOMB_X36_Y18_N6
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[124]~364\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[124]~364_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[108]~359_combout\) # 
-- ((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[108]~359_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[124]~364_combout\);

-- Location: LCCOMB_X37_Y17_N14
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[140]~370\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[140]~370_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[124]~364_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[124]~364_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[140]~370_combout\);

-- Location: LCCOMB_X37_Y17_N2
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[156]~377\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[156]~377_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[140]~370_combout\) # 
-- ((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[140]~370_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[156]~377_combout\);

-- Location: LCCOMB_X35_Y15_N18
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[155]~378\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[155]~378_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[139]~371_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[139]~371_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[155]~378_combout\);

-- Location: LCCOMB_X36_Y15_N26
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[154]~379\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[154]~379_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[138]~372_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[138]~372_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[154]~379_combout\);

-- Location: LCCOMB_X37_Y17_N30
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[137]~418\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[137]~418_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- (\C2|C6|Data_Internal\(7))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \C2|C6|Data_Internal\(7),
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[137]~418_combout\);

-- Location: LCCOMB_X37_Y17_N20
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[153]~380\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[153]~380_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[137]~418_combout\) # 
-- ((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[137]~418_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[153]~380_combout\);

-- Location: LCCOMB_X38_Y15_N0
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[152]~295\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[152]~295_combout\ = (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[152]~295_combout\);

-- Location: LCCOMB_X37_Y15_N28
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[151]~297\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[151]~297_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[151]~297_combout\);

-- Location: LCCOMB_X37_Y16_N10
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[150]~298\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[150]~298_combout\ = (\C2|C6|Data_Internal\(4) & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C6|Data_Internal\(4),
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[150]~298_combout\);

-- Location: LCCOMB_X38_Y15_N2
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[150]~299_combout\) # (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[150]~298_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[150]~299_combout\) # (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[150]~298_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[150]~299_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[150]~298_combout\,
	datad => VCC,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X38_Y15_N4
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[151]~296_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[151]~297_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[151]~296_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[151]~297_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[151]~296_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[151]~297_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[151]~296_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[151]~297_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X38_Y15_N6
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[152]~419_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[152]~295_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[152]~419_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[152]~295_combout\)))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[152]~419_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[152]~295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[152]~419_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[152]~295_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X38_Y15_N8
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[153]~294_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[153]~380_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[153]~294_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[153]~380_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[153]~294_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[153]~380_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[153]~294_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[153]~380_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X38_Y15_N10
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[154]~293_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[154]~379_combout\))))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[154]~293_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[154]~379_combout\) # (GND))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[154]~293_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[154]~379_combout\) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[154]~293_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[154]~379_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X38_Y15_N12
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[155]~292_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[155]~378_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[155]~292_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[155]~378_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[155]~292_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[155]~378_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[155]~292_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[155]~378_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X38_Y15_N14
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[156]~291_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[156]~377_combout\))))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[156]~291_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[156]~377_combout\) # (GND))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[156]~291_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[156]~377_combout\) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[156]~291_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[156]~377_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X38_Y15_N18
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[158]~375_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[158]~289_combout\))))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[158]~375_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[158]~289_combout\) # (GND))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[158]~375_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[158]~289_combout\) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[158]~375_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[158]~289_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X38_Y15_N24
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X37_Y15_N30
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[176]~381\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[176]~381_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[160]~373_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[160]~373_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[176]~381_combout\);

-- Location: LCCOMB_X37_Y16_N4
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[175]~382\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[175]~382_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[159]~374_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[159]~374_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[175]~382_combout\);

-- Location: LCCOMB_X40_Y15_N28
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[174]~302\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[174]~302_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[174]~302_combout\);

-- Location: LCCOMB_X37_Y15_N26
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[173]~384\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[173]~384_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[157]~376_combout\) # 
-- ((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[157]~376_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[173]~384_combout\);

-- Location: LCCOMB_X40_Y15_N0
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[172]~304\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[172]~304_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[172]~304_combout\);

-- Location: LCCOMB_X42_Y15_N12
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[171]~305\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[171]~305_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[171]~305_combout\);

-- Location: LCCOMB_X40_Y15_N18
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[170]~306\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[170]~306_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[170]~306_combout\);

-- Location: LCCOMB_X40_Y15_N16
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[169]~307\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[169]~307_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[169]~307_combout\);

-- Location: LCCOMB_X40_Y15_N6
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[168]~308\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[168]~308_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[168]~308_combout\);

-- Location: LCCOMB_X40_Y15_N4
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[167]~309\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[167]~309_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[167]~309_combout\);

-- Location: LCCOMB_X38_Y15_N30
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[166]~311\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[166]~311_combout\ = (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[166]~311_combout\);

-- Location: LCCOMB_X41_Y15_N2
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[165]~313\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[165]~313_combout\ = (\C2|C6|Data_Internal\(3) & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C6|Data_Internal\(3),
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[165]~313_combout\);

-- Location: LCCOMB_X41_Y15_N4
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[165]~312_combout\) # (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[165]~313_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[165]~312_combout\) # (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[165]~313_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[165]~312_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[165]~313_combout\,
	datad => VCC,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X41_Y15_N6
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[166]~310_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[166]~311_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[166]~310_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[166]~311_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[166]~310_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[166]~311_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[166]~310_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[166]~311_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X41_Y15_N10
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[168]~389_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[168]~308_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[168]~389_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[168]~308_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[168]~389_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[168]~308_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[168]~389_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[168]~308_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X41_Y15_N12
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[169]~388_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[169]~307_combout\))))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[169]~388_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[169]~307_combout\) # (GND))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[169]~388_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[169]~307_combout\) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[169]~388_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[169]~307_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

-- Location: LCCOMB_X41_Y15_N16
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[171]~386_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[171]~305_combout\))))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[171]~386_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[171]~305_combout\) # (GND))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[171]~386_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[171]~305_combout\) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[171]~386_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[171]~305_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

-- Location: LCCOMB_X41_Y15_N18
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[172]~385_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[172]~304_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[172]~385_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[172]~304_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[172]~385_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[172]~304_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[172]~385_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[172]~304_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

-- Location: LCCOMB_X41_Y15_N22
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[174]~383_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[174]~302_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[174]~383_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[174]~302_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[174]~383_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[174]~302_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[174]~383_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[174]~302_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

-- Location: LCCOMB_X41_Y15_N24
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[175]~301_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[175]~382_combout\))))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[175]~301_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[175]~382_combout\) # (GND))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[175]~301_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[175]~382_combout\) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[175]~301_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[175]~382_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

-- Location: LCCOMB_X41_Y15_N26
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[176]~300_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[176]~381_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[176]~300_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[176]~381_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[176]~300_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[176]~381_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[176]~300_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[176]~381_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

-- Location: LCCOMB_X41_Y15_N28
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X42_Y15_N18
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[192]~314\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[192]~314_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[192]~314_combout\);

-- Location: LCCOMB_X42_Y15_N24
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[191]~315\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[191]~315_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[191]~315_combout\);

-- Location: LCCOMB_X44_Y15_N20
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[190]~316\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[190]~316_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[190]~316_combout\);

-- Location: LCCOMB_X41_Y15_N30
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[189]~393\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[189]~393_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[173]~384_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[173]~384_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[189]~393_combout\);

-- Location: LCCOMB_X44_Y15_N18
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[188]~318\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[188]~318_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[188]~318_combout\);

-- Location: LCCOMB_X42_Y15_N28
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[187]~319\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[187]~319_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[187]~319_combout\);

-- Location: LCCOMB_X40_Y15_N26
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[186]~396\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[186]~396_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[170]~387_combout\) # 
-- ((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[170]~387_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[186]~396_combout\);

-- Location: LCCOMB_X37_Y15_N8
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[169]~388\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[169]~388_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[153]~380_combout\) # 
-- ((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[153]~380_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[169]~388_combout\);

-- Location: LCCOMB_X42_Y15_N16
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[185]~397\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[185]~397_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[169]~388_combout\) # 
-- ((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[169]~388_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[185]~397_combout\);

-- Location: LCCOMB_X44_Y15_N8
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[184]~322\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[184]~322_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[184]~322_combout\);

-- Location: LCCOMB_X40_Y15_N10
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[183]~399\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[183]~399_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[167]~420_combout\) # 
-- ((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[167]~420_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[183]~399_combout\);

-- Location: LCCOMB_X42_Y15_N26
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[182]~324\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[182]~324_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[182]~324_combout\);

-- Location: LCCOMB_X44_Y15_N14
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[181]~326\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[181]~326_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[181]~326_combout\);

-- Location: LCCOMB_X44_Y15_N0
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[180]~327\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[180]~327_combout\ = (\C2|C6|Data_Internal\(2) & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C6|Data_Internal\(2),
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[180]~327_combout\);

-- Location: LCCOMB_X43_Y15_N0
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[180]~328_combout\) # (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[180]~327_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[180]~328_combout\) # (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[180]~327_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[180]~328_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[180]~327_combout\,
	datad => VCC,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X43_Y15_N4
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[182]~421_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[182]~324_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[182]~421_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[182]~324_combout\)))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[182]~421_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[182]~324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[182]~421_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[182]~324_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X43_Y15_N6
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[183]~323_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[183]~399_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[183]~323_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[183]~399_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[183]~323_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[183]~399_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[183]~323_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[183]~399_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\);

-- Location: LCCOMB_X43_Y15_N12
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[186]~320_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[186]~396_combout\))))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[186]~320_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[186]~396_combout\) # (GND))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[186]~320_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[186]~396_combout\) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[186]~320_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[186]~396_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\);

-- Location: LCCOMB_X43_Y15_N18
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[189]~317_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[189]~393_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[189]~317_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[189]~393_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[189]~317_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[189]~393_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[189]~317_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[189]~393_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\);

-- Location: LCCOMB_X43_Y15_N22
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[191]~391_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[191]~315_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[191]~391_combout\ & 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[191]~315_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[191]~391_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[191]~315_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[191]~391_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[191]~315_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\);

-- Location: LCCOMB_X43_Y15_N24
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[192]~390_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[192]~314_combout\))))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[192]~390_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[192]~314_combout\) # (GND))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[192]~390_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[192]~314_combout\) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[192]~390_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[192]~314_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\);

-- Location: LCCOMB_X43_Y15_N26
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ = !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\);

-- Location: LCCOMB_X44_Y17_N0
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[195]~329\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[195]~329_combout\ = (\C2|C6|Data_Internal\(1) & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C6|Data_Internal\(1),
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[195]~329_combout\);

-- Location: LCCOMB_X43_Y17_N0
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ = (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[195]~330_combout\) # (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[195]~329_combout\)))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[195]~330_combout\) # (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[195]~329_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[195]~330_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[195]~329_combout\,
	datad => VCC,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\);

-- Location: LCCOMB_X43_Y17_N30
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[208]~331\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[208]~331_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[208]~331_combout\);

-- Location: LCCOMB_X43_Y15_N28
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[207]~332\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[207]~332_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[207]~332_combout\);

-- Location: LCCOMB_X36_Y15_N28
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[158]~375\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[158]~375_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[142]~368_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[142]~368_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[158]~375_combout\);

-- Location: LCCOMB_X37_Y15_N4
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[174]~383\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[174]~383_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[158]~375_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[158]~375_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[174]~383_combout\);

-- Location: LCCOMB_X40_Y15_N22
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[190]~392\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[190]~392_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[174]~383_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[174]~383_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[190]~392_combout\);

-- Location: LCCOMB_X44_Y15_N16
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[206]~402\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[206]~402_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[190]~392_combout\) # 
-- ((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[190]~392_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[206]~402_combout\);

-- Location: LCCOMB_X44_Y15_N24
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[205]~334\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[205]~334_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[205]~334_combout\);

-- Location: LCCOMB_X38_Y15_N28
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[172]~385\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[172]~385_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[156]~377_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[156]~377_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[172]~385_combout\);

-- Location: LCCOMB_X40_Y15_N20
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[188]~394\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[188]~394_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[172]~385_combout\) # 
-- ((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[172]~385_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[188]~394_combout\);

-- Location: LCCOMB_X44_Y15_N10
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[204]~404\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[204]~404_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[188]~394_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[188]~394_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[204]~404_combout\);

-- Location: LCCOMB_X42_Y15_N22
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[203]~405\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[203]~405_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[187]~395_combout\) # 
-- ((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[187]~395_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[203]~405_combout\);

-- Location: LCCOMB_X44_Y17_N22
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[202]~337\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[202]~337_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[202]~337_combout\);

-- Location: LCCOMB_X42_Y15_N10
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[201]~407\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[201]~407_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[185]~397_combout\) # 
-- ((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[185]~397_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[201]~407_combout\);

-- Location: LCCOMB_X44_Y15_N12
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[200]~408\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[200]~408_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[184]~398_combout\) # 
-- ((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[184]~398_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[200]~408_combout\);

-- Location: LCCOMB_X42_Y17_N16
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[199]~340\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[199]~340_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ & !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[199]~340_combout\);

-- Location: LCCOMB_X44_Y17_N24
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[198]~341\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[198]~341_combout\ = (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[198]~341_combout\);

-- Location: LCCOMB_X44_Y17_N30
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[197]~422\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[197]~422_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- ((\C2|C6|Data_Internal\(3)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datab => \C2|C6|Data_Internal\(3),
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[197]~422_combout\);

-- Location: LCCOMB_X44_Y17_N18
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[196]~344\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[196]~344_combout\ = (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[196]~344_combout\);

-- Location: LCCOMB_X43_Y17_N4
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[197]~342_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[197]~422_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[197]~342_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[197]~422_combout\)))))
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[197]~342_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[197]~422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[197]~342_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[197]~422_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\);

-- Location: LCCOMB_X43_Y17_N6
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[198]~410_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[198]~341_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[198]~410_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[198]~341_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\);

-- Location: LCCOMB_X43_Y17_N8
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9_cout\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[199]~409_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[199]~340_combout\) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[199]~409_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[199]~340_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7_cout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9_cout\);

-- Location: LCCOMB_X43_Y17_N10
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~11_cout\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[200]~339_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[200]~408_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[200]~339_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[200]~408_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9_cout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~11_cout\);

-- Location: LCCOMB_X43_Y17_N12
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~13_cout\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[201]~338_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[201]~407_combout\) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[201]~338_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[201]~407_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~11_cout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~13_cout\);

-- Location: LCCOMB_X43_Y17_N14
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~15_cout\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[202]~406_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[202]~337_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[202]~406_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[202]~337_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~13_cout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~15_cout\);

-- Location: LCCOMB_X43_Y17_N16
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~17_cout\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[203]~336_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[203]~405_combout\) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[203]~336_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[203]~405_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~15_cout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~17_cout\);

-- Location: LCCOMB_X43_Y17_N18
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~19_cout\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[204]~335_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[204]~404_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[204]~335_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[204]~404_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~17_cout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~19_cout\);

-- Location: LCCOMB_X43_Y17_N20
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~21_cout\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[205]~403_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[205]~334_combout\) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[205]~403_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[205]~334_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~19_cout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~21_cout\);

-- Location: LCCOMB_X43_Y17_N22
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~23_cout\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[206]~333_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[206]~402_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[206]~333_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[206]~402_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~21_cout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~23_cout\);

-- Location: LCCOMB_X43_Y17_N24
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~25_cout\ = CARRY((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[207]~401_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[207]~332_combout\) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[207]~401_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[207]~332_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~23_cout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~25_cout\);

-- Location: LCCOMB_X43_Y17_N26
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~27_cout\ = CARRY((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[208]~400_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[208]~331_combout\ & 
-- !\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[208]~400_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[208]~331_combout\,
	datad => VCC,
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~25_cout\,
	cout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~27_cout\);

-- Location: LCCOMB_X43_Y17_N28
\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ = \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~27_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~27_cout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\);

-- Location: LCCOMB_X44_Y17_N8
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[211]~345\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[211]~345_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & (\C2|C6|Data_Internal\(1))) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \C2|C6|Data_Internal\(1),
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[211]~345_combout\);

-- Location: LCCOMB_X44_Y17_N16
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[196]~343\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[196]~343_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \C2|C6|Data_Internal\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \C2|C6|Data_Internal\(2),
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[196]~343_combout\);

-- Location: LCCOMB_X44_Y17_N10
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[212]~346\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[212]~346_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[196]~343_combout\) # 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[196]~344_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[196]~343_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[196]~344_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[212]~346_combout\);

-- Location: LCCOMB_X44_Y17_N28
\C2|C7|Mod0|auto_generated|divider|divider|StageOut[213]~347\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|Mod0|auto_generated|divider|divider|StageOut[213]~347_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[197]~342_combout\) # 
-- ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[197]~422_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & (((\C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[197]~342_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	datad => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[197]~422_combout\,
	combout => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[213]~347_combout\);

-- Location: LCCOMB_X28_Y4_N0
\C2|C7|C0|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|C0|Mux6~0_combout\ = (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[211]~345_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[213]~347_combout\ & (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[212]~346_combout\ $ 
-- (\C2|C6|Data_Internal\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[211]~345_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[212]~346_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[213]~347_combout\,
	datad => \C2|C6|Data_Internal\(0),
	combout => \C2|C7|C0|Mux6~0_combout\);

-- Location: LCCOMB_X28_Y4_N2
\C2|C7|C0|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|C0|Mux5~0_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[212]~346_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[213]~347_combout\) # (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[211]~345_combout\ $ 
-- (\C2|C6|Data_Internal\(0))))) # (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[212]~346_combout\ & (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[211]~345_combout\ & (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[213]~347_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[211]~345_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[212]~346_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[213]~347_combout\,
	datad => \C2|C6|Data_Internal\(0),
	combout => \C2|C7|C0|Mux5~0_combout\);

-- Location: LCCOMB_X28_Y4_N28
\C2|C7|C0|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|C0|Mux4~0_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[212]~346_combout\ & (((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[213]~347_combout\)))) # (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[212]~346_combout\ & 
-- (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[211]~345_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[213]~347_combout\) # (!\C2|C6|Data_Internal\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[211]~345_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[212]~346_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[213]~347_combout\,
	datad => \C2|C6|Data_Internal\(0),
	combout => \C2|C7|C0|Mux4~0_combout\);

-- Location: LCCOMB_X28_Y4_N10
\C2|C7|C0|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|C0|Mux3~0_combout\ = (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[213]~347_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[211]~345_combout\ & (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[212]~346_combout\ & 
-- \C2|C6|Data_Internal\(0))) # (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[211]~345_combout\ & (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[212]~346_combout\ $ (\C2|C6|Data_Internal\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[211]~345_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[212]~346_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[213]~347_combout\,
	datad => \C2|C6|Data_Internal\(0),
	combout => \C2|C7|C0|Mux3~0_combout\);

-- Location: LCCOMB_X28_Y4_N24
\C2|C7|C0|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|C0|Mux2~0_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[211]~345_combout\ & (((!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[213]~347_combout\ & \C2|C6|Data_Internal\(0))))) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[211]~345_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[212]~346_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[213]~347_combout\)) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[212]~346_combout\ & ((\C2|C6|Data_Internal\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[211]~345_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[212]~346_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[213]~347_combout\,
	datad => \C2|C6|Data_Internal\(0),
	combout => \C2|C7|C0|Mux2~0_combout\);

-- Location: LCCOMB_X28_Y4_N22
\C2|C7|C0|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|C0|Mux1~0_combout\ = (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[213]~347_combout\ & ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[211]~345_combout\ & ((\C2|C6|Data_Internal\(0)) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[212]~346_combout\))) # (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[211]~345_combout\ & (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[212]~346_combout\ & \C2|C6|Data_Internal\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[211]~345_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[212]~346_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[213]~347_combout\,
	datad => \C2|C6|Data_Internal\(0),
	combout => \C2|C7|C0|Mux1~0_combout\);

-- Location: LCCOMB_X28_Y4_N12
\C2|C7|C0|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|C0|Mux0~0_combout\ = (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[213]~347_combout\) # ((\C2|C7|Mod0|auto_generated|divider|divider|StageOut[211]~345_combout\ & ((!\C2|C6|Data_Internal\(0)) # 
-- (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[212]~346_combout\))) # (!\C2|C7|Mod0|auto_generated|divider|divider|StageOut[211]~345_combout\ & (\C2|C7|Mod0|auto_generated|divider|divider|StageOut[212]~346_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[211]~345_combout\,
	datab => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[212]~346_combout\,
	datac => \C2|C7|Mod0|auto_generated|divider|divider|StageOut[213]~347_combout\,
	datad => \C2|C6|Data_Internal\(0),
	combout => \C2|C7|C0|Mux0~0_combout\);

-- Location: LCCOMB_X46_Y18_N28
\C2|C7|C1|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|C1|Mux6~0_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- (\C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ $ (\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \C2|C7|C1|Mux6~0_combout\);

-- Location: LCCOMB_X46_Y18_N10
\C2|C7|C1|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|C1|Mux5~0_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (((!\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- !\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)))) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ $ 
-- (\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \C2|C7|C1|Mux5~0_combout\);

-- Location: LCCOMB_X46_Y18_N24
\C2|C7|C1|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|C1|Mux4~0_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- ((\C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)))) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- (((!\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \C2|C7|C1|Mux4~0_combout\);

-- Location: LCCOMB_X46_Y18_N22
\C2|C7|C1|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|C1|Mux3~0_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & 
-- (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & 
-- (\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ $ (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \C2|C7|C1|Mux3~0_combout\);

-- Location: LCCOMB_X46_Y18_N8
\C2|C7|C1|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|C1|Mux2~0_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\)) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))))) # 
-- (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \C2|C7|C1|Mux2~0_combout\);

-- Location: LCCOMB_X46_Y18_N18
\C2|C7|C1|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|C1|Mux1~0_combout\ = (\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & 
-- (\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & !\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & 
-- ((\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\) # (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \C2|C7|C1|Mux1~0_combout\);

-- Location: LCCOMB_X46_Y18_N20
\C2|C7|C1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|C1|Mux0~0_combout\ = ((\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((!\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))) # 
-- (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\) # (\C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)))) # 
-- (!\C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \C2|C7|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \C2|C7|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \C2|C7|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \C2|C7|C1|Mux0~0_combout\);

-- Location: LCCOMB_X61_Y10_N12
\C2|C7|C2|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|C2|Mux6~0_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & (\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- (\C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ $ (\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \C2|C7|C2|Mux6~0_combout\);

-- Location: LCCOMB_X61_Y10_N10
\C2|C7|C2|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|C2|Mux5~0_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- (\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ $ (\C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\)))) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- (((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \C2|C7|C2|Mux5~0_combout\);

-- Location: LCCOMB_X61_Y10_N16
\C2|C7|C2|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|C2|Mux4~0_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)))) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ 
-- & (((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \C2|C7|C2|Mux4~0_combout\);

-- Location: LCCOMB_X61_Y10_N18
\C2|C7|C2|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|C2|Mux3~0_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- (\C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ $ (\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & !\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \C2|C7|C2|Mux3~0_combout\);

-- Location: LCCOMB_X61_Y10_N4
\C2|C7|C2|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|C2|Mux2~0_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\)) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))))) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ 
-- & (\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \C2|C7|C2|Mux2~0_combout\);

-- Location: LCCOMB_X61_Y10_N22
\C2|C7|C2|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|C2|Mux1~0_combout\ = (\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ & \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\) # (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \C2|C7|C2|Mux1~0_combout\);

-- Location: LCCOMB_X61_Y10_N8
\C2|C7|C2|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C7|C2|Mux0~0_combout\ = ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & ((!\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & ((\C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\) # (\C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)))) # 
-- (!\C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C7|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datab => \C2|C7|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datac => \C2|C7|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \C2|C7|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \C2|C7|C2|Mux0~0_combout\);

-- Location: LCCOMB_X33_Y21_N8
\Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = (\C0|C3|Data_Internal\(1) & (!\C0|C3|Data_Internal\(2) & \C0|C3|Data_Internal\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C0|C3|Data_Internal\(1),
	datab => \C0|C3|Data_Internal\(2),
	datac => \C0|C3|Data_Internal\(4),
	combout => \Equal0~1_combout\);

-- Location: LCCOMB_X33_Y21_N24
\Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = (\C0|C3|Data_Internal\(0) & (\C0|C3|Data_Internal\(6) & (!\C0|C3|Data_Internal\(7) & !\C0|C3|Data_Internal\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C0|C3|Data_Internal\(0),
	datab => \C0|C3|Data_Internal\(6),
	datac => \C0|C3|Data_Internal\(7),
	datad => \C0|C3|Data_Internal\(3),
	combout => \Equal0~0_combout\);

-- Location: LCCOMB_X31_Y21_N2
\C2|C4|PS~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C4|PS~5_combout\ = (\Reset~combout\ & ((\C2|C4|PS.Send~regout\) # ((\Equal0~1_combout\ & \Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C4|PS.Send~regout\,
	datab => \Equal0~1_combout\,
	datac => \Reset~combout\,
	datad => \Equal0~0_combout\,
	combout => \C2|C4|PS~5_combout\);

-- Location: LCFF_X31_Y21_N3
\C2|C4|PS.Idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C4|PS~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C4|PS.Idle~regout\);

-- Location: LCCOMB_X31_Y21_N0
\C2|C4|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \C2|C4|Selector1~1_combout\ = (\C2|C4|Selector1~0_combout\) # ((!\C2|C4|PS.Idle~regout\ & (\Equal0~1_combout\ & \Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \C2|C4|Selector1~0_combout\,
	datab => \C2|C4|PS.Idle~regout\,
	datac => \Equal0~1_combout\,
	datad => \Equal0~0_combout\,
	combout => \C2|C4|Selector1~1_combout\);

-- Location: LCFF_X31_Y21_N1
\C2|C4|PS.Send\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \C2|C4|Selector1~1_combout\,
	sclr => \ALT_INV_Reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \C2|C4|PS.Send~regout\);

-- Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TxData_In[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TxData_In(0));

-- Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TxData_In[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TxData_In(1));

-- Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TxData_In[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TxData_In(2));

-- Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TxData_In[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TxData_In(3));

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TxData_In[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TxData_In(4));

-- Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TxData_In[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TxData_In(5));

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TxData_In[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TxData_In(6));

-- Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TxData_In[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TxData_In(7));

-- Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\TxDatum_Out~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \C1|C3|ALT_INV_Data_Internal\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_TxDatum_Out);

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DigitSS1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \C2|C7|C0|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DigitSS1(0));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DigitSS1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \C2|C7|C0|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DigitSS1(1));

-- Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DigitSS1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \C2|C7|C0|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DigitSS1(2));

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DigitSS1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \C2|C7|C0|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DigitSS1(3));

-- Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DigitSS1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \C2|C7|C0|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DigitSS1(4));

-- Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DigitSS1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \C2|C7|C0|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DigitSS1(5));

-- Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DigitSS1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \C2|C7|C0|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DigitSS1(6));

-- Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DigitSS2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \C2|C7|C1|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DigitSS2(0));

-- Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DigitSS2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \C2|C7|C1|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DigitSS2(1));

-- Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DigitSS2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \C2|C7|C1|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DigitSS2(2));

-- Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DigitSS2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \C2|C7|C1|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DigitSS2(3));

-- Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DigitSS2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \C2|C7|C1|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DigitSS2(4));

-- Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DigitSS2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \C2|C7|C1|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DigitSS2(5));

-- Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DigitSS2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \C2|C7|C1|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DigitSS2(6));

-- Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DigitSS3[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \C2|C7|C2|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DigitSS3(0));

-- Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DigitSS3[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \C2|C7|C2|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DigitSS3(1));

-- Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DigitSS3[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \C2|C7|C2|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DigitSS3(2));

-- Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DigitSS3[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \C2|C7|C2|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DigitSS3(3));

-- Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DigitSS3[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \C2|C7|C2|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DigitSS3(4));

-- Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DigitSS3[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \C2|C7|C2|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DigitSS3(5));

-- Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DigitSS3[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \C2|C7|C2|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DigitSS3(6));

-- Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Pulse~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \C2|C4|PS.Send~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Pulse);
END structure;


