vendor_name = ModelSim
source_file = 1, F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/latchD/latchD.vhd
source_file = 1, F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/flipFlop/flipFlop.vhd
source_file = 1, f:/instalados/quartus/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, f:/instalados/quartus/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, f:/instalados/quartus/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, f:/instalados/quartus/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/BancoDeRegistros/registro/flipFlop/db/flipFlop.cbx.xml
design_name = flipFlop
instance = comp, \Q~output , Q~output, flipFlop, 1
instance = comp, \Qn~output , Qn~output, flipFlop, 1
instance = comp, \D~input , D~input, flipFlop, 1
instance = comp, \Clk~input , Clk~input, flipFlop, 1
instance = comp, \latch1|q1~0 , latch1|q1~0, flipFlop, 1
instance = comp, \latch2|q1~0 , latch2|q1~0, flipFlop, 1
instance = comp, \latch2|qn1~1 , latch2|qn1~1, flipFlop, 1
instance = comp, \Q~input , Q~input, flipFlop, 1
instance = comp, \Qn~input , Qn~input, flipFlop, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, flipFlop, 1
