$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
  $var wire 1 # clk $end
  $var wire 1 $ rst_n $end
 $upscope $end
 $scope module cpu $end
  $var wire 1 % clk $end
  $var wire 1 & rst_n $end
  $var wire 32 ' pc [31:0] $end
  $var wire 32 ( pc_next [31:0] $end
  $var wire 32 ) instruction [31:0] $end
  $var wire 7 * op [6:0] $end
  $var wire 3 + f3 [2:0] $end
  $var wire 1 , alu_zero $end
  $var wire 3 - alu_control [2:0] $end
  $var wire 2 . imm_source [1:0] $end
  $var wire 1 / mem_write $end
  $var wire 1 0 reg_write $end
  $var wire 1 1 alu_source $end
  $var wire 1 2 write_back_source $end
  $var wire 5 3 source_reg1 [4:0] $end
  $var wire 5 4 source_reg2 [4:0] $end
  $var wire 5 5 dest_reg [4:0] $end
  $var wire 32 6 read_reg1 [31:0] $end
  $var wire 32 7 read_reg2 [31:0] $end
  $var wire 32 8 write_back_data [31:0] $end
  $var wire 25 9 raw_imm [24:0] $end
  $var wire 32 : immediate [31:0] $end
  $var wire 32 ; alu_result [31:0] $end
  $var wire 32 < alu_src2 [31:0] $end
  $var wire 32 = mem_read [31:0] $end
  $scope module alu_inst $end
   $var wire 3 > alu_control [2:0] $end
   $var wire 32 ? src1 [31:0] $end
   $var wire 32 @ src2 [31:0] $end
   $var wire 32 A alu_result [31:0] $end
   $var wire 1 B zero $end
  $upscope $end
  $scope module control_unit $end
   $var wire 7 C op [6:0] $end
   $var wire 3 D func3 [2:0] $end
   $var wire 7 E func7 [6:0] $end
   $var wire 1 F alu_zero $end
   $var wire 3 G alu_control [2:0] $end
   $var wire 2 H imm_source [1:0] $end
   $var wire 1 I mem_write $end
   $var wire 1 J reg_write $end
   $var wire 1 K alu_source $end
   $var wire 1 L write_back_source $end
   $var wire 2 M alu_op [1:0] $end
  $upscope $end
  $scope module data_memory $end
   $var wire 32 ,! WORDS [31:0] $end
   $var wire 144 -! mem_init [143:0] $end
   $var wire 1 N clk $end
   $var wire 32 O address [31:0] $end
   $var wire 32 P write_data [31:0] $end
   $var wire 1 Q write_enable $end
   $var wire 1 R rst_n $end
   $var wire 32 S read_data [31:0] $end
   $scope module unnamedblk1 $end
    $var wire 32 T i [31:0] $end
   $upscope $end
  $upscope $end
  $scope module instruction_memory $end
   $var wire 32 ,! WORDS [31:0] $end
   $var wire 144 2! mem_init [143:0] $end
   $var wire 1 U clk $end
   $var wire 32 V address [31:0] $end
   $var wire 32 W write_data [31:0] $end
   $var wire 1 X write_enable $end
   $var wire 1 Y rst_n $end
   $var wire 32 Z read_data [31:0] $end
   $scope module unnamedblk1 $end
    $var wire 32 [ i [31:0] $end
   $upscope $end
  $upscope $end
  $scope module regfile $end
   $var wire 1 \ clk $end
   $var wire 1 ] rst_n $end
   $var wire 5 ^ address1 [4:0] $end
   $var wire 5 _ address2 [4:0] $end
   $var wire 32 ` read_data1 [31:0] $end
   $var wire 32 a read_data2 [31:0] $end
   $var wire 1 b write_enable $end
   $var wire 32 c write_data [31:0] $end
   $var wire 5 d address3 [4:0] $end
   $var wire 32 e registers[0] [31:0] $end
   $var wire 32 f registers[1] [31:0] $end
   $var wire 32 g registers[2] [31:0] $end
   $var wire 32 h registers[3] [31:0] $end
   $var wire 32 i registers[4] [31:0] $end
   $var wire 32 j registers[5] [31:0] $end
   $var wire 32 k registers[6] [31:0] $end
   $var wire 32 l registers[7] [31:0] $end
   $var wire 32 m registers[8] [31:0] $end
   $var wire 32 n registers[9] [31:0] $end
   $var wire 32 o registers[10] [31:0] $end
   $var wire 32 p registers[11] [31:0] $end
   $var wire 32 q registers[12] [31:0] $end
   $var wire 32 r registers[13] [31:0] $end
   $var wire 32 s registers[14] [31:0] $end
   $var wire 32 t registers[15] [31:0] $end
   $var wire 32 u registers[16] [31:0] $end
   $var wire 32 v registers[17] [31:0] $end
   $var wire 32 w registers[18] [31:0] $end
   $var wire 32 x registers[19] [31:0] $end
   $var wire 32 y registers[20] [31:0] $end
   $var wire 32 z registers[21] [31:0] $end
   $var wire 32 { registers[22] [31:0] $end
   $var wire 32 | registers[23] [31:0] $end
   $var wire 32 } registers[24] [31:0] $end
   $var wire 32 ~ registers[25] [31:0] $end
   $var wire 32 !! registers[26] [31:0] $end
   $var wire 32 "! registers[27] [31:0] $end
   $var wire 32 #! registers[28] [31:0] $end
   $var wire 32 $! registers[29] [31:0] $end
   $var wire 32 %! registers[30] [31:0] $end
   $var wire 32 &! registers[31] [31:0] $end
   $scope module unnamedblk1 $end
    $var wire 32 '! i [31:0] $end
   $upscope $end
  $upscope $end
  $scope module sign_extender $end
   $var wire 25 (! raw_src [24:0] $end
   $var wire 2 )! imm_source [1:0] $end
   $var wire 32 *! immediate [31:0] $end
   $var wire 12 +! gathered_imm [11:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
1%
0&
b00000000000000000000000000000000 '
b00000000000000000000000000000100 (
b00000000100000000010100100000011 )
b0000011 *
b010 +
0,
b000 -
b00 .
0/
10
11
12
b00000 3
b01000 4
b10010 5
b00000000000000000000000000000000 6
b00000000000000000000000000000000 7
b11011110101011011011111011101111 8
b0000000010000000001010010 9
b00000000000000000000000000001000 :
b00000000000000000000000000001000 ;
b00000000000000000000000000001000 <
b11011110101011011011111011101111 =
b000 >
b00000000000000000000000000000000 ?
b00000000000000000000000000001000 @
b00000000000000000000000000001000 A
0B
b0000011 C
b010 D
b0000000 E
0F
b000 G
b00 H
0I
1J
1K
1L
b00 M
1N
b00000000000000000000000000000010 O
b00000000000000000000000000000000 P
0Q
1R
b11011110101011011011111011101111 S
b00000000000000000000000000000000 T
1U
b00000000000000000000000000000000 V
b00000000000000000000000000000000 W
0X
1Y
b00000000100000000010100100000011 Z
b00000000000000000000000000000000 [
1\
0]
b00000 ^
b01000 _
b00000000000000000000000000000000 `
b00000000000000000000000000000000 a
1b
b11011110101011011011111011101111 c
b10010 d
b00000000000000000000000000000000 e
b00000000000000000000000000000000 f
b00000000000000000000000000000000 g
b00000000000000000000000000000000 h
b00000000000000000000000000000000 i
b00000000000000000000000000000000 j
b00000000000000000000000000000000 k
b00000000000000000000000000000000 l
b00000000000000000000000000000000 m
b00000000000000000000000000000000 n
b00000000000000000000000000000000 o
b00000000000000000000000000000000 p
b00000000000000000000000000000000 q
b00000000000000000000000000000000 r
b00000000000000000000000000000000 s
b00000000000000000000000000000000 t
b00000000000000000000000000000000 u
b00000000000000000000000000000000 v
b00000000000000000000000000000000 w
b00000000000000000000000000000000 x
b00000000000000000000000000000000 y
b00000000000000000000000000000000 z
b00000000000000000000000000000000 {
b00000000000000000000000000000000 |
b00000000000000000000000000000000 }
b00000000000000000000000000000000 ~
b00000000000000000000000000000000 !!
b00000000000000000000000000000000 "!
b00000000000000000000000000000000 #!
b00000000000000000000000000000000 $!
b00000000000000000000000000000000 %!
b00000000000000000000000000000000 &!
b00000000000000000000000000100000 '!
b0000000010000000001010010 (!
b00 )!
b00000000000000000000000000001000 *!
b000000001000 +!
b00000000000000000000000001000000 ,!
b001011100010111101110100011001010111001101110100010111110110010001101101011001010110110101101111011100100111100100101110011010000110010101111000 -!
b001011100010111101110100011001010111001101110100010111110110100101101101011001010110110101101111011100100111100100101110011010000110010101111000 2!
#500
0#
0%
0N
0U
0\
#1000
1#
1$
1%
1&
1N
1U
1\
1]
#1500
0#
0%
0N
0U
0\
#2000
1#
1%
b00000000000000000000000000000100 '
b00000000000000000000000000001000 (
b00000001001000000010011000100011 )
b0100011 *
b01 .
1/
00
b10010 4
b01100 5
b11011110101011011011111011101111 7
b11110010111100101111001011110010 8
b0000000100100000001001100 9
b00000000000000000000000000001100 :
b00000000000000000000000000001100 ;
b00000000000000000000000000001100 <
b11110010111100101111001011110010 =
b00000000000000000000000000001100 @
b00000000000000000000000000001100 A
b0100011 C
b01 H
1I
0J
1N
b00000000000000000000000000000011 O
b11011110101011011011111011101111 P
1Q
b11110010111100101111001011110010 S
1U
b00000000000000000000000000000001 V
b00000001001000000010011000100011 Z
1\
b10010 _
b11011110101011011011111011101111 a
0b
b11110010111100101111001011110010 c
b01100 d
b11011110101011011011111011101111 w
b0000000100100000001001100 (!
b01 )!
b00000000000000000000000000001100 *!
b000000001100 +!
#2500
0#
0%
0N
0U
0\
#3000
1#
1%
b00000000000000000000000000001000 '
b00000000000000000000000000001100 (
b00000001000000000010100110000011 )
b0000011 *
b00 .
0/
10
b10000 4
b10011 5
b00000000000000000000000000000000 7
b00000000000000000000101010101010 8
b0000000100000000001010011 9
b00000000000000000000000000010000 :
b00000000000000000000000000010000 ;
b00000000000000000000000000010000 <
b00000000000000000000101010101010 =
b00000000000000000000000000010000 @
b00000000000000000000000000010000 A
b0000011 C
b00 H
0I
1J
1N
b00000000000000000000000000000100 O
b00000000000000000000000000000000 P
0Q
b00000000000000000000101010101010 S
1U
b00000000000000000000000000000010 V
b00000001000000000010100110000011 Z
1\
b10000 _
b00000000000000000000000000000000 a
1b
b00000000000000000000101010101010 c
b10011 d
b0000000100000000001010011 (!
b00 )!
b00000000000000000000000000010000 *!
b000000010000 +!
#3500
0#
0%
0N
0U
0\
#4000
1#
1%
b00000000000000000000000000001100 '
b00000000000000000000000000010000 (
b00000001001110010000101000110011 )
b0110011 *
b000 +
01
02
b10010 3
b10011 4
b10100 5
b11011110101011011011111011101111 6
b00000000000000000000101010101010 7
b11011110101011011100100110011001 8
b0000000100111001000010100 9
b00000000000000000000000000010011 :
b11011110101011011100100110011001 ;
b00000000000000000000101010101010 <
b00000000000000000000000000000000 =
b11011110101011011011111011101111 ?
b00000000000000000000101010101010 @
b11011110101011011100100110011001 A
b0110011 C
b000 D
0K
0L
b10 M
1N
b00110111101010110111001001100110 O
b00000000000000000000101010101010 P
b00000000000000000000000000000000 S
1U
b00000000000000000000000000000011 V
b00000001001110010000101000110011 Z
1\
b10010 ^
b10011 _
b11011110101011011011111011101111 `
b00000000000000000000101010101010 a
b11011110101011011100100110011001 c
b10100 d
b00000000000000000000101010101010 x
b0000000100111001000010100 (!
b00000000000000000000000000010011 *!
b000000010011 +!
#4500
0#
0%
0N
0U
0\
#5000
1#
1%
b00000000000000000000000000010000 '
b00000000000000000000000000010100 (
b00000000000000000000000000010011 )
b0010011 *
1,
00
b00000 3
b00000 4
b00000 5
b00000000000000000000000000000000 6
b00000000000000000000000000000000 7
b00000000000000000000000000000000 8
b0000000000000000000000000 9
b00000000000000000000000000000000 :
b00000000000000000000000000000000 ;
b00000000000000000000000000000000 <
b10101110101011101010111010101110 =
b00000000000000000000000000000000 ?
b00000000000000000000000000000000 @
b00000000000000000000000000000000 A
1B
b0010011 C
1F
0J
b00 M
1N
b00000000000000000000000000000000 O
b00000000000000000000000000000000 P
b10101110101011101010111010101110 S
1U
b00000000000000000000000000000100 V
b00000000000000000000000000010011 Z
1\
b00000 ^
b00000 _
b00000000000000000000000000000000 `
b00000000000000000000000000000000 a
0b
b00000000000000000000000000000000 c
b00000 d
b11011110101011011100100110011001 y
b0000000000000000000000000 (!
b00000000000000000000000000000000 *!
b000000000000 +!
#5500
0#
0%
0N
0U
0\
#6000
1#
1%
b00000000000000000000000000010100 '
b00000000000000000000000000011000 (
1N
1U
b00000000000000000000000000000101 V
1\
