
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017145    0.000736    0.089439 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006983    0.021004    0.115197    0.204636 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.021004    0.000192    0.204828 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009994    0.039787    0.266299    0.471128 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039787    0.000420    0.471548 v fanout76/A (sg13g2_buf_8)
     8    0.046951    0.022503    0.061580    0.533128 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.022965    0.002137    0.535266 v _216_/A_N (sg13g2_nand2b_1)
     3    0.012044    0.056812    0.077712    0.612977 v _216_/Y (sg13g2_nand2b_1)
                                                         _042_ (net)
                      0.056823    0.000653    0.613630 v _250_/B (sg13g2_nand2_1)
     2    0.010278    0.042191    0.048871    0.662501 ^ _250_/Y (sg13g2_nand2_1)
                                                         _075_ (net)
                      0.042204    0.000562    0.663064 ^ _252_/A (sg13g2_nand2_1)
     2    0.012225    0.059472    0.062811    0.725875 v _252_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.059497    0.001009    0.726884 v _253_/A (sg13g2_nor2b_1)
     2    0.012001    0.078947    0.078174    0.805058 ^ _253_/Y (sg13g2_nor2b_1)
                                                         _078_ (net)
                      0.078958    0.000745    0.805803 ^ _254_/C (sg13g2_nor3_1)
     1    0.004779    0.034158    0.038920    0.844723 v _254_/Y (sg13g2_nor3_1)
                                                         _079_ (net)
                      0.034159    0.000312    0.845035 v _255_/D (sg13g2_nor4_1)
     1    0.004115    0.083868    0.073856    0.918891 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.083868    0.000163    0.919054 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.007817    0.059564    0.065621    0.984676 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.059633    0.000934    0.985610 v output4/A (sg13g2_buf_2)
     1    0.052950    0.061974    0.101823    1.087432 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.062345    0.003890    1.091322 v sine_out[0] (out)
                                              1.091322   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.091322   data arrival time
---------------------------------------------------------------------------------------------
                                              2.758678   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
