$date
	Mon Sep 13 18:31:48 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BUF $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$scope module Instance0 $end
$var wire 1 " A $end
$var reg 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
1!
$end
#1
0"
#2
1"
