============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/Anlogic/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Thu Dec 19 13:59:15 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1003 : finish command "open_project Quick_Start.al" in  1.436823s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (7.6%)

RUN-1004 : used memory is 32 MB, reserved memory is 14 MB, peak memory is 32 MB
RUN-1002 : start command "import_device ef2_4.db -package EF2L45LG144B"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------
ARC-1001 :       OPTION       |          IO           |   SETTING   
ARC-1001 : ---------------------------------------------------------
ARC-1001 :        done        |         P109          |    gpio    
ARC-1001 :        initn       |         P110          |    gpio    
ARC-1001 :      programn      |         P119          |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  P136/P130/P131/P137  |  dedicated  
ARC-1001 : ---------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  5.409529s wall, 3.666024s user + 0.327602s system = 3.993626s CPU (73.8%)

RUN-1004 : used memory is 260 MB, reserved memory is 238 MB, peak memory is 260 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(53)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 61 in CPLD_SOC_AHB_TOP.v(118)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 78 in CPLD_SOC_AHB_TOP.v(119)
HDL-8007 ERROR: 'clk' is not declared in CPLD_SOC_AHB_TOP.v(28)
HDL-8007 ERROR: 'clk' is not declared in CPLD_SOC_AHB_TOP.v(38)
HDL-8007 ERROR: ignore module module due to previous errors in CPLD_SOC_AHB_TOP.v(137)
HDL-1007 : Verilog file 'CPLD_SOC_AHB_TOP.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(53)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 61 in CPLD_SOC_AHB_TOP.v(118)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 78 in CPLD_SOC_AHB_TOP.v(119)
HDL-8007 ERROR: 'clk' is not declared in CPLD_SOC_AHB_TOP.v(28)
HDL-8007 ERROR: 'clk' is not declared in CPLD_SOC_AHB_TOP.v(38)
HDL-8007 ERROR: ignore module module due to previous errors in CPLD_SOC_AHB_TOP.v(137)
HDL-1007 : Verilog file 'CPLD_SOC_AHB_TOP.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(53)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 61 in CPLD_SOC_AHB_TOP.v(118)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 78 in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(53)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 61 in CPLD_SOC_AHB_TOP.v(118)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 78 in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(77)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(77)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P95; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(77)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(56)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 50 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10474/263 useful/useless nets, 9578/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 486 distributor mux.
SYN-1016 : Merged 549 instances.
SYN-1015 : Optimize round 1, 3365 better
SYN-1014 : Optimize round 2
SYN-1032 : 9129/2973 useful/useless nets, 8233/518 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 568 better
SYN-1014 : Optimize round 3
SYN-1032 : 9129/0 useful/useless nets, 8233/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.637767s wall, 3.822024s user + 0.140401s system = 3.962425s CPU (108.9%)

RUN-1004 : used memory is 158 MB, reserved memory is 191 MB, peak memory is 279 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4391
  #and                720
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                144
  #bufif1               0
  #MX21                91
  #FADD                 0
  #DFF               2930
  #LATCH                0
#MACRO_ADD             33
#MACRO_EQ              88
#MACRO_MUX           2773

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1461   |2930   |121    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.542926s wall, 1.404009s user + 0.202801s system = 1.606810s CPU (104.1%)

RUN-1004 : used memory is 203 MB, reserved memory is 233 MB, peak memory is 279 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9266/0 useful/useless nets, 8371/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11930/0 useful/useless nets, 11035/0 useful/useless insts
SYN-1016 : Merged 91 instances.
SYN-2501 : Optimize round 1, 1460 better
SYN-2501 : Optimize round 2
SYN-1032 : 11839/0 useful/useless nets, 10944/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 33 macro adder
SYN-1032 : 12720/0 useful/useless nets, 11825/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 46406, tnet num: 12710, tinst num: 11799, tnode num: 87368, tedge num: 88402.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.600617s wall, 1.591210s user + 0.202801s system = 1.794012s CPU (112.1%)

RUN-1004 : used memory is 347 MB, reserved memory is 365 MB, peak memory is 347 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12710 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3200 (4.06), #lev = 7 (4.03)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3199 (4.06), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 3199 (4.06), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.66 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6930 instances into 3199 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8956/0 useful/useless nets, 8061/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2929 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 428 adder to BLE ...
SYN-4008 : Packed 428 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3199 LUT to BLE ...
SYN-4008 : Packed 3199 LUT and 1491 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 473 SEQ (74983 nodes)...
SYN-4004 : #2: Packed 1219 SEQ (1153773 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (101271 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 288 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3199/4587 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4122   out of   4480   92.01%
#reg                 2929   out of   4480   65.38%
#le                  4122
  #lut only          1193   out of   4122   28.94%
  #reg only             0   out of   4122    0.00%
  #lut&reg           2929   out of   4122   71.06%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4122  |4122  |2929  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  16.522437s wall, 17.222510s user + 1.248008s system = 18.470518s CPU (111.8%)

RUN-1004 : used memory is 331 MB, reserved memory is 365 MB, peak memory is 415 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.753941s wall, 2.698817s user + 0.109201s system = 2.808018s CPU (102.0%)

RUN-1004 : used memory is 336 MB, reserved memory is 366 MB, peak memory is 415 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2175 instances
RUN-1001 : 1034 mslices, 1034 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5975 nets
RUN-1001 : 3123 nets have 2 pins
RUN-1001 : 2192 nets have [3 - 5] pins
RUN-1001 : 456 nets have [6 - 10] pins
RUN-1001 : 64 nets have [11 - 20] pins
RUN-1001 : 137 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2173 instances, 2068 slices, 33 macros(336 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25581, tnet num: 5973, tinst num: 2173, tnode num: 31322, tedge num: 42871.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.296437s wall, 1.575610s user + 0.046800s system = 1.622410s CPU (125.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 955419
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.446071
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 530161, overlap = 194.5
PHY-3002 : Step(2): len = 347555, overlap = 261.25
PHY-3002 : Step(3): len = 265144, overlap = 289.75
PHY-3002 : Step(4): len = 213838, overlap = 306.5
PHY-3002 : Step(5): len = 174236, overlap = 325
PHY-3002 : Step(6): len = 144779, overlap = 342.25
PHY-3002 : Step(7): len = 119584, overlap = 358
PHY-3002 : Step(8): len = 97945.8, overlap = 374.5
PHY-3002 : Step(9): len = 84053, overlap = 385
PHY-3002 : Step(10): len = 78308.2, overlap = 390.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.21682e-07
PHY-3002 : Step(11): len = 76779.8, overlap = 390.75
PHY-3002 : Step(12): len = 77326.8, overlap = 389
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.53503e-06
PHY-3002 : Step(13): len = 78173.7, overlap = 386.5
PHY-3002 : Step(14): len = 93585.3, overlap = 357.25
PHY-3002 : Step(15): len = 105729, overlap = 333.75
PHY-3002 : Step(16): len = 104834, overlap = 332.25
PHY-3002 : Step(17): len = 107230, overlap = 329.5
PHY-3002 : Step(18): len = 112324, overlap = 314.25
PHY-3002 : Step(19): len = 108910, overlap = 312.75
PHY-3002 : Step(20): len = 108524, overlap = 312.5
PHY-3002 : Step(21): len = 108894, overlap = 312.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.07007e-06
PHY-3002 : Step(22): len = 111951, overlap = 302.5
PHY-3002 : Step(23): len = 117264, overlap = 292.75
PHY-3002 : Step(24): len = 117062, overlap = 280.75
PHY-3002 : Step(25): len = 118573, overlap = 274.75
PHY-3002 : Step(26): len = 119327, overlap = 272
PHY-3002 : Step(27): len = 122062, overlap = 269
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.14014e-06
PHY-3002 : Step(28): len = 123214, overlap = 267.75
PHY-3002 : Step(29): len = 128854, overlap = 265
PHY-3002 : Step(30): len = 132553, overlap = 249.75
PHY-3002 : Step(31): len = 134548, overlap = 244.5
PHY-3002 : Step(32): len = 136786, overlap = 233
PHY-3002 : Step(33): len = 138914, overlap = 224
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.22803e-05
PHY-3002 : Step(34): len = 142868, overlap = 210.25
PHY-3002 : Step(35): len = 149536, overlap = 201
PHY-3002 : Step(36): len = 149687, overlap = 194
PHY-3002 : Step(37): len = 150328, overlap = 188
PHY-3002 : Step(38): len = 152303, overlap = 186.25
PHY-3002 : Step(39): len = 153193, overlap = 182.75
PHY-3002 : Step(40): len = 154548, overlap = 176.5
PHY-3002 : Step(41): len = 156488, overlap = 169.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.45605e-05
PHY-3002 : Step(42): len = 158686, overlap = 164.75
PHY-3002 : Step(43): len = 161941, overlap = 157
PHY-3002 : Step(44): len = 162718, overlap = 153.25
PHY-3002 : Step(45): len = 164622, overlap = 151.75
PHY-3002 : Step(46): len = 166707, overlap = 153.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002392s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.446071
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.275572s wall, 1.170008s user + 0.046800s system = 1.216808s CPU (95.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.698074s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.84859e-06
PHY-3002 : Step(47): len = 168805, overlap = 160.75
PHY-3002 : Step(48): len = 168822, overlap = 166.25
PHY-3002 : Step(49): len = 166084, overlap = 169.5
PHY-3002 : Step(50): len = 162364, overlap = 178.25
PHY-3002 : Step(51): len = 157244, overlap = 190.75
PHY-3002 : Step(52): len = 151952, overlap = 200.5
PHY-3002 : Step(53): len = 147529, overlap = 207
PHY-3002 : Step(54): len = 143891, overlap = 210.25
PHY-3002 : Step(55): len = 140809, overlap = 213.75
PHY-3002 : Step(56): len = 138856, overlap = 214.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.16972e-05
PHY-3002 : Step(57): len = 143610, overlap = 212.75
PHY-3002 : Step(58): len = 152543, overlap = 205.25
PHY-3002 : Step(59): len = 151624, overlap = 201
PHY-3002 : Step(60): len = 152289, overlap = 198.75
PHY-3002 : Step(61): len = 152803, overlap = 195.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.20293e-05
PHY-3002 : Step(62): len = 161177, overlap = 182.75
PHY-3002 : Step(63): len = 172282, overlap = 162
PHY-3002 : Step(64): len = 170416, overlap = 162.5
PHY-3002 : Step(65): len = 170039, overlap = 161.75
PHY-3002 : Step(66): len = 170180, overlap = 160.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.26538e-05
PHY-3002 : Step(67): len = 178566, overlap = 145
PHY-3002 : Step(68): len = 186069, overlap = 142.25
PHY-3002 : Step(69): len = 186740, overlap = 131.75
PHY-3002 : Step(70): len = 187086, overlap = 127.25
PHY-3002 : Step(71): len = 187381, overlap = 123.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.53077e-05
PHY-3002 : Step(72): len = 191813, overlap = 117
PHY-3002 : Step(73): len = 194946, overlap = 109
PHY-3002 : Step(74): len = 196346, overlap = 109.75
PHY-3002 : Step(75): len = 196703, overlap = 115
PHY-3002 : Step(76): len = 196977, overlap = 112.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000170615
PHY-3002 : Step(77): len = 200647, overlap = 105.25
PHY-3002 : Step(78): len = 203570, overlap = 107.25
PHY-3002 : Step(79): len = 205653, overlap = 109.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.446071
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.165876s wall, 1.123207s user + 0.015600s system = 1.138807s CPU (97.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.718005s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (97.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.60319e-05
PHY-3002 : Step(80): len = 212328, overlap = 179
PHY-3002 : Step(81): len = 208726, overlap = 171.5
PHY-3002 : Step(82): len = 203786, overlap = 176.75
PHY-3002 : Step(83): len = 196971, overlap = 183
PHY-3002 : Step(84): len = 190229, overlap = 190.25
PHY-3002 : Step(85): len = 185346, overlap = 198.25
PHY-3002 : Step(86): len = 181106, overlap = 206
PHY-3002 : Step(87): len = 176633, overlap = 212.5
PHY-3002 : Step(88): len = 173190, overlap = 221.5
PHY-3002 : Step(89): len = 170612, overlap = 222.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000132064
PHY-3002 : Step(90): len = 179756, overlap = 209.5
PHY-3002 : Step(91): len = 185272, overlap = 199.5
PHY-3002 : Step(92): len = 186650, overlap = 187.75
PHY-3002 : Step(93): len = 187800, overlap = 182.75
PHY-3002 : Step(94): len = 189526, overlap = 180.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000264128
PHY-3002 : Step(95): len = 196719, overlap = 168.25
PHY-3002 : Step(96): len = 200773, overlap = 165.25
PHY-3002 : Step(97): len = 205228, overlap = 156.25
PHY-3002 : Step(98): len = 206773, overlap = 159
PHY-3002 : Step(99): len = 207101, overlap = 157.75
PHY-3002 : Step(100): len = 207495, overlap = 159.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000494144
PHY-3002 : Step(101): len = 212791, overlap = 155.25
PHY-3002 : Step(102): len = 214622, overlap = 148.25
PHY-3002 : Step(103): len = 217676, overlap = 148.25
PHY-3002 : Step(104): len = 219918, overlap = 140.5
PHY-3002 : Step(105): len = 219931, overlap = 140.5
PHY-3002 : Step(106): len = 220531, overlap = 139.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000967928
PHY-3002 : Step(107): len = 224096, overlap = 142
PHY-3002 : Step(108): len = 225012, overlap = 139.75
PHY-3002 : Step(109): len = 226971, overlap = 139.75
PHY-3002 : Step(110): len = 227575, overlap = 139.5
PHY-3002 : Step(111): len = 227661, overlap = 137.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00165897
PHY-3002 : Step(112): len = 229156, overlap = 140.25
PHY-3002 : Step(113): len = 230315, overlap = 140
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00233741
PHY-3002 : Step(114): len = 230960, overlap = 139
PHY-3002 : Step(115): len = 232169, overlap = 137
PHY-3002 : Step(116): len = 232950, overlap = 136
PHY-3002 : Step(117): len = 233457, overlap = 135.75
PHY-3002 : Step(118): len = 234319, overlap = 134.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.406139s wall, 0.109201s user + 0.187201s system = 0.296402s CPU (73.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.446071
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.180642s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (92.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.740527s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (99.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000303758
PHY-3002 : Step(119): len = 233143, overlap = 109.75
PHY-3002 : Step(120): len = 231184, overlap = 104.5
PHY-3002 : Step(121): len = 226678, overlap = 114.5
PHY-3002 : Step(122): len = 225186, overlap = 123.75
PHY-3002 : Step(123): len = 223548, overlap = 129
PHY-3002 : Step(124): len = 222487, overlap = 131.5
PHY-3002 : Step(125): len = 221921, overlap = 137.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000607516
PHY-3002 : Step(126): len = 225991, overlap = 130.75
PHY-3002 : Step(127): len = 226389, overlap = 131.5
PHY-3002 : Step(128): len = 228005, overlap = 128.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111507
PHY-3002 : Step(129): len = 230308, overlap = 126.25
PHY-3002 : Step(130): len = 231155, overlap = 120.75
PHY-3002 : Step(131): len = 232311, overlap = 118.25
PHY-3002 : Step(132): len = 232785, overlap = 119.75
PHY-3002 : Step(133): len = 233123, overlap = 118.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00177932
PHY-3002 : Step(134): len = 234501, overlap = 118.25
PHY-3002 : Step(135): len = 235238, overlap = 117.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00227942
PHY-3002 : Step(136): len = 236009, overlap = 118
PHY-3002 : Step(137): len = 236698, overlap = 118.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00266288
PHY-3002 : Step(138): len = 237232, overlap = 120.25
PHY-3002 : Step(139): len = 237921, overlap = 119.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00296878
PHY-3002 : Step(140): len = 238272, overlap = 119
PHY-3002 : Step(141): len = 238914, overlap = 117.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00326849
PHY-3002 : Step(142): len = 239173, overlap = 117.5
PHY-3002 : Step(143): len = 240205, overlap = 115.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020547s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (75.9%)

PHY-3001 : Legalized: Len = 246832, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 750 tiles.
PHY-3001 : 7 instances has been re-located, deltaX = 7, deltaY = 12.
PHY-3001 : Final: Len = 247363, Over = 0
RUN-1003 : finish command "place" in  24.724080s wall, 33.134612s user + 1.669211s system = 34.803823s CPU (140.8%)

RUN-1004 : used memory is 386 MB, reserved memory is 399 MB, peak memory is 415 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3037 to 2291
PHY-1001 : Pin misalignment score is improved from 2291 to 2247
PHY-1001 : Pin misalignment score is improved from 2247 to 2232
PHY-1001 : Pin misalignment score is improved from 2232 to 2233
PHY-1001 : Pin local connectivity score is improved from 213 to 0
PHY-1001 : Pin misalignment score is improved from 2330 to 2261
PHY-1001 : Pin misalignment score is improved from 2261 to 2247
PHY-1001 : Pin misalignment score is improved from 2247 to 2247
PHY-1001 : Pin local connectivity score is improved from 57 to 0
PHY-1001 : End pin swap;  5.018633s wall, 3.010819s user + 0.000000s system = 3.010819s CPU (60.0%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2175 instances
RUN-1001 : 1034 mslices, 1034 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5975 nets
RUN-1001 : 3123 nets have 2 pins
RUN-1001 : 2192 nets have [3 - 5] pins
RUN-1001 : 456 nets have [6 - 10] pins
RUN-1001 : 64 nets have [11 - 20] pins
RUN-1001 : 137 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 317376, over cnt = 1719(21%), over = 3452, worst = 8
PHY-1002 : len = 326368, over cnt = 1498(18%), over = 2368, worst = 6
PHY-1002 : len = 334008, over cnt = 1393(17%), over = 1906, worst = 4
PHY-1002 : len = 357336, over cnt = 1025(12%), over = 1102, worst = 3
PHY-1002 : len = 372904, over cnt = 814(10%), over = 834, worst = 2
PHY-1002 : len = 389256, over cnt = 720(8%), over = 729, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25581, tnet num: 5973, tinst num: 2173, tnode num: 31322, tedge num: 42871.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.023888s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (70.1%)

RUN-1004 : used memory is 386 MB, reserved memory is 400 MB, peak memory is 415 MB
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 23 out of 5975 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  8.356469s wall, 6.037239s user + 0.015600s system = 6.052839s CPU (72.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.287303s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (59.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 43320, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 0.425189s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (69.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 42296, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.366301s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (63.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 42280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 2; 0.038607s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 685088, over cnt = 2089(1%), over = 2189, worst = 3
PHY-1001 : End Routed; 37.469633s wall, 34.928624s user + 0.452403s system = 35.381027s CPU (94.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 624296, over cnt = 1235(0%), over = 1245, worst = 2
PHY-1001 : End DR Iter 1; 16.706102s wall, 16.582906s user + 0.171601s system = 16.754507s CPU (100.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 605800, over cnt = 549(0%), over = 549, worst = 1
PHY-1001 : End DR Iter 2; 13.442750s wall, 13.416086s user + 1.092007s system = 14.508093s CPU (107.9%)

PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
RUN-1003 : finish command "route" in  90.873199s wall, 80.792918s user + 2.012413s system = 82.805331s CPU (91.1%)

RUN-1004 : used memory is 549 MB, reserved memory is 553 MB, peak memory is 549 MB
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  4.424722s wall, 4.040426s user + 0.109201s system = 4.149627s CPU (93.8%)

RUN-1004 : used memory is 356 MB, reserved memory is 361 MB, peak memory is 549 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2175 instances
RUN-1001 : 1034 mslices, 1034 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5975 nets
RUN-1001 : 3123 nets have 2 pins
RUN-1001 : 2192 nets have [3 - 5] pins
RUN-1001 : 456 nets have [6 - 10] pins
RUN-1001 : 64 nets have [11 - 20] pins
RUN-1001 : 137 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2173 instances, 2068 slices, 33 macros(336 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25581, tnet num: 5973, tinst num: 2173, tnode num: 31322, tedge num: 42871.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.285183s wall, 1.263608s user + 0.046800s system = 1.310408s CPU (102.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 955419
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.446071
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(144): len = 530161, overlap = 194.5
PHY-3002 : Step(145): len = 347555, overlap = 261.25
PHY-3002 : Step(146): len = 265144, overlap = 289.75
PHY-3002 : Step(147): len = 213838, overlap = 306.5
PHY-3002 : Step(148): len = 174236, overlap = 325
PHY-3002 : Step(149): len = 144779, overlap = 342.25
PHY-3002 : Step(150): len = 119584, overlap = 358
PHY-3002 : Step(151): len = 97945.8, overlap = 374.5
PHY-3002 : Step(152): len = 84053, overlap = 385
PHY-3002 : Step(153): len = 78308.2, overlap = 390.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.21682e-07
PHY-3002 : Step(154): len = 76779.8, overlap = 390.75
PHY-3002 : Step(155): len = 77326.8, overlap = 389
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.53503e-06
PHY-3002 : Step(156): len = 78173.7, overlap = 386.5
PHY-3002 : Step(157): len = 93585.3, overlap = 357.25
PHY-3002 : Step(158): len = 105729, overlap = 333.75
PHY-3002 : Step(159): len = 104834, overlap = 332.25
PHY-3002 : Step(160): len = 107230, overlap = 329.5
PHY-3002 : Step(161): len = 112324, overlap = 314.25
PHY-3002 : Step(162): len = 108910, overlap = 312.75
PHY-3002 : Step(163): len = 108524, overlap = 312.5
PHY-3002 : Step(164): len = 108894, overlap = 312.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.07007e-06
PHY-3002 : Step(165): len = 111951, overlap = 302.5
PHY-3002 : Step(166): len = 117264, overlap = 292.75
PHY-3002 : Step(167): len = 117062, overlap = 280.75
PHY-3002 : Step(168): len = 118573, overlap = 274.75
PHY-3002 : Step(169): len = 119327, overlap = 272
PHY-3002 : Step(170): len = 122062, overlap = 269
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.14014e-06
PHY-3002 : Step(171): len = 123214, overlap = 267.75
PHY-3002 : Step(172): len = 128854, overlap = 265
PHY-3002 : Step(173): len = 132553, overlap = 249.75
PHY-3002 : Step(174): len = 134548, overlap = 244.5
PHY-3002 : Step(175): len = 136786, overlap = 233
PHY-3002 : Step(176): len = 138914, overlap = 224
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.22803e-05
PHY-3002 : Step(177): len = 142868, overlap = 210.25
PHY-3002 : Step(178): len = 149536, overlap = 201
PHY-3002 : Step(179): len = 149687, overlap = 194
PHY-3002 : Step(180): len = 150328, overlap = 188
PHY-3002 : Step(181): len = 152303, overlap = 186.25
PHY-3002 : Step(182): len = 153193, overlap = 182.75
PHY-3002 : Step(183): len = 154548, overlap = 176.5
PHY-3002 : Step(184): len = 156488, overlap = 169.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.45605e-05
PHY-3002 : Step(185): len = 158686, overlap = 164.75
PHY-3002 : Step(186): len = 161941, overlap = 157
PHY-3002 : Step(187): len = 162718, overlap = 153.25
PHY-3002 : Step(188): len = 164622, overlap = 151.75
PHY-3002 : Step(189): len = 166707, overlap = 153.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002654s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (587.8%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.446071
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.362517s wall, 1.388409s user + 0.015600s system = 1.404009s CPU (103.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.744043s wall, 0.717605s user + 0.015600s system = 0.733205s CPU (98.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.84859e-06
PHY-3002 : Step(190): len = 168805, overlap = 160.75
PHY-3002 : Step(191): len = 168822, overlap = 166.25
PHY-3002 : Step(192): len = 166084, overlap = 169.5
PHY-3002 : Step(193): len = 162364, overlap = 178.25
PHY-3002 : Step(194): len = 157244, overlap = 190.75
PHY-3002 : Step(195): len = 151952, overlap = 200.5
PHY-3002 : Step(196): len = 147529, overlap = 207
PHY-3002 : Step(197): len = 143891, overlap = 210.25
PHY-3002 : Step(198): len = 140809, overlap = 213.75
PHY-3002 : Step(199): len = 138856, overlap = 214.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.16972e-05
PHY-3002 : Step(200): len = 143610, overlap = 212.75
PHY-3002 : Step(201): len = 152543, overlap = 205.25
PHY-3002 : Step(202): len = 151624, overlap = 201
PHY-3002 : Step(203): len = 152289, overlap = 198.75
PHY-3002 : Step(204): len = 152803, overlap = 195.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.20293e-05
PHY-3002 : Step(205): len = 161177, overlap = 182.75
PHY-3002 : Step(206): len = 172282, overlap = 162
PHY-3002 : Step(207): len = 170416, overlap = 162.5
PHY-3002 : Step(208): len = 170039, overlap = 161.75
PHY-3002 : Step(209): len = 170180, overlap = 160.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.26538e-05
PHY-3002 : Step(210): len = 178566, overlap = 145
PHY-3002 : Step(211): len = 186069, overlap = 142.25
PHY-3002 : Step(212): len = 186740, overlap = 131.75
PHY-3002 : Step(213): len = 187086, overlap = 127.25
PHY-3002 : Step(214): len = 187381, overlap = 123.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.53077e-05
PHY-3002 : Step(215): len = 191813, overlap = 117
PHY-3002 : Step(216): len = 194946, overlap = 109
PHY-3002 : Step(217): len = 196346, overlap = 109.75
PHY-3002 : Step(218): len = 196703, overlap = 115
PHY-3002 : Step(219): len = 196977, overlap = 112.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000170615
PHY-3002 : Step(220): len = 200647, overlap = 105.25
PHY-3002 : Step(221): len = 203570, overlap = 107.25
PHY-3002 : Step(222): len = 205653, overlap = 109.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.446071
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.281796s wall, 1.279208s user + 0.000000s system = 1.279208s CPU (99.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.747599s wall, 0.780005s user + 0.031200s system = 0.811205s CPU (108.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.60319e-05
PHY-3002 : Step(223): len = 212328, overlap = 179
PHY-3002 : Step(224): len = 208726, overlap = 171.5
PHY-3002 : Step(225): len = 203786, overlap = 176.75
PHY-3002 : Step(226): len = 196971, overlap = 183
PHY-3002 : Step(227): len = 190229, overlap = 190.25
PHY-3002 : Step(228): len = 185346, overlap = 198.25
PHY-3002 : Step(229): len = 181106, overlap = 206
PHY-3002 : Step(230): len = 176633, overlap = 212.5
PHY-3002 : Step(231): len = 173190, overlap = 221.5
PHY-3002 : Step(232): len = 170612, overlap = 222.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000132064
PHY-3002 : Step(233): len = 179756, overlap = 209.5
PHY-3002 : Step(234): len = 185272, overlap = 199.5
PHY-3002 : Step(235): len = 186650, overlap = 187.75
PHY-3002 : Step(236): len = 187800, overlap = 182.75
PHY-3002 : Step(237): len = 189526, overlap = 180.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000264128
PHY-3002 : Step(238): len = 196719, overlap = 168.25
PHY-3002 : Step(239): len = 200773, overlap = 165.25
PHY-3002 : Step(240): len = 205228, overlap = 156.25
PHY-3002 : Step(241): len = 206773, overlap = 159
PHY-3002 : Step(242): len = 207101, overlap = 157.75
PHY-3002 : Step(243): len = 207495, overlap = 159.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000494144
PHY-3002 : Step(244): len = 212791, overlap = 155.25
PHY-3002 : Step(245): len = 214622, overlap = 148.25
PHY-3002 : Step(246): len = 217676, overlap = 148.25
PHY-3002 : Step(247): len = 219918, overlap = 140.5
PHY-3002 : Step(248): len = 219931, overlap = 140.5
PHY-3002 : Step(249): len = 220531, overlap = 139.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000967928
PHY-3002 : Step(250): len = 224096, overlap = 142
PHY-3002 : Step(251): len = 225012, overlap = 139.75
PHY-3002 : Step(252): len = 226971, overlap = 139.75
PHY-3002 : Step(253): len = 227575, overlap = 139.5
PHY-3002 : Step(254): len = 227661, overlap = 137.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00165897
PHY-3002 : Step(255): len = 229156, overlap = 140.25
PHY-3002 : Step(256): len = 230315, overlap = 140
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00233741
PHY-3002 : Step(257): len = 230960, overlap = 139
PHY-3002 : Step(258): len = 232169, overlap = 137
PHY-3002 : Step(259): len = 232950, overlap = 136
PHY-3002 : Step(260): len = 233457, overlap = 135.75
PHY-3002 : Step(261): len = 234319, overlap = 134.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.325090s wall, 0.156001s user + 0.202801s system = 0.358802s CPU (110.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.446071
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.183711s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (98.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.765486s wall, 0.780005s user + 0.000000s system = 0.780005s CPU (101.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000303758
PHY-3002 : Step(262): len = 233143, overlap = 109.75
PHY-3002 : Step(263): len = 231184, overlap = 104.5
PHY-3002 : Step(264): len = 226678, overlap = 114.5
PHY-3002 : Step(265): len = 225186, overlap = 123.75
PHY-3002 : Step(266): len = 223548, overlap = 129
PHY-3002 : Step(267): len = 222487, overlap = 131.5
PHY-3002 : Step(268): len = 221921, overlap = 137.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000607516
PHY-3002 : Step(269): len = 225991, overlap = 130.75
PHY-3002 : Step(270): len = 226389, overlap = 131.5
PHY-3002 : Step(271): len = 228005, overlap = 128.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111507
PHY-3002 : Step(272): len = 230308, overlap = 126.25
PHY-3002 : Step(273): len = 231155, overlap = 120.75
PHY-3002 : Step(274): len = 232311, overlap = 118.25
PHY-3002 : Step(275): len = 232785, overlap = 119.75
PHY-3002 : Step(276): len = 233123, overlap = 118.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00177932
PHY-3002 : Step(277): len = 234501, overlap = 118.25
PHY-3002 : Step(278): len = 235238, overlap = 117.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00227942
PHY-3002 : Step(279): len = 236009, overlap = 118
PHY-3002 : Step(280): len = 236698, overlap = 118.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00266288
PHY-3002 : Step(281): len = 237232, overlap = 120.25
PHY-3002 : Step(282): len = 237921, overlap = 119.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00296878
PHY-3002 : Step(283): len = 238272, overlap = 119
PHY-3002 : Step(284): len = 238914, overlap = 117.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00326849
PHY-3002 : Step(285): len = 239173, overlap = 117.5
PHY-3002 : Step(286): len = 240205, overlap = 115.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020037s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (77.9%)

PHY-3001 : Legalized: Len = 246832, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 750 tiles.
PHY-3001 : 7 instances has been re-located, deltaX = 7, deltaY = 12.
PHY-3001 : Final: Len = 247363, Over = 0
RUN-1003 : finish command "place" in  25.219781s wall, 34.601022s user + 1.762811s system = 36.363833s CPU (144.2%)

RUN-1004 : used memory is 426 MB, reserved memory is 429 MB, peak memory is 549 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(53)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 61 in CPLD_SOC_AHB_TOP.v(118)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 78 in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(53)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 61 in CPLD_SOC_AHB_TOP.v(118)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 78 in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(77)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(77)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P95; "
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105; "
USR-8055 ERROR: Pin ledout[0] is set to the same pad with ledout[0].
USR-8064 ERROR: Read EF2L45BG144B.adc error-out.
GUI-8309 ERROR: Failed to read adc EF2L45BG144B.adc.
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(53)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 61 in CPLD_SOC_AHB_TOP.v(118)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 78 in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(77)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(77)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P95; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(77)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(56)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 50 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10474/263 useful/useless nets, 9578/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 486 distributor mux.
SYN-1016 : Merged 549 instances.
SYN-1015 : Optimize round 1, 3365 better
SYN-1014 : Optimize round 2
SYN-1032 : 9129/2973 useful/useless nets, 8233/518 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 568 better
SYN-1014 : Optimize round 3
SYN-1032 : 9129/0 useful/useless nets, 8233/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.589322s wall, 3.619223s user + 0.124801s system = 3.744024s CPU (104.3%)

RUN-1004 : used memory is 341 MB, reserved memory is 350 MB, peak memory is 549 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4391
  #and                720
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                144
  #bufif1               0
  #MX21                91
  #FADD                 0
  #DFF               2930
  #LATCH                0
#MACRO_ADD             33
#MACRO_EQ              88
#MACRO_MUX           2773

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1461   |2930   |121    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 5 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.530010s wall, 1.435209s user + 0.062400s system = 1.497610s CPU (97.9%)

RUN-1004 : used memory is 371 MB, reserved memory is 379 MB, peak memory is 549 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9266/0 useful/useless nets, 8371/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11930/0 useful/useless nets, 11035/0 useful/useless insts
SYN-1016 : Merged 91 instances.
SYN-2501 : Optimize round 1, 1460 better
SYN-2501 : Optimize round 2
SYN-1032 : 11839/0 useful/useless nets, 10944/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 33 macro adder
SYN-1032 : 12720/0 useful/useless nets, 11825/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 46406, tnet num: 12710, tinst num: 11799, tnode num: 87368, tedge num: 88402.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.446196s wall, 1.513210s user + 0.031200s system = 1.544410s CPU (106.8%)

RUN-1004 : used memory is 478 MB, reserved memory is 480 MB, peak memory is 549 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12710 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3200 (4.06), #lev = 7 (4.03)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3199 (4.06), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 3199 (4.06), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.58 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6930 instances into 3199 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8956/0 useful/useless nets, 8061/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2929 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 428 adder to BLE ...
SYN-4008 : Packed 428 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3199 LUT to BLE ...
SYN-4008 : Packed 3199 LUT and 1491 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 473 SEQ (74983 nodes)...
SYN-4004 : #2: Packed 1219 SEQ (1153773 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (101271 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 288 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3199/4587 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4122   out of   4480   92.01%
#reg                 2929   out of   4480   65.38%
#le                  4122
  #lut only          1193   out of   4122   28.94%
  #reg only             0   out of   4122    0.00%
  #lut&reg           2929   out of   4122   71.06%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4122  |4122  |2929  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  16.807674s wall, 16.754507s user + 0.499203s system = 17.253711s CPU (102.7%)

RUN-1004 : used memory is 463 MB, reserved memory is 485 MB, peak memory is 549 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 6 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.823720s wall, 2.636417s user + 0.109201s system = 2.745618s CPU (97.2%)

RUN-1004 : used memory is 476 MB, reserved memory is 490 MB, peak memory is 549 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2175 instances
RUN-1001 : 1034 mslices, 1034 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5975 nets
RUN-1001 : 3123 nets have 2 pins
RUN-1001 : 2192 nets have [3 - 5] pins
RUN-1001 : 456 nets have [6 - 10] pins
RUN-1001 : 64 nets have [11 - 20] pins
RUN-1001 : 137 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2173 instances, 2068 slices, 33 macros(336 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25581, tnet num: 5973, tinst num: 2173, tnode num: 31322, tedge num: 42871.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.260337s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (96.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 955419
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.446071
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(287): len = 530161, overlap = 194.5
PHY-3002 : Step(288): len = 347555, overlap = 261.25
PHY-3002 : Step(289): len = 265144, overlap = 289.75
PHY-3002 : Step(290): len = 213838, overlap = 306.5
PHY-3002 : Step(291): len = 174236, overlap = 325
PHY-3002 : Step(292): len = 144779, overlap = 342.25
PHY-3002 : Step(293): len = 119584, overlap = 358
PHY-3002 : Step(294): len = 97945.8, overlap = 374.5
PHY-3002 : Step(295): len = 84053, overlap = 385
PHY-3002 : Step(296): len = 78308.2, overlap = 390.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.21682e-07
PHY-3002 : Step(297): len = 76779.8, overlap = 390.75
PHY-3002 : Step(298): len = 77326.8, overlap = 389
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.53503e-06
PHY-3002 : Step(299): len = 78173.7, overlap = 386.5
PHY-3002 : Step(300): len = 93585.3, overlap = 357.25
PHY-3002 : Step(301): len = 105729, overlap = 333.75
PHY-3002 : Step(302): len = 104834, overlap = 332.25
PHY-3002 : Step(303): len = 107230, overlap = 329.5
PHY-3002 : Step(304): len = 112324, overlap = 314.25
PHY-3002 : Step(305): len = 108910, overlap = 312.75
PHY-3002 : Step(306): len = 108524, overlap = 312.5
PHY-3002 : Step(307): len = 108894, overlap = 312.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.07007e-06
PHY-3002 : Step(308): len = 111951, overlap = 302.5
PHY-3002 : Step(309): len = 117264, overlap = 292.75
PHY-3002 : Step(310): len = 117062, overlap = 280.75
PHY-3002 : Step(311): len = 118573, overlap = 274.75
PHY-3002 : Step(312): len = 119327, overlap = 272
PHY-3002 : Step(313): len = 122062, overlap = 269
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.14014e-06
PHY-3002 : Step(314): len = 123214, overlap = 267.75
PHY-3002 : Step(315): len = 128854, overlap = 265
PHY-3002 : Step(316): len = 132553, overlap = 249.75
PHY-3002 : Step(317): len = 134548, overlap = 244.5
PHY-3002 : Step(318): len = 136786, overlap = 233
PHY-3002 : Step(319): len = 138914, overlap = 224
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.22803e-05
PHY-3002 : Step(320): len = 142868, overlap = 210.25
PHY-3002 : Step(321): len = 149536, overlap = 201
PHY-3002 : Step(322): len = 149687, overlap = 194
PHY-3002 : Step(323): len = 150328, overlap = 188
PHY-3002 : Step(324): len = 152303, overlap = 186.25
PHY-3002 : Step(325): len = 153193, overlap = 182.75
PHY-3002 : Step(326): len = 154548, overlap = 176.5
PHY-3002 : Step(327): len = 156488, overlap = 169.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.45605e-05
PHY-3002 : Step(328): len = 158686, overlap = 164.75
PHY-3002 : Step(329): len = 161941, overlap = 157
PHY-3002 : Step(330): len = 162718, overlap = 153.25
PHY-3002 : Step(331): len = 164622, overlap = 151.75
PHY-3002 : Step(332): len = 166707, overlap = 153.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002287s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.446071
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.435742s wall, 1.357209s user + 0.000000s system = 1.357209s CPU (94.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.749793s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.84859e-06
PHY-3002 : Step(333): len = 168805, overlap = 160.75
PHY-3002 : Step(334): len = 168822, overlap = 166.25
PHY-3002 : Step(335): len = 166084, overlap = 169.5
PHY-3002 : Step(336): len = 162364, overlap = 178.25
PHY-3002 : Step(337): len = 157244, overlap = 190.75
PHY-3002 : Step(338): len = 151952, overlap = 200.5
PHY-3002 : Step(339): len = 147529, overlap = 207
PHY-3002 : Step(340): len = 143891, overlap = 210.25
PHY-3002 : Step(341): len = 140809, overlap = 213.75
PHY-3002 : Step(342): len = 138856, overlap = 214.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.16972e-05
PHY-3002 : Step(343): len = 143610, overlap = 212.75
PHY-3002 : Step(344): len = 152543, overlap = 205.25
PHY-3002 : Step(345): len = 151624, overlap = 201
PHY-3002 : Step(346): len = 152289, overlap = 198.75
PHY-3002 : Step(347): len = 152803, overlap = 195.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.20293e-05
PHY-3002 : Step(348): len = 161177, overlap = 182.75
PHY-3002 : Step(349): len = 172282, overlap = 162
PHY-3002 : Step(350): len = 170416, overlap = 162.5
PHY-3002 : Step(351): len = 170039, overlap = 161.75
PHY-3002 : Step(352): len = 170180, overlap = 160.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.26538e-05
PHY-3002 : Step(353): len = 178566, overlap = 145
PHY-3002 : Step(354): len = 186069, overlap = 142.25
PHY-3002 : Step(355): len = 186740, overlap = 131.75
PHY-3002 : Step(356): len = 187086, overlap = 127.25
PHY-3002 : Step(357): len = 187381, overlap = 123.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.53077e-05
PHY-3002 : Step(358): len = 191813, overlap = 117
PHY-3002 : Step(359): len = 194946, overlap = 109
PHY-3002 : Step(360): len = 196346, overlap = 109.75
PHY-3002 : Step(361): len = 196703, overlap = 115
PHY-3002 : Step(362): len = 196977, overlap = 112.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000170615
PHY-3002 : Step(363): len = 200647, overlap = 105.25
PHY-3002 : Step(364): len = 203570, overlap = 107.25
PHY-3002 : Step(365): len = 205653, overlap = 109.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.446071
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.291159s wall, 1.232408s user + 0.000000s system = 1.232408s CPU (95.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.785176s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (95.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.60319e-05
PHY-3002 : Step(366): len = 212328, overlap = 179
PHY-3002 : Step(367): len = 208726, overlap = 171.5
PHY-3002 : Step(368): len = 203786, overlap = 176.75
PHY-3002 : Step(369): len = 196971, overlap = 183
PHY-3002 : Step(370): len = 190229, overlap = 190.25
PHY-3002 : Step(371): len = 185346, overlap = 198.25
PHY-3002 : Step(372): len = 181106, overlap = 206
PHY-3002 : Step(373): len = 176633, overlap = 212.5
PHY-3002 : Step(374): len = 173190, overlap = 221.5
PHY-3002 : Step(375): len = 170612, overlap = 222.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000132064
PHY-3002 : Step(376): len = 179756, overlap = 209.5
PHY-3002 : Step(377): len = 185272, overlap = 199.5
PHY-3002 : Step(378): len = 186650, overlap = 187.75
PHY-3002 : Step(379): len = 187800, overlap = 182.75
PHY-3002 : Step(380): len = 189526, overlap = 180.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000264128
PHY-3002 : Step(381): len = 196719, overlap = 168.25
PHY-3002 : Step(382): len = 200773, overlap = 165.25
PHY-3002 : Step(383): len = 205228, overlap = 156.25
PHY-3002 : Step(384): len = 206773, overlap = 159
PHY-3002 : Step(385): len = 207101, overlap = 157.75
PHY-3002 : Step(386): len = 207495, overlap = 159.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000494144
PHY-3002 : Step(387): len = 212791, overlap = 155.25
PHY-3002 : Step(388): len = 214622, overlap = 148.25
PHY-3002 : Step(389): len = 217676, overlap = 148.25
PHY-3002 : Step(390): len = 219918, overlap = 140.5
PHY-3002 : Step(391): len = 219931, overlap = 140.5
PHY-3002 : Step(392): len = 220531, overlap = 139.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000967928
PHY-3002 : Step(393): len = 224096, overlap = 142
PHY-3002 : Step(394): len = 225012, overlap = 139.75
PHY-3002 : Step(395): len = 226971, overlap = 139.75
PHY-3002 : Step(396): len = 227575, overlap = 139.5
PHY-3002 : Step(397): len = 227661, overlap = 137.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00165897
PHY-3002 : Step(398): len = 229156, overlap = 140.25
PHY-3002 : Step(399): len = 230315, overlap = 140
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00233741
PHY-3002 : Step(400): len = 230960, overlap = 139
PHY-3002 : Step(401): len = 232169, overlap = 137
PHY-3002 : Step(402): len = 232950, overlap = 136
PHY-3002 : Step(403): len = 233457, overlap = 135.75
PHY-3002 : Step(404): len = 234319, overlap = 134.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.401783s wall, 0.234002s user + 0.156001s system = 0.390002s CPU (97.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.446071
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.281443s wall, 1.248008s user + 0.015600s system = 1.263608s CPU (98.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.775650s wall, 0.733205s user + 0.015600s system = 0.748805s CPU (96.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000303758
PHY-3002 : Step(405): len = 233143, overlap = 109.75
PHY-3002 : Step(406): len = 231184, overlap = 104.5
PHY-3002 : Step(407): len = 226678, overlap = 114.5
PHY-3002 : Step(408): len = 225186, overlap = 123.75
PHY-3002 : Step(409): len = 223548, overlap = 129
PHY-3002 : Step(410): len = 222487, overlap = 131.5
PHY-3002 : Step(411): len = 221921, overlap = 137.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000607516
PHY-3002 : Step(412): len = 225991, overlap = 130.75
PHY-3002 : Step(413): len = 226389, overlap = 131.5
PHY-3002 : Step(414): len = 228005, overlap = 128.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111507
PHY-3002 : Step(415): len = 230308, overlap = 126.25
PHY-3002 : Step(416): len = 231155, overlap = 120.75
PHY-3002 : Step(417): len = 232311, overlap = 118.25
PHY-3002 : Step(418): len = 232785, overlap = 119.75
PHY-3002 : Step(419): len = 233123, overlap = 118.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00177932
PHY-3002 : Step(420): len = 234501, overlap = 118.25
PHY-3002 : Step(421): len = 235238, overlap = 117.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00227942
PHY-3002 : Step(422): len = 236009, overlap = 118
PHY-3002 : Step(423): len = 236698, overlap = 118.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00266288
PHY-3002 : Step(424): len = 237232, overlap = 120.25
PHY-3002 : Step(425): len = 237921, overlap = 119.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00296878
PHY-3002 : Step(426): len = 238272, overlap = 119
PHY-3002 : Step(427): len = 238914, overlap = 117.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00326849
PHY-3002 : Step(428): len = 239173, overlap = 117.5
PHY-3002 : Step(429): len = 240205, overlap = 115.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021223s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (147.0%)

PHY-3001 : Legalized: Len = 246832, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 750 tiles.
PHY-3001 : 7 instances has been re-located, deltaX = 7, deltaY = 12.
PHY-3001 : Final: Len = 247363, Over = 0
RUN-1003 : finish command "place" in  25.675749s wall, 32.541809s user + 1.747211s system = 34.289020s CPU (133.5%)

RUN-1004 : used memory is 497 MB, reserved memory is 510 MB, peak memory is 549 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3037 to 2291
PHY-1001 : Pin misalignment score is improved from 2291 to 2247
PHY-1001 : Pin misalignment score is improved from 2247 to 2232
PHY-1001 : Pin misalignment score is improved from 2232 to 2233
PHY-1001 : Pin local connectivity score is improved from 213 to 0
PHY-1001 : Pin misalignment score is improved from 2330 to 2261
PHY-1001 : Pin misalignment score is improved from 2261 to 2247
PHY-1001 : Pin misalignment score is improved from 2247 to 2247
PHY-1001 : Pin local connectivity score is improved from 57 to 0
PHY-1001 : End pin swap;  3.157274s wall, 3.088820s user + 0.000000s system = 3.088820s CPU (97.8%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2175 instances
RUN-1001 : 1034 mslices, 1034 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5975 nets
RUN-1001 : 3123 nets have 2 pins
RUN-1001 : 2192 nets have [3 - 5] pins
RUN-1001 : 456 nets have [6 - 10] pins
RUN-1001 : 64 nets have [11 - 20] pins
RUN-1001 : 137 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 317376, over cnt = 1719(21%), over = 3452, worst = 8
PHY-1002 : len = 326368, over cnt = 1498(18%), over = 2368, worst = 6
PHY-1002 : len = 334008, over cnt = 1393(17%), over = 1906, worst = 4
PHY-1002 : len = 357336, over cnt = 1025(12%), over = 1102, worst = 3
PHY-1002 : len = 372904, over cnt = 814(10%), over = 834, worst = 2
PHY-1002 : len = 389256, over cnt = 720(8%), over = 729, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25581, tnet num: 5973, tinst num: 2173, tnode num: 31322, tedge num: 42871.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 23 out of 5975 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.785075s wall, 5.662836s user + 0.031200s system = 5.694037s CPU (98.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.141890s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (109.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 43320, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 0.243086s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (89.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 42296, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.226196s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (96.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 42280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 2; 0.007118s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 685088, over cnt = 2089(1%), over = 2189, worst = 3
PHY-1001 : End Routed; 27.874852s wall, 32.229807s user + 0.327602s system = 32.557409s CPU (116.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 624296, over cnt = 1235(0%), over = 1245, worst = 2
PHY-1001 : End DR Iter 1; 16.608193s wall, 16.848108s user + 0.078001s system = 16.926109s CPU (101.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 605800, over cnt = 549(0%), over = 549, worst = 1
PHY-1001 : End DR Iter 2; 12.559714s wall, 12.370879s user + 0.000000s system = 12.370879s CPU (98.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 607632, over cnt = 225(0%), over = 225, worst = 1
PHY-1001 : End DR Iter 3; 3.213655s wall, 3.166820s user + 0.000000s system = 3.166820s CPU (98.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 611288, over cnt = 112(0%), over = 112, worst = 1
PHY-1001 : End DR Iter 4; 1.978758s wall, 1.950012s user + 0.000000s system = 1.950012s CPU (98.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 614496, over cnt = 58(0%), over = 58, worst = 1
PHY-1001 : End DR Iter 5; 1.738467s wall, 1.700411s user + 0.000000s system = 1.700411s CPU (97.8%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 617792, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 6; 2.990155s wall, 2.979619s user + 0.000000s system = 2.979619s CPU (99.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 618808, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End DR Iter 7; 3.918362s wall, 3.868825s user + 0.000000s system = 3.868825s CPU (98.7%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 619248, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 8; 4.094436s wall, 4.071626s user + 0.000000s system = 4.071626s CPU (99.4%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 619248, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 9; 3.748045s wall, 3.697224s user + 0.000000s system = 3.697224s CPU (98.6%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 619248, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 10; 3.751875s wall, 3.697224s user + 0.000000s system = 3.697224s CPU (98.5%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 619240, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 9; 3.769516s wall, 3.697224s user + 0.015600s system = 3.712824s CPU (98.5%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 619320, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End LB Iter 10; 3.495161s wall, 3.494422s user + 0.000000s system = 3.494422s CPU (100.0%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 619320, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End LB Iter 11; 3.536002s wall, 3.478822s user + 0.000000s system = 3.478822s CPU (98.4%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 619320, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End LB Iter 12; 3.487467s wall, 3.463222s user + 0.000000s system = 3.463222s CPU (99.3%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 619320, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End LB Iter 13; 3.511286s wall, 3.432022s user + 0.015600s system = 3.447622s CPU (98.2%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 619584, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DC Iter 2; 4.556948s wall, 4.555229s user + 0.000000s system = 4.555229s CPU (100.0%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 619760, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DC Iter 3; 7.127008s wall, 6.988845s user + 0.000000s system = 6.988845s CPU (98.1%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 620000, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 4; 2.944800s wall, 2.886019s user + 0.000000s system = 2.886019s CPU (98.0%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 620072, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 5; 3.209907s wall, 3.244821s user + 0.000000s system = 3.244821s CPU (101.1%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 619984, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 6; 1.769817s wall, 1.731611s user + 0.015600s system = 1.747211s CPU (98.7%)

PHY-1001 : ==== DC Iter 6 ====
PHY-1002 : len = 619984, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 7; 3.095378s wall, 3.026419s user + 0.000000s system = 3.026419s CPU (97.8%)

PHY-1001 : ==== DC Iter 7 ====
PHY-1002 : len = 620024, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 8; 1.294482s wall, 1.279208s user + 0.000000s system = 1.279208s CPU (98.8%)

PHY-1001 : ==== DC Iter 8 ====
PHY-1002 : len = 620024, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 9; 1.522432s wall, 1.497610s user + 0.015600s system = 1.513210s CPU (99.4%)

PHY-1001 : ==== DC Iter 9 ====
PHY-1002 : len = 620024, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 10; 1.283951s wall, 1.263608s user + 0.000000s system = 1.263608s CPU (98.4%)

PHY-1001 : ==== DC Iter 10 ====
PHY-1002 : len = 620008, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 11; 0.988276s wall, 0.998406s user + 0.000000s system = 0.998406s CPU (101.0%)

PHY-1001 : ==== DC Iter 11 ====
PHY-1002 : len = 620008, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 12; 1.435529s wall, 1.435209s user + 0.000000s system = 1.435209s CPU (100.0%)

PHY-1001 : ==== DC Iter 12 ====
PHY-1002 : len = 620056, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 13; 1.035922s wall, 1.029607s user + 0.000000s system = 1.029607s CPU (99.4%)

PHY-1001 : ==== DC Iter 13 ====
PHY-1002 : len = 620008, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 14; 1.162425s wall, 1.170008s user + 0.015600s system = 1.185608s CPU (102.0%)

PHY-1001 : ==== DC Iter 14 ====
PHY-1002 : len = 620024, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 15; 1.349738s wall, 1.357209s user + 0.000000s system = 1.357209s CPU (100.6%)

PHY-1001 : ==== DC Iter 15 ====
PHY-1002 : len = 619976, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 16; 1.049761s wall, 1.029607s user + 0.015600s system = 1.045207s CPU (99.6%)

PHY-1001 : ==== DC Iter 16 ====
PHY-1002 : len = 619976, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 17; 1.114600s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (98.0%)

PHY-1001 : ==== DC Iter 17 ====
PHY-1002 : len = 619992, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 18; 1.603263s wall, 1.606810s user + 0.000000s system = 1.606810s CPU (100.2%)

PHY-1001 : ==== DC Iter 18 ====
PHY-1002 : len = 620200, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 620200
PHY-1001 : End DC Iter 19; 0.732738s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (97.9%)

PHY-1001 : 13 feed throughs used by 10 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  145.936825s wall, 149.105756s user + 0.592804s system = 149.698560s CPU (102.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  155.122181s wall, 157.997813s user + 0.624004s system = 158.621817s CPU (102.3%)

RUN-1004 : used memory is 568 MB, reserved memory is 573 MB, peak memory is 601 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4128   out of   4480   92.14%
#reg                 2929   out of   4480   65.38%
#le                  4128
  #lut only          1199   out of   4128   29.05%
  #reg only             0   out of   4128    0.00%
  #lut&reg           2929   out of   4128   70.95%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.862023s wall, 2.745618s user + 0.078001s system = 2.823618s CPU (98.7%)

RUN-1004 : used memory is 568 MB, reserved memory is 573 MB, peak memory is 601 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25581, tnet num: 5973, tinst num: 2183, tnode num: 31322, tedge num: 42871.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.100822s wall, 3.822024s user + 0.078001s system = 3.900025s CPU (95.1%)

RUN-1004 : used memory is 618 MB, reserved memory is 624 MB, peak memory is 618 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2185
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5975, pip num: 56569
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 936 valid insts, and 159903 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  11.065187s wall, 18.938521s user + 0.249602s system = 19.188123s CPU (173.4%)

RUN-1004 : used memory is 648 MB, reserved memory is 645 MB, peak memory is 657 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.359370s wall, 1.294808s user + 0.046800s system = 1.341609s CPU (98.7%)

RUN-1004 : used memory is 756 MB, reserved memory is 751 MB, peak memory is 759 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  7.444600s wall, 1.606810s user + 0.358802s system = 1.965613s CPU (26.4%)

RUN-1004 : used memory is 758 MB, reserved memory is 753 MB, peak memory is 760 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  2.162658s wall, 0.280802s user + 0.140401s system = 0.421203s CPU (19.5%)

RUN-1004 : used memory is 747 MB, reserved memory is 742 MB, peak memory is 761 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  11.711517s wall, 3.697224s user + 0.577204s system = 4.274427s CPU (36.5%)

RUN-1004 : used memory is 735 MB, reserved memory is 730 MB, peak memory is 761 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(53)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 61 in CPLD_SOC_AHB_TOP.v(118)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 78 in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(53)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 61 in CPLD_SOC_AHB_TOP.v(118)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 78 in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(53)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 61 in CPLD_SOC_AHB_TOP.v(118)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 78 in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(77)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(77)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P95; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(77)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(56)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 50 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10474/263 useful/useless nets, 9578/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 486 distributor mux.
SYN-1016 : Merged 549 instances.
SYN-1015 : Optimize round 1, 3365 better
SYN-1014 : Optimize round 2
SYN-1032 : 9129/2973 useful/useless nets, 8233/518 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 568 better
SYN-1014 : Optimize round 3
SYN-1032 : 9129/0 useful/useless nets, 8233/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.471488s wall, 3.213621s user + 0.078001s system = 3.291621s CPU (94.8%)

RUN-1004 : used memory is 336 MB, reserved memory is 450 MB, peak memory is 761 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4391
  #and                720
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                144
  #bufif1               0
  #MX21                91
  #FADD                 0
  #DFF               2930
  #LATCH                0
#MACRO_ADD             33
#MACRO_EQ              88
#MACRO_MUX           2773

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1461   |2930   |121    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 7 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.792517s wall, 1.435209s user + 0.031200s system = 1.466409s CPU (81.8%)

RUN-1004 : used memory is 373 MB, reserved memory is 459 MB, peak memory is 761 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9266/0 useful/useless nets, 8371/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11934/0 useful/useless nets, 11039/0 useful/useless insts
SYN-1016 : Merged 96 instances.
SYN-2501 : Optimize round 1, 1465 better
SYN-2501 : Optimize round 2
SYN-1032 : 11838/0 useful/useless nets, 10943/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 33 macro adder
SYN-1032 : 12719/0 useful/useless nets, 11824/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 46402, tnet num: 12709, tinst num: 11798, tnode num: 87364, tedge num: 88396.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.618774s wall, 1.248008s user + 0.078001s system = 1.326008s CPU (81.9%)

RUN-1004 : used memory is 489 MB, reserved memory is 563 MB, peak memory is 761 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12709 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3182 (4.08), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3181 (4.08), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3181 (4.08), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.58 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6929 instances into 3181 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8938/0 useful/useless nets, 8043/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2929 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 428 adder to BLE ...
SYN-4008 : Packed 428 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3181 LUT to BLE ...
SYN-4008 : Packed 3181 LUT and 1491 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 471 SEQ (74991 nodes)...
SYN-4004 : #2: Packed 1219 SEQ (1153290 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (130364 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 276 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3181/4569 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4107   out of   4480   91.67%
#reg                 2929   out of   4480   65.38%
#le                  4107
  #lut only          1178   out of   4107   28.68%
  #reg only             0   out of   4107    0.00%
  #lut&reg           2929   out of   4107   71.32%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4107  |4107  |2929  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  16.455550s wall, 14.976096s user + 0.265202s system = 15.241298s CPU (92.6%)

RUN-1004 : used memory is 483 MB, reserved memory is 560 MB, peak memory is 761 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 8 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.803106s wall, 2.620817s user + 0.109201s system = 2.730018s CPU (97.4%)

RUN-1004 : used memory is 489 MB, reserved memory is 566 MB, peak memory is 761 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2169 instances
RUN-1001 : 1031 mslices, 1031 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5957 nets
RUN-1001 : 3112 nets have 2 pins
RUN-1001 : 2186 nets have [3 - 5] pins
RUN-1001 : 455 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 132 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2167 instances, 2062 slices, 33 macros(336 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25545, tnet num: 5955, tinst num: 2167, tnode num: 31281, tedge num: 42838.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5955 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.169897s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (101.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 933946
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.447679
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(430): len = 547157, overlap = 196
PHY-3002 : Step(431): len = 374420, overlap = 257
PHY-3002 : Step(432): len = 288344, overlap = 282.5
PHY-3002 : Step(433): len = 231791, overlap = 303.75
PHY-3002 : Step(434): len = 191457, overlap = 318
PHY-3002 : Step(435): len = 159745, overlap = 334.75
PHY-3002 : Step(436): len = 127848, overlap = 353.5
PHY-3002 : Step(437): len = 108114, overlap = 368.25
PHY-3002 : Step(438): len = 88369.3, overlap = 378.75
PHY-3002 : Step(439): len = 81021.5, overlap = 394.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.18238e-07
PHY-3002 : Step(440): len = 79287.8, overlap = 387.25
PHY-3002 : Step(441): len = 81411.9, overlap = 380.25
PHY-3002 : Step(442): len = 81229.2, overlap = 378.5
PHY-3002 : Step(443): len = 86303.5, overlap = 368.25
PHY-3002 : Step(444): len = 95250.7, overlap = 352
PHY-3002 : Step(445): len = 91425.1, overlap = 350
PHY-3002 : Step(446): len = 91151.9, overlap = 350.5
PHY-3002 : Step(447): len = 91024.1, overlap = 349.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.63648e-06
PHY-3002 : Step(448): len = 94116.1, overlap = 345.5
PHY-3002 : Step(449): len = 100327, overlap = 340.5
PHY-3002 : Step(450): len = 98439.3, overlap = 340.5
PHY-3002 : Step(451): len = 103014, overlap = 339.25
PHY-3002 : Step(452): len = 104194, overlap = 334.25
PHY-3002 : Step(453): len = 108993, overlap = 317.75
PHY-3002 : Step(454): len = 108927, overlap = 311
PHY-3002 : Step(455): len = 109083, overlap = 307.75
PHY-3002 : Step(456): len = 110138, overlap = 305
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.27295e-06
PHY-3002 : Step(457): len = 112142, overlap = 299.5
PHY-3002 : Step(458): len = 114743, overlap = 297.5
PHY-3002 : Step(459): len = 115448, overlap = 295.75
PHY-3002 : Step(460): len = 120008, overlap = 278
PHY-3002 : Step(461): len = 121984, overlap = 268.5
PHY-3002 : Step(462): len = 122064, overlap = 265.25
PHY-3002 : Step(463): len = 123506, overlap = 262.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.54591e-06
PHY-3002 : Step(464): len = 128578, overlap = 256.5
PHY-3002 : Step(465): len = 138081, overlap = 240.75
PHY-3002 : Step(466): len = 136242, overlap = 239.75
PHY-3002 : Step(467): len = 136104, overlap = 238
PHY-3002 : Step(468): len = 137895, overlap = 230.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.30918e-05
PHY-3002 : Step(469): len = 140743, overlap = 223
PHY-3002 : Step(470): len = 152259, overlap = 197
PHY-3002 : Step(471): len = 151869, overlap = 183.25
PHY-3002 : Step(472): len = 151605, overlap = 179.5
PHY-3002 : Step(473): len = 153316, overlap = 174.25
PHY-3002 : Step(474): len = 154140, overlap = 174.25
PHY-3002 : Step(475): len = 155014, overlap = 173.75
PHY-3002 : Step(476): len = 157456, overlap = 172
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.61836e-05
PHY-3002 : Step(477): len = 159962, overlap = 163
PHY-3002 : Step(478): len = 165380, overlap = 157
PHY-3002 : Step(479): len = 165181, overlap = 150.25
PHY-3002 : Step(480): len = 166475, overlap = 144.75
PHY-3002 : Step(481): len = 166009, overlap = 145.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.23673e-05
PHY-3002 : Step(482): len = 171597, overlap = 144.5
PHY-3002 : Step(483): len = 177123, overlap = 142.25
PHY-3002 : Step(484): len = 174800, overlap = 143.25
PHY-3002 : Step(485): len = 173974, overlap = 143.75
PHY-3002 : Step(486): len = 173514, overlap = 143.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.052818s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.447679
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.153905s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (98.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5955 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.692311s wall, 0.686404s user + 0.015600s system = 0.702005s CPU (101.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.2205e-06
PHY-3002 : Step(487): len = 175452, overlap = 146
PHY-3002 : Step(488): len = 175217, overlap = 141
PHY-3002 : Step(489): len = 174341, overlap = 142.25
PHY-3002 : Step(490): len = 171132, overlap = 146.75
PHY-3002 : Step(491): len = 167391, overlap = 152
PHY-3002 : Step(492): len = 163471, overlap = 159.25
PHY-3002 : Step(493): len = 160587, overlap = 167.25
PHY-3002 : Step(494): len = 157081, overlap = 175.5
PHY-3002 : Step(495): len = 153636, overlap = 183.5
PHY-3002 : Step(496): len = 151417, overlap = 186.75
PHY-3002 : Step(497): len = 150085, overlap = 184.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.8441e-05
PHY-3002 : Step(498): len = 157370, overlap = 169.75
PHY-3002 : Step(499): len = 167274, overlap = 138.75
PHY-3002 : Step(500): len = 165940, overlap = 139.5
PHY-3002 : Step(501): len = 165779, overlap = 135.25
PHY-3002 : Step(502): len = 166350, overlap = 132.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.6882e-05
PHY-3002 : Step(503): len = 174135, overlap = 142.25
PHY-3002 : Step(504): len = 182854, overlap = 139.5
PHY-3002 : Step(505): len = 181050, overlap = 141
PHY-3002 : Step(506): len = 180521, overlap = 138.25
PHY-3002 : Step(507): len = 180592, overlap = 139
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.24858e-05
PHY-3002 : Step(508): len = 189350, overlap = 131.5
PHY-3002 : Step(509): len = 194857, overlap = 123.25
PHY-3002 : Step(510): len = 193597, overlap = 119.5
PHY-3002 : Step(511): len = 192795, overlap = 110.75
PHY-3002 : Step(512): len = 193358, overlap = 114.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000140446
PHY-3002 : Step(513): len = 199021, overlap = 112.75
PHY-3002 : Step(514): len = 202512, overlap = 112.25
PHY-3002 : Step(515): len = 205259, overlap = 109.75
PHY-3002 : Step(516): len = 205036, overlap = 108.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.447679
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.120554s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (100.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5955 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.700741s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.27684e-05
PHY-3002 : Step(517): len = 212424, overlap = 184.75
PHY-3002 : Step(518): len = 210662, overlap = 175
PHY-3002 : Step(519): len = 207064, overlap = 165.5
PHY-3002 : Step(520): len = 200778, overlap = 175.75
PHY-3002 : Step(521): len = 194599, overlap = 188.75
PHY-3002 : Step(522): len = 189149, overlap = 198.75
PHY-3002 : Step(523): len = 184665, overlap = 197.75
PHY-3002 : Step(524): len = 180860, overlap = 202.25
PHY-3002 : Step(525): len = 177388, overlap = 210
PHY-3002 : Step(526): len = 174748, overlap = 210.75
PHY-3002 : Step(527): len = 172964, overlap = 213.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000145537
PHY-3002 : Step(528): len = 181601, overlap = 199.25
PHY-3002 : Step(529): len = 187997, overlap = 189.25
PHY-3002 : Step(530): len = 189620, overlap = 184.75
PHY-3002 : Step(531): len = 189818, overlap = 185.25
PHY-3002 : Step(532): len = 190151, overlap = 184.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000287335
PHY-3002 : Step(533): len = 198603, overlap = 176.5
PHY-3002 : Step(534): len = 202640, overlap = 167.75
PHY-3002 : Step(535): len = 205926, overlap = 157.5
PHY-3002 : Step(536): len = 207147, overlap = 154
PHY-3002 : Step(537): len = 207692, overlap = 153.75
PHY-3002 : Step(538): len = 209120, overlap = 153.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000537939
PHY-3002 : Step(539): len = 213915, overlap = 149
PHY-3002 : Step(540): len = 215963, overlap = 148
PHY-3002 : Step(541): len = 219418, overlap = 146.25
PHY-3002 : Step(542): len = 221109, overlap = 141.5
PHY-3002 : Step(543): len = 221317, overlap = 140
PHY-3002 : Step(544): len = 221989, overlap = 142.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00098837
PHY-3002 : Step(545): len = 224980, overlap = 141.5
PHY-3002 : Step(546): len = 226376, overlap = 141.5
PHY-3002 : Step(547): len = 228058, overlap = 143.75
PHY-3002 : Step(548): len = 229089, overlap = 140.5
PHY-3002 : Step(549): len = 229860, overlap = 142.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00167059
PHY-3002 : Step(550): len = 231545, overlap = 139.25
PHY-3002 : Step(551): len = 232689, overlap = 139.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00229296
PHY-3002 : Step(552): len = 233469, overlap = 139.5
PHY-3002 : Step(553): len = 234680, overlap = 138.75
PHY-3002 : Step(554): len = 235721, overlap = 139.75
PHY-3002 : Step(555): len = 236191, overlap = 139.75
PHY-3002 : Step(556): len = 236838, overlap = 141.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00348608
PHY-3002 : Step(557): len = 237485, overlap = 141.75
PHY-3002 : Step(558): len = 238444, overlap = 141.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0042516
PHY-3002 : Step(559): len = 238698, overlap = 140.75
PHY-3002 : Step(560): len = 239633, overlap = 142.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00478802
PHY-3002 : Step(561): len = 239794, overlap = 141.25
PHY-3002 : Step(562): len = 240862, overlap = 140.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00521826
PHY-3002 : Step(563): len = 240918, overlap = 140.5
PHY-3002 : Step(564): len = 241366, overlap = 140.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00614811
PHY-3002 : Step(565): len = 241536, overlap = 141
PHY-3002 : Step(566): len = 242096, overlap = 139.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0067096
PHY-3002 : Step(567): len = 242178, overlap = 139.25
PHY-3002 : Step(568): len = 242456, overlap = 139
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00770589
PHY-3002 : Step(569): len = 242593, overlap = 140.75
PHY-3002 : Step(570): len = 242916, overlap = 141.5
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00858719
PHY-3002 : Step(571): len = 243045, overlap = 141.5
PHY-3002 : Step(572): len = 243325, overlap = 140.25
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00899443
PHY-3002 : Step(573): len = 243423, overlap = 140.25
PHY-3002 : Step(574): len = 243683, overlap = 141
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.0094267
PHY-3002 : Step(575): len = 243759, overlap = 141
PHY-3002 : Step(576): len = 244040, overlap = 141.25
PHY-3001 : :::17::: Try harder cell spreading with beta_ = 0.00944488
PHY-3002 : Step(577): len = 244107, overlap = 140.75
PHY-3002 : Step(578): len = 244208, overlap = 139.75
PHY-3001 : :::18::: Try harder cell spreading with beta_ = 0.0118691
PHY-3002 : Step(579): len = 244437, overlap = 139.75
PHY-3002 : Step(580): len = 244505, overlap = 138.25
PHY-3001 : :::19::: Try harder cell spreading with beta_ = 0.012591
PHY-3002 : Step(581): len = 244640, overlap = 138.5
PHY-3002 : Step(582): len = 244720, overlap = 139
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.357564s wall, 0.249602s user + 0.124801s system = 0.374402s CPU (104.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.447679
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.103910s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (100.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5955 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.726984s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (100.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000342578
PHY-3002 : Step(583): len = 238577, overlap = 82.5
PHY-3002 : Step(584): len = 236316, overlap = 97.5
PHY-3002 : Step(585): len = 231134, overlap = 117.25
PHY-3002 : Step(586): len = 229112, overlap = 127.5
PHY-3002 : Step(587): len = 226972, overlap = 135.25
PHY-3002 : Step(588): len = 225326, overlap = 136
PHY-3002 : Step(589): len = 224489, overlap = 138.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000685156
PHY-3002 : Step(590): len = 228269, overlap = 129.25
PHY-3002 : Step(591): len = 228415, overlap = 131
PHY-3002 : Step(592): len = 229299, overlap = 130.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00119373
PHY-3002 : Step(593): len = 231651, overlap = 128.75
PHY-3002 : Step(594): len = 232155, overlap = 130.75
PHY-3002 : Step(595): len = 233189, overlap = 127.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00180893
PHY-3002 : Step(596): len = 234275, overlap = 129.25
PHY-3002 : Step(597): len = 235229, overlap = 125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.165573s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (94.2%)

PHY-3001 : Legalized: Len = 244623, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 750 tiles.
PHY-3001 : 6 instances has been re-located, deltaX = 7, deltaY = 3.
PHY-3001 : Final: Len = 244755, Over = 0
RUN-1003 : finish command "place" in  25.093744s wall, 36.176632s user + 1.778411s system = 37.955043s CPU (151.3%)

RUN-1004 : used memory is 515 MB, reserved memory is 591 MB, peak memory is 761 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3038 to 2334
PHY-1001 : Pin misalignment score is improved from 2334 to 2299
PHY-1001 : Pin misalignment score is improved from 2299 to 2287
PHY-1001 : Pin misalignment score is improved from 2287 to 2286
PHY-1001 : Pin misalignment score is improved from 2286 to 2286
PHY-1001 : Pin local connectivity score is improved from 220 to 0
PHY-1001 : Pin misalignment score is improved from 2367 to 2301
PHY-1001 : Pin misalignment score is improved from 2301 to 2292
PHY-1001 : Pin misalignment score is improved from 2292 to 2291
PHY-1001 : Pin misalignment score is improved from 2291 to 2291
PHY-1001 : Pin local connectivity score is improved from 58 to 0
PHY-1001 : End pin swap;  3.615105s wall, 3.525623s user + 0.000000s system = 3.525623s CPU (97.5%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2169 instances
RUN-1001 : 1031 mslices, 1031 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5957 nets
RUN-1001 : 3112 nets have 2 pins
RUN-1001 : 2186 nets have [3 - 5] pins
RUN-1001 : 455 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 132 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 313192, over cnt = 1733(21%), over = 3300, worst = 8
PHY-1002 : len = 321904, over cnt = 1459(18%), over = 2289, worst = 5
PHY-1002 : len = 329000, over cnt = 1411(17%), over = 1931, worst = 4
PHY-1002 : len = 354376, over cnt = 1005(12%), over = 1085, worst = 2
PHY-1002 : len = 369904, over cnt = 776(9%), over = 789, worst = 2
PHY-1002 : len = 384176, over cnt = 672(8%), over = 683, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25545, tnet num: 5955, tinst num: 2167, tnode num: 31281, tedge num: 42838.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5955 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 56 out of 5957 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5955 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.509235s wall, 5.460035s user + 0.031200s system = 5.491235s CPU (99.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.136900s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (91.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 42912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.310043s wall, 0.312002s user + 0.015600s system = 0.327602s CPU (105.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 42864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.009208s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (338.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 673640, over cnt = 2125(1%), over = 2197, worst = 3
PHY-1001 : End Routed; 27.906167s wall, 33.415414s user + 0.202801s system = 33.618215s CPU (120.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 591232, over cnt = 1193(0%), over = 1199, worst = 2
PHY-1001 : End DR Iter 1; 26.770539s wall, 26.644971s user + 0.031200s system = 26.676171s CPU (99.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 586664, over cnt = 493(0%), over = 493, worst = 1
PHY-1001 : End DR Iter 2; 7.675845s wall, 7.628449s user + 0.046800s system = 7.675249s CPU (100.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 590056, over cnt = 251(0%), over = 251, worst = 1
PHY-1001 : End DR Iter 3; 2.825079s wall, 2.808018s user + 0.015600s system = 2.823618s CPU (99.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 595144, over cnt = 112(0%), over = 112, worst = 1
PHY-1001 : End DR Iter 4; 1.918556s wall, 1.918812s user + 0.000000s system = 1.918812s CPU (100.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 599664, over cnt = 34(0%), over = 34, worst = 1
PHY-1001 : End DR Iter 5; 1.106566s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (102.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 602392, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 6; 1.194621s wall, 1.185608s user + 0.015600s system = 1.201208s CPU (100.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 602752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.615923s wall, 0.624004s user + 0.015600s system = 0.639604s CPU (103.8%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 602752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 8; 0.290389s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (96.7%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 602752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 9; 0.326719s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (105.0%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 602752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 9; 0.295747s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (100.2%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 602752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 10; 0.326823s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (100.2%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 602752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 11; 0.326892s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (105.0%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 602752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 12; 0.322673s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (96.7%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 602752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 13; 0.326473s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (105.1%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 602776, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 602776
PHY-1001 : End DC Iter 1; 0.155337s wall, 0.156001s user + 0.015600s system = 0.171601s CPU (110.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  80.595073s wall, 85.285747s user + 0.499203s system = 85.784950s CPU (106.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  89.899636s wall, 94.458606s user + 0.546003s system = 95.004609s CPU (105.7%)

RUN-1004 : used memory is 582 MB, reserved memory is 653 MB, peak memory is 761 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4107   out of   4480   91.67%
#reg                 2929   out of   4480   65.38%
#le                  4107
  #lut only          1178   out of   4107   28.68%
  #reg only             0   out of   4107    0.00%
  #lut&reg           2929   out of   4107   71.32%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.928066s wall, 2.870418s user + 0.046800s system = 2.917219s CPU (99.6%)

RUN-1004 : used memory is 585 MB, reserved memory is 653 MB, peak memory is 761 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25545, tnet num: 5955, tinst num: 2167, tnode num: 31281, tedge num: 42838.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5955 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.068877s wall, 3.822024s user + 0.046800s system = 3.868825s CPU (95.1%)

RUN-1004 : used memory is 598 MB, reserved memory is 694 MB, peak memory is 761 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2169
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5957, pip num: 55893
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 929 valid insts, and 158271 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  10.631453s wall, 20.108529s user + 0.234002s system = 20.342530s CPU (191.3%)

RUN-1004 : used memory is 633 MB, reserved memory is 719 MB, peak memory is 761 MB
PRG-2014 : Chip validation success: EF2L45B
GUI-1001 : Download success!
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P95; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(77)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(56)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 50 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10474/263 useful/useless nets, 9578/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 486 distributor mux.
SYN-1016 : Merged 549 instances.
SYN-1015 : Optimize round 1, 3365 better
SYN-1014 : Optimize round 2
SYN-1032 : 9129/2973 useful/useless nets, 8233/518 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 568 better
SYN-1014 : Optimize round 3
SYN-1032 : 9129/0 useful/useless nets, 8233/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.745140s wall, 3.432022s user + 0.031200s system = 3.463222s CPU (92.5%)

RUN-1004 : used memory is 489 MB, reserved memory is 564 MB, peak memory is 761 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4391
  #and                720
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                144
  #bufif1               0
  #MX21                91
  #FADD                 0
  #DFF               2930
  #LATCH                0
#MACRO_ADD             33
#MACRO_EQ              88
#MACRO_MUX           2773

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1461   |2930   |121    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 9 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.470421s wall, 1.419609s user + 0.046800s system = 1.466409s CPU (99.7%)

RUN-1004 : used memory is 502 MB, reserved memory is 567 MB, peak memory is 761 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9266/0 useful/useless nets, 8371/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11934/0 useful/useless nets, 11039/0 useful/useless insts
SYN-1016 : Merged 96 instances.
SYN-2501 : Optimize round 1, 1465 better
SYN-2501 : Optimize round 2
SYN-1032 : 11838/0 useful/useless nets, 10943/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 33 macro adder
SYN-1032 : 12719/0 useful/useless nets, 11824/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 46402, tnet num: 12709, tinst num: 11798, tnode num: 87364, tedge num: 88396.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.569627s wall, 1.404009s user + 0.015600s system = 1.419609s CPU (90.4%)

RUN-1004 : used memory is 563 MB, reserved memory is 620 MB, peak memory is 761 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12709 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3182 (4.08), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3181 (4.08), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3181 (4.08), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.63 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6929 instances into 3181 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8938/0 useful/useless nets, 8043/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2929 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 428 adder to BLE ...
SYN-4008 : Packed 428 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3181 LUT to BLE ...
SYN-4008 : Packed 3181 LUT and 1491 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 471 SEQ (74991 nodes)...
SYN-4004 : #2: Packed 1219 SEQ (1153290 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (130364 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 276 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3181/4569 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4107   out of   4480   91.67%
#reg                 2929   out of   4480   65.38%
#le                  4107
  #lut only          1178   out of   4107   28.68%
  #reg only             0   out of   4107    0.00%
  #lut&reg           2929   out of   4107   71.32%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4107  |4107  |2929  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  16.149539s wall, 15.506499s user + 0.265202s system = 15.771701s CPU (97.7%)

RUN-1004 : used memory is 657 MB, reserved memory is 695 MB, peak memory is 761 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 10 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.784441s wall, 2.714417s user + 0.062400s system = 2.776818s CPU (99.7%)

RUN-1004 : used memory is 657 MB, reserved memory is 695 MB, peak memory is 761 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2169 instances
RUN-1001 : 1031 mslices, 1031 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5957 nets
RUN-1001 : 3112 nets have 2 pins
RUN-1001 : 2186 nets have [3 - 5] pins
RUN-1001 : 455 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 132 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2167 instances, 2062 slices, 33 macros(336 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25545, tnet num: 5955, tinst num: 2167, tnode num: 31281, tedge num: 42838.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5955 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.172122s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (99.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 933946
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.447679
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(598): len = 547157, overlap = 196
PHY-3002 : Step(599): len = 374420, overlap = 257
PHY-3002 : Step(600): len = 288344, overlap = 282.5
PHY-3002 : Step(601): len = 231791, overlap = 303.75
PHY-3002 : Step(602): len = 191457, overlap = 318
PHY-3002 : Step(603): len = 159745, overlap = 334.75
PHY-3002 : Step(604): len = 127848, overlap = 353.5
PHY-3002 : Step(605): len = 108114, overlap = 368.25
PHY-3002 : Step(606): len = 88369.3, overlap = 378.75
PHY-3002 : Step(607): len = 81021.5, overlap = 394.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.18238e-07
PHY-3002 : Step(608): len = 79287.8, overlap = 387.25
PHY-3002 : Step(609): len = 81411.9, overlap = 380.25
PHY-3002 : Step(610): len = 81229.2, overlap = 378.5
PHY-3002 : Step(611): len = 86303.5, overlap = 368.25
PHY-3002 : Step(612): len = 95250.7, overlap = 352
PHY-3002 : Step(613): len = 91425.1, overlap = 350
PHY-3002 : Step(614): len = 91151.9, overlap = 350.5
PHY-3002 : Step(615): len = 91024.1, overlap = 349.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.63648e-06
PHY-3002 : Step(616): len = 94116.1, overlap = 345.5
PHY-3002 : Step(617): len = 100327, overlap = 340.5
PHY-3002 : Step(618): len = 98439.3, overlap = 340.5
PHY-3002 : Step(619): len = 103014, overlap = 339.25
PHY-3002 : Step(620): len = 104194, overlap = 334.25
PHY-3002 : Step(621): len = 108993, overlap = 317.75
PHY-3002 : Step(622): len = 108927, overlap = 311
PHY-3002 : Step(623): len = 109083, overlap = 307.75
PHY-3002 : Step(624): len = 110138, overlap = 305
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.27295e-06
PHY-3002 : Step(625): len = 112142, overlap = 299.5
PHY-3002 : Step(626): len = 114743, overlap = 297.5
PHY-3002 : Step(627): len = 115448, overlap = 295.75
PHY-3002 : Step(628): len = 120008, overlap = 278
PHY-3002 : Step(629): len = 121984, overlap = 268.5
PHY-3002 : Step(630): len = 122064, overlap = 265.25
PHY-3002 : Step(631): len = 123506, overlap = 262.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.54591e-06
PHY-3002 : Step(632): len = 128578, overlap = 256.5
PHY-3002 : Step(633): len = 138081, overlap = 240.75
PHY-3002 : Step(634): len = 136242, overlap = 239.75
PHY-3002 : Step(635): len = 136104, overlap = 238
PHY-3002 : Step(636): len = 137895, overlap = 230.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.30918e-05
PHY-3002 : Step(637): len = 140743, overlap = 223
PHY-3002 : Step(638): len = 152259, overlap = 197
PHY-3002 : Step(639): len = 151869, overlap = 183.25
PHY-3002 : Step(640): len = 151605, overlap = 179.5
PHY-3002 : Step(641): len = 153316, overlap = 174.25
PHY-3002 : Step(642): len = 154140, overlap = 174.25
PHY-3002 : Step(643): len = 155014, overlap = 173.75
PHY-3002 : Step(644): len = 157456, overlap = 172
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.61836e-05
PHY-3002 : Step(645): len = 159962, overlap = 163
PHY-3002 : Step(646): len = 165380, overlap = 157
PHY-3002 : Step(647): len = 165181, overlap = 150.25
PHY-3002 : Step(648): len = 166475, overlap = 144.75
PHY-3002 : Step(649): len = 166009, overlap = 145.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.23673e-05
PHY-3002 : Step(650): len = 171597, overlap = 144.5
PHY-3002 : Step(651): len = 177123, overlap = 142.25
PHY-3002 : Step(652): len = 174800, overlap = 143.25
PHY-3002 : Step(653): len = 173974, overlap = 143.75
PHY-3002 : Step(654): len = 173514, overlap = 143.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002417s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (645.5%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.447679
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.126526s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (95.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5955 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.700929s wall, 0.702005s user + 0.031200s system = 0.733205s CPU (104.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.2205e-06
PHY-3002 : Step(655): len = 175452, overlap = 146
PHY-3002 : Step(656): len = 175217, overlap = 141
PHY-3002 : Step(657): len = 174341, overlap = 142.25
PHY-3002 : Step(658): len = 171132, overlap = 146.75
PHY-3002 : Step(659): len = 167391, overlap = 152
PHY-3002 : Step(660): len = 163471, overlap = 159.25
PHY-3002 : Step(661): len = 160587, overlap = 167.25
PHY-3002 : Step(662): len = 157081, overlap = 175.5
PHY-3002 : Step(663): len = 153636, overlap = 183.5
PHY-3002 : Step(664): len = 151417, overlap = 186.75
PHY-3002 : Step(665): len = 150085, overlap = 184.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.8441e-05
PHY-3002 : Step(666): len = 157370, overlap = 169.75
PHY-3002 : Step(667): len = 167274, overlap = 138.75
PHY-3002 : Step(668): len = 165940, overlap = 139.5
PHY-3002 : Step(669): len = 165779, overlap = 135.25
PHY-3002 : Step(670): len = 166350, overlap = 132.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.6882e-05
PHY-3002 : Step(671): len = 174135, overlap = 142.25
PHY-3002 : Step(672): len = 182854, overlap = 139.5
PHY-3002 : Step(673): len = 181050, overlap = 141
PHY-3002 : Step(674): len = 180521, overlap = 138.25
PHY-3002 : Step(675): len = 180592, overlap = 139
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.24858e-05
PHY-3002 : Step(676): len = 189350, overlap = 131.5
PHY-3002 : Step(677): len = 194857, overlap = 123.25
PHY-3002 : Step(678): len = 193597, overlap = 119.5
PHY-3002 : Step(679): len = 192795, overlap = 110.75
PHY-3002 : Step(680): len = 193358, overlap = 114.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000140446
PHY-3002 : Step(681): len = 199021, overlap = 112.75
PHY-3002 : Step(682): len = 202512, overlap = 112.25
PHY-3002 : Step(683): len = 205259, overlap = 109.75
PHY-3002 : Step(684): len = 205036, overlap = 108.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.447679
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.224284s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (99.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5955 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.731533s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (104.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.27684e-05
PHY-3002 : Step(685): len = 212424, overlap = 184.75
PHY-3002 : Step(686): len = 210662, overlap = 175
PHY-3002 : Step(687): len = 207064, overlap = 165.5
PHY-3002 : Step(688): len = 200778, overlap = 175.75
PHY-3002 : Step(689): len = 194599, overlap = 188.75
PHY-3002 : Step(690): len = 189149, overlap = 198.75
PHY-3002 : Step(691): len = 184665, overlap = 197.75
PHY-3002 : Step(692): len = 180860, overlap = 202.25
PHY-3002 : Step(693): len = 177388, overlap = 210
PHY-3002 : Step(694): len = 174748, overlap = 210.75
PHY-3002 : Step(695): len = 172964, overlap = 213.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000145537
PHY-3002 : Step(696): len = 181601, overlap = 199.25
PHY-3002 : Step(697): len = 187997, overlap = 189.25
PHY-3002 : Step(698): len = 189620, overlap = 184.75
PHY-3002 : Step(699): len = 189818, overlap = 185.25
PHY-3002 : Step(700): len = 190151, overlap = 184.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000287335
PHY-3002 : Step(701): len = 198603, overlap = 176.5
PHY-3002 : Step(702): len = 202640, overlap = 167.75
PHY-3002 : Step(703): len = 205926, overlap = 157.5
PHY-3002 : Step(704): len = 207147, overlap = 154
PHY-3002 : Step(705): len = 207692, overlap = 153.75
PHY-3002 : Step(706): len = 209120, overlap = 153.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000537939
PHY-3002 : Step(707): len = 213915, overlap = 149
PHY-3002 : Step(708): len = 215963, overlap = 148
PHY-3002 : Step(709): len = 219418, overlap = 146.25
PHY-3002 : Step(710): len = 221109, overlap = 141.5
PHY-3002 : Step(711): len = 221317, overlap = 140
PHY-3002 : Step(712): len = 221989, overlap = 142.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00098837
PHY-3002 : Step(713): len = 224980, overlap = 141.5
PHY-3002 : Step(714): len = 226376, overlap = 141.5
PHY-3002 : Step(715): len = 228058, overlap = 143.75
PHY-3002 : Step(716): len = 229089, overlap = 140.5
PHY-3002 : Step(717): len = 229860, overlap = 142.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00167059
PHY-3002 : Step(718): len = 231545, overlap = 139.25
PHY-3002 : Step(719): len = 232689, overlap = 139.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00229296
PHY-3002 : Step(720): len = 233469, overlap = 139.5
PHY-3002 : Step(721): len = 234680, overlap = 138.75
PHY-3002 : Step(722): len = 235721, overlap = 139.75
PHY-3002 : Step(723): len = 236191, overlap = 139.75
PHY-3002 : Step(724): len = 236838, overlap = 141.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00348608
PHY-3002 : Step(725): len = 237485, overlap = 141.75
PHY-3002 : Step(726): len = 238444, overlap = 141.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0042516
PHY-3002 : Step(727): len = 238698, overlap = 140.75
PHY-3002 : Step(728): len = 239633, overlap = 142.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00478802
PHY-3002 : Step(729): len = 239794, overlap = 141.25
PHY-3002 : Step(730): len = 240862, overlap = 140.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00521826
PHY-3002 : Step(731): len = 240918, overlap = 140.5
PHY-3002 : Step(732): len = 241366, overlap = 140.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00614811
PHY-3002 : Step(733): len = 241536, overlap = 141
PHY-3002 : Step(734): len = 242096, overlap = 139.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0067096
PHY-3002 : Step(735): len = 242178, overlap = 139.25
PHY-3002 : Step(736): len = 242456, overlap = 139
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00770589
PHY-3002 : Step(737): len = 242593, overlap = 140.75
PHY-3002 : Step(738): len = 242916, overlap = 141.5
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00858719
PHY-3002 : Step(739): len = 243045, overlap = 141.5
PHY-3002 : Step(740): len = 243325, overlap = 140.25
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00899443
PHY-3002 : Step(741): len = 243423, overlap = 140.25
PHY-3002 : Step(742): len = 243683, overlap = 141
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.0094267
PHY-3002 : Step(743): len = 243759, overlap = 141
PHY-3002 : Step(744): len = 244040, overlap = 141.25
PHY-3001 : :::17::: Try harder cell spreading with beta_ = 0.00944488
PHY-3002 : Step(745): len = 244107, overlap = 140.75
PHY-3002 : Step(746): len = 244208, overlap = 139.75
PHY-3001 : :::18::: Try harder cell spreading with beta_ = 0.0118691
PHY-3002 : Step(747): len = 244437, overlap = 139.75
PHY-3002 : Step(748): len = 244505, overlap = 138.25
PHY-3001 : :::19::: Try harder cell spreading with beta_ = 0.012591
PHY-3002 : Step(749): len = 244640, overlap = 138.5
PHY-3002 : Step(750): len = 244720, overlap = 139
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.408996s wall, 0.218401s user + 0.249602s system = 0.468003s CPU (114.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.447679
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.191692s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (99.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5955 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.758678s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (100.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000342578
PHY-3002 : Step(751): len = 238577, overlap = 82.5
PHY-3002 : Step(752): len = 236316, overlap = 97.5
PHY-3002 : Step(753): len = 231134, overlap = 117.25
PHY-3002 : Step(754): len = 229112, overlap = 127.5
PHY-3002 : Step(755): len = 226972, overlap = 135.25
PHY-3002 : Step(756): len = 225326, overlap = 136
PHY-3002 : Step(757): len = 224489, overlap = 138.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000685156
PHY-3002 : Step(758): len = 228269, overlap = 129.25
PHY-3002 : Step(759): len = 228415, overlap = 131
PHY-3002 : Step(760): len = 229299, overlap = 130.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00119373
PHY-3002 : Step(761): len = 231651, overlap = 128.75
PHY-3002 : Step(762): len = 232155, overlap = 130.75
PHY-3002 : Step(763): len = 233189, overlap = 127.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00180893
PHY-3002 : Step(764): len = 234275, overlap = 129.25
PHY-3002 : Step(765): len = 235229, overlap = 125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.162204s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (105.8%)

PHY-3001 : Legalized: Len = 244623, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 750 tiles.
PHY-3001 : 6 instances has been re-located, deltaX = 7, deltaY = 3.
PHY-3001 : Final: Len = 244755, Over = 0
RUN-1003 : finish command "place" in  25.968148s wall, 37.845843s user + 1.887612s system = 39.733455s CPU (153.0%)

RUN-1004 : used memory is 657 MB, reserved memory is 695 MB, peak memory is 761 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3038 to 2334
PHY-1001 : Pin misalignment score is improved from 2334 to 2299
PHY-1001 : Pin misalignment score is improved from 2299 to 2287
PHY-1001 : Pin misalignment score is improved from 2287 to 2286
PHY-1001 : Pin misalignment score is improved from 2286 to 2286
PHY-1001 : Pin local connectivity score is improved from 220 to 0
PHY-1001 : Pin misalignment score is improved from 2367 to 2301
PHY-1001 : Pin misalignment score is improved from 2301 to 2292
PHY-1001 : Pin misalignment score is improved from 2292 to 2291
PHY-1001 : Pin misalignment score is improved from 2291 to 2291
PHY-1001 : Pin local connectivity score is improved from 58 to 0
PHY-1001 : End pin swap;  3.861169s wall, 3.822024s user + 0.015600s system = 3.837625s CPU (99.4%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2169 instances
RUN-1001 : 1031 mslices, 1031 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5957 nets
RUN-1001 : 3112 nets have 2 pins
RUN-1001 : 2186 nets have [3 - 5] pins
RUN-1001 : 455 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 132 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 313192, over cnt = 1733(21%), over = 3300, worst = 8
PHY-1002 : len = 321904, over cnt = 1459(18%), over = 2289, worst = 5
PHY-1002 : len = 329000, over cnt = 1411(17%), over = 1931, worst = 4
PHY-1002 : len = 354376, over cnt = 1005(12%), over = 1085, worst = 2
PHY-1002 : len = 369904, over cnt = 776(9%), over = 789, worst = 2
PHY-1002 : len = 384176, over cnt = 672(8%), over = 683, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25545, tnet num: 5955, tinst num: 2167, tnode num: 31281, tedge num: 42838.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5955 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 56 out of 5957 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5955 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.695620s wall, 5.803237s user + 0.078001s system = 5.881238s CPU (103.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.131108s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (119.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 42912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.323349s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (106.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 42864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.006623s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (235.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 673640, over cnt = 2125(1%), over = 2197, worst = 3
PHY-1001 : End Routed; 27.689615s wall, 33.446614s user + 0.187201s system = 33.633816s CPU (121.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 591232, over cnt = 1193(0%), over = 1199, worst = 2
PHY-1001 : End DR Iter 1; 26.757948s wall, 26.691771s user + 0.015600s system = 26.707371s CPU (99.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 586664, over cnt = 493(0%), over = 493, worst = 1
PHY-1001 : End DR Iter 2; 7.692317s wall, 7.659649s user + 0.015600s system = 7.675249s CPU (99.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 590056, over cnt = 251(0%), over = 251, worst = 1
PHY-1001 : End DR Iter 3; 2.780575s wall, 2.776818s user + 0.000000s system = 2.776818s CPU (99.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 595144, over cnt = 112(0%), over = 112, worst = 1
PHY-1001 : End DR Iter 4; 1.925284s wall, 1.903212s user + 0.000000s system = 1.903212s CPU (98.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 599664, over cnt = 34(0%), over = 34, worst = 1
PHY-1001 : End DR Iter 5; 1.092875s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (99.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 602392, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 6; 1.195799s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (101.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 602752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.615702s wall, 0.608404s user + 0.015600s system = 0.624004s CPU (101.3%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 602752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 8; 0.296890s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (99.8%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 602752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 9; 0.331416s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (98.8%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 602752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 9; 0.302169s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (98.1%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 602752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 10; 0.328082s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (99.9%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 602752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 11; 0.332623s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (98.5%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 602752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 12; 0.330697s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (108.5%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 602752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 13; 0.333352s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (98.3%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 602776, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 602776
PHY-1001 : End DC Iter 1; 0.157052s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (99.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  79.679716s wall, 85.348147s user + 0.280802s system = 85.628949s CPU (107.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25545, tnet num: 5955, tinst num: 2167, tnode num: 31281, tedge num: 42838.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5955 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2169
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5957, pip num: 55893
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 929 valid insts, and 158271 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
PRG-2014 : Chip validation success: EF2L45B
GUI-1001 : Download success!
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P95; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(77)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(56)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 50 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10474/263 useful/useless nets, 9578/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 486 distributor mux.
SYN-1016 : Merged 549 instances.
SYN-1015 : Optimize round 1, 3365 better
SYN-1014 : Optimize round 2
SYN-1032 : 9129/2973 useful/useless nets, 8233/518 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 568 better
SYN-1014 : Optimize round 3
SYN-1032 : 9129/0 useful/useless nets, 8233/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.713864s wall, 3.432022s user + 0.031200s system = 3.463222s CPU (93.3%)

RUN-1004 : used memory is 501 MB, reserved memory is 644 MB, peak memory is 816 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4391
  #and                720
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                144
  #bufif1               0
  #MX21                91
  #FADD                 0
  #DFF               2930
  #LATCH                0
#MACRO_ADD             33
#MACRO_EQ              88
#MACRO_MUX           2773

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1461   |2930   |121    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 11 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.758805s wall, 1.513210s user + 0.124801s system = 1.638011s CPU (93.1%)

RUN-1004 : used memory is 516 MB, reserved memory is 649 MB, peak memory is 816 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9266/0 useful/useless nets, 8371/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11934/0 useful/useless nets, 11039/0 useful/useless insts
SYN-1016 : Merged 96 instances.
SYN-2501 : Optimize round 1, 1465 better
SYN-2501 : Optimize round 2
SYN-1032 : 11838/0 useful/useless nets, 10943/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 33 macro adder
SYN-1032 : 12719/0 useful/useless nets, 11824/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 46402, tnet num: 12709, tinst num: 11798, tnode num: 87364, tedge num: 88396.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.651390s wall, 1.326008s user + 0.062400s system = 1.388409s CPU (84.1%)

RUN-1004 : used memory is 547 MB, reserved memory is 657 MB, peak memory is 816 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12709 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3182 (4.08), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3181 (4.08), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3181 (4.08), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.64 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6929 instances into 3181 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8938/0 useful/useless nets, 8043/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2929 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 428 adder to BLE ...
SYN-4008 : Packed 428 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3181 LUT to BLE ...
SYN-4008 : Packed 3181 LUT and 1491 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 471 SEQ (74991 nodes)...
SYN-4004 : #2: Packed 1219 SEQ (1153290 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (130364 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 276 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3181/4569 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4107   out of   4480   91.67%
#reg                 2929   out of   4480   65.38%
#le                  4107
  #lut only          1178   out of   4107   28.68%
  #reg only             0   out of   4107    0.00%
  #lut&reg           2929   out of   4107   71.32%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4107  |4107  |2929  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  17.744719s wall, 15.693701s user + 0.265202s system = 15.958902s CPU (89.9%)

RUN-1004 : used memory is 597 MB, reserved memory is 735 MB, peak memory is 816 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 12 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.822495s wall, 2.730018s user + 0.093601s system = 2.823618s CPU (100.0%)

RUN-1004 : used memory is 599 MB, reserved memory is 735 MB, peak memory is 816 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2169 instances
RUN-1001 : 1031 mslices, 1031 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5957 nets
RUN-1001 : 3112 nets have 2 pins
RUN-1001 : 2186 nets have [3 - 5] pins
RUN-1001 : 455 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 132 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2167 instances, 2062 slices, 33 macros(336 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25545, tnet num: 5955, tinst num: 2167, tnode num: 31281, tedge num: 42838.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5955 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.202672s wall, 1.201208s user + 0.015600s system = 1.216808s CPU (101.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 933946
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.447679
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(766): len = 547157, overlap = 196
PHY-3002 : Step(767): len = 374420, overlap = 257
PHY-3002 : Step(768): len = 288344, overlap = 282.5
PHY-3002 : Step(769): len = 231791, overlap = 303.75
PHY-3002 : Step(770): len = 191457, overlap = 318
PHY-3002 : Step(771): len = 159745, overlap = 334.75
PHY-3002 : Step(772): len = 127848, overlap = 353.5
PHY-3002 : Step(773): len = 108114, overlap = 368.25
PHY-3002 : Step(774): len = 88369.3, overlap = 378.75
PHY-3002 : Step(775): len = 81021.5, overlap = 394.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.18238e-07
PHY-3002 : Step(776): len = 79287.8, overlap = 387.25
PHY-3002 : Step(777): len = 81411.9, overlap = 380.25
PHY-3002 : Step(778): len = 81229.2, overlap = 378.5
PHY-3002 : Step(779): len = 86303.5, overlap = 368.25
PHY-3002 : Step(780): len = 95250.7, overlap = 352
PHY-3002 : Step(781): len = 91425.1, overlap = 350
PHY-3002 : Step(782): len = 91151.9, overlap = 350.5
PHY-3002 : Step(783): len = 91024.1, overlap = 349.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.63648e-06
PHY-3002 : Step(784): len = 94116.1, overlap = 345.5
PHY-3002 : Step(785): len = 100327, overlap = 340.5
PHY-3002 : Step(786): len = 98439.3, overlap = 340.5
PHY-3002 : Step(787): len = 103014, overlap = 339.25
PHY-3002 : Step(788): len = 104194, overlap = 334.25
PHY-3002 : Step(789): len = 108993, overlap = 317.75
PHY-3002 : Step(790): len = 108927, overlap = 311
PHY-3002 : Step(791): len = 109083, overlap = 307.75
PHY-3002 : Step(792): len = 110138, overlap = 305
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.27295e-06
PHY-3002 : Step(793): len = 112142, overlap = 299.5
PHY-3002 : Step(794): len = 114743, overlap = 297.5
PHY-3002 : Step(795): len = 115448, overlap = 295.75
PHY-3002 : Step(796): len = 120008, overlap = 278
PHY-3002 : Step(797): len = 121984, overlap = 268.5
PHY-3002 : Step(798): len = 122064, overlap = 265.25
PHY-3002 : Step(799): len = 123506, overlap = 262.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.54591e-06
PHY-3002 : Step(800): len = 128578, overlap = 256.5
PHY-3002 : Step(801): len = 138081, overlap = 240.75
PHY-3002 : Step(802): len = 136242, overlap = 239.75
PHY-3002 : Step(803): len = 136104, overlap = 238
PHY-3002 : Step(804): len = 137895, overlap = 230.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.30918e-05
PHY-3002 : Step(805): len = 140743, overlap = 223
PHY-3002 : Step(806): len = 152259, overlap = 197
PHY-3002 : Step(807): len = 151869, overlap = 183.25
PHY-3002 : Step(808): len = 151605, overlap = 179.5
PHY-3002 : Step(809): len = 153316, overlap = 174.25
PHY-3002 : Step(810): len = 154140, overlap = 174.25
PHY-3002 : Step(811): len = 155014, overlap = 173.75
PHY-3002 : Step(812): len = 157456, overlap = 172
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.61836e-05
PHY-3002 : Step(813): len = 159962, overlap = 163
PHY-3002 : Step(814): len = 165380, overlap = 157
PHY-3002 : Step(815): len = 165181, overlap = 150.25
PHY-3002 : Step(816): len = 166475, overlap = 144.75
PHY-3002 : Step(817): len = 166009, overlap = 145.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.23673e-05
PHY-3002 : Step(818): len = 171597, overlap = 144.5
PHY-3002 : Step(819): len = 177123, overlap = 142.25
PHY-3002 : Step(820): len = 174800, overlap = 143.25
PHY-3002 : Step(821): len = 173974, overlap = 143.75
PHY-3002 : Step(822): len = 173514, overlap = 143.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010955s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (142.4%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.447679
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.143339s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (99.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5955 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.690943s wall, 0.686404s user + 0.000000s system = 0.686404s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.2205e-06
PHY-3002 : Step(823): len = 175452, overlap = 146
PHY-3002 : Step(824): len = 175217, overlap = 141
PHY-3002 : Step(825): len = 174341, overlap = 142.25
PHY-3002 : Step(826): len = 171132, overlap = 146.75
PHY-3002 : Step(827): len = 167391, overlap = 152
PHY-3002 : Step(828): len = 163471, overlap = 159.25
PHY-3002 : Step(829): len = 160587, overlap = 167.25
PHY-3002 : Step(830): len = 157081, overlap = 175.5
PHY-3002 : Step(831): len = 153636, overlap = 183.5
PHY-3002 : Step(832): len = 151417, overlap = 186.75
PHY-3002 : Step(833): len = 150085, overlap = 184.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.8441e-05
PHY-3002 : Step(834): len = 157370, overlap = 169.75
PHY-3002 : Step(835): len = 167274, overlap = 138.75
PHY-3002 : Step(836): len = 165940, overlap = 139.5
PHY-3002 : Step(837): len = 165779, overlap = 135.25
PHY-3002 : Step(838): len = 166350, overlap = 132.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.6882e-05
PHY-3002 : Step(839): len = 174135, overlap = 142.25
PHY-3002 : Step(840): len = 182854, overlap = 139.5
PHY-3002 : Step(841): len = 181050, overlap = 141
PHY-3002 : Step(842): len = 180521, overlap = 138.25
PHY-3002 : Step(843): len = 180592, overlap = 139
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.24858e-05
PHY-3002 : Step(844): len = 189350, overlap = 131.5
PHY-3002 : Step(845): len = 194857, overlap = 123.25
PHY-3002 : Step(846): len = 193597, overlap = 119.5
PHY-3002 : Step(847): len = 192795, overlap = 110.75
PHY-3002 : Step(848): len = 193358, overlap = 114.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000140446
PHY-3002 : Step(849): len = 199021, overlap = 112.75
PHY-3002 : Step(850): len = 202512, overlap = 112.25
PHY-3002 : Step(851): len = 205259, overlap = 109.75
PHY-3002 : Step(852): len = 205036, overlap = 108.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.447679
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.291723s wall, 1.279208s user + 0.000000s system = 1.279208s CPU (99.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5955 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.768959s wall, 0.717605s user + 0.046800s system = 0.764405s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.27684e-05
PHY-3002 : Step(853): len = 212424, overlap = 184.75
PHY-3002 : Step(854): len = 210662, overlap = 175
PHY-3002 : Step(855): len = 207064, overlap = 165.5
PHY-3002 : Step(856): len = 200778, overlap = 175.75
PHY-3002 : Step(857): len = 194599, overlap = 188.75
PHY-3002 : Step(858): len = 189149, overlap = 198.75
PHY-3002 : Step(859): len = 184665, overlap = 197.75
PHY-3002 : Step(860): len = 180860, overlap = 202.25
PHY-3002 : Step(861): len = 177388, overlap = 210
PHY-3002 : Step(862): len = 174748, overlap = 210.75
PHY-3002 : Step(863): len = 172964, overlap = 213.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000145537
PHY-3002 : Step(864): len = 181601, overlap = 199.25
PHY-3002 : Step(865): len = 187997, overlap = 189.25
PHY-3002 : Step(866): len = 189620, overlap = 184.75
PHY-3002 : Step(867): len = 189818, overlap = 185.25
PHY-3002 : Step(868): len = 190151, overlap = 184.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000287335
PHY-3002 : Step(869): len = 198603, overlap = 176.5
PHY-3002 : Step(870): len = 202640, overlap = 167.75
PHY-3002 : Step(871): len = 205926, overlap = 157.5
PHY-3002 : Step(872): len = 207147, overlap = 154
PHY-3002 : Step(873): len = 207692, overlap = 153.75
PHY-3002 : Step(874): len = 209120, overlap = 153.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000537939
PHY-3002 : Step(875): len = 213915, overlap = 149
PHY-3002 : Step(876): len = 215963, overlap = 148
PHY-3002 : Step(877): len = 219418, overlap = 146.25
PHY-3002 : Step(878): len = 221109, overlap = 141.5
PHY-3002 : Step(879): len = 221317, overlap = 140
PHY-3002 : Step(880): len = 221989, overlap = 142.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00098837
PHY-3002 : Step(881): len = 224980, overlap = 141.5
PHY-3002 : Step(882): len = 226376, overlap = 141.5
PHY-3002 : Step(883): len = 228058, overlap = 143.75
PHY-3002 : Step(884): len = 229089, overlap = 140.5
PHY-3002 : Step(885): len = 229860, overlap = 142.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00167059
PHY-3002 : Step(886): len = 231545, overlap = 139.25
PHY-3002 : Step(887): len = 232689, overlap = 139.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00229296
PHY-3002 : Step(888): len = 233469, overlap = 139.5
PHY-3002 : Step(889): len = 234680, overlap = 138.75
PHY-3002 : Step(890): len = 235721, overlap = 139.75
PHY-3002 : Step(891): len = 236191, overlap = 139.75
PHY-3002 : Step(892): len = 236838, overlap = 141.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00348608
PHY-3002 : Step(893): len = 237485, overlap = 141.75
PHY-3002 : Step(894): len = 238444, overlap = 141.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0042516
PHY-3002 : Step(895): len = 238698, overlap = 140.75
PHY-3002 : Step(896): len = 239633, overlap = 142.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00478802
PHY-3002 : Step(897): len = 239794, overlap = 141.25
PHY-3002 : Step(898): len = 240862, overlap = 140.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00521826
PHY-3002 : Step(899): len = 240918, overlap = 140.5
PHY-3002 : Step(900): len = 241366, overlap = 140.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00614811
PHY-3002 : Step(901): len = 241536, overlap = 141
PHY-3002 : Step(902): len = 242096, overlap = 139.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0067096
PHY-3002 : Step(903): len = 242178, overlap = 139.25
PHY-3002 : Step(904): len = 242456, overlap = 139
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00770589
PHY-3002 : Step(905): len = 242593, overlap = 140.75
PHY-3002 : Step(906): len = 242916, overlap = 141.5
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00858719
PHY-3002 : Step(907): len = 243045, overlap = 141.5
PHY-3002 : Step(908): len = 243325, overlap = 140.25
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00899443
PHY-3002 : Step(909): len = 243423, overlap = 140.25
PHY-3002 : Step(910): len = 243683, overlap = 141
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.0094267
PHY-3002 : Step(911): len = 243759, overlap = 141
PHY-3002 : Step(912): len = 244040, overlap = 141.25
PHY-3001 : :::17::: Try harder cell spreading with beta_ = 0.00944488
PHY-3002 : Step(913): len = 244107, overlap = 140.75
PHY-3002 : Step(914): len = 244208, overlap = 139.75
PHY-3001 : :::18::: Try harder cell spreading with beta_ = 0.0118691
PHY-3002 : Step(915): len = 244437, overlap = 139.75
PHY-3002 : Step(916): len = 244505, overlap = 138.25
PHY-3001 : :::19::: Try harder cell spreading with beta_ = 0.012591
PHY-3002 : Step(917): len = 244640, overlap = 138.5
PHY-3002 : Step(918): len = 244720, overlap = 139
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.343161s wall, 0.249602s user + 0.156001s system = 0.405603s CPU (118.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.447679
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.223749s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (99.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5955 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.775066s wall, 0.764405s user + 0.015600s system = 0.780005s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000342578
PHY-3002 : Step(919): len = 238577, overlap = 82.5
PHY-3002 : Step(920): len = 236316, overlap = 97.5
PHY-3002 : Step(921): len = 231134, overlap = 117.25
PHY-3002 : Step(922): len = 229112, overlap = 127.5
PHY-3002 : Step(923): len = 226972, overlap = 135.25
PHY-3002 : Step(924): len = 225326, overlap = 136
PHY-3002 : Step(925): len = 224489, overlap = 138.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000685156
PHY-3002 : Step(926): len = 228269, overlap = 129.25
PHY-3002 : Step(927): len = 228415, overlap = 131
PHY-3002 : Step(928): len = 229299, overlap = 130.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00119373
PHY-3002 : Step(929): len = 231651, overlap = 128.75
PHY-3002 : Step(930): len = 232155, overlap = 130.75
PHY-3002 : Step(931): len = 233189, overlap = 127.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00180893
PHY-3002 : Step(932): len = 234275, overlap = 129.25
PHY-3002 : Step(933): len = 235229, overlap = 125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.163140s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (114.7%)

PHY-3001 : Legalized: Len = 244623, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 750 tiles.
PHY-3001 : 6 instances has been re-located, deltaX = 7, deltaY = 3.
PHY-3001 : Final: Len = 244755, Over = 0
RUN-1003 : finish command "place" in  24.993966s wall, 35.927030s user + 1.497610s system = 37.424640s CPU (149.7%)

RUN-1004 : used memory is 609 MB, reserved memory is 736 MB, peak memory is 816 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3038 to 2334
PHY-1001 : Pin misalignment score is improved from 2334 to 2299
PHY-1001 : Pin misalignment score is improved from 2299 to 2287
PHY-1001 : Pin misalignment score is improved from 2287 to 2286
PHY-1001 : Pin misalignment score is improved from 2286 to 2286
PHY-1001 : Pin local connectivity score is improved from 220 to 0
PHY-1001 : Pin misalignment score is improved from 2367 to 2301
PHY-1001 : Pin misalignment score is improved from 2301 to 2292
PHY-1001 : Pin misalignment score is improved from 2292 to 2291
PHY-1001 : Pin misalignment score is improved from 2291 to 2291
PHY-1001 : Pin local connectivity score is improved from 58 to 0
PHY-1001 : End pin swap;  3.591991s wall, 3.525623s user + 0.000000s system = 3.525623s CPU (98.2%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2169 instances
RUN-1001 : 1031 mslices, 1031 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5957 nets
RUN-1001 : 3112 nets have 2 pins
RUN-1001 : 2186 nets have [3 - 5] pins
RUN-1001 : 455 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 132 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 313192, over cnt = 1733(21%), over = 3300, worst = 8
PHY-1002 : len = 321904, over cnt = 1459(18%), over = 2289, worst = 5
PHY-1002 : len = 329000, over cnt = 1411(17%), over = 1931, worst = 4
PHY-1002 : len = 354376, over cnt = 1005(12%), over = 1085, worst = 2
PHY-1002 : len = 369904, over cnt = 776(9%), over = 789, worst = 2
PHY-1002 : len = 384176, over cnt = 672(8%), over = 683, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25545, tnet num: 5955, tinst num: 2167, tnode num: 31281, tedge num: 42838.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5955 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 56 out of 5957 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5955 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.383628s wall, 5.475635s user + 0.031200s system = 5.506835s CPU (102.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.154154s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (101.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 42912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.314046s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (99.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 42864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.006945s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 673640, over cnt = 2125(1%), over = 2197, worst = 3
PHY-1001 : End Routed; 27.493923s wall, 32.682209s user + 0.156001s system = 32.838211s CPU (119.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 591232, over cnt = 1193(0%), over = 1199, worst = 2
PHY-1001 : End DR Iter 1; 26.582612s wall, 26.442169s user + 0.031200s system = 26.473370s CPU (99.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 586664, over cnt = 493(0%), over = 493, worst = 1
PHY-1001 : End DR Iter 2; 7.581105s wall, 7.519248s user + 0.015600s system = 7.534848s CPU (99.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 590056, over cnt = 251(0%), over = 251, worst = 1
PHY-1001 : End DR Iter 3; 2.770139s wall, 2.761218s user + 0.015600s system = 2.776818s CPU (100.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 595144, over cnt = 112(0%), over = 112, worst = 1
PHY-1001 : End DR Iter 4; 1.900560s wall, 1.872012s user + 0.000000s system = 1.872012s CPU (98.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 599664, over cnt = 34(0%), over = 34, worst = 1
PHY-1001 : End DR Iter 5; 1.093506s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (98.4%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 602392, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 6; 1.173851s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (99.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 602752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.607093s wall, 0.608404s user + 0.000000s system = 0.608404s CPU (100.2%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 602752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 8; 0.292068s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (106.8%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 602752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 9; 0.324393s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (101.0%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 602752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 9; 0.293712s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (100.9%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 602752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 10; 0.320808s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (97.3%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 602752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 11; 0.325392s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (95.9%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 602752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 12; 0.320266s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (107.2%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 602752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 13; 0.324234s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (101.0%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 602776, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 602776
PHY-1001 : End DC Iter 1; 0.161599s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (106.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  79.474274s wall, 84.037739s user + 0.296402s system = 84.334141s CPU (106.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  88.634510s wall, 93.194997s user + 0.358802s system = 93.553800s CPU (105.6%)

RUN-1004 : used memory is 632 MB, reserved memory is 759 MB, peak memory is 816 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4107   out of   4480   91.67%
#reg                 2929   out of   4480   65.38%
#le                  4107
  #lut only          1178   out of   4107   28.68%
  #reg only             0   out of   4107    0.00%
  #lut&reg           2929   out of   4107   71.32%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.972991s wall, 2.948419s user + 0.031200s system = 2.979619s CPU (100.2%)

RUN-1004 : used memory is 632 MB, reserved memory is 759 MB, peak memory is 816 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25545, tnet num: 5955, tinst num: 2167, tnode num: 31281, tedge num: 42838.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5955 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.989879s wall, 3.837625s user + 0.015600s system = 3.853225s CPU (96.6%)

RUN-1004 : used memory is 682 MB, reserved memory is 810 MB, peak memory is 816 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2169
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5957, pip num: 55893
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 929 valid insts, and 158271 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  10.491904s wall, 19.765327s user + 0.062400s system = 19.827727s CPU (189.0%)

RUN-1004 : used memory is 705 MB, reserved memory is 824 MB, peak memory is 816 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.449357s wall, 1.279208s user + 0.062400s system = 1.341609s CPU (92.6%)

RUN-1004 : used memory is 777 MB, reserved memory is 892 MB, peak memory is 816 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  7.548664s wall, 1.622410s user + 0.343202s system = 1.965613s CPU (26.0%)

RUN-1004 : used memory is 779 MB, reserved memory is 894 MB, peak memory is 816 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  2.161398s wall, 0.249602s user + 0.156001s system = 0.405603s CPU (18.8%)

RUN-1004 : used memory is 780 MB, reserved memory is 894 MB, peak memory is 816 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  11.927656s wall, 3.650423s user + 0.624004s system = 4.274427s CPU (35.8%)

RUN-1004 : used memory is 770 MB, reserved memory is 884 MB, peak memory is 816 MB
GUI-1001 : Download success!
