0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/AESL_axi_master_gmem.v,1731494507,systemVerilog,,,,AESL_axi_master_gmem,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/AESL_axi_slave_control.v,1731494507,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/csv_file_dump.svh,1731494507,verilog,,,,,,,,,,,,
C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/dataflow_monitor.sv,1731494507,systemVerilog,C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/nodf_module_interface.svh;C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/upc_loop_interface.svh,,C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/dump_file_agent.svh;C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/csv_file_dump.svh;C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/sample_agent.svh;C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/loop_sample_agent.svh;C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/sample_manager.svh;C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/nodf_module_interface.svh;C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/nodf_module_monitor.svh;C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/upc_loop_interface.svh;C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/dump_file_agent.svh,1731494507,verilog,,,,,,,,,,,,
C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/fifo_para.vh,1731494507,verilog,,,,,,,,,,,,
C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/loop_sample_agent.svh,1731494507,verilog,,,,,,,,,,,,
C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/mult_hw.autotb.v,1731494507,systemVerilog,,,C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/fifo_para.vh,apatb_mult_hw_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/mult_hw.v,1731494482,systemVerilog,,,,mult_hw,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/mult_hw_A_V_RAM_1WNR_AUTO_1R1W.v,1731494482,systemVerilog,,,,mult_hw_A_V_RAM_1WNR_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/mult_hw_B_V_RAM_1WNR_AUTO_1R1W.v,1731494482,systemVerilog,,,,mult_hw_B_V_RAM_1WNR_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/mult_hw_C_V_RAM_AUTO_1R1W.v,1731494482,systemVerilog,,,,mult_hw_C_V_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/mult_hw_control_s_axi.v,1731494482,systemVerilog,,,,mult_hw_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/mult_hw_flow_control_loop_pipe_sequential_init.v,1731494482,systemVerilog,,,,mult_hw_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/mult_hw_gmem_m_axi.v,1731494482,systemVerilog,,,,mult_hw_gmem_m_axi;mult_hw_gmem_m_axi_fifo;mult_hw_gmem_m_axi_load;mult_hw_gmem_m_axi_mem;mult_hw_gmem_m_axi_read;mult_hw_gmem_m_axi_reg_slice;mult_hw_gmem_m_axi_srl;mult_hw_gmem_m_axi_store;mult_hw_gmem_m_axi_throttle;mult_hw_gmem_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/mult_hw_mac_muladd_8ns_8ns_16ns_17_4_1.v,1731494482,systemVerilog,,,,mult_hw_mac_muladd_8ns_8ns_16ns_17_4_1;mult_hw_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/mult_hw_mul_8ns_8ns_16_1_1.v,1731494481,systemVerilog,,,,mult_hw_mul_8ns_8ns_16_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/mult_hw_mult_hw_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2.v,1731494481,systemVerilog,,,,mult_hw_mult_hw_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/mult_hw_mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4.v,1731494481,systemVerilog,,,,mult_hw_mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/mult_hw_mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6.v,1731494481,systemVerilog,,,,mult_hw_mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/mult_hw_mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9.v,1731494482,systemVerilog,,,,mult_hw_mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/nodf_module_interface.svh,1731494507,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/nodf_module_monitor.svh,1731494507,verilog,,,,,,,,,,,,
C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/sample_agent.svh,1731494507,verilog,,,,,,,,,,,,
C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/sample_manager.svh,1731494507,verilog,,,,,,,,,,,,
C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/upc_loop_interface.svh,1731494507,verilog,,,,upc_loop_intf,,,,,,,,
C:/Users/charisvt/Desktop/hls/lab1/matmul/lab1sol1/sim/verilog/upc_loop_monitor.svh,1731494507,verilog,,,,,,,,,,,,
