# compile vhdl design source files
vhdl blk_mem_gen_v8_3_1  "../../../FPGA-Z.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd"
vhdl xil_defaultlib  "../../../FPGA-Z.srcs/sources_1/ip/Mem/sim/Mem.vhd"
vhdl xil_defaultlib  "../../../FPGA-Z.srcs/sources_1/new/Ram.vhd"
vhdl xil_defaultlib  "../../../FPGA-Z.srcs/sim_3/new/test3.vhd"

# Do not sort compile order
nosort
