
i2c_atv.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e80  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000011c0  08004050  08004050  00005050  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005210  08005210  00007064  2**0
                  CONTENTS
  4 .ARM          00000008  08005210  08005210  00006210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005218  08005218  00007064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005218  08005218  00006218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800521c  0800521c  0000621c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08005220  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000610  20000064  08005284  00007064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000674  08005284  00007674  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bbd3  00000000  00000000  00007094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c7e  00000000  00000000  00012c67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa0  00000000  00000000  000148e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000084f  00000000  00000000  00015388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021a3e  00000000  00000000  00015bd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eb5e  00000000  00000000  00037615  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cadf7  00000000  00000000  00046173  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00110f6a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000030ec  00000000  00000000  00110fb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  0011409c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000064 	.word	0x20000064
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004038 	.word	0x08004038

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000068 	.word	0x20000068
 800020c:	08004038 	.word	0x08004038

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <scan_i2c>:
static void MX_GPIO_Init(void);
static void MX_I2C1_Init(void);
static void MX_USART2_UART_Init(void);
/* USER CODE BEGIN PFP */

void scan_i2c(void) {
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b088      	sub	sp, #32
 80005b4:	af00      	add	r7, sp, #0
	uint8_t buffer[25] = {0};
 80005b6:	2300      	movs	r3, #0
 80005b8:	603b      	str	r3, [r7, #0]
 80005ba:	1d3b      	adds	r3, r7, #4
 80005bc:	2200      	movs	r2, #0
 80005be:	601a      	str	r2, [r3, #0]
 80005c0:	605a      	str	r2, [r3, #4]
 80005c2:	609a      	str	r2, [r3, #8]
 80005c4:	60da      	str	r2, [r3, #12]
 80005c6:	611a      	str	r2, [r3, #16]
 80005c8:	751a      	strb	r2, [r3, #20]
	for(int i=1; i<128; i++)
 80005ca:	2301      	movs	r3, #1
 80005cc:	61fb      	str	r3, [r7, #28]
 80005ce:	e020      	b.n	8000612 <scan_i2c+0x62>
	{
		if(HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(i<<1), 3, 5) == HAL_OK)
 80005d0:	69fb      	ldr	r3, [r7, #28]
 80005d2:	b29b      	uxth	r3, r3
 80005d4:	005b      	lsls	r3, r3, #1
 80005d6:	b299      	uxth	r1, r3
 80005d8:	2305      	movs	r3, #5
 80005da:	2203      	movs	r2, #3
 80005dc:	4814      	ldr	r0, [pc, #80]	@ (8000630 <scan_i2c+0x80>)
 80005de:	f001 f847 	bl	8001670 <HAL_I2C_IsDeviceReady>
 80005e2:	4603      	mov	r3, r0
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d111      	bne.n	800060c <scan_i2c+0x5c>
		{
			sprintf(buffer, "0x%X, ", i);
 80005e8:	463b      	mov	r3, r7
 80005ea:	69fa      	ldr	r2, [r7, #28]
 80005ec:	4911      	ldr	r1, [pc, #68]	@ (8000634 <scan_i2c+0x84>)
 80005ee:	4618      	mov	r0, r3
 80005f0:	f003 f882 	bl	80036f8 <siprintf>
			HAL_UART_Transmit(&huart2, buffer, strlen(buffer), 10000);
 80005f4:	463b      	mov	r3, r7
 80005f6:	4618      	mov	r0, r3
 80005f8:	f7ff fe0a 	bl	8000210 <strlen>
 80005fc:	4603      	mov	r3, r0
 80005fe:	b29a      	uxth	r2, r3
 8000600:	4639      	mov	r1, r7
 8000602:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000606:	480c      	ldr	r0, [pc, #48]	@ (8000638 <scan_i2c+0x88>)
 8000608:	f002 f9f4 	bl	80029f4 <HAL_UART_Transmit>
	for(int i=1; i<128; i++)
 800060c:	69fb      	ldr	r3, [r7, #28]
 800060e:	3301      	adds	r3, #1
 8000610:	61fb      	str	r3, [r7, #28]
 8000612:	69fb      	ldr	r3, [r7, #28]
 8000614:	2b7f      	cmp	r3, #127	@ 0x7f
 8000616:	dddb      	ble.n	80005d0 <scan_i2c+0x20>
		}
	}
	HAL_UART_Transmit(&huart2, "\n", 1, 10000);
 8000618:	f242 7310 	movw	r3, #10000	@ 0x2710
 800061c:	2201      	movs	r2, #1
 800061e:	4907      	ldr	r1, [pc, #28]	@ (800063c <scan_i2c+0x8c>)
 8000620:	4805      	ldr	r0, [pc, #20]	@ (8000638 <scan_i2c+0x88>)
 8000622:	f002 f9e7 	bl	80029f4 <HAL_UART_Transmit>
}
 8000626:	bf00      	nop
 8000628:	3720      	adds	r7, #32
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	20000080 	.word	0x20000080
 8000634:	08004050 	.word	0x08004050
 8000638:	200000d4 	.word	0x200000d4
 800063c:	08004058 	.word	0x08004058

08000640 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	f5ad 6d81 	sub.w	sp, sp, #1032	@ 0x408
 8000646:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000648:	f000 faca 	bl	8000be0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800064c:	f000 f834 	bl	80006b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  // 'joinha', 128x64px
  const unsigned char epd_bitmap_joinha [] = {
 8000650:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8000654:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
 8000658:	4a14      	ldr	r2, [pc, #80]	@ (80006ac <main+0x6c>)
 800065a:	4618      	mov	r0, r3
 800065c:	4611      	mov	r1, r2
 800065e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000662:	461a      	mov	r2, r3
 8000664:	f003 f89c 	bl	80037a0 <memcpy>
  	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
  };

  // Array of all bitmaps for convenience. (Total bytes used to store images in PROGMEM = 1040)
  const int epd_bitmap_allArray_LEN = 1;
 8000668:	2301      	movs	r3, #1
 800066a:	f8c7 3404 	str.w	r3, [r7, #1028]	@ 0x404
  const unsigned char* epd_bitmap_allArray[1] = {
 800066e:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8000672:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8000676:	1d3a      	adds	r2, r7, #4
 8000678:	601a      	str	r2, [r3, #0]
  	epd_bitmap_joinha
  };


  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800067a:	f000 f8e3 	bl	8000844 <MX_GPIO_Init>
  MX_I2C1_Init();
 800067e:	f000 f889 	bl	8000794 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8000682:	f000 f8b5 	bl	80007f0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init ();
 8000686:	f002 fd71 	bl	800316c <SSD1306_Init>

  SSD1306_Clear();
 800068a:	f002 ff92 	bl	80035b2 <SSD1306_Clear>
  SSD1306_GotoXY (20,20);
 800068e:	2114      	movs	r1, #20
 8000690:	2014      	movs	r0, #20
 8000692:	f002 fed5 	bl	8003440 <SSD1306_GotoXY>
  //SSD1306_DrawBitmap(0, 0, epd_bitmap_joinha, 128, 64, SSD1306_COLOR_WHITE);
  SSD1306_Puts ("VIRTUS-CC", &Font_11x18, 1);
 8000696:	2201      	movs	r2, #1
 8000698:	4905      	ldr	r1, [pc, #20]	@ (80006b0 <main+0x70>)
 800069a:	4806      	ldr	r0, [pc, #24]	@ (80006b4 <main+0x74>)
 800069c:	f002 ff64 	bl	8003568 <SSD1306_Puts>
  SSD1306_UpdateScreen();
 80006a0:	f002 fe28 	bl	80032f4 <SSD1306_UpdateScreen>
  scan_i2c();
 80006a4:	f7ff ff84 	bl	80005b0 <scan_i2c>
  /* USER CODE BEGIN WHILE */
  while (1)
 80006a8:	bf00      	nop
 80006aa:	e7fd      	b.n	80006a8 <main+0x68>
 80006ac:	08004068 	.word	0x08004068
 80006b0:	2000000c 	.word	0x2000000c
 80006b4:	0800405c 	.word	0x0800405c

080006b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b094      	sub	sp, #80	@ 0x50
 80006bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006be:	f107 031c 	add.w	r3, r7, #28
 80006c2:	2234      	movs	r2, #52	@ 0x34
 80006c4:	2100      	movs	r1, #0
 80006c6:	4618      	mov	r0, r3
 80006c8:	f003 f836 	bl	8003738 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006cc:	f107 0308 	add.w	r3, r7, #8
 80006d0:	2200      	movs	r2, #0
 80006d2:	601a      	str	r2, [r3, #0]
 80006d4:	605a      	str	r2, [r3, #4]
 80006d6:	609a      	str	r2, [r3, #8]
 80006d8:	60da      	str	r2, [r3, #12]
 80006da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006dc:	2300      	movs	r3, #0
 80006de:	607b      	str	r3, [r7, #4]
 80006e0:	4b2a      	ldr	r3, [pc, #168]	@ (800078c <SystemClock_Config+0xd4>)
 80006e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006e4:	4a29      	ldr	r2, [pc, #164]	@ (800078c <SystemClock_Config+0xd4>)
 80006e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80006ec:	4b27      	ldr	r3, [pc, #156]	@ (800078c <SystemClock_Config+0xd4>)
 80006ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006f4:	607b      	str	r3, [r7, #4]
 80006f6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006f8:	2300      	movs	r3, #0
 80006fa:	603b      	str	r3, [r7, #0]
 80006fc:	4b24      	ldr	r3, [pc, #144]	@ (8000790 <SystemClock_Config+0xd8>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000704:	4a22      	ldr	r2, [pc, #136]	@ (8000790 <SystemClock_Config+0xd8>)
 8000706:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800070a:	6013      	str	r3, [r2, #0]
 800070c:	4b20      	ldr	r3, [pc, #128]	@ (8000790 <SystemClock_Config+0xd8>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000714:	603b      	str	r3, [r7, #0]
 8000716:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000718:	2302      	movs	r3, #2
 800071a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800071c:	2301      	movs	r3, #1
 800071e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000720:	2310      	movs	r3, #16
 8000722:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000724:	2302      	movs	r3, #2
 8000726:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000728:	2300      	movs	r3, #0
 800072a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 800072c:	2310      	movs	r3, #16
 800072e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000730:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000734:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000736:	2304      	movs	r3, #4
 8000738:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800073a:	2302      	movs	r3, #2
 800073c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800073e:	2302      	movs	r3, #2
 8000740:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000742:	f107 031c 	add.w	r3, r7, #28
 8000746:	4618      	mov	r0, r3
 8000748:	f001 fe66 	bl	8002418 <HAL_RCC_OscConfig>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000752:	f000 f8e5 	bl	8000920 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000756:	230f      	movs	r3, #15
 8000758:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800075a:	2302      	movs	r3, #2
 800075c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800075e:	2300      	movs	r3, #0
 8000760:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000762:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000766:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000768:	2300      	movs	r3, #0
 800076a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800076c:	f107 0308 	add.w	r3, r7, #8
 8000770:	2102      	movs	r1, #2
 8000772:	4618      	mov	r0, r3
 8000774:	f001 fb06 	bl	8001d84 <HAL_RCC_ClockConfig>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800077e:	f000 f8cf 	bl	8000920 <Error_Handler>
  }
}
 8000782:	bf00      	nop
 8000784:	3750      	adds	r7, #80	@ 0x50
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	40023800 	.word	0x40023800
 8000790:	40007000 	.word	0x40007000

08000794 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000798:	4b12      	ldr	r3, [pc, #72]	@ (80007e4 <MX_I2C1_Init+0x50>)
 800079a:	4a13      	ldr	r2, [pc, #76]	@ (80007e8 <MX_I2C1_Init+0x54>)
 800079c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800079e:	4b11      	ldr	r3, [pc, #68]	@ (80007e4 <MX_I2C1_Init+0x50>)
 80007a0:	4a12      	ldr	r2, [pc, #72]	@ (80007ec <MX_I2C1_Init+0x58>)
 80007a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007a4:	4b0f      	ldr	r3, [pc, #60]	@ (80007e4 <MX_I2C1_Init+0x50>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80007aa:	4b0e      	ldr	r3, [pc, #56]	@ (80007e4 <MX_I2C1_Init+0x50>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007b0:	4b0c      	ldr	r3, [pc, #48]	@ (80007e4 <MX_I2C1_Init+0x50>)
 80007b2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80007b6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007b8:	4b0a      	ldr	r3, [pc, #40]	@ (80007e4 <MX_I2C1_Init+0x50>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007be:	4b09      	ldr	r3, [pc, #36]	@ (80007e4 <MX_I2C1_Init+0x50>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007c4:	4b07      	ldr	r3, [pc, #28]	@ (80007e4 <MX_I2C1_Init+0x50>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007ca:	4b06      	ldr	r3, [pc, #24]	@ (80007e4 <MX_I2C1_Init+0x50>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007d0:	4804      	ldr	r0, [pc, #16]	@ (80007e4 <MX_I2C1_Init+0x50>)
 80007d2:	f000 fd0b 	bl	80011ec <HAL_I2C_Init>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d001      	beq.n	80007e0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80007dc:	f000 f8a0 	bl	8000920 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007e0:	bf00      	nop
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	20000080 	.word	0x20000080
 80007e8:	40005400 	.word	0x40005400
 80007ec:	00061a80 	.word	0x00061a80

080007f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007f4:	4b11      	ldr	r3, [pc, #68]	@ (800083c <MX_USART2_UART_Init+0x4c>)
 80007f6:	4a12      	ldr	r2, [pc, #72]	@ (8000840 <MX_USART2_UART_Init+0x50>)
 80007f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007fa:	4b10      	ldr	r3, [pc, #64]	@ (800083c <MX_USART2_UART_Init+0x4c>)
 80007fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000800:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000802:	4b0e      	ldr	r3, [pc, #56]	@ (800083c <MX_USART2_UART_Init+0x4c>)
 8000804:	2200      	movs	r2, #0
 8000806:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000808:	4b0c      	ldr	r3, [pc, #48]	@ (800083c <MX_USART2_UART_Init+0x4c>)
 800080a:	2200      	movs	r2, #0
 800080c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800080e:	4b0b      	ldr	r3, [pc, #44]	@ (800083c <MX_USART2_UART_Init+0x4c>)
 8000810:	2200      	movs	r2, #0
 8000812:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000814:	4b09      	ldr	r3, [pc, #36]	@ (800083c <MX_USART2_UART_Init+0x4c>)
 8000816:	220c      	movs	r2, #12
 8000818:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800081a:	4b08      	ldr	r3, [pc, #32]	@ (800083c <MX_USART2_UART_Init+0x4c>)
 800081c:	2200      	movs	r2, #0
 800081e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000820:	4b06      	ldr	r3, [pc, #24]	@ (800083c <MX_USART2_UART_Init+0x4c>)
 8000822:	2200      	movs	r2, #0
 8000824:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000826:	4805      	ldr	r0, [pc, #20]	@ (800083c <MX_USART2_UART_Init+0x4c>)
 8000828:	f002 f894 	bl	8002954 <HAL_UART_Init>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000832:	f000 f875 	bl	8000920 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000836:	bf00      	nop
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	200000d4 	.word	0x200000d4
 8000840:	40004400 	.word	0x40004400

08000844 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b08a      	sub	sp, #40	@ 0x28
 8000848:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800084a:	f107 0314 	add.w	r3, r7, #20
 800084e:	2200      	movs	r2, #0
 8000850:	601a      	str	r2, [r3, #0]
 8000852:	605a      	str	r2, [r3, #4]
 8000854:	609a      	str	r2, [r3, #8]
 8000856:	60da      	str	r2, [r3, #12]
 8000858:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800085a:	2300      	movs	r3, #0
 800085c:	613b      	str	r3, [r7, #16]
 800085e:	4b2d      	ldr	r3, [pc, #180]	@ (8000914 <MX_GPIO_Init+0xd0>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000862:	4a2c      	ldr	r2, [pc, #176]	@ (8000914 <MX_GPIO_Init+0xd0>)
 8000864:	f043 0304 	orr.w	r3, r3, #4
 8000868:	6313      	str	r3, [r2, #48]	@ 0x30
 800086a:	4b2a      	ldr	r3, [pc, #168]	@ (8000914 <MX_GPIO_Init+0xd0>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086e:	f003 0304 	and.w	r3, r3, #4
 8000872:	613b      	str	r3, [r7, #16]
 8000874:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000876:	2300      	movs	r3, #0
 8000878:	60fb      	str	r3, [r7, #12]
 800087a:	4b26      	ldr	r3, [pc, #152]	@ (8000914 <MX_GPIO_Init+0xd0>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087e:	4a25      	ldr	r2, [pc, #148]	@ (8000914 <MX_GPIO_Init+0xd0>)
 8000880:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000884:	6313      	str	r3, [r2, #48]	@ 0x30
 8000886:	4b23      	ldr	r3, [pc, #140]	@ (8000914 <MX_GPIO_Init+0xd0>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800088e:	60fb      	str	r3, [r7, #12]
 8000890:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000892:	2300      	movs	r3, #0
 8000894:	60bb      	str	r3, [r7, #8]
 8000896:	4b1f      	ldr	r3, [pc, #124]	@ (8000914 <MX_GPIO_Init+0xd0>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089a:	4a1e      	ldr	r2, [pc, #120]	@ (8000914 <MX_GPIO_Init+0xd0>)
 800089c:	f043 0301 	orr.w	r3, r3, #1
 80008a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008a2:	4b1c      	ldr	r3, [pc, #112]	@ (8000914 <MX_GPIO_Init+0xd0>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a6:	f003 0301 	and.w	r3, r3, #1
 80008aa:	60bb      	str	r3, [r7, #8]
 80008ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ae:	2300      	movs	r3, #0
 80008b0:	607b      	str	r3, [r7, #4]
 80008b2:	4b18      	ldr	r3, [pc, #96]	@ (8000914 <MX_GPIO_Init+0xd0>)
 80008b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b6:	4a17      	ldr	r2, [pc, #92]	@ (8000914 <MX_GPIO_Init+0xd0>)
 80008b8:	f043 0302 	orr.w	r3, r3, #2
 80008bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80008be:	4b15      	ldr	r3, [pc, #84]	@ (8000914 <MX_GPIO_Init+0xd0>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c2:	f003 0302 	and.w	r3, r3, #2
 80008c6:	607b      	str	r3, [r7, #4]
 80008c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008ca:	2200      	movs	r2, #0
 80008cc:	2120      	movs	r1, #32
 80008ce:	4812      	ldr	r0, [pc, #72]	@ (8000918 <MX_GPIO_Init+0xd4>)
 80008d0:	f000 fc72 	bl	80011b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008d4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008da:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80008de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e0:	2300      	movs	r3, #0
 80008e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008e4:	f107 0314 	add.w	r3, r7, #20
 80008e8:	4619      	mov	r1, r3
 80008ea:	480c      	ldr	r0, [pc, #48]	@ (800091c <MX_GPIO_Init+0xd8>)
 80008ec:	f000 fad0 	bl	8000e90 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008f0:	2320      	movs	r3, #32
 80008f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f4:	2301      	movs	r3, #1
 80008f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f8:	2300      	movs	r3, #0
 80008fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fc:	2300      	movs	r3, #0
 80008fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000900:	f107 0314 	add.w	r3, r7, #20
 8000904:	4619      	mov	r1, r3
 8000906:	4804      	ldr	r0, [pc, #16]	@ (8000918 <MX_GPIO_Init+0xd4>)
 8000908:	f000 fac2 	bl	8000e90 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800090c:	bf00      	nop
 800090e:	3728      	adds	r7, #40	@ 0x28
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	40023800 	.word	0x40023800
 8000918:	40020000 	.word	0x40020000
 800091c:	40020800 	.word	0x40020800

08000920 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000924:	b672      	cpsid	i
}
 8000926:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000928:	bf00      	nop
 800092a:	e7fd      	b.n	8000928 <Error_Handler+0x8>

0800092c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b082      	sub	sp, #8
 8000930:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000932:	2300      	movs	r3, #0
 8000934:	607b      	str	r3, [r7, #4]
 8000936:	4b10      	ldr	r3, [pc, #64]	@ (8000978 <HAL_MspInit+0x4c>)
 8000938:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800093a:	4a0f      	ldr	r2, [pc, #60]	@ (8000978 <HAL_MspInit+0x4c>)
 800093c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000940:	6453      	str	r3, [r2, #68]	@ 0x44
 8000942:	4b0d      	ldr	r3, [pc, #52]	@ (8000978 <HAL_MspInit+0x4c>)
 8000944:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000946:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800094a:	607b      	str	r3, [r7, #4]
 800094c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800094e:	2300      	movs	r3, #0
 8000950:	603b      	str	r3, [r7, #0]
 8000952:	4b09      	ldr	r3, [pc, #36]	@ (8000978 <HAL_MspInit+0x4c>)
 8000954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000956:	4a08      	ldr	r2, [pc, #32]	@ (8000978 <HAL_MspInit+0x4c>)
 8000958:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800095c:	6413      	str	r3, [r2, #64]	@ 0x40
 800095e:	4b06      	ldr	r3, [pc, #24]	@ (8000978 <HAL_MspInit+0x4c>)
 8000960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000962:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000966:	603b      	str	r3, [r7, #0]
 8000968:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800096a:	2007      	movs	r0, #7
 800096c:	f000 fa5c 	bl	8000e28 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000970:	bf00      	nop
 8000972:	3708      	adds	r7, #8
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	40023800 	.word	0x40023800

0800097c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b08a      	sub	sp, #40	@ 0x28
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000984:	f107 0314 	add.w	r3, r7, #20
 8000988:	2200      	movs	r2, #0
 800098a:	601a      	str	r2, [r3, #0]
 800098c:	605a      	str	r2, [r3, #4]
 800098e:	609a      	str	r2, [r3, #8]
 8000990:	60da      	str	r2, [r3, #12]
 8000992:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	4a19      	ldr	r2, [pc, #100]	@ (8000a00 <HAL_I2C_MspInit+0x84>)
 800099a:	4293      	cmp	r3, r2
 800099c:	d12c      	bne.n	80009f8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800099e:	2300      	movs	r3, #0
 80009a0:	613b      	str	r3, [r7, #16]
 80009a2:	4b18      	ldr	r3, [pc, #96]	@ (8000a04 <HAL_I2C_MspInit+0x88>)
 80009a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a6:	4a17      	ldr	r2, [pc, #92]	@ (8000a04 <HAL_I2C_MspInit+0x88>)
 80009a8:	f043 0302 	orr.w	r3, r3, #2
 80009ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ae:	4b15      	ldr	r3, [pc, #84]	@ (8000a04 <HAL_I2C_MspInit+0x88>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009b2:	f003 0302 	and.w	r3, r3, #2
 80009b6:	613b      	str	r3, [r7, #16]
 80009b8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80009ba:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80009be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009c0:	2312      	movs	r3, #18
 80009c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c4:	2300      	movs	r3, #0
 80009c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009c8:	2303      	movs	r3, #3
 80009ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009cc:	2304      	movs	r3, #4
 80009ce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009d0:	f107 0314 	add.w	r3, r7, #20
 80009d4:	4619      	mov	r1, r3
 80009d6:	480c      	ldr	r0, [pc, #48]	@ (8000a08 <HAL_I2C_MspInit+0x8c>)
 80009d8:	f000 fa5a 	bl	8000e90 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80009dc:	2300      	movs	r3, #0
 80009de:	60fb      	str	r3, [r7, #12]
 80009e0:	4b08      	ldr	r3, [pc, #32]	@ (8000a04 <HAL_I2C_MspInit+0x88>)
 80009e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009e4:	4a07      	ldr	r2, [pc, #28]	@ (8000a04 <HAL_I2C_MspInit+0x88>)
 80009e6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80009ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80009ec:	4b05      	ldr	r3, [pc, #20]	@ (8000a04 <HAL_I2C_MspInit+0x88>)
 80009ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80009f4:	60fb      	str	r3, [r7, #12]
 80009f6:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80009f8:	bf00      	nop
 80009fa:	3728      	adds	r7, #40	@ 0x28
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	40005400 	.word	0x40005400
 8000a04:	40023800 	.word	0x40023800
 8000a08:	40020400 	.word	0x40020400

08000a0c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b08a      	sub	sp, #40	@ 0x28
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a14:	f107 0314 	add.w	r3, r7, #20
 8000a18:	2200      	movs	r2, #0
 8000a1a:	601a      	str	r2, [r3, #0]
 8000a1c:	605a      	str	r2, [r3, #4]
 8000a1e:	609a      	str	r2, [r3, #8]
 8000a20:	60da      	str	r2, [r3, #12]
 8000a22:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4a19      	ldr	r2, [pc, #100]	@ (8000a90 <HAL_UART_MspInit+0x84>)
 8000a2a:	4293      	cmp	r3, r2
 8000a2c:	d12b      	bne.n	8000a86 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a2e:	2300      	movs	r3, #0
 8000a30:	613b      	str	r3, [r7, #16]
 8000a32:	4b18      	ldr	r3, [pc, #96]	@ (8000a94 <HAL_UART_MspInit+0x88>)
 8000a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a36:	4a17      	ldr	r2, [pc, #92]	@ (8000a94 <HAL_UART_MspInit+0x88>)
 8000a38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a3e:	4b15      	ldr	r3, [pc, #84]	@ (8000a94 <HAL_UART_MspInit+0x88>)
 8000a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a46:	613b      	str	r3, [r7, #16]
 8000a48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	60fb      	str	r3, [r7, #12]
 8000a4e:	4b11      	ldr	r3, [pc, #68]	@ (8000a94 <HAL_UART_MspInit+0x88>)
 8000a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a52:	4a10      	ldr	r2, [pc, #64]	@ (8000a94 <HAL_UART_MspInit+0x88>)
 8000a54:	f043 0301 	orr.w	r3, r3, #1
 8000a58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a5a:	4b0e      	ldr	r3, [pc, #56]	@ (8000a94 <HAL_UART_MspInit+0x88>)
 8000a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a5e:	f003 0301 	and.w	r3, r3, #1
 8000a62:	60fb      	str	r3, [r7, #12]
 8000a64:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a66:	230c      	movs	r3, #12
 8000a68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a6a:	2302      	movs	r3, #2
 8000a6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a72:	2303      	movs	r3, #3
 8000a74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a76:	2307      	movs	r3, #7
 8000a78:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a7a:	f107 0314 	add.w	r3, r7, #20
 8000a7e:	4619      	mov	r1, r3
 8000a80:	4805      	ldr	r0, [pc, #20]	@ (8000a98 <HAL_UART_MspInit+0x8c>)
 8000a82:	f000 fa05 	bl	8000e90 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000a86:	bf00      	nop
 8000a88:	3728      	adds	r7, #40	@ 0x28
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	40004400 	.word	0x40004400
 8000a94:	40023800 	.word	0x40023800
 8000a98:	40020000 	.word	0x40020000

08000a9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000aa0:	bf00      	nop
 8000aa2:	e7fd      	b.n	8000aa0 <NMI_Handler+0x4>

08000aa4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aa8:	bf00      	nop
 8000aaa:	e7fd      	b.n	8000aa8 <HardFault_Handler+0x4>

08000aac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ab0:	bf00      	nop
 8000ab2:	e7fd      	b.n	8000ab0 <MemManage_Handler+0x4>

08000ab4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ab8:	bf00      	nop
 8000aba:	e7fd      	b.n	8000ab8 <BusFault_Handler+0x4>

08000abc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ac0:	bf00      	nop
 8000ac2:	e7fd      	b.n	8000ac0 <UsageFault_Handler+0x4>

08000ac4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ac8:	bf00      	nop
 8000aca:	46bd      	mov	sp, r7
 8000acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad0:	4770      	bx	lr

08000ad2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ad2:	b480      	push	{r7}
 8000ad4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ad6:	bf00      	nop
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ade:	4770      	bx	lr

08000ae0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ae4:	bf00      	nop
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aec:	4770      	bx	lr

08000aee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000aee:	b580      	push	{r7, lr}
 8000af0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000af2:	f000 f8c7 	bl	8000c84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000af6:	bf00      	nop
 8000af8:	bd80      	pop	{r7, pc}
	...

08000afc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b086      	sub	sp, #24
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b04:	4a14      	ldr	r2, [pc, #80]	@ (8000b58 <_sbrk+0x5c>)
 8000b06:	4b15      	ldr	r3, [pc, #84]	@ (8000b5c <_sbrk+0x60>)
 8000b08:	1ad3      	subs	r3, r2, r3
 8000b0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b0c:	697b      	ldr	r3, [r7, #20]
 8000b0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b10:	4b13      	ldr	r3, [pc, #76]	@ (8000b60 <_sbrk+0x64>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d102      	bne.n	8000b1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b18:	4b11      	ldr	r3, [pc, #68]	@ (8000b60 <_sbrk+0x64>)
 8000b1a:	4a12      	ldr	r2, [pc, #72]	@ (8000b64 <_sbrk+0x68>)
 8000b1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b1e:	4b10      	ldr	r3, [pc, #64]	@ (8000b60 <_sbrk+0x64>)
 8000b20:	681a      	ldr	r2, [r3, #0]
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	4413      	add	r3, r2
 8000b26:	693a      	ldr	r2, [r7, #16]
 8000b28:	429a      	cmp	r2, r3
 8000b2a:	d207      	bcs.n	8000b3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b2c:	f002 fe0c 	bl	8003748 <__errno>
 8000b30:	4603      	mov	r3, r0
 8000b32:	220c      	movs	r2, #12
 8000b34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b36:	f04f 33ff 	mov.w	r3, #4294967295
 8000b3a:	e009      	b.n	8000b50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b3c:	4b08      	ldr	r3, [pc, #32]	@ (8000b60 <_sbrk+0x64>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b42:	4b07      	ldr	r3, [pc, #28]	@ (8000b60 <_sbrk+0x64>)
 8000b44:	681a      	ldr	r2, [r3, #0]
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	4413      	add	r3, r2
 8000b4a:	4a05      	ldr	r2, [pc, #20]	@ (8000b60 <_sbrk+0x64>)
 8000b4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b4e:	68fb      	ldr	r3, [r7, #12]
}
 8000b50:	4618      	mov	r0, r3
 8000b52:	3718      	adds	r7, #24
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	20020000 	.word	0x20020000
 8000b5c:	00000400 	.word	0x00000400
 8000b60:	2000011c 	.word	0x2000011c
 8000b64:	20000678 	.word	0x20000678

08000b68 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b6c:	4b06      	ldr	r3, [pc, #24]	@ (8000b88 <SystemInit+0x20>)
 8000b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b72:	4a05      	ldr	r2, [pc, #20]	@ (8000b88 <SystemInit+0x20>)
 8000b74:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b78:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b7c:	bf00      	nop
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop
 8000b88:	e000ed00 	.word	0xe000ed00

08000b8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000b8c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000bc4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000b90:	f7ff ffea 	bl	8000b68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b94:	480c      	ldr	r0, [pc, #48]	@ (8000bc8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b96:	490d      	ldr	r1, [pc, #52]	@ (8000bcc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b98:	4a0d      	ldr	r2, [pc, #52]	@ (8000bd0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b9c:	e002      	b.n	8000ba4 <LoopCopyDataInit>

08000b9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ba0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ba2:	3304      	adds	r3, #4

08000ba4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ba4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ba6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ba8:	d3f9      	bcc.n	8000b9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000baa:	4a0a      	ldr	r2, [pc, #40]	@ (8000bd4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000bac:	4c0a      	ldr	r4, [pc, #40]	@ (8000bd8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000bae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bb0:	e001      	b.n	8000bb6 <LoopFillZerobss>

08000bb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bb4:	3204      	adds	r2, #4

08000bb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bb8:	d3fb      	bcc.n	8000bb2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000bba:	f002 fdcb 	bl	8003754 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bbe:	f7ff fd3f 	bl	8000640 <main>
  bx  lr    
 8000bc2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000bc4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000bc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bcc:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8000bd0:	08005220 	.word	0x08005220
  ldr r2, =_sbss
 8000bd4:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8000bd8:	20000674 	.word	0x20000674

08000bdc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bdc:	e7fe      	b.n	8000bdc <ADC_IRQHandler>
	...

08000be0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000be4:	4b0e      	ldr	r3, [pc, #56]	@ (8000c20 <HAL_Init+0x40>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4a0d      	ldr	r2, [pc, #52]	@ (8000c20 <HAL_Init+0x40>)
 8000bea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000bee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000bf0:	4b0b      	ldr	r3, [pc, #44]	@ (8000c20 <HAL_Init+0x40>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a0a      	ldr	r2, [pc, #40]	@ (8000c20 <HAL_Init+0x40>)
 8000bf6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000bfa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bfc:	4b08      	ldr	r3, [pc, #32]	@ (8000c20 <HAL_Init+0x40>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a07      	ldr	r2, [pc, #28]	@ (8000c20 <HAL_Init+0x40>)
 8000c02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c08:	2003      	movs	r0, #3
 8000c0a:	f000 f90d 	bl	8000e28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c0e:	2000      	movs	r0, #0
 8000c10:	f000 f808 	bl	8000c24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c14:	f7ff fe8a 	bl	800092c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c18:	2300      	movs	r3, #0
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	40023c00 	.word	0x40023c00

08000c24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c2c:	4b12      	ldr	r3, [pc, #72]	@ (8000c78 <HAL_InitTick+0x54>)
 8000c2e:	681a      	ldr	r2, [r3, #0]
 8000c30:	4b12      	ldr	r3, [pc, #72]	@ (8000c7c <HAL_InitTick+0x58>)
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	4619      	mov	r1, r3
 8000c36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c42:	4618      	mov	r0, r3
 8000c44:	f000 f917 	bl	8000e76 <HAL_SYSTICK_Config>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	e00e      	b.n	8000c70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	2b0f      	cmp	r3, #15
 8000c56:	d80a      	bhi.n	8000c6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c58:	2200      	movs	r2, #0
 8000c5a:	6879      	ldr	r1, [r7, #4]
 8000c5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c60:	f000 f8ed 	bl	8000e3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c64:	4a06      	ldr	r2, [pc, #24]	@ (8000c80 <HAL_InitTick+0x5c>)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	e000      	b.n	8000c70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c6e:	2301      	movs	r3, #1
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	3708      	adds	r7, #8
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	20000000 	.word	0x20000000
 8000c7c:	20000008 	.word	0x20000008
 8000c80:	20000004 	.word	0x20000004

08000c84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c88:	4b06      	ldr	r3, [pc, #24]	@ (8000ca4 <HAL_IncTick+0x20>)
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	461a      	mov	r2, r3
 8000c8e:	4b06      	ldr	r3, [pc, #24]	@ (8000ca8 <HAL_IncTick+0x24>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	4413      	add	r3, r2
 8000c94:	4a04      	ldr	r2, [pc, #16]	@ (8000ca8 <HAL_IncTick+0x24>)
 8000c96:	6013      	str	r3, [r2, #0]
}
 8000c98:	bf00      	nop
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop
 8000ca4:	20000008 	.word	0x20000008
 8000ca8:	20000120 	.word	0x20000120

08000cac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  return uwTick;
 8000cb0:	4b03      	ldr	r3, [pc, #12]	@ (8000cc0 <HAL_GetTick+0x14>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop
 8000cc0:	20000120 	.word	0x20000120

08000cc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	b085      	sub	sp, #20
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	f003 0307 	and.w	r3, r3, #7
 8000cd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cd4:	4b0c      	ldr	r3, [pc, #48]	@ (8000d08 <__NVIC_SetPriorityGrouping+0x44>)
 8000cd6:	68db      	ldr	r3, [r3, #12]
 8000cd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cda:	68ba      	ldr	r2, [r7, #8]
 8000cdc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ce0:	4013      	ands	r3, r2
 8000ce2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ce8:	68bb      	ldr	r3, [r7, #8]
 8000cea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000cf0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cf4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cf6:	4a04      	ldr	r2, [pc, #16]	@ (8000d08 <__NVIC_SetPriorityGrouping+0x44>)
 8000cf8:	68bb      	ldr	r3, [r7, #8]
 8000cfa:	60d3      	str	r3, [r2, #12]
}
 8000cfc:	bf00      	nop
 8000cfe:	3714      	adds	r7, #20
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr
 8000d08:	e000ed00 	.word	0xe000ed00

08000d0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d10:	4b04      	ldr	r3, [pc, #16]	@ (8000d24 <__NVIC_GetPriorityGrouping+0x18>)
 8000d12:	68db      	ldr	r3, [r3, #12]
 8000d14:	0a1b      	lsrs	r3, r3, #8
 8000d16:	f003 0307 	and.w	r3, r3, #7
}
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr
 8000d24:	e000ed00 	.word	0xe000ed00

08000d28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b083      	sub	sp, #12
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	4603      	mov	r3, r0
 8000d30:	6039      	str	r1, [r7, #0]
 8000d32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	db0a      	blt.n	8000d52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	b2da      	uxtb	r2, r3
 8000d40:	490c      	ldr	r1, [pc, #48]	@ (8000d74 <__NVIC_SetPriority+0x4c>)
 8000d42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d46:	0112      	lsls	r2, r2, #4
 8000d48:	b2d2      	uxtb	r2, r2
 8000d4a:	440b      	add	r3, r1
 8000d4c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d50:	e00a      	b.n	8000d68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d52:	683b      	ldr	r3, [r7, #0]
 8000d54:	b2da      	uxtb	r2, r3
 8000d56:	4908      	ldr	r1, [pc, #32]	@ (8000d78 <__NVIC_SetPriority+0x50>)
 8000d58:	79fb      	ldrb	r3, [r7, #7]
 8000d5a:	f003 030f 	and.w	r3, r3, #15
 8000d5e:	3b04      	subs	r3, #4
 8000d60:	0112      	lsls	r2, r2, #4
 8000d62:	b2d2      	uxtb	r2, r2
 8000d64:	440b      	add	r3, r1
 8000d66:	761a      	strb	r2, [r3, #24]
}
 8000d68:	bf00      	nop
 8000d6a:	370c      	adds	r7, #12
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d72:	4770      	bx	lr
 8000d74:	e000e100 	.word	0xe000e100
 8000d78:	e000ed00 	.word	0xe000ed00

08000d7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b089      	sub	sp, #36	@ 0x24
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	60f8      	str	r0, [r7, #12]
 8000d84:	60b9      	str	r1, [r7, #8]
 8000d86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	f003 0307 	and.w	r3, r3, #7
 8000d8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d90:	69fb      	ldr	r3, [r7, #28]
 8000d92:	f1c3 0307 	rsb	r3, r3, #7
 8000d96:	2b04      	cmp	r3, #4
 8000d98:	bf28      	it	cs
 8000d9a:	2304      	movcs	r3, #4
 8000d9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d9e:	69fb      	ldr	r3, [r7, #28]
 8000da0:	3304      	adds	r3, #4
 8000da2:	2b06      	cmp	r3, #6
 8000da4:	d902      	bls.n	8000dac <NVIC_EncodePriority+0x30>
 8000da6:	69fb      	ldr	r3, [r7, #28]
 8000da8:	3b03      	subs	r3, #3
 8000daa:	e000      	b.n	8000dae <NVIC_EncodePriority+0x32>
 8000dac:	2300      	movs	r3, #0
 8000dae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000db0:	f04f 32ff 	mov.w	r2, #4294967295
 8000db4:	69bb      	ldr	r3, [r7, #24]
 8000db6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dba:	43da      	mvns	r2, r3
 8000dbc:	68bb      	ldr	r3, [r7, #8]
 8000dbe:	401a      	ands	r2, r3
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dc4:	f04f 31ff 	mov.w	r1, #4294967295
 8000dc8:	697b      	ldr	r3, [r7, #20]
 8000dca:	fa01 f303 	lsl.w	r3, r1, r3
 8000dce:	43d9      	mvns	r1, r3
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dd4:	4313      	orrs	r3, r2
         );
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	3724      	adds	r7, #36	@ 0x24
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr
	...

08000de4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	3b01      	subs	r3, #1
 8000df0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000df4:	d301      	bcc.n	8000dfa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000df6:	2301      	movs	r3, #1
 8000df8:	e00f      	b.n	8000e1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dfa:	4a0a      	ldr	r2, [pc, #40]	@ (8000e24 <SysTick_Config+0x40>)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	3b01      	subs	r3, #1
 8000e00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e02:	210f      	movs	r1, #15
 8000e04:	f04f 30ff 	mov.w	r0, #4294967295
 8000e08:	f7ff ff8e 	bl	8000d28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e0c:	4b05      	ldr	r3, [pc, #20]	@ (8000e24 <SysTick_Config+0x40>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e12:	4b04      	ldr	r3, [pc, #16]	@ (8000e24 <SysTick_Config+0x40>)
 8000e14:	2207      	movs	r2, #7
 8000e16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e18:	2300      	movs	r3, #0
}
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	3708      	adds	r7, #8
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	e000e010 	.word	0xe000e010

08000e28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e30:	6878      	ldr	r0, [r7, #4]
 8000e32:	f7ff ff47 	bl	8000cc4 <__NVIC_SetPriorityGrouping>
}
 8000e36:	bf00      	nop
 8000e38:	3708      	adds	r7, #8
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}

08000e3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e3e:	b580      	push	{r7, lr}
 8000e40:	b086      	sub	sp, #24
 8000e42:	af00      	add	r7, sp, #0
 8000e44:	4603      	mov	r3, r0
 8000e46:	60b9      	str	r1, [r7, #8]
 8000e48:	607a      	str	r2, [r7, #4]
 8000e4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e50:	f7ff ff5c 	bl	8000d0c <__NVIC_GetPriorityGrouping>
 8000e54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e56:	687a      	ldr	r2, [r7, #4]
 8000e58:	68b9      	ldr	r1, [r7, #8]
 8000e5a:	6978      	ldr	r0, [r7, #20]
 8000e5c:	f7ff ff8e 	bl	8000d7c <NVIC_EncodePriority>
 8000e60:	4602      	mov	r2, r0
 8000e62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e66:	4611      	mov	r1, r2
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f7ff ff5d 	bl	8000d28 <__NVIC_SetPriority>
}
 8000e6e:	bf00      	nop
 8000e70:	3718      	adds	r7, #24
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}

08000e76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e76:	b580      	push	{r7, lr}
 8000e78:	b082      	sub	sp, #8
 8000e7a:	af00      	add	r7, sp, #0
 8000e7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e7e:	6878      	ldr	r0, [r7, #4]
 8000e80:	f7ff ffb0 	bl	8000de4 <SysTick_Config>
 8000e84:	4603      	mov	r3, r0
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	3708      	adds	r7, #8
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
	...

08000e90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e90:	b480      	push	{r7}
 8000e92:	b089      	sub	sp, #36	@ 0x24
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
 8000e98:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	61fb      	str	r3, [r7, #28]
 8000eaa:	e165      	b.n	8001178 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000eac:	2201      	movs	r2, #1
 8000eae:	69fb      	ldr	r3, [r7, #28]
 8000eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	697a      	ldr	r2, [r7, #20]
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000ec0:	693a      	ldr	r2, [r7, #16]
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	429a      	cmp	r2, r3
 8000ec6:	f040 8154 	bne.w	8001172 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	f003 0303 	and.w	r3, r3, #3
 8000ed2:	2b01      	cmp	r3, #1
 8000ed4:	d005      	beq.n	8000ee2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ede:	2b02      	cmp	r3, #2
 8000ee0:	d130      	bne.n	8000f44 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	689b      	ldr	r3, [r3, #8]
 8000ee6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ee8:	69fb      	ldr	r3, [r7, #28]
 8000eea:	005b      	lsls	r3, r3, #1
 8000eec:	2203      	movs	r2, #3
 8000eee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef2:	43db      	mvns	r3, r3
 8000ef4:	69ba      	ldr	r2, [r7, #24]
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	68da      	ldr	r2, [r3, #12]
 8000efe:	69fb      	ldr	r3, [r7, #28]
 8000f00:	005b      	lsls	r3, r3, #1
 8000f02:	fa02 f303 	lsl.w	r3, r2, r3
 8000f06:	69ba      	ldr	r2, [r7, #24]
 8000f08:	4313      	orrs	r3, r2
 8000f0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	69ba      	ldr	r2, [r7, #24]
 8000f10:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f18:	2201      	movs	r2, #1
 8000f1a:	69fb      	ldr	r3, [r7, #28]
 8000f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f20:	43db      	mvns	r3, r3
 8000f22:	69ba      	ldr	r2, [r7, #24]
 8000f24:	4013      	ands	r3, r2
 8000f26:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	685b      	ldr	r3, [r3, #4]
 8000f2c:	091b      	lsrs	r3, r3, #4
 8000f2e:	f003 0201 	and.w	r2, r3, #1
 8000f32:	69fb      	ldr	r3, [r7, #28]
 8000f34:	fa02 f303 	lsl.w	r3, r2, r3
 8000f38:	69ba      	ldr	r2, [r7, #24]
 8000f3a:	4313      	orrs	r3, r2
 8000f3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	69ba      	ldr	r2, [r7, #24]
 8000f42:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	685b      	ldr	r3, [r3, #4]
 8000f48:	f003 0303 	and.w	r3, r3, #3
 8000f4c:	2b03      	cmp	r3, #3
 8000f4e:	d017      	beq.n	8000f80 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	68db      	ldr	r3, [r3, #12]
 8000f54:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f56:	69fb      	ldr	r3, [r7, #28]
 8000f58:	005b      	lsls	r3, r3, #1
 8000f5a:	2203      	movs	r2, #3
 8000f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f60:	43db      	mvns	r3, r3
 8000f62:	69ba      	ldr	r2, [r7, #24]
 8000f64:	4013      	ands	r3, r2
 8000f66:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	689a      	ldr	r2, [r3, #8]
 8000f6c:	69fb      	ldr	r3, [r7, #28]
 8000f6e:	005b      	lsls	r3, r3, #1
 8000f70:	fa02 f303 	lsl.w	r3, r2, r3
 8000f74:	69ba      	ldr	r2, [r7, #24]
 8000f76:	4313      	orrs	r3, r2
 8000f78:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	69ba      	ldr	r2, [r7, #24]
 8000f7e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	f003 0303 	and.w	r3, r3, #3
 8000f88:	2b02      	cmp	r3, #2
 8000f8a:	d123      	bne.n	8000fd4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f8c:	69fb      	ldr	r3, [r7, #28]
 8000f8e:	08da      	lsrs	r2, r3, #3
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	3208      	adds	r2, #8
 8000f94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f98:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f9a:	69fb      	ldr	r3, [r7, #28]
 8000f9c:	f003 0307 	and.w	r3, r3, #7
 8000fa0:	009b      	lsls	r3, r3, #2
 8000fa2:	220f      	movs	r2, #15
 8000fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa8:	43db      	mvns	r3, r3
 8000faa:	69ba      	ldr	r2, [r7, #24]
 8000fac:	4013      	ands	r3, r2
 8000fae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	691a      	ldr	r2, [r3, #16]
 8000fb4:	69fb      	ldr	r3, [r7, #28]
 8000fb6:	f003 0307 	and.w	r3, r3, #7
 8000fba:	009b      	lsls	r3, r3, #2
 8000fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc0:	69ba      	ldr	r2, [r7, #24]
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000fc6:	69fb      	ldr	r3, [r7, #28]
 8000fc8:	08da      	lsrs	r2, r3, #3
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	3208      	adds	r2, #8
 8000fce:	69b9      	ldr	r1, [r7, #24]
 8000fd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000fda:	69fb      	ldr	r3, [r7, #28]
 8000fdc:	005b      	lsls	r3, r3, #1
 8000fde:	2203      	movs	r2, #3
 8000fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe4:	43db      	mvns	r3, r3
 8000fe6:	69ba      	ldr	r2, [r7, #24]
 8000fe8:	4013      	ands	r3, r2
 8000fea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	f003 0203 	and.w	r2, r3, #3
 8000ff4:	69fb      	ldr	r3, [r7, #28]
 8000ff6:	005b      	lsls	r3, r3, #1
 8000ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffc:	69ba      	ldr	r2, [r7, #24]
 8000ffe:	4313      	orrs	r3, r2
 8001000:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	69ba      	ldr	r2, [r7, #24]
 8001006:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001010:	2b00      	cmp	r3, #0
 8001012:	f000 80ae 	beq.w	8001172 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001016:	2300      	movs	r3, #0
 8001018:	60fb      	str	r3, [r7, #12]
 800101a:	4b5d      	ldr	r3, [pc, #372]	@ (8001190 <HAL_GPIO_Init+0x300>)
 800101c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800101e:	4a5c      	ldr	r2, [pc, #368]	@ (8001190 <HAL_GPIO_Init+0x300>)
 8001020:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001024:	6453      	str	r3, [r2, #68]	@ 0x44
 8001026:	4b5a      	ldr	r3, [pc, #360]	@ (8001190 <HAL_GPIO_Init+0x300>)
 8001028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800102a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800102e:	60fb      	str	r3, [r7, #12]
 8001030:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001032:	4a58      	ldr	r2, [pc, #352]	@ (8001194 <HAL_GPIO_Init+0x304>)
 8001034:	69fb      	ldr	r3, [r7, #28]
 8001036:	089b      	lsrs	r3, r3, #2
 8001038:	3302      	adds	r3, #2
 800103a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800103e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001040:	69fb      	ldr	r3, [r7, #28]
 8001042:	f003 0303 	and.w	r3, r3, #3
 8001046:	009b      	lsls	r3, r3, #2
 8001048:	220f      	movs	r2, #15
 800104a:	fa02 f303 	lsl.w	r3, r2, r3
 800104e:	43db      	mvns	r3, r3
 8001050:	69ba      	ldr	r2, [r7, #24]
 8001052:	4013      	ands	r3, r2
 8001054:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	4a4f      	ldr	r2, [pc, #316]	@ (8001198 <HAL_GPIO_Init+0x308>)
 800105a:	4293      	cmp	r3, r2
 800105c:	d025      	beq.n	80010aa <HAL_GPIO_Init+0x21a>
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	4a4e      	ldr	r2, [pc, #312]	@ (800119c <HAL_GPIO_Init+0x30c>)
 8001062:	4293      	cmp	r3, r2
 8001064:	d01f      	beq.n	80010a6 <HAL_GPIO_Init+0x216>
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	4a4d      	ldr	r2, [pc, #308]	@ (80011a0 <HAL_GPIO_Init+0x310>)
 800106a:	4293      	cmp	r3, r2
 800106c:	d019      	beq.n	80010a2 <HAL_GPIO_Init+0x212>
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	4a4c      	ldr	r2, [pc, #304]	@ (80011a4 <HAL_GPIO_Init+0x314>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d013      	beq.n	800109e <HAL_GPIO_Init+0x20e>
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	4a4b      	ldr	r2, [pc, #300]	@ (80011a8 <HAL_GPIO_Init+0x318>)
 800107a:	4293      	cmp	r3, r2
 800107c:	d00d      	beq.n	800109a <HAL_GPIO_Init+0x20a>
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	4a4a      	ldr	r2, [pc, #296]	@ (80011ac <HAL_GPIO_Init+0x31c>)
 8001082:	4293      	cmp	r3, r2
 8001084:	d007      	beq.n	8001096 <HAL_GPIO_Init+0x206>
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	4a49      	ldr	r2, [pc, #292]	@ (80011b0 <HAL_GPIO_Init+0x320>)
 800108a:	4293      	cmp	r3, r2
 800108c:	d101      	bne.n	8001092 <HAL_GPIO_Init+0x202>
 800108e:	2306      	movs	r3, #6
 8001090:	e00c      	b.n	80010ac <HAL_GPIO_Init+0x21c>
 8001092:	2307      	movs	r3, #7
 8001094:	e00a      	b.n	80010ac <HAL_GPIO_Init+0x21c>
 8001096:	2305      	movs	r3, #5
 8001098:	e008      	b.n	80010ac <HAL_GPIO_Init+0x21c>
 800109a:	2304      	movs	r3, #4
 800109c:	e006      	b.n	80010ac <HAL_GPIO_Init+0x21c>
 800109e:	2303      	movs	r3, #3
 80010a0:	e004      	b.n	80010ac <HAL_GPIO_Init+0x21c>
 80010a2:	2302      	movs	r3, #2
 80010a4:	e002      	b.n	80010ac <HAL_GPIO_Init+0x21c>
 80010a6:	2301      	movs	r3, #1
 80010a8:	e000      	b.n	80010ac <HAL_GPIO_Init+0x21c>
 80010aa:	2300      	movs	r3, #0
 80010ac:	69fa      	ldr	r2, [r7, #28]
 80010ae:	f002 0203 	and.w	r2, r2, #3
 80010b2:	0092      	lsls	r2, r2, #2
 80010b4:	4093      	lsls	r3, r2
 80010b6:	69ba      	ldr	r2, [r7, #24]
 80010b8:	4313      	orrs	r3, r2
 80010ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010bc:	4935      	ldr	r1, [pc, #212]	@ (8001194 <HAL_GPIO_Init+0x304>)
 80010be:	69fb      	ldr	r3, [r7, #28]
 80010c0:	089b      	lsrs	r3, r3, #2
 80010c2:	3302      	adds	r3, #2
 80010c4:	69ba      	ldr	r2, [r7, #24]
 80010c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010ca:	4b3a      	ldr	r3, [pc, #232]	@ (80011b4 <HAL_GPIO_Init+0x324>)
 80010cc:	689b      	ldr	r3, [r3, #8]
 80010ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010d0:	693b      	ldr	r3, [r7, #16]
 80010d2:	43db      	mvns	r3, r3
 80010d4:	69ba      	ldr	r2, [r7, #24]
 80010d6:	4013      	ands	r3, r2
 80010d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d003      	beq.n	80010ee <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80010e6:	69ba      	ldr	r2, [r7, #24]
 80010e8:	693b      	ldr	r3, [r7, #16]
 80010ea:	4313      	orrs	r3, r2
 80010ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80010ee:	4a31      	ldr	r2, [pc, #196]	@ (80011b4 <HAL_GPIO_Init+0x324>)
 80010f0:	69bb      	ldr	r3, [r7, #24]
 80010f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80010f4:	4b2f      	ldr	r3, [pc, #188]	@ (80011b4 <HAL_GPIO_Init+0x324>)
 80010f6:	68db      	ldr	r3, [r3, #12]
 80010f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010fa:	693b      	ldr	r3, [r7, #16]
 80010fc:	43db      	mvns	r3, r3
 80010fe:	69ba      	ldr	r2, [r7, #24]
 8001100:	4013      	ands	r3, r2
 8001102:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800110c:	2b00      	cmp	r3, #0
 800110e:	d003      	beq.n	8001118 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001110:	69ba      	ldr	r2, [r7, #24]
 8001112:	693b      	ldr	r3, [r7, #16]
 8001114:	4313      	orrs	r3, r2
 8001116:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001118:	4a26      	ldr	r2, [pc, #152]	@ (80011b4 <HAL_GPIO_Init+0x324>)
 800111a:	69bb      	ldr	r3, [r7, #24]
 800111c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800111e:	4b25      	ldr	r3, [pc, #148]	@ (80011b4 <HAL_GPIO_Init+0x324>)
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001124:	693b      	ldr	r3, [r7, #16]
 8001126:	43db      	mvns	r3, r3
 8001128:	69ba      	ldr	r2, [r7, #24]
 800112a:	4013      	ands	r3, r2
 800112c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001136:	2b00      	cmp	r3, #0
 8001138:	d003      	beq.n	8001142 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800113a:	69ba      	ldr	r2, [r7, #24]
 800113c:	693b      	ldr	r3, [r7, #16]
 800113e:	4313      	orrs	r3, r2
 8001140:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001142:	4a1c      	ldr	r2, [pc, #112]	@ (80011b4 <HAL_GPIO_Init+0x324>)
 8001144:	69bb      	ldr	r3, [r7, #24]
 8001146:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001148:	4b1a      	ldr	r3, [pc, #104]	@ (80011b4 <HAL_GPIO_Init+0x324>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800114e:	693b      	ldr	r3, [r7, #16]
 8001150:	43db      	mvns	r3, r3
 8001152:	69ba      	ldr	r2, [r7, #24]
 8001154:	4013      	ands	r3, r2
 8001156:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001160:	2b00      	cmp	r3, #0
 8001162:	d003      	beq.n	800116c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001164:	69ba      	ldr	r2, [r7, #24]
 8001166:	693b      	ldr	r3, [r7, #16]
 8001168:	4313      	orrs	r3, r2
 800116a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800116c:	4a11      	ldr	r2, [pc, #68]	@ (80011b4 <HAL_GPIO_Init+0x324>)
 800116e:	69bb      	ldr	r3, [r7, #24]
 8001170:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001172:	69fb      	ldr	r3, [r7, #28]
 8001174:	3301      	adds	r3, #1
 8001176:	61fb      	str	r3, [r7, #28]
 8001178:	69fb      	ldr	r3, [r7, #28]
 800117a:	2b0f      	cmp	r3, #15
 800117c:	f67f ae96 	bls.w	8000eac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001180:	bf00      	nop
 8001182:	bf00      	nop
 8001184:	3724      	adds	r7, #36	@ 0x24
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	40023800 	.word	0x40023800
 8001194:	40013800 	.word	0x40013800
 8001198:	40020000 	.word	0x40020000
 800119c:	40020400 	.word	0x40020400
 80011a0:	40020800 	.word	0x40020800
 80011a4:	40020c00 	.word	0x40020c00
 80011a8:	40021000 	.word	0x40021000
 80011ac:	40021400 	.word	0x40021400
 80011b0:	40021800 	.word	0x40021800
 80011b4:	40013c00 	.word	0x40013c00

080011b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b083      	sub	sp, #12
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	460b      	mov	r3, r1
 80011c2:	807b      	strh	r3, [r7, #2]
 80011c4:	4613      	mov	r3, r2
 80011c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011c8:	787b      	ldrb	r3, [r7, #1]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d003      	beq.n	80011d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80011ce:	887a      	ldrh	r2, [r7, #2]
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80011d4:	e003      	b.n	80011de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80011d6:	887b      	ldrh	r3, [r7, #2]
 80011d8:	041a      	lsls	r2, r3, #16
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	619a      	str	r2, [r3, #24]
}
 80011de:	bf00      	nop
 80011e0:	370c      	adds	r7, #12
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
	...

080011ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b084      	sub	sp, #16
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d101      	bne.n	80011fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80011fa:	2301      	movs	r3, #1
 80011fc:	e12b      	b.n	8001456 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001204:	b2db      	uxtb	r3, r3
 8001206:	2b00      	cmp	r3, #0
 8001208:	d106      	bne.n	8001218 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2200      	movs	r2, #0
 800120e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001212:	6878      	ldr	r0, [r7, #4]
 8001214:	f7ff fbb2 	bl	800097c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	2224      	movs	r2, #36	@ 0x24
 800121c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	681a      	ldr	r2, [r3, #0]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f022 0201 	bic.w	r2, r2, #1
 800122e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	681a      	ldr	r2, [r3, #0]
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800123e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	681a      	ldr	r2, [r3, #0]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800124e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001250:	f000 fe8a 	bl	8001f68 <HAL_RCC_GetPCLK1Freq>
 8001254:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	4a81      	ldr	r2, [pc, #516]	@ (8001460 <HAL_I2C_Init+0x274>)
 800125c:	4293      	cmp	r3, r2
 800125e:	d807      	bhi.n	8001270 <HAL_I2C_Init+0x84>
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	4a80      	ldr	r2, [pc, #512]	@ (8001464 <HAL_I2C_Init+0x278>)
 8001264:	4293      	cmp	r3, r2
 8001266:	bf94      	ite	ls
 8001268:	2301      	movls	r3, #1
 800126a:	2300      	movhi	r3, #0
 800126c:	b2db      	uxtb	r3, r3
 800126e:	e006      	b.n	800127e <HAL_I2C_Init+0x92>
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	4a7d      	ldr	r2, [pc, #500]	@ (8001468 <HAL_I2C_Init+0x27c>)
 8001274:	4293      	cmp	r3, r2
 8001276:	bf94      	ite	ls
 8001278:	2301      	movls	r3, #1
 800127a:	2300      	movhi	r3, #0
 800127c:	b2db      	uxtb	r3, r3
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001282:	2301      	movs	r3, #1
 8001284:	e0e7      	b.n	8001456 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	4a78      	ldr	r2, [pc, #480]	@ (800146c <HAL_I2C_Init+0x280>)
 800128a:	fba2 2303 	umull	r2, r3, r2, r3
 800128e:	0c9b      	lsrs	r3, r3, #18
 8001290:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	68ba      	ldr	r2, [r7, #8]
 80012a2:	430a      	orrs	r2, r1
 80012a4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	6a1b      	ldr	r3, [r3, #32]
 80012ac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	4a6a      	ldr	r2, [pc, #424]	@ (8001460 <HAL_I2C_Init+0x274>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d802      	bhi.n	80012c0 <HAL_I2C_Init+0xd4>
 80012ba:	68bb      	ldr	r3, [r7, #8]
 80012bc:	3301      	adds	r3, #1
 80012be:	e009      	b.n	80012d4 <HAL_I2C_Init+0xe8>
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80012c6:	fb02 f303 	mul.w	r3, r2, r3
 80012ca:	4a69      	ldr	r2, [pc, #420]	@ (8001470 <HAL_I2C_Init+0x284>)
 80012cc:	fba2 2303 	umull	r2, r3, r2, r3
 80012d0:	099b      	lsrs	r3, r3, #6
 80012d2:	3301      	adds	r3, #1
 80012d4:	687a      	ldr	r2, [r7, #4]
 80012d6:	6812      	ldr	r2, [r2, #0]
 80012d8:	430b      	orrs	r3, r1
 80012da:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	69db      	ldr	r3, [r3, #28]
 80012e2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80012e6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	495c      	ldr	r1, [pc, #368]	@ (8001460 <HAL_I2C_Init+0x274>)
 80012f0:	428b      	cmp	r3, r1
 80012f2:	d819      	bhi.n	8001328 <HAL_I2C_Init+0x13c>
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	1e59      	subs	r1, r3, #1
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	005b      	lsls	r3, r3, #1
 80012fe:	fbb1 f3f3 	udiv	r3, r1, r3
 8001302:	1c59      	adds	r1, r3, #1
 8001304:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001308:	400b      	ands	r3, r1
 800130a:	2b00      	cmp	r3, #0
 800130c:	d00a      	beq.n	8001324 <HAL_I2C_Init+0x138>
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	1e59      	subs	r1, r3, #1
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	005b      	lsls	r3, r3, #1
 8001318:	fbb1 f3f3 	udiv	r3, r1, r3
 800131c:	3301      	adds	r3, #1
 800131e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001322:	e051      	b.n	80013c8 <HAL_I2C_Init+0x1dc>
 8001324:	2304      	movs	r3, #4
 8001326:	e04f      	b.n	80013c8 <HAL_I2C_Init+0x1dc>
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	689b      	ldr	r3, [r3, #8]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d111      	bne.n	8001354 <HAL_I2C_Init+0x168>
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	1e58      	subs	r0, r3, #1
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	6859      	ldr	r1, [r3, #4]
 8001338:	460b      	mov	r3, r1
 800133a:	005b      	lsls	r3, r3, #1
 800133c:	440b      	add	r3, r1
 800133e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001342:	3301      	adds	r3, #1
 8001344:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001348:	2b00      	cmp	r3, #0
 800134a:	bf0c      	ite	eq
 800134c:	2301      	moveq	r3, #1
 800134e:	2300      	movne	r3, #0
 8001350:	b2db      	uxtb	r3, r3
 8001352:	e012      	b.n	800137a <HAL_I2C_Init+0x18e>
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	1e58      	subs	r0, r3, #1
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6859      	ldr	r1, [r3, #4]
 800135c:	460b      	mov	r3, r1
 800135e:	009b      	lsls	r3, r3, #2
 8001360:	440b      	add	r3, r1
 8001362:	0099      	lsls	r1, r3, #2
 8001364:	440b      	add	r3, r1
 8001366:	fbb0 f3f3 	udiv	r3, r0, r3
 800136a:	3301      	adds	r3, #1
 800136c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001370:	2b00      	cmp	r3, #0
 8001372:	bf0c      	ite	eq
 8001374:	2301      	moveq	r3, #1
 8001376:	2300      	movne	r3, #0
 8001378:	b2db      	uxtb	r3, r3
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <HAL_I2C_Init+0x196>
 800137e:	2301      	movs	r3, #1
 8001380:	e022      	b.n	80013c8 <HAL_I2C_Init+0x1dc>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	689b      	ldr	r3, [r3, #8]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d10e      	bne.n	80013a8 <HAL_I2C_Init+0x1bc>
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	1e58      	subs	r0, r3, #1
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	6859      	ldr	r1, [r3, #4]
 8001392:	460b      	mov	r3, r1
 8001394:	005b      	lsls	r3, r3, #1
 8001396:	440b      	add	r3, r1
 8001398:	fbb0 f3f3 	udiv	r3, r0, r3
 800139c:	3301      	adds	r3, #1
 800139e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80013a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80013a6:	e00f      	b.n	80013c8 <HAL_I2C_Init+0x1dc>
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	1e58      	subs	r0, r3, #1
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6859      	ldr	r1, [r3, #4]
 80013b0:	460b      	mov	r3, r1
 80013b2:	009b      	lsls	r3, r3, #2
 80013b4:	440b      	add	r3, r1
 80013b6:	0099      	lsls	r1, r3, #2
 80013b8:	440b      	add	r3, r1
 80013ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80013be:	3301      	adds	r3, #1
 80013c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80013c4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80013c8:	6879      	ldr	r1, [r7, #4]
 80013ca:	6809      	ldr	r1, [r1, #0]
 80013cc:	4313      	orrs	r3, r2
 80013ce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	69da      	ldr	r2, [r3, #28]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6a1b      	ldr	r3, [r3, #32]
 80013e2:	431a      	orrs	r2, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	430a      	orrs	r2, r1
 80013ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	689b      	ldr	r3, [r3, #8]
 80013f2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80013f6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80013fa:	687a      	ldr	r2, [r7, #4]
 80013fc:	6911      	ldr	r1, [r2, #16]
 80013fe:	687a      	ldr	r2, [r7, #4]
 8001400:	68d2      	ldr	r2, [r2, #12]
 8001402:	4311      	orrs	r1, r2
 8001404:	687a      	ldr	r2, [r7, #4]
 8001406:	6812      	ldr	r2, [r2, #0]
 8001408:	430b      	orrs	r3, r1
 800140a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	68db      	ldr	r3, [r3, #12]
 8001412:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	695a      	ldr	r2, [r3, #20]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	699b      	ldr	r3, [r3, #24]
 800141e:	431a      	orrs	r2, r3
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	430a      	orrs	r2, r1
 8001426:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	681a      	ldr	r2, [r3, #0]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f042 0201 	orr.w	r2, r2, #1
 8001436:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2200      	movs	r2, #0
 800143c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	2220      	movs	r2, #32
 8001442:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	2200      	movs	r2, #0
 800144a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2200      	movs	r2, #0
 8001450:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001454:	2300      	movs	r3, #0
}
 8001456:	4618      	mov	r0, r3
 8001458:	3710      	adds	r7, #16
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	000186a0 	.word	0x000186a0
 8001464:	001e847f 	.word	0x001e847f
 8001468:	003d08ff 	.word	0x003d08ff
 800146c:	431bde83 	.word	0x431bde83
 8001470:	10624dd3 	.word	0x10624dd3

08001474 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b088      	sub	sp, #32
 8001478:	af02      	add	r7, sp, #8
 800147a:	60f8      	str	r0, [r7, #12]
 800147c:	607a      	str	r2, [r7, #4]
 800147e:	461a      	mov	r2, r3
 8001480:	460b      	mov	r3, r1
 8001482:	817b      	strh	r3, [r7, #10]
 8001484:	4613      	mov	r3, r2
 8001486:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001488:	f7ff fc10 	bl	8000cac <HAL_GetTick>
 800148c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001494:	b2db      	uxtb	r3, r3
 8001496:	2b20      	cmp	r3, #32
 8001498:	f040 80e0 	bne.w	800165c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	9300      	str	r3, [sp, #0]
 80014a0:	2319      	movs	r3, #25
 80014a2:	2201      	movs	r2, #1
 80014a4:	4970      	ldr	r1, [pc, #448]	@ (8001668 <HAL_I2C_Master_Transmit+0x1f4>)
 80014a6:	68f8      	ldr	r0, [r7, #12]
 80014a8:	f000 fa92 	bl	80019d0 <I2C_WaitOnFlagUntilTimeout>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80014b2:	2302      	movs	r3, #2
 80014b4:	e0d3      	b.n	800165e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80014bc:	2b01      	cmp	r3, #1
 80014be:	d101      	bne.n	80014c4 <HAL_I2C_Master_Transmit+0x50>
 80014c0:	2302      	movs	r3, #2
 80014c2:	e0cc      	b.n	800165e <HAL_I2C_Master_Transmit+0x1ea>
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	2201      	movs	r2, #1
 80014c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f003 0301 	and.w	r3, r3, #1
 80014d6:	2b01      	cmp	r3, #1
 80014d8:	d007      	beq.n	80014ea <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	681a      	ldr	r2, [r3, #0]
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f042 0201 	orr.w	r2, r2, #1
 80014e8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	681a      	ldr	r2, [r3, #0]
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80014f8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	2221      	movs	r2, #33	@ 0x21
 80014fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	2210      	movs	r2, #16
 8001506:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	2200      	movs	r2, #0
 800150e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	687a      	ldr	r2, [r7, #4]
 8001514:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	893a      	ldrh	r2, [r7, #8]
 800151a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001520:	b29a      	uxth	r2, r3
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	4a50      	ldr	r2, [pc, #320]	@ (800166c <HAL_I2C_Master_Transmit+0x1f8>)
 800152a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800152c:	8979      	ldrh	r1, [r7, #10]
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	6a3a      	ldr	r2, [r7, #32]
 8001532:	68f8      	ldr	r0, [r7, #12]
 8001534:	f000 f9ca 	bl	80018cc <I2C_MasterRequestWrite>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800153e:	2301      	movs	r3, #1
 8001540:	e08d      	b.n	800165e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001542:	2300      	movs	r3, #0
 8001544:	613b      	str	r3, [r7, #16]
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	695b      	ldr	r3, [r3, #20]
 800154c:	613b      	str	r3, [r7, #16]
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	699b      	ldr	r3, [r3, #24]
 8001554:	613b      	str	r3, [r7, #16]
 8001556:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001558:	e066      	b.n	8001628 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800155a:	697a      	ldr	r2, [r7, #20]
 800155c:	6a39      	ldr	r1, [r7, #32]
 800155e:	68f8      	ldr	r0, [r7, #12]
 8001560:	f000 fb50 	bl	8001c04 <I2C_WaitOnTXEFlagUntilTimeout>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d00d      	beq.n	8001586 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800156e:	2b04      	cmp	r3, #4
 8001570:	d107      	bne.n	8001582 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	681a      	ldr	r2, [r3, #0]
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001580:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001582:	2301      	movs	r3, #1
 8001584:	e06b      	b.n	800165e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800158a:	781a      	ldrb	r2, [r3, #0]
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001596:	1c5a      	adds	r2, r3, #1
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80015a0:	b29b      	uxth	r3, r3
 80015a2:	3b01      	subs	r3, #1
 80015a4:	b29a      	uxth	r2, r3
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80015ae:	3b01      	subs	r3, #1
 80015b0:	b29a      	uxth	r2, r3
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	695b      	ldr	r3, [r3, #20]
 80015bc:	f003 0304 	and.w	r3, r3, #4
 80015c0:	2b04      	cmp	r3, #4
 80015c2:	d11b      	bne.n	80015fc <HAL_I2C_Master_Transmit+0x188>
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d017      	beq.n	80015fc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015d0:	781a      	ldrb	r2, [r3, #0]
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015dc:	1c5a      	adds	r2, r3, #1
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80015e6:	b29b      	uxth	r3, r3
 80015e8:	3b01      	subs	r3, #1
 80015ea:	b29a      	uxth	r2, r3
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80015f4:	3b01      	subs	r3, #1
 80015f6:	b29a      	uxth	r2, r3
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80015fc:	697a      	ldr	r2, [r7, #20]
 80015fe:	6a39      	ldr	r1, [r7, #32]
 8001600:	68f8      	ldr	r0, [r7, #12]
 8001602:	f000 fb47 	bl	8001c94 <I2C_WaitOnBTFFlagUntilTimeout>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d00d      	beq.n	8001628 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001610:	2b04      	cmp	r3, #4
 8001612:	d107      	bne.n	8001624 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	681a      	ldr	r2, [r3, #0]
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001622:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001624:	2301      	movs	r3, #1
 8001626:	e01a      	b.n	800165e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800162c:	2b00      	cmp	r3, #0
 800162e:	d194      	bne.n	800155a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800163e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	2220      	movs	r2, #32
 8001644:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	2200      	movs	r2, #0
 800164c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	2200      	movs	r2, #0
 8001654:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001658:	2300      	movs	r3, #0
 800165a:	e000      	b.n	800165e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800165c:	2302      	movs	r3, #2
  }
}
 800165e:	4618      	mov	r0, r3
 8001660:	3718      	adds	r7, #24
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	00100002 	.word	0x00100002
 800166c:	ffff0000 	.word	0xffff0000

08001670 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b08a      	sub	sp, #40	@ 0x28
 8001674:	af02      	add	r7, sp, #8
 8001676:	60f8      	str	r0, [r7, #12]
 8001678:	607a      	str	r2, [r7, #4]
 800167a:	603b      	str	r3, [r7, #0]
 800167c:	460b      	mov	r3, r1
 800167e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8001680:	f7ff fb14 	bl	8000cac <HAL_GetTick>
 8001684:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8001686:	2300      	movs	r3, #0
 8001688:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001690:	b2db      	uxtb	r3, r3
 8001692:	2b20      	cmp	r3, #32
 8001694:	f040 8111 	bne.w	80018ba <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001698:	69fb      	ldr	r3, [r7, #28]
 800169a:	9300      	str	r3, [sp, #0]
 800169c:	2319      	movs	r3, #25
 800169e:	2201      	movs	r2, #1
 80016a0:	4988      	ldr	r1, [pc, #544]	@ (80018c4 <HAL_I2C_IsDeviceReady+0x254>)
 80016a2:	68f8      	ldr	r0, [r7, #12]
 80016a4:	f000 f994 	bl	80019d0 <I2C_WaitOnFlagUntilTimeout>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80016ae:	2302      	movs	r3, #2
 80016b0:	e104      	b.n	80018bc <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80016b8:	2b01      	cmp	r3, #1
 80016ba:	d101      	bne.n	80016c0 <HAL_I2C_IsDeviceReady+0x50>
 80016bc:	2302      	movs	r3, #2
 80016be:	e0fd      	b.n	80018bc <HAL_I2C_IsDeviceReady+0x24c>
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	2201      	movs	r2, #1
 80016c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f003 0301 	and.w	r3, r3, #1
 80016d2:	2b01      	cmp	r3, #1
 80016d4:	d007      	beq.n	80016e6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f042 0201 	orr.w	r2, r2, #1
 80016e4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80016f4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	2224      	movs	r2, #36	@ 0x24
 80016fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	2200      	movs	r2, #0
 8001702:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	4a70      	ldr	r2, [pc, #448]	@ (80018c8 <HAL_I2C_IsDeviceReady+0x258>)
 8001708:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001718:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800171a:	69fb      	ldr	r3, [r7, #28]
 800171c:	9300      	str	r3, [sp, #0]
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	2200      	movs	r2, #0
 8001722:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001726:	68f8      	ldr	r0, [r7, #12]
 8001728:	f000 f952 	bl	80019d0 <I2C_WaitOnFlagUntilTimeout>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d00d      	beq.n	800174e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800173c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001740:	d103      	bne.n	800174a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001748:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800174a:	2303      	movs	r3, #3
 800174c:	e0b6      	b.n	80018bc <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800174e:	897b      	ldrh	r3, [r7, #10]
 8001750:	b2db      	uxtb	r3, r3
 8001752:	461a      	mov	r2, r3
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800175c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800175e:	f7ff faa5 	bl	8000cac <HAL_GetTick>
 8001762:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	695b      	ldr	r3, [r3, #20]
 800176a:	f003 0302 	and.w	r3, r3, #2
 800176e:	2b02      	cmp	r3, #2
 8001770:	bf0c      	ite	eq
 8001772:	2301      	moveq	r3, #1
 8001774:	2300      	movne	r3, #0
 8001776:	b2db      	uxtb	r3, r3
 8001778:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	695b      	ldr	r3, [r3, #20]
 8001780:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001784:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001788:	bf0c      	ite	eq
 800178a:	2301      	moveq	r3, #1
 800178c:	2300      	movne	r3, #0
 800178e:	b2db      	uxtb	r3, r3
 8001790:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001792:	e025      	b.n	80017e0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001794:	f7ff fa8a 	bl	8000cac <HAL_GetTick>
 8001798:	4602      	mov	r2, r0
 800179a:	69fb      	ldr	r3, [r7, #28]
 800179c:	1ad3      	subs	r3, r2, r3
 800179e:	683a      	ldr	r2, [r7, #0]
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d302      	bcc.n	80017aa <HAL_I2C_IsDeviceReady+0x13a>
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d103      	bne.n	80017b2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	22a0      	movs	r2, #160	@ 0xa0
 80017ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	695b      	ldr	r3, [r3, #20]
 80017b8:	f003 0302 	and.w	r3, r3, #2
 80017bc:	2b02      	cmp	r3, #2
 80017be:	bf0c      	ite	eq
 80017c0:	2301      	moveq	r3, #1
 80017c2:	2300      	movne	r3, #0
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	695b      	ldr	r3, [r3, #20]
 80017ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80017d6:	bf0c      	ite	eq
 80017d8:	2301      	moveq	r3, #1
 80017da:	2300      	movne	r3, #0
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80017e6:	b2db      	uxtb	r3, r3
 80017e8:	2ba0      	cmp	r3, #160	@ 0xa0
 80017ea:	d005      	beq.n	80017f8 <HAL_I2C_IsDeviceReady+0x188>
 80017ec:	7dfb      	ldrb	r3, [r7, #23]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d102      	bne.n	80017f8 <HAL_I2C_IsDeviceReady+0x188>
 80017f2:	7dbb      	ldrb	r3, [r7, #22]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d0cd      	beq.n	8001794 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	2220      	movs	r2, #32
 80017fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	695b      	ldr	r3, [r3, #20]
 8001806:	f003 0302 	and.w	r3, r3, #2
 800180a:	2b02      	cmp	r3, #2
 800180c:	d129      	bne.n	8001862 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800181c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800181e:	2300      	movs	r3, #0
 8001820:	613b      	str	r3, [r7, #16]
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	695b      	ldr	r3, [r3, #20]
 8001828:	613b      	str	r3, [r7, #16]
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	699b      	ldr	r3, [r3, #24]
 8001830:	613b      	str	r3, [r7, #16]
 8001832:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001834:	69fb      	ldr	r3, [r7, #28]
 8001836:	9300      	str	r3, [sp, #0]
 8001838:	2319      	movs	r3, #25
 800183a:	2201      	movs	r2, #1
 800183c:	4921      	ldr	r1, [pc, #132]	@ (80018c4 <HAL_I2C_IsDeviceReady+0x254>)
 800183e:	68f8      	ldr	r0, [r7, #12]
 8001840:	f000 f8c6 	bl	80019d0 <I2C_WaitOnFlagUntilTimeout>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d001      	beq.n	800184e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800184a:	2301      	movs	r3, #1
 800184c:	e036      	b.n	80018bc <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	2220      	movs	r2, #32
 8001852:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	2200      	movs	r2, #0
 800185a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800185e:	2300      	movs	r3, #0
 8001860:	e02c      	b.n	80018bc <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	681a      	ldr	r2, [r3, #0]
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001870:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800187a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800187c:	69fb      	ldr	r3, [r7, #28]
 800187e:	9300      	str	r3, [sp, #0]
 8001880:	2319      	movs	r3, #25
 8001882:	2201      	movs	r2, #1
 8001884:	490f      	ldr	r1, [pc, #60]	@ (80018c4 <HAL_I2C_IsDeviceReady+0x254>)
 8001886:	68f8      	ldr	r0, [r7, #12]
 8001888:	f000 f8a2 	bl	80019d0 <I2C_WaitOnFlagUntilTimeout>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e012      	b.n	80018bc <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8001896:	69bb      	ldr	r3, [r7, #24]
 8001898:	3301      	adds	r3, #1
 800189a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800189c:	69ba      	ldr	r2, [r7, #24]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	429a      	cmp	r2, r3
 80018a2:	f4ff af32 	bcc.w	800170a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	2220      	movs	r2, #32
 80018aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	2200      	movs	r2, #0
 80018b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	e000      	b.n	80018bc <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80018ba:	2302      	movs	r3, #2
  }
}
 80018bc:	4618      	mov	r0, r3
 80018be:	3720      	adds	r7, #32
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	00100002 	.word	0x00100002
 80018c8:	ffff0000 	.word	0xffff0000

080018cc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b088      	sub	sp, #32
 80018d0:	af02      	add	r7, sp, #8
 80018d2:	60f8      	str	r0, [r7, #12]
 80018d4:	607a      	str	r2, [r7, #4]
 80018d6:	603b      	str	r3, [r7, #0]
 80018d8:	460b      	mov	r3, r1
 80018da:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018e0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	2b08      	cmp	r3, #8
 80018e6:	d006      	beq.n	80018f6 <I2C_MasterRequestWrite+0x2a>
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	2b01      	cmp	r3, #1
 80018ec:	d003      	beq.n	80018f6 <I2C_MasterRequestWrite+0x2a>
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80018f4:	d108      	bne.n	8001908 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001904:	601a      	str	r2, [r3, #0]
 8001906:	e00b      	b.n	8001920 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800190c:	2b12      	cmp	r3, #18
 800190e:	d107      	bne.n	8001920 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800191e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	9300      	str	r3, [sp, #0]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2200      	movs	r2, #0
 8001928:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800192c:	68f8      	ldr	r0, [r7, #12]
 800192e:	f000 f84f 	bl	80019d0 <I2C_WaitOnFlagUntilTimeout>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d00d      	beq.n	8001954 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001942:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001946:	d103      	bne.n	8001950 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800194e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001950:	2303      	movs	r3, #3
 8001952:	e035      	b.n	80019c0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	691b      	ldr	r3, [r3, #16]
 8001958:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800195c:	d108      	bne.n	8001970 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800195e:	897b      	ldrh	r3, [r7, #10]
 8001960:	b2db      	uxtb	r3, r3
 8001962:	461a      	mov	r2, r3
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800196c:	611a      	str	r2, [r3, #16]
 800196e:	e01b      	b.n	80019a8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001970:	897b      	ldrh	r3, [r7, #10]
 8001972:	11db      	asrs	r3, r3, #7
 8001974:	b2db      	uxtb	r3, r3
 8001976:	f003 0306 	and.w	r3, r3, #6
 800197a:	b2db      	uxtb	r3, r3
 800197c:	f063 030f 	orn	r3, r3, #15
 8001980:	b2da      	uxtb	r2, r3
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	687a      	ldr	r2, [r7, #4]
 800198c:	490e      	ldr	r1, [pc, #56]	@ (80019c8 <I2C_MasterRequestWrite+0xfc>)
 800198e:	68f8      	ldr	r0, [r7, #12]
 8001990:	f000 f898 	bl	8001ac4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e010      	b.n	80019c0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800199e:	897b      	ldrh	r3, [r7, #10]
 80019a0:	b2da      	uxtb	r2, r3
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	687a      	ldr	r2, [r7, #4]
 80019ac:	4907      	ldr	r1, [pc, #28]	@ (80019cc <I2C_MasterRequestWrite+0x100>)
 80019ae:	68f8      	ldr	r0, [r7, #12]
 80019b0:	f000 f888 	bl	8001ac4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d001      	beq.n	80019be <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80019ba:	2301      	movs	r3, #1
 80019bc:	e000      	b.n	80019c0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80019be:	2300      	movs	r3, #0
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	3718      	adds	r7, #24
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	00010008 	.word	0x00010008
 80019cc:	00010002 	.word	0x00010002

080019d0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b084      	sub	sp, #16
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	60f8      	str	r0, [r7, #12]
 80019d8:	60b9      	str	r1, [r7, #8]
 80019da:	603b      	str	r3, [r7, #0]
 80019dc:	4613      	mov	r3, r2
 80019de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80019e0:	e048      	b.n	8001a74 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019e8:	d044      	beq.n	8001a74 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80019ea:	f7ff f95f 	bl	8000cac <HAL_GetTick>
 80019ee:	4602      	mov	r2, r0
 80019f0:	69bb      	ldr	r3, [r7, #24]
 80019f2:	1ad3      	subs	r3, r2, r3
 80019f4:	683a      	ldr	r2, [r7, #0]
 80019f6:	429a      	cmp	r2, r3
 80019f8:	d302      	bcc.n	8001a00 <I2C_WaitOnFlagUntilTimeout+0x30>
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d139      	bne.n	8001a74 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	0c1b      	lsrs	r3, r3, #16
 8001a04:	b2db      	uxtb	r3, r3
 8001a06:	2b01      	cmp	r3, #1
 8001a08:	d10d      	bne.n	8001a26 <I2C_WaitOnFlagUntilTimeout+0x56>
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	695b      	ldr	r3, [r3, #20]
 8001a10:	43da      	mvns	r2, r3
 8001a12:	68bb      	ldr	r3, [r7, #8]
 8001a14:	4013      	ands	r3, r2
 8001a16:	b29b      	uxth	r3, r3
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	bf0c      	ite	eq
 8001a1c:	2301      	moveq	r3, #1
 8001a1e:	2300      	movne	r3, #0
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	461a      	mov	r2, r3
 8001a24:	e00c      	b.n	8001a40 <I2C_WaitOnFlagUntilTimeout+0x70>
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	699b      	ldr	r3, [r3, #24]
 8001a2c:	43da      	mvns	r2, r3
 8001a2e:	68bb      	ldr	r3, [r7, #8]
 8001a30:	4013      	ands	r3, r2
 8001a32:	b29b      	uxth	r3, r3
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	bf0c      	ite	eq
 8001a38:	2301      	moveq	r3, #1
 8001a3a:	2300      	movne	r3, #0
 8001a3c:	b2db      	uxtb	r3, r3
 8001a3e:	461a      	mov	r2, r3
 8001a40:	79fb      	ldrb	r3, [r7, #7]
 8001a42:	429a      	cmp	r2, r3
 8001a44:	d116      	bne.n	8001a74 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	2200      	movs	r2, #0
 8001a4a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	2220      	movs	r2, #32
 8001a50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	2200      	movs	r2, #0
 8001a58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a60:	f043 0220 	orr.w	r2, r3, #32
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001a70:	2301      	movs	r3, #1
 8001a72:	e023      	b.n	8001abc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	0c1b      	lsrs	r3, r3, #16
 8001a78:	b2db      	uxtb	r3, r3
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d10d      	bne.n	8001a9a <I2C_WaitOnFlagUntilTimeout+0xca>
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	695b      	ldr	r3, [r3, #20]
 8001a84:	43da      	mvns	r2, r3
 8001a86:	68bb      	ldr	r3, [r7, #8]
 8001a88:	4013      	ands	r3, r2
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	bf0c      	ite	eq
 8001a90:	2301      	moveq	r3, #1
 8001a92:	2300      	movne	r3, #0
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	461a      	mov	r2, r3
 8001a98:	e00c      	b.n	8001ab4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	699b      	ldr	r3, [r3, #24]
 8001aa0:	43da      	mvns	r2, r3
 8001aa2:	68bb      	ldr	r3, [r7, #8]
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	b29b      	uxth	r3, r3
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	bf0c      	ite	eq
 8001aac:	2301      	moveq	r3, #1
 8001aae:	2300      	movne	r3, #0
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	461a      	mov	r2, r3
 8001ab4:	79fb      	ldrb	r3, [r7, #7]
 8001ab6:	429a      	cmp	r2, r3
 8001ab8:	d093      	beq.n	80019e2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001aba:	2300      	movs	r3, #0
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	3710      	adds	r7, #16
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}

08001ac4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b084      	sub	sp, #16
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	60f8      	str	r0, [r7, #12]
 8001acc:	60b9      	str	r1, [r7, #8]
 8001ace:	607a      	str	r2, [r7, #4]
 8001ad0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001ad2:	e071      	b.n	8001bb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	695b      	ldr	r3, [r3, #20]
 8001ada:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ade:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ae2:	d123      	bne.n	8001b2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001af2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001afc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	2200      	movs	r2, #0
 8001b02:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	2220      	movs	r2, #32
 8001b08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	2200      	movs	r2, #0
 8001b10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b18:	f043 0204 	orr.w	r2, r3, #4
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	2200      	movs	r2, #0
 8001b24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	e067      	b.n	8001bfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b32:	d041      	beq.n	8001bb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b34:	f7ff f8ba 	bl	8000cac <HAL_GetTick>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	687a      	ldr	r2, [r7, #4]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d302      	bcc.n	8001b4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d136      	bne.n	8001bb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001b4a:	68bb      	ldr	r3, [r7, #8]
 8001b4c:	0c1b      	lsrs	r3, r3, #16
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d10c      	bne.n	8001b6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	695b      	ldr	r3, [r3, #20]
 8001b5a:	43da      	mvns	r2, r3
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	4013      	ands	r3, r2
 8001b60:	b29b      	uxth	r3, r3
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	bf14      	ite	ne
 8001b66:	2301      	movne	r3, #1
 8001b68:	2300      	moveq	r3, #0
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	e00b      	b.n	8001b86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	699b      	ldr	r3, [r3, #24]
 8001b74:	43da      	mvns	r2, r3
 8001b76:	68bb      	ldr	r3, [r7, #8]
 8001b78:	4013      	ands	r3, r2
 8001b7a:	b29b      	uxth	r3, r3
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	bf14      	ite	ne
 8001b80:	2301      	movne	r3, #1
 8001b82:	2300      	moveq	r3, #0
 8001b84:	b2db      	uxtb	r3, r3
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d016      	beq.n	8001bb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	2220      	movs	r2, #32
 8001b94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba4:	f043 0220 	orr.w	r2, r3, #32
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	2200      	movs	r2, #0
 8001bb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	e021      	b.n	8001bfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	0c1b      	lsrs	r3, r3, #16
 8001bbc:	b2db      	uxtb	r3, r3
 8001bbe:	2b01      	cmp	r3, #1
 8001bc0:	d10c      	bne.n	8001bdc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	695b      	ldr	r3, [r3, #20]
 8001bc8:	43da      	mvns	r2, r3
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	4013      	ands	r3, r2
 8001bce:	b29b      	uxth	r3, r3
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	bf14      	ite	ne
 8001bd4:	2301      	movne	r3, #1
 8001bd6:	2300      	moveq	r3, #0
 8001bd8:	b2db      	uxtb	r3, r3
 8001bda:	e00b      	b.n	8001bf4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	699b      	ldr	r3, [r3, #24]
 8001be2:	43da      	mvns	r2, r3
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	4013      	ands	r3, r2
 8001be8:	b29b      	uxth	r3, r3
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	bf14      	ite	ne
 8001bee:	2301      	movne	r3, #1
 8001bf0:	2300      	moveq	r3, #0
 8001bf2:	b2db      	uxtb	r3, r3
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	f47f af6d 	bne.w	8001ad4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8001bfa:	2300      	movs	r3, #0
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	3710      	adds	r7, #16
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}

08001c04 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b084      	sub	sp, #16
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	60f8      	str	r0, [r7, #12]
 8001c0c:	60b9      	str	r1, [r7, #8]
 8001c0e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001c10:	e034      	b.n	8001c7c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001c12:	68f8      	ldr	r0, [r7, #12]
 8001c14:	f000 f886 	bl	8001d24 <I2C_IsAcknowledgeFailed>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d001      	beq.n	8001c22 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e034      	b.n	8001c8c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c22:	68bb      	ldr	r3, [r7, #8]
 8001c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c28:	d028      	beq.n	8001c7c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c2a:	f7ff f83f 	bl	8000cac <HAL_GetTick>
 8001c2e:	4602      	mov	r2, r0
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	1ad3      	subs	r3, r2, r3
 8001c34:	68ba      	ldr	r2, [r7, #8]
 8001c36:	429a      	cmp	r2, r3
 8001c38:	d302      	bcc.n	8001c40 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8001c3a:	68bb      	ldr	r3, [r7, #8]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d11d      	bne.n	8001c7c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	695b      	ldr	r3, [r3, #20]
 8001c46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c4a:	2b80      	cmp	r3, #128	@ 0x80
 8001c4c:	d016      	beq.n	8001c7c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	2200      	movs	r2, #0
 8001c52:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	2220      	movs	r2, #32
 8001c58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	2200      	movs	r2, #0
 8001c60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c68:	f043 0220 	orr.w	r2, r3, #32
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	2200      	movs	r2, #0
 8001c74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	e007      	b.n	8001c8c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	695b      	ldr	r3, [r3, #20]
 8001c82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c86:	2b80      	cmp	r3, #128	@ 0x80
 8001c88:	d1c3      	bne.n	8001c12 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001c8a:	2300      	movs	r3, #0
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	3710      	adds	r7, #16
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}

08001c94 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b084      	sub	sp, #16
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	60f8      	str	r0, [r7, #12]
 8001c9c:	60b9      	str	r1, [r7, #8]
 8001c9e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001ca0:	e034      	b.n	8001d0c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001ca2:	68f8      	ldr	r0, [r7, #12]
 8001ca4:	f000 f83e 	bl	8001d24 <I2C_IsAcknowledgeFailed>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d001      	beq.n	8001cb2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	e034      	b.n	8001d1c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001cb2:	68bb      	ldr	r3, [r7, #8]
 8001cb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cb8:	d028      	beq.n	8001d0c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001cba:	f7fe fff7 	bl	8000cac <HAL_GetTick>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	1ad3      	subs	r3, r2, r3
 8001cc4:	68ba      	ldr	r2, [r7, #8]
 8001cc6:	429a      	cmp	r2, r3
 8001cc8:	d302      	bcc.n	8001cd0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d11d      	bne.n	8001d0c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	695b      	ldr	r3, [r3, #20]
 8001cd6:	f003 0304 	and.w	r3, r3, #4
 8001cda:	2b04      	cmp	r3, #4
 8001cdc:	d016      	beq.n	8001d0c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	2220      	movs	r2, #32
 8001ce8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	2200      	movs	r2, #0
 8001cf0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cf8:	f043 0220 	orr.w	r2, r3, #32
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	2200      	movs	r2, #0
 8001d04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e007      	b.n	8001d1c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	695b      	ldr	r3, [r3, #20]
 8001d12:	f003 0304 	and.w	r3, r3, #4
 8001d16:	2b04      	cmp	r3, #4
 8001d18:	d1c3      	bne.n	8001ca2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001d1a:	2300      	movs	r3, #0
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	3710      	adds	r7, #16
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}

08001d24 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	695b      	ldr	r3, [r3, #20]
 8001d32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d3a:	d11b      	bne.n	8001d74 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001d44:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2220      	movs	r2, #32
 8001d50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2200      	movs	r2, #0
 8001d58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d60:	f043 0204 	orr.w	r2, r3, #4
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001d70:	2301      	movs	r3, #1
 8001d72:	e000      	b.n	8001d76 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8001d74:	2300      	movs	r3, #0
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	370c      	adds	r7, #12
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
	...

08001d84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
 8001d8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d101      	bne.n	8001d98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d94:	2301      	movs	r3, #1
 8001d96:	e0cc      	b.n	8001f32 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d98:	4b68      	ldr	r3, [pc, #416]	@ (8001f3c <HAL_RCC_ClockConfig+0x1b8>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f003 030f 	and.w	r3, r3, #15
 8001da0:	683a      	ldr	r2, [r7, #0]
 8001da2:	429a      	cmp	r2, r3
 8001da4:	d90c      	bls.n	8001dc0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001da6:	4b65      	ldr	r3, [pc, #404]	@ (8001f3c <HAL_RCC_ClockConfig+0x1b8>)
 8001da8:	683a      	ldr	r2, [r7, #0]
 8001daa:	b2d2      	uxtb	r2, r2
 8001dac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dae:	4b63      	ldr	r3, [pc, #396]	@ (8001f3c <HAL_RCC_ClockConfig+0x1b8>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 030f 	and.w	r3, r3, #15
 8001db6:	683a      	ldr	r2, [r7, #0]
 8001db8:	429a      	cmp	r2, r3
 8001dba:	d001      	beq.n	8001dc0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e0b8      	b.n	8001f32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f003 0302 	and.w	r3, r3, #2
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d020      	beq.n	8001e0e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 0304 	and.w	r3, r3, #4
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d005      	beq.n	8001de4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001dd8:	4b59      	ldr	r3, [pc, #356]	@ (8001f40 <HAL_RCC_ClockConfig+0x1bc>)
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	4a58      	ldr	r2, [pc, #352]	@ (8001f40 <HAL_RCC_ClockConfig+0x1bc>)
 8001dde:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001de2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f003 0308 	and.w	r3, r3, #8
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d005      	beq.n	8001dfc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001df0:	4b53      	ldr	r3, [pc, #332]	@ (8001f40 <HAL_RCC_ClockConfig+0x1bc>)
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	4a52      	ldr	r2, [pc, #328]	@ (8001f40 <HAL_RCC_ClockConfig+0x1bc>)
 8001df6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001dfa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001dfc:	4b50      	ldr	r3, [pc, #320]	@ (8001f40 <HAL_RCC_ClockConfig+0x1bc>)
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	494d      	ldr	r1, [pc, #308]	@ (8001f40 <HAL_RCC_ClockConfig+0x1bc>)
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f003 0301 	and.w	r3, r3, #1
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d044      	beq.n	8001ea4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	2b01      	cmp	r3, #1
 8001e20:	d107      	bne.n	8001e32 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e22:	4b47      	ldr	r3, [pc, #284]	@ (8001f40 <HAL_RCC_ClockConfig+0x1bc>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d119      	bne.n	8001e62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e07f      	b.n	8001f32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	2b02      	cmp	r3, #2
 8001e38:	d003      	beq.n	8001e42 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e3e:	2b03      	cmp	r3, #3
 8001e40:	d107      	bne.n	8001e52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e42:	4b3f      	ldr	r3, [pc, #252]	@ (8001f40 <HAL_RCC_ClockConfig+0x1bc>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d109      	bne.n	8001e62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e06f      	b.n	8001f32 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e52:	4b3b      	ldr	r3, [pc, #236]	@ (8001f40 <HAL_RCC_ClockConfig+0x1bc>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 0302 	and.w	r3, r3, #2
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d101      	bne.n	8001e62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e067      	b.n	8001f32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e62:	4b37      	ldr	r3, [pc, #220]	@ (8001f40 <HAL_RCC_ClockConfig+0x1bc>)
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	f023 0203 	bic.w	r2, r3, #3
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	4934      	ldr	r1, [pc, #208]	@ (8001f40 <HAL_RCC_ClockConfig+0x1bc>)
 8001e70:	4313      	orrs	r3, r2
 8001e72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e74:	f7fe ff1a 	bl	8000cac <HAL_GetTick>
 8001e78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e7a:	e00a      	b.n	8001e92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e7c:	f7fe ff16 	bl	8000cac <HAL_GetTick>
 8001e80:	4602      	mov	r2, r0
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	1ad3      	subs	r3, r2, r3
 8001e86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d901      	bls.n	8001e92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e8e:	2303      	movs	r3, #3
 8001e90:	e04f      	b.n	8001f32 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e92:	4b2b      	ldr	r3, [pc, #172]	@ (8001f40 <HAL_RCC_ClockConfig+0x1bc>)
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	f003 020c 	and.w	r2, r3, #12
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	009b      	lsls	r3, r3, #2
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d1eb      	bne.n	8001e7c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ea4:	4b25      	ldr	r3, [pc, #148]	@ (8001f3c <HAL_RCC_ClockConfig+0x1b8>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f003 030f 	and.w	r3, r3, #15
 8001eac:	683a      	ldr	r2, [r7, #0]
 8001eae:	429a      	cmp	r2, r3
 8001eb0:	d20c      	bcs.n	8001ecc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eb2:	4b22      	ldr	r3, [pc, #136]	@ (8001f3c <HAL_RCC_ClockConfig+0x1b8>)
 8001eb4:	683a      	ldr	r2, [r7, #0]
 8001eb6:	b2d2      	uxtb	r2, r2
 8001eb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001eba:	4b20      	ldr	r3, [pc, #128]	@ (8001f3c <HAL_RCC_ClockConfig+0x1b8>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f003 030f 	and.w	r3, r3, #15
 8001ec2:	683a      	ldr	r2, [r7, #0]
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d001      	beq.n	8001ecc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	e032      	b.n	8001f32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f003 0304 	and.w	r3, r3, #4
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d008      	beq.n	8001eea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ed8:	4b19      	ldr	r3, [pc, #100]	@ (8001f40 <HAL_RCC_ClockConfig+0x1bc>)
 8001eda:	689b      	ldr	r3, [r3, #8]
 8001edc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	68db      	ldr	r3, [r3, #12]
 8001ee4:	4916      	ldr	r1, [pc, #88]	@ (8001f40 <HAL_RCC_ClockConfig+0x1bc>)
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f003 0308 	and.w	r3, r3, #8
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d009      	beq.n	8001f0a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ef6:	4b12      	ldr	r3, [pc, #72]	@ (8001f40 <HAL_RCC_ClockConfig+0x1bc>)
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	691b      	ldr	r3, [r3, #16]
 8001f02:	00db      	lsls	r3, r3, #3
 8001f04:	490e      	ldr	r1, [pc, #56]	@ (8001f40 <HAL_RCC_ClockConfig+0x1bc>)
 8001f06:	4313      	orrs	r3, r2
 8001f08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f0a:	f000 f855 	bl	8001fb8 <HAL_RCC_GetSysClockFreq>
 8001f0e:	4602      	mov	r2, r0
 8001f10:	4b0b      	ldr	r3, [pc, #44]	@ (8001f40 <HAL_RCC_ClockConfig+0x1bc>)
 8001f12:	689b      	ldr	r3, [r3, #8]
 8001f14:	091b      	lsrs	r3, r3, #4
 8001f16:	f003 030f 	and.w	r3, r3, #15
 8001f1a:	490a      	ldr	r1, [pc, #40]	@ (8001f44 <HAL_RCC_ClockConfig+0x1c0>)
 8001f1c:	5ccb      	ldrb	r3, [r1, r3]
 8001f1e:	fa22 f303 	lsr.w	r3, r2, r3
 8001f22:	4a09      	ldr	r2, [pc, #36]	@ (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001f24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001f26:	4b09      	ldr	r3, [pc, #36]	@ (8001f4c <HAL_RCC_ClockConfig+0x1c8>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7fe fe7a 	bl	8000c24 <HAL_InitTick>

  return HAL_OK;
 8001f30:	2300      	movs	r3, #0
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	3710      	adds	r7, #16
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}
 8001f3a:	bf00      	nop
 8001f3c:	40023c00 	.word	0x40023c00
 8001f40:	40023800 	.word	0x40023800
 8001f44:	08004468 	.word	0x08004468
 8001f48:	20000000 	.word	0x20000000
 8001f4c:	20000004 	.word	0x20000004

08001f50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f54:	4b03      	ldr	r3, [pc, #12]	@ (8001f64 <HAL_RCC_GetHCLKFreq+0x14>)
 8001f56:	681b      	ldr	r3, [r3, #0]
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	20000000 	.word	0x20000000

08001f68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f6c:	f7ff fff0 	bl	8001f50 <HAL_RCC_GetHCLKFreq>
 8001f70:	4602      	mov	r2, r0
 8001f72:	4b05      	ldr	r3, [pc, #20]	@ (8001f88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	0a9b      	lsrs	r3, r3, #10
 8001f78:	f003 0307 	and.w	r3, r3, #7
 8001f7c:	4903      	ldr	r1, [pc, #12]	@ (8001f8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f7e:	5ccb      	ldrb	r3, [r1, r3]
 8001f80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	40023800 	.word	0x40023800
 8001f8c:	08004478 	.word	0x08004478

08001f90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f94:	f7ff ffdc 	bl	8001f50 <HAL_RCC_GetHCLKFreq>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	4b05      	ldr	r3, [pc, #20]	@ (8001fb0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	0b5b      	lsrs	r3, r3, #13
 8001fa0:	f003 0307 	and.w	r3, r3, #7
 8001fa4:	4903      	ldr	r1, [pc, #12]	@ (8001fb4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001fa6:	5ccb      	ldrb	r3, [r1, r3]
 8001fa8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	bd80      	pop	{r7, pc}
 8001fb0:	40023800 	.word	0x40023800
 8001fb4:	08004478 	.word	0x08004478

08001fb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fb8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001fbc:	b0ae      	sub	sp, #184	@ 0xb8
 8001fbe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001fde:	4bcb      	ldr	r3, [pc, #812]	@ (800230c <HAL_RCC_GetSysClockFreq+0x354>)
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	f003 030c 	and.w	r3, r3, #12
 8001fe6:	2b0c      	cmp	r3, #12
 8001fe8:	f200 8206 	bhi.w	80023f8 <HAL_RCC_GetSysClockFreq+0x440>
 8001fec:	a201      	add	r2, pc, #4	@ (adr r2, 8001ff4 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ff2:	bf00      	nop
 8001ff4:	08002029 	.word	0x08002029
 8001ff8:	080023f9 	.word	0x080023f9
 8001ffc:	080023f9 	.word	0x080023f9
 8002000:	080023f9 	.word	0x080023f9
 8002004:	08002031 	.word	0x08002031
 8002008:	080023f9 	.word	0x080023f9
 800200c:	080023f9 	.word	0x080023f9
 8002010:	080023f9 	.word	0x080023f9
 8002014:	08002039 	.word	0x08002039
 8002018:	080023f9 	.word	0x080023f9
 800201c:	080023f9 	.word	0x080023f9
 8002020:	080023f9 	.word	0x080023f9
 8002024:	08002229 	.word	0x08002229
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002028:	4bb9      	ldr	r3, [pc, #740]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x358>)
 800202a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800202e:	e1e7      	b.n	8002400 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002030:	4bb8      	ldr	r3, [pc, #736]	@ (8002314 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002032:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002036:	e1e3      	b.n	8002400 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002038:	4bb4      	ldr	r3, [pc, #720]	@ (800230c <HAL_RCC_GetSysClockFreq+0x354>)
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002040:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002044:	4bb1      	ldr	r3, [pc, #708]	@ (800230c <HAL_RCC_GetSysClockFreq+0x354>)
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800204c:	2b00      	cmp	r3, #0
 800204e:	d071      	beq.n	8002134 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002050:	4bae      	ldr	r3, [pc, #696]	@ (800230c <HAL_RCC_GetSysClockFreq+0x354>)
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	099b      	lsrs	r3, r3, #6
 8002056:	2200      	movs	r2, #0
 8002058:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800205c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002060:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002064:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002068:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800206c:	2300      	movs	r3, #0
 800206e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002072:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002076:	4622      	mov	r2, r4
 8002078:	462b      	mov	r3, r5
 800207a:	f04f 0000 	mov.w	r0, #0
 800207e:	f04f 0100 	mov.w	r1, #0
 8002082:	0159      	lsls	r1, r3, #5
 8002084:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002088:	0150      	lsls	r0, r2, #5
 800208a:	4602      	mov	r2, r0
 800208c:	460b      	mov	r3, r1
 800208e:	4621      	mov	r1, r4
 8002090:	1a51      	subs	r1, r2, r1
 8002092:	6439      	str	r1, [r7, #64]	@ 0x40
 8002094:	4629      	mov	r1, r5
 8002096:	eb63 0301 	sbc.w	r3, r3, r1
 800209a:	647b      	str	r3, [r7, #68]	@ 0x44
 800209c:	f04f 0200 	mov.w	r2, #0
 80020a0:	f04f 0300 	mov.w	r3, #0
 80020a4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80020a8:	4649      	mov	r1, r9
 80020aa:	018b      	lsls	r3, r1, #6
 80020ac:	4641      	mov	r1, r8
 80020ae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80020b2:	4641      	mov	r1, r8
 80020b4:	018a      	lsls	r2, r1, #6
 80020b6:	4641      	mov	r1, r8
 80020b8:	1a51      	subs	r1, r2, r1
 80020ba:	63b9      	str	r1, [r7, #56]	@ 0x38
 80020bc:	4649      	mov	r1, r9
 80020be:	eb63 0301 	sbc.w	r3, r3, r1
 80020c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80020c4:	f04f 0200 	mov.w	r2, #0
 80020c8:	f04f 0300 	mov.w	r3, #0
 80020cc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80020d0:	4649      	mov	r1, r9
 80020d2:	00cb      	lsls	r3, r1, #3
 80020d4:	4641      	mov	r1, r8
 80020d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80020da:	4641      	mov	r1, r8
 80020dc:	00ca      	lsls	r2, r1, #3
 80020de:	4610      	mov	r0, r2
 80020e0:	4619      	mov	r1, r3
 80020e2:	4603      	mov	r3, r0
 80020e4:	4622      	mov	r2, r4
 80020e6:	189b      	adds	r3, r3, r2
 80020e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80020ea:	462b      	mov	r3, r5
 80020ec:	460a      	mov	r2, r1
 80020ee:	eb42 0303 	adc.w	r3, r2, r3
 80020f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80020f4:	f04f 0200 	mov.w	r2, #0
 80020f8:	f04f 0300 	mov.w	r3, #0
 80020fc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002100:	4629      	mov	r1, r5
 8002102:	024b      	lsls	r3, r1, #9
 8002104:	4621      	mov	r1, r4
 8002106:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800210a:	4621      	mov	r1, r4
 800210c:	024a      	lsls	r2, r1, #9
 800210e:	4610      	mov	r0, r2
 8002110:	4619      	mov	r1, r3
 8002112:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002116:	2200      	movs	r2, #0
 8002118:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800211c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002120:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002124:	f7fe f8cc 	bl	80002c0 <__aeabi_uldivmod>
 8002128:	4602      	mov	r2, r0
 800212a:	460b      	mov	r3, r1
 800212c:	4613      	mov	r3, r2
 800212e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002132:	e067      	b.n	8002204 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002134:	4b75      	ldr	r3, [pc, #468]	@ (800230c <HAL_RCC_GetSysClockFreq+0x354>)
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	099b      	lsrs	r3, r3, #6
 800213a:	2200      	movs	r2, #0
 800213c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002140:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002144:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002148:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800214c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800214e:	2300      	movs	r3, #0
 8002150:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002152:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002156:	4622      	mov	r2, r4
 8002158:	462b      	mov	r3, r5
 800215a:	f04f 0000 	mov.w	r0, #0
 800215e:	f04f 0100 	mov.w	r1, #0
 8002162:	0159      	lsls	r1, r3, #5
 8002164:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002168:	0150      	lsls	r0, r2, #5
 800216a:	4602      	mov	r2, r0
 800216c:	460b      	mov	r3, r1
 800216e:	4621      	mov	r1, r4
 8002170:	1a51      	subs	r1, r2, r1
 8002172:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002174:	4629      	mov	r1, r5
 8002176:	eb63 0301 	sbc.w	r3, r3, r1
 800217a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800217c:	f04f 0200 	mov.w	r2, #0
 8002180:	f04f 0300 	mov.w	r3, #0
 8002184:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002188:	4649      	mov	r1, r9
 800218a:	018b      	lsls	r3, r1, #6
 800218c:	4641      	mov	r1, r8
 800218e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002192:	4641      	mov	r1, r8
 8002194:	018a      	lsls	r2, r1, #6
 8002196:	4641      	mov	r1, r8
 8002198:	ebb2 0a01 	subs.w	sl, r2, r1
 800219c:	4649      	mov	r1, r9
 800219e:	eb63 0b01 	sbc.w	fp, r3, r1
 80021a2:	f04f 0200 	mov.w	r2, #0
 80021a6:	f04f 0300 	mov.w	r3, #0
 80021aa:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80021ae:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80021b2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80021b6:	4692      	mov	sl, r2
 80021b8:	469b      	mov	fp, r3
 80021ba:	4623      	mov	r3, r4
 80021bc:	eb1a 0303 	adds.w	r3, sl, r3
 80021c0:	623b      	str	r3, [r7, #32]
 80021c2:	462b      	mov	r3, r5
 80021c4:	eb4b 0303 	adc.w	r3, fp, r3
 80021c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80021ca:	f04f 0200 	mov.w	r2, #0
 80021ce:	f04f 0300 	mov.w	r3, #0
 80021d2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80021d6:	4629      	mov	r1, r5
 80021d8:	028b      	lsls	r3, r1, #10
 80021da:	4621      	mov	r1, r4
 80021dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80021e0:	4621      	mov	r1, r4
 80021e2:	028a      	lsls	r2, r1, #10
 80021e4:	4610      	mov	r0, r2
 80021e6:	4619      	mov	r1, r3
 80021e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80021ec:	2200      	movs	r2, #0
 80021ee:	673b      	str	r3, [r7, #112]	@ 0x70
 80021f0:	677a      	str	r2, [r7, #116]	@ 0x74
 80021f2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80021f6:	f7fe f863 	bl	80002c0 <__aeabi_uldivmod>
 80021fa:	4602      	mov	r2, r0
 80021fc:	460b      	mov	r3, r1
 80021fe:	4613      	mov	r3, r2
 8002200:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002204:	4b41      	ldr	r3, [pc, #260]	@ (800230c <HAL_RCC_GetSysClockFreq+0x354>)
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	0c1b      	lsrs	r3, r3, #16
 800220a:	f003 0303 	and.w	r3, r3, #3
 800220e:	3301      	adds	r3, #1
 8002210:	005b      	lsls	r3, r3, #1
 8002212:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002216:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800221a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800221e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002222:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002226:	e0eb      	b.n	8002400 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002228:	4b38      	ldr	r3, [pc, #224]	@ (800230c <HAL_RCC_GetSysClockFreq+0x354>)
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002230:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002234:	4b35      	ldr	r3, [pc, #212]	@ (800230c <HAL_RCC_GetSysClockFreq+0x354>)
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800223c:	2b00      	cmp	r3, #0
 800223e:	d06b      	beq.n	8002318 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002240:	4b32      	ldr	r3, [pc, #200]	@ (800230c <HAL_RCC_GetSysClockFreq+0x354>)
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	099b      	lsrs	r3, r3, #6
 8002246:	2200      	movs	r2, #0
 8002248:	66bb      	str	r3, [r7, #104]	@ 0x68
 800224a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800224c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800224e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002252:	663b      	str	r3, [r7, #96]	@ 0x60
 8002254:	2300      	movs	r3, #0
 8002256:	667b      	str	r3, [r7, #100]	@ 0x64
 8002258:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800225c:	4622      	mov	r2, r4
 800225e:	462b      	mov	r3, r5
 8002260:	f04f 0000 	mov.w	r0, #0
 8002264:	f04f 0100 	mov.w	r1, #0
 8002268:	0159      	lsls	r1, r3, #5
 800226a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800226e:	0150      	lsls	r0, r2, #5
 8002270:	4602      	mov	r2, r0
 8002272:	460b      	mov	r3, r1
 8002274:	4621      	mov	r1, r4
 8002276:	1a51      	subs	r1, r2, r1
 8002278:	61b9      	str	r1, [r7, #24]
 800227a:	4629      	mov	r1, r5
 800227c:	eb63 0301 	sbc.w	r3, r3, r1
 8002280:	61fb      	str	r3, [r7, #28]
 8002282:	f04f 0200 	mov.w	r2, #0
 8002286:	f04f 0300 	mov.w	r3, #0
 800228a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800228e:	4659      	mov	r1, fp
 8002290:	018b      	lsls	r3, r1, #6
 8002292:	4651      	mov	r1, sl
 8002294:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002298:	4651      	mov	r1, sl
 800229a:	018a      	lsls	r2, r1, #6
 800229c:	4651      	mov	r1, sl
 800229e:	ebb2 0801 	subs.w	r8, r2, r1
 80022a2:	4659      	mov	r1, fp
 80022a4:	eb63 0901 	sbc.w	r9, r3, r1
 80022a8:	f04f 0200 	mov.w	r2, #0
 80022ac:	f04f 0300 	mov.w	r3, #0
 80022b0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80022b4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80022b8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80022bc:	4690      	mov	r8, r2
 80022be:	4699      	mov	r9, r3
 80022c0:	4623      	mov	r3, r4
 80022c2:	eb18 0303 	adds.w	r3, r8, r3
 80022c6:	613b      	str	r3, [r7, #16]
 80022c8:	462b      	mov	r3, r5
 80022ca:	eb49 0303 	adc.w	r3, r9, r3
 80022ce:	617b      	str	r3, [r7, #20]
 80022d0:	f04f 0200 	mov.w	r2, #0
 80022d4:	f04f 0300 	mov.w	r3, #0
 80022d8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80022dc:	4629      	mov	r1, r5
 80022de:	024b      	lsls	r3, r1, #9
 80022e0:	4621      	mov	r1, r4
 80022e2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80022e6:	4621      	mov	r1, r4
 80022e8:	024a      	lsls	r2, r1, #9
 80022ea:	4610      	mov	r0, r2
 80022ec:	4619      	mov	r1, r3
 80022ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80022f2:	2200      	movs	r2, #0
 80022f4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80022f6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80022f8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80022fc:	f7fd ffe0 	bl	80002c0 <__aeabi_uldivmod>
 8002300:	4602      	mov	r2, r0
 8002302:	460b      	mov	r3, r1
 8002304:	4613      	mov	r3, r2
 8002306:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800230a:	e065      	b.n	80023d8 <HAL_RCC_GetSysClockFreq+0x420>
 800230c:	40023800 	.word	0x40023800
 8002310:	00f42400 	.word	0x00f42400
 8002314:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002318:	4b3d      	ldr	r3, [pc, #244]	@ (8002410 <HAL_RCC_GetSysClockFreq+0x458>)
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	099b      	lsrs	r3, r3, #6
 800231e:	2200      	movs	r2, #0
 8002320:	4618      	mov	r0, r3
 8002322:	4611      	mov	r1, r2
 8002324:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002328:	653b      	str	r3, [r7, #80]	@ 0x50
 800232a:	2300      	movs	r3, #0
 800232c:	657b      	str	r3, [r7, #84]	@ 0x54
 800232e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002332:	4642      	mov	r2, r8
 8002334:	464b      	mov	r3, r9
 8002336:	f04f 0000 	mov.w	r0, #0
 800233a:	f04f 0100 	mov.w	r1, #0
 800233e:	0159      	lsls	r1, r3, #5
 8002340:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002344:	0150      	lsls	r0, r2, #5
 8002346:	4602      	mov	r2, r0
 8002348:	460b      	mov	r3, r1
 800234a:	4641      	mov	r1, r8
 800234c:	1a51      	subs	r1, r2, r1
 800234e:	60b9      	str	r1, [r7, #8]
 8002350:	4649      	mov	r1, r9
 8002352:	eb63 0301 	sbc.w	r3, r3, r1
 8002356:	60fb      	str	r3, [r7, #12]
 8002358:	f04f 0200 	mov.w	r2, #0
 800235c:	f04f 0300 	mov.w	r3, #0
 8002360:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002364:	4659      	mov	r1, fp
 8002366:	018b      	lsls	r3, r1, #6
 8002368:	4651      	mov	r1, sl
 800236a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800236e:	4651      	mov	r1, sl
 8002370:	018a      	lsls	r2, r1, #6
 8002372:	4651      	mov	r1, sl
 8002374:	1a54      	subs	r4, r2, r1
 8002376:	4659      	mov	r1, fp
 8002378:	eb63 0501 	sbc.w	r5, r3, r1
 800237c:	f04f 0200 	mov.w	r2, #0
 8002380:	f04f 0300 	mov.w	r3, #0
 8002384:	00eb      	lsls	r3, r5, #3
 8002386:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800238a:	00e2      	lsls	r2, r4, #3
 800238c:	4614      	mov	r4, r2
 800238e:	461d      	mov	r5, r3
 8002390:	4643      	mov	r3, r8
 8002392:	18e3      	adds	r3, r4, r3
 8002394:	603b      	str	r3, [r7, #0]
 8002396:	464b      	mov	r3, r9
 8002398:	eb45 0303 	adc.w	r3, r5, r3
 800239c:	607b      	str	r3, [r7, #4]
 800239e:	f04f 0200 	mov.w	r2, #0
 80023a2:	f04f 0300 	mov.w	r3, #0
 80023a6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80023aa:	4629      	mov	r1, r5
 80023ac:	028b      	lsls	r3, r1, #10
 80023ae:	4621      	mov	r1, r4
 80023b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80023b4:	4621      	mov	r1, r4
 80023b6:	028a      	lsls	r2, r1, #10
 80023b8:	4610      	mov	r0, r2
 80023ba:	4619      	mov	r1, r3
 80023bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80023c0:	2200      	movs	r2, #0
 80023c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80023c4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80023c6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80023ca:	f7fd ff79 	bl	80002c0 <__aeabi_uldivmod>
 80023ce:	4602      	mov	r2, r0
 80023d0:	460b      	mov	r3, r1
 80023d2:	4613      	mov	r3, r2
 80023d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80023d8:	4b0d      	ldr	r3, [pc, #52]	@ (8002410 <HAL_RCC_GetSysClockFreq+0x458>)
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	0f1b      	lsrs	r3, r3, #28
 80023de:	f003 0307 	and.w	r3, r3, #7
 80023e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80023e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80023ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80023ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80023f2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80023f6:	e003      	b.n	8002400 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80023f8:	4b06      	ldr	r3, [pc, #24]	@ (8002414 <HAL_RCC_GetSysClockFreq+0x45c>)
 80023fa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80023fe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002400:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002404:	4618      	mov	r0, r3
 8002406:	37b8      	adds	r7, #184	@ 0xb8
 8002408:	46bd      	mov	sp, r7
 800240a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800240e:	bf00      	nop
 8002410:	40023800 	.word	0x40023800
 8002414:	00f42400 	.word	0x00f42400

08002418 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b086      	sub	sp, #24
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d101      	bne.n	800242a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	e28d      	b.n	8002946 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 0301 	and.w	r3, r3, #1
 8002432:	2b00      	cmp	r3, #0
 8002434:	f000 8083 	beq.w	800253e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002438:	4b94      	ldr	r3, [pc, #592]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	f003 030c 	and.w	r3, r3, #12
 8002440:	2b04      	cmp	r3, #4
 8002442:	d019      	beq.n	8002478 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002444:	4b91      	ldr	r3, [pc, #580]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	f003 030c 	and.w	r3, r3, #12
        || \
 800244c:	2b08      	cmp	r3, #8
 800244e:	d106      	bne.n	800245e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002450:	4b8e      	ldr	r3, [pc, #568]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002458:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800245c:	d00c      	beq.n	8002478 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800245e:	4b8b      	ldr	r3, [pc, #556]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002466:	2b0c      	cmp	r3, #12
 8002468:	d112      	bne.n	8002490 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800246a:	4b88      	ldr	r3, [pc, #544]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002472:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002476:	d10b      	bne.n	8002490 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002478:	4b84      	ldr	r3, [pc, #528]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002480:	2b00      	cmp	r3, #0
 8002482:	d05b      	beq.n	800253c <HAL_RCC_OscConfig+0x124>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d157      	bne.n	800253c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800248c:	2301      	movs	r3, #1
 800248e:	e25a      	b.n	8002946 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002498:	d106      	bne.n	80024a8 <HAL_RCC_OscConfig+0x90>
 800249a:	4b7c      	ldr	r3, [pc, #496]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a7b      	ldr	r2, [pc, #492]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 80024a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024a4:	6013      	str	r3, [r2, #0]
 80024a6:	e01d      	b.n	80024e4 <HAL_RCC_OscConfig+0xcc>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80024b0:	d10c      	bne.n	80024cc <HAL_RCC_OscConfig+0xb4>
 80024b2:	4b76      	ldr	r3, [pc, #472]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a75      	ldr	r2, [pc, #468]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 80024b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024bc:	6013      	str	r3, [r2, #0]
 80024be:	4b73      	ldr	r3, [pc, #460]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a72      	ldr	r2, [pc, #456]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 80024c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024c8:	6013      	str	r3, [r2, #0]
 80024ca:	e00b      	b.n	80024e4 <HAL_RCC_OscConfig+0xcc>
 80024cc:	4b6f      	ldr	r3, [pc, #444]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a6e      	ldr	r2, [pc, #440]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 80024d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024d6:	6013      	str	r3, [r2, #0]
 80024d8:	4b6c      	ldr	r3, [pc, #432]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a6b      	ldr	r2, [pc, #428]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 80024de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d013      	beq.n	8002514 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024ec:	f7fe fbde 	bl	8000cac <HAL_GetTick>
 80024f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024f2:	e008      	b.n	8002506 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024f4:	f7fe fbda 	bl	8000cac <HAL_GetTick>
 80024f8:	4602      	mov	r2, r0
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	2b64      	cmp	r3, #100	@ 0x64
 8002500:	d901      	bls.n	8002506 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002502:	2303      	movs	r3, #3
 8002504:	e21f      	b.n	8002946 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002506:	4b61      	ldr	r3, [pc, #388]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800250e:	2b00      	cmp	r3, #0
 8002510:	d0f0      	beq.n	80024f4 <HAL_RCC_OscConfig+0xdc>
 8002512:	e014      	b.n	800253e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002514:	f7fe fbca 	bl	8000cac <HAL_GetTick>
 8002518:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800251a:	e008      	b.n	800252e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800251c:	f7fe fbc6 	bl	8000cac <HAL_GetTick>
 8002520:	4602      	mov	r2, r0
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	1ad3      	subs	r3, r2, r3
 8002526:	2b64      	cmp	r3, #100	@ 0x64
 8002528:	d901      	bls.n	800252e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800252a:	2303      	movs	r3, #3
 800252c:	e20b      	b.n	8002946 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800252e:	4b57      	ldr	r3, [pc, #348]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002536:	2b00      	cmp	r3, #0
 8002538:	d1f0      	bne.n	800251c <HAL_RCC_OscConfig+0x104>
 800253a:	e000      	b.n	800253e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800253c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 0302 	and.w	r3, r3, #2
 8002546:	2b00      	cmp	r3, #0
 8002548:	d06f      	beq.n	800262a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800254a:	4b50      	ldr	r3, [pc, #320]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	f003 030c 	and.w	r3, r3, #12
 8002552:	2b00      	cmp	r3, #0
 8002554:	d017      	beq.n	8002586 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002556:	4b4d      	ldr	r3, [pc, #308]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	f003 030c 	and.w	r3, r3, #12
        || \
 800255e:	2b08      	cmp	r3, #8
 8002560:	d105      	bne.n	800256e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002562:	4b4a      	ldr	r3, [pc, #296]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800256a:	2b00      	cmp	r3, #0
 800256c:	d00b      	beq.n	8002586 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800256e:	4b47      	ldr	r3, [pc, #284]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002576:	2b0c      	cmp	r3, #12
 8002578:	d11c      	bne.n	80025b4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800257a:	4b44      	ldr	r3, [pc, #272]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002582:	2b00      	cmp	r3, #0
 8002584:	d116      	bne.n	80025b4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002586:	4b41      	ldr	r3, [pc, #260]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f003 0302 	and.w	r3, r3, #2
 800258e:	2b00      	cmp	r3, #0
 8002590:	d005      	beq.n	800259e <HAL_RCC_OscConfig+0x186>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	68db      	ldr	r3, [r3, #12]
 8002596:	2b01      	cmp	r3, #1
 8002598:	d001      	beq.n	800259e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	e1d3      	b.n	8002946 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800259e:	4b3b      	ldr	r3, [pc, #236]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	691b      	ldr	r3, [r3, #16]
 80025aa:	00db      	lsls	r3, r3, #3
 80025ac:	4937      	ldr	r1, [pc, #220]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 80025ae:	4313      	orrs	r3, r2
 80025b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025b2:	e03a      	b.n	800262a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d020      	beq.n	80025fe <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025bc:	4b34      	ldr	r3, [pc, #208]	@ (8002690 <HAL_RCC_OscConfig+0x278>)
 80025be:	2201      	movs	r2, #1
 80025c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025c2:	f7fe fb73 	bl	8000cac <HAL_GetTick>
 80025c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025c8:	e008      	b.n	80025dc <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025ca:	f7fe fb6f 	bl	8000cac <HAL_GetTick>
 80025ce:	4602      	mov	r2, r0
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	1ad3      	subs	r3, r2, r3
 80025d4:	2b02      	cmp	r3, #2
 80025d6:	d901      	bls.n	80025dc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80025d8:	2303      	movs	r3, #3
 80025da:	e1b4      	b.n	8002946 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025dc:	4b2b      	ldr	r3, [pc, #172]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f003 0302 	and.w	r3, r3, #2
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d0f0      	beq.n	80025ca <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025e8:	4b28      	ldr	r3, [pc, #160]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	691b      	ldr	r3, [r3, #16]
 80025f4:	00db      	lsls	r3, r3, #3
 80025f6:	4925      	ldr	r1, [pc, #148]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 80025f8:	4313      	orrs	r3, r2
 80025fa:	600b      	str	r3, [r1, #0]
 80025fc:	e015      	b.n	800262a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025fe:	4b24      	ldr	r3, [pc, #144]	@ (8002690 <HAL_RCC_OscConfig+0x278>)
 8002600:	2200      	movs	r2, #0
 8002602:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002604:	f7fe fb52 	bl	8000cac <HAL_GetTick>
 8002608:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800260a:	e008      	b.n	800261e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800260c:	f7fe fb4e 	bl	8000cac <HAL_GetTick>
 8002610:	4602      	mov	r2, r0
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	2b02      	cmp	r3, #2
 8002618:	d901      	bls.n	800261e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800261a:	2303      	movs	r3, #3
 800261c:	e193      	b.n	8002946 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800261e:	4b1b      	ldr	r3, [pc, #108]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f003 0302 	and.w	r3, r3, #2
 8002626:	2b00      	cmp	r3, #0
 8002628:	d1f0      	bne.n	800260c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f003 0308 	and.w	r3, r3, #8
 8002632:	2b00      	cmp	r3, #0
 8002634:	d036      	beq.n	80026a4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	695b      	ldr	r3, [r3, #20]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d016      	beq.n	800266c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800263e:	4b15      	ldr	r3, [pc, #84]	@ (8002694 <HAL_RCC_OscConfig+0x27c>)
 8002640:	2201      	movs	r2, #1
 8002642:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002644:	f7fe fb32 	bl	8000cac <HAL_GetTick>
 8002648:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800264a:	e008      	b.n	800265e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800264c:	f7fe fb2e 	bl	8000cac <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	2b02      	cmp	r3, #2
 8002658:	d901      	bls.n	800265e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800265a:	2303      	movs	r3, #3
 800265c:	e173      	b.n	8002946 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800265e:	4b0b      	ldr	r3, [pc, #44]	@ (800268c <HAL_RCC_OscConfig+0x274>)
 8002660:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002662:	f003 0302 	and.w	r3, r3, #2
 8002666:	2b00      	cmp	r3, #0
 8002668:	d0f0      	beq.n	800264c <HAL_RCC_OscConfig+0x234>
 800266a:	e01b      	b.n	80026a4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800266c:	4b09      	ldr	r3, [pc, #36]	@ (8002694 <HAL_RCC_OscConfig+0x27c>)
 800266e:	2200      	movs	r2, #0
 8002670:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002672:	f7fe fb1b 	bl	8000cac <HAL_GetTick>
 8002676:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002678:	e00e      	b.n	8002698 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800267a:	f7fe fb17 	bl	8000cac <HAL_GetTick>
 800267e:	4602      	mov	r2, r0
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	2b02      	cmp	r3, #2
 8002686:	d907      	bls.n	8002698 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002688:	2303      	movs	r3, #3
 800268a:	e15c      	b.n	8002946 <HAL_RCC_OscConfig+0x52e>
 800268c:	40023800 	.word	0x40023800
 8002690:	42470000 	.word	0x42470000
 8002694:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002698:	4b8a      	ldr	r3, [pc, #552]	@ (80028c4 <HAL_RCC_OscConfig+0x4ac>)
 800269a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800269c:	f003 0302 	and.w	r3, r3, #2
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d1ea      	bne.n	800267a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 0304 	and.w	r3, r3, #4
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	f000 8097 	beq.w	80027e0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026b2:	2300      	movs	r3, #0
 80026b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026b6:	4b83      	ldr	r3, [pc, #524]	@ (80028c4 <HAL_RCC_OscConfig+0x4ac>)
 80026b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d10f      	bne.n	80026e2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026c2:	2300      	movs	r3, #0
 80026c4:	60bb      	str	r3, [r7, #8]
 80026c6:	4b7f      	ldr	r3, [pc, #508]	@ (80028c4 <HAL_RCC_OscConfig+0x4ac>)
 80026c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ca:	4a7e      	ldr	r2, [pc, #504]	@ (80028c4 <HAL_RCC_OscConfig+0x4ac>)
 80026cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80026d2:	4b7c      	ldr	r3, [pc, #496]	@ (80028c4 <HAL_RCC_OscConfig+0x4ac>)
 80026d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026da:	60bb      	str	r3, [r7, #8]
 80026dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026de:	2301      	movs	r3, #1
 80026e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026e2:	4b79      	ldr	r3, [pc, #484]	@ (80028c8 <HAL_RCC_OscConfig+0x4b0>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d118      	bne.n	8002720 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026ee:	4b76      	ldr	r3, [pc, #472]	@ (80028c8 <HAL_RCC_OscConfig+0x4b0>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a75      	ldr	r2, [pc, #468]	@ (80028c8 <HAL_RCC_OscConfig+0x4b0>)
 80026f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026fa:	f7fe fad7 	bl	8000cac <HAL_GetTick>
 80026fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002700:	e008      	b.n	8002714 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002702:	f7fe fad3 	bl	8000cac <HAL_GetTick>
 8002706:	4602      	mov	r2, r0
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	1ad3      	subs	r3, r2, r3
 800270c:	2b02      	cmp	r3, #2
 800270e:	d901      	bls.n	8002714 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002710:	2303      	movs	r3, #3
 8002712:	e118      	b.n	8002946 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002714:	4b6c      	ldr	r3, [pc, #432]	@ (80028c8 <HAL_RCC_OscConfig+0x4b0>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800271c:	2b00      	cmp	r3, #0
 800271e:	d0f0      	beq.n	8002702 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	2b01      	cmp	r3, #1
 8002726:	d106      	bne.n	8002736 <HAL_RCC_OscConfig+0x31e>
 8002728:	4b66      	ldr	r3, [pc, #408]	@ (80028c4 <HAL_RCC_OscConfig+0x4ac>)
 800272a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800272c:	4a65      	ldr	r2, [pc, #404]	@ (80028c4 <HAL_RCC_OscConfig+0x4ac>)
 800272e:	f043 0301 	orr.w	r3, r3, #1
 8002732:	6713      	str	r3, [r2, #112]	@ 0x70
 8002734:	e01c      	b.n	8002770 <HAL_RCC_OscConfig+0x358>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	2b05      	cmp	r3, #5
 800273c:	d10c      	bne.n	8002758 <HAL_RCC_OscConfig+0x340>
 800273e:	4b61      	ldr	r3, [pc, #388]	@ (80028c4 <HAL_RCC_OscConfig+0x4ac>)
 8002740:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002742:	4a60      	ldr	r2, [pc, #384]	@ (80028c4 <HAL_RCC_OscConfig+0x4ac>)
 8002744:	f043 0304 	orr.w	r3, r3, #4
 8002748:	6713      	str	r3, [r2, #112]	@ 0x70
 800274a:	4b5e      	ldr	r3, [pc, #376]	@ (80028c4 <HAL_RCC_OscConfig+0x4ac>)
 800274c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800274e:	4a5d      	ldr	r2, [pc, #372]	@ (80028c4 <HAL_RCC_OscConfig+0x4ac>)
 8002750:	f043 0301 	orr.w	r3, r3, #1
 8002754:	6713      	str	r3, [r2, #112]	@ 0x70
 8002756:	e00b      	b.n	8002770 <HAL_RCC_OscConfig+0x358>
 8002758:	4b5a      	ldr	r3, [pc, #360]	@ (80028c4 <HAL_RCC_OscConfig+0x4ac>)
 800275a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800275c:	4a59      	ldr	r2, [pc, #356]	@ (80028c4 <HAL_RCC_OscConfig+0x4ac>)
 800275e:	f023 0301 	bic.w	r3, r3, #1
 8002762:	6713      	str	r3, [r2, #112]	@ 0x70
 8002764:	4b57      	ldr	r3, [pc, #348]	@ (80028c4 <HAL_RCC_OscConfig+0x4ac>)
 8002766:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002768:	4a56      	ldr	r2, [pc, #344]	@ (80028c4 <HAL_RCC_OscConfig+0x4ac>)
 800276a:	f023 0304 	bic.w	r3, r3, #4
 800276e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d015      	beq.n	80027a4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002778:	f7fe fa98 	bl	8000cac <HAL_GetTick>
 800277c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800277e:	e00a      	b.n	8002796 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002780:	f7fe fa94 	bl	8000cac <HAL_GetTick>
 8002784:	4602      	mov	r2, r0
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800278e:	4293      	cmp	r3, r2
 8002790:	d901      	bls.n	8002796 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	e0d7      	b.n	8002946 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002796:	4b4b      	ldr	r3, [pc, #300]	@ (80028c4 <HAL_RCC_OscConfig+0x4ac>)
 8002798:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800279a:	f003 0302 	and.w	r3, r3, #2
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d0ee      	beq.n	8002780 <HAL_RCC_OscConfig+0x368>
 80027a2:	e014      	b.n	80027ce <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027a4:	f7fe fa82 	bl	8000cac <HAL_GetTick>
 80027a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027aa:	e00a      	b.n	80027c2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027ac:	f7fe fa7e 	bl	8000cac <HAL_GetTick>
 80027b0:	4602      	mov	r2, r0
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	1ad3      	subs	r3, r2, r3
 80027b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d901      	bls.n	80027c2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80027be:	2303      	movs	r3, #3
 80027c0:	e0c1      	b.n	8002946 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027c2:	4b40      	ldr	r3, [pc, #256]	@ (80028c4 <HAL_RCC_OscConfig+0x4ac>)
 80027c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027c6:	f003 0302 	and.w	r3, r3, #2
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d1ee      	bne.n	80027ac <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80027ce:	7dfb      	ldrb	r3, [r7, #23]
 80027d0:	2b01      	cmp	r3, #1
 80027d2:	d105      	bne.n	80027e0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027d4:	4b3b      	ldr	r3, [pc, #236]	@ (80028c4 <HAL_RCC_OscConfig+0x4ac>)
 80027d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d8:	4a3a      	ldr	r2, [pc, #232]	@ (80028c4 <HAL_RCC_OscConfig+0x4ac>)
 80027da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027de:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	699b      	ldr	r3, [r3, #24]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	f000 80ad 	beq.w	8002944 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80027ea:	4b36      	ldr	r3, [pc, #216]	@ (80028c4 <HAL_RCC_OscConfig+0x4ac>)
 80027ec:	689b      	ldr	r3, [r3, #8]
 80027ee:	f003 030c 	and.w	r3, r3, #12
 80027f2:	2b08      	cmp	r3, #8
 80027f4:	d060      	beq.n	80028b8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	699b      	ldr	r3, [r3, #24]
 80027fa:	2b02      	cmp	r3, #2
 80027fc:	d145      	bne.n	800288a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027fe:	4b33      	ldr	r3, [pc, #204]	@ (80028cc <HAL_RCC_OscConfig+0x4b4>)
 8002800:	2200      	movs	r2, #0
 8002802:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002804:	f7fe fa52 	bl	8000cac <HAL_GetTick>
 8002808:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800280a:	e008      	b.n	800281e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800280c:	f7fe fa4e 	bl	8000cac <HAL_GetTick>
 8002810:	4602      	mov	r2, r0
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	1ad3      	subs	r3, r2, r3
 8002816:	2b02      	cmp	r3, #2
 8002818:	d901      	bls.n	800281e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800281a:	2303      	movs	r3, #3
 800281c:	e093      	b.n	8002946 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800281e:	4b29      	ldr	r3, [pc, #164]	@ (80028c4 <HAL_RCC_OscConfig+0x4ac>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002826:	2b00      	cmp	r3, #0
 8002828:	d1f0      	bne.n	800280c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	69da      	ldr	r2, [r3, #28]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6a1b      	ldr	r3, [r3, #32]
 8002832:	431a      	orrs	r2, r3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002838:	019b      	lsls	r3, r3, #6
 800283a:	431a      	orrs	r2, r3
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002840:	085b      	lsrs	r3, r3, #1
 8002842:	3b01      	subs	r3, #1
 8002844:	041b      	lsls	r3, r3, #16
 8002846:	431a      	orrs	r2, r3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800284c:	061b      	lsls	r3, r3, #24
 800284e:	431a      	orrs	r2, r3
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002854:	071b      	lsls	r3, r3, #28
 8002856:	491b      	ldr	r1, [pc, #108]	@ (80028c4 <HAL_RCC_OscConfig+0x4ac>)
 8002858:	4313      	orrs	r3, r2
 800285a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800285c:	4b1b      	ldr	r3, [pc, #108]	@ (80028cc <HAL_RCC_OscConfig+0x4b4>)
 800285e:	2201      	movs	r2, #1
 8002860:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002862:	f7fe fa23 	bl	8000cac <HAL_GetTick>
 8002866:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002868:	e008      	b.n	800287c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800286a:	f7fe fa1f 	bl	8000cac <HAL_GetTick>
 800286e:	4602      	mov	r2, r0
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	1ad3      	subs	r3, r2, r3
 8002874:	2b02      	cmp	r3, #2
 8002876:	d901      	bls.n	800287c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002878:	2303      	movs	r3, #3
 800287a:	e064      	b.n	8002946 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800287c:	4b11      	ldr	r3, [pc, #68]	@ (80028c4 <HAL_RCC_OscConfig+0x4ac>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002884:	2b00      	cmp	r3, #0
 8002886:	d0f0      	beq.n	800286a <HAL_RCC_OscConfig+0x452>
 8002888:	e05c      	b.n	8002944 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800288a:	4b10      	ldr	r3, [pc, #64]	@ (80028cc <HAL_RCC_OscConfig+0x4b4>)
 800288c:	2200      	movs	r2, #0
 800288e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002890:	f7fe fa0c 	bl	8000cac <HAL_GetTick>
 8002894:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002896:	e008      	b.n	80028aa <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002898:	f7fe fa08 	bl	8000cac <HAL_GetTick>
 800289c:	4602      	mov	r2, r0
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	2b02      	cmp	r3, #2
 80028a4:	d901      	bls.n	80028aa <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e04d      	b.n	8002946 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028aa:	4b06      	ldr	r3, [pc, #24]	@ (80028c4 <HAL_RCC_OscConfig+0x4ac>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d1f0      	bne.n	8002898 <HAL_RCC_OscConfig+0x480>
 80028b6:	e045      	b.n	8002944 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	699b      	ldr	r3, [r3, #24]
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d107      	bne.n	80028d0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	e040      	b.n	8002946 <HAL_RCC_OscConfig+0x52e>
 80028c4:	40023800 	.word	0x40023800
 80028c8:	40007000 	.word	0x40007000
 80028cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80028d0:	4b1f      	ldr	r3, [pc, #124]	@ (8002950 <HAL_RCC_OscConfig+0x538>)
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	699b      	ldr	r3, [r3, #24]
 80028da:	2b01      	cmp	r3, #1
 80028dc:	d030      	beq.n	8002940 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028e8:	429a      	cmp	r2, r3
 80028ea:	d129      	bne.n	8002940 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028f6:	429a      	cmp	r2, r3
 80028f8:	d122      	bne.n	8002940 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028fa:	68fa      	ldr	r2, [r7, #12]
 80028fc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002900:	4013      	ands	r3, r2
 8002902:	687a      	ldr	r2, [r7, #4]
 8002904:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002906:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002908:	4293      	cmp	r3, r2
 800290a:	d119      	bne.n	8002940 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002916:	085b      	lsrs	r3, r3, #1
 8002918:	3b01      	subs	r3, #1
 800291a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800291c:	429a      	cmp	r2, r3
 800291e:	d10f      	bne.n	8002940 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800292a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800292c:	429a      	cmp	r2, r3
 800292e:	d107      	bne.n	8002940 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800293a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800293c:	429a      	cmp	r2, r3
 800293e:	d001      	beq.n	8002944 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002940:	2301      	movs	r3, #1
 8002942:	e000      	b.n	8002946 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002944:	2300      	movs	r3, #0
}
 8002946:	4618      	mov	r0, r3
 8002948:	3718      	adds	r7, #24
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	40023800 	.word	0x40023800

08002954 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d101      	bne.n	8002966 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e042      	b.n	80029ec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800296c:	b2db      	uxtb	r3, r3
 800296e:	2b00      	cmp	r3, #0
 8002970:	d106      	bne.n	8002980 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2200      	movs	r2, #0
 8002976:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	f7fe f846 	bl	8000a0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2224      	movs	r2, #36	@ 0x24
 8002984:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	68da      	ldr	r2, [r3, #12]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002996:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f000 f973 	bl	8002c84 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	691a      	ldr	r2, [r3, #16]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80029ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	695a      	ldr	r2, [r3, #20]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80029bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	68da      	ldr	r2, [r3, #12]
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80029cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2200      	movs	r2, #0
 80029d2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2220      	movs	r2, #32
 80029d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2220      	movs	r2, #32
 80029e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2200      	movs	r2, #0
 80029e8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80029ea:	2300      	movs	r3, #0
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	3708      	adds	r7, #8
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}

080029f4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b08a      	sub	sp, #40	@ 0x28
 80029f8:	af02      	add	r7, sp, #8
 80029fa:	60f8      	str	r0, [r7, #12]
 80029fc:	60b9      	str	r1, [r7, #8]
 80029fe:	603b      	str	r3, [r7, #0]
 8002a00:	4613      	mov	r3, r2
 8002a02:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002a04:	2300      	movs	r3, #0
 8002a06:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a0e:	b2db      	uxtb	r3, r3
 8002a10:	2b20      	cmp	r3, #32
 8002a12:	d175      	bne.n	8002b00 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d002      	beq.n	8002a20 <HAL_UART_Transmit+0x2c>
 8002a1a:	88fb      	ldrh	r3, [r7, #6]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d101      	bne.n	8002a24 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	e06e      	b.n	8002b02 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	2200      	movs	r2, #0
 8002a28:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	2221      	movs	r2, #33	@ 0x21
 8002a2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a32:	f7fe f93b 	bl	8000cac <HAL_GetTick>
 8002a36:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	88fa      	ldrh	r2, [r7, #6]
 8002a3c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	88fa      	ldrh	r2, [r7, #6]
 8002a42:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a4c:	d108      	bne.n	8002a60 <HAL_UART_Transmit+0x6c>
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	691b      	ldr	r3, [r3, #16]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d104      	bne.n	8002a60 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002a56:	2300      	movs	r3, #0
 8002a58:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	61bb      	str	r3, [r7, #24]
 8002a5e:	e003      	b.n	8002a68 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002a64:	2300      	movs	r3, #0
 8002a66:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002a68:	e02e      	b.n	8002ac8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	9300      	str	r3, [sp, #0]
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	2200      	movs	r2, #0
 8002a72:	2180      	movs	r1, #128	@ 0x80
 8002a74:	68f8      	ldr	r0, [r7, #12]
 8002a76:	f000 f848 	bl	8002b0a <UART_WaitOnFlagUntilTimeout>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d005      	beq.n	8002a8c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	2220      	movs	r2, #32
 8002a84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002a88:	2303      	movs	r3, #3
 8002a8a:	e03a      	b.n	8002b02 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002a8c:	69fb      	ldr	r3, [r7, #28]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d10b      	bne.n	8002aaa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002a92:	69bb      	ldr	r3, [r7, #24]
 8002a94:	881b      	ldrh	r3, [r3, #0]
 8002a96:	461a      	mov	r2, r3
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002aa0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002aa2:	69bb      	ldr	r3, [r7, #24]
 8002aa4:	3302      	adds	r3, #2
 8002aa6:	61bb      	str	r3, [r7, #24]
 8002aa8:	e007      	b.n	8002aba <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002aaa:	69fb      	ldr	r3, [r7, #28]
 8002aac:	781a      	ldrb	r2, [r3, #0]
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002ab4:	69fb      	ldr	r3, [r7, #28]
 8002ab6:	3301      	adds	r3, #1
 8002ab8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002abe:	b29b      	uxth	r3, r3
 8002ac0:	3b01      	subs	r3, #1
 8002ac2:	b29a      	uxth	r2, r3
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002acc:	b29b      	uxth	r3, r3
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d1cb      	bne.n	8002a6a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	9300      	str	r3, [sp, #0]
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	2140      	movs	r1, #64	@ 0x40
 8002adc:	68f8      	ldr	r0, [r7, #12]
 8002ade:	f000 f814 	bl	8002b0a <UART_WaitOnFlagUntilTimeout>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d005      	beq.n	8002af4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2220      	movs	r2, #32
 8002aec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002af0:	2303      	movs	r3, #3
 8002af2:	e006      	b.n	8002b02 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	2220      	movs	r2, #32
 8002af8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002afc:	2300      	movs	r3, #0
 8002afe:	e000      	b.n	8002b02 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002b00:	2302      	movs	r3, #2
  }
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	3720      	adds	r7, #32
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}

08002b0a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002b0a:	b580      	push	{r7, lr}
 8002b0c:	b086      	sub	sp, #24
 8002b0e:	af00      	add	r7, sp, #0
 8002b10:	60f8      	str	r0, [r7, #12]
 8002b12:	60b9      	str	r1, [r7, #8]
 8002b14:	603b      	str	r3, [r7, #0]
 8002b16:	4613      	mov	r3, r2
 8002b18:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b1a:	e03b      	b.n	8002b94 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b1c:	6a3b      	ldr	r3, [r7, #32]
 8002b1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b22:	d037      	beq.n	8002b94 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b24:	f7fe f8c2 	bl	8000cac <HAL_GetTick>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	1ad3      	subs	r3, r2, r3
 8002b2e:	6a3a      	ldr	r2, [r7, #32]
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d302      	bcc.n	8002b3a <UART_WaitOnFlagUntilTimeout+0x30>
 8002b34:	6a3b      	ldr	r3, [r7, #32]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d101      	bne.n	8002b3e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002b3a:	2303      	movs	r3, #3
 8002b3c:	e03a      	b.n	8002bb4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	f003 0304 	and.w	r3, r3, #4
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d023      	beq.n	8002b94 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	2b80      	cmp	r3, #128	@ 0x80
 8002b50:	d020      	beq.n	8002b94 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	2b40      	cmp	r3, #64	@ 0x40
 8002b56:	d01d      	beq.n	8002b94 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f003 0308 	and.w	r3, r3, #8
 8002b62:	2b08      	cmp	r3, #8
 8002b64:	d116      	bne.n	8002b94 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002b66:	2300      	movs	r3, #0
 8002b68:	617b      	str	r3, [r7, #20]
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	617b      	str	r3, [r7, #20]
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	617b      	str	r3, [r7, #20]
 8002b7a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002b7c:	68f8      	ldr	r0, [r7, #12]
 8002b7e:	f000 f81d 	bl	8002bbc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2208      	movs	r2, #8
 8002b86:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	e00f      	b.n	8002bb4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	68ba      	ldr	r2, [r7, #8]
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	bf0c      	ite	eq
 8002ba4:	2301      	moveq	r3, #1
 8002ba6:	2300      	movne	r3, #0
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	461a      	mov	r2, r3
 8002bac:	79fb      	ldrb	r3, [r7, #7]
 8002bae:	429a      	cmp	r2, r3
 8002bb0:	d0b4      	beq.n	8002b1c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002bb2:	2300      	movs	r3, #0
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3718      	adds	r7, #24
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}

08002bbc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b095      	sub	sp, #84	@ 0x54
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	330c      	adds	r3, #12
 8002bca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bce:	e853 3f00 	ldrex	r3, [r3]
 8002bd2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bd6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002bda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	330c      	adds	r3, #12
 8002be2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002be4:	643a      	str	r2, [r7, #64]	@ 0x40
 8002be6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002be8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002bea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002bec:	e841 2300 	strex	r3, r2, [r1]
 8002bf0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002bf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d1e5      	bne.n	8002bc4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	3314      	adds	r3, #20
 8002bfe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c00:	6a3b      	ldr	r3, [r7, #32]
 8002c02:	e853 3f00 	ldrex	r3, [r3]
 8002c06:	61fb      	str	r3, [r7, #28]
   return(result);
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	f023 0301 	bic.w	r3, r3, #1
 8002c0e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	3314      	adds	r3, #20
 8002c16:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002c18:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002c1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c20:	e841 2300 	strex	r3, r2, [r1]
 8002c24:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d1e5      	bne.n	8002bf8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c30:	2b01      	cmp	r3, #1
 8002c32:	d119      	bne.n	8002c68 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	330c      	adds	r3, #12
 8002c3a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	e853 3f00 	ldrex	r3, [r3]
 8002c42:	60bb      	str	r3, [r7, #8]
   return(result);
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	f023 0310 	bic.w	r3, r3, #16
 8002c4a:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	330c      	adds	r3, #12
 8002c52:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002c54:	61ba      	str	r2, [r7, #24]
 8002c56:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c58:	6979      	ldr	r1, [r7, #20]
 8002c5a:	69ba      	ldr	r2, [r7, #24]
 8002c5c:	e841 2300 	strex	r3, r2, [r1]
 8002c60:	613b      	str	r3, [r7, #16]
   return(result);
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d1e5      	bne.n	8002c34 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2220      	movs	r2, #32
 8002c6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2200      	movs	r2, #0
 8002c74:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002c76:	bf00      	nop
 8002c78:	3754      	adds	r7, #84	@ 0x54
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr
	...

08002c84 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c88:	b0c0      	sub	sp, #256	@ 0x100
 8002c8a:	af00      	add	r7, sp, #0
 8002c8c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	691b      	ldr	r3, [r3, #16]
 8002c98:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002c9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ca0:	68d9      	ldr	r1, [r3, #12]
 8002ca2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	ea40 0301 	orr.w	r3, r0, r1
 8002cac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002cae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cb2:	689a      	ldr	r2, [r3, #8]
 8002cb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cb8:	691b      	ldr	r3, [r3, #16]
 8002cba:	431a      	orrs	r2, r3
 8002cbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cc0:	695b      	ldr	r3, [r3, #20]
 8002cc2:	431a      	orrs	r2, r3
 8002cc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cc8:	69db      	ldr	r3, [r3, #28]
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002cd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	68db      	ldr	r3, [r3, #12]
 8002cd8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002cdc:	f021 010c 	bic.w	r1, r1, #12
 8002ce0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002cea:	430b      	orrs	r3, r1
 8002cec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002cee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	695b      	ldr	r3, [r3, #20]
 8002cf6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002cfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cfe:	6999      	ldr	r1, [r3, #24]
 8002d00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	ea40 0301 	orr.w	r3, r0, r1
 8002d0a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	4b8f      	ldr	r3, [pc, #572]	@ (8002f50 <UART_SetConfig+0x2cc>)
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d005      	beq.n	8002d24 <UART_SetConfig+0xa0>
 8002d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	4b8d      	ldr	r3, [pc, #564]	@ (8002f54 <UART_SetConfig+0x2d0>)
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d104      	bne.n	8002d2e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002d24:	f7ff f934 	bl	8001f90 <HAL_RCC_GetPCLK2Freq>
 8002d28:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002d2c:	e003      	b.n	8002d36 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002d2e:	f7ff f91b 	bl	8001f68 <HAL_RCC_GetPCLK1Freq>
 8002d32:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d3a:	69db      	ldr	r3, [r3, #28]
 8002d3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d40:	f040 810c 	bne.w	8002f5c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002d44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002d48:	2200      	movs	r2, #0
 8002d4a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002d4e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002d52:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002d56:	4622      	mov	r2, r4
 8002d58:	462b      	mov	r3, r5
 8002d5a:	1891      	adds	r1, r2, r2
 8002d5c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002d5e:	415b      	adcs	r3, r3
 8002d60:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002d62:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002d66:	4621      	mov	r1, r4
 8002d68:	eb12 0801 	adds.w	r8, r2, r1
 8002d6c:	4629      	mov	r1, r5
 8002d6e:	eb43 0901 	adc.w	r9, r3, r1
 8002d72:	f04f 0200 	mov.w	r2, #0
 8002d76:	f04f 0300 	mov.w	r3, #0
 8002d7a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d82:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d86:	4690      	mov	r8, r2
 8002d88:	4699      	mov	r9, r3
 8002d8a:	4623      	mov	r3, r4
 8002d8c:	eb18 0303 	adds.w	r3, r8, r3
 8002d90:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002d94:	462b      	mov	r3, r5
 8002d96:	eb49 0303 	adc.w	r3, r9, r3
 8002d9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002d9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	2200      	movs	r2, #0
 8002da6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002daa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002dae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002db2:	460b      	mov	r3, r1
 8002db4:	18db      	adds	r3, r3, r3
 8002db6:	653b      	str	r3, [r7, #80]	@ 0x50
 8002db8:	4613      	mov	r3, r2
 8002dba:	eb42 0303 	adc.w	r3, r2, r3
 8002dbe:	657b      	str	r3, [r7, #84]	@ 0x54
 8002dc0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002dc4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002dc8:	f7fd fa7a 	bl	80002c0 <__aeabi_uldivmod>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	460b      	mov	r3, r1
 8002dd0:	4b61      	ldr	r3, [pc, #388]	@ (8002f58 <UART_SetConfig+0x2d4>)
 8002dd2:	fba3 2302 	umull	r2, r3, r3, r2
 8002dd6:	095b      	lsrs	r3, r3, #5
 8002dd8:	011c      	lsls	r4, r3, #4
 8002dda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002dde:	2200      	movs	r2, #0
 8002de0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002de4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002de8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002dec:	4642      	mov	r2, r8
 8002dee:	464b      	mov	r3, r9
 8002df0:	1891      	adds	r1, r2, r2
 8002df2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002df4:	415b      	adcs	r3, r3
 8002df6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002df8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002dfc:	4641      	mov	r1, r8
 8002dfe:	eb12 0a01 	adds.w	sl, r2, r1
 8002e02:	4649      	mov	r1, r9
 8002e04:	eb43 0b01 	adc.w	fp, r3, r1
 8002e08:	f04f 0200 	mov.w	r2, #0
 8002e0c:	f04f 0300 	mov.w	r3, #0
 8002e10:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002e14:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002e18:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e1c:	4692      	mov	sl, r2
 8002e1e:	469b      	mov	fp, r3
 8002e20:	4643      	mov	r3, r8
 8002e22:	eb1a 0303 	adds.w	r3, sl, r3
 8002e26:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002e2a:	464b      	mov	r3, r9
 8002e2c:	eb4b 0303 	adc.w	r3, fp, r3
 8002e30:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002e40:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002e44:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002e48:	460b      	mov	r3, r1
 8002e4a:	18db      	adds	r3, r3, r3
 8002e4c:	643b      	str	r3, [r7, #64]	@ 0x40
 8002e4e:	4613      	mov	r3, r2
 8002e50:	eb42 0303 	adc.w	r3, r2, r3
 8002e54:	647b      	str	r3, [r7, #68]	@ 0x44
 8002e56:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002e5a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002e5e:	f7fd fa2f 	bl	80002c0 <__aeabi_uldivmod>
 8002e62:	4602      	mov	r2, r0
 8002e64:	460b      	mov	r3, r1
 8002e66:	4611      	mov	r1, r2
 8002e68:	4b3b      	ldr	r3, [pc, #236]	@ (8002f58 <UART_SetConfig+0x2d4>)
 8002e6a:	fba3 2301 	umull	r2, r3, r3, r1
 8002e6e:	095b      	lsrs	r3, r3, #5
 8002e70:	2264      	movs	r2, #100	@ 0x64
 8002e72:	fb02 f303 	mul.w	r3, r2, r3
 8002e76:	1acb      	subs	r3, r1, r3
 8002e78:	00db      	lsls	r3, r3, #3
 8002e7a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002e7e:	4b36      	ldr	r3, [pc, #216]	@ (8002f58 <UART_SetConfig+0x2d4>)
 8002e80:	fba3 2302 	umull	r2, r3, r3, r2
 8002e84:	095b      	lsrs	r3, r3, #5
 8002e86:	005b      	lsls	r3, r3, #1
 8002e88:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002e8c:	441c      	add	r4, r3
 8002e8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002e92:	2200      	movs	r2, #0
 8002e94:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002e98:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002e9c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002ea0:	4642      	mov	r2, r8
 8002ea2:	464b      	mov	r3, r9
 8002ea4:	1891      	adds	r1, r2, r2
 8002ea6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002ea8:	415b      	adcs	r3, r3
 8002eaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002eac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002eb0:	4641      	mov	r1, r8
 8002eb2:	1851      	adds	r1, r2, r1
 8002eb4:	6339      	str	r1, [r7, #48]	@ 0x30
 8002eb6:	4649      	mov	r1, r9
 8002eb8:	414b      	adcs	r3, r1
 8002eba:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ebc:	f04f 0200 	mov.w	r2, #0
 8002ec0:	f04f 0300 	mov.w	r3, #0
 8002ec4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002ec8:	4659      	mov	r1, fp
 8002eca:	00cb      	lsls	r3, r1, #3
 8002ecc:	4651      	mov	r1, sl
 8002ece:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002ed2:	4651      	mov	r1, sl
 8002ed4:	00ca      	lsls	r2, r1, #3
 8002ed6:	4610      	mov	r0, r2
 8002ed8:	4619      	mov	r1, r3
 8002eda:	4603      	mov	r3, r0
 8002edc:	4642      	mov	r2, r8
 8002ede:	189b      	adds	r3, r3, r2
 8002ee0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002ee4:	464b      	mov	r3, r9
 8002ee6:	460a      	mov	r2, r1
 8002ee8:	eb42 0303 	adc.w	r3, r2, r3
 8002eec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002ef0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002efc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002f00:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002f04:	460b      	mov	r3, r1
 8002f06:	18db      	adds	r3, r3, r3
 8002f08:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002f0a:	4613      	mov	r3, r2
 8002f0c:	eb42 0303 	adc.w	r3, r2, r3
 8002f10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f12:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002f16:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002f1a:	f7fd f9d1 	bl	80002c0 <__aeabi_uldivmod>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	460b      	mov	r3, r1
 8002f22:	4b0d      	ldr	r3, [pc, #52]	@ (8002f58 <UART_SetConfig+0x2d4>)
 8002f24:	fba3 1302 	umull	r1, r3, r3, r2
 8002f28:	095b      	lsrs	r3, r3, #5
 8002f2a:	2164      	movs	r1, #100	@ 0x64
 8002f2c:	fb01 f303 	mul.w	r3, r1, r3
 8002f30:	1ad3      	subs	r3, r2, r3
 8002f32:	00db      	lsls	r3, r3, #3
 8002f34:	3332      	adds	r3, #50	@ 0x32
 8002f36:	4a08      	ldr	r2, [pc, #32]	@ (8002f58 <UART_SetConfig+0x2d4>)
 8002f38:	fba2 2303 	umull	r2, r3, r2, r3
 8002f3c:	095b      	lsrs	r3, r3, #5
 8002f3e:	f003 0207 	and.w	r2, r3, #7
 8002f42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4422      	add	r2, r4
 8002f4a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002f4c:	e106      	b.n	800315c <UART_SetConfig+0x4d8>
 8002f4e:	bf00      	nop
 8002f50:	40011000 	.word	0x40011000
 8002f54:	40011400 	.word	0x40011400
 8002f58:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002f5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f60:	2200      	movs	r2, #0
 8002f62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002f66:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002f6a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002f6e:	4642      	mov	r2, r8
 8002f70:	464b      	mov	r3, r9
 8002f72:	1891      	adds	r1, r2, r2
 8002f74:	6239      	str	r1, [r7, #32]
 8002f76:	415b      	adcs	r3, r3
 8002f78:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f7a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002f7e:	4641      	mov	r1, r8
 8002f80:	1854      	adds	r4, r2, r1
 8002f82:	4649      	mov	r1, r9
 8002f84:	eb43 0501 	adc.w	r5, r3, r1
 8002f88:	f04f 0200 	mov.w	r2, #0
 8002f8c:	f04f 0300 	mov.w	r3, #0
 8002f90:	00eb      	lsls	r3, r5, #3
 8002f92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f96:	00e2      	lsls	r2, r4, #3
 8002f98:	4614      	mov	r4, r2
 8002f9a:	461d      	mov	r5, r3
 8002f9c:	4643      	mov	r3, r8
 8002f9e:	18e3      	adds	r3, r4, r3
 8002fa0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002fa4:	464b      	mov	r3, r9
 8002fa6:	eb45 0303 	adc.w	r3, r5, r3
 8002faa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002fae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002fba:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002fbe:	f04f 0200 	mov.w	r2, #0
 8002fc2:	f04f 0300 	mov.w	r3, #0
 8002fc6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002fca:	4629      	mov	r1, r5
 8002fcc:	008b      	lsls	r3, r1, #2
 8002fce:	4621      	mov	r1, r4
 8002fd0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002fd4:	4621      	mov	r1, r4
 8002fd6:	008a      	lsls	r2, r1, #2
 8002fd8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002fdc:	f7fd f970 	bl	80002c0 <__aeabi_uldivmod>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	460b      	mov	r3, r1
 8002fe4:	4b60      	ldr	r3, [pc, #384]	@ (8003168 <UART_SetConfig+0x4e4>)
 8002fe6:	fba3 2302 	umull	r2, r3, r3, r2
 8002fea:	095b      	lsrs	r3, r3, #5
 8002fec:	011c      	lsls	r4, r3, #4
 8002fee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002ff8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002ffc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003000:	4642      	mov	r2, r8
 8003002:	464b      	mov	r3, r9
 8003004:	1891      	adds	r1, r2, r2
 8003006:	61b9      	str	r1, [r7, #24]
 8003008:	415b      	adcs	r3, r3
 800300a:	61fb      	str	r3, [r7, #28]
 800300c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003010:	4641      	mov	r1, r8
 8003012:	1851      	adds	r1, r2, r1
 8003014:	6139      	str	r1, [r7, #16]
 8003016:	4649      	mov	r1, r9
 8003018:	414b      	adcs	r3, r1
 800301a:	617b      	str	r3, [r7, #20]
 800301c:	f04f 0200 	mov.w	r2, #0
 8003020:	f04f 0300 	mov.w	r3, #0
 8003024:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003028:	4659      	mov	r1, fp
 800302a:	00cb      	lsls	r3, r1, #3
 800302c:	4651      	mov	r1, sl
 800302e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003032:	4651      	mov	r1, sl
 8003034:	00ca      	lsls	r2, r1, #3
 8003036:	4610      	mov	r0, r2
 8003038:	4619      	mov	r1, r3
 800303a:	4603      	mov	r3, r0
 800303c:	4642      	mov	r2, r8
 800303e:	189b      	adds	r3, r3, r2
 8003040:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003044:	464b      	mov	r3, r9
 8003046:	460a      	mov	r2, r1
 8003048:	eb42 0303 	adc.w	r3, r2, r3
 800304c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	2200      	movs	r2, #0
 8003058:	67bb      	str	r3, [r7, #120]	@ 0x78
 800305a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800305c:	f04f 0200 	mov.w	r2, #0
 8003060:	f04f 0300 	mov.w	r3, #0
 8003064:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003068:	4649      	mov	r1, r9
 800306a:	008b      	lsls	r3, r1, #2
 800306c:	4641      	mov	r1, r8
 800306e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003072:	4641      	mov	r1, r8
 8003074:	008a      	lsls	r2, r1, #2
 8003076:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800307a:	f7fd f921 	bl	80002c0 <__aeabi_uldivmod>
 800307e:	4602      	mov	r2, r0
 8003080:	460b      	mov	r3, r1
 8003082:	4611      	mov	r1, r2
 8003084:	4b38      	ldr	r3, [pc, #224]	@ (8003168 <UART_SetConfig+0x4e4>)
 8003086:	fba3 2301 	umull	r2, r3, r3, r1
 800308a:	095b      	lsrs	r3, r3, #5
 800308c:	2264      	movs	r2, #100	@ 0x64
 800308e:	fb02 f303 	mul.w	r3, r2, r3
 8003092:	1acb      	subs	r3, r1, r3
 8003094:	011b      	lsls	r3, r3, #4
 8003096:	3332      	adds	r3, #50	@ 0x32
 8003098:	4a33      	ldr	r2, [pc, #204]	@ (8003168 <UART_SetConfig+0x4e4>)
 800309a:	fba2 2303 	umull	r2, r3, r2, r3
 800309e:	095b      	lsrs	r3, r3, #5
 80030a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80030a4:	441c      	add	r4, r3
 80030a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80030aa:	2200      	movs	r2, #0
 80030ac:	673b      	str	r3, [r7, #112]	@ 0x70
 80030ae:	677a      	str	r2, [r7, #116]	@ 0x74
 80030b0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80030b4:	4642      	mov	r2, r8
 80030b6:	464b      	mov	r3, r9
 80030b8:	1891      	adds	r1, r2, r2
 80030ba:	60b9      	str	r1, [r7, #8]
 80030bc:	415b      	adcs	r3, r3
 80030be:	60fb      	str	r3, [r7, #12]
 80030c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80030c4:	4641      	mov	r1, r8
 80030c6:	1851      	adds	r1, r2, r1
 80030c8:	6039      	str	r1, [r7, #0]
 80030ca:	4649      	mov	r1, r9
 80030cc:	414b      	adcs	r3, r1
 80030ce:	607b      	str	r3, [r7, #4]
 80030d0:	f04f 0200 	mov.w	r2, #0
 80030d4:	f04f 0300 	mov.w	r3, #0
 80030d8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80030dc:	4659      	mov	r1, fp
 80030de:	00cb      	lsls	r3, r1, #3
 80030e0:	4651      	mov	r1, sl
 80030e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80030e6:	4651      	mov	r1, sl
 80030e8:	00ca      	lsls	r2, r1, #3
 80030ea:	4610      	mov	r0, r2
 80030ec:	4619      	mov	r1, r3
 80030ee:	4603      	mov	r3, r0
 80030f0:	4642      	mov	r2, r8
 80030f2:	189b      	adds	r3, r3, r2
 80030f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80030f6:	464b      	mov	r3, r9
 80030f8:	460a      	mov	r2, r1
 80030fa:	eb42 0303 	adc.w	r3, r2, r3
 80030fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	2200      	movs	r2, #0
 8003108:	663b      	str	r3, [r7, #96]	@ 0x60
 800310a:	667a      	str	r2, [r7, #100]	@ 0x64
 800310c:	f04f 0200 	mov.w	r2, #0
 8003110:	f04f 0300 	mov.w	r3, #0
 8003114:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003118:	4649      	mov	r1, r9
 800311a:	008b      	lsls	r3, r1, #2
 800311c:	4641      	mov	r1, r8
 800311e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003122:	4641      	mov	r1, r8
 8003124:	008a      	lsls	r2, r1, #2
 8003126:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800312a:	f7fd f8c9 	bl	80002c0 <__aeabi_uldivmod>
 800312e:	4602      	mov	r2, r0
 8003130:	460b      	mov	r3, r1
 8003132:	4b0d      	ldr	r3, [pc, #52]	@ (8003168 <UART_SetConfig+0x4e4>)
 8003134:	fba3 1302 	umull	r1, r3, r3, r2
 8003138:	095b      	lsrs	r3, r3, #5
 800313a:	2164      	movs	r1, #100	@ 0x64
 800313c:	fb01 f303 	mul.w	r3, r1, r3
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	011b      	lsls	r3, r3, #4
 8003144:	3332      	adds	r3, #50	@ 0x32
 8003146:	4a08      	ldr	r2, [pc, #32]	@ (8003168 <UART_SetConfig+0x4e4>)
 8003148:	fba2 2303 	umull	r2, r3, r2, r3
 800314c:	095b      	lsrs	r3, r3, #5
 800314e:	f003 020f 	and.w	r2, r3, #15
 8003152:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4422      	add	r2, r4
 800315a:	609a      	str	r2, [r3, #8]
}
 800315c:	bf00      	nop
 800315e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003162:	46bd      	mov	sp, r7
 8003164:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003168:	51eb851f 	.word	0x51eb851f

0800316c <SSD1306_Init>:

/* Private variable */
static SSD1306_t SSD1306;


uint8_t SSD1306_Init(void) {
 800316c:	b580      	push	{r7, lr}
 800316e:	b082      	sub	sp, #8
 8003170:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8003172:	f000 fa27 	bl	80035c4 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(SSD1306_I2C, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8003176:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800317a:	2201      	movs	r2, #1
 800317c:	2178      	movs	r1, #120	@ 0x78
 800317e:	485b      	ldr	r0, [pc, #364]	@ (80032ec <SSD1306_Init+0x180>)
 8003180:	f7fe fa76 	bl	8001670 <HAL_I2C_IsDeviceReady>
 8003184:	4603      	mov	r3, r0
 8003186:	2b00      	cmp	r3, #0
 8003188:	d001      	beq.n	800318e <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 800318a:	2300      	movs	r3, #0
 800318c:	e0a9      	b.n	80032e2 <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 800318e:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 8003192:	607b      	str	r3, [r7, #4]
	while(p>0)
 8003194:	e002      	b.n	800319c <SSD1306_Init+0x30>
		p--;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	3b01      	subs	r3, #1
 800319a:	607b      	str	r3, [r7, #4]
	while(p>0)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d1f9      	bne.n	8003196 <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 80031a2:	22ae      	movs	r2, #174	@ 0xae
 80031a4:	2100      	movs	r1, #0
 80031a6:	2078      	movs	r0, #120	@ 0x78
 80031a8:	f000 fa88 	bl	80036bc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 80031ac:	2220      	movs	r2, #32
 80031ae:	2100      	movs	r1, #0
 80031b0:	2078      	movs	r0, #120	@ 0x78
 80031b2:	f000 fa83 	bl	80036bc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80031b6:	2210      	movs	r2, #16
 80031b8:	2100      	movs	r1, #0
 80031ba:	2078      	movs	r0, #120	@ 0x78
 80031bc:	f000 fa7e 	bl	80036bc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80031c0:	22b0      	movs	r2, #176	@ 0xb0
 80031c2:	2100      	movs	r1, #0
 80031c4:	2078      	movs	r0, #120	@ 0x78
 80031c6:	f000 fa79 	bl	80036bc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80031ca:	22c8      	movs	r2, #200	@ 0xc8
 80031cc:	2100      	movs	r1, #0
 80031ce:	2078      	movs	r0, #120	@ 0x78
 80031d0:	f000 fa74 	bl	80036bc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 80031d4:	2200      	movs	r2, #0
 80031d6:	2100      	movs	r1, #0
 80031d8:	2078      	movs	r0, #120	@ 0x78
 80031da:	f000 fa6f 	bl	80036bc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 80031de:	2210      	movs	r2, #16
 80031e0:	2100      	movs	r1, #0
 80031e2:	2078      	movs	r0, #120	@ 0x78
 80031e4:	f000 fa6a 	bl	80036bc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80031e8:	2240      	movs	r2, #64	@ 0x40
 80031ea:	2100      	movs	r1, #0
 80031ec:	2078      	movs	r0, #120	@ 0x78
 80031ee:	f000 fa65 	bl	80036bc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80031f2:	2281      	movs	r2, #129	@ 0x81
 80031f4:	2100      	movs	r1, #0
 80031f6:	2078      	movs	r0, #120	@ 0x78
 80031f8:	f000 fa60 	bl	80036bc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80031fc:	22ff      	movs	r2, #255	@ 0xff
 80031fe:	2100      	movs	r1, #0
 8003200:	2078      	movs	r0, #120	@ 0x78
 8003202:	f000 fa5b 	bl	80036bc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8003206:	22a1      	movs	r2, #161	@ 0xa1
 8003208:	2100      	movs	r1, #0
 800320a:	2078      	movs	r0, #120	@ 0x78
 800320c:	f000 fa56 	bl	80036bc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8003210:	22a6      	movs	r2, #166	@ 0xa6
 8003212:	2100      	movs	r1, #0
 8003214:	2078      	movs	r0, #120	@ 0x78
 8003216:	f000 fa51 	bl	80036bc <ssd1306_I2C_Write>
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
	SSD1306_WRITECOMMAND(0xFF);
#else
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800321a:	22a8      	movs	r2, #168	@ 0xa8
 800321c:	2100      	movs	r1, #0
 800321e:	2078      	movs	r0, #120	@ 0x78
 8003220:	f000 fa4c 	bl	80036bc <ssd1306_I2C_Write>
#endif

#if (SSD1306_HEIGHT == 32)
	SSD1306_WRITECOMMAND(0x1F); //
#elif (SSD1306_HEIGHT == 64)
	SSD1306_WRITECOMMAND(0x3F); //
 8003224:	223f      	movs	r2, #63	@ 0x3f
 8003226:	2100      	movs	r1, #0
 8003228:	2078      	movs	r0, #120	@ 0x78
 800322a:	f000 fa47 	bl	80036bc <ssd1306_I2C_Write>
#elif (SSD1306_HEIGHT == 128)
	SSD1306_WRITECOMMAND(0x3F); // Seems to work for 128px high displays too.
#endif
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800322e:	22a4      	movs	r2, #164	@ 0xa4
 8003230:	2100      	movs	r1, #0
 8003232:	2078      	movs	r0, #120	@ 0x78
 8003234:	f000 fa42 	bl	80036bc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8003238:	22d3      	movs	r2, #211	@ 0xd3
 800323a:	2100      	movs	r1, #0
 800323c:	2078      	movs	r0, #120	@ 0x78
 800323e:	f000 fa3d 	bl	80036bc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8003242:	2200      	movs	r2, #0
 8003244:	2100      	movs	r1, #0
 8003246:	2078      	movs	r0, #120	@ 0x78
 8003248:	f000 fa38 	bl	80036bc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 800324c:	22d5      	movs	r2, #213	@ 0xd5
 800324e:	2100      	movs	r1, #0
 8003250:	2078      	movs	r0, #120	@ 0x78
 8003252:	f000 fa33 	bl	80036bc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8003256:	22f0      	movs	r2, #240	@ 0xf0
 8003258:	2100      	movs	r1, #0
 800325a:	2078      	movs	r0, #120	@ 0x78
 800325c:	f000 fa2e 	bl	80036bc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8003260:	22d9      	movs	r2, #217	@ 0xd9
 8003262:	2100      	movs	r1, #0
 8003264:	2078      	movs	r0, #120	@ 0x78
 8003266:	f000 fa29 	bl	80036bc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 800326a:	2222      	movs	r2, #34	@ 0x22
 800326c:	2100      	movs	r1, #0
 800326e:	2078      	movs	r0, #120	@ 0x78
 8003270:	f000 fa24 	bl	80036bc <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8003274:	22da      	movs	r2, #218	@ 0xda
 8003276:	2100      	movs	r1, #0
 8003278:	2078      	movs	r0, #120	@ 0x78
 800327a:	f000 fa1f 	bl	80036bc <ssd1306_I2C_Write>
#if (SSD1306_HEIGHT == 32)
	SSD1306_WRITECOMMAND(0x02);
#elif (SSD1306_HEIGHT == 64)
	SSD1306_WRITECOMMAND(0x12);
 800327e:	2212      	movs	r2, #18
 8003280:	2100      	movs	r1, #0
 8003282:	2078      	movs	r0, #120	@ 0x78
 8003284:	f000 fa1a 	bl	80036bc <ssd1306_I2C_Write>
#elif (SSD1306_HEIGHT == 128)
	SSD1306_WRITECOMMAND(0x12);
#endif

	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8003288:	22db      	movs	r2, #219	@ 0xdb
 800328a:	2100      	movs	r1, #0
 800328c:	2078      	movs	r0, #120	@ 0x78
 800328e:	f000 fa15 	bl	80036bc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8003292:	2220      	movs	r2, #32
 8003294:	2100      	movs	r1, #0
 8003296:	2078      	movs	r0, #120	@ 0x78
 8003298:	f000 fa10 	bl	80036bc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 800329c:	228d      	movs	r2, #141	@ 0x8d
 800329e:	2100      	movs	r1, #0
 80032a0:	2078      	movs	r0, #120	@ 0x78
 80032a2:	f000 fa0b 	bl	80036bc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80032a6:	2214      	movs	r2, #20
 80032a8:	2100      	movs	r1, #0
 80032aa:	2078      	movs	r0, #120	@ 0x78
 80032ac:	f000 fa06 	bl	80036bc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80032b0:	22af      	movs	r2, #175	@ 0xaf
 80032b2:	2100      	movs	r1, #0
 80032b4:	2078      	movs	r0, #120	@ 0x78
 80032b6:	f000 fa01 	bl	80036bc <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 80032ba:	222e      	movs	r2, #46	@ 0x2e
 80032bc:	2100      	movs	r1, #0
 80032be:	2078      	movs	r0, #120	@ 0x78
 80032c0:	f000 f9fc 	bl	80036bc <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80032c4:	2000      	movs	r0, #0
 80032c6:	f000 f843 	bl	8003350 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 80032ca:	f000 f813 	bl	80032f4 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 80032ce:	4b08      	ldr	r3, [pc, #32]	@ (80032f0 <SSD1306_Init+0x184>)
 80032d0:	2200      	movs	r2, #0
 80032d2:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80032d4:	4b06      	ldr	r3, [pc, #24]	@ (80032f0 <SSD1306_Init+0x184>)
 80032d6:	2200      	movs	r2, #0
 80032d8:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 80032da:	4b05      	ldr	r3, [pc, #20]	@ (80032f0 <SSD1306_Init+0x184>)
 80032dc:	2201      	movs	r2, #1
 80032de:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 80032e0:	2301      	movs	r3, #1
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	3708      	adds	r7, #8
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	20000080 	.word	0x20000080
 80032f0:	20000524 	.word	0x20000524

080032f4 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b082      	sub	sp, #8
 80032f8:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 80032fa:	2300      	movs	r3, #0
 80032fc:	71fb      	strb	r3, [r7, #7]
 80032fe:	e01d      	b.n	800333c <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8003300:	79fb      	ldrb	r3, [r7, #7]
 8003302:	3b50      	subs	r3, #80	@ 0x50
 8003304:	b2db      	uxtb	r3, r3
 8003306:	461a      	mov	r2, r3
 8003308:	2100      	movs	r1, #0
 800330a:	2078      	movs	r0, #120	@ 0x78
 800330c:	f000 f9d6 	bl	80036bc <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8003310:	2200      	movs	r2, #0
 8003312:	2100      	movs	r1, #0
 8003314:	2078      	movs	r0, #120	@ 0x78
 8003316:	f000 f9d1 	bl	80036bc <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 800331a:	2210      	movs	r2, #16
 800331c:	2100      	movs	r1, #0
 800331e:	2078      	movs	r0, #120	@ 0x78
 8003320:	f000 f9cc 	bl	80036bc <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8003324:	79fb      	ldrb	r3, [r7, #7]
 8003326:	01db      	lsls	r3, r3, #7
 8003328:	4a08      	ldr	r2, [pc, #32]	@ (800334c <SSD1306_UpdateScreen+0x58>)
 800332a:	441a      	add	r2, r3
 800332c:	2380      	movs	r3, #128	@ 0x80
 800332e:	2140      	movs	r1, #64	@ 0x40
 8003330:	2078      	movs	r0, #120	@ 0x78
 8003332:	f000 f95d 	bl	80035f0 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8003336:	79fb      	ldrb	r3, [r7, #7]
 8003338:	3301      	adds	r3, #1
 800333a:	71fb      	strb	r3, [r7, #7]
 800333c:	79fb      	ldrb	r3, [r7, #7]
 800333e:	2b07      	cmp	r3, #7
 8003340:	d9de      	bls.n	8003300 <SSD1306_UpdateScreen+0xc>
	}
}
 8003342:	bf00      	nop
 8003344:	bf00      	nop
 8003346:	3708      	adds	r7, #8
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}
 800334c:	20000124 	.word	0x20000124

08003350 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8003350:	b580      	push	{r7, lr}
 8003352:	b082      	sub	sp, #8
 8003354:	af00      	add	r7, sp, #0
 8003356:	4603      	mov	r3, r0
 8003358:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800335a:	79fb      	ldrb	r3, [r7, #7]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d101      	bne.n	8003364 <SSD1306_Fill+0x14>
 8003360:	2300      	movs	r3, #0
 8003362:	e000      	b.n	8003366 <SSD1306_Fill+0x16>
 8003364:	23ff      	movs	r3, #255	@ 0xff
 8003366:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800336a:	4619      	mov	r1, r3
 800336c:	4803      	ldr	r0, [pc, #12]	@ (800337c <SSD1306_Fill+0x2c>)
 800336e:	f000 f9e3 	bl	8003738 <memset>
}
 8003372:	bf00      	nop
 8003374:	3708      	adds	r7, #8
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}
 800337a:	bf00      	nop
 800337c:	20000124 	.word	0x20000124

08003380 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8003380:	b480      	push	{r7}
 8003382:	b083      	sub	sp, #12
 8003384:	af00      	add	r7, sp, #0
 8003386:	4603      	mov	r3, r0
 8003388:	80fb      	strh	r3, [r7, #6]
 800338a:	460b      	mov	r3, r1
 800338c:	80bb      	strh	r3, [r7, #4]
 800338e:	4613      	mov	r3, r2
 8003390:	70fb      	strb	r3, [r7, #3]
	if (
 8003392:	88fb      	ldrh	r3, [r7, #6]
 8003394:	2b7f      	cmp	r3, #127	@ 0x7f
 8003396:	d848      	bhi.n	800342a <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8003398:	88bb      	ldrh	r3, [r7, #4]
 800339a:	2b3f      	cmp	r3, #63	@ 0x3f
 800339c:	d845      	bhi.n	800342a <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800339e:	4b26      	ldr	r3, [pc, #152]	@ (8003438 <SSD1306_DrawPixel+0xb8>)
 80033a0:	791b      	ldrb	r3, [r3, #4]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d006      	beq.n	80033b4 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80033a6:	78fb      	ldrb	r3, [r7, #3]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	bf0c      	ite	eq
 80033ac:	2301      	moveq	r3, #1
 80033ae:	2300      	movne	r3, #0
 80033b0:	b2db      	uxtb	r3, r3
 80033b2:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80033b4:	78fb      	ldrb	r3, [r7, #3]
 80033b6:	2b01      	cmp	r3, #1
 80033b8:	d11a      	bne.n	80033f0 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80033ba:	88fa      	ldrh	r2, [r7, #6]
 80033bc:	88bb      	ldrh	r3, [r7, #4]
 80033be:	08db      	lsrs	r3, r3, #3
 80033c0:	b298      	uxth	r0, r3
 80033c2:	4603      	mov	r3, r0
 80033c4:	01db      	lsls	r3, r3, #7
 80033c6:	4413      	add	r3, r2
 80033c8:	4a1c      	ldr	r2, [pc, #112]	@ (800343c <SSD1306_DrawPixel+0xbc>)
 80033ca:	5cd3      	ldrb	r3, [r2, r3]
 80033cc:	b25a      	sxtb	r2, r3
 80033ce:	88bb      	ldrh	r3, [r7, #4]
 80033d0:	f003 0307 	and.w	r3, r3, #7
 80033d4:	2101      	movs	r1, #1
 80033d6:	fa01 f303 	lsl.w	r3, r1, r3
 80033da:	b25b      	sxtb	r3, r3
 80033dc:	4313      	orrs	r3, r2
 80033de:	b259      	sxtb	r1, r3
 80033e0:	88fa      	ldrh	r2, [r7, #6]
 80033e2:	4603      	mov	r3, r0
 80033e4:	01db      	lsls	r3, r3, #7
 80033e6:	4413      	add	r3, r2
 80033e8:	b2c9      	uxtb	r1, r1
 80033ea:	4a14      	ldr	r2, [pc, #80]	@ (800343c <SSD1306_DrawPixel+0xbc>)
 80033ec:	54d1      	strb	r1, [r2, r3]
 80033ee:	e01d      	b.n	800342c <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80033f0:	88fa      	ldrh	r2, [r7, #6]
 80033f2:	88bb      	ldrh	r3, [r7, #4]
 80033f4:	08db      	lsrs	r3, r3, #3
 80033f6:	b298      	uxth	r0, r3
 80033f8:	4603      	mov	r3, r0
 80033fa:	01db      	lsls	r3, r3, #7
 80033fc:	4413      	add	r3, r2
 80033fe:	4a0f      	ldr	r2, [pc, #60]	@ (800343c <SSD1306_DrawPixel+0xbc>)
 8003400:	5cd3      	ldrb	r3, [r2, r3]
 8003402:	b25a      	sxtb	r2, r3
 8003404:	88bb      	ldrh	r3, [r7, #4]
 8003406:	f003 0307 	and.w	r3, r3, #7
 800340a:	2101      	movs	r1, #1
 800340c:	fa01 f303 	lsl.w	r3, r1, r3
 8003410:	b25b      	sxtb	r3, r3
 8003412:	43db      	mvns	r3, r3
 8003414:	b25b      	sxtb	r3, r3
 8003416:	4013      	ands	r3, r2
 8003418:	b259      	sxtb	r1, r3
 800341a:	88fa      	ldrh	r2, [r7, #6]
 800341c:	4603      	mov	r3, r0
 800341e:	01db      	lsls	r3, r3, #7
 8003420:	4413      	add	r3, r2
 8003422:	b2c9      	uxtb	r1, r1
 8003424:	4a05      	ldr	r2, [pc, #20]	@ (800343c <SSD1306_DrawPixel+0xbc>)
 8003426:	54d1      	strb	r1, [r2, r3]
 8003428:	e000      	b.n	800342c <SSD1306_DrawPixel+0xac>
		return;
 800342a:	bf00      	nop
	}
}
 800342c:	370c      	adds	r7, #12
 800342e:	46bd      	mov	sp, r7
 8003430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003434:	4770      	bx	lr
 8003436:	bf00      	nop
 8003438:	20000524 	.word	0x20000524
 800343c:	20000124 	.word	0x20000124

08003440 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8003440:	b480      	push	{r7}
 8003442:	b083      	sub	sp, #12
 8003444:	af00      	add	r7, sp, #0
 8003446:	4603      	mov	r3, r0
 8003448:	460a      	mov	r2, r1
 800344a:	80fb      	strh	r3, [r7, #6]
 800344c:	4613      	mov	r3, r2
 800344e:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8003450:	4a05      	ldr	r2, [pc, #20]	@ (8003468 <SSD1306_GotoXY+0x28>)
 8003452:	88fb      	ldrh	r3, [r7, #6]
 8003454:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8003456:	4a04      	ldr	r2, [pc, #16]	@ (8003468 <SSD1306_GotoXY+0x28>)
 8003458:	88bb      	ldrh	r3, [r7, #4]
 800345a:	8053      	strh	r3, [r2, #2]
}
 800345c:	bf00      	nop
 800345e:	370c      	adds	r7, #12
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr
 8003468:	20000524 	.word	0x20000524

0800346c <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 800346c:	b580      	push	{r7, lr}
 800346e:	b086      	sub	sp, #24
 8003470:	af00      	add	r7, sp, #0
 8003472:	4603      	mov	r3, r0
 8003474:	6039      	str	r1, [r7, #0]
 8003476:	71fb      	strb	r3, [r7, #7]
 8003478:	4613      	mov	r3, r2
 800347a:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 800347c:	4b39      	ldr	r3, [pc, #228]	@ (8003564 <SSD1306_Putc+0xf8>)
 800347e:	881b      	ldrh	r3, [r3, #0]
 8003480:	461a      	mov	r2, r3
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	781b      	ldrb	r3, [r3, #0]
 8003486:	4413      	add	r3, r2
	if (
 8003488:	2b7f      	cmp	r3, #127	@ 0x7f
 800348a:	dc07      	bgt.n	800349c <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 800348c:	4b35      	ldr	r3, [pc, #212]	@ (8003564 <SSD1306_Putc+0xf8>)
 800348e:	885b      	ldrh	r3, [r3, #2]
 8003490:	461a      	mov	r2, r3
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	785b      	ldrb	r3, [r3, #1]
 8003496:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8003498:	2b3f      	cmp	r3, #63	@ 0x3f
 800349a:	dd01      	ble.n	80034a0 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 800349c:	2300      	movs	r3, #0
 800349e:	e05d      	b.n	800355c <SSD1306_Putc+0xf0>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 80034a0:	2300      	movs	r3, #0
 80034a2:	617b      	str	r3, [r7, #20]
 80034a4:	e04b      	b.n	800353e <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	685a      	ldr	r2, [r3, #4]
 80034aa:	79fb      	ldrb	r3, [r7, #7]
 80034ac:	3b20      	subs	r3, #32
 80034ae:	6839      	ldr	r1, [r7, #0]
 80034b0:	7849      	ldrb	r1, [r1, #1]
 80034b2:	fb01 f303 	mul.w	r3, r1, r3
 80034b6:	4619      	mov	r1, r3
 80034b8:	697b      	ldr	r3, [r7, #20]
 80034ba:	440b      	add	r3, r1
 80034bc:	005b      	lsls	r3, r3, #1
 80034be:	4413      	add	r3, r2
 80034c0:	881b      	ldrh	r3, [r3, #0]
 80034c2:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 80034c4:	2300      	movs	r3, #0
 80034c6:	613b      	str	r3, [r7, #16]
 80034c8:	e030      	b.n	800352c <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 80034ca:	68fa      	ldr	r2, [r7, #12]
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	fa02 f303 	lsl.w	r3, r2, r3
 80034d2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d010      	beq.n	80034fc <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 80034da:	4b22      	ldr	r3, [pc, #136]	@ (8003564 <SSD1306_Putc+0xf8>)
 80034dc:	881a      	ldrh	r2, [r3, #0]
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	b29b      	uxth	r3, r3
 80034e2:	4413      	add	r3, r2
 80034e4:	b298      	uxth	r0, r3
 80034e6:	4b1f      	ldr	r3, [pc, #124]	@ (8003564 <SSD1306_Putc+0xf8>)
 80034e8:	885a      	ldrh	r2, [r3, #2]
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	b29b      	uxth	r3, r3
 80034ee:	4413      	add	r3, r2
 80034f0:	b29b      	uxth	r3, r3
 80034f2:	79ba      	ldrb	r2, [r7, #6]
 80034f4:	4619      	mov	r1, r3
 80034f6:	f7ff ff43 	bl	8003380 <SSD1306_DrawPixel>
 80034fa:	e014      	b.n	8003526 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80034fc:	4b19      	ldr	r3, [pc, #100]	@ (8003564 <SSD1306_Putc+0xf8>)
 80034fe:	881a      	ldrh	r2, [r3, #0]
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	b29b      	uxth	r3, r3
 8003504:	4413      	add	r3, r2
 8003506:	b298      	uxth	r0, r3
 8003508:	4b16      	ldr	r3, [pc, #88]	@ (8003564 <SSD1306_Putc+0xf8>)
 800350a:	885a      	ldrh	r2, [r3, #2]
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	b29b      	uxth	r3, r3
 8003510:	4413      	add	r3, r2
 8003512:	b299      	uxth	r1, r3
 8003514:	79bb      	ldrb	r3, [r7, #6]
 8003516:	2b00      	cmp	r3, #0
 8003518:	bf0c      	ite	eq
 800351a:	2301      	moveq	r3, #1
 800351c:	2300      	movne	r3, #0
 800351e:	b2db      	uxtb	r3, r3
 8003520:	461a      	mov	r2, r3
 8003522:	f7ff ff2d 	bl	8003380 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	3301      	adds	r3, #1
 800352a:	613b      	str	r3, [r7, #16]
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	781b      	ldrb	r3, [r3, #0]
 8003530:	461a      	mov	r2, r3
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	4293      	cmp	r3, r2
 8003536:	d3c8      	bcc.n	80034ca <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	3301      	adds	r3, #1
 800353c:	617b      	str	r3, [r7, #20]
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	785b      	ldrb	r3, [r3, #1]
 8003542:	461a      	mov	r2, r3
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	4293      	cmp	r3, r2
 8003548:	d3ad      	bcc.n	80034a6 <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 800354a:	4b06      	ldr	r3, [pc, #24]	@ (8003564 <SSD1306_Putc+0xf8>)
 800354c:	881b      	ldrh	r3, [r3, #0]
 800354e:	683a      	ldr	r2, [r7, #0]
 8003550:	7812      	ldrb	r2, [r2, #0]
 8003552:	4413      	add	r3, r2
 8003554:	b29a      	uxth	r2, r3
 8003556:	4b03      	ldr	r3, [pc, #12]	@ (8003564 <SSD1306_Putc+0xf8>)
 8003558:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 800355a:	79fb      	ldrb	r3, [r7, #7]
}
 800355c:	4618      	mov	r0, r3
 800355e:	3718      	adds	r7, #24
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}
 8003564:	20000524 	.word	0x20000524

08003568 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8003568:	b580      	push	{r7, lr}
 800356a:	b084      	sub	sp, #16
 800356c:	af00      	add	r7, sp, #0
 800356e:	60f8      	str	r0, [r7, #12]
 8003570:	60b9      	str	r1, [r7, #8]
 8003572:	4613      	mov	r3, r2
 8003574:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8003576:	e012      	b.n	800359e <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	781b      	ldrb	r3, [r3, #0]
 800357c:	79fa      	ldrb	r2, [r7, #7]
 800357e:	68b9      	ldr	r1, [r7, #8]
 8003580:	4618      	mov	r0, r3
 8003582:	f7ff ff73 	bl	800346c <SSD1306_Putc>
 8003586:	4603      	mov	r3, r0
 8003588:	461a      	mov	r2, r3
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	781b      	ldrb	r3, [r3, #0]
 800358e:	429a      	cmp	r2, r3
 8003590:	d002      	beq.n	8003598 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	781b      	ldrb	r3, [r3, #0]
 8003596:	e008      	b.n	80035aa <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	3301      	adds	r3, #1
 800359c:	60fb      	str	r3, [r7, #12]
	while (*str) {
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	781b      	ldrb	r3, [r3, #0]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d1e8      	bne.n	8003578 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	781b      	ldrb	r3, [r3, #0]
}
 80035aa:	4618      	mov	r0, r3
 80035ac:	3710      	adds	r7, #16
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}

080035b2 <SSD1306_Clear>:
        }
    }
}

void SSD1306_Clear (void)
{
 80035b2:	b580      	push	{r7, lr}
 80035b4:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 80035b6:	2000      	movs	r0, #0
 80035b8:	f7ff feca 	bl	8003350 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 80035bc:	f7ff fe9a 	bl	80032f4 <SSD1306_UpdateScreen>
}
 80035c0:	bf00      	nop
 80035c2:	bd80      	pop	{r7, pc}

080035c4 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 80035c4:	b480      	push	{r7}
 80035c6:	b083      	sub	sp, #12
 80035c8:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 80035ca:	4b08      	ldr	r3, [pc, #32]	@ (80035ec <ssd1306_I2C_Init+0x28>)
 80035cc:	607b      	str	r3, [r7, #4]
	while(p>0)
 80035ce:	e002      	b.n	80035d6 <ssd1306_I2C_Init+0x12>
		p--;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	3b01      	subs	r3, #1
 80035d4:	607b      	str	r3, [r7, #4]
	while(p>0)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d1f9      	bne.n	80035d0 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 80035dc:	bf00      	nop
 80035de:	bf00      	nop
 80035e0:	370c      	adds	r7, #12
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr
 80035ea:	bf00      	nop
 80035ec:	0003d090 	.word	0x0003d090

080035f0 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 80035f0:	b590      	push	{r4, r7, lr}
 80035f2:	b0c7      	sub	sp, #284	@ 0x11c
 80035f4:	af02      	add	r7, sp, #8
 80035f6:	4604      	mov	r4, r0
 80035f8:	4608      	mov	r0, r1
 80035fa:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 80035fe:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 8003602:	600a      	str	r2, [r1, #0]
 8003604:	4619      	mov	r1, r3
 8003606:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800360a:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800360e:	4622      	mov	r2, r4
 8003610:	701a      	strb	r2, [r3, #0]
 8003612:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003616:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 800361a:	4602      	mov	r2, r0
 800361c:	701a      	strb	r2, [r3, #0]
 800361e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003622:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003626:	460a      	mov	r2, r1
 8003628:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 800362a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800362e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003632:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8003636:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 800363a:	7812      	ldrb	r2, [r2, #0]
 800363c:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 800363e:	2300      	movs	r3, #0
 8003640:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8003644:	e015      	b.n	8003672 <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8003646:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800364a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800364e:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8003652:	6812      	ldr	r2, [r2, #0]
 8003654:	441a      	add	r2, r3
 8003656:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800365a:	3301      	adds	r3, #1
 800365c:	7811      	ldrb	r1, [r2, #0]
 800365e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8003662:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8003666:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8003668:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800366c:	3301      	adds	r3, #1
 800366e:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8003672:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8003676:	b29b      	uxth	r3, r3
 8003678:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800367c:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8003680:	8812      	ldrh	r2, [r2, #0]
 8003682:	429a      	cmp	r2, r3
 8003684:	d8df      	bhi.n	8003646 <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(SSD1306_I2C, address, dt, count+1, 10);
 8003686:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800368a:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800368e:	781b      	ldrb	r3, [r3, #0]
 8003690:	b299      	uxth	r1, r3
 8003692:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003696:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800369a:	881b      	ldrh	r3, [r3, #0]
 800369c:	3301      	adds	r3, #1
 800369e:	b29b      	uxth	r3, r3
 80036a0:	f107 020c 	add.w	r2, r7, #12
 80036a4:	200a      	movs	r0, #10
 80036a6:	9000      	str	r0, [sp, #0]
 80036a8:	4803      	ldr	r0, [pc, #12]	@ (80036b8 <ssd1306_I2C_WriteMulti+0xc8>)
 80036aa:	f7fd fee3 	bl	8001474 <HAL_I2C_Master_Transmit>
}
 80036ae:	bf00      	nop
 80036b0:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd90      	pop	{r4, r7, pc}
 80036b8:	20000080 	.word	0x20000080

080036bc <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80036bc:	b580      	push	{r7, lr}
 80036be:	b086      	sub	sp, #24
 80036c0:	af02      	add	r7, sp, #8
 80036c2:	4603      	mov	r3, r0
 80036c4:	71fb      	strb	r3, [r7, #7]
 80036c6:	460b      	mov	r3, r1
 80036c8:	71bb      	strb	r3, [r7, #6]
 80036ca:	4613      	mov	r3, r2
 80036cc:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80036ce:	79bb      	ldrb	r3, [r7, #6]
 80036d0:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80036d2:	797b      	ldrb	r3, [r7, #5]
 80036d4:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(SSD1306_I2C, address, dt, 2, 10);
 80036d6:	79fb      	ldrb	r3, [r7, #7]
 80036d8:	b299      	uxth	r1, r3
 80036da:	f107 020c 	add.w	r2, r7, #12
 80036de:	230a      	movs	r3, #10
 80036e0:	9300      	str	r3, [sp, #0]
 80036e2:	2302      	movs	r3, #2
 80036e4:	4803      	ldr	r0, [pc, #12]	@ (80036f4 <ssd1306_I2C_Write+0x38>)
 80036e6:	f7fd fec5 	bl	8001474 <HAL_I2C_Master_Transmit>
}
 80036ea:	bf00      	nop
 80036ec:	3710      	adds	r7, #16
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}
 80036f2:	bf00      	nop
 80036f4:	20000080 	.word	0x20000080

080036f8 <siprintf>:
 80036f8:	b40e      	push	{r1, r2, r3}
 80036fa:	b500      	push	{lr}
 80036fc:	b09c      	sub	sp, #112	@ 0x70
 80036fe:	ab1d      	add	r3, sp, #116	@ 0x74
 8003700:	9002      	str	r0, [sp, #8]
 8003702:	9006      	str	r0, [sp, #24]
 8003704:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003708:	4809      	ldr	r0, [pc, #36]	@ (8003730 <siprintf+0x38>)
 800370a:	9107      	str	r1, [sp, #28]
 800370c:	9104      	str	r1, [sp, #16]
 800370e:	4909      	ldr	r1, [pc, #36]	@ (8003734 <siprintf+0x3c>)
 8003710:	f853 2b04 	ldr.w	r2, [r3], #4
 8003714:	9105      	str	r1, [sp, #20]
 8003716:	6800      	ldr	r0, [r0, #0]
 8003718:	9301      	str	r3, [sp, #4]
 800371a:	a902      	add	r1, sp, #8
 800371c:	f000 f9a2 	bl	8003a64 <_svfiprintf_r>
 8003720:	9b02      	ldr	r3, [sp, #8]
 8003722:	2200      	movs	r2, #0
 8003724:	701a      	strb	r2, [r3, #0]
 8003726:	b01c      	add	sp, #112	@ 0x70
 8003728:	f85d eb04 	ldr.w	lr, [sp], #4
 800372c:	b003      	add	sp, #12
 800372e:	4770      	bx	lr
 8003730:	20000014 	.word	0x20000014
 8003734:	ffff0208 	.word	0xffff0208

08003738 <memset>:
 8003738:	4402      	add	r2, r0
 800373a:	4603      	mov	r3, r0
 800373c:	4293      	cmp	r3, r2
 800373e:	d100      	bne.n	8003742 <memset+0xa>
 8003740:	4770      	bx	lr
 8003742:	f803 1b01 	strb.w	r1, [r3], #1
 8003746:	e7f9      	b.n	800373c <memset+0x4>

08003748 <__errno>:
 8003748:	4b01      	ldr	r3, [pc, #4]	@ (8003750 <__errno+0x8>)
 800374a:	6818      	ldr	r0, [r3, #0]
 800374c:	4770      	bx	lr
 800374e:	bf00      	nop
 8003750:	20000014 	.word	0x20000014

08003754 <__libc_init_array>:
 8003754:	b570      	push	{r4, r5, r6, lr}
 8003756:	4d0d      	ldr	r5, [pc, #52]	@ (800378c <__libc_init_array+0x38>)
 8003758:	4c0d      	ldr	r4, [pc, #52]	@ (8003790 <__libc_init_array+0x3c>)
 800375a:	1b64      	subs	r4, r4, r5
 800375c:	10a4      	asrs	r4, r4, #2
 800375e:	2600      	movs	r6, #0
 8003760:	42a6      	cmp	r6, r4
 8003762:	d109      	bne.n	8003778 <__libc_init_array+0x24>
 8003764:	4d0b      	ldr	r5, [pc, #44]	@ (8003794 <__libc_init_array+0x40>)
 8003766:	4c0c      	ldr	r4, [pc, #48]	@ (8003798 <__libc_init_array+0x44>)
 8003768:	f000 fc66 	bl	8004038 <_init>
 800376c:	1b64      	subs	r4, r4, r5
 800376e:	10a4      	asrs	r4, r4, #2
 8003770:	2600      	movs	r6, #0
 8003772:	42a6      	cmp	r6, r4
 8003774:	d105      	bne.n	8003782 <__libc_init_array+0x2e>
 8003776:	bd70      	pop	{r4, r5, r6, pc}
 8003778:	f855 3b04 	ldr.w	r3, [r5], #4
 800377c:	4798      	blx	r3
 800377e:	3601      	adds	r6, #1
 8003780:	e7ee      	b.n	8003760 <__libc_init_array+0xc>
 8003782:	f855 3b04 	ldr.w	r3, [r5], #4
 8003786:	4798      	blx	r3
 8003788:	3601      	adds	r6, #1
 800378a:	e7f2      	b.n	8003772 <__libc_init_array+0x1e>
 800378c:	08005218 	.word	0x08005218
 8003790:	08005218 	.word	0x08005218
 8003794:	08005218 	.word	0x08005218
 8003798:	0800521c 	.word	0x0800521c

0800379c <__retarget_lock_acquire_recursive>:
 800379c:	4770      	bx	lr

0800379e <__retarget_lock_release_recursive>:
 800379e:	4770      	bx	lr

080037a0 <memcpy>:
 80037a0:	440a      	add	r2, r1
 80037a2:	4291      	cmp	r1, r2
 80037a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80037a8:	d100      	bne.n	80037ac <memcpy+0xc>
 80037aa:	4770      	bx	lr
 80037ac:	b510      	push	{r4, lr}
 80037ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80037b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80037b6:	4291      	cmp	r1, r2
 80037b8:	d1f9      	bne.n	80037ae <memcpy+0xe>
 80037ba:	bd10      	pop	{r4, pc}

080037bc <_free_r>:
 80037bc:	b538      	push	{r3, r4, r5, lr}
 80037be:	4605      	mov	r5, r0
 80037c0:	2900      	cmp	r1, #0
 80037c2:	d041      	beq.n	8003848 <_free_r+0x8c>
 80037c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80037c8:	1f0c      	subs	r4, r1, #4
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	bfb8      	it	lt
 80037ce:	18e4      	addlt	r4, r4, r3
 80037d0:	f000 f8e0 	bl	8003994 <__malloc_lock>
 80037d4:	4a1d      	ldr	r2, [pc, #116]	@ (800384c <_free_r+0x90>)
 80037d6:	6813      	ldr	r3, [r2, #0]
 80037d8:	b933      	cbnz	r3, 80037e8 <_free_r+0x2c>
 80037da:	6063      	str	r3, [r4, #4]
 80037dc:	6014      	str	r4, [r2, #0]
 80037de:	4628      	mov	r0, r5
 80037e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80037e4:	f000 b8dc 	b.w	80039a0 <__malloc_unlock>
 80037e8:	42a3      	cmp	r3, r4
 80037ea:	d908      	bls.n	80037fe <_free_r+0x42>
 80037ec:	6820      	ldr	r0, [r4, #0]
 80037ee:	1821      	adds	r1, r4, r0
 80037f0:	428b      	cmp	r3, r1
 80037f2:	bf01      	itttt	eq
 80037f4:	6819      	ldreq	r1, [r3, #0]
 80037f6:	685b      	ldreq	r3, [r3, #4]
 80037f8:	1809      	addeq	r1, r1, r0
 80037fa:	6021      	streq	r1, [r4, #0]
 80037fc:	e7ed      	b.n	80037da <_free_r+0x1e>
 80037fe:	461a      	mov	r2, r3
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	b10b      	cbz	r3, 8003808 <_free_r+0x4c>
 8003804:	42a3      	cmp	r3, r4
 8003806:	d9fa      	bls.n	80037fe <_free_r+0x42>
 8003808:	6811      	ldr	r1, [r2, #0]
 800380a:	1850      	adds	r0, r2, r1
 800380c:	42a0      	cmp	r0, r4
 800380e:	d10b      	bne.n	8003828 <_free_r+0x6c>
 8003810:	6820      	ldr	r0, [r4, #0]
 8003812:	4401      	add	r1, r0
 8003814:	1850      	adds	r0, r2, r1
 8003816:	4283      	cmp	r3, r0
 8003818:	6011      	str	r1, [r2, #0]
 800381a:	d1e0      	bne.n	80037de <_free_r+0x22>
 800381c:	6818      	ldr	r0, [r3, #0]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	6053      	str	r3, [r2, #4]
 8003822:	4408      	add	r0, r1
 8003824:	6010      	str	r0, [r2, #0]
 8003826:	e7da      	b.n	80037de <_free_r+0x22>
 8003828:	d902      	bls.n	8003830 <_free_r+0x74>
 800382a:	230c      	movs	r3, #12
 800382c:	602b      	str	r3, [r5, #0]
 800382e:	e7d6      	b.n	80037de <_free_r+0x22>
 8003830:	6820      	ldr	r0, [r4, #0]
 8003832:	1821      	adds	r1, r4, r0
 8003834:	428b      	cmp	r3, r1
 8003836:	bf04      	itt	eq
 8003838:	6819      	ldreq	r1, [r3, #0]
 800383a:	685b      	ldreq	r3, [r3, #4]
 800383c:	6063      	str	r3, [r4, #4]
 800383e:	bf04      	itt	eq
 8003840:	1809      	addeq	r1, r1, r0
 8003842:	6021      	streq	r1, [r4, #0]
 8003844:	6054      	str	r4, [r2, #4]
 8003846:	e7ca      	b.n	80037de <_free_r+0x22>
 8003848:	bd38      	pop	{r3, r4, r5, pc}
 800384a:	bf00      	nop
 800384c:	20000670 	.word	0x20000670

08003850 <sbrk_aligned>:
 8003850:	b570      	push	{r4, r5, r6, lr}
 8003852:	4e0f      	ldr	r6, [pc, #60]	@ (8003890 <sbrk_aligned+0x40>)
 8003854:	460c      	mov	r4, r1
 8003856:	6831      	ldr	r1, [r6, #0]
 8003858:	4605      	mov	r5, r0
 800385a:	b911      	cbnz	r1, 8003862 <sbrk_aligned+0x12>
 800385c:	f000 fba6 	bl	8003fac <_sbrk_r>
 8003860:	6030      	str	r0, [r6, #0]
 8003862:	4621      	mov	r1, r4
 8003864:	4628      	mov	r0, r5
 8003866:	f000 fba1 	bl	8003fac <_sbrk_r>
 800386a:	1c43      	adds	r3, r0, #1
 800386c:	d103      	bne.n	8003876 <sbrk_aligned+0x26>
 800386e:	f04f 34ff 	mov.w	r4, #4294967295
 8003872:	4620      	mov	r0, r4
 8003874:	bd70      	pop	{r4, r5, r6, pc}
 8003876:	1cc4      	adds	r4, r0, #3
 8003878:	f024 0403 	bic.w	r4, r4, #3
 800387c:	42a0      	cmp	r0, r4
 800387e:	d0f8      	beq.n	8003872 <sbrk_aligned+0x22>
 8003880:	1a21      	subs	r1, r4, r0
 8003882:	4628      	mov	r0, r5
 8003884:	f000 fb92 	bl	8003fac <_sbrk_r>
 8003888:	3001      	adds	r0, #1
 800388a:	d1f2      	bne.n	8003872 <sbrk_aligned+0x22>
 800388c:	e7ef      	b.n	800386e <sbrk_aligned+0x1e>
 800388e:	bf00      	nop
 8003890:	2000066c 	.word	0x2000066c

08003894 <_malloc_r>:
 8003894:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003898:	1ccd      	adds	r5, r1, #3
 800389a:	f025 0503 	bic.w	r5, r5, #3
 800389e:	3508      	adds	r5, #8
 80038a0:	2d0c      	cmp	r5, #12
 80038a2:	bf38      	it	cc
 80038a4:	250c      	movcc	r5, #12
 80038a6:	2d00      	cmp	r5, #0
 80038a8:	4606      	mov	r6, r0
 80038aa:	db01      	blt.n	80038b0 <_malloc_r+0x1c>
 80038ac:	42a9      	cmp	r1, r5
 80038ae:	d904      	bls.n	80038ba <_malloc_r+0x26>
 80038b0:	230c      	movs	r3, #12
 80038b2:	6033      	str	r3, [r6, #0]
 80038b4:	2000      	movs	r0, #0
 80038b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80038ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003990 <_malloc_r+0xfc>
 80038be:	f000 f869 	bl	8003994 <__malloc_lock>
 80038c2:	f8d8 3000 	ldr.w	r3, [r8]
 80038c6:	461c      	mov	r4, r3
 80038c8:	bb44      	cbnz	r4, 800391c <_malloc_r+0x88>
 80038ca:	4629      	mov	r1, r5
 80038cc:	4630      	mov	r0, r6
 80038ce:	f7ff ffbf 	bl	8003850 <sbrk_aligned>
 80038d2:	1c43      	adds	r3, r0, #1
 80038d4:	4604      	mov	r4, r0
 80038d6:	d158      	bne.n	800398a <_malloc_r+0xf6>
 80038d8:	f8d8 4000 	ldr.w	r4, [r8]
 80038dc:	4627      	mov	r7, r4
 80038de:	2f00      	cmp	r7, #0
 80038e0:	d143      	bne.n	800396a <_malloc_r+0xd6>
 80038e2:	2c00      	cmp	r4, #0
 80038e4:	d04b      	beq.n	800397e <_malloc_r+0xea>
 80038e6:	6823      	ldr	r3, [r4, #0]
 80038e8:	4639      	mov	r1, r7
 80038ea:	4630      	mov	r0, r6
 80038ec:	eb04 0903 	add.w	r9, r4, r3
 80038f0:	f000 fb5c 	bl	8003fac <_sbrk_r>
 80038f4:	4581      	cmp	r9, r0
 80038f6:	d142      	bne.n	800397e <_malloc_r+0xea>
 80038f8:	6821      	ldr	r1, [r4, #0]
 80038fa:	1a6d      	subs	r5, r5, r1
 80038fc:	4629      	mov	r1, r5
 80038fe:	4630      	mov	r0, r6
 8003900:	f7ff ffa6 	bl	8003850 <sbrk_aligned>
 8003904:	3001      	adds	r0, #1
 8003906:	d03a      	beq.n	800397e <_malloc_r+0xea>
 8003908:	6823      	ldr	r3, [r4, #0]
 800390a:	442b      	add	r3, r5
 800390c:	6023      	str	r3, [r4, #0]
 800390e:	f8d8 3000 	ldr.w	r3, [r8]
 8003912:	685a      	ldr	r2, [r3, #4]
 8003914:	bb62      	cbnz	r2, 8003970 <_malloc_r+0xdc>
 8003916:	f8c8 7000 	str.w	r7, [r8]
 800391a:	e00f      	b.n	800393c <_malloc_r+0xa8>
 800391c:	6822      	ldr	r2, [r4, #0]
 800391e:	1b52      	subs	r2, r2, r5
 8003920:	d420      	bmi.n	8003964 <_malloc_r+0xd0>
 8003922:	2a0b      	cmp	r2, #11
 8003924:	d917      	bls.n	8003956 <_malloc_r+0xc2>
 8003926:	1961      	adds	r1, r4, r5
 8003928:	42a3      	cmp	r3, r4
 800392a:	6025      	str	r5, [r4, #0]
 800392c:	bf18      	it	ne
 800392e:	6059      	strne	r1, [r3, #4]
 8003930:	6863      	ldr	r3, [r4, #4]
 8003932:	bf08      	it	eq
 8003934:	f8c8 1000 	streq.w	r1, [r8]
 8003938:	5162      	str	r2, [r4, r5]
 800393a:	604b      	str	r3, [r1, #4]
 800393c:	4630      	mov	r0, r6
 800393e:	f000 f82f 	bl	80039a0 <__malloc_unlock>
 8003942:	f104 000b 	add.w	r0, r4, #11
 8003946:	1d23      	adds	r3, r4, #4
 8003948:	f020 0007 	bic.w	r0, r0, #7
 800394c:	1ac2      	subs	r2, r0, r3
 800394e:	bf1c      	itt	ne
 8003950:	1a1b      	subne	r3, r3, r0
 8003952:	50a3      	strne	r3, [r4, r2]
 8003954:	e7af      	b.n	80038b6 <_malloc_r+0x22>
 8003956:	6862      	ldr	r2, [r4, #4]
 8003958:	42a3      	cmp	r3, r4
 800395a:	bf0c      	ite	eq
 800395c:	f8c8 2000 	streq.w	r2, [r8]
 8003960:	605a      	strne	r2, [r3, #4]
 8003962:	e7eb      	b.n	800393c <_malloc_r+0xa8>
 8003964:	4623      	mov	r3, r4
 8003966:	6864      	ldr	r4, [r4, #4]
 8003968:	e7ae      	b.n	80038c8 <_malloc_r+0x34>
 800396a:	463c      	mov	r4, r7
 800396c:	687f      	ldr	r7, [r7, #4]
 800396e:	e7b6      	b.n	80038de <_malloc_r+0x4a>
 8003970:	461a      	mov	r2, r3
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	42a3      	cmp	r3, r4
 8003976:	d1fb      	bne.n	8003970 <_malloc_r+0xdc>
 8003978:	2300      	movs	r3, #0
 800397a:	6053      	str	r3, [r2, #4]
 800397c:	e7de      	b.n	800393c <_malloc_r+0xa8>
 800397e:	230c      	movs	r3, #12
 8003980:	6033      	str	r3, [r6, #0]
 8003982:	4630      	mov	r0, r6
 8003984:	f000 f80c 	bl	80039a0 <__malloc_unlock>
 8003988:	e794      	b.n	80038b4 <_malloc_r+0x20>
 800398a:	6005      	str	r5, [r0, #0]
 800398c:	e7d6      	b.n	800393c <_malloc_r+0xa8>
 800398e:	bf00      	nop
 8003990:	20000670 	.word	0x20000670

08003994 <__malloc_lock>:
 8003994:	4801      	ldr	r0, [pc, #4]	@ (800399c <__malloc_lock+0x8>)
 8003996:	f7ff bf01 	b.w	800379c <__retarget_lock_acquire_recursive>
 800399a:	bf00      	nop
 800399c:	20000668 	.word	0x20000668

080039a0 <__malloc_unlock>:
 80039a0:	4801      	ldr	r0, [pc, #4]	@ (80039a8 <__malloc_unlock+0x8>)
 80039a2:	f7ff befc 	b.w	800379e <__retarget_lock_release_recursive>
 80039a6:	bf00      	nop
 80039a8:	20000668 	.word	0x20000668

080039ac <__ssputs_r>:
 80039ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80039b0:	688e      	ldr	r6, [r1, #8]
 80039b2:	461f      	mov	r7, r3
 80039b4:	42be      	cmp	r6, r7
 80039b6:	680b      	ldr	r3, [r1, #0]
 80039b8:	4682      	mov	sl, r0
 80039ba:	460c      	mov	r4, r1
 80039bc:	4690      	mov	r8, r2
 80039be:	d82d      	bhi.n	8003a1c <__ssputs_r+0x70>
 80039c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80039c4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80039c8:	d026      	beq.n	8003a18 <__ssputs_r+0x6c>
 80039ca:	6965      	ldr	r5, [r4, #20]
 80039cc:	6909      	ldr	r1, [r1, #16]
 80039ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80039d2:	eba3 0901 	sub.w	r9, r3, r1
 80039d6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80039da:	1c7b      	adds	r3, r7, #1
 80039dc:	444b      	add	r3, r9
 80039de:	106d      	asrs	r5, r5, #1
 80039e0:	429d      	cmp	r5, r3
 80039e2:	bf38      	it	cc
 80039e4:	461d      	movcc	r5, r3
 80039e6:	0553      	lsls	r3, r2, #21
 80039e8:	d527      	bpl.n	8003a3a <__ssputs_r+0x8e>
 80039ea:	4629      	mov	r1, r5
 80039ec:	f7ff ff52 	bl	8003894 <_malloc_r>
 80039f0:	4606      	mov	r6, r0
 80039f2:	b360      	cbz	r0, 8003a4e <__ssputs_r+0xa2>
 80039f4:	6921      	ldr	r1, [r4, #16]
 80039f6:	464a      	mov	r2, r9
 80039f8:	f7ff fed2 	bl	80037a0 <memcpy>
 80039fc:	89a3      	ldrh	r3, [r4, #12]
 80039fe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003a02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a06:	81a3      	strh	r3, [r4, #12]
 8003a08:	6126      	str	r6, [r4, #16]
 8003a0a:	6165      	str	r5, [r4, #20]
 8003a0c:	444e      	add	r6, r9
 8003a0e:	eba5 0509 	sub.w	r5, r5, r9
 8003a12:	6026      	str	r6, [r4, #0]
 8003a14:	60a5      	str	r5, [r4, #8]
 8003a16:	463e      	mov	r6, r7
 8003a18:	42be      	cmp	r6, r7
 8003a1a:	d900      	bls.n	8003a1e <__ssputs_r+0x72>
 8003a1c:	463e      	mov	r6, r7
 8003a1e:	6820      	ldr	r0, [r4, #0]
 8003a20:	4632      	mov	r2, r6
 8003a22:	4641      	mov	r1, r8
 8003a24:	f000 faa8 	bl	8003f78 <memmove>
 8003a28:	68a3      	ldr	r3, [r4, #8]
 8003a2a:	1b9b      	subs	r3, r3, r6
 8003a2c:	60a3      	str	r3, [r4, #8]
 8003a2e:	6823      	ldr	r3, [r4, #0]
 8003a30:	4433      	add	r3, r6
 8003a32:	6023      	str	r3, [r4, #0]
 8003a34:	2000      	movs	r0, #0
 8003a36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a3a:	462a      	mov	r2, r5
 8003a3c:	f000 fac6 	bl	8003fcc <_realloc_r>
 8003a40:	4606      	mov	r6, r0
 8003a42:	2800      	cmp	r0, #0
 8003a44:	d1e0      	bne.n	8003a08 <__ssputs_r+0x5c>
 8003a46:	6921      	ldr	r1, [r4, #16]
 8003a48:	4650      	mov	r0, sl
 8003a4a:	f7ff feb7 	bl	80037bc <_free_r>
 8003a4e:	230c      	movs	r3, #12
 8003a50:	f8ca 3000 	str.w	r3, [sl]
 8003a54:	89a3      	ldrh	r3, [r4, #12]
 8003a56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003a5a:	81a3      	strh	r3, [r4, #12]
 8003a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a60:	e7e9      	b.n	8003a36 <__ssputs_r+0x8a>
	...

08003a64 <_svfiprintf_r>:
 8003a64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a68:	4698      	mov	r8, r3
 8003a6a:	898b      	ldrh	r3, [r1, #12]
 8003a6c:	061b      	lsls	r3, r3, #24
 8003a6e:	b09d      	sub	sp, #116	@ 0x74
 8003a70:	4607      	mov	r7, r0
 8003a72:	460d      	mov	r5, r1
 8003a74:	4614      	mov	r4, r2
 8003a76:	d510      	bpl.n	8003a9a <_svfiprintf_r+0x36>
 8003a78:	690b      	ldr	r3, [r1, #16]
 8003a7a:	b973      	cbnz	r3, 8003a9a <_svfiprintf_r+0x36>
 8003a7c:	2140      	movs	r1, #64	@ 0x40
 8003a7e:	f7ff ff09 	bl	8003894 <_malloc_r>
 8003a82:	6028      	str	r0, [r5, #0]
 8003a84:	6128      	str	r0, [r5, #16]
 8003a86:	b930      	cbnz	r0, 8003a96 <_svfiprintf_r+0x32>
 8003a88:	230c      	movs	r3, #12
 8003a8a:	603b      	str	r3, [r7, #0]
 8003a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a90:	b01d      	add	sp, #116	@ 0x74
 8003a92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a96:	2340      	movs	r3, #64	@ 0x40
 8003a98:	616b      	str	r3, [r5, #20]
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8003a9e:	2320      	movs	r3, #32
 8003aa0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003aa4:	f8cd 800c 	str.w	r8, [sp, #12]
 8003aa8:	2330      	movs	r3, #48	@ 0x30
 8003aaa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003c48 <_svfiprintf_r+0x1e4>
 8003aae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003ab2:	f04f 0901 	mov.w	r9, #1
 8003ab6:	4623      	mov	r3, r4
 8003ab8:	469a      	mov	sl, r3
 8003aba:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003abe:	b10a      	cbz	r2, 8003ac4 <_svfiprintf_r+0x60>
 8003ac0:	2a25      	cmp	r2, #37	@ 0x25
 8003ac2:	d1f9      	bne.n	8003ab8 <_svfiprintf_r+0x54>
 8003ac4:	ebba 0b04 	subs.w	fp, sl, r4
 8003ac8:	d00b      	beq.n	8003ae2 <_svfiprintf_r+0x7e>
 8003aca:	465b      	mov	r3, fp
 8003acc:	4622      	mov	r2, r4
 8003ace:	4629      	mov	r1, r5
 8003ad0:	4638      	mov	r0, r7
 8003ad2:	f7ff ff6b 	bl	80039ac <__ssputs_r>
 8003ad6:	3001      	adds	r0, #1
 8003ad8:	f000 80a7 	beq.w	8003c2a <_svfiprintf_r+0x1c6>
 8003adc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003ade:	445a      	add	r2, fp
 8003ae0:	9209      	str	r2, [sp, #36]	@ 0x24
 8003ae2:	f89a 3000 	ldrb.w	r3, [sl]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	f000 809f 	beq.w	8003c2a <_svfiprintf_r+0x1c6>
 8003aec:	2300      	movs	r3, #0
 8003aee:	f04f 32ff 	mov.w	r2, #4294967295
 8003af2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003af6:	f10a 0a01 	add.w	sl, sl, #1
 8003afa:	9304      	str	r3, [sp, #16]
 8003afc:	9307      	str	r3, [sp, #28]
 8003afe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003b02:	931a      	str	r3, [sp, #104]	@ 0x68
 8003b04:	4654      	mov	r4, sl
 8003b06:	2205      	movs	r2, #5
 8003b08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b0c:	484e      	ldr	r0, [pc, #312]	@ (8003c48 <_svfiprintf_r+0x1e4>)
 8003b0e:	f7fc fb87 	bl	8000220 <memchr>
 8003b12:	9a04      	ldr	r2, [sp, #16]
 8003b14:	b9d8      	cbnz	r0, 8003b4e <_svfiprintf_r+0xea>
 8003b16:	06d0      	lsls	r0, r2, #27
 8003b18:	bf44      	itt	mi
 8003b1a:	2320      	movmi	r3, #32
 8003b1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003b20:	0711      	lsls	r1, r2, #28
 8003b22:	bf44      	itt	mi
 8003b24:	232b      	movmi	r3, #43	@ 0x2b
 8003b26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003b2a:	f89a 3000 	ldrb.w	r3, [sl]
 8003b2e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003b30:	d015      	beq.n	8003b5e <_svfiprintf_r+0xfa>
 8003b32:	9a07      	ldr	r2, [sp, #28]
 8003b34:	4654      	mov	r4, sl
 8003b36:	2000      	movs	r0, #0
 8003b38:	f04f 0c0a 	mov.w	ip, #10
 8003b3c:	4621      	mov	r1, r4
 8003b3e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003b42:	3b30      	subs	r3, #48	@ 0x30
 8003b44:	2b09      	cmp	r3, #9
 8003b46:	d94b      	bls.n	8003be0 <_svfiprintf_r+0x17c>
 8003b48:	b1b0      	cbz	r0, 8003b78 <_svfiprintf_r+0x114>
 8003b4a:	9207      	str	r2, [sp, #28]
 8003b4c:	e014      	b.n	8003b78 <_svfiprintf_r+0x114>
 8003b4e:	eba0 0308 	sub.w	r3, r0, r8
 8003b52:	fa09 f303 	lsl.w	r3, r9, r3
 8003b56:	4313      	orrs	r3, r2
 8003b58:	9304      	str	r3, [sp, #16]
 8003b5a:	46a2      	mov	sl, r4
 8003b5c:	e7d2      	b.n	8003b04 <_svfiprintf_r+0xa0>
 8003b5e:	9b03      	ldr	r3, [sp, #12]
 8003b60:	1d19      	adds	r1, r3, #4
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	9103      	str	r1, [sp, #12]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	bfbb      	ittet	lt
 8003b6a:	425b      	neglt	r3, r3
 8003b6c:	f042 0202 	orrlt.w	r2, r2, #2
 8003b70:	9307      	strge	r3, [sp, #28]
 8003b72:	9307      	strlt	r3, [sp, #28]
 8003b74:	bfb8      	it	lt
 8003b76:	9204      	strlt	r2, [sp, #16]
 8003b78:	7823      	ldrb	r3, [r4, #0]
 8003b7a:	2b2e      	cmp	r3, #46	@ 0x2e
 8003b7c:	d10a      	bne.n	8003b94 <_svfiprintf_r+0x130>
 8003b7e:	7863      	ldrb	r3, [r4, #1]
 8003b80:	2b2a      	cmp	r3, #42	@ 0x2a
 8003b82:	d132      	bne.n	8003bea <_svfiprintf_r+0x186>
 8003b84:	9b03      	ldr	r3, [sp, #12]
 8003b86:	1d1a      	adds	r2, r3, #4
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	9203      	str	r2, [sp, #12]
 8003b8c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003b90:	3402      	adds	r4, #2
 8003b92:	9305      	str	r3, [sp, #20]
 8003b94:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003c58 <_svfiprintf_r+0x1f4>
 8003b98:	7821      	ldrb	r1, [r4, #0]
 8003b9a:	2203      	movs	r2, #3
 8003b9c:	4650      	mov	r0, sl
 8003b9e:	f7fc fb3f 	bl	8000220 <memchr>
 8003ba2:	b138      	cbz	r0, 8003bb4 <_svfiprintf_r+0x150>
 8003ba4:	9b04      	ldr	r3, [sp, #16]
 8003ba6:	eba0 000a 	sub.w	r0, r0, sl
 8003baa:	2240      	movs	r2, #64	@ 0x40
 8003bac:	4082      	lsls	r2, r0
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	3401      	adds	r4, #1
 8003bb2:	9304      	str	r3, [sp, #16]
 8003bb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003bb8:	4824      	ldr	r0, [pc, #144]	@ (8003c4c <_svfiprintf_r+0x1e8>)
 8003bba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003bbe:	2206      	movs	r2, #6
 8003bc0:	f7fc fb2e 	bl	8000220 <memchr>
 8003bc4:	2800      	cmp	r0, #0
 8003bc6:	d036      	beq.n	8003c36 <_svfiprintf_r+0x1d2>
 8003bc8:	4b21      	ldr	r3, [pc, #132]	@ (8003c50 <_svfiprintf_r+0x1ec>)
 8003bca:	bb1b      	cbnz	r3, 8003c14 <_svfiprintf_r+0x1b0>
 8003bcc:	9b03      	ldr	r3, [sp, #12]
 8003bce:	3307      	adds	r3, #7
 8003bd0:	f023 0307 	bic.w	r3, r3, #7
 8003bd4:	3308      	adds	r3, #8
 8003bd6:	9303      	str	r3, [sp, #12]
 8003bd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003bda:	4433      	add	r3, r6
 8003bdc:	9309      	str	r3, [sp, #36]	@ 0x24
 8003bde:	e76a      	b.n	8003ab6 <_svfiprintf_r+0x52>
 8003be0:	fb0c 3202 	mla	r2, ip, r2, r3
 8003be4:	460c      	mov	r4, r1
 8003be6:	2001      	movs	r0, #1
 8003be8:	e7a8      	b.n	8003b3c <_svfiprintf_r+0xd8>
 8003bea:	2300      	movs	r3, #0
 8003bec:	3401      	adds	r4, #1
 8003bee:	9305      	str	r3, [sp, #20]
 8003bf0:	4619      	mov	r1, r3
 8003bf2:	f04f 0c0a 	mov.w	ip, #10
 8003bf6:	4620      	mov	r0, r4
 8003bf8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003bfc:	3a30      	subs	r2, #48	@ 0x30
 8003bfe:	2a09      	cmp	r2, #9
 8003c00:	d903      	bls.n	8003c0a <_svfiprintf_r+0x1a6>
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d0c6      	beq.n	8003b94 <_svfiprintf_r+0x130>
 8003c06:	9105      	str	r1, [sp, #20]
 8003c08:	e7c4      	b.n	8003b94 <_svfiprintf_r+0x130>
 8003c0a:	fb0c 2101 	mla	r1, ip, r1, r2
 8003c0e:	4604      	mov	r4, r0
 8003c10:	2301      	movs	r3, #1
 8003c12:	e7f0      	b.n	8003bf6 <_svfiprintf_r+0x192>
 8003c14:	ab03      	add	r3, sp, #12
 8003c16:	9300      	str	r3, [sp, #0]
 8003c18:	462a      	mov	r2, r5
 8003c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8003c54 <_svfiprintf_r+0x1f0>)
 8003c1c:	a904      	add	r1, sp, #16
 8003c1e:	4638      	mov	r0, r7
 8003c20:	f3af 8000 	nop.w
 8003c24:	1c42      	adds	r2, r0, #1
 8003c26:	4606      	mov	r6, r0
 8003c28:	d1d6      	bne.n	8003bd8 <_svfiprintf_r+0x174>
 8003c2a:	89ab      	ldrh	r3, [r5, #12]
 8003c2c:	065b      	lsls	r3, r3, #25
 8003c2e:	f53f af2d 	bmi.w	8003a8c <_svfiprintf_r+0x28>
 8003c32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003c34:	e72c      	b.n	8003a90 <_svfiprintf_r+0x2c>
 8003c36:	ab03      	add	r3, sp, #12
 8003c38:	9300      	str	r3, [sp, #0]
 8003c3a:	462a      	mov	r2, r5
 8003c3c:	4b05      	ldr	r3, [pc, #20]	@ (8003c54 <_svfiprintf_r+0x1f0>)
 8003c3e:	a904      	add	r1, sp, #16
 8003c40:	4638      	mov	r0, r7
 8003c42:	f000 f879 	bl	8003d38 <_printf_i>
 8003c46:	e7ed      	b.n	8003c24 <_svfiprintf_r+0x1c0>
 8003c48:	080051dc 	.word	0x080051dc
 8003c4c:	080051e6 	.word	0x080051e6
 8003c50:	00000000 	.word	0x00000000
 8003c54:	080039ad 	.word	0x080039ad
 8003c58:	080051e2 	.word	0x080051e2

08003c5c <_printf_common>:
 8003c5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c60:	4616      	mov	r6, r2
 8003c62:	4698      	mov	r8, r3
 8003c64:	688a      	ldr	r2, [r1, #8]
 8003c66:	690b      	ldr	r3, [r1, #16]
 8003c68:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	bfb8      	it	lt
 8003c70:	4613      	movlt	r3, r2
 8003c72:	6033      	str	r3, [r6, #0]
 8003c74:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003c78:	4607      	mov	r7, r0
 8003c7a:	460c      	mov	r4, r1
 8003c7c:	b10a      	cbz	r2, 8003c82 <_printf_common+0x26>
 8003c7e:	3301      	adds	r3, #1
 8003c80:	6033      	str	r3, [r6, #0]
 8003c82:	6823      	ldr	r3, [r4, #0]
 8003c84:	0699      	lsls	r1, r3, #26
 8003c86:	bf42      	ittt	mi
 8003c88:	6833      	ldrmi	r3, [r6, #0]
 8003c8a:	3302      	addmi	r3, #2
 8003c8c:	6033      	strmi	r3, [r6, #0]
 8003c8e:	6825      	ldr	r5, [r4, #0]
 8003c90:	f015 0506 	ands.w	r5, r5, #6
 8003c94:	d106      	bne.n	8003ca4 <_printf_common+0x48>
 8003c96:	f104 0a19 	add.w	sl, r4, #25
 8003c9a:	68e3      	ldr	r3, [r4, #12]
 8003c9c:	6832      	ldr	r2, [r6, #0]
 8003c9e:	1a9b      	subs	r3, r3, r2
 8003ca0:	42ab      	cmp	r3, r5
 8003ca2:	dc26      	bgt.n	8003cf2 <_printf_common+0x96>
 8003ca4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003ca8:	6822      	ldr	r2, [r4, #0]
 8003caa:	3b00      	subs	r3, #0
 8003cac:	bf18      	it	ne
 8003cae:	2301      	movne	r3, #1
 8003cb0:	0692      	lsls	r2, r2, #26
 8003cb2:	d42b      	bmi.n	8003d0c <_printf_common+0xb0>
 8003cb4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003cb8:	4641      	mov	r1, r8
 8003cba:	4638      	mov	r0, r7
 8003cbc:	47c8      	blx	r9
 8003cbe:	3001      	adds	r0, #1
 8003cc0:	d01e      	beq.n	8003d00 <_printf_common+0xa4>
 8003cc2:	6823      	ldr	r3, [r4, #0]
 8003cc4:	6922      	ldr	r2, [r4, #16]
 8003cc6:	f003 0306 	and.w	r3, r3, #6
 8003cca:	2b04      	cmp	r3, #4
 8003ccc:	bf02      	ittt	eq
 8003cce:	68e5      	ldreq	r5, [r4, #12]
 8003cd0:	6833      	ldreq	r3, [r6, #0]
 8003cd2:	1aed      	subeq	r5, r5, r3
 8003cd4:	68a3      	ldr	r3, [r4, #8]
 8003cd6:	bf0c      	ite	eq
 8003cd8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003cdc:	2500      	movne	r5, #0
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	bfc4      	itt	gt
 8003ce2:	1a9b      	subgt	r3, r3, r2
 8003ce4:	18ed      	addgt	r5, r5, r3
 8003ce6:	2600      	movs	r6, #0
 8003ce8:	341a      	adds	r4, #26
 8003cea:	42b5      	cmp	r5, r6
 8003cec:	d11a      	bne.n	8003d24 <_printf_common+0xc8>
 8003cee:	2000      	movs	r0, #0
 8003cf0:	e008      	b.n	8003d04 <_printf_common+0xa8>
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	4652      	mov	r2, sl
 8003cf6:	4641      	mov	r1, r8
 8003cf8:	4638      	mov	r0, r7
 8003cfa:	47c8      	blx	r9
 8003cfc:	3001      	adds	r0, #1
 8003cfe:	d103      	bne.n	8003d08 <_printf_common+0xac>
 8003d00:	f04f 30ff 	mov.w	r0, #4294967295
 8003d04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d08:	3501      	adds	r5, #1
 8003d0a:	e7c6      	b.n	8003c9a <_printf_common+0x3e>
 8003d0c:	18e1      	adds	r1, r4, r3
 8003d0e:	1c5a      	adds	r2, r3, #1
 8003d10:	2030      	movs	r0, #48	@ 0x30
 8003d12:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003d16:	4422      	add	r2, r4
 8003d18:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003d1c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003d20:	3302      	adds	r3, #2
 8003d22:	e7c7      	b.n	8003cb4 <_printf_common+0x58>
 8003d24:	2301      	movs	r3, #1
 8003d26:	4622      	mov	r2, r4
 8003d28:	4641      	mov	r1, r8
 8003d2a:	4638      	mov	r0, r7
 8003d2c:	47c8      	blx	r9
 8003d2e:	3001      	adds	r0, #1
 8003d30:	d0e6      	beq.n	8003d00 <_printf_common+0xa4>
 8003d32:	3601      	adds	r6, #1
 8003d34:	e7d9      	b.n	8003cea <_printf_common+0x8e>
	...

08003d38 <_printf_i>:
 8003d38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003d3c:	7e0f      	ldrb	r7, [r1, #24]
 8003d3e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003d40:	2f78      	cmp	r7, #120	@ 0x78
 8003d42:	4691      	mov	r9, r2
 8003d44:	4680      	mov	r8, r0
 8003d46:	460c      	mov	r4, r1
 8003d48:	469a      	mov	sl, r3
 8003d4a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003d4e:	d807      	bhi.n	8003d60 <_printf_i+0x28>
 8003d50:	2f62      	cmp	r7, #98	@ 0x62
 8003d52:	d80a      	bhi.n	8003d6a <_printf_i+0x32>
 8003d54:	2f00      	cmp	r7, #0
 8003d56:	f000 80d2 	beq.w	8003efe <_printf_i+0x1c6>
 8003d5a:	2f58      	cmp	r7, #88	@ 0x58
 8003d5c:	f000 80b9 	beq.w	8003ed2 <_printf_i+0x19a>
 8003d60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003d64:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003d68:	e03a      	b.n	8003de0 <_printf_i+0xa8>
 8003d6a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003d6e:	2b15      	cmp	r3, #21
 8003d70:	d8f6      	bhi.n	8003d60 <_printf_i+0x28>
 8003d72:	a101      	add	r1, pc, #4	@ (adr r1, 8003d78 <_printf_i+0x40>)
 8003d74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003d78:	08003dd1 	.word	0x08003dd1
 8003d7c:	08003de5 	.word	0x08003de5
 8003d80:	08003d61 	.word	0x08003d61
 8003d84:	08003d61 	.word	0x08003d61
 8003d88:	08003d61 	.word	0x08003d61
 8003d8c:	08003d61 	.word	0x08003d61
 8003d90:	08003de5 	.word	0x08003de5
 8003d94:	08003d61 	.word	0x08003d61
 8003d98:	08003d61 	.word	0x08003d61
 8003d9c:	08003d61 	.word	0x08003d61
 8003da0:	08003d61 	.word	0x08003d61
 8003da4:	08003ee5 	.word	0x08003ee5
 8003da8:	08003e0f 	.word	0x08003e0f
 8003dac:	08003e9f 	.word	0x08003e9f
 8003db0:	08003d61 	.word	0x08003d61
 8003db4:	08003d61 	.word	0x08003d61
 8003db8:	08003f07 	.word	0x08003f07
 8003dbc:	08003d61 	.word	0x08003d61
 8003dc0:	08003e0f 	.word	0x08003e0f
 8003dc4:	08003d61 	.word	0x08003d61
 8003dc8:	08003d61 	.word	0x08003d61
 8003dcc:	08003ea7 	.word	0x08003ea7
 8003dd0:	6833      	ldr	r3, [r6, #0]
 8003dd2:	1d1a      	adds	r2, r3, #4
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	6032      	str	r2, [r6, #0]
 8003dd8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003ddc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003de0:	2301      	movs	r3, #1
 8003de2:	e09d      	b.n	8003f20 <_printf_i+0x1e8>
 8003de4:	6833      	ldr	r3, [r6, #0]
 8003de6:	6820      	ldr	r0, [r4, #0]
 8003de8:	1d19      	adds	r1, r3, #4
 8003dea:	6031      	str	r1, [r6, #0]
 8003dec:	0606      	lsls	r6, r0, #24
 8003dee:	d501      	bpl.n	8003df4 <_printf_i+0xbc>
 8003df0:	681d      	ldr	r5, [r3, #0]
 8003df2:	e003      	b.n	8003dfc <_printf_i+0xc4>
 8003df4:	0645      	lsls	r5, r0, #25
 8003df6:	d5fb      	bpl.n	8003df0 <_printf_i+0xb8>
 8003df8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003dfc:	2d00      	cmp	r5, #0
 8003dfe:	da03      	bge.n	8003e08 <_printf_i+0xd0>
 8003e00:	232d      	movs	r3, #45	@ 0x2d
 8003e02:	426d      	negs	r5, r5
 8003e04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e08:	4859      	ldr	r0, [pc, #356]	@ (8003f70 <_printf_i+0x238>)
 8003e0a:	230a      	movs	r3, #10
 8003e0c:	e011      	b.n	8003e32 <_printf_i+0xfa>
 8003e0e:	6821      	ldr	r1, [r4, #0]
 8003e10:	6833      	ldr	r3, [r6, #0]
 8003e12:	0608      	lsls	r0, r1, #24
 8003e14:	f853 5b04 	ldr.w	r5, [r3], #4
 8003e18:	d402      	bmi.n	8003e20 <_printf_i+0xe8>
 8003e1a:	0649      	lsls	r1, r1, #25
 8003e1c:	bf48      	it	mi
 8003e1e:	b2ad      	uxthmi	r5, r5
 8003e20:	2f6f      	cmp	r7, #111	@ 0x6f
 8003e22:	4853      	ldr	r0, [pc, #332]	@ (8003f70 <_printf_i+0x238>)
 8003e24:	6033      	str	r3, [r6, #0]
 8003e26:	bf14      	ite	ne
 8003e28:	230a      	movne	r3, #10
 8003e2a:	2308      	moveq	r3, #8
 8003e2c:	2100      	movs	r1, #0
 8003e2e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003e32:	6866      	ldr	r6, [r4, #4]
 8003e34:	60a6      	str	r6, [r4, #8]
 8003e36:	2e00      	cmp	r6, #0
 8003e38:	bfa2      	ittt	ge
 8003e3a:	6821      	ldrge	r1, [r4, #0]
 8003e3c:	f021 0104 	bicge.w	r1, r1, #4
 8003e40:	6021      	strge	r1, [r4, #0]
 8003e42:	b90d      	cbnz	r5, 8003e48 <_printf_i+0x110>
 8003e44:	2e00      	cmp	r6, #0
 8003e46:	d04b      	beq.n	8003ee0 <_printf_i+0x1a8>
 8003e48:	4616      	mov	r6, r2
 8003e4a:	fbb5 f1f3 	udiv	r1, r5, r3
 8003e4e:	fb03 5711 	mls	r7, r3, r1, r5
 8003e52:	5dc7      	ldrb	r7, [r0, r7]
 8003e54:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003e58:	462f      	mov	r7, r5
 8003e5a:	42bb      	cmp	r3, r7
 8003e5c:	460d      	mov	r5, r1
 8003e5e:	d9f4      	bls.n	8003e4a <_printf_i+0x112>
 8003e60:	2b08      	cmp	r3, #8
 8003e62:	d10b      	bne.n	8003e7c <_printf_i+0x144>
 8003e64:	6823      	ldr	r3, [r4, #0]
 8003e66:	07df      	lsls	r7, r3, #31
 8003e68:	d508      	bpl.n	8003e7c <_printf_i+0x144>
 8003e6a:	6923      	ldr	r3, [r4, #16]
 8003e6c:	6861      	ldr	r1, [r4, #4]
 8003e6e:	4299      	cmp	r1, r3
 8003e70:	bfde      	ittt	le
 8003e72:	2330      	movle	r3, #48	@ 0x30
 8003e74:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003e78:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003e7c:	1b92      	subs	r2, r2, r6
 8003e7e:	6122      	str	r2, [r4, #16]
 8003e80:	f8cd a000 	str.w	sl, [sp]
 8003e84:	464b      	mov	r3, r9
 8003e86:	aa03      	add	r2, sp, #12
 8003e88:	4621      	mov	r1, r4
 8003e8a:	4640      	mov	r0, r8
 8003e8c:	f7ff fee6 	bl	8003c5c <_printf_common>
 8003e90:	3001      	adds	r0, #1
 8003e92:	d14a      	bne.n	8003f2a <_printf_i+0x1f2>
 8003e94:	f04f 30ff 	mov.w	r0, #4294967295
 8003e98:	b004      	add	sp, #16
 8003e9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e9e:	6823      	ldr	r3, [r4, #0]
 8003ea0:	f043 0320 	orr.w	r3, r3, #32
 8003ea4:	6023      	str	r3, [r4, #0]
 8003ea6:	4833      	ldr	r0, [pc, #204]	@ (8003f74 <_printf_i+0x23c>)
 8003ea8:	2778      	movs	r7, #120	@ 0x78
 8003eaa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003eae:	6823      	ldr	r3, [r4, #0]
 8003eb0:	6831      	ldr	r1, [r6, #0]
 8003eb2:	061f      	lsls	r7, r3, #24
 8003eb4:	f851 5b04 	ldr.w	r5, [r1], #4
 8003eb8:	d402      	bmi.n	8003ec0 <_printf_i+0x188>
 8003eba:	065f      	lsls	r7, r3, #25
 8003ebc:	bf48      	it	mi
 8003ebe:	b2ad      	uxthmi	r5, r5
 8003ec0:	6031      	str	r1, [r6, #0]
 8003ec2:	07d9      	lsls	r1, r3, #31
 8003ec4:	bf44      	itt	mi
 8003ec6:	f043 0320 	orrmi.w	r3, r3, #32
 8003eca:	6023      	strmi	r3, [r4, #0]
 8003ecc:	b11d      	cbz	r5, 8003ed6 <_printf_i+0x19e>
 8003ece:	2310      	movs	r3, #16
 8003ed0:	e7ac      	b.n	8003e2c <_printf_i+0xf4>
 8003ed2:	4827      	ldr	r0, [pc, #156]	@ (8003f70 <_printf_i+0x238>)
 8003ed4:	e7e9      	b.n	8003eaa <_printf_i+0x172>
 8003ed6:	6823      	ldr	r3, [r4, #0]
 8003ed8:	f023 0320 	bic.w	r3, r3, #32
 8003edc:	6023      	str	r3, [r4, #0]
 8003ede:	e7f6      	b.n	8003ece <_printf_i+0x196>
 8003ee0:	4616      	mov	r6, r2
 8003ee2:	e7bd      	b.n	8003e60 <_printf_i+0x128>
 8003ee4:	6833      	ldr	r3, [r6, #0]
 8003ee6:	6825      	ldr	r5, [r4, #0]
 8003ee8:	6961      	ldr	r1, [r4, #20]
 8003eea:	1d18      	adds	r0, r3, #4
 8003eec:	6030      	str	r0, [r6, #0]
 8003eee:	062e      	lsls	r6, r5, #24
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	d501      	bpl.n	8003ef8 <_printf_i+0x1c0>
 8003ef4:	6019      	str	r1, [r3, #0]
 8003ef6:	e002      	b.n	8003efe <_printf_i+0x1c6>
 8003ef8:	0668      	lsls	r0, r5, #25
 8003efa:	d5fb      	bpl.n	8003ef4 <_printf_i+0x1bc>
 8003efc:	8019      	strh	r1, [r3, #0]
 8003efe:	2300      	movs	r3, #0
 8003f00:	6123      	str	r3, [r4, #16]
 8003f02:	4616      	mov	r6, r2
 8003f04:	e7bc      	b.n	8003e80 <_printf_i+0x148>
 8003f06:	6833      	ldr	r3, [r6, #0]
 8003f08:	1d1a      	adds	r2, r3, #4
 8003f0a:	6032      	str	r2, [r6, #0]
 8003f0c:	681e      	ldr	r6, [r3, #0]
 8003f0e:	6862      	ldr	r2, [r4, #4]
 8003f10:	2100      	movs	r1, #0
 8003f12:	4630      	mov	r0, r6
 8003f14:	f7fc f984 	bl	8000220 <memchr>
 8003f18:	b108      	cbz	r0, 8003f1e <_printf_i+0x1e6>
 8003f1a:	1b80      	subs	r0, r0, r6
 8003f1c:	6060      	str	r0, [r4, #4]
 8003f1e:	6863      	ldr	r3, [r4, #4]
 8003f20:	6123      	str	r3, [r4, #16]
 8003f22:	2300      	movs	r3, #0
 8003f24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003f28:	e7aa      	b.n	8003e80 <_printf_i+0x148>
 8003f2a:	6923      	ldr	r3, [r4, #16]
 8003f2c:	4632      	mov	r2, r6
 8003f2e:	4649      	mov	r1, r9
 8003f30:	4640      	mov	r0, r8
 8003f32:	47d0      	blx	sl
 8003f34:	3001      	adds	r0, #1
 8003f36:	d0ad      	beq.n	8003e94 <_printf_i+0x15c>
 8003f38:	6823      	ldr	r3, [r4, #0]
 8003f3a:	079b      	lsls	r3, r3, #30
 8003f3c:	d413      	bmi.n	8003f66 <_printf_i+0x22e>
 8003f3e:	68e0      	ldr	r0, [r4, #12]
 8003f40:	9b03      	ldr	r3, [sp, #12]
 8003f42:	4298      	cmp	r0, r3
 8003f44:	bfb8      	it	lt
 8003f46:	4618      	movlt	r0, r3
 8003f48:	e7a6      	b.n	8003e98 <_printf_i+0x160>
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	4632      	mov	r2, r6
 8003f4e:	4649      	mov	r1, r9
 8003f50:	4640      	mov	r0, r8
 8003f52:	47d0      	blx	sl
 8003f54:	3001      	adds	r0, #1
 8003f56:	d09d      	beq.n	8003e94 <_printf_i+0x15c>
 8003f58:	3501      	adds	r5, #1
 8003f5a:	68e3      	ldr	r3, [r4, #12]
 8003f5c:	9903      	ldr	r1, [sp, #12]
 8003f5e:	1a5b      	subs	r3, r3, r1
 8003f60:	42ab      	cmp	r3, r5
 8003f62:	dcf2      	bgt.n	8003f4a <_printf_i+0x212>
 8003f64:	e7eb      	b.n	8003f3e <_printf_i+0x206>
 8003f66:	2500      	movs	r5, #0
 8003f68:	f104 0619 	add.w	r6, r4, #25
 8003f6c:	e7f5      	b.n	8003f5a <_printf_i+0x222>
 8003f6e:	bf00      	nop
 8003f70:	080051ed 	.word	0x080051ed
 8003f74:	080051fe 	.word	0x080051fe

08003f78 <memmove>:
 8003f78:	4288      	cmp	r0, r1
 8003f7a:	b510      	push	{r4, lr}
 8003f7c:	eb01 0402 	add.w	r4, r1, r2
 8003f80:	d902      	bls.n	8003f88 <memmove+0x10>
 8003f82:	4284      	cmp	r4, r0
 8003f84:	4623      	mov	r3, r4
 8003f86:	d807      	bhi.n	8003f98 <memmove+0x20>
 8003f88:	1e43      	subs	r3, r0, #1
 8003f8a:	42a1      	cmp	r1, r4
 8003f8c:	d008      	beq.n	8003fa0 <memmove+0x28>
 8003f8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003f92:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003f96:	e7f8      	b.n	8003f8a <memmove+0x12>
 8003f98:	4402      	add	r2, r0
 8003f9a:	4601      	mov	r1, r0
 8003f9c:	428a      	cmp	r2, r1
 8003f9e:	d100      	bne.n	8003fa2 <memmove+0x2a>
 8003fa0:	bd10      	pop	{r4, pc}
 8003fa2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003fa6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003faa:	e7f7      	b.n	8003f9c <memmove+0x24>

08003fac <_sbrk_r>:
 8003fac:	b538      	push	{r3, r4, r5, lr}
 8003fae:	4d06      	ldr	r5, [pc, #24]	@ (8003fc8 <_sbrk_r+0x1c>)
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	4604      	mov	r4, r0
 8003fb4:	4608      	mov	r0, r1
 8003fb6:	602b      	str	r3, [r5, #0]
 8003fb8:	f7fc fda0 	bl	8000afc <_sbrk>
 8003fbc:	1c43      	adds	r3, r0, #1
 8003fbe:	d102      	bne.n	8003fc6 <_sbrk_r+0x1a>
 8003fc0:	682b      	ldr	r3, [r5, #0]
 8003fc2:	b103      	cbz	r3, 8003fc6 <_sbrk_r+0x1a>
 8003fc4:	6023      	str	r3, [r4, #0]
 8003fc6:	bd38      	pop	{r3, r4, r5, pc}
 8003fc8:	20000664 	.word	0x20000664

08003fcc <_realloc_r>:
 8003fcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003fd0:	4680      	mov	r8, r0
 8003fd2:	4615      	mov	r5, r2
 8003fd4:	460c      	mov	r4, r1
 8003fd6:	b921      	cbnz	r1, 8003fe2 <_realloc_r+0x16>
 8003fd8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003fdc:	4611      	mov	r1, r2
 8003fde:	f7ff bc59 	b.w	8003894 <_malloc_r>
 8003fe2:	b92a      	cbnz	r2, 8003ff0 <_realloc_r+0x24>
 8003fe4:	f7ff fbea 	bl	80037bc <_free_r>
 8003fe8:	2400      	movs	r4, #0
 8003fea:	4620      	mov	r0, r4
 8003fec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ff0:	f000 f81a 	bl	8004028 <_malloc_usable_size_r>
 8003ff4:	4285      	cmp	r5, r0
 8003ff6:	4606      	mov	r6, r0
 8003ff8:	d802      	bhi.n	8004000 <_realloc_r+0x34>
 8003ffa:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003ffe:	d8f4      	bhi.n	8003fea <_realloc_r+0x1e>
 8004000:	4629      	mov	r1, r5
 8004002:	4640      	mov	r0, r8
 8004004:	f7ff fc46 	bl	8003894 <_malloc_r>
 8004008:	4607      	mov	r7, r0
 800400a:	2800      	cmp	r0, #0
 800400c:	d0ec      	beq.n	8003fe8 <_realloc_r+0x1c>
 800400e:	42b5      	cmp	r5, r6
 8004010:	462a      	mov	r2, r5
 8004012:	4621      	mov	r1, r4
 8004014:	bf28      	it	cs
 8004016:	4632      	movcs	r2, r6
 8004018:	f7ff fbc2 	bl	80037a0 <memcpy>
 800401c:	4621      	mov	r1, r4
 800401e:	4640      	mov	r0, r8
 8004020:	f7ff fbcc 	bl	80037bc <_free_r>
 8004024:	463c      	mov	r4, r7
 8004026:	e7e0      	b.n	8003fea <_realloc_r+0x1e>

08004028 <_malloc_usable_size_r>:
 8004028:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800402c:	1f18      	subs	r0, r3, #4
 800402e:	2b00      	cmp	r3, #0
 8004030:	bfbc      	itt	lt
 8004032:	580b      	ldrlt	r3, [r1, r0]
 8004034:	18c0      	addlt	r0, r0, r3
 8004036:	4770      	bx	lr

08004038 <_init>:
 8004038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800403a:	bf00      	nop
 800403c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800403e:	bc08      	pop	{r3}
 8004040:	469e      	mov	lr, r3
 8004042:	4770      	bx	lr

08004044 <_fini>:
 8004044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004046:	bf00      	nop
 8004048:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800404a:	bc08      	pop	{r3}
 800404c:	469e      	mov	lr, r3
 800404e:	4770      	bx	lr
