#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Dec 23 16:54:00 2024
# Process ID: 12408
# Current directory: C:/Users/user/Desktop/verilog/Verilog/kit_verilog/Exercise3_FullAddSub/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log block.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source block.tcl
# Log file: C:/Users/user/Desktop/verilog/Verilog/kit_verilog/Exercise3_FullAddSub/project_1/project_1.runs/synth_1/block.vds
# Journal file: C:/Users/user/Desktop/verilog/Verilog/kit_verilog/Exercise3_FullAddSub/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source block.tcl -notrace
Command: synth_design -top block -part xc7s75fgga484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s75'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s75'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8308
WARNING: [Synth 8-2611] redeclaration of ansi port s is not allowed [C:/Users/user/Desktop/verilog/Verilog/kit_verilog/Exercise3_FullAddSub/project_1/project_1.srcs/sources_1/new/block.v:31]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1145.109 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'block' [C:/Users/user/Desktop/verilog/Verilog/kit_verilog/Exercise3_FullAddSub/project_1/project_1.srcs/sources_1/new/block.v:23]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/Users/user/Desktop/verilog/Verilog/kit_verilog/Exercise3_FullAddSub/project_1/project_1.srcs/sources_1/new/block.v:45]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (1#1) [C:/Users/user/Desktop/verilog/Verilog/kit_verilog/Exercise3_FullAddSub/project_1/project_1.srcs/sources_1/new/block.v:45]
ERROR: [Synth 8-550] port width mismatch in instance array for port 'cin': actual width = 3, formal width = 1, instance count = 4 [C:/Users/user/Desktop/verilog/Verilog/kit_verilog/Exercise3_FullAddSub/project_1/project_1.srcs/sources_1/new/block.v:37]
ERROR: [Synth 8-6156] failed synthesizing module 'block' [C:/Users/user/Desktop/verilog/Verilog/kit_verilog/Exercise3_FullAddSub/project_1/project_1.srcs/sources_1/new/block.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1145.109 ; gain = 0.000
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Dec 23 16:54:06 2024...
