current_design recv_top
create_clock [get_ports {clk}] -name clk -period 1000 -waveform {0 50}
