Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Tue Dec 26 22:00:45 2023
| Host             : LegionWells running 64-bit major release  (build 9200)
| Command          : report_power -file MiniPiano_power_routed.rpt -pb MiniPiano_power_summary_routed.pb -rpx MiniPiano_power_routed.rpx
| Design           : MiniPiano
| Device           : xc7a35tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 29.726 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 29.239                           |
| Device Static (W)        | 0.487                            |
| Effective TJA (C/W)      | 4.8                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    10.660 |     5078 |       --- |             --- |
|   LUT as Logic           |     9.091 |     2017 |     20800 |            9.70 |
|   CARRY4                 |     1.435 |      242 |      8150 |            2.97 |
|   Register               |     0.056 |     2227 |     41600 |            5.35 |
|   F7/F8 Muxes            |     0.050 |      359 |     32600 |            1.10 |
|   BUFG                   |     0.015 |        3 |        32 |            9.38 |
|   LUT as Distributed RAM |     0.012 |        7 |      9600 |            0.07 |
|   Others                 |     0.000 |       37 |       --- |             --- |
| Signals                  |    10.275 |     4005 |       --- |             --- |
| Block RAM                |     0.117 |        1 |        50 |            2.00 |
| I/O                      |     8.187 |       61 |       210 |           29.05 |
| Static Power             |     0.487 |          |           |                 |
| Total                    |    29.726 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    21.464 |      21.122 |      0.341 |
| Vccaux    |       1.800 |     0.350 |       0.297 |      0.053 |
| Vcco33    |       3.300 |     2.296 |       2.295 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.019 |       0.009 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| MiniPiano                                        |    29.239 |
|   buzzer                                         |    19.028 |
|     b1                                           |     0.737 |
|       k_record                                   |     0.119 |
|       u_ram1                                     |     0.072 |
|         U0                                       |     0.072 |
|           inst_blk_mem_gen                       |     0.072 |
|             gnbram.gnativebmg.native_blk_mem_gen |     0.072 |
|               valid.cstr                         |     0.072 |
|                 ramloop[0].ram.r                 |     0.072 |
|                   prim_noinit.ram                |     0.072 |
|       u_ram2                                     |     0.061 |
|         U0                                       |     0.061 |
|           inst_blk_mem_gen                       |     0.061 |
|             gnbram.gnativebmg.native_blk_mem_gen |     0.061 |
|               valid.cstr                         |     0.061 |
|                 ramloop[0].ram.r                 |     0.061 |
|                   prim_noinit.ram                |     0.061 |
|     nolabel_line72                               |     2.939 |
|       com_pro                                    |     0.028 |
|         clk_div                                  |     0.022 |
|       k2                                         |     1.033 |
|     u1                                           |     0.136 |
|     u2                                           |     0.577 |
|       cd1                                        |     0.152 |
|       level_reg_0_3_0_0                          |     0.005 |
|       level_reg_0_3_1_1                          |     0.016 |
|       level_reg_0_3_2_2                          |     0.017 |
|       level_reg_0_3_3_3                          |     0.015 |
|       level_reg_0_3_4_4                          |     0.009 |
|       level_reg_0_3_5_5                          |     0.006 |
|       level_reg_0_3_6_6                          |     0.005 |
|     u3                                           |    13.899 |
|     u4                                           |     0.739 |
|   light                                          |     0.418 |
+--------------------------------------------------+-----------+


