#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000021e18ada010 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000021e18d42990_0 .net "PC", 31 0, L_0000021e18dc9de0;  1 drivers
v0000021e18d42df0_0 .net "cycles_consumed", 31 0, v0000021e18d41090_0;  1 drivers
v0000021e18d40f50_0 .var "input_clk", 0 0;
v0000021e18d422b0_0 .var "rst", 0 0;
S_0000021e18a5d800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000021e18ada010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000021e18c81ae0 .functor NOR 1, v0000021e18d40f50_0, v0000021e18d30b60_0, C4<0>, C4<0>;
L_0000021e18c82b80 .functor AND 1, v0000021e18d15d80_0, v0000021e18d161e0_0, C4<1>, C4<1>;
L_0000021e18c831a0 .functor AND 1, L_0000021e18c82b80, L_0000021e18d413b0, C4<1>, C4<1>;
L_0000021e18c82b10 .functor AND 1, v0000021e18d03500_0, v0000021e18d05800_0, C4<1>, C4<1>;
L_0000021e18c82170 .functor AND 1, L_0000021e18c82b10, L_0000021e18d40eb0, C4<1>, C4<1>;
L_0000021e18c82f00 .functor AND 1, v0000021e18d33220_0, v0000021e18d330e0_0, C4<1>, C4<1>;
L_0000021e18c82480 .functor AND 1, L_0000021e18c82f00, L_0000021e18d40ff0, C4<1>, C4<1>;
L_0000021e18c82e20 .functor AND 1, v0000021e18d15d80_0, v0000021e18d161e0_0, C4<1>, C4<1>;
L_0000021e18c82e90 .functor AND 1, L_0000021e18c82e20, L_0000021e18d423f0, C4<1>, C4<1>;
L_0000021e18c83210 .functor AND 1, v0000021e18d03500_0, v0000021e18d05800_0, C4<1>, C4<1>;
L_0000021e18c821e0 .functor AND 1, L_0000021e18c83210, L_0000021e18d414f0, C4<1>, C4<1>;
L_0000021e18c83050 .functor AND 1, v0000021e18d33220_0, v0000021e18d330e0_0, C4<1>, C4<1>;
L_0000021e18c830c0 .functor AND 1, L_0000021e18c83050, L_0000021e18d42710, C4<1>, C4<1>;
L_0000021e18d468a0 .functor NOT 1, L_0000021e18c81ae0, C4<0>, C4<0>, C4<0>;
L_0000021e18d47d30 .functor NOT 1, L_0000021e18c81ae0, C4<0>, C4<0>, C4<0>;
L_0000021e18d5d260 .functor NOT 1, L_0000021e18c81ae0, C4<0>, C4<0>, C4<0>;
L_0000021e18d5e450 .functor NOT 1, L_0000021e18c81ae0, C4<0>, C4<0>, C4<0>;
L_0000021e18d5e5a0 .functor NOT 1, L_0000021e18c81ae0, C4<0>, C4<0>, C4<0>;
L_0000021e18dc9de0 .functor BUFZ 32, v0000021e18d2f760_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021e18d33540_0 .net "EX1_ALU_OPER1", 31 0, L_0000021e18d48270;  1 drivers
v0000021e18d33680_0 .net "EX1_ALU_OPER2", 31 0, L_0000021e18d5db20;  1 drivers
v0000021e18d337c0_0 .net "EX1_PC", 31 0, v0000021e18d13f80_0;  1 drivers
v0000021e18d33900_0 .net "EX1_PFC", 31 0, v0000021e18d12fe0_0;  1 drivers
v0000021e18d33a40_0 .net "EX1_PFC_to_IF", 31 0, L_0000021e18d3f330;  1 drivers
v0000021e18d33360_0 .net "EX1_forward_to_B", 31 0, v0000021e18d14de0_0;  1 drivers
v0000021e18d33720_0 .net "EX1_is_beq", 0 0, v0000021e18d129a0_0;  1 drivers
v0000021e18d334a0_0 .net "EX1_is_bne", 0 0, v0000021e18d140c0_0;  1 drivers
v0000021e18d2c380_0 .net "EX1_is_jal", 0 0, v0000021e18d12cc0_0;  1 drivers
v0000021e18d2cb00_0 .net "EX1_is_jr", 0 0, v0000021e18d14980_0;  1 drivers
v0000021e18d2db40_0 .net "EX1_is_oper2_immed", 0 0, v0000021e18d133a0_0;  1 drivers
v0000021e18d2d8c0_0 .net "EX1_memread", 0 0, v0000021e18d14660_0;  1 drivers
v0000021e18d2d140_0 .net "EX1_memwrite", 0 0, v0000021e18d13120_0;  1 drivers
v0000021e18d2da00_0 .net "EX1_opcode", 11 0, v0000021e18d13ee0_0;  1 drivers
v0000021e18d2cba0_0 .net "EX1_predicted", 0 0, v0000021e18d14c00_0;  1 drivers
v0000021e18d2e0e0_0 .net "EX1_rd_ind", 4 0, v0000021e18d13580_0;  1 drivers
v0000021e18d2c4c0_0 .net "EX1_rd_indzero", 0 0, v0000021e18d13d00_0;  1 drivers
v0000021e18d2df00_0 .net "EX1_regwrite", 0 0, v0000021e18d14ca0_0;  1 drivers
v0000021e18d2d0a0_0 .net "EX1_rs1", 31 0, v0000021e18d12e00_0;  1 drivers
v0000021e18d2daa0_0 .net "EX1_rs1_ind", 4 0, v0000021e18d13260_0;  1 drivers
v0000021e18d2e2c0_0 .net "EX1_rs2", 31 0, v0000021e18d148e0_0;  1 drivers
v0000021e18d2d820_0 .net "EX1_rs2_ind", 4 0, v0000021e18d15100_0;  1 drivers
v0000021e18d2dfa0_0 .net "EX1_rs2_out", 31 0, L_0000021e18d5c8c0;  1 drivers
v0000021e18d2d6e0_0 .net "EX2_ALU_OPER1", 31 0, v0000021e18d156a0_0;  1 drivers
v0000021e18d2d5a0_0 .net "EX2_ALU_OPER2", 31 0, v0000021e18d15ce0_0;  1 drivers
v0000021e18d2cf60_0 .net "EX2_ALU_OUT", 31 0, L_0000021e18d3fa10;  1 drivers
v0000021e18d2cc40_0 .net "EX2_PC", 31 0, v0000021e18d15420_0;  1 drivers
v0000021e18d2c100_0 .net "EX2_PFC_to_IF", 31 0, v0000021e18d157e0_0;  1 drivers
v0000021e18d2d1e0_0 .net "EX2_forward_to_B", 31 0, v0000021e18d16320_0;  1 drivers
v0000021e18d2d640_0 .net "EX2_is_beq", 0 0, v0000021e18d15880_0;  1 drivers
v0000021e18d2c420_0 .net "EX2_is_bne", 0 0, v0000021e18d16000_0;  1 drivers
v0000021e18d2dbe0_0 .net "EX2_is_jal", 0 0, v0000021e18d16460_0;  1 drivers
v0000021e18d2d280_0 .net "EX2_is_jr", 0 0, v0000021e18d154c0_0;  1 drivers
v0000021e18d2bfc0_0 .net "EX2_is_oper2_immed", 0 0, v0000021e18d16500_0;  1 drivers
v0000021e18d2ca60_0 .net "EX2_memread", 0 0, v0000021e18d16780_0;  1 drivers
v0000021e18d2dc80_0 .net "EX2_memwrite", 0 0, v0000021e18d15560_0;  1 drivers
v0000021e18d2d320_0 .net "EX2_opcode", 11 0, v0000021e18d151a0_0;  1 drivers
v0000021e18d2cec0_0 .net "EX2_predicted", 0 0, v0000021e18d15920_0;  1 drivers
v0000021e18d2c1a0_0 .net "EX2_rd_ind", 4 0, v0000021e18d15a60_0;  1 drivers
v0000021e18d2cce0_0 .net "EX2_rd_indzero", 0 0, v0000021e18d161e0_0;  1 drivers
v0000021e18d2e040_0 .net "EX2_regwrite", 0 0, v0000021e18d15d80_0;  1 drivers
v0000021e18d2d000_0 .net "EX2_rs1", 31 0, v0000021e18d15e20_0;  1 drivers
v0000021e18d2d3c0_0 .net "EX2_rs1_ind", 4 0, v0000021e18d15ec0_0;  1 drivers
v0000021e18d2d460_0 .net "EX2_rs2_ind", 4 0, v0000021e18d15f60_0;  1 drivers
v0000021e18d2dd20_0 .net "EX2_rs2_out", 31 0, v0000021e18d160a0_0;  1 drivers
v0000021e18d2d960_0 .net "ID_INST", 31 0, v0000021e18d1b510_0;  1 drivers
v0000021e18d2be80_0 .net "ID_PC", 31 0, v0000021e18d1b6f0_0;  1 drivers
v0000021e18d2c2e0_0 .net "ID_PFC_to_EX", 31 0, L_0000021e18d437f0;  1 drivers
v0000021e18d2bde0_0 .net "ID_PFC_to_IF", 31 0, L_0000021e18d44790;  1 drivers
v0000021e18d2ddc0_0 .net "ID_forward_to_B", 31 0, L_0000021e18d452d0;  1 drivers
v0000021e18d2c240_0 .net "ID_is_beq", 0 0, L_0000021e18d44510;  1 drivers
v0000021e18d2bc00_0 .net "ID_is_bne", 0 0, L_0000021e18d445b0;  1 drivers
v0000021e18d2d500_0 .net "ID_is_j", 0 0, L_0000021e18d45b90;  1 drivers
v0000021e18d2de60_0 .net "ID_is_jal", 0 0, L_0000021e18d45d70;  1 drivers
v0000021e18d2c560_0 .net "ID_is_jr", 0 0, L_0000021e18d44b50;  1 drivers
v0000021e18d2bf20_0 .net "ID_is_oper2_immed", 0 0, L_0000021e18d478d0;  1 drivers
v0000021e18d2c060_0 .net "ID_memread", 0 0, L_0000021e18d45af0;  1 drivers
v0000021e18d2d780_0 .net "ID_memwrite", 0 0, L_0000021e18d45ff0;  1 drivers
v0000021e18d2c600_0 .net "ID_opcode", 11 0, v0000021e18d2e900_0;  1 drivers
v0000021e18d2e180_0 .net "ID_predicted", 0 0, v0000021e18d1ddb0_0;  1 drivers
v0000021e18d2e220_0 .net "ID_rd_ind", 4 0, v0000021e18d30520_0;  1 drivers
v0000021e18d2c880_0 .net "ID_regwrite", 0 0, L_0000021e18d45f50;  1 drivers
v0000021e18d2c6a0_0 .net "ID_rs1", 31 0, v0000021e18d183b0_0;  1 drivers
v0000021e18d2bb60_0 .net "ID_rs1_ind", 4 0, v0000021e18d2f940_0;  1 drivers
v0000021e18d2cd80_0 .net "ID_rs2", 31 0, v0000021e18d18130_0;  1 drivers
v0000021e18d2c740_0 .net "ID_rs2_ind", 4 0, v0000021e18d2e7c0_0;  1 drivers
v0000021e18d2ce20_0 .net "IF_INST", 31 0, L_0000021e18d47c50;  1 drivers
v0000021e18d2bca0_0 .net "IF_pc", 31 0, v0000021e18d2f760_0;  1 drivers
v0000021e18d2bd40_0 .net "MEM_ALU_OUT", 31 0, v0000021e18d044a0_0;  1 drivers
v0000021e18d2c7e0_0 .net "MEM_Data_mem_out", 31 0, v0000021e18d317e0_0;  1 drivers
v0000021e18d2c920_0 .net "MEM_memread", 0 0, v0000021e18d03460_0;  1 drivers
v0000021e18d2c9c0_0 .net "MEM_memwrite", 0 0, v0000021e18d04c20_0;  1 drivers
v0000021e18d42f30_0 .net "MEM_opcode", 11 0, v0000021e18d03e60_0;  1 drivers
v0000021e18d42ad0_0 .net "MEM_rd_ind", 4 0, v0000021e18d05120_0;  1 drivers
v0000021e18d41590_0 .net "MEM_rd_indzero", 0 0, v0000021e18d05800_0;  1 drivers
v0000021e18d42fd0_0 .net "MEM_regwrite", 0 0, v0000021e18d03500_0;  1 drivers
v0000021e18d40b90_0 .net "MEM_rs2", 31 0, v0000021e18d045e0_0;  1 drivers
v0000021e18d420d0_0 .net "PC", 31 0, L_0000021e18dc9de0;  alias, 1 drivers
v0000021e18d425d0_0 .net "STALL_ID1_FLUSH", 0 0, v0000021e18d1cff0_0;  1 drivers
v0000021e18d418b0_0 .net "STALL_ID2_FLUSH", 0 0, v0000021e18d1d090_0;  1 drivers
v0000021e18d41770_0 .net "STALL_IF_FLUSH", 0 0, v0000021e18d1ed50_0;  1 drivers
v0000021e18d43070_0 .net "WB_ALU_OUT", 31 0, v0000021e18d31240_0;  1 drivers
v0000021e18d40c30_0 .net "WB_Data_mem_out", 31 0, v0000021e18d312e0_0;  1 drivers
v0000021e18d40910_0 .net "WB_memread", 0 0, v0000021e18d33040_0;  1 drivers
v0000021e18d41950_0 .net "WB_rd_ind", 4 0, v0000021e18d32a00_0;  1 drivers
v0000021e18d42490_0 .net "WB_rd_indzero", 0 0, v0000021e18d330e0_0;  1 drivers
v0000021e18d419f0_0 .net "WB_regwrite", 0 0, v0000021e18d33220_0;  1 drivers
v0000021e18d42350_0 .net "Wrong_prediction", 0 0, L_0000021e18d5e530;  1 drivers
v0000021e18d41a90_0 .net *"_ivl_1", 0 0, L_0000021e18c82b80;  1 drivers
v0000021e18d42670_0 .net *"_ivl_13", 0 0, L_0000021e18c82f00;  1 drivers
v0000021e18d41ef0_0 .net *"_ivl_14", 0 0, L_0000021e18d40ff0;  1 drivers
v0000021e18d427b0_0 .net *"_ivl_19", 0 0, L_0000021e18c82e20;  1 drivers
v0000021e18d42b70_0 .net *"_ivl_2", 0 0, L_0000021e18d413b0;  1 drivers
v0000021e18d41b30_0 .net *"_ivl_20", 0 0, L_0000021e18d423f0;  1 drivers
v0000021e18d42a30_0 .net *"_ivl_25", 0 0, L_0000021e18c83210;  1 drivers
v0000021e18d41270_0 .net *"_ivl_26", 0 0, L_0000021e18d414f0;  1 drivers
v0000021e18d41810_0 .net *"_ivl_31", 0 0, L_0000021e18c83050;  1 drivers
v0000021e18d42c10_0 .net *"_ivl_32", 0 0, L_0000021e18d42710;  1 drivers
v0000021e18d41130_0 .net *"_ivl_40", 31 0, L_0000021e18d45cd0;  1 drivers
L_0000021e18d60c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d41630_0 .net *"_ivl_43", 26 0, L_0000021e18d60c58;  1 drivers
L_0000021e18d60ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d41bd0_0 .net/2u *"_ivl_44", 31 0, L_0000021e18d60ca0;  1 drivers
v0000021e18d411d0_0 .net *"_ivl_52", 31 0, L_0000021e18db3a50;  1 drivers
L_0000021e18d60d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d416d0_0 .net *"_ivl_55", 26 0, L_0000021e18d60d30;  1 drivers
L_0000021e18d60d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d40af0_0 .net/2u *"_ivl_56", 31 0, L_0000021e18d60d78;  1 drivers
v0000021e18d42170_0 .net *"_ivl_7", 0 0, L_0000021e18c82b10;  1 drivers
v0000021e18d40a50_0 .net *"_ivl_8", 0 0, L_0000021e18d40eb0;  1 drivers
v0000021e18d41c70_0 .net "alu_selA", 1 0, L_0000021e18d41310;  1 drivers
v0000021e18d42530_0 .net "alu_selB", 1 0, L_0000021e18d44830;  1 drivers
v0000021e18d41d10_0 .net "clk", 0 0, L_0000021e18c81ae0;  1 drivers
v0000021e18d41090_0 .var "cycles_consumed", 31 0;
v0000021e18d41db0_0 .net "exhaz", 0 0, L_0000021e18c82170;  1 drivers
v0000021e18d409b0_0 .net "exhaz2", 0 0, L_0000021e18c821e0;  1 drivers
v0000021e18d41f90_0 .net "hlt", 0 0, v0000021e18d30b60_0;  1 drivers
v0000021e18d41450_0 .net "idhaz", 0 0, L_0000021e18c831a0;  1 drivers
v0000021e18d41e50_0 .net "idhaz2", 0 0, L_0000021e18c82e90;  1 drivers
v0000021e18d42d50_0 .net "if_id_write", 0 0, v0000021e18d1efd0_0;  1 drivers
v0000021e18d40cd0_0 .net "input_clk", 0 0, v0000021e18d40f50_0;  1 drivers
v0000021e18d42850_0 .net "is_branch_and_taken", 0 0, L_0000021e18d46ec0;  1 drivers
v0000021e18d40d70_0 .net "memhaz", 0 0, L_0000021e18c82480;  1 drivers
v0000021e18d428f0_0 .net "memhaz2", 0 0, L_0000021e18c830c0;  1 drivers
v0000021e18d40e10_0 .net "pc_src", 2 0, L_0000021e18d44010;  1 drivers
v0000021e18d42210_0 .net "pc_write", 0 0, v0000021e18d1f250_0;  1 drivers
v0000021e18d42cb0_0 .net "rst", 0 0, v0000021e18d422b0_0;  1 drivers
v0000021e18d42030_0 .net "store_rs2_forward", 1 0, L_0000021e18d450f0;  1 drivers
v0000021e18d42e90_0 .net "wdata_to_reg_file", 31 0, L_0000021e18dc9d70;  1 drivers
E_0000021e18c89d50/0 .event negedge, v0000021e18d1d630_0;
E_0000021e18c89d50/1 .event posedge, v0000021e18d03140_0;
E_0000021e18c89d50 .event/or E_0000021e18c89d50/0, E_0000021e18c89d50/1;
L_0000021e18d413b0 .cmp/eq 5, v0000021e18d15a60_0, v0000021e18d13260_0;
L_0000021e18d40eb0 .cmp/eq 5, v0000021e18d05120_0, v0000021e18d13260_0;
L_0000021e18d40ff0 .cmp/eq 5, v0000021e18d32a00_0, v0000021e18d13260_0;
L_0000021e18d423f0 .cmp/eq 5, v0000021e18d15a60_0, v0000021e18d15100_0;
L_0000021e18d414f0 .cmp/eq 5, v0000021e18d05120_0, v0000021e18d15100_0;
L_0000021e18d42710 .cmp/eq 5, v0000021e18d32a00_0, v0000021e18d15100_0;
L_0000021e18d45cd0 .concat [ 5 27 0 0], v0000021e18d30520_0, L_0000021e18d60c58;
L_0000021e18d45a50 .cmp/ne 32, L_0000021e18d45cd0, L_0000021e18d60ca0;
L_0000021e18db3a50 .concat [ 5 27 0 0], v0000021e18d15a60_0, L_0000021e18d60d30;
L_0000021e18db3c30 .cmp/ne 32, L_0000021e18db3a50, L_0000021e18d60d78;
S_0000021e18a5d990 .scope module, "FA" "forwardA" 3 57, 4 1 0, S_0000021e18a5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000021e18c82bf0 .functor NOT 1, L_0000021e18c82170, C4<0>, C4<0>, C4<0>;
L_0000021e18c82c60 .functor AND 1, L_0000021e18c82480, L_0000021e18c82bf0, C4<1>, C4<1>;
L_0000021e18c82d40 .functor OR 1, L_0000021e18c831a0, L_0000021e18c82c60, C4<0>, C4<0>;
L_0000021e18c82db0 .functor OR 1, L_0000021e18c831a0, L_0000021e18c82170, C4<0>, C4<0>;
v0000021e18ca84b0_0 .net *"_ivl_12", 0 0, L_0000021e18c82db0;  1 drivers
v0000021e18ca89b0_0 .net *"_ivl_2", 0 0, L_0000021e18c82bf0;  1 drivers
v0000021e18ca9810_0 .net *"_ivl_5", 0 0, L_0000021e18c82c60;  1 drivers
v0000021e18ca7d30_0 .net *"_ivl_7", 0 0, L_0000021e18c82d40;  1 drivers
v0000021e18ca94f0_0 .net "alu_selA", 1 0, L_0000021e18d41310;  alias, 1 drivers
v0000021e18ca7ab0_0 .net "exhaz", 0 0, L_0000021e18c82170;  alias, 1 drivers
v0000021e18ca9090_0 .net "idhaz", 0 0, L_0000021e18c831a0;  alias, 1 drivers
v0000021e18ca8e10_0 .net "memhaz", 0 0, L_0000021e18c82480;  alias, 1 drivers
L_0000021e18d41310 .concat8 [ 1 1 0 0], L_0000021e18c82d40, L_0000021e18c82db0;
S_0000021e18a729c0 .scope module, "FB" "forwardB" 3 68, 5 1 0, S_0000021e18a5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000021e18c82250 .functor NOT 1, L_0000021e18c821e0, C4<0>, C4<0>, C4<0>;
L_0000021e18c82fe0 .functor AND 1, L_0000021e18c830c0, L_0000021e18c82250, C4<1>, C4<1>;
L_0000021e18c83130 .functor OR 1, L_0000021e18c82e90, L_0000021e18c82fe0, C4<0>, C4<0>;
L_0000021e18c83280 .functor NOT 1, v0000021e18d133a0_0, C4<0>, C4<0>, C4<0>;
L_0000021e18c833d0 .functor AND 1, L_0000021e18c83130, L_0000021e18c83280, C4<1>, C4<1>;
L_0000021e18c82330 .functor OR 1, L_0000021e18c82e90, L_0000021e18c821e0, C4<0>, C4<0>;
L_0000021e18c834b0 .functor NOT 1, v0000021e18d133a0_0, C4<0>, C4<0>, C4<0>;
L_0000021e18c83670 .functor AND 1, L_0000021e18c82330, L_0000021e18c834b0, C4<1>, C4<1>;
v0000021e18ca96d0_0 .net "EX1_is_oper2_immed", 0 0, v0000021e18d133a0_0;  alias, 1 drivers
v0000021e18ca7e70_0 .net *"_ivl_11", 0 0, L_0000021e18c833d0;  1 drivers
v0000021e18ca8370_0 .net *"_ivl_16", 0 0, L_0000021e18c82330;  1 drivers
v0000021e18ca7f10_0 .net *"_ivl_17", 0 0, L_0000021e18c834b0;  1 drivers
v0000021e18ca8eb0_0 .net *"_ivl_2", 0 0, L_0000021e18c82250;  1 drivers
v0000021e18ca7fb0_0 .net *"_ivl_20", 0 0, L_0000021e18c83670;  1 drivers
v0000021e18ca8910_0 .net *"_ivl_5", 0 0, L_0000021e18c82fe0;  1 drivers
v0000021e18ca8870_0 .net *"_ivl_7", 0 0, L_0000021e18c83130;  1 drivers
v0000021e18ca8730_0 .net *"_ivl_8", 0 0, L_0000021e18c83280;  1 drivers
v0000021e18ca8550_0 .net "alu_selB", 1 0, L_0000021e18d44830;  alias, 1 drivers
v0000021e18ca82d0_0 .net "exhaz", 0 0, L_0000021e18c821e0;  alias, 1 drivers
v0000021e18ca8050_0 .net "idhaz", 0 0, L_0000021e18c82e90;  alias, 1 drivers
v0000021e18ca85f0_0 .net "memhaz", 0 0, L_0000021e18c830c0;  alias, 1 drivers
L_0000021e18d44830 .concat8 [ 1 1 0 0], L_0000021e18c833d0, L_0000021e18c83670;
S_0000021e18a72b50 .scope module, "FC" "forwardC" 3 74, 6 1 0, S_0000021e18a5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000021e18c836e0 .functor NOT 1, L_0000021e18c821e0, C4<0>, C4<0>, C4<0>;
L_0000021e18c837c0 .functor AND 1, L_0000021e18c830c0, L_0000021e18c836e0, C4<1>, C4<1>;
L_0000021e18c83750 .functor OR 1, L_0000021e18c82e90, L_0000021e18c837c0, C4<0>, C4<0>;
L_0000021e18c83590 .functor OR 1, L_0000021e18c82e90, L_0000021e18c821e0, C4<0>, C4<0>;
v0000021e18ca8a50_0 .net *"_ivl_12", 0 0, L_0000021e18c83590;  1 drivers
v0000021e18ca8690_0 .net *"_ivl_2", 0 0, L_0000021e18c836e0;  1 drivers
v0000021e18ca87d0_0 .net *"_ivl_5", 0 0, L_0000021e18c837c0;  1 drivers
v0000021e18ca8af0_0 .net *"_ivl_7", 0 0, L_0000021e18c83750;  1 drivers
v0000021e18ca8b90_0 .net "exhaz", 0 0, L_0000021e18c821e0;  alias, 1 drivers
v0000021e18ca8c30_0 .net "idhaz", 0 0, L_0000021e18c82e90;  alias, 1 drivers
v0000021e18c28690_0 .net "memhaz", 0 0, L_0000021e18c830c0;  alias, 1 drivers
v0000021e18c28eb0_0 .net "store_rs2_forward", 1 0, L_0000021e18d450f0;  alias, 1 drivers
L_0000021e18d450f0 .concat8 [ 1 1 0 0], L_0000021e18c83750, L_0000021e18c83590;
S_0000021e18ac9b60 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 174, 7 2 0, S_0000021e18a5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000021e18c27e70_0 .net "EX_ALU_OUT", 31 0, L_0000021e18d3fa10;  alias, 1 drivers
v0000021e18c27470_0 .net "EX_memread", 0 0, v0000021e18d16780_0;  alias, 1 drivers
v0000021e18c104c0_0 .net "EX_memwrite", 0 0, v0000021e18d15560_0;  alias, 1 drivers
v0000021e18c0f7a0_0 .net "EX_opcode", 11 0, v0000021e18d151a0_0;  alias, 1 drivers
v0000021e18d05080_0 .net "EX_rd_ind", 4 0, v0000021e18d15a60_0;  alias, 1 drivers
v0000021e18d033c0_0 .net "EX_rd_indzero", 0 0, L_0000021e18db3c30;  1 drivers
v0000021e18d05260_0 .net "EX_regwrite", 0 0, v0000021e18d15d80_0;  alias, 1 drivers
v0000021e18d03d20_0 .net "EX_rs2_out", 31 0, v0000021e18d160a0_0;  alias, 1 drivers
v0000021e18d044a0_0 .var "MEM_ALU_OUT", 31 0;
v0000021e18d03460_0 .var "MEM_memread", 0 0;
v0000021e18d04c20_0 .var "MEM_memwrite", 0 0;
v0000021e18d03e60_0 .var "MEM_opcode", 11 0;
v0000021e18d05120_0 .var "MEM_rd_ind", 4 0;
v0000021e18d05800_0 .var "MEM_rd_indzero", 0 0;
v0000021e18d03500_0 .var "MEM_regwrite", 0 0;
v0000021e18d045e0_0 .var "MEM_rs2", 31 0;
v0000021e18d040e0_0 .net "clk", 0 0, L_0000021e18d5e450;  1 drivers
v0000021e18d03140_0 .net "rst", 0 0, v0000021e18d422b0_0;  alias, 1 drivers
E_0000021e18c89c90 .event posedge, v0000021e18d03140_0, v0000021e18d040e0_0;
S_0000021e18ac9cf0 .scope module, "ex_stage" "EX_stage" 3 149, 8 1 0, S_0000021e18a5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000021e18ab1500 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021e18ab1538 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021e18ab1570 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021e18ab15a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021e18ab15e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021e18ab1618 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021e18ab1650 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021e18ab1688 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021e18ab16c0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021e18ab16f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021e18ab1730 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021e18ab1768 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021e18ab17a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021e18ab17d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021e18ab1810 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021e18ab1848 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021e18ab1880 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021e18ab18b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021e18ab18f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021e18ab1928 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021e18ab1960 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021e18ab1998 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021e18ab19d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021e18ab1a08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021e18ab1a40 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021e18d5da40 .functor XOR 1, L_0000021e18d5d960, v0000021e18d15920_0, C4<0>, C4<0>;
L_0000021e18d5e3e0 .functor NOT 1, L_0000021e18d5da40, C4<0>, C4<0>, C4<0>;
L_0000021e18d5e4c0 .functor OR 1, v0000021e18d422b0_0, L_0000021e18d5e3e0, C4<0>, C4<0>;
L_0000021e18d5e530 .functor NOT 1, L_0000021e18d5e4c0, C4<0>, C4<0>, C4<0>;
v0000021e18d085f0_0 .net "ALU_OP", 3 0, v0000021e18d07970_0;  1 drivers
v0000021e18d09630_0 .net "BranchDecision", 0 0, L_0000021e18d5d960;  1 drivers
v0000021e18d07330_0 .net "CF", 0 0, v0000021e18d07e70_0;  1 drivers
v0000021e18d09090_0 .net "EX_opcode", 11 0, v0000021e18d151a0_0;  alias, 1 drivers
v0000021e18d09130_0 .net "Wrong_prediction", 0 0, L_0000021e18d5e530;  alias, 1 drivers
v0000021e18d07790_0 .net "ZF", 0 0, L_0000021e18d5d570;  1 drivers
L_0000021e18d60ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021e18d08910_0 .net/2u *"_ivl_0", 31 0, L_0000021e18d60ce8;  1 drivers
v0000021e18d07290_0 .net *"_ivl_11", 0 0, L_0000021e18d5e4c0;  1 drivers
v0000021e18d08230_0 .net *"_ivl_2", 31 0, L_0000021e18d3f1f0;  1 drivers
v0000021e18d091d0_0 .net *"_ivl_6", 0 0, L_0000021e18d5da40;  1 drivers
v0000021e18d07fb0_0 .net *"_ivl_8", 0 0, L_0000021e18d5e3e0;  1 drivers
v0000021e18d07a10_0 .net "alu_out", 31 0, L_0000021e18d3fa10;  alias, 1 drivers
v0000021e18d07830_0 .net "alu_outw", 31 0, v0000021e18d08870_0;  1 drivers
v0000021e18d089b0_0 .net "is_beq", 0 0, v0000021e18d15880_0;  alias, 1 drivers
v0000021e18d08190_0 .net "is_bne", 0 0, v0000021e18d16000_0;  alias, 1 drivers
v0000021e18d07650_0 .net "is_jal", 0 0, v0000021e18d16460_0;  alias, 1 drivers
v0000021e18d07b50_0 .net "oper1", 31 0, v0000021e18d156a0_0;  alias, 1 drivers
v0000021e18d080f0_0 .net "oper2", 31 0, v0000021e18d15ce0_0;  alias, 1 drivers
v0000021e18d094f0_0 .net "pc", 31 0, v0000021e18d15420_0;  alias, 1 drivers
v0000021e18d08b90_0 .net "predicted", 0 0, v0000021e18d15920_0;  alias, 1 drivers
v0000021e18d08690_0 .net "rst", 0 0, v0000021e18d422b0_0;  alias, 1 drivers
L_0000021e18d3f1f0 .arith/sum 32, v0000021e18d15420_0, L_0000021e18d60ce8;
L_0000021e18d3fa10 .functor MUXZ 32, v0000021e18d08870_0, L_0000021e18d3f1f0, v0000021e18d16460_0, C4<>;
S_0000021e18b10200 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000021e18ac9cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000021e18d5d500 .functor AND 1, v0000021e18d15880_0, L_0000021e18d5d030, C4<1>, C4<1>;
L_0000021e18d5d5e0 .functor NOT 1, L_0000021e18d5d030, C4<0>, C4<0>, C4<0>;
L_0000021e18d5d8f0 .functor AND 1, v0000021e18d16000_0, L_0000021e18d5d5e0, C4<1>, C4<1>;
L_0000021e18d5d960 .functor OR 1, L_0000021e18d5d500, L_0000021e18d5d8f0, C4<0>, C4<0>;
v0000021e18d07f10_0 .net "BranchDecision", 0 0, L_0000021e18d5d960;  alias, 1 drivers
v0000021e18d08550_0 .net *"_ivl_2", 0 0, L_0000021e18d5d5e0;  1 drivers
v0000021e18d07c90_0 .net "is_beq", 0 0, v0000021e18d15880_0;  alias, 1 drivers
v0000021e18d08050_0 .net "is_beq_taken", 0 0, L_0000021e18d5d500;  1 drivers
v0000021e18d093b0_0 .net "is_bne", 0 0, v0000021e18d16000_0;  alias, 1 drivers
v0000021e18d08d70_0 .net "is_bne_taken", 0 0, L_0000021e18d5d8f0;  1 drivers
v0000021e18d07d30_0 .net "is_eq", 0 0, L_0000021e18d5d030;  1 drivers
v0000021e18d08eb0_0 .net "oper1", 31 0, v0000021e18d156a0_0;  alias, 1 drivers
v0000021e18d08410_0 .net "oper2", 31 0, v0000021e18d15ce0_0;  alias, 1 drivers
S_0000021e18b10390 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000021e18b10200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000021e18d5caf0 .functor XOR 1, L_0000021e18d405f0, L_0000021e18d3e7f0, C4<0>, C4<0>;
L_0000021e18d5e300 .functor XOR 1, L_0000021e18d3e890, L_0000021e18d3fdd0, C4<0>, C4<0>;
L_0000021e18d5d2d0 .functor XOR 1, L_0000021e18d40410, L_0000021e18d3e9d0, C4<0>, C4<0>;
L_0000021e18d5ddc0 .functor XOR 1, L_0000021e18d3f290, L_0000021e18d3fab0, C4<0>, C4<0>;
L_0000021e18d5d340 .functor XOR 1, L_0000021e18d3f3d0, L_0000021e18d3f5b0, C4<0>, C4<0>;
L_0000021e18d5cbd0 .functor XOR 1, L_0000021e18d3fb50, L_0000021e18d40730, C4<0>, C4<0>;
L_0000021e18d5d0a0 .functor XOR 1, L_0000021e18db1d90, L_0000021e18db1390, C4<0>, C4<0>;
L_0000021e18d5e1b0 .functor XOR 1, L_0000021e18db16b0, L_0000021e18db02b0, C4<0>, C4<0>;
L_0000021e18d5c930 .functor XOR 1, L_0000021e18db0710, L_0000021e18db0210, C4<0>, C4<0>;
L_0000021e18d5df80 .functor XOR 1, L_0000021e18db2150, L_0000021e18db03f0, C4<0>, C4<0>;
L_0000021e18d5dff0 .functor XOR 1, L_0000021e18db05d0, L_0000021e18db2510, C4<0>, C4<0>;
L_0000021e18d5dab0 .functor XOR 1, L_0000021e18db0350, L_0000021e18db0990, C4<0>, C4<0>;
L_0000021e18d5dd50 .functor XOR 1, L_0000021e18db1750, L_0000021e18db0030, C4<0>, C4<0>;
L_0000021e18d5ccb0 .functor XOR 1, L_0000021e18db1430, L_0000021e18db0f30, C4<0>, C4<0>;
L_0000021e18d5c9a0 .functor XOR 1, L_0000021e18db2330, L_0000021e18db0490, C4<0>, C4<0>;
L_0000021e18d5de30 .functor XOR 1, L_0000021e18db1ed0, L_0000021e18db1cf0, C4<0>, C4<0>;
L_0000021e18d5ca10 .functor XOR 1, L_0000021e18db00d0, L_0000021e18db17f0, C4<0>, C4<0>;
L_0000021e18d5cc40 .functor XOR 1, L_0000021e18db1b10, L_0000021e18db1250, C4<0>, C4<0>;
L_0000021e18d5e290 .functor XOR 1, L_0000021e18db1a70, L_0000021e18db0fd0, C4<0>, C4<0>;
L_0000021e18d5df10 .functor XOR 1, L_0000021e18db1bb0, L_0000021e18db1e30, C4<0>, C4<0>;
L_0000021e18d5c850 .functor XOR 1, L_0000021e18db0670, L_0000021e18db1890, C4<0>, C4<0>;
L_0000021e18d5c7e0 .functor XOR 1, L_0000021e18db1930, L_0000021e18db07b0, C4<0>, C4<0>;
L_0000021e18d5d3b0 .functor XOR 1, L_0000021e18db0530, L_0000021e18db2010, C4<0>, C4<0>;
L_0000021e18d5cd20 .functor XOR 1, L_0000021e18db1070, L_0000021e18db1110, C4<0>, C4<0>;
L_0000021e18d5e060 .functor XOR 1, L_0000021e18db25b0, L_0000021e18db12f0, C4<0>, C4<0>;
L_0000021e18d5e370 .functor XOR 1, L_0000021e18db0df0, L_0000021e18db21f0, C4<0>, C4<0>;
L_0000021e18d5cee0 .functor XOR 1, L_0000021e18db14d0, L_0000021e18daff90, C4<0>, C4<0>;
L_0000021e18d5d880 .functor XOR 1, L_0000021e18db0c10, L_0000021e18db23d0, C4<0>, C4<0>;
L_0000021e18d5cf50 .functor XOR 1, L_0000021e18db11b0, L_0000021e18db26f0, C4<0>, C4<0>;
L_0000021e18d5d490 .functor XOR 1, L_0000021e18db0850, L_0000021e18db0170, C4<0>, C4<0>;
L_0000021e18d5ca80 .functor XOR 1, L_0000021e18db0e90, L_0000021e18db2290, C4<0>, C4<0>;
L_0000021e18d5cfc0 .functor XOR 1, L_0000021e18db2470, L_0000021e18db19d0, C4<0>, C4<0>;
L_0000021e18d5d030/0/0 .functor OR 1, L_0000021e18db1c50, L_0000021e18db08f0, L_0000021e18db0a30, L_0000021e18db1f70;
L_0000021e18d5d030/0/4 .functor OR 1, L_0000021e18db0ad0, L_0000021e18db1570, L_0000021e18db0b70, L_0000021e18db0cb0;
L_0000021e18d5d030/0/8 .functor OR 1, L_0000021e18db0d50, L_0000021e18db1610, L_0000021e18db20b0, L_0000021e18db46d0;
L_0000021e18d5d030/0/12 .functor OR 1, L_0000021e18db4590, L_0000021e18db32d0, L_0000021e18db2c90, L_0000021e18db4ef0;
L_0000021e18d5d030/0/16 .functor OR 1, L_0000021e18db4450, L_0000021e18db34b0, L_0000021e18db4a90, L_0000021e18db3550;
L_0000021e18d5d030/0/20 .functor OR 1, L_0000021e18db35f0, L_0000021e18db3eb0, L_0000021e18db3690, L_0000021e18db2790;
L_0000021e18d5d030/0/24 .functor OR 1, L_0000021e18db3af0, L_0000021e18db4270, L_0000021e18db4770, L_0000021e18db3d70;
L_0000021e18d5d030/0/28 .functor OR 1, L_0000021e18db2bf0, L_0000021e18db4950, L_0000021e18db2830, L_0000021e18db3730;
L_0000021e18d5d030/1/0 .functor OR 1, L_0000021e18d5d030/0/0, L_0000021e18d5d030/0/4, L_0000021e18d5d030/0/8, L_0000021e18d5d030/0/12;
L_0000021e18d5d030/1/4 .functor OR 1, L_0000021e18d5d030/0/16, L_0000021e18d5d030/0/20, L_0000021e18d5d030/0/24, L_0000021e18d5d030/0/28;
L_0000021e18d5d030 .functor NOR 1, L_0000021e18d5d030/1/0, L_0000021e18d5d030/1/4, C4<0>, C4<0>;
v0000021e18d051c0_0 .net *"_ivl_0", 0 0, L_0000021e18d5caf0;  1 drivers
v0000021e18d035a0_0 .net *"_ivl_101", 0 0, L_0000021e18db17f0;  1 drivers
v0000021e18d04220_0 .net *"_ivl_102", 0 0, L_0000021e18d5cc40;  1 drivers
v0000021e18d05760_0 .net *"_ivl_105", 0 0, L_0000021e18db1b10;  1 drivers
v0000021e18d04f40_0 .net *"_ivl_107", 0 0, L_0000021e18db1250;  1 drivers
v0000021e18d04e00_0 .net *"_ivl_108", 0 0, L_0000021e18d5e290;  1 drivers
v0000021e18d058a0_0 .net *"_ivl_11", 0 0, L_0000021e18d3fdd0;  1 drivers
v0000021e18d03320_0 .net *"_ivl_111", 0 0, L_0000021e18db1a70;  1 drivers
v0000021e18d04fe0_0 .net *"_ivl_113", 0 0, L_0000021e18db0fd0;  1 drivers
v0000021e18d03640_0 .net *"_ivl_114", 0 0, L_0000021e18d5df10;  1 drivers
v0000021e18d04540_0 .net *"_ivl_117", 0 0, L_0000021e18db1bb0;  1 drivers
v0000021e18d03dc0_0 .net *"_ivl_119", 0 0, L_0000021e18db1e30;  1 drivers
v0000021e18d05300_0 .net *"_ivl_12", 0 0, L_0000021e18d5d2d0;  1 drivers
v0000021e18d03820_0 .net *"_ivl_120", 0 0, L_0000021e18d5c850;  1 drivers
v0000021e18d056c0_0 .net *"_ivl_123", 0 0, L_0000021e18db0670;  1 drivers
v0000021e18d03aa0_0 .net *"_ivl_125", 0 0, L_0000021e18db1890;  1 drivers
v0000021e18d054e0_0 .net *"_ivl_126", 0 0, L_0000021e18d5c7e0;  1 drivers
v0000021e18d053a0_0 .net *"_ivl_129", 0 0, L_0000021e18db1930;  1 drivers
v0000021e18d042c0_0 .net *"_ivl_131", 0 0, L_0000021e18db07b0;  1 drivers
v0000021e18d04360_0 .net *"_ivl_132", 0 0, L_0000021e18d5d3b0;  1 drivers
v0000021e18d031e0_0 .net *"_ivl_135", 0 0, L_0000021e18db0530;  1 drivers
v0000021e18d05440_0 .net *"_ivl_137", 0 0, L_0000021e18db2010;  1 drivers
v0000021e18d04ea0_0 .net *"_ivl_138", 0 0, L_0000021e18d5cd20;  1 drivers
v0000021e18d05580_0 .net *"_ivl_141", 0 0, L_0000021e18db1070;  1 drivers
v0000021e18d03fa0_0 .net *"_ivl_143", 0 0, L_0000021e18db1110;  1 drivers
v0000021e18d03280_0 .net *"_ivl_144", 0 0, L_0000021e18d5e060;  1 drivers
v0000021e18d036e0_0 .net *"_ivl_147", 0 0, L_0000021e18db25b0;  1 drivers
v0000021e18d04ae0_0 .net *"_ivl_149", 0 0, L_0000021e18db12f0;  1 drivers
v0000021e18d04720_0 .net *"_ivl_15", 0 0, L_0000021e18d40410;  1 drivers
v0000021e18d03780_0 .net *"_ivl_150", 0 0, L_0000021e18d5e370;  1 drivers
v0000021e18d05620_0 .net *"_ivl_153", 0 0, L_0000021e18db0df0;  1 drivers
v0000021e18d038c0_0 .net *"_ivl_155", 0 0, L_0000021e18db21f0;  1 drivers
v0000021e18d04040_0 .net *"_ivl_156", 0 0, L_0000021e18d5cee0;  1 drivers
v0000021e18d03960_0 .net *"_ivl_159", 0 0, L_0000021e18db14d0;  1 drivers
v0000021e18d04a40_0 .net *"_ivl_161", 0 0, L_0000021e18daff90;  1 drivers
v0000021e18d04680_0 .net *"_ivl_162", 0 0, L_0000021e18d5d880;  1 drivers
v0000021e18d03a00_0 .net *"_ivl_165", 0 0, L_0000021e18db0c10;  1 drivers
v0000021e18d03b40_0 .net *"_ivl_167", 0 0, L_0000021e18db23d0;  1 drivers
v0000021e18d03be0_0 .net *"_ivl_168", 0 0, L_0000021e18d5cf50;  1 drivers
v0000021e18d03c80_0 .net *"_ivl_17", 0 0, L_0000021e18d3e9d0;  1 drivers
v0000021e18d04180_0 .net *"_ivl_171", 0 0, L_0000021e18db11b0;  1 drivers
v0000021e18d04900_0 .net *"_ivl_173", 0 0, L_0000021e18db26f0;  1 drivers
v0000021e18d04400_0 .net *"_ivl_174", 0 0, L_0000021e18d5d490;  1 drivers
v0000021e18d04cc0_0 .net *"_ivl_177", 0 0, L_0000021e18db0850;  1 drivers
v0000021e18d047c0_0 .net *"_ivl_179", 0 0, L_0000021e18db0170;  1 drivers
v0000021e18d04860_0 .net *"_ivl_18", 0 0, L_0000021e18d5ddc0;  1 drivers
v0000021e18d049a0_0 .net *"_ivl_180", 0 0, L_0000021e18d5ca80;  1 drivers
v0000021e18d04b80_0 .net *"_ivl_183", 0 0, L_0000021e18db0e90;  1 drivers
v0000021e18d04d60_0 .net *"_ivl_185", 0 0, L_0000021e18db2290;  1 drivers
v0000021e18d06c00_0 .net *"_ivl_186", 0 0, L_0000021e18d5cfc0;  1 drivers
v0000021e18d05e40_0 .net *"_ivl_190", 0 0, L_0000021e18db2470;  1 drivers
v0000021e18d060c0_0 .net *"_ivl_192", 0 0, L_0000021e18db19d0;  1 drivers
v0000021e18d068e0_0 .net *"_ivl_194", 0 0, L_0000021e18db1c50;  1 drivers
v0000021e18d06160_0 .net *"_ivl_196", 0 0, L_0000021e18db08f0;  1 drivers
v0000021e18d06d40_0 .net *"_ivl_198", 0 0, L_0000021e18db0a30;  1 drivers
v0000021e18d06fc0_0 .net *"_ivl_200", 0 0, L_0000021e18db1f70;  1 drivers
v0000021e18d067a0_0 .net *"_ivl_202", 0 0, L_0000021e18db0ad0;  1 drivers
v0000021e18d065c0_0 .net *"_ivl_204", 0 0, L_0000021e18db1570;  1 drivers
v0000021e18d05f80_0 .net *"_ivl_206", 0 0, L_0000021e18db0b70;  1 drivers
v0000021e18d06020_0 .net *"_ivl_208", 0 0, L_0000021e18db0cb0;  1 drivers
v0000021e18d06ca0_0 .net *"_ivl_21", 0 0, L_0000021e18d3f290;  1 drivers
v0000021e18d05d00_0 .net *"_ivl_210", 0 0, L_0000021e18db0d50;  1 drivers
v0000021e18d05da0_0 .net *"_ivl_212", 0 0, L_0000021e18db1610;  1 drivers
v0000021e18d06200_0 .net *"_ivl_214", 0 0, L_0000021e18db20b0;  1 drivers
v0000021e18d06520_0 .net *"_ivl_216", 0 0, L_0000021e18db46d0;  1 drivers
v0000021e18d06660_0 .net *"_ivl_218", 0 0, L_0000021e18db4590;  1 drivers
v0000021e18d06700_0 .net *"_ivl_220", 0 0, L_0000021e18db32d0;  1 drivers
v0000021e18d06b60_0 .net *"_ivl_222", 0 0, L_0000021e18db2c90;  1 drivers
v0000021e18d06a20_0 .net *"_ivl_224", 0 0, L_0000021e18db4ef0;  1 drivers
v0000021e18d06de0_0 .net *"_ivl_226", 0 0, L_0000021e18db4450;  1 drivers
v0000021e18d06840_0 .net *"_ivl_228", 0 0, L_0000021e18db34b0;  1 drivers
v0000021e18d06e80_0 .net *"_ivl_23", 0 0, L_0000021e18d3fab0;  1 drivers
v0000021e18d05c60_0 .net *"_ivl_230", 0 0, L_0000021e18db4a90;  1 drivers
v0000021e18d06980_0 .net *"_ivl_232", 0 0, L_0000021e18db3550;  1 drivers
v0000021e18d05a80_0 .net *"_ivl_234", 0 0, L_0000021e18db35f0;  1 drivers
v0000021e18d05ee0_0 .net *"_ivl_236", 0 0, L_0000021e18db3eb0;  1 drivers
v0000021e18d06ac0_0 .net *"_ivl_238", 0 0, L_0000021e18db3690;  1 drivers
v0000021e18d062a0_0 .net *"_ivl_24", 0 0, L_0000021e18d5d340;  1 drivers
v0000021e18d05b20_0 .net *"_ivl_240", 0 0, L_0000021e18db2790;  1 drivers
v0000021e18d06f20_0 .net *"_ivl_242", 0 0, L_0000021e18db3af0;  1 drivers
v0000021e18d06340_0 .net *"_ivl_244", 0 0, L_0000021e18db4270;  1 drivers
v0000021e18d05940_0 .net *"_ivl_246", 0 0, L_0000021e18db4770;  1 drivers
v0000021e18d063e0_0 .net *"_ivl_248", 0 0, L_0000021e18db3d70;  1 drivers
v0000021e18d059e0_0 .net *"_ivl_250", 0 0, L_0000021e18db2bf0;  1 drivers
v0000021e18d05bc0_0 .net *"_ivl_252", 0 0, L_0000021e18db4950;  1 drivers
v0000021e18d06480_0 .net *"_ivl_254", 0 0, L_0000021e18db2830;  1 drivers
v0000021e18c287d0_0 .net *"_ivl_256", 0 0, L_0000021e18db3730;  1 drivers
v0000021e18d09a90_0 .net *"_ivl_27", 0 0, L_0000021e18d3f3d0;  1 drivers
v0000021e18d0afd0_0 .net *"_ivl_29", 0 0, L_0000021e18d3f5b0;  1 drivers
v0000021e18d09b30_0 .net *"_ivl_3", 0 0, L_0000021e18d405f0;  1 drivers
v0000021e18d0a5d0_0 .net *"_ivl_30", 0 0, L_0000021e18d5cbd0;  1 drivers
v0000021e18d0a350_0 .net *"_ivl_33", 0 0, L_0000021e18d3fb50;  1 drivers
v0000021e18d0a530_0 .net *"_ivl_35", 0 0, L_0000021e18d40730;  1 drivers
v0000021e18d0ac10_0 .net *"_ivl_36", 0 0, L_0000021e18d5d0a0;  1 drivers
v0000021e18d0a3f0_0 .net *"_ivl_39", 0 0, L_0000021e18db1d90;  1 drivers
v0000021e18d0af30_0 .net *"_ivl_41", 0 0, L_0000021e18db1390;  1 drivers
v0000021e18d0a170_0 .net *"_ivl_42", 0 0, L_0000021e18d5e1b0;  1 drivers
v0000021e18d0a030_0 .net *"_ivl_45", 0 0, L_0000021e18db16b0;  1 drivers
v0000021e18d0ab70_0 .net *"_ivl_47", 0 0, L_0000021e18db02b0;  1 drivers
v0000021e18d09bd0_0 .net *"_ivl_48", 0 0, L_0000021e18d5c930;  1 drivers
v0000021e18d09950_0 .net *"_ivl_5", 0 0, L_0000021e18d3e7f0;  1 drivers
v0000021e18d0adf0_0 .net *"_ivl_51", 0 0, L_0000021e18db0710;  1 drivers
v0000021e18d09f90_0 .net *"_ivl_53", 0 0, L_0000021e18db0210;  1 drivers
v0000021e18d0a0d0_0 .net *"_ivl_54", 0 0, L_0000021e18d5df80;  1 drivers
v0000021e18d09c70_0 .net *"_ivl_57", 0 0, L_0000021e18db2150;  1 drivers
v0000021e18d09d10_0 .net *"_ivl_59", 0 0, L_0000021e18db03f0;  1 drivers
v0000021e18d0a490_0 .net *"_ivl_6", 0 0, L_0000021e18d5e300;  1 drivers
v0000021e18d09db0_0 .net *"_ivl_60", 0 0, L_0000021e18d5dff0;  1 drivers
v0000021e18d099f0_0 .net *"_ivl_63", 0 0, L_0000021e18db05d0;  1 drivers
v0000021e18d0a2b0_0 .net *"_ivl_65", 0 0, L_0000021e18db2510;  1 drivers
v0000021e18d0a990_0 .net *"_ivl_66", 0 0, L_0000021e18d5dab0;  1 drivers
v0000021e18d0a210_0 .net *"_ivl_69", 0 0, L_0000021e18db0350;  1 drivers
v0000021e18d0a670_0 .net *"_ivl_71", 0 0, L_0000021e18db0990;  1 drivers
v0000021e18d09e50_0 .net *"_ivl_72", 0 0, L_0000021e18d5dd50;  1 drivers
v0000021e18d0a710_0 .net *"_ivl_75", 0 0, L_0000021e18db1750;  1 drivers
v0000021e18d0acb0_0 .net *"_ivl_77", 0 0, L_0000021e18db0030;  1 drivers
v0000021e18d0a7b0_0 .net *"_ivl_78", 0 0, L_0000021e18d5ccb0;  1 drivers
v0000021e18d09ef0_0 .net *"_ivl_81", 0 0, L_0000021e18db1430;  1 drivers
v0000021e18d0a8f0_0 .net *"_ivl_83", 0 0, L_0000021e18db0f30;  1 drivers
v0000021e18d0a850_0 .net *"_ivl_84", 0 0, L_0000021e18d5c9a0;  1 drivers
v0000021e18d0aa30_0 .net *"_ivl_87", 0 0, L_0000021e18db2330;  1 drivers
v0000021e18d0ae90_0 .net *"_ivl_89", 0 0, L_0000021e18db0490;  1 drivers
v0000021e18d0aad0_0 .net *"_ivl_9", 0 0, L_0000021e18d3e890;  1 drivers
v0000021e18d0ad50_0 .net *"_ivl_90", 0 0, L_0000021e18d5de30;  1 drivers
v0000021e18d07510_0 .net *"_ivl_93", 0 0, L_0000021e18db1ed0;  1 drivers
v0000021e18d09450_0 .net *"_ivl_95", 0 0, L_0000021e18db1cf0;  1 drivers
v0000021e18d07bf0_0 .net *"_ivl_96", 0 0, L_0000021e18d5ca10;  1 drivers
v0000021e18d08f50_0 .net *"_ivl_99", 0 0, L_0000021e18db00d0;  1 drivers
v0000021e18d075b0_0 .net "a", 31 0, v0000021e18d156a0_0;  alias, 1 drivers
v0000021e18d073d0_0 .net "b", 31 0, v0000021e18d15ce0_0;  alias, 1 drivers
v0000021e18d07150_0 .net "out", 0 0, L_0000021e18d5d030;  alias, 1 drivers
v0000021e18d07ab0_0 .net "temp", 31 0, L_0000021e18db2650;  1 drivers
L_0000021e18d405f0 .part v0000021e18d156a0_0, 0, 1;
L_0000021e18d3e7f0 .part v0000021e18d15ce0_0, 0, 1;
L_0000021e18d3e890 .part v0000021e18d156a0_0, 1, 1;
L_0000021e18d3fdd0 .part v0000021e18d15ce0_0, 1, 1;
L_0000021e18d40410 .part v0000021e18d156a0_0, 2, 1;
L_0000021e18d3e9d0 .part v0000021e18d15ce0_0, 2, 1;
L_0000021e18d3f290 .part v0000021e18d156a0_0, 3, 1;
L_0000021e18d3fab0 .part v0000021e18d15ce0_0, 3, 1;
L_0000021e18d3f3d0 .part v0000021e18d156a0_0, 4, 1;
L_0000021e18d3f5b0 .part v0000021e18d15ce0_0, 4, 1;
L_0000021e18d3fb50 .part v0000021e18d156a0_0, 5, 1;
L_0000021e18d40730 .part v0000021e18d15ce0_0, 5, 1;
L_0000021e18db1d90 .part v0000021e18d156a0_0, 6, 1;
L_0000021e18db1390 .part v0000021e18d15ce0_0, 6, 1;
L_0000021e18db16b0 .part v0000021e18d156a0_0, 7, 1;
L_0000021e18db02b0 .part v0000021e18d15ce0_0, 7, 1;
L_0000021e18db0710 .part v0000021e18d156a0_0, 8, 1;
L_0000021e18db0210 .part v0000021e18d15ce0_0, 8, 1;
L_0000021e18db2150 .part v0000021e18d156a0_0, 9, 1;
L_0000021e18db03f0 .part v0000021e18d15ce0_0, 9, 1;
L_0000021e18db05d0 .part v0000021e18d156a0_0, 10, 1;
L_0000021e18db2510 .part v0000021e18d15ce0_0, 10, 1;
L_0000021e18db0350 .part v0000021e18d156a0_0, 11, 1;
L_0000021e18db0990 .part v0000021e18d15ce0_0, 11, 1;
L_0000021e18db1750 .part v0000021e18d156a0_0, 12, 1;
L_0000021e18db0030 .part v0000021e18d15ce0_0, 12, 1;
L_0000021e18db1430 .part v0000021e18d156a0_0, 13, 1;
L_0000021e18db0f30 .part v0000021e18d15ce0_0, 13, 1;
L_0000021e18db2330 .part v0000021e18d156a0_0, 14, 1;
L_0000021e18db0490 .part v0000021e18d15ce0_0, 14, 1;
L_0000021e18db1ed0 .part v0000021e18d156a0_0, 15, 1;
L_0000021e18db1cf0 .part v0000021e18d15ce0_0, 15, 1;
L_0000021e18db00d0 .part v0000021e18d156a0_0, 16, 1;
L_0000021e18db17f0 .part v0000021e18d15ce0_0, 16, 1;
L_0000021e18db1b10 .part v0000021e18d156a0_0, 17, 1;
L_0000021e18db1250 .part v0000021e18d15ce0_0, 17, 1;
L_0000021e18db1a70 .part v0000021e18d156a0_0, 18, 1;
L_0000021e18db0fd0 .part v0000021e18d15ce0_0, 18, 1;
L_0000021e18db1bb0 .part v0000021e18d156a0_0, 19, 1;
L_0000021e18db1e30 .part v0000021e18d15ce0_0, 19, 1;
L_0000021e18db0670 .part v0000021e18d156a0_0, 20, 1;
L_0000021e18db1890 .part v0000021e18d15ce0_0, 20, 1;
L_0000021e18db1930 .part v0000021e18d156a0_0, 21, 1;
L_0000021e18db07b0 .part v0000021e18d15ce0_0, 21, 1;
L_0000021e18db0530 .part v0000021e18d156a0_0, 22, 1;
L_0000021e18db2010 .part v0000021e18d15ce0_0, 22, 1;
L_0000021e18db1070 .part v0000021e18d156a0_0, 23, 1;
L_0000021e18db1110 .part v0000021e18d15ce0_0, 23, 1;
L_0000021e18db25b0 .part v0000021e18d156a0_0, 24, 1;
L_0000021e18db12f0 .part v0000021e18d15ce0_0, 24, 1;
L_0000021e18db0df0 .part v0000021e18d156a0_0, 25, 1;
L_0000021e18db21f0 .part v0000021e18d15ce0_0, 25, 1;
L_0000021e18db14d0 .part v0000021e18d156a0_0, 26, 1;
L_0000021e18daff90 .part v0000021e18d15ce0_0, 26, 1;
L_0000021e18db0c10 .part v0000021e18d156a0_0, 27, 1;
L_0000021e18db23d0 .part v0000021e18d15ce0_0, 27, 1;
L_0000021e18db11b0 .part v0000021e18d156a0_0, 28, 1;
L_0000021e18db26f0 .part v0000021e18d15ce0_0, 28, 1;
L_0000021e18db0850 .part v0000021e18d156a0_0, 29, 1;
L_0000021e18db0170 .part v0000021e18d15ce0_0, 29, 1;
L_0000021e18db0e90 .part v0000021e18d156a0_0, 30, 1;
L_0000021e18db2290 .part v0000021e18d15ce0_0, 30, 1;
LS_0000021e18db2650_0_0 .concat8 [ 1 1 1 1], L_0000021e18d5caf0, L_0000021e18d5e300, L_0000021e18d5d2d0, L_0000021e18d5ddc0;
LS_0000021e18db2650_0_4 .concat8 [ 1 1 1 1], L_0000021e18d5d340, L_0000021e18d5cbd0, L_0000021e18d5d0a0, L_0000021e18d5e1b0;
LS_0000021e18db2650_0_8 .concat8 [ 1 1 1 1], L_0000021e18d5c930, L_0000021e18d5df80, L_0000021e18d5dff0, L_0000021e18d5dab0;
LS_0000021e18db2650_0_12 .concat8 [ 1 1 1 1], L_0000021e18d5dd50, L_0000021e18d5ccb0, L_0000021e18d5c9a0, L_0000021e18d5de30;
LS_0000021e18db2650_0_16 .concat8 [ 1 1 1 1], L_0000021e18d5ca10, L_0000021e18d5cc40, L_0000021e18d5e290, L_0000021e18d5df10;
LS_0000021e18db2650_0_20 .concat8 [ 1 1 1 1], L_0000021e18d5c850, L_0000021e18d5c7e0, L_0000021e18d5d3b0, L_0000021e18d5cd20;
LS_0000021e18db2650_0_24 .concat8 [ 1 1 1 1], L_0000021e18d5e060, L_0000021e18d5e370, L_0000021e18d5cee0, L_0000021e18d5d880;
LS_0000021e18db2650_0_28 .concat8 [ 1 1 1 1], L_0000021e18d5cf50, L_0000021e18d5d490, L_0000021e18d5ca80, L_0000021e18d5cfc0;
LS_0000021e18db2650_1_0 .concat8 [ 4 4 4 4], LS_0000021e18db2650_0_0, LS_0000021e18db2650_0_4, LS_0000021e18db2650_0_8, LS_0000021e18db2650_0_12;
LS_0000021e18db2650_1_4 .concat8 [ 4 4 4 4], LS_0000021e18db2650_0_16, LS_0000021e18db2650_0_20, LS_0000021e18db2650_0_24, LS_0000021e18db2650_0_28;
L_0000021e18db2650 .concat8 [ 16 16 0 0], LS_0000021e18db2650_1_0, LS_0000021e18db2650_1_4;
L_0000021e18db2470 .part v0000021e18d156a0_0, 31, 1;
L_0000021e18db19d0 .part v0000021e18d15ce0_0, 31, 1;
L_0000021e18db1c50 .part L_0000021e18db2650, 0, 1;
L_0000021e18db08f0 .part L_0000021e18db2650, 1, 1;
L_0000021e18db0a30 .part L_0000021e18db2650, 2, 1;
L_0000021e18db1f70 .part L_0000021e18db2650, 3, 1;
L_0000021e18db0ad0 .part L_0000021e18db2650, 4, 1;
L_0000021e18db1570 .part L_0000021e18db2650, 5, 1;
L_0000021e18db0b70 .part L_0000021e18db2650, 6, 1;
L_0000021e18db0cb0 .part L_0000021e18db2650, 7, 1;
L_0000021e18db0d50 .part L_0000021e18db2650, 8, 1;
L_0000021e18db1610 .part L_0000021e18db2650, 9, 1;
L_0000021e18db20b0 .part L_0000021e18db2650, 10, 1;
L_0000021e18db46d0 .part L_0000021e18db2650, 11, 1;
L_0000021e18db4590 .part L_0000021e18db2650, 12, 1;
L_0000021e18db32d0 .part L_0000021e18db2650, 13, 1;
L_0000021e18db2c90 .part L_0000021e18db2650, 14, 1;
L_0000021e18db4ef0 .part L_0000021e18db2650, 15, 1;
L_0000021e18db4450 .part L_0000021e18db2650, 16, 1;
L_0000021e18db34b0 .part L_0000021e18db2650, 17, 1;
L_0000021e18db4a90 .part L_0000021e18db2650, 18, 1;
L_0000021e18db3550 .part L_0000021e18db2650, 19, 1;
L_0000021e18db35f0 .part L_0000021e18db2650, 20, 1;
L_0000021e18db3eb0 .part L_0000021e18db2650, 21, 1;
L_0000021e18db3690 .part L_0000021e18db2650, 22, 1;
L_0000021e18db2790 .part L_0000021e18db2650, 23, 1;
L_0000021e18db3af0 .part L_0000021e18db2650, 24, 1;
L_0000021e18db4270 .part L_0000021e18db2650, 25, 1;
L_0000021e18db4770 .part L_0000021e18db2650, 26, 1;
L_0000021e18db3d70 .part L_0000021e18db2650, 27, 1;
L_0000021e18db2bf0 .part L_0000021e18db2650, 28, 1;
L_0000021e18db4950 .part L_0000021e18db2650, 29, 1;
L_0000021e18db2830 .part L_0000021e18db2650, 30, 1;
L_0000021e18db3730 .part L_0000021e18db2650, 31, 1;
S_0000021e18ac82c0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000021e18ac9cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000021e18c89ed0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000021e18d5d570 .functor NOT 1, L_0000021e18d3f830, C4<0>, C4<0>, C4<0>;
v0000021e18d07470_0 .net "A", 31 0, v0000021e18d156a0_0;  alias, 1 drivers
v0000021e18d08ff0_0 .net "ALUOP", 3 0, v0000021e18d07970_0;  alias, 1 drivers
v0000021e18d078d0_0 .net "B", 31 0, v0000021e18d15ce0_0;  alias, 1 drivers
v0000021e18d07e70_0 .var "CF", 0 0;
v0000021e18d09310_0 .net "ZF", 0 0, L_0000021e18d5d570;  alias, 1 drivers
v0000021e18d071f0_0 .net *"_ivl_1", 0 0, L_0000021e18d3f830;  1 drivers
v0000021e18d08870_0 .var "res", 31 0;
E_0000021e18c89f90 .event anyedge, v0000021e18d08ff0_0, v0000021e18d075b0_0, v0000021e18d073d0_0, v0000021e18d07e70_0;
L_0000021e18d3f830 .reduce/or v0000021e18d08870_0;
S_0000021e18ac8450 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000021e18ac9cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000021e18cbdf40 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021e18cbdf78 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021e18cbdfb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021e18cbdfe8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021e18cbe020 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021e18cbe058 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021e18cbe090 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021e18cbe0c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021e18cbe100 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021e18cbe138 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021e18cbe170 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021e18cbe1a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021e18cbe1e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021e18cbe218 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021e18cbe250 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021e18cbe288 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021e18cbe2c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021e18cbe2f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021e18cbe330 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021e18cbe368 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021e18cbe3a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021e18cbe3d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021e18cbe410 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021e18cbe448 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021e18cbe480 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021e18d07970_0 .var "ALU_OP", 3 0;
v0000021e18d08e10_0 .net "opcode", 11 0, v0000021e18d151a0_0;  alias, 1 drivers
E_0000021e18c8a550 .event anyedge, v0000021e18c0f7a0_0;
S_0000021e18b0d960 .scope module, "forwarding_stage" "FORWARDING_stage" 3 127, 14 1 0, S_0000021e18a5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000021e18d12f40_0 .net "EX1_forward_to_B", 31 0, v0000021e18d14de0_0;  alias, 1 drivers
v0000021e18d13c60_0 .net "EX_PFC", 31 0, v0000021e18d12fe0_0;  alias, 1 drivers
v0000021e18d13a80_0 .net "EX_PFC_to_IF", 31 0, L_0000021e18d3f330;  alias, 1 drivers
v0000021e18d13800_0 .net "alu_selA", 1 0, L_0000021e18d41310;  alias, 1 drivers
v0000021e18d14b60_0 .net "alu_selB", 1 0, L_0000021e18d44830;  alias, 1 drivers
v0000021e18d15060_0 .net "ex_haz", 31 0, v0000021e18d044a0_0;  alias, 1 drivers
v0000021e18d12c20_0 .net "id_haz", 31 0, L_0000021e18d3fa10;  alias, 1 drivers
v0000021e18d131c0_0 .net "is_jr", 0 0, v0000021e18d14980_0;  alias, 1 drivers
v0000021e18d143e0_0 .net "mem_haz", 31 0, L_0000021e18dc9d70;  alias, 1 drivers
v0000021e18d14700_0 .net "oper1", 31 0, L_0000021e18d48270;  alias, 1 drivers
v0000021e18d14a20_0 .net "oper2", 31 0, L_0000021e18d5db20;  alias, 1 drivers
v0000021e18d13080_0 .net "pc", 31 0, v0000021e18d13f80_0;  alias, 1 drivers
v0000021e18d14f20_0 .net "rs1", 31 0, v0000021e18d12e00_0;  alias, 1 drivers
v0000021e18d13300_0 .net "rs2_in", 31 0, v0000021e18d148e0_0;  alias, 1 drivers
v0000021e18d14d40_0 .net "rs2_out", 31 0, L_0000021e18d5c8c0;  alias, 1 drivers
v0000021e18d12d60_0 .net "store_rs2_forward", 1 0, L_0000021e18d450f0;  alias, 1 drivers
L_0000021e18d3f330 .functor MUXZ 32, v0000021e18d12fe0_0, L_0000021e18d48270, v0000021e18d14980_0, C4<>;
S_0000021e18b0daf0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000021e18b0d960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000021e18c8a590 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000021e18d47320 .functor NOT 1, L_0000021e18d3ed90, C4<0>, C4<0>, C4<0>;
L_0000021e18d47470 .functor NOT 1, L_0000021e18d3e1b0, C4<0>, C4<0>, C4<0>;
L_0000021e18d47da0 .functor NOT 1, L_0000021e18d40870, C4<0>, C4<0>, C4<0>;
L_0000021e18d476a0 .functor NOT 1, L_0000021e18d40050, C4<0>, C4<0>, C4<0>;
L_0000021e18d47a20 .functor AND 32, L_0000021e18d472b0, v0000021e18d12e00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021e18d47b70 .functor AND 32, L_0000021e18d474e0, L_0000021e18dc9d70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021e18d47e80 .functor OR 32, L_0000021e18d47a20, L_0000021e18d47b70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021e18d47ef0 .functor AND 32, L_0000021e18d47630, v0000021e18d044a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021e18d48120 .functor OR 32, L_0000021e18d47e80, L_0000021e18d47ef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021e18d48200 .functor AND 32, L_0000021e18d47b00, L_0000021e18d3fa10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021e18d48270 .functor OR 32, L_0000021e18d48120, L_0000021e18d48200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021e18d08a50_0 .net *"_ivl_1", 0 0, L_0000021e18d3ed90;  1 drivers
v0000021e18d087d0_0 .net *"_ivl_13", 0 0, L_0000021e18d40870;  1 drivers
v0000021e18d098b0_0 .net *"_ivl_14", 0 0, L_0000021e18d47da0;  1 drivers
v0000021e18d08af0_0 .net *"_ivl_19", 0 0, L_0000021e18d3ffb0;  1 drivers
v0000021e18d08cd0_0 .net *"_ivl_2", 0 0, L_0000021e18d47320;  1 drivers
v0000021e18d0d920_0 .net *"_ivl_23", 0 0, L_0000021e18d40190;  1 drivers
v0000021e18d0e320_0 .net *"_ivl_27", 0 0, L_0000021e18d40050;  1 drivers
v0000021e18d0e0a0_0 .net *"_ivl_28", 0 0, L_0000021e18d476a0;  1 drivers
v0000021e18d0d240_0 .net *"_ivl_33", 0 0, L_0000021e18d3ea70;  1 drivers
v0000021e18d0cc00_0 .net *"_ivl_37", 0 0, L_0000021e18d3f8d0;  1 drivers
v0000021e18d0e000_0 .net *"_ivl_40", 31 0, L_0000021e18d47a20;  1 drivers
v0000021e18d0e500_0 .net *"_ivl_42", 31 0, L_0000021e18d47b70;  1 drivers
v0000021e18d0d060_0 .net *"_ivl_44", 31 0, L_0000021e18d47e80;  1 drivers
v0000021e18d0cca0_0 .net *"_ivl_46", 31 0, L_0000021e18d47ef0;  1 drivers
v0000021e18d0eb40_0 .net *"_ivl_48", 31 0, L_0000021e18d48120;  1 drivers
v0000021e18d0d600_0 .net *"_ivl_50", 31 0, L_0000021e18d48200;  1 drivers
v0000021e18d0dc40_0 .net *"_ivl_7", 0 0, L_0000021e18d3e1b0;  1 drivers
v0000021e18d0da60_0 .net *"_ivl_8", 0 0, L_0000021e18d47470;  1 drivers
v0000021e18d0d9c0_0 .net "ina", 31 0, v0000021e18d12e00_0;  alias, 1 drivers
v0000021e18d0de20_0 .net "inb", 31 0, L_0000021e18dc9d70;  alias, 1 drivers
v0000021e18d0c980_0 .net "inc", 31 0, v0000021e18d044a0_0;  alias, 1 drivers
v0000021e18d0ce80_0 .net "ind", 31 0, L_0000021e18d3fa10;  alias, 1 drivers
v0000021e18d0e5a0_0 .net "out", 31 0, L_0000021e18d48270;  alias, 1 drivers
v0000021e18d0e3c0_0 .net "s0", 31 0, L_0000021e18d472b0;  1 drivers
v0000021e18d0e6e0_0 .net "s1", 31 0, L_0000021e18d474e0;  1 drivers
v0000021e18d0ea00_0 .net "s2", 31 0, L_0000021e18d47630;  1 drivers
v0000021e18d0d100_0 .net "s3", 31 0, L_0000021e18d47b00;  1 drivers
v0000021e18d0ef00_0 .net "sel", 1 0, L_0000021e18d41310;  alias, 1 drivers
L_0000021e18d3ed90 .part L_0000021e18d41310, 1, 1;
LS_0000021e18d3eed0_0_0 .concat [ 1 1 1 1], L_0000021e18d47320, L_0000021e18d47320, L_0000021e18d47320, L_0000021e18d47320;
LS_0000021e18d3eed0_0_4 .concat [ 1 1 1 1], L_0000021e18d47320, L_0000021e18d47320, L_0000021e18d47320, L_0000021e18d47320;
LS_0000021e18d3eed0_0_8 .concat [ 1 1 1 1], L_0000021e18d47320, L_0000021e18d47320, L_0000021e18d47320, L_0000021e18d47320;
LS_0000021e18d3eed0_0_12 .concat [ 1 1 1 1], L_0000021e18d47320, L_0000021e18d47320, L_0000021e18d47320, L_0000021e18d47320;
LS_0000021e18d3eed0_0_16 .concat [ 1 1 1 1], L_0000021e18d47320, L_0000021e18d47320, L_0000021e18d47320, L_0000021e18d47320;
LS_0000021e18d3eed0_0_20 .concat [ 1 1 1 1], L_0000021e18d47320, L_0000021e18d47320, L_0000021e18d47320, L_0000021e18d47320;
LS_0000021e18d3eed0_0_24 .concat [ 1 1 1 1], L_0000021e18d47320, L_0000021e18d47320, L_0000021e18d47320, L_0000021e18d47320;
LS_0000021e18d3eed0_0_28 .concat [ 1 1 1 1], L_0000021e18d47320, L_0000021e18d47320, L_0000021e18d47320, L_0000021e18d47320;
LS_0000021e18d3eed0_1_0 .concat [ 4 4 4 4], LS_0000021e18d3eed0_0_0, LS_0000021e18d3eed0_0_4, LS_0000021e18d3eed0_0_8, LS_0000021e18d3eed0_0_12;
LS_0000021e18d3eed0_1_4 .concat [ 4 4 4 4], LS_0000021e18d3eed0_0_16, LS_0000021e18d3eed0_0_20, LS_0000021e18d3eed0_0_24, LS_0000021e18d3eed0_0_28;
L_0000021e18d3eed0 .concat [ 16 16 0 0], LS_0000021e18d3eed0_1_0, LS_0000021e18d3eed0_1_4;
L_0000021e18d3e1b0 .part L_0000021e18d41310, 0, 1;
LS_0000021e18d3e110_0_0 .concat [ 1 1 1 1], L_0000021e18d47470, L_0000021e18d47470, L_0000021e18d47470, L_0000021e18d47470;
LS_0000021e18d3e110_0_4 .concat [ 1 1 1 1], L_0000021e18d47470, L_0000021e18d47470, L_0000021e18d47470, L_0000021e18d47470;
LS_0000021e18d3e110_0_8 .concat [ 1 1 1 1], L_0000021e18d47470, L_0000021e18d47470, L_0000021e18d47470, L_0000021e18d47470;
LS_0000021e18d3e110_0_12 .concat [ 1 1 1 1], L_0000021e18d47470, L_0000021e18d47470, L_0000021e18d47470, L_0000021e18d47470;
LS_0000021e18d3e110_0_16 .concat [ 1 1 1 1], L_0000021e18d47470, L_0000021e18d47470, L_0000021e18d47470, L_0000021e18d47470;
LS_0000021e18d3e110_0_20 .concat [ 1 1 1 1], L_0000021e18d47470, L_0000021e18d47470, L_0000021e18d47470, L_0000021e18d47470;
LS_0000021e18d3e110_0_24 .concat [ 1 1 1 1], L_0000021e18d47470, L_0000021e18d47470, L_0000021e18d47470, L_0000021e18d47470;
LS_0000021e18d3e110_0_28 .concat [ 1 1 1 1], L_0000021e18d47470, L_0000021e18d47470, L_0000021e18d47470, L_0000021e18d47470;
LS_0000021e18d3e110_1_0 .concat [ 4 4 4 4], LS_0000021e18d3e110_0_0, LS_0000021e18d3e110_0_4, LS_0000021e18d3e110_0_8, LS_0000021e18d3e110_0_12;
LS_0000021e18d3e110_1_4 .concat [ 4 4 4 4], LS_0000021e18d3e110_0_16, LS_0000021e18d3e110_0_20, LS_0000021e18d3e110_0_24, LS_0000021e18d3e110_0_28;
L_0000021e18d3e110 .concat [ 16 16 0 0], LS_0000021e18d3e110_1_0, LS_0000021e18d3e110_1_4;
L_0000021e18d40870 .part L_0000021e18d41310, 1, 1;
LS_0000021e18d3fe70_0_0 .concat [ 1 1 1 1], L_0000021e18d47da0, L_0000021e18d47da0, L_0000021e18d47da0, L_0000021e18d47da0;
LS_0000021e18d3fe70_0_4 .concat [ 1 1 1 1], L_0000021e18d47da0, L_0000021e18d47da0, L_0000021e18d47da0, L_0000021e18d47da0;
LS_0000021e18d3fe70_0_8 .concat [ 1 1 1 1], L_0000021e18d47da0, L_0000021e18d47da0, L_0000021e18d47da0, L_0000021e18d47da0;
LS_0000021e18d3fe70_0_12 .concat [ 1 1 1 1], L_0000021e18d47da0, L_0000021e18d47da0, L_0000021e18d47da0, L_0000021e18d47da0;
LS_0000021e18d3fe70_0_16 .concat [ 1 1 1 1], L_0000021e18d47da0, L_0000021e18d47da0, L_0000021e18d47da0, L_0000021e18d47da0;
LS_0000021e18d3fe70_0_20 .concat [ 1 1 1 1], L_0000021e18d47da0, L_0000021e18d47da0, L_0000021e18d47da0, L_0000021e18d47da0;
LS_0000021e18d3fe70_0_24 .concat [ 1 1 1 1], L_0000021e18d47da0, L_0000021e18d47da0, L_0000021e18d47da0, L_0000021e18d47da0;
LS_0000021e18d3fe70_0_28 .concat [ 1 1 1 1], L_0000021e18d47da0, L_0000021e18d47da0, L_0000021e18d47da0, L_0000021e18d47da0;
LS_0000021e18d3fe70_1_0 .concat [ 4 4 4 4], LS_0000021e18d3fe70_0_0, LS_0000021e18d3fe70_0_4, LS_0000021e18d3fe70_0_8, LS_0000021e18d3fe70_0_12;
LS_0000021e18d3fe70_1_4 .concat [ 4 4 4 4], LS_0000021e18d3fe70_0_16, LS_0000021e18d3fe70_0_20, LS_0000021e18d3fe70_0_24, LS_0000021e18d3fe70_0_28;
L_0000021e18d3fe70 .concat [ 16 16 0 0], LS_0000021e18d3fe70_1_0, LS_0000021e18d3fe70_1_4;
L_0000021e18d3ffb0 .part L_0000021e18d41310, 0, 1;
LS_0000021e18d400f0_0_0 .concat [ 1 1 1 1], L_0000021e18d3ffb0, L_0000021e18d3ffb0, L_0000021e18d3ffb0, L_0000021e18d3ffb0;
LS_0000021e18d400f0_0_4 .concat [ 1 1 1 1], L_0000021e18d3ffb0, L_0000021e18d3ffb0, L_0000021e18d3ffb0, L_0000021e18d3ffb0;
LS_0000021e18d400f0_0_8 .concat [ 1 1 1 1], L_0000021e18d3ffb0, L_0000021e18d3ffb0, L_0000021e18d3ffb0, L_0000021e18d3ffb0;
LS_0000021e18d400f0_0_12 .concat [ 1 1 1 1], L_0000021e18d3ffb0, L_0000021e18d3ffb0, L_0000021e18d3ffb0, L_0000021e18d3ffb0;
LS_0000021e18d400f0_0_16 .concat [ 1 1 1 1], L_0000021e18d3ffb0, L_0000021e18d3ffb0, L_0000021e18d3ffb0, L_0000021e18d3ffb0;
LS_0000021e18d400f0_0_20 .concat [ 1 1 1 1], L_0000021e18d3ffb0, L_0000021e18d3ffb0, L_0000021e18d3ffb0, L_0000021e18d3ffb0;
LS_0000021e18d400f0_0_24 .concat [ 1 1 1 1], L_0000021e18d3ffb0, L_0000021e18d3ffb0, L_0000021e18d3ffb0, L_0000021e18d3ffb0;
LS_0000021e18d400f0_0_28 .concat [ 1 1 1 1], L_0000021e18d3ffb0, L_0000021e18d3ffb0, L_0000021e18d3ffb0, L_0000021e18d3ffb0;
LS_0000021e18d400f0_1_0 .concat [ 4 4 4 4], LS_0000021e18d400f0_0_0, LS_0000021e18d400f0_0_4, LS_0000021e18d400f0_0_8, LS_0000021e18d400f0_0_12;
LS_0000021e18d400f0_1_4 .concat [ 4 4 4 4], LS_0000021e18d400f0_0_16, LS_0000021e18d400f0_0_20, LS_0000021e18d400f0_0_24, LS_0000021e18d400f0_0_28;
L_0000021e18d400f0 .concat [ 16 16 0 0], LS_0000021e18d400f0_1_0, LS_0000021e18d400f0_1_4;
L_0000021e18d40190 .part L_0000021e18d41310, 1, 1;
LS_0000021e18d3ef70_0_0 .concat [ 1 1 1 1], L_0000021e18d40190, L_0000021e18d40190, L_0000021e18d40190, L_0000021e18d40190;
LS_0000021e18d3ef70_0_4 .concat [ 1 1 1 1], L_0000021e18d40190, L_0000021e18d40190, L_0000021e18d40190, L_0000021e18d40190;
LS_0000021e18d3ef70_0_8 .concat [ 1 1 1 1], L_0000021e18d40190, L_0000021e18d40190, L_0000021e18d40190, L_0000021e18d40190;
LS_0000021e18d3ef70_0_12 .concat [ 1 1 1 1], L_0000021e18d40190, L_0000021e18d40190, L_0000021e18d40190, L_0000021e18d40190;
LS_0000021e18d3ef70_0_16 .concat [ 1 1 1 1], L_0000021e18d40190, L_0000021e18d40190, L_0000021e18d40190, L_0000021e18d40190;
LS_0000021e18d3ef70_0_20 .concat [ 1 1 1 1], L_0000021e18d40190, L_0000021e18d40190, L_0000021e18d40190, L_0000021e18d40190;
LS_0000021e18d3ef70_0_24 .concat [ 1 1 1 1], L_0000021e18d40190, L_0000021e18d40190, L_0000021e18d40190, L_0000021e18d40190;
LS_0000021e18d3ef70_0_28 .concat [ 1 1 1 1], L_0000021e18d40190, L_0000021e18d40190, L_0000021e18d40190, L_0000021e18d40190;
LS_0000021e18d3ef70_1_0 .concat [ 4 4 4 4], LS_0000021e18d3ef70_0_0, LS_0000021e18d3ef70_0_4, LS_0000021e18d3ef70_0_8, LS_0000021e18d3ef70_0_12;
LS_0000021e18d3ef70_1_4 .concat [ 4 4 4 4], LS_0000021e18d3ef70_0_16, LS_0000021e18d3ef70_0_20, LS_0000021e18d3ef70_0_24, LS_0000021e18d3ef70_0_28;
L_0000021e18d3ef70 .concat [ 16 16 0 0], LS_0000021e18d3ef70_1_0, LS_0000021e18d3ef70_1_4;
L_0000021e18d40050 .part L_0000021e18d41310, 0, 1;
LS_0000021e18d3f970_0_0 .concat [ 1 1 1 1], L_0000021e18d476a0, L_0000021e18d476a0, L_0000021e18d476a0, L_0000021e18d476a0;
LS_0000021e18d3f970_0_4 .concat [ 1 1 1 1], L_0000021e18d476a0, L_0000021e18d476a0, L_0000021e18d476a0, L_0000021e18d476a0;
LS_0000021e18d3f970_0_8 .concat [ 1 1 1 1], L_0000021e18d476a0, L_0000021e18d476a0, L_0000021e18d476a0, L_0000021e18d476a0;
LS_0000021e18d3f970_0_12 .concat [ 1 1 1 1], L_0000021e18d476a0, L_0000021e18d476a0, L_0000021e18d476a0, L_0000021e18d476a0;
LS_0000021e18d3f970_0_16 .concat [ 1 1 1 1], L_0000021e18d476a0, L_0000021e18d476a0, L_0000021e18d476a0, L_0000021e18d476a0;
LS_0000021e18d3f970_0_20 .concat [ 1 1 1 1], L_0000021e18d476a0, L_0000021e18d476a0, L_0000021e18d476a0, L_0000021e18d476a0;
LS_0000021e18d3f970_0_24 .concat [ 1 1 1 1], L_0000021e18d476a0, L_0000021e18d476a0, L_0000021e18d476a0, L_0000021e18d476a0;
LS_0000021e18d3f970_0_28 .concat [ 1 1 1 1], L_0000021e18d476a0, L_0000021e18d476a0, L_0000021e18d476a0, L_0000021e18d476a0;
LS_0000021e18d3f970_1_0 .concat [ 4 4 4 4], LS_0000021e18d3f970_0_0, LS_0000021e18d3f970_0_4, LS_0000021e18d3f970_0_8, LS_0000021e18d3f970_0_12;
LS_0000021e18d3f970_1_4 .concat [ 4 4 4 4], LS_0000021e18d3f970_0_16, LS_0000021e18d3f970_0_20, LS_0000021e18d3f970_0_24, LS_0000021e18d3f970_0_28;
L_0000021e18d3f970 .concat [ 16 16 0 0], LS_0000021e18d3f970_1_0, LS_0000021e18d3f970_1_4;
L_0000021e18d3ea70 .part L_0000021e18d41310, 1, 1;
LS_0000021e18d3f6f0_0_0 .concat [ 1 1 1 1], L_0000021e18d3ea70, L_0000021e18d3ea70, L_0000021e18d3ea70, L_0000021e18d3ea70;
LS_0000021e18d3f6f0_0_4 .concat [ 1 1 1 1], L_0000021e18d3ea70, L_0000021e18d3ea70, L_0000021e18d3ea70, L_0000021e18d3ea70;
LS_0000021e18d3f6f0_0_8 .concat [ 1 1 1 1], L_0000021e18d3ea70, L_0000021e18d3ea70, L_0000021e18d3ea70, L_0000021e18d3ea70;
LS_0000021e18d3f6f0_0_12 .concat [ 1 1 1 1], L_0000021e18d3ea70, L_0000021e18d3ea70, L_0000021e18d3ea70, L_0000021e18d3ea70;
LS_0000021e18d3f6f0_0_16 .concat [ 1 1 1 1], L_0000021e18d3ea70, L_0000021e18d3ea70, L_0000021e18d3ea70, L_0000021e18d3ea70;
LS_0000021e18d3f6f0_0_20 .concat [ 1 1 1 1], L_0000021e18d3ea70, L_0000021e18d3ea70, L_0000021e18d3ea70, L_0000021e18d3ea70;
LS_0000021e18d3f6f0_0_24 .concat [ 1 1 1 1], L_0000021e18d3ea70, L_0000021e18d3ea70, L_0000021e18d3ea70, L_0000021e18d3ea70;
LS_0000021e18d3f6f0_0_28 .concat [ 1 1 1 1], L_0000021e18d3ea70, L_0000021e18d3ea70, L_0000021e18d3ea70, L_0000021e18d3ea70;
LS_0000021e18d3f6f0_1_0 .concat [ 4 4 4 4], LS_0000021e18d3f6f0_0_0, LS_0000021e18d3f6f0_0_4, LS_0000021e18d3f6f0_0_8, LS_0000021e18d3f6f0_0_12;
LS_0000021e18d3f6f0_1_4 .concat [ 4 4 4 4], LS_0000021e18d3f6f0_0_16, LS_0000021e18d3f6f0_0_20, LS_0000021e18d3f6f0_0_24, LS_0000021e18d3f6f0_0_28;
L_0000021e18d3f6f0 .concat [ 16 16 0 0], LS_0000021e18d3f6f0_1_0, LS_0000021e18d3f6f0_1_4;
L_0000021e18d3f8d0 .part L_0000021e18d41310, 0, 1;
LS_0000021e18d3e570_0_0 .concat [ 1 1 1 1], L_0000021e18d3f8d0, L_0000021e18d3f8d0, L_0000021e18d3f8d0, L_0000021e18d3f8d0;
LS_0000021e18d3e570_0_4 .concat [ 1 1 1 1], L_0000021e18d3f8d0, L_0000021e18d3f8d0, L_0000021e18d3f8d0, L_0000021e18d3f8d0;
LS_0000021e18d3e570_0_8 .concat [ 1 1 1 1], L_0000021e18d3f8d0, L_0000021e18d3f8d0, L_0000021e18d3f8d0, L_0000021e18d3f8d0;
LS_0000021e18d3e570_0_12 .concat [ 1 1 1 1], L_0000021e18d3f8d0, L_0000021e18d3f8d0, L_0000021e18d3f8d0, L_0000021e18d3f8d0;
LS_0000021e18d3e570_0_16 .concat [ 1 1 1 1], L_0000021e18d3f8d0, L_0000021e18d3f8d0, L_0000021e18d3f8d0, L_0000021e18d3f8d0;
LS_0000021e18d3e570_0_20 .concat [ 1 1 1 1], L_0000021e18d3f8d0, L_0000021e18d3f8d0, L_0000021e18d3f8d0, L_0000021e18d3f8d0;
LS_0000021e18d3e570_0_24 .concat [ 1 1 1 1], L_0000021e18d3f8d0, L_0000021e18d3f8d0, L_0000021e18d3f8d0, L_0000021e18d3f8d0;
LS_0000021e18d3e570_0_28 .concat [ 1 1 1 1], L_0000021e18d3f8d0, L_0000021e18d3f8d0, L_0000021e18d3f8d0, L_0000021e18d3f8d0;
LS_0000021e18d3e570_1_0 .concat [ 4 4 4 4], LS_0000021e18d3e570_0_0, LS_0000021e18d3e570_0_4, LS_0000021e18d3e570_0_8, LS_0000021e18d3e570_0_12;
LS_0000021e18d3e570_1_4 .concat [ 4 4 4 4], LS_0000021e18d3e570_0_16, LS_0000021e18d3e570_0_20, LS_0000021e18d3e570_0_24, LS_0000021e18d3e570_0_28;
L_0000021e18d3e570 .concat [ 16 16 0 0], LS_0000021e18d3e570_1_0, LS_0000021e18d3e570_1_4;
S_0000021e18b00a00 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000021e18b0daf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021e18d472b0 .functor AND 32, L_0000021e18d3eed0, L_0000021e18d3e110, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021e18d082d0_0 .net "in1", 31 0, L_0000021e18d3eed0;  1 drivers
v0000021e18d076f0_0 .net "in2", 31 0, L_0000021e18d3e110;  1 drivers
v0000021e18d09590_0 .net "out", 31 0, L_0000021e18d472b0;  alias, 1 drivers
S_0000021e18b00b90 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000021e18b0daf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021e18d474e0 .functor AND 32, L_0000021e18d3fe70, L_0000021e18d400f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021e18d09270_0 .net "in1", 31 0, L_0000021e18d3fe70;  1 drivers
v0000021e18d096d0_0 .net "in2", 31 0, L_0000021e18d400f0;  1 drivers
v0000021e18d07dd0_0 .net "out", 31 0, L_0000021e18d474e0;  alias, 1 drivers
S_0000021e18aac4a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000021e18b0daf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021e18d47630 .functor AND 32, L_0000021e18d3ef70, L_0000021e18d3f970, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021e18d09770_0 .net "in1", 31 0, L_0000021e18d3ef70;  1 drivers
v0000021e18d08370_0 .net "in2", 31 0, L_0000021e18d3f970;  1 drivers
v0000021e18d08c30_0 .net "out", 31 0, L_0000021e18d47630;  alias, 1 drivers
S_0000021e18d0b960 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000021e18b0daf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021e18d47b00 .functor AND 32, L_0000021e18d3f6f0, L_0000021e18d3e570, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021e18d09810_0 .net "in1", 31 0, L_0000021e18d3f6f0;  1 drivers
v0000021e18d084b0_0 .net "in2", 31 0, L_0000021e18d3e570;  1 drivers
v0000021e18d08730_0 .net "out", 31 0, L_0000021e18d47b00;  alias, 1 drivers
S_0000021e18d0c5e0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000021e18b0d960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000021e18c8a610 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000021e18d48350 .functor NOT 1, L_0000021e18d3fbf0, C4<0>, C4<0>, C4<0>;
L_0000021e18d483c0 .functor NOT 1, L_0000021e18d3f0b0, C4<0>, C4<0>, C4<0>;
L_0000021e18d48190 .functor NOT 1, L_0000021e18d3f650, C4<0>, C4<0>, C4<0>;
L_0000021e18d5d9d0 .functor NOT 1, L_0000021e18d3e2f0, C4<0>, C4<0>, C4<0>;
L_0000021e18d5d730 .functor AND 32, L_0000021e18d482e0, v0000021e18d14de0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021e18d5d6c0 .functor AND 32, L_0000021e18d48430, L_0000021e18dc9d70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021e18d5d110 .functor OR 32, L_0000021e18d5d730, L_0000021e18d5d6c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021e18d5ce00 .functor AND 32, L_0000021e18c82f70, v0000021e18d044a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021e18d5dea0 .functor OR 32, L_0000021e18d5d110, L_0000021e18d5ce00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021e18d5e0d0 .functor AND 32, L_0000021e18d5d650, L_0000021e18d3fa10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021e18d5db20 .functor OR 32, L_0000021e18d5dea0, L_0000021e18d5e0d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021e18d0e780_0 .net *"_ivl_1", 0 0, L_0000021e18d3fbf0;  1 drivers
v0000021e18d0eaa0_0 .net *"_ivl_13", 0 0, L_0000021e18d3f650;  1 drivers
v0000021e18d0e1e0_0 .net *"_ivl_14", 0 0, L_0000021e18d48190;  1 drivers
v0000021e18d0ec80_0 .net *"_ivl_19", 0 0, L_0000021e18d3fc90;  1 drivers
v0000021e18d0e640_0 .net *"_ivl_2", 0 0, L_0000021e18d48350;  1 drivers
v0000021e18d0ee60_0 .net *"_ivl_23", 0 0, L_0000021e18d3eb10;  1 drivers
v0000021e18d0f0e0_0 .net *"_ivl_27", 0 0, L_0000021e18d3e2f0;  1 drivers
v0000021e18d0e280_0 .net *"_ivl_28", 0 0, L_0000021e18d5d9d0;  1 drivers
v0000021e18d0df60_0 .net *"_ivl_33", 0 0, L_0000021e18d3e610;  1 drivers
v0000021e18d0e8c0_0 .net *"_ivl_37", 0 0, L_0000021e18d3e430;  1 drivers
v0000021e18d0d880_0 .net *"_ivl_40", 31 0, L_0000021e18d5d730;  1 drivers
v0000021e18d0ebe0_0 .net *"_ivl_42", 31 0, L_0000021e18d5d6c0;  1 drivers
v0000021e18d0dce0_0 .net *"_ivl_44", 31 0, L_0000021e18d5d110;  1 drivers
v0000021e18d0dd80_0 .net *"_ivl_46", 31 0, L_0000021e18d5ce00;  1 drivers
v0000021e18d0ca20_0 .net *"_ivl_48", 31 0, L_0000021e18d5dea0;  1 drivers
v0000021e18d0cac0_0 .net *"_ivl_50", 31 0, L_0000021e18d5e0d0;  1 drivers
v0000021e18d0e140_0 .net *"_ivl_7", 0 0, L_0000021e18d3f0b0;  1 drivers
v0000021e18d0cde0_0 .net *"_ivl_8", 0 0, L_0000021e18d483c0;  1 drivers
v0000021e18d0d380_0 .net "ina", 31 0, v0000021e18d14de0_0;  alias, 1 drivers
v0000021e18d0cf20_0 .net "inb", 31 0, L_0000021e18dc9d70;  alias, 1 drivers
v0000021e18d0e960_0 .net "inc", 31 0, v0000021e18d044a0_0;  alias, 1 drivers
v0000021e18d0d6a0_0 .net "ind", 31 0, L_0000021e18d3fa10;  alias, 1 drivers
v0000021e18d0cfc0_0 .net "out", 31 0, L_0000021e18d5db20;  alias, 1 drivers
v0000021e18d0d2e0_0 .net "s0", 31 0, L_0000021e18d482e0;  1 drivers
v0000021e18d0d420_0 .net "s1", 31 0, L_0000021e18d48430;  1 drivers
v0000021e18d0d560_0 .net "s2", 31 0, L_0000021e18c82f70;  1 drivers
v0000021e18d0d7e0_0 .net "s3", 31 0, L_0000021e18d5d650;  1 drivers
v0000021e18d0dba0_0 .net "sel", 1 0, L_0000021e18d44830;  alias, 1 drivers
L_0000021e18d3fbf0 .part L_0000021e18d44830, 1, 1;
LS_0000021e18d3f790_0_0 .concat [ 1 1 1 1], L_0000021e18d48350, L_0000021e18d48350, L_0000021e18d48350, L_0000021e18d48350;
LS_0000021e18d3f790_0_4 .concat [ 1 1 1 1], L_0000021e18d48350, L_0000021e18d48350, L_0000021e18d48350, L_0000021e18d48350;
LS_0000021e18d3f790_0_8 .concat [ 1 1 1 1], L_0000021e18d48350, L_0000021e18d48350, L_0000021e18d48350, L_0000021e18d48350;
LS_0000021e18d3f790_0_12 .concat [ 1 1 1 1], L_0000021e18d48350, L_0000021e18d48350, L_0000021e18d48350, L_0000021e18d48350;
LS_0000021e18d3f790_0_16 .concat [ 1 1 1 1], L_0000021e18d48350, L_0000021e18d48350, L_0000021e18d48350, L_0000021e18d48350;
LS_0000021e18d3f790_0_20 .concat [ 1 1 1 1], L_0000021e18d48350, L_0000021e18d48350, L_0000021e18d48350, L_0000021e18d48350;
LS_0000021e18d3f790_0_24 .concat [ 1 1 1 1], L_0000021e18d48350, L_0000021e18d48350, L_0000021e18d48350, L_0000021e18d48350;
LS_0000021e18d3f790_0_28 .concat [ 1 1 1 1], L_0000021e18d48350, L_0000021e18d48350, L_0000021e18d48350, L_0000021e18d48350;
LS_0000021e18d3f790_1_0 .concat [ 4 4 4 4], LS_0000021e18d3f790_0_0, LS_0000021e18d3f790_0_4, LS_0000021e18d3f790_0_8, LS_0000021e18d3f790_0_12;
LS_0000021e18d3f790_1_4 .concat [ 4 4 4 4], LS_0000021e18d3f790_0_16, LS_0000021e18d3f790_0_20, LS_0000021e18d3f790_0_24, LS_0000021e18d3f790_0_28;
L_0000021e18d3f790 .concat [ 16 16 0 0], LS_0000021e18d3f790_1_0, LS_0000021e18d3f790_1_4;
L_0000021e18d3f0b0 .part L_0000021e18d44830, 0, 1;
LS_0000021e18d404b0_0_0 .concat [ 1 1 1 1], L_0000021e18d483c0, L_0000021e18d483c0, L_0000021e18d483c0, L_0000021e18d483c0;
LS_0000021e18d404b0_0_4 .concat [ 1 1 1 1], L_0000021e18d483c0, L_0000021e18d483c0, L_0000021e18d483c0, L_0000021e18d483c0;
LS_0000021e18d404b0_0_8 .concat [ 1 1 1 1], L_0000021e18d483c0, L_0000021e18d483c0, L_0000021e18d483c0, L_0000021e18d483c0;
LS_0000021e18d404b0_0_12 .concat [ 1 1 1 1], L_0000021e18d483c0, L_0000021e18d483c0, L_0000021e18d483c0, L_0000021e18d483c0;
LS_0000021e18d404b0_0_16 .concat [ 1 1 1 1], L_0000021e18d483c0, L_0000021e18d483c0, L_0000021e18d483c0, L_0000021e18d483c0;
LS_0000021e18d404b0_0_20 .concat [ 1 1 1 1], L_0000021e18d483c0, L_0000021e18d483c0, L_0000021e18d483c0, L_0000021e18d483c0;
LS_0000021e18d404b0_0_24 .concat [ 1 1 1 1], L_0000021e18d483c0, L_0000021e18d483c0, L_0000021e18d483c0, L_0000021e18d483c0;
LS_0000021e18d404b0_0_28 .concat [ 1 1 1 1], L_0000021e18d483c0, L_0000021e18d483c0, L_0000021e18d483c0, L_0000021e18d483c0;
LS_0000021e18d404b0_1_0 .concat [ 4 4 4 4], LS_0000021e18d404b0_0_0, LS_0000021e18d404b0_0_4, LS_0000021e18d404b0_0_8, LS_0000021e18d404b0_0_12;
LS_0000021e18d404b0_1_4 .concat [ 4 4 4 4], LS_0000021e18d404b0_0_16, LS_0000021e18d404b0_0_20, LS_0000021e18d404b0_0_24, LS_0000021e18d404b0_0_28;
L_0000021e18d404b0 .concat [ 16 16 0 0], LS_0000021e18d404b0_1_0, LS_0000021e18d404b0_1_4;
L_0000021e18d3f650 .part L_0000021e18d44830, 1, 1;
LS_0000021e18d3f470_0_0 .concat [ 1 1 1 1], L_0000021e18d48190, L_0000021e18d48190, L_0000021e18d48190, L_0000021e18d48190;
LS_0000021e18d3f470_0_4 .concat [ 1 1 1 1], L_0000021e18d48190, L_0000021e18d48190, L_0000021e18d48190, L_0000021e18d48190;
LS_0000021e18d3f470_0_8 .concat [ 1 1 1 1], L_0000021e18d48190, L_0000021e18d48190, L_0000021e18d48190, L_0000021e18d48190;
LS_0000021e18d3f470_0_12 .concat [ 1 1 1 1], L_0000021e18d48190, L_0000021e18d48190, L_0000021e18d48190, L_0000021e18d48190;
LS_0000021e18d3f470_0_16 .concat [ 1 1 1 1], L_0000021e18d48190, L_0000021e18d48190, L_0000021e18d48190, L_0000021e18d48190;
LS_0000021e18d3f470_0_20 .concat [ 1 1 1 1], L_0000021e18d48190, L_0000021e18d48190, L_0000021e18d48190, L_0000021e18d48190;
LS_0000021e18d3f470_0_24 .concat [ 1 1 1 1], L_0000021e18d48190, L_0000021e18d48190, L_0000021e18d48190, L_0000021e18d48190;
LS_0000021e18d3f470_0_28 .concat [ 1 1 1 1], L_0000021e18d48190, L_0000021e18d48190, L_0000021e18d48190, L_0000021e18d48190;
LS_0000021e18d3f470_1_0 .concat [ 4 4 4 4], LS_0000021e18d3f470_0_0, LS_0000021e18d3f470_0_4, LS_0000021e18d3f470_0_8, LS_0000021e18d3f470_0_12;
LS_0000021e18d3f470_1_4 .concat [ 4 4 4 4], LS_0000021e18d3f470_0_16, LS_0000021e18d3f470_0_20, LS_0000021e18d3f470_0_24, LS_0000021e18d3f470_0_28;
L_0000021e18d3f470 .concat [ 16 16 0 0], LS_0000021e18d3f470_1_0, LS_0000021e18d3f470_1_4;
L_0000021e18d3fc90 .part L_0000021e18d44830, 0, 1;
LS_0000021e18d40550_0_0 .concat [ 1 1 1 1], L_0000021e18d3fc90, L_0000021e18d3fc90, L_0000021e18d3fc90, L_0000021e18d3fc90;
LS_0000021e18d40550_0_4 .concat [ 1 1 1 1], L_0000021e18d3fc90, L_0000021e18d3fc90, L_0000021e18d3fc90, L_0000021e18d3fc90;
LS_0000021e18d40550_0_8 .concat [ 1 1 1 1], L_0000021e18d3fc90, L_0000021e18d3fc90, L_0000021e18d3fc90, L_0000021e18d3fc90;
LS_0000021e18d40550_0_12 .concat [ 1 1 1 1], L_0000021e18d3fc90, L_0000021e18d3fc90, L_0000021e18d3fc90, L_0000021e18d3fc90;
LS_0000021e18d40550_0_16 .concat [ 1 1 1 1], L_0000021e18d3fc90, L_0000021e18d3fc90, L_0000021e18d3fc90, L_0000021e18d3fc90;
LS_0000021e18d40550_0_20 .concat [ 1 1 1 1], L_0000021e18d3fc90, L_0000021e18d3fc90, L_0000021e18d3fc90, L_0000021e18d3fc90;
LS_0000021e18d40550_0_24 .concat [ 1 1 1 1], L_0000021e18d3fc90, L_0000021e18d3fc90, L_0000021e18d3fc90, L_0000021e18d3fc90;
LS_0000021e18d40550_0_28 .concat [ 1 1 1 1], L_0000021e18d3fc90, L_0000021e18d3fc90, L_0000021e18d3fc90, L_0000021e18d3fc90;
LS_0000021e18d40550_1_0 .concat [ 4 4 4 4], LS_0000021e18d40550_0_0, LS_0000021e18d40550_0_4, LS_0000021e18d40550_0_8, LS_0000021e18d40550_0_12;
LS_0000021e18d40550_1_4 .concat [ 4 4 4 4], LS_0000021e18d40550_0_16, LS_0000021e18d40550_0_20, LS_0000021e18d40550_0_24, LS_0000021e18d40550_0_28;
L_0000021e18d40550 .concat [ 16 16 0 0], LS_0000021e18d40550_1_0, LS_0000021e18d40550_1_4;
L_0000021e18d3eb10 .part L_0000021e18d44830, 1, 1;
LS_0000021e18d3ee30_0_0 .concat [ 1 1 1 1], L_0000021e18d3eb10, L_0000021e18d3eb10, L_0000021e18d3eb10, L_0000021e18d3eb10;
LS_0000021e18d3ee30_0_4 .concat [ 1 1 1 1], L_0000021e18d3eb10, L_0000021e18d3eb10, L_0000021e18d3eb10, L_0000021e18d3eb10;
LS_0000021e18d3ee30_0_8 .concat [ 1 1 1 1], L_0000021e18d3eb10, L_0000021e18d3eb10, L_0000021e18d3eb10, L_0000021e18d3eb10;
LS_0000021e18d3ee30_0_12 .concat [ 1 1 1 1], L_0000021e18d3eb10, L_0000021e18d3eb10, L_0000021e18d3eb10, L_0000021e18d3eb10;
LS_0000021e18d3ee30_0_16 .concat [ 1 1 1 1], L_0000021e18d3eb10, L_0000021e18d3eb10, L_0000021e18d3eb10, L_0000021e18d3eb10;
LS_0000021e18d3ee30_0_20 .concat [ 1 1 1 1], L_0000021e18d3eb10, L_0000021e18d3eb10, L_0000021e18d3eb10, L_0000021e18d3eb10;
LS_0000021e18d3ee30_0_24 .concat [ 1 1 1 1], L_0000021e18d3eb10, L_0000021e18d3eb10, L_0000021e18d3eb10, L_0000021e18d3eb10;
LS_0000021e18d3ee30_0_28 .concat [ 1 1 1 1], L_0000021e18d3eb10, L_0000021e18d3eb10, L_0000021e18d3eb10, L_0000021e18d3eb10;
LS_0000021e18d3ee30_1_0 .concat [ 4 4 4 4], LS_0000021e18d3ee30_0_0, LS_0000021e18d3ee30_0_4, LS_0000021e18d3ee30_0_8, LS_0000021e18d3ee30_0_12;
LS_0000021e18d3ee30_1_4 .concat [ 4 4 4 4], LS_0000021e18d3ee30_0_16, LS_0000021e18d3ee30_0_20, LS_0000021e18d3ee30_0_24, LS_0000021e18d3ee30_0_28;
L_0000021e18d3ee30 .concat [ 16 16 0 0], LS_0000021e18d3ee30_1_0, LS_0000021e18d3ee30_1_4;
L_0000021e18d3e2f0 .part L_0000021e18d44830, 0, 1;
LS_0000021e18d3ff10_0_0 .concat [ 1 1 1 1], L_0000021e18d5d9d0, L_0000021e18d5d9d0, L_0000021e18d5d9d0, L_0000021e18d5d9d0;
LS_0000021e18d3ff10_0_4 .concat [ 1 1 1 1], L_0000021e18d5d9d0, L_0000021e18d5d9d0, L_0000021e18d5d9d0, L_0000021e18d5d9d0;
LS_0000021e18d3ff10_0_8 .concat [ 1 1 1 1], L_0000021e18d5d9d0, L_0000021e18d5d9d0, L_0000021e18d5d9d0, L_0000021e18d5d9d0;
LS_0000021e18d3ff10_0_12 .concat [ 1 1 1 1], L_0000021e18d5d9d0, L_0000021e18d5d9d0, L_0000021e18d5d9d0, L_0000021e18d5d9d0;
LS_0000021e18d3ff10_0_16 .concat [ 1 1 1 1], L_0000021e18d5d9d0, L_0000021e18d5d9d0, L_0000021e18d5d9d0, L_0000021e18d5d9d0;
LS_0000021e18d3ff10_0_20 .concat [ 1 1 1 1], L_0000021e18d5d9d0, L_0000021e18d5d9d0, L_0000021e18d5d9d0, L_0000021e18d5d9d0;
LS_0000021e18d3ff10_0_24 .concat [ 1 1 1 1], L_0000021e18d5d9d0, L_0000021e18d5d9d0, L_0000021e18d5d9d0, L_0000021e18d5d9d0;
LS_0000021e18d3ff10_0_28 .concat [ 1 1 1 1], L_0000021e18d5d9d0, L_0000021e18d5d9d0, L_0000021e18d5d9d0, L_0000021e18d5d9d0;
LS_0000021e18d3ff10_1_0 .concat [ 4 4 4 4], LS_0000021e18d3ff10_0_0, LS_0000021e18d3ff10_0_4, LS_0000021e18d3ff10_0_8, LS_0000021e18d3ff10_0_12;
LS_0000021e18d3ff10_1_4 .concat [ 4 4 4 4], LS_0000021e18d3ff10_0_16, LS_0000021e18d3ff10_0_20, LS_0000021e18d3ff10_0_24, LS_0000021e18d3ff10_0_28;
L_0000021e18d3ff10 .concat [ 16 16 0 0], LS_0000021e18d3ff10_1_0, LS_0000021e18d3ff10_1_4;
L_0000021e18d3e610 .part L_0000021e18d44830, 1, 1;
LS_0000021e18d3fd30_0_0 .concat [ 1 1 1 1], L_0000021e18d3e610, L_0000021e18d3e610, L_0000021e18d3e610, L_0000021e18d3e610;
LS_0000021e18d3fd30_0_4 .concat [ 1 1 1 1], L_0000021e18d3e610, L_0000021e18d3e610, L_0000021e18d3e610, L_0000021e18d3e610;
LS_0000021e18d3fd30_0_8 .concat [ 1 1 1 1], L_0000021e18d3e610, L_0000021e18d3e610, L_0000021e18d3e610, L_0000021e18d3e610;
LS_0000021e18d3fd30_0_12 .concat [ 1 1 1 1], L_0000021e18d3e610, L_0000021e18d3e610, L_0000021e18d3e610, L_0000021e18d3e610;
LS_0000021e18d3fd30_0_16 .concat [ 1 1 1 1], L_0000021e18d3e610, L_0000021e18d3e610, L_0000021e18d3e610, L_0000021e18d3e610;
LS_0000021e18d3fd30_0_20 .concat [ 1 1 1 1], L_0000021e18d3e610, L_0000021e18d3e610, L_0000021e18d3e610, L_0000021e18d3e610;
LS_0000021e18d3fd30_0_24 .concat [ 1 1 1 1], L_0000021e18d3e610, L_0000021e18d3e610, L_0000021e18d3e610, L_0000021e18d3e610;
LS_0000021e18d3fd30_0_28 .concat [ 1 1 1 1], L_0000021e18d3e610, L_0000021e18d3e610, L_0000021e18d3e610, L_0000021e18d3e610;
LS_0000021e18d3fd30_1_0 .concat [ 4 4 4 4], LS_0000021e18d3fd30_0_0, LS_0000021e18d3fd30_0_4, LS_0000021e18d3fd30_0_8, LS_0000021e18d3fd30_0_12;
LS_0000021e18d3fd30_1_4 .concat [ 4 4 4 4], LS_0000021e18d3fd30_0_16, LS_0000021e18d3fd30_0_20, LS_0000021e18d3fd30_0_24, LS_0000021e18d3fd30_0_28;
L_0000021e18d3fd30 .concat [ 16 16 0 0], LS_0000021e18d3fd30_1_0, LS_0000021e18d3fd30_1_4;
L_0000021e18d3e430 .part L_0000021e18d44830, 0, 1;
LS_0000021e18d40690_0_0 .concat [ 1 1 1 1], L_0000021e18d3e430, L_0000021e18d3e430, L_0000021e18d3e430, L_0000021e18d3e430;
LS_0000021e18d40690_0_4 .concat [ 1 1 1 1], L_0000021e18d3e430, L_0000021e18d3e430, L_0000021e18d3e430, L_0000021e18d3e430;
LS_0000021e18d40690_0_8 .concat [ 1 1 1 1], L_0000021e18d3e430, L_0000021e18d3e430, L_0000021e18d3e430, L_0000021e18d3e430;
LS_0000021e18d40690_0_12 .concat [ 1 1 1 1], L_0000021e18d3e430, L_0000021e18d3e430, L_0000021e18d3e430, L_0000021e18d3e430;
LS_0000021e18d40690_0_16 .concat [ 1 1 1 1], L_0000021e18d3e430, L_0000021e18d3e430, L_0000021e18d3e430, L_0000021e18d3e430;
LS_0000021e18d40690_0_20 .concat [ 1 1 1 1], L_0000021e18d3e430, L_0000021e18d3e430, L_0000021e18d3e430, L_0000021e18d3e430;
LS_0000021e18d40690_0_24 .concat [ 1 1 1 1], L_0000021e18d3e430, L_0000021e18d3e430, L_0000021e18d3e430, L_0000021e18d3e430;
LS_0000021e18d40690_0_28 .concat [ 1 1 1 1], L_0000021e18d3e430, L_0000021e18d3e430, L_0000021e18d3e430, L_0000021e18d3e430;
LS_0000021e18d40690_1_0 .concat [ 4 4 4 4], LS_0000021e18d40690_0_0, LS_0000021e18d40690_0_4, LS_0000021e18d40690_0_8, LS_0000021e18d40690_0_12;
LS_0000021e18d40690_1_4 .concat [ 4 4 4 4], LS_0000021e18d40690_0_16, LS_0000021e18d40690_0_20, LS_0000021e18d40690_0_24, LS_0000021e18d40690_0_28;
L_0000021e18d40690 .concat [ 16 16 0 0], LS_0000021e18d40690_1_0, LS_0000021e18d40690_1_4;
S_0000021e18d0baf0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000021e18d0c5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021e18d482e0 .functor AND 32, L_0000021e18d3f790, L_0000021e18d404b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021e18d0cb60_0 .net "in1", 31 0, L_0000021e18d3f790;  1 drivers
v0000021e18d0ed20_0 .net "in2", 31 0, L_0000021e18d404b0;  1 drivers
v0000021e18d0cd40_0 .net "out", 31 0, L_0000021e18d482e0;  alias, 1 drivers
S_0000021e18d0c770 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000021e18d0c5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021e18d48430 .functor AND 32, L_0000021e18d3f470, L_0000021e18d40550, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021e18d0d4c0_0 .net "in1", 31 0, L_0000021e18d3f470;  1 drivers
v0000021e18d0edc0_0 .net "in2", 31 0, L_0000021e18d40550;  1 drivers
v0000021e18d0d1a0_0 .net "out", 31 0, L_0000021e18d48430;  alias, 1 drivers
S_0000021e18d0bc80 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000021e18d0c5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021e18c82f70 .functor AND 32, L_0000021e18d3ee30, L_0000021e18d3ff10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021e18d0efa0_0 .net "in1", 31 0, L_0000021e18d3ee30;  1 drivers
v0000021e18d0f040_0 .net "in2", 31 0, L_0000021e18d3ff10;  1 drivers
v0000021e18d0e820_0 .net "out", 31 0, L_0000021e18c82f70;  alias, 1 drivers
S_0000021e18d0be10 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000021e18d0c5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021e18d5d650 .functor AND 32, L_0000021e18d3fd30, L_0000021e18d40690, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021e18d0db00_0 .net "in1", 31 0, L_0000021e18d3fd30;  1 drivers
v0000021e18d0e460_0 .net "in2", 31 0, L_0000021e18d40690;  1 drivers
v0000021e18d0d740_0 .net "out", 31 0, L_0000021e18d5d650;  alias, 1 drivers
S_0000021e18d0c450 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000021e18b0d960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000021e18c8af50 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000021e18d5db90 .functor NOT 1, L_0000021e18d3ec50, C4<0>, C4<0>, C4<0>;
L_0000021e18d5cb60 .functor NOT 1, L_0000021e18d3e6b0, C4<0>, C4<0>, C4<0>;
L_0000021e18d5dc00 .functor NOT 1, L_0000021e18d3e250, C4<0>, C4<0>, C4<0>;
L_0000021e18d5d810 .functor NOT 1, L_0000021e18d3e930, C4<0>, C4<0>, C4<0>;
L_0000021e18d5e220 .functor AND 32, L_0000021e18d5d180, v0000021e18d148e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021e18d5d1f0 .functor AND 32, L_0000021e18d5d7a0, L_0000021e18dc9d70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021e18d5cd90 .functor OR 32, L_0000021e18d5e220, L_0000021e18d5d1f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021e18d5d420 .functor AND 32, L_0000021e18d5e140, v0000021e18d044a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021e18d5ce70 .functor OR 32, L_0000021e18d5cd90, L_0000021e18d5d420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021e18d5dce0 .functor AND 32, L_0000021e18d5dc70, L_0000021e18d3fa10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021e18d5c8c0 .functor OR 32, L_0000021e18d5ce70, L_0000021e18d5dce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021e18d10760_0 .net *"_ivl_1", 0 0, L_0000021e18d3ec50;  1 drivers
v0000021e18d0fcc0_0 .net *"_ivl_13", 0 0, L_0000021e18d3e250;  1 drivers
v0000021e18d0f5e0_0 .net *"_ivl_14", 0 0, L_0000021e18d5dc00;  1 drivers
v0000021e18d0f860_0 .net *"_ivl_19", 0 0, L_0000021e18d40230;  1 drivers
v0000021e18d0f900_0 .net *"_ivl_2", 0 0, L_0000021e18d5db90;  1 drivers
v0000021e18d10580_0 .net *"_ivl_23", 0 0, L_0000021e18d3f510;  1 drivers
v0000021e18d0fd60_0 .net *"_ivl_27", 0 0, L_0000021e18d3e930;  1 drivers
v0000021e18d0fea0_0 .net *"_ivl_28", 0 0, L_0000021e18d5d810;  1 drivers
v0000021e18d10800_0 .net *"_ivl_33", 0 0, L_0000021e18d3e4d0;  1 drivers
v0000021e18d0f220_0 .net *"_ivl_37", 0 0, L_0000021e18d3f150;  1 drivers
v0000021e18d0f360_0 .net *"_ivl_40", 31 0, L_0000021e18d5e220;  1 drivers
v0000021e18d0f680_0 .net *"_ivl_42", 31 0, L_0000021e18d5d1f0;  1 drivers
v0000021e18d0fa40_0 .net *"_ivl_44", 31 0, L_0000021e18d5cd90;  1 drivers
v0000021e18d0f7c0_0 .net *"_ivl_46", 31 0, L_0000021e18d5d420;  1 drivers
v0000021e18d0f4a0_0 .net *"_ivl_48", 31 0, L_0000021e18d5ce70;  1 drivers
v0000021e18d0ff40_0 .net *"_ivl_50", 31 0, L_0000021e18d5dce0;  1 drivers
v0000021e18d0fc20_0 .net *"_ivl_7", 0 0, L_0000021e18d3e6b0;  1 drivers
v0000021e18d10260_0 .net *"_ivl_8", 0 0, L_0000021e18d5cb60;  1 drivers
v0000021e18d0f9a0_0 .net "ina", 31 0, v0000021e18d148e0_0;  alias, 1 drivers
v0000021e18d0fae0_0 .net "inb", 31 0, L_0000021e18dc9d70;  alias, 1 drivers
v0000021e18d103a0_0 .net "inc", 31 0, v0000021e18d044a0_0;  alias, 1 drivers
v0000021e18d10120_0 .net "ind", 31 0, L_0000021e18d3fa10;  alias, 1 drivers
v0000021e18d0ffe0_0 .net "out", 31 0, L_0000021e18d5c8c0;  alias, 1 drivers
v0000021e18d10440_0 .net "s0", 31 0, L_0000021e18d5d180;  1 drivers
v0000021e18d10080_0 .net "s1", 31 0, L_0000021e18d5d7a0;  1 drivers
v0000021e18d0f540_0 .net "s2", 31 0, L_0000021e18d5e140;  1 drivers
v0000021e18d145c0_0 .net "s3", 31 0, L_0000021e18d5dc70;  1 drivers
v0000021e18d14ac0_0 .net "sel", 1 0, L_0000021e18d450f0;  alias, 1 drivers
L_0000021e18d3ec50 .part L_0000021e18d450f0, 1, 1;
LS_0000021e18d3f010_0_0 .concat [ 1 1 1 1], L_0000021e18d5db90, L_0000021e18d5db90, L_0000021e18d5db90, L_0000021e18d5db90;
LS_0000021e18d3f010_0_4 .concat [ 1 1 1 1], L_0000021e18d5db90, L_0000021e18d5db90, L_0000021e18d5db90, L_0000021e18d5db90;
LS_0000021e18d3f010_0_8 .concat [ 1 1 1 1], L_0000021e18d5db90, L_0000021e18d5db90, L_0000021e18d5db90, L_0000021e18d5db90;
LS_0000021e18d3f010_0_12 .concat [ 1 1 1 1], L_0000021e18d5db90, L_0000021e18d5db90, L_0000021e18d5db90, L_0000021e18d5db90;
LS_0000021e18d3f010_0_16 .concat [ 1 1 1 1], L_0000021e18d5db90, L_0000021e18d5db90, L_0000021e18d5db90, L_0000021e18d5db90;
LS_0000021e18d3f010_0_20 .concat [ 1 1 1 1], L_0000021e18d5db90, L_0000021e18d5db90, L_0000021e18d5db90, L_0000021e18d5db90;
LS_0000021e18d3f010_0_24 .concat [ 1 1 1 1], L_0000021e18d5db90, L_0000021e18d5db90, L_0000021e18d5db90, L_0000021e18d5db90;
LS_0000021e18d3f010_0_28 .concat [ 1 1 1 1], L_0000021e18d5db90, L_0000021e18d5db90, L_0000021e18d5db90, L_0000021e18d5db90;
LS_0000021e18d3f010_1_0 .concat [ 4 4 4 4], LS_0000021e18d3f010_0_0, LS_0000021e18d3f010_0_4, LS_0000021e18d3f010_0_8, LS_0000021e18d3f010_0_12;
LS_0000021e18d3f010_1_4 .concat [ 4 4 4 4], LS_0000021e18d3f010_0_16, LS_0000021e18d3f010_0_20, LS_0000021e18d3f010_0_24, LS_0000021e18d3f010_0_28;
L_0000021e18d3f010 .concat [ 16 16 0 0], LS_0000021e18d3f010_1_0, LS_0000021e18d3f010_1_4;
L_0000021e18d3e6b0 .part L_0000021e18d450f0, 0, 1;
LS_0000021e18d407d0_0_0 .concat [ 1 1 1 1], L_0000021e18d5cb60, L_0000021e18d5cb60, L_0000021e18d5cb60, L_0000021e18d5cb60;
LS_0000021e18d407d0_0_4 .concat [ 1 1 1 1], L_0000021e18d5cb60, L_0000021e18d5cb60, L_0000021e18d5cb60, L_0000021e18d5cb60;
LS_0000021e18d407d0_0_8 .concat [ 1 1 1 1], L_0000021e18d5cb60, L_0000021e18d5cb60, L_0000021e18d5cb60, L_0000021e18d5cb60;
LS_0000021e18d407d0_0_12 .concat [ 1 1 1 1], L_0000021e18d5cb60, L_0000021e18d5cb60, L_0000021e18d5cb60, L_0000021e18d5cb60;
LS_0000021e18d407d0_0_16 .concat [ 1 1 1 1], L_0000021e18d5cb60, L_0000021e18d5cb60, L_0000021e18d5cb60, L_0000021e18d5cb60;
LS_0000021e18d407d0_0_20 .concat [ 1 1 1 1], L_0000021e18d5cb60, L_0000021e18d5cb60, L_0000021e18d5cb60, L_0000021e18d5cb60;
LS_0000021e18d407d0_0_24 .concat [ 1 1 1 1], L_0000021e18d5cb60, L_0000021e18d5cb60, L_0000021e18d5cb60, L_0000021e18d5cb60;
LS_0000021e18d407d0_0_28 .concat [ 1 1 1 1], L_0000021e18d5cb60, L_0000021e18d5cb60, L_0000021e18d5cb60, L_0000021e18d5cb60;
LS_0000021e18d407d0_1_0 .concat [ 4 4 4 4], LS_0000021e18d407d0_0_0, LS_0000021e18d407d0_0_4, LS_0000021e18d407d0_0_8, LS_0000021e18d407d0_0_12;
LS_0000021e18d407d0_1_4 .concat [ 4 4 4 4], LS_0000021e18d407d0_0_16, LS_0000021e18d407d0_0_20, LS_0000021e18d407d0_0_24, LS_0000021e18d407d0_0_28;
L_0000021e18d407d0 .concat [ 16 16 0 0], LS_0000021e18d407d0_1_0, LS_0000021e18d407d0_1_4;
L_0000021e18d3e250 .part L_0000021e18d450f0, 1, 1;
LS_0000021e18d3ecf0_0_0 .concat [ 1 1 1 1], L_0000021e18d5dc00, L_0000021e18d5dc00, L_0000021e18d5dc00, L_0000021e18d5dc00;
LS_0000021e18d3ecf0_0_4 .concat [ 1 1 1 1], L_0000021e18d5dc00, L_0000021e18d5dc00, L_0000021e18d5dc00, L_0000021e18d5dc00;
LS_0000021e18d3ecf0_0_8 .concat [ 1 1 1 1], L_0000021e18d5dc00, L_0000021e18d5dc00, L_0000021e18d5dc00, L_0000021e18d5dc00;
LS_0000021e18d3ecf0_0_12 .concat [ 1 1 1 1], L_0000021e18d5dc00, L_0000021e18d5dc00, L_0000021e18d5dc00, L_0000021e18d5dc00;
LS_0000021e18d3ecf0_0_16 .concat [ 1 1 1 1], L_0000021e18d5dc00, L_0000021e18d5dc00, L_0000021e18d5dc00, L_0000021e18d5dc00;
LS_0000021e18d3ecf0_0_20 .concat [ 1 1 1 1], L_0000021e18d5dc00, L_0000021e18d5dc00, L_0000021e18d5dc00, L_0000021e18d5dc00;
LS_0000021e18d3ecf0_0_24 .concat [ 1 1 1 1], L_0000021e18d5dc00, L_0000021e18d5dc00, L_0000021e18d5dc00, L_0000021e18d5dc00;
LS_0000021e18d3ecf0_0_28 .concat [ 1 1 1 1], L_0000021e18d5dc00, L_0000021e18d5dc00, L_0000021e18d5dc00, L_0000021e18d5dc00;
LS_0000021e18d3ecf0_1_0 .concat [ 4 4 4 4], LS_0000021e18d3ecf0_0_0, LS_0000021e18d3ecf0_0_4, LS_0000021e18d3ecf0_0_8, LS_0000021e18d3ecf0_0_12;
LS_0000021e18d3ecf0_1_4 .concat [ 4 4 4 4], LS_0000021e18d3ecf0_0_16, LS_0000021e18d3ecf0_0_20, LS_0000021e18d3ecf0_0_24, LS_0000021e18d3ecf0_0_28;
L_0000021e18d3ecf0 .concat [ 16 16 0 0], LS_0000021e18d3ecf0_1_0, LS_0000021e18d3ecf0_1_4;
L_0000021e18d40230 .part L_0000021e18d450f0, 0, 1;
LS_0000021e18d402d0_0_0 .concat [ 1 1 1 1], L_0000021e18d40230, L_0000021e18d40230, L_0000021e18d40230, L_0000021e18d40230;
LS_0000021e18d402d0_0_4 .concat [ 1 1 1 1], L_0000021e18d40230, L_0000021e18d40230, L_0000021e18d40230, L_0000021e18d40230;
LS_0000021e18d402d0_0_8 .concat [ 1 1 1 1], L_0000021e18d40230, L_0000021e18d40230, L_0000021e18d40230, L_0000021e18d40230;
LS_0000021e18d402d0_0_12 .concat [ 1 1 1 1], L_0000021e18d40230, L_0000021e18d40230, L_0000021e18d40230, L_0000021e18d40230;
LS_0000021e18d402d0_0_16 .concat [ 1 1 1 1], L_0000021e18d40230, L_0000021e18d40230, L_0000021e18d40230, L_0000021e18d40230;
LS_0000021e18d402d0_0_20 .concat [ 1 1 1 1], L_0000021e18d40230, L_0000021e18d40230, L_0000021e18d40230, L_0000021e18d40230;
LS_0000021e18d402d0_0_24 .concat [ 1 1 1 1], L_0000021e18d40230, L_0000021e18d40230, L_0000021e18d40230, L_0000021e18d40230;
LS_0000021e18d402d0_0_28 .concat [ 1 1 1 1], L_0000021e18d40230, L_0000021e18d40230, L_0000021e18d40230, L_0000021e18d40230;
LS_0000021e18d402d0_1_0 .concat [ 4 4 4 4], LS_0000021e18d402d0_0_0, LS_0000021e18d402d0_0_4, LS_0000021e18d402d0_0_8, LS_0000021e18d402d0_0_12;
LS_0000021e18d402d0_1_4 .concat [ 4 4 4 4], LS_0000021e18d402d0_0_16, LS_0000021e18d402d0_0_20, LS_0000021e18d402d0_0_24, LS_0000021e18d402d0_0_28;
L_0000021e18d402d0 .concat [ 16 16 0 0], LS_0000021e18d402d0_1_0, LS_0000021e18d402d0_1_4;
L_0000021e18d3f510 .part L_0000021e18d450f0, 1, 1;
LS_0000021e18d3ebb0_0_0 .concat [ 1 1 1 1], L_0000021e18d3f510, L_0000021e18d3f510, L_0000021e18d3f510, L_0000021e18d3f510;
LS_0000021e18d3ebb0_0_4 .concat [ 1 1 1 1], L_0000021e18d3f510, L_0000021e18d3f510, L_0000021e18d3f510, L_0000021e18d3f510;
LS_0000021e18d3ebb0_0_8 .concat [ 1 1 1 1], L_0000021e18d3f510, L_0000021e18d3f510, L_0000021e18d3f510, L_0000021e18d3f510;
LS_0000021e18d3ebb0_0_12 .concat [ 1 1 1 1], L_0000021e18d3f510, L_0000021e18d3f510, L_0000021e18d3f510, L_0000021e18d3f510;
LS_0000021e18d3ebb0_0_16 .concat [ 1 1 1 1], L_0000021e18d3f510, L_0000021e18d3f510, L_0000021e18d3f510, L_0000021e18d3f510;
LS_0000021e18d3ebb0_0_20 .concat [ 1 1 1 1], L_0000021e18d3f510, L_0000021e18d3f510, L_0000021e18d3f510, L_0000021e18d3f510;
LS_0000021e18d3ebb0_0_24 .concat [ 1 1 1 1], L_0000021e18d3f510, L_0000021e18d3f510, L_0000021e18d3f510, L_0000021e18d3f510;
LS_0000021e18d3ebb0_0_28 .concat [ 1 1 1 1], L_0000021e18d3f510, L_0000021e18d3f510, L_0000021e18d3f510, L_0000021e18d3f510;
LS_0000021e18d3ebb0_1_0 .concat [ 4 4 4 4], LS_0000021e18d3ebb0_0_0, LS_0000021e18d3ebb0_0_4, LS_0000021e18d3ebb0_0_8, LS_0000021e18d3ebb0_0_12;
LS_0000021e18d3ebb0_1_4 .concat [ 4 4 4 4], LS_0000021e18d3ebb0_0_16, LS_0000021e18d3ebb0_0_20, LS_0000021e18d3ebb0_0_24, LS_0000021e18d3ebb0_0_28;
L_0000021e18d3ebb0 .concat [ 16 16 0 0], LS_0000021e18d3ebb0_1_0, LS_0000021e18d3ebb0_1_4;
L_0000021e18d3e930 .part L_0000021e18d450f0, 0, 1;
LS_0000021e18d3e390_0_0 .concat [ 1 1 1 1], L_0000021e18d5d810, L_0000021e18d5d810, L_0000021e18d5d810, L_0000021e18d5d810;
LS_0000021e18d3e390_0_4 .concat [ 1 1 1 1], L_0000021e18d5d810, L_0000021e18d5d810, L_0000021e18d5d810, L_0000021e18d5d810;
LS_0000021e18d3e390_0_8 .concat [ 1 1 1 1], L_0000021e18d5d810, L_0000021e18d5d810, L_0000021e18d5d810, L_0000021e18d5d810;
LS_0000021e18d3e390_0_12 .concat [ 1 1 1 1], L_0000021e18d5d810, L_0000021e18d5d810, L_0000021e18d5d810, L_0000021e18d5d810;
LS_0000021e18d3e390_0_16 .concat [ 1 1 1 1], L_0000021e18d5d810, L_0000021e18d5d810, L_0000021e18d5d810, L_0000021e18d5d810;
LS_0000021e18d3e390_0_20 .concat [ 1 1 1 1], L_0000021e18d5d810, L_0000021e18d5d810, L_0000021e18d5d810, L_0000021e18d5d810;
LS_0000021e18d3e390_0_24 .concat [ 1 1 1 1], L_0000021e18d5d810, L_0000021e18d5d810, L_0000021e18d5d810, L_0000021e18d5d810;
LS_0000021e18d3e390_0_28 .concat [ 1 1 1 1], L_0000021e18d5d810, L_0000021e18d5d810, L_0000021e18d5d810, L_0000021e18d5d810;
LS_0000021e18d3e390_1_0 .concat [ 4 4 4 4], LS_0000021e18d3e390_0_0, LS_0000021e18d3e390_0_4, LS_0000021e18d3e390_0_8, LS_0000021e18d3e390_0_12;
LS_0000021e18d3e390_1_4 .concat [ 4 4 4 4], LS_0000021e18d3e390_0_16, LS_0000021e18d3e390_0_20, LS_0000021e18d3e390_0_24, LS_0000021e18d3e390_0_28;
L_0000021e18d3e390 .concat [ 16 16 0 0], LS_0000021e18d3e390_1_0, LS_0000021e18d3e390_1_4;
L_0000021e18d3e4d0 .part L_0000021e18d450f0, 1, 1;
LS_0000021e18d3e750_0_0 .concat [ 1 1 1 1], L_0000021e18d3e4d0, L_0000021e18d3e4d0, L_0000021e18d3e4d0, L_0000021e18d3e4d0;
LS_0000021e18d3e750_0_4 .concat [ 1 1 1 1], L_0000021e18d3e4d0, L_0000021e18d3e4d0, L_0000021e18d3e4d0, L_0000021e18d3e4d0;
LS_0000021e18d3e750_0_8 .concat [ 1 1 1 1], L_0000021e18d3e4d0, L_0000021e18d3e4d0, L_0000021e18d3e4d0, L_0000021e18d3e4d0;
LS_0000021e18d3e750_0_12 .concat [ 1 1 1 1], L_0000021e18d3e4d0, L_0000021e18d3e4d0, L_0000021e18d3e4d0, L_0000021e18d3e4d0;
LS_0000021e18d3e750_0_16 .concat [ 1 1 1 1], L_0000021e18d3e4d0, L_0000021e18d3e4d0, L_0000021e18d3e4d0, L_0000021e18d3e4d0;
LS_0000021e18d3e750_0_20 .concat [ 1 1 1 1], L_0000021e18d3e4d0, L_0000021e18d3e4d0, L_0000021e18d3e4d0, L_0000021e18d3e4d0;
LS_0000021e18d3e750_0_24 .concat [ 1 1 1 1], L_0000021e18d3e4d0, L_0000021e18d3e4d0, L_0000021e18d3e4d0, L_0000021e18d3e4d0;
LS_0000021e18d3e750_0_28 .concat [ 1 1 1 1], L_0000021e18d3e4d0, L_0000021e18d3e4d0, L_0000021e18d3e4d0, L_0000021e18d3e4d0;
LS_0000021e18d3e750_1_0 .concat [ 4 4 4 4], LS_0000021e18d3e750_0_0, LS_0000021e18d3e750_0_4, LS_0000021e18d3e750_0_8, LS_0000021e18d3e750_0_12;
LS_0000021e18d3e750_1_4 .concat [ 4 4 4 4], LS_0000021e18d3e750_0_16, LS_0000021e18d3e750_0_20, LS_0000021e18d3e750_0_24, LS_0000021e18d3e750_0_28;
L_0000021e18d3e750 .concat [ 16 16 0 0], LS_0000021e18d3e750_1_0, LS_0000021e18d3e750_1_4;
L_0000021e18d3f150 .part L_0000021e18d450f0, 0, 1;
LS_0000021e18d40370_0_0 .concat [ 1 1 1 1], L_0000021e18d3f150, L_0000021e18d3f150, L_0000021e18d3f150, L_0000021e18d3f150;
LS_0000021e18d40370_0_4 .concat [ 1 1 1 1], L_0000021e18d3f150, L_0000021e18d3f150, L_0000021e18d3f150, L_0000021e18d3f150;
LS_0000021e18d40370_0_8 .concat [ 1 1 1 1], L_0000021e18d3f150, L_0000021e18d3f150, L_0000021e18d3f150, L_0000021e18d3f150;
LS_0000021e18d40370_0_12 .concat [ 1 1 1 1], L_0000021e18d3f150, L_0000021e18d3f150, L_0000021e18d3f150, L_0000021e18d3f150;
LS_0000021e18d40370_0_16 .concat [ 1 1 1 1], L_0000021e18d3f150, L_0000021e18d3f150, L_0000021e18d3f150, L_0000021e18d3f150;
LS_0000021e18d40370_0_20 .concat [ 1 1 1 1], L_0000021e18d3f150, L_0000021e18d3f150, L_0000021e18d3f150, L_0000021e18d3f150;
LS_0000021e18d40370_0_24 .concat [ 1 1 1 1], L_0000021e18d3f150, L_0000021e18d3f150, L_0000021e18d3f150, L_0000021e18d3f150;
LS_0000021e18d40370_0_28 .concat [ 1 1 1 1], L_0000021e18d3f150, L_0000021e18d3f150, L_0000021e18d3f150, L_0000021e18d3f150;
LS_0000021e18d40370_1_0 .concat [ 4 4 4 4], LS_0000021e18d40370_0_0, LS_0000021e18d40370_0_4, LS_0000021e18d40370_0_8, LS_0000021e18d40370_0_12;
LS_0000021e18d40370_1_4 .concat [ 4 4 4 4], LS_0000021e18d40370_0_16, LS_0000021e18d40370_0_20, LS_0000021e18d40370_0_24, LS_0000021e18d40370_0_28;
L_0000021e18d40370 .concat [ 16 16 0 0], LS_0000021e18d40370_1_0, LS_0000021e18d40370_1_4;
S_0000021e18d0bfa0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000021e18d0c450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021e18d5d180 .functor AND 32, L_0000021e18d3f010, L_0000021e18d407d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021e18d0dec0_0 .net "in1", 31 0, L_0000021e18d3f010;  1 drivers
v0000021e18d0f180_0 .net "in2", 31 0, L_0000021e18d407d0;  1 drivers
v0000021e18d0f400_0 .net "out", 31 0, L_0000021e18d5d180;  alias, 1 drivers
S_0000021e18d0c130 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000021e18d0c450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021e18d5d7a0 .functor AND 32, L_0000021e18d3ecf0, L_0000021e18d402d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021e18d104e0_0 .net "in1", 31 0, L_0000021e18d3ecf0;  1 drivers
v0000021e18d10300_0 .net "in2", 31 0, L_0000021e18d402d0;  1 drivers
v0000021e18d0f2c0_0 .net "out", 31 0, L_0000021e18d5d7a0;  alias, 1 drivers
S_0000021e18d0c2c0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000021e18d0c450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021e18d5e140 .functor AND 32, L_0000021e18d3ebb0, L_0000021e18d3e390, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021e18d0fe00_0 .net "in1", 31 0, L_0000021e18d3ebb0;  1 drivers
v0000021e18d101c0_0 .net "in2", 31 0, L_0000021e18d3e390;  1 drivers
v0000021e18d10620_0 .net "out", 31 0, L_0000021e18d5e140;  alias, 1 drivers
S_0000021e18d11150 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000021e18d0c450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000021e18d5dc70 .functor AND 32, L_0000021e18d3e750, L_0000021e18d40370, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000021e18d0fb80_0 .net "in1", 31 0, L_0000021e18d3e750;  1 drivers
v0000021e18d0f720_0 .net "in2", 31 0, L_0000021e18d40370;  1 drivers
v0000021e18d106c0_0 .net "out", 31 0, L_0000021e18d5dc70;  alias, 1 drivers
S_0000021e18d11c40 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 119, 16 1 0, S_0000021e18a5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000021e18d16950 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021e18d16988 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021e18d169c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021e18d169f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021e18d16a30 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021e18d16a68 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021e18d16aa0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021e18d16ad8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021e18d16b10 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021e18d16b48 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021e18d16b80 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021e18d16bb8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021e18d16bf0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021e18d16c28 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021e18d16c60 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021e18d16c98 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021e18d16cd0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021e18d16d08 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021e18d16d40 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021e18d16d78 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021e18d16db0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021e18d16de8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021e18d16e20 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021e18d16e58 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021e18d16e90 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021e18d13f80_0 .var "EX1_PC", 31 0;
v0000021e18d12fe0_0 .var "EX1_PFC", 31 0;
v0000021e18d14de0_0 .var "EX1_forward_to_B", 31 0;
v0000021e18d129a0_0 .var "EX1_is_beq", 0 0;
v0000021e18d140c0_0 .var "EX1_is_bne", 0 0;
v0000021e18d12cc0_0 .var "EX1_is_jal", 0 0;
v0000021e18d14980_0 .var "EX1_is_jr", 0 0;
v0000021e18d133a0_0 .var "EX1_is_oper2_immed", 0 0;
v0000021e18d14660_0 .var "EX1_memread", 0 0;
v0000021e18d13120_0 .var "EX1_memwrite", 0 0;
v0000021e18d13ee0_0 .var "EX1_opcode", 11 0;
v0000021e18d14c00_0 .var "EX1_predicted", 0 0;
v0000021e18d13580_0 .var "EX1_rd_ind", 4 0;
v0000021e18d13d00_0 .var "EX1_rd_indzero", 0 0;
v0000021e18d14ca0_0 .var "EX1_regwrite", 0 0;
v0000021e18d12e00_0 .var "EX1_rs1", 31 0;
v0000021e18d13260_0 .var "EX1_rs1_ind", 4 0;
v0000021e18d148e0_0 .var "EX1_rs2", 31 0;
v0000021e18d15100_0 .var "EX1_rs2_ind", 4 0;
v0000021e18d14fc0_0 .net "FLUSH", 0 0, v0000021e18d1cff0_0;  alias, 1 drivers
v0000021e18d14480_0 .net "ID_PC", 31 0, v0000021e18d1b6f0_0;  alias, 1 drivers
v0000021e18d13440_0 .net "ID_PFC_to_EX", 31 0, L_0000021e18d437f0;  alias, 1 drivers
v0000021e18d12ea0_0 .net "ID_forward_to_B", 31 0, L_0000021e18d452d0;  alias, 1 drivers
v0000021e18d147a0_0 .net "ID_is_beq", 0 0, L_0000021e18d44510;  alias, 1 drivers
v0000021e18d13620_0 .net "ID_is_bne", 0 0, L_0000021e18d445b0;  alias, 1 drivers
v0000021e18d14e80_0 .net "ID_is_jal", 0 0, L_0000021e18d45d70;  alias, 1 drivers
v0000021e18d13940_0 .net "ID_is_jr", 0 0, L_0000021e18d44b50;  alias, 1 drivers
v0000021e18d134e0_0 .net "ID_is_oper2_immed", 0 0, L_0000021e18d478d0;  alias, 1 drivers
v0000021e18d12ae0_0 .net "ID_memread", 0 0, L_0000021e18d45af0;  alias, 1 drivers
v0000021e18d13b20_0 .net "ID_memwrite", 0 0, L_0000021e18d45ff0;  alias, 1 drivers
v0000021e18d136c0_0 .net "ID_opcode", 11 0, v0000021e18d2e900_0;  alias, 1 drivers
v0000021e18d13da0_0 .net "ID_predicted", 0 0, v0000021e18d1ddb0_0;  alias, 1 drivers
v0000021e18d14840_0 .net "ID_rd_ind", 4 0, v0000021e18d30520_0;  alias, 1 drivers
v0000021e18d13760_0 .net "ID_rd_indzero", 0 0, L_0000021e18d45a50;  1 drivers
v0000021e18d139e0_0 .net "ID_regwrite", 0 0, L_0000021e18d45f50;  alias, 1 drivers
v0000021e18d12a40_0 .net "ID_rs1", 31 0, v0000021e18d183b0_0;  alias, 1 drivers
v0000021e18d138a0_0 .net "ID_rs1_ind", 4 0, v0000021e18d2f940_0;  alias, 1 drivers
v0000021e18d12b80_0 .net "ID_rs2", 31 0, v0000021e18d18130_0;  alias, 1 drivers
v0000021e18d13bc0_0 .net "ID_rs2_ind", 4 0, v0000021e18d2e7c0_0;  alias, 1 drivers
v0000021e18d13e40_0 .net "clk", 0 0, L_0000021e18d47d30;  1 drivers
v0000021e18d14020_0 .net "rst", 0 0, v0000021e18d422b0_0;  alias, 1 drivers
E_0000021e18c8b150 .event posedge, v0000021e18d03140_0, v0000021e18d13e40_0;
S_0000021e18d10b10 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 141, 16 102 0, S_0000021e18a5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000021e18d16ed0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021e18d16f08 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021e18d16f40 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021e18d16f78 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021e18d16fb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021e18d16fe8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021e18d17020 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021e18d17058 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021e18d17090 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021e18d170c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021e18d17100 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021e18d17138 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021e18d17170 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021e18d171a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021e18d171e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021e18d17218 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021e18d17250 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021e18d17288 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021e18d172c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021e18d172f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021e18d17330 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021e18d17368 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021e18d173a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021e18d173d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021e18d17410 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021e18d14160_0 .net "EX1_ALU_OPER1", 31 0, L_0000021e18d48270;  alias, 1 drivers
v0000021e18d14200_0 .net "EX1_ALU_OPER2", 31 0, L_0000021e18d5db20;  alias, 1 drivers
v0000021e18d142a0_0 .net "EX1_PC", 31 0, v0000021e18d13f80_0;  alias, 1 drivers
v0000021e18d14340_0 .net "EX1_PFC_to_IF", 31 0, L_0000021e18d3f330;  alias, 1 drivers
v0000021e18d14520_0 .net "EX1_forward_to_B", 31 0, v0000021e18d14de0_0;  alias, 1 drivers
v0000021e18d159c0_0 .net "EX1_is_beq", 0 0, v0000021e18d129a0_0;  alias, 1 drivers
v0000021e18d165a0_0 .net "EX1_is_bne", 0 0, v0000021e18d140c0_0;  alias, 1 drivers
v0000021e18d15380_0 .net "EX1_is_jal", 0 0, v0000021e18d12cc0_0;  alias, 1 drivers
v0000021e18d163c0_0 .net "EX1_is_jr", 0 0, v0000021e18d14980_0;  alias, 1 drivers
v0000021e18d152e0_0 .net "EX1_is_oper2_immed", 0 0, v0000021e18d133a0_0;  alias, 1 drivers
v0000021e18d15b00_0 .net "EX1_memread", 0 0, v0000021e18d14660_0;  alias, 1 drivers
v0000021e18d15ba0_0 .net "EX1_memwrite", 0 0, v0000021e18d13120_0;  alias, 1 drivers
v0000021e18d16640_0 .net "EX1_opcode", 11 0, v0000021e18d13ee0_0;  alias, 1 drivers
v0000021e18d15740_0 .net "EX1_predicted", 0 0, v0000021e18d14c00_0;  alias, 1 drivers
v0000021e18d16280_0 .net "EX1_rd_ind", 4 0, v0000021e18d13580_0;  alias, 1 drivers
v0000021e18d166e0_0 .net "EX1_rd_indzero", 0 0, v0000021e18d13d00_0;  alias, 1 drivers
v0000021e18d15600_0 .net "EX1_regwrite", 0 0, v0000021e18d14ca0_0;  alias, 1 drivers
v0000021e18d16140_0 .net "EX1_rs1", 31 0, v0000021e18d12e00_0;  alias, 1 drivers
v0000021e18d15c40_0 .net "EX1_rs1_ind", 4 0, v0000021e18d13260_0;  alias, 1 drivers
v0000021e18d15240_0 .net "EX1_rs2_ind", 4 0, v0000021e18d15100_0;  alias, 1 drivers
v0000021e18d16820_0 .net "EX1_rs2_out", 31 0, L_0000021e18d5c8c0;  alias, 1 drivers
v0000021e18d156a0_0 .var "EX2_ALU_OPER1", 31 0;
v0000021e18d15ce0_0 .var "EX2_ALU_OPER2", 31 0;
v0000021e18d15420_0 .var "EX2_PC", 31 0;
v0000021e18d157e0_0 .var "EX2_PFC_to_IF", 31 0;
v0000021e18d16320_0 .var "EX2_forward_to_B", 31 0;
v0000021e18d15880_0 .var "EX2_is_beq", 0 0;
v0000021e18d16000_0 .var "EX2_is_bne", 0 0;
v0000021e18d16460_0 .var "EX2_is_jal", 0 0;
v0000021e18d154c0_0 .var "EX2_is_jr", 0 0;
v0000021e18d16500_0 .var "EX2_is_oper2_immed", 0 0;
v0000021e18d16780_0 .var "EX2_memread", 0 0;
v0000021e18d15560_0 .var "EX2_memwrite", 0 0;
v0000021e18d151a0_0 .var "EX2_opcode", 11 0;
v0000021e18d15920_0 .var "EX2_predicted", 0 0;
v0000021e18d15a60_0 .var "EX2_rd_ind", 4 0;
v0000021e18d161e0_0 .var "EX2_rd_indzero", 0 0;
v0000021e18d15d80_0 .var "EX2_regwrite", 0 0;
v0000021e18d15e20_0 .var "EX2_rs1", 31 0;
v0000021e18d15ec0_0 .var "EX2_rs1_ind", 4 0;
v0000021e18d15f60_0 .var "EX2_rs2_ind", 4 0;
v0000021e18d160a0_0 .var "EX2_rs2_out", 31 0;
v0000021e18d1e8f0_0 .net "FLUSH", 0 0, v0000021e18d1d090_0;  alias, 1 drivers
v0000021e18d1dbd0_0 .net "clk", 0 0, L_0000021e18d5d260;  1 drivers
v0000021e18d1e3f0_0 .net "rst", 0 0, v0000021e18d422b0_0;  alias, 1 drivers
E_0000021e18c8ab10 .event posedge, v0000021e18d03140_0, v0000021e18d1dbd0_0;
S_0000021e18d120f0 .scope module, "id_stage" "ID_stage" 3 91, 17 2 0, S_0000021e18a5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000021e18d1f460 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021e18d1f498 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021e18d1f4d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021e18d1f508 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021e18d1f540 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021e18d1f578 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021e18d1f5b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021e18d1f5e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021e18d1f620 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021e18d1f658 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021e18d1f690 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021e18d1f6c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021e18d1f700 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021e18d1f738 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021e18d1f770 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021e18d1f7a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021e18d1f7e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021e18d1f818 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021e18d1f850 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021e18d1f888 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021e18d1f8c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021e18d1f8f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021e18d1f930 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021e18d1f968 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021e18d1f9a0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021e18d46910 .functor OR 1, L_0000021e18d44510, L_0000021e18d445b0, C4<0>, C4<0>;
L_0000021e18d46ec0 .functor AND 1, L_0000021e18d46910, L_0000021e18d480b0, C4<1>, C4<1>;
L_0000021e18d477f0 .functor OR 1, L_0000021e18d44510, L_0000021e18d445b0, C4<0>, C4<0>;
L_0000021e18d470f0 .functor AND 1, L_0000021e18d477f0, L_0000021e18d480b0, C4<1>, C4<1>;
L_0000021e18d47390 .functor OR 1, L_0000021e18d44510, L_0000021e18d445b0, C4<0>, C4<0>;
L_0000021e18d47550 .functor AND 1, L_0000021e18d47390, v0000021e18d1ddb0_0, C4<1>, C4<1>;
v0000021e18d19f30_0 .net "EX1_memread", 0 0, v0000021e18d14660_0;  alias, 1 drivers
v0000021e18d19e90_0 .net "EX1_opcode", 11 0, v0000021e18d13ee0_0;  alias, 1 drivers
v0000021e18d1b970_0 .net "EX1_rd_ind", 4 0, v0000021e18d13580_0;  alias, 1 drivers
v0000021e18d1a430_0 .net "EX1_rd_indzero", 0 0, v0000021e18d13d00_0;  alias, 1 drivers
v0000021e18d1ba10_0 .net "EX2_memread", 0 0, v0000021e18d16780_0;  alias, 1 drivers
v0000021e18d19fd0_0 .net "EX2_opcode", 11 0, v0000021e18d151a0_0;  alias, 1 drivers
v0000021e18d1bdd0_0 .net "EX2_rd_ind", 4 0, v0000021e18d15a60_0;  alias, 1 drivers
v0000021e18d1a890_0 .net "EX2_rd_indzero", 0 0, v0000021e18d161e0_0;  alias, 1 drivers
v0000021e18d19d50_0 .net "ID_EX1_flush", 0 0, v0000021e18d1cff0_0;  alias, 1 drivers
v0000021e18d1be70_0 .net "ID_EX2_flush", 0 0, v0000021e18d1d090_0;  alias, 1 drivers
v0000021e18d1a070_0 .net "ID_is_beq", 0 0, L_0000021e18d44510;  alias, 1 drivers
v0000021e18d1b790_0 .net "ID_is_bne", 0 0, L_0000021e18d445b0;  alias, 1 drivers
v0000021e18d1a9d0_0 .net "ID_is_j", 0 0, L_0000021e18d45b90;  alias, 1 drivers
v0000021e18d1b5b0_0 .net "ID_is_jal", 0 0, L_0000021e18d45d70;  alias, 1 drivers
v0000021e18d1b150_0 .net "ID_is_jr", 0 0, L_0000021e18d44b50;  alias, 1 drivers
v0000021e18d1c370_0 .net "ID_opcode", 11 0, v0000021e18d2e900_0;  alias, 1 drivers
v0000021e18d1a110_0 .net "ID_rs1_ind", 4 0, v0000021e18d2f940_0;  alias, 1 drivers
v0000021e18d1b830_0 .net "ID_rs2_ind", 4 0, v0000021e18d2e7c0_0;  alias, 1 drivers
v0000021e18d1ac50_0 .net "IF_ID_flush", 0 0, v0000021e18d1ed50_0;  alias, 1 drivers
v0000021e18d1b8d0_0 .net "IF_ID_write", 0 0, v0000021e18d1efd0_0;  alias, 1 drivers
v0000021e18d1a1b0_0 .net "PC_src", 2 0, L_0000021e18d44010;  alias, 1 drivers
v0000021e18d1bab0_0 .net "PFC_to_EX", 31 0, L_0000021e18d437f0;  alias, 1 drivers
v0000021e18d1bf10_0 .net "PFC_to_IF", 31 0, L_0000021e18d44790;  alias, 1 drivers
v0000021e18d1acf0_0 .net "WB_rd_ind", 4 0, v0000021e18d32a00_0;  alias, 1 drivers
v0000021e18d1a250_0 .net "Wrong_prediction", 0 0, L_0000021e18d5e530;  alias, 1 drivers
v0000021e18d1bfb0_0 .net *"_ivl_11", 0 0, L_0000021e18d470f0;  1 drivers
v0000021e18d1a2f0_0 .net *"_ivl_13", 9 0, L_0000021e18d45370;  1 drivers
v0000021e18d1c2d0_0 .net *"_ivl_15", 9 0, L_0000021e18d45410;  1 drivers
v0000021e18d1bb50_0 .net *"_ivl_16", 9 0, L_0000021e18d436b0;  1 drivers
v0000021e18d1a390_0 .net *"_ivl_19", 9 0, L_0000021e18d446f0;  1 drivers
v0000021e18d1ab10_0 .net *"_ivl_20", 9 0, L_0000021e18d43930;  1 drivers
v0000021e18d1c050_0 .net *"_ivl_25", 0 0, L_0000021e18d47390;  1 drivers
v0000021e18d19cb0_0 .net *"_ivl_27", 0 0, L_0000021e18d47550;  1 drivers
v0000021e18d1c410_0 .net *"_ivl_29", 9 0, L_0000021e18d454b0;  1 drivers
v0000021e18d1a4d0_0 .net *"_ivl_3", 0 0, L_0000021e18d46910;  1 drivers
L_0000021e18d601f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000021e18d1a570_0 .net/2u *"_ivl_30", 9 0, L_0000021e18d601f0;  1 drivers
v0000021e18d1ad90_0 .net *"_ivl_32", 9 0, L_0000021e18d44e70;  1 drivers
v0000021e18d1b290_0 .net *"_ivl_35", 9 0, L_0000021e18d43390;  1 drivers
v0000021e18d1bbf0_0 .net *"_ivl_37", 9 0, L_0000021e18d43110;  1 drivers
v0000021e18d1ae30_0 .net *"_ivl_38", 9 0, L_0000021e18d455f0;  1 drivers
v0000021e18d1c0f0_0 .net *"_ivl_40", 9 0, L_0000021e18d43b10;  1 drivers
L_0000021e18d60238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d1b330_0 .net/2s *"_ivl_45", 21 0, L_0000021e18d60238;  1 drivers
L_0000021e18d60280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d1c190_0 .net/2s *"_ivl_50", 21 0, L_0000021e18d60280;  1 drivers
v0000021e18d1bc90_0 .net *"_ivl_9", 0 0, L_0000021e18d477f0;  1 drivers
v0000021e18d1aed0_0 .net "clk", 0 0, L_0000021e18c81ae0;  alias, 1 drivers
v0000021e18d1af70_0 .net "forward_to_B", 31 0, L_0000021e18d452d0;  alias, 1 drivers
v0000021e18d1b010_0 .net "imm", 31 0, v0000021e18d18590_0;  1 drivers
v0000021e18d19df0_0 .net "inst", 31 0, v0000021e18d1b510_0;  alias, 1 drivers
v0000021e18d1bd30_0 .net "is_branch_and_taken", 0 0, L_0000021e18d46ec0;  alias, 1 drivers
v0000021e18d1a610_0 .net "is_oper2_immed", 0 0, L_0000021e18d478d0;  alias, 1 drivers
v0000021e18d1a930_0 .net "mem_read", 0 0, L_0000021e18d45af0;  alias, 1 drivers
v0000021e18d1c230_0 .net "mem_write", 0 0, L_0000021e18d45ff0;  alias, 1 drivers
v0000021e18d1a6b0_0 .net "pc", 31 0, v0000021e18d1b6f0_0;  alias, 1 drivers
v0000021e18d1a750_0 .net "pc_write", 0 0, v0000021e18d1f250_0;  alias, 1 drivers
v0000021e18d1b0b0_0 .net "predicted", 0 0, L_0000021e18d480b0;  1 drivers
v0000021e18d1a7f0_0 .net "predicted_to_EX", 0 0, v0000021e18d1ddb0_0;  alias, 1 drivers
v0000021e18d1aa70_0 .net "reg_write", 0 0, L_0000021e18d45f50;  alias, 1 drivers
v0000021e18d1b650_0 .net "reg_write_from_wb", 0 0, v0000021e18d33220_0;  alias, 1 drivers
v0000021e18d1abb0_0 .net "rs1", 31 0, v0000021e18d183b0_0;  alias, 1 drivers
v0000021e18d1b1f0_0 .net "rs2", 31 0, v0000021e18d18130_0;  alias, 1 drivers
v0000021e18d1b3d0_0 .net "rst", 0 0, v0000021e18d422b0_0;  alias, 1 drivers
v0000021e18d1b470_0 .net "wr_reg_data", 31 0, L_0000021e18dc9d70;  alias, 1 drivers
L_0000021e18d452d0 .functor MUXZ 32, v0000021e18d18130_0, v0000021e18d18590_0, L_0000021e18d478d0, C4<>;
L_0000021e18d45370 .part v0000021e18d1b6f0_0, 0, 10;
L_0000021e18d45410 .part v0000021e18d1b510_0, 0, 10;
L_0000021e18d436b0 .arith/sum 10, L_0000021e18d45370, L_0000021e18d45410;
L_0000021e18d446f0 .part v0000021e18d1b510_0, 0, 10;
L_0000021e18d43930 .functor MUXZ 10, L_0000021e18d446f0, L_0000021e18d436b0, L_0000021e18d470f0, C4<>;
L_0000021e18d454b0 .part v0000021e18d1b6f0_0, 0, 10;
L_0000021e18d44e70 .arith/sum 10, L_0000021e18d454b0, L_0000021e18d601f0;
L_0000021e18d43390 .part v0000021e18d1b6f0_0, 0, 10;
L_0000021e18d43110 .part v0000021e18d1b510_0, 0, 10;
L_0000021e18d455f0 .arith/sum 10, L_0000021e18d43390, L_0000021e18d43110;
L_0000021e18d43b10 .functor MUXZ 10, L_0000021e18d455f0, L_0000021e18d44e70, L_0000021e18d47550, C4<>;
L_0000021e18d44790 .concat8 [ 10 22 0 0], L_0000021e18d43930, L_0000021e18d60238;
L_0000021e18d437f0 .concat8 [ 10 22 0 0], L_0000021e18d43b10, L_0000021e18d60280;
S_0000021e18d10ca0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000021e18d120f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000021e18d1f9e0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021e18d1fa18 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021e18d1fa50 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021e18d1fa88 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021e18d1fac0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021e18d1faf8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021e18d1fb30 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021e18d1fb68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021e18d1fba0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021e18d1fbd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021e18d1fc10 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021e18d1fc48 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021e18d1fc80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021e18d1fcb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021e18d1fcf0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021e18d1fd28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021e18d1fd60 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021e18d1fd98 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021e18d1fdd0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021e18d1fe08 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021e18d1fe40 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021e18d1fe78 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021e18d1feb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021e18d1fee8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021e18d1ff20 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021e18d47240 .functor OR 1, L_0000021e18d480b0, L_0000021e18d43bb0, C4<0>, C4<0>;
L_0000021e18d47400 .functor OR 1, L_0000021e18d47240, L_0000021e18d44970, C4<0>, C4<0>;
v0000021e18d1d450_0 .net "EX1_opcode", 11 0, v0000021e18d13ee0_0;  alias, 1 drivers
v0000021e18d1c870_0 .net "EX2_opcode", 11 0, v0000021e18d151a0_0;  alias, 1 drivers
v0000021e18d1e210_0 .net "ID_opcode", 11 0, v0000021e18d2e900_0;  alias, 1 drivers
v0000021e18d1e670_0 .net "PC_src", 2 0, L_0000021e18d44010;  alias, 1 drivers
v0000021e18d1d590_0 .net "Wrong_prediction", 0 0, L_0000021e18d5e530;  alias, 1 drivers
L_0000021e18d603e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000021e18d1c5f0_0 .net/2u *"_ivl_0", 2 0, L_0000021e18d603e8;  1 drivers
v0000021e18d1ca50_0 .net *"_ivl_10", 0 0, L_0000021e18d441f0;  1 drivers
L_0000021e18d60508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000021e18d1de50_0 .net/2u *"_ivl_12", 2 0, L_0000021e18d60508;  1 drivers
L_0000021e18d60550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d1c730_0 .net/2u *"_ivl_14", 11 0, L_0000021e18d60550;  1 drivers
v0000021e18d1cc30_0 .net *"_ivl_16", 0 0, L_0000021e18d43bb0;  1 drivers
v0000021e18d1d6d0_0 .net *"_ivl_19", 0 0, L_0000021e18d47240;  1 drivers
L_0000021e18d60430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d1ead0_0 .net/2u *"_ivl_2", 11 0, L_0000021e18d60430;  1 drivers
L_0000021e18d60598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d1c910_0 .net/2u *"_ivl_20", 11 0, L_0000021e18d60598;  1 drivers
v0000021e18d1eb70_0 .net *"_ivl_22", 0 0, L_0000021e18d44970;  1 drivers
v0000021e18d1d810_0 .net *"_ivl_25", 0 0, L_0000021e18d47400;  1 drivers
L_0000021e18d605e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000021e18d1e350_0 .net/2u *"_ivl_26", 2 0, L_0000021e18d605e0;  1 drivers
L_0000021e18d60628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000021e18d1def0_0 .net/2u *"_ivl_28", 2 0, L_0000021e18d60628;  1 drivers
v0000021e18d1df90_0 .net *"_ivl_30", 2 0, L_0000021e18d43f70;  1 drivers
v0000021e18d1cd70_0 .net *"_ivl_32", 2 0, L_0000021e18d43d90;  1 drivers
v0000021e18d1d8b0_0 .net *"_ivl_34", 2 0, L_0000021e18d43ed0;  1 drivers
v0000021e18d1ec10_0 .net *"_ivl_4", 0 0, L_0000021e18d432f0;  1 drivers
L_0000021e18d60478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000021e18d1da90_0 .net/2u *"_ivl_6", 2 0, L_0000021e18d60478;  1 drivers
L_0000021e18d604c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000021e18d1e710_0 .net/2u *"_ivl_8", 11 0, L_0000021e18d604c0;  1 drivers
v0000021e18d1e7b0_0 .net "clk", 0 0, L_0000021e18c81ae0;  alias, 1 drivers
v0000021e18d1d950_0 .net "predicted", 0 0, L_0000021e18d480b0;  alias, 1 drivers
v0000021e18d1c9b0_0 .net "predicted_to_EX", 0 0, v0000021e18d1ddb0_0;  alias, 1 drivers
v0000021e18d1db30_0 .net "rst", 0 0, v0000021e18d422b0_0;  alias, 1 drivers
v0000021e18d1c690_0 .net "state", 1 0, v0000021e18d1e170_0;  1 drivers
L_0000021e18d432f0 .cmp/eq 12, v0000021e18d2e900_0, L_0000021e18d60430;
L_0000021e18d441f0 .cmp/eq 12, v0000021e18d13ee0_0, L_0000021e18d604c0;
L_0000021e18d43bb0 .cmp/eq 12, v0000021e18d2e900_0, L_0000021e18d60550;
L_0000021e18d44970 .cmp/eq 12, v0000021e18d2e900_0, L_0000021e18d60598;
L_0000021e18d43f70 .functor MUXZ 3, L_0000021e18d60628, L_0000021e18d605e0, L_0000021e18d47400, C4<>;
L_0000021e18d43d90 .functor MUXZ 3, L_0000021e18d43f70, L_0000021e18d60508, L_0000021e18d441f0, C4<>;
L_0000021e18d43ed0 .functor MUXZ 3, L_0000021e18d43d90, L_0000021e18d60478, L_0000021e18d432f0, C4<>;
L_0000021e18d44010 .functor MUXZ 3, L_0000021e18d43ed0, L_0000021e18d603e8, L_0000021e18d5e530, C4<>;
S_0000021e18d12280 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000021e18d10ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000021e18d1ff60 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021e18d1ff98 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021e18d1ffd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021e18d20008 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021e18d20040 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021e18d20078 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021e18d200b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021e18d200e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021e18d20120 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021e18d20158 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021e18d20190 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021e18d201c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021e18d20200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021e18d20238 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021e18d20270 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021e18d202a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021e18d202e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021e18d20318 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021e18d20350 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021e18d20388 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021e18d203c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021e18d203f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021e18d20430 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021e18d20468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021e18d204a0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021e18d46f30 .functor OR 1, L_0000021e18d44bf0, L_0000021e18d431b0, C4<0>, C4<0>;
L_0000021e18d46600 .functor OR 1, L_0000021e18d43a70, L_0000021e18d44d30, C4<0>, C4<0>;
L_0000021e18d46980 .functor AND 1, L_0000021e18d46f30, L_0000021e18d46600, C4<1>, C4<1>;
L_0000021e18d47fd0 .functor NOT 1, L_0000021e18d46980, C4<0>, C4<0>, C4<0>;
L_0000021e18d47160 .functor OR 1, v0000021e18d422b0_0, L_0000021e18d47fd0, C4<0>, C4<0>;
L_0000021e18d480b0 .functor NOT 1, L_0000021e18d47160, C4<0>, C4<0>, C4<0>;
v0000021e18d1e490_0 .net "EX_opcode", 11 0, v0000021e18d151a0_0;  alias, 1 drivers
v0000021e18d1caf0_0 .net "ID_opcode", 11 0, v0000021e18d2e900_0;  alias, 1 drivers
v0000021e18d1c4b0_0 .net "Wrong_prediction", 0 0, L_0000021e18d5e530;  alias, 1 drivers
L_0000021e18d602c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d1e030_0 .net/2u *"_ivl_0", 11 0, L_0000021e18d602c8;  1 drivers
L_0000021e18d60358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000021e18d1e530_0 .net/2u *"_ivl_10", 1 0, L_0000021e18d60358;  1 drivers
v0000021e18d1cf50_0 .net *"_ivl_12", 0 0, L_0000021e18d43a70;  1 drivers
L_0000021e18d603a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000021e18d1e990_0 .net/2u *"_ivl_14", 1 0, L_0000021e18d603a0;  1 drivers
v0000021e18d1e5d0_0 .net *"_ivl_16", 0 0, L_0000021e18d44d30;  1 drivers
v0000021e18d1e2b0_0 .net *"_ivl_19", 0 0, L_0000021e18d46600;  1 drivers
v0000021e18d1d4f0_0 .net *"_ivl_2", 0 0, L_0000021e18d44bf0;  1 drivers
v0000021e18d1c550_0 .net *"_ivl_21", 0 0, L_0000021e18d46980;  1 drivers
v0000021e18d1ce10_0 .net *"_ivl_22", 0 0, L_0000021e18d47fd0;  1 drivers
v0000021e18d1e850_0 .net *"_ivl_25", 0 0, L_0000021e18d47160;  1 drivers
L_0000021e18d60310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d1e0d0_0 .net/2u *"_ivl_4", 11 0, L_0000021e18d60310;  1 drivers
v0000021e18d1d310_0 .net *"_ivl_6", 0 0, L_0000021e18d431b0;  1 drivers
v0000021e18d1c7d0_0 .net *"_ivl_9", 0 0, L_0000021e18d46f30;  1 drivers
v0000021e18d1d630_0 .net "clk", 0 0, L_0000021e18c81ae0;  alias, 1 drivers
v0000021e18d1d770_0 .net "predicted", 0 0, L_0000021e18d480b0;  alias, 1 drivers
v0000021e18d1ddb0_0 .var "predicted_to_EX", 0 0;
v0000021e18d1cb90_0 .net "rst", 0 0, v0000021e18d422b0_0;  alias, 1 drivers
v0000021e18d1e170_0 .var "state", 1 0;
E_0000021e18c8b610 .event posedge, v0000021e18d1d630_0, v0000021e18d03140_0;
L_0000021e18d44bf0 .cmp/eq 12, v0000021e18d2e900_0, L_0000021e18d602c8;
L_0000021e18d431b0 .cmp/eq 12, v0000021e18d2e900_0, L_0000021e18d60310;
L_0000021e18d43a70 .cmp/eq 2, v0000021e18d1e170_0, L_0000021e18d60358;
L_0000021e18d44d30 .cmp/eq 2, v0000021e18d1e170_0, L_0000021e18d603a0;
S_0000021e18d10fc0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000021e18d120f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000021e18d2a500 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021e18d2a538 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021e18d2a570 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021e18d2a5a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021e18d2a5e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021e18d2a618 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021e18d2a650 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021e18d2a688 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021e18d2a6c0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021e18d2a6f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021e18d2a730 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021e18d2a768 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021e18d2a7a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021e18d2a7d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021e18d2a810 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021e18d2a848 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021e18d2a880 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021e18d2a8b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021e18d2a8f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021e18d2a928 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021e18d2a960 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021e18d2a998 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021e18d2a9d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021e18d2aa08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021e18d2aa40 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021e18d1d1d0_0 .net "EX1_memread", 0 0, v0000021e18d14660_0;  alias, 1 drivers
v0000021e18d1ea30_0 .net "EX1_rd_ind", 4 0, v0000021e18d13580_0;  alias, 1 drivers
v0000021e18d1dc70_0 .net "EX1_rd_indzero", 0 0, v0000021e18d13d00_0;  alias, 1 drivers
v0000021e18d1dd10_0 .net "EX2_memread", 0 0, v0000021e18d16780_0;  alias, 1 drivers
v0000021e18d1ccd0_0 .net "EX2_rd_ind", 4 0, v0000021e18d15a60_0;  alias, 1 drivers
v0000021e18d1ceb0_0 .net "EX2_rd_indzero", 0 0, v0000021e18d161e0_0;  alias, 1 drivers
v0000021e18d1cff0_0 .var "ID_EX1_flush", 0 0;
v0000021e18d1d090_0 .var "ID_EX2_flush", 0 0;
v0000021e18d1d130_0 .net "ID_opcode", 11 0, v0000021e18d2e900_0;  alias, 1 drivers
v0000021e18d1d3b0_0 .net "ID_rs1_ind", 4 0, v0000021e18d2f940_0;  alias, 1 drivers
v0000021e18d1d270_0 .net "ID_rs2_ind", 4 0, v0000021e18d2e7c0_0;  alias, 1 drivers
v0000021e18d1efd0_0 .var "IF_ID_Write", 0 0;
v0000021e18d1ed50_0 .var "IF_ID_flush", 0 0;
v0000021e18d1f250_0 .var "PC_Write", 0 0;
v0000021e18d1f2f0_0 .net "Wrong_prediction", 0 0, L_0000021e18d5e530;  alias, 1 drivers
E_0000021e18c8b390/0 .event anyedge, v0000021e18d09130_0, v0000021e18d14660_0, v0000021e18d13d00_0, v0000021e18d138a0_0;
E_0000021e18c8b390/1 .event anyedge, v0000021e18d13580_0, v0000021e18d13bc0_0, v0000021e18c27470_0, v0000021e18d161e0_0;
E_0000021e18c8b390/2 .event anyedge, v0000021e18d05080_0, v0000021e18d136c0_0;
E_0000021e18c8b390 .event/or E_0000021e18c8b390/0, E_0000021e18c8b390/1, E_0000021e18c8b390/2;
S_0000021e18d12410 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000021e18d120f0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000021e18d2aa80 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021e18d2aab8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021e18d2aaf0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021e18d2ab28 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021e18d2ab60 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021e18d2ab98 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021e18d2abd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021e18d2ac08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021e18d2ac40 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021e18d2ac78 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021e18d2acb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021e18d2ace8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021e18d2ad20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021e18d2ad58 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021e18d2ad90 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021e18d2adc8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021e18d2ae00 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021e18d2ae38 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021e18d2ae70 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021e18d2aea8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021e18d2aee0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021e18d2af18 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021e18d2af50 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021e18d2af88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021e18d2afc0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000021e18d47860 .functor OR 1, L_0000021e18d44a10, L_0000021e18d44f10, C4<0>, C4<0>;
L_0000021e18d47010 .functor OR 1, L_0000021e18d47860, L_0000021e18d44150, C4<0>, C4<0>;
L_0000021e18d47a90 .functor OR 1, L_0000021e18d47010, L_0000021e18d44290, C4<0>, C4<0>;
L_0000021e18d46520 .functor OR 1, L_0000021e18d47a90, L_0000021e18d44330, C4<0>, C4<0>;
L_0000021e18d469f0 .functor OR 1, L_0000021e18d46520, L_0000021e18d443d0, C4<0>, C4<0>;
L_0000021e18d46c90 .functor OR 1, L_0000021e18d469f0, L_0000021e18d44fb0, C4<0>, C4<0>;
L_0000021e18d47080 .functor OR 1, L_0000021e18d46c90, L_0000021e18d44470, C4<0>, C4<0>;
L_0000021e18d478d0 .functor OR 1, L_0000021e18d47080, L_0000021e18d44ab0, C4<0>, C4<0>;
L_0000021e18d47940 .functor OR 1, L_0000021e18d45e10, L_0000021e18d45c30, C4<0>, C4<0>;
L_0000021e18d47cc0 .functor OR 1, L_0000021e18d47940, L_0000021e18d45eb0, C4<0>, C4<0>;
L_0000021e18d46d00 .functor OR 1, L_0000021e18d47cc0, L_0000021e18d45910, C4<0>, C4<0>;
L_0000021e18d46d70 .functor OR 1, L_0000021e18d46d00, L_0000021e18d459b0, C4<0>, C4<0>;
v0000021e18d1f110_0 .net "ID_opcode", 11 0, v0000021e18d2e900_0;  alias, 1 drivers
L_0000021e18d60670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d1f390_0 .net/2u *"_ivl_0", 11 0, L_0000021e18d60670;  1 drivers
L_0000021e18d60700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d1f1b0_0 .net/2u *"_ivl_10", 11 0, L_0000021e18d60700;  1 drivers
L_0000021e18d60bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d1f070_0 .net/2u *"_ivl_102", 11 0, L_0000021e18d60bc8;  1 drivers
L_0000021e18d60c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d1ecb0_0 .net/2u *"_ivl_106", 11 0, L_0000021e18d60c10;  1 drivers
v0000021e18d1edf0_0 .net *"_ivl_12", 0 0, L_0000021e18d44150;  1 drivers
v0000021e18d1ee90_0 .net *"_ivl_15", 0 0, L_0000021e18d47010;  1 drivers
L_0000021e18d60748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d1ef30_0 .net/2u *"_ivl_16", 11 0, L_0000021e18d60748;  1 drivers
v0000021e18d19490_0 .net *"_ivl_18", 0 0, L_0000021e18d44290;  1 drivers
v0000021e18d18a90_0 .net *"_ivl_2", 0 0, L_0000021e18d44a10;  1 drivers
v0000021e18d19350_0 .net *"_ivl_21", 0 0, L_0000021e18d47a90;  1 drivers
L_0000021e18d60790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d19670_0 .net/2u *"_ivl_22", 11 0, L_0000021e18d60790;  1 drivers
v0000021e18d19a30_0 .net *"_ivl_24", 0 0, L_0000021e18d44330;  1 drivers
v0000021e18d19ad0_0 .net *"_ivl_27", 0 0, L_0000021e18d46520;  1 drivers
L_0000021e18d607d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d18b30_0 .net/2u *"_ivl_28", 11 0, L_0000021e18d607d8;  1 drivers
v0000021e18d19710_0 .net *"_ivl_30", 0 0, L_0000021e18d443d0;  1 drivers
v0000021e18d17870_0 .net *"_ivl_33", 0 0, L_0000021e18d469f0;  1 drivers
L_0000021e18d60820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d184f0_0 .net/2u *"_ivl_34", 11 0, L_0000021e18d60820;  1 drivers
v0000021e18d174b0_0 .net *"_ivl_36", 0 0, L_0000021e18d44fb0;  1 drivers
v0000021e18d19b70_0 .net *"_ivl_39", 0 0, L_0000021e18d46c90;  1 drivers
L_0000021e18d606b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d17550_0 .net/2u *"_ivl_4", 11 0, L_0000021e18d606b8;  1 drivers
L_0000021e18d60868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000021e18d192b0_0 .net/2u *"_ivl_40", 11 0, L_0000021e18d60868;  1 drivers
v0000021e18d19210_0 .net *"_ivl_42", 0 0, L_0000021e18d44470;  1 drivers
v0000021e18d18d10_0 .net *"_ivl_45", 0 0, L_0000021e18d47080;  1 drivers
L_0000021e18d608b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d175f0_0 .net/2u *"_ivl_46", 11 0, L_0000021e18d608b0;  1 drivers
v0000021e18d17910_0 .net *"_ivl_48", 0 0, L_0000021e18d44ab0;  1 drivers
L_0000021e18d608f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d17690_0 .net/2u *"_ivl_52", 11 0, L_0000021e18d608f8;  1 drivers
L_0000021e18d60940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d19c10_0 .net/2u *"_ivl_56", 11 0, L_0000021e18d60940;  1 drivers
v0000021e18d18e50_0 .net *"_ivl_6", 0 0, L_0000021e18d44f10;  1 drivers
L_0000021e18d60988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000021e18d193f0_0 .net/2u *"_ivl_60", 11 0, L_0000021e18d60988;  1 drivers
L_0000021e18d609d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d17ff0_0 .net/2u *"_ivl_64", 11 0, L_0000021e18d609d0;  1 drivers
L_0000021e18d60a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d197b0_0 .net/2u *"_ivl_68", 11 0, L_0000021e18d60a18;  1 drivers
L_0000021e18d60a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000021e18d17730_0 .net/2u *"_ivl_72", 11 0, L_0000021e18d60a60;  1 drivers
v0000021e18d177d0_0 .net *"_ivl_74", 0 0, L_0000021e18d45e10;  1 drivers
L_0000021e18d60aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d19530_0 .net/2u *"_ivl_76", 11 0, L_0000021e18d60aa8;  1 drivers
v0000021e18d17c30_0 .net *"_ivl_78", 0 0, L_0000021e18d45c30;  1 drivers
v0000021e18d18db0_0 .net *"_ivl_81", 0 0, L_0000021e18d47940;  1 drivers
L_0000021e18d60af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d195d0_0 .net/2u *"_ivl_82", 11 0, L_0000021e18d60af0;  1 drivers
v0000021e18d179b0_0 .net *"_ivl_84", 0 0, L_0000021e18d45eb0;  1 drivers
v0000021e18d19990_0 .net *"_ivl_87", 0 0, L_0000021e18d47cc0;  1 drivers
L_0000021e18d60b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d17a50_0 .net/2u *"_ivl_88", 11 0, L_0000021e18d60b38;  1 drivers
v0000021e18d19850_0 .net *"_ivl_9", 0 0, L_0000021e18d47860;  1 drivers
v0000021e18d198f0_0 .net *"_ivl_90", 0 0, L_0000021e18d45910;  1 drivers
v0000021e18d17af0_0 .net *"_ivl_93", 0 0, L_0000021e18d46d00;  1 drivers
L_0000021e18d60b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d17b90_0 .net/2u *"_ivl_94", 11 0, L_0000021e18d60b80;  1 drivers
v0000021e18d18c70_0 .net *"_ivl_96", 0 0, L_0000021e18d459b0;  1 drivers
v0000021e18d18950_0 .net *"_ivl_99", 0 0, L_0000021e18d46d70;  1 drivers
v0000021e18d18450_0 .net "is_beq", 0 0, L_0000021e18d44510;  alias, 1 drivers
v0000021e18d19030_0 .net "is_bne", 0 0, L_0000021e18d445b0;  alias, 1 drivers
v0000021e18d18ef0_0 .net "is_j", 0 0, L_0000021e18d45b90;  alias, 1 drivers
v0000021e18d17cd0_0 .net "is_jal", 0 0, L_0000021e18d45d70;  alias, 1 drivers
v0000021e18d18270_0 .net "is_jr", 0 0, L_0000021e18d44b50;  alias, 1 drivers
v0000021e18d17d70_0 .net "is_oper2_immed", 0 0, L_0000021e18d478d0;  alias, 1 drivers
v0000021e18d17e10_0 .net "memread", 0 0, L_0000021e18d45af0;  alias, 1 drivers
v0000021e18d17eb0_0 .net "memwrite", 0 0, L_0000021e18d45ff0;  alias, 1 drivers
v0000021e18d17f50_0 .net "regwrite", 0 0, L_0000021e18d45f50;  alias, 1 drivers
L_0000021e18d44a10 .cmp/eq 12, v0000021e18d2e900_0, L_0000021e18d60670;
L_0000021e18d44f10 .cmp/eq 12, v0000021e18d2e900_0, L_0000021e18d606b8;
L_0000021e18d44150 .cmp/eq 12, v0000021e18d2e900_0, L_0000021e18d60700;
L_0000021e18d44290 .cmp/eq 12, v0000021e18d2e900_0, L_0000021e18d60748;
L_0000021e18d44330 .cmp/eq 12, v0000021e18d2e900_0, L_0000021e18d60790;
L_0000021e18d443d0 .cmp/eq 12, v0000021e18d2e900_0, L_0000021e18d607d8;
L_0000021e18d44fb0 .cmp/eq 12, v0000021e18d2e900_0, L_0000021e18d60820;
L_0000021e18d44470 .cmp/eq 12, v0000021e18d2e900_0, L_0000021e18d60868;
L_0000021e18d44ab0 .cmp/eq 12, v0000021e18d2e900_0, L_0000021e18d608b0;
L_0000021e18d44510 .cmp/eq 12, v0000021e18d2e900_0, L_0000021e18d608f8;
L_0000021e18d445b0 .cmp/eq 12, v0000021e18d2e900_0, L_0000021e18d60940;
L_0000021e18d44b50 .cmp/eq 12, v0000021e18d2e900_0, L_0000021e18d60988;
L_0000021e18d45d70 .cmp/eq 12, v0000021e18d2e900_0, L_0000021e18d609d0;
L_0000021e18d45b90 .cmp/eq 12, v0000021e18d2e900_0, L_0000021e18d60a18;
L_0000021e18d45e10 .cmp/eq 12, v0000021e18d2e900_0, L_0000021e18d60a60;
L_0000021e18d45c30 .cmp/eq 12, v0000021e18d2e900_0, L_0000021e18d60aa8;
L_0000021e18d45eb0 .cmp/eq 12, v0000021e18d2e900_0, L_0000021e18d60af0;
L_0000021e18d45910 .cmp/eq 12, v0000021e18d2e900_0, L_0000021e18d60b38;
L_0000021e18d459b0 .cmp/eq 12, v0000021e18d2e900_0, L_0000021e18d60b80;
L_0000021e18d45f50 .reduce/nor L_0000021e18d46d70;
L_0000021e18d45af0 .cmp/eq 12, v0000021e18d2e900_0, L_0000021e18d60bc8;
L_0000021e18d45ff0 .cmp/eq 12, v0000021e18d2e900_0, L_0000021e18d60c10;
S_0000021e18d11dd0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000021e18d120f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000021e18d2b000 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021e18d2b038 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021e18d2b070 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021e18d2b0a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021e18d2b0e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021e18d2b118 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021e18d2b150 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021e18d2b188 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021e18d2b1c0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021e18d2b1f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021e18d2b230 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021e18d2b268 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021e18d2b2a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021e18d2b2d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021e18d2b310 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021e18d2b348 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021e18d2b380 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021e18d2b3b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021e18d2b3f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021e18d2b428 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021e18d2b460 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021e18d2b498 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021e18d2b4d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021e18d2b508 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021e18d2b540 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021e18d18590_0 .var "Immed", 31 0;
v0000021e18d18f90_0 .net "Inst", 31 0, v0000021e18d1b510_0;  alias, 1 drivers
v0000021e18d18310_0 .net "opcode", 11 0, v0000021e18d2e900_0;  alias, 1 drivers
E_0000021e18c8b590 .event anyedge, v0000021e18d136c0_0, v0000021e18d18f90_0;
S_0000021e18d125a0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000021e18d120f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000021e18d183b0_0 .var "Read_data1", 31 0;
v0000021e18d18130_0 .var "Read_data2", 31 0;
v0000021e18d18630_0 .net "Read_reg1", 4 0, v0000021e18d2f940_0;  alias, 1 drivers
v0000021e18d186d0_0 .net "Read_reg2", 4 0, v0000021e18d2e7c0_0;  alias, 1 drivers
v0000021e18d190d0_0 .net "Write_data", 31 0, L_0000021e18dc9d70;  alias, 1 drivers
v0000021e18d18770_0 .net "Write_en", 0 0, v0000021e18d33220_0;  alias, 1 drivers
v0000021e18d18810_0 .net "Write_reg", 4 0, v0000021e18d32a00_0;  alias, 1 drivers
v0000021e18d188b0_0 .net "clk", 0 0, L_0000021e18c81ae0;  alias, 1 drivers
v0000021e18d189f0_0 .var/i "i", 31 0;
v0000021e18d18bd0 .array "reg_file", 0 31, 31 0;
v0000021e18d19170_0 .net "rst", 0 0, v0000021e18d422b0_0;  alias, 1 drivers
E_0000021e18c8ac10 .event posedge, v0000021e18d1d630_0;
S_0000021e18d11f60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000021e18d125a0;
 .timescale 0 0;
v0000021e18d181d0_0 .var/i "i", 31 0;
S_0000021e18d10980 .scope module, "if_id_buffer" "IF_ID_buffer" 3 87, 24 1 0, S_0000021e18a5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000021e18d2b580 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021e18d2b5b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021e18d2b5f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021e18d2b628 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021e18d2b660 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021e18d2b698 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021e18d2b6d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021e18d2b708 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021e18d2b740 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021e18d2b778 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021e18d2b7b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021e18d2b7e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021e18d2b820 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021e18d2b858 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021e18d2b890 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021e18d2b8c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021e18d2b900 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021e18d2b938 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021e18d2b970 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021e18d2b9a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021e18d2b9e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021e18d2ba18 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021e18d2ba50 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021e18d2ba88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021e18d2bac0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021e18d1b510_0 .var "ID_INST", 31 0;
v0000021e18d1b6f0_0 .var "ID_PC", 31 0;
v0000021e18d2e900_0 .var "ID_opcode", 11 0;
v0000021e18d30520_0 .var "ID_rd_ind", 4 0;
v0000021e18d2f940_0 .var "ID_rs1_ind", 4 0;
v0000021e18d2e7c0_0 .var "ID_rs2_ind", 4 0;
v0000021e18d2f620_0 .net "IF_FLUSH", 0 0, v0000021e18d1ed50_0;  alias, 1 drivers
v0000021e18d305c0_0 .net "IF_INST", 31 0, L_0000021e18d47c50;  alias, 1 drivers
v0000021e18d2f6c0_0 .net "IF_PC", 31 0, v0000021e18d2f760_0;  alias, 1 drivers
v0000021e18d30160_0 .net "clk", 0 0, L_0000021e18d468a0;  1 drivers
v0000021e18d307a0_0 .net "if_id_Write", 0 0, v0000021e18d1efd0_0;  alias, 1 drivers
v0000021e18d2f800_0 .net "rst", 0 0, v0000021e18d422b0_0;  alias, 1 drivers
E_0000021e18c8afd0 .event posedge, v0000021e18d03140_0, v0000021e18d30160_0;
S_0000021e18d12730 .scope module, "if_stage" "IF_stage" 3 84, 25 1 0, S_0000021e18a5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000021e18d320a0_0 .net "EX1_PFC", 31 0, L_0000021e18d3f330;  alias, 1 drivers
v0000021e18d321e0_0 .net "EX2_PFC", 31 0, v0000021e18d157e0_0;  alias, 1 drivers
v0000021e18d30f20_0 .net "ID_PFC", 31 0, L_0000021e18d44790;  alias, 1 drivers
v0000021e18d31560_0 .net "PC_src", 2 0, L_0000021e18d44010;  alias, 1 drivers
v0000021e18d32820_0 .net "PC_write", 0 0, v0000021e18d1f250_0;  alias, 1 drivers
L_0000021e18d60088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021e18d32be0_0 .net/2u *"_ivl_0", 31 0, L_0000021e18d60088;  1 drivers
v0000021e18d323c0_0 .net "clk", 0 0, L_0000021e18c81ae0;  alias, 1 drivers
v0000021e18d30de0_0 .net "inst", 31 0, L_0000021e18d47c50;  alias, 1 drivers
v0000021e18d32d20_0 .net "inst_mem_in", 31 0, v0000021e18d2f760_0;  alias, 1 drivers
v0000021e18d31ec0_0 .net "pc_reg_in", 31 0, L_0000021e18d46c20;  1 drivers
v0000021e18d31100_0 .net "rst", 0 0, v0000021e18d422b0_0;  alias, 1 drivers
L_0000021e18d43610 .arith/sum 32, v0000021e18d2f760_0, L_0000021e18d60088;
S_0000021e18d112e0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000021e18d12730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000021e18d47c50 .functor BUFZ 32, L_0000021e18d45230, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021e18d2e9a0_0 .net "Data_Out", 31 0, L_0000021e18d47c50;  alias, 1 drivers
v0000021e18d30480 .array "InstMem", 0 1023, 31 0;
v0000021e18d2e680_0 .net *"_ivl_0", 31 0, L_0000021e18d45230;  1 drivers
v0000021e18d30a20_0 .net *"_ivl_3", 9 0, L_0000021e18d43250;  1 drivers
v0000021e18d2f9e0_0 .net *"_ivl_4", 11 0, L_0000021e18d44dd0;  1 drivers
L_0000021e18d601a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021e18d2e5e0_0 .net *"_ivl_7", 1 0, L_0000021e18d601a8;  1 drivers
v0000021e18d2fe40_0 .net "addr", 31 0, v0000021e18d2f760_0;  alias, 1 drivers
v0000021e18d2ea40_0 .net "clk", 0 0, L_0000021e18c81ae0;  alias, 1 drivers
v0000021e18d2f580_0 .var/i "i", 31 0;
L_0000021e18d45230 .array/port v0000021e18d30480, L_0000021e18d44dd0;
L_0000021e18d43250 .part v0000021e18d2f760_0, 0, 10;
L_0000021e18d44dd0 .concat [ 10 2 0 0], L_0000021e18d43250, L_0000021e18d601a8;
S_0000021e18d10e30 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000021e18d12730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000021e18c8b090 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000021e18d2eae0_0 .net "DataIn", 31 0, L_0000021e18d46c20;  alias, 1 drivers
v0000021e18d2f760_0 .var "DataOut", 31 0;
v0000021e18d2f440_0 .net "PC_Write", 0 0, v0000021e18d1f250_0;  alias, 1 drivers
v0000021e18d2f300_0 .net "clk", 0 0, L_0000021e18c81ae0;  alias, 1 drivers
v0000021e18d2f1c0_0 .net "rst", 0 0, v0000021e18d422b0_0;  alias, 1 drivers
S_0000021e18d11790 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000021e18d12730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000021e18c8b4d0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000021e18c83600 .functor NOT 1, L_0000021e18d45690, C4<0>, C4<0>, C4<0>;
L_0000021e18c83830 .functor NOT 1, L_0000021e18d44650, C4<0>, C4<0>, C4<0>;
L_0000021e18c83520 .functor AND 1, L_0000021e18c83600, L_0000021e18c83830, C4<1>, C4<1>;
L_0000021e18c1e070 .functor NOT 1, L_0000021e18d45190, C4<0>, C4<0>, C4<0>;
L_0000021e18c1dd60 .functor AND 1, L_0000021e18c83520, L_0000021e18c1e070, C4<1>, C4<1>;
L_0000021e18c1d350 .functor AND 32, L_0000021e18d43890, L_0000021e18d43610, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021e18c1d3c0 .functor NOT 1, L_0000021e18d45550, C4<0>, C4<0>, C4<0>;
L_0000021e18d47be0 .functor NOT 1, L_0000021e18d434d0, C4<0>, C4<0>, C4<0>;
L_0000021e18d479b0 .functor AND 1, L_0000021e18c1d3c0, L_0000021e18d47be0, C4<1>, C4<1>;
L_0000021e18d48040 .functor AND 1, L_0000021e18d479b0, L_0000021e18d45050, C4<1>, C4<1>;
L_0000021e18d466e0 .functor AND 32, L_0000021e18d448d0, L_0000021e18d44790, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021e18d46590 .functor OR 32, L_0000021e18c1d350, L_0000021e18d466e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021e18d46e50 .functor NOT 1, L_0000021e18d43430, C4<0>, C4<0>, C4<0>;
L_0000021e18d46750 .functor AND 1, L_0000021e18d46e50, L_0000021e18d43cf0, C4<1>, C4<1>;
L_0000021e18d467c0 .functor NOT 1, L_0000021e18d43750, C4<0>, C4<0>, C4<0>;
L_0000021e18d46de0 .functor AND 1, L_0000021e18d46750, L_0000021e18d467c0, C4<1>, C4<1>;
L_0000021e18d47710 .functor AND 32, L_0000021e18d45730, v0000021e18d2f760_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021e18d475c0 .functor OR 32, L_0000021e18d46590, L_0000021e18d47710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021e18d46830 .functor NOT 1, L_0000021e18d457d0, C4<0>, C4<0>, C4<0>;
L_0000021e18d46ad0 .functor AND 1, L_0000021e18d46830, L_0000021e18d440b0, C4<1>, C4<1>;
L_0000021e18d47f60 .functor AND 1, L_0000021e18d46ad0, L_0000021e18d43570, C4<1>, C4<1>;
L_0000021e18d46b40 .functor AND 32, L_0000021e18d45870, L_0000021e18d3f330, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021e18d46bb0 .functor OR 32, L_0000021e18d475c0, L_0000021e18d46b40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021e18d46670 .functor NOT 1, L_0000021e18d43e30, C4<0>, C4<0>, C4<0>;
L_0000021e18d47e10 .functor AND 1, L_0000021e18d439d0, L_0000021e18d46670, C4<1>, C4<1>;
L_0000021e18d46a60 .functor NOT 1, L_0000021e18d44c90, C4<0>, C4<0>, C4<0>;
L_0000021e18d47780 .functor AND 1, L_0000021e18d47e10, L_0000021e18d46a60, C4<1>, C4<1>;
L_0000021e18d46fa0 .functor AND 32, L_0000021e18d43c50, v0000021e18d157e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021e18d46c20 .functor OR 32, L_0000021e18d46bb0, L_0000021e18d46fa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021e18d300c0_0 .net *"_ivl_1", 0 0, L_0000021e18d45690;  1 drivers
v0000021e18d30200_0 .net *"_ivl_11", 0 0, L_0000021e18d45190;  1 drivers
v0000021e18d302a0_0 .net *"_ivl_12", 0 0, L_0000021e18c1e070;  1 drivers
v0000021e18d30020_0 .net *"_ivl_14", 0 0, L_0000021e18c1dd60;  1 drivers
v0000021e18d30980_0 .net *"_ivl_16", 31 0, L_0000021e18d43890;  1 drivers
v0000021e18d2e360_0 .net *"_ivl_18", 31 0, L_0000021e18c1d350;  1 drivers
v0000021e18d2e860_0 .net *"_ivl_2", 0 0, L_0000021e18c83600;  1 drivers
v0000021e18d2fee0_0 .net *"_ivl_21", 0 0, L_0000021e18d45550;  1 drivers
v0000021e18d2fda0_0 .net *"_ivl_22", 0 0, L_0000021e18c1d3c0;  1 drivers
v0000021e18d2fa80_0 .net *"_ivl_25", 0 0, L_0000021e18d434d0;  1 drivers
v0000021e18d30340_0 .net *"_ivl_26", 0 0, L_0000021e18d47be0;  1 drivers
v0000021e18d2f3a0_0 .net *"_ivl_28", 0 0, L_0000021e18d479b0;  1 drivers
v0000021e18d30660_0 .net *"_ivl_31", 0 0, L_0000021e18d45050;  1 drivers
v0000021e18d2fb20_0 .net *"_ivl_32", 0 0, L_0000021e18d48040;  1 drivers
v0000021e18d30700_0 .net *"_ivl_34", 31 0, L_0000021e18d448d0;  1 drivers
v0000021e18d303e0_0 .net *"_ivl_36", 31 0, L_0000021e18d466e0;  1 drivers
v0000021e18d2f4e0_0 .net *"_ivl_38", 31 0, L_0000021e18d46590;  1 drivers
v0000021e18d2fbc0_0 .net *"_ivl_41", 0 0, L_0000021e18d43430;  1 drivers
v0000021e18d2fc60_0 .net *"_ivl_42", 0 0, L_0000021e18d46e50;  1 drivers
v0000021e18d2e540_0 .net *"_ivl_45", 0 0, L_0000021e18d43cf0;  1 drivers
v0000021e18d2fd00_0 .net *"_ivl_46", 0 0, L_0000021e18d46750;  1 drivers
v0000021e18d2eb80_0 .net *"_ivl_49", 0 0, L_0000021e18d43750;  1 drivers
v0000021e18d2ff80_0 .net *"_ivl_5", 0 0, L_0000021e18d44650;  1 drivers
v0000021e18d2ec20_0 .net *"_ivl_50", 0 0, L_0000021e18d467c0;  1 drivers
v0000021e18d2f080_0 .net *"_ivl_52", 0 0, L_0000021e18d46de0;  1 drivers
v0000021e18d30840_0 .net *"_ivl_54", 31 0, L_0000021e18d45730;  1 drivers
v0000021e18d2eea0_0 .net *"_ivl_56", 31 0, L_0000021e18d47710;  1 drivers
v0000021e18d308e0_0 .net *"_ivl_58", 31 0, L_0000021e18d475c0;  1 drivers
v0000021e18d30ac0_0 .net *"_ivl_6", 0 0, L_0000021e18c83830;  1 drivers
v0000021e18d2e4a0_0 .net *"_ivl_61", 0 0, L_0000021e18d457d0;  1 drivers
v0000021e18d2e400_0 .net *"_ivl_62", 0 0, L_0000021e18d46830;  1 drivers
v0000021e18d2e720_0 .net *"_ivl_65", 0 0, L_0000021e18d440b0;  1 drivers
v0000021e18d2ecc0_0 .net *"_ivl_66", 0 0, L_0000021e18d46ad0;  1 drivers
v0000021e18d2ed60_0 .net *"_ivl_69", 0 0, L_0000021e18d43570;  1 drivers
v0000021e18d2ee00_0 .net *"_ivl_70", 0 0, L_0000021e18d47f60;  1 drivers
v0000021e18d2ef40_0 .net *"_ivl_72", 31 0, L_0000021e18d45870;  1 drivers
v0000021e18d2efe0_0 .net *"_ivl_74", 31 0, L_0000021e18d46b40;  1 drivers
v0000021e18d2f120_0 .net *"_ivl_76", 31 0, L_0000021e18d46bb0;  1 drivers
v0000021e18d2f260_0 .net *"_ivl_79", 0 0, L_0000021e18d439d0;  1 drivers
v0000021e18d32000_0 .net *"_ivl_8", 0 0, L_0000021e18c83520;  1 drivers
v0000021e18d31c40_0 .net *"_ivl_81", 0 0, L_0000021e18d43e30;  1 drivers
v0000021e18d325a0_0 .net *"_ivl_82", 0 0, L_0000021e18d46670;  1 drivers
v0000021e18d316a0_0 .net *"_ivl_84", 0 0, L_0000021e18d47e10;  1 drivers
v0000021e18d30e80_0 .net *"_ivl_87", 0 0, L_0000021e18d44c90;  1 drivers
v0000021e18d32280_0 .net *"_ivl_88", 0 0, L_0000021e18d46a60;  1 drivers
v0000021e18d32960_0 .net *"_ivl_90", 0 0, L_0000021e18d47780;  1 drivers
v0000021e18d32aa0_0 .net *"_ivl_92", 31 0, L_0000021e18d43c50;  1 drivers
v0000021e18d332c0_0 .net *"_ivl_94", 31 0, L_0000021e18d46fa0;  1 drivers
v0000021e18d31a60_0 .net "ina", 31 0, L_0000021e18d43610;  1 drivers
v0000021e18d32e60_0 .net "inb", 31 0, L_0000021e18d44790;  alias, 1 drivers
v0000021e18d32640_0 .net "inc", 31 0, v0000021e18d2f760_0;  alias, 1 drivers
v0000021e18d31f60_0 .net "ind", 31 0, L_0000021e18d3f330;  alias, 1 drivers
v0000021e18d314c0_0 .net "ine", 31 0, v0000021e18d157e0_0;  alias, 1 drivers
L_0000021e18d600d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d32140_0 .net "inf", 31 0, L_0000021e18d600d0;  1 drivers
L_0000021e18d60118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d31b00_0 .net "ing", 31 0, L_0000021e18d60118;  1 drivers
L_0000021e18d60160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021e18d32b40_0 .net "inh", 31 0, L_0000021e18d60160;  1 drivers
v0000021e18d32320_0 .net "out", 31 0, L_0000021e18d46c20;  alias, 1 drivers
v0000021e18d31ba0_0 .net "sel", 2 0, L_0000021e18d44010;  alias, 1 drivers
L_0000021e18d45690 .part L_0000021e18d44010, 2, 1;
L_0000021e18d44650 .part L_0000021e18d44010, 1, 1;
L_0000021e18d45190 .part L_0000021e18d44010, 0, 1;
LS_0000021e18d43890_0_0 .concat [ 1 1 1 1], L_0000021e18c1dd60, L_0000021e18c1dd60, L_0000021e18c1dd60, L_0000021e18c1dd60;
LS_0000021e18d43890_0_4 .concat [ 1 1 1 1], L_0000021e18c1dd60, L_0000021e18c1dd60, L_0000021e18c1dd60, L_0000021e18c1dd60;
LS_0000021e18d43890_0_8 .concat [ 1 1 1 1], L_0000021e18c1dd60, L_0000021e18c1dd60, L_0000021e18c1dd60, L_0000021e18c1dd60;
LS_0000021e18d43890_0_12 .concat [ 1 1 1 1], L_0000021e18c1dd60, L_0000021e18c1dd60, L_0000021e18c1dd60, L_0000021e18c1dd60;
LS_0000021e18d43890_0_16 .concat [ 1 1 1 1], L_0000021e18c1dd60, L_0000021e18c1dd60, L_0000021e18c1dd60, L_0000021e18c1dd60;
LS_0000021e18d43890_0_20 .concat [ 1 1 1 1], L_0000021e18c1dd60, L_0000021e18c1dd60, L_0000021e18c1dd60, L_0000021e18c1dd60;
LS_0000021e18d43890_0_24 .concat [ 1 1 1 1], L_0000021e18c1dd60, L_0000021e18c1dd60, L_0000021e18c1dd60, L_0000021e18c1dd60;
LS_0000021e18d43890_0_28 .concat [ 1 1 1 1], L_0000021e18c1dd60, L_0000021e18c1dd60, L_0000021e18c1dd60, L_0000021e18c1dd60;
LS_0000021e18d43890_1_0 .concat [ 4 4 4 4], LS_0000021e18d43890_0_0, LS_0000021e18d43890_0_4, LS_0000021e18d43890_0_8, LS_0000021e18d43890_0_12;
LS_0000021e18d43890_1_4 .concat [ 4 4 4 4], LS_0000021e18d43890_0_16, LS_0000021e18d43890_0_20, LS_0000021e18d43890_0_24, LS_0000021e18d43890_0_28;
L_0000021e18d43890 .concat [ 16 16 0 0], LS_0000021e18d43890_1_0, LS_0000021e18d43890_1_4;
L_0000021e18d45550 .part L_0000021e18d44010, 2, 1;
L_0000021e18d434d0 .part L_0000021e18d44010, 1, 1;
L_0000021e18d45050 .part L_0000021e18d44010, 0, 1;
LS_0000021e18d448d0_0_0 .concat [ 1 1 1 1], L_0000021e18d48040, L_0000021e18d48040, L_0000021e18d48040, L_0000021e18d48040;
LS_0000021e18d448d0_0_4 .concat [ 1 1 1 1], L_0000021e18d48040, L_0000021e18d48040, L_0000021e18d48040, L_0000021e18d48040;
LS_0000021e18d448d0_0_8 .concat [ 1 1 1 1], L_0000021e18d48040, L_0000021e18d48040, L_0000021e18d48040, L_0000021e18d48040;
LS_0000021e18d448d0_0_12 .concat [ 1 1 1 1], L_0000021e18d48040, L_0000021e18d48040, L_0000021e18d48040, L_0000021e18d48040;
LS_0000021e18d448d0_0_16 .concat [ 1 1 1 1], L_0000021e18d48040, L_0000021e18d48040, L_0000021e18d48040, L_0000021e18d48040;
LS_0000021e18d448d0_0_20 .concat [ 1 1 1 1], L_0000021e18d48040, L_0000021e18d48040, L_0000021e18d48040, L_0000021e18d48040;
LS_0000021e18d448d0_0_24 .concat [ 1 1 1 1], L_0000021e18d48040, L_0000021e18d48040, L_0000021e18d48040, L_0000021e18d48040;
LS_0000021e18d448d0_0_28 .concat [ 1 1 1 1], L_0000021e18d48040, L_0000021e18d48040, L_0000021e18d48040, L_0000021e18d48040;
LS_0000021e18d448d0_1_0 .concat [ 4 4 4 4], LS_0000021e18d448d0_0_0, LS_0000021e18d448d0_0_4, LS_0000021e18d448d0_0_8, LS_0000021e18d448d0_0_12;
LS_0000021e18d448d0_1_4 .concat [ 4 4 4 4], LS_0000021e18d448d0_0_16, LS_0000021e18d448d0_0_20, LS_0000021e18d448d0_0_24, LS_0000021e18d448d0_0_28;
L_0000021e18d448d0 .concat [ 16 16 0 0], LS_0000021e18d448d0_1_0, LS_0000021e18d448d0_1_4;
L_0000021e18d43430 .part L_0000021e18d44010, 2, 1;
L_0000021e18d43cf0 .part L_0000021e18d44010, 1, 1;
L_0000021e18d43750 .part L_0000021e18d44010, 0, 1;
LS_0000021e18d45730_0_0 .concat [ 1 1 1 1], L_0000021e18d46de0, L_0000021e18d46de0, L_0000021e18d46de0, L_0000021e18d46de0;
LS_0000021e18d45730_0_4 .concat [ 1 1 1 1], L_0000021e18d46de0, L_0000021e18d46de0, L_0000021e18d46de0, L_0000021e18d46de0;
LS_0000021e18d45730_0_8 .concat [ 1 1 1 1], L_0000021e18d46de0, L_0000021e18d46de0, L_0000021e18d46de0, L_0000021e18d46de0;
LS_0000021e18d45730_0_12 .concat [ 1 1 1 1], L_0000021e18d46de0, L_0000021e18d46de0, L_0000021e18d46de0, L_0000021e18d46de0;
LS_0000021e18d45730_0_16 .concat [ 1 1 1 1], L_0000021e18d46de0, L_0000021e18d46de0, L_0000021e18d46de0, L_0000021e18d46de0;
LS_0000021e18d45730_0_20 .concat [ 1 1 1 1], L_0000021e18d46de0, L_0000021e18d46de0, L_0000021e18d46de0, L_0000021e18d46de0;
LS_0000021e18d45730_0_24 .concat [ 1 1 1 1], L_0000021e18d46de0, L_0000021e18d46de0, L_0000021e18d46de0, L_0000021e18d46de0;
LS_0000021e18d45730_0_28 .concat [ 1 1 1 1], L_0000021e18d46de0, L_0000021e18d46de0, L_0000021e18d46de0, L_0000021e18d46de0;
LS_0000021e18d45730_1_0 .concat [ 4 4 4 4], LS_0000021e18d45730_0_0, LS_0000021e18d45730_0_4, LS_0000021e18d45730_0_8, LS_0000021e18d45730_0_12;
LS_0000021e18d45730_1_4 .concat [ 4 4 4 4], LS_0000021e18d45730_0_16, LS_0000021e18d45730_0_20, LS_0000021e18d45730_0_24, LS_0000021e18d45730_0_28;
L_0000021e18d45730 .concat [ 16 16 0 0], LS_0000021e18d45730_1_0, LS_0000021e18d45730_1_4;
L_0000021e18d457d0 .part L_0000021e18d44010, 2, 1;
L_0000021e18d440b0 .part L_0000021e18d44010, 1, 1;
L_0000021e18d43570 .part L_0000021e18d44010, 0, 1;
LS_0000021e18d45870_0_0 .concat [ 1 1 1 1], L_0000021e18d47f60, L_0000021e18d47f60, L_0000021e18d47f60, L_0000021e18d47f60;
LS_0000021e18d45870_0_4 .concat [ 1 1 1 1], L_0000021e18d47f60, L_0000021e18d47f60, L_0000021e18d47f60, L_0000021e18d47f60;
LS_0000021e18d45870_0_8 .concat [ 1 1 1 1], L_0000021e18d47f60, L_0000021e18d47f60, L_0000021e18d47f60, L_0000021e18d47f60;
LS_0000021e18d45870_0_12 .concat [ 1 1 1 1], L_0000021e18d47f60, L_0000021e18d47f60, L_0000021e18d47f60, L_0000021e18d47f60;
LS_0000021e18d45870_0_16 .concat [ 1 1 1 1], L_0000021e18d47f60, L_0000021e18d47f60, L_0000021e18d47f60, L_0000021e18d47f60;
LS_0000021e18d45870_0_20 .concat [ 1 1 1 1], L_0000021e18d47f60, L_0000021e18d47f60, L_0000021e18d47f60, L_0000021e18d47f60;
LS_0000021e18d45870_0_24 .concat [ 1 1 1 1], L_0000021e18d47f60, L_0000021e18d47f60, L_0000021e18d47f60, L_0000021e18d47f60;
LS_0000021e18d45870_0_28 .concat [ 1 1 1 1], L_0000021e18d47f60, L_0000021e18d47f60, L_0000021e18d47f60, L_0000021e18d47f60;
LS_0000021e18d45870_1_0 .concat [ 4 4 4 4], LS_0000021e18d45870_0_0, LS_0000021e18d45870_0_4, LS_0000021e18d45870_0_8, LS_0000021e18d45870_0_12;
LS_0000021e18d45870_1_4 .concat [ 4 4 4 4], LS_0000021e18d45870_0_16, LS_0000021e18d45870_0_20, LS_0000021e18d45870_0_24, LS_0000021e18d45870_0_28;
L_0000021e18d45870 .concat [ 16 16 0 0], LS_0000021e18d45870_1_0, LS_0000021e18d45870_1_4;
L_0000021e18d439d0 .part L_0000021e18d44010, 2, 1;
L_0000021e18d43e30 .part L_0000021e18d44010, 1, 1;
L_0000021e18d44c90 .part L_0000021e18d44010, 0, 1;
LS_0000021e18d43c50_0_0 .concat [ 1 1 1 1], L_0000021e18d47780, L_0000021e18d47780, L_0000021e18d47780, L_0000021e18d47780;
LS_0000021e18d43c50_0_4 .concat [ 1 1 1 1], L_0000021e18d47780, L_0000021e18d47780, L_0000021e18d47780, L_0000021e18d47780;
LS_0000021e18d43c50_0_8 .concat [ 1 1 1 1], L_0000021e18d47780, L_0000021e18d47780, L_0000021e18d47780, L_0000021e18d47780;
LS_0000021e18d43c50_0_12 .concat [ 1 1 1 1], L_0000021e18d47780, L_0000021e18d47780, L_0000021e18d47780, L_0000021e18d47780;
LS_0000021e18d43c50_0_16 .concat [ 1 1 1 1], L_0000021e18d47780, L_0000021e18d47780, L_0000021e18d47780, L_0000021e18d47780;
LS_0000021e18d43c50_0_20 .concat [ 1 1 1 1], L_0000021e18d47780, L_0000021e18d47780, L_0000021e18d47780, L_0000021e18d47780;
LS_0000021e18d43c50_0_24 .concat [ 1 1 1 1], L_0000021e18d47780, L_0000021e18d47780, L_0000021e18d47780, L_0000021e18d47780;
LS_0000021e18d43c50_0_28 .concat [ 1 1 1 1], L_0000021e18d47780, L_0000021e18d47780, L_0000021e18d47780, L_0000021e18d47780;
LS_0000021e18d43c50_1_0 .concat [ 4 4 4 4], LS_0000021e18d43c50_0_0, LS_0000021e18d43c50_0_4, LS_0000021e18d43c50_0_8, LS_0000021e18d43c50_0_12;
LS_0000021e18d43c50_1_4 .concat [ 4 4 4 4], LS_0000021e18d43c50_0_16, LS_0000021e18d43c50_0_20, LS_0000021e18d43c50_0_24, LS_0000021e18d43c50_0_28;
L_0000021e18d43c50 .concat [ 16 16 0 0], LS_0000021e18d43c50_1_0, LS_0000021e18d43c50_1_4;
S_0000021e18d11470 .scope module, "mem_stage" "MEM_stage" 3 182, 29 3 0, S_0000021e18a5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000021e18d31600_0 .net "Write_Data", 31 0, v0000021e18d045e0_0;  alias, 1 drivers
v0000021e18d33180_0 .net "addr", 31 0, v0000021e18d044a0_0;  alias, 1 drivers
v0000021e18d32f00_0 .net "clk", 0 0, L_0000021e18c81ae0;  alias, 1 drivers
v0000021e18d30d40_0 .net "mem_out", 31 0, v0000021e18d317e0_0;  alias, 1 drivers
v0000021e18d32460_0 .net "mem_read", 0 0, v0000021e18d03460_0;  alias, 1 drivers
v0000021e18d31380_0 .net "mem_write", 0 0, v0000021e18d04c20_0;  alias, 1 drivers
S_0000021e18d11600 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000021e18d11470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000021e18d32780 .array "DataMem", 1023 0, 31 0;
v0000021e18d30c00_0 .net "Data_In", 31 0, v0000021e18d045e0_0;  alias, 1 drivers
v0000021e18d317e0_0 .var "Data_Out", 31 0;
v0000021e18d31ce0_0 .net "Write_en", 0 0, v0000021e18d04c20_0;  alias, 1 drivers
v0000021e18d30fc0_0 .net "addr", 31 0, v0000021e18d044a0_0;  alias, 1 drivers
v0000021e18d32dc0_0 .net "clk", 0 0, L_0000021e18c81ae0;  alias, 1 drivers
v0000021e18d31d80_0 .var/i "i", 31 0;
S_0000021e18d11920 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 186, 31 2 0, S_0000021e18a5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000021e18d3db30 .param/l "add" 0 9 6, C4<000000100000>;
P_0000021e18d3db68 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000021e18d3dba0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000021e18d3dbd8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000021e18d3dc10 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000021e18d3dc48 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000021e18d3dc80 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000021e18d3dcb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000021e18d3dcf0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000021e18d3dd28 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000021e18d3dd60 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000021e18d3dd98 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000021e18d3ddd0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000021e18d3de08 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000021e18d3de40 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000021e18d3de78 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000021e18d3deb0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000021e18d3dee8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000021e18d3df20 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000021e18d3df58 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000021e18d3df90 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000021e18d3dfc8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000021e18d3e000 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000021e18d3e038 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000021e18d3e070 .param/l "xori" 0 9 12, C4<001110000000>;
v0000021e18d31e20_0 .net "MEM_ALU_OUT", 31 0, v0000021e18d044a0_0;  alias, 1 drivers
v0000021e18d311a0_0 .net "MEM_Data_mem_out", 31 0, v0000021e18d317e0_0;  alias, 1 drivers
v0000021e18d32500_0 .net "MEM_memread", 0 0, v0000021e18d03460_0;  alias, 1 drivers
v0000021e18d32c80_0 .net "MEM_opcode", 11 0, v0000021e18d03e60_0;  alias, 1 drivers
v0000021e18d326e0_0 .net "MEM_rd_ind", 4 0, v0000021e18d05120_0;  alias, 1 drivers
v0000021e18d328c0_0 .net "MEM_rd_indzero", 0 0, v0000021e18d05800_0;  alias, 1 drivers
v0000021e18d32fa0_0 .net "MEM_regwrite", 0 0, v0000021e18d03500_0;  alias, 1 drivers
v0000021e18d31240_0 .var "WB_ALU_OUT", 31 0;
v0000021e18d312e0_0 .var "WB_Data_mem_out", 31 0;
v0000021e18d33040_0 .var "WB_memread", 0 0;
v0000021e18d32a00_0 .var "WB_rd_ind", 4 0;
v0000021e18d330e0_0 .var "WB_rd_indzero", 0 0;
v0000021e18d33220_0 .var "WB_regwrite", 0 0;
v0000021e18d31060_0 .net "clk", 0 0, L_0000021e18d5e5a0;  1 drivers
v0000021e18d30b60_0 .var "hlt", 0 0;
v0000021e18d31740_0 .net "rst", 0 0, v0000021e18d422b0_0;  alias, 1 drivers
E_0000021e18c8b0d0 .event posedge, v0000021e18d03140_0, v0000021e18d31060_0;
S_0000021e18d11ab0 .scope module, "wb_stage" "WB_stage" 3 194, 32 3 0, S_0000021e18a5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000021e18d5e680 .functor AND 32, v0000021e18d312e0_0, L_0000021e18db3190, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021e18d5e6f0 .functor NOT 1, v0000021e18d33040_0, C4<0>, C4<0>, C4<0>;
L_0000021e18d5e610 .functor AND 32, v0000021e18d31240_0, L_0000021e18db2970, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000021e18dc9d70 .functor OR 32, L_0000021e18d5e680, L_0000021e18d5e610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021e18d31420_0 .net "Write_Data_RegFile", 31 0, L_0000021e18dc9d70;  alias, 1 drivers
v0000021e18d30ca0_0 .net *"_ivl_0", 31 0, L_0000021e18db3190;  1 drivers
v0000021e18d31880_0 .net *"_ivl_2", 31 0, L_0000021e18d5e680;  1 drivers
v0000021e18d31920_0 .net *"_ivl_4", 0 0, L_0000021e18d5e6f0;  1 drivers
v0000021e18d319c0_0 .net *"_ivl_6", 31 0, L_0000021e18db2970;  1 drivers
v0000021e18d33400_0 .net *"_ivl_8", 31 0, L_0000021e18d5e610;  1 drivers
v0000021e18d33860_0 .net "alu_out", 31 0, v0000021e18d31240_0;  alias, 1 drivers
v0000021e18d339a0_0 .net "mem_out", 31 0, v0000021e18d312e0_0;  alias, 1 drivers
v0000021e18d335e0_0 .net "mem_read", 0 0, v0000021e18d33040_0;  alias, 1 drivers
LS_0000021e18db3190_0_0 .concat [ 1 1 1 1], v0000021e18d33040_0, v0000021e18d33040_0, v0000021e18d33040_0, v0000021e18d33040_0;
LS_0000021e18db3190_0_4 .concat [ 1 1 1 1], v0000021e18d33040_0, v0000021e18d33040_0, v0000021e18d33040_0, v0000021e18d33040_0;
LS_0000021e18db3190_0_8 .concat [ 1 1 1 1], v0000021e18d33040_0, v0000021e18d33040_0, v0000021e18d33040_0, v0000021e18d33040_0;
LS_0000021e18db3190_0_12 .concat [ 1 1 1 1], v0000021e18d33040_0, v0000021e18d33040_0, v0000021e18d33040_0, v0000021e18d33040_0;
LS_0000021e18db3190_0_16 .concat [ 1 1 1 1], v0000021e18d33040_0, v0000021e18d33040_0, v0000021e18d33040_0, v0000021e18d33040_0;
LS_0000021e18db3190_0_20 .concat [ 1 1 1 1], v0000021e18d33040_0, v0000021e18d33040_0, v0000021e18d33040_0, v0000021e18d33040_0;
LS_0000021e18db3190_0_24 .concat [ 1 1 1 1], v0000021e18d33040_0, v0000021e18d33040_0, v0000021e18d33040_0, v0000021e18d33040_0;
LS_0000021e18db3190_0_28 .concat [ 1 1 1 1], v0000021e18d33040_0, v0000021e18d33040_0, v0000021e18d33040_0, v0000021e18d33040_0;
LS_0000021e18db3190_1_0 .concat [ 4 4 4 4], LS_0000021e18db3190_0_0, LS_0000021e18db3190_0_4, LS_0000021e18db3190_0_8, LS_0000021e18db3190_0_12;
LS_0000021e18db3190_1_4 .concat [ 4 4 4 4], LS_0000021e18db3190_0_16, LS_0000021e18db3190_0_20, LS_0000021e18db3190_0_24, LS_0000021e18db3190_0_28;
L_0000021e18db3190 .concat [ 16 16 0 0], LS_0000021e18db3190_1_0, LS_0000021e18db3190_1_4;
LS_0000021e18db2970_0_0 .concat [ 1 1 1 1], L_0000021e18d5e6f0, L_0000021e18d5e6f0, L_0000021e18d5e6f0, L_0000021e18d5e6f0;
LS_0000021e18db2970_0_4 .concat [ 1 1 1 1], L_0000021e18d5e6f0, L_0000021e18d5e6f0, L_0000021e18d5e6f0, L_0000021e18d5e6f0;
LS_0000021e18db2970_0_8 .concat [ 1 1 1 1], L_0000021e18d5e6f0, L_0000021e18d5e6f0, L_0000021e18d5e6f0, L_0000021e18d5e6f0;
LS_0000021e18db2970_0_12 .concat [ 1 1 1 1], L_0000021e18d5e6f0, L_0000021e18d5e6f0, L_0000021e18d5e6f0, L_0000021e18d5e6f0;
LS_0000021e18db2970_0_16 .concat [ 1 1 1 1], L_0000021e18d5e6f0, L_0000021e18d5e6f0, L_0000021e18d5e6f0, L_0000021e18d5e6f0;
LS_0000021e18db2970_0_20 .concat [ 1 1 1 1], L_0000021e18d5e6f0, L_0000021e18d5e6f0, L_0000021e18d5e6f0, L_0000021e18d5e6f0;
LS_0000021e18db2970_0_24 .concat [ 1 1 1 1], L_0000021e18d5e6f0, L_0000021e18d5e6f0, L_0000021e18d5e6f0, L_0000021e18d5e6f0;
LS_0000021e18db2970_0_28 .concat [ 1 1 1 1], L_0000021e18d5e6f0, L_0000021e18d5e6f0, L_0000021e18d5e6f0, L_0000021e18d5e6f0;
LS_0000021e18db2970_1_0 .concat [ 4 4 4 4], LS_0000021e18db2970_0_0, LS_0000021e18db2970_0_4, LS_0000021e18db2970_0_8, LS_0000021e18db2970_0_12;
LS_0000021e18db2970_1_4 .concat [ 4 4 4 4], LS_0000021e18db2970_0_16, LS_0000021e18db2970_0_20, LS_0000021e18db2970_0_24, LS_0000021e18db2970_0_28;
L_0000021e18db2970 .concat [ 16 16 0 0], LS_0000021e18db2970_1_0, LS_0000021e18db2970_1_4;
    .scope S_0000021e18d10e30;
T_0 ;
    %wait E_0000021e18c8b610;
    %load/vec4 v0000021e18d2f1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000021e18d2f760_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021e18d2f440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000021e18d2eae0_0;
    %assign/vec4 v0000021e18d2f760_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021e18d112e0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021e18d2f580_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000021e18d2f580_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021e18d2f580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %load/vec4 v0000021e18d2f580_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021e18d2f580_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d30480, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000021e18d10980;
T_2 ;
    %wait E_0000021e18c8afd0;
    %load/vec4 v0000021e18d2f800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000021e18d1b6f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021e18d1b510_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021e18d30520_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021e18d2e7c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021e18d2f940_0, 0;
    %assign/vec4 v0000021e18d2e900_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000021e18d307a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000021e18d2f620_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000021e18d1b6f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021e18d1b510_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021e18d30520_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021e18d2e7c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021e18d2f940_0, 0;
    %assign/vec4 v0000021e18d2e900_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000021e18d307a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000021e18d305c0_0;
    %assign/vec4 v0000021e18d1b510_0, 0;
    %load/vec4 v0000021e18d2f6c0_0;
    %assign/vec4 v0000021e18d1b6f0_0, 0;
    %load/vec4 v0000021e18d305c0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000021e18d2e7c0_0, 0;
    %load/vec4 v0000021e18d305c0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021e18d2e900_0, 4, 5;
    %load/vec4 v0000021e18d305c0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000021e18d305c0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021e18d2e900_0, 4, 5;
    %load/vec4 v0000021e18d305c0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000021e18d305c0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021e18d305c0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000021e18d305c0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000021e18d305c0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000021e18d305c0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000021e18d2f940_0, 0;
    %load/vec4 v0000021e18d305c0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000021e18d305c0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000021e18d30520_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000021e18d305c0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000021e18d30520_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000021e18d305c0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000021e18d30520_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021e18d125a0;
T_3 ;
    %wait E_0000021e18c8b610;
    %load/vec4 v0000021e18d19170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021e18d189f0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000021e18d189f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021e18d189f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d18bd0, 0, 4;
    %load/vec4 v0000021e18d189f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021e18d189f0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000021e18d18810_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000021e18d18770_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000021e18d190d0_0;
    %load/vec4 v0000021e18d18810_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d18bd0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d18bd0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021e18d125a0;
T_4 ;
    %wait E_0000021e18c8ac10;
    %load/vec4 v0000021e18d18810_0;
    %load/vec4 v0000021e18d18630_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000021e18d18810_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000021e18d18770_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000021e18d190d0_0;
    %assign/vec4 v0000021e18d183b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000021e18d18630_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000021e18d18bd0, 4;
    %assign/vec4 v0000021e18d183b0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021e18d125a0;
T_5 ;
    %wait E_0000021e18c8ac10;
    %load/vec4 v0000021e18d18810_0;
    %load/vec4 v0000021e18d186d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000021e18d18810_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000021e18d18770_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000021e18d190d0_0;
    %assign/vec4 v0000021e18d18130_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000021e18d186d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000021e18d18bd0, 4;
    %assign/vec4 v0000021e18d18130_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000021e18d125a0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000021e18d11f60;
    %jmp t_0;
    .scope S_0000021e18d11f60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021e18d181d0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000021e18d181d0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000021e18d181d0_0;
    %ix/getv/s 4, v0000021e18d181d0_0;
    %load/vec4a v0000021e18d18bd0, 4;
    %ix/getv/s 4, v0000021e18d181d0_0;
    %load/vec4a v0000021e18d18bd0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000021e18d181d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021e18d181d0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000021e18d125a0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000021e18d11dd0;
T_7 ;
    %wait E_0000021e18c8b590;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021e18d18590_0, 0, 32;
    %load/vec4 v0000021e18d18310_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021e18d18310_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000021e18d18f90_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000021e18d18590_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000021e18d18310_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021e18d18310_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021e18d18310_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000021e18d18f90_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000021e18d18590_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000021e18d18310_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021e18d18310_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021e18d18310_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021e18d18310_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021e18d18310_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021e18d18310_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v0000021e18d18f90_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000021e18d18f90_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000021e18d18590_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000021e18d12280;
T_8 ;
    %wait E_0000021e18c8b610;
    %load/vec4 v0000021e18d1cb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021e18d1e170_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000021e18d1e490_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021e18d1e490_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000021e18d1e170_0;
    %load/vec4 v0000021e18d1c4b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021e18d1e170_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021e18d1e170_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021e18d1e170_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000021e18d1e170_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021e18d1e170_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021e18d1e170_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000021e18d12280;
T_9 ;
    %wait E_0000021e18c8b610;
    %load/vec4 v0000021e18d1cb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e18d1ddb0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000021e18d1d770_0;
    %assign/vec4 v0000021e18d1ddb0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000021e18d10fc0;
T_10 ;
    %wait E_0000021e18c8b390;
    %load/vec4 v0000021e18d1f2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021e18d1f250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021e18d1efd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e18d1ed50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021e18d1cff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021e18d1d090_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000021e18d1d1d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000021e18d1dc70_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000021e18d1d3b0_0;
    %load/vec4 v0000021e18d1ea30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000021e18d1d270_0;
    %load/vec4 v0000021e18d1ea30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000021e18d1dd10_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000021e18d1ceb0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000021e18d1d3b0_0;
    %load/vec4 v0000021e18d1ccd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000021e18d1d270_0;
    %load/vec4 v0000021e18d1ccd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e18d1f250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e18d1efd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e18d1ed50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021e18d1cff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e18d1d090_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000021e18d1d130_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e18d1f250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021e18d1efd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021e18d1ed50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e18d1cff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e18d1d090_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021e18d1f250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021e18d1efd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e18d1ed50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e18d1cff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e18d1d090_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000021e18d11c40;
T_11 ;
    %wait E_0000021e18c8b150;
    %load/vec4 v0000021e18d14020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000021e18d13d00_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021e18d14de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d12cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d14980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d140c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d129a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d133a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d14c00_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021e18d12fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d13120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d14660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d14ca0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021e18d148e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021e18d12e00_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021e18d13f80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021e18d13580_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021e18d15100_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021e18d13260_0, 0;
    %assign/vec4 v0000021e18d13ee0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000021e18d14fc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000021e18d136c0_0;
    %assign/vec4 v0000021e18d13ee0_0, 0;
    %load/vec4 v0000021e18d138a0_0;
    %assign/vec4 v0000021e18d13260_0, 0;
    %load/vec4 v0000021e18d13bc0_0;
    %assign/vec4 v0000021e18d15100_0, 0;
    %load/vec4 v0000021e18d14840_0;
    %assign/vec4 v0000021e18d13580_0, 0;
    %load/vec4 v0000021e18d14480_0;
    %assign/vec4 v0000021e18d13f80_0, 0;
    %load/vec4 v0000021e18d12a40_0;
    %assign/vec4 v0000021e18d12e00_0, 0;
    %load/vec4 v0000021e18d12b80_0;
    %assign/vec4 v0000021e18d148e0_0, 0;
    %load/vec4 v0000021e18d139e0_0;
    %assign/vec4 v0000021e18d14ca0_0, 0;
    %load/vec4 v0000021e18d12ae0_0;
    %assign/vec4 v0000021e18d14660_0, 0;
    %load/vec4 v0000021e18d13b20_0;
    %assign/vec4 v0000021e18d13120_0, 0;
    %load/vec4 v0000021e18d13440_0;
    %assign/vec4 v0000021e18d12fe0_0, 0;
    %load/vec4 v0000021e18d13da0_0;
    %assign/vec4 v0000021e18d14c00_0, 0;
    %load/vec4 v0000021e18d134e0_0;
    %assign/vec4 v0000021e18d133a0_0, 0;
    %load/vec4 v0000021e18d147a0_0;
    %assign/vec4 v0000021e18d129a0_0, 0;
    %load/vec4 v0000021e18d13620_0;
    %assign/vec4 v0000021e18d140c0_0, 0;
    %load/vec4 v0000021e18d13940_0;
    %assign/vec4 v0000021e18d14980_0, 0;
    %load/vec4 v0000021e18d14e80_0;
    %assign/vec4 v0000021e18d12cc0_0, 0;
    %load/vec4 v0000021e18d12ea0_0;
    %assign/vec4 v0000021e18d14de0_0, 0;
    %load/vec4 v0000021e18d13760_0;
    %assign/vec4 v0000021e18d13d00_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000021e18d13d00_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021e18d14de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d12cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d14980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d140c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d129a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d133a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d14c00_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021e18d12fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d13120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d14660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d14ca0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021e18d148e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021e18d12e00_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021e18d13f80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021e18d13580_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021e18d15100_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021e18d13260_0, 0;
    %assign/vec4 v0000021e18d13ee0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000021e18d10b10;
T_12 ;
    %wait E_0000021e18c8ab10;
    %load/vec4 v0000021e18d1e3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000021e18d161e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021e18d157e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021e18d16320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d16460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d154c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d16000_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d15880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d16500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d15920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d15560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d16780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d15d80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021e18d160a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021e18d15e20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021e18d15420_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021e18d15a60_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021e18d15f60_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021e18d15ec0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000021e18d151a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021e18d15ce0_0, 0;
    %assign/vec4 v0000021e18d156a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000021e18d1e8f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000021e18d14160_0;
    %assign/vec4 v0000021e18d156a0_0, 0;
    %load/vec4 v0000021e18d14200_0;
    %assign/vec4 v0000021e18d15ce0_0, 0;
    %load/vec4 v0000021e18d16640_0;
    %assign/vec4 v0000021e18d151a0_0, 0;
    %load/vec4 v0000021e18d15c40_0;
    %assign/vec4 v0000021e18d15ec0_0, 0;
    %load/vec4 v0000021e18d15240_0;
    %assign/vec4 v0000021e18d15f60_0, 0;
    %load/vec4 v0000021e18d16280_0;
    %assign/vec4 v0000021e18d15a60_0, 0;
    %load/vec4 v0000021e18d142a0_0;
    %assign/vec4 v0000021e18d15420_0, 0;
    %load/vec4 v0000021e18d16140_0;
    %assign/vec4 v0000021e18d15e20_0, 0;
    %load/vec4 v0000021e18d16820_0;
    %assign/vec4 v0000021e18d160a0_0, 0;
    %load/vec4 v0000021e18d15600_0;
    %assign/vec4 v0000021e18d15d80_0, 0;
    %load/vec4 v0000021e18d15b00_0;
    %assign/vec4 v0000021e18d16780_0, 0;
    %load/vec4 v0000021e18d15ba0_0;
    %assign/vec4 v0000021e18d15560_0, 0;
    %load/vec4 v0000021e18d15740_0;
    %assign/vec4 v0000021e18d15920_0, 0;
    %load/vec4 v0000021e18d152e0_0;
    %assign/vec4 v0000021e18d16500_0, 0;
    %load/vec4 v0000021e18d159c0_0;
    %assign/vec4 v0000021e18d15880_0, 0;
    %load/vec4 v0000021e18d165a0_0;
    %assign/vec4 v0000021e18d16000_0, 0;
    %load/vec4 v0000021e18d163c0_0;
    %assign/vec4 v0000021e18d154c0_0, 0;
    %load/vec4 v0000021e18d15380_0;
    %assign/vec4 v0000021e18d16460_0, 0;
    %load/vec4 v0000021e18d14520_0;
    %assign/vec4 v0000021e18d16320_0, 0;
    %load/vec4 v0000021e18d14340_0;
    %assign/vec4 v0000021e18d157e0_0, 0;
    %load/vec4 v0000021e18d166e0_0;
    %assign/vec4 v0000021e18d161e0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000021e18d161e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021e18d157e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021e18d16320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d16460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d154c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d16000_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d15880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d16500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d15920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d15560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d16780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d15d80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021e18d160a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021e18d15e20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021e18d15420_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021e18d15a60_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021e18d15f60_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021e18d15ec0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000021e18d151a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021e18d15ce0_0, 0;
    %assign/vec4 v0000021e18d156a0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000021e18ac8450;
T_13 ;
    %wait E_0000021e18c8a550;
    %load/vec4 v0000021e18d08e10_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021e18d07970_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021e18d07970_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021e18d07970_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021e18d07970_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021e18d07970_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021e18d07970_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021e18d07970_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021e18d07970_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021e18d07970_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021e18d07970_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021e18d07970_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021e18d07970_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000021e18d07970_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000021e18d07970_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021e18d07970_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021e18d07970_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000021e18d07970_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000021e18d07970_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000021e18d07970_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000021e18d07970_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000021e18d07970_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000021e18d07970_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000021e18ac82c0;
T_14 ;
    %wait E_0000021e18c89f90;
    %load/vec4 v0000021e18d08ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000021e18d07470_0;
    %pad/u 33;
    %load/vec4 v0000021e18d078d0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000021e18d08870_0, 0;
    %assign/vec4 v0000021e18d07e70_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000021e18d07470_0;
    %pad/u 33;
    %load/vec4 v0000021e18d078d0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000021e18d08870_0, 0;
    %assign/vec4 v0000021e18d07e70_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000021e18d07470_0;
    %pad/u 33;
    %load/vec4 v0000021e18d078d0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000021e18d08870_0, 0;
    %assign/vec4 v0000021e18d07e70_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000021e18d07470_0;
    %pad/u 33;
    %load/vec4 v0000021e18d078d0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000021e18d08870_0, 0;
    %assign/vec4 v0000021e18d07e70_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000021e18d07470_0;
    %pad/u 33;
    %load/vec4 v0000021e18d078d0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000021e18d08870_0, 0;
    %assign/vec4 v0000021e18d07e70_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000021e18d07470_0;
    %pad/u 33;
    %load/vec4 v0000021e18d078d0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000021e18d08870_0, 0;
    %assign/vec4 v0000021e18d07e70_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000021e18d078d0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000021e18d07e70_0;
    %load/vec4 v0000021e18d078d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000021e18d07470_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000021e18d078d0_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000021e18d078d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000021e18d07e70_0, 0;
    %load/vec4 v0000021e18d07470_0;
    %ix/getv 4, v0000021e18d078d0_0;
    %shiftl 4;
    %assign/vec4 v0000021e18d08870_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000021e18d078d0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000021e18d07e70_0;
    %load/vec4 v0000021e18d078d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000021e18d07470_0;
    %load/vec4 v0000021e18d078d0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000021e18d078d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000021e18d07e70_0, 0;
    %load/vec4 v0000021e18d07470_0;
    %ix/getv 4, v0000021e18d078d0_0;
    %shiftr 4;
    %assign/vec4 v0000021e18d08870_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e18d07e70_0, 0;
    %load/vec4 v0000021e18d07470_0;
    %load/vec4 v0000021e18d078d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000021e18d08870_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e18d07e70_0, 0;
    %load/vec4 v0000021e18d078d0_0;
    %load/vec4 v0000021e18d07470_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000021e18d08870_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000021e18ac9b60;
T_15 ;
    %wait E_0000021e18c89c90;
    %load/vec4 v0000021e18d03140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000021e18d05800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d03500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d04c20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d03460_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000021e18d03e60_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021e18d05120_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021e18d045e0_0, 0;
    %assign/vec4 v0000021e18d044a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000021e18c27e70_0;
    %assign/vec4 v0000021e18d044a0_0, 0;
    %load/vec4 v0000021e18d03d20_0;
    %assign/vec4 v0000021e18d045e0_0, 0;
    %load/vec4 v0000021e18d05080_0;
    %assign/vec4 v0000021e18d05120_0, 0;
    %load/vec4 v0000021e18c0f7a0_0;
    %assign/vec4 v0000021e18d03e60_0, 0;
    %load/vec4 v0000021e18c27470_0;
    %assign/vec4 v0000021e18d03460_0, 0;
    %load/vec4 v0000021e18c104c0_0;
    %assign/vec4 v0000021e18d04c20_0, 0;
    %load/vec4 v0000021e18d05260_0;
    %assign/vec4 v0000021e18d03500_0, 0;
    %load/vec4 v0000021e18d033c0_0;
    %assign/vec4 v0000021e18d05800_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000021e18d11600;
T_16 ;
    %wait E_0000021e18c8ac10;
    %load/vec4 v0000021e18d31ce0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000021e18d30c00_0;
    %load/vec4 v0000021e18d30fc0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d32780, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000021e18d11600;
T_17 ;
    %wait E_0000021e18c8ac10;
    %load/vec4 v0000021e18d30fc0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000021e18d32780, 4;
    %assign/vec4 v0000021e18d317e0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000021e18d11600;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021e18d31d80_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000021e18d31d80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021e18d31d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021e18d32780, 0, 4;
    %load/vec4 v0000021e18d31d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021e18d31d80_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_0000021e18d11600;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021e18d31d80_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000021e18d31d80_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000021e18d31d80_0;
    %load/vec4a v0000021e18d32780, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000021e18d31d80_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000021e18d31d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021e18d31d80_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000021e18d11920;
T_20 ;
    %wait E_0000021e18c8b0d0;
    %load/vec4 v0000021e18d31740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000021e18d330e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d30b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d33220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021e18d33040_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021e18d32a00_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021e18d312e0_0, 0;
    %assign/vec4 v0000021e18d31240_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000021e18d31e20_0;
    %assign/vec4 v0000021e18d31240_0, 0;
    %load/vec4 v0000021e18d311a0_0;
    %assign/vec4 v0000021e18d312e0_0, 0;
    %load/vec4 v0000021e18d32500_0;
    %assign/vec4 v0000021e18d33040_0, 0;
    %load/vec4 v0000021e18d326e0_0;
    %assign/vec4 v0000021e18d32a00_0, 0;
    %load/vec4 v0000021e18d32fa0_0;
    %assign/vec4 v0000021e18d33220_0, 0;
    %load/vec4 v0000021e18d328c0_0;
    %assign/vec4 v0000021e18d330e0_0, 0;
    %load/vec4 v0000021e18d32c80_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000021e18d30b60_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000021e18a5d800;
T_21 ;
    %wait E_0000021e18c89d50;
    %load/vec4 v0000021e18d42cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021e18d41090_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000021e18d41090_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021e18d41090_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000021e18ada010;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e18d40f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e18d422b0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000021e18ada010;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000021e18d40f50_0;
    %inv;
    %assign/vec4 v0000021e18d40f50_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000021e18ada010;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021e18d422b0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021e18d422b0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000021e18d42df0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
