
*** Running vivado
    with args -log definitive_processing_system7_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source definitive_processing_system7_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source definitive_processing_system7_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 354.770 ; gain = 105.469
INFO: [Synth 8-638] synthesizing module 'definitive_processing_system7_0_0' [c:/Users/user2/Documents/Vivado/definitive_vga_project/definitive_vga_project.srcs/sources_1/bd/definitive/ip/definitive_processing_system7_0_0/synth/definitive_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/user2/Documents/Vivado/definitive_vga_project/definitive_vga_project.srcs/sources_1/bd/definitive/ip/definitive_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [c:/Users/user2/Documents/Vivado/definitive_vga_project/definitive_vga_project.srcs/sources_1/bd/definitive/ip/definitive_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-256] done synthesizing module 'definitive_processing_system7_0_0' (5#1) [c:/Users/user2/Documents/Vivado/definitive_vga_project/definitive_vga_project.srcs/sources_1/bd/definitive/ip/definitive_processing_system7_0_0/synth/definitive_processing_system7_0_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 406.852 ; gain = 157.551
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 406.852 ; gain = 157.551
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 667.340 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 667.340 ; gain = 418.039
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 667.340 ; gain = 418.039
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 667.340 ; gain = 418.039
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 667.340 ; gain = 418.039
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 667.340 ; gain = 418.039
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:45 ; elapsed = 00:01:52 . Memory (MB): peak = 886.652 ; gain = 637.352
Finished Timing Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:01:52 . Memory (MB): peak = 906.867 ; gain = 657.566
Finished Technology Mapping : Time (s): cpu = 00:01:48 ; elapsed = 00:01:55 . Memory (MB): peak = 912.758 ; gain = 663.457
Finished IO Insertion : Time (s): cpu = 00:01:52 ; elapsed = 00:02:00 . Memory (MB): peak = 912.758 ; gain = 663.457
Finished Renaming Generated Instances : Time (s): cpu = 00:01:52 ; elapsed = 00:02:00 . Memory (MB): peak = 912.758 ; gain = 663.457
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:52 ; elapsed = 00:02:00 . Memory (MB): peak = 912.758 ; gain = 663.457
Finished Renaming Generated Ports : Time (s): cpu = 00:01:52 ; elapsed = 00:02:00 . Memory (MB): peak = 912.758 ; gain = 663.457
Finished Handling Custom Attributes : Time (s): cpu = 00:01:52 ; elapsed = 00:02:00 . Memory (MB): peak = 912.758 ; gain = 663.457
Finished Renaming Generated Nets : Time (s): cpu = 00:01:52 ; elapsed = 00:02:00 . Memory (MB): peak = 912.758 ; gain = 663.457

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     2|
|3     |LUT1  |   112|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:52 ; elapsed = 00:02:00 . Memory (MB): peak = 912.758 ; gain = 663.457
synth_design: Time (s): cpu = 00:01:57 ; elapsed = 00:02:07 . Memory (MB): peak = 924.055 ; gain = 681.973
