apiVersion: 1.0
vlnv:
  vendor: test.com
  library: test_lib
  name: invalid_refs_core
  version: 1.0.0

description: Test core with invalid references to verify validation

# Location of the reusable bus library
useBusLibrary: common/bus_definitions.yml

clocks:
  - name: SYS_CLK
    logicalName: CLK
    frequency: "100 MHz"

resets:
  - name: SYS_RST
    logicalName: RESET_N
    polarity: active_low

busInterfaces:
  - name: ctrl
    type: AXI4L
    mode: slave
    physicalPrefix: s_axi_
    associatedClock: nonexistent_clock  # ERROR: This clock doesn't exist
    associatedReset: nonexistent_reset  # ERROR: This reset doesn't exist
  
  - name: data_port
    type: AXIS
    mode: master
    physicalPrefix: m_axis_
    associatedClock: SYS_CLK
    associatedReset: SYS_RST
    memoryMapRef: nonexistent_map  # ERROR: This memory map doesn't exist
