<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Armin\Desktop\Isam_slova_konacno\fpga_project\src\ascii_table_cpp_generated.v<br>
C:\Users\Armin\Desktop\Isam_slova_konacno\fpga_project\src\gowin_prom\gowin_prom_ascii.v<br>
C:\Users\Armin\Desktop\Isam_slova_konacno\fpga_project\src\gowin_rpll\gowin_rpll.v<br>
C:\Users\Armin\Desktop\Isam_slova_konacno\fpga_project\src\top.v<br>
C:\Users\Armin\Desktop\Isam_slova_konacno\fpga_project\src\rom_0.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>GowinSynthesis V1.9.8.10</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Oct 17 19:37:25 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>TOP</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.515s, Elapsed time = 0h 0m 0.478s, Peak memory usage = 323.441MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.035s, Peak memory usage = 323.441MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.015s, Peak memory usage = 323.441MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.038s, Peak memory usage = 323.441MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 323.441MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.011s, Peak memory usage = 323.441MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 323.441MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 323.441MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.062s, Peak memory usage = 323.441MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.013s, Peak memory usage = 323.441MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.016s, Peak memory usage = 323.441MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 4s, Elapsed time = 0h 0m 4s, Peak memory usage = 323.441MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.027s, Peak memory usage = 323.441MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.07s, Peak memory usage = 323.441MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 4s, Elapsed time = 0h 0m 4s, Peak memory usage = 323.441MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>23</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>21</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>20</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>50</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>45</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>196</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>22</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>43</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>131</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>55</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>55</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>5</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTADDALU18X18</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>256(201 LUTs, 55 ALUs) / 20736</td>
<td>2%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>50 / 15750</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15750</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>50 / 15750</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>1 / 46</td>
<td>3%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>XTAL_IN_ibuf/I </td>
</tr>
<tr>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>30.303</td>
<td>33.0</td>
<td>0.000</td>
<td>15.152</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>chip_pll_ascii/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>30.303</td>
<td>33.0</td>
<td>0.000</td>
<td>15.152</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>303.030</td>
<td>3.3</td>
<td>0.000</td>
<td>151.515</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>chip_pll_ascii/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>90.909</td>
<td>11.0</td>
<td>0.000</td>
<td>45.455</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
<td>33.0(MHz)</td>
<td>298.7(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>3.3(MHz)</td>
<td>116.7(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>282.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>304.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/add_221_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>272.727</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>273.757</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>273.937</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>127</td>
<td>ascii/add_221_s4/CLK</td>
</tr>
<tr>
<td>274.195</td>
<td>0.259</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>ascii/add_221_s4/DOUT[10]</td>
</tr>
<tr>
<td>274.432</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/n336_s43/I1</td>
</tr>
<tr>
<td>274.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ascii/n336_s43/F</td>
</tr>
<tr>
<td>275.224</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s9/I0</td>
</tr>
<tr>
<td>275.741</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>ascii/inst_rom/rom_dout_3_s9/F</td>
</tr>
<tr>
<td>275.978</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s6/I0</td>
</tr>
<tr>
<td>276.495</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>ascii/inst_rom/rom_dout_3_s6/F</td>
</tr>
<tr>
<td>276.732</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s2/I1</td>
</tr>
<tr>
<td>277.287</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>ascii/inst_rom/rom_dout_3_s2/F</td>
</tr>
<tr>
<td>277.524</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s4/I3</td>
</tr>
<tr>
<td>277.895</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s4/F</td>
</tr>
<tr>
<td>278.132</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s1/I2</td>
</tr>
<tr>
<td>278.585</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s1/F</td>
</tr>
<tr>
<td>278.822</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s/I3</td>
</tr>
<tr>
<td>279.193</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ascii/inst_rom/rom_dout_3_s/F</td>
</tr>
<tr>
<td>279.430</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_5_s1/I1</td>
</tr>
<tr>
<td>279.985</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ascii/inst_rom/rom_dout_5_s1/F</td>
</tr>
<tr>
<td>280.222</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_6_s1/I3</td>
</tr>
<tr>
<td>280.593</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ascii/inst_rom/rom_dout_6_s1/F</td>
</tr>
<tr>
<td>280.830</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_0_s0/I3</td>
</tr>
<tr>
<td>281.201</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_0_s0/F</td>
</tr>
<tr>
<td>281.438</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_0_s/I3</td>
</tr>
<tr>
<td>281.809</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_0_s/F</td>
</tr>
<tr>
<td>282.046</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/promAscii/prom_inst_0/AD[7]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>303.030</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>304.044</td>
<td>1.013</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>304.224</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ascii/promAscii/prom_inst_0/CLK</td>
</tr>
<tr>
<td>304.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td>304.154</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.007, 61.741%; route: 2.844, 35.069%; tC2Q: 0.259, 3.190%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.622</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>304.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/add_221_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>272.727</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>273.757</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>273.937</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>127</td>
<td>ascii/add_221_s4/CLK</td>
</tr>
<tr>
<td>274.195</td>
<td>0.259</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>ascii/add_221_s4/DOUT[10]</td>
</tr>
<tr>
<td>274.432</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/n336_s43/I1</td>
</tr>
<tr>
<td>274.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ascii/n336_s43/F</td>
</tr>
<tr>
<td>275.224</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s9/I0</td>
</tr>
<tr>
<td>275.741</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>ascii/inst_rom/rom_dout_3_s9/F</td>
</tr>
<tr>
<td>275.978</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s6/I0</td>
</tr>
<tr>
<td>276.495</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>ascii/inst_rom/rom_dout_3_s6/F</td>
</tr>
<tr>
<td>276.732</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s2/I1</td>
</tr>
<tr>
<td>277.287</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>ascii/inst_rom/rom_dout_3_s2/F</td>
</tr>
<tr>
<td>277.524</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s4/I3</td>
</tr>
<tr>
<td>277.895</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s4/F</td>
</tr>
<tr>
<td>278.132</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s1/I2</td>
</tr>
<tr>
<td>278.585</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s1/F</td>
</tr>
<tr>
<td>278.822</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s/I3</td>
</tr>
<tr>
<td>279.193</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ascii/inst_rom/rom_dout_3_s/F</td>
</tr>
<tr>
<td>279.430</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_5_s1/I1</td>
</tr>
<tr>
<td>279.985</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ascii/inst_rom/rom_dout_5_s1/F</td>
</tr>
<tr>
<td>280.222</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_6_s1/I3</td>
</tr>
<tr>
<td>280.593</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ascii/inst_rom/rom_dout_6_s1/F</td>
</tr>
<tr>
<td>280.830</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_6_s/I1</td>
</tr>
<tr>
<td>281.385</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_6_s/F</td>
</tr>
<tr>
<td>281.622</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/promAscii/prom_inst_0/AD[13]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>303.030</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>304.044</td>
<td>1.013</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>304.224</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ascii/promAscii/prom_inst_0/CLK</td>
</tr>
<tr>
<td>304.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td>304.154</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.820, 62.714%; route: 2.607, 33.920%; tC2Q: 0.259, 3.366%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>280.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>304.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/add_221_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>272.727</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>273.757</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>273.937</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>127</td>
<td>ascii/add_221_s4/CLK</td>
</tr>
<tr>
<td>274.195</td>
<td>0.259</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>ascii/add_221_s4/DOUT[10]</td>
</tr>
<tr>
<td>274.432</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/n336_s43/I1</td>
</tr>
<tr>
<td>274.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ascii/n336_s43/F</td>
</tr>
<tr>
<td>275.224</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s9/I0</td>
</tr>
<tr>
<td>275.741</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>ascii/inst_rom/rom_dout_3_s9/F</td>
</tr>
<tr>
<td>275.978</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s6/I0</td>
</tr>
<tr>
<td>276.495</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>ascii/inst_rom/rom_dout_3_s6/F</td>
</tr>
<tr>
<td>276.732</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s2/I1</td>
</tr>
<tr>
<td>277.287</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>ascii/inst_rom/rom_dout_3_s2/F</td>
</tr>
<tr>
<td>277.524</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s4/I3</td>
</tr>
<tr>
<td>277.895</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s4/F</td>
</tr>
<tr>
<td>278.132</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s1/I2</td>
</tr>
<tr>
<td>278.585</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s1/F</td>
</tr>
<tr>
<td>278.822</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s/I3</td>
</tr>
<tr>
<td>279.193</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ascii/inst_rom/rom_dout_3_s/F</td>
</tr>
<tr>
<td>279.430</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_5_s1/I1</td>
</tr>
<tr>
<td>279.985</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ascii/inst_rom/rom_dout_5_s1/F</td>
</tr>
<tr>
<td>280.222</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_5_s/I3</td>
</tr>
<tr>
<td>280.593</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_5_s/F</td>
</tr>
<tr>
<td>280.830</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/promAscii/prom_inst_0/AD[12]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>303.030</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>304.044</td>
<td>1.013</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>304.224</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ascii/promAscii/prom_inst_0/CLK</td>
</tr>
<tr>
<td>304.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td>304.154</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.265, 61.869%; route: 2.370, 34.379%; tC2Q: 0.259, 3.752%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>279.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>304.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/add_221_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>272.727</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>273.757</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>273.937</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>127</td>
<td>ascii/add_221_s4/CLK</td>
</tr>
<tr>
<td>274.195</td>
<td>0.259</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>ascii/add_221_s4/DOUT[10]</td>
</tr>
<tr>
<td>274.432</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/n336_s43/I1</td>
</tr>
<tr>
<td>274.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ascii/n336_s43/F</td>
</tr>
<tr>
<td>275.224</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s9/I0</td>
</tr>
<tr>
<td>275.741</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>ascii/inst_rom/rom_dout_3_s9/F</td>
</tr>
<tr>
<td>275.978</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s6/I0</td>
</tr>
<tr>
<td>276.495</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>ascii/inst_rom/rom_dout_3_s6/F</td>
</tr>
<tr>
<td>276.732</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_6_s7/I2</td>
</tr>
<tr>
<td>277.185</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ascii/inst_rom/rom_dout_6_s7/F</td>
</tr>
<tr>
<td>277.422</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_2_s4/I3</td>
</tr>
<tr>
<td>277.793</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_2_s4/F</td>
</tr>
<tr>
<td>278.030</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_2_s2/I2</td>
</tr>
<tr>
<td>278.483</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ascii/inst_rom/rom_dout_2_s2/F</td>
</tr>
<tr>
<td>278.720</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_1_s/I1</td>
</tr>
<tr>
<td>279.275</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_1_s/F</td>
</tr>
<tr>
<td>279.512</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/promAscii/prom_inst_0/AD[8]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>303.030</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>304.044</td>
<td>1.013</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>304.224</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ascii/promAscii/prom_inst_0/CLK</td>
</tr>
<tr>
<td>304.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td>304.154</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.421, 61.356%; route: 1.896, 34.005%; tC2Q: 0.259, 4.639%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>279.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>304.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>ascii/add_221_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>272.727</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll_ascii/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>273.757</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>chip_pll_ascii/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>273.937</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>127</td>
<td>ascii/add_221_s4/CLK</td>
</tr>
<tr>
<td>274.195</td>
<td>0.259</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>ascii/add_221_s4/DOUT[10]</td>
</tr>
<tr>
<td>274.432</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/n336_s43/I1</td>
</tr>
<tr>
<td>274.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ascii/n336_s43/F</td>
</tr>
<tr>
<td>275.224</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s9/I0</td>
</tr>
<tr>
<td>275.741</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>ascii/inst_rom/rom_dout_3_s9/F</td>
</tr>
<tr>
<td>275.978</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s6/I0</td>
</tr>
<tr>
<td>276.495</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>ascii/inst_rom/rom_dout_3_s6/F</td>
</tr>
<tr>
<td>276.732</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s2/I1</td>
</tr>
<tr>
<td>277.287</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>ascii/inst_rom/rom_dout_3_s2/F</td>
</tr>
<tr>
<td>277.524</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s4/I3</td>
</tr>
<tr>
<td>277.895</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s4/F</td>
</tr>
<tr>
<td>278.132</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s1/I2</td>
</tr>
<tr>
<td>278.585</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s1/F</td>
</tr>
<tr>
<td>278.822</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/inst_rom/rom_dout_3_s/I3</td>
</tr>
<tr>
<td>279.193</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ascii/inst_rom/rom_dout_3_s/F</td>
</tr>
<tr>
<td>279.430</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ascii/promAscii/prom_inst_0/AD[10]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>303.030</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>304.044</td>
<td>1.013</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>chip_pll_ascii/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>304.224</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ascii/promAscii/prom_inst_0/CLK</td>
</tr>
<tr>
<td>304.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
<tr>
<td>304.154</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>ascii/promAscii/prom_inst_0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>30.303</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.339, 60.780%; route: 1.896, 34.512%; tC2Q: 0.259, 4.708%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
