
*** Running vivado
    with args -log design_1_image_core_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_image_core_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_image_core_0_0.tcl -notrace
Command: synth_design -top design_1_image_core_0_0 -part xc7vx690tffg1761-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9416 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 456.844 ; gain = 107.621
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_image_core_0_0' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ip/design_1_image_core_0_0/synth/design_1_image_core_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'image_core' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core.v:12]
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_int64_8 bound to: 8 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv2_1 bound to: 2'b01 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_ctrl_s_axi' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_ctrl_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_ROWS_DATA_0 bound to: 6'b010000 
	Parameter ADDR_ROWS_CTRL bound to: 6'b010100 
	Parameter ADDR_COLS_DATA_0 bound to: 6'b011000 
	Parameter ADDR_COLS_CTRL bound to: 6'b011100 
	Parameter ADDR_THREHOLD_DATA_0 bound to: 6'b100000 
	Parameter ADDR_THREHOLD_CTRL bound to: 6'b100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_ctrl_s_axi.v:208]
INFO: [Synth 8-6155] done synthesizing module 'image_core_ctrl_s_axi' (1#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_ctrl_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'Block_Mat_exit1217_p' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/Block_Mat_exit1217_p.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/Block_Mat_exit1217_p.v:140]
INFO: [Synth 8-6155] done synthesizing module 'Block_Mat_exit1217_p' (2#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/Block_Mat_exit1217_p.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXIvideo2Mat' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv2_2 bound to: 2'b10 
	Parameter ap_const_lv2_3 bound to: 2'b11 
	Parameter ap_const_lv2_1 bound to: 2'b01 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter ap_const_lv9_0 bound to: 9'b000000000 
	Parameter ap_const_lv8_1 bound to: 8'b00000001 
	Parameter ap_const_lv9_1 bound to: 9'b000000001 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_17 bound to: 23 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/AXIvideo2Mat.v:137]
INFO: [Synth 8-6155] done synthesizing module 'AXIvideo2Mat' (3#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'Duplicate' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/Duplicate.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv9_0 bound to: 9'b000000000 
	Parameter ap_const_lv8_1 bound to: 8'b00000001 
	Parameter ap_const_lv9_1 bound to: 9'b000000001 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/Duplicate.v:123]
INFO: [Synth 8-6155] done synthesizing module 'Duplicate' (4#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/Duplicate.v:10]
INFO: [Synth 8-6157] synthesizing module 'CvtColor' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/CvtColor.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state8 bound to: 4'b1000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv9_0 bound to: 9'b000000000 
	Parameter ap_const_lv8_1 bound to: 8'b00000001 
	Parameter ap_const_lv9_1 bound to: 9'b000000001 
	Parameter ap_const_lv32_16 bound to: 22 - type: integer 
	Parameter ap_const_lv32_1D bound to: 29 - type: integer 
	Parameter ap_const_lv32_15 bound to: 21 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv8_FF bound to: 8'b11111111 
	Parameter ap_const_lv28_74BC6 bound to: 28'b0000000001110100101111000110 
	Parameter ap_const_lv29_1322D0 bound to: 29'b00000000100110010001011010000 
	Parameter ap_const_lv30_259168 bound to: 30'b000000001001011001000101101000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/CvtColor.v:96]
INFO: [Synth 8-6157] synthesizing module 'image_core_mac_mubkb' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mac_mubkb.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_mac_mubkb_DSP48_0' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mac_mubkb.v:10]
INFO: [Synth 8-6155] done synthesizing module 'image_core_mac_mubkb_DSP48_0' (5#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mac_mubkb.v:10]
INFO: [Synth 8-6155] done synthesizing module 'image_core_mac_mubkb' (6#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mac_mubkb.v:34]
INFO: [Synth 8-6157] synthesizing module 'image_core_mul_mucud' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mul_mucud.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_mul_mucud_DSP48_1' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mul_mucud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'image_core_mul_mucud_DSP48_1' (7#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mul_mucud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'image_core_mul_mucud' (8#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mul_mucud.v:14]
INFO: [Synth 8-6157] synthesizing module 'image_core_mac_mudEe' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mac_mudEe.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 23 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_mac_mudEe_DSP48_2' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mac_mudEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'image_core_mac_mudEe_DSP48_2' (9#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mac_mudEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'image_core_mac_mudEe' (10#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mac_mudEe.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/CvtColor.v:559]
INFO: [Synth 8-6155] done synthesizing module 'CvtColor' (11#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/CvtColor.v:10]
INFO: [Synth 8-6157] synthesizing module 'FAST_t_opr' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state16 bound to: 4'b1000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv9_0 bound to: 9'b000000000 
	Parameter ap_const_lv9_4 bound to: 9'b000000100 
	Parameter ap_const_lv8_4 bound to: 8'b00000100 
	Parameter ap_const_lv8_1 bound to: 8'b00000001 
	Parameter ap_const_lv8_5 bound to: 8'b00000101 
	Parameter ap_const_lv8_6 bound to: 8'b00000110 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv6_0 bound to: 6'b000000 
	Parameter ap_const_lv9_1 bound to: 9'b000000001 
	Parameter ap_const_lv9_5 bound to: 9'b000000101 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv7_0 bound to: 7'b0000000 
	Parameter ap_const_lv2_1 bound to: 2'b01 
	Parameter ap_const_lv2_2 bound to: 2'b10 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv4_8 bound to: 4'b1000 
	Parameter ap_const_lv4_9 bound to: 4'b1001 
	Parameter ap_const_lv4_6 bound to: 4'b0110 
	Parameter ap_const_lv4_7 bound to: 4'b0111 
	Parameter ap_const_lv4_4 bound to: 4'b0100 
	Parameter ap_const_lv4_5 bound to: 4'b0101 
	Parameter ap_const_lv4_2 bound to: 4'b0010 
	Parameter ap_const_lv4_3 bound to: 4'b0011 
	Parameter ap_const_lv4_1 bound to: 4'b0001 
	Parameter ap_const_lv5_1 bound to: 5'b00001 
	Parameter ap_const_lv5_8 bound to: 5'b01000 
	Parameter ap_const_lv5_2 bound to: 5'b00010 
	Parameter ap_const_lv9_1FF bound to: 9'b111111111 
	Parameter ap_const_lv9_6 bound to: 9'b000000110 
	Parameter ap_const_lv16_0 bound to: 16'b0000000000000000 
	Parameter ap_const_lv8_FF bound to: 8'b11111111 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:109]
INFO: [Synth 8-6157] synthesizing module 'FAST_t_opr_k_buf_eOg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr_k_buf_eOg.v:54]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 320 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FAST_t_opr_k_buf_eOg_ram' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr_k_buf_eOg.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 320 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr_k_buf_eOg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'FAST_t_opr_k_buf_eOg_ram' (12#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr_k_buf_eOg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FAST_t_opr_k_buf_eOg' (13#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr_k_buf_eOg.v:54]
INFO: [Synth 8-6157] synthesizing module 'FAST_t_opr_core_bkbM' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr_core_bkbM.v:54]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 327 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FAST_t_opr_core_bkbM_ram' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr_core_bkbM.v:9]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 327 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr_core_bkbM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'FAST_t_opr_core_bkbM_ram' (14#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr_core_bkbM.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FAST_t_opr_core_bkbM' (15#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr_core_bkbM.v:54]
INFO: [Synth 8-6157] synthesizing module 'reg_int_s' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/reg_int_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'reg_int_s' (16#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/reg_int_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3266]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3272]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3278]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3284]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3288]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3292]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3296]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3300]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3304]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3308]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3312]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3358]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3364]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3370]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3376]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3380]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3384]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3388]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3392]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3396]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3398]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3404]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3406]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3420]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3422]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3424]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3426]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3428]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3430]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3432]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3434]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3436]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3438]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3440]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3444]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3446]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3448]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3450]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3452]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3454]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3456]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3458]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3462]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3514]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3516]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3518]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3520]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3522]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3524]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3526]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3528]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3530]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3532]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3534]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3536]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3538]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3540]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3542]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3544]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3548]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3550]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3552]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3554]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3556]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3558]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3560]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3562]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3564]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3566]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3568]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3570]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3572]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3574]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3578]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3580]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3582]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3586]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3588]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3590]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3592]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3596]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3598]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3600]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3636]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3642]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3644]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3654]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:3656]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'FAST_t_opr' (17#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:10]
INFO: [Synth 8-6157] synthesizing module 'Dilate' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/Dilate.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state7 bound to: 4'b1000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv9_0 bound to: 9'b000000000 
	Parameter ap_const_lv9_1FF bound to: 9'b111111111 
	Parameter ap_const_lv8_FF bound to: 8'b11111111 
	Parameter ap_const_lv9_2 bound to: 9'b000000010 
	Parameter ap_const_lv8_2 bound to: 8'b00000010 
	Parameter ap_const_lv2_3 bound to: 2'b11 
	Parameter ap_const_lv8_1 bound to: 8'b00000001 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv7_0 bound to: 7'b0000000 
	Parameter ap_const_lv8_FE bound to: 8'b11111110 
	Parameter ap_const_lv2_2 bound to: 2'b10 
	Parameter ap_const_lv8_FD bound to: 8'b11111101 
	Parameter ap_const_lv2_1 bound to: 2'b01 
	Parameter ap_const_lv9_1 bound to: 9'b000000001 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv10_3FF bound to: 10'b1111111111 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/Dilate.v:88]
INFO: [Synth 8-6157] synthesizing module 'image_core_mux_32pcA' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mux_32pcA.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_mux_32pcA' (18#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mux_32pcA.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Dilate' (19#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/Dilate.v:10]
INFO: [Synth 8-6157] synthesizing module 'PaintMask' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/PaintMask.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv9_0 bound to: 9'b000000000 
	Parameter ap_const_lv8_1 bound to: 8'b00000001 
	Parameter ap_const_lv9_1 bound to: 9'b000000001 
	Parameter ap_const_lv8_FF bound to: 8'b11111111 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/PaintMask.v:110]
INFO: [Synth 8-6155] done synthesizing module 'PaintMask' (20#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/PaintMask.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2AXIvideo' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv2_2 bound to: 2'b10 
	Parameter ap_const_lv2_3 bound to: 2'b11 
	Parameter ap_const_lv2_1 bound to: 2'b01 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter ap_const_lv9_0 bound to: 9'b000000000 
	Parameter ap_const_lv4_F bound to: 4'b1111 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv10_3FF bound to: 10'b1111111111 
	Parameter ap_const_lv8_1 bound to: 8'b00000001 
	Parameter ap_const_lv9_1 bound to: 9'b000000001 
	Parameter ap_const_lv8_FF bound to: 8'b11111111 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/Mat2AXIvideo.v:107]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/Mat2AXIvideo.v:285]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/Mat2AXIvideo.v:311]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/Mat2AXIvideo.v:337]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/Mat2AXIvideo.v:399]
INFO: [Synth 8-6155] done synthesizing module 'Mat2AXIvideo' (21#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'image_core_p_src_qcK' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_src_qcK.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_p_src_qcK_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_src_qcK.v:11]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_p_src_qcK_shiftReg' (22#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_src_qcK.v:11]
INFO: [Synth 8-6155] done synthesizing module 'image_core_p_src_qcK' (23#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_src_qcK.v:45]
INFO: [Synth 8-6157] synthesizing module 'image_core_p_src_rcU' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_src_rcU.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_p_src_rcU_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_src_rcU.v:11]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_p_src_rcU_shiftReg' (24#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_src_rcU.v:11]
INFO: [Synth 8-6155] done synthesizing module 'image_core_p_src_rcU' (25#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_src_rcU.v:45]
INFO: [Synth 8-6157] synthesizing module 'image_core_p_dst_sc4' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_dst_sc4.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_p_dst_sc4_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_dst_sc4.v:11]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_p_dst_sc4_shiftReg' (26#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_dst_sc4.v:11]
INFO: [Synth 8-6155] done synthesizing module 'image_core_p_dst_sc4' (27#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_dst_sc4.v:45]
INFO: [Synth 8-6157] synthesizing module 'image_core_p_dst_tde' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_dst_tde.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_p_dst_tde_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_dst_tde.v:11]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_p_dst_tde_shiftReg' (28#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_dst_tde.v:11]
INFO: [Synth 8-6155] done synthesizing module 'image_core_p_dst_tde' (29#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_dst_tde.v:45]
INFO: [Synth 8-6157] synthesizing module 'image_core_src0_rudo' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src0_rudo.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_src0_rudo_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src0_rudo.v:11]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_src0_rudo_shiftReg' (30#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src0_rudo.v:11]
INFO: [Synth 8-6155] done synthesizing module 'image_core_src0_rudo' (31#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src0_rudo.v:45]
INFO: [Synth 8-6157] synthesizing module 'image_core_src0_cvdy' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src0_cvdy.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_src0_cvdy_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src0_cvdy.v:11]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_src0_cvdy_shiftReg' (32#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src0_cvdy.v:11]
INFO: [Synth 8-6155] done synthesizing module 'image_core_src0_cvdy' (33#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src0_cvdy.v:45]
INFO: [Synth 8-6157] synthesizing module 'image_core_src1_rwdI' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src1_rwdI.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_src1_rwdI_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src1_rwdI.v:11]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_src1_rwdI_shiftReg' (34#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src1_rwdI.v:11]
INFO: [Synth 8-6155] done synthesizing module 'image_core_src1_rwdI' (35#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src1_rwdI.v:45]
INFO: [Synth 8-6157] synthesizing module 'image_core_src1_cxdS' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src1_cxdS.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_src1_cxdS_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src1_cxdS.v:11]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_src1_cxdS_shiftReg' (36#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src1_cxdS.v:11]
INFO: [Synth 8-6155] done synthesizing module 'image_core_src1_cxdS' (37#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src1_cxdS.v:45]
INFO: [Synth 8-6157] synthesizing module 'image_core_mask_ryd2' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mask_ryd2.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_mask_ryd2_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mask_ryd2.v:11]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_mask_ryd2_shiftReg' (38#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mask_ryd2.v:11]
INFO: [Synth 8-6155] done synthesizing module 'image_core_mask_ryd2' (39#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mask_ryd2.v:45]
INFO: [Synth 8-6157] synthesizing module 'image_core_mask_czec' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mask_czec.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_mask_czec_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mask_czec.v:11]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_mask_czec_shiftReg' (40#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mask_czec.v:11]
INFO: [Synth 8-6155] done synthesizing module 'image_core_mask_czec' (41#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mask_czec.v:45]
INFO: [Synth 8-6157] synthesizing module 'image_core_gray_rAem' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_gray_rAem.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_gray_rAem_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_gray_rAem.v:11]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_gray_rAem_shiftReg' (42#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_gray_rAem.v:11]
INFO: [Synth 8-6155] done synthesizing module 'image_core_gray_rAem' (43#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_gray_rAem.v:45]
INFO: [Synth 8-6157] synthesizing module 'image_core_gray_cBew' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_gray_cBew.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_gray_cBew_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_gray_cBew.v:11]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_gray_cBew_shiftReg' (44#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_gray_cBew.v:11]
INFO: [Synth 8-6155] done synthesizing module 'image_core_gray_cBew' (45#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_gray_cBew.v:45]
INFO: [Synth 8-6157] synthesizing module 'image_core_threhoCeG' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_threhoCeG.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_threhoCeG_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_threhoCeG.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_threhoCeG_shiftReg' (46#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_threhoCeG.v:11]
INFO: [Synth 8-6155] done synthesizing module 'image_core_threhoCeG' (47#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_threhoCeG.v:45]
INFO: [Synth 8-6157] synthesizing module 'image_core_p_src_DeQ' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_src_DeQ.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_p_src_DeQ_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_src_DeQ.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_p_src_DeQ_shiftReg' (48#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_src_DeQ.v:11]
INFO: [Synth 8-6155] done synthesizing module 'image_core_p_src_DeQ' (49#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_src_DeQ.v:45]
INFO: [Synth 8-6157] synthesizing module 'image_core_p_src_Ee0' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_src_Ee0.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_p_src_Ee0_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_src_Ee0.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_p_src_Ee0_shiftReg' (50#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_src_Ee0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'image_core_p_src_Ee0' (51#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_src_Ee0.v:45]
INFO: [Synth 8-6157] synthesizing module 'image_core_p_src_Ffa' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_src_Ffa.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_p_src_Ffa_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_src_Ffa.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_p_src_Ffa_shiftReg' (52#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_src_Ffa.v:11]
INFO: [Synth 8-6155] done synthesizing module 'image_core_p_src_Ffa' (53#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_src_Ffa.v:45]
INFO: [Synth 8-6157] synthesizing module 'image_core_p_src_Gfk' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_src_Gfk.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_p_src_Gfk_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_src_Gfk.v:11]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_p_src_Gfk_shiftReg' (54#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_src_Gfk.v:11]
INFO: [Synth 8-6155] done synthesizing module 'image_core_p_src_Gfk' (55#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_src_Gfk.v:45]
INFO: [Synth 8-6157] synthesizing module 'image_core_p_src_Hfu' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_src_Hfu.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_p_src_Hfu_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_src_Hfu.v:11]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_p_src_Hfu_shiftReg' (56#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_src_Hfu.v:11]
INFO: [Synth 8-6155] done synthesizing module 'image_core_p_src_Hfu' (57#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_src_Hfu.v:45]
INFO: [Synth 8-6157] synthesizing module 'image_core_src0_dIfE' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src0_dIfE.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_src0_dIfE_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src0_dIfE.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_src0_dIfE_shiftReg' (58#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src0_dIfE.v:11]
INFO: [Synth 8-6155] done synthesizing module 'image_core_src0_dIfE' (59#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src0_dIfE.v:45]
INFO: [Synth 8-6157] synthesizing module 'image_core_src0_dJfO' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src0_dJfO.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_src0_dJfO_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src0_dJfO.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_src0_dJfO_shiftReg' (60#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src0_dJfO.v:11]
INFO: [Synth 8-6155] done synthesizing module 'image_core_src0_dJfO' (61#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src0_dJfO.v:45]
INFO: [Synth 8-6157] synthesizing module 'image_core_src0_dKfY' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src0_dKfY.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_src0_dKfY_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src0_dKfY.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_src0_dKfY_shiftReg' (62#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src0_dKfY.v:11]
INFO: [Synth 8-6155] done synthesizing module 'image_core_src0_dKfY' (63#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src0_dKfY.v:45]
INFO: [Synth 8-6157] synthesizing module 'image_core_src1_dLf8' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src1_dLf8.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DEPTH bound to: 20000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_src1_dLf8' (64#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src1_dLf8.v:11]
INFO: [Synth 8-6157] synthesizing module 'image_core_src1_dMgi' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src1_dMgi.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DEPTH bound to: 20000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_src1_dMgi' (65#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src1_dMgi.v:11]
INFO: [Synth 8-6157] synthesizing module 'image_core_src1_dNgs' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src1_dNgs.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DEPTH bound to: 20000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_src1_dNgs' (66#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src1_dNgs.v:11]
INFO: [Synth 8-6157] synthesizing module 'image_core_gray_dOgC' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_gray_dOgC.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_gray_dOgC_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_gray_dOgC.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_gray_dOgC_shiftReg' (67#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_gray_dOgC.v:11]
INFO: [Synth 8-6155] done synthesizing module 'image_core_gray_dOgC' (68#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_gray_dOgC.v:45]
INFO: [Synth 8-6157] synthesizing module 'image_core_mask_dPgM' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mask_dPgM.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_mask_dPgM_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mask_dPgM.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_mask_dPgM_shiftReg' (69#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mask_dPgM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'image_core_mask_dPgM' (70#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mask_dPgM.v:45]
INFO: [Synth 8-6157] synthesizing module 'image_core_dmask_QgW' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_dmask_QgW.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_dmask_QgW_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_dmask_QgW.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_dmask_QgW_shiftReg' (71#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_dmask_QgW.v:11]
INFO: [Synth 8-6155] done synthesizing module 'image_core_dmask_QgW' (72#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_dmask_QgW.v:45]
INFO: [Synth 8-6157] synthesizing module 'image_core_p_dst_Rg6' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_dst_Rg6.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_p_dst_Rg6_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_dst_Rg6.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_p_dst_Rg6_shiftReg' (73#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_dst_Rg6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'image_core_p_dst_Rg6' (74#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_dst_Rg6.v:45]
INFO: [Synth 8-6157] synthesizing module 'image_core_p_dst_Shg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_dst_Shg.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_p_dst_Shg_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_dst_Shg.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_p_dst_Shg_shiftReg' (75#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_dst_Shg.v:11]
INFO: [Synth 8-6155] done synthesizing module 'image_core_p_dst_Shg' (76#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_dst_Shg.v:45]
INFO: [Synth 8-6157] synthesizing module 'image_core_p_dst_Thq' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_dst_Thq.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_p_dst_Thq_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_dst_Thq.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_p_dst_Thq_shiftReg' (77#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_dst_Thq.v:11]
INFO: [Synth 8-6155] done synthesizing module 'image_core_p_dst_Thq' (78#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_dst_Thq.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColoUhA' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/start_for_CvtColoUhA.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColoUhA_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/start_for_CvtColoUhA.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColoUhA_shiftReg' (79#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/start_for_CvtColoUhA.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColoUhA' (80#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/start_for_CvtColoUhA.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FAST_t_VhK' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/start_for_FAST_t_VhK.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'start_for_FAST_t_VhK_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/start_for_FAST_t_VhK.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FAST_t_VhK_shiftReg' (81#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/start_for_FAST_t_VhK.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FAST_t_VhK' (82#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/start_for_FAST_t_VhK.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Dilate_U0' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/start_for_Dilate_U0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'start_for_Dilate_U0_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/start_for_Dilate_U0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Dilate_U0_shiftReg' (83#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/start_for_Dilate_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Dilate_U0' (84#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/start_for_Dilate_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_PaintMaWhU' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/start_for_PaintMaWhU.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'start_for_PaintMaWhU_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/start_for_PaintMaWhU.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'start_for_PaintMaWhU_shiftReg' (85#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/start_for_PaintMaWhU.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_PaintMaWhU' (86#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/start_for_PaintMaWhU.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIXh4' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/start_for_Mat2AXIXh4.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIXh4_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/start_for_Mat2AXIXh4.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIXh4_shiftReg' (87#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/start_for_Mat2AXIXh4.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIXh4' (88#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/start_for_Mat2AXIXh4.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_DuplicaYie' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/start_for_DuplicaYie.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'start_for_DuplicaYie_shiftReg' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/start_for_DuplicaYie.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'start_for_DuplicaYie_shiftReg' (89#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/start_for_DuplicaYie.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_DuplicaYie' (90#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/start_for_DuplicaYie.v:45]
WARNING: [Synth 8-6014] Unused sequential element AXIvideo2Mat_U0_ap_ready_count_reg was removed.  [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core.v:1205]
WARNING: [Synth 8-6014] Unused sequential element Block_Mat_exit1217_p_U0_ap_ready_count_reg was removed.  [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core.v:1213]
INFO: [Synth 8-6155] done synthesizing module 'image_core' (91#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_image_core_0_0' (92#1) [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ip/design_1_image_core_0_0/synth/design_1_image_core_0_0.v:58]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[11]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[10]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_dout[9]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[11]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_dout[10]
WARNING: [Synth 8-3331] design PaintMask has unconnected port p_src_rows_V_dout[11]
WARNING: [Synth 8-3331] design PaintMask has unconnected port p_src_rows_V_dout[10]
WARNING: [Synth 8-3331] design PaintMask has unconnected port p_src_rows_V_dout[9]
WARNING: [Synth 8-3331] design PaintMask has unconnected port p_src_cols_V_dout[11]
WARNING: [Synth 8-3331] design PaintMask has unconnected port p_src_cols_V_dout[10]
WARNING: [Synth 8-3331] design FAST_t_opr_k_buf_eOg has unconnected port reset
WARNING: [Synth 8-3331] design Dilate has unconnected port p_src_rows_V_dout[11]
WARNING: [Synth 8-3331] design Dilate has unconnected port p_src_rows_V_dout[10]
WARNING: [Synth 8-3331] design Dilate has unconnected port p_src_rows_V_dout[9]
WARNING: [Synth 8-3331] design Dilate has unconnected port p_src_cols_V_dout[11]
WARNING: [Synth 8-3331] design Dilate has unconnected port p_src_cols_V_dout[10]
WARNING: [Synth 8-3331] design reg_int_s has unconnected port ap_rst
WARNING: [Synth 8-3331] design FAST_t_opr_core_bkbM has unconnected port reset
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port p_src_rows_V_dout[11]
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port p_src_rows_V_dout[10]
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port p_src_rows_V_dout[9]
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port p_src_rows_V_dout[8]
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port p_src_cols_V_dout[11]
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port p_src_cols_V_dout[10]
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port p_src_cols_V_dout[9]
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port threhold_dout[31]
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port threhold_dout[30]
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port threhold_dout[29]
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port threhold_dout[28]
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port threhold_dout[27]
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port threhold_dout[26]
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port threhold_dout[25]
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port threhold_dout[24]
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port threhold_dout[23]
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port threhold_dout[22]
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port threhold_dout[21]
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port threhold_dout[20]
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port threhold_dout[19]
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port threhold_dout[18]
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port threhold_dout[17]
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port threhold_dout[16]
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port threhold_dout[15]
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port threhold_dout[14]
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port threhold_dout[13]
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port threhold_dout[12]
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port threhold_dout[11]
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port threhold_dout[10]
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port threhold_dout[9]
WARNING: [Synth 8-3331] design FAST_t_opr has unconnected port threhold_dout[8]
WARNING: [Synth 8-3331] design CvtColor has unconnected port p_src_rows_V_dout[11]
WARNING: [Synth 8-3331] design CvtColor has unconnected port p_src_rows_V_dout[10]
WARNING: [Synth 8-3331] design CvtColor has unconnected port p_src_rows_V_dout[9]
WARNING: [Synth 8-3331] design CvtColor has unconnected port p_src_cols_V_dout[11]
WARNING: [Synth 8-3331] design CvtColor has unconnected port p_src_cols_V_dout[10]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V_dout[11]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V_dout[10]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V_dout[9]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V_dout[11]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V_dout[10]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axis_TKEEP[3]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axis_TKEEP[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axis_TKEEP[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axis_TKEEP[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axis_TSTRB[3]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axis_TSTRB[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axis_TSTRB[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axis_TSTRB[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axis_TID[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axis_TDEST[0]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port rows[31]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port rows[30]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port rows[29]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port rows[28]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port rows[27]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port rows[26]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port rows[25]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port rows[24]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port rows[23]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port rows[22]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port rows[21]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port rows[20]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port rows[19]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port rows[18]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port rows[17]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port rows[16]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port rows[15]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port rows[14]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port rows[13]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port rows[12]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port cols[31]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port cols[30]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port cols[29]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port cols[28]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port cols[27]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port cols[26]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port cols[25]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port cols[24]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port cols[23]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port cols[22]
WARNING: [Synth 8-3331] design Block_Mat_exit1217_p has unconnected port cols[21]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 566.063 ; gain = 216.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 566.063 ; gain = 216.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 566.063 ; gain = 216.840
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ip/design_1_image_core_0_0/constraints/image_core_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ip/design_1_image_core_0_0/constraints/image_core_ooc.xdc] for cell 'inst'
Parsing XDC File [F:/FPGA/project/Vivado/FAST/image_process.runs/design_1_image_core_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/FPGA/project/Vivado/FAST/image_process.runs/design_1_image_core_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1129.238 ; gain = 3.852
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1129.238 ; gain = 780.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1129.238 ; gain = 780.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  F:/FPGA/project/Vivado/FAST/image_process.runs/design_1_image_core_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1129.238 ; gain = 780.016
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'image_core_ctrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'image_core_ctrl_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'rhs_V_reg_5422_reg[7:0]' into 'a0_reg_5417_reg[7:0]' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:2051]
INFO: [Synth 8-4471] merging register 'core_buf_val_1_V_ad_reg_6151_reg[8:0]' into 'core_buf_val_0_V_ad_reg_6145_reg[8:0]' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:1434]
INFO: [Synth 8-4471] merging register 'k_buf_val_1_V_addr_reg_5516_reg[8:0]' into 'k_buf_val_0_V_addr_reg_5510_reg[8:0]' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:1338]
INFO: [Synth 8-4471] merging register 'k_buf_val_2_V_addr_reg_5522_reg[8:0]' into 'k_buf_val_0_V_addr_reg_5510_reg[8:0]' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:1354]
INFO: [Synth 8-4471] merging register 'k_buf_val_3_V_addr_reg_5528_reg[8:0]' into 'k_buf_val_0_V_addr_reg_5510_reg[8:0]' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:1370]
INFO: [Synth 8-4471] merging register 'k_buf_val_4_V_addr_reg_5534_reg[8:0]' into 'k_buf_val_0_V_addr_reg_5510_reg[8:0]' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:1386]
INFO: [Synth 8-4471] merging register 'k_buf_val_5_V_addr_reg_5540_reg[8:0]' into 'k_buf_val_0_V_addr_reg_5510_reg[8:0]' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:1402]
WARNING: [Synth 8-6014] Unused sequential element core_buf_val_1_V_ad_reg_6151_reg was removed.  [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:1434]
WARNING: [Synth 8-6014] Unused sequential element k_buf_val_1_V_addr_reg_5516_reg was removed.  [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:1338]
WARNING: [Synth 8-6014] Unused sequential element k_buf_val_2_V_addr_reg_5522_reg was removed.  [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:1354]
WARNING: [Synth 8-6014] Unused sequential element k_buf_val_3_V_addr_reg_5528_reg was removed.  [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:1370]
WARNING: [Synth 8-6014] Unused sequential element k_buf_val_4_V_addr_reg_5534_reg was removed.  [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:1386]
WARNING: [Synth 8-6014] Unused sequential element k_buf_val_5_V_addr_reg_5540_reg was removed.  [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/FAST_t_opr.v:1402]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_66_12_i_i_fu_2330_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_66_11_i_i_fu_2276_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_66_10_i_i_fu_2214_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_66_8_i_i_fu_2165_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_66_i_i_84_fu_2105_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_66_7_i_i_fu_1852_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_66_6_i_i_fu_1760_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_66_5_i_i_fu_1742_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_66_4_i_i_fu_1724_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_66_3_i_i_fu_1706_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_66_2_i_i_fu_1688_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_66_1_i_i_fu_1670_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_66_i_i_fu_1652_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_66_9_i_i_fu_1922_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_fu_644_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_703_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'k_buf_0_val_4_addr_reg_1070_reg[8:0]' into 'k_buf_0_val_3_addr_reg_1057_reg[8:0]' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/Dilate.v:291]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_1076_reg[8:0]' into 'k_buf_0_val_3_addr_reg_1057_reg[8:0]' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/Dilate.v:307]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_4_addr_reg_1070_reg was removed.  [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/Dilate.v:291]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_5_addr_reg_1076_reg was removed.  [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/Dilate.v:307]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_assign_2_reg_955_reg' and it is trimmed from '8' to '2' bits. [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/Dilate.v:542]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_201_2_i_fu_354_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_201_i_fu_348_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'p_assign_2_reg_955_reg[1:0]' into 'tmp_3_reg_971_reg[1:0]' [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/Dilate.v:542]
WARNING: [Synth 8-6014] Unused sequential element p_assign_2_reg_955_reg was removed.  [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/Dilate.v:542]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_i_76_fu_195_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_dst_sc4.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_p_dst_tde.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src1_rwdI.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src1_cxdS.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mask_ryd2.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mask_czec.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_gray_rAem.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_gray_cBew.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_threhoCeG.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src1_dLf8.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src1_dMgi.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_src1_dNgs.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/start_for_FAST_t_VhK.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/start_for_Dilate_U0.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/start_for_PaintMaWhU.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/start_for_Mat2AXIXh4.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  WRIDLE |                              001 |                               00
                  WRDATA |                              010 |                               01
                  WRRESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'image_core_ctrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  RDIDLE |                                0 |                               00
                  RDDATA |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'image_core_ctrl_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1129.238 ; gain = 780.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 13    
	   3 Input      9 Bit       Adders := 16    
	   2 Input      8 Bit       Adders := 13    
	   2 Input      5 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 19    
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 19    
	   3 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 23    
+---Registers : 
	               32 Bit    Registers := 93    
	               29 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	               12 Bit    Registers := 8     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 158   
	                8 Bit    Registers := 135   
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 20    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 37    
	                1 Bit    Registers := 295   
+---RAMs : 
	             156K Bit         RAMs := 3     
	               2K Bit         RAMs := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 81    
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 12    
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 37    
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 66    
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 12    
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 23    
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 41    
	   4 Input      2 Bit        Muxes := 11    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 245   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module image_core_ctrl_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Block_Mat_exit1217_p 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module AXIvideo2Mat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 28    
Module Duplicate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module CvtColor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module FAST_t_opr_k_buf_eOg_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module FAST_t_opr_core_bkbM_ram 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module reg_int_s 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FAST_t_opr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
	   3 Input      9 Bit       Adders := 16    
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               32 Bit    Registers := 33    
	               24 Bit    Registers := 1     
	               11 Bit    Registers := 6     
	                9 Bit    Registers := 141   
	                8 Bit    Registers := 56    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 123   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 64    
	   2 Input      9 Bit        Muxes := 35    
	   2 Input      8 Bit        Muxes := 17    
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 10    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 17    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
Module image_core_mux_32pcA 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Dilate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 3     
	   3 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 18    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 19    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
Module PaintMask 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Mat2AXIvideo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 13    
Module image_core_p_src_qcK_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module image_core_p_src_qcK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module image_core_p_src_rcU_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module image_core_p_src_rcU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module image_core_p_dst_sc4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module image_core_p_dst_tde 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module image_core_src0_rudo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module image_core_src0_cvdy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module image_core_src1_rwdI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module image_core_src1_cxdS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module image_core_mask_ryd2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module image_core_mask_czec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module image_core_gray_rAem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module image_core_gray_cBew 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module image_core_threhoCeG 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module image_core_p_src_DeQ_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module image_core_p_src_DeQ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module image_core_p_src_Ee0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module image_core_p_src_Ee0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module image_core_p_src_Ffa_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module image_core_p_src_Ffa 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module image_core_p_src_Gfk_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module image_core_p_src_Gfk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module image_core_p_src_Hfu_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module image_core_p_src_Hfu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module image_core_src0_dIfE_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module image_core_src0_dIfE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module image_core_src0_dJfO_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module image_core_src0_dJfO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module image_core_src0_dKfY_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module image_core_src0_dKfY 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module image_core_src1_dLf8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	             156K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module image_core_src1_dMgi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	             156K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module image_core_src1_dNgs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	             156K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module image_core_gray_dOgC_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module image_core_gray_dOgC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module image_core_mask_dPgM_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module image_core_mask_dPgM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module image_core_dmask_QgW_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module image_core_dmask_QgW 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module image_core_p_dst_Rg6_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module image_core_p_dst_Rg6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module image_core_p_dst_Shg_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module image_core_p_dst_Shg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module image_core_p_dst_Thq_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module image_core_p_dst_Thq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_CvtColoUhA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_FAST_t_VhK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Dilate_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_PaintMaWhU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Mat2AXIXh4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_DuplicaYie 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module image_core 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element tmp_93_reg_322_reg was removed.  [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/CvtColor.v:348]
WARNING: [Synth 8-6014] Unused sequential element ap_pipeline_reg_pp0_iter2_tmp_93_reg_322_reg was removed.  [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/CvtColor.v:315]
WARNING: [Synth 8-6014] Unused sequential element tmp_92_reg_317_reg was removed.  [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/CvtColor.v:347]
WARNING: [Synth 8-6014] Unused sequential element tmp_94_reg_327_reg was removed.  [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/CvtColor.v:349]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mac_mubkb.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mac_mudEe.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/FAST/image_process.srcs/sources_1/bd/design_1/ipshared/1aec/hdl/verilog/image_core_mac_mudEe.v:26]
DSP Report: Generating DSP image_core_mac_mubkb_U42/image_core_mac_mubkb_DSP48_0_U/m, operation Mode is: (A:0x74bc6)*B2.
DSP Report: register B is absorbed into DSP image_core_mac_mubkb_U42/image_core_mac_mubkb_DSP48_0_U/m.
DSP Report: operator image_core_mac_mubkb_U42/image_core_mac_mubkb_DSP48_0_U/m is absorbed into DSP image_core_mac_mubkb_U42/image_core_mac_mubkb_DSP48_0_U/m.
DSP Report: Generating DSP p_Val2_1_reg_332_reg, operation Mode is: (PCIN+(A:0x1322d0)*B2)'.
DSP Report: register tmp_94_reg_327_reg is absorbed into DSP p_Val2_1_reg_332_reg.
DSP Report: register p_Val2_1_reg_332_reg is absorbed into DSP p_Val2_1_reg_332_reg.
DSP Report: operator image_core_mac_mubkb_U42/image_core_mac_mubkb_DSP48_0_U/p is absorbed into DSP p_Val2_1_reg_332_reg.
DSP Report: operator image_core_mul_mucud_U43/image_core_mul_mucud_DSP48_1_U/p is absorbed into DSP p_Val2_1_reg_332_reg.
DSP Report: Generating DSP image_core_mac_mudEe_U44/image_core_mac_mudEe_DSP48_2_U/p, operation Mode is: C+(A:0x259168)*B''.
DSP Report: register B is absorbed into DSP image_core_mac_mudEe_U44/image_core_mac_mudEe_DSP48_2_U/p.
DSP Report: register B is absorbed into DSP image_core_mac_mudEe_U44/image_core_mac_mudEe_DSP48_2_U/p.
DSP Report: operator image_core_mac_mudEe_U44/image_core_mac_mudEe_DSP48_2_U/p is absorbed into DSP image_core_mac_mudEe_U44/image_core_mac_mudEe_DSP48_2_U/p.
DSP Report: operator image_core_mac_mudEe_U44/image_core_mac_mudEe_DSP48_2_U/m is absorbed into DSP image_core_mac_mudEe_U44/image_core_mac_mudEe_DSP48_2_U/p.
INFO: [Synth 8-5546] ROM "icmp1_fu_703_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_201_i_fu_348_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_201_2_i_fu_354_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_76_fu_195_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter1_core_1_i_i_reg_541_reg[0]' (FDRE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter1_core_1_i_i_reg_541_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter1_core_1_i_i_reg_541_reg[1]' (FDRE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter1_core_1_i_i_reg_541_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter1_core_1_i_i_reg_541_reg[2]' (FDRE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter1_core_1_i_i_reg_541_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter1_core_1_i_i_reg_541_reg[3]' (FDRE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter1_core_1_i_i_reg_541_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter1_core_1_i_i_reg_541_reg[4]' (FDRE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter1_core_1_i_i_reg_541_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter1_core_1_i_i_reg_541_reg[5]' (FDRE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter1_core_1_i_i_reg_541_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter1_core_1_i_i_reg_541_reg[6]' (FDRE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter1_core_1_i_i_reg_541_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter1_core_1_i_i_reg_541_reg[7]' (FDRE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter1_core_1_i_i_reg_541_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\ap_phi_precharge_reg_pp0_iter1_core_1_i_i_reg_541_reg[8] )
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter2_core_1_i_i_reg_541_reg[0]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter2_core_1_i_i_reg_541_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter2_core_1_i_i_reg_541_reg[1]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter2_core_1_i_i_reg_541_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter2_core_1_i_i_reg_541_reg[2]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter2_core_1_i_i_reg_541_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter2_core_1_i_i_reg_541_reg[3]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter2_core_1_i_i_reg_541_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter2_core_1_i_i_reg_541_reg[4]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter2_core_1_i_i_reg_541_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter2_core_1_i_i_reg_541_reg[5]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter2_core_1_i_i_reg_541_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter2_core_1_i_i_reg_541_reg[6]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter2_core_1_i_i_reg_541_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter2_core_1_i_i_reg_541_reg[7]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter2_core_1_i_i_reg_541_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter3_core_1_i_i_reg_541_reg[0]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter3_core_1_i_i_reg_541_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter3_core_1_i_i_reg_541_reg[1]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter3_core_1_i_i_reg_541_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter3_core_1_i_i_reg_541_reg[2]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter3_core_1_i_i_reg_541_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter3_core_1_i_i_reg_541_reg[3]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter3_core_1_i_i_reg_541_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter3_core_1_i_i_reg_541_reg[4]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter3_core_1_i_i_reg_541_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter3_core_1_i_i_reg_541_reg[5]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter3_core_1_i_i_reg_541_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter3_core_1_i_i_reg_541_reg[6]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter3_core_1_i_i_reg_541_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter3_core_1_i_i_reg_541_reg[7]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter3_core_1_i_i_reg_541_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\rhs_V_reg_5422_reg[8] )
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter4_core_1_i_i_reg_541_reg[0]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter4_core_1_i_i_reg_541_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter4_core_1_i_i_reg_541_reg[1]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter4_core_1_i_i_reg_541_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter4_core_1_i_i_reg_541_reg[2]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter4_core_1_i_i_reg_541_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter4_core_1_i_i_reg_541_reg[3]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter4_core_1_i_i_reg_541_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter4_core_1_i_i_reg_541_reg[4]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter4_core_1_i_i_reg_541_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter4_core_1_i_i_reg_541_reg[5]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter4_core_1_i_i_reg_541_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter4_core_1_i_i_reg_541_reg[6]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter4_core_1_i_i_reg_541_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter4_core_1_i_i_reg_541_reg[7]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter4_core_1_i_i_reg_541_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter5_core_1_i_i_reg_541_reg[0]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter5_core_1_i_i_reg_541_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter5_core_1_i_i_reg_541_reg[1]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter5_core_1_i_i_reg_541_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter5_core_1_i_i_reg_541_reg[2]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter5_core_1_i_i_reg_541_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter5_core_1_i_i_reg_541_reg[3]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter5_core_1_i_i_reg_541_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter5_core_1_i_i_reg_541_reg[4]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter5_core_1_i_i_reg_541_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter5_core_1_i_i_reg_541_reg[5]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter5_core_1_i_i_reg_541_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter5_core_1_i_i_reg_541_reg[6]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter5_core_1_i_i_reg_541_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter5_core_1_i_i_reg_541_reg[7]' (FDE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter5_core_1_i_i_reg_541_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter6_core_1_i_i_reg_541_reg[0]' (FDRE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter6_core_1_i_i_reg_541_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter6_core_1_i_i_reg_541_reg[1]' (FDRE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter6_core_1_i_i_reg_541_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter6_core_1_i_i_reg_541_reg[2]' (FDRE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter6_core_1_i_i_reg_541_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter6_core_1_i_i_reg_541_reg[3]' (FDRE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter6_core_1_i_i_reg_541_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter6_core_1_i_i_reg_541_reg[4]' (FDRE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter6_core_1_i_i_reg_541_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter6_core_1_i_i_reg_541_reg[5]' (FDRE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter6_core_1_i_i_reg_541_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter6_core_1_i_i_reg_541_reg[6]' (FDRE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter6_core_1_i_i_reg_541_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter6_core_1_i_i_reg_541_reg[7]' (FDRE) to 'inst/FAST_t_opr_U0/ap_phi_precharge_reg_pp0_iter6_core_1_i_i_reg_541_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[8]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[9]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[10]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[11]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[12]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[13]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[14]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[15]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[16]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[17]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[18]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[19]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[20]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[21]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[22]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[23]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[24]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[25]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[26]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[27]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[28]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[29]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[30]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3167/ap_return_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[8]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[9]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[10]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[11]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[12]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[13]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[14]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[15]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[16]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[17]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[18]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[19]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[20]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[21]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[22]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[23]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[24]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[25]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[26]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[27]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[28]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[29]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[30]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3207/ap_return_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3087/ap_return_reg[8]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3087/ap_return_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3087/ap_return_reg[9]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3087/ap_return_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3087/ap_return_reg[10]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3087/ap_return_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3087/ap_return_reg[11]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3087/ap_return_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3087/ap_return_reg[12]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3087/ap_return_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3087/ap_return_reg[13]' (FDE) to 'inst/FAST_t_opr_U0/grp_reg_int_s_fu_3087/ap_return_reg[14]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\a0_reg_5417_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\a0_reg_5417_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\a0_reg_5417_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\a0_reg_5417_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\a0_reg_5417_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\a0_reg_5417_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\a0_reg_5417_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\a0_reg_5417_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\a0_reg_5417_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\a0_reg_5417_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\a0_reg_5417_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\a0_reg_5417_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\a0_reg_5417_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\a0_reg_5417_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\a0_reg_5417_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\a0_reg_5417_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\a0_reg_5417_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\a0_reg_5417_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\a0_reg_5417_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\a0_reg_5417_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\a0_reg_5417_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\a0_reg_5417_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\a0_reg_5417_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\a0_reg_5417_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Duplicate_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Dilate_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/PaintMask_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXIvideo2Mat_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Mat2AXIvideo_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Block_Mat_exit1217_p_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Block_Mat_exit1217_p_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Mat2AXIvideo_U0/\AXI_video_strm_V_data_V_1_payload_B_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Mat2AXIvideo_U0/\AXI_video_strm_V_data_V_1_payload_A_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\ap_phi_precharge_reg_pp0_iter2_core_1_i_i_reg_541_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\ap_phi_precharge_reg_pp0_iter3_core_1_i_i_reg_541_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\ap_phi_precharge_reg_pp0_iter4_core_1_i_i_reg_541_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\ap_phi_precharge_reg_pp0_iter5_core_1_i_i_reg_541_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\ap_phi_precharge_reg_pp0_iter7_core_1_i_i_reg_541_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\ap_phi_precharge_reg_pp0_iter8_core_1_i_i_reg_541_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\ap_phi_precharge_reg_pp0_iter9_core_1_i_i_reg_541_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\ap_phi_precharge_reg_pp0_iter10_core_1_i_i_reg_541_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/FAST_t_opr_U0/\ap_phi_precharge_reg_pp0_iter11_core_1_i_i_reg_541_reg[8] )
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (AXI_video_strm_V_data_V_0_payload_A_reg[31]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (AXI_video_strm_V_data_V_0_payload_A_reg[30]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (AXI_video_strm_V_data_V_0_payload_A_reg[29]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (AXI_video_strm_V_data_V_0_payload_A_reg[28]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (AXI_video_strm_V_data_V_0_payload_A_reg[27]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (AXI_video_strm_V_data_V_0_payload_A_reg[26]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (AXI_video_strm_V_data_V_0_payload_A_reg[25]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (AXI_video_strm_V_data_V_0_payload_A_reg[24]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (AXI_video_strm_V_data_V_0_payload_B_reg[31]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (AXI_video_strm_V_data_V_0_payload_B_reg[30]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (AXI_video_strm_V_data_V_0_payload_B_reg[29]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (AXI_video_strm_V_data_V_0_payload_B_reg[28]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (AXI_video_strm_V_data_V_0_payload_B_reg[27]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (AXI_video_strm_V_data_V_0_payload_B_reg[26]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (AXI_video_strm_V_data_V_0_payload_B_reg[25]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (AXI_video_strm_V_data_V_0_payload_B_reg[24]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (axi_data_V_3_i_reg_299_reg[31]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (axi_data_V_3_i_reg_299_reg[30]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (axi_data_V_3_i_reg_299_reg[29]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (axi_data_V_3_i_reg_299_reg[28]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (axi_data_V_3_i_reg_299_reg[27]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (axi_data_V_3_i_reg_299_reg[26]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (axi_data_V_3_i_reg_299_reg[25]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (axi_data_V_3_i_reg_299_reg[24]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (tmp_data_V_reg_419_reg[31]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (tmp_data_V_reg_419_reg[30]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (tmp_data_V_reg_419_reg[29]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (tmp_data_V_reg_419_reg[28]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (tmp_data_V_reg_419_reg[27]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (tmp_data_V_reg_419_reg[26]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (tmp_data_V_reg_419_reg[25]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (tmp_data_V_reg_419_reg[24]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (axi_data_V1_i_reg_185_reg[31]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (axi_data_V1_i_reg_185_reg[30]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (axi_data_V1_i_reg_185_reg[29]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (axi_data_V1_i_reg_185_reg[28]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (axi_data_V1_i_reg_185_reg[27]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (axi_data_V1_i_reg_185_reg[26]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (axi_data_V1_i_reg_185_reg[25]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (axi_data_V1_i_reg_185_reg[24]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (axi_data_V_1_i_reg_240_reg[31]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (axi_data_V_1_i_reg_240_reg[30]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (axi_data_V_1_i_reg_240_reg[29]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (axi_data_V_1_i_reg_240_reg[28]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (axi_data_V_1_i_reg_240_reg[27]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (axi_data_V_1_i_reg_240_reg[26]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (axi_data_V_1_i_reg_240_reg[25]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (axi_data_V_1_i_reg_240_reg[24]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Duplicate.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module CvtColor.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module FAST_t_opr.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp0_iter1_core_1_i_i_reg_541_reg[8]) is unused and will be removed from module FAST_t_opr.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp0_iter2_core_1_i_i_reg_541_reg[8]) is unused and will be removed from module FAST_t_opr.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp0_iter3_core_1_i_i_reg_541_reg[8]) is unused and will be removed from module FAST_t_opr.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp0_iter4_core_1_i_i_reg_541_reg[8]) is unused and will be removed from module FAST_t_opr.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp0_iter5_core_1_i_i_reg_541_reg[8]) is unused and will be removed from module FAST_t_opr.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp0_iter6_core_1_i_i_reg_541_reg[8]) is unused and will be removed from module FAST_t_opr.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp0_iter7_core_1_i_i_reg_541_reg[8]) is unused and will be removed from module FAST_t_opr.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp0_iter8_core_1_i_i_reg_541_reg[8]) is unused and will be removed from module FAST_t_opr.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp0_iter9_core_1_i_i_reg_541_reg[8]) is unused and will be removed from module FAST_t_opr.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp0_iter10_core_1_i_i_reg_541_reg[8]) is unused and will be removed from module FAST_t_opr.
WARNING: [Synth 8-3332] Sequential element (ap_phi_precharge_reg_pp0_iter11_core_1_i_i_reg_541_reg[8]) is unused and will be removed from module FAST_t_opr.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Dilate.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module PaintMask.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Mat2AXIvideo.
WARNING: [Synth 8-3332] Sequential element (AXI_video_strm_V_data_V_1_payload_A_reg[31]) is unused and will be removed from module Mat2AXIvideo.
WARNING: [Synth 8-3332] Sequential element (AXI_video_strm_V_data_V_1_payload_B_reg[31]) is unused and will be removed from module Mat2AXIvideo.
WARNING: [Synth 8-3332] Sequential element (U_image_core_p_src_qcK_ram/SRL_SIG_reg[0][11]) is unused and will be removed from module image_core_p_src_qcK.
WARNING: [Synth 8-3332] Sequential element (U_image_core_p_src_qcK_ram/SRL_SIG_reg[0][10]) is unused and will be removed from module image_core_p_src_qcK.
WARNING: [Synth 8-3332] Sequential element (U_image_core_p_src_qcK_ram/SRL_SIG_reg[0][9]) is unused and will be removed from module image_core_p_src_qcK.
WARNING: [Synth 8-3332] Sequential element (U_image_core_p_src_qcK_ram/SRL_SIG_reg[1][11]) is unused and will be removed from module image_core_p_src_qcK.
WARNING: [Synth 8-3332] Sequential element (U_image_core_p_src_qcK_ram/SRL_SIG_reg[1][10]) is unused and will be removed from module image_core_p_src_qcK.
WARNING: [Synth 8-3332] Sequential element (U_image_core_p_src_qcK_ram/SRL_SIG_reg[1][9]) is unused and will be removed from module image_core_p_src_qcK.
WARNING: [Synth 8-3332] Sequential element (U_image_core_p_src_rcU_ram/SRL_SIG_reg[0][11]) is unused and will be removed from module image_core_p_src_rcU.
WARNING: [Synth 8-3332] Sequential element (U_image_core_p_src_rcU_ram/SRL_SIG_reg[0][10]) is unused and will be removed from module image_core_p_src_rcU.
WARNING: [Synth 8-3332] Sequential element (U_image_core_p_src_rcU_ram/SRL_SIG_reg[1][11]) is unused and will be removed from module image_core_p_src_rcU.
WARNING: [Synth 8-3332] Sequential element (U_image_core_p_src_rcU_ram/SRL_SIG_reg[1][10]) is unused and will be removed from module image_core_p_src_rcU.
WARNING: [Synth 8-3332] Sequential element (U_image_core_p_src_Gfk_ram/SRL_SIG_reg[0][11]) is unused and will be removed from module image_core_p_src_Gfk.
WARNING: [Synth 8-3332] Sequential element (U_image_core_p_src_Gfk_ram/SRL_SIG_reg[0][10]) is unused and will be removed from module image_core_p_src_Gfk.
WARNING: [Synth 8-3332] Sequential element (U_image_core_p_src_Gfk_ram/SRL_SIG_reg[0][9]) is unused and will be removed from module image_core_p_src_Gfk.
WARNING: [Synth 8-3332] Sequential element (U_image_core_p_src_Gfk_ram/SRL_SIG_reg[1][11]) is unused and will be removed from module image_core_p_src_Gfk.
WARNING: [Synth 8-3332] Sequential element (U_image_core_p_src_Gfk_ram/SRL_SIG_reg[1][10]) is unused and will be removed from module image_core_p_src_Gfk.
WARNING: [Synth 8-3332] Sequential element (U_image_core_p_src_Gfk_ram/SRL_SIG_reg[1][9]) is unused and will be removed from module image_core_p_src_Gfk.
WARNING: [Synth 8-3332] Sequential element (U_image_core_p_src_Hfu_ram/SRL_SIG_reg[0][11]) is unused and will be removed from module image_core_p_src_Hfu.
WARNING: [Synth 8-3332] Sequential element (U_image_core_p_src_Hfu_ram/SRL_SIG_reg[0][10]) is unused and will be removed from module image_core_p_src_Hfu.
WARNING: [Synth 8-3332] Sequential element (U_image_core_p_src_Hfu_ram/SRL_SIG_reg[1][11]) is unused and will be removed from module image_core_p_src_Hfu.
WARNING: [Synth 8-3332] Sequential element (U_image_core_p_src_Hfu_ram/SRL_SIG_reg[1][10]) is unused and will be removed from module image_core_p_src_Hfu.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit1217_p_U0/ap_done_reg_reg) is unused and will be removed from module image_core.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit1217_p_U0/ap_CS_fsm_reg[0]) is unused and will be removed from module image_core.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 1129.238 ; gain = 780.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_core_bkbM_ram: | ram_reg    | 512 x 9(READ_FIRST)    | W |   | 512 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_core_bkbM_ram: | ram_reg    | 512 x 9(READ_FIRST)    | W |   | 512 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|image_core_src1_dLf8:     | mem_reg    | 32 K x 8(READ_FIRST)   | W |   | 32 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|image_core_src1_dMgi:     | mem_reg    | 32 K x 8(READ_FIRST)   | W |   | 32 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|image_core_src1_dNgs:     | mem_reg    | 32 K x 8(READ_FIRST)   | W |   | 32 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|CvtColor    | (A:0x74bc6)*B2          | 20     | 9      | -      | -      | 29     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|CvtColor    | (PCIN+(A:0x1322d0)*B2)' | 21     | 8      | -      | -      | 29     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|CvtColor    | C+(A:0x259168)*B''      | 23     | 9      | 30     | -      | 30     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
+------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/FAST_t_opr_U0/i_1/k_buf_val_1_V_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FAST_t_opr_U0/i_2/k_buf_val_2_V_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FAST_t_opr_U0/i_3/k_buf_val_3_V_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FAST_t_opr_U0/i_4/k_buf_val_4_V_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FAST_t_opr_U0/i_5/k_buf_val_5_V_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FAST_t_opr_U0/i_7/core_buf_val_0_V_U/FAST_t_opr_core_bkbM_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FAST_t_opr_U0/i_8/core_buf_val_1_V_U/FAST_t_opr_core_bkbM_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Dilate_U0/i_0/k_buf_0_val_3_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Dilate_U0/i_1/k_buf_0_val_4_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Dilate_U0/i_3/k_buf_0_val_5_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_0_s_U/i_7/mem_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_0_s_U/i_7/mem_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_0_s_U/i_7/mem_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_0_s_U/i_7/mem_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_0_s_U/i_7/mem_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_0_s_U/i_7/mem_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_0_s_U/i_7/mem_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_0_s_U/i_7/mem_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_1_s_U/i_7/mem_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_1_s_U/i_7/mem_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_1_s_U/i_7/mem_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_1_s_U/i_7/mem_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_1_s_U/i_7/mem_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_1_s_U/i_7/mem_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_1_s_U/i_7/mem_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_1_s_U/i_7/mem_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_2_s_U/i_7/mem_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_2_s_U/i_7/mem_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_2_s_U/i_7/mem_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_2_s_U/i_7/mem_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_2_s_U/i_7/mem_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_2_s_U/i_7/mem_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_2_s_U/i_7/mem_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_2_s_U/i_7/mem_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 1147.020 ; gain = 797.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 1261.121 ; gain = 911.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_core_bkbM_ram: | ram_reg    | 512 x 9(READ_FIRST)    | W |   | 512 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_core_bkbM_ram: | ram_reg    | 512 x 9(READ_FIRST)    | W |   | 512 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FAST_t_opr_k_buf_eOg_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|image_core_src1_dLf8:     | mem_reg    | 32 K x 8(READ_FIRST)   | W |   | 32 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|image_core_src1_dMgi:     | mem_reg    | 32 K x 8(READ_FIRST)   | W |   | 32 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|image_core_src1_dNgs:     | mem_reg    | 32 K x 8(READ_FIRST)   | W |   | 32 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/FAST_t_opr_U0/k_buf_val_1_V_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FAST_t_opr_U0/k_buf_val_2_V_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FAST_t_opr_U0/k_buf_val_3_V_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FAST_t_opr_U0/k_buf_val_4_V_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FAST_t_opr_U0/k_buf_val_5_V_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FAST_t_opr_U0/core_buf_val_0_V_U/FAST_t_opr_core_bkbM_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FAST_t_opr_U0/core_buf_val_1_V_U/FAST_t_opr_core_bkbM_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Dilate_U0/k_buf_0_val_3_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Dilate_U0/k_buf_0_val_4_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Dilate_U0/k_buf_0_val_5_U/FAST_t_opr_k_buf_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_0_s_U/mem_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_0_s_U/mem_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_0_s_U/mem_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_0_s_U/mem_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_0_s_U/mem_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_0_s_U/mem_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_0_s_U/mem_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_0_s_U/mem_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_1_s_U/mem_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_1_s_U/mem_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_1_s_U/mem_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_1_s_U/mem_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_1_s_U/mem_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_1_s_U/mem_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_1_s_U/mem_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_1_s_U/mem_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_2_s_U/mem_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_2_s_U/mem_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_2_s_U/mem_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_2_s_U/mem_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_2_s_U/mem_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_2_s_U/mem_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_2_s_U/mem_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/src1_data_stream_2_s_U/mem_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:19 . Memory (MB): peak = 1277.793 ; gain = 928.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop Duplicate_U0/tmp_63_reg_221_reg[9] is being inverted and renamed to Duplicate_U0/tmp_63_reg_221_reg[9]_inv.
INFO: [Synth 8-5365] Flop Mat2AXIvideo_U0/r_V_reg_276_reg[9] is being inverted and renamed to Mat2AXIvideo_U0/r_V_reg_276_reg[9]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:20 . Memory (MB): peak = 1277.793 ; gain = 928.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:20 . Memory (MB): peak = 1277.793 ; gain = 928.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 1277.793 ; gain = 928.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 1277.793 ; gain = 928.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 1277.793 ; gain = 928.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 1277.793 ; gain = 928.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|image_core  | FAST_t_opr_U0/ap_pipeline_reg_pp0_iter11_or_cond4_i_i_reg_5550_reg[0] | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|image_core  | FAST_t_opr_U0/win_val_3_V_2_fu_248_reg[7]                             | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|image_core  | FAST_t_opr_U0/win_val_1_V_1_fu_184_reg[7]                             | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|image_core  | FAST_t_opr_U0/win_val_2_V_0_fu_208_reg[7]                             | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|image_core  | FAST_t_opr_U0/win_val_3_V_0_fu_236_reg[7]                             | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|image_core  | FAST_t_opr_U0/win_val_4_V_0_fu_264_reg[7]                             | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|image_core  | FAST_t_opr_U0/win_val_5_V_1_fu_292_reg[7]                             | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|image_core  | FAST_t_opr_U0/win_val_6_V_3_fu_324_reg[7]                             | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|image_core  | FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_or_cond_i_i_reg_5505_reg[0]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|image_core  | FAST_t_opr_U0/ap_pipeline_reg_pp0_iter10_r_V_8_i_i_reg_5713_reg[8]    | 7      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|image_core  | FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_r_V_6_6_i_i_reg_5702_reg[8]   | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|image_core  | FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_r_V_5_i_i_reg_5673_reg[8]     | 6      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|image_core  | FAST_t_opr_U0/ap_pipeline_reg_pp0_iter9_r_V_6_4_i_i_reg_5653_reg[8]   | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|image_core  | FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_3_i_i_reg_5619_reg[8]     | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|image_core  | FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_2_i_i_reg_5604_reg[8]   | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|image_core  | FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_1_i_i_reg_5577_reg[8]     | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|image_core  | FAST_t_opr_U0/ap_pipeline_reg_pp0_iter8_r_V_6_i_i_reg_5563_reg[8]     | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|image_core  | FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_7_i_i_reg_5722_reg[8]   | 3      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|image_core  | FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_i_i_83_reg_5693_reg[8]    | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|image_core  | FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_6_5_i_i_reg_5682_reg[8]   | 3      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|image_core  | FAST_t_opr_U0/ap_pipeline_reg_pp0_iter7_r_V_4_i_i_reg_5644_reg[8]     | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|image_core  | FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_2_i_i_reg_5595_reg[8]     | 3      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|image_core  | FAST_t_opr_U0/ap_pipeline_reg_pp0_iter6_r_V_6_1_i_i_reg_5586_reg[8]   | 3      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|image_core  | FAST_t_opr_U0/ap_pipeline_reg_pp0_iter10_p_4_i_i_reg_529_reg[8]       | 9      | 9     | NO           | NO                 | YES               | 9      | 0       | 
+------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[7] | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[7] | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[3] | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[3] | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[6] | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[6] | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[5] | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__7     | SRL_SIG_reg[5] | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__8     | SRL_SIG_reg[4] | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__9     | SRL_SIG_reg[4] | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__10    | SRL_SIG_reg[4] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__11    | SRL_SIG_reg[3] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__12    | SRL_SIG_reg[4] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__13    | SRL_SIG_reg[5] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__14    | SRL_SIG_reg[6] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__15    | SRL_SIG_reg[7] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__16    | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   626|
|2     |DSP48E1    |     1|
|3     |DSP48E1_1  |     1|
|4     |DSP48E1_2  |     1|
|5     |LUT1       |    96|
|6     |LUT2       |  2083|
|7     |LUT3       |  1227|
|8     |LUT4       |  1822|
|9     |LUT5       |   649|
|10    |LUT6       |   687|
|11    |MUXF7      |     3|
|12    |RAMB18E1   |    10|
|13    |RAMB18E1_1 |     1|
|14    |RAMB36E1   |    24|
|15    |SRL16E     |   294|
|16    |FDRE       |  3181|
|17    |FDSE       |   122|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------+------------------------------+------+
|      |Instance                               |Module                        |Cells |
+------+---------------------------------------+------------------------------+------+
|1     |top                                    |                              | 10828|
|2     |  inst                                 |image_core                    | 10828|
|3     |    AXIvideo2Mat_U0                    |AXIvideo2Mat                  |   446|
|4     |    Block_Mat_exit1217_p_U0            |Block_Mat_exit1217_p          |     2|
|5     |    CvtColor_U0                        |CvtColor                      |   139|
|6     |      image_core_mac_mubkb_U42         |image_core_mac_mubkb          |     1|
|7     |        image_core_mac_mubkb_DSP48_0_U |image_core_mac_mubkb_DSP48_0  |     1|
|8     |      image_core_mac_mudEe_U44         |image_core_mac_mudEe          |    14|
|9     |        image_core_mac_mudEe_DSP48_2_U |image_core_mac_mudEe_DSP48_2  |    14|
|10    |    Dilate_U0                          |Dilate                        |   576|
|11    |      k_buf_0_val_3_U                  |FAST_t_opr_k_buf_eOg_59       |    18|
|12    |        FAST_t_opr_k_buf_eOg_ram_U     |FAST_t_opr_k_buf_eOg_ram_64   |    18|
|13    |      k_buf_0_val_4_U                  |FAST_t_opr_k_buf_eOg_60       |    17|
|14    |        FAST_t_opr_k_buf_eOg_ram_U     |FAST_t_opr_k_buf_eOg_ram_63   |    17|
|15    |      k_buf_0_val_5_U                  |FAST_t_opr_k_buf_eOg_61       |    64|
|16    |        FAST_t_opr_k_buf_eOg_ram_U     |FAST_t_opr_k_buf_eOg_ram_62   |    64|
|17    |    Duplicate_U0                       |Duplicate                     |    95|
|18    |    FAST_t_opr_U0                      |FAST_t_opr                    |  7306|
|19    |      core_buf_val_0_V_U               |FAST_t_opr_core_bkbM          |    16|
|20    |        FAST_t_opr_core_bkbM_ram_U     |FAST_t_opr_core_bkbM_ram_58   |    16|
|21    |      core_buf_val_1_V_U               |FAST_t_opr_core_bkbM_0        |    28|
|22    |        FAST_t_opr_core_bkbM_ram_U     |FAST_t_opr_core_bkbM_ram      |    28|
|23    |      grp_reg_int_s_fu_2767            |reg_int_s                     |    65|
|24    |      grp_reg_int_s_fu_2787            |reg_int_s_1                   |    40|
|25    |      grp_reg_int_s_fu_2807            |reg_int_s_2                   |    75|
|26    |      grp_reg_int_s_fu_2827            |reg_int_s_3                   |    75|
|27    |      grp_reg_int_s_fu_2847            |reg_int_s_4                   |    75|
|28    |      grp_reg_int_s_fu_2867            |reg_int_s_5                   |    75|
|29    |      grp_reg_int_s_fu_2887            |reg_int_s_6                   |    75|
|30    |      grp_reg_int_s_fu_2907            |reg_int_s_7                   |    75|
|31    |      grp_reg_int_s_fu_2927            |reg_int_s_8                   |    40|
|32    |      grp_reg_int_s_fu_2947            |reg_int_s_9                   |    65|
|33    |      grp_reg_int_s_fu_2967            |reg_int_s_10                  |   110|
|34    |      grp_reg_int_s_fu_2987            |reg_int_s_11                  |    85|
|35    |      grp_reg_int_s_fu_3007            |reg_int_s_12                  |    75|
|36    |      grp_reg_int_s_fu_3027            |reg_int_s_13                  |    75|
|37    |      grp_reg_int_s_fu_3047            |reg_int_s_14                  |    85|
|38    |      grp_reg_int_s_fu_3067            |reg_int_s_15                  |   110|
|39    |      grp_reg_int_s_fu_3087            |reg_int_s_16                  |    44|
|40    |      grp_reg_int_s_fu_3107            |reg_int_s_17                  |    19|
|41    |      grp_reg_int_s_fu_3127            |reg_int_s_18                  |    44|
|42    |      grp_reg_int_s_fu_3147            |reg_int_s_19                  |    19|
|43    |      grp_reg_int_s_fu_3167            |reg_int_s_20                  |    19|
|44    |      grp_reg_int_s_fu_3187            |reg_int_s_21                  |    44|
|45    |      grp_reg_int_s_fu_3207            |reg_int_s_22                  |    19|
|46    |      grp_reg_int_s_fu_3227            |reg_int_s_23                  |    44|
|47    |      grp_reg_int_s_fu_3245            |reg_int_s_24                  |    89|
|48    |      grp_reg_int_s_fu_3263            |reg_int_s_25                  |    64|
|49    |      grp_reg_int_s_fu_3283            |reg_int_s_26                  |    89|
|50    |      grp_reg_int_s_fu_3303            |reg_int_s_27                  |    64|
|51    |      grp_reg_int_s_fu_3323            |reg_int_s_28                  |    64|
|52    |      grp_reg_int_s_fu_3343            |reg_int_s_29                  |    89|
|53    |      grp_reg_int_s_fu_3361            |reg_int_s_30                  |    64|
|54    |      grp_reg_int_s_fu_3379            |reg_int_s_31                  |    89|
|55    |      grp_reg_int_s_fu_3399            |reg_int_s_32                  |   164|
|56    |      grp_reg_int_s_fu_3419            |reg_int_s_33                  |   187|
|57    |      grp_reg_int_s_fu_3439            |reg_int_s_34                  |   131|
|58    |      grp_reg_int_s_fu_3459            |reg_int_s_35                  |   143|
|59    |      grp_reg_int_s_fu_3489            |reg_int_s_36                  |   167|
|60    |      grp_reg_int_s_fu_3507            |reg_int_s_37                  |   182|
|61    |      grp_reg_int_s_fu_3525            |reg_int_s_38                  |   131|
|62    |      grp_reg_int_s_fu_3543            |reg_int_s_39                  |   143|
|63    |      grp_reg_int_s_fu_3905            |reg_int_s_40                  |   167|
|64    |      grp_reg_int_s_fu_3910            |reg_int_s_41                  |   182|
|65    |      grp_reg_int_s_fu_3915            |reg_int_s_42                  |   131|
|66    |      grp_reg_int_s_fu_3920            |reg_int_s_43                  |   143|
|67    |      grp_reg_int_s_fu_4217            |reg_int_s_44                  |   165|
|68    |      grp_reg_int_s_fu_4222            |reg_int_s_45                  |   182|
|69    |      grp_reg_int_s_fu_4227            |reg_int_s_46                  |    81|
|70    |      grp_reg_int_s_fu_4232            |reg_int_s_47                  |    94|
|71    |      k_buf_val_0_V_U                  |FAST_t_opr_k_buf_eOg          |     2|
|72    |        FAST_t_opr_k_buf_eOg_ram_U     |FAST_t_opr_k_buf_eOg_ram_57   |     2|
|73    |      k_buf_val_1_V_U                  |FAST_t_opr_k_buf_eOg_48       |     1|
|74    |        FAST_t_opr_k_buf_eOg_ram_U     |FAST_t_opr_k_buf_eOg_ram_56   |     1|
|75    |      k_buf_val_2_V_U                  |FAST_t_opr_k_buf_eOg_49       |     1|
|76    |        FAST_t_opr_k_buf_eOg_ram_U     |FAST_t_opr_k_buf_eOg_ram_55   |     1|
|77    |      k_buf_val_3_V_U                  |FAST_t_opr_k_buf_eOg_50       |     1|
|78    |        FAST_t_opr_k_buf_eOg_ram_U     |FAST_t_opr_k_buf_eOg_ram_54   |     1|
|79    |      k_buf_val_4_V_U                  |FAST_t_opr_k_buf_eOg_51       |     1|
|80    |        FAST_t_opr_k_buf_eOg_ram_U     |FAST_t_opr_k_buf_eOg_ram_53   |     1|
|81    |      k_buf_val_5_V_U                  |FAST_t_opr_k_buf_eOg_52       |    12|
|82    |        FAST_t_opr_k_buf_eOg_ram_U     |FAST_t_opr_k_buf_eOg_ram      |    12|
|83    |    Mat2AXIvideo_U0                    |Mat2AXIvideo                  |   250|
|84    |    PaintMask_U0                       |PaintMask                     |   131|
|85    |    dmask_data_stream_0_U              |image_core_dmask_QgW          |    29|
|86    |      U_image_core_dmask_QgW_ram       |image_core_dmask_QgW_shiftReg |    21|
|87    |    gray_cols_V_channel_U              |image_core_gray_cBew          |    29|
|88    |      U_image_core_gray_cBew_ram       |image_core_gray_cBew_shiftReg |    13|
|89    |    gray_data_stream_0_s_U             |image_core_gray_dOgC          |    32|
|90    |      U_image_core_gray_dOgC_ram       |image_core_gray_dOgC_shiftReg |    24|
|91    |    gray_rows_V_channel_U              |image_core_gray_rAem          |    28|
|92    |      U_image_core_gray_rAem_ram       |image_core_gray_rAem_shiftReg |    12|
|93    |    image_core_ctrl_s_axi_U            |image_core_ctrl_s_axi         |   318|
|94    |    mask_cols_V_channel_U              |image_core_mask_czec          |    49|
|95    |      U_image_core_mask_czec_ram       |image_core_mask_czec_shiftReg |    33|
|96    |    mask_data_stream_0_s_U             |image_core_mask_dPgM          |    27|
|97    |      U_image_core_mask_dPgM_ram       |image_core_mask_dPgM_shiftReg |    20|
|98    |    mask_rows_V_channel_U              |image_core_mask_ryd2          |    39|
|99    |      U_image_core_mask_ryd2_ram       |image_core_mask_ryd2_shiftReg |    23|
|100   |    p_dst_cols_V_channel_U             |image_core_p_dst_tde          |    46|
|101   |      U_image_core_p_dst_tde_ram       |image_core_p_dst_tde_shiftReg |    23|
|102   |    p_dst_data_stream_0_s_U            |image_core_p_dst_Rg6          |    33|
|103   |      U_image_core_p_dst_Rg6_ram       |image_core_p_dst_Rg6_shiftReg |    24|
|104   |    p_dst_data_stream_1_s_U            |image_core_p_dst_Shg          |    34|
|105   |      U_image_core_p_dst_Shg_ram       |image_core_p_dst_Shg_shiftReg |    24|
|106   |    p_dst_data_stream_2_s_U            |image_core_p_dst_Thq          |    33|
|107   |      U_image_core_p_dst_Thq_ram       |image_core_p_dst_Thq_shiftReg |    24|
|108   |    p_dst_rows_V_channel_U             |image_core_p_dst_sc4          |    27|
|109   |      U_image_core_p_dst_sc4_ram       |image_core_p_dst_sc4_shiftReg |    13|
|110   |    p_src_cols_V_channel3_U            |image_core_p_src_Hfu          |    41|
|111   |      U_image_core_p_src_Hfu_ram       |image_core_p_src_Hfu_shiftReg |    31|
|112   |    p_src_cols_V_channel_U             |image_core_p_src_rcU          |    41|
|113   |      U_image_core_p_src_rcU_ram       |image_core_p_src_rcU_shiftReg |    31|
|114   |    p_src_data_stream_0_s_U            |image_core_p_src_DeQ          |    34|
|115   |      U_image_core_p_src_DeQ_ram       |image_core_p_src_DeQ_shiftReg |    25|
|116   |    p_src_data_stream_1_s_U            |image_core_p_src_Ee0          |    34|
|117   |      U_image_core_p_src_Ee0_ram       |image_core_p_src_Ee0_shiftReg |    25|
|118   |    p_src_data_stream_2_s_U            |image_core_p_src_Ffa          |    34|
|119   |      U_image_core_p_src_Ffa_ram       |image_core_p_src_Ffa_shiftReg |    25|
|120   |    p_src_rows_V_channel3_U            |image_core_p_src_Gfk          |    38|
|121   |      U_image_core_p_src_Gfk_ram       |image_core_p_src_Gfk_shiftReg |    28|
|122   |    p_src_rows_V_channel_U             |image_core_p_src_qcK          |    39|
|123   |      U_image_core_p_src_qcK_ram       |image_core_p_src_qcK_shiftReg |    28|
|124   |    src0_cols_V_channel_U              |image_core_src0_cvdy          |    23|
|125   |      U_image_core_src0_cvdy_ram       |image_core_src0_cvdy_shiftReg |    12|
|126   |    src0_data_stream_0_s_U             |image_core_src0_dIfE          |    35|
|127   |      U_image_core_src0_dIfE_ram       |image_core_src0_dIfE_shiftReg |    25|
|128   |    src0_data_stream_1_s_U             |image_core_src0_dJfO          |    37|
|129   |      U_image_core_src0_dJfO_ram       |image_core_src0_dJfO_shiftReg |    25|
|130   |    src0_data_stream_2_s_U             |image_core_src0_dKfY          |    35|
|131   |      U_image_core_src0_dKfY_ram       |image_core_src0_dKfY_shiftReg |    25|
|132   |    src0_rows_V_channel_U              |image_core_src0_rudo          |    22|
|133   |      U_image_core_src0_rudo_ram       |image_core_src0_rudo_shiftReg |    11|
|134   |    src1_cols_V_channel_U              |image_core_src1_cxdS          |    30|
|135   |      U_image_core_src1_cxdS_ram       |image_core_src1_cxdS_shiftReg |    14|
|136   |    src1_data_stream_0_s_U             |image_core_src1_dLf8          |   184|
|137   |    src1_data_stream_1_s_U             |image_core_src1_dMgi          |   184|
|138   |    src1_data_stream_2_s_U             |image_core_src1_dNgs          |   184|
|139   |    src1_rows_V_channel_U              |image_core_src1_rwdI          |    30|
|140   |      U_image_core_src1_rwdI_ram       |image_core_src1_rwdI_shiftReg |    13|
|141   |    start_for_CvtColoUhA_U             |start_for_CvtColoUhA          |    15|
|142   |    start_for_Dilate_U0_U              |start_for_Dilate_U0           |    14|
|143   |    start_for_DuplicaYie_U             |start_for_DuplicaYie          |    16|
|144   |    start_for_FAST_t_VhK_U             |start_for_FAST_t_VhK          |    17|
|145   |    start_for_Mat2AXIXh4_U             |start_for_Mat2AXIXh4          |    17|
|146   |    start_for_PaintMaWhU_U             |start_for_PaintMaWhU          |    16|
|147   |    threhold_channel_U                 |image_core_threhoCeG          |    37|
|148   |      U_image_core_threhoCeG_ram       |image_core_threhoCeG_shiftReg |    21|
+------+---------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 1277.793 ; gain = 928.570
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 173 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 1277.793 ; gain = 365.395
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 1277.793 ; gain = 928.570
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 667 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
539 Infos, 313 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:27 . Memory (MB): peak = 1283.992 ; gain = 946.242
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/FPGA/project/Vivado/FAST/image_process.runs/design_1_image_core_0_0_synth_1/design_1_image_core_0_0.dcp' has been generated.
