module Register_5bits(register_in, PCload, PC,clear,clock);

input[4:0] register_in;
input PCload, clear, clock;
output reg[4:0] PC;


always @ (posedge clock)
	if(PCload == 1)
		PC <= register_in;
	else if(clear == 1)
		PC <= 8'b00000000;
	else
		PC <= PC;


endmodule
