#ifndef _ARCH_ARMV7M_STM32L4_BITS_STM32L4_RCC_H_
#define _ARCH_ARMV7M_STM32L4_BITS_STM32L4_RCC_H_

#define STM32L4_RCC_CR          0x000
#define STM32L4_RCC_ICSCR       0x004
#define STM32L4_RCC_CFGR        0x008
#define STM32L4_RCC_PLLCFGR     0x00C
#define STM32L4_RCC_PLLSAI1CFGR 0x010
#define STM32L4_RCC_PLLSAI2CFGR 0x014
#define STM32L4_RCC_CIER        0x018
#define STM32L4_RCC_CIFR        0x01C
#define STM32L4_RCC_CICR        0x020
#define STM32L4_RCC_AHB1RSTR    0x028
#define STM32L4_RCC_AHB2RTSR    0x02C
#define STM32L4_RCC_AHB3RSTR    0x030
#define STM32L4_RCC_APB1RSTR1   0x038
#define STM32L4_RCC_APB1RSTR2   0x03C
#define STM32L4_RCC_APB2RSTR    0x040
#define STM32L4_RCC_AHB1ENR     0x048
#define STM32L4_RCC_AHB2ENR     0x04C
#define STM32L4_RCC_AHB3ENR     0x050
#define STM32L4_RCC_APB1ENR1    0x058
#define STM32L4_RCC_APB1ENR2    0x05C
#define STM32L4_RCC_APB2ENR     0x060
#define STM32L4_RCC_AHB1SMENR   0x068
#define STM32L4_RCC_AHB2SMENR   0x06C
#define STM32L4_RCC_AHB3SMENR   0x070
#define STM32L4_RCC_APB1SMENR1  0x078
#define STM32L4_RCC_APB1SMENR2  0x07C
#define STM32L4_RCC_APB2SMENR   0x080
#define STM32L4_RCC_CCIPR       0x088
#define STM32L4_RCC_BDCR        0x090
#define STM32L4_RCC_CSR         0x094

/* Register AHB1RSTR */
#define RCC_AHB1RSTR_DMA1RST       1<< 0
#define RCC_AHB1RSTR_DMA2RST       1<< 1
#define RCC_AHB1RSTR_FLASHRST      1<< 8
#define RCC_AHB1RSTR_CRCRST        1<<12
#define RCC_AHB1RSTR_TSCRST        1<<16

/* Register AHB2RSTR */
#define RCC_AHB2RSTR_GPIOARST      1<< 0
#define RCC_AHB2RSTR_GPIOBRST      1<< 1
#define RCC_AHB2RSTR_GPIOCRST      1<< 2
#define RCC_AHB2RSTR_GPIODRST      1<< 3
#define RCC_AHB2RSTR_GPIOERST      1<< 4
#define RCC_AHB2RSTR_GPIOFRST      1<< 5
#define RCC_AHB2RSTR_GPIOGRST      1<< 6
#define RCC_AHB2RSTR_GPIOHRST      1<< 7
#define RCC_AHB2RSTR_OTGFSRST      1<<12
#define RCC_AHB2RSTR_ADCRST        1<<13
#define RCC_AHB2RSTR_AESRST        1<<16
#define RCC_AHB2RSTR_RNGRST        1<<18

/* Register AHB3RSTR */
#define RCC_AHB3RSTR_FMCRST        1<<0
#define RCC_AHB3RSTR_QSPIRST       1<<8

/* Register APB1RSTR1 */
#define RCC_APB1RSTR1_TIM2RST      1<< 0
#define RCC_APB1RSTR1_TIM3RST      1<< 1
#define RCC_APB1RSTR1_TIM4RST      1<< 2
#define RCC_APB1RSTR1_TIM5RST      1<< 3
#define RCC_APB1RSTR1_TIM6RST      1<< 4
#define RCC_APB1RSTR1_TIM7RST      1<< 5
#define RCC_APB1RSTR1_LCDRST       1<< 9
#define RCC_APB1RSTR1_WWDGRST      1<<11
#define RCC_APB1RSTR1_SPI2RST      1<<14
#define RCC_APB1RSTR1_SPI3RST      1<<15
#define RCC_APB1RSTR1_USART2RST    1<<17
#define RCC_APB1RSTR1_USART3RST    1<<18
#define RCC_APB1RSTR1_UART4RST     1<<19
#define RCC_APB1RSTR1_UART5RST     1<<20
#define RCC_APB1RSTR1_I2C1RST      1<<21
#define RCC_APB1RSTR1_I2C2RST      1<<22
#define RCC_APB1RSTR1_I2C3RST      1<<23
#define RCC_APB1RSTR1_CAN1RST      1<<25
#define RCC_APB1RSTR1_PWRRST       1<<28
#define RCC_APB1RSTR1_DAC1RST      1<<29
#define RCC_APB1RSTR1_OPAMPRST     1<<30
#define RCC_APB1RSTR1_LPTIM1RST    1<<31

/* Register APB1RSTR2 */
#define RCC_APB1RSTR2_LPUART1RST   1<< 0
#define RCC_APB1RSTR2_SWPMI1RST    1<< 2
#define RCC_APB1RSTR2_LPTIM2RST    1<< 5

/* Register APB2RSTR */
#define RCC_APB2RSTR_SYSCFGRST     1<< 0
#define RCC_APB2RSTR_FWRST         1<< 7
#define RCC_APB2RSTR_SDMMC1RST     1<<10
#define RCC_APB2RSTR_TIM1RST       1<<11
#define RCC_APB2RSTR_SPI1RST       1<<12
#define RCC_APB2RSTR_TIM8RST       1<<13
#define RCC_APB2RSTR_USART1RST     1<<14
#define RCC_APB2RSTR_TIM15RST      1<<16
#define RCC_APB2RSTR_TIM16RST      1<<17
#define RCC_APB2RSTR_TIM17RST      1<<18
#define RCC_APB2RSTR_SAI1RST       1<<21
#define RCC_APB2RSTR_SAI2RST       1<<22
#define RCC_APB2RSTR_DFSDM1RST     1<<24

/* Register AHB1ENR */
#define RCC_AHB1ENR_DMA1EN         1<< 0
#define RCC_AHB1ENR_DMA2EN         1<< 1
#define RCC_AHB1ENR_FLASHEN        1<< 8
#define RCC_AHB1ENR_CRCEN          1<<12
#define RCC_AHB1ENR_TSCEN          1<<16

/* Register AHB2ENR */
#define RCC_AHB2ENR_GPIOAEN        1<< 0
#define RCC_AHB2ENR_GPIOBEN        1<< 1
#define RCC_AHB2ENR_GPIOCEN        1<< 2
#define RCC_AHB2ENR_GPIODEN        1<< 3
#define RCC_AHB2ENR_GPIOEEN        1<< 4
#define RCC_AHB2ENR_GPIOFEN        1<< 5
#define RCC_AHB2ENR_GPIOGEN        1<< 6
#define RCC_AHB2ENR_GPIOHEN        1<< 7
#define RCC_AHB2ENR_OTGFSEN        1<<12
#define RCC_AHB2ENR_ADCEN          1<<13
#define RCC_AHB2ENR_AESEN          1<<16
#define RCC_AHB2ENR_RNGEN          1<<18

/* Register AHB3ENR */
#define RCC_AHB3ENR_FMCEN          1<<0
#define RCC_AHB3ENR_QSPIEN         1<<8

/* Register APB1ENR1 */
#define RCC_APB1ENR1_TIM2EN        1<< 0
#define RCC_APB1ENR1_TIM3EN        1<< 1
#define RCC_APB1ENR1_TIM4EN        1<< 2
#define RCC_APB1ENR1_TIM5EN        1<< 3
#define RCC_APB1ENR1_TIM6EN        1<< 4
#define RCC_APB1ENR1_TIM7EN        1<< 5
#define RCC_APB1ENR1_LCDEN         1<< 9
#define RCC_APB1ENR1_WWDGEN        1<<11
#define RCC_APB1ENR1_SPI2EN        1<<14
#define RCC_APB1ENR1_SPI3EN        1<<15
#define RCC_APB1ENR1_USART2EN      1<<17
#define RCC_APB1ENR1_USART3EN      1<<18
#define RCC_APB1ENR1_UART4EN       1<<19
#define RCC_APB1ENR1_UART5EN       1<<20
#define RCC_APB1ENR1_I2C1EN        1<<21
#define RCC_APB1ENR1_I2C2EN        1<<22
#define RCC_APB1ENR1_I2C3EN        1<<23
#define RCC_APB1ENR1_CAN1EN        1<<25
#define RCC_APB1ENR1_PWREN         1<<28
#define RCC_APB1ENR1_DAC1EN        1<<29
#define RCC_APB1ENR1_OPAMPEN       1<<30
#define RCC_APB1ENR1_LPTIM1EN      1<<31

/* Register APB1ENR2 */
#define RCC_APB1ENR2_LPUART1EN     1<< 0
#define RCC_APB1ENR2_SWPMI1EN      1<< 2
#define RCC_APB1ENR2_LPTIM2EN      1<< 5

/* Register APB2ENR */
#define RCC_APB2ENR_SYSCFGEN       1<< 0
#define RCC_APB2ENR_FWEN           1<< 7
#define RCC_APB2ENR_SDMMC1EN       1<<10
#define RCC_APB2ENR_TIM1EN         1<<11
#define RCC_APB2ENR_SPI1EN         1<<12
#define RCC_APB2ENR_TIM8EN         1<<13
#define RCC_APB2ENR_USART1EN       1<<14
#define RCC_APB2ENR_TIM15EN        1<<16
#define RCC_APB2ENR_TIM16EN        1<<17
#define RCC_APB2ENR_TIM17EN        1<<18
#define RCC_APB2ENR_SAI1EN         1<<21
#define RCC_APB2ENR_SAI2EN         1<<22
#define RCC_APB2ENR_DFSDM1EN       1<<24

/* Register AHB1SMENR */
#define RCC_AHB1SMENR_DMA1SMEN     1<< 0
#define RCC_AHB1SMENR_DMA2SMEN     1<< 1
#define RCC_AHB1SMENR_FLASHSMEN    1<< 8
#define RCC_AHB1SMENR_CRCSMEN      1<<12
#define RCC_AHB1SMENR_TSCSMEN      1<<16

/* Register AHB2SMENR */
#define RCC_AHB2SMENR_GPIOASMEN    1<< 0
#define RCC_AHB2SMENR_GPIOBSMEN    1<< 1
#define RCC_AHB2SMENR_GPIOCSMEN    1<< 2
#define RCC_AHB2SMENR_GPIODSMEN    1<< 3
#define RCC_AHB2SMENR_GPIOESMEN    1<< 4
#define RCC_AHB2SMENR_GPIOFSMEN    1<< 5
#define RCC_AHB2SMENR_GPIOGSMEN    1<< 6
#define RCC_AHB2SMENR_GPIOHSMEN    1<< 7
#define RCC_AHB2SMENR_OTGFSSMEN    1<<12
#define RCC_AHB2SMENR_ADCSMEN      1<<13
#define RCC_AHB2SMENR_AESSMEN      1<<16
#define RCC_AHB2SEMNR_RNGSMEN      1<<18

/* Register AHB3SMENR */
#define RCC_AHB3SMENR_FMCSMEN      1<<0
#define RCC_AHB3SMENR_QSPISMEN     1<<8

/* Register APB1SMENR1 */
#define RCC_APB1SMENR1_TIM2SMEN    1<< 0
#define RCC_APB1SMENR1_TIM3SMEN    1<< 1
#define RCC_APB1SMENR1_TIM4SMEN    1<< 2
#define RCC_APB1SMENR1_TIM5SMEN    1<< 3
#define RCC_APB1SMENR1_TIM6SMEN    1<< 4
#define RCC_APB1SMENR1_TIM7SMEN    1<< 5
#define RCC_APB1SMENR1_LCDSMEN     1<< 9
#define RCC_APB1SMENR1_WWDGSMEN    1<<11
#define RCC_APB1SMENR1_SPI2SMEN    1<<14
#define RCC_APB1SMENR1_SPI3SMEN    1<<15
#define RCC_APB1SMENR1_USART2SMEN  1<<17
#define RCC_APB1SMENR1_USART3SMEN  1<<18
#define RCC_APB1SMENR1_UART4SMEN   1<<19
#define RCC_APB1SMENR1_UART5SMEN   1<<20
#define RCC_APB1SMENR1_I2C1SMEN    1<<21
#define RCC_APB1SMENR1_I2C2SMEN    1<<22
#define RCC_APB1SMENR1_I2C3SMEN    1<<23
#define RCC_APB1SMENR1_CAN1SMEN    1<<25
#define RCC_APB1SMENR1_PWRSMEN     1<<28
#define RCC_APB1SMENR1_DAC1SMEN    1<<29
#define RCC_APB1SMENR1_OPAMPSMEN   1<<30
#define RCC_APB1SMENR1_LPTIM1SMEN  1<<31

/* Register APB1SMENR2 */
#define RCC_APB1SMENR2_LPUART1SMEN 1<< 0
#define RCC_APB1SMENR2_SWPMI1SMEN  1<< 2
#define RCC_APB1SMENR2_LPTIM2SMEN  1<< 5

/* Register APB2SMENR */
#define RCC_APB2SMENR_SYSCFGSMEN   1<< 0
#define RCC_APB2SMENR_FWSMEN       1<< 7
#define RCC_APB2SMENR_SDMMC1SMEN   1<<10
#define RCC_APB2SMENR_TIM1SMEN     1<<11
#define RCC_APB2SMENR_SPI1SMEN     1<<12
#define RCC_APB2SMENR_TIM8SMEN     1<<13
#define RCC_APB2SMENR_USART1SMEN   1<<14
#define RCC_APB2SMENR_TIM15SMEN    1<<16
#define RCC_APB2SMENR_TIM16SMEN    1<<17
#define RCC_APB2SMENR_TIM17SMEN    1<<18
#define RCC_APB2SMENR_SAI1SMEN     1<<21
#define RCC_APB2SMENR_SAI2SMEN     1<<22
#define RCC_APB2SMENR_DFSDM1SMEN   1<<24

#endif
