// Seed: 712325217
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    output wor id_2,
    input tri id_3,
    input uwire id_4
);
  assign id_2 = id_0;
  assign id_2 = 1;
  assign module_1.id_17 = 0;
  wire id_6;
endmodule
module module_1 (
    output supply0 id_0,
    output tri1 id_1,
    output supply1 id_2,
    input tri0 id_3,
    input wire id_4,
    output logic id_5,
    input wand id_6,
    output tri id_7,
    output supply1 id_8,
    input wire id_9,
    input tri1 id_10,
    output uwire id_11,
    input wand id_12,
    output supply0 id_13,
    input tri0 id_14,
    output tri id_15,
    output logic id_16,
    input tri id_17
);
  always @(posedge -1 ? id_9 : "" - 1 && 1 == -1 - id_17 or posedge -1) begin : LABEL_0
    id_5 <= id_9;
  end
  module_0 modCall_1 (
      id_4,
      id_9,
      id_0,
      id_4,
      id_4
  );
  logic [1 : -1] id_19;
  always @(posedge id_3) id_16 = 1'b0;
endmodule
