#
# File created on Thu Feb 18 21:27:14 CET 2016
#

Startpoint,Endpoint,DelayType,Slack,#Levels,#LUTs
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_0/WEA[0],max,9.950,10,10
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_1/WEA[0],max,9.950,10,10
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_2/WEA[0],max,9.950,10,10
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_3/WEA[0],max,9.950,10,10
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_1_0/WEA[0],max,9.950,10,10
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_1_1/WEA[0],max,9.950,10,10
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_1_2/WEA[0],max,9.950,10,10
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_1_3/WEA[0],max,9.950,10,10
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_2_0/WEA[0],max,9.950,10,10
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_2_1/WEA[0],max,9.950,10,10
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_2_2/WEA[0],max,9.950,10,10
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_2_3/WEA[0],max,9.950,10,10
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_3_0/WEA[0],max,9.950,10,10
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_3_1/WEA[0],max,9.950,10,10
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_3_2/WEA[0],max,9.950,10,10
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_3_3/WEA[0],max,9.950,10,10
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_0/ADDRARDADDR[10],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_0/ADDRARDADDR[11],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_0/ADDRARDADDR[12],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_0/ADDRARDADDR[13],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_0/ADDRARDADDR[14],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_0/ADDRARDADDR[1],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_0/ADDRARDADDR[2],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_0/ADDRARDADDR[3],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_0/ADDRARDADDR[4],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_0/ADDRARDADDR[5],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_0/ADDRARDADDR[6],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_0/ADDRARDADDR[7],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_0/ADDRARDADDR[8],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_0/ADDRARDADDR[9],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_1/ADDRARDADDR[10],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_1/ADDRARDADDR[11],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_1/ADDRARDADDR[12],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_1/ADDRARDADDR[13],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_1/ADDRARDADDR[14],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_1/ADDRARDADDR[1],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_1/ADDRARDADDR[2],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_1/ADDRARDADDR[3],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_1/ADDRARDADDR[4],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_1/ADDRARDADDR[5],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_1/ADDRARDADDR[6],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_1/ADDRARDADDR[7],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_1/ADDRARDADDR[8],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_1/ADDRARDADDR[9],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_2/ADDRARDADDR[10],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_2/ADDRARDADDR[11],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_2/ADDRARDADDR[12],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_2/ADDRARDADDR[13],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_2/ADDRARDADDR[14],max,10.513,9,9
U_CPU/instruction_r_reg[6]/C,U_TCM_DATA/U_MEM/RAM_reg_0_2/ADDRARDADDR[1],max,10.513,9,9
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_0_5/RAMD/ADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_0_5/RAMD_D1/ADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_12_17/RAMD/ADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_12_17/RAMD_D1/ADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_18_23/RAMD/ADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_18_23/RAMD_D1/ADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_24_29/RAMD/ADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_24_29/RAMD_D1/ADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_30_31/RAMD/ADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_30_31/RAMD_D1/ADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_6_11/RAMD/ADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_6_11/RAMD_D1/ADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r2_0_31_0_5/RAMD/ADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r2_0_31_0_5/RAMD_D1/ADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r2_0_31_12_17/RAMD/ADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r2_0_31_12_17/RAMD_D1/ADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r2_0_31_18_23/RAMD/ADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r2_0_31_18_23/RAMD_D1/ADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r2_0_31_24_29/RAMD/ADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r2_0_31_24_29/RAMD_D1/ADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r2_0_31_30_31/RAMD/ADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r2_0_31_30_31/RAMD_D1/ADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r2_0_31_6_11/RAMD/ADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r2_0_31_6_11/RAMD_D1/ADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_0_5/RAMA/WADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_0_5/RAMA_D1/WADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_0_5/RAMB/WADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_0_5/RAMB_D1/WADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_0_5/RAMC/WADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_0_5/RAMC_D1/WADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_12_17/RAMA/WADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_12_17/RAMA_D1/WADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_12_17/RAMB/WADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_12_17/RAMB_D1/WADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_12_17/RAMC/WADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_12_17/RAMC_D1/WADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_18_23/RAMA/WADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_18_23/RAMA_D1/WADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_18_23/RAMB/WADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_18_23/RAMB_D1/WADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_18_23/RAMC/WADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_18_23/RAMC_D1/WADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_24_29/RAMA/WADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_24_29/RAMA_D1/WADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_24_29/RAMB/WADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_24_29/RAMB_D1/WADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_24_29/RAMC/WADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_24_29/RAMC_D1/WADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_30_31/RAMA/WADR3,min,0.109,0,0
U_CPU/instruction_r_reg[10]/C,U_CPU/U_REG_FILE/regfile_reg_r1_0_31_30_31/RAMA_D1/WADR3,min,0.109,0,0
