$comment
	File created using the following command:
		vcd file i2c.msim.vcd -direction
$end
$date
	Thu Oct 30 19:04:16 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module circuitoi2c_vlg_vec_tst $end
$var reg 1 ! clock $end
$var reg 1 " sda $end
$var wire 1 # ackout $end
$var wire 1 $ finndato $end
$var wire 1 % finndir $end
$var wire 1 & habdat $end
$var wire 1 ' habdir $end
$var wire 1 ( sdaaa $end
$var wire 1 ) soooy $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 clock~input_o $end
$var wire 1 2 clock~inputclkctrl_outclk $end
$var wire 1 3 habdir~output_o $end
$var wire 1 4 habdat~output_o $end
$var wire 1 5 ackout~output_o $end
$var wire 1 6 sdaaa~output_o $end
$var wire 1 7 finndir~output_o $end
$var wire 1 8 finndato~output_o $end
$var wire 1 9 soooy~output_o $end
$var wire 1 : sda~input_o $end
$var wire 1 ; inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~1_combout $end
$var wire 1 < inst4|LPM_COUNTER_component|auto_generated|trigger_mux_w[1]~1_combout $end
$var wire 1 = inst4|LPM_COUNTER_component|auto_generated|trigger_mux_w[2]~0_combout $end
$var wire 1 > inst4|LPM_COUNTER_component|auto_generated|cout_actual~0_combout $end
$var wire 1 ? inst5|LPM_COUNTER_component|auto_generated|trigger_mux_w[2]~0_combout $end
$var wire 1 @ inst5|LPM_COUNTER_component|auto_generated|trigger_mux_w[0]~2_combout $end
$var wire 1 A inst5|LPM_COUNTER_component|auto_generated|trigger_mux_w[1]~1_combout $end
$var wire 1 B inst5|LPM_COUNTER_component|auto_generated|cout_actual~0_combout $end
$var wire 1 C inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 D inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 E inst4|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 F inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 G inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 H inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0$
0%
0&
0'
1(
1)
x*
0+
1,
x-
1.
1/
10
01
02
03
04
05
16
07
08
19
1:
1;
0<
0=
0>
0?
1@
0A
0B
0E
0D
0C
0H
0G
0F
$end
#25000
1!
11
12
0*
1H
1E
1A
0@
1<
0;
#50000
0!
01
02
1*
#75000
1!
11
12
0*
1G
0H
1D
0E
1@
1;
#90000
0"
1*
0:
06
0(
#100000
0!
01
02
0*
#125000
1!
11
12
1*
1H
1E
0A
0@
1?
1=
0<
0;
#150000
0!
01
02
0*
#175000
1!
11
12
1*
0G
0H
1F
1C
0D
0E
1@
1;
#200000
0!
01
02
0*
#225000
1!
11
12
1*
1H
1E
1A
0@
0=
0;
1>
17
1%
#250000
0!
01
02
0*
#270000
1"
1*
1:
16
1(
#275000
1!
11
12
0*
1G
0H
0C
0E
0A
0?
1;
1B
0>
18
07
1$
0%
#300000
0"
0!
01
02
1*
0:
06
0(
#320000
1"
0*
1:
16
1(
#325000
1!
11
12
1*
0G
0F
1E
1@
1<
0;
0B
08
0$
#350000
0!
01
02
0*
#375000
1!
11
12
1*
1H
1D
0E
1A
0@
1;
#400000
0!
01
02
0*
#425000
1!
11
12
1*
1G
0H
1E
1@
1=
0<
0;
#450000
0!
01
02
0*
#475000
1!
11
12
1*
1H
1C
0D
0E
0A
0@
1?
1;
#500000
0!
01
02
0*
#525000
1!
11
12
1*
0G
0H
1F
1E
1@
0=
0;
1>
17
1%
#540000
0"
0*
0:
06
0(
#550000
0!
01
02
1*
#575000
1!
11
12
0*
1H
0C
0E
1A
0@
1;
0>
07
0%
#600000
0!
01
02
1*
#625000
1!
11
12
0*
1G
0H
1E
0A
0?
1<
0;
1B
18
1$
#650000
0!
01
02
1*
#675000
1!
11
12
0*
0G
0F
1D
0E
1@
1;
0B
08
0$
#700000
0!
01
02
1*
#720000
1"
0*
1:
16
1(
#725000
1!
11
12
1*
1H
1E
1A
0@
1=
0<
0;
#750000
0!
01
02
0*
#775000
1!
11
12
1*
1G
0H
1C
0D
0E
1@
1;
#800000
0!
01
02
0*
#810000
0"
1*
0:
06
0(
#825000
1!
11
12
0*
1H
1E
0A
0@
1?
0=
0;
1>
17
1%
#850000
0!
01
02
1*
#875000
1!
11
12
0*
0G
0H
1F
0C
0E
1@
1;
0>
07
0%
#900000
0!
01
02
1*
#925000
1!
11
12
0*
1H
1E
1A
0@
1<
0;
#950000
0!
01
02
1*
#975000
1!
11
12
0*
1G
0H
1D
0E
0A
0?
1;
1B
18
1$
#990000
1"
1*
1:
16
1(
#1000000
