<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3865" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3865{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_3865{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3865{left:712px;bottom:1076px;letter-spacing:0.26px;word-spacing:0.56px;}
#t4_3865{left:655px;bottom:1051px;letter-spacing:0.24px;word-spacing:0.67px;}
#t5_3865{left:69px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t6_3865{left:69px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_3865{left:69px;bottom:953px;}
#t8_3865{left:95px;bottom:956px;letter-spacing:-0.18px;word-spacing:-0.48px;}
#t9_3865{left:69px;bottom:930px;}
#ta_3865{left:95px;bottom:933px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tb_3865{left:69px;bottom:909px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tc_3865{left:69px;bottom:892px;letter-spacing:-0.14px;}
#td_3865{left:69px;bottom:868px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_3865{left:69px;bottom:851px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tf_3865{left:69px;bottom:834px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#tg_3865{left:69px;bottom:810px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#th_3865{left:69px;bottom:793px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ti_3865{left:69px;bottom:776px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tj_3865{left:69px;bottom:759px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_3865{left:69px;bottom:742px;letter-spacing:-0.14px;word-spacing:-1.37px;}
#tl_3865{left:69px;bottom:726px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#tm_3865{left:69px;bottom:709px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tn_3865{left:69px;bottom:684px;letter-spacing:-0.15px;word-spacing:-0.79px;}
#to_3865{left:69px;bottom:668px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tp_3865{left:69px;bottom:599px;letter-spacing:0.15px;}
#tq_3865{left:150px;bottom:599px;letter-spacing:0.22px;word-spacing:-0.04px;}
#tr_3865{left:69px;bottom:574px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#ts_3865{left:69px;bottom:558px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tt_3865{left:69px;bottom:541px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tu_3865{left:69px;bottom:516px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tv_3865{left:69px;bottom:499px;letter-spacing:-0.19px;word-spacing:-0.59px;}
#tw_3865{left:69px;bottom:483px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_3865{left:69px;bottom:466px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ty_3865{left:248px;bottom:473px;}
#tz_3865{left:264px;bottom:466px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t10_3865{left:69px;bottom:441px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#t11_3865{left:69px;bottom:425px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_3865{left:69px;bottom:398px;}
#t13_3865{left:95px;bottom:402px;letter-spacing:-0.16px;word-spacing:-0.97px;}
#t14_3865{left:95px;bottom:385px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#t15_3865{left:95px;bottom:368px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t16_3865{left:95px;bottom:351px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#t17_3865{left:95px;bottom:334px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t18_3865{left:95px;bottom:318px;letter-spacing:-0.18px;word-spacing:-0.39px;}
#t19_3865{left:69px;bottom:291px;}
#t1a_3865{left:95px;bottom:295px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1b_3865{left:95px;bottom:278px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t1c_3865{left:69px;bottom:252px;}
#t1d_3865{left:95px;bottom:255px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t1e_3865{left:95px;bottom:238px;letter-spacing:-0.18px;word-spacing:-1.26px;}
#t1f_3865{left:95px;bottom:221px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#t1g_3865{left:69px;bottom:195px;}
#t1h_3865{left:95px;bottom:199px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#t1i_3865{left:95px;bottom:182px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1j_3865{left:95px;bottom:165px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1k_3865{left:95px;bottom:148px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1l_3865{left:69px;bottom:122px;}
#t1m_3865{left:95px;bottom:125px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#t1n_3865{left:95px;bottom:108px;letter-spacing:-0.18px;word-spacing:-0.46px;}

.s1_3865{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3865{font-size:24px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s3_3865{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3865{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3865{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3865{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3865" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3865Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3865" style="-webkit-user-select: none;"><object width="935" height="1210" data="3865/3865.svg" type="image/svg+xml" id="pdf3865" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3865" class="t s1_3865">Vol. 3B </span><span id="t2_3865" class="t s1_3865">21-1 </span>
<span id="t3_3865" class="t s2_3865">CHAPTER 21 </span>
<span id="t4_3865" class="t s2_3865">8086 EMULATION </span>
<span id="t5_3865" class="t s3_3865">IA-32 processors (beginning with the Intel386 processor) provide two ways to execute new or legacy programs </span>
<span id="t6_3865" class="t s3_3865">that are assembled and/or compiled to run on an Intel 8086 processor: </span>
<span id="t7_3865" class="t s4_3865">• </span><span id="t8_3865" class="t s3_3865">Real-address mode. </span>
<span id="t9_3865" class="t s4_3865">• </span><span id="ta_3865" class="t s3_3865">Virtual-8086 mode. </span>
<span id="tb_3865" class="t s3_3865">Figure 2-3 shows the relationship of these operating modes to protected mode and system management mode </span>
<span id="tc_3865" class="t s3_3865">(SMM). </span>
<span id="td_3865" class="t s3_3865">When the processor is powered up or reset, it is placed in the real-address mode. This operating mode almost </span>
<span id="te_3865" class="t s3_3865">exactly duplicates the execution environment of the Intel 8086 processor, with some extensions. Virtually any </span>
<span id="tf_3865" class="t s3_3865">program assembled and/or compiled to run on an Intel 8086 processor will run on an IA-32 processor in this mode. </span>
<span id="tg_3865" class="t s3_3865">When running in protected mode, the processor can be switched to virtual-8086 mode to run 8086 programs. This </span>
<span id="th_3865" class="t s3_3865">mode also duplicates the execution environment of the Intel 8086 processor, with extensions. In virtual-8086 </span>
<span id="ti_3865" class="t s3_3865">mode, an 8086 program runs as a separate protected-mode task. Legacy 8086 programs are thus able to run </span>
<span id="tj_3865" class="t s3_3865">under an operating system (such as Microsoft Windows*) that takes advantage of protected mode and to use </span>
<span id="tk_3865" class="t s3_3865">protected-mode facilities, such as the protected-mode interrupt- and exception-handling facilities. Protected-mode </span>
<span id="tl_3865" class="t s3_3865">multitasking permits multiple virtual-8086 mode tasks (with each task running a separate 8086 program) to be run </span>
<span id="tm_3865" class="t s3_3865">on the processor along with other non-virtual-8086 mode tasks. </span>
<span id="tn_3865" class="t s3_3865">This section describes both the basic real-address mode execution environment and the virtual-8086-mode execu- </span>
<span id="to_3865" class="t s3_3865">tion environment, available on the IA-32 processors beginning with the Intel386 processor. </span>
<span id="tp_3865" class="t s5_3865">21.1 </span><span id="tq_3865" class="t s5_3865">REAL-ADDRESS MODE </span>
<span id="tr_3865" class="t s3_3865">The IA-32 architecture’s real-address mode runs programs written for the Intel 8086, Intel 8088, Intel 80186, and </span>
<span id="ts_3865" class="t s3_3865">Intel 80188 processors, or for the real-address mode of the Intel 286, Intel386, Intel486, Pentium, P6 family, </span>
<span id="tt_3865" class="t s3_3865">Pentium 4, and Intel Xeon processors. </span>
<span id="tu_3865" class="t s3_3865">The execution environment of the processor in real-address mode is designed to duplicate the execution environ- </span>
<span id="tv_3865" class="t s3_3865">ment of the Intel 8086 processor. To an 8086 program, a processor operating in real-address mode behaves like a </span>
<span id="tw_3865" class="t s3_3865">high-speed 8086 processor. The principal features of this architecture are defined in Chapter 3, “Basic Execution </span>
<span id="tx_3865" class="t s3_3865">Environment,” of the Intel </span>
<span id="ty_3865" class="t s6_3865">® </span>
<span id="tz_3865" class="t s3_3865">64 and IA-32 Architectures Software Developer’s Manual, Volume 1. </span>
<span id="t10_3865" class="t s3_3865">The following is a summary of the core features of the real-address mode execution environment as would be seen </span>
<span id="t11_3865" class="t s3_3865">by a program written for the 8086: </span>
<span id="t12_3865" class="t s4_3865">• </span><span id="t13_3865" class="t s3_3865">The processor supports a nominal 1-MByte physical address space (see Section 21.1.1, “Address Translation in </span>
<span id="t14_3865" class="t s3_3865">Real-Address Mode,” for specific details). This address space is divided into segments, each of which can be up </span>
<span id="t15_3865" class="t s3_3865">to 64 KBytes in length. The base of a segment is specified with a 16-bit segment selector, which is shifted left </span>
<span id="t16_3865" class="t s3_3865">by 4 bits to form a 20-bit offset from address 0 in the address space. An operand within a segment is addressed </span>
<span id="t17_3865" class="t s3_3865">with a 16-bit offset from the base of the segment. A physical address is thus formed by adding the offset to the </span>
<span id="t18_3865" class="t s3_3865">20-bit segment base (see Section 21.1.1, “Address Translation in Real-Address Mode”). </span>
<span id="t19_3865" class="t s4_3865">• </span><span id="t1a_3865" class="t s3_3865">All operands in “native 8086 code” are 8-bit or 16-bit values. (Operand size override prefixes can be used to </span>
<span id="t1b_3865" class="t s3_3865">access 32-bit operands.) </span>
<span id="t1c_3865" class="t s4_3865">• </span><span id="t1d_3865" class="t s3_3865">Eight 16-bit general-purpose registers are provided: AX, BX, CX, DX, SP, BP, SI, and DI. The extended 32 bit </span>
<span id="t1e_3865" class="t s3_3865">registers (EAX, EBX, ECX, EDX, ESP, EBP, ESI, and EDI) are accessible to programs that explicitly perform a size </span>
<span id="t1f_3865" class="t s3_3865">override operation. </span>
<span id="t1g_3865" class="t s4_3865">• </span><span id="t1h_3865" class="t s3_3865">Four segment registers are provided: CS, DS, SS, and ES. (The FS and GS registers are accessible to programs </span>
<span id="t1i_3865" class="t s3_3865">that explicitly access them.) The CS register contains the segment selector for the code segment; the DS and </span>
<span id="t1j_3865" class="t s3_3865">ES registers contain segment selectors for data segments; and the SS register contains the segment selector </span>
<span id="t1k_3865" class="t s3_3865">for the stack segment. </span>
<span id="t1l_3865" class="t s4_3865">• </span><span id="t1m_3865" class="t s3_3865">The 8086 16-bit instruction pointer (IP) is mapped to the lower 16-bits of the EIP register. Note this register is </span>
<span id="t1n_3865" class="t s3_3865">a 32-bit register and unintentional address wrapping may occur. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
