

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_3'
================================================================
* Date:           Thu Jan  2 19:12:57 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  25361|  25361|  25361|  25361|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  25360|  25360|      1585|          -|          -|    16|    no    |
        | + Loop 1.1  |      8|      8|         2|          1|          1|     8|    yes   |
        | + Loop 1.2  |   1571|   1571|         5|          1|          0|  1568|    yes   |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      2|       0|    460|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     65|    -|
|Memory           |        1|      -|      14|      4|    -|
|Multiplexer      |        -|      -|       -|    182|    -|
|Register         |        0|      -|    1078|    160|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      3|    1092|    871|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      1|       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |          Instance          |         Module         | BRAM_18K| DSP48E| FF| LUT| URAM|
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |network_mux_164_32_1_1_U99  |network_mux_164_32_1_1  |        0|      0|  0|  65|    0|
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |Total                       |                        |        0|      0|  0|  65|    0|
    +----------------------------+------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +-------------------------------------------+--------------------------------------+--------------+
    |                  Instance                 |                Module                |  Expression  |
    +-------------------------------------------+--------------------------------------+--------------+
    |network_mac_muladd_4ns_9ns_9s_12_1_1_U100  |network_mac_muladd_4ns_9ns_9s_12_1_1  | i0 + i1 * i2 |
    +-------------------------------------------+--------------------------------------+--------------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SeparableConv2D_3_b_s_U  |pointwise_conv2d_fix_3_SeparableConv2D_3_b_s  |        0|  14|   4|    0|    16|   14|     1|          224|
    |SeparableConv2D_3_w_s_U  |pointwise_conv2d_fix_3_SeparableConv2D_3_w_s  |        1|   0|   0|    0|   128|   15|     1|         1920|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                              |        1|  14|   4|    0|   144|   29|     2|         2144|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln39_fu_798_p2       |     *    |      2|  0|  20|          32|          16|
    |add_ln24_fu_333_p2       |     +    |      0|  0|  12|          12|           8|
    |add_ln28_fu_387_p2       |     +    |      0|  0|  15|           7|           7|
    |add_ln31_fu_522_p2       |     +    |      0|  0|  13|          11|           1|
    |add_ln33_fu_672_p2       |     +    |      0|  0|  15|           8|           1|
    |add_ln39_4_fu_652_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln39_fu_510_p2       |     +    |      0|  0|  15|           9|           9|
    |add_ln47_1_fu_870_p2     |     +    |      0|  0|  17|          13|          13|
    |add_ln47_fu_708_p2       |     +    |      0|  0|  15|           9|           9|
    |buffer_fu_828_p2         |     +    |      0|  0|  29|          22|          22|
    |i_fu_377_p2              |     +    |      0|  0|  13|           4|           1|
    |in_d_fu_666_p2           |     +    |      0|  0|  13|           4|           1|
    |out_d_fu_345_p2          |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_528_p2          |     +    |      0|  0|  13|           4|           1|
    |out_w_fu_620_p2          |     +    |      0|  0|  13|           4|           1|
    |sub_ln39_2_fu_572_p2     |     -    |      0|  0|  15|           9|           9|
    |sub_ln39_fu_500_p2       |     -    |      0|  0|  15|           9|           9|
    |and_ln32_fu_606_p2       |    and   |      0|  0|   2|           1|           1|
    |output_r_d0              |    and   |      0|  0|  16|          16|          16|
    |icmp_ln24_fu_339_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln26_fu_371_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln31_fu_516_p2      |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln33_fu_534_p2      |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln36_2_fu_703_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln36_fu_600_p2      |   icmp   |      0|  0|  11|           4|           5|
    |or_ln36_fu_626_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln31_fu_612_p3    |  select  |      0|  0|   4|           1|           4|
    |select_ln32_3_fu_803_p3  |  select  |      0|  0|  22|           1|          22|
    |select_ln32_4_fu_578_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln32_5_fu_586_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln32_fu_540_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln33_fu_678_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln36_4_fu_632_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln36_5_fu_644_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln36_6_fu_658_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln36_fu_809_p3    |  select  |      0|  0|  22|           1|          22|
    |select_ln46_fu_852_p3    |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln32_fu_594_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln46_fu_846_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      2|  0| 460|         244|         268|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1           |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter4           |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_256_p4      |   9|          2|    4|          8|
    |ap_phi_mux_in_d_0_phi_fu_322_p4   |   9|          2|    4|          8|
    |ap_phi_mux_out_w_0_phi_fu_301_p4  |   9|          2|    4|          8|
    |buffer_0_reg_308                  |   9|          2|   22|         44|
    |i_0_reg_252                       |   9|          2|    4|          8|
    |in_d_0_reg_318                    |   9|          2|    4|          8|
    |indvar_flatten18_reg_264          |   9|          2|   11|         22|
    |indvar_flatten_reg_286            |   9|          2|    8|         16|
    |out_d_0_reg_230                   |   9|          2|    5|         10|
    |out_h_0_reg_275                   |   9|          2|    4|          8|
    |out_w_0_reg_297                   |   9|          2|    4|          8|
    |phi_mul_reg_241                   |   9|          2|   12|         24|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 182|         39|   90|        187|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln24_reg_988                      |  12|   0|   12|          0|
    |add_ln47_reg_1103                     |   9|   0|    9|          0|
    |and_ln32_reg_1056                     |   1|   0|    1|          0|
    |ap_CS_fsm                             |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4               |   1|   0|    1|          0|
    |buffer_0_reg_308                      |  22|   0|   22|          0|
    |i_0_reg_252                           |   4|   0|    4|          0|
    |i_reg_1027                            |   4|   0|    4|          0|
    |icmp_ln26_reg_1023                    |   1|   0|    1|          0|
    |icmp_ln31_reg_1037                    |   1|   0|    1|          0|
    |icmp_ln33_reg_1046                    |   1|   0|    1|          0|
    |icmp_ln36_2_reg_1099                  |   1|   0|    1|          0|
    |in_d_0_reg_318                        |   4|   0|    4|          0|
    |in_d_reg_1083                         |   4|   0|    4|          0|
    |indvar_flatten18_reg_264              |  11|   0|   11|          0|
    |indvar_flatten_reg_286                |   8|   0|    8|          0|
    |input_load_reg_1108                   |  16|   0|   16|          0|
    |kernel_buffer_15_016_fu_174           |  32|   0|   32|          0|
    |kernel_buffer_15_17_fu_122            |  32|   0|   32|          0|
    |kernel_buffer_15_18_fu_126            |  32|   0|   32|          0|
    |kernel_buffer_15_19_fu_130            |  32|   0|   32|          0|
    |kernel_buffer_15_20_fu_134            |  32|   0|   32|          0|
    |kernel_buffer_15_21_fu_138            |  32|   0|   32|          0|
    |kernel_buffer_15_22_fu_142            |  32|   0|   32|          0|
    |kernel_buffer_15_23_fu_146            |  32|   0|   32|          0|
    |kernel_buffer_15_24_fu_150            |  32|   0|   32|          0|
    |kernel_buffer_15_25_fu_154            |  32|   0|   32|          0|
    |kernel_buffer_15_26_fu_158            |  32|   0|   32|          0|
    |kernel_buffer_15_27_fu_162            |  32|   0|   32|          0|
    |kernel_buffer_15_28_fu_166            |  32|   0|   32|          0|
    |kernel_buffer_15_29_fu_170            |  32|   0|   32|          0|
    |kernel_buffer_15_fu_118               |  32|   0|   32|          0|
    |mul_ln39_reg_1118                     |  32|   0|   32|          0|
    |out_d_0_reg_230                       |   5|   0|    5|          0|
    |out_d_reg_996                         |   5|   0|    5|          0|
    |out_h_0_reg_275                       |   4|   0|    4|          0|
    |out_w_0_reg_297                       |   4|   0|    4|          0|
    |phi_mul_reg_241                       |  12|   0|   12|          0|
    |select_ln32_4_reg_1051                |   8|   0|    9|          1|
    |select_ln36_4_reg_1066                |   4|   0|    4|          0|
    |select_ln36_4_reg_1066_pp1_iter1_reg  |   4|   0|    4|          0|
    |select_ln36_5_reg_1072                |   4|   0|    4|          0|
    |select_ln36_6_reg_1078                |   9|   0|    9|          0|
    |sext_ln34_reg_1011                    |  22|   0|   22|          0|
    |shl_ln_reg_1018                       |   4|   0|    7|          3|
    |tmp_4_reg_1113                        |  32|   0|   32|          0|
    |trunc_ln28_reg_1006                   |   4|   0|    4|          0|
    |zext_ln24_reg_983                     |  12|   0|   13|          1|
    |add_ln47_reg_1103                     |  64|  32|    9|          0|
    |and_ln32_reg_1056                     |  64|  32|    1|          0|
    |icmp_ln31_reg_1037                    |  64|  32|    1|          0|
    |icmp_ln33_reg_1046                    |  64|  32|    1|          0|
    |icmp_ln36_2_reg_1099                  |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1078| 160|  776|          5|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
  Pipeline-1 : II = 1, D = 5, States = { 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 12 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 7 
12 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_buffer_15 = alloca i32"   --->   Operation 13 'alloca' 'kernel_buffer_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_buffer_15_17 = alloca i32"   --->   Operation 14 'alloca' 'kernel_buffer_15_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_buffer_15_18 = alloca i32"   --->   Operation 15 'alloca' 'kernel_buffer_15_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_buffer_15_19 = alloca i32"   --->   Operation 16 'alloca' 'kernel_buffer_15_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_buffer_15_20 = alloca i32"   --->   Operation 17 'alloca' 'kernel_buffer_15_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_buffer_15_21 = alloca i32"   --->   Operation 18 'alloca' 'kernel_buffer_15_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_buffer_15_22 = alloca i32"   --->   Operation 19 'alloca' 'kernel_buffer_15_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_buffer_15_23 = alloca i32"   --->   Operation 20 'alloca' 'kernel_buffer_15_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_buffer_15_24 = alloca i32"   --->   Operation 21 'alloca' 'kernel_buffer_15_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_buffer_15_25 = alloca i32"   --->   Operation 22 'alloca' 'kernel_buffer_15_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_buffer_15_26 = alloca i32"   --->   Operation 23 'alloca' 'kernel_buffer_15_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_buffer_15_27 = alloca i32"   --->   Operation 24 'alloca' 'kernel_buffer_15_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_buffer_15_28 = alloca i32"   --->   Operation 25 'alloca' 'kernel_buffer_15_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_buffer_15_29 = alloca i32"   --->   Operation 26 'alloca' 'kernel_buffer_15_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_buffer_15_016 = alloca i32"   --->   Operation 27 'alloca' 'kernel_buffer_15_016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 29 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%phi_mul = phi i12 [ 0, %0 ], [ %add_ln24, %.loopexit.loopexit ]" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 30 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i12 %phi_mul to i13" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 31 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.54ns)   --->   "%add_ln24 = add i12 %phi_mul, 196" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 32 'add' 'add_ln24' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.36ns)   --->   "%icmp_ln24 = icmp eq i5 %out_d_0, -16" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 33 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 35 'add' 'out_d' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %3, label %1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i5 %out_d_0 to i64" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 37 'zext' 'zext_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_b_2 = getelementptr [16 x i14]* @SeparableConv2D_3_b_s, i64 0, i64 %zext_ln25" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 38 'getelementptr' 'SeparableConv2D_3_b_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (3.25ns)   --->   "%SeparableConv2D_3_b_3 = load i14* %SeparableConv2D_3_b_2, align 2" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 39 'load' 'SeparableConv2D_3_b_3' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i5 %out_d_0 to i4" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 40 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 41 'ret' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 42 [1/2] (3.25ns)   --->   "%SeparableConv2D_3_b_3 = load i14* %SeparableConv2D_3_b_2, align 2" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 42 'load' 'SeparableConv2D_3_b_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i14 %SeparableConv2D_3_b_3 to i22" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 43 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln28, i3 0)" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 44 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.76ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 45 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 5.12>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %1 ], [ %i, %hls_label_0_end ]"   --->   Operation 46 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.30ns)   --->   "%icmp_ln26 = icmp eq i4 %i_0, -8" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 47 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 48 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 49 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader.preheader, label %hls_label_0_begin" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %i_0 to i7" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 51 'zext' 'zext_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.87ns)   --->   "%add_ln28 = add i7 %shl_ln, %zext_ln28" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 52 'add' 'add_ln28' <Predicate = (!icmp_ln26)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i7 %add_ln28 to i64" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 53 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_w_2 = getelementptr [128 x i15]* @SeparableConv2D_3_w_s, i64 0, i64 %zext_ln28_1" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 54 'getelementptr' 'SeparableConv2D_3_w_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (3.25ns)   --->   "%SeparableConv2D_3_w_3 = load i15* %SeparableConv2D_3_w_2, align 2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 55 'load' 'SeparableConv2D_3_w_3' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_4 : Operation 56 [1/1] (1.36ns)   --->   "switch i4 %i_0, label %branch15 [
    i4 0, label %hls_label_0_begin.hls_label_0_end_crit_edge
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -2, label %branch14
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
  ]" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 56 'switch' <Predicate = (!icmp_ln26)> <Delay = 1.36>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 57 'br' <Predicate = (!icmp_ln26 & i_0 == 13)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 58 'br' <Predicate = (!icmp_ln26 & i_0 == 12)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 59 'br' <Predicate = (!icmp_ln26 & i_0 == 11)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 60 'br' <Predicate = (!icmp_ln26 & i_0 == 10)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 61 'br' <Predicate = (!icmp_ln26 & i_0 == 9)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 62 'br' <Predicate = (!icmp_ln26 & i_0 == 14)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 63 'br' <Predicate = (!icmp_ln26 & i_0 == 7)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 64 'br' <Predicate = (!icmp_ln26 & i_0 == 6)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 65 'br' <Predicate = (!icmp_ln26 & i_0 == 5)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 66 'br' <Predicate = (!icmp_ln26 & i_0 == 4)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 67 'br' <Predicate = (!icmp_ln26 & i_0 == 3)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 68 'br' <Predicate = (!icmp_ln26 & i_0 == 2)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 69 'br' <Predicate = (!icmp_ln26 & i_0 == 1)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 70 'br' <Predicate = (!icmp_ln26 & i_0 == 0)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 71 'br' <Predicate = (!icmp_ln26 & i_0 == 15) | (!icmp_ln26 & i_0 == 8)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str226)" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 72 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str125) nounwind" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 73 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/2] (3.25ns)   --->   "%SeparableConv2D_3_w_3 = load i15* %SeparableConv2D_3_w_2, align 2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 74 'load' 'SeparableConv2D_3_w_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%kernel_buffer_0 = sext i15 %SeparableConv2D_3_w_3 to i32" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 75 'sext' 'kernel_buffer_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_28" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 76 'store' <Predicate = (i_0 == 13)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_27" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 77 'store' <Predicate = (i_0 == 12)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_26" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 78 'store' <Predicate = (i_0 == 11)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_25" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 79 'store' <Predicate = (i_0 == 10)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_24" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 80 'store' <Predicate = (i_0 == 9)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_29" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 81 'store' <Predicate = (i_0 == 14)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_23" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 82 'store' <Predicate = (i_0 == 7)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_22" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 83 'store' <Predicate = (i_0 == 6)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_21" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 84 'store' <Predicate = (i_0 == 5)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_20" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 85 'store' <Predicate = (i_0 == 4)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_19" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 86 'store' <Predicate = (i_0 == 3)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_18" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 87 'store' <Predicate = (i_0 == 2)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_17" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 88 'store' <Predicate = (i_0 == 1)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 89 'store' <Predicate = (i_0 == 0)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_016" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 90 'store' <Predicate = (i_0 == 15) | (i_0 == 8)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str226, i32 %tmp)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 91 'specregionend' 'empty_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 92 'br' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.76>
ST_6 : Operation 93 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 93 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 5> <Delay = 7.40>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%indvar_flatten18 = phi i11 [ %add_ln31, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 94 'phi' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%out_h_0 = phi i4 [ %select_ln31, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 95 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ %select_ln33, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 96 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%out_w_0 = phi i4 [ %select_ln36_5, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 97 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%buffer_0 = phi i22 [ %buffer, %ifFalse ], [ %sext_ln34, %.preheader.preheader ]"   --->   Operation 98 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%in_d_0 = phi i4 [ %in_d, %ifFalse ], [ 0, %.preheader.preheader ]"   --->   Operation 99 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str125) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 100 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %out_h_0, i4 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 101 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i8 %shl_ln1 to i9" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 102 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln39_3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h_0, i1 false)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 103 'bitconcatenate' 'shl_ln39_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln39_7 = zext i5 %shl_ln39_3 to i9" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 104 'zext' 'zext_ln39_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (1.91ns)   --->   "%sub_ln39 = sub i9 %zext_ln39, %zext_ln39_7" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 105 'sub' 'sub_ln39' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i4 %out_w_0 to i9" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 106 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (1.82ns)   --->   "%add_ln39 = add i9 %sub_ln39, %zext_ln36" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 107 'add' 'add_ln39' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (1.88ns)   --->   "%icmp_ln31 = icmp eq i11 %indvar_flatten18, -480" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 108 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (1.63ns)   --->   "%add_ln31 = add i11 %indvar_flatten18, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 109 'add' 'add_ln31' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.loopexit.loopexit, label %hls_label_2" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (1.73ns)   --->   "%out_h = add i4 %out_h_0, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 111 'add' 'out_h' <Predicate = (!icmp_ln31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (1.55ns)   --->   "%icmp_ln33 = icmp eq i8 %indvar_flatten, 112" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 112 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (1.02ns)   --->   "%select_ln32 = select i1 %icmp_ln33, i4 0, i4 %out_w_0" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 113 'select' 'select_ln32' <Predicate = (!icmp_ln31)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln39_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %out_h, i4 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 114 'bitconcatenate' 'shl_ln39_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln39_8 = zext i8 %shl_ln39_mid1 to i9" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 115 'zext' 'zext_ln39_8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln39_3_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h, i1 false)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 116 'bitconcatenate' 'shl_ln39_3_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln39_9 = zext i5 %shl_ln39_3_mid1 to i9" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 117 'zext' 'zext_ln39_9' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (1.91ns)   --->   "%sub_ln39_2 = sub i9 %zext_ln39_8, %zext_ln39_9" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 118 'sub' 'sub_ln39_2' <Predicate = (!icmp_ln31)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.96ns)   --->   "%select_ln32_4 = select i1 %icmp_ln33, i9 %sub_ln39_2, i9 %sub_ln39" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 119 'select' 'select_ln32_4' <Predicate = (!icmp_ln31)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_6)   --->   "%select_ln32_5 = select i1 %icmp_ln33, i9 %sub_ln39_2, i9 %add_ln39" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 120 'select' 'select_ln32_5' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%xor_ln32 = xor i1 %icmp_ln33, true" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 121 'xor' 'xor_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (1.30ns)   --->   "%icmp_ln36 = icmp eq i4 %in_d_0, -8" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 122 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln31)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %icmp_ln36, %xor_ln32" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 123 'and' 'and_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (1.02ns)   --->   "%select_ln31 = select i1 %icmp_ln33, i4 %out_h, i4 %out_h_0" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 124 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (1.73ns)   --->   "%out_w = add i4 %select_ln32, 1" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 125 'add' 'out_w' <Predicate = (!icmp_ln31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_4)   --->   "%or_ln36 = or i1 %and_ln32, %icmp_ln33" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 126 'or' 'or_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln36_4 = select i1 %or_ln36, i4 0, i4 %in_d_0" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 127 'select' 'select_ln36_4' <Predicate = (!icmp_ln31)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i4 %out_w to i9" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 128 'zext' 'zext_ln36_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (1.02ns)   --->   "%select_ln36_5 = select i1 %and_ln32, i4 %out_w, i4 %select_ln32" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 129 'select' 'select_ln36_5' <Predicate = (!icmp_ln31)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (1.82ns)   --->   "%add_ln39_4 = add i9 %select_ln32_4, %zext_ln36_2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 130 'add' 'add_ln39_4' <Predicate = (!icmp_ln31)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln36_6 = select i1 %and_ln32, i9 %add_ln39_4, i9 %select_ln32_5" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 131 'select' 'select_ln36_6' <Predicate = (!icmp_ln31)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (1.73ns)   --->   "%in_d = add i4 %select_ln36_4, 1" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 132 'add' 'in_d' <Predicate = (!icmp_ln31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (1.91ns)   --->   "%add_ln33 = add i8 %indvar_flatten, 1" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 133 'add' 'add_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (1.24ns)   --->   "%select_ln33 = select i1 %icmp_ln33, i8 1, i8 %add_ln33" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 134 'select' 'select_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 135 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 9.63>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i4 %select_ln36_5 to i9" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 136 'zext' 'zext_ln36_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i9 %select_ln36_6 to i12" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 137 'sext' 'sext_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln39_10 = zext i4 %select_ln36_4 to i12" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 138 'zext' 'zext_ln39_10' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (3.36ns) (grouped into DSP with root node add_ln39_1)   --->   "%mul_ln39_2 = mul i12 %zext_ln39_10, 196" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 139 'mul' 'mul_ln39_2' <Predicate = (!icmp_ln31)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 140 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln39_1 = add i12 %sext_ln36, %mul_ln39_2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 140 'add' 'add_ln39_1' <Predicate = (!icmp_ln31)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i12 %add_ln39_1 to i32" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 141 'sext' 'sext_ln39' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln39_6 = zext i32 %sext_ln39 to i64" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 142 'zext' 'zext_ln39_6' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln39_6" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 143 'getelementptr' 'input_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 144 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 144 'load' 'input_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 145 [1/1] (1.30ns)   --->   "%icmp_ln36_2 = icmp eq i4 %in_d, -8" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 145 'icmp' 'icmp_ln36_2' <Predicate = (!icmp_ln31)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36_2, label %ifTrue, label %ifFalse" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 146 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (1.82ns)   --->   "%add_ln47 = add i9 %zext_ln36_3, %select_ln32_4" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 147 'add' 'add_ln47' <Predicate = (icmp_ln36_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 3.25>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%kernel_buffer_15_lo = load i32* %kernel_buffer_15" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 148 'load' 'kernel_buffer_15_lo' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%kernel_buffer_15_17_1 = load i32* %kernel_buffer_15_17" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 149 'load' 'kernel_buffer_15_17_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%kernel_buffer_15_18_1 = load i32* %kernel_buffer_15_18" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 150 'load' 'kernel_buffer_15_18_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%kernel_buffer_15_19_1 = load i32* %kernel_buffer_15_19" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 151 'load' 'kernel_buffer_15_19_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%kernel_buffer_15_20_1 = load i32* %kernel_buffer_15_20" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 152 'load' 'kernel_buffer_15_20_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%kernel_buffer_15_21_1 = load i32* %kernel_buffer_15_21" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 153 'load' 'kernel_buffer_15_21_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%kernel_buffer_15_22_1 = load i32* %kernel_buffer_15_22" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 154 'load' 'kernel_buffer_15_22_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%kernel_buffer_15_23_1 = load i32* %kernel_buffer_15_23" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 155 'load' 'kernel_buffer_15_23_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%kernel_buffer_15_24_1 = load i32* %kernel_buffer_15_24" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 156 'load' 'kernel_buffer_15_24_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%kernel_buffer_15_25_1 = load i32* %kernel_buffer_15_25" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 157 'load' 'kernel_buffer_15_25_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%kernel_buffer_15_26_1 = load i32* %kernel_buffer_15_26" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 158 'load' 'kernel_buffer_15_26_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%kernel_buffer_15_27_1 = load i32* %kernel_buffer_15_27" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 159 'load' 'kernel_buffer_15_27_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%kernel_buffer_15_28_1 = load i32* %kernel_buffer_15_28" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 160 'load' 'kernel_buffer_15_28_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%kernel_buffer_15_29_1 = load i32* %kernel_buffer_15_29" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 161 'load' 'kernel_buffer_15_29_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%kernel_buffer_15_01 = load i32* %kernel_buffer_15_016" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 162 'load' 'kernel_buffer_15_01' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 163 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 163 'load' 'input_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 164 [1/1] (2.06ns)   --->   "%tmp_4 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %kernel_buffer_15_lo, i32 %kernel_buffer_15_17_1, i32 %kernel_buffer_15_18_1, i32 %kernel_buffer_15_19_1, i32 %kernel_buffer_15_20_1, i32 %kernel_buffer_15_21_1, i32 %kernel_buffer_15_22_1, i32 %kernel_buffer_15_23_1, i32 undef, i32 %kernel_buffer_15_24_1, i32 %kernel_buffer_15_25_1, i32 %kernel_buffer_15_26_1, i32 %kernel_buffer_15_27_1, i32 %kernel_buffer_15_28_1, i32 %kernel_buffer_15_29_1, i32 %kernel_buffer_15_01, i4 %select_ln36_4)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 164 'mux' 'tmp_4' <Predicate = (!icmp_ln31)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 8.51>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i16 %input_load to i32" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 165 'sext' 'sext_ln39_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (8.51ns)   --->   "%mul_ln39 = mul nsw i32 %tmp_4, %sext_ln39_1" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 166 'mul' 'mul_ln39' <Predicate = (!icmp_ln31)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 6.50>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str125) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 167 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1568, i64 1568, i64 1568)"   --->   Operation 168 'speclooptripcount' 'empty_21' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%select_ln32_3 = select i1 %icmp_ln33, i22 %sext_ln34, i22 %buffer_0" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 169 'select' 'select_ln32_3' <Predicate = (!icmp_ln31 & !and_ln32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str125) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 170 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%select_ln36 = select i1 %and_ln32, i22 %sext_ln34, i22 %select_ln32_3" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 171 'select' 'select_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str428)" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 172 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 0, i32 1, i32 1, i32 0, [1 x i8]* @p_str125) nounwind" [../layers_c/pointwise_conv2d.cpp:38]   --->   Operation 173 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%trunc_ln = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %mul_ln39, i32 14, i32 31)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 174 'partselect' 'trunc_ln' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%sext_ln39_3 = sext i18 %trunc_ln to i22" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 175 'sext' 'sext_ln39_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (2.25ns) (out node of the LUT)   --->   "%buffer = add i22 %sext_ln39_3, %select_ln36" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 176 'add' 'buffer' <Predicate = (!icmp_ln31)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str428, i32 %tmp_1)" [../layers_c/pointwise_conv2d.cpp:45]   --->   Operation 177 'specregionend' 'empty_22' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %buffer, i32 21)" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 178 'bitselect' 'tmp_2' <Predicate = (icmp_ln36_2)> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%trunc_ln46 = trunc i22 %buffer to i16" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 179 'trunc' 'trunc_ln46' <Predicate = (icmp_ln36_2)> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%xor_ln46 = xor i1 %tmp_2, true" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 180 'xor' 'xor_ln46' <Predicate = (icmp_ln36_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%select_ln46 = select i1 %xor_ln46, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 181 'select' 'select_ln46' <Predicate = (icmp_ln36_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 182 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln47 = and i16 %select_ln46, %trunc_ln46" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 182 'and' 'and_ln47' <Predicate = (icmp_ln36_2)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i9 %add_ln47 to i13" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 183 'sext' 'sext_ln47' <Predicate = (icmp_ln36_2)> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (1.54ns)   --->   "%add_ln47_1 = add i13 %zext_ln24, %sext_ln47" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 184 'add' 'add_ln47_1' <Predicate = (icmp_ln36_2)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln47_1 = sext i13 %add_ln47_1 to i32" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 185 'sext' 'sext_ln47_1' <Predicate = (icmp_ln36_2)> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i32 %sext_ln47_1 to i64" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 186 'zext' 'zext_ln47' <Predicate = (icmp_ln36_2)> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln47" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 187 'getelementptr' 'output_addr' <Predicate = (icmp_ln36_2)> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (3.25ns)   --->   "store i16 %and_ln47, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 188 'store' <Predicate = (icmp_ln36_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 189 'br' <Predicate = (icmp_ln36_2)> <Delay = 0.00>

State 12 <SV = 6> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 190 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_b_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_w_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_buffer_15      (alloca           ) [ 0011111111111]
kernel_buffer_15_17   (alloca           ) [ 0011111111111]
kernel_buffer_15_18   (alloca           ) [ 0011111111111]
kernel_buffer_15_19   (alloca           ) [ 0011111111111]
kernel_buffer_15_20   (alloca           ) [ 0011111111111]
kernel_buffer_15_21   (alloca           ) [ 0011111111111]
kernel_buffer_15_22   (alloca           ) [ 0011111111111]
kernel_buffer_15_23   (alloca           ) [ 0011111111111]
kernel_buffer_15_24   (alloca           ) [ 0011111111111]
kernel_buffer_15_25   (alloca           ) [ 0011111111111]
kernel_buffer_15_26   (alloca           ) [ 0011111111111]
kernel_buffer_15_27   (alloca           ) [ 0011111111111]
kernel_buffer_15_28   (alloca           ) [ 0011111111111]
kernel_buffer_15_29   (alloca           ) [ 0011111111111]
kernel_buffer_15_016  (alloca           ) [ 0011111111111]
br_ln24               (br               ) [ 0111111111111]
out_d_0               (phi              ) [ 0010000000000]
phi_mul               (phi              ) [ 0010000000000]
zext_ln24             (zext             ) [ 0001111111110]
add_ln24              (add              ) [ 0111111111111]
icmp_ln24             (icmp             ) [ 0011111111111]
empty                 (speclooptripcount) [ 0000000000000]
out_d                 (add              ) [ 0111111111111]
br_ln24               (br               ) [ 0000000000000]
zext_ln25             (zext             ) [ 0000000000000]
SeparableConv2D_3_b_2 (getelementptr    ) [ 0001000000000]
trunc_ln28            (trunc            ) [ 0001000000000]
ret_ln0               (ret              ) [ 0000000000000]
SeparableConv2D_3_b_3 (load             ) [ 0000000000000]
sext_ln34             (sext             ) [ 0000111111110]
shl_ln                (bitconcatenate   ) [ 0000110000000]
br_ln26               (br               ) [ 0011111111111]
i_0                   (phi              ) [ 0000110000000]
icmp_ln26             (icmp             ) [ 0011111111111]
empty_19              (speclooptripcount) [ 0000000000000]
i                     (add              ) [ 0011111111111]
br_ln26               (br               ) [ 0000000000000]
zext_ln28             (zext             ) [ 0000000000000]
add_ln28              (add              ) [ 0000000000000]
zext_ln28_1           (zext             ) [ 0000000000000]
SeparableConv2D_3_w_2 (getelementptr    ) [ 0000110000000]
switch_ln28           (switch           ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
tmp                   (specregionbegin  ) [ 0000000000000]
specpipeline_ln27     (specpipeline     ) [ 0000000000000]
SeparableConv2D_3_w_3 (load             ) [ 0000000000000]
kernel_buffer_0       (sext             ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
store_ln28            (store            ) [ 0000000000000]
empty_20              (specregionend    ) [ 0000000000000]
br_ln26               (br               ) [ 0011111111111]
br_ln32               (br               ) [ 0011111111111]
indvar_flatten18      (phi              ) [ 0000000111110]
out_h_0               (phi              ) [ 0000000111110]
indvar_flatten        (phi              ) [ 0000000111110]
out_w_0               (phi              ) [ 0000000111110]
buffer_0              (phi              ) [ 0000000111110]
in_d_0                (phi              ) [ 0000000111110]
specpipeline_ln32     (specpipeline     ) [ 0000000000000]
shl_ln1               (bitconcatenate   ) [ 0000000000000]
zext_ln39             (zext             ) [ 0000000000000]
shl_ln39_3            (bitconcatenate   ) [ 0000000000000]
zext_ln39_7           (zext             ) [ 0000000000000]
sub_ln39              (sub              ) [ 0000000000000]
zext_ln36             (zext             ) [ 0000000000000]
add_ln39              (add              ) [ 0000000000000]
icmp_ln31             (icmp             ) [ 0011111111111]
add_ln31              (add              ) [ 0011111111111]
br_ln31               (br               ) [ 0000000000000]
out_h                 (add              ) [ 0000000000000]
icmp_ln33             (icmp             ) [ 0000000111110]
select_ln32           (select           ) [ 0000000000000]
shl_ln39_mid1         (bitconcatenate   ) [ 0000000000000]
zext_ln39_8           (zext             ) [ 0000000000000]
shl_ln39_3_mid1       (bitconcatenate   ) [ 0000000000000]
zext_ln39_9           (zext             ) [ 0000000000000]
sub_ln39_2            (sub              ) [ 0000000000000]
select_ln32_4         (select           ) [ 0000000110000]
select_ln32_5         (select           ) [ 0000000000000]
xor_ln32              (xor              ) [ 0000000000000]
icmp_ln36             (icmp             ) [ 0000000000000]
and_ln32              (and              ) [ 0000000111110]
select_ln31           (select           ) [ 0011111111111]
out_w                 (add              ) [ 0000000000000]
or_ln36               (or               ) [ 0000000000000]
select_ln36_4         (select           ) [ 0000000111000]
zext_ln36_2           (zext             ) [ 0000000000000]
select_ln36_5         (select           ) [ 0011111111111]
add_ln39_4            (add              ) [ 0000000000000]
select_ln36_6         (select           ) [ 0000000110000]
in_d                  (add              ) [ 0011111111111]
add_ln33              (add              ) [ 0000000000000]
select_ln33           (select           ) [ 0011111111111]
br_ln0                (br               ) [ 0011111111111]
zext_ln36_3           (zext             ) [ 0000000000000]
sext_ln36             (sext             ) [ 0000000000000]
zext_ln39_10          (zext             ) [ 0000000000000]
mul_ln39_2            (mul              ) [ 0000000000000]
add_ln39_1            (add              ) [ 0000000000000]
sext_ln39             (sext             ) [ 0000000000000]
zext_ln39_6           (zext             ) [ 0000000000000]
input_addr            (getelementptr    ) [ 0000000101000]
icmp_ln36_2           (icmp             ) [ 0011111111111]
br_ln36               (br               ) [ 0000000000000]
add_ln47              (add              ) [ 0000000101110]
kernel_buffer_15_lo   (load             ) [ 0000000000000]
kernel_buffer_15_17_1 (load             ) [ 0000000000000]
kernel_buffer_15_18_1 (load             ) [ 0000000000000]
kernel_buffer_15_19_1 (load             ) [ 0000000000000]
kernel_buffer_15_20_1 (load             ) [ 0000000000000]
kernel_buffer_15_21_1 (load             ) [ 0000000000000]
kernel_buffer_15_22_1 (load             ) [ 0000000000000]
kernel_buffer_15_23_1 (load             ) [ 0000000000000]
kernel_buffer_15_24_1 (load             ) [ 0000000000000]
kernel_buffer_15_25_1 (load             ) [ 0000000000000]
kernel_buffer_15_26_1 (load             ) [ 0000000000000]
kernel_buffer_15_27_1 (load             ) [ 0000000000000]
kernel_buffer_15_28_1 (load             ) [ 0000000000000]
kernel_buffer_15_29_1 (load             ) [ 0000000000000]
kernel_buffer_15_01   (load             ) [ 0000000000000]
input_load            (load             ) [ 0000000100100]
tmp_4                 (mux              ) [ 0000000100100]
sext_ln39_1           (sext             ) [ 0000000000000]
mul_ln39              (mul              ) [ 0000000100010]
specpipeline_ln32     (specpipeline     ) [ 0000000000000]
empty_21              (speclooptripcount) [ 0000000000000]
select_ln32_3         (select           ) [ 0000000000000]
specpipeline_ln32     (specpipeline     ) [ 0000000000000]
select_ln36           (select           ) [ 0000000000000]
tmp_1                 (specregionbegin  ) [ 0000000000000]
specpipeline_ln38     (specpipeline     ) [ 0000000000000]
trunc_ln              (partselect       ) [ 0000000000000]
sext_ln39_3           (sext             ) [ 0000000000000]
buffer                (add              ) [ 0011111100001]
empty_22              (specregionend    ) [ 0000000000000]
tmp_2                 (bitselect        ) [ 0000000000000]
trunc_ln46            (trunc            ) [ 0000000000000]
xor_ln46              (xor              ) [ 0000000000000]
select_ln46           (select           ) [ 0000000000000]
and_ln47              (and              ) [ 0000000000000]
sext_ln47             (sext             ) [ 0000000000000]
add_ln47_1            (add              ) [ 0000000000000]
sext_ln47_1           (sext             ) [ 0000000000000]
zext_ln47             (zext             ) [ 0000000000000]
output_addr           (getelementptr    ) [ 0000000000000]
store_ln47            (store            ) [ 0000000000000]
br_ln0                (br               ) [ 0000000000000]
br_ln0                (br               ) [ 0111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SeparableConv2D_3_b_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="SeparableConv2D_3_w_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str226"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str125"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i32.i4"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str428"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="kernel_buffer_15_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="kernel_buffer_15_17_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_17/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="kernel_buffer_15_18_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_18/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="kernel_buffer_15_19_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_19/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="kernel_buffer_15_20_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_20/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="kernel_buffer_15_21_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_21/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="kernel_buffer_15_22_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_22/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="kernel_buffer_15_23_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_23/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="kernel_buffer_15_24_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_24/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="kernel_buffer_15_25_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_25/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="kernel_buffer_15_26_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_26/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="kernel_buffer_15_27_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_27/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="kernel_buffer_15_28_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_28/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="kernel_buffer_15_29_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_29/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="kernel_buffer_15_016_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_016/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="SeparableConv2D_3_b_2_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="14" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="5" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_3_b_2/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_3_b_3/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="SeparableConv2D_3_w_2_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="15" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="7" slack="0"/>
<pin id="195" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_3_w_2/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_3_w_3/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="input_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="32" slack="0"/>
<pin id="208" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/8 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="14" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/8 "/>
</bind>
</comp>

<comp id="217" class="1004" name="output_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="32" slack="0"/>
<pin id="221" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/11 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln47_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="14" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="0"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/11 "/>
</bind>
</comp>

<comp id="230" class="1005" name="out_d_0_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="1"/>
<pin id="232" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="out_d_0_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="5" slack="0"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="phi_mul_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="12" slack="1"/>
<pin id="243" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="phi_mul_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="12" slack="0"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="252" class="1005" name="i_0_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="1"/>
<pin id="254" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="i_0_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="4" slack="0"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="264" class="1005" name="indvar_flatten18_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="11" slack="1"/>
<pin id="266" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten18 (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="indvar_flatten18_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="11" slack="0"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="1" slack="1"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten18/7 "/>
</bind>
</comp>

<comp id="275" class="1005" name="out_h_0_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="1"/>
<pin id="277" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="out_h_0_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="1" slack="1"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/7 "/>
</bind>
</comp>

<comp id="286" class="1005" name="indvar_flatten_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="1"/>
<pin id="288" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="indvar_flatten_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="1" slack="1"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/7 "/>
</bind>
</comp>

<comp id="297" class="1005" name="out_w_0_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="1"/>
<pin id="299" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="out_w_0_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="1" slack="1"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/7 "/>
</bind>
</comp>

<comp id="308" class="1005" name="buffer_0_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="22" slack="4"/>
<pin id="310" dir="1" index="1" bw="22" slack="4"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="buffer_0_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="22" slack="1"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="14" slack="3"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="22" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/7 "/>
</bind>
</comp>

<comp id="318" class="1005" name="in_d_0_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="1"/>
<pin id="320" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_d_0 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="in_d_0_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="1" slack="1"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d_0/7 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln24_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="12" slack="0"/>
<pin id="331" dir="1" index="1" bw="13" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln24_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="12" slack="0"/>
<pin id="335" dir="0" index="1" bw="9" slack="0"/>
<pin id="336" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln24_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="0"/>
<pin id="341" dir="0" index="1" bw="5" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="out_d_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln25_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="0"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="trunc_ln28_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="5" slack="0"/>
<pin id="358" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="sext_ln34_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="14" slack="0"/>
<pin id="362" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="shl_ln_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="7" slack="0"/>
<pin id="366" dir="0" index="1" bw="4" slack="1"/>
<pin id="367" dir="0" index="2" bw="1" slack="0"/>
<pin id="368" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln26_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="0" index="1" bw="4" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="i_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln28_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln28_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="7" slack="1"/>
<pin id="389" dir="0" index="1" bw="4" slack="0"/>
<pin id="390" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln28_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="7" slack="0"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="kernel_buffer_0_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="15" slack="0"/>
<pin id="399" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="kernel_buffer_0/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln28_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="15" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="4"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="store_ln28_store_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="15" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="4"/>
<pin id="409" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln28_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="15" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="4"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln28_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="15" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="4"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="store_ln28_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="15" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="4"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln28_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="15" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="4"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln28_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="15" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="4"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="store_ln28_store_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="15" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="4"/>
<pin id="439" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="store_ln28_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="15" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="4"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln28_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="15" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="4"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="store_ln28_store_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="15" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="4"/>
<pin id="454" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln28_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="15" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="4"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="store_ln28_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="15" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="4"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="store_ln28_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="15" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="4"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln28_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="15" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="4"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="shl_ln1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="0"/>
<pin id="478" dir="0" index="1" bw="4" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/7 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln39_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/7 "/>
</bind>
</comp>

<comp id="488" class="1004" name="shl_ln39_3_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="5" slack="0"/>
<pin id="490" dir="0" index="1" bw="4" slack="0"/>
<pin id="491" dir="0" index="2" bw="1" slack="0"/>
<pin id="492" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln39_3/7 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln39_7_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="5" slack="0"/>
<pin id="498" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_7/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sub_ln39_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="0"/>
<pin id="502" dir="0" index="1" bw="5" slack="0"/>
<pin id="503" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39/7 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln36_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="0"/>
<pin id="508" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/7 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln39_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="9" slack="0"/>
<pin id="512" dir="0" index="1" bw="4" slack="0"/>
<pin id="513" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/7 "/>
</bind>
</comp>

<comp id="516" class="1004" name="icmp_ln31_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="11" slack="0"/>
<pin id="518" dir="0" index="1" bw="11" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/7 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add_ln31_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="11" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/7 "/>
</bind>
</comp>

<comp id="528" class="1004" name="out_h_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="4" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/7 "/>
</bind>
</comp>

<comp id="534" class="1004" name="icmp_ln33_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="8" slack="0"/>
<pin id="536" dir="0" index="1" bw="8" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/7 "/>
</bind>
</comp>

<comp id="540" class="1004" name="select_ln32_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="4" slack="0"/>
<pin id="543" dir="0" index="2" bw="4" slack="0"/>
<pin id="544" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/7 "/>
</bind>
</comp>

<comp id="548" class="1004" name="shl_ln39_mid1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="8" slack="0"/>
<pin id="550" dir="0" index="1" bw="4" slack="0"/>
<pin id="551" dir="0" index="2" bw="1" slack="0"/>
<pin id="552" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln39_mid1/7 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln39_8_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="0"/>
<pin id="558" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_8/7 "/>
</bind>
</comp>

<comp id="560" class="1004" name="shl_ln39_3_mid1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="5" slack="0"/>
<pin id="562" dir="0" index="1" bw="4" slack="0"/>
<pin id="563" dir="0" index="2" bw="1" slack="0"/>
<pin id="564" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln39_3_mid1/7 "/>
</bind>
</comp>

<comp id="568" class="1004" name="zext_ln39_9_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="5" slack="0"/>
<pin id="570" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_9/7 "/>
</bind>
</comp>

<comp id="572" class="1004" name="sub_ln39_2_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="0"/>
<pin id="574" dir="0" index="1" bw="5" slack="0"/>
<pin id="575" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39_2/7 "/>
</bind>
</comp>

<comp id="578" class="1004" name="select_ln32_4_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="9" slack="0"/>
<pin id="581" dir="0" index="2" bw="9" slack="0"/>
<pin id="582" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_4/7 "/>
</bind>
</comp>

<comp id="586" class="1004" name="select_ln32_5_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="9" slack="0"/>
<pin id="589" dir="0" index="2" bw="9" slack="0"/>
<pin id="590" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_5/7 "/>
</bind>
</comp>

<comp id="594" class="1004" name="xor_ln32_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln32/7 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln36_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="4" slack="0"/>
<pin id="602" dir="0" index="1" bw="4" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/7 "/>
</bind>
</comp>

<comp id="606" class="1004" name="and_ln32_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32/7 "/>
</bind>
</comp>

<comp id="612" class="1004" name="select_ln31_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="4" slack="0"/>
<pin id="615" dir="0" index="2" bw="4" slack="0"/>
<pin id="616" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/7 "/>
</bind>
</comp>

<comp id="620" class="1004" name="out_w_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="4" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/7 "/>
</bind>
</comp>

<comp id="626" class="1004" name="or_ln36_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/7 "/>
</bind>
</comp>

<comp id="632" class="1004" name="select_ln36_4_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="4" slack="0"/>
<pin id="635" dir="0" index="2" bw="4" slack="0"/>
<pin id="636" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_4/7 "/>
</bind>
</comp>

<comp id="640" class="1004" name="zext_ln36_2_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="4" slack="0"/>
<pin id="642" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_2/7 "/>
</bind>
</comp>

<comp id="644" class="1004" name="select_ln36_5_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="4" slack="0"/>
<pin id="647" dir="0" index="2" bw="4" slack="0"/>
<pin id="648" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_5/7 "/>
</bind>
</comp>

<comp id="652" class="1004" name="add_ln39_4_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="9" slack="0"/>
<pin id="654" dir="0" index="1" bw="4" slack="0"/>
<pin id="655" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_4/7 "/>
</bind>
</comp>

<comp id="658" class="1004" name="select_ln36_6_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="9" slack="0"/>
<pin id="661" dir="0" index="2" bw="9" slack="0"/>
<pin id="662" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_6/7 "/>
</bind>
</comp>

<comp id="666" class="1004" name="in_d_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="4" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d/7 "/>
</bind>
</comp>

<comp id="672" class="1004" name="add_ln33_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/7 "/>
</bind>
</comp>

<comp id="678" class="1004" name="select_ln33_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="8" slack="0"/>
<pin id="681" dir="0" index="2" bw="8" slack="0"/>
<pin id="682" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/7 "/>
</bind>
</comp>

<comp id="686" class="1004" name="zext_ln36_3_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="4" slack="1"/>
<pin id="688" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_3/8 "/>
</bind>
</comp>

<comp id="689" class="1004" name="sext_ln36_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="9" slack="1"/>
<pin id="691" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/8 "/>
</bind>
</comp>

<comp id="692" class="1004" name="zext_ln39_10_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="4" slack="1"/>
<pin id="694" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_10/8 "/>
</bind>
</comp>

<comp id="695" class="1004" name="sext_ln39_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="12" slack="0"/>
<pin id="697" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/8 "/>
</bind>
</comp>

<comp id="698" class="1004" name="zext_ln39_6_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="12" slack="0"/>
<pin id="700" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_6/8 "/>
</bind>
</comp>

<comp id="703" class="1004" name="icmp_ln36_2_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="4" slack="1"/>
<pin id="705" dir="0" index="1" bw="4" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36_2/8 "/>
</bind>
</comp>

<comp id="708" class="1004" name="add_ln47_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="4" slack="0"/>
<pin id="710" dir="0" index="1" bw="9" slack="1"/>
<pin id="711" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/8 "/>
</bind>
</comp>

<comp id="713" class="1004" name="kernel_buffer_15_lo_load_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="7"/>
<pin id="715" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_lo/9 "/>
</bind>
</comp>

<comp id="716" class="1004" name="kernel_buffer_15_17_1_load_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="7"/>
<pin id="718" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_17_1/9 "/>
</bind>
</comp>

<comp id="719" class="1004" name="kernel_buffer_15_18_1_load_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="7"/>
<pin id="721" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_18_1/9 "/>
</bind>
</comp>

<comp id="722" class="1004" name="kernel_buffer_15_19_1_load_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="7"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_19_1/9 "/>
</bind>
</comp>

<comp id="725" class="1004" name="kernel_buffer_15_20_1_load_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="7"/>
<pin id="727" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_20_1/9 "/>
</bind>
</comp>

<comp id="728" class="1004" name="kernel_buffer_15_21_1_load_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="7"/>
<pin id="730" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_21_1/9 "/>
</bind>
</comp>

<comp id="731" class="1004" name="kernel_buffer_15_22_1_load_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="7"/>
<pin id="733" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_22_1/9 "/>
</bind>
</comp>

<comp id="734" class="1004" name="kernel_buffer_15_23_1_load_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="7"/>
<pin id="736" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_23_1/9 "/>
</bind>
</comp>

<comp id="737" class="1004" name="kernel_buffer_15_24_1_load_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="7"/>
<pin id="739" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_24_1/9 "/>
</bind>
</comp>

<comp id="740" class="1004" name="kernel_buffer_15_25_1_load_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="7"/>
<pin id="742" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_25_1/9 "/>
</bind>
</comp>

<comp id="743" class="1004" name="kernel_buffer_15_26_1_load_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="7"/>
<pin id="745" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_26_1/9 "/>
</bind>
</comp>

<comp id="746" class="1004" name="kernel_buffer_15_27_1_load_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="7"/>
<pin id="748" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_27_1/9 "/>
</bind>
</comp>

<comp id="749" class="1004" name="kernel_buffer_15_28_1_load_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="7"/>
<pin id="751" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_28_1/9 "/>
</bind>
</comp>

<comp id="752" class="1004" name="kernel_buffer_15_29_1_load_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="7"/>
<pin id="754" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_29_1/9 "/>
</bind>
</comp>

<comp id="755" class="1004" name="kernel_buffer_15_01_load_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="7"/>
<pin id="757" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_01/9 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_4_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="0"/>
<pin id="760" dir="0" index="1" bw="32" slack="0"/>
<pin id="761" dir="0" index="2" bw="32" slack="0"/>
<pin id="762" dir="0" index="3" bw="32" slack="0"/>
<pin id="763" dir="0" index="4" bw="32" slack="0"/>
<pin id="764" dir="0" index="5" bw="32" slack="0"/>
<pin id="765" dir="0" index="6" bw="32" slack="0"/>
<pin id="766" dir="0" index="7" bw="32" slack="0"/>
<pin id="767" dir="0" index="8" bw="32" slack="0"/>
<pin id="768" dir="0" index="9" bw="1" slack="0"/>
<pin id="769" dir="0" index="10" bw="32" slack="0"/>
<pin id="770" dir="0" index="11" bw="32" slack="0"/>
<pin id="771" dir="0" index="12" bw="32" slack="0"/>
<pin id="772" dir="0" index="13" bw="32" slack="0"/>
<pin id="773" dir="0" index="14" bw="32" slack="0"/>
<pin id="774" dir="0" index="15" bw="32" slack="0"/>
<pin id="775" dir="0" index="16" bw="32" slack="0"/>
<pin id="776" dir="0" index="17" bw="4" slack="2"/>
<pin id="777" dir="1" index="18" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="795" class="1004" name="sext_ln39_1_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="16" slack="1"/>
<pin id="797" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_1/10 "/>
</bind>
</comp>

<comp id="798" class="1004" name="mul_ln39_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="1"/>
<pin id="800" dir="0" index="1" bw="16" slack="0"/>
<pin id="801" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39/10 "/>
</bind>
</comp>

<comp id="803" class="1004" name="select_ln32_3_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="4"/>
<pin id="805" dir="0" index="1" bw="22" slack="7"/>
<pin id="806" dir="0" index="2" bw="22" slack="4"/>
<pin id="807" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_3/11 "/>
</bind>
</comp>

<comp id="809" class="1004" name="select_ln36_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="4"/>
<pin id="811" dir="0" index="1" bw="22" slack="7"/>
<pin id="812" dir="0" index="2" bw="22" slack="0"/>
<pin id="813" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/11 "/>
</bind>
</comp>

<comp id="815" class="1004" name="trunc_ln_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="18" slack="0"/>
<pin id="817" dir="0" index="1" bw="32" slack="1"/>
<pin id="818" dir="0" index="2" bw="5" slack="0"/>
<pin id="819" dir="0" index="3" bw="6" slack="0"/>
<pin id="820" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/11 "/>
</bind>
</comp>

<comp id="824" class="1004" name="sext_ln39_3_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="18" slack="0"/>
<pin id="826" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_3/11 "/>
</bind>
</comp>

<comp id="828" class="1004" name="buffer_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="18" slack="0"/>
<pin id="830" dir="0" index="1" bw="22" slack="0"/>
<pin id="831" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/11 "/>
</bind>
</comp>

<comp id="834" class="1004" name="tmp_2_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="0"/>
<pin id="836" dir="0" index="1" bw="22" slack="0"/>
<pin id="837" dir="0" index="2" bw="6" slack="0"/>
<pin id="838" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/11 "/>
</bind>
</comp>

<comp id="842" class="1004" name="trunc_ln46_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="22" slack="0"/>
<pin id="844" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/11 "/>
</bind>
</comp>

<comp id="846" class="1004" name="xor_ln46_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="0"/>
<pin id="848" dir="0" index="1" bw="1" slack="0"/>
<pin id="849" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln46/11 "/>
</bind>
</comp>

<comp id="852" class="1004" name="select_ln46_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="0"/>
<pin id="854" dir="0" index="1" bw="16" slack="0"/>
<pin id="855" dir="0" index="2" bw="16" slack="0"/>
<pin id="856" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/11 "/>
</bind>
</comp>

<comp id="860" class="1004" name="and_ln47_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="16" slack="0"/>
<pin id="862" dir="0" index="1" bw="16" slack="0"/>
<pin id="863" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln47/11 "/>
</bind>
</comp>

<comp id="867" class="1004" name="sext_ln47_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="9" slack="3"/>
<pin id="869" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47/11 "/>
</bind>
</comp>

<comp id="870" class="1004" name="add_ln47_1_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="12" slack="8"/>
<pin id="872" dir="0" index="1" bw="9" slack="0"/>
<pin id="873" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/11 "/>
</bind>
</comp>

<comp id="875" class="1004" name="sext_ln47_1_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="13" slack="0"/>
<pin id="877" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47_1/11 "/>
</bind>
</comp>

<comp id="879" class="1004" name="zext_ln47_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="13" slack="0"/>
<pin id="881" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/11 "/>
</bind>
</comp>

<comp id="884" class="1007" name="grp_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="4" slack="0"/>
<pin id="886" dir="0" index="1" bw="12" slack="0"/>
<pin id="887" dir="0" index="2" bw="9" slack="0"/>
<pin id="888" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_2/8 add_ln39_1/8 "/>
</bind>
</comp>

<comp id="893" class="1005" name="kernel_buffer_15_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="4"/>
<pin id="895" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15 "/>
</bind>
</comp>

<comp id="899" class="1005" name="kernel_buffer_15_17_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="32" slack="4"/>
<pin id="901" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_17 "/>
</bind>
</comp>

<comp id="905" class="1005" name="kernel_buffer_15_18_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="4"/>
<pin id="907" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_18 "/>
</bind>
</comp>

<comp id="911" class="1005" name="kernel_buffer_15_19_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="4"/>
<pin id="913" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_19 "/>
</bind>
</comp>

<comp id="917" class="1005" name="kernel_buffer_15_20_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="4"/>
<pin id="919" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_20 "/>
</bind>
</comp>

<comp id="923" class="1005" name="kernel_buffer_15_21_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="4"/>
<pin id="925" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_21 "/>
</bind>
</comp>

<comp id="929" class="1005" name="kernel_buffer_15_22_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="4"/>
<pin id="931" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_22 "/>
</bind>
</comp>

<comp id="935" class="1005" name="kernel_buffer_15_23_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="4"/>
<pin id="937" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_23 "/>
</bind>
</comp>

<comp id="941" class="1005" name="kernel_buffer_15_24_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="32" slack="4"/>
<pin id="943" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_24 "/>
</bind>
</comp>

<comp id="947" class="1005" name="kernel_buffer_15_25_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="32" slack="4"/>
<pin id="949" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_25 "/>
</bind>
</comp>

<comp id="953" class="1005" name="kernel_buffer_15_26_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="4"/>
<pin id="955" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_26 "/>
</bind>
</comp>

<comp id="959" class="1005" name="kernel_buffer_15_27_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="4"/>
<pin id="961" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_27 "/>
</bind>
</comp>

<comp id="965" class="1005" name="kernel_buffer_15_28_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="32" slack="4"/>
<pin id="967" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_28 "/>
</bind>
</comp>

<comp id="971" class="1005" name="kernel_buffer_15_29_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="4"/>
<pin id="973" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_29 "/>
</bind>
</comp>

<comp id="977" class="1005" name="kernel_buffer_15_016_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="4"/>
<pin id="979" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_016 "/>
</bind>
</comp>

<comp id="983" class="1005" name="zext_ln24_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="13" slack="8"/>
<pin id="985" dir="1" index="1" bw="13" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="988" class="1005" name="add_ln24_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="12" slack="0"/>
<pin id="990" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="996" class="1005" name="out_d_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="5" slack="0"/>
<pin id="998" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="1001" class="1005" name="SeparableConv2D_3_b_2_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="4" slack="1"/>
<pin id="1003" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_3_b_2 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="trunc_ln28_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="4" slack="1"/>
<pin id="1008" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="sext_ln34_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="22" slack="3"/>
<pin id="1013" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln34 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="shl_ln_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="7" slack="1"/>
<pin id="1020" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1023" class="1005" name="icmp_ln26_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="1"/>
<pin id="1025" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="i_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="4" slack="0"/>
<pin id="1029" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1032" class="1005" name="SeparableConv2D_3_w_2_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="7" slack="1"/>
<pin id="1034" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_3_w_2 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="icmp_ln31_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="1"/>
<pin id="1039" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="add_ln31_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="11" slack="0"/>
<pin id="1043" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="icmp_ln33_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="4"/>
<pin id="1048" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="select_ln32_4_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="9" slack="1"/>
<pin id="1053" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_4 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="and_ln32_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="4"/>
<pin id="1058" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and_ln32 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="select_ln31_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="4" slack="0"/>
<pin id="1063" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln31 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="select_ln36_4_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="4" slack="1"/>
<pin id="1068" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln36_4 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="select_ln36_5_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="4" slack="0"/>
<pin id="1074" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln36_5 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="select_ln36_6_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="9" slack="1"/>
<pin id="1080" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln36_6 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="in_d_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="4" slack="0"/>
<pin id="1085" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="in_d "/>
</bind>
</comp>

<comp id="1089" class="1005" name="select_ln33_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="8" slack="0"/>
<pin id="1091" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln33 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="input_addr_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="14" slack="1"/>
<pin id="1096" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1099" class="1005" name="icmp_ln36_2_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="1" slack="3"/>
<pin id="1101" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36_2 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="add_ln47_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="9" slack="3"/>
<pin id="1105" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="add_ln47 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="input_load_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="16" slack="1"/>
<pin id="1110" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="1113" class="1005" name="tmp_4_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="32" slack="1"/>
<pin id="1115" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="mul_ln39_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="32" slack="1"/>
<pin id="1120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="buffer_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="22" slack="1"/>
<pin id="1125" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="6" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="191" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="24" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="2" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="24" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="217" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="12" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="30" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="256" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="267"><net_src comp="76" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="278"><net_src comp="30" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="289"><net_src comp="78" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="300"><net_src comp="30" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="317"><net_src comp="311" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="321"><net_src comp="30" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="332"><net_src comp="245" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="245" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="14" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="234" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="16" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="234" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="22" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="234" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="359"><net_src comp="234" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="185" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="26" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="28" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="375"><net_src comp="256" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="32" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="256" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="36" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="256" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="383" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="387" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="400"><net_src comp="198" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="397" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="397" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="397" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="397" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="397" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="397" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="397" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="397" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="397" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="397" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="397" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="397" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="397" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="397" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="397" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="481"><net_src comp="80" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="279" pin="4"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="30" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="487"><net_src comp="476" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="82" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="279" pin="4"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="84" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="499"><net_src comp="488" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="484" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="496" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="301" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="500" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="506" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="268" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="86" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="268" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="88" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="279" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="36" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="290" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="90" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="545"><net_src comp="534" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="30" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="301" pin="4"/><net_sink comp="540" pin=2"/></net>

<net id="553"><net_src comp="80" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="528" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="30" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="559"><net_src comp="548" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="565"><net_src comp="82" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="528" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="84" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="571"><net_src comp="560" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="556" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="568" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="583"><net_src comp="534" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="572" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="500" pin="2"/><net_sink comp="578" pin=2"/></net>

<net id="591"><net_src comp="534" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="572" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="510" pin="2"/><net_sink comp="586" pin=2"/></net>

<net id="598"><net_src comp="534" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="92" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="322" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="32" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="600" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="594" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="617"><net_src comp="534" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="528" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="279" pin="4"/><net_sink comp="612" pin=2"/></net>

<net id="624"><net_src comp="540" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="36" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="606" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="534" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="637"><net_src comp="626" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="638"><net_src comp="30" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="639"><net_src comp="322" pin="4"/><net_sink comp="632" pin=2"/></net>

<net id="643"><net_src comp="620" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="649"><net_src comp="606" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="620" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="540" pin="3"/><net_sink comp="644" pin=2"/></net>

<net id="656"><net_src comp="578" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="640" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="663"><net_src comp="606" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="652" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="586" pin="3"/><net_sink comp="658" pin=2"/></net>

<net id="670"><net_src comp="632" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="36" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="290" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="94" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="683"><net_src comp="534" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="94" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="672" pin="2"/><net_sink comp="678" pin=2"/></net>

<net id="701"><net_src comp="695" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="707"><net_src comp="32" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="712"><net_src comp="686" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="778"><net_src comp="96" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="779"><net_src comp="713" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="780"><net_src comp="716" pin="1"/><net_sink comp="758" pin=2"/></net>

<net id="781"><net_src comp="719" pin="1"/><net_sink comp="758" pin=3"/></net>

<net id="782"><net_src comp="722" pin="1"/><net_sink comp="758" pin=4"/></net>

<net id="783"><net_src comp="725" pin="1"/><net_sink comp="758" pin=5"/></net>

<net id="784"><net_src comp="728" pin="1"/><net_sink comp="758" pin=6"/></net>

<net id="785"><net_src comp="731" pin="1"/><net_sink comp="758" pin=7"/></net>

<net id="786"><net_src comp="734" pin="1"/><net_sink comp="758" pin=8"/></net>

<net id="787"><net_src comp="98" pin="0"/><net_sink comp="758" pin=9"/></net>

<net id="788"><net_src comp="737" pin="1"/><net_sink comp="758" pin=10"/></net>

<net id="789"><net_src comp="740" pin="1"/><net_sink comp="758" pin=11"/></net>

<net id="790"><net_src comp="743" pin="1"/><net_sink comp="758" pin=12"/></net>

<net id="791"><net_src comp="746" pin="1"/><net_sink comp="758" pin=13"/></net>

<net id="792"><net_src comp="749" pin="1"/><net_sink comp="758" pin=14"/></net>

<net id="793"><net_src comp="752" pin="1"/><net_sink comp="758" pin=15"/></net>

<net id="794"><net_src comp="755" pin="1"/><net_sink comp="758" pin=16"/></net>

<net id="802"><net_src comp="795" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="808"><net_src comp="308" pin="1"/><net_sink comp="803" pin=2"/></net>

<net id="814"><net_src comp="803" pin="3"/><net_sink comp="809" pin=2"/></net>

<net id="821"><net_src comp="104" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="822"><net_src comp="106" pin="0"/><net_sink comp="815" pin=2"/></net>

<net id="823"><net_src comp="108" pin="0"/><net_sink comp="815" pin=3"/></net>

<net id="827"><net_src comp="815" pin="4"/><net_sink comp="824" pin=0"/></net>

<net id="832"><net_src comp="824" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="809" pin="3"/><net_sink comp="828" pin=1"/></net>

<net id="839"><net_src comp="110" pin="0"/><net_sink comp="834" pin=0"/></net>

<net id="840"><net_src comp="828" pin="2"/><net_sink comp="834" pin=1"/></net>

<net id="841"><net_src comp="112" pin="0"/><net_sink comp="834" pin=2"/></net>

<net id="845"><net_src comp="828" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="850"><net_src comp="834" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="92" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="857"><net_src comp="846" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="858"><net_src comp="114" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="859"><net_src comp="116" pin="0"/><net_sink comp="852" pin=2"/></net>

<net id="864"><net_src comp="852" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="842" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="866"><net_src comp="860" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="874"><net_src comp="867" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="878"><net_src comp="870" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="882"><net_src comp="875" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="889"><net_src comp="692" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="890"><net_src comp="14" pin="0"/><net_sink comp="884" pin=1"/></net>

<net id="891"><net_src comp="689" pin="1"/><net_sink comp="884" pin=2"/></net>

<net id="892"><net_src comp="884" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="896"><net_src comp="118" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="902"><net_src comp="122" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="904"><net_src comp="899" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="908"><net_src comp="126" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="910"><net_src comp="905" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="914"><net_src comp="130" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="916"><net_src comp="911" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="920"><net_src comp="134" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="926"><net_src comp="138" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="928"><net_src comp="923" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="932"><net_src comp="142" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="934"><net_src comp="929" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="938"><net_src comp="146" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="940"><net_src comp="935" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="944"><net_src comp="150" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="946"><net_src comp="941" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="950"><net_src comp="154" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="952"><net_src comp="947" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="956"><net_src comp="158" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="958"><net_src comp="953" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="962"><net_src comp="162" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="964"><net_src comp="959" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="968"><net_src comp="166" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="974"><net_src comp="170" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="980"><net_src comp="174" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="982"><net_src comp="977" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="986"><net_src comp="329" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="991"><net_src comp="333" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="999"><net_src comp="345" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="1004"><net_src comp="178" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1009"><net_src comp="356" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="1014"><net_src comp="360" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1016"><net_src comp="1011" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="1017"><net_src comp="1011" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="1021"><net_src comp="364" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1026"><net_src comp="371" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1030"><net_src comp="377" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="1035"><net_src comp="191" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="1040"><net_src comp="516" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1044"><net_src comp="522" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="1049"><net_src comp="534" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1054"><net_src comp="578" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="1059"><net_src comp="606" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1064"><net_src comp="612" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="1069"><net_src comp="632" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1071"><net_src comp="1066" pin="1"/><net_sink comp="758" pin=17"/></net>

<net id="1075"><net_src comp="644" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="1077"><net_src comp="1072" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="1081"><net_src comp="658" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="1086"><net_src comp="666" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="1088"><net_src comp="1083" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="1092"><net_src comp="678" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1097"><net_src comp="204" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="1102"><net_src comp="703" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1106"><net_src comp="708" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1111"><net_src comp="211" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="1116"><net_src comp="758" pin="18"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1121"><net_src comp="798" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="1126"><net_src comp="828" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="311" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {11 }
	Port: SeparableConv2D_3_b_s | {}
	Port: SeparableConv2D_3_w_s | {}
 - Input state : 
	Port: pointwise_conv2d_fix.3 : input_r | {8 9 }
	Port: pointwise_conv2d_fix.3 : SeparableConv2D_3_b_s | {2 3 }
	Port: pointwise_conv2d_fix.3 : SeparableConv2D_3_w_s | {4 5 }
  - Chain level:
	State 1
	State 2
		zext_ln24 : 1
		add_ln24 : 1
		icmp_ln24 : 1
		out_d : 1
		br_ln24 : 2
		zext_ln25 : 1
		SeparableConv2D_3_b_2 : 2
		SeparableConv2D_3_b_3 : 3
		trunc_ln28 : 1
	State 3
		sext_ln34 : 1
	State 4
		icmp_ln26 : 1
		i : 1
		br_ln26 : 2
		zext_ln28 : 1
		add_ln28 : 2
		zext_ln28_1 : 3
		SeparableConv2D_3_w_2 : 4
		SeparableConv2D_3_w_3 : 5
		switch_ln28 : 1
	State 5
		kernel_buffer_0 : 1
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		store_ln28 : 2
		empty_20 : 1
	State 6
	State 7
		shl_ln1 : 1
		zext_ln39 : 2
		shl_ln39_3 : 1
		zext_ln39_7 : 2
		sub_ln39 : 3
		zext_ln36 : 1
		add_ln39 : 4
		icmp_ln31 : 1
		add_ln31 : 1
		br_ln31 : 2
		out_h : 1
		icmp_ln33 : 1
		select_ln32 : 2
		shl_ln39_mid1 : 2
		zext_ln39_8 : 3
		shl_ln39_3_mid1 : 2
		zext_ln39_9 : 3
		sub_ln39_2 : 4
		select_ln32_4 : 5
		select_ln32_5 : 5
		xor_ln32 : 2
		icmp_ln36 : 1
		and_ln32 : 2
		select_ln31 : 2
		out_w : 3
		or_ln36 : 2
		select_ln36_4 : 2
		zext_ln36_2 : 4
		select_ln36_5 : 2
		add_ln39_4 : 6
		select_ln36_6 : 7
		in_d : 3
		add_ln33 : 1
		select_ln33 : 2
	State 8
		mul_ln39_2 : 1
		add_ln39_1 : 2
		sext_ln39 : 3
		zext_ln39_6 : 4
		input_addr : 5
		input_load : 6
		br_ln36 : 1
		add_ln47 : 1
	State 9
		tmp_4 : 1
	State 10
		mul_ln39 : 1
	State 11
		select_ln36 : 1
		sext_ln39_3 : 1
		buffer : 2
		empty_22 : 1
		tmp_2 : 3
		trunc_ln46 : 3
		xor_ln46 : 4
		select_ln46 : 4
		and_ln47 : 5
		add_ln47_1 : 1
		sext_ln47_1 : 2
		zext_ln47 : 3
		output_addr : 4
		store_ln47 : 5
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln24_fu_333    |    0    |    0    |    12   |
|          |      out_d_fu_345      |    0    |    0    |    15   |
|          |        i_fu_377        |    0    |    0    |    13   |
|          |     add_ln28_fu_387    |    0    |    0    |    15   |
|          |     add_ln39_fu_510    |    0    |    0    |    15   |
|          |     add_ln31_fu_522    |    0    |    0    |    13   |
|    add   |      out_h_fu_528      |    0    |    0    |    13   |
|          |      out_w_fu_620      |    0    |    0    |    13   |
|          |    add_ln39_4_fu_652   |    0    |    0    |    15   |
|          |       in_d_fu_666      |    0    |    0    |    13   |
|          |     add_ln33_fu_672    |    0    |    0    |    15   |
|          |     add_ln47_fu_708    |    0    |    0    |    15   |
|          |      buffer_fu_828     |    0    |    0    |    29   |
|          |    add_ln47_1_fu_870   |    0    |    0    |    12   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln32_fu_540   |    0    |    0    |    4    |
|          |  select_ln32_4_fu_578  |    0    |    0    |    9    |
|          |  select_ln32_5_fu_586  |    0    |    0    |    9    |
|          |   select_ln31_fu_612   |    0    |    0    |    4    |
|          |  select_ln36_4_fu_632  |    0    |    0    |    4    |
|  select  |  select_ln36_5_fu_644  |    0    |    0    |    4    |
|          |  select_ln36_6_fu_658  |    0    |    0    |    9    |
|          |   select_ln33_fu_678   |    0    |    0    |    8    |
|          |  select_ln32_3_fu_803  |    0    |    0    |    22   |
|          |   select_ln36_fu_809   |    0    |    0    |    22   |
|          |   select_ln46_fu_852   |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|    mux   |      tmp_4_fu_758      |    0    |    0    |    65   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln24_fu_339    |    0    |    0    |    11   |
|          |    icmp_ln26_fu_371    |    0    |    0    |    9    |
|   icmp   |    icmp_ln31_fu_516    |    0    |    0    |    13   |
|          |    icmp_ln33_fu_534    |    0    |    0    |    11   |
|          |    icmp_ln36_fu_600    |    0    |    0    |    9    |
|          |   icmp_ln36_2_fu_703   |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|    sub   |     sub_ln39_fu_500    |    0    |    0    |    15   |
|          |    sub_ln39_2_fu_572   |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|    mul   |     mul_ln39_fu_798    |    2    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|    and   |     and_ln32_fu_606    |    0    |    0    |    2    |
|          |     and_ln47_fu_860    |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|    xor   |     xor_ln32_fu_594    |    0    |    0    |    2    |
|          |     xor_ln46_fu_846    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    or    |     or_ln36_fu_626     |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_884       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln24_fu_329    |    0    |    0    |    0    |
|          |    zext_ln25_fu_351    |    0    |    0    |    0    |
|          |    zext_ln28_fu_383    |    0    |    0    |    0    |
|          |   zext_ln28_1_fu_392   |    0    |    0    |    0    |
|          |    zext_ln39_fu_484    |    0    |    0    |    0    |
|          |   zext_ln39_7_fu_496   |    0    |    0    |    0    |
|   zext   |    zext_ln36_fu_506    |    0    |    0    |    0    |
|          |   zext_ln39_8_fu_556   |    0    |    0    |    0    |
|          |   zext_ln39_9_fu_568   |    0    |    0    |    0    |
|          |   zext_ln36_2_fu_640   |    0    |    0    |    0    |
|          |   zext_ln36_3_fu_686   |    0    |    0    |    0    |
|          |   zext_ln39_10_fu_692  |    0    |    0    |    0    |
|          |   zext_ln39_6_fu_698   |    0    |    0    |    0    |
|          |    zext_ln47_fu_879    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln28_fu_356   |    0    |    0    |    0    |
|          |    trunc_ln46_fu_842   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln34_fu_360    |    0    |    0    |    0    |
|          | kernel_buffer_0_fu_397 |    0    |    0    |    0    |
|          |    sext_ln36_fu_689    |    0    |    0    |    0    |
|   sext   |    sext_ln39_fu_695    |    0    |    0    |    0    |
|          |   sext_ln39_1_fu_795   |    0    |    0    |    0    |
|          |   sext_ln39_3_fu_824   |    0    |    0    |    0    |
|          |    sext_ln47_fu_867    |    0    |    0    |    0    |
|          |   sext_ln47_1_fu_875   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      shl_ln_fu_364     |    0    |    0    |    0    |
|          |     shl_ln1_fu_476     |    0    |    0    |    0    |
|bitconcatenate|    shl_ln39_3_fu_488   |    0    |    0    |    0    |
|          |  shl_ln39_mid1_fu_548  |    0    |    0    |    0    |
|          | shl_ln39_3_mid1_fu_560 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|     trunc_ln_fu_815    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|      tmp_2_fu_834      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    3    |    0    |   520   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|SeparableConv2D_3_b_2_reg_1001|    4   |
|SeparableConv2D_3_w_2_reg_1032|    7   |
|       add_ln24_reg_988       |   12   |
|       add_ln31_reg_1041      |   11   |
|       add_ln47_reg_1103      |    9   |
|       and_ln32_reg_1056      |    1   |
|       buffer_0_reg_308       |   22   |
|        buffer_reg_1123       |   22   |
|          i_0_reg_252         |    4   |
|          i_reg_1027          |    4   |
|      icmp_ln26_reg_1023      |    1   |
|      icmp_ln31_reg_1037      |    1   |
|      icmp_ln33_reg_1046      |    1   |
|     icmp_ln36_2_reg_1099     |    1   |
|        in_d_0_reg_318        |    4   |
|         in_d_reg_1083        |    4   |
|   indvar_flatten18_reg_264   |   11   |
|    indvar_flatten_reg_286    |    8   |
|      input_addr_reg_1094     |   14   |
|      input_load_reg_1108     |   16   |
| kernel_buffer_15_016_reg_977 |   32   |
|  kernel_buffer_15_17_reg_899 |   32   |
|  kernel_buffer_15_18_reg_905 |   32   |
|  kernel_buffer_15_19_reg_911 |   32   |
|  kernel_buffer_15_20_reg_917 |   32   |
|  kernel_buffer_15_21_reg_923 |   32   |
|  kernel_buffer_15_22_reg_929 |   32   |
|  kernel_buffer_15_23_reg_935 |   32   |
|  kernel_buffer_15_24_reg_941 |   32   |
|  kernel_buffer_15_25_reg_947 |   32   |
|  kernel_buffer_15_26_reg_953 |   32   |
|  kernel_buffer_15_27_reg_959 |   32   |
|  kernel_buffer_15_28_reg_965 |   32   |
|  kernel_buffer_15_29_reg_971 |   32   |
|   kernel_buffer_15_reg_893   |   32   |
|       mul_ln39_reg_1118      |   32   |
|        out_d_0_reg_230       |    5   |
|         out_d_reg_996        |    5   |
|        out_h_0_reg_275       |    4   |
|        out_w_0_reg_297       |    4   |
|        phi_mul_reg_241       |   12   |
|     select_ln31_reg_1061     |    4   |
|    select_ln32_4_reg_1051    |    9   |
|     select_ln33_reg_1089     |    8   |
|    select_ln36_4_reg_1066    |    4   |
|    select_ln36_5_reg_1072    |    4   |
|    select_ln36_6_reg_1078    |    9   |
|      sext_ln34_reg_1011      |   22   |
|        shl_ln_reg_1018       |    7   |
|        tmp_4_reg_1113        |   32   |
|      trunc_ln28_reg_1006     |    4   |
|       zext_ln24_reg_983      |   13   |
+------------------------------+--------+
|             Total            |   815  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_185 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_198 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_211 |  p0  |   2  |  14  |   28   ||    9    |
|    i_0_reg_252    |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   58   ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   520  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   815  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    7   |   815  |   556  |
+-----------+--------+--------+--------+--------+
