From 786fa8feaf4a20a6179bd9fcdac6c164aa5a0ba9 Mon Sep 17 00:00:00 2001
From: FantasyGmm <16450052+FantasyGmm@users.noreply.github.com>
Date: Tue, 11 Mar 2025 22:38:55 +0800
Subject: [PATCH] update odin2portal dts,using downstream sdhc driver

---
 .../boot/dts/qcom/qcs8550-ayn-odin2portal.dts | 94 +++++++++++++++++++
 1 file changed, 94 insertions(+)

diff --git a/arch/arm64/boot/dts/qcom/qcs8550-ayn-odin2portal.dts b/arch/arm64/boot/dts/qcom/qcs8550-ayn-odin2portal.dts
index f04c27596..680a96274 100644
--- a/arch/arm64/boot/dts/qcom/qcs8550-ayn-odin2portal.dts
+++ b/arch/arm64/boot/dts/qcom/qcs8550-ayn-odin2portal.dts
@@ -241,3 +241,97 @@ &spk_amp_l {
 &spk_amp_r {
 	firmware-name = "qcom/sm8550/ayn/odin2portal/aw883xx_acf.bin";
 };
+
+/delete-node/ &sdhc_2;
+
+&soc {
+	qcom_tzlog: qcom_tzlog {
+      	  status = "disabled";
+	};
+
+	arch_timer: arch_timer {
+        status = "disabled";
+	};
+
+	sdhc_2: sdhci@8804000 {
+		compatible = "qcom,sdhci-msm-v5-downstream";
+		reg = <0 0x08804000 0 0x1000>;
+		reg-names = "hc_mem";
+		interrupts = <GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH>,
+					<GIC_SPI 223 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-names = "hc_irq", "pwr_irq";
+		bus-width = <4>;
+		no-sdio;
+		no-mmc;
+		qcom,restore-after-cx-collapse;
+		qcom,uses_level_shifter;
+		qcom,dll_lock_bist_fail_wa;
+		clocks = <&gcc GCC_SDCC2_AHB_CLK>,
+			<&gcc GCC_SDCC2_APPS_CLK>;
+		clock-names = "iface", "core";
+
+		/*
+		 * DLL HSR settings. Refer go/hsr - <Target> DLL settings.
+		 * Note that the DLL_CONFIG_2 value is not passed from the
+		 * device tree, but it is calculated in the driver.
+		 */
+		qcom,dll-hsr-list = <0x0007442C 0x0 0x10
+					0x090106C0 0x80040868>;
+
+		iommus = <&apps_smmu 0x540 0x0>;
+		dma-coherent;
+		interconnects = <&aggre2_noc MASTER_SDCC_2 0 &mc_virt SLAVE_EBI1 0>,
+				<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_SDCC_2 0>;
+		interconnect-names = "sdhc-ddr", "cpu-sdhc";
+
+		qcom,msm-bus,name = "sdhc2";
+		qcom,msm-bus,num-cases = <0x07>;
+		qcom,msm-bus,num-paths = <0x02>;
+		qcom,msm-bus,vectors-KBps = <0x00 0x00 0x00 0x00 0x416 0xc80 0x640 0x640 0xff50 0x3d090 0x186a0 0x208c8 0x1fe9e 0x3d090 0x208c8 0x208c8 0x3fd3e 0x3d090 0x249f0 0x208c8 0x3fd3e 0xc3500 0x493e0 0x493e0 0x146cc2 0x3e8000 0x146cc2 0x3e8000>;
+		qcom,bus-bw-vectors-bps = <0x00 0x61a80 0x17d7840 0x2faf080 0x5f5e100 0xbebc200 0xffffffff>;
+
+		operating-points-v2 = <&sdhc2_opp_table>;
+
+		vdd-supply = <&vreg_l9b_2p9>;
+		qcom,vdd-voltage-level = <0x2d0370 0x2d2a80>;
+		qcom,vdd-current-level = <0x00 0xc3500>;
+
+		vdd-io-supply = <&vreg_l8b_1p8>;
+		qcom,vdd-io-voltage-level = <0x1b7740 0x2d2a80>;
+		qcom,vdd-io-current-level = <0x00 0x15e0>;
+
+		pinctrl-names = "default", "sleep";
+		pinctrl-0 = <&sdc2_default &sdc2_card_det_n>;
+		pinctrl-1 = <&sdc2_sleep &sdc2_card_det_n>;
+
+		cd-gpios = <&pm8550_gpios 12 GPIO_ACTIVE_LOW>;
+		resets = <&gcc GCC_SDCC2_BCR>;
+		reset-names = "core_reset";
+
+		qos0 {
+			mask = <0xf0>;
+			vote = <0x2c>;
+		};
+
+		qos1 {
+			mask = <0x0f>;
+			vote = <0x2c>;
+		};
+
+		sdhc2_opp_table: opp-table {
+			compatible = "operating-points-v2";
+
+			opp-100000000 {
+				opp-hz = <0x00 0x5f5e100>;
+				opp-peak-kBps = <0x27100 0x186a0>;
+				opp-avg-kBps = <0xc350 0x00>;
+			};
+
+			opp-202000000 {
+				opp-hz = <0x00 0xc0a4680>;
+				opp-peak-kBps = <0x30d40 0x1d4c0>;
+				opp-avg-kBps = <0x19640 0x00>;
+			};
+		};
+	};
+};
-- 
2.43.0

