do_sync	,	F_1
bfin_read16	,	F_31
SRREQ	,	V_21
VR_CTL	,	V_13
bfin_write_EBIU_SDRRC	,	F_23
size_t	,	T_1
bfin_read_EBIU_SDGCTL	,	F_17
CGU_CTL_VAL	,	V_2
bfin_write_PLL_LOCKCNT	,	F_21
mem_DDRCTL0	,	V_22
mem_DDRCTL2	,	V_24
mem_DDRCTL1	,	V_23
dma_io_base_addr	,	V_8
bfin_write_EBIU_DDRCTL0	,	F_26
bfin_write_EBIU_DDRCTL2	,	F_28
bfin_write_EBIU_DDRCTL1	,	F_27
CLKBUFOE	,	F_18
bfin_write16	,	F_19
ANOMALY_05000435	,	V_10
bfin_write_SIC_IWR	,	F_14
CONFIG_MEM_EBIU_DDRQUE	,	F_29
SIC_IWR0	,	F_7
SIC_IWR1	,	F_10
CGU_DIV_VAL	,	V_1
CONFIG_SCLK_DIV	,	V_17
IWR_DISABLE_ALL	,	V_11
SRFS	,	V_12
init_dmc	,	F_6
init_clocks	,	F_3
bfin_write_SIC_IWR2	,	F_13
bfin_write_SIC_IWR1	,	F_11
bfin_write_EBIU_DDRQUE	,	F_30
dma_register	,	V_6
bfin_write_SIC_IWR0	,	F_8
PLL_CTL_VAL	,	V_15
IWR_ENABLE	,	F_9
bfin_write_EBIU_SDGCTL	,	F_16
EBIU_SDGCTL	,	F_15
mem_SDGCTL	,	V_20
bfin_write_PLL_DIV	,	F_22
__builtin_bfin_ssync	,	F_2
bfin_read_VR_CTL	,	F_20
CONFIG_BFIN_DCLK	,	V_3
cfg	,	V_9
init_cgu	,	F_5
mem_SDRRC	,	V_18
SDGCTL_WIDTH	,	V_19
i	,	V_4
CONFIG_BF60x	,	F_4
CONFIG_CCLK_ACT_DIV	,	V_16
PLL_CTL	,	V_14
MAX_DMA_CHANNELS	,	V_5
bfin_read_EBIU_RSTCTL	,	F_25
dma	,	V_7
SIC_IWR2	,	F_12
bfin_write_EBIU_RSTCTL	,	F_24
