## VLSI Codes

### LAB 1 
Not gate made with magic VLSI and tested with IRSIM

### LAB 2
3 input NAND gate made with magic VLSI and tested using IRSIM

### LAB 3
32 bit ripple carry adder in verilog

### LAB 4
Universal shift register in verilog

### LAB 5
Wallace tree Multiplier in verilog 

### LAB 6
32 bit CLA in verilog

### LAB 7
Parity generator in verilog 

### LAB 8
Multiplier synthesized using ISE

### LAB 9
Program to show all paths in a given circuit modelled using structural verilog using Python

### DaddaMul
16 bit Dadda multiplier in verilog
