#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 25 00:38:32 2020
# Process ID: 20276
# Current directory: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4624 D:\SeniorProject\Oscilloscope_Senior_Project\Verilog\FullSystem\FullSystem.xpr
# Log file: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/vivado.log
# Journal file: D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/testbench_behav.wcfg
source testbench.tcl
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
relaunch_sim
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
relaunch_sim
run 8000 ns
relaunch_sim
run 8000 ns
relaunch_sim
run 8000 ns
relaunch_sim
run 8000 ns
save_wave_config {D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/testbench_behav.wcfg}
relaunch_sim
run 8000 ns
relaunch_sim
run 8000 ns
relaunch_sim
run 8000 ns
relaunch_sim
run 8000 ns
relaunch_sim
run 8000 ns
relaunch_sim
run 8000 ns
relaunch_sim
run 8000 ns
save_wave_config {D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/testbench_behav.wcfg
source testbench.tcl
relaunch_sim
run 8000 ns
relaunch_sim
run 8000 ns
relaunch_sim
run 8000 ns
save_wave_config {D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/testbench_behav.wcfg}
relaunch_sim
run 8000 ns
relaunch_sim
run 8000 ns
set_property -dict [list CONFIG.Enable_B {Always_Enabled}] [get_ips blk_mem_gen_0]
generate_target all [get_files  D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 4 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.ip_user_files/sim_scripts -ip_user_files_dir D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.ip_user_files -ipstatic_source_dir D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.cache/compile_simlib/modelsim} {questa=D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.cache/compile_simlib/questa} {riviera=D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.cache/compile_simlib/riviera} {activehdl=D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
save_wave_config {D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/testbench_behav.wcfg}
close_sim
launch_simulation
reset_run blk_mem_gen_0_synth_1
launch_simulation
open_wave_config D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/testbench_behav.wcfg
source testbench.tcl
run 8000 ns
save_wave_config {D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/testbench_behav.wcfg}
