;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* SW1 */
SW1__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
SW1__0__MASK EQU 0x40
SW1__0__PC EQU CYREG_PRT3_PC6
SW1__0__PORT EQU 3
SW1__0__SHIFT EQU 6
SW1__AG EQU CYREG_PRT3_AG
SW1__AMUX EQU CYREG_PRT3_AMUX
SW1__BIE EQU CYREG_PRT3_BIE
SW1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SW1__BYP EQU CYREG_PRT3_BYP
SW1__CTL EQU CYREG_PRT3_CTL
SW1__DM0 EQU CYREG_PRT3_DM0
SW1__DM1 EQU CYREG_PRT3_DM1
SW1__DM2 EQU CYREG_PRT3_DM2
SW1__DR EQU CYREG_PRT3_DR
SW1__INP_DIS EQU CYREG_PRT3_INP_DIS
SW1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SW1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SW1__LCD_EN EQU CYREG_PRT3_LCD_EN
SW1__MASK EQU 0x40
SW1__PORT EQU 3
SW1__PRT EQU CYREG_PRT3_PRT
SW1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SW1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SW1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SW1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SW1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SW1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SW1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SW1__PS EQU CYREG_PRT3_PS
SW1__SHIFT EQU 6
SW1__SLW EQU CYREG_PRT3_SLW

/* LED1 */
LED1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED1__0__MASK EQU 0x02
LED1__0__PC EQU CYREG_PRT2_PC1
LED1__0__PORT EQU 2
LED1__0__SHIFT EQU 1
LED1__AG EQU CYREG_PRT2_AG
LED1__AMUX EQU CYREG_PRT2_AMUX
LED1__BIE EQU CYREG_PRT2_BIE
LED1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED1__BYP EQU CYREG_PRT2_BYP
LED1__CTL EQU CYREG_PRT2_CTL
LED1__DM0 EQU CYREG_PRT2_DM0
LED1__DM1 EQU CYREG_PRT2_DM1
LED1__DM2 EQU CYREG_PRT2_DM2
LED1__DR EQU CYREG_PRT2_DR
LED1__INP_DIS EQU CYREG_PRT2_INP_DIS
LED1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED1__LCD_EN EQU CYREG_PRT2_LCD_EN
LED1__MASK EQU 0x02
LED1__PORT EQU 2
LED1__PRT EQU CYREG_PRT2_PRT
LED1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED1__PS EQU CYREG_PRT2_PS
LED1__SHIFT EQU 1
LED1__SLW EQU CYREG_PRT2_SLW

/* UART */
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB05_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB05_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB05_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB05_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB05_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB06_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB06_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB06_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB06_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB06_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB06_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB06_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB06_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB02_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB02_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB02_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB02_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB02_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB02_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB05_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB05_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB05_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB05_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB05_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB05_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB05_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB05_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x02
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x04
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x04
UART_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_TXInternalInterrupt__INTC_MASK EQU 0x04
UART_TXInternalInterrupt__INTC_NUMBER EQU 2
UART_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
UART_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Rx_RPi */
Rx_RPi__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Rx_RPi__0__MASK EQU 0x08
Rx_RPi__0__PC EQU CYREG_PRT3_PC3
Rx_RPi__0__PORT EQU 3
Rx_RPi__0__SHIFT EQU 3
Rx_RPi__AG EQU CYREG_PRT3_AG
Rx_RPi__AMUX EQU CYREG_PRT3_AMUX
Rx_RPi__BIE EQU CYREG_PRT3_BIE
Rx_RPi__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Rx_RPi__BYP EQU CYREG_PRT3_BYP
Rx_RPi__CTL EQU CYREG_PRT3_CTL
Rx_RPi__DM0 EQU CYREG_PRT3_DM0
Rx_RPi__DM1 EQU CYREG_PRT3_DM1
Rx_RPi__DM2 EQU CYREG_PRT3_DM2
Rx_RPi__DR EQU CYREG_PRT3_DR
Rx_RPi__INP_DIS EQU CYREG_PRT3_INP_DIS
Rx_RPi__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Rx_RPi__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Rx_RPi__LCD_EN EQU CYREG_PRT3_LCD_EN
Rx_RPi__MASK EQU 0x08
Rx_RPi__PORT EQU 3
Rx_RPi__PRT EQU CYREG_PRT3_PRT
Rx_RPi__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Rx_RPi__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Rx_RPi__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Rx_RPi__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Rx_RPi__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Rx_RPi__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Rx_RPi__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Rx_RPi__PS EQU CYREG_PRT3_PS
Rx_RPi__SHIFT EQU 3
Rx_RPi__SLW EQU CYREG_PRT3_SLW

/* Tx_RPi */
Tx_RPi__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Tx_RPi__0__MASK EQU 0x04
Tx_RPi__0__PC EQU CYREG_PRT12_PC2
Tx_RPi__0__PORT EQU 12
Tx_RPi__0__SHIFT EQU 2
Tx_RPi__AG EQU CYREG_PRT12_AG
Tx_RPi__BIE EQU CYREG_PRT12_BIE
Tx_RPi__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_RPi__BYP EQU CYREG_PRT12_BYP
Tx_RPi__DM0 EQU CYREG_PRT12_DM0
Tx_RPi__DM1 EQU CYREG_PRT12_DM1
Tx_RPi__DM2 EQU CYREG_PRT12_DM2
Tx_RPi__DR EQU CYREG_PRT12_DR
Tx_RPi__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_RPi__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_RPi__MASK EQU 0x04
Tx_RPi__PORT EQU 12
Tx_RPi__PRT EQU CYREG_PRT12_PRT
Tx_RPi__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_RPi__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_RPi__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_RPi__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_RPi__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_RPi__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_RPi__PS EQU CYREG_PRT12_PS
Tx_RPi__SHIFT EQU 2
Tx_RPi__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_RPi__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_RPi__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_RPi__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_RPi__SLW EQU CYREG_PRT12_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x03
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x08
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x08

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x04
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x10
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x10

/* Clock_3 */
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x05
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x20
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x20

/* Clock_4 */
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x01
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x02
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x02

/* Clock_5 */
Clock_5__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
Clock_5__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
Clock_5__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
Clock_5__CFG2_SRC_SEL_MASK EQU 0x07
Clock_5__INDEX EQU 0x06
Clock_5__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_5__PM_ACT_MSK EQU 0x40
Clock_5__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_5__PM_STBY_MSK EQU 0x40

/* Clock_6 */
Clock_6__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_6__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_6__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_6__CFG2_SRC_SEL_MASK EQU 0x07
Clock_6__INDEX EQU 0x00
Clock_6__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_6__PM_ACT_MSK EQU 0x01
Clock_6__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_6__PM_STBY_MSK EQU 0x01

/* PWM_CMG */
PWM_CMG_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_CMG_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_CMG_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_CMG_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_CMG_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_CMG_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_CMG_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_CMG_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_CMG_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_CMG_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_CMG_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_CMG_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_CMG_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
PWM_CMG_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_CMG_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
PWM_CMG_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_CMG_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_CMG_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_CMG_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_CMG_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
PWM_CMG_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_CMG_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_CMG_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_CMG_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_CMG_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
PWM_CMG_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
PWM_CMG_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_CMG_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_CMG_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_CMG_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_CMG_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_CMG_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
PWM_CMG_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
PWM_CMG_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST
PWM_CMG_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
PWM_CMG_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
PWM_CMG_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
PWM_CMG_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
PWM_CMG_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
PWM_CMG_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
PWM_CMG_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
PWM_CMG_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
PWM_CMG_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
PWM_CMG_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
PWM_CMG_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
PWM_CMG_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
PWM_CMG_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
PWM_CMG_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
PWM_CMG_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
PWM_CMG_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
PWM_CMG_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
PWM_CMG_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
PWM_CMG_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
PWM_CMG_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
PWM_CMG_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
PWM_CMG_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
PWM_CMG_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
PWM_CMG_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
PWM_CMG_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
PWM_CMG_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
PWM_CMG_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
PWM_CMG_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
PWM_CMG_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
PWM_CMG_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
PWM_CMG_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
PWM_CMG_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
PWM_CMG_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
PWM_CMG_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB01_F1

/* VDAC8_1 */
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC2_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC2_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC2_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x04
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x04
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC2_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC2_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC2_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC2_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC2_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC2_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC2_TST

/* PWM_Steer */
PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
PWM_Steer_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Steer_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Steer_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_Steer_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
PWM_Steer_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
PWM_Steer_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB13_CTL
PWM_Steer_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
PWM_Steer_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Steer_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_Steer_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_Steer_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
PWM_Steer_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Steer_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Steer_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_Steer_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
PWM_Steer_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Steer_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Steer_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Steer_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Steer_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Steer_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
PWM_Steer_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_Steer_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_Steer_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_Steer_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
PWM_Steer_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
PWM_Steer_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
PWM_Steer_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
PWM_Steer_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
PWM_Steer_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
PWM_Steer_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
PWM_Steer_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
PWM_Steer_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
PWM_Steer_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM_Steer_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
PWM_Steer_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
PWM_Steer_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
PWM_Steer_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
PWM_Steer_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
PWM_Steer_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
PWM_Steer_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
PWM_Steer_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
PWM_Steer_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
PWM_Steer_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_Steer_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
PWM_Steer_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
PWM_Steer_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
PWM_Steer_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_Steer_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

/* Gimbal_Timer */
Gimbal_Timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Gimbal_Timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Gimbal_Timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Gimbal_Timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Gimbal_Timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Gimbal_Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Gimbal_Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Gimbal_Timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
Gimbal_Timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
Gimbal_Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Gimbal_Timer_TimerHW__PM_ACT_MSK EQU 0x01
Gimbal_Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Gimbal_Timer_TimerHW__PM_STBY_MSK EQU 0x01
Gimbal_Timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
Gimbal_Timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
Gimbal_Timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* Steering_Dir */
Steering_Dir__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Steering_Dir__0__MASK EQU 0x08
Steering_Dir__0__PC EQU CYREG_PRT2_PC3
Steering_Dir__0__PORT EQU 2
Steering_Dir__0__SHIFT EQU 3
Steering_Dir__AG EQU CYREG_PRT2_AG
Steering_Dir__AMUX EQU CYREG_PRT2_AMUX
Steering_Dir__BIE EQU CYREG_PRT2_BIE
Steering_Dir__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Steering_Dir__BYP EQU CYREG_PRT2_BYP
Steering_Dir__CTL EQU CYREG_PRT2_CTL
Steering_Dir__DM0 EQU CYREG_PRT2_DM0
Steering_Dir__DM1 EQU CYREG_PRT2_DM1
Steering_Dir__DM2 EQU CYREG_PRT2_DM2
Steering_Dir__DR EQU CYREG_PRT2_DR
Steering_Dir__INP_DIS EQU CYREG_PRT2_INP_DIS
Steering_Dir__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Steering_Dir__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Steering_Dir__LCD_EN EQU CYREG_PRT2_LCD_EN
Steering_Dir__MASK EQU 0x08
Steering_Dir__PORT EQU 2
Steering_Dir__PRT EQU CYREG_PRT2_PRT
Steering_Dir__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Steering_Dir__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Steering_Dir__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Steering_Dir__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Steering_Dir__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Steering_Dir__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Steering_Dir__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Steering_Dir__PS EQU CYREG_PRT2_PS
Steering_Dir__SHIFT EQU 3
Steering_Dir__SLW EQU CYREG_PRT2_SLW

/* Steering_PWM */
Steering_PWM__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Steering_PWM__0__MASK EQU 0x10
Steering_PWM__0__PC EQU CYREG_PRT2_PC4
Steering_PWM__0__PORT EQU 2
Steering_PWM__0__SHIFT EQU 4
Steering_PWM__AG EQU CYREG_PRT2_AG
Steering_PWM__AMUX EQU CYREG_PRT2_AMUX
Steering_PWM__BIE EQU CYREG_PRT2_BIE
Steering_PWM__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Steering_PWM__BYP EQU CYREG_PRT2_BYP
Steering_PWM__CTL EQU CYREG_PRT2_CTL
Steering_PWM__DM0 EQU CYREG_PRT2_DM0
Steering_PWM__DM1 EQU CYREG_PRT2_DM1
Steering_PWM__DM2 EQU CYREG_PRT2_DM2
Steering_PWM__DR EQU CYREG_PRT2_DR
Steering_PWM__INP_DIS EQU CYREG_PRT2_INP_DIS
Steering_PWM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Steering_PWM__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Steering_PWM__LCD_EN EQU CYREG_PRT2_LCD_EN
Steering_PWM__MASK EQU 0x10
Steering_PWM__PORT EQU 2
Steering_PWM__PRT EQU CYREG_PRT2_PRT
Steering_PWM__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Steering_PWM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Steering_PWM__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Steering_PWM__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Steering_PWM__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Steering_PWM__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Steering_PWM__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Steering_PWM__PS EQU CYREG_PRT2_PS
Steering_PWM__SHIFT EQU 4
Steering_PWM__SLW EQU CYREG_PRT2_SLW

/* gimbal_motor */
gimbal_motor__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
gimbal_motor__0__MASK EQU 0x02
gimbal_motor__0__PC EQU CYREG_PRT0_PC1
gimbal_motor__0__PORT EQU 0
gimbal_motor__0__SHIFT EQU 1
gimbal_motor__AG EQU CYREG_PRT0_AG
gimbal_motor__AMUX EQU CYREG_PRT0_AMUX
gimbal_motor__BIE EQU CYREG_PRT0_BIE
gimbal_motor__BIT_MASK EQU CYREG_PRT0_BIT_MASK
gimbal_motor__BYP EQU CYREG_PRT0_BYP
gimbal_motor__CTL EQU CYREG_PRT0_CTL
gimbal_motor__DM0 EQU CYREG_PRT0_DM0
gimbal_motor__DM1 EQU CYREG_PRT0_DM1
gimbal_motor__DM2 EQU CYREG_PRT0_DM2
gimbal_motor__DR EQU CYREG_PRT0_DR
gimbal_motor__INP_DIS EQU CYREG_PRT0_INP_DIS
gimbal_motor__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
gimbal_motor__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
gimbal_motor__LCD_EN EQU CYREG_PRT0_LCD_EN
gimbal_motor__MASK EQU 0x02
gimbal_motor__PORT EQU 0
gimbal_motor__PRT EQU CYREG_PRT0_PRT
gimbal_motor__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
gimbal_motor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
gimbal_motor__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
gimbal_motor__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
gimbal_motor__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
gimbal_motor__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
gimbal_motor__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
gimbal_motor__PS EQU CYREG_PRT0_PS
gimbal_motor__SHIFT EQU 1
gimbal_motor__SLW EQU CYREG_PRT0_SLW

/* Gimbal_Encoder */
Gimbal_Encoder_A__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Gimbal_Encoder_A__0__MASK EQU 0x40
Gimbal_Encoder_A__0__PC EQU CYREG_PRT1_PC6
Gimbal_Encoder_A__0__PORT EQU 1
Gimbal_Encoder_A__0__SHIFT EQU 6
Gimbal_Encoder_A__AG EQU CYREG_PRT1_AG
Gimbal_Encoder_A__AMUX EQU CYREG_PRT1_AMUX
Gimbal_Encoder_A__BIE EQU CYREG_PRT1_BIE
Gimbal_Encoder_A__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Gimbal_Encoder_A__BYP EQU CYREG_PRT1_BYP
Gimbal_Encoder_A__CTL EQU CYREG_PRT1_CTL
Gimbal_Encoder_A__DM0 EQU CYREG_PRT1_DM0
Gimbal_Encoder_A__DM1 EQU CYREG_PRT1_DM1
Gimbal_Encoder_A__DM2 EQU CYREG_PRT1_DM2
Gimbal_Encoder_A__DR EQU CYREG_PRT1_DR
Gimbal_Encoder_A__INP_DIS EQU CYREG_PRT1_INP_DIS
Gimbal_Encoder_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Gimbal_Encoder_A__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Gimbal_Encoder_A__LCD_EN EQU CYREG_PRT1_LCD_EN
Gimbal_Encoder_A__MASK EQU 0x40
Gimbal_Encoder_A__PORT EQU 1
Gimbal_Encoder_A__PRT EQU CYREG_PRT1_PRT
Gimbal_Encoder_A__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Gimbal_Encoder_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Gimbal_Encoder_A__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Gimbal_Encoder_A__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Gimbal_Encoder_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Gimbal_Encoder_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Gimbal_Encoder_A__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Gimbal_Encoder_A__PS EQU CYREG_PRT1_PS
Gimbal_Encoder_A__SHIFT EQU 6
Gimbal_Encoder_A__SLW EQU CYREG_PRT1_SLW
Gimbal_Encoder_B__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Gimbal_Encoder_B__0__MASK EQU 0x80
Gimbal_Encoder_B__0__PC EQU CYREG_PRT1_PC7
Gimbal_Encoder_B__0__PORT EQU 1
Gimbal_Encoder_B__0__SHIFT EQU 7
Gimbal_Encoder_B__AG EQU CYREG_PRT1_AG
Gimbal_Encoder_B__AMUX EQU CYREG_PRT1_AMUX
Gimbal_Encoder_B__BIE EQU CYREG_PRT1_BIE
Gimbal_Encoder_B__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Gimbal_Encoder_B__BYP EQU CYREG_PRT1_BYP
Gimbal_Encoder_B__CTL EQU CYREG_PRT1_CTL
Gimbal_Encoder_B__DM0 EQU CYREG_PRT1_DM0
Gimbal_Encoder_B__DM1 EQU CYREG_PRT1_DM1
Gimbal_Encoder_B__DM2 EQU CYREG_PRT1_DM2
Gimbal_Encoder_B__DR EQU CYREG_PRT1_DR
Gimbal_Encoder_B__INP_DIS EQU CYREG_PRT1_INP_DIS
Gimbal_Encoder_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Gimbal_Encoder_B__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Gimbal_Encoder_B__LCD_EN EQU CYREG_PRT1_LCD_EN
Gimbal_Encoder_B__MASK EQU 0x80
Gimbal_Encoder_B__PORT EQU 1
Gimbal_Encoder_B__PRT EQU CYREG_PRT1_PRT
Gimbal_Encoder_B__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Gimbal_Encoder_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Gimbal_Encoder_B__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Gimbal_Encoder_B__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Gimbal_Encoder_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Gimbal_Encoder_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Gimbal_Encoder_B__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Gimbal_Encoder_B__PS EQU CYREG_PRT1_PS
Gimbal_Encoder_B__SHIFT EQU 7
Gimbal_Encoder_B__SLW EQU CYREG_PRT1_SLW
Gimbal_Encoder_bQuadDec_Stsreg__0__MASK EQU 0x01
Gimbal_Encoder_bQuadDec_Stsreg__0__POS EQU 0
Gimbal_Encoder_bQuadDec_Stsreg__1__MASK EQU 0x02
Gimbal_Encoder_bQuadDec_Stsreg__1__POS EQU 1
Gimbal_Encoder_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Gimbal_Encoder_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
Gimbal_Encoder_bQuadDec_Stsreg__2__MASK EQU 0x04
Gimbal_Encoder_bQuadDec_Stsreg__2__POS EQU 2
Gimbal_Encoder_bQuadDec_Stsreg__3__MASK EQU 0x08
Gimbal_Encoder_bQuadDec_Stsreg__3__POS EQU 3
Gimbal_Encoder_bQuadDec_Stsreg__MASK EQU 0x0F
Gimbal_Encoder_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
Gimbal_Encoder_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Gimbal_Encoder_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
Gimbal_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB10_CTL
Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Gimbal_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB10_MSK
Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Gimbal_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST

/* Handle_Encoder */
Handle_Encoder_A__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Handle_Encoder_A__0__MASK EQU 0x80
Handle_Encoder_A__0__PC EQU CYREG_PRT0_PC7
Handle_Encoder_A__0__PORT EQU 0
Handle_Encoder_A__0__SHIFT EQU 7
Handle_Encoder_A__AG EQU CYREG_PRT0_AG
Handle_Encoder_A__AMUX EQU CYREG_PRT0_AMUX
Handle_Encoder_A__BIE EQU CYREG_PRT0_BIE
Handle_Encoder_A__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Handle_Encoder_A__BYP EQU CYREG_PRT0_BYP
Handle_Encoder_A__CTL EQU CYREG_PRT0_CTL
Handle_Encoder_A__DM0 EQU CYREG_PRT0_DM0
Handle_Encoder_A__DM1 EQU CYREG_PRT0_DM1
Handle_Encoder_A__DM2 EQU CYREG_PRT0_DM2
Handle_Encoder_A__DR EQU CYREG_PRT0_DR
Handle_Encoder_A__INP_DIS EQU CYREG_PRT0_INP_DIS
Handle_Encoder_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Handle_Encoder_A__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Handle_Encoder_A__LCD_EN EQU CYREG_PRT0_LCD_EN
Handle_Encoder_A__MASK EQU 0x80
Handle_Encoder_A__PORT EQU 0
Handle_Encoder_A__PRT EQU CYREG_PRT0_PRT
Handle_Encoder_A__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Handle_Encoder_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Handle_Encoder_A__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Handle_Encoder_A__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Handle_Encoder_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Handle_Encoder_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Handle_Encoder_A__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Handle_Encoder_A__PS EQU CYREG_PRT0_PS
Handle_Encoder_A__SHIFT EQU 7
Handle_Encoder_A__SLW EQU CYREG_PRT0_SLW
Handle_Encoder_B__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Handle_Encoder_B__0__MASK EQU 0x40
Handle_Encoder_B__0__PC EQU CYREG_PRT0_PC6
Handle_Encoder_B__0__PORT EQU 0
Handle_Encoder_B__0__SHIFT EQU 6
Handle_Encoder_B__AG EQU CYREG_PRT0_AG
Handle_Encoder_B__AMUX EQU CYREG_PRT0_AMUX
Handle_Encoder_B__BIE EQU CYREG_PRT0_BIE
Handle_Encoder_B__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Handle_Encoder_B__BYP EQU CYREG_PRT0_BYP
Handle_Encoder_B__CTL EQU CYREG_PRT0_CTL
Handle_Encoder_B__DM0 EQU CYREG_PRT0_DM0
Handle_Encoder_B__DM1 EQU CYREG_PRT0_DM1
Handle_Encoder_B__DM2 EQU CYREG_PRT0_DM2
Handle_Encoder_B__DR EQU CYREG_PRT0_DR
Handle_Encoder_B__INP_DIS EQU CYREG_PRT0_INP_DIS
Handle_Encoder_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Handle_Encoder_B__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Handle_Encoder_B__LCD_EN EQU CYREG_PRT0_LCD_EN
Handle_Encoder_B__MASK EQU 0x40
Handle_Encoder_B__PORT EQU 0
Handle_Encoder_B__PRT EQU CYREG_PRT0_PRT
Handle_Encoder_B__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Handle_Encoder_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Handle_Encoder_B__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Handle_Encoder_B__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Handle_Encoder_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Handle_Encoder_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Handle_Encoder_B__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Handle_Encoder_B__PS EQU CYREG_PRT0_PS
Handle_Encoder_B__SHIFT EQU 6
Handle_Encoder_B__SLW EQU CYREG_PRT0_SLW
Handle_Encoder_bQuadDec_Stsreg__0__MASK EQU 0x01
Handle_Encoder_bQuadDec_Stsreg__0__POS EQU 0
Handle_Encoder_bQuadDec_Stsreg__1__MASK EQU 0x02
Handle_Encoder_bQuadDec_Stsreg__1__POS EQU 1
Handle_Encoder_bQuadDec_Stsreg__2__MASK EQU 0x04
Handle_Encoder_bQuadDec_Stsreg__2__POS EQU 2
Handle_Encoder_bQuadDec_Stsreg__3__MASK EQU 0x08
Handle_Encoder_bQuadDec_Stsreg__3__POS EQU 3
Handle_Encoder_bQuadDec_Stsreg__MASK EQU 0x0F
Handle_Encoder_bQuadDec_Stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
Handle_Encoder_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Handle_Encoder_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Handle_Encoder_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Handle_Encoder_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
Handle_Encoder_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
Handle_Encoder_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB11_CTL
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB11_MSK
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB06_MSK
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB06_ST

/* Steering_Timer */
Steering_Timer_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
Steering_Timer_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
Steering_Timer_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
Steering_Timer_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
Steering_Timer_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
Steering_Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Steering_Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Steering_Timer_TimerHW__PER0 EQU CYREG_TMR1_PER0
Steering_Timer_TimerHW__PER1 EQU CYREG_TMR1_PER1
Steering_Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Steering_Timer_TimerHW__PM_ACT_MSK EQU 0x02
Steering_Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Steering_Timer_TimerHW__PM_STBY_MSK EQU 0x02
Steering_Timer_TimerHW__RT0 EQU CYREG_TMR1_RT0
Steering_Timer_TimerHW__RT1 EQU CYREG_TMR1_RT1
Steering_Timer_TimerHW__SR0 EQU CYREG_TMR1_SR0

/* flywheel_motor */
flywheel_motor__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
flywheel_motor__0__MASK EQU 0x01
flywheel_motor__0__PC EQU CYREG_PRT0_PC0
flywheel_motor__0__PORT EQU 0
flywheel_motor__0__SHIFT EQU 0
flywheel_motor__AG EQU CYREG_PRT0_AG
flywheel_motor__AMUX EQU CYREG_PRT0_AMUX
flywheel_motor__BIE EQU CYREG_PRT0_BIE
flywheel_motor__BIT_MASK EQU CYREG_PRT0_BIT_MASK
flywheel_motor__BYP EQU CYREG_PRT0_BYP
flywheel_motor__CTL EQU CYREG_PRT0_CTL
flywheel_motor__DM0 EQU CYREG_PRT0_DM0
flywheel_motor__DM1 EQU CYREG_PRT0_DM1
flywheel_motor__DM2 EQU CYREG_PRT0_DM2
flywheel_motor__DR EQU CYREG_PRT0_DR
flywheel_motor__INP_DIS EQU CYREG_PRT0_INP_DIS
flywheel_motor__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
flywheel_motor__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
flywheel_motor__LCD_EN EQU CYREG_PRT0_LCD_EN
flywheel_motor__MASK EQU 0x01
flywheel_motor__PORT EQU 0
flywheel_motor__PRT EQU CYREG_PRT0_PRT
flywheel_motor__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
flywheel_motor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
flywheel_motor__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
flywheel_motor__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
flywheel_motor__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
flywheel_motor__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
flywheel_motor__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
flywheel_motor__PS EQU CYREG_PRT0_PS
flywheel_motor__SHIFT EQU 0
flywheel_motor__SLW EQU CYREG_PRT0_SLW

/* Timer_Interrupt */
Timer_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Timer_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Timer_Interrupt__INTC_MASK EQU 0x02
Timer_Interrupt__INTC_NUMBER EQU 1
Timer_Interrupt__INTC_PRIOR_NUM EQU 7
Timer_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Timer_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Timer_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Rpi_Tx_Interrupt */
Rpi_Tx_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Rpi_Tx_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Rpi_Tx_Interrupt__INTC_MASK EQU 0x01
Rpi_Tx_Interrupt__INTC_NUMBER EQU 0
Rpi_Tx_Interrupt__INTC_PRIOR_NUM EQU 7
Rpi_Tx_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Rpi_Tx_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Rpi_Tx_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* gimbal_direction */
gimbal_direction__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
gimbal_direction__0__MASK EQU 0x04
gimbal_direction__0__PC EQU CYREG_PRT0_PC2
gimbal_direction__0__PORT EQU 0
gimbal_direction__0__SHIFT EQU 2
gimbal_direction__AG EQU CYREG_PRT0_AG
gimbal_direction__AMUX EQU CYREG_PRT0_AMUX
gimbal_direction__BIE EQU CYREG_PRT0_BIE
gimbal_direction__BIT_MASK EQU CYREG_PRT0_BIT_MASK
gimbal_direction__BYP EQU CYREG_PRT0_BYP
gimbal_direction__CTL EQU CYREG_PRT0_CTL
gimbal_direction__DM0 EQU CYREG_PRT0_DM0
gimbal_direction__DM1 EQU CYREG_PRT0_DM1
gimbal_direction__DM2 EQU CYREG_PRT0_DM2
gimbal_direction__DR EQU CYREG_PRT0_DR
gimbal_direction__INP_DIS EQU CYREG_PRT0_INP_DIS
gimbal_direction__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
gimbal_direction__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
gimbal_direction__LCD_EN EQU CYREG_PRT0_LCD_EN
gimbal_direction__MASK EQU 0x04
gimbal_direction__PORT EQU 0
gimbal_direction__PRT EQU CYREG_PRT0_PRT
gimbal_direction__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
gimbal_direction__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
gimbal_direction__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
gimbal_direction__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
gimbal_direction__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
gimbal_direction__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
gimbal_direction__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
gimbal_direction__PS EQU CYREG_PRT0_PS
gimbal_direction__SHIFT EQU 2
gimbal_direction__SLW EQU CYREG_PRT0_SLW

/* Gimbal_Control_Loop_Interrupt */
Gimbal_Control_Loop_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Gimbal_Control_Loop_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Gimbal_Control_Loop_Interrupt__INTC_MASK EQU 0x20000
Gimbal_Control_Loop_Interrupt__INTC_NUMBER EQU 17
Gimbal_Control_Loop_Interrupt__INTC_PRIOR_NUM EQU 7
Gimbal_Control_Loop_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
Gimbal_Control_Loop_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Gimbal_Control_Loop_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Steering_Control_Loop_Interrupt */
Steering_Control_Loop_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Steering_Control_Loop_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Steering_Control_Loop_Interrupt__INTC_MASK EQU 0x40000
Steering_Control_Loop_Interrupt__INTC_NUMBER EQU 18
Steering_Control_Loop_Interrupt__INTC_PRIOR_NUM EQU 7
Steering_Control_Loop_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_18
Steering_Control_Loop_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Steering_Control_Loop_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
