;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD <130, 9
	SPL 0, <402
	SUB @-127, 100
	SUB #12, @200
	SUB @-127, 100
	SUB 12, @10
	SLT 121, 0
	SLT 121, 0
	SUB 12, @10
	SLT 121, 0
	SUB @121, 106
	JMP <-198, 107
	ADD <130, 9
	SUB 1, <-1
	SUB @121, 106
	MOV <-0, 0
	SUB -207, <-120
	MOV <-0, 0
	MOV -7, <-20
	SLT 121, 0
	SUB 90, 836
	JMZ -998, 107
	SLT 121, 0
	ADD -208, -125
	DAT #-208, <-125
	JMN @42, 200
	JMN @42, 200
	JMN 12, 10
	ADD @-198, 107
	MOV <0, 0
	SUB @121, 106
	DAT #-208, <-145
	SUB 0, 336
	MOV <0, 0
	SUB 0, 33
	JMP <-198, 107
	DAT #-108, <-125
	SUB 12, @10
	CMP -207, <-120
	JMN 82, 10
	SPL 0, <402
	SUB #12, @200
	SPL 0, <402
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
