Source Program:
var x,y,z,v,w;
procedure a;
  var x,y,u,v;
  procedure b;
    var y,z,v;
    procedure c;
      var y,z;
      begin
        z:=1;
        x:=y+z+w
      end;
    begin
      y:=x+u+w;
      call c
    end;
  begin
    z:=2;
    u:=z+w;
    call b
  end;
begin
  x:=1; y:=2; z:=3; v:=4; w:=5;
  x:=v+w;
  write z;
  call a
end.


Lexeme Table:
lexeme token type
var 29
x 2
, 17
y 2
, 17
z 2
, 17
v 2
, 17
w 2
; 18
procedure 30
a 2
; 18
var 29
x 2
, 17
y 2
, 17
u 2
, 17
v 2
; 18
procedure 30
b 2
; 18
var 29
y 2
, 17
z 2
, 17
v 2
; 18
procedure 30
c 2
; 18
var 29
y 2
, 17
z 2
; 18
begin 21
z 2
:= 20
1 3
; 18
x 2
:= 20
y 2
+ 4
z 2
+ 4
w 2
end 22
; 18
begin 21
y 2
:= 20
x 2
+ 4
u 2
+ 4
w 2
; 18
call 27
c 2
end 22
; 18
begin 21
z 2
:= 20
2 3
; 18
u 2
:= 20
z 2
+ 4
w 2
; 18
call 27
b 2
end 22
; 18
begin 21
x 2
:= 20
1 3
; 18
y 2
:= 20
2 3
; 18
z 2
:= 20
3 3
; 18
v 2
:= 20
4 3
; 18
w 2
:= 20
5 3
; 18
x 2
:= 20
v 2
+ 4
w 2
; 18
write 31
z 2
; 18
call 27
a 2
end 22
. 19


Lexeme List:
29 2 x 17 2 y 17 2 z 17 2 v 17 2 w 18 30 2 a 18 29 2 x 17 2 y 17 2 u 17 2 v 18 30 2 b 18 29 2 y 17 2 z 17 2 v 18 30 2 c 18 29 2 y 17 2 z 18 21 2 z 20 3 1 18 2 x 20 2 y 4 2 z 4 2 w 22 18 21 2 y 20 2 x 4 2 u 4 2 w 18 27 2 c 22 18 21 2 z 20 3 2 18 2 u 20 2 z 4 2 w 18 27 2 b 22 18 21 2 x 20 3 1 18 2 y 20 3 2 18 2 z 20 3 3 18 2 v 20 3 4 18 2 w 20 3 5 18 2 x 20 2 v 4 2 w 18 31 2 z 18 27 2 a 22 19 

No errors encountered. Program is Syntatically correct.

Instruction(s)
--------------------
07 00 00 01
07 00 00 32
07 00 00 23
07 00 00 14
06 00 00 06
01 00 00 01
04 00 00 06
03 00 00 04
03 01 00 04
11 01 01 02
03 01 00 04
11 01 01 02
04 00 02 05
02 00 00 00
06 00 00 07
03 00 02 04
03 01 02 04
11 01 01 02
03 01 02 04
11 01 01 02
04 00 01 05
05 00 02 04
02 00 00 00
06 00 00 08
01 00 01 02
04 00 01 23
03 00 01 04
03 01 01 04
11 01 01 02
04 00 00 07
05 00 01 03
02 00 00 00
06 00 00 09
01 00 00 01
04 00 01 05
01 00 01 02
04 00 01 06
01 00 01 03
04 00 00 32
01 00 00 04
04 00 01 08
01 00 01 05
04 00 00 09
03 00 00 04
03 01 00 04
11 01 01 02
04 00 01 05
03 00 00 32
09 01 00 01
05 00 00 02
09 00 00 03



 OP   Rg Lx Vl[ PC BP SP]
JMP   0  0  1[  1  1  0] 
	Registers:[  0  0  0  0  0  0  0  0]
JMP   0  0 32[ 32  1  0] 
	Registers:[  0  0  0  0  0  0  0  0]
INC   0  0  9[ 33  1  9]   0   0   0   0   0   0   0   0   0 
	Registers:[  0  0  0  0  0  0  0  0]
LIT   0  0  1[ 34  1  9]   0   0   0   0   0   0   0   0   0 
	Registers:[  1  0  0  0  0  0  0  0]
STO   0  1  5[ 35  1  9]   0   0   0   0   1   0   0   0   0 
	Registers:[  1  0  0  0  0  0  0  0]
LIT   0  1  2[ 36  1  9]   0   0   0   0   1   0   0   0   0 
	Registers:[  2  0  0  0  0  0  0  0]
STO   0  1  6[ 37  1  9]   0   0   0   0   1   2   0   0   0 
	Registers:[  2  0  0  0  0  0  0  0]
LIT   0  1  3[ 38  1  9]   0   0   0   0   1   2   0   0   0 
	Registers:[  3  0  0  0  0  0  0  0]
STO   0  0 32[ 39  1  9]   0   0   0   0   1   2   0   0   0 
	Registers:[  3  0  0  0  0  0  0  0]
LIT   0  0  4[ 40  1  9]   0   0   0   0   1   2   0   0   0 
	Registers:[  4  0  0  0  0  0  0  0]
STO   0  1  8[ 41  1  9]   0   0   0   0   1   2   0   4   0 
	Registers:[  4  0  0  0  0  0  0  0]
LIT   0  1  5[ 42  1  9]   0   0   0   0   1   2   0   4   0 
	Registers:[  5  0  0  0  0  0  0  0]
STO   0  0  9[ 43  1  9]   0   0   0   0   1   2   0   4   0 
	Registers:[  5  0  0  0  0  0  0  0]
LOD   0  0  4[ 44  1  9]   0   0   0   0   1   2   0   4   0 
	Registers:[  1  0  0  0  0  0  0  0]
LOD   1  0  4[ 45  1  9]   0   0   0   0   1   2   0   4   0 
	Registers:[  1  1  0  0  0  0  0  0]
ADD   1  1  2[ 46  1  9]   0   0   0   0   1   2   0   4   0 
	Registers:[  1  1  0  0  0  0  0  0]
STO   0  1  5[ 47  1  9]   0   0   0   0   1   2   0   4   0 
	Registers:[  1  1  0  0  0  0  0  0]
LOD   0  0 32[ 48  1  9]   0   0   0   0   1   2   0   4   0 
	Registers:[  3  1  0  0  0  0  0  0]
1
SIO   1  0  1[ 49  1  9]   0   0   0   0   1   2   0   4   0 
	Registers:[  3  1  0  0  0  0  0  0]
CAL   0  0  2[  2 10  9]   0   0   0   0   1   2   0   4   0 |
	Registers:[  3  1  0  0  0  0  0  0]
JMP   0  0 23[ 23 10  9]   0   0   0   0   1   2   0   4   0 |
	Registers:[  3  1  0  0  0  0  0  0]
INC   0  0  8[ 24 10 17]   0   0   0   0   1   2   0   4   0 |  0   1   1  50   0   0   0   0 
	Registers:[  3  1  0  0  0  0  0  0]
LIT   0  1  2[ 25 10 17]   0   0   0   0   1   2   0   4   0 |  0   1   1  50   0   0   0   0 
	Registers:[  2  1  0  0  0  0  0  0]
STO   0  1 23[ 26 10 17]   0   0   0   0   1   2   0   4   0 |  0   1   1  50   0   0   0   0 
	Registers:[  2  1  0  0  0  0  0  0]
LOD   0  1  4[ 27 10 17]   0   0   0   0   1   2   0   4   0 |  0   1   1  50   0   0   0   0 
	Registers:[  1  1  0  0  0  0  0  0]
LOD   1  1  4[ 28 10 17]   0   0   0   0   1   2   0   4   0 |  0   1   1  50   0   0   0   0 
	Registers:[  1  1  0  0  0  0  0  0]
ADD   1  1  2[ 29 10 17]   0   0   0   0   1   2   0   4   0 |  0   1   1  50   0   0   0   0 
	Registers:[  1  1  0  0  0  0  0  0]
STO   0  0  7[ 30 10 17]   0   0   0   0   1   2   0   4   0 |  0   1   1  50   0   0   0   1 
	Registers:[  1  1  0  0  0  0  0  0]
CAL   0  1  3[  3 18 17]   0   0   0   0   1   2   0   4   0 |  0   1   1  50   0   0   0   1 |
	Registers:[  1  1  0  0  0  0  0  0]
JMP   0  0 14[ 14 18 17]   0   0   0   0   1   2   0   4   0 |  0   1   1  50   0   0   0   1 |
	Registers:[  1  1  0  0  0  0  0  0]
INC   0  0  7[ 15 18 24]   0   0   0   0   1   2   0   4   0 |  0   1   1  50   0   0   0   1 |  0   1  10  31   0   0   2 
	Registers:[  1  1  0  0  0  0  0  0]
LOD   0  2  4[ 16 18 24]   0   0   0   0   1   2   0   4   0 |  0   1   1  50   0   0   0   1 |  0   1  10  31   0   0   2 
	Registers:[  0  1  0  0  0  0  0  0]
LOD   1  2  4[ 17 18 24]   0   0   0   0   1   2   0   4   0 |  0   1   1  50   0   0   0   1 |  0   1  10  31   0   0   2 
	Registers:[  0  0  0  0  0  0  0  0]
ADD   1  1  2[ 18 18 24]   0   0   0   0   1   2   0   4   0 |  0   1   1  50   0   0   0   1 |  0   1  10  31   0   0   2 
	Registers:[  0  0  0  0  0  0  0  0]
LOD   1  2  4[ 19 18 24]   0   0   0   0   1   2   0   4   0 |  0   1   1  50   0   0   0   1 |  0   1  10  31   0   0   2 
	Registers:[  0  0  0  0  0  0  0  0]
ADD   1  1  2[ 20 18 24]   0   0   0   0   1   2   0   4   0 |  0   1   1  50   0   0   0   1 |  0   1  10  31   0   0   2 
	Registers:[  0  0  0  0  0  0  0  0]
STO   0  1  5[ 21 18 24]   0   0   0   0   1   0   0   4   0 |  0   1   1  50   0   0   0   1 |  0   1  10  31   0   0   2 
	Registers:[  0  0  0  0  0  0  0  0]
CAL   0  2  4[  4 25 24]   0   0   0   0   1   0   0   4   0 |  0   1   1  50   0   0   0   1 |  0   1  10  31   0   0   2 |
	Registers:[  0  0  0  0  0  0  0  0]
INC   0  0  6[  5 25 30]   0   0   0   0   1   0   0   4   0 |  0   1   1  50   0   0   0   1 |  0   1  10  31   0   0   2 |  0   0  18  22   0   0 
	Registers:[  0  0  0  0  0  0  0  0]
LIT   0  0  1[  6 25 30]   0   0   0   0   1   0   0   4   0 |  0   1   1  50   0   0   0   1 |  0   1  10  31   0   0   2 |  0   0  18  22   0   0 
	Registers:[  1  0  0  0  0  0  0  0]
STO   0  0  6[  7 25 30]   0   0   0   0   1   0   0   4   0 |  0   1   1  50   0   0   0   1 |  0   1  10  31   0   0   2 |  0   0  18  22   0   0 
	Registers:[  1  0  0  0  0  0  0  0]
LOD   0  0  4[  8 25 30]   0   0   0   0   1   0   0   4   0 |  0   1   1  50   0   0   0   1 |  0   1  10  31   0   0   2 |  0   0  18  22   0   0 
	Registers:[  0  0  0  0  0  0  0  0]
LOD   1  0  4[  9 25 30]   0   0   0   0   1   0   0   4   0 |  0   1   1  50   0   0   0   1 |  0   1  10  31   0   0   2 |  0   0  18  22   0   0 
	Registers:[  0  0  0  0  0  0  0  0]
ADD   1  1  2[ 10 25 30]   0   0   0   0   1   0   0   4   0 |  0   1   1  50   0   0   0   1 |  0   1  10  31   0   0   2 |  0   0  18  22   0   0 
	Registers:[  0  0  0  0  0  0  0  0]
LOD   1  0  4[ 11 25 30]   0   0   0   0   1   0   0   4   0 |  0   1   1  50   0   0   0   1 |  0   1  10  31   0   0   2 |  0   0  18  22   0   0 
	Registers:[  0  0  0  0  0  0  0  0]
ADD   1  1  2[ 12 25 30]   0   0   0   0   1   0   0   4   0 |  0   1   1  50   0   0   0   1 |  0   1  10  31   0   0   2 |  0   0  18  22   0   0 
	Registers:[  0  0  0  0  0  0  0  0]
STO   0  2  5[ 13 25 30]   0   0   0   0   0   0   0   4   0 |  0   1   1  50   0   0   0   1 |  0   1  10  31   0   0   2 |  0   0  18  22   0   0 
	Registers:[  0  0  0  0  0  0  0  0]
RTN   0  0  0[ 22 18 24]   0   0   0   0   0   0   0   4   0 |  0   1   1  50   0   0   0   1 |  0   1  10  31   0   0   2 
	Registers:[  0  0  0  0  0  0  0  0]
RTN   0  0  0[ 31 10 17]   0   0   0   0   0   0   0   4   0 |  0   1   1  50   0   0   0   1 
	Registers:[  0  0  0  0  0  0  0  0]
RTN   0  0  0[ 50  1  9]   0   0   0   0   0   0   0   4   0 
	Registers:[  0  0  0  0  0  0  0  0]
SIO   0  0  3[ 51  1  9]   0   0   0   0   0   0   0   4   0 
	Registers:[  0  0  0  0  0  0  0  0]
