Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Wed Feb 22 22:49:56 2017
| Host         : DESKTOP-AO4G6AL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file scaler_to_vpss_timing_summary_postroute_physopted.rpt -rpx scaler_to_vpss_timing_summary_postroute_physopted.rpx
| Design       : scaler_to_vpss
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.097       -0.874                     12                60461        0.018        0.000                      0                60407        1.416        0.000                       0                 24001  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
clk_fpga_0             {0.000 10.000}       20.000          50.000          
clk_fpga_1             {0.000 3.333}        6.666           150.015         
clk_fpga_2             {0.000 2.666}        5.333           187.512         
fmc_imageon_hdmii_clk  {0.000 3.365}        6.730           148.588         
si570_usrclk_p         {0.000 3.365}        6.730           148.588         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                   9.447        0.000                      0                 6102        0.018        0.000                      0                 6102        8.750        0.000                       0                  3094  
clk_fpga_1                   0.186        0.000                      0                28346        0.035        0.000                      0                28346        2.083        0.000                       0                 10482  
clk_fpga_2                  -0.097       -0.874                     12                15123        0.020        0.000                      0                15123        1.416        0.000                       0                  5987  
fmc_imageon_hdmii_clk        0.530        0.000                      0                 4555        0.104        0.000                      0                 4555        2.385        0.000                       0                  2233  
si570_usrclk_p               0.314        0.000                      0                 4577        0.048        0.000                      0                 4577        2.385        0.000                       0                  2205  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_2      clk_fpga_1            3.597        0.000                      0                   15                                                                        
clk_fpga_1      clk_fpga_2            4.756        0.000                      0                   15                                                                        
si570_usrclk_p  clk_fpga_2            4.742        0.000                      0                   12                                                                        
clk_fpga_2      si570_usrclk_p        3.386        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      clk_fpga_0             clk_fpga_0                  17.020        0.000                      0                  555        0.220        0.000                      0                  555  
**async_default**      clk_fpga_1             clk_fpga_1                   3.687        0.000                      0                  698        0.181        0.000                      0                  698  
**async_default**      clk_fpga_2             clk_fpga_2                   0.860        0.000                      0                  443        0.202        0.000                      0                  443  
**async_default**      fmc_imageon_hdmii_clk  fmc_imageon_hdmii_clk        4.778        0.000                      0                    4        0.387        0.000                      0                    4  
**async_default**      si570_usrclk_p         si570_usrclk_p               4.136        0.000                      0                    4        0.381        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.447ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.277ns  (logic 1.572ns (15.296%)  route 8.705ns (84.704%))
  Logic Levels:           9  (LUT1=1 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 22.833 - 20.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.657     2.951    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_aclk
    SLICE_X44Y18         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.407 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           0.991     4.398    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg_n_2
    SLICE_X41Y21         LUT1 (Prop_lut1_I0_O)        0.124     4.522 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_axi_bvalid_INST_0/O
                         net (fo=1, routed)           0.807     5.329    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[0]
    SLICE_X41Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.453 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           1.255     6.708    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_bvalid_i_reg_2
    SLICE_X39Y33         LUT5 (Prop_lut5_I4_O)        0.124     6.832 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=2, routed)           1.651     8.483    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[2]
    SLICE_X32Y74         LUT5 (Prop_lut5_I1_O)        0.124     8.607 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.670     9.277    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_2_n_2
    SLICE_X32Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.401 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           1.127    10.528    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_i_reg
    SLICE_X32Y78         LUT5 (Prop_lut5_I4_O)        0.124    10.652 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.764    12.416    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X39Y102        LUT4 (Prop_lut4_I0_O)        0.124    12.540 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=2, routed)           0.275    12.815    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake
    SLICE_X39Y102        LUT5 (Prop_lut5_I0_O)        0.124    12.939 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/s_bresp_acc[1]_i_2/O
                         net (fo=2, routed)           0.166    13.104    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc
    SLICE_X39Y102        LUT5 (Prop_lut5_I1_O)        0.124    13.228 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000    13.228    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_2
    SLICE_X39Y102        FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.654    22.833    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X39Y102        FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.115    22.948    
                         clock uncertainty           -0.302    22.646    
    SLICE_X39Y102        FDRE (Setup_fdre_C_D)        0.029    22.675    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         22.675    
                         arrival time                         -13.228    
  -------------------------------------------------------------------
                         slack                                  9.447    

Slack (MET) :             9.452ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.274ns  (logic 1.572ns (15.300%)  route 8.702ns (84.700%))
  Logic Levels:           9  (LUT1=1 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 22.833 - 20.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.657     2.951    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_aclk
    SLICE_X44Y18         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.407 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           0.991     4.398    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg_n_2
    SLICE_X41Y21         LUT1 (Prop_lut1_I0_O)        0.124     4.522 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_axi_bvalid_INST_0/O
                         net (fo=1, routed)           0.807     5.329    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[0]
    SLICE_X41Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.453 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           1.255     6.708    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_bvalid_i_reg_2
    SLICE_X39Y33         LUT5 (Prop_lut5_I4_O)        0.124     6.832 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=2, routed)           1.651     8.483    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[2]
    SLICE_X32Y74         LUT5 (Prop_lut5_I1_O)        0.124     8.607 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.670     9.277    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_2_n_2
    SLICE_X32Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.401 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           1.127    10.528    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_i_reg
    SLICE_X32Y78         LUT5 (Prop_lut5_I4_O)        0.124    10.652 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.764    12.416    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X39Y102        LUT4 (Prop_lut4_I0_O)        0.124    12.540 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=2, routed)           0.275    12.815    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake
    SLICE_X39Y102        LUT5 (Prop_lut5_I0_O)        0.124    12.939 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/s_bresp_acc[1]_i_2/O
                         net (fo=2, routed)           0.163    13.101    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc
    SLICE_X39Y102        LUT5 (Prop_lut5_I1_O)        0.124    13.225 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000    13.225    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_2
    SLICE_X39Y102        FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.654    22.833    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X39Y102        FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.115    22.948    
                         clock uncertainty           -0.302    22.646    
    SLICE_X39Y102        FDRE (Setup_fdre_C_D)        0.031    22.677    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         22.677    
                         arrival time                         -13.225    
  -------------------------------------------------------------------
                         slack                                  9.452    

Slack (MET) :             9.577ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.071ns  (logic 1.324ns (13.147%)  route 8.747ns (86.853%))
  Logic Levels:           7  (LUT1=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 22.833 - 20.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.657     2.951    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_aclk
    SLICE_X44Y18         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDPE (Prop_fdpe_C_Q)         0.456     3.407 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           0.991     4.398    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg_n_2
    SLICE_X41Y21         LUT1 (Prop_lut1_I0_O)        0.124     4.522 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_axi_bvalid_INST_0/O
                         net (fo=1, routed)           0.807     5.329    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[0]
    SLICE_X41Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.453 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           1.255     6.708    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_bvalid_i_reg_2
    SLICE_X39Y33         LUT5 (Prop_lut5_I4_O)        0.124     6.832 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=2, routed)           1.651     8.483    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[2]
    SLICE_X32Y74         LUT5 (Prop_lut5_I1_O)        0.124     8.607 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.670     9.277    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_2_n_2
    SLICE_X32Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.401 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           1.127    10.528    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_i_reg
    SLICE_X32Y78         LUT5 (Prop_lut5_I4_O)        0.124    10.652 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.764    12.416    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X39Y102        LUT4 (Prop_lut4_I0_O)        0.124    12.540 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=2, routed)           0.482    13.022    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X39Y102        FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.654    22.833    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X39Y102        FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                         clock pessimism              0.115    22.948    
                         clock uncertainty           -0.302    22.646    
    SLICE_X39Y102        FDRE (Setup_fdre_C_D)       -0.047    22.599    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg
  -------------------------------------------------------------------
                         required time                         22.599    
                         arrival time                         -13.022    
  -------------------------------------------------------------------
                         slack                                  9.577    

Slack (MET) :             10.315ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.822ns  (logic 1.090ns (12.355%)  route 7.732ns (87.645%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 22.668 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.845     3.139    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X39Y102        FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.419     3.558 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.967     4.525    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r
    SLICE_X37Y103        LUT3 (Prop_lut3_I2_O)        0.299     4.824 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bready_INST_0/O
                         net (fo=10, routed)          2.217     7.041    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bready[0]
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.124     7.165 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[4]_INST_0/O
                         net (fo=5, routed)           2.581     9.747    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bready[0]
    SLICE_X39Y29         LUT5 (Prop_lut5_I4_O)        0.124     9.871 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[1]_INST_0/O
                         net (fo=8, routed)           1.426    11.297    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_axi_bready
    SLICE_X45Y15         LUT4 (Prop_lut4_I1_O)        0.124    11.421 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[1]_i_1/O
                         net (fo=2, routed)           0.540    11.961    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/E[0]
    SLICE_X45Y14         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.489    22.668    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/s_aclk
    SLICE_X45Y14         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.115    22.783    
                         clock uncertainty           -0.302    22.481    
    SLICE_X45Y14         FDRE (Setup_fdre_C_CE)      -0.205    22.276    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         22.276    
                         arrival time                         -11.961    
  -------------------------------------------------------------------
                         slack                                 10.315    

Slack (MET) :             10.315ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.822ns  (logic 1.090ns (12.355%)  route 7.732ns (87.645%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 22.668 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.845     3.139    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X39Y102        FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.419     3.558 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.967     4.525    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r
    SLICE_X37Y103        LUT3 (Prop_lut3_I2_O)        0.299     4.824 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bready_INST_0/O
                         net (fo=10, routed)          2.217     7.041    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bready[0]
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.124     7.165 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[4]_INST_0/O
                         net (fo=5, routed)           2.581     9.747    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bready[0]
    SLICE_X39Y29         LUT5 (Prop_lut5_I4_O)        0.124     9.871 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[1]_INST_0/O
                         net (fo=8, routed)           1.426    11.297    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_axi_bready
    SLICE_X45Y15         LUT4 (Prop_lut4_I1_O)        0.124    11.421 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[1]_i_1/O
                         net (fo=2, routed)           0.540    11.961    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/E[0]
    SLICE_X45Y14         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.489    22.668    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/s_aclk
    SLICE_X45Y14         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/C
                         clock pessimism              0.115    22.783    
                         clock uncertainty           -0.302    22.481    
    SLICE_X45Y14         FDRE (Setup_fdre_C_CE)      -0.205    22.276    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         22.276    
                         arrival time                         -11.961    
  -------------------------------------------------------------------
                         slack                                 10.315    

Slack (MET) :             10.354ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 1.214ns (13.464%)  route 7.803ns (86.536%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 22.667 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.845     3.139    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X39Y102        FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.419     3.558 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.967     4.525    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r
    SLICE_X37Y103        LUT3 (Prop_lut3_I2_O)        0.299     4.824 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bready_INST_0/O
                         net (fo=10, routed)          2.217     7.041    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bready[0]
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.124     7.165 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[4]_INST_0/O
                         net (fo=5, routed)           2.581     9.747    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bready[0]
    SLICE_X39Y29         LUT5 (Prop_lut5_I4_O)        0.124     9.871 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[1]_INST_0/O
                         net (fo=8, routed)           1.593    11.464    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_axi_bready
    SLICE_X44Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.588 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_empty_fb_i_i_5__2/O
                         net (fo=1, routed)           0.444    12.032    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gpregsm1.curr_fwft_state_reg[1]
    SLICE_X44Y15         LUT4 (Prop_lut4_I3_O)        0.124    12.156 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1__2/O
                         net (fo=1, routed)           0.000    12.156    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1_reg[2]
    SLICE_X44Y15         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.488    22.667    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/s_aclk
    SLICE_X44Y15         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.115    22.782    
                         clock uncertainty           -0.302    22.480    
    SLICE_X44Y15         FDPE (Setup_fdpe_C_D)        0.029    22.509    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         22.509    
                         arrival time                         -12.156    
  -------------------------------------------------------------------
                         slack                                 10.354    

Slack (MET) :             10.384ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.747ns  (logic 1.090ns (12.461%)  route 7.657ns (87.539%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 22.663 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.845     3.139    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X39Y102        FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.419     3.558 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.967     4.525    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r
    SLICE_X37Y103        LUT3 (Prop_lut3_I2_O)        0.299     4.824 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bready_INST_0/O
                         net (fo=10, routed)          2.217     7.041    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bready[0]
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.124     7.165 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[4]_INST_0/O
                         net (fo=5, routed)           2.583     9.749    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bready[0]
    SLICE_X39Y29         LUT5 (Prop_lut5_I4_O)        0.124     9.873 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[2]_INST_0/O
                         net (fo=8, routed)           1.370    11.243    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_axi_bready
    SLICE_X43Y21         LUT4 (Prop_lut4_I1_O)        0.124    11.367 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[1]_i_1/O
                         net (fo=2, routed)           0.519    11.886    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/E[0]
    SLICE_X43Y21         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.483    22.663    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/s_aclk
    SLICE_X43Y21         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.115    22.777    
                         clock uncertainty           -0.302    22.475    
    SLICE_X43Y21         FDRE (Setup_fdre_C_CE)      -0.205    22.270    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         22.270    
                         arrival time                         -11.886    
  -------------------------------------------------------------------
                         slack                                 10.384    

Slack (MET) :             10.384ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.747ns  (logic 1.090ns (12.461%)  route 7.657ns (87.539%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 22.663 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.845     3.139    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X39Y102        FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.419     3.558 f  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.967     4.525    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r
    SLICE_X37Y103        LUT3 (Prop_lut3_I2_O)        0.299     4.824 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bready_INST_0/O
                         net (fo=10, routed)          2.217     7.041    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bready[0]
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.124     7.165 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[4]_INST_0/O
                         net (fo=5, routed)           2.583     9.749    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bready[0]
    SLICE_X39Y29         LUT5 (Prop_lut5_I4_O)        0.124     9.873 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[2]_INST_0/O
                         net (fo=8, routed)           1.370    11.243    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_axi_bready
    SLICE_X43Y21         LUT4 (Prop_lut4_I1_O)        0.124    11.367 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[1]_i_1/O
                         net (fo=2, routed)           0.519    11.886    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/E[0]
    SLICE_X43Y21         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.483    22.663    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/s_aclk
    SLICE_X43Y21         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/C
                         clock pessimism              0.115    22.777    
                         clock uncertainty           -0.302    22.475    
    SLICE_X43Y21         FDRE (Setup_fdre_C_CE)      -0.205    22.270    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         22.270    
                         arrival time                         -11.886    
  -------------------------------------------------------------------
                         slack                                 10.384    

Slack (MET) :             10.386ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.605ns  (logic 1.706ns (19.826%)  route 6.899ns (80.174%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.737     3.031    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.109     6.473    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y74         LUT5 (Prop_lut5_I0_O)        0.124     6.597 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=6, routed)           2.519     9.117    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X39Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.241 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=2, routed)           0.780    10.021    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_wvalid
    SLICE_X32Y31         LUT2 (Prop_lut2_I0_O)        0.124    10.145 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1__2/O
                         net (fo=60, routed)          1.491    11.636    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/WE
    SLICE_X26Y31         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.562    22.741    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X26Y31         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA/CLK
                         clock pessimism              0.115    22.856    
                         clock uncertainty           -0.302    22.554    
    SLICE_X26Y31         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    22.021    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         22.021    
                         arrival time                         -11.636    
  -------------------------------------------------------------------
                         slack                                 10.386    

Slack (MET) :             10.386ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.605ns  (logic 1.706ns (19.826%)  route 6.899ns (80.174%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.737     3.031    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.109     6.473    design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y74         LUT5 (Prop_lut5_I0_O)        0.124     6.597 r  design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=6, routed)           2.519     9.117    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X39Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.241 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=2, routed)           0.780    10.021    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_wvalid
    SLICE_X32Y31         LUT2 (Prop_lut2_I0_O)        0.124    10.145 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1__2/O
                         net (fo=60, routed)          1.491    11.636    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/WE
    SLICE_X26Y31         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.562    22.741    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X26Y31         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK
                         clock pessimism              0.115    22.856    
                         clock uncertainty           -0.302    22.554    
    SLICE_X26Y31         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    22.021    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         22.021    
                         arrival time                         -11.636    
  -------------------------------------------------------------------
                         slack                                 10.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.351%)  route 0.208ns (59.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.550     0.886    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/s_aclk
    SLICE_X51Y30         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[14]/Q
                         net (fo=1, routed)           0.208     1.235    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_n_21
    SLICE_X48Y31         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.820     1.186    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X48Y31         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.066     1.217    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.306%)  route 0.218ns (60.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.552     0.888    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/s_aclk
    SLICE_X51Y32         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[26]/Q
                         net (fo=1, routed)           0.218     1.246    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_n_9
    SLICE_X45Y32         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.821     1.187    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X45Y32         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X45Y32         FDRE (Hold_fdre_C_D)         0.066     1.218    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.242%)  route 0.207ns (55.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.550     0.886    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/s_aclk
    SLICE_X50Y30         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[25]/Q
                         net (fo=1, routed)           0.207     1.256    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_n_10
    SLICE_X49Y32         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.821     1.187    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y32         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.075     1.227    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.878%)  route 0.185ns (59.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.552     0.888    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/s_aclk
    SLICE_X51Y32         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[28]/Q
                         net (fo=1, routed)           0.185     1.201    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_n_7
    SLICE_X46Y31         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.820     1.186    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X46Y31         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X46Y31         FDRE (Hold_fdre_C_D)         0.010     1.161    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.021%)  route 0.211ns (59.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.550     0.886    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/s_aclk
    SLICE_X51Y30         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.211     1.238    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_n_25
    SLICE_X47Y31         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.820     1.186    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X47Y31         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X47Y31         FDRE (Hold_fdre_C_D)         0.046     1.197    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.109%)  route 0.216ns (56.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.552     0.888    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X50Y93         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][25]/Q
                         net (fo=1, routed)           0.216     1.268    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/out_data[25]
    SLICE_X44Y91         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.823     1.189    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X44Y91         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X44Y91         FDRE (Hold_fdre_C_D)         0.070     1.224    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.544     0.880    design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X40Y76         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.119     1.139    design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/READ_FIFO_I/data_i2c_i_reg[7][0]
    SLICE_X38Y76         SRL16E                                       r  design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.809     1.175    design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X38Y76         SRL16E                                       r  design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.264     0.911    
    SLICE_X38Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.094    design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.665%)  route 0.203ns (61.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.551     0.887    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/s_aclk
    SLICE_X52Y31         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[26]/Q
                         net (fo=1, routed)           0.203     1.218    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_n_9
    SLICE_X49Y32         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.821     1.187    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y32         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.017     1.169    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.734%)  route 0.223ns (61.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.551     0.887    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/s_aclk
    SLICE_X52Y31         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/Q
                         net (fo=1, routed)           0.223     1.251    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_n_35
    SLICE_X49Y32         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.821     1.187    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y32         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.046     1.198    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.833%)  route 0.228ns (58.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.550     0.886    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/s_aclk
    SLICE_X50Y30         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[16]/Q
                         net (fo=1, routed)           0.228     1.278    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_n_19
    SLICE_X48Y31         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.820     1.186    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X48Y31         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.070     1.221    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X45Y78    design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_clr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X45Y78    design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X47Y74    design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/DYN_MASTER_I/ackDataState_d1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X46Y76    design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/DYN_MASTER_I/callingReadAccess_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X44Y74    design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/DYN_MASTER_I/earlyAckDataState_d1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X45Y78    design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/DYN_MASTER_I/firstDynStartSeen_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X45Y76    design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X44Y76    design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X44Y76    design_1_wrapper_inst/design_1_i/control_path/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X54Y20    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X54Y20    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X54Y20    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X54Y20    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X54Y20    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X54Y20    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X54Y20    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X54Y20    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X54Y19    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_16/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X54Y19    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_16/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X54Y21    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X54Y21    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X54Y21    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X54Y21    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X54Y21    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X54Y21    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X54Y21    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X54Y21    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X54Y22    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X54Y22    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.676ns  (logic 0.456ns (8.034%)  route 5.220ns (91.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 9.438 - 6.666 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.739     3.033    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X13Y23         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     3.489 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[1]/Q
                         net (fo=42, routed)          5.220     8.709    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/tmp_17_reg_2505_reg[11][1]
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.593     9.438    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ap_clk
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.129     9.567    
                         clock uncertainty           -0.106     9.461    
    RAMB36_X3Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566     8.895    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_3_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 0.456ns (7.931%)  route 5.293ns (92.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 9.451 - 6.666 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.739     3.033    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X13Y23         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     3.489 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[8]/Q
                         net (fo=42, routed)          5.293     8.782    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_3_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/tmp_17_reg_2505_reg[11][8]
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_3_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.606     9.451    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_3_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ap_clk
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_3_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.230     9.680    
                         clock uncertainty           -0.106     9.574    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     9.008    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_3_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_6_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 0.478ns (8.737%)  route 4.993ns (91.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 9.368 - 6.666 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.737     3.031    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X10Y25         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.478     3.509 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[4]/Q
                         net (fo=42, routed)          4.993     8.502    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_6_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/tmp_17_reg_2505_reg[11][4]
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_6_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.523     9.368    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_6_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ap_clk
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_6_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.230     9.597    
                         clock uncertainty           -0.106     9.491    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.738     8.753    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_6_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          8.753    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.274ns  (logic 2.788ns (44.439%)  route 3.486ns (55.561%))
  Logic Levels:           10  (CARRY4=5 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 9.442 - 6.666 ) 
    Source Clock Delay      (SCD):    3.070ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.776     3.070    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X97Y66         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y66         FDRE (Prop_fdre_C_Q)         0.456     3.526 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]/Q
                         net (fo=4, routed)           0.680     4.206    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1]
    SLICE_X97Y66         LUT4 (Prop_lut4_I0_O)        0.124     4.330 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/storage_data[3]_i_13/O
                         net (fo=1, routed)           0.000     4.330    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/storage_data[3]_i_13_n_2
    SLICE_X97Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.862 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/storage_data_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.862    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/storage_data_reg[3]_i_4_n_2
    SLICE_X97Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.976 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/storage_data_reg[3]_i_2/CO[3]
                         net (fo=22, routed)          0.991     5.968    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tstrb_fifo_data_in[3]
    SLICE_X98Y66         LUT4 (Prop_lut4_I2_O)        0.124     6.092 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[3]_i_6/O
                         net (fo=1, routed)           0.000     6.092    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[3]_i_6_n_2
    SLICE_X98Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.625 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.625    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[3]_i_3_n_2
    SLICE_X98Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.742 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.742    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[7]_i_3_n_2
    SLICE_X98Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.981 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.427     7.407    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_cntr_prv0[10]
    SLICE_X100Y67        LUT4 (Prop_lut4_I3_O)        0.301     7.708 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_cntr[10]_i_1/O
                         net (fo=3, routed)           0.747     8.455    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/D[10]
    SLICE_X100Y68        LUT6 (Prop_lut6_I5_O)        0.124     8.579 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_eq_0_i_3/O
                         net (fo=1, routed)           0.640     9.220    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_sm_ld_scatter_cmd_reg
    SLICE_X101Y69        LUT6 (Prop_lut6_I1_O)        0.124     9.344 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000     9.344    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_1_n_2
    SLICE_X101Y69        FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.597     9.442    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X101Y69        FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.229     9.671    
                         clock uncertainty           -0.106     9.565    
    SLICE_X101Y69        FDRE (Setup_fdre_C_D)        0.031     9.596    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                          9.596    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_1_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 0.456ns (8.092%)  route 5.179ns (91.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 9.371 - 6.666 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.739     3.033    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X13Y23         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     3.489 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[1]/Q
                         net (fo=42, routed)          5.179     8.668    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_1_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/tmp_17_reg_2505_reg[11][1]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_1_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.526     9.371    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_1_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ap_clk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_1_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.230     9.600    
                         clock uncertainty           -0.106     9.494    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566     8.928    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_1_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/or_cond_reg_2393_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_reg_phiprechg_PixArray_6_val_0_V1_reg_1012pp0_it3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.323ns  (logic 0.580ns (9.172%)  route 5.743ns (90.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 9.421 - 6.666 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.744     3.038    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X19Y19         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/or_cond_reg_2393_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y19         FDRE (Prop_fdre_C_Q)         0.456     3.494 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/or_cond_reg_2393_reg[0]/Q
                         net (fo=197, routed)         5.743     9.237    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_1_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/or_cond_reg_2393_reg[0]
    SLICE_X10Y13         LUT4 (Prop_lut4_I0_O)        0.124     9.361 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_1_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ap_reg_phiprechg_PixArray_6_val_0_V1_reg_1012pp0_it3[2]_i_1/O
                         net (fo=1, routed)           0.000     9.361    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_1_0_U_n_16
    SLICE_X10Y13         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_reg_phiprechg_PixArray_6_val_0_V1_reg_1012pp0_it3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.576     9.422    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X10Y13         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_reg_phiprechg_PixArray_6_val_0_V1_reg_1012pp0_it3_reg[2]/C
                         clock pessimism              0.230     9.651    
                         clock uncertainty           -0.106     9.545    
    SLICE_X10Y13         FDRE (Setup_fdre_C_D)        0.081     9.626    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_reg_phiprechg_PixArray_6_val_0_V1_reg_1012pp0_it3_reg[2]
  -------------------------------------------------------------------
                         required time                          9.626    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_7_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.405ns  (logic 0.478ns (8.843%)  route 4.927ns (91.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 9.373 - 6.666 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.737     3.031    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X10Y25         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.478     3.509 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[6]/Q
                         net (fo=42, routed)          4.927     8.436    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_7_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/tmp_17_reg_2505_reg[11][6]
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_7_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.528     9.373    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_7_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_7_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.230     9.602    
                         clock uncertainty           -0.106     9.496    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.740     8.756    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_7_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          8.756    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.478ns (8.927%)  route 4.877ns (91.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 9.438 - 6.666 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.737     3.031    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X10Y25         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.478     3.509 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[6]/Q
                         net (fo=42, routed)          4.877     8.386    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/tmp_17_reg_2505_reg[11][6]
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.593     9.438    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ap_clk
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.129     9.567    
                         clock uncertainty           -0.106     9.461    
    RAMB36_X3Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.740     8.721    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 0.518ns (9.409%)  route 4.987ns (90.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 9.434 - 6.666 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.737     3.031    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X10Y24         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.518     3.549 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[10]/Q
                         net (fo=42, routed)          4.987     8.536    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/tmp_17_reg_2505_reg[11][10]
    RAMB36_X3Y3          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.589     9.434    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ap_clk
    RAMB36_X3Y3          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.129     9.563    
                         clock uncertainty           -0.106     9.457    
    RAMB36_X3Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566     8.891    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          8.891    
                         arrival time                          -8.536    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 0.456ns (8.168%)  route 5.126ns (91.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 9.467 - 6.666 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.739     3.033    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X13Y23         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     3.489 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/tmp_17_reg_2505_reg[8]/Q
                         net (fo=42, routed)          5.126     8.615    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/tmp_17_reg_2505_reg[11][8]
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.622     9.467    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ap_clk
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.230     9.696    
                         clock uncertainty           -0.106     9.590    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     9.024    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  0.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.604     0.940    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X91Y60         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y60         FDRE (Prop_fdre_C_Q)         0.141     1.081 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][3]/Q
                         net (fo=1, routed)           0.108     1.188    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/sig_data_fifo_data_in[3]
    RAMB18_X4Y24         RAMB18E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.916     1.282    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB18_X4Y24         RAMB18E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.284     0.998    
    RAMB18_X4Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.155     1.153    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.604     0.940    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X91Y60         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y60         FDRE (Prop_fdre_C_Q)         0.141     1.081 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][10]/Q
                         net (fo=1, routed)           0.108     1.188    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/sig_data_fifo_data_in[10]
    RAMB18_X4Y24         RAMB18E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.916     1.282    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB18_X4Y24         RAMB18E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.284     0.998    
    RAMB18_X4Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.155     1.153    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.519%)  route 0.177ns (54.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.549     0.885    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X50Y20         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDPE (Prop_fdpe_C_Q)         0.148     1.033 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/Q
                         net (fo=2, routed)           0.177     1.210    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_0[0]
    SLICE_X48Y20         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.818     1.184    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X48Y20         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X48Y20         FDCE (Hold_fdce_C_D)         0.017     1.166    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.460%)  route 0.246ns (63.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.591     0.927    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_s2mm_aclk
    SLICE_X88Y48         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y48         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]/Q
                         net (fo=2, routed)           0.246     1.313    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15][14]
    SLICE_X89Y51         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.854     1.220    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_s2mm_aclk
    SLICE_X89Y51         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[14]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X89Y51         FDRE (Hold_fdre_C_D)         0.070     1.260    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.377%)  route 0.226ns (61.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.615     0.951    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/s_axis_s2mm_aclk
    SLICE_X105Y49        FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y49        FDRE (Prop_fdre_C_Q)         0.141     1.092 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3/Q
                         net (fo=1, routed)           0.226     1.318    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3_n_2
    SLICE_X105Y50        FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.880     1.246    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/s_axis_s2mm_aclk
    SLICE_X105Y50        FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
                         clock pessimism             -0.030     1.216    
    SLICE_X105Y50        FDRE (Hold_fdre_C_D)         0.047     1.263    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/dm_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.980%)  route 0.201ns (55.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.591     0.927    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/m_axi_s2mm_aclk
    SLICE_X86Y48         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/dm_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y48         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/dm_address_reg[4]/Q
                         net (fo=2, routed)           0.201     1.291    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/dm_address_reg[4]
    SLICE_X87Y53         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.853     1.219    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/m_axi_s2mm_aclk
    SLICE_X87Y53         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X87Y53         FDRE (Hold_fdre_C_D)         0.047     1.236    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.737%)  route 0.125ns (43.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.604     0.940    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X92Y61         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y61         FDRE (Prop_fdre_C_Q)         0.164     1.104 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][15]/Q
                         net (fo=1, routed)           0.125     1.229    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/sig_data_fifo_data_in[15]
    RAMB18_X4Y24         RAMB18E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.916     1.282    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB18_X4Y24         RAMB18E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.264     1.018    
    RAMB18_X4Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[14])
                                                      0.155     1.173    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_reg_ppstg_LineBuf_val_val_V_5_2_addr_reg_2659_pp0_it2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.595     0.931    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_clk
    SLICE_X23Y4          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_reg_ppstg_LineBuf_val_val_V_5_2_addr_reg_2659_pp0_it2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y4          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/ap_reg_ppstg_LineBuf_val_val_V_5_2_addr_reg_2659_pp0_it2_reg[4]/Q
                         net (fo=1, routed)           0.156     1.228    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/Q[4]
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.905     1.271    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ap_clk
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.282     0.989    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.172    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.604     0.940    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X90Y61         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y61         FDRE (Prop_fdre_C_Q)         0.164     1.104 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][1]/Q
                         net (fo=1, routed)           0.106     1.210    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/sig_data_fifo_data_in[1]
    RAMB18_X4Y24         RAMB18E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.916     1.282    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB18_X4Y24         RAMB18E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.284     0.998    
    RAMB18_X4Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     1.153    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.604     0.940    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X90Y61         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y61         FDRE (Prop_fdre_C_Q)         0.164     1.104 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][5]/Q
                         net (fo=1, routed)           0.107     1.210    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/sig_data_fifo_data_in[5]
    RAMB18_X4Y24         RAMB18E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.916     1.282    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_s2mm_aclk
    RAMB18_X4Y24         RAMB18E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.284     0.998    
    RAMB18_X4Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.155     1.153    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X4Y9    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_0_3_reg_1846_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X4Y10   design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_1_1_reg_1776_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X4Y5    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_1_5_reg_1881_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X3Y11   design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_2_2_reg_1821_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X3Y8    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_hscaler/inst/v_hscaler_hscale_core_polyphase_U0/grp_v_hscaler_hscale_polyphase_fu_566/sum_1_0_2_6_reg_1901_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X2Y6    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_0_2_reg_2917_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X1Y4    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_0_6_reg_2997_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X2Y2    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_1_4_reg_2967_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X0Y7    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_2_1_reg_2912_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.666       2.782      DSP48_X0Y3    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/sum_0_2_5_reg_2992_reg/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X26Y16  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X26Y16  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X26Y16  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X26Y16  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_12_12/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X26Y15  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X26Y15  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_7_7/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X26Y15  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_8_8/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X26Y15  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_9_9/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.333       2.083      SLICE_X54Y26  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.333       2.083      SLICE_X54Y26  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X16Y16  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X16Y16  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X16Y16  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X16Y16  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X16Y17  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X16Y17  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_14_14/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X16Y17  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_15_15/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X16Y17  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X14Y15  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X14Y15  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/v_vscaler/inst/v_vscaler_vscale_core_polyphase_U0/FiltCoeff_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_3_3/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           12  Failing Endpoints,  Worst Slack       -0.097ns,  Total Violation       -0.874ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.097ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum35rja/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaits12cgu5zcedpyum25rja/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.857ns (38.752%)  route 2.935ns (61.248%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 8.073 - 5.333 ) 
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.797     3.091    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X94Y36         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum35rja/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y36         FDRE (Prop_fdre_C_Q)         0.518     3.609 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum35rja/Q
                         net (fo=19, routed)          0.946     4.555    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedprx225pyum35rja
    SLICE_X91Y38         LUT2 (Prop_lut2_I0_O)        0.124     4.679 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chz3c/O
                         net (fo=1, routed)           0.000     4.679    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chz3c5dpzm
    SLICE_X91Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.229 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum1opyur4eptod/CO[3]
                         net (fo=1, routed)           0.000     5.229    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedpyum1opyur4eptoh4g5te
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.457 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedpyum1opyur4epua/CO[2]
                         net (fo=2, routed)           0.994     6.450    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsibdrp2cgu5zcedpyum1opyur4nb[0]
    SLICE_X94Y37         LUT6 (Prop_lut6_I5_O)        0.313     6.763 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23/O
                         net (fo=7, routed)           0.199     6.962    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiiraah4hu0h2igu5zcedpyum15rjd20
    SLICE_X94Y37         LUT3 (Prop_lut3_I0_O)        0.124     7.086 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptd/O
                         net (fo=13, routed)          0.797     7.883    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptp2n5ha
    SLICE_X89Y38         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaits12cgu5zcedpyum25rja/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.560     8.073    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X89Y38         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaits12cgu5zcedpyum25rja/C
                         clock pessimism              0.230     8.302    
                         clock uncertainty           -0.087     8.215    
    SLICE_X89Y38         FDRE (Setup_fdre_C_R)       -0.429     7.786    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaits12cgu5zcedpyum25rja
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                 -0.097    

Slack (VIOLATED) :        -0.097ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum35rja/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu5zcedpyum35rja/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.857ns (38.752%)  route 2.935ns (61.248%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 8.073 - 5.333 ) 
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.797     3.091    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X94Y36         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum35rja/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y36         FDRE (Prop_fdre_C_Q)         0.518     3.609 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum35rja/Q
                         net (fo=19, routed)          0.946     4.555    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedprx225pyum35rja
    SLICE_X91Y38         LUT2 (Prop_lut2_I0_O)        0.124     4.679 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chz3c/O
                         net (fo=1, routed)           0.000     4.679    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chz3c5dpzm
    SLICE_X91Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.229 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum1opyur4eptod/CO[3]
                         net (fo=1, routed)           0.000     5.229    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedpyum1opyur4eptoh4g5te
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.457 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedpyum1opyur4epua/CO[2]
                         net (fo=2, routed)           0.994     6.450    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsibdrp2cgu5zcedpyum1opyur4nb[0]
    SLICE_X94Y37         LUT6 (Prop_lut6_I5_O)        0.313     6.763 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23/O
                         net (fo=7, routed)           0.199     6.962    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiiraah4hu0h2igu5zcedpyum15rjd20
    SLICE_X94Y37         LUT3 (Prop_lut3_I0_O)        0.124     7.086 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptd/O
                         net (fo=13, routed)          0.797     7.883    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptp2n5ha
    SLICE_X89Y38         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu5zcedpyum35rja/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.560     8.073    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X89Y38         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu5zcedpyum35rja/C
                         clock pessimism              0.230     8.302    
                         clock uncertainty           -0.087     8.215    
    SLICE_X89Y38         FDRE (Setup_fdre_C_R)       -0.429     7.786    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu5zcedpyum35rja
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                 -0.097    

Slack (VIOLATED) :        -0.097ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum35rja/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyum05rja/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.857ns (38.752%)  route 2.935ns (61.248%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 8.073 - 5.333 ) 
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.797     3.091    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X94Y36         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum35rja/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y36         FDRE (Prop_fdre_C_Q)         0.518     3.609 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum35rja/Q
                         net (fo=19, routed)          0.946     4.555    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedprx225pyum35rja
    SLICE_X91Y38         LUT2 (Prop_lut2_I0_O)        0.124     4.679 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chz3c/O
                         net (fo=1, routed)           0.000     4.679    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chz3c5dpzm
    SLICE_X91Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.229 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum1opyur4eptod/CO[3]
                         net (fo=1, routed)           0.000     5.229    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedpyum1opyur4eptoh4g5te
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.457 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedpyum1opyur4epua/CO[2]
                         net (fo=2, routed)           0.994     6.450    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsibdrp2cgu5zcedpyum1opyur4nb[0]
    SLICE_X94Y37         LUT6 (Prop_lut6_I5_O)        0.313     6.763 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23/O
                         net (fo=7, routed)           0.199     6.962    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiiraah4hu0h2igu5zcedpyum15rjd20
    SLICE_X94Y37         LUT3 (Prop_lut3_I0_O)        0.124     7.086 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptd/O
                         net (fo=13, routed)          0.797     7.883    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptp2n5ha
    SLICE_X89Y38         FDSE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyum05rja/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.560     8.073    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X89Y38         FDSE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyum05rja/C
                         clock pessimism              0.230     8.302    
                         clock uncertainty           -0.087     8.215    
    SLICE_X89Y38         FDSE (Setup_fdse_C_S)       -0.429     7.786    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyum05rja
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                 -0.097    

Slack (VIOLATED) :        -0.097ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum35rja/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyuna5rja/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.857ns (38.752%)  route 2.935ns (61.248%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 8.073 - 5.333 ) 
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.797     3.091    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X94Y36         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum35rja/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y36         FDRE (Prop_fdre_C_Q)         0.518     3.609 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsibdrp2cgu5zcedpyum35rja/Q
                         net (fo=19, routed)          0.946     4.555    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedprx225pyum35rja
    SLICE_X91Y38         LUT2 (Prop_lut2_I0_O)        0.124     4.679 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chz3c/O
                         net (fo=1, routed)           0.000     4.679    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsabdrp2cgu52kgnxh2ki5chz3c5dpzm
    SLICE_X91Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.229 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfbdrp2cgu5zcedpyum1opyur4eptod/CO[3]
                         net (fo=1, routed)           0.000     5.229    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedpyum1opyur4eptoh4g5te
    SLICE_X91Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.457 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnbdrp2cgu5zcedpyum1opyur4epua/CO[2]
                         net (fo=2, routed)           0.994     6.450    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsibdrp2cgu5zcedpyum1opyur4nb[0]
    SLICE_X94Y37         LUT6 (Prop_lut6_I5_O)        0.313     6.763 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23/O
                         net (fo=7, routed)           0.199     6.962    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiiraah4hu0h2igu5zcedpyum15rjd20
    SLICE_X94Y37         LUT3 (Prop_lut3_I0_O)        0.124     7.086 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptd/O
                         net (fo=13, routed)          0.797     7.883    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptp2n5ha
    SLICE_X89Y38         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyuna5rja/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.560     8.073    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X89Y38         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyuna5rja/C
                         clock pessimism              0.230     8.302    
                         clock uncertainty           -0.087     8.215    
    SLICE_X89Y38         FDRE (Setup_fdre_C_R)       -0.429     7.786    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyuna5rja
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                 -0.097    

Slack (VIOLATED) :        -0.064ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsncdrp2laeyt2i5eiqg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu5zcedpyum35rja/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 1.138ns (23.244%)  route 3.758ns (76.756%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 8.198 - 5.333 ) 
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.786     3.080    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X102Y22        FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsncdrp2laeyt2i5eiqg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y22        FDRE (Prop_fdre_C_Q)         0.518     3.598 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsncdrp2laeyt2i5eiqg/Q
                         net (fo=13, routed)          0.840     4.438    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnfvbqb4hfcp2rcbx2kgq5yui
    SLICE_X103Y20        LUT5 (Prop_lut5_I1_O)        0.124     4.562 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiedpykictxzcejbcp2i5hb/O
                         net (fo=1, routed)           0.405     4.967    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiedpykictxzcejbcp2i5hpy14oa
    SLICE_X103Y21        LUT4 (Prop_lut4_I0_O)        0.124     5.091 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnedpykictxzcejbcp2i5ha/O
                         net (fo=5, routed)           0.317     5.408    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfcsau34iq5yr4irag
    SLICE_X103Y20        LUT6 (Prop_lut6_I5_O)        0.124     5.532 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsabdrp2cgu52kgnxh2ki5ch0b/O
                         net (fo=2, routed)           1.279     6.811    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsicdb3gy5dabgcd5seig
    SLICE_X106Y26        LUT6 (Prop_lut6_I4_O)        0.124     6.935 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23/O
                         net (fo=7, routed)           0.219     7.154    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsalejbge5d0nd4edkp2rcbx2kgopyur4na
    SLICE_X106Y26        LUT3 (Prop_lut3_I0_O)        0.124     7.278 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptd/O
                         net (fo=13, routed)          0.698     7.976    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptp2n5ha
    SLICE_X106Y22        FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu5zcedpyum35rja/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.686     8.198    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X106Y22        FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu5zcedpyum35rja/C
                         clock pessimism              0.230     8.428    
                         clock uncertainty           -0.087     8.341    
    SLICE_X106Y22        FDRE (Setup_fdre_C_R)       -0.429     7.912    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu5zcedpyum35rja
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (VIOLATED) :        -0.064ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsncdrp2laeyt2i5eiqg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyum05rja/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 1.138ns (23.244%)  route 3.758ns (76.756%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 8.198 - 5.333 ) 
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.786     3.080    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X102Y22        FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsncdrp2laeyt2i5eiqg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y22        FDRE (Prop_fdre_C_Q)         0.518     3.598 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsncdrp2laeyt2i5eiqg/Q
                         net (fo=13, routed)          0.840     4.438    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnfvbqb4hfcp2rcbx2kgq5yui
    SLICE_X103Y20        LUT5 (Prop_lut5_I1_O)        0.124     4.562 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiedpykictxzcejbcp2i5hb/O
                         net (fo=1, routed)           0.405     4.967    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiedpykictxzcejbcp2i5hpy14oa
    SLICE_X103Y21        LUT4 (Prop_lut4_I0_O)        0.124     5.091 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnedpykictxzcejbcp2i5ha/O
                         net (fo=5, routed)           0.317     5.408    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfcsau34iq5yr4irag
    SLICE_X103Y20        LUT6 (Prop_lut6_I5_O)        0.124     5.532 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsabdrp2cgu52kgnxh2ki5ch0b/O
                         net (fo=2, routed)           1.279     6.811    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsicdb3gy5dabgcd5seig
    SLICE_X106Y26        LUT6 (Prop_lut6_I4_O)        0.124     6.935 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23/O
                         net (fo=7, routed)           0.219     7.154    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsalejbge5d0nd4edkp2rcbx2kgopyur4na
    SLICE_X106Y26        LUT3 (Prop_lut3_I0_O)        0.124     7.278 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptd/O
                         net (fo=13, routed)          0.698     7.976    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptp2n5ha
    SLICE_X106Y22        FDSE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyum05rja/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.686     8.198    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X106Y22        FDSE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyum05rja/C
                         clock pessimism              0.230     8.428    
                         clock uncertainty           -0.087     8.341    
    SLICE_X106Y22        FDSE (Setup_fdse_C_S)       -0.429     7.912    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyum05rja
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (VIOLATED) :        -0.060ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsncdrp2laeyt2i5eiqg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaits12cgu5zcedpyum55rja/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 1.138ns (23.265%)  route 3.754ns (76.735%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 8.198 - 5.333 ) 
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.786     3.080    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X102Y22        FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsncdrp2laeyt2i5eiqg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y22        FDRE (Prop_fdre_C_Q)         0.518     3.598 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsncdrp2laeyt2i5eiqg/Q
                         net (fo=13, routed)          0.840     4.438    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnfvbqb4hfcp2rcbx2kgq5yui
    SLICE_X103Y20        LUT5 (Prop_lut5_I1_O)        0.124     4.562 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiedpykictxzcejbcp2i5hb/O
                         net (fo=1, routed)           0.405     4.967    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiedpykictxzcejbcp2i5hpy14oa
    SLICE_X103Y21        LUT4 (Prop_lut4_I0_O)        0.124     5.091 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnedpykictxzcejbcp2i5ha/O
                         net (fo=5, routed)           0.317     5.408    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfcsau34iq5yr4irag
    SLICE_X103Y20        LUT6 (Prop_lut6_I5_O)        0.124     5.532 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsabdrp2cgu52kgnxh2ki5ch0b/O
                         net (fo=2, routed)           1.279     6.811    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsicdb3gy5dabgcd5seig
    SLICE_X106Y26        LUT6 (Prop_lut6_I4_O)        0.124     6.935 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23/O
                         net (fo=7, routed)           0.219     7.154    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsalejbge5d0nd4edkp2rcbx2kgopyur4na
    SLICE_X106Y26        LUT3 (Prop_lut3_I0_O)        0.124     7.278 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptd/O
                         net (fo=13, routed)          0.693     7.972    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptp2n5ha
    SLICE_X107Y22        FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaits12cgu5zcedpyum55rja/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.686     8.198    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X107Y22        FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaits12cgu5zcedpyum55rja/C
                         clock pessimism              0.230     8.428    
                         clock uncertainty           -0.087     8.341    
    SLICE_X107Y22        FDRE (Setup_fdre_C_R)       -0.429     7.912    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaits12cgu5zcedpyum55rja
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                 -0.060    

Slack (VIOLATED) :        -0.060ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsncdrp2laeyt2i5eiqg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu5zcedpyum45rja/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 1.138ns (23.265%)  route 3.754ns (76.735%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 8.198 - 5.333 ) 
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.786     3.080    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X102Y22        FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsncdrp2laeyt2i5eiqg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y22        FDRE (Prop_fdre_C_Q)         0.518     3.598 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsncdrp2laeyt2i5eiqg/Q
                         net (fo=13, routed)          0.840     4.438    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnfvbqb4hfcp2rcbx2kgq5yui
    SLICE_X103Y20        LUT5 (Prop_lut5_I1_O)        0.124     4.562 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiedpykictxzcejbcp2i5hb/O
                         net (fo=1, routed)           0.405     4.967    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiedpykictxzcejbcp2i5hpy14oa
    SLICE_X103Y21        LUT4 (Prop_lut4_I0_O)        0.124     5.091 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnedpykictxzcejbcp2i5ha/O
                         net (fo=5, routed)           0.317     5.408    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfcsau34iq5yr4irag
    SLICE_X103Y20        LUT6 (Prop_lut6_I5_O)        0.124     5.532 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsabdrp2cgu52kgnxh2ki5ch0b/O
                         net (fo=2, routed)           1.279     6.811    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsicdb3gy5dabgcd5seig
    SLICE_X106Y26        LUT6 (Prop_lut6_I4_O)        0.124     6.935 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23/O
                         net (fo=7, routed)           0.219     7.154    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsalejbge5d0nd4edkp2rcbx2kgopyur4na
    SLICE_X106Y26        LUT3 (Prop_lut3_I0_O)        0.124     7.278 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptd/O
                         net (fo=13, routed)          0.693     7.972    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptp2n5ha
    SLICE_X107Y22        FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu5zcedpyum45rja/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.686     8.198    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X107Y22        FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu5zcedpyum45rja/C
                         clock pessimism              0.230     8.428    
                         clock uncertainty           -0.087     8.341    
    SLICE_X107Y22        FDRE (Setup_fdre_C_R)       -0.429     7.912    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu5zcedpyum45rja
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                 -0.060    

Slack (VIOLATED) :        -0.060ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsncdrp2laeyt2i5eiqg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyuna5rja/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 1.138ns (23.265%)  route 3.754ns (76.735%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 8.198 - 5.333 ) 
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.786     3.080    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X102Y22        FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsncdrp2laeyt2i5eiqg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y22        FDRE (Prop_fdre_C_Q)         0.518     3.598 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsncdrp2laeyt2i5eiqg/Q
                         net (fo=13, routed)          0.840     4.438    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnfvbqb4hfcp2rcbx2kgq5yui
    SLICE_X103Y20        LUT5 (Prop_lut5_I1_O)        0.124     4.562 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiedpykictxzcejbcp2i5hb/O
                         net (fo=1, routed)           0.405     4.967    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiedpykictxzcejbcp2i5hpy14oa
    SLICE_X103Y21        LUT4 (Prop_lut4_I0_O)        0.124     5.091 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnedpykictxzcejbcp2i5ha/O
                         net (fo=5, routed)           0.317     5.408    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfcsau34iq5yr4irag
    SLICE_X103Y20        LUT6 (Prop_lut6_I5_O)        0.124     5.532 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsabdrp2cgu52kgnxh2ki5ch0b/O
                         net (fo=2, routed)           1.279     6.811    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsicdb3gy5dabgcd5seig
    SLICE_X106Y26        LUT6 (Prop_lut6_I4_O)        0.124     6.935 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23/O
                         net (fo=7, routed)           0.219     7.154    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsalejbge5d0nd4edkp2rcbx2kgopyur4na
    SLICE_X106Y26        LUT3 (Prop_lut3_I0_O)        0.124     7.278 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptd/O
                         net (fo=13, routed)          0.693     7.972    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptp2n5ha
    SLICE_X107Y22        FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyuna5rja/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.686     8.198    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X107Y22        FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyuna5rja/C
                         clock pessimism              0.230     8.428    
                         clock uncertainty           -0.087     8.341    
    SLICE_X107Y22        FDRE (Setup_fdre_C_R)       -0.429     7.912    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiits12cgu5zcedpyuna5rja
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                 -0.060    

Slack (VIOLATED) :        -0.060ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsncdrp2laeyt2i5eiqg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu5zcedpyunb5rja/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 1.138ns (23.265%)  route 3.754ns (76.735%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 8.198 - 5.333 ) 
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.786     3.080    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X102Y22        FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsncdrp2laeyt2i5eiqg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y22        FDRE (Prop_fdre_C_Q)         0.518     3.598 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsncdrp2laeyt2i5eiqg/Q
                         net (fo=13, routed)          0.840     4.438    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnfvbqb4hfcp2rcbx2kgq5yui
    SLICE_X103Y20        LUT5 (Prop_lut5_I1_O)        0.124     4.562 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiedpykictxzcejbcp2i5hb/O
                         net (fo=1, routed)           0.405     4.967    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsiedpykictxzcejbcp2i5hpy14oa
    SLICE_X103Y21        LUT4 (Prop_lut4_I0_O)        0.124     5.091 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnedpykictxzcejbcp2i5ha/O
                         net (fo=5, routed)           0.317     5.408    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfcsau34iq5yr4irag
    SLICE_X103Y20        LUT6 (Prop_lut6_I5_O)        0.124     5.532 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsabdrp2cgu52kgnxh2ki5ch0b/O
                         net (fo=2, routed)           1.279     6.811    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsicdb3gy5dabgcd5seig
    SLICE_X106Y26        LUT6 (Prop_lut6_I4_O)        0.124     6.935 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsafsbuj4bdkp2tbprd23/O
                         net (fo=7, routed)           0.219     7.154    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsalejbge5d0nd4edkp2rcbx2kgopyur4na
    SLICE_X106Y26        LUT3 (Prop_lut3_I0_O)        0.124     7.278 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptd/O
                         net (fo=13, routed)          0.693     7.972    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsfits12cgu52kgnpyur4eptp2n5ha
    SLICE_X107Y22        FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu5zcedpyunb5rja/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.686     8.198    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsaaarmk
    SLICE_X107Y22        FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu5zcedpyunb5rja/C
                         clock pessimism              0.230     8.428    
                         clock uncertainty           -0.087     8.341    
    SLICE_X107Y22        FDRE (Setup_fdre_C_R)       -0.429     7.912    design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_1/U0/obsfbeireagdzmj4jtr52igusd/obsiafzd2chdkncofb/obsnits12cgu5zcedpyunb5rja
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                 -0.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.548     0.884    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y71         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.117    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y71         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.813     1.179    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y71         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.282     0.897    
    SLICE_X34Y71         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.097    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.548     0.884    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y71         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.117    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y71         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.813     1.179    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y71         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.282     0.897    
    SLICE_X34Y71         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.097    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.548     0.884    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y71         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.117    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y71         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.813     1.179    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y71         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.282     0.897    
    SLICE_X34Y71         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.097    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.548     0.884    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y71         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.117    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y71         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.813     1.179    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y71         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.282     0.897    
    SLICE_X34Y71         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.097    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.548     0.884    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y71         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.117    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y71         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.813     1.179    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y71         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.282     0.897    
    SLICE_X34Y71         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.097    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.548     0.884    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y71         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.117    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y71         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.813     1.179    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y71         RAMD32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.282     0.897    
    SLICE_X34Y71         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.097    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.548     0.884    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y71         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.117    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y71         RAMS32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.813     1.179    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y71         RAMS32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.282     0.897    
    SLICE_X34Y71         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.097    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.548     0.884    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y71         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.117    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X34Y71         RAMS32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.813     1.179    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X34Y71         RAMS32                                       r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.282     0.897    
    SLICE_X34Y71         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.097    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.560%)  route 0.215ns (60.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.559     0.895    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/s_aclk
    SLICE_X35Y50         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[25]/Q
                         net (fo=1, routed)           0.215     1.251    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_n_45
    SLICE_X38Y49         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.830     1.196    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X38Y49         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.060     1.226    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.717%)  route 0.233ns (62.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.551     0.887    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X52Y57         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[44]/Q
                         net (fo=1, routed)           0.233     1.260    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/D[44]
    SLICE_X45Y57         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.823     1.189    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/s_aclk
    SLICE_X45Y57         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[44]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X45Y57         FDRE (Hold_fdre_C_D)         0.076     1.230    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.333       2.389      RAMB36_X3Y9   design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.333       2.389      RAMB36_X3Y9   design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.333       2.389      RAMB36_X3Y8   design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.333       2.389      RAMB36_X3Y8   design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.333       2.757      RAMB18_X5Y16  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.333       2.757      RAMB36_X5Y6   design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.333       2.757      RAMB36_X5Y7   design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.333       2.757      RAMB36_X3Y12  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         5.333       2.757      RAMB36_X3Y7   design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         5.333       2.757      RAMB36_X3Y7   design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_vdma_new/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X98Y35  design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X98Y35  design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X98Y35  design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X98Y35  design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X98Y35  design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X98Y35  design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.666       1.416      SLICE_X98Y35  design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.666       1.416      SLICE_X98Y35  design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X98Y36  design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X98Y36  design_1_wrapper_inst/design_1_i/hdmi_out/v_ycrcb2rgb_0/U0/ycrcb2rgb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X92Y39  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g1522pptrp/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X92Y39  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g1522pptrp/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X92Y39  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g1522pptrp/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X92Y39  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g1522pptrp/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X92Y39  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g1522pptrp/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X92Y39  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g1522pptrp/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.666       1.416      SLICE_X92Y39  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g1522pptrp/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.666       1.416      SLICE_X92Y39  design_1_wrapper_inst/design_1_i/hdmi_out/v_cresample_0/U0/obsfbeireagdzmj4jtr52igusd/obsnafzd2oke5ykictc/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsivbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g1522pptrp/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X42Y63  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.666       1.416      SLICE_X42Y63  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  fmc_imageon_hdmii_clk
  To Clock:  fmc_imageon_hdmii_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 0.991ns (15.880%)  route 5.250ns (84.120%))
  Logic Levels:           2  (LUT3=1 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 11.638 - 6.730 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.666     5.282    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X32Y45         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.478     5.760 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/Q
                         net (fo=132, routed)         5.250    11.010    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg_n_2_[1][0]
    SLICE_X31Y35         LUT3 (Prop_lut3_I1_O)        0.301    11.311 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_2/O
                         net (fo=1, routed)           0.000    11.311    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_2_n_2
    SLICE_X31Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    11.523 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_i_1/O
                         net (fo=1, routed)           0.000    11.523    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_i_1_n_2
    SLICE_X31Y35         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.563    11.638    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X31Y35         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]/C
                         clock pessimism              0.386    12.024    
                         clock uncertainty           -0.035    11.989    
    SLICE_X31Y35         FDRE (Setup_fdre_C_D)        0.064    12.053    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]
  -------------------------------------------------------------------
                         required time                         12.053    
                         arrival time                         -11.523    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        6.236ns  (logic 0.988ns (15.844%)  route 5.248ns (84.156%))
  Logic Levels:           2  (LUT3=1 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 11.638 - 6.730 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.666     5.282    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X32Y45         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.478     5.760 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/Q
                         net (fo=132, routed)         5.248    11.008    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg_n_2_[1][0]
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.301    11.309 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_2/O
                         net (fo=1, routed)           0.000    11.309    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_2_n_2
    SLICE_X30Y35         MUXF7 (Prop_muxf7_I0_O)      0.209    11.518 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_i_1/O
                         net (fo=1, routed)           0.000    11.518    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_i_1_n_2
    SLICE_X30Y35         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.563    11.638    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X30Y35         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]/C
                         clock pessimism              0.386    12.024    
                         clock uncertainty           -0.035    11.989    
    SLICE_X30Y35         FDRE (Setup_fdre_C_D)        0.113    12.102    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]
  -------------------------------------------------------------------
                         required time                         12.102    
                         arrival time                         -11.518    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        6.190ns  (logic 0.779ns (12.586%)  route 5.411ns (87.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 11.731 - 6.730 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.666     5.282    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X32Y45         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.478     5.760 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/Q
                         net (fo=132, routed)         5.411    11.171    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg_n_2_[1][0]
    SLICE_X1Y44          LUT5 (Prop_lut5_I3_O)        0.301    11.472 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][24]_i_1/O
                         net (fo=1, routed)           0.000    11.472    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][24]_i_1_n_2
    SLICE_X1Y44          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.656    11.731    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X1Y44          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24]/C
                         clock pessimism              0.386    12.117    
                         clock uncertainty           -0.035    12.082    
    SLICE_X1Y44          FDRE (Setup_fdre_C_D)        0.031    12.113    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24]
  -------------------------------------------------------------------
                         required time                         12.113    
                         arrival time                         -11.472    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 0.779ns (12.723%)  route 5.344ns (87.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 11.731 - 6.730 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.666     5.282    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X32Y45         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.478     5.760 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/Q
                         net (fo=132, routed)         5.344    11.104    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg_n_2_[1][0]
    SLICE_X1Y44          LUT5 (Prop_lut5_I3_O)        0.301    11.405 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][25]_i_1/O
                         net (fo=1, routed)           0.000    11.405    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][25]_i_1_n_2
    SLICE_X1Y44          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.656    11.731    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X1Y44          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]/C
                         clock pessimism              0.386    12.117    
                         clock uncertainty           -0.035    12.082    
    SLICE_X1Y44          FDRE (Setup_fdre_C_D)        0.032    12.114    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        6.046ns  (logic 0.779ns (12.885%)  route 5.267ns (87.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 11.731 - 6.730 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.666     5.282    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X32Y45         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.478     5.760 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/Q
                         net (fo=132, routed)         5.267    11.027    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg_n_2_[1][0]
    SLICE_X1Y44          LUT5 (Prop_lut5_I3_O)        0.301    11.328 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][21]_i_1/O
                         net (fo=1, routed)           0.000    11.328    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][21]_i_1_n_2
    SLICE_X1Y44          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.656    11.731    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X1Y44          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21]/C
                         clock pessimism              0.386    12.117    
                         clock uncertainty           -0.035    12.082    
    SLICE_X1Y44          FDRE (Setup_fdre_C_D)        0.031    12.113    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21]
  -------------------------------------------------------------------
                         required time                         12.113    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 0.779ns (12.896%)  route 5.262ns (87.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 11.731 - 6.730 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.666     5.282    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X32Y45         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.478     5.760 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/Q
                         net (fo=132, routed)         5.262    11.022    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg_n_2_[1][0]
    SLICE_X1Y44          LUT5 (Prop_lut5_I3_O)        0.301    11.323 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][10]_i_1/O
                         net (fo=1, routed)           0.000    11.323    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][10]_i_1_n_2
    SLICE_X1Y44          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.656    11.731    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X1Y44          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10]/C
                         clock pessimism              0.386    12.117    
                         clock uncertainty           -0.035    12.082    
    SLICE_X1Y44          FDRE (Setup_fdre_C_D)        0.029    12.111    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10]
  -------------------------------------------------------------------
                         required time                         12.111    
                         arrival time                         -11.323    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 0.988ns (16.150%)  route 5.130ns (83.850%))
  Logic Levels:           2  (LUT3=1 MUXF7=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 11.728 - 6.730 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.666     5.282    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X32Y45         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.478     5.760 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/Q
                         net (fo=132, routed)         5.130    10.890    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg_n_2_[1][0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I1_O)        0.301    11.191 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_2/O
                         net (fo=1, routed)           0.000    11.191    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_2_n_2
    SLICE_X4Y39          MUXF7 (Prop_muxf7_I0_O)      0.209    11.400 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_i_1/O
                         net (fo=1, routed)           0.000    11.400    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_i_1_n_2
    SLICE_X4Y39          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.653    11.728    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X4Y39          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]/C
                         clock pessimism              0.386    12.114    
                         clock uncertainty           -0.035    12.079    
    SLICE_X4Y39          FDRE (Setup_fdre_C_D)        0.113    12.192    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                         -11.400    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/intr_error_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 0.642ns (11.735%)  route 4.829ns (88.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 11.636 - 6.730 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.666     5.282    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X34Y44         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.518     5.800 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=69, routed)          2.612     8.412    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vresetn
    SLICE_X6Y40          LUT1 (Prop_lut1_I0_O)        0.124     8.536 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/intr_error_int[6]_i_1/O
                         net (fo=150, routed)         2.217    10.753    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/reset
    SLICE_X24Y32         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/intr_error_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.561    11.636    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/clk
    SLICE_X24Y32         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/intr_error_int_reg[2]/C
                         clock pessimism              0.386    12.022    
                         clock uncertainty           -0.035    11.987    
    SLICE_X24Y32         FDRE (Setup_fdre_C_R)       -0.429    11.558    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/intr_error_int_reg[2]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/intr_error_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 0.642ns (11.735%)  route 4.829ns (88.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 11.636 - 6.730 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.666     5.282    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X34Y44         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.518     5.800 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=69, routed)          2.612     8.412    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vresetn
    SLICE_X6Y40          LUT1 (Prop_lut1_I0_O)        0.124     8.536 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/intr_error_int[6]_i_1/O
                         net (fo=150, routed)         2.217    10.753    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/reset
    SLICE_X24Y32         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/intr_error_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.561    11.636    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/clk
    SLICE_X24Y32         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/intr_error_int_reg[3]/C
                         clock pessimism              0.386    12.022    
                         clock uncertainty           -0.035    11.987    
    SLICE_X24Y32         FDRE (Setup_fdre_C_R)       -0.429    11.558    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/intr_error_int_reg[3]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 0.779ns (12.994%)  route 5.216ns (87.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 11.728 - 6.730 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.666     5.282    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X32Y45         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.478     5.760 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/Q
                         net (fo=132, routed)         5.216    10.977    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg_n_2_[1][0]
    SLICE_X3Y38          LUT6 (Prop_lut6_I3_O)        0.301    11.278 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_1/O
                         net (fo=1, routed)           0.000    11.278    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_1_n_2
    SLICE_X3Y38          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.653    11.728    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X3Y38          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]/C
                         clock pessimism              0.386    12.114    
                         clock uncertainty           -0.035    12.079    
    SLICE_X3Y38          FDRE (Setup_fdre_C_D)        0.029    12.108    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]
  -------------------------------------------------------------------
                         required time                         12.108    
                         arrival time                         -11.278    
  -------------------------------------------------------------------
                         slack                                  0.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_hori_int2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][21]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.592     1.702    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X13Y39         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_hori_int2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.141     1.843 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_hori_int2_reg[5]/Q
                         net (fo=1, routed)           0.052     1.895    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/time_status_regs[9][21]
    SLICE_X12Y39         LUT3 (Prop_lut3_I0_O)        0.045     1.940 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][21]_i_1/O
                         net (fo=1, routed)           0.000     1.940    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/det_v0bp_start_hori_int2_reg[5]
    SLICE_X12Y39         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.861     2.358    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X12Y39         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][21]/C
                         clock pessimism             -0.643     1.715    
    SLICE_X12Y39         FDRE (Hold_fdre_C_D)         0.121     1.836    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][21]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_set_d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.593     1.703    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X19Y43         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_set_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     1.844 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_set_d_reg[9]/Q
                         net (fo=1, routed)           0.052     1.896    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/intr_stat_set_d[9]
    SLICE_X18Y43         LUT5 (Prop_lut5_I1_O)        0.045     1.941 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat[9]_i_1/O
                         net (fo=1, routed)           0.000     1.941    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat[9]_i_1_n_2
    SLICE_X18Y43         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.863     2.360    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X18Y43         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[9]/C
                         clock pessimism             -0.644     1.716    
    SLICE_X18Y43         FDRE (Hold_fdre_C_D)         0.121     1.837    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][1]/C
                            (rising edge-triggered cell FDSE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][1]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.592     1.702    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X19Y42         FDSE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDSE (Prop_fdse_C_Q)         0.141     1.843 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][1]/Q
                         net (fo=1, routed)           0.054     1.897    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][28][1]
    SLICE_X18Y42         LUT3 (Prop_lut3_I1_O)        0.045     1.942 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][1]_i_1/O
                         net (fo=1, routed)           0.000     1.942    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][1]
    SLICE_X18Y42         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.862     2.359    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X18Y42         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][1]/C
                         clock pessimism             -0.644     1.715    
    SLICE_X18Y42         FDRE (Hold_fdre_C_D)         0.121     1.836    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][1]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_hori_int2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][5]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.593     1.703    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X15Y41         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_hori_int2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.141     1.844 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_hori_int2_reg[5]/Q
                         net (fo=1, routed)           0.054     1.898    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/time_status_regs[9][5]
    SLICE_X14Y41         LUT3 (Prop_lut3_I0_O)        0.045     1.943 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg[39][5]_i_1/O
                         net (fo=1, routed)           0.000     1.943    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/det_v0sync_start_hori_int2_reg[5]
    SLICE_X14Y41         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.862     2.359    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X14Y41         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][5]/C
                         clock pessimism             -0.643     1.716    
    SLICE_X14Y41         FDRE (Hold_fdre_C_D)         0.121     1.837    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[39].GEN_MUX_REG.data_out_reg_reg[39][5]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][20]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][20]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.592     1.702    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X23Y40         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141     1.843 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][20]/Q
                         net (fo=1, routed)           0.054     1.897    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][28][17]
    SLICE_X22Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.942 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][20]_i_1/O
                         net (fo=1, routed)           0.000     1.942    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][20]
    SLICE_X22Y40         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.860     2.357    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X22Y40         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][20]/C
                         clock pessimism             -0.642     1.715    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.121     1.836    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][20]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][28]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.698%)  route 0.063ns (25.302%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.624     1.734    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X7Y47          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141     1.875 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[28]/Q
                         net (fo=2, routed)           0.063     1.938    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/intr_err[28]
    SLICE_X6Y47          LUT3 (Prop_lut3_I1_O)        0.045     1.983 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][28]_i_1/O
                         net (fo=1, routed)           0.000     1.983    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][28]
    SLICE_X6Y47          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.893     2.390    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X6Y47          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][28]/C
                         clock pessimism             -0.643     1.747    
    SLICE_X6Y47          FDRE (Hold_fdre_C_D)         0.121     1.868    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][28]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/FORMATTER_INST/eol_reg/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.380%)  route 0.323ns (69.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.619     1.729    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X3Y35          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/FORMATTER_INST/eol_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     1.870 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/FORMATTER_INST/eol_reg/Q
                         net (fo=1, routed)           0.323     2.193    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[7]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.903     2.401    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.620     1.780    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     2.076    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][29]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.563     1.673    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X33Y47         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     1.814 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[29]/Q
                         net (fo=2, routed)           0.065     1.879    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/intr_err[29]
    SLICE_X32Y47         LUT3 (Prop_lut3_I1_O)        0.045     1.924 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][29]_i_1/O
                         net (fo=1, routed)           0.000     1.924    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][29]
    SLICE_X32Y47         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.829     2.326    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X32Y47         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][29]/C
                         clock pessimism             -0.640     1.686    
    SLICE_X32Y47         FDRE (Hold_fdre_C_D)         0.121     1.807    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][29]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.587     1.697    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X9Y31          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     1.838 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count_reg[10]/Q
                         net (fo=11, routed)          0.066     1.904    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/L[1]
    SLICE_X8Y31          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.854     2.351    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/clk
    SLICE_X8Y31          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int_reg[10]/C
                         clock pessimism             -0.641     1.710    
    SLICE_X8Y31          FDRE (Hold_fdre_C_D)         0.076     1.786    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             fmc_imageon_hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.613     1.723    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X7Y28          FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.141     1.864 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.056     1.920    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[8]
    SLICE_X7Y28          FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.880     2.377    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X7Y28          FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.654     1.723    
    SLICE_X7Y28          FDCE (Hold_fdce_C_D)         0.078     1.801    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fmc_imageon_hdmii_clk
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.730
Sources:            { fmc_imageon_hdmii_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.730       4.154      RAMB18_X0Y16   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.730       4.154      RAMB36_X0Y7    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.730       4.575      BUFGCTRL_X0Y0  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      ILOGIC_X0Y5    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/fmc_imageon_hdmi_in_0/U0/spdif_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      ILOGIC_X0Y17   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/fmc_imageon_hdmi_in_0/U0/video_r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      ILOGIC_X0Y29   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/fmc_imageon_hdmi_in_0/U0/video_r_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      ILOGIC_X0Y30   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/fmc_imageon_hdmi_in_0/U0/video_r_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      ILOGIC_X0Y15   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/fmc_imageon_hdmi_in_0/U0/video_r_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      ILOGIC_X0Y16   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/fmc_imageon_hdmi_in_0/U0/video_r_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      ILOGIC_X0Y31   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/fmc_imageon_hdmi_in_0/U0/video_r_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X32Y44   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X38Y45   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X32Y44   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X38Y45   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         3.365       2.865      SLICE_X19Y31   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_hori_last_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         3.365       2.865      SLICE_X19Y31   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_hori_last_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         3.365       2.865      SLICE_X19Y31   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_hori_last_reg[4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         3.365       2.865      SLICE_X18Y31   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_hori_last_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         3.365       2.865      SLICE_X19Y31   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_hori_last_reg[6]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         3.365       2.865      SLICE_X18Y31   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_hori_last_reg[7]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X38Y45   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X32Y44   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X32Y44   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X38Y45   design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/vtd/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X1Y34    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/fmc_imageon_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X2Y25    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/fmc_imageon_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X1Y29    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/fmc_imageon_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X1Y25    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/fmc_imageon_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X1Y31    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/fmc_imageon_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X1Y31    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/fmc_imageon_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  si570_usrclk_p
  To Clock:  si570_usrclk_p

Setup :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][25]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        6.368ns  (logic 0.715ns (11.229%)  route 5.653ns (88.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 11.621 - 6.730 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.647     5.269    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X33Y83         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.419     5.688 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.653    11.341    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X58Y99         LUT3 (Prop_lut3_I2_O)        0.296    11.637 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][25]_i_1/O
                         net (fo=1, routed)           0.000    11.637    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_HAS_IRQ.intr_stat_reg[25]
    SLICE_X58Y99         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.541    11.621    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X58Y99         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][25]/C
                         clock pessimism              0.286    11.907    
                         clock uncertainty           -0.035    11.872    
    SLICE_X58Y99         FDRE (Setup_fdre_C_D)        0.079    11.951    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][25]
  -------------------------------------------------------------------
                         required time                         11.951    
                         arrival time                         -11.637    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 0.929ns (14.536%)  route 5.462ns (85.464%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 11.620 - 6.730 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.647     5.269    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X33Y83         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.419     5.688 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.462    11.150    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/out_data[0]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.296    11.446 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_3/O
                         net (fo=1, routed)           0.000    11.446    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_3_n_2
    SLICE_X54Y97         MUXF7 (Prop_muxf7_I1_O)      0.214    11.660 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]_i_1/O
                         net (fo=1, routed)           0.000    11.660    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]_i_1_n_2
    SLICE_X54Y97         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.540    11.620    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X54Y97         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]/C
                         clock pessimism              0.286    11.906    
                         clock uncertainty           -0.035    11.871    
    SLICE_X54Y97         FDRE (Setup_fdre_C_D)        0.113    11.984    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]
  -------------------------------------------------------------------
                         required time                         11.984    
                         arrival time                         -11.660    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][26]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 0.715ns (11.360%)  route 5.579ns (88.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 11.621 - 6.730 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.647     5.269    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X33Y83         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.419     5.688 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.579    11.267    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X57Y98         LUT3 (Prop_lut3_I2_O)        0.296    11.563 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][26]_i_1/O
                         net (fo=1, routed)           0.000    11.563    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][26]
    SLICE_X57Y98         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.541    11.621    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X57Y98         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][26]/C
                         clock pessimism              0.286    11.907    
                         clock uncertainty           -0.035    11.872    
    SLICE_X57Y98         FDRE (Setup_fdre_C_D)        0.031    11.903    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][26]
  -------------------------------------------------------------------
                         required time                         11.903    
                         arrival time                         -11.563    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][27]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.715ns (11.483%)  route 5.512ns (88.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 11.620 - 6.730 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.647     5.269    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X33Y83         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.419     5.688 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.512    11.200    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X55Y99         LUT3 (Prop_lut3_I2_O)        0.296    11.496 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][27]_i_1/O
                         net (fo=1, routed)           0.000    11.496    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][27]
    SLICE_X55Y99         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.540    11.620    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X55Y99         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][27]/C
                         clock pessimism              0.286    11.906    
                         clock uncertainty           -0.035    11.871    
    SLICE_X55Y99         FDRE (Setup_fdre_C_D)        0.031    11.902    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][27]
  -------------------------------------------------------------------
                         required time                         11.902    
                         arrival time                         -11.496    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][26]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 0.715ns (11.489%)  route 5.508ns (88.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 11.621 - 6.730 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.647     5.269    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X33Y83         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.419     5.688 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.508    11.197    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X58Y97         LUT3 (Prop_lut3_I2_O)        0.296    11.493 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][26]_i_1/O
                         net (fo=1, routed)           0.000    11.493    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][26]
    SLICE_X58Y97         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.541    11.621    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X58Y97         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][26]/C
                         clock pessimism              0.286    11.907    
                         clock uncertainty           -0.035    11.872    
    SLICE_X58Y97         FDRE (Setup_fdre_C_D)        0.079    11.951    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][26]
  -------------------------------------------------------------------
                         required time                         11.951    
                         arrival time                         -11.493    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][26]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 0.715ns (11.338%)  route 5.591ns (88.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 11.796 - 6.730 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.647     5.269    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X33Y83         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.419     5.688 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.591    11.280    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X56Y100        LUT3 (Prop_lut3_I2_O)        0.296    11.576 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][26]_i_1/O
                         net (fo=1, routed)           0.000    11.576    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_HAS_IRQ.intr_stat_reg[26]
    SLICE_X56Y100        FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.715    11.796    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X56Y100        FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][26]/C
                         clock pessimism              0.286    12.081    
                         clock uncertainty           -0.035    12.046    
    SLICE_X56Y100        FDRE (Setup_fdre_C_D)        0.031    12.077    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][26]
  -------------------------------------------------------------------
                         required time                         12.077    
                         arrival time                         -11.576    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][11]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 0.715ns (11.570%)  route 5.465ns (88.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 11.621 - 6.730 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.647     5.269    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X33Y83         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.419     5.688 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.465    11.153    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X58Y99         LUT3 (Prop_lut3_I2_O)        0.296    11.449 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][11]_i_1/O
                         net (fo=1, routed)           0.000    11.449    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_HAS_IRQ.intr_stat_reg[11]
    SLICE_X58Y99         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.541    11.621    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X58Y99         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][11]/C
                         clock pessimism              0.286    11.907    
                         clock uncertainty           -0.035    11.872    
    SLICE_X58Y99         FDRE (Setup_fdre_C_D)        0.081    11.953    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][11]
  -------------------------------------------------------------------
                         required time                         11.953    
                         arrival time                         -11.449    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][25]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        6.127ns  (logic 0.715ns (11.670%)  route 5.412ns (88.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 11.624 - 6.730 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.647     5.269    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X33Y83         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.419     5.688 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.412    11.100    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X61Y98         LUT3 (Prop_lut3_I2_O)        0.296    11.396 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][25]_i_1/O
                         net (fo=1, routed)           0.000    11.396    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][25]
    SLICE_X61Y98         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.544    11.624    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X61Y98         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][25]/C
                         clock pessimism              0.286    11.910    
                         clock uncertainty           -0.035    11.875    
    SLICE_X61Y98         FDRE (Setup_fdre_C_D)        0.032    11.907    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][25]
  -------------------------------------------------------------------
                         required time                         11.907    
                         arrival time                         -11.396    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][24]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 0.715ns (11.680%)  route 5.407ns (88.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 11.624 - 6.730 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.647     5.269    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X33Y83         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.419     5.688 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.407    11.095    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X61Y98         LUT3 (Prop_lut3_I2_O)        0.296    11.391 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][24]_i_1/O
                         net (fo=1, routed)           0.000    11.391    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][24]
    SLICE_X61Y98         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.544    11.624    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X61Y98         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][24]/C
                         clock pessimism              0.286    11.910    
                         clock uncertainty           -0.035    11.875    
    SLICE_X61Y98         FDRE (Setup_fdre_C_D)        0.031    11.906    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][24]
  -------------------------------------------------------------------
                         required time                         11.906    
                         arrival time                         -11.391    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][25]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 0.715ns (11.970%)  route 5.258ns (88.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 11.621 - 6.730 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.647     5.269    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X33Y83         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.419     5.688 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.258    10.947    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X56Y99         LUT3 (Prop_lut3_I2_O)        0.296    11.243 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][25]_i_1/O
                         net (fo=1, routed)           0.000    11.243    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][25]
    SLICE_X56Y99         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.541    11.621    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X56Y99         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][25]/C
                         clock pessimism              0.286    11.907    
                         clock uncertainty           -0.035    11.872    
    SLICE_X56Y99         FDRE (Setup_fdre_C_D)        0.032    11.904    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][25]
  -------------------------------------------------------------------
                         required time                         11.904    
                         arrival time                         -11.243    
  -------------------------------------------------------------------
                         slack                                  0.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.250ns (56.614%)  route 0.192ns (43.386%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.554     1.670    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X47Y84         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]/Q
                         net (fo=1, routed)           0.192     2.003    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_4[9]
    SLICE_X50Y87         LUT5 (Prop_lut5_I3_O)        0.045     2.048 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[9]_i_3/O
                         net (fo=1, routed)           0.000     2.048    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/core_data[9]
    SLICE_X50Y87         MUXF7 (Prop_muxf7_I1_O)      0.064     2.112 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.112    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_94
    SLICE_X50Y87         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.818     2.321    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y87         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
                         clock pessimism             -0.392     1.929    
    SLICE_X50Y87         FDRE (Hold_fdre_C_D)         0.134     2.063    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.273ns (61.438%)  route 0.171ns (38.562%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.559     1.675    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X46Y97         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.164     1.839 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]/Q
                         net (fo=1, routed)           0.171     2.010    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_3[21]
    SLICE_X50Y96         LUT5 (Prop_lut5_I1_O)        0.045     2.055 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[21]_i_3/O
                         net (fo=1, routed)           0.000     2.055    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/core_data[21]
    SLICE_X50Y96         MUXF7 (Prop_muxf7_I1_O)      0.064     2.119 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     2.119    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_82
    SLICE_X50Y96         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.822     2.325    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y96         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
                         clock pessimism             -0.392     1.933    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.134     2.067    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][24]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.475%)  route 0.155ns (42.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.637     1.753    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y100        FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     1.917 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[24]/Q
                         net (fo=2, routed)           0.155     2.072    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_status_regs_int_reg[1][24]
    SLICE_X50Y99         LUT3 (Prop_lut3_I0_O)        0.045     2.117 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][24]_i_1/O
                         net (fo=1, routed)           0.000     2.117    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_HAS_IRQ.intr_stat_reg[24]
    SLICE_X50Y99         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.823     2.326    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X50Y99         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][24]/C
                         clock pessimism             -0.392     1.934    
    SLICE_X50Y99         FDRE (Hold_fdre_C_D)         0.121     2.055    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][24]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][24]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.849%)  route 0.195ns (51.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.637     1.753    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y100        FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141     1.894 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[24]/Q
                         net (fo=2, routed)           0.195     2.089    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/intr_err[24]
    SLICE_X50Y99         LUT3 (Prop_lut3_I1_O)        0.045     2.134 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][24]_i_1/O
                         net (fo=1, routed)           0.000     2.134    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][24]
    SLICE_X50Y99         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.823     2.326    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X50Y99         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][24]/C
                         clock pessimism             -0.392     1.934    
    SLICE_X50Y99         FDRE (Hold_fdre_C_D)         0.121     2.055    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][24]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][7]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.257ns (56.934%)  route 0.194ns (43.066%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.547     1.663    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X52Y81         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.141     1.804 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][7]/Q
                         net (fo=1, routed)           0.194     1.998    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/AXI4_LITE_INTERFACE.core_regs_reg[271]
    SLICE_X49Y82         LUT6 (Prop_lut6_I0_O)        0.045     2.043 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_2__0/O
                         net (fo=1, routed)           0.000     2.043    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_2__0_n_2
    SLICE_X49Y82         MUXF7 (Prop_muxf7_I0_O)      0.071     2.114 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.114    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_i_1__0_n_2
    SLICE_X49Y82         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.818     2.321    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X49Y82         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]/C
                         clock pessimism             -0.392     1.929    
    SLICE_X49Y82         FDRE (Hold_fdre_C_D)         0.105     2.034    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][22]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.248ns (55.677%)  route 0.197ns (44.323%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.557     1.673    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X49Y95         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.814 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][22]/Q
                         net (fo=1, routed)           0.197     2.011    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/AXI4_LITE_INTERFACE.core_regs_reg[42]
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.056 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_2__0/O
                         net (fo=1, routed)           0.000     2.056    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_2__0_n_2
    SLICE_X51Y95         MUXF7 (Prop_muxf7_I0_O)      0.062     2.118 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]_i_1/O
                         net (fo=1, routed)           0.000     2.118    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]_i_1_n_2
    SLICE_X51Y95         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.822     2.325    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X51Y95         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]/C
                         clock pessimism             -0.392     1.933    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105     2.038    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][16]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.248ns (51.992%)  route 0.229ns (48.008%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.556     1.672    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X48Y91         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141     1.813 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][16]/Q
                         net (fo=1, routed)           0.229     2.042    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/AXI4_LITE_INTERFACE.core_regs_reg[60]
    SLICE_X50Y91         LUT6 (Prop_lut6_I1_O)        0.045     2.087 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_2__0/O
                         net (fo=1, routed)           0.000     2.087    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_2__0_n_2
    SLICE_X50Y91         MUXF7 (Prop_muxf7_I0_O)      0.062     2.149 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_i_1__0/O
                         net (fo=1, routed)           0.000     2.149    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_i_1__0_n_2
    SLICE_X50Y91         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.821     2.324    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X50Y91         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]/C
                         clock pessimism             -0.392     1.932    
    SLICE_X50Y91         FDRE (Hold_fdre_C_D)         0.134     2.066    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.260ns (57.869%)  route 0.189ns (42.131%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.551     1.667    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X49Y82         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]/Q
                         net (fo=1, routed)           0.189     1.997    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_4[7]
    SLICE_X53Y81         LUT5 (Prop_lut5_I3_O)        0.045     2.042 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[7]_i_3/O
                         net (fo=1, routed)           0.000     2.042    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/core_data[7]
    SLICE_X53Y81         MUXF7 (Prop_muxf7_I1_O)      0.074     2.116 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.116    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_96
    SLICE_X53Y81         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.813     2.316    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X53Y81         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
                         clock pessimism             -0.392     1.924    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.105     2.029    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.229%)  route 0.235ns (64.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.553     1.669    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X48Y84         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.128     1.797 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][7]/Q
                         net (fo=2, routed)           0.235     2.032    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_regs_reg[7]
    SLICE_X51Y84         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.816     2.319    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y84         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][7]/C
                         clock pessimism             -0.392     1.927    
    SLICE_X51Y84         FDRE (Hold_fdre_C_D)         0.018     1.945    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]/D
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.248ns (50.683%)  route 0.241ns (49.317%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.553     1.669    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y92         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.810 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][18]/Q
                         net (fo=2, routed)           0.241     2.051    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/AXI4_LITE_INTERFACE.core_regs_reg[14]
    SLICE_X46Y91         LUT6 (Prop_lut6_I5_O)        0.045     2.096 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_2__0/O
                         net (fo=1, routed)           0.000     2.096    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_2__0_n_2
    SLICE_X46Y91         MUXF7 (Prop_muxf7_I0_O)      0.062     2.158 r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]_i_1/O
                         net (fo=1, routed)           0.000     2.158    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]_i_1_n_2
    SLICE_X46Y91         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.825     2.328    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X46Y91         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]/C
                         clock pessimism             -0.392     1.936    
    SLICE_X46Y91         FDRE (Hold_fdre_C_D)         0.134     2.070    design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         si570_usrclk_p
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.730
Sources:            { si570_usrclk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB18_X5Y16   design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X5Y6    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.730       4.154      RAMB36_X5Y7    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.730       4.575      BUFGCTRL_X0Y1  adv7511_clk_OBUF_BUFG_inst/I
Min Period        n/a     ODDR/C              n/a            1.474         6.730       5.256      OLOGIC_X0Y23   design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/V6_GEN.ODDR_hdmio_clk_o/C
Min Period        n/a     ODDR/C              n/a            1.474         6.730       5.256      OLOGIC_X0Y23   design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/V6_GEN.ODDR_hdmio_clk_t/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      OLOGIC_X0Y6    design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/hdmio_spdif_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      OLOGIC_X0Y35   design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/hdmio_video_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      OLOGIC_X0Y28   design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/hdmio_video_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.474         6.730       5.256      OLOGIC_X0Y21   design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/hdmio_video_o_reg[11]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y28   design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y28   design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[6]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X32Y83   design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X42Y85   design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X42Y85   design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X32Y83   design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y28   design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y28   design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[6]_srl4/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X55Y86   design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X59Y86   design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y28   design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[14]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y28   design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y28   design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[6]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X50Y28   design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[6]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X42Y85   design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X42Y85   design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X32Y83   design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.365       2.385      SLICE_X32Y83   design_1_wrapper_inst/design_1_i/hdmi_out/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_6/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X70Y33   design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d1_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X70Y33   design_1_wrapper_inst/design_1_i/hdmi_out/fmc_imageon_hdmi_out_0/U0/embed_syncs_l/video_data_d1_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.597ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.470ns  (logic 0.419ns (28.500%)  route 1.051ns (71.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
    SLICE_X51Y68         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           1.051     1.470    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X53Y68         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X53Y68         FDCE (Setup_fdce_C_D)       -0.266     5.067    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.067    
                         arrival time                          -1.470    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.726ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.512ns  (logic 0.456ns (30.161%)  route 1.056ns (69.839%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X51Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.056     1.512    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X53Y68         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X53Y68         FDCE (Setup_fdce_C_D)       -0.095     5.238    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -1.512    
  -------------------------------------------------------------------
                         slack                                  3.726    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.505ns  (logic 0.456ns (30.291%)  route 1.049ns (69.709%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X51Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.049     1.505    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X52Y68         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X52Y68         FDCE (Setup_fdce_C_D)       -0.095     5.238    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -1.505    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.753ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.365ns  (logic 0.478ns (35.020%)  route 0.887ns (64.980%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X62Y72         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.887     1.365    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X62Y73         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X62Y73         FDCE (Setup_fdce_C_D)       -0.215     5.118    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.118    
                         arrival time                          -1.365    
  -------------------------------------------------------------------
                         slack                                  3.753    

Slack (MET) :             3.757ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.483ns  (logic 0.456ns (30.746%)  route 1.027ns (69.254%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X51Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.027     1.483    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X52Y68         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X52Y68         FDCE (Setup_fdce_C_D)       -0.093     5.240    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.240    
                         arrival time                          -1.483    
  -------------------------------------------------------------------
                         slack                                  3.757    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.315ns  (logic 0.518ns (39.382%)  route 0.797ns (60.618%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X62Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.797     1.315    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X62Y73         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X62Y73         FDCE (Setup_fdce_C_D)       -0.047     5.286    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.286    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             4.023ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.040ns  (logic 0.419ns (40.294%)  route 0.621ns (59.706%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X51Y69         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.621     1.040    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X52Y69         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X52Y69         FDCE (Setup_fdce_C_D)       -0.270     5.063    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                  4.023    

Slack (MET) :             4.072ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.166ns  (logic 0.456ns (39.106%)  route 0.710ns (60.894%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X61Y71         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.710     1.166    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X63Y71         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X63Y71         FDCE (Setup_fdce_C_D)       -0.095     5.238    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                  4.072    

Slack (MET) :             4.114ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.124ns  (logic 0.518ns (46.069%)  route 0.606ns (53.931%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X62Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.606     1.124    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X63Y72         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X63Y72         FDCE (Setup_fdce_C_D)       -0.095     5.238    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -1.124    
  -------------------------------------------------------------------
                         slack                                  4.114    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.161ns  (logic 0.456ns (39.277%)  route 0.705ns (60.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.705     1.161    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X54Y73         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X54Y73         FDCE (Setup_fdce_C_D)       -0.047     5.286    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.286    
                         arrival time                          -1.161    
  -------------------------------------------------------------------
                         slack                                  4.125    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        4.756ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.644ns  (logic 0.419ns (25.485%)  route 1.225ns (74.515%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
    SLICE_X63Y71         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           1.225     1.644    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X61Y71         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X61Y71         FDCE (Setup_fdce_C_D)       -0.266     6.400    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.400    
                         arrival time                          -1.644    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.543ns  (logic 0.456ns (29.545%)  route 1.087ns (70.455%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X63Y71         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.087     1.543    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X61Y71         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X61Y71         FDCE (Setup_fdce_C_D)       -0.095     6.571    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.571    
                         arrival time                          -1.543    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.324ns  (logic 0.419ns (31.658%)  route 0.905ns (68.342%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X52Y69         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.905     1.324    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X51Y69         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X51Y69         FDCE (Setup_fdce_C_D)       -0.266     6.400    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.400    
                         arrival time                          -1.324    
  -------------------------------------------------------------------
                         slack                                  5.076    

Slack (MET) :             5.104ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.292ns  (logic 0.419ns (32.442%)  route 0.873ns (67.558%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X63Y72         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.873     1.292    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X60Y73         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X60Y73         FDCE (Setup_fdce_C_D)       -0.270     6.396    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.396    
                         arrival time                          -1.292    
  -------------------------------------------------------------------
                         slack                                  5.104    

Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.400ns  (logic 0.456ns (32.576%)  route 0.944ns (67.424%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X56Y74         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.944     1.400    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X55Y74         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X55Y74         FDCE (Setup_fdce_C_D)       -0.095     6.571    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.571    
                         arrival time                          -1.400    
  -------------------------------------------------------------------
                         slack                                  5.171    

Slack (MET) :             5.196ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.375ns  (logic 0.456ns (33.154%)  route 0.919ns (66.846%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X52Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.919     1.375    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X51Y68         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X51Y68         FDCE (Setup_fdce_C_D)       -0.095     6.571    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.571    
                         arrival time                          -1.375    
  -------------------------------------------------------------------
                         slack                                  5.196    

Slack (MET) :             5.240ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.331ns  (logic 0.456ns (34.249%)  route 0.875ns (65.751%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X52Y69         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.875     1.331    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X51Y69         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X51Y69         FDCE (Setup_fdce_C_D)       -0.095     6.571    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.571    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                  5.240    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.366ns  (logic 0.456ns (33.381%)  route 0.910ns (66.619%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X56Y74         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.910     1.366    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X54Y74         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X54Y74         FDCE (Setup_fdce_C_D)       -0.047     6.619    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.619    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.263ns  (logic 0.456ns (36.112%)  route 0.807ns (63.888%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X56Y74         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.807     1.263    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X54Y74         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X54Y74         FDCE (Setup_fdce_C_D)       -0.043     6.623    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.623    
                         arrival time                          -1.263    
  -------------------------------------------------------------------
                         slack                                  5.360    

Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.195ns  (logic 0.456ns (38.150%)  route 0.739ns (61.850%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69                                      0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X52Y69         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.739     1.195    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X52Y70         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X52Y70         FDCE (Setup_fdce_C_D)       -0.095     6.571    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.571    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  5.376    





---------------------------------------------------------------------------------------------------
From Clock:  si570_usrclk_p
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        4.742ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.742ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.895ns  (logic 0.456ns (24.058%)  route 1.439ns (75.942%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y33                                     0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
    SLICE_X106Y33        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           1.439     1.895    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X107Y33        FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X107Y33        FDCE (Setup_fdce_C_D)       -0.093     6.637    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          6.637    
                         arrival time                          -1.895    
  -------------------------------------------------------------------
                         slack                                  4.742    

Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.393ns  (logic 0.456ns (32.743%)  route 0.937ns (67.257%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y32                                     0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
    SLICE_X106Y32        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.937     1.393    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X108Y32        FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X108Y32        FDCE (Setup_fdce_C_D)       -0.047     6.683    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -1.393    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.323ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.364ns  (logic 0.456ns (33.440%)  route 0.908ns (66.560%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y33                                     0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
    SLICE_X106Y33        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.908     1.364    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X108Y33        FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X108Y33        FDCE (Setup_fdce_C_D)       -0.043     6.687    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -1.364    
  -------------------------------------------------------------------
                         slack                                  5.323    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.249ns  (logic 0.456ns (36.496%)  route 0.793ns (63.504%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y33                                     0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
    SLICE_X106Y33        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.793     1.249    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X108Y33        FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X108Y33        FDCE (Setup_fdce_C_D)       -0.045     6.685    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.685    
                         arrival time                          -1.249    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.182ns  (logic 0.456ns (38.576%)  route 0.726ns (61.424%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y33                                     0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
    SLICE_X106Y33        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.726     1.182    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[10]
    SLICE_X107Y33        FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X107Y33        FDCE (Setup_fdce_C_D)       -0.095     6.635    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          6.635    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.475ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.208ns  (logic 0.456ns (37.763%)  route 0.752ns (62.237%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y35                                     0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X107Y35        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.752     1.208    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X108Y35        FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X108Y35        FDCE (Setup_fdce_C_D)       -0.047     6.683    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -1.208    
  -------------------------------------------------------------------
                         slack                                  5.475    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.207ns  (logic 0.456ns (37.768%)  route 0.751ns (62.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y32                                     0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
    SLICE_X106Y32        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.751     1.207    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X108Y32        FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X108Y32        FDCE (Setup_fdce_C_D)       -0.043     6.687    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -1.207    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.203ns  (logic 0.456ns (37.915%)  route 0.747ns (62.085%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y34                                     0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
    SLICE_X107Y34        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.747     1.203    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[11]
    SLICE_X108Y33        FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X108Y33        FDCE (Setup_fdce_C_D)       -0.047     6.683    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          6.683    
                         arrival time                          -1.203    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.583ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.052ns  (logic 0.518ns (49.251%)  route 0.534ns (50.749%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y31                                     0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X104Y31        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.534     1.052    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X106Y30        FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X106Y30        FDCE (Setup_fdce_C_D)       -0.095     6.635    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.635    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                  5.583    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (MaxDelay Path 6.730ns)
  Data Path Delay:        1.043ns  (logic 0.518ns (49.680%)  route 0.525ns (50.320%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.730ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y31                                     0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X104Y31        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.525     1.043    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X106Y31        FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.730     6.730    
    SLICE_X106Y31        FDCE (Setup_fdce_C_D)       -0.095     6.635    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.635    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                  5.592    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  si570_usrclk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.386ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.386ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.852ns  (logic 0.456ns (24.617%)  route 1.396ns (75.383%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y33                                     0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X107Y33        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.396     1.852    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X106Y32        FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X106Y32        FDCE (Setup_fdce_C_D)       -0.095     5.238    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -1.852    
  -------------------------------------------------------------------
                         slack                                  3.386    

Slack (MET) :             3.611ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.629ns  (logic 0.518ns (31.803%)  route 1.111ns (68.197%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y34                                     0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
    SLICE_X108Y34        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           1.111     1.629    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X107Y34        FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X107Y34        FDCE (Setup_fdce_C_D)       -0.093     5.240    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          5.240    
                         arrival time                          -1.629    
  -------------------------------------------------------------------
                         slack                                  3.611    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.598ns  (logic 0.518ns (32.417%)  route 1.080ns (67.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y35                                     0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
    SLICE_X108Y35        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           1.080     1.598    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X107Y35        FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X107Y35        FDCE (Setup_fdce_C_D)       -0.093     5.240    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.240    
                         arrival time                          -1.598    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.530ns  (logic 0.456ns (29.797%)  route 1.074ns (70.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y33                                     0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
    SLICE_X107Y33        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           1.074     1.530    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X106Y34        FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X106Y34        FDCE (Setup_fdce_C_D)       -0.093     5.240    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          5.240    
                         arrival time                          -1.530    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.717ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.350ns  (logic 0.478ns (35.404%)  route 0.872ns (64.596%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y34                                     0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
    SLICE_X108Y34        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.872     1.350    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X109Y34        FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X109Y34        FDCE (Setup_fdce_C_D)       -0.266     5.067    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          5.067    
                         arrival time                          -1.350    
  -------------------------------------------------------------------
                         slack                                  3.717    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.302ns  (logic 0.518ns (39.788%)  route 0.784ns (60.212%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y34                                     0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
    SLICE_X108Y34        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.784     1.302    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X107Y34        FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X107Y34        FDCE (Setup_fdce_C_D)       -0.093     5.240    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          5.240    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             4.096ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.142ns  (logic 0.518ns (45.369%)  route 0.624ns (54.631%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y34                                     0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
    SLICE_X108Y34        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.624     1.142    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X106Y34        FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X106Y34        FDCE (Setup_fdce_C_D)       -0.095     5.238    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -1.142    
  -------------------------------------------------------------------
                         slack                                  4.096    

Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.134ns  (logic 0.518ns (45.664%)  route 0.616ns (54.336%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y35                                     0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X108Y35        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.616     1.134    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X107Y35        FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X107Y35        FDCE (Setup_fdce_C_D)       -0.095     5.238    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -1.134    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.085ns  (logic 0.518ns (47.734%)  route 0.567ns (52.266%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y34                                     0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
    SLICE_X108Y34        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.567     1.085    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[10]
    SLICE_X107Y34        FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X107Y34        FDCE (Setup_fdce_C_D)       -0.103     5.230    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -1.085    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             si570_usrclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (MaxDelay Path 5.333ns)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.756%)  route 0.586ns (56.244%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y29                                     0.000     0.000 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X106Y29        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.586     1.042    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X106Y32        FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.333     5.333    
    SLICE_X106Y32        FDCE (Setup_fdce_C_D)       -0.093     5.240    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.240    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                  4.198    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       17.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.020ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.715ns (31.568%)  route 1.550ns (68.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 22.661 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.651     2.945    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X43Y22         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.974     4.338    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.296     4.634 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1/O
                         net (fo=3, routed)           0.576     5.210    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_2
    SLICE_X45Y21         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.482    22.661    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X45Y21         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.230    22.891    
                         clock uncertainty           -0.302    22.589    
    SLICE_X45Y21         FDPE (Recov_fdpe_C_PRE)     -0.359    22.230    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.230    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                 17.020    

Slack (MET) :             17.020ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.715ns (31.568%)  route 1.550ns (68.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 22.661 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.651     2.945    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X43Y22         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.974     4.338    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.296     4.634 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1/O
                         net (fo=3, routed)           0.576     5.210    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_2
    SLICE_X45Y21         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.482    22.661    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X45Y21         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.230    22.891    
                         clock uncertainty           -0.302    22.589    
    SLICE_X45Y21         FDPE (Recov_fdpe_C_PRE)     -0.359    22.230    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.230    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                 17.020    

Slack (MET) :             17.020ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.715ns (31.568%)  route 1.550ns (68.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 22.661 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.651     2.945    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X43Y22         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.974     4.338    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X45Y22         LUT2 (Prop_lut2_I1_O)        0.296     4.634 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1/O
                         net (fo=3, routed)           0.576     5.210    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_2
    SLICE_X45Y21         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.482    22.661    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X45Y21         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.230    22.891    
                         clock uncertainty           -0.302    22.589    
    SLICE_X45Y21         FDPE (Recov_fdpe_C_PRE)     -0.359    22.230    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         22.230    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                 17.020    

Slack (MET) :             17.234ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.642ns (31.327%)  route 1.407ns (68.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 22.667 - 20.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.658     2.952    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X34Y31         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDPE (Prop_fdpe_C_Q)         0.518     3.470 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.683     4.153    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/wr_rst_asreg
    SLICE_X34Y32         LUT2 (Prop_lut2_I0_O)        0.124     4.277 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0/O
                         net (fo=2, routed)           0.724     5.001    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_2
    SLICE_X33Y32         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.487    22.667    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X33Y32         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.230    22.896    
                         clock uncertainty           -0.302    22.594    
    SLICE_X33Y32         FDPE (Recov_fdpe_C_PRE)     -0.359    22.235    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.235    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                 17.234    

Slack (MET) :             17.234ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.642ns (31.327%)  route 1.407ns (68.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 22.667 - 20.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.658     2.952    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X34Y31         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDPE (Prop_fdpe_C_Q)         0.518     3.470 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.683     4.153    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/wr_rst_asreg
    SLICE_X34Y32         LUT2 (Prop_lut2_I0_O)        0.124     4.277 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0/O
                         net (fo=2, routed)           0.724     5.001    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_2
    SLICE_X33Y32         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.487    22.667    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X33Y32         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.230    22.896    
                         clock uncertainty           -0.302    22.594    
    SLICE_X33Y32         FDPE (Recov_fdpe_C_PRE)     -0.359    22.235    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.235    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                 17.234    

Slack (MET) :             17.317ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.642ns (34.312%)  route 1.229ns (65.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 22.663 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.648     2.942    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X50Y16         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDPE (Prop_fdpe_C_Q)         0.518     3.460 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.541     4.001    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X50Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.125 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1/O
                         net (fo=3, routed)           0.688     4.813    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_2
    SLICE_X48Y18         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.483    22.663    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X48Y18         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.129    22.791    
                         clock uncertainty           -0.302    22.489    
    SLICE_X48Y18         FDPE (Recov_fdpe_C_PRE)     -0.359    22.130    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.130    
                         arrival time                          -4.813    
  -------------------------------------------------------------------
                         slack                                 17.317    

Slack (MET) :             17.317ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.642ns (34.312%)  route 1.229ns (65.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 22.663 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.648     2.942    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X50Y16         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDPE (Prop_fdpe_C_Q)         0.518     3.460 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.541     4.001    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X50Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.125 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1/O
                         net (fo=3, routed)           0.688     4.813    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_2
    SLICE_X48Y18         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.483    22.663    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X48Y18         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.129    22.791    
                         clock uncertainty           -0.302    22.489    
    SLICE_X48Y18         FDPE (Recov_fdpe_C_PRE)     -0.359    22.130    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.130    
                         arrival time                          -4.813    
  -------------------------------------------------------------------
                         slack                                 17.317    

Slack (MET) :             17.317ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.642ns (34.312%)  route 1.229ns (65.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 22.663 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.648     2.942    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X50Y16         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDPE (Prop_fdpe_C_Q)         0.518     3.460 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.541     4.001    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X50Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.125 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1/O
                         net (fo=3, routed)           0.688     4.813    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_2
    SLICE_X48Y18         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.483    22.663    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X48Y18         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.129    22.791    
                         clock uncertainty           -0.302    22.489    
    SLICE_X48Y18         FDPE (Recov_fdpe_C_PRE)     -0.359    22.130    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         22.130    
                         arrival time                          -4.813    
  -------------------------------------------------------------------
                         slack                                 17.317    

Slack (MET) :             17.319ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.580ns (29.036%)  route 1.418ns (70.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 22.663 - 20.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.654     2.948    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X40Y28         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDPE (Prop_fdpe_C_Q)         0.456     3.404 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.837     4.241    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X40Y29         LUT2 (Prop_lut2_I0_O)        0.124     4.365 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3/O
                         net (fo=3, routed)           0.581     4.946    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_2
    SLICE_X40Y29         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.484    22.663    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X40Y29         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.263    22.926    
                         clock uncertainty           -0.302    22.624    
    SLICE_X40Y29         FDPE (Recov_fdpe_C_PRE)     -0.359    22.265    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.265    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                 17.319    

Slack (MET) :             17.319ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.580ns (29.036%)  route 1.418ns (70.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 22.663 - 20.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.654     2.948    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X40Y28         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDPE (Prop_fdpe_C_Q)         0.456     3.404 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.837     4.241    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X40Y29         LUT2 (Prop_lut2_I0_O)        0.124     4.365 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3/O
                         net (fo=3, routed)           0.581     4.946    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_2
    SLICE_X40Y29         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        1.484    22.663    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X40Y29         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.263    22.926    
                         clock uncertainty           -0.302    22.624    
    SLICE_X40Y29         FDPE (Recov_fdpe_C_PRE)     -0.359    22.265    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.265    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                 17.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.162%)  route 0.187ns (55.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.548     0.884    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X50Y22         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDPE (Prop_fdpe_C_Q)         0.148     1.032 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.187     1.219    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X49Y22         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.816     1.182    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X49Y22         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y22         FDPE (Remov_fdpe_C_PRE)     -0.148     0.999    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.392%)  route 0.201ns (57.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.546     0.882    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X50Y26         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDPE (Prop_fdpe_C_Q)         0.148     1.030 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.201     1.231    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X49Y26         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.814     1.180    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X49Y26         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.035     1.145    
    SLICE_X49Y26         FDPE (Remov_fdpe_C_PRE)     -0.148     0.997    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.392%)  route 0.201ns (57.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.546     0.882    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X50Y26         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDPE (Prop_fdpe_C_Q)         0.148     1.030 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.201     1.231    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X49Y26         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.814     1.180    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X49Y26         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.035     1.145    
    SLICE_X49Y26         FDPE (Remov_fdpe_C_PRE)     -0.148     0.997    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.214%)  route 0.225ns (63.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.558     0.894    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X49Y37         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDPE (Prop_fdpe_C_Q)         0.128     1.021 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.225     1.247    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X53Y37         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.821     1.187    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X53Y37         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.035     1.152    
    SLICE_X53Y37         FDPE (Remov_fdpe_C_PRE)     -0.149     1.003    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.544%)  route 0.133ns (48.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.553     0.889    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X40Y29         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.030 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.133     1.162    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y29         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.818     1.184    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/s_aclk
    SLICE_X38Y29         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.263     0.921    
    SLICE_X38Y29         FDCE (Remov_fdce_C_CLR)     -0.067     0.854    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.544%)  route 0.133ns (48.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.553     0.889    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X40Y29         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.030 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.133     1.162    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y29         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.818     1.184    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/s_aclk
    SLICE_X38Y29         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.263     0.921    
    SLICE_X38Y29         FDCE (Remov_fdce_C_CLR)     -0.067     0.854    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.544%)  route 0.133ns (48.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.553     0.889    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X40Y29         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.030 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.133     1.162    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y29         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.818     1.184    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/s_aclk
    SLICE_X38Y29         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.263     0.921    
    SLICE_X38Y29         FDCE (Remov_fdce_C_CLR)     -0.067     0.854    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.544%)  route 0.133ns (48.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.553     0.889    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X40Y29         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.030 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.133     1.162    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y29         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.818     1.184    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X38Y29         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.263     0.921    
    SLICE_X38Y29         FDCE (Remov_fdce_C_CLR)     -0.067     0.854    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.544%)  route 0.133ns (48.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.553     0.889    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X40Y29         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.030 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.133     1.162    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y29         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.818     1.184    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X38Y29         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.263     0.921    
    SLICE_X38Y29         FDCE (Remov_fdce_C_CLR)     -0.067     0.854    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.176%)  route 0.124ns (46.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.554     0.890    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X53Y35         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.124     1.155    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X50Y35         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3094, routed)        0.820     1.186    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/s_aclk
    SLICE_X50Y35         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.281     0.905    
    SLICE_X50Y35         FDCE (Remov_fdce_C_CLR)     -0.067     0.838    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.317    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.580ns (23.296%)  route 1.910ns (76.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 9.399 - 6.666 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.728     3.022    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X56Y8          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDPE (Prop_fdpe_C_Q)         0.456     3.478 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.256     4.734    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X56Y6          LUT2 (Prop_lut2_I0_O)        0.124     4.858 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=1, routed)           0.654     5.512    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2
    SLICE_X57Y6          FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.554     9.399    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X57Y6          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.265     9.664    
                         clock uncertainty           -0.106     9.558    
    SLICE_X57Y6          FDPE (Recov_fdpe_C_PRE)     -0.359     9.199    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axis_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                          -5.512    
  -------------------------------------------------------------------
                         slack                                  3.687    

Slack (MET) :             3.845ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.642ns (29.038%)  route 1.569ns (70.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 9.414 - 6.666 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.827     3.121    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y31          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     3.639 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.661     4.300    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     4.424 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.908     5.332    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2
    SLICE_X8Y29          FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.569     9.415    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y29          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.230     9.644    
                         clock uncertainty           -0.106     9.538    
    SLICE_X8Y29          FDPE (Recov_fdpe_C_PRE)     -0.361     9.177    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -5.332    
  -------------------------------------------------------------------
                         slack                                  3.845    

Slack (MET) :             3.845ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.642ns (29.038%)  route 1.569ns (70.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 9.414 - 6.666 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.827     3.121    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y31          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     3.639 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.661     4.300    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     4.424 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.908     5.332    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2
    SLICE_X8Y29          FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.569     9.415    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y29          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.230     9.644    
                         clock uncertainty           -0.106     9.538    
    SLICE_X8Y29          FDPE (Recov_fdpe_C_PRE)     -0.361     9.177    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -5.332    
  -------------------------------------------------------------------
                         slack                                  3.845    

Slack (MET) :             3.845ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.642ns (29.038%)  route 1.569ns (70.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 9.414 - 6.666 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.827     3.121    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y31          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     3.639 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.661     4.300    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.124     4.424 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.908     5.332    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2
    SLICE_X8Y29          FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.569     9.415    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y29          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.230     9.644    
                         clock uncertainty           -0.106     9.538    
    SLICE_X8Y29          FDPE (Recov_fdpe_C_PRE)     -0.361     9.177    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -5.332    
  -------------------------------------------------------------------
                         slack                                  3.845    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.642ns (30.287%)  route 1.478ns (69.713%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 9.327 - 6.666 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.639     2.933    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X50Y27         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDPE (Prop_fdpe_C_Q)         0.518     3.451 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.820     4.271    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_asreg
    SLICE_X52Y26         LUT2 (Prop_lut2_I0_O)        0.124     4.395 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.658     5.053    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2
    SLICE_X45Y28         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.482     9.327    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X45Y28         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.129     9.456    
                         clock uncertainty           -0.106     9.350    
    SLICE_X45Y28         FDPE (Recov_fdpe_C_PRE)     -0.359     8.991    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.642ns (30.287%)  route 1.478ns (69.713%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 9.327 - 6.666 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.639     2.933    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X50Y27         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDPE (Prop_fdpe_C_Q)         0.518     3.451 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.820     4.271    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_asreg
    SLICE_X52Y26         LUT2 (Prop_lut2_I0_O)        0.124     4.395 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.658     5.053    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2
    SLICE_X45Y28         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.482     9.327    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X45Y28         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.129     9.456    
                         clock uncertainty           -0.106     9.350    
    SLICE_X45Y28         FDPE (Recov_fdpe_C_PRE)     -0.359     8.991    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.642ns (30.287%)  route 1.478ns (69.713%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 9.327 - 6.666 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.639     2.933    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X50Y27         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDPE (Prop_fdpe_C_Q)         0.518     3.451 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.820     4.271    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_asreg
    SLICE_X52Y26         LUT2 (Prop_lut2_I0_O)        0.124     4.395 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.658     5.053    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2
    SLICE_X45Y28         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.482     9.327    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X45Y28         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.129     9.456    
                         clock uncertainty           -0.106     9.350    
    SLICE_X45Y28         FDPE (Recov_fdpe_C_PRE)     -0.359     8.991    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             4.091ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.580ns (28.245%)  route 1.473ns (71.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 9.371 - 6.666 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.694     2.988    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X60Y74         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDPE (Prop_fdpe_C_Q)         0.456     3.444 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.937     4.381    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_asreg
    SLICE_X59Y74         LUT2 (Prop_lut2_I0_O)        0.124     4.505 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.537     5.041    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2
    SLICE_X54Y68         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.526     9.371    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X54Y68         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.229     9.600    
                         clock uncertainty           -0.106     9.494    
    SLICE_X54Y68         FDPE (Recov_fdpe_C_PRE)     -0.361     9.133    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -5.041    
  -------------------------------------------------------------------
                         slack                                  4.091    

Slack (MET) :             4.091ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.580ns (28.245%)  route 1.473ns (71.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 9.371 - 6.666 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.694     2.988    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X60Y74         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDPE (Prop_fdpe_C_Q)         0.456     3.444 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.937     4.381    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_asreg
    SLICE_X59Y74         LUT2 (Prop_lut2_I0_O)        0.124     4.505 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.537     5.041    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2
    SLICE_X54Y68         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.526     9.371    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X54Y68         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.229     9.600    
                         clock uncertainty           -0.106     9.494    
    SLICE_X54Y68         FDPE (Recov_fdpe_C_PRE)     -0.361     9.133    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -5.041    
  -------------------------------------------------------------------
                         slack                                  4.091    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.580ns (27.629%)  route 1.519ns (72.371%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 9.384 - 6.666 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.638     2.932    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X52Y26         FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.658     4.046    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X52Y26         LUT2 (Prop_lut2_I1_O)        0.124     4.170 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3/O
                         net (fo=2, routed)           0.861     5.031    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3_n_2
    SLICE_X56Y26         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.754    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.845 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       1.539     9.384    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X56Y26         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.230     9.614    
                         clock uncertainty           -0.106     9.508    
    SLICE_X56Y26         FDPE (Recov_fdpe_C_PRE)     -0.359     9.149    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -5.031    
  -------------------------------------------------------------------
                         slack                                  4.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.838%)  route 0.185ns (59.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.551     0.887    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X49Y27         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDPE (Prop_fdpe_C_Q)         0.128     1.015 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.185     1.200    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X50Y27         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.812     1.178    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X50Y27         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.035     1.143    
    SLICE_X50Y27         FDPE (Remov_fdpe_C_PRE)     -0.124     1.019    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.359%)  route 0.236ns (62.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.558     0.894    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X48Y37         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.035 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          0.236     1.271    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X50Y36         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.820     1.186    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/m_aclk
    SLICE_X50Y36         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.084    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.359%)  route 0.236ns (62.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.558     0.894    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X48Y37         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.035 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          0.236     1.271    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X50Y36         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.820     1.186    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/m_aclk
    SLICE_X50Y36         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.084    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.359%)  route 0.236ns (62.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.558     0.894    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X48Y37         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.035 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          0.236     1.271    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X50Y36         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.820     1.186    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/m_aclk
    SLICE_X50Y36         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.084    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.359%)  route 0.236ns (62.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.558     0.894    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X48Y37         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.035 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          0.236     1.271    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X50Y36         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.820     1.186    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X50Y36         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.084    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.359%)  route 0.236ns (62.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.558     0.894    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X48Y37         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.035 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          0.236     1.271    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X50Y36         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.820     1.186    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X50Y36         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.084    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.359%)  route 0.236ns (62.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.558     0.894    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X48Y37         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.035 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          0.236     1.271    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X50Y36         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.820     1.186    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X50Y36         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.084    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.359%)  route 0.236ns (62.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.558     0.894    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X48Y37         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.035 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          0.236     1.271    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X50Y36         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.820     1.186    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X50Y36         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.084    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.359%)  route 0.236ns (62.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.558     0.894    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X48Y37         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.035 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          0.236     1.271    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X51Y36         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.820     1.186    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/m_aclk
    SLICE_X51Y36         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.359%)  route 0.236ns (62.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.558     0.894    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X48Y37         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.035 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          0.236     1.271    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X51Y36         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=10481, routed)       0.820     1.186    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/m_aclk
    SLICE_X51Y36         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    design_1_wrapper_inst/design_1_i/hdmi_in_proc/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.212    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        0.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.580ns (15.125%)  route 3.255ns (84.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 8.007 - 5.333 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.685     2.979    design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/slowest_sync_clk
    SLICE_X28Y78         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=22, routed)          2.365     5.800    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X52Y51         LUT1 (Prop_lut1_I0_O)        0.124     5.924 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=22, routed)          0.890     6.814    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0
    SLICE_X46Y47         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.495     8.007    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X46Y47         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.115     8.122    
                         clock uncertainty           -0.087     8.035    
    SLICE_X46Y47         FDPE (Recov_fdpe_C_PRE)     -0.361     7.674    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          7.674    
                         arrival time                          -6.814    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d4_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.580ns (15.125%)  route 3.255ns (84.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 8.007 - 5.333 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.685     2.979    design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/slowest_sync_clk
    SLICE_X28Y78         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=22, routed)          2.365     5.800    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X52Y51         LUT1 (Prop_lut1_I0_O)        0.124     5.924 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=22, routed)          0.890     6.814    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0
    SLICE_X46Y47         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.495     8.007    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X46Y47         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d4_reg/C
                         clock pessimism              0.115     8.122    
                         clock uncertainty           -0.087     8.035    
    SLICE_X46Y47         FDPE (Recov_fdpe_C_PRE)     -0.361     7.674    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d4_reg
  -------------------------------------------------------------------
                         required time                          7.674    
                         arrival time                          -6.814    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.580ns (15.125%)  route 3.255ns (84.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 8.007 - 5.333 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.685     2.979    design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/slowest_sync_clk
    SLICE_X28Y78         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=22, routed)          2.365     5.800    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X52Y51         LUT1 (Prop_lut1_I0_O)        0.124     5.924 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=22, routed)          0.890     6.814    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0
    SLICE_X46Y47         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.495     8.007    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X46Y47         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.115     8.122    
                         clock uncertainty           -0.087     8.035    
    SLICE_X46Y47         FDPE (Recov_fdpe_C_PRE)     -0.319     7.716    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          7.716    
                         arrival time                          -6.814    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.580ns (15.125%)  route 3.255ns (84.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 8.007 - 5.333 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.685     2.979    design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/slowest_sync_clk
    SLICE_X28Y78         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=22, routed)          2.365     5.800    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X52Y51         LUT1 (Prop_lut1_I0_O)        0.124     5.924 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=22, routed)          0.890     6.814    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0
    SLICE_X46Y47         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.495     8.007    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X46Y47         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.115     8.122    
                         clock uncertainty           -0.087     8.035    
    SLICE_X46Y47         FDPE (Recov_fdpe_C_PRE)     -0.319     7.716    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          7.716    
                         arrival time                          -6.814    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d5_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.580ns (15.125%)  route 3.255ns (84.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 8.007 - 5.333 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.685     2.979    design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/slowest_sync_clk
    SLICE_X28Y78         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=22, routed)          2.365     5.800    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X52Y51         LUT1 (Prop_lut1_I0_O)        0.124     5.924 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=22, routed)          0.890     6.814    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0
    SLICE_X46Y47         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d5_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.495     8.007    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X46Y47         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d5_reg/C
                         clock pessimism              0.115     8.122    
                         clock uncertainty           -0.087     8.035    
    SLICE_X46Y47         FDPE (Recov_fdpe_C_PRE)     -0.319     7.716    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d5_reg
  -------------------------------------------------------------------
                         required time                          7.716    
                         arrival time                          -6.814    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.580ns (15.331%)  route 3.203ns (84.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 8.006 - 5.333 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.685     2.979    design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/slowest_sync_clk
    SLICE_X28Y78         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=22, routed)          2.365     5.800    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X52Y51         LUT1 (Prop_lut1_I0_O)        0.124     5.924 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=22, routed)          0.838     6.762    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/inverted_reset
    SLICE_X48Y48         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.494     8.006    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/s_aclk
    SLICE_X48Y48         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.115     8.121    
                         clock uncertainty           -0.087     8.034    
    SLICE_X48Y48         FDPE (Recov_fdpe_C_PRE)     -0.359     7.675    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.675    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.580ns (15.331%)  route 3.203ns (84.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 8.006 - 5.333 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.685     2.979    design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/slowest_sync_clk
    SLICE_X28Y78         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=22, routed)          2.365     5.800    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X52Y51         LUT1 (Prop_lut1_I0_O)        0.124     5.924 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=22, routed)          0.838     6.762    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/inverted_reset
    SLICE_X48Y48         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.494     8.006    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/s_aclk
    SLICE_X48Y48         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.115     8.121    
                         clock uncertainty           -0.087     8.034    
    SLICE_X48Y48         FDPE (Recov_fdpe_C_PRE)     -0.359     7.675    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          7.675    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.580ns (15.781%)  route 3.095ns (84.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 8.007 - 5.333 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.685     2.979    design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/slowest_sync_clk
    SLICE_X28Y78         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=22, routed)          2.365     5.800    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X52Y51         LUT1 (Prop_lut1_I0_O)        0.124     5.924 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=22, routed)          0.730     6.654    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0
    SLICE_X45Y47         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.495     8.007    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X45Y47         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.115     8.122    
                         clock uncertainty           -0.087     8.035    
    SLICE_X45Y47         FDPE (Recov_fdpe_C_PRE)     -0.359     7.676    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.676    
                         arrival time                          -6.654    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.580ns (15.781%)  route 3.095ns (84.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 8.007 - 5.333 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.685     2.979    design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/slowest_sync_clk
    SLICE_X28Y78         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=22, routed)          2.365     5.800    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X52Y51         LUT1 (Prop_lut1_I0_O)        0.124     5.924 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=22, routed)          0.730     6.654    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0
    SLICE_X45Y47         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.495     8.007    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X45Y47         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.115     8.122    
                         clock uncertainty           -0.087     8.035    
    SLICE_X45Y47         FDPE (Recov_fdpe_C_PRE)     -0.359     7.676    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          7.676    
                         arrival time                          -6.654    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_2 rise@5.333ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.580ns (15.781%)  route 3.095ns (84.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 8.007 - 5.333 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.685     2.979    design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/slowest_sync_clk
    SLICE_X28Y78         FDRE                                         r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=22, routed)          2.365     5.800    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X52Y51         LUT1 (Prop_lut1_I0_O)        0.124     5.924 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=22, routed)          0.730     6.654    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0
    SLICE_X45Y47         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.421    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.512 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        1.495     8.007    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X45Y47         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.115     8.122    
                         clock uncertainty           -0.087     8.035    
    SLICE_X45Y47         FDPE (Recov_fdpe_C_PRE)     -0.359     7.676    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.676    
                         arrival time                          -6.654    
  -------------------------------------------------------------------
                         slack                                  1.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.209%)  route 0.179ns (54.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.553     0.889    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X50Y50         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDPE (Prop_fdpe_C_Q)         0.148     1.037 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.179     1.216    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X51Y49         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.826     1.192    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X51Y49         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.030     1.162    
    SLICE_X51Y49         FDPE (Remov_fdpe_C_PRE)     -0.148     1.014    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.065%)  route 0.261ns (64.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.562     0.898    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/s_aclk
    SLICE_X49Y49         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=10, routed)          0.261     1.300    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X49Y50         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.825     1.191    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X49Y50         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X49Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.065%)  route 0.261ns (64.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.562     0.898    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/s_aclk
    SLICE_X49Y49         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=10, routed)          0.261     1.300    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X49Y50         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.825     1.191    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X49Y50         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X49Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.065%)  route 0.261ns (64.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.562     0.898    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/s_aclk
    SLICE_X49Y49         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=10, routed)          0.261     1.300    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X49Y50         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.825     1.191    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X49Y50         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[2]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X49Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.065%)  route 0.261ns (64.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.562     0.898    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/s_aclk
    SLICE_X49Y49         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.039 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=10, routed)          0.261     1.300    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X49Y50         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.825     1.191    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X49Y50         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X49Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.937%)  route 0.274ns (66.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.592     0.928    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y48         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.069 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.274     1.343    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X26Y50         FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.844     1.210    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X26Y50         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y50         FDPE (Remov_fdpe_C_PRE)     -0.071     1.109    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.937%)  route 0.274ns (66.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.592     0.928    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y48         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.069 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.274     1.343    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X27Y50         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.844     1.210    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y50         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X27Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.088    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.937%)  route 0.274ns (66.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.592     0.928    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y48         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.069 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.274     1.343    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X27Y50         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.844     1.210    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y50         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X27Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.088    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.937%)  route 0.274ns (66.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.592     0.928    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y48         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.069 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.274     1.343    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X27Y50         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.844     1.210    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y50         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X27Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.088    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.937%)  route 0.274ns (66.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.592     0.928    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y48         FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.069 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.274     1.343    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X27Y50         FDCE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=5987, routed)        0.844     1.210    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y50         FDCE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X27Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.088    design_1_wrapper_inst/design_1_i/hdmi_in_proc/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.255    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fmc_imageon_hdmii_clk
  To Clock:  fmc_imageon_hdmii_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.778ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.642ns (41.920%)  route 0.889ns (58.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 11.719 - 6.730 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.822     5.438    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y30          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDPE (Prop_fdpe_C_Q)         0.518     5.956 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.541     6.498    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.124     6.622 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.348     6.970    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2
    SLICE_X4Y29          FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.644    11.719    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y29          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.425    12.144    
                         clock uncertainty           -0.035    12.109    
    SLICE_X4Y29          FDPE (Recov_fdpe_C_PRE)     -0.361    11.748    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.748    
                         arrival time                          -6.970    
  -------------------------------------------------------------------
                         slack                                  4.778    

Slack (MET) :             4.778ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.642ns (41.920%)  route 0.889ns (58.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 11.719 - 6.730 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.822     5.438    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y30          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDPE (Prop_fdpe_C_Q)         0.518     5.956 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.541     6.498    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.124     6.622 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.348     6.970    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2
    SLICE_X4Y29          FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.644    11.719    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y29          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.425    12.144    
                         clock uncertainty           -0.035    12.109    
    SLICE_X4Y29          FDPE (Recov_fdpe_C_PRE)     -0.361    11.748    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.748    
                         arrival time                          -6.970    
  -------------------------------------------------------------------
                         slack                                  4.778    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.419ns (39.332%)  route 0.646ns (60.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 11.720 - 6.730 ) 
    Source Clock Delay      (SCD):    5.439ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.823     5.439    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y30          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDPE (Prop_fdpe_C_Q)         0.419     5.858 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.646     6.505    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X2Y29          FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.645    11.720    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X2Y29          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.425    12.145    
                         clock uncertainty           -0.035    12.110    
    SLICE_X2Y29          FDPE (Recov_fdpe_C_PRE)     -0.536    11.574    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.574    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (fmc_imageon_hdmii_clk rise@6.730ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.419ns (46.479%)  route 0.482ns (53.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 11.719 - 6.730 ) 
    Source Clock Delay      (SCD):    5.439ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.344     1.344 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.515    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.616 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.823     5.439    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y30          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDPE (Prop_fdpe_C_Q)         0.419     5.858 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.482     6.341    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y30          FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      6.730     6.730 r  
    Y6                                                0.000     6.730 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     6.730    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         1.282     8.012 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.984    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.075 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        1.644    11.719    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y30          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.386    12.105    
                         clock uncertainty           -0.035    12.070    
    SLICE_X4Y30          FDPE (Recov_fdpe_C_PRE)     -0.534    11.536    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         11.536    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                  5.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.027%)  route 0.169ns (56.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.615     1.725    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y30          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDPE (Prop_fdpe_C_Q)         0.128     1.853 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.169     2.022    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y30          FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.882     2.379    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y30          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.620     1.759    
    SLICE_X4Y30          FDPE (Remov_fdpe_C_PRE)     -0.124     1.635    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.625%)  route 0.231ns (64.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.615     1.725    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y30          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDPE (Prop_fdpe_C_Q)         0.128     1.853 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.231     2.084    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X2Y29          FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.882     2.379    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X2Y29          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.641     1.738    
    SLICE_X2Y29          FDPE (Remov_fdpe_C_PRE)     -0.125     1.613    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.131%)  route 0.255ns (57.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.615     1.725    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y30          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.866 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.139     2.005    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.045     2.050 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.116     2.166    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2
    SLICE_X4Y29          FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.881     2.378    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y29          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.640     1.738    
    SLICE_X4Y29          FDPE (Remov_fdpe_C_PRE)     -0.071     1.667    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock fmc_imageon_hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmc_imageon_hdmii_clk rise@0.000ns - fmc_imageon_hdmii_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.131%)  route 0.255ns (57.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.084    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.110 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.615     1.725    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y30          FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.866 r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.139     2.005    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.045     2.050 f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.116     2.166    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_2
    SLICE_X4Y29          FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fmc_imageon_hdmii_clk rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  fmc_imageon_hdmii_clk (IN)
                         net (fo=0)                   0.000     0.000    fmc_imageon_hdmii_clk
    Y6                   IBUF (Prop_ibuf_I_O)         0.749     0.749 r  fmc_imageon_hdmii_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.468    fmc_imageon_hdmii_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.497 r  fmc_imageon_hdmii_clk_IBUF_BUFG_inst/O
                         net (fo=2232, routed)        0.881     2.378    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y29          FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.640     1.738    
    SLICE_X4Y29          FDPE (Remov_fdpe_C_PRE)     -0.071     1.667    design_1_wrapper_inst/design_1_i/hdmi_in_proc/hdmi_in/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.499    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  si570_usrclk_p
  To Clock:  si570_usrclk_p

Setup :            0  Failing Endpoints,  Worst Slack        4.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.381ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 0.642ns (30.088%)  route 1.492ns (69.912%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 11.770 - 6.730 ) 
    Source Clock Delay      (SCD):    5.492ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.870     5.492    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X112Y32        FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y32        FDRE (Prop_fdre_C_Q)         0.518     6.010 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.661     6.672    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X112Y32        LUT2 (Prop_lut2_I1_O)        0.124     6.796 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.831     7.626    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2
    SLICE_X107Y32        FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.689    11.770    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y32        FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.386    12.156    
                         clock uncertainty           -0.035    12.121    
    SLICE_X107Y32        FDPE (Recov_fdpe_C_PRE)     -0.359    11.762    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.762    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                  4.136    

Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.642ns (32.347%)  route 1.343ns (67.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 11.768 - 6.730 ) 
    Source Clock Delay      (SCD):    5.492ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.870     5.492    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X112Y32        FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y32        FDRE (Prop_fdre_C_Q)         0.518     6.010 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.661     6.672    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X112Y32        LUT2 (Prop_lut2_I1_O)        0.124     6.796 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.682     7.477    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2
    SLICE_X108Y31        FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.687    11.768    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X108Y31        FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.386    12.154    
                         clock uncertainty           -0.035    12.119    
    SLICE_X108Y31        FDPE (Recov_fdpe_C_PRE)     -0.361    11.758    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.758    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.642ns (32.347%)  route 1.343ns (67.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 11.768 - 6.730 ) 
    Source Clock Delay      (SCD):    5.492ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.870     5.492    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X112Y32        FDRE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y32        FDRE (Prop_fdre_C_Q)         0.518     6.010 r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.661     6.672    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X112Y32        LUT2 (Prop_lut2_I1_O)        0.124     6.796 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.682     7.477    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2
    SLICE_X108Y31        FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.687    11.768    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X108Y31        FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.386    12.154    
                         clock uncertainty           -0.035    12.119    
    SLICE_X108Y31        FDPE (Recov_fdpe_C_PRE)     -0.361    11.758    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.758    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (si570_usrclk_p rise@6.730ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.419ns (54.975%)  route 0.343ns (45.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 11.772 - 6.730 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.521    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.622 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.868     5.490    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X113Y31        FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y31        FDPE (Prop_fdpe_C_Q)         0.419     5.909 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.343     6.253    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X113Y32        FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      6.730     6.730 r  
    Y9                                                0.000     6.730 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     6.730    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     8.018 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           1.972     9.990    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.081 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        1.691    11.772    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X113Y32        FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.426    12.198    
                         clock uncertainty           -0.035    12.163    
    SLICE_X113Y32        FDPE (Recov_fdpe_C_PRE)     -0.534    11.629    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         11.629    
                         arrival time                          -6.253    
  -------------------------------------------------------------------
                         slack                                  5.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.633     1.749    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X113Y31        FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y31        FDPE (Prop_fdpe_C_Q)         0.128     1.877 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.119     1.996    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X113Y32        FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.903     2.406    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X113Y32        FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.642     1.764    
    SLICE_X113Y32        FDPE (Remov_fdpe_C_PRE)     -0.149     1.615    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.180%)  route 0.343ns (64.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.634     1.750    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X113Y32        FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y32        FDPE (Prop_fdpe_C_Q)         0.141     1.891 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.109     2.000    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X112Y32        LUT2 (Prop_lut2_I0_O)        0.045     2.045 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.234     2.279    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2
    SLICE_X108Y31        FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.901     2.404    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X108Y31        FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.620     1.784    
    SLICE_X108Y31        FDPE (Remov_fdpe_C_PRE)     -0.071     1.713    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.180%)  route 0.343ns (64.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.634     1.750    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X113Y32        FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y32        FDPE (Prop_fdpe_C_Q)         0.141     1.891 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.109     2.000    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X112Y32        LUT2 (Prop_lut2_I0_O)        0.045     2.045 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.234     2.279    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2
    SLICE_X108Y31        FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.901     2.404    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X108Y31        FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.620     1.784    
    SLICE_X108Y31        FDPE (Remov_fdpe_C_PRE)     -0.071     1.713    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock si570_usrclk_p  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (si570_usrclk_p rise@0.000ns - si570_usrclk_p rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.474%)  route 0.387ns (67.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.090    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.116 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.634     1.750    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X113Y32        FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y32        FDPE (Prop_fdpe_C_Q)         0.141     1.891 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.109     2.000    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X112Y32        LUT2 (Prop_lut2_I0_O)        0.045     2.045 f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.278     2.323    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2
    SLICE_X107Y32        FDPE                                         f  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock si570_usrclk_p rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  si570_usrclk_p (IN)
                         net (fo=0)                   0.000     0.000    si570_usrclk_p
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  si570_usrclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.474    adv7511_clk_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.503 r  adv7511_clk_OBUF_BUFG_inst/O
                         net (fo=2205, routed)        0.902     2.405    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X107Y32        FDPE                                         r  design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.620     1.785    
    SLICE_X107Y32        FDPE (Remov_fdpe_C_PRE)     -0.095     1.690    design_1_wrapper_inst/design_1_i/hdmi_out/v_axi4s_vid_out_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.633    





