// Seed: 2661348468
`timescale 1 ps / 1ps
module module_0;
  logic id_0, id_1;
  logic id_2;
  logic id_3, id_4 = 1;
  type_10(
      id_1, 1
  );
  assign id_0 = id_4;
  defparam id_5.id_6 = 1'h0;
  assign #1 id_5 = 1 - 1'b0;
  assign id_0 = id_6;
endmodule
