flowchart LR
subgraph root.0[<center>PromQL<br/>every 1s</center>]
subgraph root.0_outports[ ]
style root.0_outports fill:none,stroke:none
root.0output[output]
end
end
subgraph root.1[<center>Decider<br/>LT for 0s</center>]
subgraph root.1_inports[ ]
style root.1_inports fill:none,stroke:none
root.1lhs[lhs]
root.1rhs[rhs]
end
subgraph root.1_outports[ ]
style root.1_outports fill:none,stroke:none
root.1output[output]
end
end
subgraph root.10[And]
subgraph root.10_inports[ ]
style root.10_inports fill:none,stroke:none
root.10inputs[inputs]
root.10inputs[inputs]
root.10inputs[inputs]
end
subgraph root.10_outports[ ]
style root.10_outports fill:none,stroke:none
root.10output[output]
end
end
subgraph root.11[And]
subgraph root.11_inports[ ]
style root.11_inports fill:none,stroke:none
root.11inputs[inputs]
root.11inputs[inputs]
end
subgraph root.11_outports[ ]
style root.11_outports fill:none,stroke:none
root.11output[output]
end
end
subgraph root.12[<center>LoadRamp<br/>1 selectors</center>]
subgraph root.12_inports[ ]
style root.12_inports fill:none,stroke:none
root.12backward[backward]
root.12forward[forward]
root.12reset[reset]
end
end
root.1_rhs_FakeConstantout((75.00))
subgraph root.2[<center>Decider<br/>GT for 0s</center>]
subgraph root.2_inports[ ]
style root.2_inports fill:none,stroke:none
root.2lhs[lhs]
root.2rhs[rhs]
end
subgraph root.2_outports[ ]
style root.2_outports fill:none,stroke:none
root.2output[output]
end
end
root.2_rhs_FakeConstantout((75.00))
subgraph root.3[Or]
subgraph root.3_inports[ ]
style root.3_inports fill:none,stroke:none
root.3inputs[inputs]
end
subgraph root.3_outports[ ]
style root.3_outports fill:none,stroke:none
root.3output[output]
end
end
subgraph root.4[Or]
subgraph root.4_outports[ ]
style root.4_outports fill:none,stroke:none
root.4output[output]
end
end
subgraph root.5[Or]
subgraph root.5_inports[ ]
style root.5_inports fill:none,stroke:none
root.5inputs[inputs]
end
subgraph root.5_outports[ ]
style root.5_outports fill:none,stroke:none
root.5output[output]
end
end
subgraph root.6[Inverter]
subgraph root.6_inports[ ]
style root.6_inports fill:none,stroke:none
root.6input[input]
end
subgraph root.6_outports[ ]
style root.6_outports fill:none,stroke:none
root.6output[output]
end
end
subgraph root.7[FirstValid]
subgraph root.7_inports[ ]
style root.7_inports fill:none,stroke:none
root.7inputs[inputs]
root.7inputs[inputs]
end
subgraph root.7_outports[ ]
style root.7_outports fill:none,stroke:none
root.7output[output]
end
end
root.7_inputs_FakeConstantout((1.00))
subgraph root.8[Inverter]
subgraph root.8_inports[ ]
style root.8_inports fill:none,stroke:none
root.8input[input]
end
subgraph root.8_outports[ ]
style root.8_outports fill:none,stroke:none
root.8output[output]
end
end
subgraph root.9[FirstValid]
subgraph root.9_inports[ ]
style root.9_inports fill:none,stroke:none
root.9inputs[inputs]
root.9inputs[inputs]
end
subgraph root.9_outports[ ]
style root.9_outports fill:none,stroke:none
root.9output[output]
end
end
root.9_inputs_FakeConstantout((1.00))
root.0output --> |AVERAGE_LATENCY_0| root.1lhs
root.0output --> |AVERAGE_LATENCY_0| root.2lhs
root.10output --> |FORWARD| root.12forward
root.11output --> |BACKWARD| root.12backward
root.1output --> |FORWARD_0| root.3inputs
root.1_rhs_FakeConstantout --> root.1rhs
root.2output --> |RESET_0| root.5inputs
root.2_rhs_FakeConstantout --> root.2rhs
root.3output --> |FORWARD_INTENT| root.10inputs
root.4output --> |BACKWARD_INTENT| root.11inputs
root.4output --> |BACKWARD_INTENT| root.6input
root.5output --> |RESET| root.12reset
root.5output --> |RESET| root.8input
root.6output --> |INVERTED_BACKWARD_INTENT| root.7inputs
root.7_inputs_FakeConstantout --> root.7inputs
root.7output --> |NOT_BACKWARD| root.10inputs
root.8output --> |INVERTED_RESET| root.9inputs
root.9_inputs_FakeConstantout --> root.9inputs
root.9output --> |NOT_RESET| root.10inputs
root.9output --> |NOT_RESET| root.11inputs
