\hypertarget{group__I2C__CCR__Bit__Positions}{}\doxysection{I2\+C\+\_\+\+CCR Bit Position Definitions}
\label{group__I2C__CCR__Bit__Positions}\index{I2C\_CCR Bit Position Definitions@{I2C\_CCR Bit Position Definitions}}


Bit position definitions for I2\+C\+\_\+\+CCR register.  


Collaboration diagram for I2\+C\+\_\+\+CCR Bit Position Definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__I2C__CCR__Bit__Positions}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__I2C__CCR__Bit__Positions_ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de}{I2\+C\+\_\+\+CCR\+\_\+\+CCR}}~0
\item 
\#define \mbox{\hyperlink{group__I2C__CCR__Bit__Positions_ga851c8a6b598d54c1a805b1632a4078e5}{I2\+C\+\_\+\+CCR\+\_\+\+DUTY}}~14
\item 
\#define \mbox{\hyperlink{group__I2C__CCR__Bit__Positions_gaea64e5d7eba609ac9a84964bc0bc2def}{I2\+C\+\_\+\+CCR\+\_\+\+FS}}~15
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Bit position definitions for I2\+C\+\_\+\+CCR register. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__I2C__CCR__Bit__Positions_ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de}\label{group__I2C__CCR__Bit__Positions_ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de}} 
\index{I2C\_CCR Bit Position Definitions@{I2C\_CCR Bit Position Definitions}!I2C\_CCR\_CCR@{I2C\_CCR\_CCR}}
\index{I2C\_CCR\_CCR@{I2C\_CCR\_CCR}!I2C\_CCR Bit Position Definitions@{I2C\_CCR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CCR\_CCR}{I2C\_CCR\_CCR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CCR\+\_\+\+CCR~0}

Clock Control Register in Fast/\+Standard mode \mbox{\Hypertarget{group__I2C__CCR__Bit__Positions_ga851c8a6b598d54c1a805b1632a4078e5}\label{group__I2C__CCR__Bit__Positions_ga851c8a6b598d54c1a805b1632a4078e5}} 
\index{I2C\_CCR Bit Position Definitions@{I2C\_CCR Bit Position Definitions}!I2C\_CCR\_DUTY@{I2C\_CCR\_DUTY}}
\index{I2C\_CCR\_DUTY@{I2C\_CCR\_DUTY}!I2C\_CCR Bit Position Definitions@{I2C\_CCR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CCR\_DUTY}{I2C\_CCR\_DUTY}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CCR\+\_\+\+DUTY~14}

Fast Mode Duty Cycle \mbox{\Hypertarget{group__I2C__CCR__Bit__Positions_gaea64e5d7eba609ac9a84964bc0bc2def}\label{group__I2C__CCR__Bit__Positions_gaea64e5d7eba609ac9a84964bc0bc2def}} 
\index{I2C\_CCR Bit Position Definitions@{I2C\_CCR Bit Position Definitions}!I2C\_CCR\_FS@{I2C\_CCR\_FS}}
\index{I2C\_CCR\_FS@{I2C\_CCR\_FS}!I2C\_CCR Bit Position Definitions@{I2C\_CCR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CCR\_FS}{I2C\_CCR\_FS}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CCR\+\_\+\+FS~15}

I2C Master Mode Selection 