From c515a2dba936120b5301b7b377dfb9fe626db2e2 Mon Sep 17 00:00:00 2001
From: LiangRongrong <Liangrongrong@mprc.pku.edu.cn>
Date: Wed, 7 Dec 2011 10:01:09 +0800
Subject: [PATCH 124/641] UniCore64: Add MMU control register definitions in
 arch hwdef-copro.h

Signed-off-by: Liang Rongrong <liangrongrong@mprc.pku.edu.cn>
---
 arch/unicore64/include/arch/hwdef-copro.h |   18 ++++++++++++++++++
 1 file changed, 18 insertions(+)

diff --git a/arch/unicore64/include/arch/hwdef-copro.h b/arch/unicore64/include/arch/hwdef-copro.h
index f2f6bed..330e97c 100644
--- a/arch/unicore64/include/arch/hwdef-copro.h
+++ b/arch/unicore64/include/arch/hwdef-copro.h
@@ -1,6 +1,8 @@
 #ifndef __UNICORE64_ARCH_HWDEF_COPRO_H__
 #define __UNICORE64_ARCH_HWDEF_COPRO_H__
 
+#include <arch/bitfield.h>
+
 /**
  * DOC: hwdef-copro.h
  *
@@ -39,4 +41,20 @@
 #define CP0_INTR_STAT		p0.c10
 #define CP0_RWM			p0.c11
 
+/*
+ * CR1 bits (CP#0 CR1)
+ * CP0_CTRLREG_MMU:		MMU enable
+ * CP0_CTRLREG_ALIGN:		Alignment abort enable
+ * CP0_CTRLREG_DCACHE:		Dcache enable
+ * CP0_CTRLREG_ICACHE:		Icache enable
+ * CP0_CTRLREG_SAVEPOWER:	Save power enable
+ * CP0_CTRLREG_WRITEBACK:	Dcache write mechanism: write back
+ */
+#define CP0_CTRLREG_MMU			FIELD(1, 1, 0)
+#define CP0_CTRLREG_ALIGN		FIELD(1, 1, 1)
+#define CP0_CTRLREG_DCACHE		FIELD(1, 1, 2)
+#define CP0_CTRLREG_ICACHE		FIELD(1, 1, 3)
+#define CP0_CTRLREG_SAVEPOWER		FIELD(1, 1, 4)
+#define CP0_CTRLREG_WRITEBACK		FIELD(1, 1, 5)
+
 #endif /* __UNICORE64_ARCH_HWDEF_COPRO_H__ */
-- 
1.7.9.5

