<stg><name>lz4CompressPart2_Pipeline_lz4_compress</name>


<trans_list>

<trans id="180" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %inIdx = alloca i32 1

]]></Node>
<StgValue><ssdm name="inIdx"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %readOffsetFlag_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="readOffsetFlag_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %extra_match_len = alloca i32 1

]]></Node>
<StgValue><ssdm name="extra_match_len"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %lit_length = alloca i32 1

]]></Node>
<StgValue><ssdm name="lit_length"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %match_length = alloca i32 1

]]></Node>
<StgValue><ssdm name="match_length"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %write_lit_length = alloca i32 1

]]></Node>
<StgValue><ssdm name="write_lit_length"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %next_state = alloca i32 1

]]></Node>
<StgValue><ssdm name="next_state"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %readOffsetFlag = alloca i32 1

]]></Node>
<StgValue><ssdm name="readOffsetFlag"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %is_special_end = alloca i32 1

]]></Node>
<StgValue><ssdm name="is_special_end"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %is_normal_end = alloca i32 1

]]></Node>
<StgValue><ssdm name="is_normal_end"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %lit_len_ge_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="lit_len_ge_15"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %lit_len_gt_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="lit_len_gt_0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %match_len_ge_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="match_len_ge_15"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %compressedSize = alloca i32 1

]]></Node>
<StgValue><ssdm name="compressedSize"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %match_len_tmp = alloca i32 1

]]></Node>
<StgValue><ssdm name="match_len_tmp"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %lit_len_tmp = alloca i32 1

]]></Node>
<StgValue><ssdm name="lit_len_tmp"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %match_offset_plus_one = alloca i32 1

]]></Node>
<StgValue><ssdm name="match_offset_plus_one"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %lenOffset_Stream, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %lz4Out_eos, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %lz4Out, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %lit_outStream, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %lenOffset_Stream, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %input_size_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_size_4

]]></Node>
<StgValue><ssdm name="input_size_4_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:23 %store_ln162 = store i16 0, i16 %match_offset_plus_one

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %store_ln150 = store i32 0, i32 %compressedSize

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:25 %store_ln172 = store i1 0, i1 %match_len_ge_15

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:26 %store_ln171 = store i1 0, i1 %lit_len_gt_0

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:27 %store_ln170 = store i1 0, i1 %lit_len_ge_15

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:28 %store_ln169 = store i1 0, i1 %is_normal_end

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:29 %store_ln168 = store i1 0, i1 %is_special_end

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:30 %store_ln158 = store i1 1, i1 %readOffsetFlag

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:31 %store_ln151 = store i32 0, i32 %next_state

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:32 %store_ln154 = store i16 0, i16 %write_lit_length

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:33 %store_ln153 = store i16 0, i16 %match_length

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:34 %store_ln152 = store i16 0, i16 %lit_length

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:35 %store_ln157 = store i1 0, i1 %extra_match_len

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:36 %store_ln158 = store i1 0, i1 %readOffsetFlag_1

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:37 %store_ln182 = store i32 0, i32 %inIdx

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:38 %br_ln182 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond:0 %inIdx_2 = load i32 %inIdx

]]></Node>
<StgValue><ssdm name="inIdx_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.cond:1 %readOffsetFlag_3 = load i1 %readOffsetFlag

]]></Node>
<StgValue><ssdm name="readOffsetFlag_3"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond:3 %icmp_ln182 = icmp_ult  i32 %inIdx_2, i32 %input_size_4_read

]]></Node>
<StgValue><ssdm name="icmp_ln182"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.cond:4 %xor_ln182 = xor i1 %readOffsetFlag_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.cond:5 %or_ln182 = or i1 %icmp_ln182, i1 %xor_ln182

]]></Node>
<StgValue><ssdm name="or_ln182"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond:2 %compressedSize_1 = load i32 %compressedSize

]]></Node>
<StgValue><ssdm name="compressedSize_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond:6 %br_ln182 = br i1 %or_ln182, void %for.end.exitStub, void %for.body

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body:0 %specpipeline_ln183 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln183"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body:1 %specloopname_ln182 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln182"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:2 %should_write = icmp_ult  i32 %compressedSize_1, i32 %input_size_4_read

]]></Node>
<StgValue><ssdm name="should_write"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:3 %br_ln191 = br i1 %readOffsetFlag_3, void %if.end, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="readOffsetFlag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:0 %nextLenOffsetValue = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %lenOffset_Stream

]]></Node>
<StgValue><ssdm name="nextLenOffsetValue"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="readOffsetFlag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then:1 %lit_len_tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32, i64 %nextLenOffsetValue, i32 32

]]></Node>
<StgValue><ssdm name="lit_len_tmp_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="readOffsetFlag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="64">
<![CDATA[
if.then:2 %match_len_tmp_1 = trunc i64 %nextLenOffsetValue

]]></Node>
<StgValue><ssdm name="match_len_tmp_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="readOffsetFlag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.then:3 %match_off_tmp = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32, i64 %nextLenOffsetValue, i32 16

]]></Node>
<StgValue><ssdm name="match_off_tmp"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="readOffsetFlag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then:4 %icmp_ln201 = icmp_eq  i16 %match_len_tmp_1, i16 777

]]></Node>
<StgValue><ssdm name="icmp_ln201"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="readOffsetFlag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then:5 %icmp_ln201_1 = icmp_eq  i16 %match_off_tmp, i16 777

]]></Node>
<StgValue><ssdm name="icmp_ln201_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="readOffsetFlag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:6 %is_special_end_1 = and i1 %icmp_ln201, i1 %icmp_ln201_1

]]></Node>
<StgValue><ssdm name="is_special_end_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="readOffsetFlag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then:7 %or_ln202 = or i16 %match_off_tmp, i16 %match_len_tmp_1

]]></Node>
<StgValue><ssdm name="or_ln202"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="readOffsetFlag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then:8 %is_normal_end_1 = icmp_eq  i16 %or_ln202, i16 0

]]></Node>
<StgValue><ssdm name="is_normal_end_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="readOffsetFlag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:9 %lit_len_ge_15_1 = icmp_ugt  i32 %lit_len_tmp_1, i32 14

]]></Node>
<StgValue><ssdm name="lit_len_ge_15_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="readOffsetFlag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:10 %lit_len_gt_0_1 = icmp_ne  i32 %lit_len_tmp_1, i32 0

]]></Node>
<StgValue><ssdm name="lit_len_gt_0_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="readOffsetFlag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then:11 %match_len_ge_15_1 = icmp_ugt  i16 %match_len_tmp_1, i16 14

]]></Node>
<StgValue><ssdm name="match_len_ge_15_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="readOffsetFlag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then:12 %match_offset_plus_one_1 = add i16 %match_off_tmp, i16 1

]]></Node>
<StgValue><ssdm name="match_offset_plus_one_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="readOffsetFlag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then:13 %store_ln162 = store i16 %match_offset_plus_one_1, i16 %match_offset_plus_one

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="readOffsetFlag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:14 %store_ln165 = store i32 %lit_len_tmp_1, i32 %lit_len_tmp

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="readOffsetFlag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then:15 %store_ln166 = store i16 %match_len_tmp_1, i16 %match_len_tmp

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="readOffsetFlag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then:16 %store_ln172 = store i1 %match_len_ge_15_1, i1 %match_len_ge_15

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="readOffsetFlag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then:17 %store_ln171 = store i1 %lit_len_gt_0_1, i1 %lit_len_gt_0

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="readOffsetFlag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then:18 %store_ln170 = store i1 %lit_len_ge_15_1, i1 %lit_len_ge_15

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="readOffsetFlag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then:19 %store_ln169 = store i1 %is_normal_end_1, i1 %is_normal_end

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="readOffsetFlag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then:20 %store_ln168 = store i1 %is_special_end_1, i1 %is_special_end

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
<literal name="readOffsetFlag_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
if.then:21 %br_ln209 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end:0 %next_state_load = load i32 %next_state

]]></Node>
<StgValue><ssdm name="next_state_load"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:0 %write_ln352 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %compressedSize_out, i32 %compressedSize_1

]]></Node>
<StgValue><ssdm name="write_ln352"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0">
<![CDATA[
for.end.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end:1 %is_special_end_2 = load i1 %is_special_end

]]></Node>
<StgValue><ssdm name="is_special_end_2"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end:2 %is_normal_end_2 = load i1 %is_normal_end

]]></Node>
<StgValue><ssdm name="is_normal_end_2"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end:3 %lit_len_ge_15_2 = load i1 %lit_len_ge_15

]]></Node>
<StgValue><ssdm name="lit_len_ge_15_2"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end:4 %lit_len_gt_0_2 = load i1 %lit_len_gt_0

]]></Node>
<StgValue><ssdm name="lit_len_gt_0_2"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end:5 %match_len_ge_15_3 = load i1 %match_len_ge_15

]]></Node>
<StgValue><ssdm name="match_len_ge_15_3"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
if.end:6 %match_len_tmp_3 = load i16 %match_len_tmp

]]></Node>
<StgValue><ssdm name="match_len_tmp_3"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end:7 %lit_len_tmp_2 = load i32 %lit_len_tmp

]]></Node>
<StgValue><ssdm name="lit_len_tmp_2"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0">
<![CDATA[
if.end:8 %switch_ln214 = switch i32 %next_state_load, void %sw.epilog, i32 0, void %sw.bb, i32 1, void %sw.bb87, i32 3, void %sw.bb100, i32 4, void %sw.bb108, i32 5, void %sw.bb111, i32 2, void %sw.bb116

]]></Node>
<StgValue><ssdm name="switch_ln214"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
sw.bb116:0 %match_length_load = load i16 %match_length

]]></Node>
<StgValue><ssdm name="match_length_load"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb116:1 %match_len_ge_255 = icmp_ugt  i16 %match_length_load, i16 254

]]></Node>
<StgValue><ssdm name="match_len_ge_255"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="16">
<![CDATA[
sw.bb116:2 %trunc_ln336 = trunc i16 %match_length_load

]]></Node>
<StgValue><ssdm name="trunc_ln336"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb116:3 %outValue_10 = select i1 %match_len_ge_255, i8 255, i8 %trunc_ln336

]]></Node>
<StgValue><ssdm name="outValue_10"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb116:4 %match_length_15 = add i16 %match_length_load, i16 65281

]]></Node>
<StgValue><ssdm name="match_length_15"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb116:5 %xor_ln338 = xor i1 %match_len_ge_255, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln338"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb116:6 %readOffsetFlag_8 = or i1 %readOffsetFlag_3, i1 %xor_ln338

]]></Node>
<StgValue><ssdm name="readOffsetFlag_8"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
sw.bb116:7 %match_length_16 = select i1 %match_len_ge_255, i16 %match_length_15, i16 %match_length_load

]]></Node>
<StgValue><ssdm name="match_length_16"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb116:8 %select_ln153 = select i1 %match_len_ge_255, i32 2, i32 0

]]></Node>
<StgValue><ssdm name="select_ln153"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb116:9 %store_ln158 = store i1 %readOffsetFlag_8, i1 %readOffsetFlag

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb116:10 %store_ln151 = store i32 %select_ln153, i32 %next_state

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb116:11 %store_ln153 = store i16 %match_length_16, i16 %match_length

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
sw.bb116:12 %br_ln344 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln344"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
sw.bb111:0 %extra_match_len_load = load i1 %extra_match_len

]]></Node>
<StgValue><ssdm name="extra_match_len_load"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb111:1 %match_offset_plus_one_load_1 = load i16 %match_offset_plus_one

]]></Node>
<StgValue><ssdm name="match_offset_plus_one_load_1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32">
<![CDATA[
sw.bb111:2 %outValue_9 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32, i16 %match_offset_plus_one_load_1, i32 8

]]></Node>
<StgValue><ssdm name="outValue_9"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb111:3 %select_ln330 = select i1 %extra_match_len_load, i32 2, i32 0

]]></Node>
<StgValue><ssdm name="select_ln330"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb111:4 %readOffsetFlag_7 = xor i1 %extra_match_len_load, i1 1

]]></Node>
<StgValue><ssdm name="readOffsetFlag_7"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb111:5 %store_ln158 = store i1 %readOffsetFlag_7, i1 %readOffsetFlag

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb111:6 %store_ln151 = store i32 %select_ln330, i32 %next_state

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
sw.bb111:7 %br_ln331 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb108:0 %match_offset_plus_one_load = load i16 %match_offset_plus_one

]]></Node>
<StgValue><ssdm name="match_offset_plus_one_load"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="16">
<![CDATA[
sw.bb108:1 %outValue_8 = trunc i16 %match_offset_plus_one_load

]]></Node>
<StgValue><ssdm name="outValue_8"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb108:2 %store_ln158 = store i1 0, i1 %readOffsetFlag

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb108:3 %store_ln151 = store i32 5, i32 %next_state

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
sw.bb108:4 %br_ln324 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
sw.bb100:0 %readOffsetFlag_1_load_1 = load i1 %readOffsetFlag_1

]]></Node>
<StgValue><ssdm name="readOffsetFlag_1_load_1"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
sw.bb100:1 %write_lit_length_load = load i16 %write_lit_length

]]></Node>
<StgValue><ssdm name="write_lit_length_load"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sw.bb100:2 %outValue_7 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %lit_outStream

]]></Node>
<StgValue><ssdm name="outValue_7"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb100:3 %write_lit_length_2 = add i16 %write_lit_length_load, i16 65535

]]></Node>
<StgValue><ssdm name="write_lit_length_2"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb100:4 %icmp_ln310 = icmp_eq  i16 %write_lit_length_2, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln310"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
sw.bb100:5 %next_state_2 = select i1 %readOffsetFlag_1_load_1, i3 0, i3 4

]]></Node>
<StgValue><ssdm name="next_state_2"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb100:6 %readOffsetFlag_6 = and i1 %icmp_ln310, i1 %readOffsetFlag_1_load_1

]]></Node>
<StgValue><ssdm name="readOffsetFlag_6"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
sw.bb100:7 %next_state_3 = select i1 %icmp_ln310, i3 %next_state_2, i3 3

]]></Node>
<StgValue><ssdm name="next_state_3"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="3">
<![CDATA[
sw.bb100:8 %zext_ln151 = zext i3 %next_state_3

]]></Node>
<StgValue><ssdm name="zext_ln151"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb100:9 %store_ln158 = store i1 %readOffsetFlag_6, i1 %readOffsetFlag

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb100:10 %store_ln151 = store i32 %zext_ln151, i32 %next_state

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb100:11 %store_ln154 = store i16 %write_lit_length_2, i16 %write_lit_length

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
sw.bb100:12 %br_ln316 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln316"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
sw.bb87:0 %lit_length_load = load i16 %lit_length

]]></Node>
<StgValue><ssdm name="lit_length_load"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb87:1 %lit_len_ge_255 = icmp_ugt  i16 %lit_length_load, i16 254

]]></Node>
<StgValue><ssdm name="lit_len_ge_255"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="16">
<![CDATA[
sw.bb87:2 %trunc_ln295 = trunc i16 %lit_length_load

]]></Node>
<StgValue><ssdm name="trunc_ln295"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
sw.bb87:3 %outValue_6 = select i1 %lit_len_ge_255, i8 255, i8 %trunc_ln295

]]></Node>
<StgValue><ssdm name="outValue_6"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb87:4 %lit_length_5 = add i16 %lit_length_load, i16 65281

]]></Node>
<StgValue><ssdm name="lit_length_5"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
sw.bb87:5 %lit_length_6 = select i1 %lit_len_ge_255, i16 %lit_length_5, i16 %lit_length_load

]]></Node>
<StgValue><ssdm name="lit_length_6"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb87:6 %select_ln152 = select i1 %lit_len_ge_255, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="select_ln152"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb87:7 %store_ln158 = store i1 0, i1 %readOffsetFlag

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb87:8 %store_ln151 = store i32 %select_ln152, i32 %next_state

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb87:9 %store_ln152 = store i16 %lit_length_6, i16 %lit_length

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
sw.bb87:10 %br_ln303 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln303"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
sw.bb:0 %readOffsetFlag_1_load = load i1 %readOffsetFlag_1

]]></Node>
<StgValue><ssdm name="readOffsetFlag_1_load"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="32">
<![CDATA[
sw.bb:1 %lit_length_7 = trunc i32 %lit_len_tmp_2

]]></Node>
<StgValue><ssdm name="lit_length_7"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb:2 %add_ln228 = add i16 %match_len_tmp_3, i16 4

]]></Node>
<StgValue><ssdm name="add_ln228"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb:3 %sum_with_4_low = add i16 %add_ln228, i16 %lit_length_7

]]></Node>
<StgValue><ssdm name="sum_with_4_low"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="16">
<![CDATA[
sw.bb:4 %zext_ln237 = zext i16 %sum_with_4_low

]]></Node>
<StgValue><ssdm name="zext_ln237"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb:5 %inIdx_3 = add i32 %inIdx_2, i32 %zext_ln237

]]></Node>
<StgValue><ssdm name="inIdx_3"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb:6 %inIdx_4 = select i1 %is_special_end_2, i32 %input_size_4_read, i32 %inIdx_3

]]></Node>
<StgValue><ssdm name="inIdx_4"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb:7 %or_ln246 = or i1 %readOffsetFlag_1_load, i1 %is_normal_end_2

]]></Node>
<StgValue><ssdm name="or_ln246"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb:8 %lit_ending = or i1 %or_ln246, i1 %is_special_end_2

]]></Node>
<StgValue><ssdm name="lit_ending"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="32">
<![CDATA[
sw.bb:9 %trunc_ln256 = trunc i32 %lit_len_tmp_2

]]></Node>
<StgValue><ssdm name="trunc_ln256"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
sw.bb:10 %lit_token = select i1 %lit_len_gt_0_2, i4 %trunc_ln256, i4 0

]]></Node>
<StgValue><ssdm name="lit_token"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
sw.bb:11 %lit_token_1 = select i1 %lit_len_ge_15_2, i4 15, i4 %lit_token

]]></Node>
<StgValue><ssdm name="lit_token_1"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="16">
<![CDATA[
sw.bb:12 %match_token = trunc i16 %match_len_tmp_3

]]></Node>
<StgValue><ssdm name="match_token"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
sw.bb:13 %match_token_1 = select i1 %match_len_ge_15_3, i4 15, i4 %match_token

]]></Node>
<StgValue><ssdm name="match_token_1"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
sw.bb:14 %outValue = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %lit_token_1, i4 %match_token_1

]]></Node>
<StgValue><ssdm name="outValue"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb:15 %lit_length_2 = add i16 %lit_length_7, i16 65521

]]></Node>
<StgValue><ssdm name="lit_length_2"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
sw.bb:16 %lit_length_3 = select i1 %lit_len_gt_0_2, i16 0, i16 %lit_length_7

]]></Node>
<StgValue><ssdm name="lit_length_3"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
sw.bb:17 %lit_length_4 = select i1 %lit_len_ge_15_2, i16 %lit_length_2, i16 %lit_length_3

]]></Node>
<StgValue><ssdm name="lit_length_4"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
sw.bb:18 %select_ln270_1 = select i1 %lit_len_ge_15_2, i3 1, i3 3

]]></Node>
<StgValue><ssdm name="select_ln270_1"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb:19 %or_ln270 = or i1 %lit_len_ge_15_2, i1 %lit_len_gt_0_2

]]></Node>
<StgValue><ssdm name="or_ln270"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
sw.bb:20 %next_state_tmp = select i1 %or_ln270, i3 %select_ln270_1, i3 4

]]></Node>
<StgValue><ssdm name="next_state_tmp"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="3">
<![CDATA[
sw.bb:21 %zext_ln269 = zext i3 %next_state_tmp

]]></Node>
<StgValue><ssdm name="zext_ln269"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb:22 %match_length_13 = add i16 %match_len_tmp_3, i16 65521

]]></Node>
<StgValue><ssdm name="match_length_13"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
sw.bb:23 %match_length_14 = select i1 %match_len_ge_15_3, i16 %match_length_13, i16 0

]]></Node>
<StgValue><ssdm name="match_length_14"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb:24 %store_ln158 = store i1 0, i1 %readOffsetFlag

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb:25 %store_ln151 = store i32 %zext_ln269, i32 %next_state

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
sw.bb:26 %store_ln154 = store i16 %lit_length_7, i16 %write_lit_length

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
sw.bb:27 %store_ln153 = store i16 %match_length_14, i16 %match_length

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
sw.bb:28 %store_ln152 = store i16 %lit_length_4, i16 %lit_length

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
sw.bb:29 %store_ln157 = store i1 %match_len_ge_15_3, i1 %extra_match_len

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb:30 %store_ln158 = store i1 %lit_ending, i1 %readOffsetFlag_1

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb:31 %store_ln182 = store i32 %inIdx_4, i32 %inIdx

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="next_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
sw.bb:32 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0">
<![CDATA[
sw.epilog:0 %outValue_11 = phi i8 %outValue_10, void %sw.bb116, i8 %outValue_9, void %sw.bb111, i8 %outValue_8, void %sw.bb108, i8 %outValue_7, void %sw.bb100, i8 %outValue_6, void %sw.bb87, i8 %outValue, void %sw.bb, i8 0, void %if.end

]]></Node>
<StgValue><ssdm name="outValue_11"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.epilog:1 %br_ln349 = br i1 %should_write, void %if.end131, void %if.then129

]]></Node>
<StgValue><ssdm name="br_ln349"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="should_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then129:0 %write_ln350 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %lz4Out, i8 %outValue_11

]]></Node>
<StgValue><ssdm name="write_ln350"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="should_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.then129:1 %write_ln351 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %lz4Out_eos, i1 0

]]></Node>
<StgValue><ssdm name="write_ln351"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="should_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then129:2 %compressedSize_2 = add i32 %compressedSize_1, i32 1

]]></Node>
<StgValue><ssdm name="compressedSize_2"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="should_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then129:3 %store_ln150 = store i32 %compressedSize_2, i32 %compressedSize

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="should_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
if.then129:4 %br_ln353 = br void %if.end131

]]></Node>
<StgValue><ssdm name="br_ln353"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
if.end131:0 %br_ln182 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
