Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jul 26 21:48:18 2021
| Host         : DESKTOP-RE08DTS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file imageProcessTop_control_sets_placed.rpt
| Design       : imageProcessTop
| Device       : xc7z020
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   158 |
| Unused register locations in slices containing registers |    73 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             793 |          150 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             174 |           33 |
| Yes          | No                    | No                     |               8 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            6192 |         1372 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+----------------+
|    Clock Signal    |                                                   Enable Signal                                                   |                                        Set/Reset Signal                                        | Slice Load Count | Bel Load Count |
+--------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+----------------+
|  axi_clk_IBUF_BUFG | IC/rdState                                                                                                        | IC/o_intr_i_1_n_0                                                                              |                1 |              1 |
|  axi_clk_IBUF_BUFG | IC/currentWrLineBuffer0                                                                                           | IC/rdCounter[10]_i_1_n_0                                                                       |                1 |              2 |
|  axi_clk_IBUF_BUFG | IC/currentRdLineBuffer0                                                                                           | IC/rdCounter[10]_i_1_n_0                                                                       |                1 |              2 |
|  axi_clk_IBUF_BUFG |                                                                                                                   | conv1/p_0_out_inferred__0/i_pixel_data_light_s1[4][7]_i_1_n_0                                  |                2 |              8 |
|  axi_clk_IBUF_BUFG |                                                                                                                   | conv1/o_convolved_data0                                                                        |                1 |              8 |
|  axi_clk_IBUF_BUFG |                                                                                                                   | conv1/p_0_out_inferred__1/multData2[4][7]_i_1_n_0                                              |                1 |              8 |
|  axi_clk_IBUF_BUFG |                                                                                                                   | conv1/p_0_out_inferred__8/i_pixel_data_light_s1[2][7]_i_1_n_0                                  |                1 |              8 |
|  axi_clk_IBUF_BUFG |                                                                                                                   | conv1/p_0_out_inferred__14/multData2[1][7]_i_1_n_0                                             |                1 |              8 |
|  axi_clk_IBUF_BUFG |                                                                                                                   | conv1/p_0_out_inferred__24/multData2[7][7]_i_1_n_0                                             |                1 |              8 |
|  axi_clk_IBUF_BUFG |                                                                                                                   | conv1/p_0_out_inferred__32/i_pixel_data_light_s1[5][7]_i_1_n_0                                 |                2 |              8 |
|  axi_clk_IBUF_BUFG |                                                                                                                   | conv1/p_0_out_inferred__17/i_pixel_data_light_s1[0][7]_i_1_n_0                                 |                2 |              8 |
|  axi_clk_IBUF_BUFG |                                                                                                                   | conv1/p_0_out_inferred__33/multData2[5][7]_i_1_n_0                                             |                1 |              8 |
|  axi_clk_IBUF_BUFG |                                                                                                                   | conv1/p_0_out_inferred__9/multData2[2][7]_i_1_n_0                                              |                2 |              8 |
|  axi_clk_IBUF_BUFG |                                                                                                                   | conv1/p_0_out_inferred__13/i_pixel_data_light_s1[1][7]_i_1_n_0                                 |                2 |              8 |
|  axi_clk_IBUF_BUFG |                                                                                                                   | conv1/p_0_out_inferred__40/i_pixel_data_light_s1[8][7]_i_1_n_0                                 |                2 |              8 |
|  axi_clk_IBUF_BUFG |                                                                                                                   | conv1/p_0_out_inferred__28/multData2[6][7]_i_1_n_0                                             |                1 |              8 |
|  axi_clk_IBUF_BUFG |                                                                                                                   | conv1/p_0_out_inferred__5/multData2[3][7]_i_1_n_0                                              |                2 |              8 |
|  axi_clk_IBUF_BUFG |                                                                                                                   | conv1/p_0_out_inferred__27/i_pixel_data_light_s1[6][7]_i_1_n_0                                 |                2 |              8 |
|  axi_clk_IBUF_BUFG |                                                                                                                   | conv1/p_0_out_inferred__18/multData2[0][7]_i_1_n_0                                             |                1 |              8 |
|  axi_clk_IBUF_BUFG |                                                                                                                   | conv1/p_0_out_inferred__23/i_pixel_data_light_s1[7][7]_i_1_n_0                                 |                1 |              8 |
|  axi_clk_IBUF_BUFG |                                                                                                                   | conv1/p_0_out_inferred__41/multData2[8][7]_i_1_n_0                                             |                2 |              8 |
|  axi_clk_IBUF_BUFG |                                                                                                                   | conv1/p_0_out_inferred__4/i_pixel_data_light_s1[3][7]_i_1_n_0                                  |                1 |              8 |
|  axi_clk_IBUF_BUFG | OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                |                                                                                                |                1 |              8 |
|  axi_clk_IBUF_BUFG | IC/pixelCounter                                                                                                   | IC/rdCounter[10]_i_1_n_0                                                                       |                3 |             11 |
|  axi_clk_IBUF_BUFG | IC/rdCounter                                                                                                      | IC/rdCounter[10]_i_1_n_0                                                                       |                4 |             11 |
|  axi_clk_IBUF_BUFG | OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0 |                3 |             12 |
|  axi_clk_IBUF_BUFG | OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[5][0] | OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0 |                2 |             12 |
|  axi_clk_IBUF_BUFG | IC/totalPixelCounter_0                                                                                            | IC/rdCounter[10]_i_1_n_0                                                                       |                2 |             13 |
|  axi_clk_IBUF_BUFG |                                                                                                                   | OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0 |                5 |             22 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_1280_1343_0_2_i_1__0_n_0                                                                       |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_1024_1087_0_2_i_1__0_n_0                                                                       |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_128_191_0_2_i_1__0_n_0                                                                         |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_1664_1727_0_2_i_1__0_n_0                                                                       |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_1792_1855_0_2_i_1__0_n_0                                                                       |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_1728_1791_0_2_i_1__0_n_0                                                                       |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_1408_1471_0_2_i_1__0_n_0                                                                       |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_1536_1599_0_2_i_1__0_n_0                                                                       |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_1472_1535_0_2_i_1__0_n_0                                                                       |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_1600_1663_0_2_i_1__0_n_0                                                                       |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_384_447_0_2_i_1__0_n_0                                                                         |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_320_383_0_2_i_1__0_n_0                                                                         |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_448_511_0_2_i_1__0_n_0                                                                         |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_512_575_0_2_i_1__0_n_0                                                                         |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_1856_1919_0_2_i_1__0_n_0                                                                       |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_192_255_0_2_i_1__0_n_0                                                                         |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_832_895_0_2_i_1__0_n_0                                                                         |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_768_831_0_2_i_1__0_n_0                                                                         |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_640_703_0_2_i_1__0_n_0                                                                         |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_896_959_0_2_i_1__0_n_0                                                                         |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_576_639_0_2_i_1__0_n_0                                                                         |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_64_127_0_2_i_1__0_n_0                                                                          |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_704_767_0_2_i_1__0_n_0                                                                         |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_960_1023_0_2_i_1__0_n_0                                                                        |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_1088_1151_0_2_i_1__2_n_0                                                                       |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_1024_1087_0_2_i_1__2_n_0                                                                       |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_0_63_0_2_i_1__2_n_0                                                                            |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_1344_1407_0_2_i_1__2_n_0                                                                       |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_1280_1343_0_2_i_1__2_n_0                                                                       |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_1216_1279_0_2_i_1__2_n_0                                                                       |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_1408_1471_0_2_i_1__2_n_0                                                                       |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_1472_1535_0_2_i_1__2_n_0                                                                       |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_128_191_0_2_i_1__2_n_0                                                                         |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_1152_1215_0_2_i_1__2_n_0                                                                       |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_1664_1727_0_2_i_1__2_n_0                                                                       |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_1792_1855_0_2_i_1__2_n_0                                                                       |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_1536_1599_0_2_i_1__2_n_0                                                                       |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_1728_1791_0_2_i_1__2_n_0                                                                       |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_1856_1919_0_2_i_1__2_n_0                                                                       |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_1600_1663_0_2_i_1__2_n_0                                                                       |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_192_255_0_2_i_1__2_n_0                                                                         |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_384_447_0_2_i_1__2_n_0                                                                         |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_256_319_0_2_i_1__2_n_0                                                                         |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_448_511_0_2_i_1__2_n_0                                                                         |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_320_383_0_2_i_1__2_n_0                                                                         |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_576_639_0_2_i_1__2_n_0                                                                         |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_640_703_0_2_i_1__2_n_0                                                                         |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_512_575_0_2_i_1__2_n_0                                                                         |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_960_1023_0_2_i_1__2_n_0                                                                        |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_64_127_0_2_i_1__2_n_0                                                                          |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_896_959_0_2_i_1__2_n_0                                                                         |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_768_831_0_2_i_1__2_n_0                                                                         |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_832_895_0_2_i_1__2_n_0                                                                         |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB2/line_reg_r1_704_767_0_2_i_1__2_n_0                                                                         |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_0_63_0_2_i_1__1_n_0                                                                            |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_1024_1087_0_2_i_1__1_n_0                                                                       |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_1472_1535_0_2_i_1__1_n_0                                                                       |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_1280_1343_0_2_i_1__1_n_0                                                                       |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_128_191_0_2_i_1__1_n_0                                                                         |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_1344_1407_0_2_i_1__1_n_0                                                                       |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_1408_1471_0_2_i_1__1_n_0                                                                       |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_1088_1151_0_2_i_1__1_n_0                                                                       |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_1216_1279_0_2_i_1__1_n_0                                                                       |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_1152_1215_0_2_i_1__1_n_0                                                                       |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_1856_1919_0_2_i_1__1_n_0                                                                       |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_1792_1855_0_2_i_1__1_n_0                                                                       |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_1664_1727_0_2_i_1__1_n_0                                                                       |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_192_255_0_2_i_1__1_n_0                                                                         |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_1600_1663_0_2_i_1__1_n_0                                                                       |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_1728_1791_0_2_i_1__1_n_0                                                                       |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_1536_1599_0_2_i_1__1_n_0                                                                       |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_448_511_0_2_i_1__1_n_0                                                                         |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_320_383_0_2_i_1__1_n_0                                                                         |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_384_447_0_2_i_1__1_n_0                                                                         |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_576_639_0_2_i_1__1_n_0                                                                         |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_640_703_0_2_i_1__1_n_0                                                                         |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_512_575_0_2_i_1__1_n_0                                                                         |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_256_319_0_2_i_1__1_n_0                                                                         |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_704_767_0_2_i_1__1_n_0                                                                         |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_832_895_0_2_i_1__1_n_0                                                                         |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_896_959_0_2_i_1__1_n_0                                                                         |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_960_1023_0_2_i_1__1_n_0                                                                        |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_768_831_0_2_i_1__1_n_0                                                                         |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB1/line_reg_r1_64_127_0_2_i_1__1_n_0                                                                          |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_0_63_0_2_i_1_n_0                                                                               |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_1088_1151_0_2_i_1_n_0                                                                          |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_1024_1087_0_2_i_1_n_0                                                                          |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_1408_1471_0_2_i_1_n_0                                                                          |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_1472_1535_0_2_i_1_n_0                                                                          |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_1216_1279_0_2_i_1_n_0                                                                          |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_1536_1599_0_2_i_1_n_0                                                                          |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_128_191_0_2_i_1_n_0                                                                            |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_1344_1407_0_2_i_1_n_0                                                                          |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_1280_1343_0_2_i_1_n_0                                                                          |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_1792_1855_0_2_i_1_n_0                                                                          |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_1856_1919_0_2_i_1_n_0                                                                          |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_256_319_0_2_i_1_n_0                                                                            |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_192_255_0_2_i_1_n_0                                                                            |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_1728_1791_0_2_i_1_n_0                                                                          |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_1664_1727_0_2_i_1_n_0                                                                          |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_1600_1663_0_2_i_1_n_0                                                                          |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_64_127_0_2_i_1_n_0                                                                             |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_448_511_0_2_i_1_n_0                                                                            |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_512_575_0_2_i_1_n_0                                                                            |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_1152_1215_0_2_i_1_n_0                                                                          |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_576_639_0_2_i_1_n_0                                                                            |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_384_447_0_2_i_1_n_0                                                                            |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_640_703_0_2_i_1_n_0                                                                            |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_832_895_0_2_i_1_n_0                                                                            |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_896_959_0_2_i_1_n_0                                                                            |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_960_1023_0_2_i_1_n_0                                                                           |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_768_831_0_2_i_1_n_0                                                                            |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_704_767_0_2_i_1_n_0                                                                            |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_256_319_0_2_i_1__0_n_0                                                                         |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_0_63_0_2_i_1__0_n_0                                                                            |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_1344_1407_0_2_i_1__0_n_0                                                                       |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_1216_1279_0_2_i_1__0_n_0                                                                       |                                                                                                |               12 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_1088_1151_0_2_i_1__0_n_0                                                                       |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/line_reg_r1_1152_1215_0_2_i_1__0_n_0                                                                       |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB3/line_reg_r1_320_383_0_2_i_1_n_0                                                                            |                                                                                                |                9 |             36 |
|  axi_clk_IBUF_BUFG | IC/lB0/lineBuffRdData[0]                                                                                          | IC/lB0/rdPntr_reg0                                                                             |              205 |            740 |
|  axi_clk_IBUF_BUFG | IC/lB1/lineBuffRdData[1]                                                                                          | IC/lB1/rdPntr_reg0                                                                             |              197 |            740 |
|  axi_clk_IBUF_BUFG | IC/lB3/lineBuffRdData[3]                                                                                          | IC/lB3/rdPntr_reg0                                                                             |              154 |            740 |
|  axi_clk_IBUF_BUFG | IC/lB2/lineBuffRdData[2]                                                                                          | IC/lB2/rdPntr_reg0                                                                             |              154 |            752 |
|  axi_clk_IBUF_BUFG | IC/lB1/wrPntr[10]_i_2__1_n_0                                                                                      | IC/lB1/wrPntr_reg0                                                                             |              177 |            789 |
|  axi_clk_IBUF_BUFG | IC/lB0/wrPntr[10]_i_2__2_n_0                                                                                      | IC/lB0/wrPntr_reg0                                                                             |              176 |            789 |
|  axi_clk_IBUF_BUFG | IC/lB2/wrPntr[10]_i_2__0_n_0                                                                                      | IC/lB2/wrPntr_reg0                                                                             |              140 |            789 |
|  axi_clk_IBUF_BUFG | IC/lB3/wrPntr[10]_i_2_n_0                                                                                         | IC/lB3/wrPntr_reg0                                                                             |              152 |            789 |
|  axi_clk_IBUF_BUFG |                                                                                                                   |                                                                                                |              154 |            811 |
+--------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     2 |
| 8      |                    20 |
| 11     |                     2 |
| 12     |                     2 |
| 13     |                     1 |
| 16+    |                   130 |
+--------+-----------------------+


