
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.526869                       # Number of seconds simulated
sim_ticks                                526869467469                       # Number of ticks simulated
final_tick                               859955902614                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 192889                       # Simulator instruction rate (inst/s)
host_op_rate                                   192889                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               33875751                       # Simulator tick rate (ticks/s)
host_mem_usage                                2360604                       # Number of bytes of host memory used
host_seconds                                 15553.00                       # Real time elapsed on the host
sim_insts                                  3000000002                       # Number of instructions simulated
sim_ops                                    3000000002                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        63424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     28458048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           28521472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        63424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         63424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      7672192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7672192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          991                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       444657                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              445648                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        119878                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             119878                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       120379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     54013470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              54133849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       120379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           120379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        14561846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14561846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        14561846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       120379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     54013470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             68695695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      445649                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     119878                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    445649                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   119878                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   28521472                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                 7672192                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             28521472                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr              7672192                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                     13                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               29377                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               21843                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               22429                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               23216                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               28151                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               29676                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               35919                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               42962                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               38182                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               23330                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              21772                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              32635                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              31407                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              20189                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              23016                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              21532                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                7668                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                6955                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                6885                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                7003                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                7326                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                7234                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                7688                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                7681                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                7665                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                8151                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10               7882                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11               7547                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12               7812                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13               7371                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14               7604                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15               7406                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  526869164772                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                445649                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               119878                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  347972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   65864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   22018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                    4953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                    5208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                    5210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                    5210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                    5210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                    5210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                    5210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                    5210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                    5211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                    5212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                   5212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                   5212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                   5212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                   5212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                   5212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       235604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    153.607443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.904700                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   447.051454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65       185405     78.69%     78.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129        20544      8.72%     87.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193         6984      2.96%     90.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257         4172      1.77%     92.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321         2945      1.25%     93.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385         2480      1.05%     94.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449         2029      0.86%     95.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513         1600      0.68%     95.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577         1274      0.54%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641          946      0.40%     96.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705          729      0.31%     97.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769          564      0.24%     97.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833          495      0.21%     97.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897          388      0.16%     97.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961          359      0.15%     98.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025          331      0.14%     98.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089          236      0.10%     98.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153          208      0.09%     98.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217          200      0.08%     98.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281          156      0.07%     98.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345          172      0.07%     98.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409          153      0.06%     98.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473          129      0.05%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537          137      0.06%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601          134      0.06%     98.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665          100      0.04%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729          113      0.05%     98.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793          118      0.05%     98.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857          100      0.04%     98.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921          109      0.05%     99.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985           93      0.04%     99.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049           99      0.04%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113           91      0.04%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177           66      0.03%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241           72      0.03%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305           54      0.02%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369           55      0.02%     99.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433           53      0.02%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497           53      0.02%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561           52      0.02%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625           47      0.02%     99.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689           41      0.02%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753           39      0.02%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817           41      0.02%     99.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881           47      0.02%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945           47      0.02%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009           36      0.02%     99.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073           38      0.02%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137           46      0.02%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201           34      0.01%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265           32      0.01%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329           20      0.01%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393           25      0.01%     99.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457           24      0.01%     99.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521           25      0.01%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585           26      0.01%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649           31      0.01%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713           28      0.01%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777           23      0.01%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841           23      0.01%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905           32      0.01%     99.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969           13      0.01%     99.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033           30      0.01%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097           28      0.01%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161           26      0.01%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225           26      0.01%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289           19      0.01%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353           20      0.01%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417           19      0.01%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481           23      0.01%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545           14      0.01%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609           20      0.01%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673           19      0.01%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737           20      0.01%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801           12      0.01%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865           10      0.00%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929           20      0.01%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993           20      0.01%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057           23      0.01%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121           16      0.01%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185           17      0.01%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249           14      0.01%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313           18      0.01%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377           10      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441            7      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505           16      0.01%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569            9      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633            9      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697           12      0.01%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5761           15      0.01%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825           11      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889            6      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953           11      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017           16      0.01%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081           14      0.01%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145            8      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209            8      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273            9      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6337            3      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401            9      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465           12      0.01%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529           17      0.01%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593           10      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657            7      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721            6      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785           13      0.01%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6849           10      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6913           11      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977           13      0.01%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041           13      0.01%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105           16      0.01%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7169           14      0.01%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7232-7233           14      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7296-7297           24      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361            9      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425           12      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7489           12      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553           12      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617           11      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7680-7681           14      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7744-7745            9      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809           17      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7873            5      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7936-7937            2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8000-8001            3      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065            2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8256-8257            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8320-8321            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9088-9089            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9280-9281            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9408-9409            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9920-9921            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::10560-10561            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::11328-11329            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::11840-11841            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::12352-12353            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::13184-13185            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::13248-13249            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::15424-15425            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       235604                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   3544295321                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             14487582821                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 2228180000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                8715107500                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                      7953.34                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  19556.56                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                32509.90                       # Average memory access latency
system.mem_ctrls.avgRdBW                        54.13                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        14.56                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                54.13                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                14.56                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.54                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.03                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      11.00                       # Average write queue length over time
system.mem_ctrls.readRowHits                   314531                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   15377                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                12.83                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     931642.81                       # Average gap between requests
system.membus.throughput                     68695695                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              266303                       # Transaction distribution
system.membus.trans_dist::ReadResp             266303                       # Transaction distribution
system.membus.trans_dist::Writeback            119878                       # Transaction distribution
system.membus.trans_dist::ReadExReq            179346                       # Transaction distribution
system.membus.trans_dist::ReadExResp           179345                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1011175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1011175                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     36193664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            36193664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               36193664                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy           507676091                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1401723984                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       470833206                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    395159521                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     39211616                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    254295063                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       220977120                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     86.897920                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        22626238                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       809166                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            536827209                       # DTB read hits
system.switch_cpus.dtb.read_misses            1768704                       # DTB read misses
system.switch_cpus.dtb.read_acv                    17                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        538595913                       # DTB read accesses
system.switch_cpus.dtb.write_hits           222650689                       # DTB write hits
system.switch_cpus.dtb.write_misses            535605                       # DTB write misses
system.switch_cpus.dtb.write_acv                    1                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       223186294                       # DTB write accesses
system.switch_cpus.dtb.data_hits            759477898                       # DTB hits
system.switch_cpus.dtb.data_misses            2304309                       # DTB misses
system.switch_cpus.dtb.data_acv                    18                       # DTB access violations
system.switch_cpus.dtb.data_accesses        761782207                       # DTB accesses
system.switch_cpus.itb.fetch_hits           406272129                       # ITB hits
system.switch_cpus.itb.fetch_misses            801546                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       407073675                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles               1582190593                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    815163672                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3038972154                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           470833206                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    243603358                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             561541300                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       141906261                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       78420270                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles       104059                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      5618897                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         406272129                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      21683412                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1562633142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.944776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.025814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1001091842     64.06%     64.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         54364532      3.48%     67.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         53829397      3.44%     70.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         56750337      3.63%     74.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         65180787      4.17%     78.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         28233359      1.81%     80.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         46923293      3.00%     83.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         26808644      1.72%     85.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        229450951     14.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1562633142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.297583                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.920737                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        843650799                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      73389665                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         542180689                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       3683262                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       99728726                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     50559696                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       2124375                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2940238900                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       5691858                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       99728726                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        862519599                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        22946348                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     35833125                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         526708425                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      14896918                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2863499075                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         15838                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1076437                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       9827807                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2110899676                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3799869669                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3738779429                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     61090240                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1497606792                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        613292864                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      1639814                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        10707                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          44189828                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    585678671                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    243841976                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      6871695                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      5786162                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2634056417                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        16418                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2425549716                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      8006891                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    607698777                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    372645009                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         7498                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1562633142                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.552220                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.769967                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    620053218     39.68%     39.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    312070391     19.97%     59.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    234355252     15.00%     74.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    156053357      9.99%     84.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    107068884      6.85%     91.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     73282715      4.69%     96.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     39201028      2.51%     98.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     17672905      1.13%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      2875392      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1562633142                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         3114536     10.37%     10.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     10.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd          1523      0.01%     10.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp           640      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             7      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       14737590     49.06%     59.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      12183480     40.56%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       698636      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1613365341     66.52%     66.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1278010      0.05%     66.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     13568296      0.56%     67.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      9291942      0.38%     67.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      4258465      0.18%     67.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult           39      0.00%     67.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       407875      0.02%     67.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    554011455     22.84%     90.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    228669657      9.43%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2425549716                       # Type of FU issued
system.switch_cpus.iq.rate                   1.533033                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            30037776                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012384                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   6382244343                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3195915348                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2296462680                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     69532893                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     46000502                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     33679798                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2420119371                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        34769485                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     20345679                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    148413354                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       358208                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       157455                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     41444448                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        32810                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       235541                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       99728726                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        13969889                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        824101                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2698285239                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts     22045870                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     585678671                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    243841976                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         9905                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         708040                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents          9084                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       157455                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     21518270                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     19769858                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     41288128                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2377725817                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     538612003                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     47823894                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              64212404                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            761798578                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        359219568                       # Number of branches executed
system.switch_cpus.iew.exec_stores          223186575                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.502806                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2342007103                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2330142478                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1310379117                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1657670493                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.472732                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.790494                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    630440586                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8920                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     37155438                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1462904416                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.402595                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.284660                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    779527978     53.29%     53.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    308861995     21.11%     74.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    100804936      6.89%     81.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     63451740      4.34%     85.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     41464359      2.83%     88.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     31595255      2.16%     90.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     26211351      1.79%     92.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     17960633      1.23%     93.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     93026169      6.36%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1462904416                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2051862687                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2051862687                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              639662834                       # Number of memory references committed
system.switch_cpus.commit.loads             437265312                       # Number of loads committed
system.switch_cpus.commit.membars                4460                       # Number of memory barriers committed
system.switch_cpus.commit.branches          311704437                       # Number of branches committed
system.switch_cpus.commit.fp_insts           31971899                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1959372409                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     14739094                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      93026169                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           4043603353                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5464710670                       # The number of ROB writes
system.switch_cpus.timesIdled                  143753                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                19557451                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.791095                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.791095                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.264070                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.264070                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3179652341                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1751819598                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          42134261                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         21355122                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          708668                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         358238                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1             14927                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2              1141                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.113884                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008705                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                  835509693                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  738458894                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         1118217.924696                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         970678.800025                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          2088896.724721                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                 103                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                 102                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 8111744.592233                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 7239793.078431                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.530830                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.469170                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            6581.204690                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1       117523                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2       116382                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1        20482                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1       1031501                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2        1044702                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1     12330910                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2     12208260                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1   198.854369                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    148995                       # number of replacements
system.l2.tags.tagsinuse                 118496.406789                       # Cycle average of tags in use
system.l2.tags.total_refs                     5804999                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    270275                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     21.478120                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    24917.245072                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   335.335800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 51156.051596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        547.570815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      41540.203506                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.190103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.002558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.390290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.004178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.316927                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.904056                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst         5146                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      2560545                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2565691                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1968849                       # number of Writeback hits
system.l2.Writeback_hits::total               1968849                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data      1348454                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1348454                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          5146                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       3908999                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3914145                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         5146                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      3908999                       # number of overall hits
system.l2.overall_hits::total                 3914145                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          991                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       265312                       # number of ReadReq misses
system.l2.ReadReq_misses::total                266303                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       179346                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              179346                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          991                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       444658                       # number of demand (read+write) misses
system.l2.demand_misses::total                 445649                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          991                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       444658                       # number of overall misses
system.l2.overall_misses::total                445649                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     77219015                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  17552024870                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     17629243885                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  10356110192                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10356110192                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     77219015                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  27908135062                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27985354077                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     77219015                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  27908135062                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27985354077                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst         6137                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      2825857                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2831994                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1968849                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1968849                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1527800                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1527800                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         6137                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      4353657                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4359794                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         6137                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      4353657                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4359794                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.161480                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.093887                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.094034                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.117388                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.117388                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.161480                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.102134                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.102218                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.161480                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.102134                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.102218                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 77920.297679                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 66156.166589                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 66199.944743                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 57743.747795                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 57743.747795                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 77920.297679                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 62763.146198                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62796.851506                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 77920.297679                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 62763.146198                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62796.851506                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               119878                       # number of writebacks
system.l2.writebacks::total                    119878                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          991                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       265312                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           266303                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       179346                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         179346                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          991                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       444658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            445649                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          991                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       444658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           445649                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     69764521                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  15540597382                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  15610361903                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   8977941070                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8977941070                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     69764521                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  24518538452                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24588302973                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     69764521                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  24518538452                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24588302973                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.161480                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.093887                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.094034                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.117388                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.117388                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.161480                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.102134                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.102218                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.161480                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.102134                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.102218                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 70398.103935                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 58574.800167                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 58618.798523                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 50059.332631                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 50059.332631                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 70398.103935                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 55140.216643                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55174.145960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 70398.103935                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 55140.216643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55174.145960                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   768754147                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            2831994                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2831994                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1968849                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1527800                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1527799                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        12274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     10676162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10688436                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       392768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    404640320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          405033088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             405033088                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         3418691553                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6363530                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4431114565                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2582450154                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 24758223.437072                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  24758223.437072                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements              6042                       # number of replacements
system.cpu.icache.tags.tagsinuse          4044.042515                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1379936366                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10101                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          136613.836848                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   679.869097                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst  3364.173418                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.165984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.821331                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.987315                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    406265266                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       406265266                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    406265266                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        406265266                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    406265266                       # number of overall hits
system.cpu.icache.overall_hits::total       406265266                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         6860                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6860                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         6860                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6860                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         6860                       # number of overall misses
system.cpu.icache.overall_misses::total          6860                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    146011009                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    146011009                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    146011009                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    146011009                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    146011009                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    146011009                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    406272126                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    406272126                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    406272126                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    406272126                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    406272126                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    406272126                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 21284.403644                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 21284.403644                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 21284.403644                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 21284.403644                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 21284.403644                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 21284.403644                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          402                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           67                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          723                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          723                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          723                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          723                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          723                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          723                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         6137                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6137                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         6137                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6137                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         6137                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6137                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     97074595                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     97074595                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     97074595                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     97074595                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     97074595                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     97074595                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 15817.923252                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15817.923252                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 15817.923252                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15817.923252                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 15817.923252                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15817.923252                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1         1242                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2           39                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.303223                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.009521                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1         1121648240                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2          465498028                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 26292419.580099                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 11372896.008190                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  37665315.588289                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1         1387                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2         1387                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 808686.546503                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 335615.016583                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.706708                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.293292                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     252.156572                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1        54093                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2        54093                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1       364822                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1      1303739                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2      1668561                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1      3958498                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2      3958498                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1   263.029560                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           3666767                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2992.409310                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           759361241                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3669621                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            206.931790                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  2970.296136                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data    22.113174                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.725170                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.005399                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.730569                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    508061482                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       508061482                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    193989675                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      193989675                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         4128                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4128                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         4460                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4460                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    702051157                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        702051157                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    702051157                       # number of overall hits
system.cpu.dcache.overall_hits::total       702051157                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      8185981                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8185981                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      8403386                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8403386                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          640                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          640                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     16589367                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16589367                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     16589367                       # number of overall misses
system.cpu.dcache.overall_misses::total      16589367                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  93388559857                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  93388559857                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  92547463490                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  92547463490                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      3196800                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      3196800                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 185936023347                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 185936023347                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 185936023347                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 185936023347                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    516247463                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    516247463                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    202393061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    202393061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         4768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         4460                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4460                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    718640524                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    718640524                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    718640524                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    718640524                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.015857                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015857                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.041520                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041520                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.134228                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.134228                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.023084                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023084                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.023084                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.023084                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 11408.352873                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11408.352873                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 11013.115843                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11013.115843                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         4995                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         4995                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 11208.144551                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11208.144551                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 11208.144551                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11208.144551                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1867928                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       841165                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             38776                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            7229                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.172272                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   116.359801                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1968849                       # number of writebacks
system.cpu.dcache.writebacks::total           1968849                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      5359443                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5359443                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      6876907                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      6876907                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     12236350                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     12236350                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     12236350                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     12236350                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      2826538                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2826538                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1526479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1526479                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          640                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          640                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      4353017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4353017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      4353017                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4353017                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  27760754690                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  27760754690                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  15785794152                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15785794152                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      2344320                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      2344320                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  43546548842                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  43546548842                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  43546548842                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  43546548842                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.005475                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005475                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.007542                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007542                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.134228                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.134228                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.006057                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006057                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.006057                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006057                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  9821.468769                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9821.468769                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 10341.311051                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10341.311051                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 10003.762641                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10003.762641                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 10003.762641                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10003.762641                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
