$date
	Sat Jan 10 04:51:51 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$scope module DUT $end
$var wire 4 ! a [3:0] $end
$var wire 4 " b [3:0] $end
$var wire 1 # cin $end
$var wire 4 $ sum [3:0] $end
$var wire 1 % cout $end
$var wire 3 & cint [3:1] $end
$scope module FA0 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 # cin $end
$var reg 1 ) cout $end
$var reg 1 * sum $end
$upscope $end
$scope module FA1 $end
$var wire 1 + a $end
$var wire 1 , b $end
$var wire 1 - cin $end
$var reg 1 . cout $end
$var reg 1 / sum $end
$upscope $end
$scope module FA2 $end
$var wire 1 0 a $end
$var wire 1 1 b $end
$var wire 1 2 cin $end
$var reg 1 3 cout $end
$var reg 1 4 sum $end
$upscope $end
$scope module FA3 $end
$var wire 1 5 a $end
$var wire 1 6 b $end
$var wire 1 7 cin $end
$var reg 1 % cout $end
$var reg 1 8 sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
b0 &
0%
b0 $
0#
b0 "
b0 !
$end
#10
1%
17
13
1/
12
1-
08
1.
b10 $
04
b111 &
1)
1(
1,
16
1+
10
1#
b1011 "
b110 !
#20
14
1*
b1111 $
18
11
1'
15
b1111 "
b1111 !
#30
04
08
b1 $
0/
02
07
0-
0.
03
0%
b0 &
0)
0,
01
06
0'
0+
00
05
0#
b1 "
b0 !
#40
b11 $
1/
1%
16
1+
15
b1001 "
b1010 !
#50
18
17
13
12
1.
0/
1-
04
0%
b111 &
1)
b1000 $
0*
1,
06
0+
10
05
1#
b11 "
b100 !
#60
