// Seed: 2492405393
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = id_2;
  wire id_3;
  module_2(
      id_3, id_1, id_3, id_3, id_3, id_3, id_3
  );
endmodule
module module_1;
  wire id_1;
  reg id_2, id_3 = 1'b0;
  id_4 :
  assert property (@(posedge 1) 1) id_3 <= 1'b0;
  module_0(
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = id_3 - id_7 << 1;
endmodule
