#lang hydromel

use "half_adder.hdrml"

component full_adder
    port a  : in  bit
    port b  : in  bit
    port ci : in  bit
    port s  : out bit
    port co : out bit
    instance h1 = half_adder
    h1.a = a
    h1.b = b
    instance h2 = half_adder
    h2.a = h1.s
    h2.b = ci
    s = h2.s
    co = h1.c or h2.c
end
