# 32-Bit ALU in Cadence (Verilog HDL)

## ğŸ“– Overview
This project implements a **32-bit Arithmetic and Logic Unit (ALU)** using Verilog HDL.Â Â 
The design was created and simulated in **Cadence**, showcasing the working of core arithmetic and logic operations used in processors.

## âš™ï¸ Tools & Technologies
- Verilog HDLÂ Â 
- Cadence Simulation EnvironmentÂ Â 
- Digital Design ConceptsÂ Â 

## ğŸ“‚ Project Structure
src/ â†’ Verilog source code

testbench/ â†’ Testbench code

screenshots/ â†’ Simulation outputs & waveform

## ğŸ”‘ Features
- 32-bit addition, subtraction, AND, OR, XOR, etc.Â Â 
- Pipelined structure for better performanceÂ Â 
- Testbench verification with sample inputsÂ Â 

## â–¶ï¸ How to Run
1. Clone this repository ```bash
Â  Â git clone https://github.com/TheAmrutaHub/32-Bit-ALU-Cadence.git

Open in Cadence or any Verilog simulator

Compile and run testbench (alutest.v)

Observe waveforms in the simulator
