** Name: SymmetricalOpAmp94

.MACRO SymmetricalOpAmp94 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 out2FirstStage out2FirstStage sourceNmos sourceNmos nmos4 L=1e-6 W=11e-6
mDiodeTransistorPmos2 ibias ibias sourcePmos sourcePmos pmos4 L=1e-6 W=11e-6
mDiodeTransistorPmos3 inSourceStageBiasComplementarySecondStage inSourceStageBiasComplementarySecondStage sourcePmos sourcePmos pmos4 L=3e-6 W=350e-6
mDiodeTransistorPmos4 innerComplementarySecondStage innerComplementarySecondStage inSourceStageBiasComplementarySecondStage inSourceStageBiasComplementarySecondStage pmos4 L=3e-6 W=225e-6
mNormalTransistorNmos5 inSourceTransconductanceComplementarySecondStage out2FirstStage FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 nmos4 L=1e-6 W=122e-6
mNormalTransistorNmos6 innerComplementarySecondStage out2FirstStage TransconductanceComplementarySecondStageYinner TransconductanceComplementarySecondStageYinner nmos4 L=1e-6 W=353e-6
mNormalTransistorNmos7 out out2FirstStage SecondStageYinnerTransconductance SecondStageYinnerTransconductance nmos4 L=1e-6 W=353e-6
mNormalTransistorNmos8 out1FirstStage out2FirstStage FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 nmos4 L=1e-6 W=122e-6
mNormalTransistorNmos9 FirstStageYinnerTransistorStack1Load1 out1FirstStage sourceNmos sourceNmos nmos4 L=1e-6 W=128e-6
mNormalTransistorNmos10 FirstStageYinnerTransistorStack2Load1 inSourceTransconductanceComplementarySecondStage sourceNmos sourceNmos nmos4 L=1e-6 W=132e-6
mNormalTransistorNmos11 SecondStageYinnerTransconductance out1FirstStage sourceNmos sourceNmos nmos4 L=1e-6 W=393e-6
mNormalTransistorNmos12 TransconductanceComplementarySecondStageYinner inSourceTransconductanceComplementarySecondStage sourceNmos sourceNmos nmos4 L=1e-6 W=393e-6
mNormalTransistorPmos13 inSourceTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=8e-6 W=554e-6
mNormalTransistorPmos14 out innerComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias pmos4 L=3e-6 W=232e-6
mNormalTransistorPmos15 out1FirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=8e-6 W=554e-6
mNormalTransistorPmos16 out2FirstStage ibias sourcePmos sourcePmos pmos4 L=1e-6 W=97e-6
mNormalTransistorPmos17 FirstStageYsourceTransconductance ibias sourcePmos sourcePmos pmos4 L=1e-6 W=548e-6
mNormalTransistorPmos18 SecondStageYinnerStageBias inSourceStageBiasComplementarySecondStage sourcePmos sourcePmos pmos4 L=3e-6 W=350e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp94

** Expected Performance Values: 
** Gain: 82 dB
** Power consumption: 10.6211 mW
** Area: 14998 (mu_m)^2
** Transit frequency: 53.9201 MHz
** Transit frequency with error factor: 53.9198 MHz
** Slew rate: 150.187 V/mu_s
** Phase margin: 70.4739Â°
** CMRR: 135 dB
** negPSRR: 45 dB
** posPSRR: 77 dB
** VoutMax: 3.10001 V
** VoutMin: 0.310001 V
** VcmMax: 3.76001 V
** VcmMin: -0.409999 V


** Expected Currents: 
** NormalTransistorPmos: -89.4279 muA
** NormalTransistorNmos: 252.614 muA
** NormalTransistorNmos: 252.613 muA
** NormalTransistorNmos: 252.614 muA
** NormalTransistorNmos: 252.613 muA
** NormalTransistorPmos: -505.226 muA
** NormalTransistorPmos: -252.613 muA
** NormalTransistorPmos: -252.613 muA
** NormalTransistorNmos: 761.002 muA
** NormalTransistorNmos: 761.003 muA
** NormalTransistorPmos: -761.001 muA
** NormalTransistorPmos: -761.002 muA
** DiodeTransistorPmos: -748.519 muA
** DiodeTransistorPmos: -748.52 muA
** NormalTransistorNmos: 748.52 muA
** NormalTransistorNmos: 748.519 muA
** DiodeTransistorNmos: 89.4271 muA
** DiodeTransistorPmos: -9.99899 muA


** Expected Voltages: 
** ibias: 4.21001  V
** in1: 2.5  V
** in2: 2.5  V
** inSourceStageBiasComplementarySecondStage: 3.83401  V
** inSourceTransconductanceComplementarySecondStage: 0.555001  V
** innerComplementarySecondStage: 2.52001  V
** out: 2.5  V
** out1FirstStage: 0.557001  V
** out2FirstStage: 0.716001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerTransistorStack1Load1: 0.154001  V
** innerTransistorStack2Load1: 0.154001  V
** sourceTransconductance: 3.51401  V
** innerStageBias: 3.82301  V
** innerTransconductance: 0.152001  V
** inner: 0.152001  V


.END