hcw_perf_dm_test1:q1_short       -dut hqm_ss -model hqm_tb -dirtag dm_q1_short_NoDly       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -ace_args- -seed 3678 
hcw_perf_dm_test1:q2_short       -dut hqm_ss -model hqm_tb -dirtag dm_q2_short_NoDly       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -ace_args- -seed 3678 
hcw_perf_dm_test1:q4_short       -dut hqm_ss -model hqm_tb -dirtag dm_q4_short_NoDly       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -ace_args- -seed 3678 
hcw_perf_dm_test1:q8_short       -dut hqm_ss -model hqm_tb -dirtag dm_q8_short_NoDly       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -ace_args- -seed 3678 
hcw_perf_dm_test1:q2_bg_rd       -dut hqm_ss -model hqm_tb -dirtag dm_q2_bg_rd_NoDly       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -ace_args- -seed 3678 
hcw_perf_dm_test1:q2_bg_rd_wr    -dut hqm_ss -model hqm_tb -dirtag dm_q2_bg_rd_wr_NoDly    -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -ace_args- -seed 3678 
hcw_perf_dm_test1:q8_50pct_short -dut hqm_ss -model hqm_tb -dirtag dm_q8_50pct_short_NoDly -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -ace_args- -seed 3678 
hcw_perf_dm_test1:q8_10pct_short -dut hqm_ss -model hqm_tb -dirtag dm_q8_10pct_short_NoDly -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -ace_args- -seed 3678 
hcw_perf_dm_test1:q1_64B_short   -dut hqm_ss -model hqm_tb -dirtag dm_q1_64B_short_NoDly   -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -ace_args- -seed 3678
hcw_perf_dm_test1:q8_64B_short   -dut hqm_ss -model hqm_tb -dirtag dm_q8_64B_short_NoDly   -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -ace_args- -seed 3678
hcw_perf_dm_test1:q1_500B_short  -dut hqm_ss -model hqm_tb -dirtag dm_q1_500B_short_NoDly  -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -ace_args- -seed 3678
hcw_perf_dm_test1:q8_500B_short  -dut hqm_ss -model hqm_tb -dirtag dm_q8_500B_short_NoDly  -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -ace_args- -seed 3678

hcw_perf_dm_test1:q1_short       -dut hqm_ss -model hqm_tb -dirtag dm_q1_short_300ns       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q2_short       -dut hqm_ss -model hqm_tb -dirtag dm_q2_short_300ns       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q4_short       -dut hqm_ss -model hqm_tb -dirtag dm_q4_short_300ns       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q8_short       -dut hqm_ss -model hqm_tb -dirtag dm_q8_short_300ns       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q2_bg_rd       -dut hqm_ss -model hqm_tb -dirtag dm_q2_bg_rd_300ns       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q2_bg_rd_wr    -dut hqm_ss -model hqm_tb -dirtag dm_q2_bg_rd_wr_300ns    -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q8_50pct_short -dut hqm_ss -model hqm_tb -dirtag dm_q8_50pct_short_300ns -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q8_10pct_short -dut hqm_ss -model hqm_tb -dirtag dm_q8_10pct_short_300ns -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q1_64B_short   -dut hqm_ss -model hqm_tb -dirtag dm_q1_64B_short_300ns   -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=100 -ace_args- -seed 3678
hcw_perf_dm_test1:q8_64B_short   -dut hqm_ss -model hqm_tb -dirtag dm_q8_64B_short_300ns   -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=100 -ace_args- -seed 3678
hcw_perf_dm_test1:q1_500B_short  -dut hqm_ss -model hqm_tb -dirtag dm_q1_500B_short_300ns  -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=100 -ace_args- -seed 3678
hcw_perf_dm_test1:q8_500B_short  -dut hqm_ss -model hqm_tb -dirtag dm_q8_500B_short_300ns  -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=100 -ace_args- -seed 3678

hcw_perf_dm_test1:q1_short       -dut hqm_ss -model hqm_tb -dirtag dm_q1_short_400ns       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_400ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q2_short       -dut hqm_ss -model hqm_tb -dirtag dm_q2_short_400ns       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_400ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q4_short       -dut hqm_ss -model hqm_tb -dirtag dm_q4_short_400ns       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_400ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q8_short       -dut hqm_ss -model hqm_tb -dirtag dm_q8_short_400ns       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_400ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q2_bg_rd       -dut hqm_ss -model hqm_tb -dirtag dm_q2_bg_rd_400ns       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_400ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q2_bg_rd_wr    -dut hqm_ss -model hqm_tb -dirtag dm_q2_bg_rd_wr_400ns    -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_400ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q8_50pct_short -dut hqm_ss -model hqm_tb -dirtag dm_q8_50pct_short_400ns -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_400ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q8_10pct_short -dut hqm_ss -model hqm_tb -dirtag dm_q8_10pct_short_400ns -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_400ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q1_64B_short   -dut hqm_ss -model hqm_tb -dirtag dm_q1_64B_short_400ns   -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_400ns=100 -ace_args- -seed 3678
hcw_perf_dm_test1:q8_64B_short   -dut hqm_ss -model hqm_tb -dirtag dm_q8_64B_short_400ns   -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_400ns=100 -ace_args- -seed 3678
hcw_perf_dm_test1:q1_500B_short  -dut hqm_ss -model hqm_tb -dirtag dm_q1_500B_short_400ns  -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_400ns=100 -ace_args- -seed 3678
hcw_perf_dm_test1:q8_500B_short  -dut hqm_ss -model hqm_tb -dirtag dm_q8_500B_short_400ns  -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_400ns=100 -ace_args- -seed 3678

hcw_perf_dm_test1:q1_short       -dut hqm_ss -model hqm_tb -dirtag dm_q1_short_500ns       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_500ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q2_short       -dut hqm_ss -model hqm_tb -dirtag dm_q2_short_500ns       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_500ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q4_short       -dut hqm_ss -model hqm_tb -dirtag dm_q4_short_500ns       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_500ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q8_short       -dut hqm_ss -model hqm_tb -dirtag dm_q8_short_500ns       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_500ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q2_bg_rd       -dut hqm_ss -model hqm_tb -dirtag dm_q2_bg_rd_500ns       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_500ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q2_bg_rd_wr    -dut hqm_ss -model hqm_tb -dirtag dm_q2_bg_rd_wr_500ns    -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_500ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q8_50pct_short -dut hqm_ss -model hqm_tb -dirtag dm_q8_50pct_short_500ns -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_500ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q8_10pct_short -dut hqm_ss -model hqm_tb -dirtag dm_q8_10pct_short_500ns -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_500ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q1_64B_short   -dut hqm_ss -model hqm_tb -dirtag dm_q1_64B_short_500ns   -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_500ns=100 -ace_args- -seed 3678
hcw_perf_dm_test1:q8_64B_short   -dut hqm_ss -model hqm_tb -dirtag dm_q8_64B_short_500ns   -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_500ns=100 -ace_args- -seed 3678
hcw_perf_dm_test1:q1_500B_short  -dut hqm_ss -model hqm_tb -dirtag dm_q1_500B_short_500ns  -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_500ns=100 -ace_args- -seed 3678
hcw_perf_dm_test1:q8_500B_short  -dut hqm_ss -model hqm_tb -dirtag dm_q8_500B_short_500ns  -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_500ns=100 -ace_args- -seed 3678

hcw_perf_dm_test1:q1_short       -dut hqm_ss -model hqm_tb -dirtag dm_q1_short_600ns       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_600ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q2_short       -dut hqm_ss -model hqm_tb -dirtag dm_q2_short_600ns       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_600ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q4_short       -dut hqm_ss -model hqm_tb -dirtag dm_q4_short_600ns       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_600ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q8_short       -dut hqm_ss -model hqm_tb -dirtag dm_q8_short_600ns       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_600ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q2_bg_rd       -dut hqm_ss -model hqm_tb -dirtag dm_q2_bg_rd_600ns       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_600ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q2_bg_rd_wr    -dut hqm_ss -model hqm_tb -dirtag dm_q2_bg_rd_wr_600ns    -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_600ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q8_50pct_short -dut hqm_ss -model hqm_tb -dirtag dm_q8_50pct_short_600ns -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_600ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q8_10pct_short -dut hqm_ss -model hqm_tb -dirtag dm_q8_10pct_short_600ns -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_600ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q1_64B_short   -dut hqm_ss -model hqm_tb -dirtag dm_q1_64B_short_600ns   -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_600ns=100 -ace_args- -seed 3678
hcw_perf_dm_test1:q8_64B_short   -dut hqm_ss -model hqm_tb -dirtag dm_q8_64B_short_600ns   -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_600ns=100 -ace_args- -seed 3678
hcw_perf_dm_test1:q1_500B_short  -dut hqm_ss -model hqm_tb -dirtag dm_q1_500B_short_600ns  -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_600ns=100 -ace_args- -seed 3678
hcw_perf_dm_test1:q8_500B_short  -dut hqm_ss -model hqm_tb -dirtag dm_q8_500B_short_600ns  -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_600ns=100 -ace_args- -seed 3678

hcw_perf_dm_test1:q1_short       -dut hqm_ss -model hqm_tb -dirtag dm_q1_short_700ns       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_700ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q2_short       -dut hqm_ss -model hqm_tb -dirtag dm_q2_short_700ns       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_700ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q4_short       -dut hqm_ss -model hqm_tb -dirtag dm_q4_short_700ns       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_700ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q8_short       -dut hqm_ss -model hqm_tb -dirtag dm_q8_short_700ns       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_700ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q2_bg_rd       -dut hqm_ss -model hqm_tb -dirtag dm_q2_bg_rd_700ns       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_700ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q2_bg_rd_wr    -dut hqm_ss -model hqm_tb -dirtag dm_q2_bg_rd_wr_700ns    -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_700ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q8_50pct_short -dut hqm_ss -model hqm_tb -dirtag dm_q8_50pct_short_700ns -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_700ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q8_10pct_short -dut hqm_ss -model hqm_tb -dirtag dm_q8_10pct_short_700ns -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_700ns=100 -ace_args- -seed 3678 
hcw_perf_dm_test1:q1_64B_short   -dut hqm_ss -model hqm_tb -dirtag dm_q1_64B_short_700ns   -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_700ns=100 -ace_args- -seed 3678
hcw_perf_dm_test1:q8_64B_short   -dut hqm_ss -model hqm_tb -dirtag dm_q8_64B_short_700ns   -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_700ns=100 -ace_args- -seed 3678
hcw_perf_dm_test1:q1_500B_short  -dut hqm_ss -model hqm_tb -dirtag dm_q1_500B_short_700ns  -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_700ns=100 -ace_args- -seed 3678
hcw_perf_dm_test1:q8_500B_short  -dut hqm_ss -model hqm_tb -dirtag dm_q8_500B_short_700ns  -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_700ns=100 -ace_args- -seed 3678

hcw_perf_dm_test1:q1_short       -dut hqm_ss -model hqm_tb -dirtag dm_q1_short_MixDly1       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=15 -simv_args +dly_500ns=50 -simv_args +dly_600ns=25 -simv_args +dly_700ns=5 -ace_args- -seed 3678 
hcw_perf_dm_test1:q2_short       -dut hqm_ss -model hqm_tb -dirtag dm_q2_short_MixDly1       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=15 -simv_args +dly_500ns=50 -simv_args +dly_600ns=25 -simv_args +dly_700ns=5 -ace_args- -seed 3678 
hcw_perf_dm_test1:q4_short       -dut hqm_ss -model hqm_tb -dirtag dm_q4_short_MixDly1       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=15 -simv_args +dly_500ns=50 -simv_args +dly_600ns=25 -simv_args +dly_700ns=5 -ace_args- -seed 3678 
hcw_perf_dm_test1:q8_short       -dut hqm_ss -model hqm_tb -dirtag dm_q8_short_MixDly1       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=15 -simv_args +dly_500ns=50 -simv_args +dly_600ns=25 -simv_args +dly_700ns=5 -ace_args- -seed 3678 
hcw_perf_dm_test1:q2_bg_rd       -dut hqm_ss -model hqm_tb -dirtag dm_q2_bg_rd_MixDly1       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=15 -simv_args +dly_500ns=50 -simv_args +dly_600ns=25 -simv_args +dly_700ns=5 -ace_args- -seed 3678 
hcw_perf_dm_test1:q2_bg_rd_wr    -dut hqm_ss -model hqm_tb -dirtag dm_q2_bg_rd_wr_MixDly1    -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=15 -simv_args +dly_500ns=50 -simv_args +dly_600ns=25 -simv_args +dly_700ns=5 -ace_args- -seed 3678 
hcw_perf_dm_test1:q8_50pct_short -dut hqm_ss -model hqm_tb -dirtag dm_q8_50pct_short_MixDly1 -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=15 -simv_args +dly_500ns=50 -simv_args +dly_600ns=25 -simv_args +dly_700ns=5 -ace_args- -seed 3678 
hcw_perf_dm_test1:q8_10pct_short -dut hqm_ss -model hqm_tb -dirtag dm_q8_10pct_short_MixDly1 -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=15 -simv_args +dly_500ns=50 -simv_args +dly_600ns=25 -simv_args +dly_700ns=5 -ace_args- -seed 3678 
hcw_perf_dm_test1:q1_64B_short   -dut hqm_ss -model hqm_tb -dirtag dm_q1_64B_short_MixDly1   -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=15 -simv_args +dly_500ns=50 -simv_args +dly_600ns=25 -simv_args +dly_700ns=5 -ace_args- -seed 3678
hcw_perf_dm_test1:q8_64B_short   -dut hqm_ss -model hqm_tb -dirtag dm_q8_64B_short_MixDly1   -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=15 -simv_args +dly_500ns=50 -simv_args +dly_600ns=25 -simv_args +dly_700ns=5 -ace_args- -seed 3678
hcw_perf_dm_test1:q1_500B_short  -dut hqm_ss -model hqm_tb -dirtag dm_q1_500B_short_MixDly1  -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=15 -simv_args +dly_500ns=50 -simv_args +dly_600ns=25 -simv_args +dly_700ns=5 -ace_args- -seed 3678
hcw_perf_dm_test1:q8_500B_short  -dut hqm_ss -model hqm_tb -dirtag dm_q8_500B_short_MixDly1  -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=15 -simv_args +dly_500ns=50 -simv_args +dly_600ns=25 -simv_args +dly_700ns=5 -ace_args- -seed 3678

hcw_perf_dm_test1:q1_short       -dut hqm_ss -model hqm_tb -dirtag dm_q1_short_MixDly2       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=50 -simv_args +dly_500ns=25 -simv_args +dly_600ns=15 -simv_args +dly_700ns=5 -ace_args- -seed 3678 
hcw_perf_dm_test1:q2_short       -dut hqm_ss -model hqm_tb -dirtag dm_q2_short_MixDly2       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=50 -simv_args +dly_500ns=25 -simv_args +dly_600ns=15 -simv_args +dly_700ns=5 -ace_args- -seed 3678 
hcw_perf_dm_test1:q4_short       -dut hqm_ss -model hqm_tb -dirtag dm_q4_short_MixDly2       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=50 -simv_args +dly_500ns=25 -simv_args +dly_600ns=15 -simv_args +dly_700ns=5 -ace_args- -seed 3678 
hcw_perf_dm_test1:q8_short       -dut hqm_ss -model hqm_tb -dirtag dm_q8_short_MixDly2       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=50 -simv_args +dly_500ns=25 -simv_args +dly_600ns=15 -simv_args +dly_700ns=5 -ace_args- -seed 3678 
hcw_perf_dm_test1:q2_bg_rd       -dut hqm_ss -model hqm_tb -dirtag dm_q2_bg_rd_MixDly2       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=50 -simv_args +dly_500ns=25 -simv_args +dly_600ns=15 -simv_args +dly_700ns=5 -ace_args- -seed 3678 
hcw_perf_dm_test1:q2_bg_rd_wr    -dut hqm_ss -model hqm_tb -dirtag dm_q2_bg_rd_wr_MixDly2    -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=50 -simv_args +dly_500ns=25 -simv_args +dly_600ns=15 -simv_args +dly_700ns=5 -ace_args- -seed 3678 
hcw_perf_dm_test1:q8_50pct_short -dut hqm_ss -model hqm_tb -dirtag dm_q8_50pct_short_MixDly2 -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=50 -simv_args +dly_500ns=25 -simv_args +dly_600ns=15 -simv_args +dly_700ns=5 -ace_args- -seed 3678 
hcw_perf_dm_test1:q8_10pct_short -dut hqm_ss -model hqm_tb -dirtag dm_q8_10pct_short_MixDly2 -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=50 -simv_args +dly_500ns=25 -simv_args +dly_600ns=15 -simv_args +dly_700ns=5 -ace_args- -seed 3678 
hcw_perf_dm_test1:q1_64B_short   -dut hqm_ss -model hqm_tb -dirtag dm_q1_64B_short_MixDly2   -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=50 -simv_args +dly_500ns=25 -simv_args +dly_600ns=15 -simv_args +dly_700ns=5 -ace_args- -seed 3678
hcw_perf_dm_test1:q8_64B_short   -dut hqm_ss -model hqm_tb -dirtag dm_q8_64B_short_MixDly2   -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=50 -simv_args +dly_500ns=25 -simv_args +dly_600ns=15 -simv_args +dly_700ns=5 -ace_args- -seed 3678
hcw_perf_dm_test1:q1_500B_short  -dut hqm_ss -model hqm_tb -dirtag dm_q1_500B_short_MixDly2  -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=50 -simv_args +dly_500ns=25 -simv_args +dly_600ns=15 -simv_args +dly_700ns=5 -ace_args- -seed 3678
hcw_perf_dm_test1:q8_500B_short  -dut hqm_ss -model hqm_tb -dirtag dm_q8_500B_short_MixDly2  -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=50 -simv_args +dly_500ns=25 -simv_args +dly_600ns=15 -simv_args +dly_700ns=5 -ace_args- -seed 3678

hcw_perf_dm_test1:q1_short       -dut hqm_ss -model hqm_tb -dirtag dm_q1_short_MixDly3       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=15 -simv_args +dly_500ns=25 -simv_args +dly_600ns=50 -simv_args +dly_700ns=5 -ace_args- -seed 3678 
hcw_perf_dm_test1:q2_short       -dut hqm_ss -model hqm_tb -dirtag dm_q2_short_MixDly3       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=15 -simv_args +dly_500ns=25 -simv_args +dly_600ns=50 -simv_args +dly_700ns=5 -ace_args- -seed 3678 
hcw_perf_dm_test1:q4_short       -dut hqm_ss -model hqm_tb -dirtag dm_q4_short_MixDly3       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=15 -simv_args +dly_500ns=25 -simv_args +dly_600ns=50 -simv_args +dly_700ns=5 -ace_args- -seed 3678 
hcw_perf_dm_test1:q8_short       -dut hqm_ss -model hqm_tb -dirtag dm_q8_short_MixDly3       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=15 -simv_args +dly_500ns=25 -simv_args +dly_600ns=50 -simv_args +dly_700ns=5 -ace_args- -seed 3678 
hcw_perf_dm_test1:q2_bg_rd       -dut hqm_ss -model hqm_tb -dirtag dm_q2_bg_rd_MixDly3       -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=15 -simv_args +dly_500ns=25 -simv_args +dly_600ns=50 -simv_args +dly_700ns=5 -ace_args- -seed 3678 
hcw_perf_dm_test1:q2_bg_rd_wr    -dut hqm_ss -model hqm_tb -dirtag dm_q2_bg_rd_wr_MixDly3    -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=15 -simv_args +dly_500ns=25 -simv_args +dly_600ns=50 -simv_args +dly_700ns=5 -ace_args- -seed 3678 
hcw_perf_dm_test1:q8_50pct_short -dut hqm_ss -model hqm_tb -dirtag dm_q8_50pct_short_MixDly3 -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=15 -simv_args +dly_500ns=25 -simv_args +dly_600ns=50 -simv_args +dly_700ns=5 -ace_args- -seed 3678 
hcw_perf_dm_test1:q8_10pct_short -dut hqm_ss -model hqm_tb -dirtag dm_q8_10pct_short_MixDly3 -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=15 -simv_args +dly_500ns=25 -simv_args +dly_600ns=50 -simv_args +dly_700ns=5 -ace_args- -seed 3678 
hcw_perf_dm_test1:q1_64B_short   -dut hqm_ss -model hqm_tb -dirtag dm_q1_64B_short_MixDly3   -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=15 -simv_args +dly_500ns=25 -simv_args +dly_600ns=50 -simv_args +dly_700ns=5 -ace_args- -seed 3678
hcw_perf_dm_test1:q8_64B_short   -dut hqm_ss -model hqm_tb -dirtag dm_q8_64B_short_MixDly3   -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=15 -simv_args +dly_500ns=25 -simv_args +dly_600ns=50 -simv_args +dly_700ns=5 -ace_args- -seed 3678
hcw_perf_dm_test1:q1_500B_short  -dut hqm_ss -model hqm_tb -dirtag dm_q1_500B_short_MixDly3  -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=15 -simv_args +dly_500ns=25 -simv_args +dly_600ns=50 -simv_args +dly_700ns=5 -ace_args- -seed 3678
hcw_perf_dm_test1:q8_500B_short  -dut hqm_ss -model hqm_tb -dirtag dm_q8_500B_short_MixDly3  -ace_args -simv_args +LDB_PP0_Q0_NUM_HCW=1000 -simv_args +LDB_PP1_Q0_NUM_HCW=1000 -simv_args +LDB_PP2_Q0_NUM_HCW=1000 -simv_args +LDB_PP3_Q0_NUM_HCW=1000 -simv_args +LDB_PP4_Q0_NUM_HCW=1000 -simv_args +LDB_PP5_Q0_NUM_HCW=1000 -simv_args +LDB_PP6_Q0_NUM_HCW=1000 -simv_args +LDB_PP7_Q0_NUM_HCW=1000 -simv_args +cplDelay=0 -simv_args +AgtReorderEn=1 -simv_args +dly_300ns=5 -simv_args +dly_400ns=15 -simv_args +dly_500ns=25 -simv_args +dly_600ns=50 -simv_args +dly_700ns=5 -ace_args- -seed 3678

