

================================================================
== Vitis HLS Report for 'dense_layer_soft_max'
================================================================
* Date:           Tue Jan 28 19:06:26 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       83|       83|  0.830 us|  0.830 us|   83|   83|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                       |                                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                Instance                               |                            Module                           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_fu_36  |dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size  |       33|       33|  0.330 us|  0.330 us|   33|   33|       no|
        |grp_dense_layer_soft_max_Pipeline_dense_soft_max_for_digits_fu_53      |dense_layer_soft_max_Pipeline_dense_soft_max_for_digits      |       47|       47|  0.470 us|  0.470 us|   47|   47|       no|
        +-----------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|   7|   4038|   4842|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    135|    -|
|Register         |        -|   -|      7|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   7|   4045|   4979|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   8|     11|     28|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |                                Instance                               |                            Module                           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |grp_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_fu_36  |dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size  |        0|   7|  1578|  3008|    0|
    |grp_dense_layer_soft_max_Pipeline_dense_soft_max_for_digits_fu_53      |dense_layer_soft_max_Pipeline_dense_soft_max_for_digits      |        0|   0|  2460|  1834|    0|
    +-----------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                  |                                                             |        0|   7|  4038|  4842|    0|
    +-----------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  25|          5|    1|          5|
    |ap_done                          |   9|          2|    1|          2|
    |dense_to_softmax_streams_0_read  |   9|          2|    1|          2|
    |dense_to_softmax_streams_1_read  |   9|          2|    1|          2|
    |dense_to_softmax_streams_2_read  |   9|          2|    1|          2|
    |dense_to_softmax_streams_3_read  |   9|          2|    1|          2|
    |prediction_address0              |  14|          3|    4|         12|
    |prediction_ce0                   |  14|          3|    1|          3|
    |prediction_ce1                   |   9|          2|    1|          2|
    |prediction_d0                    |  14|          3|   24|         72|
    |prediction_we0                   |  14|          3|    1|          3|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 135|         29|   37|        107|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                        Name                                        | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                           |  4|   0|    4|          0|
    |ap_done_reg                                                                         |  1|   0|    1|          0|
    |grp_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_fu_36_ap_start_reg  |  1|   0|    1|          0|
    |grp_dense_layer_soft_max_Pipeline_dense_soft_max_for_digits_fu_53_ap_start_reg      |  1|   0|    1|          0|
    +------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                               |  7|   0|    7|          0|
    +------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------+-----+-----+------------+----------------------------+--------------+
|                 RTL Ports                 | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                                     |   in|    1|  ap_ctrl_hs|        dense_layer_soft_max|  return value|
|ap_rst                                     |   in|    1|  ap_ctrl_hs|        dense_layer_soft_max|  return value|
|ap_start                                   |   in|    1|  ap_ctrl_hs|        dense_layer_soft_max|  return value|
|ap_done                                    |  out|    1|  ap_ctrl_hs|        dense_layer_soft_max|  return value|
|ap_continue                                |   in|    1|  ap_ctrl_hs|        dense_layer_soft_max|  return value|
|ap_idle                                    |  out|    1|  ap_ctrl_hs|        dense_layer_soft_max|  return value|
|ap_ready                                   |  out|    1|  ap_ctrl_hs|        dense_layer_soft_max|  return value|
|dense_to_softmax_streams_0_dout            |   in|   24|     ap_fifo|  dense_to_softmax_streams_0|       pointer|
|dense_to_softmax_streams_0_num_data_valid  |   in|    5|     ap_fifo|  dense_to_softmax_streams_0|       pointer|
|dense_to_softmax_streams_0_fifo_cap        |   in|    5|     ap_fifo|  dense_to_softmax_streams_0|       pointer|
|dense_to_softmax_streams_0_empty_n         |   in|    1|     ap_fifo|  dense_to_softmax_streams_0|       pointer|
|dense_to_softmax_streams_0_read            |  out|    1|     ap_fifo|  dense_to_softmax_streams_0|       pointer|
|dense_to_softmax_streams_1_dout            |   in|   24|     ap_fifo|  dense_to_softmax_streams_1|       pointer|
|dense_to_softmax_streams_1_num_data_valid  |   in|    5|     ap_fifo|  dense_to_softmax_streams_1|       pointer|
|dense_to_softmax_streams_1_fifo_cap        |   in|    5|     ap_fifo|  dense_to_softmax_streams_1|       pointer|
|dense_to_softmax_streams_1_empty_n         |   in|    1|     ap_fifo|  dense_to_softmax_streams_1|       pointer|
|dense_to_softmax_streams_1_read            |  out|    1|     ap_fifo|  dense_to_softmax_streams_1|       pointer|
|dense_to_softmax_streams_2_dout            |   in|   24|     ap_fifo|  dense_to_softmax_streams_2|       pointer|
|dense_to_softmax_streams_2_num_data_valid  |   in|    5|     ap_fifo|  dense_to_softmax_streams_2|       pointer|
|dense_to_softmax_streams_2_fifo_cap        |   in|    5|     ap_fifo|  dense_to_softmax_streams_2|       pointer|
|dense_to_softmax_streams_2_empty_n         |   in|    1|     ap_fifo|  dense_to_softmax_streams_2|       pointer|
|dense_to_softmax_streams_2_read            |  out|    1|     ap_fifo|  dense_to_softmax_streams_2|       pointer|
|dense_to_softmax_streams_3_dout            |   in|   24|     ap_fifo|  dense_to_softmax_streams_3|       pointer|
|dense_to_softmax_streams_3_num_data_valid  |   in|    5|     ap_fifo|  dense_to_softmax_streams_3|       pointer|
|dense_to_softmax_streams_3_fifo_cap        |   in|    5|     ap_fifo|  dense_to_softmax_streams_3|       pointer|
|dense_to_softmax_streams_3_empty_n         |   in|    1|     ap_fifo|  dense_to_softmax_streams_3|       pointer|
|dense_to_softmax_streams_3_read            |  out|    1|     ap_fifo|  dense_to_softmax_streams_3|       pointer|
|prediction_address0                        |  out|    4|   ap_memory|                  prediction|         array|
|prediction_ce0                             |  out|    1|   ap_memory|                  prediction|         array|
|prediction_we0                             |  out|    1|   ap_memory|                  prediction|         array|
|prediction_d0                              |  out|   24|   ap_memory|                  prediction|         array|
|prediction_address1                        |  out|    4|   ap_memory|                  prediction|         array|
|prediction_ce1                             |  out|    1|   ap_memory|                  prediction|         array|
|prediction_q1                              |   in|   24|   ap_memory|                  prediction|         array|
+-------------------------------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 5 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 6 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size, i24 %dense_to_softmax_streams_0, i24 %dense_to_softmax_streams_1, i24 %dense_to_softmax_streams_2, i24 %dense_to_softmax_streams_3, i24 %prediction, i24 %p_loc, i7 %dense_biases"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size, i24 %dense_to_softmax_streams_0, i24 %dense_to_softmax_streams_1, i24 %dense_to_softmax_streams_2, i24 %dense_to_softmax_streams_3, i24 %prediction, i24 %p_loc, i7 %dense_biases"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%p_loc_load = load i24 %p_loc"   --->   Operation 9 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dense_layer_soft_max_Pipeline_dense_soft_max_for_digits, i24 %prediction, i24 %p_loc_load"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %dense_to_softmax_streams_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %dense_to_softmax_streams_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %dense_to_softmax_streams_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %dense_to_softmax_streams_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %prediction, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dense_layer_soft_max_Pipeline_dense_soft_max_for_digits, i24 %prediction, i24 %p_loc_load"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln29 = ret" [CNN_Optimal/src/dense.cpp:29]   --->   Operation 17 'ret' 'ret_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dense_to_softmax_streams_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dense_to_softmax_streams_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dense_to_softmax_streams_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dense_to_softmax_streams_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ dense_biases]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_loc             (alloca       ) [ 01110]
empty             (wait         ) [ 00000]
call_ln0          (call         ) [ 00000]
p_loc_load        (load         ) [ 00001]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
call_ln0          (call         ) [ 00000]
ret_ln29          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dense_to_softmax_streams_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dense_to_softmax_streams_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dense_to_softmax_streams_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dense_to_softmax_streams_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="prediction">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dense_biases">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_biases"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_layer_soft_max_Pipeline_dense_soft_max_for_digits"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="p_loc_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="24" slack="0"/>
<pin id="39" dir="0" index="2" bw="24" slack="0"/>
<pin id="40" dir="0" index="3" bw="24" slack="0"/>
<pin id="41" dir="0" index="4" bw="24" slack="0"/>
<pin id="42" dir="0" index="5" bw="24" slack="0"/>
<pin id="43" dir="0" index="6" bw="24" slack="0"/>
<pin id="44" dir="0" index="7" bw="7" slack="0"/>
<pin id="45" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_dense_layer_soft_max_Pipeline_dense_soft_max_for_digits_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="0" slack="0"/>
<pin id="55" dir="0" index="1" bw="24" slack="0"/>
<pin id="56" dir="0" index="2" bw="24" slack="0"/>
<pin id="57" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_loc_load_load_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="24" slack="2"/>
<pin id="62" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/3 "/>
</bind>
</comp>

<comp id="64" class="1005" name="p_loc_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="24" slack="0"/>
<pin id="66" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="12" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="46"><net_src comp="16" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="2" pin="0"/><net_sink comp="36" pin=2"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="36" pin=3"/></net>

<net id="50"><net_src comp="6" pin="0"/><net_sink comp="36" pin=4"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="36" pin=5"/></net>

<net id="52"><net_src comp="10" pin="0"/><net_sink comp="36" pin=7"/></net>

<net id="58"><net_src comp="18" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="63"><net_src comp="60" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="67"><net_src comp="32" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="68"><net_src comp="64" pin="1"/><net_sink comp="36" pin=6"/></net>

<net id="69"><net_src comp="64" pin="1"/><net_sink comp="60" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {1 2 3 4 }
	Port: dense_biases | {}
 - Input state : 
	Port: dense_layer_soft_max : dense_to_softmax_streams_0 | {1 2 }
	Port: dense_layer_soft_max : dense_to_softmax_streams_1 | {1 2 }
	Port: dense_layer_soft_max : dense_to_softmax_streams_2 | {1 2 }
	Port: dense_layer_soft_max : dense_to_softmax_streams_3 | {1 2 }
	Port: dense_layer_soft_max : prediction | {3 4 }
	Port: dense_layer_soft_max : dense_biases | {1 2 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		call_ln0 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                            Functional Unit                            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_fu_36 |    7    |  1.588  |   1159  |   2538  |
|          |   grp_dense_layer_soft_max_Pipeline_dense_soft_max_for_digits_fu_53   |    0    |  3.176  |   2356  |   1782  |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                       |    7    |  4.764  |   3515  |   4320  |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|p_loc_reg_64|   24   |
+------------+--------+
|    Total   |   24   |
+------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    4   |  3515  |  4320  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   24   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |    4   |  3539  |  4320  |
+-----------+--------+--------+--------+--------+
