
---------- Begin Simulation Statistics ----------
final_tick                               68028127929000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 115736                       # Simulator instruction rate (inst/s)
host_mem_usage                                 837700                       # Number of bytes of host memory used
host_op_rate                                   123829                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8640.35                       # Real time elapsed on the host
host_tick_rate                             7873310724                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000000                       # Number of instructions simulated
sim_ops                                    1069927544                       # Number of ops (including micro ops) simulated
sim_seconds                                 68.028128                       # Number of seconds simulated
sim_ticks                                68028127929000                       # Number of ticks simulated
system.cpu.Branches                         230664237                       # Number of branches fetched
system.cpu.committedInsts                  1000000000                       # Number of instructions committed
system.cpu.committedOps                    1069927544                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                     136056255858                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               136056255858                       # Number of busy cycles
system.cpu.num_cc_register_reads            521980950                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           491055603                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    205289420                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                    10423633                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             899408294                       # Number of integer alu accesses
system.cpu.num_int_insts                    899408294                       # number of integer instructions
system.cpu.num_int_register_reads          1251977811                       # number of times the integer registers were read
system.cpu.num_int_register_writes          744251307                       # number of times the integer registers were written
system.cpu.num_load_insts                   255868413                       # Number of load instructions
system.cpu.num_mem_refs                     359659053                       # number of memory refs
system.cpu.num_store_insts                  103790640                       # Number of store instructions
system.cpu.num_vec_alu_accesses               7160261                       # Number of vector alu accesses
system.cpu.num_vec_insts                      7160261                       # number of vector instructions
system.cpu.num_vec_register_reads             8781151                       # number of times the vector registers were read
system.cpu.num_vec_register_writes            3691108                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                306710      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 704409209     65.84%     65.87% # Class of executed instruction
system.cpu.op_class::IntMult                  2687001      0.25%     66.12% # Class of executed instruction
system.cpu.op_class::IntDiv                         3      0.00%     66.12% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.12% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.12% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.12% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.12% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.12% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.12% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.12% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.12% # Class of executed instruction
system.cpu.op_class::SimdAdd                   714571      0.07%     66.18% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.18% # Class of executed instruction
system.cpu.op_class::SimdAlu                   714579      0.07%     66.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                   613438      0.06%     66.31% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.31% # Class of executed instruction
system.cpu.op_class::SimdMisc                  829535      0.08%     66.38% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.38% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.38% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.38% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.38% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.38% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.38% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.38% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.38% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.38% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.38% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.38% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.38% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.38% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.38% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.38% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.38% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.38% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.38% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.38% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.38% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.38% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.38% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.38% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.38% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.38% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.38% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.38% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.38% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.38% # Class of executed instruction
system.cpu.op_class::MemRead                255868413     23.91%     90.30% # Class of executed instruction
system.cpu.op_class::MemWrite               103790640      9.70%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1069934099                       # Class of executed instruction
system.cpu.valuePred.lookups                684584331                       # Number of VP lookups
system.cpu.valuePred.numCorrectPredicted    211583381                       # Number of value predictions
system.cpu.valuePred.numIncorrectPredicted     30869473                       # Number of incorrect value predictions
system.cpu.valuePred.numLoadCorrectPredicted    100410326                       # Number of Correct Load value predictions
system.cpu.valuePred.numLoadPredicted       115070394                       # Number of Load value predictions
system.cpu.valuePred.numPredicted           242468338                       # Number of value predictions
system.cpu.valuePred.valuePredAccuracy       0.872623                       # VP Accuracy
system.cpu.valuePred.valuePredCoverage       0.309068                       # VP Coverage
system.cpu.workload.numSyscalls                   412                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadReq          1256139048                       # Transaction distribution
system.membus.trans_dist::ReadResp         1256560075                       # Transaction distribution
system.membus.trans_dist::WriteReq          103363475                       # Transaction distribution
system.membus.trans_dist::WriteResp         103363475                       # Transaction distribution
system.membus.trans_dist::SoftPFReq            234197                       # Transaction distribution
system.membus.trans_dist::SoftPFResp           234197                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq        421028                       # Transaction distribution
system.membus.trans_dist::StoreCondReq         421028                       # Transaction distribution
system.membus.trans_dist::StoreCondResp        421028                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port   2000013112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port    721144439                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             2721157551                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port   4000026224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port   2800830924                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              6800857148                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples        1360578776                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0              1360578776    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total          1360578776                       # Request fanout histogram
system.membus.reqLayer0.occupancy        1464363318000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy       2270406928250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy       701125548750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 68028127929000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst     4000026224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data     2040854588                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         6040880812                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst   4000026224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    4000026224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.cpu.data    759976336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       759976336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst      1000006556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data       256787716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total          1256794272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data      103784503                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total          103784503                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          58799593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          30000158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              88799751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     58799593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         58799593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         11171502                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11171502                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         58799593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         41171660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             99971252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples 1000006556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples 256970668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006474203750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      1115117                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      1115117                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState          2598345903                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           16745398                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                  1256794273                       # Number of read requests accepted
system.mem_ctrls.writeReqs                  103784503                       # Number of write requests accepted
system.mem_ctrls.readBursts                1256794273                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                103784503                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ               17659918                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts              85941634                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0         213996409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1         381071122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          20878573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          11078183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4         283063893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          33516097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           7643172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          54941255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           8054961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           9637486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10        130137677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          6890599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         14109682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         45445837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          6847275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         11822134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            677919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            685065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            682050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            692702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4           1266309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5           5084111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            684659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7           2507517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            667294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            821103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           635378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           673708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           713777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           704098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           670212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           676940                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 4762379424500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               6195671775000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            27996148580750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      3843.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                22593.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits               1092566191                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                14461844                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0              14220059                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1               2627976                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2            1032858535                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3             177891280                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4              29196423                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0              3473364                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1               210499                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2             11180966                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3             88919661                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   13                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0              1238774193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  360162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                1112102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                1115118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                1115208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                1115127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                1115119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                1115119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1116720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                1115407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                1115293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                1115618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                1115528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1115142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1115119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1115119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                1115118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                1115117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    149949155                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    536.492113                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   315.713217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   425.257866                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     41144707     27.44%     27.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     20939973     13.96%     41.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383     10498056      7.00%     48.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      5628588      3.75%     52.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      3940286      2.63%     54.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      3841108      2.56%     57.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      4133875      2.76%     60.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      3382540      2.26%     62.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     56440022     37.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    149949155                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      1115117                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1111.214562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    652.127920                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1450.962380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       811344     72.76%     72.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047       134085     12.02%     84.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071        69089      6.20%     90.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095        13240      1.19%     92.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119        54613      4.90%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143        11728      1.05%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167        13115      1.18%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191         7679      0.69%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215           90      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239           53      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263           21      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335           51      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1115117                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1115117                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000870                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.044368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16          1114673     99.96%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              352      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               87      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1115117                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            79304598720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ              1130234752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1141941888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              6040880820                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            759976336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1165.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        16.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     88.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  68028127852000                       # Total gap between requests
system.mem_ctrls.avgGap                      49999.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst   4000026224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data   1943163967                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.cpu.data    139385600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 58799592.841578289866                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 28564125.254601348191                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 2048940.699139550095                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst   1000006556                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data    256787717                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data    103784503                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 21788772216750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 6207376364000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data 1785662376406250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     21788.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24173.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data  17205481.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         285489608460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         151741317915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1663231948140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        29036302200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5370082635840.000977                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     22172337475890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     7451359040160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       37123278328605                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.704835                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 19131485144000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 2271608560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 46625034225000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         785147408220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         417315725310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        7184187346560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        64103333040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5370082635840.000977                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     30381863332830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     538074108000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       44740773889800                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        657.680510                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1065438001000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 2271608560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 64691081368000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 68028127929000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 68028127929000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 68028127929000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 68028127929000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 68028127929000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 68028127929000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
