$date
	Sat Nov 11 23:23:43 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_led_7seg_decoder $end
$var wire 7 ! a_to_g2 [6:0] $end
$var wire 7 " a_to_g [6:0] $end
$var reg 4 # x [3:0] $end
$scope module uut $end
$var wire 4 $ x [3:0] $end
$var reg 7 % a_to_g [6:0] $end
$upscope $end
$scope module uut2 $end
$var wire 4 & in [3:0] $end
$var wire 7 ' a_to_g [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 '
b0 &
b1 %
b0 $
b0 #
b1 "
b1 !
$end
#10000
b1001111 "
b1001111 %
b1001111 !
b1001111 '
b1 #
b1 $
b1 &
#20000
b10010 "
b10010 %
b10010 !
b10010 '
b10 #
b10 $
b10 &
#30000
b110 "
b110 %
b110 !
b110 '
b11 #
b11 $
b11 &
#40000
b1001100 "
b1001100 %
b1001100 !
b1001100 '
b100 #
b100 $
b100 &
#50000
b100100 "
b100100 %
b100100 !
b100100 '
b101 #
b101 $
b101 &
#60000
b100000 "
b100000 %
b100000 !
b100000 '
b110 #
b110 $
b110 &
#70000
b1111 "
b1111 %
b1111 !
b1111 '
b111 #
b111 $
b111 &
#80000
b0 "
b0 %
b0 !
b0 '
b1000 #
b1000 $
b1000 &
#90000
b1100 "
b1100 %
b1100 !
b1100 '
b1001 #
b1001 $
b1001 &
#100000
b1000 "
b1000 %
b1000 !
b1000 '
b1010 #
b1010 $
b1010 &
#110000
b1100000 "
b1100000 %
b1100000 !
b1100000 '
b1011 #
b1011 $
b1011 &
#120000
b110001 "
b110001 %
b110001 !
b110001 '
b1100 #
b1100 $
b1100 &
#130000
b1000010 "
b1000010 %
b1000010 !
b1000010 '
b1101 #
b1101 $
b1101 &
#140000
b110000 "
b110000 %
b110000 !
b110000 '
b1110 #
b1110 $
b1110 &
#150000
b111000 "
b111000 %
b111000 !
b111000 '
b1111 #
b1111 $
b1111 &
#160000
b1 "
b1 %
b1 !
b1 '
b0 #
b0 $
b0 &
#170000
b1001111 "
b1001111 %
b1001111 !
b1001111 '
b1 #
b1 $
b1 &
