{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1570458154445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570458154445 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 16:22:34 2019 " "Processing started: Mon Oct 07 16:22:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570458154445 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1570458154445 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off s1bcd -c s1bcd --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off s1bcd -c s1bcd --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1570458154446 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1570458154797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab2 ac2/bcd/tipos_ctes_pkg/retardos_bcd_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab2 ac2/bcd/tipos_ctes_pkg/retardos_bcd_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_bcd_pkg " "Found design unit 1: retardos_bcd_pkg" {  } { { "../../../../../../../../../tipos_ctes_pkg/retardos_bcd_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB2 AC2/BCD/tipos_ctes_pkg/retardos_bcd_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570458155164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570458155164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab2 ac2/bcd/tipos_ctes_pkg/cte_tipos_bcd_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab2 ac2/bcd/tipos_ctes_pkg/cte_tipos_bcd_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte_tipos_bcd_pkg " "Found design unit 1: cte_tipos_bcd_pkg" {  } { { "../../../../../../../../../tipos_ctes_pkg/cte_tipos_bcd_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB2 AC2/BCD/tipos_ctes_pkg/cte_tipos_bcd_pkg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570458155167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570458155167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab2 ac2/bcd/suma_algebraica_bcd/componentes/suma_enteros_bcd/componentes/suma_natu_bcd/componentes/sum_digito_bcd/componentes_dig_bcd_pkg/componentes_digito_bcd_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fibq7/ac2/lab2 ac2/bcd/suma_algebraica_bcd/componentes/suma_enteros_bcd/componentes/suma_natu_bcd/componentes/sum_digito_bcd/componentes_dig_bcd_pkg/componentes_digito_bcd_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_digito_bcd_pkg " "Found design unit 1: componentes_digito_bcd_pkg" {  } { { "../../componentes_dig_BCD_pkg/componentes_digito_bcd_pkg.vhd" "" { Text "D:/FIBQ7/AC2/LAB2 AC2/BCD/Suma_algebraica_BCD/COMPONENTES/SUMA_enteros_BCD/COMPONENTES/SUMA_natu_BCD/COMPONENTES/sum_digito_BCD/componentes_dig_BCD_pkg/componentes_digito_bcd_pkg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570458155170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570458155170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fibq7/ac2/lab2 ac2/bcd/suma_algebraica_bcd/componentes/suma_enteros_bcd/componentes/suma_natu_bcd/componentes/sum_digito_bcd/suma_dos_digitos_bcd/codigo/s1bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fibq7/ac2/lab2 ac2/bcd/suma_algebraica_bcd/componentes/suma_enteros_bcd/componentes/suma_natu_bcd/componentes/sum_digito_bcd/suma_dos_digitos_bcd/codigo/s1bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s1bcd-compor " "Found design unit 1: s1bcd-compor" {  } { { "../CODIGO/s1bcd.vhd" "" { Text "D:/FIBQ7/AC2/LAB2 AC2/BCD/Suma_algebraica_BCD/COMPONENTES/SUMA_enteros_BCD/COMPONENTES/SUMA_natu_BCD/COMPONENTES/sum_digito_BCD/suma_dos_digitos_BCD/CODIGO/s1bcd.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570458155173 ""} { "Info" "ISGN_ENTITY_NAME" "1 s1bcd " "Found entity 1: s1bcd" {  } { { "../CODIGO/s1bcd.vhd" "" { Text "D:/FIBQ7/AC2/LAB2 AC2/BCD/Suma_algebraica_BCD/COMPONENTES/SUMA_enteros_BCD/COMPONENTES/SUMA_natu_BCD/COMPONENTES/sum_digito_BCD/suma_dos_digitos_BCD/CODIGO/s1bcd.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570458155173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570458155173 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "s1bcd " "Elaborating entity \"s1bcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1570458155213 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csal s1bcd.vhd(16) " "VHDL Signal Declaration warning at s1bcd.vhd(16): used implicit default value for signal \"csal\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../CODIGO/s1bcd.vhd" "" { Text "D:/FIBQ7/AC2/LAB2 AC2/BCD/Suma_algebraica_BCD/COMPONENTES/SUMA_enteros_BCD/COMPONENTES/SUMA_natu_BCD/COMPONENTES/sum_digito_BCD/suma_dos_digitos_BCD/CODIGO/s1bcd.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1570458155215 "|s1bcd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csalMas9 s1bcd.vhd(23) " "Verilog HDL or VHDL warning at s1bcd.vhd(23): object \"csalMas9\" assigned a value but never read" {  } { { "../CODIGO/s1bcd.vhd" "" { Text "D:/FIBQ7/AC2/LAB2 AC2/BCD/Suma_algebraica_BCD/COMPONENTES/SUMA_enteros_BCD/COMPONENTES/SUMA_natu_BCD/COMPONENTES/sum_digito_BCD/suma_dos_digitos_BCD/CODIGO/s1bcd.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1570458155215 "|s1bcd"}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab2 ac2/bcd/suma_algebraica_bcd/componentes/suma_enteros_bcd/componentes/suma_natu_bcd/componentes/sum_digito_bcd/componentes/sumador_binario/codigo/snbits.vhd 2 1 " "Using design file /fibq7/ac2/lab2 ac2/bcd/suma_algebraica_bcd/componentes/suma_enteros_bcd/componentes/suma_natu_bcd/componentes/sum_digito_bcd/componentes/sumador_binario/codigo/snbits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 snbits-compor " "Found design unit 1: snbits-compor" {  } { { "snbits.vhd" "" { Text "D:/FIBQ7/AC2/LAB2 AC2/BCD/Suma_algebraica_BCD/COMPONENTES/SUMA_enteros_BCD/COMPONENTES/SUMA_natu_BCD/COMPONENTES/sum_digito_BCD/COMPONENTES/sumador_binario/CODIGO/snbits.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570458155249 ""} { "Info" "ISGN_ENTITY_NAME" "1 snbits " "Found entity 1: snbits" {  } { { "snbits.vhd" "" { Text "D:/FIBQ7/AC2/LAB2 AC2/BCD/Suma_algebraica_BCD/COMPONENTES/SUMA_enteros_BCD/COMPONENTES/SUMA_natu_BCD/COMPONENTES/sum_digito_BCD/COMPONENTES/sumador_binario/CODIGO/snbits.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570458155249 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1570458155249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snbits snbits:sumadorA " "Elaborating entity \"snbits\" for hierarchy \"snbits:sumadorA\"" {  } { { "../CODIGO/s1bcd.vhd" "sumadorA" { Text "D:/FIBQ7/AC2/LAB2 AC2/BCD/Suma_algebraica_BCD/COMPONENTES/SUMA_enteros_BCD/COMPONENTES/SUMA_natu_BCD/COMPONENTES/sum_digito_BCD/suma_dos_digitos_BCD/CODIGO/s1bcd.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570458155252 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/fibq7/ac2/lab2 ac2/bcd/suma_algebraica_bcd/componentes/suma_enteros_bcd/componentes/suma_natu_bcd/componentes/sum_digito_bcd/componentes/mayor9/codigo/mayor9.vhd 2 1 " "Using design file /fibq7/ac2/lab2 ac2/bcd/suma_algebraica_bcd/componentes/suma_enteros_bcd/componentes/suma_natu_bcd/componentes/sum_digito_bcd/componentes/mayor9/codigo/mayor9.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mayor9-comportamiento " "Found design unit 1: mayor9-comportamiento" {  } { { "mayor9.vhd" "" { Text "D:/FIBQ7/AC2/LAB2 AC2/BCD/Suma_algebraica_BCD/COMPONENTES/SUMA_enteros_BCD/COMPONENTES/SUMA_natu_BCD/COMPONENTES/sum_digito_BCD/COMPONENTES/mayor9/CODIGO/mayor9.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570458155278 ""} { "Info" "ISGN_ENTITY_NAME" "1 mayor9 " "Found entity 1: mayor9" {  } { { "mayor9.vhd" "" { Text "D:/FIBQ7/AC2/LAB2 AC2/BCD/Suma_algebraica_BCD/COMPONENTES/SUMA_enteros_BCD/COMPONENTES/SUMA_natu_BCD/COMPONENTES/sum_digito_BCD/COMPONENTES/mayor9/CODIGO/mayor9.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570458155278 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1570458155278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mayor9 mayor9:m9 " "Elaborating entity \"mayor9\" for hierarchy \"mayor9:m9\"" {  } { { "../CODIGO/s1bcd.vhd" "m9" { Text "D:/FIBQ7/AC2/LAB2 AC2/BCD/Suma_algebraica_BCD/COMPONENTES/SUMA_enteros_BCD/COMPONENTES/SUMA_natu_BCD/COMPONENTES/sum_digito_BCD/suma_dos_digitos_BCD/CODIGO/s1bcd.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570458155280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570458155406 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 07 16:22:35 2019 " "Processing ended: Mon Oct 07 16:22:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570458155406 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570458155406 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570458155406 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570458155406 ""}
