
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  90707                       # Simulator instruction rate (inst/s)
host_mem_usage                              201489032                       # Number of bytes of host memory used
host_op_rate                                   103492                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 43317.80                       # Real time elapsed on the host
host_tick_rate                               24160730                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3929236727                       # Number of instructions simulated
sim_ops                                    4483053195                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.046590                       # Number of seconds simulated
sim_ticks                                1046589666011                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   139                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6002853                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12005177                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     37.505209                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       116725043                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    311223554                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           14                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      6425607                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    298975009                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     15250522                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     15255067                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         4545                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       379131075                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        22280927                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          165                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         546678357                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        536968392                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      6424742                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          332684537                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     134854776                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     20510207                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    230762233                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   1929236726                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2196902753                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2477130172                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.886874                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.060161                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1820314648     73.48%     73.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    285141522     11.51%     85.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     87919389      3.55%     88.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     54967968      2.22%     90.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     33823076      1.37%     92.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     21792023      0.88%     93.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     20289468      0.82%     93.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     18027302      0.73%     94.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    134854776      5.44%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2477130172                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     20588393                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        1824188405                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             431931159                       # Number of loads committed
system.switch_cpus.commit.membars            25067516                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1205708187     54.88%     54.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     41132507      1.87%     56.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     56.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     37899190      1.73%     58.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     25068114      1.14%     59.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     10317060      0.47%     60.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     34183506      1.56%     61.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     41137789      1.87%     63.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      5756733      0.26%     63.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     35691071      1.62%     65.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      2278801      0.10%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    431931159     19.66%     85.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    325798636     14.83%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2196902753                       # Class of committed instruction
system.switch_cpus.commit.refs              757729795                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         338442746                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          1929236726                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2196902753                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.300933                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.300933                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    2014649271                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           883                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    115721591                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     2498353116                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        130278965                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         268619033                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        6458218                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          4108                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      89799694                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           379131075                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         280739496                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2217285533                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       1100469                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2339767822                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          101                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles        12918166                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.151060                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    286060418                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    154256492                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.932250                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2509805182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.055958                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.463854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2023086287     80.61%     80.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         65452110      2.61%     83.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         39069154      1.56%     84.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         41720712      1.66%     86.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         48189306      1.92%     88.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         23974729      0.96%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         29719386      1.18%     90.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         18198860      0.73%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        220394638      8.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2509805182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    2170                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      7098708                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        344068351                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.947519                       # Inst execution rate
system.switch_cpus.iew.exec_refs            847809778                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          347932748                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       150196148                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     471608070                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     20512305                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        15936                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    369534780                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2427507511                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     499877030                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     21144656                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2378090571                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1555631                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     239581507                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        6458218                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     241301123                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          750                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     33749430                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1316                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        59296                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     37192683                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     39676902                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     43736137                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        59296                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      5596588                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1502120                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2307626238                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2333233842                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.602994                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1391484188                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.929647                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2333551398                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2432016508                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1460561451                       # number of integer regfile writes
system.switch_cpus.ipc                       0.768679                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.768679                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          266      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1293830637     53.93%     53.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     41159637      1.72%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     40195268      1.68%     57.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     25068888      1.04%     58.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     11261685      0.47%     58.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     35288590      1.47%     60.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     41137801      1.71%     62.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      6890398      0.29%     62.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     44135334      1.84%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      2278801      0.09%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    502289019     20.94%     85.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    355698902     14.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2399235227                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            59163980                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.024660                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         6103249     10.32%     10.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           3928      0.01%     10.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            86      0.00%     10.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      4430724      7.49%     17.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      2933999      4.96%     22.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            20      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      1943022      3.28%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     26.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       25172022     42.55%     68.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      18576930     31.40%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2035790941                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   6540108598                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1967064140                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2164687935                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2406995205                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2399235227                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     20512306                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    230604720                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        21863                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2098                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    293111261                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2509805182                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.955945                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.788466                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1684845347     67.13%     67.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    284012357     11.32%     78.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    160426168      6.39%     84.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    103937652      4.14%     88.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    101134156      4.03%     93.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     65834411      2.62%     95.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     50987844      2.03%     97.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     26096141      1.04%     98.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     32531106      1.30%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2509805182                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.955944                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      422608000                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    827352881                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    366169702                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    493483238                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     32004585                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     33619285                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    471608070                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    369534780                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      3707900733                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      236402668                       # number of misc regfile writes
system.switch_cpus.numCycles               2509807352                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       512636191                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    2345844142                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       28493017                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        165921017                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       75228959                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        203591                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4646612810                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     2467716276                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2598967037                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         320795324                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       37482933                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        6458218                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     188082459                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        253122862                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   2501847178                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1315911971                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     30181000                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         414288557                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     20512444                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    532712344                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           4769938575                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4888008850                       # The number of ROB writes
system.switch_cpus.timesIdled                      26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        432800328                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       273244407                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        14645                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        14639                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6050836                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6046578                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12101678                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6061217                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6001616                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1394590                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4607738                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1227                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1227                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6001618                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      8994267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      9013753                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     18008020                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18008020                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    473942784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    472928640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    946871424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               946871424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6002849                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6002849    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6002849                       # Request fanout histogram
system.membus.reqLayer0.occupancy         14324359341                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         14232782570                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        56573982573                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6042421                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2837169                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           58                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10659087                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8417                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8417                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6042361                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     18152338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18152514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        14592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    959149440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              959164032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7445486                       # Total snoops (count)
system.tol2bus.snoopTraffic                 178508288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13496324                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.451271                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.499795                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7420460     54.98%     54.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6061225     44.91%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  14639      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13496324                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7452718242                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12615869628                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            129270                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    383772416                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         383775104                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     90167680                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       90167680                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      2998222                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2998243                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       704435                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            704435                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    366688520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            366691089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      86153803                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            86153803                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      86153803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    366688520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           452844892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1407267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   5918513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000343663848                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        80200                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        80200                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            9746225                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1328197                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2998244                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    704435                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  5996488                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1408870                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 77933                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                 1603                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           259459                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           197487                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           162122                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           173056                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           241847                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           192671                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           662198                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7          1316491                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           173769                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           425500                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          340359                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          810462                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          320662                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          234376                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          214454                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          193642                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            66602                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            35317                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            34699                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            40084                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            42192                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            42162                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            46791                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            39075                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            83152                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           354238                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          225127                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          131899                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           92270                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           62516                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           41830                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           69288                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.17                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.31                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                121988025105                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               29592775000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           232960931355                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    20611.12                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               39361.12                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 3928664                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 937767                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                66.38                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               66.64                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              5996488                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1408870                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2681973                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2679915                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 278781                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 277807                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     44                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     33                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 57758                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 60511                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 78921                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 79933                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 80252                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 80316                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 80364                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 80426                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 80487                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 80542                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 80713                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 80688                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 80486                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 80661                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 80556                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 80221                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 80200                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 80200                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  4002                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    15                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2459365                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   190.638998                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   161.046968                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   149.429389                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        78176      3.18%      3.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1787520     72.68%     75.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       311484     12.67%     88.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       124479      5.06%     93.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        66392      2.70%     96.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        38808      1.58%     97.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        23537      0.96%     98.82% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        13863      0.56%     99.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        15106      0.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2459365                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        80200                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     73.796721                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    70.341150                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    22.419273                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15             3      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23          107      0.13%      0.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31          781      0.97%      1.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         2550      3.18%      4.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         5172      6.45%     10.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         8148     10.16%     20.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63        10435     13.01%     33.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71        11582     14.44%     48.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79        11031     13.75%     62.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         9394     11.71%     73.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         7430      9.26%     83.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         5272      6.57%     89.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         3523      4.39%     94.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119         2159      2.69%     96.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127         1223      1.52%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135          683      0.85%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143          368      0.46%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151          180      0.22%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159           86      0.11%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167           31      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175           18      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-183           16      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::184-191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::200-207            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        80200                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        80200                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.546658                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.520579                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.945249                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           19411     24.20%     24.20% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            2725      3.40%     27.60% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           54092     67.45%     95.05% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            2820      3.52%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1096      1.37%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              47      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        80200                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             378787520                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                4987712                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               90063488                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              383775232                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            90167680                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      361.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       86.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   366.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    86.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.50                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.83                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1046589542352                       # Total gap between requests
system.mem_ctrls0.avgGap                    282657.38                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    378784832                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     90063488                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2568.341812742252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 361922962.075204432011                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 86054249.267786487937                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      5996446                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1408870                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1470000                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 232959461355                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24435829141615                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     35000.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     38849.59                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  17344275.30                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   66.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          9368129820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4979275290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        19372419360                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        5534870400                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    429526115730                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     40184188800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      591581835000                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       565.247159                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 100851838277                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 910789927734                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          8191743420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          4354014885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        22886063340                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1810932840                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    448007023380                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     24621307680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      592487921145                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       566.112910                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  60327108017                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 951314657994                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    384584448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         384588800                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     88339840                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       88339840                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      3004566                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3004600                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       690155                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            690155                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         4158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    367464404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            367468562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         4158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            4158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      84407331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            84407331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      84407331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         4158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    367464404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           451875893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1378664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        68.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   5945752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000344372314                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        78613                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        78613                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            9770867                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1301193                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3004601                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    690155                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  6009202                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1380310                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 63382                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                 1646                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           229158                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           175928                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           189541                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           189005                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           239074                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           270363                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           677948                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7          1238057                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           135315                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           416230                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          373758                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          831116                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          307062                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          256891                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          176395                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          239979                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            67833                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            36606                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            33866                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            38838                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            43226                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            43815                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            47101                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            39294                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            37144                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           362608                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          227119                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          132701                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           93395                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           63523                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           43206                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           68370                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.17                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.31                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                123591084421                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               29729100000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           235075209421                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    20786.21                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39536.21                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 3922097                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 927083                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                65.96                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               67.25                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              6009202                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1380310                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2690469                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2688813                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 283651                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 282749                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     71                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     59                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 56323                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 58960                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 77303                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 78391                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 78676                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 78711                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 78752                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 78823                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 78901                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 78927                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 79077                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 79073                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 78870                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 79044                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 78946                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 78635                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 78613                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 78613                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  3994                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    15                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2475282                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   189.378574                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   160.779606                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   145.858429                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        74056      2.99%      2.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1804500     72.90%     75.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       318061     12.85%     88.74% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       125409      5.07%     93.81% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        66507      2.69%     96.50% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        38274      1.55%     98.04% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        22595      0.91%     98.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        12868      0.52%     99.47% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        13012      0.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2475282                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        78613                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     75.633483                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    72.122585                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    22.884892                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15             4      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23           84      0.11%      0.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31          623      0.79%      0.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         2142      2.72%      3.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         4641      5.90%      9.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         7245      9.22%     18.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         9777     12.44%     31.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71        10930     13.90%     45.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79        10894     13.86%     58.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         9589     12.20%     71.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         7643      9.72%     80.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         5631      7.16%     88.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111         3831      4.87%     92.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119         2371      3.02%     95.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127         1466      1.86%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135          812      1.03%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143          487      0.62%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151          242      0.31%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159          102      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167           52      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::168-175           23      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183           13      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::184-191            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-199            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::200-207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::240-247            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        78613                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        78613                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.537112                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.510759                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.950185                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           19408     24.69%     24.69% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            2620      3.33%     28.02% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           52716     67.06%     95.08% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            2765      3.52%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1037      1.32%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              61      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        78613                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             380532480                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                4056448                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               88233280                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              384588928                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            88339840                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      363.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       84.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   367.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    84.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.50                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.84                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1046589624918                       # Total gap between requests
system.mem_ctrls1.avgGap                    283263.53                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         4352                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    380528128                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     88233280                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 4158.267696820790                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 363588654.042758882046                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 84305514.248286724091                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           68                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      6009134                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1380310                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2854768                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 235072354653                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24443681468403                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     41981.88                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     39119.17                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  17708834.59                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   66.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          9342304440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4965544980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        19540366440                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        5366504520                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    429977461110                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     39804140160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      591613157250                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       565.277087                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  99840609032                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 911801156979                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          8331230460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4428150210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        22912788360                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1830022380                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    447448194810                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     25091933760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      592659155580                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       566.276522                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  61557033757                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 950084732254                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        47988                       # number of demand (read+write) hits
system.l2.demand_hits::total                    47989                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        47988                       # number of overall hits
system.l2.overall_hits::total                   47989                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           55                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      6002790                       # number of demand (read+write) misses
system.l2.demand_misses::total                6002845                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           55                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      6002790                       # number of overall misses
system.l2.overall_misses::total               6002845                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5014008                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 541048076217                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     541053090225                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5014008                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 541048076217                       # number of overall miss cycles
system.l2.overall_miss_latency::total    541053090225                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           56                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      6050778                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6050834                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           56                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      6050778                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6050834                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.982143                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.992069                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.992069                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.982143                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.992069                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.992069                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 91163.781818                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 90132.767633                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90132.777079                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 91163.781818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 90132.767633                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90132.777079                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1394590                       # number of writebacks
system.l2.writebacks::total                   1394590                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           55                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      6002790                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6002845                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           55                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      6002790                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6002845                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4543668                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 489748913035                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 489753456703                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4543668                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 489748913035                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 489753456703                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.982143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.992069                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.992069                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.982143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.992069                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.992069                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 82612.145455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 81586.880940                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81586.890333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 82612.145455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 81586.880940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81586.890333                       # average overall mshr miss latency
system.l2.replacements                        7445480                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1442579                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1442579                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1442579                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1442579                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           58                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               58                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           58                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           58                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      4607680                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       4607680                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.switch_cpus.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data        52959                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        52959                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data 13239.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13239.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data        72634                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        72634                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 18158.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18158.500000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         7190                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7190                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1227                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1227                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    101059116                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     101059116                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         8417                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8417                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.145776                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.145776                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82362.767726                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82362.767726                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1227                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1227                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     90569148                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     90569148                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.145776                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.145776                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73813.486553                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73813.486553                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           55                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               55                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5014008                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5014008                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           56                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             56                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.982143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.982143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 91163.781818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91163.781818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           55                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           55                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4543668                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4543668                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.982143                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.982143                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 82612.145455                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82612.145455                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        40798                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             40798                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      6001563                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6001563                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 540947017101                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 540947017101                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      6042361                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6042361                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.993248                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.993248                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 90134.356184                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90134.356184                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      6001563                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6001563                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 489658343887                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 489658343887                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.993248                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.993248                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 81588.470185                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81588.470185                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           32                       # Cycle average of tags in use
system.l2.tags.total_refs                     7493503                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7445512                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.006446                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.325103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000143                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    25.674729                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.197659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.802335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 201063960                       # Number of tag accesses
system.l2.tags.data_accesses                201063960                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    953410333989                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1046589666011                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204388                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    280739418                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2280943806                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204388                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    280739418                       # number of overall hits
system.cpu.icache.overall_hits::total      2280943806                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          889                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           77                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            966                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          889                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           77                       # number of overall misses
system.cpu.icache.overall_misses::total           966                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6104879                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6104879                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6104879                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6104879                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205277                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    280739495                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2280944772                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205277                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    280739495                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2280944772                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 79284.142857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6319.750518                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 79284.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6319.750518                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          328                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          323                       # number of writebacks
system.cpu.icache.writebacks::total               323                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           15                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           62                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           62                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           62                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           62                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5110335                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5110335                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5110335                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5110335                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 82424.758065                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82424.758065                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 82424.758065                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82424.758065                       # average overall mshr miss latency
system.cpu.icache.replacements                    323                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204388                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    280739418                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2280943806                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          889                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           77                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           966                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6104879                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6104879                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205277                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    280739495                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2280944772                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 79284.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6319.750518                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           62                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           62                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5110335                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5110335                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 82424.758065                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82424.758065                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           622.277953                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2280944757                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               951                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2398469.776025                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   593.936006                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    28.341946                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.951821                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.045420                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997240                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          621                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          621                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.995192                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       88956847059                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      88956847059                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    748690511                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    702964129                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1451654640                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    748690511                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    702964129                       # number of overall hits
system.cpu.dcache.overall_hits::total      1451654640                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6966858                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     15617433                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       22584291                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6966858                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     15617433                       # number of overall misses
system.cpu.dcache.overall_misses::total      22584291                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1223738902620                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1223738902620                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1223738902620                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1223738902620                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    755657369                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    718581562                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1474238931                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    755657369                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    718581562                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1474238931                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.021734                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015319                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009220                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.021734                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015319                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 78357.237237                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54185.402704                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 78357.237237                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54185.402704                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       135672                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4400                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               979                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              40                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   138.582227                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          110                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3672798                       # number of writebacks
system.cpu.dcache.writebacks::total           3672798                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      9566876                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      9566876                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      9566876                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      9566876                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6050557                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6050557                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6050557                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6050557                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 549136165683                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 549136165683                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 549136165683                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 549136165683                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.008420                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004104                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.008420                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004104                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 90757.952645                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90757.952645                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 90757.952645                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90757.952645                       # average overall mshr miss latency
system.cpu.dcache.replacements               13019459                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    426303863                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    397742550                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       824046413                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6293800                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     15550444                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      21844244                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1222225474614                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1222225474614                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    432597663                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    413292994                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    845890657                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014549                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.037626                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025824                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 78597.464781                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55951.832190                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      9508303                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      9508303                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6042141                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6042141                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 548939056038                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 548939056038                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014620                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007143                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 90851.745439                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90851.745439                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    322386648                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    305221579                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      627608227                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       673058                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        66989                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       740047                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1513428006                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1513428006                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    323059706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    305288568                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    628348274                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002083                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000219                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001178                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 22592.186867                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  2045.043093                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        58573                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58573                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         8416                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8416                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    197109645                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    197109645                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 23420.822837                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23420.822837                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20260987                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     20510315                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     40771302                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2081                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          225                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2306                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     20685285                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     20685285                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20263068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     20510540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     40773608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000103                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000057                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 91934.600000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  8970.201648                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          225                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          225                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     20497635                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     20497635                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 91100.600000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 91100.600000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20263068                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     20510068                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     40773136                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20263068                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     20510068                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     40773136                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999319                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1546218806                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          13019715                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            118.759804                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   147.719431                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   108.279888                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.577029                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.422968                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       49798161315                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      49798161315                       # Number of data accesses

---------- End Simulation Statistics   ----------
