// Automatically generated by genfuse.py

force dut.reg_file.reg_gp_we=0;
force dut.reg_file.reg_sys_we=0;
force dut.z80_top.fpga_reset=1;
#2
//--------------------------------------------------------------------------------
$fdisplay(f,"Test configuration 00");

force dut.reg_file.b2v_latch_af_lo.we=1;
   force dut.reg_file.b2v_latch_af_hi.we=1;
   force dut.reg_file.b2v_latch_af_lo.db=8'h00;
   force dut.reg_file.b2v_latch_af_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_af_lo.we;
   release dut.reg_file.b2v_latch_af_hi.we;
   release dut.reg_file.b2v_latch_af_lo.db;
   release dut.reg_file.b2v_latch_af_hi.db;
#1 force dut.reg_file.b2v_latch_bc_lo.we=1;
   force dut.reg_file.b2v_latch_bc_hi.we=1;
   force dut.reg_file.b2v_latch_bc_lo.db=8'h00;
   force dut.reg_file.b2v_latch_bc_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_bc_lo.we;
   release dut.reg_file.b2v_latch_bc_hi.we;
   release dut.reg_file.b2v_latch_bc_lo.db;
   release dut.reg_file.b2v_latch_bc_hi.db;
#1 force dut.reg_file.b2v_latch_de_lo.we=1;
   force dut.reg_file.b2v_latch_de_hi.we=1;
   force dut.reg_file.b2v_latch_de_lo.db=8'h00;
   force dut.reg_file.b2v_latch_de_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_de_lo.we;
   release dut.reg_file.b2v_latch_de_hi.we;
   release dut.reg_file.b2v_latch_de_lo.db;
   release dut.reg_file.b2v_latch_de_hi.db;
#1 force dut.reg_file.b2v_latch_hl_lo.we=1;
   force dut.reg_file.b2v_latch_hl_hi.we=1;
   force dut.reg_file.b2v_latch_hl_lo.db=8'h00;
   force dut.reg_file.b2v_latch_hl_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_hl_lo.we;
   release dut.reg_file.b2v_latch_hl_hi.we;
   release dut.reg_file.b2v_latch_hl_lo.db;
   release dut.reg_file.b2v_latch_hl_hi.db;
#1 force dut.reg_file.b2v_latch_af2_lo.we=1;
   force dut.reg_file.b2v_latch_af2_hi.we=1;
   force dut.reg_file.b2v_latch_af2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_af2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_af2_lo.we;
   release dut.reg_file.b2v_latch_af2_hi.we;
   release dut.reg_file.b2v_latch_af2_lo.db;
   release dut.reg_file.b2v_latch_af2_hi.db;
#1 force dut.reg_file.b2v_latch_bc2_lo.we=1;
   force dut.reg_file.b2v_latch_bc2_hi.we=1;
   force dut.reg_file.b2v_latch_bc2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_bc2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_bc2_lo.we;
   release dut.reg_file.b2v_latch_bc2_hi.we;
   release dut.reg_file.b2v_latch_bc2_lo.db;
   release dut.reg_file.b2v_latch_bc2_hi.db;
#1 force dut.reg_file.b2v_latch_de2_lo.we=1;
   force dut.reg_file.b2v_latch_de2_hi.we=1;
   force dut.reg_file.b2v_latch_de2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_de2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_de2_lo.we;
   release dut.reg_file.b2v_latch_de2_hi.we;
   release dut.reg_file.b2v_latch_de2_lo.db;
   release dut.reg_file.b2v_latch_de2_hi.db;
#1 force dut.reg_file.b2v_latch_hl2_lo.we=1;
   force dut.reg_file.b2v_latch_hl2_hi.we=1;
   force dut.reg_file.b2v_latch_hl2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_hl2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_hl2_lo.we;
   release dut.reg_file.b2v_latch_hl2_hi.we;
   release dut.reg_file.b2v_latch_hl2_lo.db;
   release dut.reg_file.b2v_latch_hl2_hi.db;
#1 force dut.reg_file.b2v_latch_ix_lo.we=1;
   force dut.reg_file.b2v_latch_ix_hi.we=1;
   force dut.reg_file.b2v_latch_ix_lo.db=8'h00;
   force dut.reg_file.b2v_latch_ix_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_ix_lo.we;
   release dut.reg_file.b2v_latch_ix_hi.we;
   release dut.reg_file.b2v_latch_ix_lo.db;
   release dut.reg_file.b2v_latch_ix_hi.db;
#1 force dut.reg_file.b2v_latch_iy_lo.we=1;
   force dut.reg_file.b2v_latch_iy_hi.we=1;
   force dut.reg_file.b2v_latch_iy_lo.db=8'h00;
   force dut.reg_file.b2v_latch_iy_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_iy_lo.we;
   release dut.reg_file.b2v_latch_iy_hi.we;
   release dut.reg_file.b2v_latch_iy_lo.db;
   release dut.reg_file.b2v_latch_iy_hi.db;
#1 force dut.reg_file.b2v_latch_sp_lo.we=1;
   force dut.reg_file.b2v_latch_sp_hi.we=1;
   force dut.reg_file.b2v_latch_sp_lo.db=8'h00;
   force dut.reg_file.b2v_latch_sp_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_sp_lo.we;
   release dut.reg_file.b2v_latch_sp_hi.we;
   release dut.reg_file.b2v_latch_sp_lo.db;
   release dut.reg_file.b2v_latch_sp_hi.db;
#1 force dut.reg_file.b2v_latch_pc_lo.we=1;
   force dut.reg_file.b2v_latch_pc_hi.we=1;
   force dut.reg_file.b2v_latch_pc_lo.db=8'h00;
   force dut.reg_file.b2v_latch_pc_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_pc_lo.we;
   release dut.reg_file.b2v_latch_pc_hi.we;
   release dut.reg_file.b2v_latch_pc_lo.db;
   release dut.reg_file.b2v_latch_pc_hi.db;
#1 force dut.reg_file.b2v_latch_ir_lo.we=1;
   force dut.reg_file.b2v_latch_ir_hi.we=1;
   force dut.reg_file.b2v_latch_ir_lo.db=8'h00;
   force dut.reg_file.b2v_latch_ir_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_ir_lo.we;
   release dut.reg_file.b2v_latch_ir_hi.we;
   release dut.reg_file.b2v_latch_ir_lo.db;
   release dut.reg_file.b2v_latch_ir_hi.db;
#1    ram.Mem[0] = 8'h00;
#1 force dut.z80_top.fpga_reset=0;
#2 release dut.reg_file.reg_sys_we;
#5 release dut.reg_file.reg_gp_we;
#1
#2 // Execute
   force dut.reg_file.reg_sys_we=0;
#4 force dut.reg_file.reg_gp_we=0;
   force dut.z80_top.fpga_reset=1;
force dut.reg_file.b2v_latch_af_lo.oe=1;
   force dut.reg_file.b2v_latch_af_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_af_lo.db!==8'h00) $fdisplay(f,"* Reg af f=%h !=00",dut.reg_file.b2v_latch_af_lo.db);
   if (dut.reg_file.b2v_latch_af_hi.db!==8'h00) $fdisplay(f,"* Reg af a=%h !=00",dut.reg_file.b2v_latch_af_hi.db);
   release dut.reg_file.b2v_latch_af_lo.oe;
   release dut.reg_file.b2v_latch_af_hi.oe;
#1 force dut.reg_file.b2v_latch_bc_lo.oe=1;
   force dut.reg_file.b2v_latch_bc_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_bc_lo.db!==8'h00) $fdisplay(f,"* Reg bc c=%h !=00",dut.reg_file.b2v_latch_bc_lo.db);
   if (dut.reg_file.b2v_latch_bc_hi.db!==8'h00) $fdisplay(f,"* Reg bc b=%h !=00",dut.reg_file.b2v_latch_bc_hi.db);
   release dut.reg_file.b2v_latch_bc_lo.oe;
   release dut.reg_file.b2v_latch_bc_hi.oe;
#1 force dut.reg_file.b2v_latch_de_lo.oe=1;
   force dut.reg_file.b2v_latch_de_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_de_lo.db!==8'h00) $fdisplay(f,"* Reg de e=%h !=00",dut.reg_file.b2v_latch_de_lo.db);
   if (dut.reg_file.b2v_latch_de_hi.db!==8'h00) $fdisplay(f,"* Reg de d=%h !=00",dut.reg_file.b2v_latch_de_hi.db);
   release dut.reg_file.b2v_latch_de_lo.oe;
   release dut.reg_file.b2v_latch_de_hi.oe;
#1 force dut.reg_file.b2v_latch_hl_lo.oe=1;
   force dut.reg_file.b2v_latch_hl_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_hl_lo.db!==8'h00) $fdisplay(f,"* Reg hl l=%h !=00",dut.reg_file.b2v_latch_hl_lo.db);
   if (dut.reg_file.b2v_latch_hl_hi.db!==8'h00) $fdisplay(f,"* Reg hl h=%h !=00",dut.reg_file.b2v_latch_hl_hi.db);
   release dut.reg_file.b2v_latch_hl_lo.oe;
   release dut.reg_file.b2v_latch_hl_hi.oe;
#1 force dut.reg_file.b2v_latch_af2_lo.oe=1;
   force dut.reg_file.b2v_latch_af2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_af2_lo.db!==8'h00) $fdisplay(f,"* Reg af2 f=%h !=00",dut.reg_file.b2v_latch_af2_lo.db);
   if (dut.reg_file.b2v_latch_af2_hi.db!==8'h00) $fdisplay(f,"* Reg af2 a=%h !=00",dut.reg_file.b2v_latch_af2_hi.db);
   release dut.reg_file.b2v_latch_af2_lo.oe;
   release dut.reg_file.b2v_latch_af2_hi.oe;
#1 force dut.reg_file.b2v_latch_bc2_lo.oe=1;
   force dut.reg_file.b2v_latch_bc2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_bc2_lo.db!==8'h00) $fdisplay(f,"* Reg bc2 c=%h !=00",dut.reg_file.b2v_latch_bc2_lo.db);
   if (dut.reg_file.b2v_latch_bc2_hi.db!==8'h00) $fdisplay(f,"* Reg bc2 b=%h !=00",dut.reg_file.b2v_latch_bc2_hi.db);
   release dut.reg_file.b2v_latch_bc2_lo.oe;
   release dut.reg_file.b2v_latch_bc2_hi.oe;
#1 force dut.reg_file.b2v_latch_de2_lo.oe=1;
   force dut.reg_file.b2v_latch_de2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_de2_lo.db!==8'h00) $fdisplay(f,"* Reg de2 e=%h !=00",dut.reg_file.b2v_latch_de2_lo.db);
   if (dut.reg_file.b2v_latch_de2_hi.db!==8'h00) $fdisplay(f,"* Reg de2 d=%h !=00",dut.reg_file.b2v_latch_de2_hi.db);
   release dut.reg_file.b2v_latch_de2_lo.oe;
   release dut.reg_file.b2v_latch_de2_hi.oe;
#1 force dut.reg_file.b2v_latch_hl2_lo.oe=1;
   force dut.reg_file.b2v_latch_hl2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_hl2_lo.db!==8'h00) $fdisplay(f,"* Reg hl2 l=%h !=00",dut.reg_file.b2v_latch_hl2_lo.db);
   if (dut.reg_file.b2v_latch_hl2_hi.db!==8'h00) $fdisplay(f,"* Reg hl2 h=%h !=00",dut.reg_file.b2v_latch_hl2_hi.db);
   release dut.reg_file.b2v_latch_hl2_lo.oe;
   release dut.reg_file.b2v_latch_hl2_hi.oe;
#1 force dut.reg_file.b2v_latch_ix_lo.oe=1;
   force dut.reg_file.b2v_latch_ix_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_ix_lo.db!==8'h00) $fdisplay(f,"* Reg ix x=%h !=00",dut.reg_file.b2v_latch_ix_lo.db);
   if (dut.reg_file.b2v_latch_ix_hi.db!==8'h00) $fdisplay(f,"* Reg ix i=%h !=00",dut.reg_file.b2v_latch_ix_hi.db);
   release dut.reg_file.b2v_latch_ix_lo.oe;
   release dut.reg_file.b2v_latch_ix_hi.oe;
#1 force dut.reg_file.b2v_latch_iy_lo.oe=1;
   force dut.reg_file.b2v_latch_iy_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_iy_lo.db!==8'h00) $fdisplay(f,"* Reg iy y=%h !=00",dut.reg_file.b2v_latch_iy_lo.db);
   if (dut.reg_file.b2v_latch_iy_hi.db!==8'h00) $fdisplay(f,"* Reg iy i=%h !=00",dut.reg_file.b2v_latch_iy_hi.db);
   release dut.reg_file.b2v_latch_iy_lo.oe;
   release dut.reg_file.b2v_latch_iy_hi.oe;
#1 force dut.reg_file.b2v_latch_sp_lo.oe=1;
   force dut.reg_file.b2v_latch_sp_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_sp_lo.db!==8'h00) $fdisplay(f,"* Reg sp p=%h !=00",dut.reg_file.b2v_latch_sp_lo.db);
   if (dut.reg_file.b2v_latch_sp_hi.db!==8'h00) $fdisplay(f,"* Reg sp s=%h !=00",dut.reg_file.b2v_latch_sp_hi.db);
   release dut.reg_file.b2v_latch_sp_lo.oe;
   release dut.reg_file.b2v_latch_sp_hi.oe;
#1 force dut.reg_file.b2v_latch_pc_lo.oe=1;
   force dut.reg_file.b2v_latch_pc_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_pc_lo.db!==8'h01) $fdisplay(f,"* Reg pc c=%h !=01",dut.reg_file.b2v_latch_pc_lo.db);
   if (dut.reg_file.b2v_latch_pc_hi.db!==8'h00) $fdisplay(f,"* Reg pc p=%h !=00",dut.reg_file.b2v_latch_pc_hi.db);
   release dut.reg_file.b2v_latch_pc_lo.oe;
   release dut.reg_file.b2v_latch_pc_hi.oe;
#1 force dut.reg_file.b2v_latch_ir_lo.oe=1;
   force dut.reg_file.b2v_latch_ir_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_ir_lo.db!==8'h01) $fdisplay(f,"* Reg ir r=%h !=01",dut.reg_file.b2v_latch_ir_lo.db);
   if (dut.reg_file.b2v_latch_ir_hi.db!==8'h00) $fdisplay(f,"* Reg ir i=%h !=00",dut.reg_file.b2v_latch_ir_hi.db);
   release dut.reg_file.b2v_latch_ir_lo.oe;
   release dut.reg_file.b2v_latch_ir_hi.oe;
#1 #1
//--------------------------------------------------------------------------------
$fdisplay(f,"Test configuration ed67");

force dut.reg_file.b2v_latch_af_lo.we=1;
   force dut.reg_file.b2v_latch_af_hi.we=1;
   force dut.reg_file.b2v_latch_af_lo.db=8'h24;
   force dut.reg_file.b2v_latch_af_hi.db=8'h36;
#1 release dut.reg_file.b2v_latch_af_lo.we;
   release dut.reg_file.b2v_latch_af_hi.we;
   release dut.reg_file.b2v_latch_af_lo.db;
   release dut.reg_file.b2v_latch_af_hi.db;
#1 force dut.reg_file.b2v_latch_bc_lo.we=1;
   force dut.reg_file.b2v_latch_bc_hi.we=1;
   force dut.reg_file.b2v_latch_bc_lo.db=8'h6a;
   force dut.reg_file.b2v_latch_bc_hi.db=8'hb1;
#1 release dut.reg_file.b2v_latch_bc_lo.we;
   release dut.reg_file.b2v_latch_bc_hi.we;
   release dut.reg_file.b2v_latch_bc_lo.db;
   release dut.reg_file.b2v_latch_bc_hi.db;
#1 force dut.reg_file.b2v_latch_de_lo.we=1;
   force dut.reg_file.b2v_latch_de_hi.we=1;
   force dut.reg_file.b2v_latch_de_lo.db=8'hdb;
   force dut.reg_file.b2v_latch_de_hi.db=8'ha4;
#1 release dut.reg_file.b2v_latch_de_lo.we;
   release dut.reg_file.b2v_latch_de_hi.we;
   release dut.reg_file.b2v_latch_de_lo.db;
   release dut.reg_file.b2v_latch_de_hi.db;
#1 force dut.reg_file.b2v_latch_hl_lo.we=1;
   force dut.reg_file.b2v_latch_hl_hi.we=1;
   force dut.reg_file.b2v_latch_hl_lo.db=8'hde;
   force dut.reg_file.b2v_latch_hl_hi.db=8'hb9;
#1 release dut.reg_file.b2v_latch_hl_lo.we;
   release dut.reg_file.b2v_latch_hl_hi.we;
   release dut.reg_file.b2v_latch_hl_lo.db;
   release dut.reg_file.b2v_latch_hl_hi.db;
#1 force dut.reg_file.b2v_latch_af2_lo.we=1;
   force dut.reg_file.b2v_latch_af2_hi.we=1;
   force dut.reg_file.b2v_latch_af2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_af2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_af2_lo.we;
   release dut.reg_file.b2v_latch_af2_hi.we;
   release dut.reg_file.b2v_latch_af2_lo.db;
   release dut.reg_file.b2v_latch_af2_hi.db;
#1 force dut.reg_file.b2v_latch_bc2_lo.we=1;
   force dut.reg_file.b2v_latch_bc2_hi.we=1;
   force dut.reg_file.b2v_latch_bc2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_bc2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_bc2_lo.we;
   release dut.reg_file.b2v_latch_bc2_hi.we;
   release dut.reg_file.b2v_latch_bc2_lo.db;
   release dut.reg_file.b2v_latch_bc2_hi.db;
#1 force dut.reg_file.b2v_latch_de2_lo.we=1;
   force dut.reg_file.b2v_latch_de2_hi.we=1;
   force dut.reg_file.b2v_latch_de2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_de2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_de2_lo.we;
   release dut.reg_file.b2v_latch_de2_hi.we;
   release dut.reg_file.b2v_latch_de2_lo.db;
   release dut.reg_file.b2v_latch_de2_hi.db;
#1 force dut.reg_file.b2v_latch_hl2_lo.we=1;
   force dut.reg_file.b2v_latch_hl2_hi.we=1;
   force dut.reg_file.b2v_latch_hl2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_hl2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_hl2_lo.we;
   release dut.reg_file.b2v_latch_hl2_hi.we;
   release dut.reg_file.b2v_latch_hl2_lo.db;
   release dut.reg_file.b2v_latch_hl2_hi.db;
#1 force dut.reg_file.b2v_latch_ix_lo.we=1;
   force dut.reg_file.b2v_latch_ix_hi.we=1;
   force dut.reg_file.b2v_latch_ix_lo.db=8'h00;
   force dut.reg_file.b2v_latch_ix_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_ix_lo.we;
   release dut.reg_file.b2v_latch_ix_hi.we;
   release dut.reg_file.b2v_latch_ix_lo.db;
   release dut.reg_file.b2v_latch_ix_hi.db;
#1 force dut.reg_file.b2v_latch_iy_lo.we=1;
   force dut.reg_file.b2v_latch_iy_hi.we=1;
   force dut.reg_file.b2v_latch_iy_lo.db=8'h00;
   force dut.reg_file.b2v_latch_iy_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_iy_lo.we;
   release dut.reg_file.b2v_latch_iy_hi.we;
   release dut.reg_file.b2v_latch_iy_lo.db;
   release dut.reg_file.b2v_latch_iy_hi.db;
#1 force dut.reg_file.b2v_latch_sp_lo.we=1;
   force dut.reg_file.b2v_latch_sp_hi.we=1;
   force dut.reg_file.b2v_latch_sp_lo.db=8'h00;
   force dut.reg_file.b2v_latch_sp_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_sp_lo.we;
   release dut.reg_file.b2v_latch_sp_hi.we;
   release dut.reg_file.b2v_latch_sp_lo.db;
   release dut.reg_file.b2v_latch_sp_hi.db;
#1 force dut.reg_file.b2v_latch_pc_lo.we=1;
   force dut.reg_file.b2v_latch_pc_hi.we=1;
   force dut.reg_file.b2v_latch_pc_lo.db=8'h00;
   force dut.reg_file.b2v_latch_pc_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_pc_lo.we;
   release dut.reg_file.b2v_latch_pc_hi.we;
   release dut.reg_file.b2v_latch_pc_lo.db;
   release dut.reg_file.b2v_latch_pc_hi.db;
#1 force dut.reg_file.b2v_latch_ir_lo.we=1;
   force dut.reg_file.b2v_latch_ir_hi.we=1;
   force dut.reg_file.b2v_latch_ir_lo.db=8'h00;
   force dut.reg_file.b2v_latch_ir_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_ir_lo.we;
   release dut.reg_file.b2v_latch_ir_hi.we;
   release dut.reg_file.b2v_latch_ir_lo.db;
   release dut.reg_file.b2v_latch_ir_hi.db;
#1    ram.Mem[0] = 8'hed;
   ram.Mem[1] = 8'h67;
   ram.Mem[47582] = 8'h93;
#1 force dut.z80_top.fpga_reset=0;
#2 release dut.reg_file.reg_sys_we;
#5 release dut.reg_file.reg_gp_we;
#1
#30 // Execute
   force dut.reg_file.reg_sys_we=0;
#4 force dut.reg_file.reg_gp_we=0;
   force dut.z80_top.fpga_reset=1;
force dut.reg_file.b2v_latch_af_lo.oe=1;
   force dut.reg_file.b2v_latch_af_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_af_lo.db!==8'h24) $fdisplay(f,"* Reg af f=%h !=24",dut.reg_file.b2v_latch_af_lo.db);
   if (dut.reg_file.b2v_latch_af_hi.db!==8'h33) $fdisplay(f,"* Reg af a=%h !=33",dut.reg_file.b2v_latch_af_hi.db);
   release dut.reg_file.b2v_latch_af_lo.oe;
   release dut.reg_file.b2v_latch_af_hi.oe;
#1 force dut.reg_file.b2v_latch_bc_lo.oe=1;
   force dut.reg_file.b2v_latch_bc_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_bc_lo.db!==8'h6a) $fdisplay(f,"* Reg bc c=%h !=6a",dut.reg_file.b2v_latch_bc_lo.db);
   if (dut.reg_file.b2v_latch_bc_hi.db!==8'hb1) $fdisplay(f,"* Reg bc b=%h !=b1",dut.reg_file.b2v_latch_bc_hi.db);
   release dut.reg_file.b2v_latch_bc_lo.oe;
   release dut.reg_file.b2v_latch_bc_hi.oe;
#1 force dut.reg_file.b2v_latch_de_lo.oe=1;
   force dut.reg_file.b2v_latch_de_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_de_lo.db!==8'hdb) $fdisplay(f,"* Reg de e=%h !=db",dut.reg_file.b2v_latch_de_lo.db);
   if (dut.reg_file.b2v_latch_de_hi.db!==8'ha4) $fdisplay(f,"* Reg de d=%h !=a4",dut.reg_file.b2v_latch_de_hi.db);
   release dut.reg_file.b2v_latch_de_lo.oe;
   release dut.reg_file.b2v_latch_de_hi.oe;
#1 force dut.reg_file.b2v_latch_hl_lo.oe=1;
   force dut.reg_file.b2v_latch_hl_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_hl_lo.db!==8'hde) $fdisplay(f,"* Reg hl l=%h !=de",dut.reg_file.b2v_latch_hl_lo.db);
   if (dut.reg_file.b2v_latch_hl_hi.db!==8'hb9) $fdisplay(f,"* Reg hl h=%h !=b9",dut.reg_file.b2v_latch_hl_hi.db);
   release dut.reg_file.b2v_latch_hl_lo.oe;
   release dut.reg_file.b2v_latch_hl_hi.oe;
#1 force dut.reg_file.b2v_latch_af2_lo.oe=1;
   force dut.reg_file.b2v_latch_af2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_af2_lo.db!==8'h00) $fdisplay(f,"* Reg af2 f=%h !=00",dut.reg_file.b2v_latch_af2_lo.db);
   if (dut.reg_file.b2v_latch_af2_hi.db!==8'h00) $fdisplay(f,"* Reg af2 a=%h !=00",dut.reg_file.b2v_latch_af2_hi.db);
   release dut.reg_file.b2v_latch_af2_lo.oe;
   release dut.reg_file.b2v_latch_af2_hi.oe;
#1 force dut.reg_file.b2v_latch_bc2_lo.oe=1;
   force dut.reg_file.b2v_latch_bc2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_bc2_lo.db!==8'h00) $fdisplay(f,"* Reg bc2 c=%h !=00",dut.reg_file.b2v_latch_bc2_lo.db);
   if (dut.reg_file.b2v_latch_bc2_hi.db!==8'h00) $fdisplay(f,"* Reg bc2 b=%h !=00",dut.reg_file.b2v_latch_bc2_hi.db);
   release dut.reg_file.b2v_latch_bc2_lo.oe;
   release dut.reg_file.b2v_latch_bc2_hi.oe;
#1 force dut.reg_file.b2v_latch_de2_lo.oe=1;
   force dut.reg_file.b2v_latch_de2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_de2_lo.db!==8'h00) $fdisplay(f,"* Reg de2 e=%h !=00",dut.reg_file.b2v_latch_de2_lo.db);
   if (dut.reg_file.b2v_latch_de2_hi.db!==8'h00) $fdisplay(f,"* Reg de2 d=%h !=00",dut.reg_file.b2v_latch_de2_hi.db);
   release dut.reg_file.b2v_latch_de2_lo.oe;
   release dut.reg_file.b2v_latch_de2_hi.oe;
#1 force dut.reg_file.b2v_latch_hl2_lo.oe=1;
   force dut.reg_file.b2v_latch_hl2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_hl2_lo.db!==8'h00) $fdisplay(f,"* Reg hl2 l=%h !=00",dut.reg_file.b2v_latch_hl2_lo.db);
   if (dut.reg_file.b2v_latch_hl2_hi.db!==8'h00) $fdisplay(f,"* Reg hl2 h=%h !=00",dut.reg_file.b2v_latch_hl2_hi.db);
   release dut.reg_file.b2v_latch_hl2_lo.oe;
   release dut.reg_file.b2v_latch_hl2_hi.oe;
#1 force dut.reg_file.b2v_latch_ix_lo.oe=1;
   force dut.reg_file.b2v_latch_ix_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_ix_lo.db!==8'h00) $fdisplay(f,"* Reg ix x=%h !=00",dut.reg_file.b2v_latch_ix_lo.db);
   if (dut.reg_file.b2v_latch_ix_hi.db!==8'h00) $fdisplay(f,"* Reg ix i=%h !=00",dut.reg_file.b2v_latch_ix_hi.db);
   release dut.reg_file.b2v_latch_ix_lo.oe;
   release dut.reg_file.b2v_latch_ix_hi.oe;
#1 force dut.reg_file.b2v_latch_iy_lo.oe=1;
   force dut.reg_file.b2v_latch_iy_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_iy_lo.db!==8'h00) $fdisplay(f,"* Reg iy y=%h !=00",dut.reg_file.b2v_latch_iy_lo.db);
   if (dut.reg_file.b2v_latch_iy_hi.db!==8'h00) $fdisplay(f,"* Reg iy i=%h !=00",dut.reg_file.b2v_latch_iy_hi.db);
   release dut.reg_file.b2v_latch_iy_lo.oe;
   release dut.reg_file.b2v_latch_iy_hi.oe;
#1 force dut.reg_file.b2v_latch_sp_lo.oe=1;
   force dut.reg_file.b2v_latch_sp_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_sp_lo.db!==8'h00) $fdisplay(f,"* Reg sp p=%h !=00",dut.reg_file.b2v_latch_sp_lo.db);
   if (dut.reg_file.b2v_latch_sp_hi.db!==8'h00) $fdisplay(f,"* Reg sp s=%h !=00",dut.reg_file.b2v_latch_sp_hi.db);
   release dut.reg_file.b2v_latch_sp_lo.oe;
   release dut.reg_file.b2v_latch_sp_hi.oe;
#1 force dut.reg_file.b2v_latch_pc_lo.oe=1;
   force dut.reg_file.b2v_latch_pc_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_pc_lo.db!==8'h02) $fdisplay(f,"* Reg pc c=%h !=02",dut.reg_file.b2v_latch_pc_lo.db);
   if (dut.reg_file.b2v_latch_pc_hi.db!==8'h00) $fdisplay(f,"* Reg pc p=%h !=00",dut.reg_file.b2v_latch_pc_hi.db);
   release dut.reg_file.b2v_latch_pc_lo.oe;
   release dut.reg_file.b2v_latch_pc_hi.oe;
#1 force dut.reg_file.b2v_latch_ir_lo.oe=1;
   force dut.reg_file.b2v_latch_ir_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_ir_lo.db!==8'h02) $fdisplay(f,"* Reg ir r=%h !=02",dut.reg_file.b2v_latch_ir_lo.db);
   if (dut.reg_file.b2v_latch_ir_hi.db!==8'h00) $fdisplay(f,"* Reg ir i=%h !=00",dut.reg_file.b2v_latch_ir_hi.db);
   release dut.reg_file.b2v_latch_ir_lo.oe;
   release dut.reg_file.b2v_latch_ir_hi.oe;
#1    if (ram.Mem[47582]!==8'h69) $fdisplay(f,"* Mem[b9de]=%h !=69",ram.Mem[47582]);
#1
//--------------------------------------------------------------------------------
$fdisplay(f,"Test configuration ed6f");

force dut.reg_file.b2v_latch_af_lo.we=1;
   force dut.reg_file.b2v_latch_af_hi.we=1;
   force dut.reg_file.b2v_latch_af_lo.db=8'h8b;
   force dut.reg_file.b2v_latch_af_hi.db=8'h65;
#1 release dut.reg_file.b2v_latch_af_lo.we;
   release dut.reg_file.b2v_latch_af_hi.we;
   release dut.reg_file.b2v_latch_af_lo.db;
   release dut.reg_file.b2v_latch_af_hi.db;
#1 force dut.reg_file.b2v_latch_bc_lo.we=1;
   force dut.reg_file.b2v_latch_bc_hi.we=1;
   force dut.reg_file.b2v_latch_bc_lo.db=8'h7a;
   force dut.reg_file.b2v_latch_bc_hi.db=8'h7a;
#1 release dut.reg_file.b2v_latch_bc_lo.we;
   release dut.reg_file.b2v_latch_bc_hi.we;
   release dut.reg_file.b2v_latch_bc_lo.db;
   release dut.reg_file.b2v_latch_bc_hi.db;
#1 force dut.reg_file.b2v_latch_de_lo.we=1;
   force dut.reg_file.b2v_latch_de_hi.we=1;
   force dut.reg_file.b2v_latch_de_lo.db=8'hf0;
   force dut.reg_file.b2v_latch_de_hi.db=8'hec;
#1 release dut.reg_file.b2v_latch_de_lo.we;
   release dut.reg_file.b2v_latch_de_hi.we;
   release dut.reg_file.b2v_latch_de_lo.db;
   release dut.reg_file.b2v_latch_de_hi.db;
#1 force dut.reg_file.b2v_latch_hl_lo.we=1;
   force dut.reg_file.b2v_latch_hl_hi.we=1;
   force dut.reg_file.b2v_latch_hl_lo.db=8'h3c;
   force dut.reg_file.b2v_latch_hl_hi.db=8'h40;
#1 release dut.reg_file.b2v_latch_hl_lo.we;
   release dut.reg_file.b2v_latch_hl_hi.we;
   release dut.reg_file.b2v_latch_hl_lo.db;
   release dut.reg_file.b2v_latch_hl_hi.db;
#1 force dut.reg_file.b2v_latch_af2_lo.we=1;
   force dut.reg_file.b2v_latch_af2_hi.we=1;
   force dut.reg_file.b2v_latch_af2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_af2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_af2_lo.we;
   release dut.reg_file.b2v_latch_af2_hi.we;
   release dut.reg_file.b2v_latch_af2_lo.db;
   release dut.reg_file.b2v_latch_af2_hi.db;
#1 force dut.reg_file.b2v_latch_bc2_lo.we=1;
   force dut.reg_file.b2v_latch_bc2_hi.we=1;
   force dut.reg_file.b2v_latch_bc2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_bc2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_bc2_lo.we;
   release dut.reg_file.b2v_latch_bc2_hi.we;
   release dut.reg_file.b2v_latch_bc2_lo.db;
   release dut.reg_file.b2v_latch_bc2_hi.db;
#1 force dut.reg_file.b2v_latch_de2_lo.we=1;
   force dut.reg_file.b2v_latch_de2_hi.we=1;
   force dut.reg_file.b2v_latch_de2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_de2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_de2_lo.we;
   release dut.reg_file.b2v_latch_de2_hi.we;
   release dut.reg_file.b2v_latch_de2_lo.db;
   release dut.reg_file.b2v_latch_de2_hi.db;
#1 force dut.reg_file.b2v_latch_hl2_lo.we=1;
   force dut.reg_file.b2v_latch_hl2_hi.we=1;
   force dut.reg_file.b2v_latch_hl2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_hl2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_hl2_lo.we;
   release dut.reg_file.b2v_latch_hl2_hi.we;
   release dut.reg_file.b2v_latch_hl2_lo.db;
   release dut.reg_file.b2v_latch_hl2_hi.db;
#1 force dut.reg_file.b2v_latch_ix_lo.we=1;
   force dut.reg_file.b2v_latch_ix_hi.we=1;
   force dut.reg_file.b2v_latch_ix_lo.db=8'h00;
   force dut.reg_file.b2v_latch_ix_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_ix_lo.we;
   release dut.reg_file.b2v_latch_ix_hi.we;
   release dut.reg_file.b2v_latch_ix_lo.db;
   release dut.reg_file.b2v_latch_ix_hi.db;
#1 force dut.reg_file.b2v_latch_iy_lo.we=1;
   force dut.reg_file.b2v_latch_iy_hi.we=1;
   force dut.reg_file.b2v_latch_iy_lo.db=8'h00;
   force dut.reg_file.b2v_latch_iy_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_iy_lo.we;
   release dut.reg_file.b2v_latch_iy_hi.we;
   release dut.reg_file.b2v_latch_iy_lo.db;
   release dut.reg_file.b2v_latch_iy_hi.db;
#1 force dut.reg_file.b2v_latch_sp_lo.we=1;
   force dut.reg_file.b2v_latch_sp_hi.we=1;
   force dut.reg_file.b2v_latch_sp_lo.db=8'h00;
   force dut.reg_file.b2v_latch_sp_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_sp_lo.we;
   release dut.reg_file.b2v_latch_sp_hi.we;
   release dut.reg_file.b2v_latch_sp_lo.db;
   release dut.reg_file.b2v_latch_sp_hi.db;
#1 force dut.reg_file.b2v_latch_pc_lo.we=1;
   force dut.reg_file.b2v_latch_pc_hi.we=1;
   force dut.reg_file.b2v_latch_pc_lo.db=8'h00;
   force dut.reg_file.b2v_latch_pc_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_pc_lo.we;
   release dut.reg_file.b2v_latch_pc_hi.we;
   release dut.reg_file.b2v_latch_pc_lo.db;
   release dut.reg_file.b2v_latch_pc_hi.db;
#1 force dut.reg_file.b2v_latch_ir_lo.we=1;
   force dut.reg_file.b2v_latch_ir_hi.we=1;
   force dut.reg_file.b2v_latch_ir_lo.db=8'h00;
   force dut.reg_file.b2v_latch_ir_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_ir_lo.we;
   release dut.reg_file.b2v_latch_ir_hi.we;
   release dut.reg_file.b2v_latch_ir_lo.db;
   release dut.reg_file.b2v_latch_ir_hi.db;
#1    ram.Mem[0] = 8'hed;
   ram.Mem[1] = 8'h6f;
   ram.Mem[16444] = 8'hc4;
#1 force dut.z80_top.fpga_reset=0;
#2 release dut.reg_file.reg_sys_we;
#5 release dut.reg_file.reg_gp_we;
#1
#30 // Execute
   force dut.reg_file.reg_sys_we=0;
#4 force dut.reg_file.reg_gp_we=0;
   force dut.z80_top.fpga_reset=1;
force dut.reg_file.b2v_latch_af_lo.oe=1;
   force dut.reg_file.b2v_latch_af_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_af_lo.db!==8'h2d) $fdisplay(f,"* Reg af f=%h !=2d",dut.reg_file.b2v_latch_af_lo.db);
   if (dut.reg_file.b2v_latch_af_hi.db!==8'h6c) $fdisplay(f,"* Reg af a=%h !=6c",dut.reg_file.b2v_latch_af_hi.db);
   release dut.reg_file.b2v_latch_af_lo.oe;
   release dut.reg_file.b2v_latch_af_hi.oe;
#1 force dut.reg_file.b2v_latch_bc_lo.oe=1;
   force dut.reg_file.b2v_latch_bc_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_bc_lo.db!==8'h7a) $fdisplay(f,"* Reg bc c=%h !=7a",dut.reg_file.b2v_latch_bc_lo.db);
   if (dut.reg_file.b2v_latch_bc_hi.db!==8'h7a) $fdisplay(f,"* Reg bc b=%h !=7a",dut.reg_file.b2v_latch_bc_hi.db);
   release dut.reg_file.b2v_latch_bc_lo.oe;
   release dut.reg_file.b2v_latch_bc_hi.oe;
#1 force dut.reg_file.b2v_latch_de_lo.oe=1;
   force dut.reg_file.b2v_latch_de_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_de_lo.db!==8'hf0) $fdisplay(f,"* Reg de e=%h !=f0",dut.reg_file.b2v_latch_de_lo.db);
   if (dut.reg_file.b2v_latch_de_hi.db!==8'hec) $fdisplay(f,"* Reg de d=%h !=ec",dut.reg_file.b2v_latch_de_hi.db);
   release dut.reg_file.b2v_latch_de_lo.oe;
   release dut.reg_file.b2v_latch_de_hi.oe;
#1 force dut.reg_file.b2v_latch_hl_lo.oe=1;
   force dut.reg_file.b2v_latch_hl_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_hl_lo.db!==8'h3c) $fdisplay(f,"* Reg hl l=%h !=3c",dut.reg_file.b2v_latch_hl_lo.db);
   if (dut.reg_file.b2v_latch_hl_hi.db!==8'h40) $fdisplay(f,"* Reg hl h=%h !=40",dut.reg_file.b2v_latch_hl_hi.db);
   release dut.reg_file.b2v_latch_hl_lo.oe;
   release dut.reg_file.b2v_latch_hl_hi.oe;
#1 force dut.reg_file.b2v_latch_af2_lo.oe=1;
   force dut.reg_file.b2v_latch_af2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_af2_lo.db!==8'h00) $fdisplay(f,"* Reg af2 f=%h !=00",dut.reg_file.b2v_latch_af2_lo.db);
   if (dut.reg_file.b2v_latch_af2_hi.db!==8'h00) $fdisplay(f,"* Reg af2 a=%h !=00",dut.reg_file.b2v_latch_af2_hi.db);
   release dut.reg_file.b2v_latch_af2_lo.oe;
   release dut.reg_file.b2v_latch_af2_hi.oe;
#1 force dut.reg_file.b2v_latch_bc2_lo.oe=1;
   force dut.reg_file.b2v_latch_bc2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_bc2_lo.db!==8'h00) $fdisplay(f,"* Reg bc2 c=%h !=00",dut.reg_file.b2v_latch_bc2_lo.db);
   if (dut.reg_file.b2v_latch_bc2_hi.db!==8'h00) $fdisplay(f,"* Reg bc2 b=%h !=00",dut.reg_file.b2v_latch_bc2_hi.db);
   release dut.reg_file.b2v_latch_bc2_lo.oe;
   release dut.reg_file.b2v_latch_bc2_hi.oe;
#1 force dut.reg_file.b2v_latch_de2_lo.oe=1;
   force dut.reg_file.b2v_latch_de2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_de2_lo.db!==8'h00) $fdisplay(f,"* Reg de2 e=%h !=00",dut.reg_file.b2v_latch_de2_lo.db);
   if (dut.reg_file.b2v_latch_de2_hi.db!==8'h00) $fdisplay(f,"* Reg de2 d=%h !=00",dut.reg_file.b2v_latch_de2_hi.db);
   release dut.reg_file.b2v_latch_de2_lo.oe;
   release dut.reg_file.b2v_latch_de2_hi.oe;
#1 force dut.reg_file.b2v_latch_hl2_lo.oe=1;
   force dut.reg_file.b2v_latch_hl2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_hl2_lo.db!==8'h00) $fdisplay(f,"* Reg hl2 l=%h !=00",dut.reg_file.b2v_latch_hl2_lo.db);
   if (dut.reg_file.b2v_latch_hl2_hi.db!==8'h00) $fdisplay(f,"* Reg hl2 h=%h !=00",dut.reg_file.b2v_latch_hl2_hi.db);
   release dut.reg_file.b2v_latch_hl2_lo.oe;
   release dut.reg_file.b2v_latch_hl2_hi.oe;
#1 force dut.reg_file.b2v_latch_ix_lo.oe=1;
   force dut.reg_file.b2v_latch_ix_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_ix_lo.db!==8'h00) $fdisplay(f,"* Reg ix x=%h !=00",dut.reg_file.b2v_latch_ix_lo.db);
   if (dut.reg_file.b2v_latch_ix_hi.db!==8'h00) $fdisplay(f,"* Reg ix i=%h !=00",dut.reg_file.b2v_latch_ix_hi.db);
   release dut.reg_file.b2v_latch_ix_lo.oe;
   release dut.reg_file.b2v_latch_ix_hi.oe;
#1 force dut.reg_file.b2v_latch_iy_lo.oe=1;
   force dut.reg_file.b2v_latch_iy_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_iy_lo.db!==8'h00) $fdisplay(f,"* Reg iy y=%h !=00",dut.reg_file.b2v_latch_iy_lo.db);
   if (dut.reg_file.b2v_latch_iy_hi.db!==8'h00) $fdisplay(f,"* Reg iy i=%h !=00",dut.reg_file.b2v_latch_iy_hi.db);
   release dut.reg_file.b2v_latch_iy_lo.oe;
   release dut.reg_file.b2v_latch_iy_hi.oe;
#1 force dut.reg_file.b2v_latch_sp_lo.oe=1;
   force dut.reg_file.b2v_latch_sp_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_sp_lo.db!==8'h00) $fdisplay(f,"* Reg sp p=%h !=00",dut.reg_file.b2v_latch_sp_lo.db);
   if (dut.reg_file.b2v_latch_sp_hi.db!==8'h00) $fdisplay(f,"* Reg sp s=%h !=00",dut.reg_file.b2v_latch_sp_hi.db);
   release dut.reg_file.b2v_latch_sp_lo.oe;
   release dut.reg_file.b2v_latch_sp_hi.oe;
#1 force dut.reg_file.b2v_latch_pc_lo.oe=1;
   force dut.reg_file.b2v_latch_pc_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_pc_lo.db!==8'h02) $fdisplay(f,"* Reg pc c=%h !=02",dut.reg_file.b2v_latch_pc_lo.db);
   if (dut.reg_file.b2v_latch_pc_hi.db!==8'h00) $fdisplay(f,"* Reg pc p=%h !=00",dut.reg_file.b2v_latch_pc_hi.db);
   release dut.reg_file.b2v_latch_pc_lo.oe;
   release dut.reg_file.b2v_latch_pc_hi.oe;
#1 force dut.reg_file.b2v_latch_ir_lo.oe=1;
   force dut.reg_file.b2v_latch_ir_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_ir_lo.db!==8'h02) $fdisplay(f,"* Reg ir r=%h !=02",dut.reg_file.b2v_latch_ir_lo.db);
   if (dut.reg_file.b2v_latch_ir_hi.db!==8'h00) $fdisplay(f,"* Reg ir i=%h !=00",dut.reg_file.b2v_latch_ir_hi.db);
   release dut.reg_file.b2v_latch_ir_lo.oe;
   release dut.reg_file.b2v_latch_ir_hi.oe;
#1    if (ram.Mem[16444]!==8'h45) $fdisplay(f,"* Mem[403c]=%h !=45",ram.Mem[16444]);
#1
//--------------------------------------------------------------------------------
$fdisplay(f,"Test configuration 81");

force dut.reg_file.b2v_latch_af_lo.we=1;
   force dut.reg_file.b2v_latch_af_hi.we=1;
   force dut.reg_file.b2v_latch_af_lo.db=8'h00;
   force dut.reg_file.b2v_latch_af_hi.db=8'hf5;
#1 release dut.reg_file.b2v_latch_af_lo.we;
   release dut.reg_file.b2v_latch_af_hi.we;
   release dut.reg_file.b2v_latch_af_lo.db;
   release dut.reg_file.b2v_latch_af_hi.db;
#1 force dut.reg_file.b2v_latch_bc_lo.we=1;
   force dut.reg_file.b2v_latch_bc_hi.we=1;
   force dut.reg_file.b2v_latch_bc_lo.db=8'h3b;
   force dut.reg_file.b2v_latch_bc_hi.db=8'h0f;
#1 release dut.reg_file.b2v_latch_bc_lo.we;
   release dut.reg_file.b2v_latch_bc_hi.we;
   release dut.reg_file.b2v_latch_bc_lo.db;
   release dut.reg_file.b2v_latch_bc_hi.db;
#1 force dut.reg_file.b2v_latch_de_lo.we=1;
   force dut.reg_file.b2v_latch_de_hi.we=1;
   force dut.reg_file.b2v_latch_de_lo.db=8'h0d;
   force dut.reg_file.b2v_latch_de_hi.db=8'h20;
#1 release dut.reg_file.b2v_latch_de_lo.we;
   release dut.reg_file.b2v_latch_de_hi.we;
   release dut.reg_file.b2v_latch_de_lo.db;
   release dut.reg_file.b2v_latch_de_hi.db;
#1 force dut.reg_file.b2v_latch_hl_lo.we=1;
   force dut.reg_file.b2v_latch_hl_hi.we=1;
   force dut.reg_file.b2v_latch_hl_lo.db=8'ha6;
   force dut.reg_file.b2v_latch_hl_hi.db=8'hdc;
#1 release dut.reg_file.b2v_latch_hl_lo.we;
   release dut.reg_file.b2v_latch_hl_hi.we;
   release dut.reg_file.b2v_latch_hl_lo.db;
   release dut.reg_file.b2v_latch_hl_hi.db;
#1 force dut.reg_file.b2v_latch_af2_lo.we=1;
   force dut.reg_file.b2v_latch_af2_hi.we=1;
   force dut.reg_file.b2v_latch_af2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_af2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_af2_lo.we;
   release dut.reg_file.b2v_latch_af2_hi.we;
   release dut.reg_file.b2v_latch_af2_lo.db;
   release dut.reg_file.b2v_latch_af2_hi.db;
#1 force dut.reg_file.b2v_latch_bc2_lo.we=1;
   force dut.reg_file.b2v_latch_bc2_hi.we=1;
   force dut.reg_file.b2v_latch_bc2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_bc2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_bc2_lo.we;
   release dut.reg_file.b2v_latch_bc2_hi.we;
   release dut.reg_file.b2v_latch_bc2_lo.db;
   release dut.reg_file.b2v_latch_bc2_hi.db;
#1 force dut.reg_file.b2v_latch_de2_lo.we=1;
   force dut.reg_file.b2v_latch_de2_hi.we=1;
   force dut.reg_file.b2v_latch_de2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_de2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_de2_lo.we;
   release dut.reg_file.b2v_latch_de2_hi.we;
   release dut.reg_file.b2v_latch_de2_lo.db;
   release dut.reg_file.b2v_latch_de2_hi.db;
#1 force dut.reg_file.b2v_latch_hl2_lo.we=1;
   force dut.reg_file.b2v_latch_hl2_hi.we=1;
   force dut.reg_file.b2v_latch_hl2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_hl2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_hl2_lo.we;
   release dut.reg_file.b2v_latch_hl2_hi.we;
   release dut.reg_file.b2v_latch_hl2_lo.db;
   release dut.reg_file.b2v_latch_hl2_hi.db;
#1 force dut.reg_file.b2v_latch_ix_lo.we=1;
   force dut.reg_file.b2v_latch_ix_hi.we=1;
   force dut.reg_file.b2v_latch_ix_lo.db=8'h00;
   force dut.reg_file.b2v_latch_ix_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_ix_lo.we;
   release dut.reg_file.b2v_latch_ix_hi.we;
   release dut.reg_file.b2v_latch_ix_lo.db;
   release dut.reg_file.b2v_latch_ix_hi.db;
#1 force dut.reg_file.b2v_latch_iy_lo.we=1;
   force dut.reg_file.b2v_latch_iy_hi.we=1;
   force dut.reg_file.b2v_latch_iy_lo.db=8'h00;
   force dut.reg_file.b2v_latch_iy_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_iy_lo.we;
   release dut.reg_file.b2v_latch_iy_hi.we;
   release dut.reg_file.b2v_latch_iy_lo.db;
   release dut.reg_file.b2v_latch_iy_hi.db;
#1 force dut.reg_file.b2v_latch_sp_lo.we=1;
   force dut.reg_file.b2v_latch_sp_hi.we=1;
   force dut.reg_file.b2v_latch_sp_lo.db=8'h00;
   force dut.reg_file.b2v_latch_sp_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_sp_lo.we;
   release dut.reg_file.b2v_latch_sp_hi.we;
   release dut.reg_file.b2v_latch_sp_lo.db;
   release dut.reg_file.b2v_latch_sp_hi.db;
#1 force dut.reg_file.b2v_latch_pc_lo.we=1;
   force dut.reg_file.b2v_latch_pc_hi.we=1;
   force dut.reg_file.b2v_latch_pc_lo.db=8'h00;
   force dut.reg_file.b2v_latch_pc_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_pc_lo.we;
   release dut.reg_file.b2v_latch_pc_hi.we;
   release dut.reg_file.b2v_latch_pc_lo.db;
   release dut.reg_file.b2v_latch_pc_hi.db;
#1 force dut.reg_file.b2v_latch_ir_lo.we=1;
   force dut.reg_file.b2v_latch_ir_hi.we=1;
   force dut.reg_file.b2v_latch_ir_lo.db=8'h00;
   force dut.reg_file.b2v_latch_ir_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_ir_lo.we;
   release dut.reg_file.b2v_latch_ir_hi.we;
   release dut.reg_file.b2v_latch_ir_lo.db;
   release dut.reg_file.b2v_latch_ir_hi.db;
#1    ram.Mem[0] = 8'h81;
   ram.Mem[56486] = 8'h49;
#1 force dut.z80_top.fpga_reset=0;
#2 release dut.reg_file.reg_sys_we;
#5 release dut.reg_file.reg_gp_we;
#1
#2 // Execute
   force dut.reg_file.reg_sys_we=0;
#4 force dut.reg_file.reg_gp_we=0;
   force dut.z80_top.fpga_reset=1;
force dut.reg_file.b2v_latch_af_lo.oe=1;
   force dut.reg_file.b2v_latch_af_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_af_lo.db!==8'h31) $fdisplay(f,"* Reg af f=%h !=31",dut.reg_file.b2v_latch_af_lo.db);
   if (dut.reg_file.b2v_latch_af_hi.db!==8'h30) $fdisplay(f,"* Reg af a=%h !=30",dut.reg_file.b2v_latch_af_hi.db);
   release dut.reg_file.b2v_latch_af_lo.oe;
   release dut.reg_file.b2v_latch_af_hi.oe;
#1 force dut.reg_file.b2v_latch_bc_lo.oe=1;
   force dut.reg_file.b2v_latch_bc_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_bc_lo.db!==8'h3b) $fdisplay(f,"* Reg bc c=%h !=3b",dut.reg_file.b2v_latch_bc_lo.db);
   if (dut.reg_file.b2v_latch_bc_hi.db!==8'h0f) $fdisplay(f,"* Reg bc b=%h !=0f",dut.reg_file.b2v_latch_bc_hi.db);
   release dut.reg_file.b2v_latch_bc_lo.oe;
   release dut.reg_file.b2v_latch_bc_hi.oe;
#1 force dut.reg_file.b2v_latch_de_lo.oe=1;
   force dut.reg_file.b2v_latch_de_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_de_lo.db!==8'h0d) $fdisplay(f,"* Reg de e=%h !=0d",dut.reg_file.b2v_latch_de_lo.db);
   if (dut.reg_file.b2v_latch_de_hi.db!==8'h20) $fdisplay(f,"* Reg de d=%h !=20",dut.reg_file.b2v_latch_de_hi.db);
   release dut.reg_file.b2v_latch_de_lo.oe;
   release dut.reg_file.b2v_latch_de_hi.oe;
#1 force dut.reg_file.b2v_latch_hl_lo.oe=1;
   force dut.reg_file.b2v_latch_hl_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_hl_lo.db!==8'ha6) $fdisplay(f,"* Reg hl l=%h !=a6",dut.reg_file.b2v_latch_hl_lo.db);
   if (dut.reg_file.b2v_latch_hl_hi.db!==8'hdc) $fdisplay(f,"* Reg hl h=%h !=dc",dut.reg_file.b2v_latch_hl_hi.db);
   release dut.reg_file.b2v_latch_hl_lo.oe;
   release dut.reg_file.b2v_latch_hl_hi.oe;
#1 force dut.reg_file.b2v_latch_af2_lo.oe=1;
   force dut.reg_file.b2v_latch_af2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_af2_lo.db!==8'h00) $fdisplay(f,"* Reg af2 f=%h !=00",dut.reg_file.b2v_latch_af2_lo.db);
   if (dut.reg_file.b2v_latch_af2_hi.db!==8'h00) $fdisplay(f,"* Reg af2 a=%h !=00",dut.reg_file.b2v_latch_af2_hi.db);
   release dut.reg_file.b2v_latch_af2_lo.oe;
   release dut.reg_file.b2v_latch_af2_hi.oe;
#1 force dut.reg_file.b2v_latch_bc2_lo.oe=1;
   force dut.reg_file.b2v_latch_bc2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_bc2_lo.db!==8'h00) $fdisplay(f,"* Reg bc2 c=%h !=00",dut.reg_file.b2v_latch_bc2_lo.db);
   if (dut.reg_file.b2v_latch_bc2_hi.db!==8'h00) $fdisplay(f,"* Reg bc2 b=%h !=00",dut.reg_file.b2v_latch_bc2_hi.db);
   release dut.reg_file.b2v_latch_bc2_lo.oe;
   release dut.reg_file.b2v_latch_bc2_hi.oe;
#1 force dut.reg_file.b2v_latch_de2_lo.oe=1;
   force dut.reg_file.b2v_latch_de2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_de2_lo.db!==8'h00) $fdisplay(f,"* Reg de2 e=%h !=00",dut.reg_file.b2v_latch_de2_lo.db);
   if (dut.reg_file.b2v_latch_de2_hi.db!==8'h00) $fdisplay(f,"* Reg de2 d=%h !=00",dut.reg_file.b2v_latch_de2_hi.db);
   release dut.reg_file.b2v_latch_de2_lo.oe;
   release dut.reg_file.b2v_latch_de2_hi.oe;
#1 force dut.reg_file.b2v_latch_hl2_lo.oe=1;
   force dut.reg_file.b2v_latch_hl2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_hl2_lo.db!==8'h00) $fdisplay(f,"* Reg hl2 l=%h !=00",dut.reg_file.b2v_latch_hl2_lo.db);
   if (dut.reg_file.b2v_latch_hl2_hi.db!==8'h00) $fdisplay(f,"* Reg hl2 h=%h !=00",dut.reg_file.b2v_latch_hl2_hi.db);
   release dut.reg_file.b2v_latch_hl2_lo.oe;
   release dut.reg_file.b2v_latch_hl2_hi.oe;
#1 force dut.reg_file.b2v_latch_ix_lo.oe=1;
   force dut.reg_file.b2v_latch_ix_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_ix_lo.db!==8'h00) $fdisplay(f,"* Reg ix x=%h !=00",dut.reg_file.b2v_latch_ix_lo.db);
   if (dut.reg_file.b2v_latch_ix_hi.db!==8'h00) $fdisplay(f,"* Reg ix i=%h !=00",dut.reg_file.b2v_latch_ix_hi.db);
   release dut.reg_file.b2v_latch_ix_lo.oe;
   release dut.reg_file.b2v_latch_ix_hi.oe;
#1 force dut.reg_file.b2v_latch_iy_lo.oe=1;
   force dut.reg_file.b2v_latch_iy_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_iy_lo.db!==8'h00) $fdisplay(f,"* Reg iy y=%h !=00",dut.reg_file.b2v_latch_iy_lo.db);
   if (dut.reg_file.b2v_latch_iy_hi.db!==8'h00) $fdisplay(f,"* Reg iy i=%h !=00",dut.reg_file.b2v_latch_iy_hi.db);
   release dut.reg_file.b2v_latch_iy_lo.oe;
   release dut.reg_file.b2v_latch_iy_hi.oe;
#1 force dut.reg_file.b2v_latch_sp_lo.oe=1;
   force dut.reg_file.b2v_latch_sp_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_sp_lo.db!==8'h00) $fdisplay(f,"* Reg sp p=%h !=00",dut.reg_file.b2v_latch_sp_lo.db);
   if (dut.reg_file.b2v_latch_sp_hi.db!==8'h00) $fdisplay(f,"* Reg sp s=%h !=00",dut.reg_file.b2v_latch_sp_hi.db);
   release dut.reg_file.b2v_latch_sp_lo.oe;
   release dut.reg_file.b2v_latch_sp_hi.oe;
#1 force dut.reg_file.b2v_latch_pc_lo.oe=1;
   force dut.reg_file.b2v_latch_pc_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_pc_lo.db!==8'h01) $fdisplay(f,"* Reg pc c=%h !=01",dut.reg_file.b2v_latch_pc_lo.db);
   if (dut.reg_file.b2v_latch_pc_hi.db!==8'h00) $fdisplay(f,"* Reg pc p=%h !=00",dut.reg_file.b2v_latch_pc_hi.db);
   release dut.reg_file.b2v_latch_pc_lo.oe;
   release dut.reg_file.b2v_latch_pc_hi.oe;
#1 force dut.reg_file.b2v_latch_ir_lo.oe=1;
   force dut.reg_file.b2v_latch_ir_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_ir_lo.db!==8'h01) $fdisplay(f,"* Reg ir r=%h !=01",dut.reg_file.b2v_latch_ir_lo.db);
   if (dut.reg_file.b2v_latch_ir_hi.db!==8'h00) $fdisplay(f,"* Reg ir i=%h !=00",dut.reg_file.b2v_latch_ir_hi.db);
   release dut.reg_file.b2v_latch_ir_lo.oe;
   release dut.reg_file.b2v_latch_ir_hi.oe;
#1 #1
//--------------------------------------------------------------------------------
$fdisplay(f,"Test configuration cb41");

force dut.reg_file.b2v_latch_af_lo.we=1;
   force dut.reg_file.b2v_latch_af_hi.we=1;
   force dut.reg_file.b2v_latch_af_lo.db=8'h00;
   force dut.reg_file.b2v_latch_af_hi.db=8'h9e;
#1 release dut.reg_file.b2v_latch_af_lo.we;
   release dut.reg_file.b2v_latch_af_hi.we;
   release dut.reg_file.b2v_latch_af_lo.db;
   release dut.reg_file.b2v_latch_af_hi.db;
#1 force dut.reg_file.b2v_latch_bc_lo.we=1;
   force dut.reg_file.b2v_latch_bc_hi.we=1;
   force dut.reg_file.b2v_latch_bc_lo.db=8'h43;
   force dut.reg_file.b2v_latch_bc_hi.db=8'h1b;
#1 release dut.reg_file.b2v_latch_bc_lo.we;
   release dut.reg_file.b2v_latch_bc_hi.we;
   release dut.reg_file.b2v_latch_bc_lo.db;
   release dut.reg_file.b2v_latch_bc_hi.db;
#1 force dut.reg_file.b2v_latch_de_lo.we=1;
   force dut.reg_file.b2v_latch_de_hi.we=1;
   force dut.reg_file.b2v_latch_de_lo.db=8'h4e;
   force dut.reg_file.b2v_latch_de_hi.db=8'h95;
#1 release dut.reg_file.b2v_latch_de_lo.we;
   release dut.reg_file.b2v_latch_de_hi.we;
   release dut.reg_file.b2v_latch_de_lo.db;
   release dut.reg_file.b2v_latch_de_hi.db;
#1 force dut.reg_file.b2v_latch_hl_lo.we=1;
   force dut.reg_file.b2v_latch_hl_hi.we=1;
   force dut.reg_file.b2v_latch_hl_lo.db=8'he9;
   force dut.reg_file.b2v_latch_hl_hi.db=8'h7b;
#1 release dut.reg_file.b2v_latch_hl_lo.we;
   release dut.reg_file.b2v_latch_hl_hi.we;
   release dut.reg_file.b2v_latch_hl_lo.db;
   release dut.reg_file.b2v_latch_hl_hi.db;
#1 force dut.reg_file.b2v_latch_af2_lo.we=1;
   force dut.reg_file.b2v_latch_af2_hi.we=1;
   force dut.reg_file.b2v_latch_af2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_af2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_af2_lo.we;
   release dut.reg_file.b2v_latch_af2_hi.we;
   release dut.reg_file.b2v_latch_af2_lo.db;
   release dut.reg_file.b2v_latch_af2_hi.db;
#1 force dut.reg_file.b2v_latch_bc2_lo.we=1;
   force dut.reg_file.b2v_latch_bc2_hi.we=1;
   force dut.reg_file.b2v_latch_bc2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_bc2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_bc2_lo.we;
   release dut.reg_file.b2v_latch_bc2_hi.we;
   release dut.reg_file.b2v_latch_bc2_lo.db;
   release dut.reg_file.b2v_latch_bc2_hi.db;
#1 force dut.reg_file.b2v_latch_de2_lo.we=1;
   force dut.reg_file.b2v_latch_de2_hi.we=1;
   force dut.reg_file.b2v_latch_de2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_de2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_de2_lo.we;
   release dut.reg_file.b2v_latch_de2_hi.we;
   release dut.reg_file.b2v_latch_de2_lo.db;
   release dut.reg_file.b2v_latch_de2_hi.db;
#1 force dut.reg_file.b2v_latch_hl2_lo.we=1;
   force dut.reg_file.b2v_latch_hl2_hi.we=1;
   force dut.reg_file.b2v_latch_hl2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_hl2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_hl2_lo.we;
   release dut.reg_file.b2v_latch_hl2_hi.we;
   release dut.reg_file.b2v_latch_hl2_lo.db;
   release dut.reg_file.b2v_latch_hl2_hi.db;
#1 force dut.reg_file.b2v_latch_ix_lo.we=1;
   force dut.reg_file.b2v_latch_ix_hi.we=1;
   force dut.reg_file.b2v_latch_ix_lo.db=8'h00;
   force dut.reg_file.b2v_latch_ix_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_ix_lo.we;
   release dut.reg_file.b2v_latch_ix_hi.we;
   release dut.reg_file.b2v_latch_ix_lo.db;
   release dut.reg_file.b2v_latch_ix_hi.db;
#1 force dut.reg_file.b2v_latch_iy_lo.we=1;
   force dut.reg_file.b2v_latch_iy_hi.we=1;
   force dut.reg_file.b2v_latch_iy_lo.db=8'h00;
   force dut.reg_file.b2v_latch_iy_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_iy_lo.we;
   release dut.reg_file.b2v_latch_iy_hi.we;
   release dut.reg_file.b2v_latch_iy_lo.db;
   release dut.reg_file.b2v_latch_iy_hi.db;
#1 force dut.reg_file.b2v_latch_sp_lo.we=1;
   force dut.reg_file.b2v_latch_sp_hi.we=1;
   force dut.reg_file.b2v_latch_sp_lo.db=8'h00;
   force dut.reg_file.b2v_latch_sp_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_sp_lo.we;
   release dut.reg_file.b2v_latch_sp_hi.we;
   release dut.reg_file.b2v_latch_sp_lo.db;
   release dut.reg_file.b2v_latch_sp_hi.db;
#1 force dut.reg_file.b2v_latch_pc_lo.we=1;
   force dut.reg_file.b2v_latch_pc_hi.we=1;
   force dut.reg_file.b2v_latch_pc_lo.db=8'h00;
   force dut.reg_file.b2v_latch_pc_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_pc_lo.we;
   release dut.reg_file.b2v_latch_pc_hi.we;
   release dut.reg_file.b2v_latch_pc_lo.db;
   release dut.reg_file.b2v_latch_pc_hi.db;
#1 force dut.reg_file.b2v_latch_ir_lo.we=1;
   force dut.reg_file.b2v_latch_ir_hi.we=1;
   force dut.reg_file.b2v_latch_ir_lo.db=8'h00;
   force dut.reg_file.b2v_latch_ir_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_ir_lo.we;
   release dut.reg_file.b2v_latch_ir_hi.we;
   release dut.reg_file.b2v_latch_ir_lo.db;
   release dut.reg_file.b2v_latch_ir_hi.db;
#1    ram.Mem[0] = 8'hcb;
   ram.Mem[1] = 8'h41;
   ram.Mem[31721] = 8'hf7;
#1 force dut.z80_top.fpga_reset=0;
#2 release dut.reg_file.reg_sys_we;
#5 release dut.reg_file.reg_gp_we;
#1
#10 // Execute
   force dut.reg_file.reg_sys_we=0;
#4 force dut.reg_file.reg_gp_we=0;
   force dut.z80_top.fpga_reset=1;
force dut.reg_file.b2v_latch_af_lo.oe=1;
   force dut.reg_file.b2v_latch_af_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_af_lo.db!==8'h10) $fdisplay(f,"* Reg af f=%h !=10",dut.reg_file.b2v_latch_af_lo.db);
   if (dut.reg_file.b2v_latch_af_hi.db!==8'h9e) $fdisplay(f,"* Reg af a=%h !=9e",dut.reg_file.b2v_latch_af_hi.db);
   release dut.reg_file.b2v_latch_af_lo.oe;
   release dut.reg_file.b2v_latch_af_hi.oe;
#1 force dut.reg_file.b2v_latch_bc_lo.oe=1;
   force dut.reg_file.b2v_latch_bc_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_bc_lo.db!==8'h43) $fdisplay(f,"* Reg bc c=%h !=43",dut.reg_file.b2v_latch_bc_lo.db);
   if (dut.reg_file.b2v_latch_bc_hi.db!==8'h1b) $fdisplay(f,"* Reg bc b=%h !=1b",dut.reg_file.b2v_latch_bc_hi.db);
   release dut.reg_file.b2v_latch_bc_lo.oe;
   release dut.reg_file.b2v_latch_bc_hi.oe;
#1 force dut.reg_file.b2v_latch_de_lo.oe=1;
   force dut.reg_file.b2v_latch_de_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_de_lo.db!==8'h4e) $fdisplay(f,"* Reg de e=%h !=4e",dut.reg_file.b2v_latch_de_lo.db);
   if (dut.reg_file.b2v_latch_de_hi.db!==8'h95) $fdisplay(f,"* Reg de d=%h !=95",dut.reg_file.b2v_latch_de_hi.db);
   release dut.reg_file.b2v_latch_de_lo.oe;
   release dut.reg_file.b2v_latch_de_hi.oe;
#1 force dut.reg_file.b2v_latch_hl_lo.oe=1;
   force dut.reg_file.b2v_latch_hl_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_hl_lo.db!==8'he9) $fdisplay(f,"* Reg hl l=%h !=e9",dut.reg_file.b2v_latch_hl_lo.db);
   if (dut.reg_file.b2v_latch_hl_hi.db!==8'h7b) $fdisplay(f,"* Reg hl h=%h !=7b",dut.reg_file.b2v_latch_hl_hi.db);
   release dut.reg_file.b2v_latch_hl_lo.oe;
   release dut.reg_file.b2v_latch_hl_hi.oe;
#1 force dut.reg_file.b2v_latch_af2_lo.oe=1;
   force dut.reg_file.b2v_latch_af2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_af2_lo.db!==8'h00) $fdisplay(f,"* Reg af2 f=%h !=00",dut.reg_file.b2v_latch_af2_lo.db);
   if (dut.reg_file.b2v_latch_af2_hi.db!==8'h00) $fdisplay(f,"* Reg af2 a=%h !=00",dut.reg_file.b2v_latch_af2_hi.db);
   release dut.reg_file.b2v_latch_af2_lo.oe;
   release dut.reg_file.b2v_latch_af2_hi.oe;
#1 force dut.reg_file.b2v_latch_bc2_lo.oe=1;
   force dut.reg_file.b2v_latch_bc2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_bc2_lo.db!==8'h00) $fdisplay(f,"* Reg bc2 c=%h !=00",dut.reg_file.b2v_latch_bc2_lo.db);
   if (dut.reg_file.b2v_latch_bc2_hi.db!==8'h00) $fdisplay(f,"* Reg bc2 b=%h !=00",dut.reg_file.b2v_latch_bc2_hi.db);
   release dut.reg_file.b2v_latch_bc2_lo.oe;
   release dut.reg_file.b2v_latch_bc2_hi.oe;
#1 force dut.reg_file.b2v_latch_de2_lo.oe=1;
   force dut.reg_file.b2v_latch_de2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_de2_lo.db!==8'h00) $fdisplay(f,"* Reg de2 e=%h !=00",dut.reg_file.b2v_latch_de2_lo.db);
   if (dut.reg_file.b2v_latch_de2_hi.db!==8'h00) $fdisplay(f,"* Reg de2 d=%h !=00",dut.reg_file.b2v_latch_de2_hi.db);
   release dut.reg_file.b2v_latch_de2_lo.oe;
   release dut.reg_file.b2v_latch_de2_hi.oe;
#1 force dut.reg_file.b2v_latch_hl2_lo.oe=1;
   force dut.reg_file.b2v_latch_hl2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_hl2_lo.db!==8'h00) $fdisplay(f,"* Reg hl2 l=%h !=00",dut.reg_file.b2v_latch_hl2_lo.db);
   if (dut.reg_file.b2v_latch_hl2_hi.db!==8'h00) $fdisplay(f,"* Reg hl2 h=%h !=00",dut.reg_file.b2v_latch_hl2_hi.db);
   release dut.reg_file.b2v_latch_hl2_lo.oe;
   release dut.reg_file.b2v_latch_hl2_hi.oe;
#1 force dut.reg_file.b2v_latch_ix_lo.oe=1;
   force dut.reg_file.b2v_latch_ix_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_ix_lo.db!==8'h00) $fdisplay(f,"* Reg ix x=%h !=00",dut.reg_file.b2v_latch_ix_lo.db);
   if (dut.reg_file.b2v_latch_ix_hi.db!==8'h00) $fdisplay(f,"* Reg ix i=%h !=00",dut.reg_file.b2v_latch_ix_hi.db);
   release dut.reg_file.b2v_latch_ix_lo.oe;
   release dut.reg_file.b2v_latch_ix_hi.oe;
#1 force dut.reg_file.b2v_latch_iy_lo.oe=1;
   force dut.reg_file.b2v_latch_iy_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_iy_lo.db!==8'h00) $fdisplay(f,"* Reg iy y=%h !=00",dut.reg_file.b2v_latch_iy_lo.db);
   if (dut.reg_file.b2v_latch_iy_hi.db!==8'h00) $fdisplay(f,"* Reg iy i=%h !=00",dut.reg_file.b2v_latch_iy_hi.db);
   release dut.reg_file.b2v_latch_iy_lo.oe;
   release dut.reg_file.b2v_latch_iy_hi.oe;
#1 force dut.reg_file.b2v_latch_sp_lo.oe=1;
   force dut.reg_file.b2v_latch_sp_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_sp_lo.db!==8'h00) $fdisplay(f,"* Reg sp p=%h !=00",dut.reg_file.b2v_latch_sp_lo.db);
   if (dut.reg_file.b2v_latch_sp_hi.db!==8'h00) $fdisplay(f,"* Reg sp s=%h !=00",dut.reg_file.b2v_latch_sp_hi.db);
   release dut.reg_file.b2v_latch_sp_lo.oe;
   release dut.reg_file.b2v_latch_sp_hi.oe;
#1 force dut.reg_file.b2v_latch_pc_lo.oe=1;
   force dut.reg_file.b2v_latch_pc_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_pc_lo.db!==8'h02) $fdisplay(f,"* Reg pc c=%h !=02",dut.reg_file.b2v_latch_pc_lo.db);
   if (dut.reg_file.b2v_latch_pc_hi.db!==8'h00) $fdisplay(f,"* Reg pc p=%h !=00",dut.reg_file.b2v_latch_pc_hi.db);
   release dut.reg_file.b2v_latch_pc_lo.oe;
   release dut.reg_file.b2v_latch_pc_hi.oe;
#1 force dut.reg_file.b2v_latch_ir_lo.oe=1;
   force dut.reg_file.b2v_latch_ir_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_ir_lo.db!==8'h02) $fdisplay(f,"* Reg ir r=%h !=02",dut.reg_file.b2v_latch_ir_lo.db);
   if (dut.reg_file.b2v_latch_ir_hi.db!==8'h00) $fdisplay(f,"* Reg ir i=%h !=00",dut.reg_file.b2v_latch_ir_hi.db);
   release dut.reg_file.b2v_latch_ir_lo.oe;
   release dut.reg_file.b2v_latch_ir_hi.oe;
#1 #1
//--------------------------------------------------------------------------------
$fdisplay(f,"Test configuration cb93");

force dut.reg_file.b2v_latch_af_lo.we=1;
   force dut.reg_file.b2v_latch_af_hi.we=1;
   force dut.reg_file.b2v_latch_af_lo.db=8'h00;
   force dut.reg_file.b2v_latch_af_hi.db=8'hc2;
#1 release dut.reg_file.b2v_latch_af_lo.we;
   release dut.reg_file.b2v_latch_af_hi.we;
   release dut.reg_file.b2v_latch_af_lo.db;
   release dut.reg_file.b2v_latch_af_hi.db;
#1 force dut.reg_file.b2v_latch_bc_lo.we=1;
   force dut.reg_file.b2v_latch_bc_hi.we=1;
   force dut.reg_file.b2v_latch_bc_lo.db=8'h05;
   force dut.reg_file.b2v_latch_bc_hi.db=8'h4e;
#1 release dut.reg_file.b2v_latch_bc_lo.we;
   release dut.reg_file.b2v_latch_bc_hi.we;
   release dut.reg_file.b2v_latch_bc_lo.db;
   release dut.reg_file.b2v_latch_bc_hi.db;
#1 force dut.reg_file.b2v_latch_de_lo.we=1;
   force dut.reg_file.b2v_latch_de_hi.we=1;
   force dut.reg_file.b2v_latch_de_lo.db=8'hf8;
   force dut.reg_file.b2v_latch_de_hi.db=8'hb3;
#1 release dut.reg_file.b2v_latch_de_lo.we;
   release dut.reg_file.b2v_latch_de_hi.we;
   release dut.reg_file.b2v_latch_de_lo.db;
   release dut.reg_file.b2v_latch_de_hi.db;
#1 force dut.reg_file.b2v_latch_hl_lo.we=1;
   force dut.reg_file.b2v_latch_hl_hi.we=1;
   force dut.reg_file.b2v_latch_hl_lo.db=8'h34;
   force dut.reg_file.b2v_latch_hl_hi.db=8'h22;
#1 release dut.reg_file.b2v_latch_hl_lo.we;
   release dut.reg_file.b2v_latch_hl_hi.we;
   release dut.reg_file.b2v_latch_hl_lo.db;
   release dut.reg_file.b2v_latch_hl_hi.db;
#1 force dut.reg_file.b2v_latch_af2_lo.we=1;
   force dut.reg_file.b2v_latch_af2_hi.we=1;
   force dut.reg_file.b2v_latch_af2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_af2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_af2_lo.we;
   release dut.reg_file.b2v_latch_af2_hi.we;
   release dut.reg_file.b2v_latch_af2_lo.db;
   release dut.reg_file.b2v_latch_af2_hi.db;
#1 force dut.reg_file.b2v_latch_bc2_lo.we=1;
   force dut.reg_file.b2v_latch_bc2_hi.we=1;
   force dut.reg_file.b2v_latch_bc2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_bc2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_bc2_lo.we;
   release dut.reg_file.b2v_latch_bc2_hi.we;
   release dut.reg_file.b2v_latch_bc2_lo.db;
   release dut.reg_file.b2v_latch_bc2_hi.db;
#1 force dut.reg_file.b2v_latch_de2_lo.we=1;
   force dut.reg_file.b2v_latch_de2_hi.we=1;
   force dut.reg_file.b2v_latch_de2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_de2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_de2_lo.we;
   release dut.reg_file.b2v_latch_de2_hi.we;
   release dut.reg_file.b2v_latch_de2_lo.db;
   release dut.reg_file.b2v_latch_de2_hi.db;
#1 force dut.reg_file.b2v_latch_hl2_lo.we=1;
   force dut.reg_file.b2v_latch_hl2_hi.we=1;
   force dut.reg_file.b2v_latch_hl2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_hl2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_hl2_lo.we;
   release dut.reg_file.b2v_latch_hl2_hi.we;
   release dut.reg_file.b2v_latch_hl2_lo.db;
   release dut.reg_file.b2v_latch_hl2_hi.db;
#1 force dut.reg_file.b2v_latch_ix_lo.we=1;
   force dut.reg_file.b2v_latch_ix_hi.we=1;
   force dut.reg_file.b2v_latch_ix_lo.db=8'h00;
   force dut.reg_file.b2v_latch_ix_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_ix_lo.we;
   release dut.reg_file.b2v_latch_ix_hi.we;
   release dut.reg_file.b2v_latch_ix_lo.db;
   release dut.reg_file.b2v_latch_ix_hi.db;
#1 force dut.reg_file.b2v_latch_iy_lo.we=1;
   force dut.reg_file.b2v_latch_iy_hi.we=1;
   force dut.reg_file.b2v_latch_iy_lo.db=8'h00;
   force dut.reg_file.b2v_latch_iy_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_iy_lo.we;
   release dut.reg_file.b2v_latch_iy_hi.we;
   release dut.reg_file.b2v_latch_iy_lo.db;
   release dut.reg_file.b2v_latch_iy_hi.db;
#1 force dut.reg_file.b2v_latch_sp_lo.we=1;
   force dut.reg_file.b2v_latch_sp_hi.we=1;
   force dut.reg_file.b2v_latch_sp_lo.db=8'h00;
   force dut.reg_file.b2v_latch_sp_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_sp_lo.we;
   release dut.reg_file.b2v_latch_sp_hi.we;
   release dut.reg_file.b2v_latch_sp_lo.db;
   release dut.reg_file.b2v_latch_sp_hi.db;
#1 force dut.reg_file.b2v_latch_pc_lo.we=1;
   force dut.reg_file.b2v_latch_pc_hi.we=1;
   force dut.reg_file.b2v_latch_pc_lo.db=8'h00;
   force dut.reg_file.b2v_latch_pc_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_pc_lo.we;
   release dut.reg_file.b2v_latch_pc_hi.we;
   release dut.reg_file.b2v_latch_pc_lo.db;
   release dut.reg_file.b2v_latch_pc_hi.db;
#1 force dut.reg_file.b2v_latch_ir_lo.we=1;
   force dut.reg_file.b2v_latch_ir_hi.we=1;
   force dut.reg_file.b2v_latch_ir_lo.db=8'h00;
   force dut.reg_file.b2v_latch_ir_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_ir_lo.we;
   release dut.reg_file.b2v_latch_ir_hi.we;
   release dut.reg_file.b2v_latch_ir_lo.db;
   release dut.reg_file.b2v_latch_ir_hi.db;
#1    ram.Mem[0] = 8'hcb;
   ram.Mem[1] = 8'h93;
   ram.Mem[8756] = 8'ha0;
#1 force dut.z80_top.fpga_reset=0;
#2 release dut.reg_file.reg_sys_we;
#5 release dut.reg_file.reg_gp_we;
#1
#10 // Execute
   force dut.reg_file.reg_sys_we=0;
#4 force dut.reg_file.reg_gp_we=0;
   force dut.z80_top.fpga_reset=1;
force dut.reg_file.b2v_latch_af_lo.oe=1;
   force dut.reg_file.b2v_latch_af_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_af_lo.db!==8'h00) $fdisplay(f,"* Reg af f=%h !=00",dut.reg_file.b2v_latch_af_lo.db);
   if (dut.reg_file.b2v_latch_af_hi.db!==8'hc2) $fdisplay(f,"* Reg af a=%h !=c2",dut.reg_file.b2v_latch_af_hi.db);
   release dut.reg_file.b2v_latch_af_lo.oe;
   release dut.reg_file.b2v_latch_af_hi.oe;
#1 force dut.reg_file.b2v_latch_bc_lo.oe=1;
   force dut.reg_file.b2v_latch_bc_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_bc_lo.db!==8'h05) $fdisplay(f,"* Reg bc c=%h !=05",dut.reg_file.b2v_latch_bc_lo.db);
   if (dut.reg_file.b2v_latch_bc_hi.db!==8'h4e) $fdisplay(f,"* Reg bc b=%h !=4e",dut.reg_file.b2v_latch_bc_hi.db);
   release dut.reg_file.b2v_latch_bc_lo.oe;
   release dut.reg_file.b2v_latch_bc_hi.oe;
#1 force dut.reg_file.b2v_latch_de_lo.oe=1;
   force dut.reg_file.b2v_latch_de_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_de_lo.db!==8'hf8) $fdisplay(f,"* Reg de e=%h !=f8",dut.reg_file.b2v_latch_de_lo.db);
   if (dut.reg_file.b2v_latch_de_hi.db!==8'hb3) $fdisplay(f,"* Reg de d=%h !=b3",dut.reg_file.b2v_latch_de_hi.db);
   release dut.reg_file.b2v_latch_de_lo.oe;
   release dut.reg_file.b2v_latch_de_hi.oe;
#1 force dut.reg_file.b2v_latch_hl_lo.oe=1;
   force dut.reg_file.b2v_latch_hl_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_hl_lo.db!==8'h34) $fdisplay(f,"* Reg hl l=%h !=34",dut.reg_file.b2v_latch_hl_lo.db);
   if (dut.reg_file.b2v_latch_hl_hi.db!==8'h22) $fdisplay(f,"* Reg hl h=%h !=22",dut.reg_file.b2v_latch_hl_hi.db);
   release dut.reg_file.b2v_latch_hl_lo.oe;
   release dut.reg_file.b2v_latch_hl_hi.oe;
#1 force dut.reg_file.b2v_latch_af2_lo.oe=1;
   force dut.reg_file.b2v_latch_af2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_af2_lo.db!==8'h00) $fdisplay(f,"* Reg af2 f=%h !=00",dut.reg_file.b2v_latch_af2_lo.db);
   if (dut.reg_file.b2v_latch_af2_hi.db!==8'h00) $fdisplay(f,"* Reg af2 a=%h !=00",dut.reg_file.b2v_latch_af2_hi.db);
   release dut.reg_file.b2v_latch_af2_lo.oe;
   release dut.reg_file.b2v_latch_af2_hi.oe;
#1 force dut.reg_file.b2v_latch_bc2_lo.oe=1;
   force dut.reg_file.b2v_latch_bc2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_bc2_lo.db!==8'h00) $fdisplay(f,"* Reg bc2 c=%h !=00",dut.reg_file.b2v_latch_bc2_lo.db);
   if (dut.reg_file.b2v_latch_bc2_hi.db!==8'h00) $fdisplay(f,"* Reg bc2 b=%h !=00",dut.reg_file.b2v_latch_bc2_hi.db);
   release dut.reg_file.b2v_latch_bc2_lo.oe;
   release dut.reg_file.b2v_latch_bc2_hi.oe;
#1 force dut.reg_file.b2v_latch_de2_lo.oe=1;
   force dut.reg_file.b2v_latch_de2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_de2_lo.db!==8'h00) $fdisplay(f,"* Reg de2 e=%h !=00",dut.reg_file.b2v_latch_de2_lo.db);
   if (dut.reg_file.b2v_latch_de2_hi.db!==8'h00) $fdisplay(f,"* Reg de2 d=%h !=00",dut.reg_file.b2v_latch_de2_hi.db);
   release dut.reg_file.b2v_latch_de2_lo.oe;
   release dut.reg_file.b2v_latch_de2_hi.oe;
#1 force dut.reg_file.b2v_latch_hl2_lo.oe=1;
   force dut.reg_file.b2v_latch_hl2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_hl2_lo.db!==8'h00) $fdisplay(f,"* Reg hl2 l=%h !=00",dut.reg_file.b2v_latch_hl2_lo.db);
   if (dut.reg_file.b2v_latch_hl2_hi.db!==8'h00) $fdisplay(f,"* Reg hl2 h=%h !=00",dut.reg_file.b2v_latch_hl2_hi.db);
   release dut.reg_file.b2v_latch_hl2_lo.oe;
   release dut.reg_file.b2v_latch_hl2_hi.oe;
#1 force dut.reg_file.b2v_latch_ix_lo.oe=1;
   force dut.reg_file.b2v_latch_ix_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_ix_lo.db!==8'h00) $fdisplay(f,"* Reg ix x=%h !=00",dut.reg_file.b2v_latch_ix_lo.db);
   if (dut.reg_file.b2v_latch_ix_hi.db!==8'h00) $fdisplay(f,"* Reg ix i=%h !=00",dut.reg_file.b2v_latch_ix_hi.db);
   release dut.reg_file.b2v_latch_ix_lo.oe;
   release dut.reg_file.b2v_latch_ix_hi.oe;
#1 force dut.reg_file.b2v_latch_iy_lo.oe=1;
   force dut.reg_file.b2v_latch_iy_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_iy_lo.db!==8'h00) $fdisplay(f,"* Reg iy y=%h !=00",dut.reg_file.b2v_latch_iy_lo.db);
   if (dut.reg_file.b2v_latch_iy_hi.db!==8'h00) $fdisplay(f,"* Reg iy i=%h !=00",dut.reg_file.b2v_latch_iy_hi.db);
   release dut.reg_file.b2v_latch_iy_lo.oe;
   release dut.reg_file.b2v_latch_iy_hi.oe;
#1 force dut.reg_file.b2v_latch_sp_lo.oe=1;
   force dut.reg_file.b2v_latch_sp_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_sp_lo.db!==8'h00) $fdisplay(f,"* Reg sp p=%h !=00",dut.reg_file.b2v_latch_sp_lo.db);
   if (dut.reg_file.b2v_latch_sp_hi.db!==8'h00) $fdisplay(f,"* Reg sp s=%h !=00",dut.reg_file.b2v_latch_sp_hi.db);
   release dut.reg_file.b2v_latch_sp_lo.oe;
   release dut.reg_file.b2v_latch_sp_hi.oe;
#1 force dut.reg_file.b2v_latch_pc_lo.oe=1;
   force dut.reg_file.b2v_latch_pc_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_pc_lo.db!==8'h02) $fdisplay(f,"* Reg pc c=%h !=02",dut.reg_file.b2v_latch_pc_lo.db);
   if (dut.reg_file.b2v_latch_pc_hi.db!==8'h00) $fdisplay(f,"* Reg pc p=%h !=00",dut.reg_file.b2v_latch_pc_hi.db);
   release dut.reg_file.b2v_latch_pc_lo.oe;
   release dut.reg_file.b2v_latch_pc_hi.oe;
#1 force dut.reg_file.b2v_latch_ir_lo.oe=1;
   force dut.reg_file.b2v_latch_ir_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_ir_lo.db!==8'h02) $fdisplay(f,"* Reg ir r=%h !=02",dut.reg_file.b2v_latch_ir_lo.db);
   if (dut.reg_file.b2v_latch_ir_hi.db!==8'h00) $fdisplay(f,"* Reg ir i=%h !=00",dut.reg_file.b2v_latch_ir_hi.db);
   release dut.reg_file.b2v_latch_ir_lo.oe;
   release dut.reg_file.b2v_latch_ir_hi.oe;
#1 #1
//--------------------------------------------------------------------------------
$fdisplay(f,"Test configuration cbe5");

force dut.reg_file.b2v_latch_af_lo.we=1;
   force dut.reg_file.b2v_latch_af_hi.we=1;
   force dut.reg_file.b2v_latch_af_lo.db=8'h00;
   force dut.reg_file.b2v_latch_af_hi.db=8'hca;
#1 release dut.reg_file.b2v_latch_af_lo.we;
   release dut.reg_file.b2v_latch_af_hi.we;
   release dut.reg_file.b2v_latch_af_lo.db;
   release dut.reg_file.b2v_latch_af_hi.db;
#1 force dut.reg_file.b2v_latch_bc_lo.we=1;
   force dut.reg_file.b2v_latch_bc_hi.we=1;
   force dut.reg_file.b2v_latch_bc_lo.db=8'h0d;
   force dut.reg_file.b2v_latch_bc_hi.db=8'hdf;
#1 release dut.reg_file.b2v_latch_bc_lo.we;
   release dut.reg_file.b2v_latch_bc_hi.we;
   release dut.reg_file.b2v_latch_bc_lo.db;
   release dut.reg_file.b2v_latch_bc_hi.db;
#1 force dut.reg_file.b2v_latch_de_lo.we=1;
   force dut.reg_file.b2v_latch_de_hi.we=1;
   force dut.reg_file.b2v_latch_de_lo.db=8'h88;
   force dut.reg_file.b2v_latch_de_hi.db=8'hd5;
#1 release dut.reg_file.b2v_latch_de_lo.we;
   release dut.reg_file.b2v_latch_de_hi.we;
   release dut.reg_file.b2v_latch_de_lo.db;
   release dut.reg_file.b2v_latch_de_hi.db;
#1 force dut.reg_file.b2v_latch_hl_lo.we=1;
   force dut.reg_file.b2v_latch_hl_hi.we=1;
   force dut.reg_file.b2v_latch_hl_lo.db=8'h8f;
   force dut.reg_file.b2v_latch_hl_hi.db=8'hb4;
#1 release dut.reg_file.b2v_latch_hl_lo.we;
   release dut.reg_file.b2v_latch_hl_hi.we;
   release dut.reg_file.b2v_latch_hl_lo.db;
   release dut.reg_file.b2v_latch_hl_hi.db;
#1 force dut.reg_file.b2v_latch_af2_lo.we=1;
   force dut.reg_file.b2v_latch_af2_hi.we=1;
   force dut.reg_file.b2v_latch_af2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_af2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_af2_lo.we;
   release dut.reg_file.b2v_latch_af2_hi.we;
   release dut.reg_file.b2v_latch_af2_lo.db;
   release dut.reg_file.b2v_latch_af2_hi.db;
#1 force dut.reg_file.b2v_latch_bc2_lo.we=1;
   force dut.reg_file.b2v_latch_bc2_hi.we=1;
   force dut.reg_file.b2v_latch_bc2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_bc2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_bc2_lo.we;
   release dut.reg_file.b2v_latch_bc2_hi.we;
   release dut.reg_file.b2v_latch_bc2_lo.db;
   release dut.reg_file.b2v_latch_bc2_hi.db;
#1 force dut.reg_file.b2v_latch_de2_lo.we=1;
   force dut.reg_file.b2v_latch_de2_hi.we=1;
   force dut.reg_file.b2v_latch_de2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_de2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_de2_lo.we;
   release dut.reg_file.b2v_latch_de2_hi.we;
   release dut.reg_file.b2v_latch_de2_lo.db;
   release dut.reg_file.b2v_latch_de2_hi.db;
#1 force dut.reg_file.b2v_latch_hl2_lo.we=1;
   force dut.reg_file.b2v_latch_hl2_hi.we=1;
   force dut.reg_file.b2v_latch_hl2_lo.db=8'h00;
   force dut.reg_file.b2v_latch_hl2_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_hl2_lo.we;
   release dut.reg_file.b2v_latch_hl2_hi.we;
   release dut.reg_file.b2v_latch_hl2_lo.db;
   release dut.reg_file.b2v_latch_hl2_hi.db;
#1 force dut.reg_file.b2v_latch_ix_lo.we=1;
   force dut.reg_file.b2v_latch_ix_hi.we=1;
   force dut.reg_file.b2v_latch_ix_lo.db=8'h00;
   force dut.reg_file.b2v_latch_ix_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_ix_lo.we;
   release dut.reg_file.b2v_latch_ix_hi.we;
   release dut.reg_file.b2v_latch_ix_lo.db;
   release dut.reg_file.b2v_latch_ix_hi.db;
#1 force dut.reg_file.b2v_latch_iy_lo.we=1;
   force dut.reg_file.b2v_latch_iy_hi.we=1;
   force dut.reg_file.b2v_latch_iy_lo.db=8'h00;
   force dut.reg_file.b2v_latch_iy_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_iy_lo.we;
   release dut.reg_file.b2v_latch_iy_hi.we;
   release dut.reg_file.b2v_latch_iy_lo.db;
   release dut.reg_file.b2v_latch_iy_hi.db;
#1 force dut.reg_file.b2v_latch_sp_lo.we=1;
   force dut.reg_file.b2v_latch_sp_hi.we=1;
   force dut.reg_file.b2v_latch_sp_lo.db=8'h00;
   force dut.reg_file.b2v_latch_sp_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_sp_lo.we;
   release dut.reg_file.b2v_latch_sp_hi.we;
   release dut.reg_file.b2v_latch_sp_lo.db;
   release dut.reg_file.b2v_latch_sp_hi.db;
#1 force dut.reg_file.b2v_latch_pc_lo.we=1;
   force dut.reg_file.b2v_latch_pc_hi.we=1;
   force dut.reg_file.b2v_latch_pc_lo.db=8'h00;
   force dut.reg_file.b2v_latch_pc_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_pc_lo.we;
   release dut.reg_file.b2v_latch_pc_hi.we;
   release dut.reg_file.b2v_latch_pc_lo.db;
   release dut.reg_file.b2v_latch_pc_hi.db;
#1 force dut.reg_file.b2v_latch_ir_lo.we=1;
   force dut.reg_file.b2v_latch_ir_hi.we=1;
   force dut.reg_file.b2v_latch_ir_lo.db=8'h00;
   force dut.reg_file.b2v_latch_ir_hi.db=8'h00;
#1 release dut.reg_file.b2v_latch_ir_lo.we;
   release dut.reg_file.b2v_latch_ir_hi.we;
   release dut.reg_file.b2v_latch_ir_lo.db;
   release dut.reg_file.b2v_latch_ir_hi.db;
#1    ram.Mem[0] = 8'hcb;
   ram.Mem[1] = 8'he5;
   ram.Mem[46223] = 8'hcf;
#1 force dut.z80_top.fpga_reset=0;
#2 release dut.reg_file.reg_sys_we;
#5 release dut.reg_file.reg_gp_we;
#1
#10 // Execute
   force dut.reg_file.reg_sys_we=0;
#4 force dut.reg_file.reg_gp_we=0;
   force dut.z80_top.fpga_reset=1;
force dut.reg_file.b2v_latch_af_lo.oe=1;
   force dut.reg_file.b2v_latch_af_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_af_lo.db!==8'h00) $fdisplay(f,"* Reg af f=%h !=00",dut.reg_file.b2v_latch_af_lo.db);
   if (dut.reg_file.b2v_latch_af_hi.db!==8'hca) $fdisplay(f,"* Reg af a=%h !=ca",dut.reg_file.b2v_latch_af_hi.db);
   release dut.reg_file.b2v_latch_af_lo.oe;
   release dut.reg_file.b2v_latch_af_hi.oe;
#1 force dut.reg_file.b2v_latch_bc_lo.oe=1;
   force dut.reg_file.b2v_latch_bc_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_bc_lo.db!==8'h0d) $fdisplay(f,"* Reg bc c=%h !=0d",dut.reg_file.b2v_latch_bc_lo.db);
   if (dut.reg_file.b2v_latch_bc_hi.db!==8'hdf) $fdisplay(f,"* Reg bc b=%h !=df",dut.reg_file.b2v_latch_bc_hi.db);
   release dut.reg_file.b2v_latch_bc_lo.oe;
   release dut.reg_file.b2v_latch_bc_hi.oe;
#1 force dut.reg_file.b2v_latch_de_lo.oe=1;
   force dut.reg_file.b2v_latch_de_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_de_lo.db!==8'h88) $fdisplay(f,"* Reg de e=%h !=88",dut.reg_file.b2v_latch_de_lo.db);
   if (dut.reg_file.b2v_latch_de_hi.db!==8'hd5) $fdisplay(f,"* Reg de d=%h !=d5",dut.reg_file.b2v_latch_de_hi.db);
   release dut.reg_file.b2v_latch_de_lo.oe;
   release dut.reg_file.b2v_latch_de_hi.oe;
#1 force dut.reg_file.b2v_latch_hl_lo.oe=1;
   force dut.reg_file.b2v_latch_hl_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_hl_lo.db!==8'h9f) $fdisplay(f,"* Reg hl l=%h !=9f",dut.reg_file.b2v_latch_hl_lo.db);
   if (dut.reg_file.b2v_latch_hl_hi.db!==8'hb4) $fdisplay(f,"* Reg hl h=%h !=b4",dut.reg_file.b2v_latch_hl_hi.db);
   release dut.reg_file.b2v_latch_hl_lo.oe;
   release dut.reg_file.b2v_latch_hl_hi.oe;
#1 force dut.reg_file.b2v_latch_af2_lo.oe=1;
   force dut.reg_file.b2v_latch_af2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_af2_lo.db!==8'h00) $fdisplay(f,"* Reg af2 f=%h !=00",dut.reg_file.b2v_latch_af2_lo.db);
   if (dut.reg_file.b2v_latch_af2_hi.db!==8'h00) $fdisplay(f,"* Reg af2 a=%h !=00",dut.reg_file.b2v_latch_af2_hi.db);
   release dut.reg_file.b2v_latch_af2_lo.oe;
   release dut.reg_file.b2v_latch_af2_hi.oe;
#1 force dut.reg_file.b2v_latch_bc2_lo.oe=1;
   force dut.reg_file.b2v_latch_bc2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_bc2_lo.db!==8'h00) $fdisplay(f,"* Reg bc2 c=%h !=00",dut.reg_file.b2v_latch_bc2_lo.db);
   if (dut.reg_file.b2v_latch_bc2_hi.db!==8'h00) $fdisplay(f,"* Reg bc2 b=%h !=00",dut.reg_file.b2v_latch_bc2_hi.db);
   release dut.reg_file.b2v_latch_bc2_lo.oe;
   release dut.reg_file.b2v_latch_bc2_hi.oe;
#1 force dut.reg_file.b2v_latch_de2_lo.oe=1;
   force dut.reg_file.b2v_latch_de2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_de2_lo.db!==8'h00) $fdisplay(f,"* Reg de2 e=%h !=00",dut.reg_file.b2v_latch_de2_lo.db);
   if (dut.reg_file.b2v_latch_de2_hi.db!==8'h00) $fdisplay(f,"* Reg de2 d=%h !=00",dut.reg_file.b2v_latch_de2_hi.db);
   release dut.reg_file.b2v_latch_de2_lo.oe;
   release dut.reg_file.b2v_latch_de2_hi.oe;
#1 force dut.reg_file.b2v_latch_hl2_lo.oe=1;
   force dut.reg_file.b2v_latch_hl2_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_hl2_lo.db!==8'h00) $fdisplay(f,"* Reg hl2 l=%h !=00",dut.reg_file.b2v_latch_hl2_lo.db);
   if (dut.reg_file.b2v_latch_hl2_hi.db!==8'h00) $fdisplay(f,"* Reg hl2 h=%h !=00",dut.reg_file.b2v_latch_hl2_hi.db);
   release dut.reg_file.b2v_latch_hl2_lo.oe;
   release dut.reg_file.b2v_latch_hl2_hi.oe;
#1 force dut.reg_file.b2v_latch_ix_lo.oe=1;
   force dut.reg_file.b2v_latch_ix_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_ix_lo.db!==8'h00) $fdisplay(f,"* Reg ix x=%h !=00",dut.reg_file.b2v_latch_ix_lo.db);
   if (dut.reg_file.b2v_latch_ix_hi.db!==8'h00) $fdisplay(f,"* Reg ix i=%h !=00",dut.reg_file.b2v_latch_ix_hi.db);
   release dut.reg_file.b2v_latch_ix_lo.oe;
   release dut.reg_file.b2v_latch_ix_hi.oe;
#1 force dut.reg_file.b2v_latch_iy_lo.oe=1;
   force dut.reg_file.b2v_latch_iy_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_iy_lo.db!==8'h00) $fdisplay(f,"* Reg iy y=%h !=00",dut.reg_file.b2v_latch_iy_lo.db);
   if (dut.reg_file.b2v_latch_iy_hi.db!==8'h00) $fdisplay(f,"* Reg iy i=%h !=00",dut.reg_file.b2v_latch_iy_hi.db);
   release dut.reg_file.b2v_latch_iy_lo.oe;
   release dut.reg_file.b2v_latch_iy_hi.oe;
#1 force dut.reg_file.b2v_latch_sp_lo.oe=1;
   force dut.reg_file.b2v_latch_sp_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_sp_lo.db!==8'h00) $fdisplay(f,"* Reg sp p=%h !=00",dut.reg_file.b2v_latch_sp_lo.db);
   if (dut.reg_file.b2v_latch_sp_hi.db!==8'h00) $fdisplay(f,"* Reg sp s=%h !=00",dut.reg_file.b2v_latch_sp_hi.db);
   release dut.reg_file.b2v_latch_sp_lo.oe;
   release dut.reg_file.b2v_latch_sp_hi.oe;
#1 force dut.reg_file.b2v_latch_pc_lo.oe=1;
   force dut.reg_file.b2v_latch_pc_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_pc_lo.db!==8'h02) $fdisplay(f,"* Reg pc c=%h !=02",dut.reg_file.b2v_latch_pc_lo.db);
   if (dut.reg_file.b2v_latch_pc_hi.db!==8'h00) $fdisplay(f,"* Reg pc p=%h !=00",dut.reg_file.b2v_latch_pc_hi.db);
   release dut.reg_file.b2v_latch_pc_lo.oe;
   release dut.reg_file.b2v_latch_pc_hi.oe;
#1 force dut.reg_file.b2v_latch_ir_lo.oe=1;
   force dut.reg_file.b2v_latch_ir_hi.oe=1;
#1 if (dut.reg_file.b2v_latch_ir_lo.db!==8'h02) $fdisplay(f,"* Reg ir r=%h !=02",dut.reg_file.b2v_latch_ir_lo.db);
   if (dut.reg_file.b2v_latch_ir_hi.db!==8'h00) $fdisplay(f,"* Reg ir i=%h !=00",dut.reg_file.b2v_latch_ir_hi.db);
   release dut.reg_file.b2v_latch_ir_lo.oe;
   release dut.reg_file.b2v_latch_ir_hi.oe;
#1 #1
//--------------------------------------------------------------------------------
`define TOTAL_CLKS 559
$fdisplay(f,"=== Tests completed ===");
