{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674315814696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674315814697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 21 18:43:34 2023 " "Processing started: Sat Jan 21 18:43:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674315814697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1674315814697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_single_cycle_16 -c mips_single_cycle_16 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_single_cycle_16 -c mips_single_cycle_16 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1674315814697 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1674315815633 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1674315815633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_single_cycle_16.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_single_cycle_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_single_cycle_16 " "Found entity 1: mips_single_cycle_16" {  } { { "mips_single_cycle_16.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mips_single_cycle_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_next.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_next.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_next " "Found entity 1: pc_next" {  } { { "pc_next.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/pc_next.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_16.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_16 " "Found entity 1: alu_16" {  } { { "alu_16.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/alu_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_16.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_16 " "Found entity 1: mult_16" {  } { { "mult_16.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mult_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_16_control.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_16_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_16_control " "Found entity 1: mult_16_control" {  } { { "mult_16_control.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mult_16_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_16_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_16_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_16_datapath " "Found entity 1: mult_16_datapath" {  } { { "mult_16_datapath.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mult_16_datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_16.v 1 1 " "Found 1 design units, including 1 entities, in source file or_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_16 " "Found entity 1: or_16" {  } { { "or_16.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/or_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1_16.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8to1_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8to1_16 " "Found entity 1: mux8to1_16" {  } { { "mux8to1_16.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mux8to1_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "mux8to1.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mux8to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_16.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_16 " "Found entity 1: mux2to1_16" {  } { { "mux2to1_16.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mux2to1_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_16.v 1 1 " "Found 1 design units, including 1 entities, in source file add_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_16 " "Found entity 1: add_16" {  } { { "add_16.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/add_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_4.v 1 1 " "Found 1 design units, including 1 entities, in source file add_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_4 " "Found entity 1: add_4" {  } { { "add_4.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/add_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_1.v 1 1 " "Found 1 design units, including 1 entities, in source file add_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_1 " "Found entity 1: add_1" {  } { { "add_1.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/add_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1 " "Found entity 1: full_adder_1" {  } { { "full_adder_1.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/full_adder_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder_1.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder_1 " "Found entity 1: half_adder_1" {  } { { "half_adder_1.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/half_adder_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_16.v 1 1 " "Found 1 design units, including 1 entities, in source file and_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_16 " "Found entity 1: and_16" {  } { { "and_16.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/and_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "instr_mem.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/instr_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/data_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/registers.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_single_cycle_16_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_single_cycle_16_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_single_cycle_16_tb " "Found entity 1: mips_single_cycle_16_tb" {  } { { "mips_single_cycle_16_tb.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mips_single_cycle_16_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem_tb " "Found entity 1: instr_mem_tb" {  } { { "instr_mem_tb.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/instr_mem_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file_tb " "Found entity 1: register_file_tb" {  } { { "register_file_tb.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/register_file_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_16_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_16_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_16_tb " "Found entity 1: mult_16_tb" {  } { { "mult_16_tb.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mult_16_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_16_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_16_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_16_tb " "Found entity 1: alu_16_tb" {  } { { "alu_16_tb.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/alu_16_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem_tb " "Found entity 1: data_mem_tb" {  } { { "data_mem_tb.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/data_mem_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file registers_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_tb " "Found entity 1: registers_tb" {  } { { "registers_tb.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/registers_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833490 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_single_cycle_16_tb " "Elaborating entity \"mips_single_cycle_16_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1674315833565 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clock mips_single_cycle_16_tb.v(19) " "Verilog HDL warning at mips_single_cycle_16_tb.v(19): assignments to clock create a combinational loop" {  } { { "mips_single_cycle_16_tb.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mips_single_cycle_16_tb.v" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1674315833568 "|mips_single_cycle_16_tb"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "fast_clock mips_single_cycle_16_tb.v(23) " "Verilog HDL warning at mips_single_cycle_16_tb.v(23): assignments to fast_clock create a combinational loop" {  } { { "mips_single_cycle_16_tb.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mips_single_cycle_16_tb.v" 23 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1674315833568 "|mips_single_cycle_16_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mips_single_cycle_16_tb.v(27) " "Verilog HDL warning at mips_single_cycle_16_tb.v(27): ignoring unsupported system task" {  } { { "mips_single_cycle_16_tb.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mips_single_cycle_16_tb.v" 27 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1674315833568 "|mips_single_cycle_16_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_single_cycle_16 mips_single_cycle_16:_mips_single_cycle_16 " "Elaborating entity \"mips_single_cycle_16\" for hierarchy \"mips_single_cycle_16:_mips_single_cycle_16\"" {  } { { "mips_single_cycle_16_tb.v" "_mips_single_cycle_16" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mips_single_cycle_16_tb.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit mips_single_cycle_16:_mips_single_cycle_16\|control_unit:_control_unit " "Elaborating entity \"control_unit\" for hierarchy \"mips_single_cycle_16:_mips_single_cycle_16\|control_unit:_control_unit\"" {  } { { "mips_single_cycle_16.v" "_control_unit" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mips_single_cycle_16.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath " "Elaborating entity \"datapath\" for hierarchy \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\"" {  } { { "mips_single_cycle_16.v" "_datapath" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mips_single_cycle_16.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833577 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt datapath.v(71) " "Verilog HDL or VHDL warning at datapath.v(71): object \"shamt\" assigned a value but never read" {  } { { "datapath.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/datapath.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1674315833580 "|mips_single_cycle_16_tb|mips_single_cycle_16:_mips_single_cycle_16|datapath:_datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_next mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|pc_next:_pc_next " "Elaborating entity \"pc_next\" for hierarchy \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|pc_next:_pc_next\"" {  } { { "datapath.v" "_pc_next" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/datapath.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|instr_mem:_instr_mem " "Elaborating entity \"instr_mem\" for hierarchy \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|instr_mem:_instr_mem\"" {  } { { "datapath.v" "_instr_mem" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/datapath.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|instr_mem:_instr_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|instr_mem:_instr_mem\|altsyncram:altsyncram_component\"" {  } { { "instr_mem.v" "altsyncram_component" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/instr_mem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|instr_mem:_instr_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|instr_mem:_instr_mem\|altsyncram:altsyncram_component\"" {  } { { "instr_mem.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/instr_mem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1674315833750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|instr_mem:_instr_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|instr_mem:_instr_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mem/instr.mif " "Parameter \"init_file\" = \"D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mem/instr.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833751 ""}  } { { "instr_mem.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/instr_mem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1674315833751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4pk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4pk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4pk1 " "Found entity 1: altsyncram_4pk1" {  } { { "db/altsyncram_4pk1.tdf" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/db/altsyncram_4pk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315833852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315833852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4pk1 mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|instr_mem:_instr_mem\|altsyncram:altsyncram_component\|altsyncram_4pk1:auto_generated " "Elaborating entity \"altsyncram_4pk1\" for hierarchy \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|instr_mem:_instr_mem\|altsyncram:altsyncram_component\|altsyncram_4pk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833854 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1007 1024 0 1 1 " "1007 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "17 1023 " "Addresses ranging from 17 to 1023 are not initialized" {  } { { "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mem/instr.mif" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mem/instr.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1674315833866 ""}  } { { "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mem/instr.mif" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mem/instr.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Design Software" 0 -1 1674315833866 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "8 1024 8 8 " "8 out of 1024 addresses are reinitialized. The latest initialized data will replace the existing data. There are 8 warnings found, and 8 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/" 9 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1674315833867 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/" 9 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1674315833867 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/" 9 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1674315833867 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/" 9 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1674315833867 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/" 9 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1674315833867 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/" 9 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1674315833867 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/" 9 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1674315833867 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1674315833867 ""}  } { { "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mem/instr.mif" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mem/instr.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Design Software" 0 -1 1674315833867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|register_file:_register_file " "Elaborating entity \"register_file\" for hierarchy \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|register_file:_register_file\"" {  } { { "datapath.v" "_register_file" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/datapath.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|register_file:_register_file\|registers:_registers " "Elaborating entity \"registers\" for hierarchy \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|register_file:_register_file\|registers:_registers\"" {  } { { "register_file.v" "_registers" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/register_file.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|register_file:_register_file\|registers:_registers\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|register_file:_register_file\|registers:_registers\|altsyncram:altsyncram_component\"" {  } { { "registers.v" "altsyncram_component" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/registers.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|register_file:_register_file\|registers:_registers\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|register_file:_register_file\|registers:_registers\|altsyncram:altsyncram_component\"" {  } { { "registers.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/registers.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1674315833942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|register_file:_register_file\|registers:_registers\|altsyncram:altsyncram_component " "Instantiated megafunction \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|register_file:_register_file\|registers:_registers\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mem/reg_file.mif " "Parameter \"init_file\" = \"D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mem/reg_file.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315833942 ""}  } { { "registers.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/registers.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1674315833942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8uu2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8uu2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8uu2 " "Found entity 1: altsyncram_8uu2" {  } { { "db/altsyncram_8uu2.tdf" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/db/altsyncram_8uu2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315834007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315834007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8uu2 mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|register_file:_register_file\|registers:_registers\|altsyncram:altsyncram_component\|altsyncram_8uu2:auto_generated " "Elaborating entity \"altsyncram_8uu2\" for hierarchy \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|register_file:_register_file\|registers:_registers\|altsyncram:altsyncram_component\|altsyncram_8uu2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_16 mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|alu_16:_alu_16 " "Elaborating entity \"alu_16\" for hierarchy \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|alu_16:_alu_16\"" {  } { { "datapath.v" "_alu_16" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/datapath.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_16 mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|alu_16:_alu_16\|add_16:_add_16 " "Elaborating entity \"add_16\" for hierarchy \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|alu_16:_alu_16\|add_16:_add_16\"" {  } { { "alu_16.v" "_add_16" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/alu_16.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_4 mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|alu_16:_alu_16\|add_16:_add_16\|add_4:g0 " "Elaborating entity \"add_4\" for hierarchy \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|alu_16:_alu_16\|add_16:_add_16\|add_4:g0\"" {  } { { "add_16.v" "g0" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/add_16.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_1 mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|alu_16:_alu_16\|add_16:_add_16\|add_4:g0\|add_1:g0 " "Elaborating entity \"add_1\" for hierarchy \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|alu_16:_alu_16\|add_16:_add_16\|add_4:g0\|add_1:g0\"" {  } { { "add_4.v" "g0" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/add_4.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1 mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|alu_16:_alu_16\|add_16:_add_16\|add_4:g0\|add_1:g0\|full_adder_1:g1 " "Elaborating entity \"full_adder_1\" for hierarchy \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|alu_16:_alu_16\|add_16:_add_16\|add_4:g0\|add_1:g0\|full_adder_1:g1\"" {  } { { "add_1.v" "g1" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/add_1.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder_1 mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|alu_16:_alu_16\|add_16:_add_16\|add_4:g0\|add_1:g0\|full_adder_1:g1\|half_adder_1:g0 " "Elaborating entity \"half_adder_1\" for hierarchy \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|alu_16:_alu_16\|add_16:_add_16\|add_4:g0\|add_1:g0\|full_adder_1:g1\|half_adder_1:g0\"" {  } { { "full_adder_1.v" "g0" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/full_adder_1.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_16 mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|alu_16:_alu_16\|mult_16:_mult_16 " "Elaborating entity \"mult_16\" for hierarchy \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|alu_16:_alu_16\|mult_16:_mult_16\"" {  } { { "alu_16.v" "_mult_16" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/alu_16.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_16_datapath mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|alu_16:_alu_16\|mult_16:_mult_16\|mult_16_datapath:d0 " "Elaborating entity \"mult_16_datapath\" for hierarchy \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|alu_16:_alu_16\|mult_16:_mult_16\|mult_16_datapath:d0\"" {  } { { "mult_16.v" "d0" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mult_16.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_16_control mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|alu_16:_alu_16\|mult_16:_mult_16\|mult_16_control:c0 " "Elaborating entity \"mult_16_control\" for hierarchy \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|alu_16:_alu_16\|mult_16:_mult_16\|mult_16_control:c0\"" {  } { { "mult_16.v" "c0" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mult_16.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_16 mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|alu_16:_alu_16\|and_16:_and_16 " "Elaborating entity \"and_16\" for hierarchy \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|alu_16:_alu_16\|and_16:_and_16\"" {  } { { "alu_16.v" "_and_16" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/alu_16.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_16 mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|alu_16:_alu_16\|or_16:_or_16 " "Elaborating entity \"or_16\" for hierarchy \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|alu_16:_alu_16\|or_16:_or_16\"" {  } { { "alu_16.v" "_or_16" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/alu_16.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1_16 mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|alu_16:_alu_16\|mux8to1_16:_mux8to1_16 " "Elaborating entity \"mux8to1_16\" for hierarchy \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|alu_16:_alu_16\|mux8to1_16:_mux8to1_16\"" {  } { { "alu_16.v" "_mux8to1_16" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/alu_16.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_16 mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|alu_16:_alu_16\|mux8to1_16:_mux8to1_16\|mux2to1_16:g0 " "Elaborating entity \"mux2to1_16\" for hierarchy \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|alu_16:_alu_16\|mux8to1_16:_mux8to1_16\|mux2to1_16:g0\"" {  } { { "mux8to1_16.v" "g0" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mux8to1_16.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|alu_16:_alu_16\|mux8to1_16:_mux8to1_16\|mux2to1_16:g0\|mux2to1:g15 " "Elaborating entity \"mux2to1\" for hierarchy \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|alu_16:_alu_16\|mux8to1_16:_mux8to1_16\|mux2to1_16:g0\|mux2to1:g15\"" {  } { { "mux2to1_16.v" "g15" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mux2to1_16.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|data_mem:_data_mem " "Elaborating entity \"data_mem\" for hierarchy \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|data_mem:_data_mem\"" {  } { { "datapath.v" "_data_mem" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/datapath.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|data_mem:_data_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|data_mem:_data_mem\|altsyncram:altsyncram_component\"" {  } { { "data_mem.v" "altsyncram_component" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/data_mem.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|data_mem:_data_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|data_mem:_data_mem\|altsyncram:altsyncram_component\"" {  } { { "data_mem.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/data_mem.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1674315834296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|data_mem:_data_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|data_mem:_data_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mem/data.mif " "Parameter \"init_file\" = \"D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/mem/data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834296 ""}  } { { "data_mem.v" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/data_mem.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1674315834296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_igs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_igs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_igs1 " "Found entity 1: altsyncram_igs1" {  } { { "db/altsyncram_igs1.tdf" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/db/altsyncram_igs1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315834477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315834477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_igs1 mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|data_mem:_data_mem\|altsyncram:altsyncram_component\|altsyncram_igs1:auto_generated " "Elaborating entity \"altsyncram_igs1\" for hierarchy \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|data_mem:_data_mem\|altsyncram:altsyncram_component\|altsyncram_igs1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315834624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315834624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|data_mem:_data_mem\|altsyncram:altsyncram_component\|altsyncram_igs1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|data_mem:_data_mem\|altsyncram:altsyncram_component\|altsyncram_igs1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_igs1.tdf" "decode3" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/db/altsyncram_igs1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674315834778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674315834778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|data_mem:_data_mem\|altsyncram:altsyncram_component\|altsyncram_igs1:auto_generated\|mux_chb:mux2 " "Elaborating entity \"mux_chb\" for hierarchy \"mips_single_cycle_16:_mips_single_cycle_16\|datapath:_datapath\|data_mem:_data_mem\|altsyncram:altsyncram_component\|altsyncram_igs1:auto_generated\|mux_chb:mux2\"" {  } { { "db/altsyncram_igs1.tdf" "mux2" { Text "D:/intelFPGA_lite/18.1/workspace/mips_single_cycle_16/db/altsyncram_igs1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674315834780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674315835278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 21 18:43:55 2023 " "Processing ended: Sat Jan 21 18:43:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674315835278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674315835278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674315835278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1674315835278 ""}
