ARM GAS  /tmp/ccA0qKmQ.s 			page 1


   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"stm32f0xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	2
  19              		.global	HAL_MspInit
  20              		.code	16
  21              		.thumb_func
  23              	HAL_MspInit:
  24              		.fnstart
  25              	.LFB34:
  26              		.file 1 "Src/stm32f0xx_hal_msp.c"
   1:Src/stm32f0xx_hal_msp.c **** /**
   2:Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   3:Src/stm32f0xx_hal_msp.c ****   * File Name          : stm32f0xx_hal_msp.c
   4:Src/stm32f0xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   5:Src/stm32f0xx_hal_msp.c ****   *                      and de-Initialization codes.
   6:Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   7:Src/stm32f0xx_hal_msp.c ****   ** This notice applies to any and all portions of this file
   8:Src/stm32f0xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/stm32f0xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  10:Src/stm32f0xx_hal_msp.c ****   * inserted by the user or by software development tools
  11:Src/stm32f0xx_hal_msp.c ****   * are owned by their respective copyright owners.
  12:Src/stm32f0xx_hal_msp.c ****   *
  13:Src/stm32f0xx_hal_msp.c ****   * COPYRIGHT(c) 2018 STMicroelectronics
  14:Src/stm32f0xx_hal_msp.c ****   *
  15:Src/stm32f0xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Src/stm32f0xx_hal_msp.c ****   * are permitted provided that the following conditions are met:
  17:Src/stm32f0xx_hal_msp.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Src/stm32f0xx_hal_msp.c ****   *      this list of conditions and the following disclaimer.
  19:Src/stm32f0xx_hal_msp.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Src/stm32f0xx_hal_msp.c ****   *      this list of conditions and the following disclaimer in the documentation
  21:Src/stm32f0xx_hal_msp.c ****   *      and/or other materials provided with the distribution.
  22:Src/stm32f0xx_hal_msp.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Src/stm32f0xx_hal_msp.c ****   *      may be used to endorse or promote products derived from this software
  24:Src/stm32f0xx_hal_msp.c ****   *      without specific prior written permission.
  25:Src/stm32f0xx_hal_msp.c ****   *
  26:Src/stm32f0xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Src/stm32f0xx_hal_msp.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Src/stm32f0xx_hal_msp.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Src/stm32f0xx_hal_msp.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Src/stm32f0xx_hal_msp.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:Src/stm32f0xx_hal_msp.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  32:Src/stm32f0xx_hal_msp.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
ARM GAS  /tmp/ccA0qKmQ.s 			page 2


  33:Src/stm32f0xx_hal_msp.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  34:Src/stm32f0xx_hal_msp.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Src/stm32f0xx_hal_msp.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Src/stm32f0xx_hal_msp.c ****   *
  37:Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  38:Src/stm32f0xx_hal_msp.c ****   */
  39:Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  40:Src/stm32f0xx_hal_msp.c **** #include "stm32f0xx_hal.h"
  41:Src/stm32f0xx_hal_msp.c **** extern void _Error_Handler(char *, int);
  42:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  43:Src/stm32f0xx_hal_msp.c **** 
  44:Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  45:Src/stm32f0xx_hal_msp.c **** /**
  46:Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  47:Src/stm32f0xx_hal_msp.c ****   */
  48:Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  49:Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 49 0
  28              		.cfi_startproc
  29 0000 00B5     		push	{lr}
  30              		.save {lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 14, -4
  34              		.pad #12
  35 0002 83B0     		sub	sp, sp, #12
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  38              	.LBB2:
  39              	.LBB3:
  50:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  51:Src/stm32f0xx_hal_msp.c **** 
  52:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  53:Src/stm32f0xx_hal_msp.c **** 
  54:Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 54 0
  41 0004 124B     		ldr	r3, .L2
  42 0006 9969     		ldr	r1, [r3, #24]
  43 0008 0120     		mov	r0, #1
  44 000a 0143     		orr	r1, r0
  45 000c 9961     		str	r1, [r3, #24]
  46 000e 9A69     		ldr	r2, [r3, #24]
  47 0010 0240     		and	r2, r0
  48 0012 0092     		str	r2, [sp]
  49 0014 009A     		ldr	r2, [sp]
  50              	.LBE3:
  51              	.LBB4:
  55:Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 55 0
  53 0016 D969     		ldr	r1, [r3, #28]
  54 0018 8022     		mov	r2, #128
  55 001a 5205     		lsl	r2, r2, #21
  56 001c 1143     		orr	r1, r2
  57 001e D961     		str	r1, [r3, #28]
  58 0020 DB69     		ldr	r3, [r3, #28]
  59 0022 1A40     		and	r2, r3
  60 0024 0192     		str	r2, [sp, #4]
ARM GAS  /tmp/ccA0qKmQ.s 			page 3


  61 0026 019B     		ldr	r3, [sp, #4]
  62              	.LBE4:
  56:Src/stm32f0xx_hal_msp.c **** 
  57:Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  58:Src/stm32f0xx_hal_msp.c ****   /* SVC_IRQn interrupt configuration */
  59:Src/stm32f0xx_hal_msp.c ****   HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
  63              		.loc 1 59 0
  64 0028 0638     		sub	r0, r0, #6
  65 002a 0021     		mov	r1, #0
  66 002c 0022     		mov	r2, #0
  67 002e FFF7FEFF 		bl	HAL_NVIC_SetPriority
  68              	.LVL0:
  60:Src/stm32f0xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  61:Src/stm32f0xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  69              		.loc 1 61 0
  70 0032 0220     		mov	r0, #2
  71 0034 4042     		neg	r0, r0
  72 0036 0021     		mov	r1, #0
  73 0038 0022     		mov	r2, #0
  74 003a FFF7FEFF 		bl	HAL_NVIC_SetPriority
  75              	.LVL1:
  62:Src/stm32f0xx_hal_msp.c ****   /* SysTick_IRQn interrupt configuration */
  63:Src/stm32f0xx_hal_msp.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
  76              		.loc 1 63 0
  77 003e 0120     		mov	r0, #1
  78 0040 4042     		neg	r0, r0
  79 0042 0021     		mov	r1, #0
  80 0044 0022     		mov	r2, #0
  81 0046 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  82              	.LVL2:
  83              	.LBE2:
  64:Src/stm32f0xx_hal_msp.c **** 
  65:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  66:Src/stm32f0xx_hal_msp.c **** 
  67:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  68:Src/stm32f0xx_hal_msp.c **** }
  84              		.loc 1 68 0
  85 004a 03B0     		add	sp, sp, #12
  86              		@ sp needed
  87 004c 00BD     		pop	{pc}
  88              	.L3:
  89 004e C046     		.align	2
  90              	.L2:
  91 0050 00100240 		.word	1073876992
  92              		.cfi_endproc
  93              	.LFE34:
  94              		.fnend
  96              		.text
  97              	.Letext0:
  98              		.file 2 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f051x8.h"
  99              		.file 3 "/usr/include/newlib/machine/_default_types.h"
 100              		.file 4 "/usr/include/newlib/sys/_stdint.h"
 101              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
ARM GAS  /tmp/ccA0qKmQ.s 			page 4


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f0xx_hal_msp.c
     /tmp/ccA0qKmQ.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccA0qKmQ.s:23     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccA0qKmQ.s:91     .text.HAL_MspInit:0000000000000050 $d
      .ARM.exidx.text.HAL_MspInit:0000000000000000 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
__aeabi_unwind_cpp_pr0
