

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 2700 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               48e293453df1fbca85f95b4ef3d81d0c  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting PTX file and ptxas options    1: mri-gridding.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: mri-gridding.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting specific PTX file named mri-gridding.1.sm_70.ptx 
Extracting specific PTX file named mri-gridding.2.sm_70.ptx 
EExtracting PTX file and ptxas options    3: mri-gridding.3.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    4: mri-gridding.4.sm_70.ptx -arch=sm_70
xtracting specific PTX file named mri-gridding.3.sm_70.ptx 
Extracting specific PTX file named mri-gridding.4.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404c94, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "cutoff2_c" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "cutoff_c" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "gridSize_c" from 0x180 to 0x18c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "size_xy_c" from 0x18c to 0x190 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "_1overCutoff2_c" from 0x190 to 0x194 (global memory space) 5
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x200 to 0x4000200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000200 to 0x4400200 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14reorder_kerneliPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12gridding_GPUP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot10" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot11" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14scan_L1_kerneljPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14scan_L1_kerneljPjS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter1_kernelPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter2_kernelPjj'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10uniformAddjPjS_E3uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddjPjS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log1" from 0x4400200 to 0x8400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log2" from 0x8400200 to 0xc400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log3" from 0xc400200 to 0x10400200 (global memory space)
GPGPU-Sim PTX: Warning NVM_flag was declared previous at mri-gridding.2.sm_70.ptx:20 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z9splitSortiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmoiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmqiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmuiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmwiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm1iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm2iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmbiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmdiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmbiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmdiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmoiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmqiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmuiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmwiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm1iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm2iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmgiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm3iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm4iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmiiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm5iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm6iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmgiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm3iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm4iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmiiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm6iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm5iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitRearrangeiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=28
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff' : regs=39, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z14reorder_kerneliPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z10uniformAddjPjS_' : regs=8, lmem=0, smem=16, cmem=376
GPGPU-Sim PTX: Kernel '_Z18scan_inter2_kernelPjj' : regs=19, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z18scan_inter1_kernelPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z14scan_L1_kerneljPjS_' : regs=22, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z14splitRearrangeiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm5iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm6iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmiiiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm4iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm3iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmgiiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm6iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm5iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmiiiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm4iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm3iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmgiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm2iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm1iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmwiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmuiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmqiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmoiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmdiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmbiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmdiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmbiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm2iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm1iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmwiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmuiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmqiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmoiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z9splitSortiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404aee, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404948, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_ : hostFun 0x0x4047b2, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_ : hostFun 0x0x40463d, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_ : hostFun 0x0x4044c8, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_ : hostFun 0x0x404353, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_ : hostFun 0x0x4041de, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14reorder_kerneliPjP20ReconstructionSampleS1_ : hostFun 0x0x404069, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ede, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ce5, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403aec, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c470; deviceAddress = cutoff2_c; deviceName = cutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c474; deviceAddress = cutoff_c; deviceName = cutoff_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c478; deviceAddress = gridSize_c; deviceName = gridSize_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 12 bytes
GPGPU-Sim PTX registering constant gridSize_c (12 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c484; deviceAddress = size_xy_c; deviceName = size_xy_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant size_xy_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c488; deviceAddress = _1overCutoff2_c; deviceName = _1overCutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant _1overCutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c4a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x461c4a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddjPjS_ : hostFun 0x0x405ec1, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter2_kernelPjj : hostFun 0x0x405d6f, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter1_kernelPjj : hostFun 0x0x405c33, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z14scan_L1_kerneljPjS_ : hostFun 0x0x405aef, fat_cubin_handle = 3
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitRearrangeiiPjS_S_S_S_ : hostFun 0x0x40a3f5, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm5iiPjS_S_S_S_ : hostFun 0x0x40a1fd, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm6iiPjS_S_S_S_ : hostFun 0x0x40a005, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmiiiPjS_S_S_S_ : hostFun 0x0x409e0d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm4iiPjS_S_S_S_ : hostFun 0x0x409c15, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm3iiPjS_S_S_S_ : hostFun 0x0x409a1d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmgiiPjS_S_S_S_ : hostFun 0x0x409825, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm6iiPjS_S_ : hostFun 0x0x40963a, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm5iiPjS_S_ : hostFun 0x0x4094a4, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmiiiPjS_S_ : hostFun 0x0x40930e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm4iiPjS_S_ : hostFun 0x0x409178, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm3iiPjS_S_ : hostFun 0x0x408fe2, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmgiiPjS_S_ : hostFun 0x0x408e4c, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm2iiPjS_S_S_S_ : hostFun 0x0x408ca9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm1iiPjS_S_S_S_ : hostFun 0x0x408ab1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmwiiPjS_S_S_S_ : hostFun 0x0x4088b9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmuiiPjS_S_S_S_ : hostFun 0x0x4086c1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmqiiPjS_S_S_S_ : hostFun 0x0x4084c9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmoiiPjS_S_S_S_ : hostFun 0x0x4082d1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmdiiPjS_S_S_S_ : hostFun 0x0x4080d9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmbiiPjS_S_S_S_ : hostFun 0x0x407ee1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmdiiPjS_S_ : hostFun 0x0x407cf6, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmbiiPjS_S_ : hostFun 0x0x407b60, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm2iiPjS_S_ : hostFun 0x0x4079ca, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm1iiPjS_S_ : hostFun 0x0x407834, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmwiiPjS_S_ : hostFun 0x0x40769e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmuiiPjS_S_ : hostFun 0x0x407508, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmqiiPjS_S_ : hostFun 0x0x407372, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmoiiPjS_S_ : hostFun 0x0x4071dc, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z9splitSortiiPjS_S_ : hostFun 0x0x407046, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x4a1c580; deviceAddress = NVM_log1; deviceName = NVM_log1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log1 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x8a1c580; deviceAddress = NVM_log2; deviceName = NVM_log2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log2 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xca1c580; deviceAddress = NVM_log3; deviceName = NVM_log3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log3 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x10a1c580; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping

Reading parameters
  Total amount of GPU memory: 2147483648 bytes
  Number of samples = 2655910
  Grid Size = 256x256x256
  Input Matrix Size = 60x60x60
  Recon Matrix Size = 60x60x60
  Kernel Width = 5.000000
  KMax = 150.00 150.00 150.00
  Oversampling = 5.000000
  GPU Binsize = 32
  Use LUT = Yes
Reading input data from files
Generating Look-Up Table
Running gold version
Running CUDA version
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c470
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff2_c+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c474
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff_c+0 @0x104 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c478
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 12 bytes  to  symbol gridSize_c+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c484
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol size_xy_c+0 @0x18c ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c488
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol _1overCutoff2_c+0 @0x190 ...
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe8dc66fbc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe8dc66fb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc66fb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc66fa8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc66fa0..

GPGPU-Sim PTX: cudaLaunch for 0x0x408fe2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14splitSort_nvm3iiPjS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z14splitSort_nvm3iiPjS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14splitSort_nvm3iiPjS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14splitSort_nvm3iiPjS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14splitSort_nvm3iiPjS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14splitSort_nvm3iiPjS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z14splitSort_nvm3iiPjS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe0b0 (mri-gridding.4.sm_70.ptx:6029) @%p2 bra BB18_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe0e0 (mri-gridding.4.sm_70.ptx:6038) shl.b32 %r86, %r3, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe100 (mri-gridding.4.sm_70.ptx:6042) @%p3 bra BB18_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe118 (mri-gridding.4.sm_70.ptx:6048) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xe5b0 (mri-gridding.4.sm_70.ptx:6197) @%p4 bra BB18_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe6a0 (mri-gridding.4.sm_70.ptx:6234) setp.ne.s32%p7, %r3, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xe5c8 (mri-gridding.4.sm_70.ptx:6202) @%p5 bra BB18_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe680 (mri-gridding.4.sm_70.ptx:6228) shl.b32 %r361, %r361, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xe698 (mri-gridding.4.sm_70.ptx:6231) @%p6 bra BB18_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe6a0 (mri-gridding.4.sm_70.ptx:6234) setp.ne.s32%p7, %r3, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xe6a8 (mri-gridding.4.sm_70.ptx:6235) @%p7 bra BB18_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe6e0 (mri-gridding.4.sm_70.ptx:6245) mov.u32 %r362, %r90;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xe6e8 (mri-gridding.4.sm_70.ptx:6246) @%p4 bra BB18_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe7e8 (mri-gridding.4.sm_70.ptx:6285) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xe708 (mri-gridding.4.sm_70.ptx:6252) @%p9 bra BB18_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe7d0 (mri-gridding.4.sm_70.ptx:6280) shl.b32 %r362, %r362, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xe7e0 (mri-gridding.4.sm_70.ptx:6282) @%p10 bra BB18_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe7e8 (mri-gridding.4.sm_70.ptx:6285) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xe968 (mri-gridding.4.sm_70.ptx:6333) @%p15 bra BB18_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe970 (mri-gridding.4.sm_70.ptx:6335) @%p2 bra BB18_18;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xe970 (mri-gridding.4.sm_70.ptx:6335) @%p2 bra BB18_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb18 (mri-gridding.4.sm_70.ptx:6423) @%p3 bra BB18_20;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xeb18 (mri-gridding.4.sm_70.ptx:6423) @%p3 bra BB18_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb78 (mri-gridding.4.sm_70.ptx:6443) membar.gl;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xebc8 (mri-gridding.4.sm_70.ptx:6454) @%p18 bra BB18_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec48 (mri-gridding.4.sm_70.ptx:6479) @%p2 bra BB18_24;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xec48 (mri-gridding.4.sm_70.ptx:6479) @%p2 bra BB18_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed10 (mri-gridding.4.sm_70.ptx:6507) mov.u32 %r69, %nctaid.x;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xed20 (mri-gridding.4.sm_70.ptx:6509) @%p3 bra BB18_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed48 (mri-gridding.4.sm_70.ptx:6517) setp.eq.s32%p1, %r67, %r68;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xee40 (mri-gridding.4.sm_70.ptx:6568) @!%p1 bra BB18_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeeb8 (mri-gridding.4.sm_70.ptx:6593) ret;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xee48 (mri-gridding.4.sm_70.ptx:6569) bra.uni BB18_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xee50 (mri-gridding.4.sm_70.ptx:6572) mov.u32 %r330, %ctaid.y;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14splitSort_nvm3iiPjS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14splitSort_nvm3iiPjS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z14splitSort_nvm3iiPjS_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z14splitSort_nvm3iiPjS_S_'
Destroy streams for kernel 1: size 0
kernel_name = _Z14splitSort_nvm3iiPjS_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 511895
gpu_sim_insn = 1026882666
gpu_ipc =    2006.0416
gpu_tot_sim_cycle = 511895
gpu_tot_sim_insn = 1026882666
gpu_tot_ipc =    2006.0416
gpu_tot_issued_cta = 2594
gpu_occupancy = 59.2729% 
gpu_tot_occupancy = 59.2729% 
max_total_param_size = 0
gpu_stall_dramfull = 52177
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      25.2603
partiton_level_parallism_total  =      25.2603
partiton_level_parallism_util =      28.4010
partiton_level_parallism_util_total  =      28.4010
L2_BW  =     915.0291 GB/Sec
L2_BW_total  =     915.0291 GB/Sec
gpu_total_sim_rate=206824
############## bottleneck_stats #############
cycles: core 511895, icnt 511895, l2 511895, dram 384373
gpu_ipc	2006.042
gpu_tot_issued_cta = 2594, average cycles = 197
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 1234394 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 952532 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.213	80
L1D data util	0.728	80	0.762	57
L1D tag util	0.243	80	0.254	57
L2 data util	0.478	64	0.486	55
L2 tag util	0.395	64	0.404	55
n_l2_access	 12945588
icnt s2m util	0.000	0	0.000	55	flits per packet: -nan
icnt m2s util	0.000	0	0.000	55	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.310	32	0.315	3

latency_l1_hit:	69957938, num_l1_reqs:	1747618
L1 hit latency:	40
latency_l2_hit:	-1435923402, num_l2_reqs:	8613035
L2 hit latency:	830
latency_dram:	-1170885958, num_dram_reqs:	4277989
DRAM latency:	730

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.938
smem size	0.228
thread slot	0.625
TB slot    	0.156
L1I tag util	0.474	80	0.497	57

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.122	80	0.128	57
sp pipe util	0.000	0	0.000	57
sfu pipe util	0.000	0	0.000	57
ldst mem cycle	0.144	80	0.151	57

smem port	0.459	80

n_reg_bank	16
reg port	0.114	16	0.176	1
L1D tag util	0.243	80	0.254	57
L1D fill util	0.040	80	0.044	5
n_l1d_mshr	4096
L1D mshr util	0.012	80
n_l1d_missq	16
L1D missq util	0.050	80
L1D hit rate	0.175
L1D miss rate	0.704
L1D rsfail rate	0.121
L2 tag util	0.395	64	0.404	55
L2 fill util	0.038	64	0.038	6
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.123	64	0.125	27
L2 missq util	0.002	64	0.003	3
L2 hit rate	0.668
L2 miss rate	0.330
L2 rsfail rate	0.001

dram activity	0.589	32	0.601	3

load trans eff	0.248
load trans sz	32.000
load_useful_bytes 26725136, load_transaction_bytes 107564608, icnt_m2s_bytes 0
n_gmem_load_insns 210094, n_gmem_load_accesses 3361394
n_smem_access_insn 3937719, n_smem_accesses 18796160

tmp_counter/12	0.421

run 0.036, fetch 0.001, sync 0.559, control 0.003, data 0.382, struct 0.019
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 111474, Miss = 90024, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 16232
	L1D_cache_core[1]: Access = 108096, Miss = 86368, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 14252
	L1D_cache_core[2]: Access = 108096, Miss = 86570, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 13941
	L1D_cache_core[3]: Access = 108096, Miss = 86706, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 13844
	L1D_cache_core[4]: Access = 108096, Miss = 86448, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 14686
	L1D_cache_core[5]: Access = 111474, Miss = 90412, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 16254
	L1D_cache_core[6]: Access = 108096, Miss = 85787, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 13975
	L1D_cache_core[7]: Access = 108096, Miss = 86674, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 15344
	L1D_cache_core[8]: Access = 111474, Miss = 89351, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 14184
	L1D_cache_core[9]: Access = 108096, Miss = 86637, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 16116
	L1D_cache_core[10]: Access = 111474, Miss = 89192, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 14570
	L1D_cache_core[11]: Access = 111474, Miss = 90553, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 14847
	L1D_cache_core[12]: Access = 111474, Miss = 89851, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 15095
	L1D_cache_core[13]: Access = 108096, Miss = 86740, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 16658
	L1D_cache_core[14]: Access = 111474, Miss = 88921, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 14067
	L1D_cache_core[15]: Access = 108096, Miss = 86537, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 13343
	L1D_cache_core[16]: Access = 108096, Miss = 86782, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 15192
	L1D_cache_core[17]: Access = 111474, Miss = 88846, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 14080
	L1D_cache_core[18]: Access = 108096, Miss = 86731, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 14401
	L1D_cache_core[19]: Access = 111474, Miss = 89127, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 13709
	L1D_cache_core[20]: Access = 108096, Miss = 86875, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 15269
	L1D_cache_core[21]: Access = 111474, Miss = 89108, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 16172
	L1D_cache_core[22]: Access = 111474, Miss = 88405, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 14474
	L1D_cache_core[23]: Access = 108096, Miss = 86519, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 15413
	L1D_cache_core[24]: Access = 108096, Miss = 86601, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 16268
	L1D_cache_core[25]: Access = 108096, Miss = 87224, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 17959
	L1D_cache_core[26]: Access = 108096, Miss = 86050, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 13549
	L1D_cache_core[27]: Access = 111474, Miss = 88942, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 13762
	L1D_cache_core[28]: Access = 108096, Miss = 86848, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 14565
	L1D_cache_core[29]: Access = 111474, Miss = 90258, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 15369
	L1D_cache_core[30]: Access = 108096, Miss = 86383, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 14503
	L1D_cache_core[31]: Access = 108096, Miss = 86887, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 16392
	L1D_cache_core[32]: Access = 108096, Miss = 86365, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 15233
	L1D_cache_core[33]: Access = 111474, Miss = 90164, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 17181
	L1D_cache_core[34]: Access = 108096, Miss = 86542, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 13797
	L1D_cache_core[35]: Access = 108096, Miss = 85863, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 15343
	L1D_cache_core[36]: Access = 108096, Miss = 87080, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 16799
	L1D_cache_core[37]: Access = 108096, Miss = 86724, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 16397
	L1D_cache_core[38]: Access = 108096, Miss = 86302, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 14305
	L1D_cache_core[39]: Access = 111474, Miss = 89014, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 13939
	L1D_cache_core[40]: Access = 111474, Miss = 89062, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 16942
	L1D_cache_core[41]: Access = 108096, Miss = 87144, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 16046
	L1D_cache_core[42]: Access = 108096, Miss = 86322, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 14357
	L1D_cache_core[43]: Access = 110356, Miss = 88076, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 14543
	L1D_cache_core[44]: Access = 111474, Miss = 89876, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 14759
	L1D_cache_core[45]: Access = 108096, Miss = 86440, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 14645
	L1D_cache_core[46]: Access = 111474, Miss = 89908, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 14393
	L1D_cache_core[47]: Access = 111474, Miss = 89291, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 13900
	L1D_cache_core[48]: Access = 111474, Miss = 89384, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 14795
	L1D_cache_core[49]: Access = 108096, Miss = 86464, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 16151
	L1D_cache_core[50]: Access = 108096, Miss = 86022, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 14051
	L1D_cache_core[51]: Access = 111474, Miss = 88623, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 13343
	L1D_cache_core[52]: Access = 108096, Miss = 85940, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 15003
	L1D_cache_core[53]: Access = 111474, Miss = 89392, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 15960
	L1D_cache_core[54]: Access = 111474, Miss = 89605, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 15310
	L1D_cache_core[55]: Access = 108096, Miss = 87822, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 16044
	L1D_cache_core[56]: Access = 108096, Miss = 86139, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 14968
	L1D_cache_core[57]: Access = 114852, Miss = 91765, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 15305
	L1D_cache_core[58]: Access = 108096, Miss = 85994, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 13414
	L1D_cache_core[59]: Access = 108096, Miss = 85782, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 14849
	L1D_cache_core[60]: Access = 108096, Miss = 86112, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 15457
	L1D_cache_core[61]: Access = 108096, Miss = 86395, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 15808
	L1D_cache_core[62]: Access = 108096, Miss = 86387, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 15177
	L1D_cache_core[63]: Access = 108096, Miss = 86843, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 17348
	L1D_cache_core[64]: Access = 111474, Miss = 88937, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 15490
	L1D_cache_core[65]: Access = 108096, Miss = 86397, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 15150
	L1D_cache_core[66]: Access = 111474, Miss = 89082, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 14479
	L1D_cache_core[67]: Access = 108096, Miss = 86473, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 15031
	L1D_cache_core[68]: Access = 111474, Miss = 88832, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 16036
	L1D_cache_core[69]: Access = 111474, Miss = 88601, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 15481
	L1D_cache_core[70]: Access = 108096, Miss = 85786, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 15325
	L1D_cache_core[71]: Access = 108096, Miss = 86875, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 16058
	L1D_cache_core[72]: Access = 108096, Miss = 86580, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 14665
	L1D_cache_core[73]: Access = 111474, Miss = 89194, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 15061
	L1D_cache_core[74]: Access = 111474, Miss = 88747, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 14958
	L1D_cache_core[75]: Access = 108096, Miss = 86660, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 14612
	L1D_cache_core[76]: Access = 108096, Miss = 86736, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 14958
	L1D_cache_core[77]: Access = 108096, Miss = 86777, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 15030
	L1D_cache_core[78]: Access = 111474, Miss = 88674, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 14514
	L1D_cache_core[79]: Access = 111474, Miss = 88246, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 14767
	L1D_total_cache_accesses = 8761414
	L1D_total_cache_misses = 7013796
	L1D_total_cache_miss_rate = 0.8005
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1205662
	L1D_cache_data_port_util = 0.044
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1708021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1649786
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1005117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3587
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39597
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5360195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 200545
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 228
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3361394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5400020

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1005117
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 200545
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
20580, 12362, 11074, 11074, 9786, 9786, 9786, 9786, 20580, 12362, 11074, 11074, 9786, 9786, 9786, 9786, 20580, 12362, 11074, 11074, 9786, 9786, 9786, 9786, 17640, 10596, 9492, 9492, 8388, 8388, 8388, 8388, 17640, 10596, 9492, 9492, 8388, 8388, 8388, 8388, 
gpgpu_n_tot_thrd_icount = 1117448512
gpgpu_n_tot_w_icount = 34920266
gpgpu_n_stall_shd_mem = 32587722
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1653373
gpgpu_n_mem_write_global = 11277248
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6681284
gpgpu_n_store_insn = 22046072
gpgpu_n_shmem_insn = 114251000
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3320320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14858441
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9339472
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5516705
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:83792102	W0_Idle:5761521	W0_Scoreboard:35404387	W1:614778	W2:477296	W3:0	W4:477296	W5:0	W6:0	W7:0	W8:477296	W9:0	W10:81	W11:0	W12:0	W13:0	W14:0	W15:0	W16:521394	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:32352125
single_issue_nums: WS0:11252772	WS1:8207416	WS2:7730039	WS3:7730039	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13226984 {8:1653373,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 263018624 {8:5877228,40:5400020,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66134920 {40:1653373,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 90217984 {8:11277248,}
maxmflatency = 10630 
max_icnt2mem_latency = 9721 
maxmrqlatency = 1201 
max_icnt2sh_latency = 928 
averagemflatency = 797 
avg_icnt2mem_latency = 545 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 25 
mrq_lat_table:257076 	198260 	139456 	185975 	277841 	603686 	376559 	128279 	19029 	763 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1924432 	2787922 	4091070 	4003989 	48290 	42073 	32845 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	41508 	28192 	50846 	1068704 	1225724 	1289235 	1464349 	1807667 	4171524 	1693161 	21348 	40994 	27369 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5099708 	1871217 	1644682 	1542283 	1297511 	898666 	453712 	116738 	6104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	231 	514 	132 	5 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120        64        88        72        96       112       104        80       112       104        80        88        72       112       112        64 
dram[1]:       104        67        80        96        96       128        88        83       112       104        80        96        72       112       120        72 
dram[2]:        88        96        88        88       112       120        88        87       104       120        80        96       112       120        80        64 
dram[3]:        80        88        96        88       112       120        96        96       104       120        80        96       112       120        80        64 
dram[4]:       104        72        96        80       112       128        83        67       104       112        80        96       102       112       120        64 
dram[5]:       104        64        88        80       112       128        87        72       104       112        80        96        96       112       120        64 
dram[6]:       104        80        80       104       112       120        88        88        88       112        80        80        88       112        64        80 
dram[7]:       104        80        96       104       112       120        88        88        88       112        80        81        88       112        64        80 
dram[8]:        88        80        96        96       112       120        88        88       104       112        88        80        96       122        64       112 
dram[9]:        88        96        96        96       120       128        88        88       104       112        88        80        96       128        72       112 
dram[10]:        96        72        96        88       112       120        96        80       104        96        80        80        96       104        96        72 
dram[11]:        96        72        96        88       112       120        96       104       104        96        80        80        96       104        72        72 
dram[12]:        72        72        72        80        88        88        72        72        96       112        72        80        80        72       112        64 
dram[13]:        64        72        80        88        88       120        72        72       104       112        72        80        81        96       112        64 
dram[14]:        72        88        88        88        96       120        88        96       120        94        72       112        72        72        96        64 
dram[15]:        72        88        88        88        96       120        88        96       120        96        72       112        72        72        96        64 
dram[16]:        72        88        96        96        96       120        80        88       104       104        72        80        72        80       104        88 
dram[17]:       104        72       112        96       112       128       112        88       104       104        72        80        72       104       104        88 
dram[18]:       104        88       120        80       112       128       104       104        96        80        80        80        80       112        80        64 
dram[19]:        80       104       120        80        96       128       104        96       104        85        64        80       128       112        64        88 
dram[20]:        64       112       120        88        88       128       104        96       120       112        72        72       112       112        64        80 
dram[21]:        80       112       120        88        96       128       112        96       120       112        72        72       114       112        80        64 
dram[22]:        96       104       120        96       104       128       104        96        96        88        72        72       112       120        88        64 
dram[23]:       100        72       120        96       104       128       112        88        96        88        72        72       112       120        88        80 
dram[24]:       112        72       120        80       112       128       104        80       104       104        88        72       120       112        88        88 
dram[25]:        72       112       112        80       120       128       104        80       104       104        88        72       120       112        72        96 
dram[26]:        64        72       128        72       112       128       104        72       112        88        72        80        72       104        64        80 
dram[27]:        80        96       120        72       104       128       104        64       112        88        72        80        73       104        64        64 
dram[28]:        64        72        80        88        80        80        64        96        88       120       104        80        71        99        64        64 
dram[29]:        64        88       104        88        80       128        64        96        88       120       104        80        76       112       112        64 
dram[30]:        88        88        88        80       112       128        88       104       112        96        80        80       104       104        72        72 
dram[31]:        88        88        72        80       112       128        88       104       112       102        96        88       104       104        72        72 
maximum service time to same row:
dram[0]:     33932     34978     33665     34232     34400     34785     46002     42578     44775     46650     42036     41729     41392     35149     40203     40667 
dram[1]:     33919     35282     33675     34309     34390     34970     47151     44566     43952     46355     41968     42028     41142     42022     35867     40544 
dram[2]:     34491     34140     34069     34104     34433     34026     46554     44949     41793     41778     41999     42124     41789     42259     35430     40631 
dram[3]:     34479     33996     34144     33935     34473     33880     46671     45071     41645     41750     41990     41803     41711     42032     39935     35689 
dram[4]:     33963     33887     33758     33897     33940     33081     43459     41639     42074     40570     42080     41920     41387     42002     40045     35223 
dram[5]:     33870     33964     33911     33871     33876     33050     43473     41677     42109     40480     42013     41845     41538     41961     35443     35801 
dram[6]:     34189     34112     34279     33585     33932     33251     44522     42546     42089     40646     41799     42325     41524     42437     35033     41287 
dram[7]:     34436     33840     34464     33651     34150     33309     44603     42671     42117     40647     41921     42502     41651     42446     35342     41228 
dram[8]:     34521     34423     34322     33627     34139     33604     42107     45023     40611     40940     41987     42390     35630     42477     39831     41105 
dram[9]:     34491     34016     34021     33171     34055     33308     41109     44364     40746     40995     41580     41835     35857     41931     39749     40498 
dram[10]:     34654     33417     33575     33486     34599     34072     41908     41703     43406     41039     42100     41893     41081     41967     39757     34767 
dram[11]:     34675     33488     33726     33570     34688     34227     42482     41784     43404     41293     42163     42029     41126     41989     39869     35249 
dram[12]:     34585     34197     34143     33806     35203     33457     45277     44856     45433     44036     56463     55058     55542     55285     35699     41627 
dram[13]:     34569     34197     34075     33806     35139     33363     45371     44623     45588     44143     45878     47446     44902     46002     35316     44257 
dram[14]:     34213     34097     35223     33846     34540     33884     43041     43019     42914     41475     42703     42676     41768     41611     41045     35592 
dram[15]:     34162     34010     35233     33825     34675     33830     41765     42726     41593     40353     42598     42708     41769     41466     41161     34917 
dram[16]:     34810     33745     34222     33526     34728     33338     43468     42992     44550     43369     42575     42691     41891     35714     41037     40729 
dram[17]:     35023     34052     34374     34170     34515     33425     45428     44136     43869     42942     42996     42968     41850     35858     41009     40960 
dram[18]:     34840     34130     34588     33872     35038     34240     43649     45524     42288     42590     42931     42906     42048     41782     35847     41037 
dram[19]:     34882     33996     34589     33585     35068     34093     43781     45641     42075     42565     42935     42864     41900     41595     35545     40731 
dram[20]:     34288     33943     34010     33548     33486     33997     42306     40489     42044     42158     43188     43033     41522     41389     41245     35621 
dram[21]:     34283     33963     33805     33618     33522     34051     42342     40487     42062     41855     42932     43116     41642     41510     41266     35220 
dram[22]:     34335     34436     34632     33520     33761     33917     41728     41603     42642     43464     43173     43157     41727     41894     35626     36074 
dram[23]:     34448     34544     34697     33583     33866     33976     41812     41704     42711     43405     43303     43212     41655     35793     35184     41279 
dram[24]:     34147     34379     34144     33963     34852     35049     44383     41876     43393     42113     43326     43197     42136     36064     35541     41248 
dram[25]:     34209     33730     33671     33706     34769     34727     43425     41219     43462     42177     42910     42607     42003     41633     35204     40726 
dram[26]:     34087     33817     33649     32981     34369     35227     40744     42744     41006     39600     43042     42529     41772     41800     34797     40715 
dram[27]:     34050     33953     33907     32989     34372     35475     41385     42828     40940     39849     43099     42940     41836     41823     41041     34738 
dram[28]:     33881     34611     33865     33754     34669     34091     44253     45457     43803     46267     56391     53630     54954     53642     49328     35740 
dram[29]:     34068     34543     33851     33718     34675     34012     44371     45272     43959     46382     45355     46182     45209     45493     35662     42016 
dram[30]:     34009     34572     33635     34948     34795     35111     48428     43408     42894     44108     42019     42049     41788     41606     35150     40376 
dram[31]:     33933     34478     33700     34786     34719     35077     47150     43124     41594     42974     42003     41908     35747     41650     40506     40414 
average row accesses per activate:
dram[0]: 11.208333 10.027542 13.257862 13.833887 14.364583 14.738351 14.700361 15.980469 14.723022 15.137681 13.960133 15.494465 13.456790 14.555932 11.314010  9.797040 
dram[1]: 12.848314 10.524336 13.548077 15.021583 15.021739 16.156862 15.601533 15.984436 14.974730 15.017921 14.893238 16.061069 13.162651 13.553459 10.566591  9.895075 
dram[2]: 11.584352 10.388026 13.490566 15.178832 14.496504 15.135036 15.722008 15.661597 14.935715 15.118279 16.472441 16.000000 14.162867 13.335366 11.280871  9.991323 
dram[3]:  9.763374 10.002137 13.941559 14.910395 15.216117 14.232877 15.338346 14.888086 14.749117 13.842623 15.188406 15.306859 13.412308 11.837399 10.384444  9.755838 
dram[4]:  9.244095 11.497573 13.660256 14.772242 14.778571 13.872910 15.238806 15.092592 14.382253 14.377163 15.441176 16.603174 13.964401 13.748407 10.111828 10.983213 
dram[5]:  9.797495 10.416667 13.905538 13.700658 15.793893 13.794020 15.464151 15.426415 14.397959 14.850000 15.879246 15.611940 13.422360 14.406667  9.819327 10.116998 
dram[6]: 10.585202  9.696538 13.110769 14.297945 14.644366 14.317242 16.240963 15.366037 14.759856 14.594405 15.757576 16.439217 13.818471 13.193252 11.501235  9.752621 
dram[7]: 10.986079 10.331169 13.172839 14.277397 14.394464 14.268042 16.421053 15.541985 14.551237 14.176271 15.513011 16.654762 13.888179 12.928144 10.964705 10.197803 
dram[8]: 10.112766 10.376940 13.874172 14.184300 14.545455 13.893333 15.969112 16.125984 14.003367 13.946128 16.186769 16.828686 14.466666 13.395061  9.891720 10.796729 
dram[9]:  9.895833 10.432072 14.706294 14.026936 15.153285 14.333333 15.665400 15.323308 14.473867 14.249135 16.057915 15.512915 14.006473 13.307927  9.704782 10.494331 
dram[10]:  9.962421 10.233480 13.894737 14.486207 14.791367 14.501730 14.166667 15.632184 14.650350 14.329861 15.483272 15.798508 13.495297 13.266666 10.632421 10.125813 
dram[11]:  9.830928 11.329238 14.789474 14.399318 14.558304 14.664335 14.533808 15.515152 15.206522 14.380623 15.046931 15.309353 13.471875 14.073718 10.251101 10.342163 
dram[12]:  8.930963  9.250559 10.843195 11.803859 12.206081 12.192053 11.600649 12.108109 12.326667 12.148868 12.297297 12.814685 11.640000 11.319403  9.194691  8.794433 
dram[13]: 10.231760 11.573935 12.885448 14.855124 14.639576 14.953736 14.229965 15.084871 15.901887 14.802083 15.050542 16.279070 13.693038 14.466666 11.384804 10.021692 
dram[14]:  9.839583 11.909091 13.667752 15.184783 15.377778 15.266666 15.000000 15.874510 14.701755 14.130584 15.205882 17.096775 12.925150 13.115853 10.495475 10.569161 
dram[15]:  9.941176 11.851759 14.323130 14.451724 16.318897 15.147058 15.032846 16.322580 15.079137 14.471831 15.432836 17.421488 12.913174 13.663492 10.184211 10.866510 
dram[16]: 10.834091 10.732394 14.796492 15.053572 15.604563 15.343284 14.739130 15.567568 14.673684 13.953333 15.439115 16.714285 14.316667 15.359155 10.485261 10.197803 
dram[17]: 10.462719 11.422500 13.867987 15.448529 15.574144 15.641509 14.783394 15.478928 14.704226 15.455882 16.216217 16.750000 13.368750 15.675090 10.750583 10.012959 
dram[18]: 10.492239 11.968831 13.817590 15.185454 15.288889 14.733813 15.132353 15.767442 15.659091 15.575188 14.861210 15.229927 13.585670 14.321312 11.023585  9.642260 
dram[19]: 10.258135 10.926540 13.788274 14.145270 15.805344 15.456604 15.770115 15.350944 15.543071 14.630281 15.758491 15.105072 14.148868 13.678125 11.092636  9.948164 
dram[20]: 10.397322 11.338271 12.809816 14.508772 14.464788 15.088235 15.344697 15.048327 15.601503 13.936027 15.416059 15.284672 13.938312 13.717461 10.051613 10.408989 
dram[21]:  9.810526 12.425474 13.037500 14.376307 14.767025 15.428572 15.671815 15.018587 15.431227 14.163822 15.791045 14.664335 13.256173 14.687075  9.774530 10.521542 
dram[22]: 10.399113 11.657360 13.223975 14.292517 14.578947 15.938697 14.996310 15.620155 15.509434 13.810811 15.537313 14.907802 13.212121 13.348624  9.995699 10.265625 
dram[23]: 10.482142 11.573233 13.521035 13.874587 14.545455 15.877863 14.647482 15.334600 15.747127 14.240418 15.795455 14.816901 13.616822 12.938416 11.794416 10.063044 
dram[24]: 10.404396 11.716837 13.315287 14.731449 14.880000 14.305555 14.397887 15.782102 15.961241 13.641891 15.441176 14.591549 14.322259 12.431429 11.157385 10.232301 
dram[25]: 10.467849 12.248663 12.824615 14.931900 15.283582 14.762589 14.632143 15.828125 14.945652 14.122377 16.186047 15.231618 14.923611 12.228413 10.190687 10.577625 
dram[26]: 10.818808 11.127711 13.401274 14.202703 14.957143 14.771428 15.202952 15.511451 14.040133 14.692857 15.382353 15.060284 13.811502 11.945652  9.421906 10.376392 
dram[27]: 10.845622 11.976684 13.460064 13.963455 14.767606 14.698582 15.262963 15.722008 14.182432 14.866426 15.500000 14.933333 14.058441 12.312849  9.762004 10.800926 
dram[28]:  8.671429  9.413954 10.943113 10.771930 11.238244 11.713355 11.810000 11.986622 11.862745 12.219269 13.127660 12.824742 10.906706 11.583333  9.000000  8.924892 
dram[29]: 11.289786 11.609694 13.836121 13.726974 13.137820 14.410526 14.749091 14.600000 14.381945 15.017921 16.679842 16.060377 14.422819 12.134615 10.358745 10.256579 
dram[30]: 10.579418 11.346535 13.638158 12.759147 14.581560 15.304832 15.598485 15.022223 15.277372 15.103703 16.697210 15.010753 14.551370 11.792000 10.971765 10.360000 
dram[31]: 10.128480 11.381188 13.731788 14.258503 14.179311 14.673759 16.442230 15.255639 15.281022 15.265918 16.867470 15.221818 14.319865 12.877551  9.784519 11.231884 
average row locality = 2186926/167069 = 13.089957
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2400      2400      2368      2368      2416      2416      2320      2320      2352      2412      2424      2432      2424      2432      2472      2480 
dram[1]:      2400      2408      2376      2372      2424      2424      2320      2328      2392      2416      2400      2440      2432      2436      2485      2464 
dram[2]:      2408      2408      2384      2376      2424      2408      2336      2344      2448      2440      2408      2416      2448      2456      2496      2448 
dram[3]:      2400      2408      2384      2368      2432      2408      2344      2348      2440      2440      2416      2432      2456      2456      2496      2457 
dram[4]:      2400      2416      2372      2384      2432      2416      2348      2328      2448      2432      2408      2400      2444      2420      2496      2472 
dram[5]:      2392      2408      2376      2392      2432      2416      2348      2336      2456      2432      2416      2400      2448      2416      2497      2472 
dram[6]:      2400      2416      2376      2372      2424      2416      2336      2336      2448      2432      2408      2432      2448      2408      2496      2464 
dram[7]:      2400      2416      2376      2372      2424      2416      2336      2336      2448      2432      2416      2436      2448      2412      2488      2464 
dram[8]:      2408      2416      2368      2368      2432      2416      2352      2336      2440      2432      2416      2440      2449      2432      2496      2472 
dram[9]:      2408      2416      2368      2368      2416      2412      2336      2316      2428      2408      2408      2420      2432      2440      2492      2472 
dram[10]:      2400      2400      2368      2376      2400      2408      2328      2328      2440      2424      2416      2416      2424      2432      2492      2465 
dram[11]:      2400      2408      2376      2384      2408      2408      2332      2344      2440      2440      2408      2432      2424      2448      2488      2464 
dram[12]:      2408      2400      2392      2372      2408      2408      2336      2336      2436      2428      2412      2440      2456      2440      2497      2464 
dram[13]:      2408      2400      2392      2392      2416      2416      2332      2320      2440      2424      2412      2440      2456      2432      2496      2464 
dram[14]:      2416      2408      2380      2384      2416      2400      2336      2320      2448      2428      2408      2432      2448      2440      2496      2473 
dram[15]:      2416      2404      2392      2384      2408      2400      2336      2320      2448      2424      2408      2408      2448      2432      2496      2472 
dram[16]:      2400      2400      2392      2384      2424      2408      2328      2336      2440      2424      2408      2420      2440      2441      2496      2472 
dram[17]:      2408      2392      2376      2376      2416      2432      2348      2336      2432      2424      2424      2424      2424      2432      2496      2464 
dram[18]:      2408      2408      2384      2372      2424      2424      2340      2348      2400      2408      2416      2416      2424      2456      2497      2488 
dram[19]:      2408      2404      2376      2364      2424      2424      2328      2340      2408      2408      2416      2408      2432      2456      2496      2488 
dram[20]:      2408      2408      2380      2368      2416      2416      2312      2336      2400      2420      2440      2420      2420      2448      2488      2473 
dram[21]:      2416      2408      2376      2368      2416      2416      2312      2328      2400      2424      2448      2420      2416      2440      2488      2480 
dram[22]:      2400      2400      2384      2368      2424      2424      2336      2328      2408      2408      2428      2412      2416      2433      2497      2480 
dram[23]:      2400      2400      2376      2372      2424      2424      2344      2328      2408      2400      2432      2416      2424      2440      2496      2480 
dram[24]:      2400      2408      2384      2364      2424      2424      2340      2336      2416      2392      2448      2424      2440      2448      2496      2480 
dram[25]:      2400      2400      2376      2364      2424      2408      2344      2332      2416      2392      2424      2416      2424      2456      2488      2472 
dram[26]:      2392      2400      2368      2376      2432      2416      2336      2336      2416      2376      2424      2420      2424      2432      2496      2480 
dram[27]:      2400      2400      2372      2376      2432      2416      2336      2344      2416      2376      2425      2424      2424      2432      2492      2488 
dram[28]:      2408      2404      2364      2368      2416      2424      2320      2352      2416      2368      2424      2424      2424      2448      2472      2496 
dram[29]:      2408      2400      2352      2368      2416      2424      2320      2344      2416      2368      2412      2416      2432      2444      2472      2484 
dram[30]:      2408      2400      2368      2368      2424      2384      2336      2336      2420      2376      2420      2416      2408      2440      2480      2472 
dram[31]:      2408      2400      2364      2372      2424      2400      2336      2336      2416      2368      2424      2408      2417      2432      2480      2476 
total dram reads = 1234394
bank skew: 2497/2312 = 1.08
chip skew: 38685/38436 = 1.01
number of total write accesses:
dram[0]:      5768      6167      5012      4944      4792      4680      4818      4865      4820      4894      4907      4864      5193      5019      5516      5353 
dram[1]:      5754      6279      5036      4995      4796      4680      4818      4887      4868      4914      4924      4868      5193      5014      5481      5360 
dram[2]:      6175      6150      5196      4850      4748      4811      4784      4895      4770      4894      4934      4982      5064      5103      5457      5360 
dram[3]:      6285      6120      5231      4903      4748      4832      4784      4896      4770      4904      4934      4982      5082      5079      5451      5320 
dram[4]:      6149      6139      5162      4814      4710      4742      4802      4791      4881      4764      4968      4966      4959      5081      5476      5274 
dram[5]:      6211      6204      5129      4826      4710      4752      4840      4802      4907      4770      4968      4966      4975      5100      5420      5256 
dram[6]:      6143      6281      5137      4863      4777      4768      4690      4786      4596      4790      4842      4852      5062      5061      5430      5410 
dram[7]:      6306      6394      5161      4900      4776      4768      4720      4786      4596      4810      4856      4856      5041      5074      5425      5433 
dram[8]:      6201      6003      5002      4897      4758      4802      4874      4824      4754      4716      4818      4904      5074      5105      5380      5348 
dram[9]:      6387      6135      5027      4962      4778      4824      4874      4824      4775      4716      4837      4904      5058      5158      5410      5320 
dram[10]:      6438      5895      5087      4970      4724      4946      4802      4818      4834      4714      4842      5043      5033      5187      5407      5577 
dram[11]:      6408      5876      5033      4999      4724      4952      4802      4818      4853      4747      4868      5056      5040      5175      5427      5566 
dram[12]:      5260      4976      3780      3911      3662      3886      3729      3736      3816      3966      3732      3731      3842      3928      4361      4315 
dram[13]:      6306      5953      4885      4941      4775      4974      4820      4844      4904      5058      4858      4866      4986      5099      5388      5360 
dram[14]:      6162      6176      4999      4923      4798      4766      4876      4766      4846      4645      4790      4992      4999      4979      5313      5465 
dram[15]:      6149      6159      5022      4931      4802      4758      4901      4766      4853      4648      4790      4992      5000      4989      5329      5436 
dram[16]:      6347      5714      5024      5012      4658      4706      4772      4674      4782      4866      4902      4950      4942      5122      5294      5365 
dram[17]:      6234      5755      4984      4999      4658      4730      4793      4706      4789      4923      4902      4964      4956      5121      5270      5428 
dram[18]:      6158      5933      5050      4925      4684      4608      4862      4728      4766      4794      4832      4850      5186      5087      5466      5253 
dram[19]:      6122      5929      5091      4959      4724      4608      4896      4744      4786      4822      4832      4860      5175      5122      5498      5241 
dram[20]:      5958      5859      4932      4802      4675      4644      4799      4718      4852      4742      4912      4868      5022      5010      5470      5349 
dram[21]:      6009      5731      4895      4802      4705      4644      4819      4718      4856      4756      4912      4885      5032      5031      5459      5396 
dram[22]:      6152      5777      4935      5018      4758      4790      4766      4689      4684      4645      4810      4966      5158      5159      5317      5301 
dram[23]:      6028      5818      4916      5010      4772      4790      4766      4696      4684      4662      4818      4966      5177      5263      5377      5318 
dram[24]:      6119      5786      4935      5009      4608      4698      4790      4720      4722      4558      4896      4756      4969      5024      5274      5333 
dram[25]:      6124      5808      4925      4939      4618      4698      4800      4720      4741      4562      4896      4775      4984      5106      5299      5378 
dram[26]:      6193      5920      5030      4936      4815      4732      4894      4748      4888      4814      4844      5066      5070      5197      5369      5434 
dram[27]:      6206      5791      5004      4975      4828      4768      4898      4748      4888      4824      4844      5074      5086      5219      5420      5454 
dram[28]:      5263      4681      3914      3909      3555      3550      3676      3706      3686      3910      3854      3961      3812      4101      4327      4430 
dram[29]:      6258      5769      4868      4933      4648      4634      4762      4794      4774      4998      4978      5088      4973      5219      5352      5483 
dram[30]:      6104      5847      4886      4982      4686      4806      4891      4712      4856      4686      4885      4877      4903      5230      5482      5422 
dram[31]:      6175      5861      4924      4965      4686      4820      4922      4720      4870      4703      4896      4896      4908      5238      5459      5415 
total dram writes = 2573962
bank skew: 6438/3550 = 1.81
chip skew: 82344/64335 = 1.28
average mf latency per bank:
dram[0]:       2458      2406      2607      2670      2576      2806      2711      2735      2691      2626      2617      2660      2721      2795      3180      3161
dram[1]:       2656      2502      2775      2812      2767      3015      2902      2928      2885      2816      2851      2872      2961      2983      3378      3387
dram[2]:       2528      2538      2663      2772      2832      2842      2951      2886      2891      2813      2854      2828      2987      2955      3387      3424
dram[3]:       2271      2330      2389      2513      2571      2560      2688      2603      2623      2541      2562      2556      2686      2694      3133      3151
dram[4]:       2344      2354      2491      2652      2613      2587      2676      2679      2582      2590      2584      2624      2742      2739      3132      3271
dram[5]:       2317      2345      2493      2641      2644      2581      2674      2665      2556      2566      2566      2600      2746      2710      3127      3250
dram[6]:       2354      2298      2541      2620      2650      2613      2767      2666      2726      2634      2591      2613      2740      2715      3187      3166
dram[7]:       2286      2248      2535      2575      2638      2598      2752      2637      2723      2615      2588      2607      2715      2708      3127      3163
dram[8]:       2304      2421      2545      2643      2635      2621      2692      2727      2678      2642      2635      2651      2824      2721      3156      3184
dram[9]:       2273      2381      2564      2653      2649      2629      2699      2747      2669      2653      2620      2653      2805      2742      3182      3159
dram[10]:       2348      2502      2614      2683      2762      2655      2826      2772      2747      2740      2698      2623      2897      2765      3271      3210
dram[11]:       2337      2509      2613      2653      2730      2642      2795      2748      2695      2711      2651      2594      2854      2719      3217      3226
dram[12]:       1873      2007      2168      2095      2241      2102      2297      2288      2225      2095      2236      2209      2452      2288      2880      2875
dram[13]:       2370      2528      2702      2687      2808      2665      2843      2860      2761      2657      2795      2744      3016      2821      3380      3329
dram[14]:       2330      2374      2606      2644      2699      2601      2769      2731      2635      2689      2632      2623      2788      2787      3195      3231
dram[15]:       2316      2341      2576      2604      2672      2574      2751      2712      2614      2668      2597      2593      2770      2744      3182      3225
dram[16]:       2264      2515      2540      2643      2702      2654      2742      2792      2675      2592      2587      2558      2845      2713      3226      3200
dram[17]:       2446      2671      2748      2814      2886      2824      2927      2987      2894      2808      2801      2805      3070      3007      3408      3380
dram[18]:       2494      2608      2781      2788      2887      2852      2856      2964      2917      2898      2846      2849      2934      3048      3264      3487
dram[19]:       2278      2370      2510      2493      2596      2572      2578      2666      2640      2617      2575      2565      2669      2756      3043      3214
dram[20]:       2397      2431      2577      2649      2670      2690      2705      2743      2588      2672      2572      2628      2769      2793      3121      3206
dram[21]:       2374      2435      2581      2645      2642      2683      2684      2750      2563      2659      2533      2617      2743      2744      3115      3206
dram[22]:       2380      2414      2637      2505      2702      2583      2697      2780      2695      2731      2594      2571      2734      2714      3199      3245
dram[23]:       2371      2409      2594      2505      2658      2569      2688      2790      2685      2739      2576      2566      2703      2795      3198      3223
dram[24]:       2348      2427      2624      2556      2720      2655      2711      2725      2713      2780      2631      2676      2785      2898      3167      3170
dram[25]:       2354      2450      2662      2604      2743      2681      2733      2744      2698      2783      2639      2687      2795      2859      3202      3175
dram[26]:       2410      2479      2686      2667      2783      2734      2808      2807      2718      2731      2657      2635      2809      2893      3244      3237
dram[27]:       2362      2486      2661      2649      2752      2700      2781      2777      2702      2693      2636      2603      2770      2857      3228      3211
dram[28]:       1920      2107      2169      2149      2307      2203      2283      2240      2270      2165      2202      2158      2380      2376      2871      2837
dram[29]:       2412      2599      2748      2683      2835      2754      2856      2791      2807      2692      2764      2685      2919      2891      3281      3288
dram[30]:       2397      2471      2682      2564      2717      2622      2705      2776      2644      2743      2616      2680      2797      2826      3139      3169
dram[31]:       2369      2434      2651      2544      2707      2579      2670      2736      2605      2707      2573      2636      2773      2813      3102      3093
maximum mf latency per bank:
dram[0]:       7203      7210      9986     10198     10276     10281     10293     10303     10308     10353     10312     10314      8076      8418      8088      8366
dram[1]:       6811      6815      9428      9427     10274     10277     10293     10297     10307     10362     10311     10312      9981      9483      8279      8668
dram[2]:       6944      6948      9302      9303     10277     10283     10293     10302     10313     10360     10317     10318     10127      9786      9306      9763
dram[3]:       6369      6373      8101      8099     10274     10277     10293     10297     10308     10363     10311     10312      9428      9957      9359      9968
dram[4]:       8644      8648      8668      8672      9330      9796      9588      9946      9656     10181      9701     10240      9684      9163      7215      7621
dram[5]:       8512      8516      9170      9171      9459      9930      9668     10026      9744     10224      9762     10247      9106      8821      7385      7758
dram[6]:       9968      9976      9990      9997     10048     10189     10066     10201     10109     10297     10151     10215      9242      8696      7251      7439
dram[7]:       9840      9844     10283     10284     10299     10306     10316     10360     10305     10306     10164     10240      9831      9458      7174      7600
dram[8]:       9700      9707     10281     10285     10296     10303     10316     10357     10302     10331     10194     10260     10012      9594      7548      7736
dram[9]:       9575      9579     10088      9750     10149     10266     10223     10278     10190     10298     10214     10302      8079      7910      7584      8000
dram[10]:       7850      7857     10306      9855     10254     10004     10373     10160     10630     10284     10015     10298      8266      7883      7455      7456
dram[11]:       8934      8938     10277     10178     10294     10198     10295     10311     10278     10246      9815     10216      7845      7669      8912      8913
dram[12]:       8802      8806     10274     10201     10292     10281     10299     10315     10308     10353     10312     10314      9212      9467      9237      9602
dram[13]:       8403      8407     10273     10230     10291     10276     10301     10355     10310     10349     10313     10315      9344      9585      9369      9741
dram[14]:       8271      8275     10280     10255     10292     10275     10302     10362     10306     10318     10277     10279      8277      8659      8383      8925
dram[15]:       7342      7346     10152      9883     10177     10091     10218     10185     10204     10181     10146     10147      8378      8778      8507      9095
dram[16]:       7210      7214     10278      9989     10276     10281     10293     10303     10308     10353     10312     10314      7906      8384      7995      8401
dram[17]:       6811      6815      9428      9427     10273     10276     10292     10296     10306     10361     10310     10311      9959      9499      8339      8557
dram[18]:       6944      6948      9302      9303     10277     10283     10293     10302     10313     10360     10317     10318     10087      9675      9323      9734
dram[19]:       6369      6373      8101      8099     10274     10277     10293     10297     10308     10363     10311     10312      9525      9955      9353      9915
dram[20]:       8644      8648      8668      8672      9319      9703      9588      9963      9703     10253      9710     10355      9544      9364      7166      7690
dram[21]:       8512      8516      9170      9171      9450      9840      9671      9980      9730     10233      9748     10282      8980      8818      7243      7781
dram[22]:       9968      9976      9990      9997     10048     10202     10066     10201     10109     10297     10151     10220      9095      8667      7032      7752
dram[23]:       9840      9844     10283     10284     10299     10306     10316     10360     10305     10306     10164     10240      9998      9472      7136      7758
dram[24]:       9700      9707     10281     10285     10296     10303     10316     10357     10302     10330     10193     10259     10076      9605      7608      7500
dram[25]:       9575      9579     10059      9750     10135     10265     10196     10277     10189     10297     10213     10301      8046      7952      7645      7862
dram[26]:       7850      7857     10260      9855     10224      9982     10400     10147     10620     10319     10083     10291      8173      7654      7455      7456
dram[27]:       8934      8938     10277     10178     10294     10198     10295     10311     10278     10246      9831     10156      8144      7536      8912      8913
dram[28]:       8802      8806     10276     10201     10291     10280     10304     10311     10307     10346     10308     10311      9454      9257      9725      9240
dram[29]:       8403      8407     10273     10230     10291     10274     10302     10356     10306     10342     10308     10311      9576      9349      9842      9369
dram[30]:       8271      8275     10280     10255     10292     10275     10302     10362     10306     10310     10274     10277      8667      8292      9004      8338
dram[31]:       7342      7346     10153      9914     10186     10090     10221     10200     10204     10174     10141     10143      8716      8406      9040      8453
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=258194 n_act=5231 n_pre=5215 n_ref_event=0 n_req=68742 n_rd=38436 n_rd_L2_A=0 n_write=0 n_wr_bk=81612 bw_util=0.3123
n_activity=247702 dram_eff=0.4846
bk0: 2400a 352298i bk1: 2400a 348656i bk2: 2368a 356404i bk3: 2368a 357730i bk4: 2416a 358308i bk5: 2416a 357839i bk6: 2320a 359017i bk7: 2320a 360036i bk8: 2352a 358135i bk9: 2412a 359310i bk10: 2424a 357048i bk11: 2432a 358225i bk12: 2424a 357150i bk13: 2432a 356784i bk14: 2472a 351214i bk15: 2480a 347610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923904
Row_Buffer_Locality_read = 0.936492
Row_Buffer_Locality_write = 0.907939
Bank_Level_Parallism = 2.290198
Bank_Level_Parallism_Col = 2.079536
Bank_Level_Parallism_Ready = 1.245368
write_to_read_ratio_blp_rw_average = 0.617883
GrpLevelPara = 1.761472 

BW Util details:
bwutil = 0.312322 
total_CMD = 384373 
util_bw = 120048 
Wasted_Col = 93471 
Wasted_Row = 14822 
Idle = 156032 

BW Util Bottlenecks: 
RCDc_limit = 15717 
RCDWRc_limit = 15816 
WTRc_limit = 40473 
RTWc_limit = 35729 
CCDLc_limit = 73199 
rwq = 0 
CCDLc_limit_alone = 63703 
WTRc_limit_alone = 34166 
RTWc_limit_alone = 32540 

Commands details: 
total_CMD = 384373 
n_nop = 258194 
Read = 38436 
Write = 0 
L2_Alloc = 0 
L2_WB = 81612 
n_act = 5231 
n_pre = 5215 
n_ref = 0 
n_req = 68742 
total_req = 120048 

Dual Bus Interface Util: 
issued_total_row = 10446 
issued_total_col = 120048 
Row_Bus_Util =  0.027177 
CoL_Bus_Util = 0.312322 
Either_Row_CoL_Bus_Util = 0.328272 
Issued_on_Two_Bus_Simul_Util = 0.011226 
issued_two_Eff = 0.034197 
queue_avg = 5.780255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.78026
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=258205 n_act=5106 n_pre=5090 n_ref_event=0 n_req=68893 n_rd=38517 n_rd_L2_A=0 n_write=0 n_wr_bk=81867 bw_util=0.3132
n_activity=246803 dram_eff=0.4878
bk0: 2400a 355008i bk1: 2408a 348546i bk2: 2376a 357236i bk3: 2372a 358647i bk4: 2424a 357908i bk5: 2424a 357901i bk6: 2320a 359498i bk7: 2328a 359310i bk8: 2392a 358345i bk9: 2416a 357853i bk10: 2400a 358605i bk11: 2440a 358544i bk12: 2432a 355098i bk13: 2436a 356861i bk14: 2485a 349418i bk15: 2464a 345945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925885
Row_Buffer_Locality_read = 0.937742
Row_Buffer_Locality_write = 0.910851
Bank_Level_Parallism = 2.307017
Bank_Level_Parallism_Col = 2.094487
Bank_Level_Parallism_Ready = 1.243579
write_to_read_ratio_blp_rw_average = 0.616582
GrpLevelPara = 1.764601 

BW Util details:
bwutil = 0.313196 
total_CMD = 384373 
util_bw = 120384 
Wasted_Col = 93188 
Wasted_Row = 13621 
Idle = 157180 

BW Util Bottlenecks: 
RCDc_limit = 15152 
RCDWRc_limit = 15036 
WTRc_limit = 41070 
RTWc_limit = 36173 
CCDLc_limit = 72569 
rwq = 0 
CCDLc_limit_alone = 63016 
WTRc_limit_alone = 34564 
RTWc_limit_alone = 33126 

Commands details: 
total_CMD = 384373 
n_nop = 258205 
Read = 38517 
Write = 0 
L2_Alloc = 0 
L2_WB = 81867 
n_act = 5106 
n_pre = 5090 
n_ref = 0 
n_req = 68893 
total_req = 120384 

Dual Bus Interface Util: 
issued_total_row = 10196 
issued_total_col = 120384 
Row_Bus_Util =  0.026526 
CoL_Bus_Util = 0.313196 
Either_Row_CoL_Bus_Util = 0.328244 
Issued_on_Two_Bus_Simul_Util = 0.011478 
issued_two_Eff = 0.034969 
queue_avg = 5.699422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.69942
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=257692 n_act=5120 n_pre=5104 n_ref_event=0 n_req=69151 n_rd=38648 n_rd_L2_A=0 n_write=0 n_wr_bk=82173 bw_util=0.3143
n_activity=249254 dram_eff=0.4847
bk0: 2408a 351183i bk1: 2408a 350197i bk2: 2384a 354713i bk3: 2376a 357449i bk4: 2424a 358123i bk5: 2408a 358737i bk6: 2336a 359222i bk7: 2344a 358978i bk8: 2448a 358313i bk9: 2440a 357405i bk10: 2408a 358584i bk11: 2416a 358990i bk12: 2448a 356932i bk13: 2456a 356043i bk14: 2496a 350192i bk15: 2448a 347265i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925959
Row_Buffer_Locality_read = 0.937875
Row_Buffer_Locality_write = 0.910861
Bank_Level_Parallism = 2.293765
Bank_Level_Parallism_Col = 2.089238
Bank_Level_Parallism_Ready = 1.247813
write_to_read_ratio_blp_rw_average = 0.616608
GrpLevelPara = 1.756580 

BW Util details:
bwutil = 0.314333 
total_CMD = 384373 
util_bw = 120821 
Wasted_Col = 94599 
Wasted_Row = 14243 
Idle = 154710 

BW Util Bottlenecks: 
RCDc_limit = 15323 
RCDWRc_limit = 15053 
WTRc_limit = 41867 
RTWc_limit = 37129 
CCDLc_limit = 75416 
rwq = 0 
CCDLc_limit_alone = 65013 
WTRc_limit_alone = 34849 
RTWc_limit_alone = 33744 

Commands details: 
total_CMD = 384373 
n_nop = 257692 
Read = 38648 
Write = 0 
L2_Alloc = 0 
L2_WB = 82173 
n_act = 5120 
n_pre = 5104 
n_ref = 0 
n_req = 69151 
total_req = 120821 

Dual Bus Interface Util: 
issued_total_row = 10224 
issued_total_col = 120821 
Row_Bus_Util =  0.026599 
CoL_Bus_Util = 0.314333 
Either_Row_CoL_Bus_Util = 0.329578 
Issued_on_Two_Bus_Simul_Util = 0.011354 
issued_two_Eff = 0.034449 
queue_avg = 5.705396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.7054
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=257156 n_act=5405 n_pre=5389 n_ref_event=0 n_req=69217 n_rd=38685 n_rd_L2_A=0 n_write=0 n_wr_bk=82321 bw_util=0.3148
n_activity=250631 dram_eff=0.4828
bk0: 2400a 348892i bk1: 2408a 349444i bk2: 2384a 356277i bk3: 2368a 358358i bk4: 2432a 359055i bk5: 2408a 358502i bk6: 2344a 360130i bk7: 2348a 357219i bk8: 2440a 359831i bk9: 2440a 356308i bk10: 2416a 358306i bk11: 2432a 358174i bk12: 2456a 356624i bk13: 2456a 354782i bk14: 2496a 349172i bk15: 2457a 347767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921912
Row_Buffer_Locality_read = 0.935401
Row_Buffer_Locality_write = 0.904821
Bank_Level_Parallism = 2.294501
Bank_Level_Parallism_Col = 2.078869
Bank_Level_Parallism_Ready = 1.249839
write_to_read_ratio_blp_rw_average = 0.613880
GrpLevelPara = 1.758718 

BW Util details:
bwutil = 0.314814 
total_CMD = 384373 
util_bw = 121006 
Wasted_Col = 94990 
Wasted_Row = 15141 
Idle = 153236 

BW Util Bottlenecks: 
RCDc_limit = 15831 
RCDWRc_limit = 16333 
WTRc_limit = 41770 
RTWc_limit = 34526 
CCDLc_limit = 74087 
rwq = 0 
CCDLc_limit_alone = 64509 
WTRc_limit_alone = 34851 
RTWc_limit_alone = 31867 

Commands details: 
total_CMD = 384373 
n_nop = 257156 
Read = 38685 
Write = 0 
L2_Alloc = 0 
L2_WB = 82321 
n_act = 5405 
n_pre = 5389 
n_ref = 0 
n_req = 69217 
total_req = 121006 

Dual Bus Interface Util: 
issued_total_row = 10794 
issued_total_col = 121006 
Row_Bus_Util =  0.028082 
CoL_Bus_Util = 0.314814 
Either_Row_CoL_Bus_Util = 0.330973 
Issued_on_Two_Bus_Simul_Util = 0.011923 
issued_two_Eff = 0.036025 
queue_avg = 5.819636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.81964
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=258074 n_act=5241 n_pre=5225 n_ref_event=0 n_req=68958 n_rd=38616 n_rd_L2_A=0 n_write=0 n_wr_bk=81678 bw_util=0.313
n_activity=248941 dram_eff=0.4832
bk0: 2400a 347625i bk1: 2416a 350731i bk2: 2372a 356738i bk3: 2384a 357722i bk4: 2432a 358491i bk5: 2416a 359013i bk6: 2348a 359144i bk7: 2328a 359248i bk8: 2448a 357255i bk9: 2432a 359580i bk10: 2408a 357329i bk11: 2400a 358804i bk12: 2444a 355553i bk13: 2420a 356622i bk14: 2496a 348113i bk15: 2472a 350790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923997
Row_Buffer_Locality_read = 0.935182
Row_Buffer_Locality_write = 0.909762
Bank_Level_Parallism = 2.288622
Bank_Level_Parallism_Col = 2.072091
Bank_Level_Parallism_Ready = 1.233835
write_to_read_ratio_blp_rw_average = 0.610592
GrpLevelPara = 1.756108 

BW Util details:
bwutil = 0.312962 
total_CMD = 384373 
util_bw = 120294 
Wasted_Col = 95469 
Wasted_Row = 14143 
Idle = 154467 

BW Util Bottlenecks: 
RCDc_limit = 16015 
RCDWRc_limit = 15198 
WTRc_limit = 42388 
RTWc_limit = 35192 
CCDLc_limit = 75095 
rwq = 0 
CCDLc_limit_alone = 65148 
WTRc_limit_alone = 35292 
RTWc_limit_alone = 32341 

Commands details: 
total_CMD = 384373 
n_nop = 258074 
Read = 38616 
Write = 0 
L2_Alloc = 0 
L2_WB = 81678 
n_act = 5241 
n_pre = 5225 
n_ref = 0 
n_req = 68958 
total_req = 120294 

Dual Bus Interface Util: 
issued_total_row = 10466 
issued_total_col = 120294 
Row_Bus_Util =  0.027229 
CoL_Bus_Util = 0.312962 
Either_Row_CoL_Bus_Util = 0.328584 
Issued_on_Two_Bus_Simul_Util = 0.011606 
issued_two_Eff = 0.035321 
queue_avg = 6.009145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.00914
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=257875 n_act=5297 n_pre=5281 n_ref_event=0 n_req=69037 n_rd=38637 n_rd_L2_A=0 n_write=0 n_wr_bk=81836 bw_util=0.3134
n_activity=249034 dram_eff=0.4838
bk0: 2392a 347140i bk1: 2408a 349195i bk2: 2376a 357229i bk3: 2392a 357436i bk4: 2432a 358446i bk5: 2416a 358083i bk6: 2348a 359537i bk7: 2336a 359503i bk8: 2456a 357384i bk9: 2432a 359038i bk10: 2416a 358691i bk11: 2400a 357968i bk12: 2448a 355775i bk13: 2416a 357141i bk14: 2497a 347875i bk15: 2472a 349200i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923273
Row_Buffer_Locality_read = 0.934726
Row_Buffer_Locality_write = 0.908717
Bank_Level_Parallism = 2.300892
Bank_Level_Parallism_Col = 2.081008
Bank_Level_Parallism_Ready = 1.237896
write_to_read_ratio_blp_rw_average = 0.609717
GrpLevelPara = 1.751144 

BW Util details:
bwutil = 0.313427 
total_CMD = 384373 
util_bw = 120473 
Wasted_Col = 95218 
Wasted_Row = 14378 
Idle = 154304 

BW Util Bottlenecks: 
RCDc_limit = 16057 
RCDWRc_limit = 15462 
WTRc_limit = 41659 
RTWc_limit = 35181 
CCDLc_limit = 74608 
rwq = 0 
CCDLc_limit_alone = 64796 
WTRc_limit_alone = 34859 
RTWc_limit_alone = 32169 

Commands details: 
total_CMD = 384373 
n_nop = 257875 
Read = 38637 
Write = 0 
L2_Alloc = 0 
L2_WB = 81836 
n_act = 5297 
n_pre = 5281 
n_ref = 0 
n_req = 69037 
total_req = 120473 

Dual Bus Interface Util: 
issued_total_row = 10578 
issued_total_col = 120473 
Row_Bus_Util =  0.027520 
CoL_Bus_Util = 0.313427 
Either_Row_CoL_Bus_Util = 0.329102 
Issued_on_Two_Bus_Simul_Util = 0.011845 
issued_two_Eff = 0.035993 
queue_avg = 6.039170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.03917
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=258323 n_act=5248 n_pre=5232 n_ref_event=0 n_req=68939 n_rd=38612 n_rd_L2_A=0 n_write=0 n_wr_bk=81488 bw_util=0.3125
n_activity=247339 dram_eff=0.4856
bk0: 2400a 349579i bk1: 2416a 348206i bk2: 2376a 356214i bk3: 2372a 357038i bk4: 2424a 358973i bk5: 2416a 357798i bk6: 2336a 359333i bk7: 2336a 359571i bk8: 2448a 359265i bk9: 2432a 357962i bk10: 2408a 359659i bk11: 2432a 359466i bk12: 2448a 357226i bk13: 2408a 355428i bk14: 2496a 350188i bk15: 2464a 347638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923875
Row_Buffer_Locality_read = 0.935305
Row_Buffer_Locality_write = 0.909322
Bank_Level_Parallism = 2.305275
Bank_Level_Parallism_Col = 2.091103
Bank_Level_Parallism_Ready = 1.239500
write_to_read_ratio_blp_rw_average = 0.603073
GrpLevelPara = 1.772386 

BW Util details:
bwutil = 0.312457 
total_CMD = 384373 
util_bw = 120100 
Wasted_Col = 93474 
Wasted_Row = 14322 
Idle = 156477 

BW Util Bottlenecks: 
RCDc_limit = 15473 
RCDWRc_limit = 15432 
WTRc_limit = 43691 
RTWc_limit = 34329 
CCDLc_limit = 73468 
rwq = 0 
CCDLc_limit_alone = 63450 
WTRc_limit_alone = 36387 
RTWc_limit_alone = 31615 

Commands details: 
total_CMD = 384373 
n_nop = 258323 
Read = 38612 
Write = 0 
L2_Alloc = 0 
L2_WB = 81488 
n_act = 5248 
n_pre = 5232 
n_ref = 0 
n_req = 68939 
total_req = 120100 

Dual Bus Interface Util: 
issued_total_row = 10480 
issued_total_col = 120100 
Row_Bus_Util =  0.027265 
CoL_Bus_Util = 0.312457 
Either_Row_CoL_Bus_Util = 0.327937 
Issued_on_Two_Bus_Simul_Util = 0.011785 
issued_two_Eff = 0.035938 
queue_avg = 6.007612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.00761
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=257883 n_act=5224 n_pre=5208 n_ref_event=0 n_req=69020 n_rd=38620 n_rd_L2_A=0 n_write=0 n_wr_bk=81902 bw_util=0.3136
n_activity=248495 dram_eff=0.485
bk0: 2400a 350095i bk1: 2416a 348679i bk2: 2376a 356809i bk3: 2372a 356746i bk4: 2424a 358167i bk5: 2416a 356885i bk6: 2336a 359354i bk7: 2336a 358646i bk8: 2448a 359110i bk9: 2432a 356965i bk10: 2416a 359479i bk11: 2436a 358820i bk12: 2448a 356026i bk13: 2412a 356263i bk14: 2488a 350494i bk15: 2464a 348274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924312
Row_Buffer_Locality_read = 0.936018
Row_Buffer_Locality_write = 0.909441
Bank_Level_Parallism = 2.305982
Bank_Level_Parallism_Col = 2.096100
Bank_Level_Parallism_Ready = 1.246660
write_to_read_ratio_blp_rw_average = 0.608194
GrpLevelPara = 1.774906 

BW Util details:
bwutil = 0.313555 
total_CMD = 384373 
util_bw = 120522 
Wasted_Col = 93933 
Wasted_Row = 14591 
Idle = 155327 

BW Util Bottlenecks: 
RCDc_limit = 15642 
RCDWRc_limit = 15334 
WTRc_limit = 42682 
RTWc_limit = 34743 
CCDLc_limit = 73545 
rwq = 0 
CCDLc_limit_alone = 63768 
WTRc_limit_alone = 35749 
RTWc_limit_alone = 31899 

Commands details: 
total_CMD = 384373 
n_nop = 257883 
Read = 38620 
Write = 0 
L2_Alloc = 0 
L2_WB = 81902 
n_act = 5224 
n_pre = 5208 
n_ref = 0 
n_req = 69020 
total_req = 120522 

Dual Bus Interface Util: 
issued_total_row = 10432 
issued_total_col = 120522 
Row_Bus_Util =  0.027140 
CoL_Bus_Util = 0.313555 
Either_Row_CoL_Bus_Util = 0.329081 
Issued_on_Two_Bus_Simul_Util = 0.011614 
issued_two_Eff = 0.035291 
queue_avg = 5.930849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.93085
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=258150 n_act=5240 n_pre=5224 n_ref_event=0 n_req=68984 n_rd=38673 n_rd_L2_A=0 n_write=0 n_wr_bk=81460 bw_util=0.3125
n_activity=249200 dram_eff=0.4821
bk0: 2408a 349311i bk1: 2416a 349493i bk2: 2368a 356884i bk3: 2368a 357331i bk4: 2432a 357859i bk5: 2416a 356851i bk6: 2352a 359496i bk7: 2336a 357536i bk8: 2440a 357926i bk9: 2432a 358261i bk10: 2416a 358017i bk11: 2440a 358894i bk12: 2449a 355723i bk13: 2432a 355222i bk14: 2496a 349068i bk15: 2472a 349365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924040
Row_Buffer_Locality_read = 0.936545
Row_Buffer_Locality_write = 0.908086
Bank_Level_Parallism = 2.317841
Bank_Level_Parallism_Col = 2.102970
Bank_Level_Parallism_Ready = 1.247159
write_to_read_ratio_blp_rw_average = 0.612114
GrpLevelPara = 1.774195 

BW Util details:
bwutil = 0.312543 
total_CMD = 384373 
util_bw = 120133 
Wasted_Col = 95049 
Wasted_Row = 14219 
Idle = 154972 

BW Util Bottlenecks: 
RCDc_limit = 15653 
RCDWRc_limit = 15571 
WTRc_limit = 42599 
RTWc_limit = 37803 
CCDLc_limit = 74059 
rwq = 0 
CCDLc_limit_alone = 64377 
WTRc_limit_alone = 36036 
RTWc_limit_alone = 34684 

Commands details: 
total_CMD = 384373 
n_nop = 258150 
Read = 38673 
Write = 0 
L2_Alloc = 0 
L2_WB = 81460 
n_act = 5240 
n_pre = 5224 
n_ref = 0 
n_req = 68984 
total_req = 120133 

Dual Bus Interface Util: 
issued_total_row = 10464 
issued_total_col = 120133 
Row_Bus_Util =  0.027224 
CoL_Bus_Util = 0.312543 
Either_Row_CoL_Bus_Util = 0.328387 
Issued_on_Two_Bus_Simul_Util = 0.011380 
issued_two_Eff = 0.034653 
queue_avg = 5.955267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.95527
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=257869 n_act=5271 n_pre=5255 n_ref_event=0 n_req=68949 n_rd=38540 n_rd_L2_A=0 n_write=0 n_wr_bk=81989 bw_util=0.3136
n_activity=248964 dram_eff=0.4841
bk0: 2408a 347138i bk1: 2416a 350300i bk2: 2368a 356202i bk3: 2368a 356893i bk4: 2416a 357795i bk5: 2412a 356195i bk6: 2336a 358890i bk7: 2316a 358304i bk8: 2428a 358370i bk9: 2408a 357970i bk10: 2408a 358952i bk11: 2420a 358608i bk12: 2432a 356189i bk13: 2440a 354944i bk14: 2492a 348806i bk15: 2472a 348364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923552
Row_Buffer_Locality_read = 0.936456
Row_Buffer_Locality_write = 0.907199
Bank_Level_Parallism = 2.333266
Bank_Level_Parallism_Col = 2.120482
Bank_Level_Parallism_Ready = 1.264592
write_to_read_ratio_blp_rw_average = 0.612683
GrpLevelPara = 1.782081 

BW Util details:
bwutil = 0.313573 
total_CMD = 384373 
util_bw = 120529 
Wasted_Col = 94140 
Wasted_Row = 14622 
Idle = 155082 

BW Util Bottlenecks: 
RCDc_limit = 15311 
RCDWRc_limit = 15746 
WTRc_limit = 42788 
RTWc_limit = 35198 
CCDLc_limit = 73786 
rwq = 0 
CCDLc_limit_alone = 64353 
WTRc_limit_alone = 36134 
RTWc_limit_alone = 32419 

Commands details: 
total_CMD = 384373 
n_nop = 257869 
Read = 38540 
Write = 0 
L2_Alloc = 0 
L2_WB = 81989 
n_act = 5271 
n_pre = 5255 
n_ref = 0 
n_req = 68949 
total_req = 120529 

Dual Bus Interface Util: 
issued_total_row = 10526 
issued_total_col = 120529 
Row_Bus_Util =  0.027385 
CoL_Bus_Util = 0.313573 
Either_Row_CoL_Bus_Util = 0.329118 
Issued_on_Two_Bus_Simul_Util = 0.011840 
issued_two_Eff = 0.035975 
queue_avg = 6.028160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.02816
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 2): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=257500 n_act=5302 n_pre=5286 n_ref_event=0 n_req=69030 n_rd=38517 n_rd_L2_A=0 n_write=0 n_wr_bk=82317 bw_util=0.3144
n_activity=248030 dram_eff=0.4872
bk0: 2400a 347635i bk1: 2400a 351353i bk2: 2368a 356293i bk3: 2376a 357692i bk4: 2400a 358747i bk5: 2408a 358502i bk6: 2328a 358248i bk7: 2328a 358924i bk8: 2440a 357873i bk9: 2424a 357683i bk10: 2416a 358463i bk11: 2416a 358642i bk12: 2424a 356328i bk13: 2432a 356971i bk14: 2492a 347885i bk15: 2465a 349483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923193
Row_Buffer_Locality_read = 0.935379
Row_Buffer_Locality_write = 0.907810
Bank_Level_Parallism = 2.316319
Bank_Level_Parallism_Col = 2.094142
Bank_Level_Parallism_Ready = 1.252288
write_to_read_ratio_blp_rw_average = 0.618755
GrpLevelPara = 1.775757 

BW Util details:
bwutil = 0.314367 
total_CMD = 384373 
util_bw = 120834 
Wasted_Col = 92940 
Wasted_Row = 14293 
Idle = 156306 

BW Util Bottlenecks: 
RCDc_limit = 15414 
RCDWRc_limit = 15828 
WTRc_limit = 40337 
RTWc_limit = 35046 
CCDLc_limit = 72147 
rwq = 0 
CCDLc_limit_alone = 63642 
WTRc_limit_alone = 34494 
RTWc_limit_alone = 32384 

Commands details: 
total_CMD = 384373 
n_nop = 257500 
Read = 38517 
Write = 0 
L2_Alloc = 0 
L2_WB = 82317 
n_act = 5302 
n_pre = 5286 
n_ref = 0 
n_req = 69030 
total_req = 120834 

Dual Bus Interface Util: 
issued_total_row = 10588 
issued_total_col = 120834 
Row_Bus_Util =  0.027546 
CoL_Bus_Util = 0.314367 
Either_Row_CoL_Bus_Util = 0.330078 
Issued_on_Two_Bus_Simul_Util = 0.011835 
issued_two_Eff = 0.035855 
queue_avg = 5.964701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.9647
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=257402 n_act=5243 n_pre=5227 n_ref_event=0 n_req=69125 n_rd=38604 n_rd_L2_A=0 n_write=0 n_wr_bk=82344 bw_util=0.3147
n_activity=248724 dram_eff=0.4863
bk0: 2400a 347716i bk1: 2408a 351781i bk2: 2376a 357860i bk3: 2384a 357960i bk4: 2408a 357508i bk5: 2408a 357768i bk6: 2332a 357930i bk7: 2344a 358874i bk8: 2440a 358980i bk9: 2440a 357877i bk10: 2408a 358829i bk11: 2432a 358907i bk12: 2424a 356616i bk13: 2448a 356393i bk14: 2488a 348626i bk15: 2464a 349748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924152
Row_Buffer_Locality_read = 0.935525
Row_Buffer_Locality_write = 0.909767
Bank_Level_Parallism = 2.290959
Bank_Level_Parallism_Col = 2.085367
Bank_Level_Parallism_Ready = 1.246899
write_to_read_ratio_blp_rw_average = 0.617562
GrpLevelPara = 1.761874 

BW Util details:
bwutil = 0.314663 
total_CMD = 384373 
util_bw = 120948 
Wasted_Col = 93451 
Wasted_Row = 15077 
Idle = 154897 

BW Util Bottlenecks: 
RCDc_limit = 15760 
RCDWRc_limit = 15503 
WTRc_limit = 39473 
RTWc_limit = 34722 
CCDLc_limit = 72537 
rwq = 0 
CCDLc_limit_alone = 63537 
WTRc_limit_alone = 33535 
RTWc_limit_alone = 31660 

Commands details: 
total_CMD = 384373 
n_nop = 257402 
Read = 38604 
Write = 0 
L2_Alloc = 0 
L2_WB = 82344 
n_act = 5243 
n_pre = 5227 
n_ref = 0 
n_req = 69125 
total_req = 120948 

Dual Bus Interface Util: 
issued_total_row = 10470 
issued_total_col = 120948 
Row_Bus_Util =  0.027239 
CoL_Bus_Util = 0.314663 
Either_Row_CoL_Bus_Util = 0.330333 
Issued_on_Two_Bus_Simul_Util = 0.011569 
issued_two_Eff = 0.035024 
queue_avg = 5.834026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.83403
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=274477 n_act=5546 n_pre=5530 n_ref_event=0 n_req=60787 n_rd=38633 n_rd_L2_A=0 n_write=0 n_wr_bk=64631 bw_util=0.2687
n_activity=227523 dram_eff=0.4539
bk0: 2408a 350888i bk1: 2400a 351530i bk2: 2392a 358158i bk3: 2372a 358034i bk4: 2408a 359694i bk5: 2408a 359350i bk6: 2336a 359920i bk7: 2336a 360796i bk8: 2436a 358835i bk9: 2428a 359537i bk10: 2412a 359854i bk11: 2440a 360660i bk12: 2456a 359721i bk13: 2440a 358458i bk14: 2497a 350215i bk15: 2464a 350543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908763
Row_Buffer_Locality_read = 0.932079
Row_Buffer_Locality_write = 0.868105
Bank_Level_Parallism = 2.394127
Bank_Level_Parallism_Col = 2.139277
Bank_Level_Parallism_Ready = 1.261078
write_to_read_ratio_blp_rw_average = 0.580187
GrpLevelPara = 1.787352 

BW Util details:
bwutil = 0.268656 
total_CMD = 384373 
util_bw = 103264 
Wasted_Col = 88352 
Wasted_Row = 14957 
Idle = 177800 

BW Util Bottlenecks: 
RCDc_limit = 17735 
RCDWRc_limit = 16175 
WTRc_limit = 36655 
RTWc_limit = 42363 
CCDLc_limit = 63200 
rwq = 0 
CCDLc_limit_alone = 54249 
WTRc_limit_alone = 31370 
RTWc_limit_alone = 38697 

Commands details: 
total_CMD = 384373 
n_nop = 274477 
Read = 38633 
Write = 0 
L2_Alloc = 0 
L2_WB = 64631 
n_act = 5546 
n_pre = 5530 
n_ref = 0 
n_req = 60787 
total_req = 103264 

Dual Bus Interface Util: 
issued_total_row = 11076 
issued_total_col = 103264 
Row_Bus_Util =  0.028816 
CoL_Bus_Util = 0.268656 
Either_Row_CoL_Bus_Util = 0.285910 
Issued_on_Two_Bus_Simul_Util = 0.011562 
issued_two_Eff = 0.040438 
queue_avg = 5.041564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.04156
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=258115 n_act=5166 n_pre=5150 n_ref_event=0 n_req=69047 n_rd=38640 n_rd_L2_A=0 n_write=0 n_wr_bk=82017 bw_util=0.3139
n_activity=240541 dram_eff=0.5016
bk0: 2408a 347422i bk1: 2400a 348315i bk2: 2392a 353464i bk3: 2392a 355025i bk4: 2416a 357140i bk5: 2416a 355629i bk6: 2332a 355697i bk7: 2320a 355758i bk8: 2440a 355824i bk9: 2424a 355191i bk10: 2412a 355707i bk11: 2440a 357149i bk12: 2456a 355894i bk13: 2432a 354524i bk14: 2496a 347445i bk15: 2464a 345937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925181
Row_Buffer_Locality_read = 0.936698
Row_Buffer_Locality_write = 0.910547
Bank_Level_Parallism = 2.526273
Bank_Level_Parallism_Col = 2.311109
Bank_Level_Parallism_Ready = 1.312671
write_to_read_ratio_blp_rw_average = 0.598898
GrpLevelPara = 1.892894 

BW Util details:
bwutil = 0.313906 
total_CMD = 384373 
util_bw = 120657 
Wasted_Col = 89248 
Wasted_Row = 12911 
Idle = 161557 

BW Util Bottlenecks: 
RCDc_limit = 14924 
RCDWRc_limit = 14752 
WTRc_limit = 46584 
RTWc_limit = 39170 
CCDLc_limit = 70904 
rwq = 0 
CCDLc_limit_alone = 60545 
WTRc_limit_alone = 39528 
RTWc_limit_alone = 35867 

Commands details: 
total_CMD = 384373 
n_nop = 258115 
Read = 38640 
Write = 0 
L2_Alloc = 0 
L2_WB = 82017 
n_act = 5166 
n_pre = 5150 
n_ref = 0 
n_req = 69047 
total_req = 120657 

Dual Bus Interface Util: 
issued_total_row = 10316 
issued_total_col = 120657 
Row_Bus_Util =  0.026839 
CoL_Bus_Util = 0.313906 
Either_Row_CoL_Bus_Util = 0.328478 
Issued_on_Two_Bus_Simul_Util = 0.012267 
issued_two_Eff = 0.037344 
queue_avg = 6.739826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.73983
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=258230 n_act=5169 n_pre=5153 n_ref_event=0 n_req=68855 n_rd=38633 n_rd_L2_A=0 n_write=0 n_wr_bk=81495 bw_util=0.3125
n_activity=248252 dram_eff=0.4839
bk0: 2416a 348751i bk1: 2408a 351374i bk2: 2380a 357315i bk3: 2384a 357890i bk4: 2416a 358467i bk5: 2400a 359029i bk6: 2336a 358469i bk7: 2320a 357839i bk8: 2448a 358240i bk9: 2428a 359150i bk10: 2408a 359134i bk11: 2432a 358884i bk12: 2448a 356515i bk13: 2440a 355708i bk14: 2496a 350800i bk15: 2473a 348732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924929
Row_Buffer_Locality_read = 0.937515
Row_Buffer_Locality_write = 0.908841
Bank_Level_Parallism = 2.287236
Bank_Level_Parallism_Col = 2.079005
Bank_Level_Parallism_Ready = 1.244281
write_to_read_ratio_blp_rw_average = 0.610153
GrpLevelPara = 1.766532 

BW Util details:
bwutil = 0.312530 
total_CMD = 384373 
util_bw = 120128 
Wasted_Col = 93806 
Wasted_Row = 14519 
Idle = 155920 

BW Util Bottlenecks: 
RCDc_limit = 15514 
RCDWRc_limit = 15448 
WTRc_limit = 40632 
RTWc_limit = 34519 
CCDLc_limit = 72815 
rwq = 0 
CCDLc_limit_alone = 64252 
WTRc_limit_alone = 34841 
RTWc_limit_alone = 31747 

Commands details: 
total_CMD = 384373 
n_nop = 258230 
Read = 38633 
Write = 0 
L2_Alloc = 0 
L2_WB = 81495 
n_act = 5169 
n_pre = 5153 
n_ref = 0 
n_req = 68855 
total_req = 120128 

Dual Bus Interface Util: 
issued_total_row = 10322 
issued_total_col = 120128 
Row_Bus_Util =  0.026854 
CoL_Bus_Util = 0.312530 
Either_Row_CoL_Bus_Util = 0.328179 
Issued_on_Two_Bus_Simul_Util = 0.011205 
issued_two_Eff = 0.034144 
queue_avg = 5.888197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.8882
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=258336 n_act=5110 n_pre=5094 n_ref_event=0 n_req=68838 n_rd=38596 n_rd_L2_A=0 n_write=0 n_wr_bk=81525 bw_util=0.3125
n_activity=247180 dram_eff=0.486
bk0: 2416a 348996i bk1: 2404a 351677i bk2: 2392a 357394i bk3: 2384a 356871i bk4: 2408a 359135i bk5: 2400a 358741i bk6: 2336a 358105i bk7: 2320a 359034i bk8: 2448a 357407i bk9: 2424a 358447i bk10: 2408a 359789i bk11: 2408a 359115i bk12: 2448a 356019i bk13: 2432a 356263i bk14: 2496a 348893i bk15: 2472a 350104i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925768
Row_Buffer_Locality_read = 0.937895
Row_Buffer_Locality_write = 0.910290
Bank_Level_Parallism = 2.295207
Bank_Level_Parallism_Col = 2.090388
Bank_Level_Parallism_Ready = 1.260571
write_to_read_ratio_blp_rw_average = 0.613626
GrpLevelPara = 1.769875 

BW Util details:
bwutil = 0.312512 
total_CMD = 384373 
util_bw = 120121 
Wasted_Col = 93096 
Wasted_Row = 14569 
Idle = 156587 

BW Util Bottlenecks: 
RCDc_limit = 15210 
RCDWRc_limit = 15199 
WTRc_limit = 40145 
RTWc_limit = 34641 
CCDLc_limit = 72574 
rwq = 0 
CCDLc_limit_alone = 63569 
WTRc_limit_alone = 33946 
RTWc_limit_alone = 31835 

Commands details: 
total_CMD = 384373 
n_nop = 258336 
Read = 38596 
Write = 0 
L2_Alloc = 0 
L2_WB = 81525 
n_act = 5110 
n_pre = 5094 
n_ref = 0 
n_req = 68838 
total_req = 120121 

Dual Bus Interface Util: 
issued_total_row = 10204 
issued_total_col = 120121 
Row_Bus_Util =  0.026547 
CoL_Bus_Util = 0.312512 
Either_Row_CoL_Bus_Util = 0.327903 
Issued_on_Two_Bus_Simul_Util = 0.011156 
issued_two_Eff = 0.034022 
queue_avg = 5.858643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.85864
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=258785 n_act=5085 n_pre=5069 n_ref_event=0 n_req=68772 n_rd=38613 n_rd_L2_A=0 n_write=0 n_wr_bk=81130 bw_util=0.3115
n_activity=246180 dram_eff=0.4864
bk0: 2400a 349091i bk1: 2400a 351985i bk2: 2392a 358398i bk3: 2384a 357209i bk4: 2424a 358230i bk5: 2408a 359375i bk6: 2328a 358531i bk7: 2336a 358380i bk8: 2440a 358136i bk9: 2424a 357838i bk10: 2408a 359057i bk11: 2420a 358664i bk12: 2440a 356248i bk13: 2441a 356526i bk14: 2496a 348996i bk15: 2472a 350141i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926060
Row_Buffer_Locality_read = 0.938181
Row_Buffer_Locality_write = 0.910541
Bank_Level_Parallism = 2.302082
Bank_Level_Parallism_Col = 2.099076
Bank_Level_Parallism_Ready = 1.241333
write_to_read_ratio_blp_rw_average = 0.604698
GrpLevelPara = 1.776842 

BW Util details:
bwutil = 0.311528 
total_CMD = 384373 
util_bw = 119743 
Wasted_Col = 92673 
Wasted_Row = 14307 
Idle = 157650 

BW Util Bottlenecks: 
RCDc_limit = 14999 
RCDWRc_limit = 15156 
WTRc_limit = 43560 
RTWc_limit = 33448 
CCDLc_limit = 72771 
rwq = 0 
CCDLc_limit_alone = 63325 
WTRc_limit_alone = 36789 
RTWc_limit_alone = 30773 

Commands details: 
total_CMD = 384373 
n_nop = 258785 
Read = 38613 
Write = 0 
L2_Alloc = 0 
L2_WB = 81130 
n_act = 5085 
n_pre = 5069 
n_ref = 0 
n_req = 68772 
total_req = 119743 

Dual Bus Interface Util: 
issued_total_row = 10154 
issued_total_col = 119743 
Row_Bus_Util =  0.026417 
CoL_Bus_Util = 0.311528 
Either_Row_CoL_Bus_Util = 0.326735 
Issued_on_Two_Bus_Simul_Util = 0.011210 
issued_two_Eff = 0.034311 
queue_avg = 5.916511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.91651
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=258751 n_act=5053 n_pre=5037 n_ref_event=0 n_req=68789 n_rd=38604 n_rd_L2_A=0 n_write=0 n_wr_bk=81212 bw_util=0.3117
n_activity=246407 dram_eff=0.4863
bk0: 2408a 349921i bk1: 2392a 351067i bk2: 2376a 357005i bk3: 2376a 357173i bk4: 2416a 359464i bk5: 2432a 359337i bk6: 2348a 357192i bk7: 2336a 359399i bk8: 2432a 357915i bk9: 2424a 358494i bk10: 2424a 359076i bk11: 2424a 358342i bk12: 2424a 356482i bk13: 2432a 357259i bk14: 2496a 351166i bk15: 2464a 346751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926543
Row_Buffer_Locality_read = 0.937908
Row_Buffer_Locality_write = 0.912009
Bank_Level_Parallism = 2.304695
Bank_Level_Parallism_Col = 2.098196
Bank_Level_Parallism_Ready = 1.252596
write_to_read_ratio_blp_rw_average = 0.608363
GrpLevelPara = 1.767961 

BW Util details:
bwutil = 0.311718 
total_CMD = 384373 
util_bw = 119816 
Wasted_Col = 93222 
Wasted_Row = 13766 
Idle = 157569 

BW Util Bottlenecks: 
RCDc_limit = 15077 
RCDWRc_limit = 14858 
WTRc_limit = 41886 
RTWc_limit = 34712 
CCDLc_limit = 73199 
rwq = 0 
CCDLc_limit_alone = 63626 
WTRc_limit_alone = 35083 
RTWc_limit_alone = 31942 

Commands details: 
total_CMD = 384373 
n_nop = 258751 
Read = 38604 
Write = 0 
L2_Alloc = 0 
L2_WB = 81212 
n_act = 5053 
n_pre = 5037 
n_ref = 0 
n_req = 68789 
total_req = 119816 

Dual Bus Interface Util: 
issued_total_row = 10090 
issued_total_col = 119816 
Row_Bus_Util =  0.026251 
CoL_Bus_Util = 0.311718 
Either_Row_CoL_Bus_Util = 0.326823 
Issued_on_Two_Bus_Simul_Util = 0.011145 
issued_two_Eff = 0.034102 
queue_avg = 5.746127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.74613
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=258684 n_act=5109 n_pre=5093 n_ref_event=0 n_req=68804 n_rd=38613 n_rd_L2_A=0 n_write=0 n_wr_bk=81182 bw_util=0.3117
n_activity=247335 dram_eff=0.4843
bk0: 2408a 349641i bk1: 2408a 351132i bk2: 2384a 356852i bk3: 2372a 358503i bk4: 2424a 357694i bk5: 2424a 358581i bk6: 2340a 359549i bk7: 2348a 358812i bk8: 2400a 360041i bk9: 2408a 358319i bk10: 2416a 358465i bk11: 2416a 357979i bk12: 2424a 355508i bk13: 2456a 356512i bk14: 2497a 350025i bk15: 2488a 348239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925746
Row_Buffer_Locality_read = 0.937689
Row_Buffer_Locality_write = 0.910470
Bank_Level_Parallism = 2.291178
Bank_Level_Parallism_Col = 2.081080
Bank_Level_Parallism_Ready = 1.241229
write_to_read_ratio_blp_rw_average = 0.615016
GrpLevelPara = 1.752588 

BW Util details:
bwutil = 0.311663 
total_CMD = 384373 
util_bw = 119795 
Wasted_Col = 94644 
Wasted_Row = 13793 
Idle = 156141 

BW Util Bottlenecks: 
RCDc_limit = 15445 
RCDWRc_limit = 15089 
WTRc_limit = 40978 
RTWc_limit = 37098 
CCDLc_limit = 74706 
rwq = 0 
CCDLc_limit_alone = 65002 
WTRc_limit_alone = 34359 
RTWc_limit_alone = 34013 

Commands details: 
total_CMD = 384373 
n_nop = 258684 
Read = 38613 
Write = 0 
L2_Alloc = 0 
L2_WB = 81182 
n_act = 5109 
n_pre = 5093 
n_ref = 0 
n_req = 68804 
total_req = 119795 

Dual Bus Interface Util: 
issued_total_row = 10202 
issued_total_col = 119795 
Row_Bus_Util =  0.026542 
CoL_Bus_Util = 0.311663 
Either_Row_CoL_Bus_Util = 0.326997 
Issued_on_Two_Bus_Simul_Util = 0.011208 
issued_two_Eff = 0.034275 
queue_avg = 5.665976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.66598
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=258454 n_act=5144 n_pre=5128 n_ref_event=0 n_req=68856 n_rd=38580 n_rd_L2_A=0 n_write=0 n_wr_bk=81409 bw_util=0.3122
n_activity=246983 dram_eff=0.4858
bk0: 2408a 350035i bk1: 2404a 349971i bk2: 2376a 356926i bk3: 2364a 358411i bk4: 2424a 359576i bk5: 2424a 359735i bk6: 2328a 359595i bk7: 2340a 359377i bk8: 2408a 359248i bk9: 2408a 358403i bk10: 2416a 359090i bk11: 2408a 358186i bk12: 2432a 355294i bk13: 2456a 355757i bk14: 2496a 350581i bk15: 2488a 348503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925293
Row_Buffer_Locality_read = 0.936833
Row_Buffer_Locality_write = 0.910589
Bank_Level_Parallism = 2.283722
Bank_Level_Parallism_Col = 2.072443
Bank_Level_Parallism_Ready = 1.247156
write_to_read_ratio_blp_rw_average = 0.612299
GrpLevelPara = 1.763885 

BW Util details:
bwutil = 0.312168 
total_CMD = 384373 
util_bw = 119989 
Wasted_Col = 93457 
Wasted_Row = 14312 
Idle = 156615 

BW Util Bottlenecks: 
RCDc_limit = 15518 
RCDWRc_limit = 14905 
WTRc_limit = 40991 
RTWc_limit = 34993 
CCDLc_limit = 73073 
rwq = 0 
CCDLc_limit_alone = 64164 
WTRc_limit_alone = 34804 
RTWc_limit_alone = 32271 

Commands details: 
total_CMD = 384373 
n_nop = 258454 
Read = 38580 
Write = 0 
L2_Alloc = 0 
L2_WB = 81409 
n_act = 5144 
n_pre = 5128 
n_ref = 0 
n_req = 68856 
total_req = 119989 

Dual Bus Interface Util: 
issued_total_row = 10272 
issued_total_col = 119989 
Row_Bus_Util =  0.026724 
CoL_Bus_Util = 0.312168 
Either_Row_CoL_Bus_Util = 0.327596 
Issued_on_Two_Bus_Simul_Util = 0.011296 
issued_two_Eff = 0.034482 
queue_avg = 5.683464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.68346
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=259248 n_act=5197 n_pre=5181 n_ref_event=0 n_req=68493 n_rd=38553 n_rd_L2_A=0 n_write=0 n_wr_bk=80612 bw_util=0.31
n_activity=246667 dram_eff=0.4831
bk0: 2408a 349928i bk1: 2408a 351788i bk2: 2380a 356688i bk3: 2368a 357292i bk4: 2416a 358387i bk5: 2416a 358835i bk6: 2312a 358939i bk7: 2336a 359162i bk8: 2400a 358782i bk9: 2420a 358191i bk10: 2440a 358669i bk11: 2420a 358655i bk12: 2420a 357286i bk13: 2448a 356032i bk14: 2488a 349778i bk15: 2473a 349272i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924124
Row_Buffer_Locality_read = 0.934739
Row_Buffer_Locality_write = 0.910454
Bank_Level_Parallism = 2.298130
Bank_Level_Parallism_Col = 2.087619
Bank_Level_Parallism_Ready = 1.242932
write_to_read_ratio_blp_rw_average = 0.596870
GrpLevelPara = 1.772904 

BW Util details:
bwutil = 0.310024 
total_CMD = 384373 
util_bw = 119165 
Wasted_Col = 93155 
Wasted_Row = 14289 
Idle = 157764 

BW Util Bottlenecks: 
RCDc_limit = 15715 
RCDWRc_limit = 15013 
WTRc_limit = 43533 
RTWc_limit = 33299 
CCDLc_limit = 72574 
rwq = 0 
CCDLc_limit_alone = 63067 
WTRc_limit_alone = 36698 
RTWc_limit_alone = 30627 

Commands details: 
total_CMD = 384373 
n_nop = 259248 
Read = 38553 
Write = 0 
L2_Alloc = 0 
L2_WB = 80612 
n_act = 5197 
n_pre = 5181 
n_ref = 0 
n_req = 68493 
total_req = 119165 

Dual Bus Interface Util: 
issued_total_row = 10378 
issued_total_col = 119165 
Row_Bus_Util =  0.027000 
CoL_Bus_Util = 0.310024 
Either_Row_CoL_Bus_Util = 0.325530 
Issued_on_Two_Bus_Simul_Util = 0.011494 
issued_two_Eff = 0.035309 
queue_avg = 5.878355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.87836
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=259243 n_act=5178 n_pre=5162 n_ref_event=0 n_req=68528 n_rd=38556 n_rd_L2_A=0 n_write=0 n_wr_bk=80650 bw_util=0.3101
n_activity=245773 dram_eff=0.485
bk0: 2416a 349079i bk1: 2408a 352558i bk2: 2376a 356536i bk3: 2368a 358319i bk4: 2416a 357995i bk5: 2416a 357854i bk6: 2312a 359687i bk7: 2328a 359043i bk8: 2400a 358592i bk9: 2424a 358180i bk10: 2448a 358492i bk11: 2420a 357427i bk12: 2416a 355824i bk13: 2440a 356389i bk14: 2488a 349069i bk15: 2480a 348773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924440
Row_Buffer_Locality_read = 0.934822
Row_Buffer_Locality_write = 0.911084
Bank_Level_Parallism = 2.316934
Bank_Level_Parallism_Col = 2.101237
Bank_Level_Parallism_Ready = 1.246045
write_to_read_ratio_blp_rw_average = 0.600538
GrpLevelPara = 1.783552 

BW Util details:
bwutil = 0.310131 
total_CMD = 384373 
util_bw = 119206 
Wasted_Col = 93550 
Wasted_Row = 13698 
Idle = 157919 

BW Util Bottlenecks: 
RCDc_limit = 16328 
RCDWRc_limit = 14705 
WTRc_limit = 42683 
RTWc_limit = 36318 
CCDLc_limit = 72199 
rwq = 0 
CCDLc_limit_alone = 62821 
WTRc_limit_alone = 36210 
RTWc_limit_alone = 33413 

Commands details: 
total_CMD = 384373 
n_nop = 259243 
Read = 38556 
Write = 0 
L2_Alloc = 0 
L2_WB = 80650 
n_act = 5178 
n_pre = 5162 
n_ref = 0 
n_req = 68528 
total_req = 119206 

Dual Bus Interface Util: 
issued_total_row = 10340 
issued_total_col = 119206 
Row_Bus_Util =  0.026901 
CoL_Bus_Util = 0.310131 
Either_Row_CoL_Bus_Util = 0.325543 
Issued_on_Two_Bus_Simul_Util = 0.011489 
issued_two_Eff = 0.035291 
queue_avg = 5.910319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.91032
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=258803 n_act=5212 n_pre=5196 n_ref_event=0 n_req=68624 n_rd=38546 n_rd_L2_A=0 n_write=0 n_wr_bk=80925 bw_util=0.3108
n_activity=245124 dram_eff=0.4874
bk0: 2400a 348504i bk1: 2400a 350151i bk2: 2384a 356009i bk3: 2368a 357242i bk4: 2424a 358079i bk5: 2424a 358267i bk6: 2336a 358140i bk7: 2328a 359277i bk8: 2408a 359326i bk9: 2408a 358224i bk10: 2428a 359513i bk11: 2412a 357136i bk12: 2416a 356113i bk13: 2433a 354974i bk14: 2497a 348143i bk15: 2480a 350183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924050
Row_Buffer_Locality_read = 0.935194
Row_Buffer_Locality_write = 0.909768
Bank_Level_Parallism = 2.337182
Bank_Level_Parallism_Col = 2.123844
Bank_Level_Parallism_Ready = 1.246277
write_to_read_ratio_blp_rw_average = 0.600461
GrpLevelPara = 1.795262 

BW Util details:
bwutil = 0.310820 
total_CMD = 384373 
util_bw = 119471 
Wasted_Col = 92818 
Wasted_Row = 14185 
Idle = 157899 

BW Util Bottlenecks: 
RCDc_limit = 16037 
RCDWRc_limit = 15266 
WTRc_limit = 44415 
RTWc_limit = 35801 
CCDLc_limit = 72828 
rwq = 0 
CCDLc_limit_alone = 62750 
WTRc_limit_alone = 37213 
RTWc_limit_alone = 32925 

Commands details: 
total_CMD = 384373 
n_nop = 258803 
Read = 38546 
Write = 0 
L2_Alloc = 0 
L2_WB = 80925 
n_act = 5212 
n_pre = 5196 
n_ref = 0 
n_req = 68624 
total_req = 119471 

Dual Bus Interface Util: 
issued_total_row = 10408 
issued_total_col = 119471 
Row_Bus_Util =  0.027078 
CoL_Bus_Util = 0.310820 
Either_Row_CoL_Bus_Util = 0.326688 
Issued_on_Two_Bus_Simul_Util = 0.011210 
issued_two_Eff = 0.034316 
queue_avg = 5.885359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.88536
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=258813 n_act=5157 n_pre=5141 n_ref_event=0 n_req=68720 n_rd=38564 n_rd_L2_A=0 n_write=0 n_wr_bk=81061 bw_util=0.3112
n_activity=245980 dram_eff=0.4863
bk0: 2400a 350028i bk1: 2400a 351166i bk2: 2376a 355986i bk3: 2372a 357598i bk4: 2424a 358454i bk5: 2424a 358382i bk6: 2344a 358050i bk7: 2328a 358274i bk8: 2408a 358380i bk9: 2400a 358402i bk10: 2432a 358741i bk11: 2416a 358013i bk12: 2424a 355743i bk13: 2440a 354558i bk14: 2496a 350483i bk15: 2480a 346920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924956
Row_Buffer_Locality_read = 0.935847
Row_Buffer_Locality_write = 0.911029
Bank_Level_Parallism = 2.336534
Bank_Level_Parallism_Col = 2.124857
Bank_Level_Parallism_Ready = 1.248134
write_to_read_ratio_blp_rw_average = 0.599191
GrpLevelPara = 1.799474 

BW Util details:
bwutil = 0.311221 
total_CMD = 384373 
util_bw = 119625 
Wasted_Col = 93342 
Wasted_Row = 13655 
Idle = 157751 

BW Util Bottlenecks: 
RCDc_limit = 15901 
RCDWRc_limit = 14907 
WTRc_limit = 43813 
RTWc_limit = 36527 
CCDLc_limit = 72739 
rwq = 0 
CCDLc_limit_alone = 62753 
WTRc_limit_alone = 36820 
RTWc_limit_alone = 33534 

Commands details: 
total_CMD = 384373 
n_nop = 258813 
Read = 38564 
Write = 0 
L2_Alloc = 0 
L2_WB = 81061 
n_act = 5157 
n_pre = 5141 
n_ref = 0 
n_req = 68720 
total_req = 119625 

Dual Bus Interface Util: 
issued_total_row = 10298 
issued_total_col = 119625 
Row_Bus_Util =  0.026792 
CoL_Bus_Util = 0.311221 
Either_Row_CoL_Bus_Util = 0.326662 
Issued_on_Two_Bus_Simul_Util = 0.011351 
issued_two_Eff = 0.034748 
queue_avg = 5.807474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.80747
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=259617 n_act=5174 n_pre=5158 n_ref_event=0 n_req=68429 n_rd=38624 n_rd_L2_A=0 n_write=0 n_wr_bk=80197 bw_util=0.3091
n_activity=246205 dram_eff=0.4826
bk0: 2400a 350500i bk1: 2408a 351516i bk2: 2384a 356920i bk3: 2364a 357194i bk4: 2424a 359053i bk5: 2424a 357911i bk6: 2340a 358889i bk7: 2336a 358590i bk8: 2416a 358620i bk9: 2392a 357988i bk10: 2448a 359216i bk11: 2424a 358509i bk12: 2440a 357638i bk13: 2448a 356039i bk14: 2496a 350554i bk15: 2480a 347573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924389
Row_Buffer_Locality_read = 0.936128
Row_Buffer_Locality_write = 0.909176
Bank_Level_Parallism = 2.309187
Bank_Level_Parallism_Col = 2.097554
Bank_Level_Parallism_Ready = 1.243947
write_to_read_ratio_blp_rw_average = 0.596828
GrpLevelPara = 1.774404 

BW Util details:
bwutil = 0.309129 
total_CMD = 384373 
util_bw = 118821 
Wasted_Col = 93154 
Wasted_Row = 13943 
Idle = 158455 

BW Util Bottlenecks: 
RCDc_limit = 16041 
RCDWRc_limit = 14816 
WTRc_limit = 44217 
RTWc_limit = 33336 
CCDLc_limit = 73144 
rwq = 0 
CCDLc_limit_alone = 63261 
WTRc_limit_alone = 37121 
RTWc_limit_alone = 30549 

Commands details: 
total_CMD = 384373 
n_nop = 259617 
Read = 38624 
Write = 0 
L2_Alloc = 0 
L2_WB = 80197 
n_act = 5174 
n_pre = 5158 
n_ref = 0 
n_req = 68429 
total_req = 118821 

Dual Bus Interface Util: 
issued_total_row = 10332 
issued_total_col = 118821 
Row_Bus_Util =  0.026880 
CoL_Bus_Util = 0.309129 
Either_Row_CoL_Bus_Util = 0.324570 
Issued_on_Two_Bus_Simul_Util = 0.011439 
issued_two_Eff = 0.035245 
queue_avg = 5.826845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.82685
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=259590 n_act=5139 n_pre=5123 n_ref_event=0 n_req=68385 n_rd=38536 n_rd_L2_A=0 n_write=0 n_wr_bk=80373 bw_util=0.3094
n_activity=245319 dram_eff=0.4847
bk0: 2400a 350503i bk1: 2400a 351144i bk2: 2376a 355966i bk3: 2364a 357896i bk4: 2424a 358420i bk5: 2408a 358662i bk6: 2344a 357779i bk7: 2332a 358903i bk8: 2416a 358976i bk9: 2392a 357407i bk10: 2424a 358858i bk11: 2416a 357391i bk12: 2424a 356966i bk13: 2456a 353056i bk14: 2488a 349311i bk15: 2472a 348505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924852
Row_Buffer_Locality_read = 0.936942
Row_Buffer_Locality_write = 0.909243
Bank_Level_Parallism = 2.344127
Bank_Level_Parallism_Col = 2.128554
Bank_Level_Parallism_Ready = 1.258197
write_to_read_ratio_blp_rw_average = 0.605031
GrpLevelPara = 1.781186 

BW Util details:
bwutil = 0.309358 
total_CMD = 384373 
util_bw = 118909 
Wasted_Col = 93056 
Wasted_Row = 13539 
Idle = 158869 

BW Util Bottlenecks: 
RCDc_limit = 15225 
RCDWRc_limit = 15016 
WTRc_limit = 44761 
RTWc_limit = 34952 
CCDLc_limit = 74475 
rwq = 0 
CCDLc_limit_alone = 64174 
WTRc_limit_alone = 37396 
RTWc_limit_alone = 32016 

Commands details: 
total_CMD = 384373 
n_nop = 259590 
Read = 38536 
Write = 0 
L2_Alloc = 0 
L2_WB = 80373 
n_act = 5139 
n_pre = 5123 
n_ref = 0 
n_req = 68385 
total_req = 118909 

Dual Bus Interface Util: 
issued_total_row = 10262 
issued_total_col = 118909 
Row_Bus_Util =  0.026698 
CoL_Bus_Util = 0.309358 
Either_Row_CoL_Bus_Util = 0.324640 
Issued_on_Two_Bus_Simul_Util = 0.011416 
issued_two_Eff = 0.035165 
queue_avg = 5.887187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.88719
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=257820 n_act=5310 n_pre=5294 n_ref_event=0 n_req=69021 n_rd=38524 n_rd_L2_A=0 n_write=0 n_wr_bk=81950 bw_util=0.3134
n_activity=246919 dram_eff=0.4879
bk0: 2392a 349715i bk1: 2400a 351169i bk2: 2368a 355242i bk3: 2376a 357876i bk4: 2432a 356693i bk5: 2416a 359172i bk6: 2336a 359478i bk7: 2336a 357230i bk8: 2416a 358398i bk9: 2376a 358866i bk10: 2424a 359538i bk11: 2420a 356303i bk12: 2424a 357275i bk13: 2432a 355014i bk14: 2496a 347771i bk15: 2480a 350116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923067
Row_Buffer_Locality_read = 0.935261
Row_Buffer_Locality_write = 0.907663
Bank_Level_Parallism = 2.320942
Bank_Level_Parallism_Col = 2.107678
Bank_Level_Parallism_Ready = 1.259566
write_to_read_ratio_blp_rw_average = 0.612602
GrpLevelPara = 1.786296 

BW Util details:
bwutil = 0.313430 
total_CMD = 384373 
util_bw = 120474 
Wasted_Col = 92563 
Wasted_Row = 14945 
Idle = 156391 

BW Util Bottlenecks: 
RCDc_limit = 15431 
RCDWRc_limit = 15758 
WTRc_limit = 41568 
RTWc_limit = 34784 
CCDLc_limit = 71512 
rwq = 0 
CCDLc_limit_alone = 62772 
WTRc_limit_alone = 35686 
RTWc_limit_alone = 31926 

Commands details: 
total_CMD = 384373 
n_nop = 257820 
Read = 38524 
Write = 0 
L2_Alloc = 0 
L2_WB = 81950 
n_act = 5310 
n_pre = 5294 
n_ref = 0 
n_req = 69021 
total_req = 120474 

Dual Bus Interface Util: 
issued_total_row = 10604 
issued_total_col = 120474 
Row_Bus_Util =  0.027588 
CoL_Bus_Util = 0.313430 
Either_Row_CoL_Bus_Util = 0.329245 
Issued_on_Two_Bus_Simul_Util = 0.011772 
issued_two_Eff = 0.035756 
queue_avg = 5.965013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.96501
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=257887 n_act=5234 n_pre=5218 n_ref_event=0 n_req=69115 n_rd=38553 n_rd_L2_A=0 n_write=0 n_wr_bk=82027 bw_util=0.3137
n_activity=247089 dram_eff=0.488
bk0: 2400a 349539i bk1: 2400a 352384i bk2: 2372a 356247i bk3: 2376a 357272i bk4: 2432a 359021i bk5: 2416a 358379i bk6: 2336a 359394i bk7: 2344a 358558i bk8: 2416a 357599i bk9: 2376a 358610i bk10: 2425a 359090i bk11: 2424a 358112i bk12: 2424a 356556i bk13: 2432a 354533i bk14: 2492a 346745i bk15: 2488a 349445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924271
Row_Buffer_Locality_read = 0.935673
Row_Buffer_Locality_write = 0.909888
Bank_Level_Parallism = 2.313412
Bank_Level_Parallism_Col = 2.100348
Bank_Level_Parallism_Ready = 1.251617
write_to_read_ratio_blp_rw_average = 0.614926
GrpLevelPara = 1.779263 

BW Util details:
bwutil = 0.313706 
total_CMD = 384373 
util_bw = 120580 
Wasted_Col = 93177 
Wasted_Row = 14304 
Idle = 156312 

BW Util Bottlenecks: 
RCDc_limit = 15600 
RCDWRc_limit = 15324 
WTRc_limit = 42395 
RTWc_limit = 34709 
CCDLc_limit = 73093 
rwq = 0 
CCDLc_limit_alone = 63576 
WTRc_limit_alone = 35729 
RTWc_limit_alone = 31858 

Commands details: 
total_CMD = 384373 
n_nop = 257887 
Read = 38553 
Write = 0 
L2_Alloc = 0 
L2_WB = 82027 
n_act = 5234 
n_pre = 5218 
n_ref = 0 
n_req = 69115 
total_req = 120580 

Dual Bus Interface Util: 
issued_total_row = 10452 
issued_total_col = 120580 
Row_Bus_Util =  0.027192 
CoL_Bus_Util = 0.313706 
Either_Row_CoL_Bus_Util = 0.329071 
Issued_on_Two_Bus_Simul_Util = 0.011827 
issued_two_Eff = 0.035941 
queue_avg = 5.837080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.83708
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=274698 n_act=5604 n_pre=5588 n_ref_event=0 n_req=60600 n_rd=38528 n_rd_L2_A=0 n_write=0 n_wr_bk=64335 bw_util=0.2676
n_activity=231270 dram_eff=0.4448
bk0: 2408a 349895i bk1: 2404a 352512i bk2: 2364a 358882i bk3: 2368a 358161i bk4: 2416a 360027i bk5: 2424a 360236i bk6: 2320a 361250i bk7: 2352a 360861i bk8: 2416a 359998i bk9: 2368a 360453i bk10: 2424a 360214i bk11: 2424a 359630i bk12: 2424a 358293i bk13: 2448a 358381i bk14: 2472a 351523i bk15: 2496a 351981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907525
Row_Buffer_Locality_read = 0.931946
Row_Buffer_Locality_write = 0.864897
Bank_Level_Parallism = 2.337298
Bank_Level_Parallism_Col = 2.085495
Bank_Level_Parallism_Ready = 1.241535
write_to_read_ratio_blp_rw_average = 0.580599
GrpLevelPara = 1.752945 

BW Util details:
bwutil = 0.267612 
total_CMD = 384373 
util_bw = 102863 
Wasted_Col = 90123 
Wasted_Row = 15918 
Idle = 175469 

BW Util Bottlenecks: 
RCDc_limit = 17737 
RCDWRc_limit = 16959 
WTRc_limit = 36049 
RTWc_limit = 41537 
CCDLc_limit = 63870 
rwq = 0 
CCDLc_limit_alone = 54779 
WTRc_limit_alone = 30395 
RTWc_limit_alone = 38100 

Commands details: 
total_CMD = 384373 
n_nop = 274698 
Read = 38528 
Write = 0 
L2_Alloc = 0 
L2_WB = 64335 
n_act = 5604 
n_pre = 5588 
n_ref = 0 
n_req = 60600 
total_req = 102863 

Dual Bus Interface Util: 
issued_total_row = 11192 
issued_total_col = 102863 
Row_Bus_Util =  0.029118 
CoL_Bus_Util = 0.267612 
Either_Row_CoL_Bus_Util = 0.285335 
Issued_on_Two_Bus_Simul_Util = 0.011395 
issued_two_Eff = 0.039936 
queue_avg = 4.818562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.81856
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=258521 n_act=5217 n_pre=5201 n_ref_event=0 n_req=68784 n_rd=38476 n_rd_L2_A=0 n_write=0 n_wr_bk=81531 bw_util=0.3122
n_activity=242966 dram_eff=0.4939
bk0: 2408a 349378i bk1: 2400a 350784i bk2: 2352a 357019i bk3: 2368a 355855i bk4: 2416a 357391i bk5: 2424a 356660i bk6: 2320a 357246i bk7: 2344a 356376i bk8: 2416a 357124i bk9: 2368a 357031i bk10: 2412a 358098i bk11: 2416a 356794i bk12: 2432a 354765i bk13: 2444a 353049i bk14: 2472a 347402i bk15: 2484a 347166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924154
Row_Buffer_Locality_read = 0.936610
Row_Buffer_Locality_write = 0.908341
Bank_Level_Parallism = 2.439076
Bank_Level_Parallism_Col = 2.222754
Bank_Level_Parallism_Ready = 1.278292
write_to_read_ratio_blp_rw_average = 0.600475
GrpLevelPara = 1.840100 

BW Util details:
bwutil = 0.312215 
total_CMD = 384373 
util_bw = 120007 
Wasted_Col = 90553 
Wasted_Row = 13547 
Idle = 160266 

BW Util Bottlenecks: 
RCDc_limit = 14920 
RCDWRc_limit = 15105 
WTRc_limit = 46057 
RTWc_limit = 35063 
CCDLc_limit = 72158 
rwq = 0 
CCDLc_limit_alone = 61850 
WTRc_limit_alone = 38678 
RTWc_limit_alone = 32134 

Commands details: 
total_CMD = 384373 
n_nop = 258521 
Read = 38476 
Write = 0 
L2_Alloc = 0 
L2_WB = 81531 
n_act = 5217 
n_pre = 5201 
n_ref = 0 
n_req = 68784 
total_req = 120007 

Dual Bus Interface Util: 
issued_total_row = 10418 
issued_total_col = 120007 
Row_Bus_Util =  0.027104 
CoL_Bus_Util = 0.312215 
Either_Row_CoL_Bus_Util = 0.327422 
Issued_on_Two_Bus_Simul_Util = 0.011897 
issued_two_Eff = 0.036336 
queue_avg = 6.377345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.37734
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=258700 n_act=5184 n_pre=5168 n_ref_event=0 n_req=68686 n_rd=38456 n_rd_L2_A=0 n_write=0 n_wr_bk=81255 bw_util=0.3114
n_activity=247963 dram_eff=0.4828
bk0: 2408a 351343i bk1: 2400a 351600i bk2: 2368a 358478i bk3: 2368a 356950i bk4: 2424a 359133i bk5: 2384a 359180i bk6: 2336a 359440i bk7: 2336a 358596i bk8: 2420a 358619i bk9: 2376a 358587i bk10: 2420a 359116i bk11: 2416a 358381i bk12: 2408a 357699i bk13: 2440a 353709i bk14: 2480a 350960i bk15: 2472a 349981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924526
Row_Buffer_Locality_read = 0.936421
Row_Buffer_Locality_write = 0.909395
Bank_Level_Parallism = 2.270602
Bank_Level_Parallism_Col = 2.054405
Bank_Level_Parallism_Ready = 1.235500
write_to_read_ratio_blp_rw_average = 0.615532
GrpLevelPara = 1.743817 

BW Util details:
bwutil = 0.311445 
total_CMD = 384373 
util_bw = 119711 
Wasted_Col = 93908 
Wasted_Row = 14022 
Idle = 156732 

BW Util Bottlenecks: 
RCDc_limit = 15268 
RCDWRc_limit = 15288 
WTRc_limit = 40841 
RTWc_limit = 34208 
CCDLc_limit = 73227 
rwq = 0 
CCDLc_limit_alone = 63902 
WTRc_limit_alone = 34160 
RTWc_limit_alone = 31564 

Commands details: 
total_CMD = 384373 
n_nop = 258700 
Read = 38456 
Write = 0 
L2_Alloc = 0 
L2_WB = 81255 
n_act = 5184 
n_pre = 5168 
n_ref = 0 
n_req = 68686 
total_req = 119711 

Dual Bus Interface Util: 
issued_total_row = 10352 
issued_total_col = 119711 
Row_Bus_Util =  0.026932 
CoL_Bus_Util = 0.311445 
Either_Row_CoL_Bus_Util = 0.326956 
Issued_on_Two_Bus_Simul_Util = 0.011421 
issued_two_Eff = 0.034932 
queue_avg = 5.618264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.61826
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=384373 n_nop=258501 n_act=5153 n_pre=5137 n_ref_event=0 n_req=68748 n_rd=38461 n_rd_L2_A=0 n_write=0 n_wr_bk=81458 bw_util=0.312
n_activity=248543 dram_eff=0.4825
bk0: 2408a 347932i bk1: 2400a 350650i bk2: 2364a 357665i bk3: 2372a 357653i bk4: 2424a 357720i bk5: 2400a 357813i bk6: 2336a 359691i bk7: 2336a 358954i bk8: 2416a 358293i bk9: 2368a 360160i bk10: 2424a 359865i bk11: 2408a 360670i bk12: 2417a 356718i bk13: 2432a 354612i bk14: 2480a 349141i bk15: 2476a 349989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925045
Row_Buffer_Locality_read = 0.937183
Row_Buffer_Locality_write = 0.909631
Bank_Level_Parallism = 2.279772
Bank_Level_Parallism_Col = 2.073088
Bank_Level_Parallism_Ready = 1.251536
write_to_read_ratio_blp_rw_average = 0.619068
GrpLevelPara = 1.747511 

BW Util details:
bwutil = 0.311986 
total_CMD = 384373 
util_bw = 119919 
Wasted_Col = 93992 
Wasted_Row = 14704 
Idle = 155758 

BW Util Bottlenecks: 
RCDc_limit = 15497 
RCDWRc_limit = 15504 
WTRc_limit = 41084 
RTWc_limit = 34813 
CCDLc_limit = 74270 
rwq = 0 
CCDLc_limit_alone = 64643 
WTRc_limit_alone = 34331 
RTWc_limit_alone = 31939 

Commands details: 
total_CMD = 384373 
n_nop = 258501 
Read = 38461 
Write = 0 
L2_Alloc = 0 
L2_WB = 81458 
n_act = 5153 
n_pre = 5137 
n_ref = 0 
n_req = 68748 
total_req = 119919 

Dual Bus Interface Util: 
issued_total_row = 10290 
issued_total_col = 119919 
Row_Bus_Util =  0.026771 
CoL_Bus_Util = 0.311986 
Either_Row_CoL_Bus_Util = 0.327474 
Issued_on_Two_Bus_Simul_Util = 0.011283 
issued_two_Eff = 0.034456 
queue_avg = 5.678635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.67864

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204026, Miss = 66556, Miss_rate = 0.326, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[1]: Access = 204572, Miss = 66759, Miss_rate = 0.326, Pending_hits = 63, Reservation_fails = 295
L2_cache_bank[2]: Access = 203834, Miss = 66609, Miss_rate = 0.327, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[3]: Access = 204373, Miss = 66797, Miss_rate = 0.327, Pending_hits = 51, Reservation_fails = 110
L2_cache_bank[4]: Access = 204497, Miss = 67003, Miss_rate = 0.328, Pending_hits = 61, Reservation_fails = 205
L2_cache_bank[5]: Access = 204087, Miss = 66805, Miss_rate = 0.327, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[6]: Access = 204431, Miss = 67016, Miss_rate = 0.328, Pending_hits = 37, Reservation_fails = 5
L2_cache_bank[7]: Access = 204008, Miss = 66830, Miss_rate = 0.328, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[8]: Access = 205620, Miss = 67001, Miss_rate = 0.326, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[9]: Access = 205110, Miss = 66776, Miss_rate = 0.326, Pending_hits = 70, Reservation_fails = 206
L2_cache_bank[10]: Access = 205635, Miss = 67010, Miss_rate = 0.326, Pending_hits = 50, Reservation_fails = 53
L2_cache_bank[11]: Access = 205133, Miss = 66774, Miss_rate = 0.326, Pending_hits = 44, Reservation_fails = 59
L2_cache_bank[12]: Access = 205252, Miss = 66992, Miss_rate = 0.326, Pending_hits = 64, Reservation_fails = 244
L2_cache_bank[13]: Access = 204981, Miss = 66782, Miss_rate = 0.326, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[14]: Access = 205254, Miss = 66982, Miss_rate = 0.326, Pending_hits = 60, Reservation_fails = 374
L2_cache_bank[15]: Access = 205031, Miss = 66792, Miss_rate = 0.326, Pending_hits = 43, Reservation_fails = 6
L2_cache_bank[16]: Access = 205547, Miss = 67016, Miss_rate = 0.326, Pending_hits = 60, Reservation_fails = 40
L2_cache_bank[17]: Access = 205198, Miss = 66825, Miss_rate = 0.326, Pending_hits = 56, Reservation_fails = 243
L2_cache_bank[18]: Access = 205701, Miss = 66931, Miss_rate = 0.325, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[19]: Access = 205498, Miss = 66765, Miss_rate = 0.325, Pending_hits = 54, Reservation_fails = 620
L2_cache_bank[20]: Access = 205263, Miss = 66885, Miss_rate = 0.326, Pending_hits = 56, Reservation_fails = 137
L2_cache_bank[21]: Access = 205023, Miss = 66703, Miss_rate = 0.325, Pending_hits = 66, Reservation_fails = 525
L2_cache_bank[22]: Access = 205196, Miss = 66843, Miss_rate = 0.326, Pending_hits = 56, Reservation_fails = 198
L2_cache_bank[23]: Access = 204914, Miss = 66705, Miss_rate = 0.326, Pending_hits = 55, Reservation_fails = 328
L2_cache_bank[24]: Access = 158767, Miss = 66928, Miss_rate = 0.422, Pending_hits = 69, Reservation_fails = 712
L2_cache_bank[25]: Access = 157986, Miss = 66664, Miss_rate = 0.422, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[26]: Access = 205386, Miss = 66929, Miss_rate = 0.326, Pending_hits = 67, Reservation_fails = 358
L2_cache_bank[27]: Access = 204607, Miss = 66657, Miss_rate = 0.326, Pending_hits = 57, Reservation_fails = 356
L2_cache_bank[28]: Access = 204247, Miss = 66930, Miss_rate = 0.328, Pending_hits = 50, Reservation_fails = 66
L2_cache_bank[29]: Access = 204070, Miss = 66659, Miss_rate = 0.327, Pending_hits = 67, Reservation_fails = 613
L2_cache_bank[30]: Access = 204247, Miss = 66926, Miss_rate = 0.328, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[31]: Access = 204151, Miss = 66620, Miss_rate = 0.326, Pending_hits = 56, Reservation_fails = 404
L2_cache_bank[32]: Access = 204193, Miss = 66903, Miss_rate = 0.328, Pending_hits = 52, Reservation_fails = 407
L2_cache_bank[33]: Access = 204219, Miss = 66655, Miss_rate = 0.326, Pending_hits = 61, Reservation_fails = 76
L2_cache_bank[34]: Access = 204112, Miss = 66906, Miss_rate = 0.328, Pending_hits = 58, Reservation_fails = 330
L2_cache_bank[35]: Access = 204217, Miss = 66655, Miss_rate = 0.326, Pending_hits = 71, Reservation_fails = 371
L2_cache_bank[36]: Access = 204217, Miss = 66872, Miss_rate = 0.327, Pending_hits = 65, Reservation_fails = 77
L2_cache_bank[37]: Access = 204067, Miss = 66692, Miss_rate = 0.327, Pending_hits = 54, Reservation_fails = 627
L2_cache_bank[38]: Access = 204278, Miss = 66871, Miss_rate = 0.327, Pending_hits = 61, Reservation_fails = 538
L2_cache_bank[39]: Access = 203957, Miss = 66666, Miss_rate = 0.327, Pending_hits = 53, Reservation_fails = 477
L2_cache_bank[40]: Access = 205640, Miss = 66847, Miss_rate = 0.325, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[41]: Access = 205315, Miss = 66654, Miss_rate = 0.325, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[42]: Access = 205574, Miss = 66847, Miss_rate = 0.325, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[43]: Access = 205206, Miss = 66667, Miss_rate = 0.325, Pending_hits = 65, Reservation_fails = 530
L2_cache_bank[44]: Access = 205497, Miss = 66861, Miss_rate = 0.325, Pending_hits = 58, Reservation_fails = 188
L2_cache_bank[45]: Access = 204974, Miss = 66642, Miss_rate = 0.325, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[46]: Access = 205511, Miss = 66891, Miss_rate = 0.325, Pending_hits = 61, Reservation_fails = 160
L2_cache_bank[47]: Access = 205629, Miss = 66631, Miss_rate = 0.324, Pending_hits = 61, Reservation_fails = 110
L2_cache_bank[48]: Access = 205526, Miss = 66932, Miss_rate = 0.326, Pending_hits = 72, Reservation_fails = 683
L2_cache_bank[49]: Access = 205782, Miss = 66647, Miss_rate = 0.324, Pending_hits = 57, Reservation_fails = 153
L2_cache_bank[50]: Access = 205714, Miss = 66875, Miss_rate = 0.325, Pending_hits = 56, Reservation_fails = 67
L2_cache_bank[51]: Access = 205992, Miss = 66622, Miss_rate = 0.323, Pending_hits = 58, Reservation_fails = 23
L2_cache_bank[52]: Access = 205479, Miss = 66862, Miss_rate = 0.325, Pending_hits = 65, Reservation_fails = 1109
L2_cache_bank[53]: Access = 205926, Miss = 66615, Miss_rate = 0.323, Pending_hits = 71, Reservation_fails = 102
L2_cache_bank[54]: Access = 205370, Miss = 66880, Miss_rate = 0.326, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[55]: Access = 205855, Miss = 66639, Miss_rate = 0.324, Pending_hits = 67, Reservation_fails = 781
L2_cache_bank[56]: Access = 158804, Miss = 66795, Miss_rate = 0.421, Pending_hits = 56, Reservation_fails = 46
L2_cache_bank[57]: Access = 158976, Miss = 66660, Miss_rate = 0.419, Pending_hits = 56, Reservation_fails = 103
L2_cache_bank[58]: Access = 205279, Miss = 66737, Miss_rate = 0.325, Pending_hits = 64, Reservation_fails = 568
L2_cache_bank[59]: Access = 205475, Miss = 66637, Miss_rate = 0.324, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[60]: Access = 204603, Miss = 66775, Miss_rate = 0.326, Pending_hits = 63, Reservation_fails = 462
L2_cache_bank[61]: Access = 204712, Miss = 66561, Miss_rate = 0.325, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[62]: Access = 204581, Miss = 66784, Miss_rate = 0.326, Pending_hits = 50, Reservation_fails = 404
L2_cache_bank[63]: Access = 204296, Miss = 66578, Miss_rate = 0.326, Pending_hits = 60, Reservation_fails = 418
L2_total_cache_accesses = 12930621
L2_total_cache_misses = 4274329
L2_total_cache_miss_rate = 0.3306
L2_total_cache_pending_hits = 3660
L2_total_cache_reservation_fails = 14967
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 415319
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 308612
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14967
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 925782
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8237313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 167987
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2871948
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1653373
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11277248
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1483
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13484
L2_cache_data_port_util = 0.306
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=12930621
icnt_total_pkts_simt_to_mem=12930621
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12930621
Req_Network_cycles = 511895
Req_Network_injected_packets_per_cycle =      25.2603 
Req_Network_conflicts_per_cycle =      24.0602
Req_Network_conflicts_per_cycle_util =      27.0624
Req_Bank_Level_Parallism =      28.4122
Req_Network_in_buffer_full_per_cycle =       8.7899
Req_Network_in_buffer_avg_util =     166.6282
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.6685

Reply_Network_injected_packets_num = 12930621
Reply_Network_cycles = 511895
Reply_Network_injected_packets_per_cycle =       25.2603
Reply_Network_conflicts_per_cycle =       15.6729
Reply_Network_conflicts_per_cycle_util =      17.6856
Reply_Bank_Level_Parallism =      28.5041
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       9.3828
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3158
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 22 min, 45 sec (4965 sec)
gpgpu_simulation_rate = 206824 (inst/sec)
gpgpu_simulation_rate = 103 (cycle/sec)
gpgpu_silicon_slowdown = 10990291x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe8dc66f8c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe8dc66f88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc66f80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc66f78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc66f70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc66f68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc67020..

GPGPU-Sim PTX: cudaLaunch for 0x0x409a1d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z19splitRearrange_nvm3iiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z19splitRearrange_nvm3iiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19splitRearrange_nvm3iiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z19splitRearrange_nvm3iiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19splitRearrange_nvm3iiPjS_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19splitRearrange_nvm3iiPjS_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z19splitRearrange_nvm3iiPjS_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x12d90 (mri-gridding.4.sm_70.ptx:9209) @%p2 bra BB24_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12de0 (mri-gridding.4.sm_70.ptx:9222) mov.u32 %r133, -1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x12e08 (mri-gridding.4.sm_70.ptx:9227) @%p3 bra BB24_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12e48 (mri-gridding.4.sm_70.ptx:9238) add.s32 %r62, %r41, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12f58 (mri-gridding.4.sm_70.ptx:9272) @%p4 bra BB24_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12fa8 (mri-gridding.4.sm_70.ptx:9287) add.s32 %r88, %r139, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12f80 (mri-gridding.4.sm_70.ptx:9279) @%p5 bra BB24_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12fa8 (mri-gridding.4.sm_70.ptx:9287) add.s32 %r88, %r139, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x12fa0 (mri-gridding.4.sm_70.ptx:9284) @%p6 bra BB24_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12fa8 (mri-gridding.4.sm_70.ptx:9287) add.s32 %r88, %r139, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x12ff0 (mri-gridding.4.sm_70.ptx:9296) @%p3 bra BB24_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13138 (mri-gridding.4.sm_70.ptx:9357) membar.gl;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x13190 (mri-gridding.4.sm_70.ptx:9369) @%p11 bra BB24_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13208 (mri-gridding.4.sm_70.ptx:9393) @%p3 bra BB24_13;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x13208 (mri-gridding.4.sm_70.ptx:9393) @%p3 bra BB24_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13338 (mri-gridding.4.sm_70.ptx:9450) setp.eq.s32%p1, %r38, %r39;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x13350 (mri-gridding.4.sm_70.ptx:9455) @!%p1 bra BB24_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x133d8 (mri-gridding.4.sm_70.ptx:9482) ret;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13358 (mri-gridding.4.sm_70.ptx:9456) bra.uni BB24_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13360 (mri-gridding.4.sm_70.ptx:9459) mov.u32 %r123, %ctaid.y;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19splitRearrange_nvm3iiPjS_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19splitRearrange_nvm3iiPjS_S_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z19splitRearrange_nvm3iiPjS_S_S_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z19splitRearrange_nvm3iiPjS_S_S_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z19splitRearrange_nvm3iiPjS_S_S_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 798195
gpu_sim_insn = 2818224554
gpu_ipc =    3530.7471
gpu_tot_sim_cycle = 1310090
gpu_tot_sim_insn = 3845107220
gpu_tot_ipc =    2934.9946
gpu_tot_issued_cta = 5188
gpu_occupancy = 93.3016% 
gpu_tot_occupancy = 80.0090% 
max_total_param_size = 0
gpu_stall_dramfull = 809259
gpu_stall_icnt2sh    = 5040
partiton_level_parallism =      12.2770
partiton_level_parallism_total  =      17.3500
partiton_level_parallism_util =      12.3996
partiton_level_parallism_util_total  =      18.2485
L2_BW  =     444.7216 GB/Sec
L2_BW_total  =     628.4861 GB/Sec
gpu_total_sim_rate=261910
############## bottleneck_stats #############
cycles: core 798195, icnt 798195, l2 798195, dram 599351
gpu_ipc	3530.747
gpu_tot_issued_cta = 5188, average cycles = 154
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 669428 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 890936 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.432	80
L1D data util	0.469	80	0.481	15
L1D tag util	0.156	80	0.164	34
L2 data util	0.178	64	0.427	15
L2 tag util	0.201	64	0.401	11
n_l2_access	 10275018
icnt s2m util	0.000	0	0.000	11	flits per packet: -nan
icnt m2s util	0.000	0	0.000	11	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.148	32	0.263	3

latency_l1_hit:	61381125, num_l1_reqs:	1887257
L1 hit latency:	32
latency_l2_hit:	1471210785, num_l2_reqs:	6352930
L2 hit latency:	907
latency_dram:	-1815818389, num_dram_reqs:	3415470
DRAM latency:	725

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	1.000
smem size	0.339
thread slot	1.000
TB slot    	0.250
L1I tag util	0.958	80	0.975	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.202	80	0.205	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.043	80	0.044	12

smem port	0.684	80

n_reg_bank	16
reg port	0.198	16	0.446	12
L1D tag util	0.156	80	0.164	34
L1D fill util	0.025	80	0.026	30
n_l1d_mshr	4096
L1D mshr util	0.007	80
n_l1d_missq	16
L1D missq util	0.028	80
L1D hit rate	0.190
L1D miss rate	0.707
L1D rsfail rate	0.103
L2 tag util	0.201	64	0.401	11
L2 fill util	0.013	64	0.013	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.040	64	0.053	7
L2 missq util	0.001	64	0.003	15
L2 hit rate	0.621
L2 miss rate	0.332
L2 rsfail rate	0.046

dram activity	0.297	32	0.533	3

load trans eff	0.243
load trans sz	32.000
load_useful_bytes 26725136, load_transaction_bytes 110023488, icnt_m2s_bytes 0
n_gmem_load_insns 210094, n_gmem_load_accesses 3438234
n_smem_access_insn 11975056, n_smem_accesses 43657936

tmp_counter/12	0.201

run 0.055, fetch 0.001, sync 0.503, control 0.006, data 0.433, struct 0.003
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224484, Miss = 179140, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 24234
	L1D_cache_core[1]: Access = 217808, Miss = 172676, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 29030
	L1D_cache_core[2]: Access = 221394, Miss = 176156, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 21389
	L1D_cache_core[3]: Access = 221442, Miss = 176029, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 24605
	L1D_cache_core[4]: Access = 221154, Miss = 175813, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 25325
	L1D_cache_core[5]: Access = 220898, Miss = 176550, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 30165
	L1D_cache_core[6]: Access = 217904, Miss = 171891, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 28719
	L1D_cache_core[7]: Access = 218144, Miss = 173502, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 28298
	L1D_cache_core[8]: Access = 224244, Miss = 178373, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 21895
	L1D_cache_core[9]: Access = 217424, Miss = 172583, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 29759
	L1D_cache_core[10]: Access = 221762, Miss = 175820, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 27442
	L1D_cache_core[11]: Access = 221330, Miss = 176989, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 30872
	L1D_cache_core[12]: Access = 225108, Miss = 179463, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 23403
	L1D_cache_core[13]: Access = 217904, Miss = 172974, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 30127
	L1D_cache_core[14]: Access = 221234, Miss = 175368, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 27623
	L1D_cache_core[15]: Access = 221874, Miss = 176577, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 20527
	L1D_cache_core[16]: Access = 221970, Miss = 176651, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 25423
	L1D_cache_core[17]: Access = 224580, Miss = 177955, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 21314
	L1D_cache_core[18]: Access = 221394, Miss = 176024, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 27119
	L1D_cache_core[19]: Access = 223678, Miss = 177217, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 24666
	L1D_cache_core[20]: Access = 217664, Miss = 172915, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 27915
	L1D_cache_core[21]: Access = 225012, Miss = 178721, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 26871
	L1D_cache_core[22]: Access = 224532, Miss = 177873, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 24075
	L1D_cache_core[23]: Access = 218624, Miss = 173666, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 27648
	L1D_cache_core[24]: Access = 218096, Miss = 173049, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 28753
	L1D_cache_core[25]: Access = 217568, Miss = 173443, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 34254
	L1D_cache_core[26]: Access = 217856, Miss = 172479, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 29934
	L1D_cache_core[27]: Access = 221090, Miss = 175120, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 27996
	L1D_cache_core[28]: Access = 217952, Miss = 173339, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 29799
	L1D_cache_core[29]: Access = 221474, Miss = 177114, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 33574
	L1D_cache_core[30]: Access = 221586, Miss = 176314, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 25927
	L1D_cache_core[31]: Access = 221778, Miss = 176538, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 27354
	L1D_cache_core[32]: Access = 217856, Miss = 173646, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 26855
	L1D_cache_core[33]: Access = 221090, Miss = 176698, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 31764
	L1D_cache_core[34]: Access = 218240, Miss = 173348, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 34677
	L1D_cache_core[35]: Access = 217904, Miss = 172367, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 32231
	L1D_cache_core[36]: Access = 221538, Miss = 176415, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 28207
	L1D_cache_core[37]: Access = 221634, Miss = 176257, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 27199
	L1D_cache_core[38]: Access = 221346, Miss = 175527, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 21664
	L1D_cache_core[39]: Access = 221570, Miss = 176103, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 28742
	L1D_cache_core[40]: Access = 224916, Miss = 178400, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 25896
	L1D_cache_core[41]: Access = 217616, Miss = 173156, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 28410
	L1D_cache_core[42]: Access = 221634, Miss = 176080, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 22860
	L1D_cache_core[43]: Access = 223846, Miss = 177811, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 25670
	L1D_cache_core[44]: Access = 225060, Miss = 179631, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 26665
	L1D_cache_core[45]: Access = 218336, Miss = 173080, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 29693
	L1D_cache_core[46]: Access = 224820, Miss = 178934, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 25823
	L1D_cache_core[47]: Access = 221762, Miss = 176209, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 28944
	L1D_cache_core[48]: Access = 221378, Miss = 175971, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 27664
	L1D_cache_core[49]: Access = 221778, Miss = 176165, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 29054
	L1D_cache_core[50]: Access = 221250, Miss = 175260, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 21668
	L1D_cache_core[51]: Access = 221330, Miss = 175318, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 24814
	L1D_cache_core[52]: Access = 218096, Miss = 172731, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 29228
	L1D_cache_core[53]: Access = 221810, Miss = 176174, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 34239
	L1D_cache_core[54]: Access = 225300, Miss = 179294, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 28773
	L1D_cache_core[55]: Access = 218096, Miss = 174767, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 28267
	L1D_cache_core[56]: Access = 218000, Miss = 172900, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 28495
	L1D_cache_core[57]: Access = 225044, Miss = 178758, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 34285
	L1D_cache_core[58]: Access = 222018, Miss = 176082, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 25963
	L1D_cache_core[59]: Access = 217808, Miss = 171743, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 29390
	L1D_cache_core[60]: Access = 217616, Miss = 172663, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 28839
	L1D_cache_core[61]: Access = 218144, Miss = 173157, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 31429
	L1D_cache_core[62]: Access = 221154, Miss = 175408, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 27497
	L1D_cache_core[63]: Access = 221490, Miss = 176271, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 30217
	L1D_cache_core[64]: Access = 221090, Miss = 175193, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 26202
	L1D_cache_core[65]: Access = 218384, Miss = 173229, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 26856
	L1D_cache_core[66]: Access = 221474, Miss = 175988, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 26649
	L1D_cache_core[67]: Access = 217952, Miss = 172885, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 31852
	L1D_cache_core[68]: Access = 224964, Miss = 178022, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 24348
	L1D_cache_core[69]: Access = 224868, Miss = 177974, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 27975
	L1D_cache_core[70]: Access = 218000, Miss = 172173, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 31040
	L1D_cache_core[71]: Access = 217904, Miss = 173150, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 29936
	L1D_cache_core[72]: Access = 221250, Miss = 176182, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 23242
	L1D_cache_core[73]: Access = 224964, Miss = 178491, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 25917
	L1D_cache_core[74]: Access = 221042, Miss = 174896, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 31102
	L1D_cache_core[75]: Access = 217616, Miss = 173329, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 28562
	L1D_cache_core[76]: Access = 221730, Miss = 176258, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 27592
	L1D_cache_core[77]: Access = 218528, Miss = 173605, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 32799
	L1D_cache_core[78]: Access = 220994, Miss = 174893, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 28575
	L1D_cache_core[79]: Access = 221138, Miss = 174551, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 33077
	L1D_total_cache_accesses = 17670340
	L1D_total_cache_misses = 14035465
	L1D_total_cache_miss_rate = 0.7943
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2226881
	L1D_cache_data_port_util = 0.036
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3564247
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3183771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1733516
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 51610
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 70628
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10790013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 493365
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10071
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6799628
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10870712

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1733516
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 493365
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
27200, 24547, 29019, 34779, 39251, 45011, 50771, 56531, 25876, 22110, 25430, 30038, 33358, 37966, 42574, 47182, 25876, 22110, 25430, 30038, 33358, 37966, 42574, 47182, 22936, 20344, 23848, 28456, 31960, 36568, 41176, 45784, 22936, 20344, 23848, 28456, 31960, 36568, 41176, 45784, 5296, 9748, 14356, 18964, 23572, 28180, 32788, 37396, 5296, 9748, 14356, 18964, 23572, 28180, 32788, 37396, 5296, 9748, 14356, 18964, 23572, 28180, 32788, 37396, 
gpgpu_n_tot_thrd_icount = 4651093184
gpgpu_n_tot_w_icount = 145346662
gpgpu_n_stall_shd_mem = 78433315
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3224772
gpgpu_n_mem_write_global = 19505280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13362568
gpgpu_n_store_insn = 37991920
gpgpu_n_shmem_insn = 456227242
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7968768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 46541321
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 18631974
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8102857
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:163506123	W0_Idle:14757478	W0_Scoreboard:85674245	W1:1439670	W2:1224368	W3:747072	W4:1224368	W5:747072	W6:747072	W7:747072	W8:1224368	W9:747072	W10:752182	W11:747072	W12:747072	W13:747072	W14:747072	W15:747072	W16:1291812	W17:747072	W18:747072	W19:747072	W20:747072	W21:747072	W22:747072	W23:747072	W24:747072	W25:747072	W26:747072	W27:747072	W28:747072	W29:747072	W30:747072	W31:747072	W32:119513094
single_issue_nums: WS0:29973670	WS1:32802932	WS2:38296742	WS3:44273318	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25798176 {8:3224772,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 503905024 {8:8634568,40:10870712,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 128990880 {40:3224772,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 156042240 {8:19505280,}
maxmflatency = 13169 
max_icnt2mem_latency = 11963 
maxmrqlatency = 6709 
max_icnt2sh_latency = 1192 
averagemflatency = 817 
avg_icnt2mem_latency = 554 
avg_mrq_latency = 51 
avg_icnt2sh_latency = 41 
mrq_lat_table:420388 	310137 	245546 	342063 	538147 	979341 	587680 	245861 	67341 	6819 	2848 	1055 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4942162 	4231577 	6794211 	6081812 	374516 	254553 	51221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	47426 	29364 	53127 	3521602 	2214871 	1794473 	2133725 	3166483 	6712044 	2497279 	314639 	214243 	30776 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10227311 	2612802 	2219840 	2158079 	1956584 	1572925 	1075691 	609015 	294915 	2890 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	548 	1488 	284 	91 	45 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       120        80        88      4235        96       112       104        80       112       104        80        88        72       112       112        80 
dram[1]:       104        67        80      4563        96       128        88        83       112       104        80        96        72       112       120        72 
dram[2]:        88        96        88      4255       112       120        88        88       104       120        80        96       112       120        88        64 
dram[3]:        80        88        96      4626       112       120        96        96       104       120        80        96       112       120        90        64 
dram[4]:       104        72        96      4346       112       128        88        67       104       112        80        96       102       112       120        64 
dram[5]:       104        64        88      4396       112       128        88        72       104       112        80        96        96       112       120        64 
dram[6]:       104        80        80      4237       112       120        88        88        88       112        80        80        88       112       104        80 
dram[7]:       104        80        96      4372       112       120        88        88        88       112        80        81       111       112       104        80 
dram[8]:        88        80        96      4153       112       120        88        88       104       112        88        80        96       122        64       112 
dram[9]:        88        96        96      4448       120       128        88        88       104       112        88        80        96       128        72       112 
dram[10]:        96        72        96      4260       112       120        96        88       104        96        80        80        96       104        96        72 
dram[11]:        96        72        96       773       112       120        96       104       104        96        80        80        96       104        72        72 
dram[12]:        93        72        72        80        88        88        72        72        96       112        72        80        80        96       112        64 
dram[13]:        64        72        80        88        88       120        88        80       104       112        72        80        81        96       112        64 
dram[14]:        72        88        88        88        96       120        88        96       120        94        72       112        72        72        96        64 
dram[15]:        99        88        88        88        96       120        88        96       120        96        72       112        72       107        96        64 
dram[16]:        98        88        96        96        96       120        80        88       104       104        72        80        72        87       104        88 
dram[17]:       104        72       112        96       112       128       112        88       104       104        72        80        72       104       104        88 
dram[18]:       104        88       120        80       112       128       104       104        96        80        80        80        80       112        80        72 
dram[19]:        93       104       120        80        96       128       104        96       104        85        72        80       128       112       120        88 
dram[20]:        92       112       120        88        88       128       104        96       120       112        72        72       112       112       112        80 
dram[21]:        80       112       120        88        96       128       112        96       120       112        72        72       114       112        80        64 
dram[22]:        96       104       120        96       104       128       104        96        96        88        72        72       112       120        88        88 
dram[23]:       100        72       120        96       104       128       112        88        96        88        72        72       112       120        88        88 
dram[24]:       112        96       120        80       112       128       104        80       104       104        88        72       120       112        88        88 
dram[25]:        72       112       112        80       120       128       104        80       104       104        88        72       120       112        72        96 
dram[26]:        70        80       128        80       112       128       104        72       112        88        72        80        72       104        64        80 
dram[27]:        95        96      2854        80       104       128       104        64       112        88        72        80        73       104        64        64 
dram[28]:        99        72      3392        88        80        80        64        96        88       120       104        80       112       112        64        72 
dram[29]:        64        88      4438        88        80       128        64        96        88       120       104        80        76       112       112        64 
dram[30]:        88        88      4262        80       112       128        88       104       112        96        80        80       104       104        72        72 
dram[31]:        88        88      4417        80       112       128        88       104       112       102        96        88       104       104        72        72 
maximum service time to same row:
dram[0]:    117941    118229    122547     82210    123269    123849    122063    136658    120345    127896    145474    147002    130972    134279    143496    153416 
dram[1]:    114356    117218    118419     82167    120990    119035    122427    133201    123012    125940    144089    142511    113706    131048    135738    115720 
dram[2]:     91507    117263    119191     66996    121349    119695    122619    133324    140438    126017    144109    142842    130701    131252    142004    138386 
dram[3]:     94850     80548    123469     67058    122685    123409    137189    136379    143735    130050    145610    145470    147511    134296    154787    115525 
dram[4]:     82739     93566    122227     67495    122087    122709    120299    136102    142821    129129    144746    146524    147915    133731    152517    139935 
dram[5]:     83274    104715    124945     66396    124352    122416    137803    135801    144325    128224    147017    145744    149372    133617    117131    146984 
dram[6]:     83428    117298    125010     81859    123347    122425    137637    136010    143020    127996    146169    145082    140237    133651    140891    152572 
dram[7]:     68030    127702    124243     81896    123926    122803    137945    136069    143119    128088    148878    145202    140624    133867    149115    115543 
dram[8]:     67703    136730    122679     98019    121804    124489    135877    137592    143486    129757    147167    146422    148702    135207    154006    134255 
dram[9]:     64279    151462    122960     99262    121418    125559    135507    140135    143523    130769    146248    148460    147969    120899    154132    147741 
dram[10]:     65922    132303    123404    111531    122199    124228    137375    139076    143785    129159    146484    146964    148508    130256    154771    121273 
dram[11]:     81113    110595    124125    111080    124208    122924    138668    136062    143810    128603    144949    145778    149735    135171    121979    121027 
dram[12]:     76406    113922    118507    112630     73106    118768     77338    137909     78151    114720    118289    112685    135836    129709    121509    148882 
dram[13]:     92100    115281    119441    119126     78477    119794    140790    139369    122022    116302    141496    142608    147074    130690    140489    115823 
dram[14]:     95256    119367    123228    124228     97355    121701    135988    136683     81718    125362    143888    147313    148819    133318    149925    121867 
dram[15]:    109540    121356    123533    125267     98488    122903    135810    137806     96824    126696    146100    147087    148404    134764    153792    142788 
dram[16]:    109196    121537    123770    125461    111197    123065    135756    137712    122887    126781    146167    147432    148638    134860    118222    147729 
dram[17]:    116505    116372    115866    113229    118303    119332    131876    113446    139280    124191    142940    143966    130320    130285    138418    149243 
dram[18]:    133904    115648    117533    113052    119908    118382    118434    112947    139659    123538    144703    143122    115159    139429    117578    148923 
dram[19]:    117408    117120    122839    123847    123191    122182    137316    122470    143116    122231    147891    146558    133399    142684    121032    153301 
dram[20]:    131492    117025    122073    123317    122857    123299    121413    122576    142590    121911    146304    146662    132804    133551    151455    119438 
dram[21]:    131556    117377    123177    117340    123503    123826    136338    123143    142520    121926    146766    147314    133054    133523    151455    139646 
dram[22]:    115287    123930    122875    123393    121142    122674    136495    123144    116090    121958    148356    146675    146747    133525    119731    147579 
dram[23]:    115500    124054    121907    124016    120312    122785    135816    123458    116302    121802    147165    146859    146879    133488    119852    153928 
dram[24]:    115710    123562    122642    124123    120589    121394    137070    117394    116214    122116    148838    147226    147196    146515    121325    119763 
dram[25]:    115111    119269    122517    124333    120284    120703    136323    136456    115913    143898    148089    147084    146945    142741    120707    134096 
dram[26]:    115047    119411    124230    122962    118353    121128    139790    136618    141966    143853    149795    147025    146864    116956    155640    146470 
dram[27]:    115096    120601    116687    117328    121606    120887    138057    116705    142262    121716    145066    147035    147250    128089    154111    150699 
dram[28]:    102483    114693    112831    117728    101993    129292    114249    138234    117695    132656    143900    118134    138723    136620    116973    148733 
dram[29]:    102516    116048    113152    119136    122971    130400    142662    116825    136124    133262    145906    144980    147998    137185    121825    149864 
dram[30]:    122883    120230     93947    119699    123573    125182    125885    118049    117335    121647    146414    149010    133111    133069    144210    120188 
dram[31]:    119904    119962     93876    124540    125264    124749    138010    117633    117579    122790    148233    147867    133036    133092    150140    121387 
average row accesses per activate:
dram[0]: 12.682404 11.802682 14.739362 105.289284 16.359282 16.842106 16.314199 17.709150 16.475758 17.227415 15.971429 17.027439 14.162561 15.578082 12.425358 10.534965 
dram[1]: 14.216346 11.907515 15.043361 115.093109 16.682926 17.295238 17.589577 17.592234 16.417910 16.299999 16.735735 16.951515 14.807198 14.435443 11.309125 10.718360 
dram[2]: 12.513185 12.037401 14.936171 114.532944 15.724138 16.846153 17.763159 16.863777 16.134111 16.626865 18.209150 17.314816 15.640326 14.709184 11.841487 10.768402 
dram[3]: 10.737847 11.480300 15.605556 115.361938 16.656534 15.579545 17.113924 16.274628 16.205278 15.440443 17.222221 16.996979 14.413534 13.150685 10.987319 10.430314 
dram[4]: 10.385787 12.823285 15.179348 108.774910 16.457830 15.645715 16.859814 16.422493 15.902857 16.149561 17.036585 18.262295 15.294907 14.751938 11.039855 11.686889 
dram[5]: 10.939285 11.947876 15.799435 108.653778 18.092714 15.702005 17.009405 16.872274 15.866477 16.696970 17.378881 17.138462 15.151194 15.360215 10.698413 10.804702 
dram[6]: 11.673624 11.203971 14.853724 107.992645 16.574018 15.657143 17.847176 16.822430 16.328358 16.252941 17.446541 18.228758 15.653006 14.560102 12.397541 10.402754 
dram[7]: 12.659138 11.849524 14.872340 111.844482 16.580061 16.165192 18.127947 17.363344 16.279762 16.087210 17.058283 17.951769 14.979113 14.382872 11.616123 10.619719 
dram[8]: 11.324176 11.899029 15.192838 104.486679 15.953488 15.793103 17.401274 17.725491 14.894594 15.697143 17.782051 18.637875 15.828730 14.438287 10.747780 11.790196 
dram[9]: 10.678757 11.749043 15.409471 111.412613 16.606060 15.979651 16.971962 16.834890 15.597733 15.718390 16.266863 16.736526 14.813472 14.356608 10.133780 11.358491 
dram[10]: 10.104235 11.417769 13.803483 108.987061 14.468085 16.084549 14.231579 17.277956 14.622691 15.881160 15.382272 16.776119 13.152425 14.317617 10.668430 10.394511 
dram[11]: 11.196751 12.351352 15.873925 26.992945 15.655172 15.953757 16.011835 17.110411 16.564178 15.919075 15.476323 16.120001 14.076543 15.059896 10.699115 10.793961 
dram[12]: 10.072183 10.361058 12.372840 13.272487 13.621918 13.621622 12.708763 13.362163 13.444445 13.276485 13.074935 14.080333 12.747549 12.292453 10.131147  9.658494 
dram[13]: 10.851398 12.902386 14.557029 16.306786 16.380239 16.751514 15.917647 16.562691 16.765060 16.228323 16.014410 17.510971 15.164456 16.056023 12.216599 10.793537 
dram[14]: 10.892035 13.348785 15.732194 17.294670 17.507988 16.763077 17.208860 17.568628 16.494047 16.070589 16.892967 18.385620 14.746770 14.746114 11.375472 11.250930 
dram[15]: 11.577861 13.348785 16.237537 16.419643 18.743151 16.711657 17.347134 18.040268 16.902439 16.703363 16.944786 17.955128 14.365239 14.866840 10.833035 11.850688 
dram[16]: 12.252964 12.069530 16.848024 16.990797 17.986755 16.534954 17.022081 17.179487 16.568863 16.052174 16.732733 18.234528 15.835654 16.202816 11.433460 10.829443 
dram[17]: 11.353479 12.936403 15.398329 16.963190 17.003136 17.103125 16.236526 17.260450 16.306786 16.389381 17.088684 17.743671 14.277078 16.908554 11.479923 10.483479 
dram[18]: 11.457249 13.284117 15.429363 16.678787 16.433735 16.047337 16.547112 17.350483 17.415873 16.651516 16.034582 16.350000 14.898964 15.818682 11.964497 10.275685 
dram[19]: 11.766730 12.050710 15.664789 14.905405 17.355556 17.056604 17.732899 16.552147 16.877300 16.389881 16.461538 16.483679 15.046997 14.274753 11.635317 10.305842 
dram[20]: 11.968504 12.626865 14.638298 15.880814 16.416918 16.166666 17.295820 16.047762 17.522293 15.380953 16.903614 16.540060 15.200535 13.832930 10.929729 10.834533 
dram[21]: 10.875000 13.758140 14.745308 15.947369 16.705521 16.765432 17.377419 16.168674 17.305031 15.765043 17.453417 16.315790 14.771428 16.175638 10.600349 11.467681 
dram[22]: 11.738963 13.133038 14.913513 16.028986 16.913580 17.818182 16.590769 17.396105 17.015575 15.454545 16.722891 16.538462 14.940260 14.641221 10.805009 10.892727 
dram[23]: 12.221557 13.024229 15.120879 15.811429 16.822086 17.477707 16.314199 17.019047 17.122257 15.811047 17.154322 16.501474 14.853093 13.748816 12.451547 10.713523 
dram[24]: 11.937984 13.191537 14.809140 16.366072 16.924999 16.360361 16.170149 17.201279 17.645161 15.140450 16.831326 16.122450 15.167553 13.293982 12.024048 10.763865 
dram[25]: 11.511236 13.373303 14.201550 16.452095 17.100946 16.410875 16.050297 17.079365 15.693410 15.949704 16.860605 16.754545 16.492754 13.636792 10.887273 11.520077 
dram[26]: 12.074656 12.395833 14.524935 15.073569 15.844828 16.359282 16.660551 16.850000 15.122616 15.528409 16.388235 16.665680 15.153846 13.424594 10.028239 11.001819 
dram[27]: 12.118577 13.233334 80.906250 15.624293 16.187683 16.331343 17.081505 16.981133 15.289256 16.377245 16.479290 16.497076 14.704370 13.515152 10.337308 11.365853 
dram[28]: 10.131673 10.639053 86.261246 12.086538 12.669230 13.347709 13.317935 12.976377 13.478495 13.755435 14.222222 14.385475 11.946759 12.206897  9.753086  9.631488 
dram[29]: 12.257936 12.953745 107.552261 15.030055 14.901099 15.979412 16.464832 16.071217 16.254438 16.642643 17.796825 17.253822 15.718232 13.083333 11.343396 11.280669 
dram[30]: 11.878378 12.828633 102.802765 14.319481 16.894409 17.340765 17.234177 16.617285 17.636942 17.129337 18.590000 16.839880 16.071224 13.427252 11.803119 11.149171 
dram[31]: 11.800766 12.943232 108.640350 16.000000 16.287426 16.812307 18.003300 16.778816 17.309376 17.453377 18.808081 17.092024 15.901408 14.133820 10.628721 11.956435 
average row locality = 3747278/203884 = 18.379461
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3688      3680      3648      3656      3696      3696      3600      3600      3648      3716      3768      3776      3768      3776      3816      3824 
dram[1]:      3688      3688      3656      3660      3704      3704      3600      3608      3696      3720      3744      3784      3776      3780      3829      3808 
dram[2]:      3696      3688      3664      3664      3704      3688      3616      3624      3752      3744      3752      3760      3792      3800      3840      3792 
dram[3]:      3688      3688      3664      3656      3712      3688      3624      3628      3744      3744      3760      3776      3800      3800      3840      3801 
dram[4]:      3688      3696      3652      3672      3712      3696      3628      3608      3752      3736      3752      3744      3788      3764      3840      3816 
dram[5]:      3680      3688      3656      3680      3712      3696      3628      3616      3760      3736      3760      3744      3792      3760      3841      3816 
dram[6]:      3688      3696      3656      3660      3704      3696      3616      3616      3752      3736      3752      3776      3792      3752      3840      3808 
dram[7]:      3688      3696      3656      3660      3704      3696      3616      3616      3752      3736      3760      3780      3792      3756      3832      3808 
dram[8]:      3696      3696      3648      3656      3712      3696      3632      3616      3744      3736      3760      3784      3793      3776      3840      3816 
dram[9]:      3696      3696      3648      3656      3696      3692      3616      3596      3732      3712      3752      3764      3776      3784      3836      3816 
dram[10]:      3688      3680      3648      3664      3680      3688      3608      3608      3744      3728      3760      3760      3768      3776      3836      3809 
dram[11]:      3688      3688      3656      3667      3688      3688      3612      3624      3744      3744      3752      3776      3768      3792      3832      3808 
dram[12]:      3696      3680      3672      3652      3688      3688      3616      3616      3740      3732      3756      3784      3800      3784      3841      3808 
dram[13]:      3696      3680      3672      3672      3696      3696      3612      3600      3744      3728      3756      3784      3800      3776      3840      3808 
dram[14]:      3704      3688      3660      3664      3696      3680      3616      3600      3752      3732      3752      3776      3792      3784      3840      3817 
dram[15]:      3704      3684      3672      3664      3688      3680      3616      3600      3752      3728      3752      3752      3792      3776      3840      3816 
dram[16]:      3683      3680      3672      3664      3704      3688      3608      3616      3744      3728      3752      3764      3784      3785      3840      3816 
dram[17]:      3688      3672      3656      3656      3696      3712      3628      3616      3736      3728      3768      3768      3768      3776      3840      3808 
dram[18]:      3688      3688      3664      3652      3704      3704      3620      3628      3704      3712      3760      3760      3768      3800      3841      3832 
dram[19]:      3688      3684      3656      3644      3704      3704      3608      3620      3712      3712      3760      3752      3776      3800      3840      3832 
dram[20]:      3688      3688      3660      3648      3696      3696      3592      3616      3704      3724      3784      3764      3764      3792      3832      3817 
dram[21]:      3696      3688      3656      3648      3696      3696      3592      3608      3704      3728      3792      3764      3760      3784      3832      3824 
dram[22]:      3680      3680      3664      3648      3704      3704      3616      3608      3712      3712      3772      3756      3760      3774      3841      3824 
dram[23]:      3680      3680      3656      3652      3704      3704      3624      3608      3712      3704      3776      3760      3768      3784      3840      3824 
dram[24]:      3680      3688      3664      3644      3704      3704      3620      3616      3720      3696      3792      3768      3784      3792      3840      3824 
dram[25]:      3680      3680      3656      3644      3704      3688      3624      3612      3720      3696      3768      3760      3768      3800      3832      3816 
dram[26]:      3672      3680      3648      3656      3712      3696      3616      3616      3720      3680      3768      3764      3768      3776      3840      3824 
dram[27]:      3680      3680      3660      3656      3712      3696      3616      3624      3720      3680      3766      3768      3768      3776      3836      3832 
dram[28]:      3688      3684      3652      3648      3696      3704      3600      3632      3720      3672      3768      3768      3768      3792      3816      3840 
dram[29]:      3688      3680      3640      3648      3696      3704      3600      3624      3720      3672      3756      3760      3776      3788      3816      3828 
dram[30]:      3688      3680      3656      3648      3704      3664      3616      3616      3724      3680      3764      3760      3752      3784      3824      3816 
dram[31]:      3688      3680      3652      3652      3704      3680      3616      3616      3720      3672      3768      3752      3761      3776      3824      3816 
total dram reads = 1903822
bank skew: 3841/3592 = 1.07
chip skew: 59613/59356 = 1.00
number of total write accesses:
dram[0]:      5962      6634      5196    135440      4980      4872      5010      5057      5012      5086      5083      5032      5377      5211      5708      5545 
dram[1]:      5959      6719      5212    137412      4980      4872      5010      5079      5060      5106      5100      5036      5377      5206      5673      5552 
dram[2]:      6575      6578      5380    134941      4932      5003      4976      5087      4962      5086      5110      5150      5256      5295      5649      5552 
dram[3]:      6748      6616      5407    138218      4932      5024      4976      5088      4962      5096      5110      5150      5274      5271      5643      5512 
dram[4]:      6618      6635      5336    135549      4894      4934      4994      4983      5073      4956      5144      5134      5143      5273      5668      5466 
dram[5]:      6610      6732      5301    137644      4894      4944      5032      4994      5099      4962      5144      5134      5159      5292      5612      5448 
dram[6]:      6590      6876      5310    134466      4965      4960      4882      4978      4788      4982      5018      5020      5246      5253      5622      5602 
dram[7]:      6742      6987      5336    137830      4968      4960      4912      4978      4788      5002      5032      5024      5225      5266      5617      5625 
dram[8]:      6613      6608      5180    134861      4950      4994      5066      5016      4946      4908      4994      5072      5258      5297      5572      5540 
dram[9]:      6834      6756      5210    137778      4970      5008      5066      5016      4967      4908      5013      5072      5242      5350      5602      5512 
dram[10]:      6880      6289      5267    134489      4916      5130      4994      5010      5026      4906      5018      5211      5217      5379      5599      5769 
dram[11]:      6853      6076      5211     18521      4916      5136      4994      5010      5045      4939      5044      5224      5224      5367      5615      5758 
dram[12]:      5794      5237      4038      4175      3978      4198      4041      4056      4136      4286      4036      4027      4138      4232      4609      4571 
dram[13]:      6764      6153      5069      5117      4967      5158      5012      5036      5096      5250      5034      5034      5170      5291      5572      5552 
dram[14]:      6564      6378      5180      5107      4990      4950      5068      4958      5038      4837      4966      5160      5183      5163      5497      5657 
dram[15]:      6615      6355      5206      5115      4994      4950      5093      4958      5045      4840      4966      5160      5184      5173      5513      5628 
dram[16]:      6792      5910      5208      5188      4850      4898      4964      4866      4974      5058      5078      5118      5126      5306      5478      5557 
dram[17]:      6681      5954      5168      5191      4850      4922      4985      4898      4981      5115      5078      5132      5140      5305      5462      5620 
dram[18]:      6630      6132      5242      5117      4876      4800      5054      4920      4958      4986      5008      5018      5370      5271      5658      5445 
dram[19]:      6562      6127      5283      5148      4908      4800      5088      4936      4978      5014      5008      5028      5363      5306      5690      5433 
dram[20]:      6384      6059      5124      4990      4859      4836      4991      4910      5044      4934      5088      5036      5214      5202      5662      5541 
dram[21]:      6425      5932      5087      4992      4889      4836      5011      4910      5048      4948      5088      5053      5224      5223      5651      5588 
dram[22]:      6566      5974      5119      5209      4938      4982      4958      4881      4876      4837      4986      5134      5350      5348      5509      5493 
dram[23]:      6499      6014      5100      5208      4948      4982      4958      4888      4876      4854      4994      5134      5369      5447      5569      5510 
dram[24]:      6560      5985      5127      5209      4784      4890      4982      4912      4914      4750      5072      4924      5161      5216      5466      5525 
dram[25]:      6575      6005      5117      5135      4798      4890      4992      4912      4933      4754      5072      4943      5176      5298      5491      5570 
dram[26]:      6624      6125      5214      5128      4999      4924      5086      4940      5080      5006      5020      5234      5254      5381      5561      5626 
dram[27]:      6630      5992    105415      5167      5012      4952      5090      4940      5080      5016      5017      5242      5270      5403      5612      5646 
dram[28]:      5745      4944    110076      4165      3859      3854      3988      4026      4006      4230      4150      4257      4116      4397      4583      4686 
dram[29]:      6686      5966    136771      5125      4828      4818      4954      4986      4966      5190      5146      5256      5165      5411      5544      5675 
dram[30]:      6536      6046    136180      5174      4878      4998      5083      4904      5048      4878      5053      5045      5095      5422      5674      5614 
dram[31]:      6627      6059    138412      5157      4878      5004      5114      4912      5062      4895      5064      5064      5100      5430      5651      5607 
total dram writes = 4742654
bank skew: 138412/3854 = 35.91
chip skew: 219027/69552 = 3.15
average mf latency per bank:
dram[0]:      11846      2303      2445      2121      2418      2676      2526      2597      2506      2508      2434      2534      2579      2664      3006      3123
dram[1]:      13305      2385      2622      2333      2563      2819      2684      2733      2661      2649      2648      2734      2781      2818      3175      3281
dram[2]:      18390      2396      2533      2201      2624      2668      2727      2693      2670      2642      2656      2691      2796      2796      3193      3274
dram[3]:      17949      2235      2350      2349      2470      2464      2567      2470      2497      2418      2454      2448      2604      2610      3047      3064
dram[4]:      16527      2274      2439      2301      2507      2490      2576      2549      2480      2479      2481      2525      2642      2668      3050      3185
dram[5]:      14911      2266      2385      2506      2492      2508      2530      2561      2414      2474      2421      2521      2599      2674      2969      3195
dram[6]:      14318      2201      2425      2462      2487      2523      2586      2553      2544      2515      2437      2517      2586      2652      3034      3084
dram[7]:      12683      2149      2418      2466      2469      2491      2572      2520      2537      2507      2436      2520      2557      2651      2973      3053
dram[8]:      12791      2251      2472      2414      2502      2475      2569      2558      2541      2492      2503      2512      2701      2595      3074      3018
dram[9]:      11688      2205      2509      2272      2541      2475      2610      2554      2569      2477      2515      2494      2727      2600      3154      2992
dram[10]:      13451      2359      2552      2246      2641      2513      2708      2583      2636      2570      2580      2482      2807      2617      3214      3055
dram[11]:      12485      2400      2441      3191      2531      2493      2601      2551      2520      2533      2465      2459      2673      2562      3034      3063
dram[12]:      14166      1944      1995      1950      2051      1961      2100      2085      2034      1943      2044      2057      2277      2160      2665      2711
dram[13]:      12635      2391      2478      2469      2571      2466      2604      2607      2530      2450      2565      2530      2797      2622      3127      3101
dram[14]:      12597      2243      2450      2426      2504      2393      2592      2495      2448      2448      2449      2421      2638      2557      3014      3001
dram[15]:      11538      2231      2391      2413      2441      2385      2550      2498      2405      2439      2393      2411      2576      2523      2954      3015
dram[16]:       7214      2400      2349      2477      2451      2473      2504      2588      2435      2402      2375      2406      2619      2527      2968      3038
dram[17]:       6203      2501      2539      2601      2626      2587      2663      2719      2636      2571      2593      2613      2836      2754      3157      3164
dram[18]:       2965      2485      2557      2610      2623      2648      2606      2727      2640      2677      2618      2689      2687      2837      3027      3308
dram[19]:       2134      2286      2327      2344      2415      2431      2400      2501      2438      2441      2374      2411      2475      2614      2863      3083
dram[20]:       2234      2353      2385      2487      2470      2538      2498      2580      2400      2512      2385      2499      2572      2675      2933      3090
dram[21]:       2241      2301      2414      2438      2480      2484      2511      2546      2398      2455      2369      2430      2568      2571      2950      3019
dram[22]:       2217      2274      2427      2312      2486      2387      2484      2553      2475      2491      2399      2377      2535      2544      2961      3015
dram[23]:       2206      2312      2410      2366      2454      2421      2481      2605      2480      2536      2392      2415      2511      2673      2993      3060
dram[24]:       2197      2291      2445      2366      2518      2458      2515      2516      2505      2546      2442      2478      2581      2722      2975      2960
dram[25]:       2241      2322      2514      2406      2572      2484      2576      2538      2531      2555      2486      2493      2621      2694      3082      2983
dram[26]:       2267      2335      2522      2455      2611      2516      2624      2585      2535      2505      2474      2454      2614      2705      3096      3016
dram[27]:       2255      2380      2819      2476      2619      2539      2630      2599      2538      2518      2481      2447      2613      2728      3116      3067
dram[28]:       1844      2078      3064      2084      2198      2121      2123      2122      2125      2082      2063      2076      2241      2345      2767      2752
dram[29]:       2273      2506      2264      2544      2650      2591      2642      2607      2616      2543      2571      2528      2736      2782      3141      3131
dram[30]:       2275      2378      2175      2434      2563      2485      2546      2610      2505      2568      2470      2507      2641      2708      3060      3018
dram[31]:       2252      2341      2183      2407      2569      2444      2517      2558      2464      2529      2435      2468      2616      2678      3030      2954
maximum mf latency per bank:
dram[0]:       9714      9963      9986     10198     10276     10281     10293     10303     10308     10565     10312     10314      9776     10190      9952      9966
dram[1]:       8972      8612      9428      9486     10274     10277     10293     10297     10307     10362     10311     10312      9981      9483      8987      9887
dram[2]:       9067      8609      9302      9303     10277     10283     10293     10302     10313     10360     10317     10318     10127      9786      9306      9763
dram[3]:      11501      9239     10800      8749     10274     10277     10293     10297     10308     10363     10311     10312     10201      9957     10885     10005
dram[4]:      11272     10046     11083      9279     11903      9901     11493      9946     10899     10575     10049     10240     10749     10091     10841     10442
dram[5]:       9724     12141      9593     10942      9865     11814      9668     10262      9744     11406      9762     10697      9106     12034      8809     12410
dram[6]:       9968     10229      9990      9997     10048     10189     10066     10201     10109     10297     10151     10264      9242     10378      9097     10759
dram[7]:       9840     10666     10283     10370     10299     10306     10316     10360     10305     10306     10164     10240      9831     10212      8930     10561
dram[8]:      10558      9707     10342     10285     10296     10303     10316     10357     10302     10331     10194     10260     10012      9594     10207      9158
dram[9]:      12077      9579     12198      9750     11010     10266     11869     10278     11180     10298     12112     10302     12082      8746     12181      9417
dram[10]:      11309      8294     11161      9855     10954     10004     11372     10160     10968     10284     11429     10298     11282      7883     11100      9221
dram[11]:       8934      9305     10277     10178     10294     10198     10295     10311     10278     10246      9815     10216      8397     10424      9202     11333
dram[12]:      10545      9795     10274     10201     10292     10281     11540     10315     10308     10353     10312     10314      9695     10580      9237     10610
dram[13]:      10188      9073     10273     10230     10291     10276     10984     10355     10310     10349     10436     10315      9344     10175      9369      9741
dram[14]:      10158      8275     10541     10255     10663     10275     10302     10362     10306     10318     10277     10279      9582      8659     10599      9011
dram[15]:       9645      8295     10152      9883     10646     10091     10218     10185     10204     10181     10146     10147      9032      9492      9815      9413
dram[16]:       8967      9666     10278     10183     10276     10281     10293     10303     10308     10353     10312     10469      8390      9958      9004     10036
dram[17]:       9500      9291      9428     11082     11113     11601     10292     10296     10306     10990     10407     10311      9959      9499     10423     10920
dram[18]:       9226      9693      9302     12506     10413     12908     10293     10302     10313     12303     10317     11637     10087      9691      9603     12460
dram[19]:      10446      9314     10492     11118     10593     10277     10515     10297     10805     10363     10311     10312     10506      9955     10969      9915
dram[20]:       8742     12168      8668     12400      9657     11749      9588     11728      9703     11179      9710     12270      9544     11988      9384     11825
dram[21]:       9484     11477      9170      9387      9937      9840      9671     10928      9884     11145      9748     10750      9366     11165      9726     10960
dram[22]:       9968      9976      9990      9997     10048     10202     10066     10201     10109     10297     10151     10220      9095      9296      9581      8982
dram[23]:      10141      9945     11351     10291     10299     10306     10316     10360     10305     10306     10164     10240      9998     10212     11196      9867
dram[24]:       9892      9707     10281     10695     10296     10303     10316     10357     10302     10330     10193     10259     10076      9744     10253      9411
dram[25]:      11618      9579     12166      9901     11103     10265     11335     10277     11587     10297     11166     10301     11048      9198     12222      9147
dram[26]:       9297      9092     10653     11044     10224      9982     10400     10954     10620     10319     10083     10623      9710     10041     10659     11380
dram[27]:       9654      9951     10641     10178     10294     10198     10295     10311     10278     10246      9831     10156      8144     10004     10409      9615
dram[28]:       8906     10345     10276     13169     10291     11167     10304     11209     10307     11239     10308     11191      9454     10939     10193     11121
dram[29]:       8946      9616     10273     11861     10291     10274     10302     10356     10306     10355     10308     10438      9576      9772      9842      9571
dram[30]:       8649     10271     10280     10255     10292     10275     10302     10362     10306     10310     10274     10277      8667     10299     10563     10174
dram[31]:       9022     10604     10153      9914     10186     10090     10221     10200     10204     10174     10141     10143      9131     10518      9344     10630
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=701900 n_act=6379 n_pre=6363 n_ref_event=0 n_req=143978 n_rd=59356 n_rd_L2_A=0 n_write=0 n_wr_bk=215205 bw_util=0.2791
n_activity=580062 dram_eff=0.4733
bk0: 3688a 938618i bk1: 3680a 935373i bk2: 3648a 942129i bk3: 3656a 735658i bk4: 3696a 942359i bk5: 3696a 940884i bk6: 3600a 947608i bk7: 3600a 946858i bk8: 3648a 946435i bk9: 3716a 947307i bk10: 3768a 944602i bk11: 3776a 945383i bk12: 3768a 940845i bk13: 3776a 941738i bk14: 3816a 934878i bk15: 3824a 928672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955695
Row_Buffer_Locality_read = 0.945043
Row_Buffer_Locality_write = 0.963166
Bank_Level_Parallism = 1.906247
Bank_Level_Parallism_Col = 1.782424
Bank_Level_Parallism_Ready = 1.140260
write_to_read_ratio_blp_rw_average = 0.687166
GrpLevelPara = 1.554722 

BW Util details:
bwutil = 0.279104 
total_CMD = 983724 
util_bw = 274561 
Wasted_Col = 244527 
Wasted_Row = 18206 
Idle = 446430 

BW Util Bottlenecks: 
RCDc_limit = 20642 
RCDWRc_limit = 17577 
WTRc_limit = 112341 
RTWc_limit = 48238 
CCDLc_limit = 225009 
rwq = 0 
CCDLc_limit_alone = 201066 
WTRc_limit_alone = 92689 
RTWc_limit_alone = 43947 

Commands details: 
total_CMD = 983724 
n_nop = 701900 
Read = 59356 
Write = 0 
L2_Alloc = 0 
L2_WB = 215205 
n_act = 6379 
n_pre = 6363 
n_ref = 0 
n_req = 143978 
total_req = 274561 

Dual Bus Interface Util: 
issued_total_row = 12742 
issued_total_col = 274561 
Row_Bus_Util =  0.012953 
CoL_Bus_Util = 0.279104 
Either_Row_CoL_Bus_Util = 0.286487 
Issued_on_Two_Bus_Simul_Util = 0.005570 
issued_two_Eff = 0.019441 
queue_avg = 6.019609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.01961
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=699869 n_act=6320 n_pre=6304 n_ref_event=0 n_req=146963 n_rd=59445 n_rd_L2_A=0 n_write=0 n_wr_bk=217353 bw_util=0.2814
n_activity=594088 dram_eff=0.4659
bk0: 3688a 941574i bk1: 3688a 934545i bk2: 3656a 939686i bk3: 3660a 733153i bk4: 3704a 945220i bk5: 3704a 942365i bk6: 3600a 947323i bk7: 3608a 946833i bk8: 3696a 946585i bk9: 3720a 945688i bk10: 3744a 946542i bk11: 3784a 945493i bk12: 3776a 936138i bk13: 3780a 942446i bk14: 3829a 933546i bk15: 3808a 921392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956996
Row_Buffer_Locality_read = 0.945227
Row_Buffer_Locality_write = 0.964990
Bank_Level_Parallism = 1.915466
Bank_Level_Parallism_Col = 1.793058
Bank_Level_Parallism_Ready = 1.140579
write_to_read_ratio_blp_rw_average = 0.692164
GrpLevelPara = 1.547924 

BW Util details:
bwutil = 0.281378 
total_CMD = 983724 
util_bw = 276798 
Wasted_Col = 247435 
Wasted_Row = 17681 
Idle = 441810 

BW Util Bottlenecks: 
RCDc_limit = 20517 
RCDWRc_limit = 16990 
WTRc_limit = 115209 
RTWc_limit = 51898 
CCDLc_limit = 226700 
rwq = 0 
CCDLc_limit_alone = 199906 
WTRc_limit_alone = 92786 
RTWc_limit_alone = 47527 

Commands details: 
total_CMD = 983724 
n_nop = 699869 
Read = 59445 
Write = 0 
L2_Alloc = 0 
L2_WB = 217353 
n_act = 6320 
n_pre = 6304 
n_ref = 0 
n_req = 146963 
total_req = 276798 

Dual Bus Interface Util: 
issued_total_row = 12624 
issued_total_col = 276798 
Row_Bus_Util =  0.012833 
CoL_Bus_Util = 0.281378 
Either_Row_CoL_Bus_Util = 0.288551 
Issued_on_Two_Bus_Simul_Util = 0.005659 
issued_two_Eff = 0.019612 
queue_avg = 6.008018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.00802
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=701534 n_act=6328 n_pre=6312 n_ref_event=0 n_req=144634 n_rd=59576 n_rd_L2_A=0 n_write=0 n_wr_bk=215532 bw_util=0.2797
n_activity=579738 dram_eff=0.4745
bk0: 3696a 935816i bk1: 3688a 936162i bk2: 3664a 936780i bk3: 3664a 737308i bk4: 3704a 942078i bk5: 3688a 945060i bk6: 3616a 943097i bk7: 3624a 943999i bk8: 3752a 943311i bk9: 3744a 941847i bk10: 3752a 945630i bk11: 3760a 946487i bk12: 3792a 940460i bk13: 3800a 941002i bk14: 3840a 931889i bk15: 3792a 928760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956248
Row_Buffer_Locality_read = 0.945616
Row_Buffer_Locality_write = 0.963695
Bank_Level_Parallism = 1.946959
Bank_Level_Parallism_Col = 1.825567
Bank_Level_Parallism_Ready = 1.148153
write_to_read_ratio_blp_rw_average = 0.684403
GrpLevelPara = 1.590294 

BW Util details:
bwutil = 0.279660 
total_CMD = 983724 
util_bw = 275108 
Wasted_Col = 243755 
Wasted_Row = 17631 
Idle = 447230 

BW Util Bottlenecks: 
RCDc_limit = 20505 
RCDWRc_limit = 16973 
WTRc_limit = 120774 
RTWc_limit = 49780 
CCDLc_limit = 226130 
rwq = 0 
CCDLc_limit_alone = 200972 
WTRc_limit_alone = 100110 
RTWc_limit_alone = 45286 

Commands details: 
total_CMD = 983724 
n_nop = 701534 
Read = 59576 
Write = 0 
L2_Alloc = 0 
L2_WB = 215532 
n_act = 6328 
n_pre = 6312 
n_ref = 0 
n_req = 144634 
total_req = 275108 

Dual Bus Interface Util: 
issued_total_row = 12640 
issued_total_col = 275108 
Row_Bus_Util =  0.012849 
CoL_Bus_Util = 0.279660 
Either_Row_CoL_Bus_Util = 0.286859 
Issued_on_Two_Bus_Simul_Util = 0.005650 
issued_two_Eff = 0.019696 
queue_avg = 6.146901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.1469
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=697556 n_act=6657 n_pre=6641 n_ref_event=0 n_req=147449 n_rd=59613 n_rd_L2_A=0 n_write=0 n_wr_bk=219027 bw_util=0.2833
n_activity=602898 dram_eff=0.4622
bk0: 3688a 933711i bk1: 3688a 932713i bk2: 3664a 938865i bk3: 3656a 730980i bk4: 3712a 944084i bk5: 3688a 944057i bk6: 3624a 949303i bk7: 3628a 943375i bk8: 3744a 948791i bk9: 3744a 944430i bk10: 3760a 946942i bk11: 3776a 946106i bk12: 3800a 938585i bk13: 3800a 940578i bk14: 3840a 930517i bk15: 3801a 926064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954852
Row_Buffer_Locality_read = 0.943033
Row_Buffer_Locality_write = 0.962874
Bank_Level_Parallism = 1.904285
Bank_Level_Parallism_Col = 1.782300
Bank_Level_Parallism_Ready = 1.140357
write_to_read_ratio_blp_rw_average = 0.692062
GrpLevelPara = 1.554997 

BW Util details:
bwutil = 0.283250 
total_CMD = 983724 
util_bw = 278640 
Wasted_Col = 251817 
Wasted_Row = 19845 
Idle = 433422 

BW Util Bottlenecks: 
RCDc_limit = 22084 
RCDWRc_limit = 18221 
WTRc_limit = 115065 
RTWc_limit = 52214 
CCDLc_limit = 227233 
rwq = 0 
CCDLc_limit_alone = 202273 
WTRc_limit_alone = 94076 
RTWc_limit_alone = 48243 

Commands details: 
total_CMD = 983724 
n_nop = 697556 
Read = 59613 
Write = 0 
L2_Alloc = 0 
L2_WB = 219027 
n_act = 6657 
n_pre = 6641 
n_ref = 0 
n_req = 147449 
total_req = 278640 

Dual Bus Interface Util: 
issued_total_row = 13298 
issued_total_col = 278640 
Row_Bus_Util =  0.013518 
CoL_Bus_Util = 0.283250 
Either_Row_CoL_Bus_Util = 0.290903 
Issued_on_Two_Bus_Simul_Util = 0.005865 
issued_two_Eff = 0.020163 
queue_avg = 6.091022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.09102
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=701176 n_act=6461 n_pre=6445 n_ref_event=0 n_req=144314 n_rd=59544 n_rd_L2_A=0 n_write=0 n_wr_bk=215800 bw_util=0.2799
n_activity=576432 dram_eff=0.4777
bk0: 3688a 933211i bk1: 3696a 932506i bk2: 3652a 937543i bk3: 3672a 735482i bk4: 3712a 940594i bk5: 3696a 942500i bk6: 3628a 946398i bk7: 3608a 945975i bk8: 3752a 944610i bk9: 3736a 946397i bk10: 3752a 945819i bk11: 3744a 946073i bk12: 3788a 939380i bk13: 3764a 939054i bk14: 3840a 927935i bk15: 3816a 932208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955230
Row_Buffer_Locality_read = 0.943487
Row_Buffer_Locality_write = 0.963478
Bank_Level_Parallism = 1.959002
Bank_Level_Parallism_Col = 1.831734
Bank_Level_Parallism_Ready = 1.145385
write_to_read_ratio_blp_rw_average = 0.691592
GrpLevelPara = 1.603020 

BW Util details:
bwutil = 0.279900 
total_CMD = 983724 
util_bw = 275344 
Wasted_Col = 242463 
Wasted_Row = 17268 
Idle = 448649 

BW Util Bottlenecks: 
RCDc_limit = 21303 
RCDWRc_limit = 16993 
WTRc_limit = 121426 
RTWc_limit = 48074 
CCDLc_limit = 222723 
rwq = 0 
CCDLc_limit_alone = 199275 
WTRc_limit_alone = 101798 
RTWc_limit_alone = 44254 

Commands details: 
total_CMD = 983724 
n_nop = 701176 
Read = 59544 
Write = 0 
L2_Alloc = 0 
L2_WB = 215800 
n_act = 6461 
n_pre = 6445 
n_ref = 0 
n_req = 144314 
total_req = 275344 

Dual Bus Interface Util: 
issued_total_row = 12906 
issued_total_col = 275344 
Row_Bus_Util =  0.013120 
CoL_Bus_Util = 0.279900 
Either_Row_CoL_Bus_Util = 0.287223 
Issued_on_Two_Bus_Simul_Util = 0.005796 
issued_two_Eff = 0.020181 
queue_avg = 6.207087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.20709
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=698861 n_act=6490 n_pre=6474 n_ref_event=0 n_req=147246 n_rd=59565 n_rd_L2_A=0 n_write=0 n_wr_bk=218001 bw_util=0.2822
n_activity=597169 dram_eff=0.4648
bk0: 3680a 932933i bk1: 3688a 933733i bk2: 3656a 942558i bk3: 3680a 731492i bk4: 3712a 943294i bk5: 3696a 943519i bk6: 3628a 948818i bk7: 3616a 946453i bk8: 3760a 945903i bk9: 3736a 947865i bk10: 3760a 946400i bk11: 3744a 945312i bk12: 3792a 938103i bk13: 3760a 940169i bk14: 3841a 930046i bk15: 3816a 928970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955924
Row_Buffer_Locality_read = 0.943725
Row_Buffer_Locality_write = 0.964211
Bank_Level_Parallism = 1.909486
Bank_Level_Parallism_Col = 1.782170
Bank_Level_Parallism_Ready = 1.136130
write_to_read_ratio_blp_rw_average = 0.692523
GrpLevelPara = 1.551240 

BW Util details:
bwutil = 0.282158 
total_CMD = 983724 
util_bw = 277566 
Wasted_Col = 249586 
Wasted_Row = 18158 
Idle = 438414 

BW Util Bottlenecks: 
RCDc_limit = 21504 
RCDWRc_limit = 17376 
WTRc_limit = 115535 
RTWc_limit = 50738 
CCDLc_limit = 226276 
rwq = 0 
CCDLc_limit_alone = 201281 
WTRc_limit_alone = 94767 
RTWc_limit_alone = 46511 

Commands details: 
total_CMD = 983724 
n_nop = 698861 
Read = 59565 
Write = 0 
L2_Alloc = 0 
L2_WB = 218001 
n_act = 6490 
n_pre = 6474 
n_ref = 0 
n_req = 147246 
total_req = 277566 

Dual Bus Interface Util: 
issued_total_row = 12964 
issued_total_col = 277566 
Row_Bus_Util =  0.013178 
CoL_Bus_Util = 0.282158 
Either_Row_CoL_Bus_Util = 0.289576 
Issued_on_Two_Bus_Simul_Util = 0.005761 
issued_two_Eff = 0.019894 
queue_avg = 5.973281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.97328
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=702563 n_act=6429 n_pre=6413 n_ref_event=0 n_req=144068 n_rd=59540 n_rd_L2_A=0 n_write=0 n_wr_bk=214558 bw_util=0.2786
n_activity=573311 dram_eff=0.4781
bk0: 3688a 935705i bk1: 3696a 931417i bk2: 3656a 937890i bk3: 3660a 736678i bk4: 3704a 944532i bk5: 3696a 942485i bk6: 3616a 948621i bk7: 3616a 945777i bk8: 3752a 947552i bk9: 3736a 946765i bk10: 3752a 947981i bk11: 3776a 947291i bk12: 3792a 941812i bk13: 3752a 941146i bk14: 3840a 932732i bk15: 3808a 929984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955375
Row_Buffer_Locality_read = 0.944122
Row_Buffer_Locality_write = 0.963302
Bank_Level_Parallism = 1.931568
Bank_Level_Parallism_Col = 1.803399
Bank_Level_Parallism_Ready = 1.142420
write_to_read_ratio_blp_rw_average = 0.695541
GrpLevelPara = 1.575537 

BW Util details:
bwutil = 0.278633 
total_CMD = 983724 
util_bw = 274098 
Wasted_Col = 239653 
Wasted_Row = 17053 
Idle = 452920 

BW Util Bottlenecks: 
RCDc_limit = 20345 
RCDWRc_limit = 17252 
WTRc_limit = 113668 
RTWc_limit = 48499 
CCDLc_limit = 219871 
rwq = 0 
CCDLc_limit_alone = 196410 
WTRc_limit_alone = 94239 
RTWc_limit_alone = 44467 

Commands details: 
total_CMD = 983724 
n_nop = 702563 
Read = 59540 
Write = 0 
L2_Alloc = 0 
L2_WB = 214558 
n_act = 6429 
n_pre = 6413 
n_ref = 0 
n_req = 144068 
total_req = 274098 

Dual Bus Interface Util: 
issued_total_row = 12842 
issued_total_col = 274098 
Row_Bus_Util =  0.013054 
CoL_Bus_Util = 0.278633 
Either_Row_CoL_Bus_Util = 0.285813 
Issued_on_Two_Bus_Simul_Util = 0.005875 
issued_two_Eff = 0.020554 
queue_avg = 5.788030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.78803
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=698613 n_act=6405 n_pre=6389 n_ref_event=0 n_req=147259 n_rd=59548 n_rd_L2_A=0 n_write=0 n_wr_bk=218292 bw_util=0.2824
n_activity=599471 dram_eff=0.4635
bk0: 3688a 934939i bk1: 3696a 934930i bk2: 3656a 943237i bk3: 3660a 729241i bk4: 3704a 944774i bk5: 3696a 945367i bk6: 3616a 947929i bk7: 3616a 946463i bk8: 3752a 946435i bk9: 3736a 943241i bk10: 3760a 947011i bk11: 3780a 944978i bk12: 3792a 943320i bk13: 3756a 941638i bk14: 3832a 935379i bk15: 3808a 931999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956505
Row_Buffer_Locality_read = 0.944566
Row_Buffer_Locality_write = 0.964611
Bank_Level_Parallism = 1.874256
Bank_Level_Parallism_Col = 1.752506
Bank_Level_Parallism_Ready = 1.137478
write_to_read_ratio_blp_rw_average = 0.695979
GrpLevelPara = 1.529737 

BW Util details:
bwutil = 0.282437 
total_CMD = 983724 
util_bw = 277840 
Wasted_Col = 250959 
Wasted_Row = 18598 
Idle = 436327 

BW Util Bottlenecks: 
RCDc_limit = 21268 
RCDWRc_limit = 17120 
WTRc_limit = 107921 
RTWc_limit = 52572 
CCDLc_limit = 224326 
rwq = 0 
CCDLc_limit_alone = 201343 
WTRc_limit_alone = 89187 
RTWc_limit_alone = 48323 

Commands details: 
total_CMD = 983724 
n_nop = 698613 
Read = 59548 
Write = 0 
L2_Alloc = 0 
L2_WB = 218292 
n_act = 6405 
n_pre = 6389 
n_ref = 0 
n_req = 147259 
total_req = 277840 

Dual Bus Interface Util: 
issued_total_row = 12794 
issued_total_col = 277840 
Row_Bus_Util =  0.013006 
CoL_Bus_Util = 0.282437 
Either_Row_CoL_Bus_Util = 0.289828 
Issued_on_Two_Bus_Simul_Util = 0.005614 
issued_two_Eff = 0.019371 
queue_avg = 5.690359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.69036
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=701928 n_act=6464 n_pre=6448 n_ref_event=0 n_req=144213 n_rd=59601 n_rd_L2_A=0 n_write=0 n_wr_bk=214875 bw_util=0.279
n_activity=579947 dram_eff=0.4733
bk0: 3696a 935889i bk1: 3696a 932968i bk2: 3648a 941131i bk3: 3656a 736074i bk4: 3712a 942745i bk5: 3696a 942751i bk6: 3632a 944769i bk7: 3616a 943606i bk8: 3744a 942955i bk9: 3736a 944809i bk10: 3760a 946061i bk11: 3784a 944931i bk12: 3793a 941680i bk13: 3776a 940803i bk14: 3840a 931272i bk15: 3816a 931290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955177
Row_Buffer_Locality_read = 0.944212
Row_Buffer_Locality_write = 0.962901
Bank_Level_Parallism = 1.937333
Bank_Level_Parallism_Col = 1.808339
Bank_Level_Parallism_Ready = 1.143426
write_to_read_ratio_blp_rw_average = 0.681876
GrpLevelPara = 1.575065 

BW Util details:
bwutil = 0.279017 
total_CMD = 983724 
util_bw = 274476 
Wasted_Col = 244889 
Wasted_Row = 17488 
Idle = 446871 

BW Util Bottlenecks: 
RCDc_limit = 21017 
RCDWRc_limit = 17348 
WTRc_limit = 116755 
RTWc_limit = 50655 
CCDLc_limit = 225140 
rwq = 0 
CCDLc_limit_alone = 200516 
WTRc_limit_alone = 96432 
RTWc_limit_alone = 46354 

Commands details: 
total_CMD = 983724 
n_nop = 701928 
Read = 59601 
Write = 0 
L2_Alloc = 0 
L2_WB = 214875 
n_act = 6464 
n_pre = 6448 
n_ref = 0 
n_req = 144213 
total_req = 274476 

Dual Bus Interface Util: 
issued_total_row = 12912 
issued_total_col = 274476 
Row_Bus_Util =  0.013126 
CoL_Bus_Util = 0.279017 
Either_Row_CoL_Bus_Util = 0.286458 
Issued_on_Two_Bus_Simul_Util = 0.005685 
issued_two_Eff = 0.019844 
queue_avg = 5.808455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.80845
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=698562 n_act=6622 n_pre=6606 n_ref_event=0 n_req=147179 n_rd=59468 n_rd_L2_A=0 n_write=0 n_wr_bk=218304 bw_util=0.2824
n_activity=599363 dram_eff=0.4634
bk0: 3696a 934037i bk1: 3696a 936107i bk2: 3648a 938993i bk3: 3656a 731468i bk4: 3696a 943244i bk5: 3692a 940220i bk6: 3616a 947111i bk7: 3596a 947164i bk8: 3732a 947425i bk9: 3712a 946000i bk10: 3752a 947235i bk11: 3764a 947424i bk12: 3776a 939623i bk13: 3784a 937240i bk14: 3836a 931894i bk15: 3816a 930757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955007
Row_Buffer_Locality_read = 0.942456
Row_Buffer_Locality_write = 0.963517
Bank_Level_Parallism = 1.904382
Bank_Level_Parallism_Col = 1.774760
Bank_Level_Parallism_Ready = 1.146440
write_to_read_ratio_blp_rw_average = 0.693158
GrpLevelPara = 1.552723 

BW Util details:
bwutil = 0.282368 
total_CMD = 983724 
util_bw = 277772 
Wasted_Col = 250180 
Wasted_Row = 18588 
Idle = 437184 

BW Util Bottlenecks: 
RCDc_limit = 21517 
RCDWRc_limit = 17704 
WTRc_limit = 111362 
RTWc_limit = 51216 
CCDLc_limit = 223229 
rwq = 0 
CCDLc_limit_alone = 201731 
WTRc_limit_alone = 93822 
RTWc_limit_alone = 47258 

Commands details: 
total_CMD = 983724 
n_nop = 698562 
Read = 59468 
Write = 0 
L2_Alloc = 0 
L2_WB = 218304 
n_act = 6622 
n_pre = 6606 
n_ref = 0 
n_req = 147179 
total_req = 277772 

Dual Bus Interface Util: 
issued_total_row = 13228 
issued_total_col = 277772 
Row_Bus_Util =  0.013447 
CoL_Bus_Util = 0.282368 
Either_Row_CoL_Bus_Util = 0.289880 
Issued_on_Two_Bus_Simul_Util = 0.005935 
issued_two_Eff = 0.020473 
queue_avg = 5.794315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.79432
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 2): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=701542 n_act=6904 n_pre=6888 n_ref_event=0 n_req=144296 n_rd=59445 n_rd_L2_A=0 n_write=0 n_wr_bk=215100 bw_util=0.2791
n_activity=580748 dram_eff=0.4727
bk0: 3688a 932499i bk1: 3680a 935708i bk2: 3648a 936584i bk3: 3664a 737853i bk4: 3680a 944329i bk5: 3688a 945308i bk6: 3608a 944541i bk7: 3608a 948327i bk8: 3744a 945929i bk9: 3728a 946431i bk10: 3760a 946308i bk11: 3760a 946931i bk12: 3768a 938191i bk13: 3776a 940219i bk14: 3836a 926361i bk15: 3809a 929511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952154
Row_Buffer_Locality_read = 0.937623
Row_Buffer_Locality_write = 0.962334
Bank_Level_Parallism = 1.935712
Bank_Level_Parallism_Col = 1.792275
Bank_Level_Parallism_Ready = 1.146307
write_to_read_ratio_blp_rw_average = 0.686657
GrpLevelPara = 1.563545 

BW Util details:
bwutil = 0.279087 
total_CMD = 983724 
util_bw = 274545 
Wasted_Col = 244188 
Wasted_Row = 17943 
Idle = 447048 

BW Util Bottlenecks: 
RCDc_limit = 22839 
RCDWRc_limit = 17825 
WTRc_limit = 110744 
RTWc_limit = 49167 
CCDLc_limit = 221613 
rwq = 0 
CCDLc_limit_alone = 199958 
WTRc_limit_alone = 92860 
RTWc_limit_alone = 45396 

Commands details: 
total_CMD = 983724 
n_nop = 701542 
Read = 59445 
Write = 0 
L2_Alloc = 0 
L2_WB = 215100 
n_act = 6904 
n_pre = 6888 
n_ref = 0 
n_req = 144296 
total_req = 274545 

Dual Bus Interface Util: 
issued_total_row = 13792 
issued_total_col = 274545 
Row_Bus_Util =  0.014020 
CoL_Bus_Util = 0.279087 
Either_Row_CoL_Bus_Util = 0.286851 
Issued_on_Two_Bus_Simul_Util = 0.006257 
issued_two_Eff = 0.021812 
queue_avg = 5.855146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.85515
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=817502 n_act=6607 n_pre=6591 n_ref_event=0 n_req=100654 n_rd=59527 n_rd_L2_A=0 n_write=0 n_wr_bk=98933 bw_util=0.1611
n_activity=377849 dram_eff=0.4194
bk0: 3688a 941063i bk1: 3688a 945353i bk2: 3656a 951304i bk3: 3667a 933270i bk4: 3688a 951325i bk5: 3688a 952069i bk6: 3612a 951266i bk7: 3624a 953231i bk8: 3744a 952872i bk9: 3744a 952338i bk10: 3752a 952151i bk11: 3776a 952197i bk12: 3768a 949918i bk13: 3792a 949623i bk14: 3832a 940719i bk15: 3808a 942049i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934359
Row_Buffer_Locality_read = 0.941018
Row_Buffer_Locality_write = 0.924721
Bank_Level_Parallism = 2.154911
Bank_Level_Parallism_Col = 1.971814
Bank_Level_Parallism_Ready = 1.229843
write_to_read_ratio_blp_rw_average = 0.561353
GrpLevelPara = 1.662027 

BW Util details:
bwutil = 0.161082 
total_CMD = 983724 
util_bw = 158460 
Wasted_Col = 129790 
Wasted_Row = 22431 
Idle = 673043 

BW Util Bottlenecks: 
RCDc_limit = 24145 
RCDWRc_limit = 17385 
WTRc_limit = 49988 
RTWc_limit = 45370 
CCDLc_limit = 94899 
rwq = 0 
CCDLc_limit_alone = 83734 
WTRc_limit_alone = 43012 
RTWc_limit_alone = 41181 

Commands details: 
total_CMD = 983724 
n_nop = 817502 
Read = 59527 
Write = 0 
L2_Alloc = 0 
L2_WB = 98933 
n_act = 6607 
n_pre = 6591 
n_ref = 0 
n_req = 100654 
total_req = 158460 

Dual Bus Interface Util: 
issued_total_row = 13198 
issued_total_col = 158460 
Row_Bus_Util =  0.013416 
CoL_Bus_Util = 0.161082 
Either_Row_CoL_Bus_Util = 0.168972 
Issued_on_Two_Bus_Simul_Util = 0.005526 
issued_two_Eff = 0.032703 
queue_avg = 2.823855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.82386
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=846480 n_act=6838 n_pre=6822 n_ref_event=0 n_req=82970 n_rd=59553 n_rd_L2_A=0 n_write=0 n_wr_bk=69552 bw_util=0.1312
n_activity=304801 dram_eff=0.4236
bk0: 3696a 943571i bk1: 3680a 944344i bk2: 3672a 951053i bk3: 3652a 951023i bk4: 3688a 952838i bk5: 3688a 952323i bk6: 3616a 952797i bk7: 3616a 953782i bk8: 3740a 952386i bk9: 3732a 952565i bk10: 3756a 951648i bk11: 3784a 954089i bk12: 3800a 952069i bk13: 3784a 950935i bk14: 3841a 942698i bk15: 3808a 942581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917585
Row_Buffer_Locality_read = 0.940977
Row_Buffer_Locality_write = 0.858095
Bank_Level_Parallism = 2.395479
Bank_Level_Parallism_Col = 2.153035
Bank_Level_Parallism_Ready = 1.289292
write_to_read_ratio_blp_rw_average = 0.504312
GrpLevelPara = 1.750571 

BW Util details:
bwutil = 0.131241 
total_CMD = 983724 
util_bw = 129105 
Wasted_Col = 110387 
Wasted_Row = 20102 
Idle = 724130 

BW Util Bottlenecks: 
RCDc_limit = 24572 
RCDWRc_limit = 17709 
WTRc_limit = 41474 
RTWc_limit = 52780 
CCDLc_limit = 79937 
rwq = 0 
CCDLc_limit_alone = 68948 
WTRc_limit_alone = 35346 
RTWc_limit_alone = 47919 

Commands details: 
total_CMD = 983724 
n_nop = 846480 
Read = 59553 
Write = 0 
L2_Alloc = 0 
L2_WB = 69552 
n_act = 6838 
n_pre = 6822 
n_ref = 0 
n_req = 82970 
total_req = 129105 

Dual Bus Interface Util: 
issued_total_row = 13660 
issued_total_col = 129105 
Row_Bus_Util =  0.013886 
CoL_Bus_Util = 0.131241 
Either_Row_CoL_Bus_Util = 0.139515 
Issued_on_Two_Bus_Simul_Util = 0.005612 
issued_two_Eff = 0.040228 
queue_avg = 2.449693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44969
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=832010 n_act=6209 n_pre=6193 n_ref_event=0 n_req=90818 n_rd=59560 n_rd_L2_A=0 n_write=0 n_wr_bk=85275 bw_util=0.1472
n_activity=313164 dram_eff=0.4625
bk0: 3696a 940081i bk1: 3680a 943162i bk2: 3672a 948167i bk3: 3672a 949617i bk4: 3696a 952121i bk5: 3696a 950816i bk6: 3612a 950910i bk7: 3600a 950252i bk8: 3744a 950518i bk9: 3728a 949675i bk10: 3756a 949860i bk11: 3784a 951491i bk12: 3800a 950202i bk13: 3776a 948773i bk14: 3840a 940646i bk15: 3808a 939414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931633
Row_Buffer_Locality_read = 0.945651
Row_Buffer_Locality_write = 0.904920
Bank_Level_Parallism = 2.443955
Bank_Level_Parallism_Col = 2.241368
Bank_Level_Parallism_Ready = 1.306756
write_to_read_ratio_blp_rw_average = 0.522107
GrpLevelPara = 1.827874 

BW Util details:
bwutil = 0.147231 
total_CMD = 983724 
util_bw = 144835 
Wasted_Col = 109735 
Wasted_Row = 17406 
Idle = 711748 

BW Util Bottlenecks: 
RCDc_limit = 21131 
RCDWRc_limit = 15767 
WTRc_limit = 50515 
RTWc_limit = 46340 
CCDLc_limit = 86335 
rwq = 0 
CCDLc_limit_alone = 74653 
WTRc_limit_alone = 42870 
RTWc_limit_alone = 42303 

Commands details: 
total_CMD = 983724 
n_nop = 832010 
Read = 59560 
Write = 0 
L2_Alloc = 0 
L2_WB = 85275 
n_act = 6209 
n_pre = 6193 
n_ref = 0 
n_req = 90818 
total_req = 144835 

Dual Bus Interface Util: 
issued_total_row = 12402 
issued_total_col = 144835 
Row_Bus_Util =  0.012607 
CoL_Bus_Util = 0.147231 
Either_Row_CoL_Bus_Util = 0.154224 
Issued_on_Two_Bus_Simul_Util = 0.005614 
issued_two_Eff = 0.036404 
queue_avg = 3.020404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.0204
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=832353 n_act=6098 n_pre=6082 n_ref_event=0 n_req=90619 n_rd=59553 n_rd_L2_A=0 n_write=0 n_wr_bk=84696 bw_util=0.1466
n_activity=320092 dram_eff=0.4506
bk0: 3704a 941803i bk1: 3688a 946090i bk2: 3660a 952077i bk3: 3664a 952247i bk4: 3696a 954004i bk5: 3680a 953447i bk6: 3616a 953486i bk7: 3600a 952015i bk8: 3752a 952963i bk9: 3732a 954421i bk10: 3752a 953851i bk11: 3776a 953338i bk12: 3792a 951054i bk13: 3784a 950351i bk14: 3840a 943823i bk15: 3817a 941294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932707
Row_Buffer_Locality_read = 0.947828
Row_Buffer_Locality_write = 0.903721
Bank_Level_Parallism = 2.255867
Bank_Level_Parallism_Col = 2.055942
Bank_Level_Parallism_Ready = 1.250775
write_to_read_ratio_blp_rw_average = 0.534038
GrpLevelPara = 1.723860 

BW Util details:
bwutil = 0.146636 
total_CMD = 983724 
util_bw = 144249 
Wasted_Col = 113887 
Wasted_Row = 18449 
Idle = 707139 

BW Util Bottlenecks: 
RCDc_limit = 20919 
RCDWRc_limit = 16394 
WTRc_limit = 44109 
RTWc_limit = 42846 
CCDLc_limit = 88914 
rwq = 0 
CCDLc_limit_alone = 78812 
WTRc_limit_alone = 37752 
RTWc_limit_alone = 39101 

Commands details: 
total_CMD = 983724 
n_nop = 832353 
Read = 59553 
Write = 0 
L2_Alloc = 0 
L2_WB = 84696 
n_act = 6098 
n_pre = 6082 
n_ref = 0 
n_req = 90619 
total_req = 144249 

Dual Bus Interface Util: 
issued_total_row = 12180 
issued_total_col = 144249 
Row_Bus_Util =  0.012382 
CoL_Bus_Util = 0.146636 
Either_Row_CoL_Bus_Util = 0.153875 
Issued_on_Two_Bus_Simul_Util = 0.005142 
issued_two_Eff = 0.033415 
queue_avg = 2.712898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.7129
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=832408 n_act=6032 n_pre=6016 n_ref_event=0 n_req=90611 n_rd=59516 n_rd_L2_A=0 n_write=0 n_wr_bk=84795 bw_util=0.1467
n_activity=319538 dram_eff=0.4516
bk0: 3704a 943043i bk1: 3684a 946425i bk2: 3672a 952124i bk3: 3664a 951611i bk4: 3688a 954153i bk5: 3680a 953185i bk6: 3616a 953001i bk7: 3600a 953952i bk8: 3752a 952102i bk9: 3728a 953708i bk10: 3752a 954850i bk11: 3752a 952997i bk12: 3792a 950570i bk13: 3776a 950353i bk14: 3840a 942401i bk15: 3816a 943713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933430
Row_Buffer_Locality_read = 0.947947
Row_Buffer_Locality_write = 0.905644
Bank_Level_Parallism = 2.253804
Bank_Level_Parallism_Col = 2.060377
Bank_Level_Parallism_Ready = 1.263528
write_to_read_ratio_blp_rw_average = 0.535759
GrpLevelPara = 1.727592 

BW Util details:
bwutil = 0.146699 
total_CMD = 983724 
util_bw = 144311 
Wasted_Col = 112968 
Wasted_Row = 18702 
Idle = 707743 

BW Util Bottlenecks: 
RCDc_limit = 20521 
RCDWRc_limit = 16032 
WTRc_limit = 43546 
RTWc_limit = 41817 
CCDLc_limit = 88250 
rwq = 0 
CCDLc_limit_alone = 77936 
WTRc_limit_alone = 36856 
RTWc_limit_alone = 38193 

Commands details: 
total_CMD = 983724 
n_nop = 832408 
Read = 59516 
Write = 0 
L2_Alloc = 0 
L2_WB = 84795 
n_act = 6032 
n_pre = 6016 
n_ref = 0 
n_req = 90611 
total_req = 144311 

Dual Bus Interface Util: 
issued_total_row = 12048 
issued_total_col = 144311 
Row_Bus_Util =  0.012247 
CoL_Bus_Util = 0.146699 
Either_Row_CoL_Bus_Util = 0.153820 
Issued_on_Two_Bus_Simul_Util = 0.005126 
issued_two_Eff = 0.033328 
queue_avg = 2.656970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.65697
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=832820 n_act=6026 n_pre=6010 n_ref_event=0 n_req=90537 n_rd=59528 n_rd_L2_A=0 n_write=0 n_wr_bk=84371 bw_util=0.1463
n_activity=318938 dram_eff=0.4512
bk0: 3683a 943223i bk1: 3680a 946157i bk2: 3672a 953543i bk3: 3664a 952062i bk4: 3704a 953232i bk5: 3688a 953718i bk6: 3608a 953817i bk7: 3616a 952624i bk8: 3744a 952557i bk9: 3728a 952783i bk10: 3752a 953315i bk11: 3764a 953184i bk12: 3784a 950588i bk13: 3785a 950275i bk14: 3840a 942792i bk15: 3816a 943100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933442
Row_Buffer_Locality_read = 0.947890
Row_Buffer_Locality_write = 0.905705
Bank_Level_Parallism = 2.258833
Bank_Level_Parallism_Col = 2.065783
Bank_Level_Parallism_Ready = 1.249738
write_to_read_ratio_blp_rw_average = 0.526258
GrpLevelPara = 1.726091 

BW Util details:
bwutil = 0.146280 
total_CMD = 983724 
util_bw = 143899 
Wasted_Col = 113405 
Wasted_Row = 18569 
Idle = 707851 

BW Util Bottlenecks: 
RCDc_limit = 20580 
RCDWRc_limit = 16003 
WTRc_limit = 47814 
RTWc_limit = 40269 
CCDLc_limit = 89274 
rwq = 0 
CCDLc_limit_alone = 78366 
WTRc_limit_alone = 40289 
RTWc_limit_alone = 36886 

Commands details: 
total_CMD = 983724 
n_nop = 832820 
Read = 59528 
Write = 0 
L2_Alloc = 0 
L2_WB = 84371 
n_act = 6026 
n_pre = 6010 
n_ref = 0 
n_req = 90537 
total_req = 143899 

Dual Bus Interface Util: 
issued_total_row = 12036 
issued_total_col = 143899 
Row_Bus_Util =  0.012235 
CoL_Bus_Util = 0.146280 
Either_Row_CoL_Bus_Util = 0.153401 
Issued_on_Two_Bus_Simul_Util = 0.005114 
issued_two_Eff = 0.033339 
queue_avg = 2.733267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.73327
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=832678 n_act=6126 n_pre=6110 n_ref_event=0 n_req=90555 n_rd=59516 n_rd_L2_A=0 n_write=0 n_wr_bk=84482 bw_util=0.1464
n_activity=318728 dram_eff=0.4518
bk0: 3688a 942921i bk1: 3672a 945464i bk2: 3656a 951339i bk3: 3656a 951778i bk4: 3696a 954281i bk5: 3712a 953386i bk6: 3628a 951636i bk7: 3616a 954275i bk8: 3736a 952962i bk9: 3728a 952857i bk10: 3768a 953509i bk11: 3768a 952694i bk12: 3768a 950256i bk13: 3776a 951358i bk14: 3840a 944594i bk15: 3808a 939313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932351
Row_Buffer_Locality_read = 0.946317
Row_Buffer_Locality_write = 0.905570
Bank_Level_Parallism = 2.272925
Bank_Level_Parallism_Col = 2.068573
Bank_Level_Parallism_Ready = 1.255330
write_to_read_ratio_blp_rw_average = 0.530880
GrpLevelPara = 1.724447 

BW Util details:
bwutil = 0.146380 
total_CMD = 983724 
util_bw = 143998 
Wasted_Col = 114046 
Wasted_Row = 18039 
Idle = 707641 

BW Util Bottlenecks: 
RCDc_limit = 20841 
RCDWRc_limit = 16014 
WTRc_limit = 45548 
RTWc_limit = 42484 
CCDLc_limit = 89263 
rwq = 0 
CCDLc_limit_alone = 78507 
WTRc_limit_alone = 38294 
RTWc_limit_alone = 38982 

Commands details: 
total_CMD = 983724 
n_nop = 832678 
Read = 59516 
Write = 0 
L2_Alloc = 0 
L2_WB = 84482 
n_act = 6126 
n_pre = 6110 
n_ref = 0 
n_req = 90555 
total_req = 143998 

Dual Bus Interface Util: 
issued_total_row = 12236 
issued_total_col = 143998 
Row_Bus_Util =  0.012438 
CoL_Bus_Util = 0.146380 
Either_Row_CoL_Bus_Util = 0.153545 
Issued_on_Two_Bus_Simul_Util = 0.005274 
issued_two_Eff = 0.034347 
queue_avg = 2.626572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.62657
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=832540 n_act=6159 n_pre=6143 n_ref_event=0 n_req=90576 n_rd=59525 n_rd_L2_A=0 n_write=0 n_wr_bk=84485 bw_util=0.1464
n_activity=319731 dram_eff=0.4504
bk0: 3688a 942706i bk1: 3688a 945482i bk2: 3664a 950819i bk3: 3652a 952480i bk4: 3704a 951825i bk5: 3704a 952571i bk6: 3620a 953975i bk7: 3628a 953225i bk8: 3704a 954382i bk9: 3712a 952578i bk10: 3760a 952167i bk11: 3760a 951341i bk12: 3768a 949863i bk13: 3800a 950469i bk14: 3841a 943804i bk15: 3832a 940786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932002
Row_Buffer_Locality_read = 0.946325
Row_Buffer_Locality_write = 0.904544
Bank_Level_Parallism = 2.271504
Bank_Level_Parallism_Col = 2.065775
Bank_Level_Parallism_Ready = 1.253267
write_to_read_ratio_blp_rw_average = 0.536089
GrpLevelPara = 1.709804 

BW Util details:
bwutil = 0.146393 
total_CMD = 983724 
util_bw = 144010 
Wasted_Col = 116009 
Wasted_Row = 18073 
Idle = 705632 

BW Util Bottlenecks: 
RCDc_limit = 21472 
RCDWRc_limit = 16184 
WTRc_limit = 45291 
RTWc_limit = 45481 
CCDLc_limit = 91908 
rwq = 0 
CCDLc_limit_alone = 80763 
WTRc_limit_alone = 38041 
RTWc_limit_alone = 41586 

Commands details: 
total_CMD = 983724 
n_nop = 832540 
Read = 59525 
Write = 0 
L2_Alloc = 0 
L2_WB = 84485 
n_act = 6159 
n_pre = 6143 
n_ref = 0 
n_req = 90576 
total_req = 144010 

Dual Bus Interface Util: 
issued_total_row = 12302 
issued_total_col = 144010 
Row_Bus_Util =  0.012506 
CoL_Bus_Util = 0.146393 
Either_Row_CoL_Bus_Util = 0.153685 
Issued_on_Two_Bus_Simul_Util = 0.005213 
issued_two_Eff = 0.033919 
queue_avg = 2.654710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.65471
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=832289 n_act=6234 n_pre=6218 n_ref_event=0 n_req=90620 n_rd=59492 n_rd_L2_A=0 n_write=0 n_wr_bk=84672 bw_util=0.1465
n_activity=320663 dram_eff=0.4496
bk0: 3688a 943897i bk1: 3684a 943905i bk2: 3656a 951749i bk3: 3644a 951471i bk4: 3704a 953748i bk5: 3704a 954064i bk6: 3608a 954373i bk7: 3620a 953646i bk8: 3712a 954218i bk9: 3712a 953143i bk10: 3760a 953011i bk11: 3752a 952424i bk12: 3776a 948789i bk13: 3800a 949281i bk14: 3840a 943970i bk15: 3832a 940174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931207
Row_Buffer_Locality_read = 0.944682
Row_Buffer_Locality_write = 0.905455
Bank_Level_Parallism = 2.252926
Bank_Level_Parallism_Col = 2.050997
Bank_Level_Parallism_Ready = 1.252587
write_to_read_ratio_blp_rw_average = 0.532320
GrpLevelPara = 1.715391 

BW Util details:
bwutil = 0.146549 
total_CMD = 983724 
util_bw = 144164 
Wasted_Col = 115490 
Wasted_Row = 19246 
Idle = 704824 

BW Util Bottlenecks: 
RCDc_limit = 22312 
RCDWRc_limit = 15785 
WTRc_limit = 44931 
RTWc_limit = 43355 
CCDLc_limit = 90488 
rwq = 0 
CCDLc_limit_alone = 80014 
WTRc_limit_alone = 38118 
RTWc_limit_alone = 39694 

Commands details: 
total_CMD = 983724 
n_nop = 832289 
Read = 59492 
Write = 0 
L2_Alloc = 0 
L2_WB = 84672 
n_act = 6234 
n_pre = 6218 
n_ref = 0 
n_req = 90620 
total_req = 144164 

Dual Bus Interface Util: 
issued_total_row = 12452 
issued_total_col = 144164 
Row_Bus_Util =  0.012658 
CoL_Bus_Util = 0.146549 
Either_Row_CoL_Bus_Util = 0.153941 
Issued_on_Two_Bus_Simul_Util = 0.005267 
issued_two_Eff = 0.034213 
queue_avg = 2.682427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.68243
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=833183 n_act=6248 n_pre=6232 n_ref_event=0 n_req=90257 n_rd=59465 n_rd_L2_A=0 n_write=0 n_wr_bk=83874 bw_util=0.1457
n_activity=313878 dram_eff=0.4567
bk0: 3688a 943443i bk1: 3688a 945811i bk2: 3660a 950784i bk3: 3648a 950842i bk4: 3696a 952701i bk5: 3696a 952260i bk6: 3592a 953684i bk7: 3616a 953612i bk8: 3704a 953322i bk9: 3724a 952548i bk10: 3784a 953369i bk11: 3764a 952665i bk12: 3764a 950979i bk13: 3792a 948732i bk14: 3832a 942454i bk15: 3817a 941520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.930775
Row_Buffer_Locality_read = 0.943900
Row_Buffer_Locality_write = 0.905430
Bank_Level_Parallism = 2.303802
Bank_Level_Parallism_Col = 2.091252
Bank_Level_Parallism_Ready = 1.257257
write_to_read_ratio_blp_rw_average = 0.522721
GrpLevelPara = 1.740266 

BW Util details:
bwutil = 0.145711 
total_CMD = 983724 
util_bw = 143339 
Wasted_Col = 112602 
Wasted_Row = 18004 
Idle = 709779 

BW Util Bottlenecks: 
RCDc_limit = 21636 
RCDWRc_limit = 15917 
WTRc_limit = 47893 
RTWc_limit = 41444 
CCDLc_limit = 88539 
rwq = 0 
CCDLc_limit_alone = 77413 
WTRc_limit_alone = 40362 
RTWc_limit_alone = 37849 

Commands details: 
total_CMD = 983724 
n_nop = 833183 
Read = 59465 
Write = 0 
L2_Alloc = 0 
L2_WB = 83874 
n_act = 6248 
n_pre = 6232 
n_ref = 0 
n_req = 90257 
total_req = 143339 

Dual Bus Interface Util: 
issued_total_row = 12480 
issued_total_col = 143339 
Row_Bus_Util =  0.012686 
CoL_Bus_Util = 0.145711 
Either_Row_CoL_Bus_Util = 0.153032 
Issued_on_Two_Bus_Simul_Util = 0.005365 
issued_two_Eff = 0.035060 
queue_avg = 2.745824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.74582
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=833279 n_act=6165 n_pre=6149 n_ref_event=0 n_req=90301 n_rd=59468 n_rd_L2_A=0 n_write=0 n_wr_bk=83905 bw_util=0.1457
n_activity=316785 dram_eff=0.4526
bk0: 3696a 941425i bk1: 3688a 947169i bk2: 3656a 950611i bk3: 3648a 952659i bk4: 3696a 952476i bk5: 3696a 951724i bk6: 3592a 954489i bk7: 3608a 953238i bk8: 3704a 953282i bk9: 3728a 952344i bk10: 3792a 953131i bk11: 3764a 951677i bk12: 3760a 949860i bk13: 3784a 950293i bk14: 3832a 942035i bk15: 3824a 942118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931728
Row_Buffer_Locality_read = 0.945349
Row_Buffer_Locality_write = 0.905458
Bank_Level_Parallism = 2.293956
Bank_Level_Parallism_Col = 2.085670
Bank_Level_Parallism_Ready = 1.255299
write_to_read_ratio_blp_rw_average = 0.524909
GrpLevelPara = 1.741056 

BW Util details:
bwutil = 0.145745 
total_CMD = 983724 
util_bw = 143373 
Wasted_Col = 114202 
Wasted_Row = 17650 
Idle = 708499 

BW Util Bottlenecks: 
RCDc_limit = 21820 
RCDWRc_limit = 15696 
WTRc_limit = 46553 
RTWc_limit = 45221 
CCDLc_limit = 89035 
rwq = 0 
CCDLc_limit_alone = 78146 
WTRc_limit_alone = 39501 
RTWc_limit_alone = 41384 

Commands details: 
total_CMD = 983724 
n_nop = 833279 
Read = 59468 
Write = 0 
L2_Alloc = 0 
L2_WB = 83905 
n_act = 6165 
n_pre = 6149 
n_ref = 0 
n_req = 90301 
total_req = 143373 

Dual Bus Interface Util: 
issued_total_row = 12314 
issued_total_col = 143373 
Row_Bus_Util =  0.012518 
CoL_Bus_Util = 0.145745 
Either_Row_CoL_Bus_Util = 0.152934 
Issued_on_Two_Bus_Simul_Util = 0.005329 
issued_two_Eff = 0.034843 
queue_avg = 2.728198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.7282
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=832829 n_act=6182 n_pre=6166 n_ref_event=0 n_req=90386 n_rd=59455 n_rd_L2_A=0 n_write=0 n_wr_bk=84160 bw_util=0.146
n_activity=314388 dram_eff=0.4568
bk0: 3680a 941664i bk1: 3680a 944125i bk2: 3664a 950424i bk3: 3648a 951871i bk4: 3704a 953085i bk5: 3704a 952903i bk6: 3616a 952321i bk7: 3608a 953464i bk8: 3712a 954306i bk9: 3712a 952520i bk10: 3772a 953793i bk11: 3756a 951963i bk12: 3760a 950752i bk13: 3774a 948697i bk14: 3841a 941483i bk15: 3824a 942695i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931604
Row_Buffer_Locality_read = 0.945572
Row_Buffer_Locality_write = 0.904756
Bank_Level_Parallism = 2.305323
Bank_Level_Parallism_Col = 2.103237
Bank_Level_Parallism_Ready = 1.256269
write_to_read_ratio_blp_rw_average = 0.524587
GrpLevelPara = 1.756706 

BW Util details:
bwutil = 0.145991 
total_CMD = 983724 
util_bw = 143615 
Wasted_Col = 113138 
Wasted_Row = 18221 
Idle = 708750 

BW Util Bottlenecks: 
RCDc_limit = 21619 
RCDWRc_limit = 16258 
WTRc_limit = 48616 
RTWc_limit = 44138 
CCDLc_limit = 88784 
rwq = 0 
CCDLc_limit_alone = 77354 
WTRc_limit_alone = 40888 
RTWc_limit_alone = 40436 

Commands details: 
total_CMD = 983724 
n_nop = 832829 
Read = 59455 
Write = 0 
L2_Alloc = 0 
L2_WB = 84160 
n_act = 6182 
n_pre = 6166 
n_ref = 0 
n_req = 90386 
total_req = 143615 

Dual Bus Interface Util: 
issued_total_row = 12348 
issued_total_col = 143615 
Row_Bus_Util =  0.012552 
CoL_Bus_Util = 0.145991 
Either_Row_CoL_Bus_Util = 0.153392 
Issued_on_Two_Bus_Simul_Util = 0.005152 
issued_two_Eff = 0.033586 
queue_avg = 2.735378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.73538
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=832780 n_act=6138 n_pre=6122 n_ref_event=0 n_req=90485 n_rd=59476 n_rd_L2_A=0 n_write=0 n_wr_bk=84350 bw_util=0.1462
n_activity=318268 dram_eff=0.4519
bk0: 3680a 944136i bk1: 3680a 945472i bk2: 3656a 949893i bk3: 3652a 951959i bk4: 3704a 953512i bk5: 3704a 952520i bk6: 3624a 952968i bk7: 3608a 952721i bk8: 3712a 952960i bk9: 3704a 952888i bk10: 3776a 952701i bk11: 3760a 952453i bk12: 3768a 950311i bk13: 3784a 947717i bk14: 3840a 943511i bk15: 3824a 939447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932166
Row_Buffer_Locality_read = 0.945810
Row_Buffer_Locality_write = 0.905995
Bank_Level_Parallism = 2.298713
Bank_Level_Parallism_Col = 2.093401
Bank_Level_Parallism_Ready = 1.252917
write_to_read_ratio_blp_rw_average = 0.522571
GrpLevelPara = 1.748399 

BW Util details:
bwutil = 0.146206 
total_CMD = 983724 
util_bw = 143826 
Wasted_Col = 114670 
Wasted_Row = 17702 
Idle = 707526 

BW Util Bottlenecks: 
RCDc_limit = 21619 
RCDWRc_limit = 15890 
WTRc_limit = 47831 
RTWc_limit = 45296 
CCDLc_limit = 90105 
rwq = 0 
CCDLc_limit_alone = 78621 
WTRc_limit_alone = 40355 
RTWc_limit_alone = 41288 

Commands details: 
total_CMD = 983724 
n_nop = 832780 
Read = 59476 
Write = 0 
L2_Alloc = 0 
L2_WB = 84350 
n_act = 6138 
n_pre = 6122 
n_ref = 0 
n_req = 90485 
total_req = 143826 

Dual Bus Interface Util: 
issued_total_row = 12260 
issued_total_col = 143826 
Row_Bus_Util =  0.012463 
CoL_Bus_Util = 0.146206 
Either_Row_CoL_Bus_Util = 0.153441 
Issued_on_Two_Bus_Simul_Util = 0.005227 
issued_two_Eff = 0.034066 
queue_avg = 2.699461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.69946
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=833546 n_act=6181 n_pre=6165 n_ref_event=0 n_req=90197 n_rd=59536 n_rd_L2_A=0 n_write=0 n_wr_bk=83477 bw_util=0.1454
n_activity=317963 dram_eff=0.4498
bk0: 3680a 944859i bk1: 3688a 946033i bk2: 3664a 951290i bk3: 3644a 951458i bk4: 3704a 953854i bk5: 3704a 952770i bk6: 3620a 953639i bk7: 3616a 952871i bk8: 3720a 953495i bk9: 3696a 952695i bk10: 3792a 953780i bk11: 3768a 952914i bk12: 3784a 951384i bk13: 3792a 949412i bk14: 3840a 943321i bk15: 3824a 940286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931472
Row_Buffer_Locality_read = 0.945462
Row_Buffer_Locality_write = 0.904308
Bank_Level_Parallism = 2.274097
Bank_Level_Parallism_Col = 2.070791
Bank_Level_Parallism_Ready = 1.249411
write_to_read_ratio_blp_rw_average = 0.520598
GrpLevelPara = 1.736342 

BW Util details:
bwutil = 0.145379 
total_CMD = 983724 
util_bw = 143013 
Wasted_Col = 114064 
Wasted_Row = 18074 
Idle = 708573 

BW Util Bottlenecks: 
RCDc_limit = 21958 
RCDWRc_limit = 15723 
WTRc_limit = 47724 
RTWc_limit = 41847 
CCDLc_limit = 89124 
rwq = 0 
CCDLc_limit_alone = 77995 
WTRc_limit_alone = 40215 
RTWc_limit_alone = 38227 

Commands details: 
total_CMD = 983724 
n_nop = 833546 
Read = 59536 
Write = 0 
L2_Alloc = 0 
L2_WB = 83477 
n_act = 6181 
n_pre = 6165 
n_ref = 0 
n_req = 90197 
total_req = 143013 

Dual Bus Interface Util: 
issued_total_row = 12346 
issued_total_col = 143013 
Row_Bus_Util =  0.012550 
CoL_Bus_Util = 0.145379 
Either_Row_CoL_Bus_Util = 0.152663 
Issued_on_Two_Bus_Simul_Util = 0.005267 
issued_two_Eff = 0.034499 
queue_avg = 2.671096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.6711
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=833527 n_act=6187 n_pre=6171 n_ref_event=0 n_req=90153 n_rd=59448 n_rd_L2_A=0 n_write=0 n_wr_bk=83661 bw_util=0.1455
n_activity=317901 dram_eff=0.4502
bk0: 3680a 944080i bk1: 3680a 944817i bk2: 3656a 950140i bk3: 3644a 952249i bk4: 3704a 953212i bk5: 3688a 952839i bk6: 3624a 952019i bk7: 3612a 953423i bk8: 3720a 953242i bk9: 3696a 952302i bk10: 3768a 952780i bk11: 3760a 951653i bk12: 3768a 950830i bk13: 3800a 946645i bk14: 3832a 942523i bk15: 3816a 941794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931372
Row_Buffer_Locality_read = 0.946070
Row_Buffer_Locality_write = 0.902915
Bank_Level_Parallism = 2.307848
Bank_Level_Parallism_Col = 2.096001
Bank_Level_Parallism_Ready = 1.261835
write_to_read_ratio_blp_rw_average = 0.526878
GrpLevelPara = 1.734049 

BW Util details:
bwutil = 0.145477 
total_CMD = 983724 
util_bw = 143109 
Wasted_Col = 114433 
Wasted_Row = 17688 
Idle = 708494 

BW Util Bottlenecks: 
RCDc_limit = 21094 
RCDWRc_limit = 16097 
WTRc_limit = 48627 
RTWc_limit = 43545 
CCDLc_limit = 91831 
rwq = 0 
CCDLc_limit_alone = 80081 
WTRc_limit_alone = 40719 
RTWc_limit_alone = 39703 

Commands details: 
total_CMD = 983724 
n_nop = 833527 
Read = 59448 
Write = 0 
L2_Alloc = 0 
L2_WB = 83661 
n_act = 6187 
n_pre = 6171 
n_ref = 0 
n_req = 90153 
total_req = 143109 

Dual Bus Interface Util: 
issued_total_row = 12358 
issued_total_col = 143109 
Row_Bus_Util =  0.012562 
CoL_Bus_Util = 0.145477 
Either_Row_CoL_Bus_Util = 0.152682 
Issued_on_Two_Bus_Simul_Util = 0.005357 
issued_two_Eff = 0.035087 
queue_avg = 2.730839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.73084
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=831520 n_act=6423 n_pre=6407 n_ref_event=0 n_req=90788 n_rd=59436 n_rd_L2_A=0 n_write=0 n_wr_bk=85202 bw_util=0.147
n_activity=322046 dram_eff=0.4491
bk0: 3672a 943392i bk1: 3680a 945706i bk2: 3648a 948756i bk3: 3656a 951588i bk4: 3712a 950214i bk5: 3696a 953976i bk6: 3616a 954108i bk7: 3616a 951572i bk8: 3720a 952659i bk9: 3680a 952494i bk10: 3768a 953652i bk11: 3764a 950822i bk12: 3768a 951323i bk13: 3776a 949612i bk14: 3840a 940514i bk15: 3824a 943117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929253
Row_Buffer_Locality_read = 0.943199
Row_Buffer_Locality_write = 0.902813
Bank_Level_Parallism = 2.269257
Bank_Level_Parallism_Col = 2.072702
Bank_Level_Parallism_Ready = 1.263555
write_to_read_ratio_blp_rw_average = 0.529567
GrpLevelPara = 1.731399 

BW Util details:
bwutil = 0.147031 
total_CMD = 983724 
util_bw = 144638 
Wasted_Col = 115387 
Wasted_Row = 20625 
Idle = 703074 

BW Util Bottlenecks: 
RCDc_limit = 22865 
RCDWRc_limit = 16686 
WTRc_limit = 45906 
RTWc_limit = 42200 
CCDLc_limit = 88632 
rwq = 0 
CCDLc_limit_alone = 78451 
WTRc_limit_alone = 39428 
RTWc_limit_alone = 38497 

Commands details: 
total_CMD = 983724 
n_nop = 831520 
Read = 59436 
Write = 0 
L2_Alloc = 0 
L2_WB = 85202 
n_act = 6423 
n_pre = 6407 
n_ref = 0 
n_req = 90788 
total_req = 144638 

Dual Bus Interface Util: 
issued_total_row = 12830 
issued_total_col = 144638 
Row_Bus_Util =  0.013042 
CoL_Bus_Util = 0.147031 
Either_Row_CoL_Bus_Util = 0.154722 
Issued_on_Two_Bus_Simul_Util = 0.005351 
issued_two_Eff = 0.034585 
queue_avg = 2.795344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.79534
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 7): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=731528 n_act=6482 n_pre=6466 n_ref_event=0 n_req=129352 n_rd=59470 n_rd_L2_A=0 n_write=0 n_wr_bk=185471 bw_util=0.249
n_activity=509673 dram_eff=0.4806
bk0: 3680a 934014i bk1: 3680a 938193i bk2: 3660a 780947i bk3: 3656a 937287i bk4: 3712a 938003i bk5: 3696a 940823i bk6: 3616a 942345i bk7: 3624a 939289i bk8: 3720a 943476i bk9: 3680a 945425i bk10: 3766a 945448i bk11: 3768a 944315i bk12: 3768a 937433i bk13: 3776a 930590i bk14: 3836a 923722i bk15: 3832a 927638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949887
Row_Buffer_Locality_read = 0.942526
Row_Buffer_Locality_write = 0.956152
Bank_Level_Parallism = 2.148371
Bank_Level_Parallism_Col = 2.015449
Bank_Level_Parallism_Ready = 1.165828
write_to_read_ratio_blp_rw_average = 0.630090
GrpLevelPara = 1.726199 

BW Util details:
bwutil = 0.248994 
total_CMD = 983724 
util_bw = 244941 
Wasted_Col = 211780 
Wasted_Row = 18049 
Idle = 508954 

BW Util Bottlenecks: 
RCDc_limit = 21741 
RCDWRc_limit = 16865 
WTRc_limit = 138317 
RTWc_limit = 44303 
CCDLc_limit = 200169 
rwq = 0 
CCDLc_limit_alone = 171654 
WTRc_limit_alone = 113489 
RTWc_limit_alone = 40616 

Commands details: 
total_CMD = 983724 
n_nop = 731528 
Read = 59470 
Write = 0 
L2_Alloc = 0 
L2_WB = 185471 
n_act = 6482 
n_pre = 6466 
n_ref = 0 
n_req = 129352 
total_req = 244941 

Dual Bus Interface Util: 
issued_total_row = 12948 
issued_total_col = 244941 
Row_Bus_Util =  0.013162 
CoL_Bus_Util = 0.248994 
Either_Row_CoL_Bus_Util = 0.256369 
Issued_on_Two_Bus_Simul_Util = 0.005787 
issued_two_Eff = 0.022574 
queue_avg = 7.104994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.10499
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 4): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=740970 n_act=7043 n_pre=7027 n_ref_event=0 n_req=127634 n_rd=59448 n_rd_L2_A=0 n_write=0 n_wr_bk=175063 bw_util=0.2384
n_activity=504769 dram_eff=0.4646
bk0: 3688a 933117i bk1: 3684a 935723i bk2: 3652a 777547i bk3: 3648a 937509i bk4: 3696a 938535i bk5: 3704a 939942i bk6: 3600a 941976i bk7: 3632a 941471i bk8: 3720a 943337i bk9: 3672a 944175i bk10: 3768a 944729i bk11: 3768a 942913i bk12: 3768a 932823i bk13: 3792a 935796i bk14: 3816a 929439i bk15: 3840a 930038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944816
Row_Buffer_Locality_read = 0.939813
Row_Buffer_Locality_write = 0.949178
Bank_Level_Parallism = 2.179117
Bank_Level_Parallism_Col = 2.025141
Bank_Level_Parallism_Ready = 1.170922
write_to_read_ratio_blp_rw_average = 0.620308
GrpLevelPara = 1.734746 

BW Util details:
bwutil = 0.238391 
total_CMD = 983724 
util_bw = 234511 
Wasted_Col = 213443 
Wasted_Row = 19272 
Idle = 516498 

BW Util Bottlenecks: 
RCDc_limit = 23717 
RCDWRc_limit = 19147 
WTRc_limit = 133793 
RTWc_limit = 54432 
CCDLc_limit = 196137 
rwq = 0 
CCDLc_limit_alone = 168227 
WTRc_limit_alone = 110566 
RTWc_limit_alone = 49749 

Commands details: 
total_CMD = 983724 
n_nop = 740970 
Read = 59448 
Write = 0 
L2_Alloc = 0 
L2_WB = 175063 
n_act = 7043 
n_pre = 7027 
n_ref = 0 
n_req = 127634 
total_req = 234511 

Dual Bus Interface Util: 
issued_total_row = 14070 
issued_total_col = 234511 
Row_Bus_Util =  0.014303 
CoL_Bus_Util = 0.238391 
Either_Row_CoL_Bus_Util = 0.246770 
Issued_on_Two_Bus_Simul_Util = 0.005923 
issued_two_Eff = 0.024004 
queue_avg = 7.794810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.79481
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=700612 n_act=6453 n_pre=6437 n_ref_event=0 n_req=146816 n_rd=59396 n_rd_L2_A=0 n_write=0 n_wr_bk=216486 bw_util=0.2804
n_activity=590578 dram_eff=0.4671
bk0: 3688a 933099i bk1: 3680a 935699i bk2: 3640a 732395i bk3: 3648a 940202i bk4: 3696a 946572i bk5: 3704a 947008i bk6: 3600a 946855i bk7: 3624a 944708i bk8: 3720a 945960i bk9: 3672a 945228i bk10: 3756a 949338i bk11: 3760a 947126i bk12: 3776a 938109i bk13: 3788a 936283i bk14: 3816a 927889i bk15: 3828a 930141i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956047
Row_Buffer_Locality_read = 0.944020
Row_Buffer_Locality_write = 0.964219
Bank_Level_Parallism = 1.931175
Bank_Level_Parallism_Col = 1.805791
Bank_Level_Parallism_Ready = 1.149709
write_to_read_ratio_blp_rw_average = 0.693794
GrpLevelPara = 1.569630 

BW Util details:
bwutil = 0.280447 
total_CMD = 983724 
util_bw = 275882 
Wasted_Col = 244755 
Wasted_Row = 17785 
Idle = 445302 

BW Util Bottlenecks: 
RCDc_limit = 21075 
RCDWRc_limit = 16980 
WTRc_limit = 111833 
RTWc_limit = 51646 
CCDLc_limit = 221080 
rwq = 0 
CCDLc_limit_alone = 198242 
WTRc_limit_alone = 93291 
RTWc_limit_alone = 47350 

Commands details: 
total_CMD = 983724 
n_nop = 700612 
Read = 59396 
Write = 0 
L2_Alloc = 0 
L2_WB = 216486 
n_act = 6453 
n_pre = 6437 
n_ref = 0 
n_req = 146816 
total_req = 275882 

Dual Bus Interface Util: 
issued_total_row = 12890 
issued_total_col = 275882 
Row_Bus_Util =  0.013103 
CoL_Bus_Util = 0.280447 
Either_Row_CoL_Bus_Util = 0.287796 
Issued_on_Two_Bus_Simul_Util = 0.005754 
issued_two_Eff = 0.019992 
queue_avg = 6.072402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.0724
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=701574 n_act=6320 n_pre=6304 n_ref_event=0 n_req=144398 n_rd=59376 n_rd_L2_A=0 n_write=0 n_wr_bk=215628 bw_util=0.2796
n_activity=580789 dram_eff=0.4735
bk0: 3688a 935652i bk1: 3680a 938127i bk2: 3656a 735004i bk3: 3648a 938892i bk4: 3704a 943870i bk5: 3664a 945018i bk6: 3616a 948144i bk7: 3616a 946587i bk8: 3724a 946592i bk9: 3680a 945918i bk10: 3764a 948285i bk11: 3760a 945160i bk12: 3752a 941213i bk13: 3784a 933979i bk14: 3824a 931240i bk15: 3816a 931779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956232
Row_Buffer_Locality_read = 0.945348
Row_Buffer_Locality_write = 0.963833
Bank_Level_Parallism = 1.913127
Bank_Level_Parallism_Col = 1.789463
Bank_Level_Parallism_Ready = 1.135580
write_to_read_ratio_blp_rw_average = 0.683950
GrpLevelPara = 1.572300 

BW Util details:
bwutil = 0.279554 
total_CMD = 983724 
util_bw = 275004 
Wasted_Col = 245172 
Wasted_Row = 17437 
Idle = 446111 

BW Util Bottlenecks: 
RCDc_limit = 20403 
RCDWRc_limit = 17022 
WTRc_limit = 118117 
RTWc_limit = 45826 
CCDLc_limit = 224470 
rwq = 0 
CCDLc_limit_alone = 201621 
WTRc_limit_alone = 98931 
RTWc_limit_alone = 42163 

Commands details: 
total_CMD = 983724 
n_nop = 701574 
Read = 59376 
Write = 0 
L2_Alloc = 0 
L2_WB = 215628 
n_act = 6320 
n_pre = 6304 
n_ref = 0 
n_req = 144398 
total_req = 275004 

Dual Bus Interface Util: 
issued_total_row = 12624 
issued_total_col = 275004 
Row_Bus_Util =  0.012833 
CoL_Bus_Util = 0.279554 
Either_Row_CoL_Bus_Util = 0.286818 
Issued_on_Two_Bus_Simul_Util = 0.005569 
issued_two_Eff = 0.019415 
queue_avg = 6.175210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.17521
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=983724 n_nop=699178 n_act=6274 n_pre=6258 n_ref_event=0 n_req=146964 n_rd=59377 n_rd_L2_A=0 n_write=0 n_wr_bk=218036 bw_util=0.282
n_activity=598712 dram_eff=0.4633
bk0: 3688a 931150i bk1: 3680a 934171i bk2: 3652a 729855i bk3: 3652a 933620i bk4: 3704a 938793i bk5: 3680a 941411i bk6: 3616a 949550i bk7: 3616a 948982i bk8: 3720a 946860i bk9: 3672a 948441i bk10: 3768a 946953i bk11: 3752a 948544i bk12: 3761a 940865i bk13: 3776a 938985i bk14: 3824a 927971i bk15: 3816a 927342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957309
Row_Buffer_Locality_read = 0.946090
Row_Buffer_Locality_write = 0.964915
Bank_Level_Parallism = 1.926573
Bank_Level_Parallism_Col = 1.809879
Bank_Level_Parallism_Ready = 1.140206
write_to_read_ratio_blp_rw_average = 0.689958
GrpLevelPara = 1.569101 

BW Util details:
bwutil = 0.282003 
total_CMD = 983724 
util_bw = 277413 
Wasted_Col = 250449 
Wasted_Row = 18733 
Idle = 437129 

BW Util Bottlenecks: 
RCDc_limit = 20618 
RCDWRc_limit = 17216 
WTRc_limit = 123874 
RTWc_limit = 51012 
CCDLc_limit = 227567 
rwq = 0 
CCDLc_limit_alone = 203333 
WTRc_limit_alone = 103831 
RTWc_limit_alone = 46821 

Commands details: 
total_CMD = 983724 
n_nop = 699178 
Read = 59377 
Write = 0 
L2_Alloc = 0 
L2_WB = 218036 
n_act = 6274 
n_pre = 6258 
n_ref = 0 
n_req = 146964 
total_req = 277413 

Dual Bus Interface Util: 
issued_total_row = 12532 
issued_total_col = 277413 
Row_Bus_Util =  0.012739 
CoL_Bus_Util = 0.282003 
Either_Row_CoL_Bus_Util = 0.289254 
Issued_on_Two_Bus_Simul_Util = 0.005488 
issued_two_Eff = 0.018974 
queue_avg = 6.148276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.14828

========= L2 cache stats =========
L2_cache_bank[0]: Access = 313677, Miss = 77012, Miss_rate = 0.246, Pending_hits = 196, Reservation_fails = 6766
L2_cache_bank[1]: Access = 488797, Miss = 77356, Miss_rate = 0.158, Pending_hits = 209, Reservation_fails = 9673
L2_cache_bank[2]: Access = 326216, Miss = 77073, Miss_rate = 0.236, Pending_hits = 189, Reservation_fails = 10557
L2_cache_bank[3]: Access = 506160, Miss = 77393, Miss_rate = 0.153, Pending_hits = 191, Reservation_fails = 12867
L2_cache_bank[4]: Access = 475540, Miss = 223867, Miss_rate = 0.471, Pending_hits = 194, Reservation_fails = 5595
L2_cache_bank[5]: Access = 486539, Miss = 77400, Miss_rate = 0.159, Pending_hits = 201, Reservation_fails = 6331
L2_cache_bank[6]: Access = 487559, Miss = 243629, Miss_rate = 0.500, Pending_hits = 184, Reservation_fails = 17569
L2_cache_bank[7]: Access = 510908, Miss = 77425, Miss_rate = 0.152, Pending_hits = 210, Reservation_fails = 12826
L2_cache_bank[8]: Access = 504946, Miss = 253217, Miss_rate = 0.501, Pending_hits = 194, Reservation_fails = 5915
L2_cache_bank[9]: Access = 493136, Miss = 77373, Miss_rate = 0.157, Pending_hits = 207, Reservation_fails = 9489
L2_cache_bank[10]: Access = 488993, Miss = 243622, Miss_rate = 0.498, Pending_hits = 191, Reservation_fails = 7477
L2_cache_bank[11]: Access = 513571, Miss = 77371, Miss_rate = 0.151, Pending_hits = 194, Reservation_fails = 12008
L2_cache_bank[12]: Access = 504383, Miss = 253209, Miss_rate = 0.502, Pending_hits = 220, Reservation_fails = 9543
L2_cache_bank[13]: Access = 494170, Miss = 77381, Miss_rate = 0.157, Pending_hits = 191, Reservation_fails = 7902
L2_cache_bank[14]: Access = 487912, Miss = 243593, Miss_rate = 0.499, Pending_hits = 209, Reservation_fails = 9573
L2_cache_bank[15]: Access = 514246, Miss = 77392, Miss_rate = 0.150, Pending_hits = 193, Reservation_fails = 8508
L2_cache_bank[16]: Access = 511569, Miss = 253238, Miss_rate = 0.495, Pending_hits = 210, Reservation_fails = 8581
L2_cache_bank[17]: Access = 495792, Miss = 77424, Miss_rate = 0.156, Pending_hits = 212, Reservation_fails = 9570
L2_cache_bank[18]: Access = 496216, Miss = 243544, Miss_rate = 0.491, Pending_hits = 200, Reservation_fails = 9971
L2_cache_bank[19]: Access = 511057, Miss = 77365, Miss_rate = 0.151, Pending_hits = 187, Reservation_fails = 9000
L2_cache_bank[20]: Access = 509211, Miss = 253101, Miss_rate = 0.497, Pending_hits = 202, Reservation_fails = 12739
L2_cache_bank[21]: Access = 490813, Miss = 77240, Miss_rate = 0.157, Pending_hits = 226, Reservation_fails = 9180
L2_cache_bank[22]: Access = 491991, Miss = 243454, Miss_rate = 0.495, Pending_hits = 184, Reservation_fails = 7383
L2_cache_bank[23]: Access = 270403, Miss = 77164, Miss_rate = 0.285, Pending_hits = 205, Reservation_fails = 10351
L2_cache_bank[24]: Access = 462955, Miss = 253129, Miss_rate = 0.547, Pending_hits = 174, Reservation_fails = 2164
L2_cache_bank[25]: Access = 169000, Miss = 77120, Miss_rate = 0.456, Pending_hits = 133, Reservation_fails = 3336
L2_cache_bank[26]: Access = 493471, Miss = 243477, Miss_rate = 0.493, Pending_hits = 166, Reservation_fails = 2445
L2_cache_bank[27]: Access = 215623, Miss = 77113, Miss_rate = 0.358, Pending_hits = 156, Reservation_fails = 2926
L2_cache_bank[28]: Access = 505426, Miss = 253081, Miss_rate = 0.501, Pending_hits = 145, Reservation_fails = 4928
L2_cache_bank[29]: Access = 215086, Miss = 77115, Miss_rate = 0.359, Pending_hits = 164, Reservation_fails = 3388
L2_cache_bank[30]: Access = 489182, Miss = 243472, Miss_rate = 0.498, Pending_hits = 158, Reservation_fails = 3891
L2_cache_bank[31]: Access = 215167, Miss = 77076, Miss_rate = 0.358, Pending_hits = 167, Reservation_fails = 5154
L2_cache_bank[32]: Access = 410705, Miss = 253048, Miss_rate = 0.616, Pending_hits = 147, Reservation_fails = 3673
L2_cache_bank[33]: Access = 215232, Miss = 77111, Miss_rate = 0.358, Pending_hits = 166, Reservation_fails = 8775
L2_cache_bank[34]: Access = 381336, Miss = 243443, Miss_rate = 0.638, Pending_hits = 141, Reservation_fails = 1122
L2_cache_bank[35]: Access = 215233, Miss = 77111, Miss_rate = 0.358, Pending_hits = 175, Reservation_fails = 3251
L2_cache_bank[36]: Access = 244830, Miss = 106802, Miss_rate = 0.436, Pending_hits = 163, Reservation_fails = 4671
L2_cache_bank[37]: Access = 215083, Miss = 77148, Miss_rate = 0.359, Pending_hits = 155, Reservation_fails = 5468
L2_cache_bank[38]: Access = 215550, Miss = 77456, Miss_rate = 0.359, Pending_hits = 166, Reservation_fails = 7341
L2_cache_bank[39]: Access = 214973, Miss = 77122, Miss_rate = 0.359, Pending_hits = 149, Reservation_fails = 5938
L2_cache_bank[40]: Access = 216910, Miss = 77433, Miss_rate = 0.357, Pending_hits = 125, Reservation_fails = 5553
L2_cache_bank[41]: Access = 216331, Miss = 77110, Miss_rate = 0.356, Pending_hits = 164, Reservation_fails = 6956
L2_cache_bank[42]: Access = 216845, Miss = 77434, Miss_rate = 0.357, Pending_hits = 147, Reservation_fails = 5637
L2_cache_bank[43]: Access = 216222, Miss = 77123, Miss_rate = 0.357, Pending_hits = 160, Reservation_fails = 7062
L2_cache_bank[44]: Access = 216769, Miss = 77445, Miss_rate = 0.357, Pending_hits = 138, Reservation_fails = 2343
L2_cache_bank[45]: Access = 215986, Miss = 77095, Miss_rate = 0.357, Pending_hits = 151, Reservation_fails = 5924
L2_cache_bank[46]: Access = 216783, Miss = 77479, Miss_rate = 0.357, Pending_hits = 142, Reservation_fails = 4601
L2_cache_bank[47]: Access = 216699, Miss = 77087, Miss_rate = 0.356, Pending_hits = 172, Reservation_fails = 8154
L2_cache_bank[48]: Access = 216797, Miss = 77519, Miss_rate = 0.358, Pending_hits = 163, Reservation_fails = 3733
L2_cache_bank[49]: Access = 216854, Miss = 77103, Miss_rate = 0.356, Pending_hits = 169, Reservation_fails = 3274
L2_cache_bank[50]: Access = 216984, Miss = 77465, Miss_rate = 0.357, Pending_hits = 158, Reservation_fails = 9147
L2_cache_bank[51]: Access = 217064, Miss = 77078, Miss_rate = 0.355, Pending_hits = 153, Reservation_fails = 5522
L2_cache_bank[52]: Access = 216751, Miss = 77448, Miss_rate = 0.357, Pending_hits = 158, Reservation_fails = 6194
L2_cache_bank[53]: Access = 216997, Miss = 77071, Miss_rate = 0.355, Pending_hits = 168, Reservation_fails = 6478
L2_cache_bank[54]: Access = 457703, Miss = 77472, Miss_rate = 0.169, Pending_hits = 189, Reservation_fails = 11697
L2_cache_bank[55]: Access = 216925, Miss = 77095, Miss_rate = 0.355, Pending_hits = 233, Reservation_fails = 15532
L2_cache_bank[56]: Access = 446101, Miss = 77389, Miss_rate = 0.173, Pending_hits = 187, Reservation_fails = 3643
L2_cache_bank[57]: Access = 170047, Miss = 77116, Miss_rate = 0.453, Pending_hits = 209, Reservation_fails = 12396
L2_cache_bank[58]: Access = 508852, Miss = 77332, Miss_rate = 0.152, Pending_hits = 224, Reservation_fails = 12246
L2_cache_bank[59]: Access = 216544, Miss = 77093, Miss_rate = 0.356, Pending_hits = 221, Reservation_fails = 6334
L2_cache_bank[60]: Access = 488456, Miss = 77369, Miss_rate = 0.158, Pending_hits = 218, Reservation_fails = 10607
L2_cache_bank[61]: Access = 215783, Miss = 77017, Miss_rate = 0.357, Pending_hits = 228, Reservation_fails = 13157
L2_cache_bank[62]: Access = 507657, Miss = 77377, Miss_rate = 0.152, Pending_hits = 198, Reservation_fails = 10854
L2_cache_bank[63]: Access = 215335, Miss = 77030, Miss_rate = 0.358, Pending_hits = 213, Reservation_fails = 15665
L2_total_cache_accesses = 22730052
L2_total_cache_misses = 7681847
L2_total_cache_miss_rate = 0.3380
L2_total_cache_pending_hits = 11612
L2_total_cache_reservation_fails = 490554
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1309338
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11612
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 475971
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 490554
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1427851
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13727255
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 168159
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5609866
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3224772
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19505280
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 165338
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 325216
L2_cache_data_port_util = 0.196
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=22730052
icnt_total_pkts_simt_to_mem=22730052
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22730052
Req_Network_cycles = 1310090
Req_Network_injected_packets_per_cycle =      17.3500 
Req_Network_conflicts_per_cycle =      21.4640
Req_Network_conflicts_per_cycle_util =      22.6086
Req_Bank_Level_Parallism =      18.2752
Req_Network_in_buffer_full_per_cycle =       6.2312
Req_Network_in_buffer_avg_util =     113.9255
Req_Network_out_buffer_full_per_cycle =       0.0482
Req_Network_out_buffer_avg_util =       3.0821

Reply_Network_injected_packets_num = 22730052
Reply_Network_cycles = 1310090
Reply_Network_injected_packets_per_cycle =       17.3500
Reply_Network_conflicts_per_cycle =       11.2213
Reply_Network_conflicts_per_cycle_util =      11.8197
Reply_Bank_Level_Parallism =      18.2753
Reply_Network_in_buffer_full_per_cycle =       0.0038
Reply_Network_in_buffer_avg_util =      10.7942
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2169
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 4 min, 41 sec (14681 sec)
gpgpu_simulation_rate = 261910 (inst/sec)
gpgpu_simulation_rate = 89 (cycle/sec)
gpgpu_silicon_slowdown = 12719101x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
