{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736824553841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736824553846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 13 21:15:53 2025 " "Processing started: Mon Jan 13 21:15:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736824553846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736824553846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off V_Processor -c V_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off V_Processor -c V_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736824553846 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736824554328 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736824554329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 V_Processor-Behavioral " "Found design unit 1: V_Processor-Behavioral" {  } { { "V_Processor.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/V_Processor.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736824563960 ""} { "Info" "ISGN_ENTITY_NAME" "1 V_Processor " "Found entity 1: V_Processor" {  } { { "V_Processor.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/V_Processor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736824563960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736824563960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ignition.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ignition.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ignition-Behavioral " "Found design unit 1: ignition-Behavioral" {  } { { "ignition.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/ignition.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736824563988 ""} { "Info" "ISGN_ENTITY_NAME" "1 ignition " "Found entity 1: ignition" {  } { { "ignition.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/ignition.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736824563988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736824563988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interior_lights.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interior_lights.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interior_lights-Behavioral " "Found design unit 1: interior_lights-Behavioral" {  } { { "interior_lights.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/interior_lights.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736824564015 ""} { "Info" "ISGN_ENTITY_NAME" "1 interior_lights " "Found entity 1: interior_lights" {  } { { "interior_lights.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/interior_lights.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736824564015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736824564015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_lights.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hazard_lights.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hazard_lights-Behavioral " "Found design unit 1: hazard_lights-Behavioral" {  } { { "hazard_lights.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/hazard_lights.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736824564043 ""} { "Info" "ISGN_ENTITY_NAME" "1 hazard_lights " "Found entity 1: hazard_lights" {  } { { "hazard_lights.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/hazard_lights.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736824564043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736824564043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blind_spot_sensors.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blind_spot_sensors.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blind_spot_sensors-Behavioral " "Found design unit 1: blind_spot_sensors-Behavioral" {  } { { "blind_spot_sensors.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/blind_spot_sensors.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736824564068 ""} { "Info" "ISGN_ENTITY_NAME" "1 blind_spot_sensors " "Found entity 1: blind_spot_sensors" {  } { { "blind_spot_sensors.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/blind_spot_sensors.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736824564068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736824564068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "direction_lights.vhd 2 1 " "Found 2 design units, including 1 entities, in source file direction_lights.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 direction_lights-Behavioral " "Found design unit 1: direction_lights-Behavioral" {  } { { "direction_lights.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/direction_lights.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736824564092 ""} { "Info" "ISGN_ENTITY_NAME" "1 direction_lights " "Found entity 1: direction_lights" {  } { { "direction_lights.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/direction_lights.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736824564092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736824564092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "head_lights.vhd 2 1 " "Found 2 design units, including 1 entities, in source file head_lights.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 head_lights-Behavioral " "Found design unit 1: head_lights-Behavioral" {  } { { "head_lights.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/head_lights.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736824564120 ""} { "Info" "ISGN_ENTITY_NAME" "1 head_lights " "Found entity 1: head_lights" {  } { { "head_lights.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/head_lights.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736824564120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736824564120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "libreria_dht11_reva.vhd 2 1 " "Found 2 design units, including 1 entities, in source file libreria_dht11_reva.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LIBRERIA_DHT11_REVA-Behavioral " "Found design unit 1: LIBRERIA_DHT11_REVA-Behavioral" {  } { { "LIBRERIA_DHT11_REVA.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/LIBRERIA_DHT11_REVA.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736824564146 ""} { "Info" "ISGN_ENTITY_NAME" "1 LIBRERIA_DHT11_REVA " "Found entity 1: LIBRERIA_DHT11_REVA" {  } { { "LIBRERIA_DHT11_REVA.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/LIBRERIA_DHT11_REVA.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736824564146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736824564146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Processor-Behavioral " "Found design unit 1: Data_Processor-Behavioral" {  } { { "Data_Processor.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/Data_Processor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736824564170 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Processor " "Found entity 1: Data_Processor" {  } { { "Data_Processor.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/Data_Processor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736824564170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736824564170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_Controller-Behavioral " "Found design unit 1: PWM_Controller-Behavioral" {  } { { "PWM_Controller.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/PWM_Controller.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736824564191 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_Controller " "Found entity 1: PWM_Controller" {  } { { "PWM_Controller.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/PWM_Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736824564191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736824564191 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "V_Processor " "Elaborating entity \"V_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736824564399 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp V_Processor.vhd(179) " "Verilog HDL or VHDL warning at V_Processor.vhd(179): object \"temp\" assigned a value but never read" {  } { { "V_Processor.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/V_Processor.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736824564460 "|V_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ignition ignition:ignition_inst " "Elaborating entity \"ignition\" for hierarchy \"ignition:ignition_inst\"" {  } { { "V_Processor.vhd" "ignition_inst" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/V_Processor.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736824564500 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse ignition.vhd(50) " "VHDL Process Statement warning at ignition.vhd(50): signal \"pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ignition.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/ignition.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736824564507 "|V_Processor|ignition:ignition_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse ignition.vhd(51) " "VHDL Process Statement warning at ignition.vhd(51): signal \"pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ignition.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/ignition.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736824564507 "|V_Processor|ignition:ignition_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buzzer_state ignition.vhd(88) " "VHDL Process Statement warning at ignition.vhd(88): signal \"buzzer_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ignition.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/ignition.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736824564507 "|V_Processor|ignition:ignition_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seatbelt ignition.vhd(90) " "VHDL Process Statement warning at ignition.vhd(90): signal \"seatbelt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ignition.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/ignition.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736824564507 "|V_Processor|ignition:ignition_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk2 ignition.vhd(92) " "VHDL Process Statement warning at ignition.vhd(92): signal \"clk2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ignition.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/ignition.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736824564507 "|V_Processor|ignition:ignition_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interior_lights interior_lights:interior_lights_inst " "Elaborating entity \"interior_lights\" for hierarchy \"interior_lights:interior_lights_inst\"" {  } { { "V_Processor.vhd" "interior_lights_inst" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/V_Processor.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736824564535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_lights hazard_lights:hazar_lights_inst " "Elaborating entity \"hazard_lights\" for hierarchy \"hazard_lights:hazar_lights_inst\"" {  } { { "V_Processor.vhd" "hazar_lights_inst" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/V_Processor.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736824564549 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk1 hazard_lights.vhd(55) " "VHDL Process Statement warning at hazard_lights.vhd(55): signal \"clk1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hazard_lights.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/hazard_lights.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736824564555 "|V_Processor|hazard_lights:hazar_lights_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk1 hazard_lights.vhd(56) " "VHDL Process Statement warning at hazard_lights.vhd(56): signal \"clk1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hazard_lights.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/hazard_lights.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736824564555 "|V_Processor|hazard_lights:hazar_lights_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blind_spot_sensors blind_spot_sensors:blindspot_sensors_inst " "Elaborating entity \"blind_spot_sensors\" for hierarchy \"blind_spot_sensors:blindspot_sensors_inst\"" {  } { { "V_Processor.vhd" "blindspot_sensors_inst" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/V_Processor.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736824564560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "direction_lights direction_lights:direction_lights_inst " "Elaborating entity \"direction_lights\" for hierarchy \"direction_lights:direction_lights_inst\"" {  } { { "V_Processor.vhd" "direction_lights_inst" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/V_Processor.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736824564570 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk1_d direction_lights.vhd(29) " "VHDL Process Statement warning at direction_lights.vhd(29): signal \"clk1_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "direction_lights.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/direction_lights.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736824564576 "|V_Processor|direction_lights:direction_lights_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk1_d direction_lights.vhd(34) " "VHDL Process Statement warning at direction_lights.vhd(34): signal \"clk1_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "direction_lights.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/direction_lights.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736824564576 "|V_Processor|direction_lights:direction_lights_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "head_lights head_lights:head_lights_inst " "Elaborating entity \"head_lights\" for hierarchy \"head_lights:head_lights_inst\"" {  } { { "V_Processor.vhd" "head_lights_inst" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/V_Processor.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736824564581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Processor Data_Processor:Processor_Inst " "Elaborating entity \"Data_Processor\" for hierarchy \"Data_Processor:Processor_Inst\"" {  } { { "V_Processor.vhd" "Processor_Inst" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/V_Processor.vhd" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736824564592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_Controller PWM_Controller:PWM_Inst " "Elaborating entity \"PWM_Controller\" for hierarchy \"PWM_Controller:PWM_Inst\"" {  } { { "V_Processor.vhd" "PWM_Inst" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/V_Processor.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736824564602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LIBRERIA_DHT11_REVA LIBRERIA_DHT11_REVA:LIBRERIA_DHT11_REVA_inst " "Elaborating entity \"LIBRERIA_DHT11_REVA\" for hierarchy \"LIBRERIA_DHT11_REVA:LIBRERIA_DHT11_REVA_inst\"" {  } { { "V_Processor.vhd" "LIBRERIA_DHT11_REVA_inst" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/V_Processor.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736824564612 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ignition.vhd" "" { Text "G:/Mi unidad/Octavo/DLP/V_Processor/ignition.vhd" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1736824567475 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1736824567475 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736824567802 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736824568916 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736824570491 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736824570491 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "354 " "Implemented 354 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736824571777 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736824571777 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1736824571777 ""} { "Info" "ICUT_CUT_TM_LCELLS" "308 " "Implemented 308 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736824571777 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736824571777 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736824571844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 13 21:16:11 2025 " "Processing ended: Mon Jan 13 21:16:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736824571844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736824571844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736824571844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736824571844 ""}
