
STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e00  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08003f0c  08003f0c  00013f0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003fb0  08003fb0  00020084  2**0
                  CONTENTS
  4 .ARM          00000000  08003fb0  08003fb0  00020084  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003fb0  08003fb0  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003fb0  08003fb0  00013fb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003fb4  08003fb4  00013fb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08003fb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000500  20000084  0800403c  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000584  0800403c  00020584  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f526  00000000  00000000  000200ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024e4  00000000  00000000  0002f5d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e20  00000000  00000000  00031ab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ce8  00000000  00000000  000328d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017adb  00000000  00000000  000335c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011163  00000000  00000000  0004b09b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008741f  00000000  00000000  0005c1fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e361d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000390c  00000000  00000000  000e3670  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000084 	.word	0x20000084
 8000128:	00000000 	.word	0x00000000
 800012c:	08003ef4 	.word	0x08003ef4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000088 	.word	0x20000088
 8000148:	08003ef4 	.word	0x08003ef4

0800014c <button_init>:
    BUTTON3_Pin,
    BUTTON4_Pin
};

/* Initialize button state - call once in main */
void button_init(void){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
    for(int i=0;i<BUTTON_COUNT;i++){
 8000152:	2300      	movs	r3, #0
 8000154:	607b      	str	r3, [r7, #4]
 8000156:	e04c      	b.n	80001f2 <button_init+0xa6>
        KeyReg0[i] = KeyReg1[i] = KeyReg2[i] = KeyReg3[i] = NOR_STATE;
 8000158:	4a2a      	ldr	r2, [pc, #168]	; (8000204 <button_init+0xb8>)
 800015a:	687b      	ldr	r3, [r7, #4]
 800015c:	2101      	movs	r1, #1
 800015e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000162:	4a28      	ldr	r2, [pc, #160]	; (8000204 <button_init+0xb8>)
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800016a:	4927      	ldr	r1, [pc, #156]	; (8000208 <button_init+0xbc>)
 800016c:	687b      	ldr	r3, [r7, #4]
 800016e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000172:	4a25      	ldr	r2, [pc, #148]	; (8000208 <button_init+0xbc>)
 8000174:	687b      	ldr	r3, [r7, #4]
 8000176:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800017a:	4924      	ldr	r1, [pc, #144]	; (800020c <button_init+0xc0>)
 800017c:	687b      	ldr	r3, [r7, #4]
 800017e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000182:	4a22      	ldr	r2, [pc, #136]	; (800020c <button_init+0xc0>)
 8000184:	687b      	ldr	r3, [r7, #4]
 8000186:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800018a:	4921      	ldr	r1, [pc, #132]	; (8000210 <button_init+0xc4>)
 800018c:	687b      	ldr	r3, [r7, #4]
 800018e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        TimeOutForKeyPress[i] = LONG_PRESS_TIME_COUNT;
 8000192:	4a20      	ldr	r2, [pc, #128]	; (8000214 <button_init+0xc8>)
 8000194:	687b      	ldr	r3, [r7, #4]
 8000196:	2164      	movs	r1, #100	; 0x64
 8000198:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        button_long_pressed[i] = 0;
 800019c:	4a1e      	ldr	r2, [pc, #120]	; (8000218 <button_init+0xcc>)
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	2100      	movs	r1, #0
 80001a2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        button_flag[i] = 0;
 80001a6:	4a1d      	ldr	r2, [pc, #116]	; (800021c <button_init+0xd0>)
 80001a8:	687b      	ldr	r3, [r7, #4]
 80001aa:	2100      	movs	r1, #0
 80001ac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        button_double_pressed[i] = 0;
 80001b0:	4a1b      	ldr	r2, [pc, #108]	; (8000220 <button_init+0xd4>)
 80001b2:	687b      	ldr	r3, [r7, #4]
 80001b4:	2100      	movs	r1, #0
 80001b6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        press_count[i] = 0;
 80001ba:	4a1a      	ldr	r2, [pc, #104]	; (8000224 <button_init+0xd8>)
 80001bc:	687b      	ldr	r3, [r7, #4]
 80001be:	2100      	movs	r1, #0
 80001c0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        double_press_timeout[i] = 0;
 80001c4:	4a18      	ldr	r2, [pc, #96]	; (8000228 <button_init+0xdc>)
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	2100      	movs	r1, #0
 80001ca:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        button_auto_increase[i] = 0;
 80001ce:	4a17      	ldr	r2, [pc, #92]	; (800022c <button_init+0xe0>)
 80001d0:	687b      	ldr	r3, [r7, #4]
 80001d2:	2100      	movs	r1, #0
 80001d4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        auto_increase_counter[i] = 0;
 80001d8:	4a15      	ldr	r2, [pc, #84]	; (8000230 <button_init+0xe4>)
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	2100      	movs	r1, #0
 80001de:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        button_is_holding[i] = 0;
 80001e2:	4a14      	ldr	r2, [pc, #80]	; (8000234 <button_init+0xe8>)
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	2100      	movs	r1, #0
 80001e8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for(int i=0;i<BUTTON_COUNT;i++){
 80001ec:	687b      	ldr	r3, [r7, #4]
 80001ee:	3301      	adds	r3, #1
 80001f0:	607b      	str	r3, [r7, #4]
 80001f2:	687b      	ldr	r3, [r7, #4]
 80001f4:	2b03      	cmp	r3, #3
 80001f6:	ddaf      	ble.n	8000158 <button_init+0xc>
    }
}
 80001f8:	bf00      	nop
 80001fa:	bf00      	nop
 80001fc:	370c      	adds	r7, #12
 80001fe:	46bd      	mov	sp, r7
 8000200:	bc80      	pop	{r7}
 8000202:	4770      	bx	lr
 8000204:	20000030 	.word	0x20000030
 8000208:	20000020 	.word	0x20000020
 800020c:	20000010 	.word	0x20000010
 8000210:	20000000 	.word	0x20000000
 8000214:	20000040 	.word	0x20000040
 8000218:	200000a0 	.word	0x200000a0
 800021c:	200000b0 	.word	0x200000b0
 8000220:	200000c0 	.word	0x200000c0
 8000224:	200000d0 	.word	0x200000d0
 8000228:	200000e0 	.word	0x200000e0
 800022c:	200000f0 	.word	0x200000f0
 8000230:	20000100 	.word	0x20000100
 8000234:	20000110 	.word	0x20000110

08000238 <subKeyProcess>:

/* Internal helper: subKeyProcess (single/double press logic) */
static void subKeyProcess(int button_index){
 8000238:	b480      	push	{r7}
 800023a:	b083      	sub	sp, #12
 800023c:	af00      	add	r7, sp, #0
 800023e:	6078      	str	r0, [r7, #4]
    // mark single press now (edge); double press detection via timeout
    button_flag[button_index] = 1;
 8000240:	4a1e      	ldr	r2, [pc, #120]	; (80002bc <subKeyProcess+0x84>)
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	2101      	movs	r1, #1
 8000246:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

    if (double_press_timeout[button_index] > 0) {
 800024a:	4a1d      	ldr	r2, [pc, #116]	; (80002c0 <subKeyProcess+0x88>)
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000252:	2b00      	cmp	r3, #0
 8000254:	dd23      	ble.n	800029e <subKeyProcess+0x66>
        press_count[button_index]++;
 8000256:	4a1b      	ldr	r2, [pc, #108]	; (80002c4 <subKeyProcess+0x8c>)
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800025e:	1c5a      	adds	r2, r3, #1
 8000260:	4918      	ldr	r1, [pc, #96]	; (80002c4 <subKeyProcess+0x8c>)
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        if (press_count[button_index] == 2) {
 8000268:	4a16      	ldr	r2, [pc, #88]	; (80002c4 <subKeyProcess+0x8c>)
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000270:	2b02      	cmp	r3, #2
 8000272:	d11e      	bne.n	80002b2 <subKeyProcess+0x7a>
            button_double_pressed[button_index] = 1;
 8000274:	4a14      	ldr	r2, [pc, #80]	; (80002c8 <subKeyProcess+0x90>)
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	2101      	movs	r1, #1
 800027a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            button_flag[button_index] = 0; // cancel single press
 800027e:	4a0f      	ldr	r2, [pc, #60]	; (80002bc <subKeyProcess+0x84>)
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	2100      	movs	r1, #0
 8000284:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            press_count[button_index] = 0;
 8000288:	4a0e      	ldr	r2, [pc, #56]	; (80002c4 <subKeyProcess+0x8c>)
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	2100      	movs	r1, #0
 800028e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            double_press_timeout[button_index] = 0;
 8000292:	4a0b      	ldr	r2, [pc, #44]	; (80002c0 <subKeyProcess+0x88>)
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	2100      	movs	r1, #0
 8000298:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        }
    } else {
        press_count[button_index] = 1;
        double_press_timeout[button_index] = DOUBLE_PRESS_TIMEOUT_COUNT;
    }
}
 800029c:	e009      	b.n	80002b2 <subKeyProcess+0x7a>
        press_count[button_index] = 1;
 800029e:	4a09      	ldr	r2, [pc, #36]	; (80002c4 <subKeyProcess+0x8c>)
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	2101      	movs	r1, #1
 80002a4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        double_press_timeout[button_index] = DOUBLE_PRESS_TIMEOUT_COUNT;
 80002a8:	4a05      	ldr	r2, [pc, #20]	; (80002c0 <subKeyProcess+0x88>)
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	211e      	movs	r1, #30
 80002ae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80002b2:	bf00      	nop
 80002b4:	370c      	adds	r7, #12
 80002b6:	46bd      	mov	sp, r7
 80002b8:	bc80      	pop	{r7}
 80002ba:	4770      	bx	lr
 80002bc:	200000b0 	.word	0x200000b0
 80002c0:	200000e0 	.word	0x200000e0
 80002c4:	200000d0 	.word	0x200000d0
 80002c8:	200000c0 	.word	0x200000c0

080002cc <getKeyInput>:

/* The main debounce & detection function - call periodically (10ms) */
void getKeyInput(void){
 80002cc:	b580      	push	{r7, lr}
 80002ce:	b082      	sub	sp, #8
 80002d0:	af00      	add	r7, sp, #0
    for(int i = 0; i < BUTTON_COUNT; i++){
 80002d2:	2300      	movs	r3, #0
 80002d4:	607b      	str	r3, [r7, #4]
 80002d6:	e0dc      	b.n	8000492 <getKeyInput+0x1c6>

        /* update double press timeout */
        if (double_press_timeout[i] > 0) double_press_timeout[i]--;
 80002d8:	4a72      	ldr	r2, [pc, #456]	; (80004a4 <getKeyInput+0x1d8>)
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	dd08      	ble.n	80002f6 <getKeyInput+0x2a>
 80002e4:	4a6f      	ldr	r2, [pc, #444]	; (80004a4 <getKeyInput+0x1d8>)
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002ec:	1e5a      	subs	r2, r3, #1
 80002ee:	496d      	ldr	r1, [pc, #436]	; (80004a4 <getKeyInput+0x1d8>)
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* shift registers and read GPIO */
        KeyReg2[i] = KeyReg1[i];
 80002f6:	4a6c      	ldr	r2, [pc, #432]	; (80004a8 <getKeyInput+0x1dc>)
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002fe:	496b      	ldr	r1, [pc, #428]	; (80004ac <getKeyInput+0x1e0>)
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        KeyReg1[i] = KeyReg0[i];
 8000306:	4a6a      	ldr	r2, [pc, #424]	; (80004b0 <getKeyInput+0x1e4>)
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800030e:	4966      	ldr	r1, [pc, #408]	; (80004a8 <getKeyInput+0x1dc>)
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        KeyReg0[i] = HAL_GPIO_ReadPin(BUTTON_PORTS[i], BUTTON_PINS[i]);
 8000316:	4a67      	ldr	r2, [pc, #412]	; (80004b4 <getKeyInput+0x1e8>)
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800031e:	4966      	ldr	r1, [pc, #408]	; (80004b8 <getKeyInput+0x1ec>)
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000326:	4619      	mov	r1, r3
 8000328:	4610      	mov	r0, r2
 800032a:	f002 f8ff 	bl	800252c <HAL_GPIO_ReadPin>
 800032e:	4603      	mov	r3, r0
 8000330:	4619      	mov	r1, r3
 8000332:	4a5f      	ldr	r2, [pc, #380]	; (80004b0 <getKeyInput+0x1e4>)
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

        /* stable -> compare */
        if ((KeyReg1[i] == KeyReg0[i]) && (KeyReg1[i] == KeyReg2[i])){
 800033a:	4a5b      	ldr	r2, [pc, #364]	; (80004a8 <getKeyInput+0x1dc>)
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000342:	495b      	ldr	r1, [pc, #364]	; (80004b0 <getKeyInput+0x1e4>)
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800034a:	429a      	cmp	r2, r3
 800034c:	f040 809e 	bne.w	800048c <getKeyInput+0x1c0>
 8000350:	4a55      	ldr	r2, [pc, #340]	; (80004a8 <getKeyInput+0x1dc>)
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000358:	4954      	ldr	r1, [pc, #336]	; (80004ac <getKeyInput+0x1e0>)
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000360:	429a      	cmp	r2, r3
 8000362:	f040 8093 	bne.w	800048c <getKeyInput+0x1c0>

            if (KeyReg2[i] != KeyReg3[i]) {
 8000366:	4a51      	ldr	r2, [pc, #324]	; (80004ac <getKeyInput+0x1e0>)
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800036e:	4953      	ldr	r1, [pc, #332]	; (80004bc <getKeyInput+0x1f0>)
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000376:	429a      	cmp	r2, r3
 8000378:	d035      	beq.n	80003e6 <getKeyInput+0x11a>
                /* state changed */
                KeyReg3[i] = KeyReg2[i];
 800037a:	4a4c      	ldr	r2, [pc, #304]	; (80004ac <getKeyInput+0x1e0>)
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000382:	494e      	ldr	r1, [pc, #312]	; (80004bc <getKeyInput+0x1f0>)
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                if (KeyReg3[i] == PRESSED_STATE){
 800038a:	4a4c      	ldr	r2, [pc, #304]	; (80004bc <getKeyInput+0x1f0>)
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000392:	2b00      	cmp	r3, #0
 8000394:	d112      	bne.n	80003bc <getKeyInput+0xf0>
                    /* pressed down */
                    TimeOutForKeyPress[i] = LONG_PRESS_TIME_COUNT;
 8000396:	4a4a      	ldr	r2, [pc, #296]	; (80004c0 <getKeyInput+0x1f4>)
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	2164      	movs	r1, #100	; 0x64
 800039c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    subKeyProcess(i);
 80003a0:	6878      	ldr	r0, [r7, #4]
 80003a2:	f7ff ff49 	bl	8000238 <subKeyProcess>
                    button_is_holding[i] = 0;
 80003a6:	4a47      	ldr	r2, [pc, #284]	; (80004c4 <getKeyInput+0x1f8>)
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	2100      	movs	r1, #0
 80003ac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    auto_increase_counter[i] = 0;
 80003b0:	4a45      	ldr	r2, [pc, #276]	; (80004c8 <getKeyInput+0x1fc>)
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	2100      	movs	r1, #0
 80003b6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80003ba:	e067      	b.n	800048c <getKeyInput+0x1c0>
                } else {
                    /* released */
                    button_long_pressed[i] = 0;
 80003bc:	4a43      	ldr	r2, [pc, #268]	; (80004cc <getKeyInput+0x200>)
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	2100      	movs	r1, #0
 80003c2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    button_is_holding[i] = 0;
 80003c6:	4a3f      	ldr	r2, [pc, #252]	; (80004c4 <getKeyInput+0x1f8>)
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	2100      	movs	r1, #0
 80003cc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    auto_increase_counter[i] = 0;
 80003d0:	4a3d      	ldr	r2, [pc, #244]	; (80004c8 <getKeyInput+0x1fc>)
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	2100      	movs	r1, #0
 80003d6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    button_auto_increase[i] = 0;
 80003da:	4a3d      	ldr	r2, [pc, #244]	; (80004d0 <getKeyInput+0x204>)
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	2100      	movs	r1, #0
 80003e0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80003e4:	e052      	b.n	800048c <getKeyInput+0x1c0>
                }
            } else {
                /* stable and unchanged */
                if (KeyReg3[i] == PRESSED_STATE) {
 80003e6:	4a35      	ldr	r2, [pc, #212]	; (80004bc <getKeyInput+0x1f0>)
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d14c      	bne.n	800048c <getKeyInput+0x1c0>
                    if (button_is_holding[i] == 0) {
 80003f2:	4a34      	ldr	r2, [pc, #208]	; (80004c4 <getKeyInput+0x1f8>)
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d12d      	bne.n	800045a <getKeyInput+0x18e>
                        TimeOutForKeyPress[i]--;
 80003fe:	4a30      	ldr	r2, [pc, #192]	; (80004c0 <getKeyInput+0x1f4>)
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000406:	1e5a      	subs	r2, r3, #1
 8000408:	492d      	ldr	r1, [pc, #180]	; (80004c0 <getKeyInput+0x1f4>)
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                        if (TimeOutForKeyPress[i] <= 0) {
 8000410:	4a2b      	ldr	r2, [pc, #172]	; (80004c0 <getKeyInput+0x1f4>)
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000418:	2b00      	cmp	r3, #0
 800041a:	dc37      	bgt.n	800048c <getKeyInput+0x1c0>
                            button_long_pressed[i] = 1;
 800041c:	4a2b      	ldr	r2, [pc, #172]	; (80004cc <getKeyInput+0x200>)
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	2101      	movs	r1, #1
 8000422:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                            button_is_holding[i] = 1;
 8000426:	4a27      	ldr	r2, [pc, #156]	; (80004c4 <getKeyInput+0x1f8>)
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	2101      	movs	r1, #1
 800042c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                            double_press_timeout[i] = 0;
 8000430:	4a1c      	ldr	r2, [pc, #112]	; (80004a4 <getKeyInput+0x1d8>)
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	2100      	movs	r1, #0
 8000436:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                            press_count[i] = 0;
 800043a:	4a26      	ldr	r2, [pc, #152]	; (80004d4 <getKeyInput+0x208>)
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	2100      	movs	r1, #0
 8000440:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                            button_flag[i] = 0;
 8000444:	4a24      	ldr	r2, [pc, #144]	; (80004d8 <getKeyInput+0x20c>)
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	2100      	movs	r1, #0
 800044a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                            auto_increase_counter[i] = AUTO_INCREASE_TIME_COUNT;
 800044e:	4a1e      	ldr	r2, [pc, #120]	; (80004c8 <getKeyInput+0x1fc>)
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	2132      	movs	r1, #50	; 0x32
 8000454:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000458:	e018      	b.n	800048c <getKeyInput+0x1c0>
                        }
                    } else {
                        /* holding -> auto increase handling */
                        auto_increase_counter[i]--;
 800045a:	4a1b      	ldr	r2, [pc, #108]	; (80004c8 <getKeyInput+0x1fc>)
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000462:	1e5a      	subs	r2, r3, #1
 8000464:	4918      	ldr	r1, [pc, #96]	; (80004c8 <getKeyInput+0x1fc>)
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                        if (auto_increase_counter[i] <= 0) {
 800046c:	4a16      	ldr	r2, [pc, #88]	; (80004c8 <getKeyInput+0x1fc>)
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000474:	2b00      	cmp	r3, #0
 8000476:	dc09      	bgt.n	800048c <getKeyInput+0x1c0>
                            auto_increase_counter[i] = AUTO_INCREASE_TIME_COUNT;
 8000478:	4a13      	ldr	r2, [pc, #76]	; (80004c8 <getKeyInput+0x1fc>)
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	2132      	movs	r1, #50	; 0x32
 800047e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                            button_auto_increase[i] = 1;
 8000482:	4a13      	ldr	r2, [pc, #76]	; (80004d0 <getKeyInput+0x204>)
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	2101      	movs	r1, #1
 8000488:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for(int i = 0; i < BUTTON_COUNT; i++){
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	3301      	adds	r3, #1
 8000490:	607b      	str	r3, [r7, #4]
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	2b03      	cmp	r3, #3
 8000496:	f77f af1f 	ble.w	80002d8 <getKeyInput+0xc>
                    }
                }
            }
        }
    }
}
 800049a:	bf00      	nop
 800049c:	bf00      	nop
 800049e:	3708      	adds	r7, #8
 80004a0:	46bd      	mov	sp, r7
 80004a2:	bd80      	pop	{r7, pc}
 80004a4:	200000e0 	.word	0x200000e0
 80004a8:	20000010 	.word	0x20000010
 80004ac:	20000020 	.word	0x20000020
 80004b0:	20000000 	.word	0x20000000
 80004b4:	20000050 	.word	0x20000050
 80004b8:	20000060 	.word	0x20000060
 80004bc:	20000030 	.word	0x20000030
 80004c0:	20000040 	.word	0x20000040
 80004c4:	20000110 	.word	0x20000110
 80004c8:	20000100 	.word	0x20000100
 80004cc:	200000a0 	.word	0x200000a0
 80004d0:	200000f0 	.word	0x200000f0
 80004d4:	200000d0 	.word	0x200000d0
 80004d8:	200000b0 	.word	0x200000b0

080004dc <is_button_pressed>:

/* ----- Getter APIs (edge semantics: clear flag on read) ----- */
int is_button_pressed(int i){
 80004dc:	b480      	push	{r7}
 80004de:	b083      	sub	sp, #12
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
    if(i < 0 || i >= BUTTON_COUNT) return 0;
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	db02      	blt.n	80004f0 <is_button_pressed+0x14>
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	2b03      	cmp	r3, #3
 80004ee:	dd01      	ble.n	80004f4 <is_button_pressed+0x18>
 80004f0:	2300      	movs	r3, #0
 80004f2:	e00d      	b.n	8000510 <is_button_pressed+0x34>
    if(button_flag[i]){
 80004f4:	4a09      	ldr	r2, [pc, #36]	; (800051c <is_button_pressed+0x40>)
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d006      	beq.n	800050e <is_button_pressed+0x32>
        button_flag[i] = 0;
 8000500:	4a06      	ldr	r2, [pc, #24]	; (800051c <is_button_pressed+0x40>)
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	2100      	movs	r1, #0
 8000506:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        return 1;
 800050a:	2301      	movs	r3, #1
 800050c:	e000      	b.n	8000510 <is_button_pressed+0x34>
    }
    return 0;
 800050e:	2300      	movs	r3, #0
}
 8000510:	4618      	mov	r0, r3
 8000512:	370c      	adds	r7, #12
 8000514:	46bd      	mov	sp, r7
 8000516:	bc80      	pop	{r7}
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop
 800051c:	200000b0 	.word	0x200000b0

08000520 <is_button_auto_increase>:
        return 1;
    }
    return 0;
}

int is_button_auto_increase(int i){
 8000520:	b480      	push	{r7}
 8000522:	b083      	sub	sp, #12
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
    if(i < 0 || i >= BUTTON_COUNT) return 0;
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	2b00      	cmp	r3, #0
 800052c:	db02      	blt.n	8000534 <is_button_auto_increase+0x14>
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	2b03      	cmp	r3, #3
 8000532:	dd01      	ble.n	8000538 <is_button_auto_increase+0x18>
 8000534:	2300      	movs	r3, #0
 8000536:	e00d      	b.n	8000554 <is_button_auto_increase+0x34>
    if(button_auto_increase[i]){
 8000538:	4a09      	ldr	r2, [pc, #36]	; (8000560 <is_button_auto_increase+0x40>)
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000540:	2b00      	cmp	r3, #0
 8000542:	d006      	beq.n	8000552 <is_button_auto_increase+0x32>
        button_auto_increase[i] = 0;
 8000544:	4a06      	ldr	r2, [pc, #24]	; (8000560 <is_button_auto_increase+0x40>)
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	2100      	movs	r1, #0
 800054a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        return 1;
 800054e:	2301      	movs	r3, #1
 8000550:	e000      	b.n	8000554 <is_button_auto_increase+0x34>
    }
    return 0;
 8000552:	2300      	movs	r3, #0
}
 8000554:	4618      	mov	r0, r3
 8000556:	370c      	adds	r7, #12
 8000558:	46bd      	mov	sp, r7
 800055a:	bc80      	pop	{r7}
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop
 8000560:	200000f0 	.word	0x200000f0

08000564 <init_automatic_mode>:
#include "fsm_automatic.h"
void init_automatic_mode() {
 8000564:	b480      	push	{r7}
 8000566:	af00      	add	r7, sp, #0
//
//    Red_Counter_temp2    = Red_Counter;
//    Green_Counter_temp2  = Green_Counter;
//    Yellow_Counter_temp2 = Yellow_Counter;

	if (Red_Counter != Green_Counter + Yellow_Counter) {
 8000568:	4b22      	ldr	r3, [pc, #136]	; (80005f4 <init_automatic_mode+0x90>)
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	461a      	mov	r2, r3
 800056e:	4b22      	ldr	r3, [pc, #136]	; (80005f8 <init_automatic_mode+0x94>)
 8000570:	781b      	ldrb	r3, [r3, #0]
 8000572:	4619      	mov	r1, r3
 8000574:	4b21      	ldr	r3, [pc, #132]	; (80005fc <init_automatic_mode+0x98>)
 8000576:	781b      	ldrb	r3, [r3, #0]
 8000578:	440b      	add	r3, r1
 800057a:	429a      	cmp	r2, r3
 800057c:	d017      	beq.n	80005ae <init_automatic_mode+0x4a>
	         // Tự động tính lại Green nếu sai lệch
	         if(Red_Counter > Yellow_Counter)
 800057e:	4b1d      	ldr	r3, [pc, #116]	; (80005f4 <init_automatic_mode+0x90>)
 8000580:	781a      	ldrb	r2, [r3, #0]
 8000582:	4b1e      	ldr	r3, [pc, #120]	; (80005fc <init_automatic_mode+0x98>)
 8000584:	781b      	ldrb	r3, [r3, #0]
 8000586:	429a      	cmp	r2, r3
 8000588:	d908      	bls.n	800059c <init_automatic_mode+0x38>
	             Green_Counter = Red_Counter - Yellow_Counter;
 800058a:	4b1a      	ldr	r3, [pc, #104]	; (80005f4 <init_automatic_mode+0x90>)
 800058c:	781a      	ldrb	r2, [r3, #0]
 800058e:	4b1b      	ldr	r3, [pc, #108]	; (80005fc <init_automatic_mode+0x98>)
 8000590:	781b      	ldrb	r3, [r3, #0]
 8000592:	1ad3      	subs	r3, r2, r3
 8000594:	b2da      	uxtb	r2, r3
 8000596:	4b18      	ldr	r3, [pc, #96]	; (80005f8 <init_automatic_mode+0x94>)
 8000598:	701a      	strb	r2, [r3, #0]
 800059a:	e008      	b.n	80005ae <init_automatic_mode+0x4a>
	         else {
	             // Fallback nếu dữ liệu sai hoàn toàn
	             Red_Counter = 5; Yellow_Counter = 2; Green_Counter = 3;
 800059c:	4b15      	ldr	r3, [pc, #84]	; (80005f4 <init_automatic_mode+0x90>)
 800059e:	2205      	movs	r2, #5
 80005a0:	701a      	strb	r2, [r3, #0]
 80005a2:	4b16      	ldr	r3, [pc, #88]	; (80005fc <init_automatic_mode+0x98>)
 80005a4:	2202      	movs	r2, #2
 80005a6:	701a      	strb	r2, [r3, #0]
 80005a8:	4b13      	ldr	r3, [pc, #76]	; (80005f8 <init_automatic_mode+0x94>)
 80005aa:	2203      	movs	r2, #3
 80005ac:	701a      	strb	r2, [r3, #0]
	         }
	    }

	    // 2. Thiết lập trạng thái ban đầu: ĐỎ - XANH (Thay vì Đỏ - Vàng)
	    light_state1 = RED_STATE;
 80005ae:	4b14      	ldr	r3, [pc, #80]	; (8000600 <init_automatic_mode+0x9c>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	701a      	strb	r2, [r3, #0]
	    light_state2 = GREEN_STATE; // <--- SỬA Ở ĐÂY (Code cũ có thể bạn đang để nhầm hoặc logic sai)
 80005b4:	4b13      	ldr	r3, [pc, #76]	; (8000604 <init_automatic_mode+0xa0>)
 80005b6:	2201      	movs	r2, #1
 80005b8:	701a      	strb	r2, [r3, #0]

	    // 3. Nạp thời gian cho các biến đếm chạy (temp)
	    // Đèn 1 bắt đầu là ĐỎ
	    Red_Counter_temp1    = Red_Counter;
 80005ba:	4b0e      	ldr	r3, [pc, #56]	; (80005f4 <init_automatic_mode+0x90>)
 80005bc:	781a      	ldrb	r2, [r3, #0]
 80005be:	4b12      	ldr	r3, [pc, #72]	; (8000608 <init_automatic_mode+0xa4>)
 80005c0:	701a      	strb	r2, [r3, #0]
	    Green_Counter_temp1  = Green_Counter;
 80005c2:	4b0d      	ldr	r3, [pc, #52]	; (80005f8 <init_automatic_mode+0x94>)
 80005c4:	781a      	ldrb	r2, [r3, #0]
 80005c6:	4b11      	ldr	r3, [pc, #68]	; (800060c <init_automatic_mode+0xa8>)
 80005c8:	701a      	strb	r2, [r3, #0]
	    Yellow_Counter_temp1 = Yellow_Counter;
 80005ca:	4b0c      	ldr	r3, [pc, #48]	; (80005fc <init_automatic_mode+0x98>)
 80005cc:	781a      	ldrb	r2, [r3, #0]
 80005ce:	4b10      	ldr	r3, [pc, #64]	; (8000610 <init_automatic_mode+0xac>)
 80005d0:	701a      	strb	r2, [r3, #0]

	    // Đèn 2 bắt đầu là XANH -> Phải nạp thời gian XANH vào biến đếm hiện tại
	    Red_Counter_temp2    = Red_Counter;
 80005d2:	4b08      	ldr	r3, [pc, #32]	; (80005f4 <init_automatic_mode+0x90>)
 80005d4:	781a      	ldrb	r2, [r3, #0]
 80005d6:	4b0f      	ldr	r3, [pc, #60]	; (8000614 <init_automatic_mode+0xb0>)
 80005d8:	701a      	strb	r2, [r3, #0]
	    Green_Counter_temp2  = Green_Counter;
 80005da:	4b07      	ldr	r3, [pc, #28]	; (80005f8 <init_automatic_mode+0x94>)
 80005dc:	781a      	ldrb	r2, [r3, #0]
 80005de:	4b0e      	ldr	r3, [pc, #56]	; (8000618 <init_automatic_mode+0xb4>)
 80005e0:	701a      	strb	r2, [r3, #0]
	    Yellow_Counter_temp2 = Yellow_Counter;
 80005e2:	4b06      	ldr	r3, [pc, #24]	; (80005fc <init_automatic_mode+0x98>)
 80005e4:	781a      	ldrb	r2, [r3, #0]
 80005e6:	4b0d      	ldr	r3, [pc, #52]	; (800061c <init_automatic_mode+0xb8>)
 80005e8:	701a      	strb	r2, [r3, #0]
}
 80005ea:	bf00      	nop
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bc80      	pop	{r7}
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop
 80005f4:	2000006c 	.word	0x2000006c
 80005f8:	2000006e 	.word	0x2000006e
 80005fc:	2000006d 	.word	0x2000006d
 8000600:	20000124 	.word	0x20000124
 8000604:	20000068 	.word	0x20000068
 8000608:	2000006f 	.word	0x2000006f
 800060c:	20000071 	.word	0x20000071
 8000610:	20000070 	.word	0x20000070
 8000614:	20000072 	.word	0x20000072
 8000618:	20000074 	.word	0x20000074
 800061c:	20000073 	.word	0x20000073

08000620 <fsm_automatic_run>:


void fsm_automatic_run()
{
 8000620:	b580      	push	{r7, lr}
 8000622:	af00      	add	r7, sp, #0
    if (system_state != NORMAL_STATE) return;
 8000624:	4b8f      	ldr	r3, [pc, #572]	; (8000864 <fsm_automatic_run+0x244>)
 8000626:	781b      	ldrb	r3, [r3, #0]
 8000628:	2b00      	cmp	r3, #0
 800062a:	f040 8119 	bne.w	8000860 <fsm_automatic_run+0x240>

    // ====================================================
    // NÚT BẤM CHUYỂN SANG TUNNING (Giữ nguyên)
    // ====================================================
    if (is_button_pressed(0)) {
 800062e:	2000      	movs	r0, #0
 8000630:	f7ff ff54 	bl	80004dc <is_button_pressed>
 8000634:	4603      	mov	r3, r0
 8000636:	2b00      	cmp	r3, #0
 8000638:	d017      	beq.n	800066a <fsm_automatic_run+0x4a>
        system_state = TUNNING_STATE;
 800063a:	4b8a      	ldr	r3, [pc, #552]	; (8000864 <fsm_automatic_run+0x244>)
 800063c:	2202      	movs	r2, #2
 800063e:	701a      	strb	r2, [r3, #0]
        setting_state = TUNNING_RED_STATE;
 8000640:	4b89      	ldr	r3, [pc, #548]	; (8000868 <fsm_automatic_run+0x248>)
 8000642:	2200      	movs	r2, #0
 8000644:	701a      	strb	r2, [r3, #0]
        Pre_Red_Counter = 2;
 8000646:	4b89      	ldr	r3, [pc, #548]	; (800086c <fsm_automatic_run+0x24c>)
 8000648:	2202      	movs	r2, #2
 800064a:	701a      	strb	r2, [r3, #0]
        is_button_pressed(1); // Xóa cờ nút Tăng
 800064c:	2001      	movs	r0, #1
 800064e:	f7ff ff45 	bl	80004dc <is_button_pressed>
        is_button_pressed(2); // Xóa cờ nút Set (nếu có)
 8000652:	2002      	movs	r0, #2
 8000654:	f7ff ff42 	bl	80004dc <is_button_pressed>
        setTimer0(250);
 8000658:	20fa      	movs	r0, #250	; 0xfa
 800065a:	f001 fa85 	bl	8001b68 <setTimer0>
        blink = 0;
 800065e:	4b84      	ldr	r3, [pc, #528]	; (8000870 <fsm_automatic_run+0x250>)
 8000660:	2200      	movs	r2, #0
 8000662:	701a      	strb	r2, [r3, #0]
        lcd_clear_display();
 8000664:	f000 fc55 	bl	8000f12 <lcd_clear_display>
        return;
 8000668:	e0fb      	b.n	8000862 <fsm_automatic_run+0x242>
    }

    // ====================================================
    //              XỬ LÝ LOGIC AUTO
    // ====================================================
    if (system_state == NORMAL_STATE) {
 800066a:	4b7e      	ldr	r3, [pc, #504]	; (8000864 <fsm_automatic_run+0x244>)
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	2b00      	cmp	r3, #0
 8000670:	f040 80f7 	bne.w	8000862 <fsm_automatic_run+0x242>

        // --- PHẦN 1: XỬ LÝ ĐÈN TRAFFIC LIGHT (TIMER 2) ---
        // Thay vì dùng "return", ta dùng "if" để không chặn LCD
        if (timer2_flag) {
 8000674:	4b7f      	ldr	r3, [pc, #508]	; (8000874 <fsm_automatic_run+0x254>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	2b00      	cmp	r3, #0
 800067a:	f000 80e3 	beq.w	8000844 <fsm_automatic_run+0x224>
            timer2_flag = 0;
 800067e:	4b7d      	ldr	r3, [pc, #500]	; (8000874 <fsm_automatic_run+0x254>)
 8000680:	2200      	movs	r2, #0
 8000682:	601a      	str	r2, [r3, #0]

            // XỬ LÝ ĐÈN 1
            switch (light_state1)
 8000684:	4b7c      	ldr	r3, [pc, #496]	; (8000878 <fsm_automatic_run+0x258>)
 8000686:	781b      	ldrb	r3, [r3, #0]
 8000688:	2b02      	cmp	r3, #2
 800068a:	d048      	beq.n	800071e <fsm_automatic_run+0xfe>
 800068c:	2b02      	cmp	r3, #2
 800068e:	dc67      	bgt.n	8000760 <fsm_automatic_run+0x140>
 8000690:	2b00      	cmp	r3, #0
 8000692:	d002      	beq.n	800069a <fsm_automatic_run+0x7a>
 8000694:	2b01      	cmp	r3, #1
 8000696:	d021      	beq.n	80006dc <fsm_automatic_run+0xbc>
 8000698:	e062      	b.n	8000760 <fsm_automatic_run+0x140>
            {
                case RED_STATE:
                    Red_Counter_temp1--; // <--- QUAN TRỌNG: Trừ trước
 800069a:	4b78      	ldr	r3, [pc, #480]	; (800087c <fsm_automatic_run+0x25c>)
 800069c:	781b      	ldrb	r3, [r3, #0]
 800069e:	3b01      	subs	r3, #1
 80006a0:	b2da      	uxtb	r2, r3
 80006a2:	4b76      	ldr	r3, [pc, #472]	; (800087c <fsm_automatic_run+0x25c>)
 80006a4:	701a      	strb	r2, [r3, #0]
                    if (Red_Counter_temp1 <= 0) { // Kiểm tra ngay sau khi trừ
 80006a6:	4b75      	ldr	r3, [pc, #468]	; (800087c <fsm_automatic_run+0x25c>)
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d110      	bne.n	80006d0 <fsm_automatic_run+0xb0>
                        Red_Counter_temp1 = Red_Counter;
 80006ae:	4b74      	ldr	r3, [pc, #464]	; (8000880 <fsm_automatic_run+0x260>)
 80006b0:	781a      	ldrb	r2, [r3, #0]
 80006b2:	4b72      	ldr	r3, [pc, #456]	; (800087c <fsm_automatic_run+0x25c>)
 80006b4:	701a      	strb	r2, [r3, #0]
                        Green_Counter_temp1 = Green_Counter;
 80006b6:	4b73      	ldr	r3, [pc, #460]	; (8000884 <fsm_automatic_run+0x264>)
 80006b8:	781a      	ldrb	r2, [r3, #0]
 80006ba:	4b73      	ldr	r3, [pc, #460]	; (8000888 <fsm_automatic_run+0x268>)
 80006bc:	701a      	strb	r2, [r3, #0]
                        light_state1 = GREEN_STATE;
 80006be:	4b6e      	ldr	r3, [pc, #440]	; (8000878 <fsm_automatic_run+0x258>)
 80006c0:	2201      	movs	r2, #1
 80006c2:	701a      	strb	r2, [r3, #0]
                        // Cập nhật đèn màu MỚI ngay lập tức
                        RGB_TrafficLight_TurnOn(RGB_tl1, GREEN_STATE);
 80006c4:	4a71      	ldr	r2, [pc, #452]	; (800088c <fsm_automatic_run+0x26c>)
 80006c6:	2301      	movs	r3, #1
 80006c8:	ca07      	ldmia	r2, {r0, r1, r2}
 80006ca:	f000 fddf 	bl	800128c <RGB_TrafficLight_TurnOn>
                    } else {
                        // Giữ đèn màu CŨ
                        RGB_TrafficLight_TurnOn(RGB_tl1, RED_STATE);
                    }
                    break;
 80006ce:	e047      	b.n	8000760 <fsm_automatic_run+0x140>
                        RGB_TrafficLight_TurnOn(RGB_tl1, RED_STATE);
 80006d0:	4a6e      	ldr	r2, [pc, #440]	; (800088c <fsm_automatic_run+0x26c>)
 80006d2:	2300      	movs	r3, #0
 80006d4:	ca07      	ldmia	r2, {r0, r1, r2}
 80006d6:	f000 fdd9 	bl	800128c <RGB_TrafficLight_TurnOn>
                    break;
 80006da:	e041      	b.n	8000760 <fsm_automatic_run+0x140>

                case GREEN_STATE:
                    Green_Counter_temp1--; // Trừ trước
 80006dc:	4b6a      	ldr	r3, [pc, #424]	; (8000888 <fsm_automatic_run+0x268>)
 80006de:	781b      	ldrb	r3, [r3, #0]
 80006e0:	3b01      	subs	r3, #1
 80006e2:	b2da      	uxtb	r2, r3
 80006e4:	4b68      	ldr	r3, [pc, #416]	; (8000888 <fsm_automatic_run+0x268>)
 80006e6:	701a      	strb	r2, [r3, #0]
                    if (Green_Counter_temp1 <= 0) {
 80006e8:	4b67      	ldr	r3, [pc, #412]	; (8000888 <fsm_automatic_run+0x268>)
 80006ea:	781b      	ldrb	r3, [r3, #0]
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d110      	bne.n	8000712 <fsm_automatic_run+0xf2>
                        Green_Counter_temp1 = Green_Counter;
 80006f0:	4b64      	ldr	r3, [pc, #400]	; (8000884 <fsm_automatic_run+0x264>)
 80006f2:	781a      	ldrb	r2, [r3, #0]
 80006f4:	4b64      	ldr	r3, [pc, #400]	; (8000888 <fsm_automatic_run+0x268>)
 80006f6:	701a      	strb	r2, [r3, #0]
                        Yellow_Counter_temp1 = Yellow_Counter;
 80006f8:	4b65      	ldr	r3, [pc, #404]	; (8000890 <fsm_automatic_run+0x270>)
 80006fa:	781a      	ldrb	r2, [r3, #0]
 80006fc:	4b65      	ldr	r3, [pc, #404]	; (8000894 <fsm_automatic_run+0x274>)
 80006fe:	701a      	strb	r2, [r3, #0]
                        light_state1 = YELLOW_STATE;
 8000700:	4b5d      	ldr	r3, [pc, #372]	; (8000878 <fsm_automatic_run+0x258>)
 8000702:	2202      	movs	r2, #2
 8000704:	701a      	strb	r2, [r3, #0]
                        RGB_TrafficLight_TurnOn(RGB_tl1, YELLOW_STATE);
 8000706:	4a61      	ldr	r2, [pc, #388]	; (800088c <fsm_automatic_run+0x26c>)
 8000708:	2302      	movs	r3, #2
 800070a:	ca07      	ldmia	r2, {r0, r1, r2}
 800070c:	f000 fdbe 	bl	800128c <RGB_TrafficLight_TurnOn>
                    } else {
                        RGB_TrafficLight_TurnOn(RGB_tl1, GREEN_STATE);
                    }
                    break;
 8000710:	e026      	b.n	8000760 <fsm_automatic_run+0x140>
                        RGB_TrafficLight_TurnOn(RGB_tl1, GREEN_STATE);
 8000712:	4a5e      	ldr	r2, [pc, #376]	; (800088c <fsm_automatic_run+0x26c>)
 8000714:	2301      	movs	r3, #1
 8000716:	ca07      	ldmia	r2, {r0, r1, r2}
 8000718:	f000 fdb8 	bl	800128c <RGB_TrafficLight_TurnOn>
                    break;
 800071c:	e020      	b.n	8000760 <fsm_automatic_run+0x140>

                case YELLOW_STATE:
                    Yellow_Counter_temp1--; // Trừ trước
 800071e:	4b5d      	ldr	r3, [pc, #372]	; (8000894 <fsm_automatic_run+0x274>)
 8000720:	781b      	ldrb	r3, [r3, #0]
 8000722:	3b01      	subs	r3, #1
 8000724:	b2da      	uxtb	r2, r3
 8000726:	4b5b      	ldr	r3, [pc, #364]	; (8000894 <fsm_automatic_run+0x274>)
 8000728:	701a      	strb	r2, [r3, #0]
                    if (Yellow_Counter_temp1 <= 0) {
 800072a:	4b5a      	ldr	r3, [pc, #360]	; (8000894 <fsm_automatic_run+0x274>)
 800072c:	781b      	ldrb	r3, [r3, #0]
 800072e:	2b00      	cmp	r3, #0
 8000730:	d110      	bne.n	8000754 <fsm_automatic_run+0x134>
                        Yellow_Counter_temp1 = Yellow_Counter;
 8000732:	4b57      	ldr	r3, [pc, #348]	; (8000890 <fsm_automatic_run+0x270>)
 8000734:	781a      	ldrb	r2, [r3, #0]
 8000736:	4b57      	ldr	r3, [pc, #348]	; (8000894 <fsm_automatic_run+0x274>)
 8000738:	701a      	strb	r2, [r3, #0]
                        Red_Counter_temp1 = Red_Counter;
 800073a:	4b51      	ldr	r3, [pc, #324]	; (8000880 <fsm_automatic_run+0x260>)
 800073c:	781a      	ldrb	r2, [r3, #0]
 800073e:	4b4f      	ldr	r3, [pc, #316]	; (800087c <fsm_automatic_run+0x25c>)
 8000740:	701a      	strb	r2, [r3, #0]
                        light_state1 = RED_STATE;
 8000742:	4b4d      	ldr	r3, [pc, #308]	; (8000878 <fsm_automatic_run+0x258>)
 8000744:	2200      	movs	r2, #0
 8000746:	701a      	strb	r2, [r3, #0]
                        RGB_TrafficLight_TurnOn(RGB_tl1, RED_STATE);
 8000748:	4a50      	ldr	r2, [pc, #320]	; (800088c <fsm_automatic_run+0x26c>)
 800074a:	2300      	movs	r3, #0
 800074c:	ca07      	ldmia	r2, {r0, r1, r2}
 800074e:	f000 fd9d 	bl	800128c <RGB_TrafficLight_TurnOn>
                    } else {
                        RGB_TrafficLight_TurnOn(RGB_tl1, YELLOW_STATE);
                    }
                    break;
 8000752:	e004      	b.n	800075e <fsm_automatic_run+0x13e>
                        RGB_TrafficLight_TurnOn(RGB_tl1, YELLOW_STATE);
 8000754:	4a4d      	ldr	r2, [pc, #308]	; (800088c <fsm_automatic_run+0x26c>)
 8000756:	2302      	movs	r3, #2
 8000758:	ca07      	ldmia	r2, {r0, r1, r2}
 800075a:	f000 fd97 	bl	800128c <RGB_TrafficLight_TurnOn>
                    break;
 800075e:	bf00      	nop
            }

            // XỬ LÝ ĐÈN 2 (Logic tương tự)
            switch (light_state2)
 8000760:	4b4d      	ldr	r3, [pc, #308]	; (8000898 <fsm_automatic_run+0x278>)
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	2b02      	cmp	r3, #2
 8000766:	d048      	beq.n	80007fa <fsm_automatic_run+0x1da>
 8000768:	2b02      	cmp	r3, #2
 800076a:	dc67      	bgt.n	800083c <fsm_automatic_run+0x21c>
 800076c:	2b00      	cmp	r3, #0
 800076e:	d002      	beq.n	8000776 <fsm_automatic_run+0x156>
 8000770:	2b01      	cmp	r3, #1
 8000772:	d021      	beq.n	80007b8 <fsm_automatic_run+0x198>
 8000774:	e062      	b.n	800083c <fsm_automatic_run+0x21c>
            {
                case RED_STATE:
                    Red_Counter_temp2--;
 8000776:	4b49      	ldr	r3, [pc, #292]	; (800089c <fsm_automatic_run+0x27c>)
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	3b01      	subs	r3, #1
 800077c:	b2da      	uxtb	r2, r3
 800077e:	4b47      	ldr	r3, [pc, #284]	; (800089c <fsm_automatic_run+0x27c>)
 8000780:	701a      	strb	r2, [r3, #0]
                    if (Red_Counter_temp2 <= 0) {
 8000782:	4b46      	ldr	r3, [pc, #280]	; (800089c <fsm_automatic_run+0x27c>)
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	2b00      	cmp	r3, #0
 8000788:	d110      	bne.n	80007ac <fsm_automatic_run+0x18c>
                        Red_Counter_temp2 = Red_Counter;
 800078a:	4b3d      	ldr	r3, [pc, #244]	; (8000880 <fsm_automatic_run+0x260>)
 800078c:	781a      	ldrb	r2, [r3, #0]
 800078e:	4b43      	ldr	r3, [pc, #268]	; (800089c <fsm_automatic_run+0x27c>)
 8000790:	701a      	strb	r2, [r3, #0]
                        Green_Counter_temp2 = Green_Counter;
 8000792:	4b3c      	ldr	r3, [pc, #240]	; (8000884 <fsm_automatic_run+0x264>)
 8000794:	781a      	ldrb	r2, [r3, #0]
 8000796:	4b42      	ldr	r3, [pc, #264]	; (80008a0 <fsm_automatic_run+0x280>)
 8000798:	701a      	strb	r2, [r3, #0]
                        light_state2 = GREEN_STATE;
 800079a:	4b3f      	ldr	r3, [pc, #252]	; (8000898 <fsm_automatic_run+0x278>)
 800079c:	2201      	movs	r2, #1
 800079e:	701a      	strb	r2, [r3, #0]
                        RGB_TrafficLight_TurnOn(RGB_tl2, GREEN_STATE);
 80007a0:	4a40      	ldr	r2, [pc, #256]	; (80008a4 <fsm_automatic_run+0x284>)
 80007a2:	2301      	movs	r3, #1
 80007a4:	ca07      	ldmia	r2, {r0, r1, r2}
 80007a6:	f000 fd71 	bl	800128c <RGB_TrafficLight_TurnOn>
                    } else {
                        RGB_TrafficLight_TurnOn(RGB_tl2, RED_STATE);
                    }
                    break;
 80007aa:	e047      	b.n	800083c <fsm_automatic_run+0x21c>
                        RGB_TrafficLight_TurnOn(RGB_tl2, RED_STATE);
 80007ac:	4a3d      	ldr	r2, [pc, #244]	; (80008a4 <fsm_automatic_run+0x284>)
 80007ae:	2300      	movs	r3, #0
 80007b0:	ca07      	ldmia	r2, {r0, r1, r2}
 80007b2:	f000 fd6b 	bl	800128c <RGB_TrafficLight_TurnOn>
                    break;
 80007b6:	e041      	b.n	800083c <fsm_automatic_run+0x21c>

                case GREEN_STATE:
                    Green_Counter_temp2--;
 80007b8:	4b39      	ldr	r3, [pc, #228]	; (80008a0 <fsm_automatic_run+0x280>)
 80007ba:	781b      	ldrb	r3, [r3, #0]
 80007bc:	3b01      	subs	r3, #1
 80007be:	b2da      	uxtb	r2, r3
 80007c0:	4b37      	ldr	r3, [pc, #220]	; (80008a0 <fsm_automatic_run+0x280>)
 80007c2:	701a      	strb	r2, [r3, #0]
                    if (Green_Counter_temp2 <= 0) {
 80007c4:	4b36      	ldr	r3, [pc, #216]	; (80008a0 <fsm_automatic_run+0x280>)
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d110      	bne.n	80007ee <fsm_automatic_run+0x1ce>
                        Green_Counter_temp2 = Green_Counter;
 80007cc:	4b2d      	ldr	r3, [pc, #180]	; (8000884 <fsm_automatic_run+0x264>)
 80007ce:	781a      	ldrb	r2, [r3, #0]
 80007d0:	4b33      	ldr	r3, [pc, #204]	; (80008a0 <fsm_automatic_run+0x280>)
 80007d2:	701a      	strb	r2, [r3, #0]
                        Yellow_Counter_temp2 = Yellow_Counter;
 80007d4:	4b2e      	ldr	r3, [pc, #184]	; (8000890 <fsm_automatic_run+0x270>)
 80007d6:	781a      	ldrb	r2, [r3, #0]
 80007d8:	4b33      	ldr	r3, [pc, #204]	; (80008a8 <fsm_automatic_run+0x288>)
 80007da:	701a      	strb	r2, [r3, #0]
                        light_state2 = YELLOW_STATE;
 80007dc:	4b2e      	ldr	r3, [pc, #184]	; (8000898 <fsm_automatic_run+0x278>)
 80007de:	2202      	movs	r2, #2
 80007e0:	701a      	strb	r2, [r3, #0]
                        RGB_TrafficLight_TurnOn(RGB_tl2, YELLOW_STATE);
 80007e2:	4a30      	ldr	r2, [pc, #192]	; (80008a4 <fsm_automatic_run+0x284>)
 80007e4:	2302      	movs	r3, #2
 80007e6:	ca07      	ldmia	r2, {r0, r1, r2}
 80007e8:	f000 fd50 	bl	800128c <RGB_TrafficLight_TurnOn>
                    } else {
                        RGB_TrafficLight_TurnOn(RGB_tl2, GREEN_STATE);
                    }
                    break;
 80007ec:	e026      	b.n	800083c <fsm_automatic_run+0x21c>
                        RGB_TrafficLight_TurnOn(RGB_tl2, GREEN_STATE);
 80007ee:	4a2d      	ldr	r2, [pc, #180]	; (80008a4 <fsm_automatic_run+0x284>)
 80007f0:	2301      	movs	r3, #1
 80007f2:	ca07      	ldmia	r2, {r0, r1, r2}
 80007f4:	f000 fd4a 	bl	800128c <RGB_TrafficLight_TurnOn>
                    break;
 80007f8:	e020      	b.n	800083c <fsm_automatic_run+0x21c>

                case YELLOW_STATE:
                    Yellow_Counter_temp2--;
 80007fa:	4b2b      	ldr	r3, [pc, #172]	; (80008a8 <fsm_automatic_run+0x288>)
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	3b01      	subs	r3, #1
 8000800:	b2da      	uxtb	r2, r3
 8000802:	4b29      	ldr	r3, [pc, #164]	; (80008a8 <fsm_automatic_run+0x288>)
 8000804:	701a      	strb	r2, [r3, #0]
                    if (Yellow_Counter_temp2 <= 0) {
 8000806:	4b28      	ldr	r3, [pc, #160]	; (80008a8 <fsm_automatic_run+0x288>)
 8000808:	781b      	ldrb	r3, [r3, #0]
 800080a:	2b00      	cmp	r3, #0
 800080c:	d110      	bne.n	8000830 <fsm_automatic_run+0x210>
                        Yellow_Counter_temp2 = Yellow_Counter;
 800080e:	4b20      	ldr	r3, [pc, #128]	; (8000890 <fsm_automatic_run+0x270>)
 8000810:	781a      	ldrb	r2, [r3, #0]
 8000812:	4b25      	ldr	r3, [pc, #148]	; (80008a8 <fsm_automatic_run+0x288>)
 8000814:	701a      	strb	r2, [r3, #0]
                        Red_Counter_temp2 = Red_Counter;
 8000816:	4b1a      	ldr	r3, [pc, #104]	; (8000880 <fsm_automatic_run+0x260>)
 8000818:	781a      	ldrb	r2, [r3, #0]
 800081a:	4b20      	ldr	r3, [pc, #128]	; (800089c <fsm_automatic_run+0x27c>)
 800081c:	701a      	strb	r2, [r3, #0]
                        light_state2 = RED_STATE;
 800081e:	4b1e      	ldr	r3, [pc, #120]	; (8000898 <fsm_automatic_run+0x278>)
 8000820:	2200      	movs	r2, #0
 8000822:	701a      	strb	r2, [r3, #0]
                        RGB_TrafficLight_TurnOn(RGB_tl2, RED_STATE);
 8000824:	4a1f      	ldr	r2, [pc, #124]	; (80008a4 <fsm_automatic_run+0x284>)
 8000826:	2300      	movs	r3, #0
 8000828:	ca07      	ldmia	r2, {r0, r1, r2}
 800082a:	f000 fd2f 	bl	800128c <RGB_TrafficLight_TurnOn>
                    } else {
                        RGB_TrafficLight_TurnOn(RGB_tl2, YELLOW_STATE);
                    }
                    break;
 800082e:	e004      	b.n	800083a <fsm_automatic_run+0x21a>
                        RGB_TrafficLight_TurnOn(RGB_tl2, YELLOW_STATE);
 8000830:	4a1c      	ldr	r2, [pc, #112]	; (80008a4 <fsm_automatic_run+0x284>)
 8000832:	2302      	movs	r3, #2
 8000834:	ca07      	ldmia	r2, {r0, r1, r2}
 8000836:	f000 fd29 	bl	800128c <RGB_TrafficLight_TurnOn>
                    break;
 800083a:	bf00      	nop
            }

            // Reset Timer cho lần đếm tiếp theo (1 giây)
            // SỬA: Dùng 1000 cho 1s (Nếu timer tick 1ms) hoặc 100 (nếu tick 10ms)
            // Giá trị 10000 của bạn là quá lớn (10 giây hoặc 100 giây)
            setTimer2(10000);
 800083c:	f242 7010 	movw	r0, #10000	; 0x2710
 8000840:	f001 f9ca 	bl	8001bd8 <setTimer2>
        }

        // --- PHẦN 2: XỬ LÝ MÀN HÌNH LCD (TIMER 3) ---
        // Code này nằm ngoài khối if(timer2_flag) nên luôn được kiểm tra
        if (timer3_flag) {
 8000844:	4b19      	ldr	r3, [pc, #100]	; (80008ac <fsm_automatic_run+0x28c>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	2b00      	cmp	r3, #0
 800084a:	d00a      	beq.n	8000862 <fsm_automatic_run+0x242>
            timer3_flag = 0;
 800084c:	4b17      	ldr	r3, [pc, #92]	; (80008ac <fsm_automatic_run+0x28c>)
 800084e:	2200      	movs	r2, #0
 8000850:	601a      	str	r2, [r3, #0]
            updateLCDBuffer();
 8000852:	f000 fce7 	bl	8001224 <updateLCDBuffer>
            setTimer3(1000); // 0.5s cập nhật LCD 1 lần
 8000856:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800085a:	f001 f9d9 	bl	8001c10 <setTimer3>
 800085e:	e000      	b.n	8000862 <fsm_automatic_run+0x242>
    if (system_state != NORMAL_STATE) return;
 8000860:	bf00      	nop
        }
    }
}
 8000862:	bd80      	pop	{r7, pc}
 8000864:	20000121 	.word	0x20000121
 8000868:	20000122 	.word	0x20000122
 800086c:	20000069 	.word	0x20000069
 8000870:	20000075 	.word	0x20000075
 8000874:	20000144 	.word	0x20000144
 8000878:	20000124 	.word	0x20000124
 800087c:	2000006f 	.word	0x2000006f
 8000880:	2000006c 	.word	0x2000006c
 8000884:	2000006e 	.word	0x2000006e
 8000888:	20000071 	.word	0x20000071
 800088c:	20000158 	.word	0x20000158
 8000890:	2000006d 	.word	0x2000006d
 8000894:	20000070 	.word	0x20000070
 8000898:	20000068 	.word	0x20000068
 800089c:	20000072 	.word	0x20000072
 80008a0:	20000074 	.word	0x20000074
 80008a4:	2000014c 	.word	0x2000014c
 80008a8:	20000073 	.word	0x20000073
 80008ac:	20000148 	.word	0x20000148

080008b0 <fsm_manual_run>:
 * BTN4 → vào MANUAL
 * BTN2 → đổi DO↔XANH
 * BTN1 → thoát MANUAL
 */
void fsm_manual_run(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0
    /* ================= THOÁT MANUAL (BTN1) ================= */
    if (system_state == MANUAL_STATE && is_button_pressed(0))
 80008b4:	4b52      	ldr	r3, [pc, #328]	; (8000a00 <fsm_manual_run+0x150>)
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	2b01      	cmp	r3, #1
 80008ba:	d10f      	bne.n	80008dc <fsm_manual_run+0x2c>
 80008bc:	2000      	movs	r0, #0
 80008be:	f7ff fe0d 	bl	80004dc <is_button_pressed>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d009      	beq.n	80008dc <fsm_manual_run+0x2c>
    {
        system_state = NORMAL_STATE;
 80008c8:	4b4d      	ldr	r3, [pc, #308]	; (8000a00 <fsm_manual_run+0x150>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	701a      	strb	r2, [r3, #0]
        manual_state = MANUAL_WAIT_STATE;
 80008ce:	4b4d      	ldr	r3, [pc, #308]	; (8000a04 <fsm_manual_run+0x154>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	701a      	strb	r2, [r3, #0]
        wait_switch_flag = 0;
 80008d4:	4b4c      	ldr	r3, [pc, #304]	; (8000a08 <fsm_manual_run+0x158>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	701a      	strb	r2, [r3, #0]
        return;
 80008da:	e08f      	b.n	80009fc <fsm_manual_run+0x14c>
    }

    /* ================= VÀO MANUAL (BTN4) ================= */
    if (system_state == NORMAL_STATE && is_button_pressed(3))
 80008dc:	4b48      	ldr	r3, [pc, #288]	; (8000a00 <fsm_manual_run+0x150>)
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d116      	bne.n	8000912 <fsm_manual_run+0x62>
 80008e4:	2003      	movs	r0, #3
 80008e6:	f7ff fdf9 	bl	80004dc <is_button_pressed>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d010      	beq.n	8000912 <fsm_manual_run+0x62>
    {
        system_state = MANUAL_STATE;
 80008f0:	4b43      	ldr	r3, [pc, #268]	; (8000a00 <fsm_manual_run+0x150>)
 80008f2:	2201      	movs	r2, #1
 80008f4:	701a      	strb	r2, [r3, #0]
        manual_state = MANUAL_WAIT_STATE;
 80008f6:	4b43      	ldr	r3, [pc, #268]	; (8000a04 <fsm_manual_run+0x154>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	701a      	strb	r2, [r3, #0]

        Manual_Wait_Second = 0;
 80008fc:	4b43      	ldr	r3, [pc, #268]	; (8000a0c <fsm_manual_run+0x15c>)
 80008fe:	2200      	movs	r2, #0
 8000900:	701a      	strb	r2, [r3, #0]
        setTimer0(1000);   // đếm giây
 8000902:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000906:	f001 f92f 	bl	8001b68 <setTimer0>
        wait_switch_flag = 0;
 800090a:	4b3f      	ldr	r3, [pc, #252]	; (8000a08 <fsm_manual_run+0x158>)
 800090c:	2200      	movs	r2, #0
 800090e:	701a      	strb	r2, [r3, #0]

        return;
 8000910:	e074      	b.n	80009fc <fsm_manual_run+0x14c>
    }

    /* Không ở MANUAL thì bỏ qua */
    if (system_state != MANUAL_STATE) return;
 8000912:	4b3b      	ldr	r3, [pc, #236]	; (8000a00 <fsm_manual_run+0x150>)
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	2b01      	cmp	r3, #1
 8000918:	d16f      	bne.n	80009fa <fsm_manual_run+0x14a>

    /* ====================================================== */
    /*                     MANUAL MODE                        */
    /* ====================================================== */

    switch (manual_state)
 800091a:	4b3a      	ldr	r3, [pc, #232]	; (8000a04 <fsm_manual_run+0x154>)
 800091c:	781b      	ldrb	r3, [r3, #0]
 800091e:	2b00      	cmp	r3, #0
 8000920:	d002      	beq.n	8000928 <fsm_manual_run+0x78>
 8000922:	2b01      	cmp	r3, #1
 8000924:	d019      	beq.n	800095a <fsm_manual_run+0xaa>
 8000926:	e04c      	b.n	80009c2 <fsm_manual_run+0x112>
    {
        /* ---------- CHỜ 3 GIÂY AN TOÀN LÚC VÀO MANUAL ---------- */
        case MANUAL_WAIT_STATE:
            if (timer0_flag)
 8000928:	4b39      	ldr	r3, [pc, #228]	; (8000a10 <fsm_manual_run+0x160>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	2b00      	cmp	r3, #0
 800092e:	d045      	beq.n	80009bc <fsm_manual_run+0x10c>
            {
                timer0_flag = 0;
 8000930:	4b37      	ldr	r3, [pc, #220]	; (8000a10 <fsm_manual_run+0x160>)
 8000932:	2200      	movs	r2, #0
 8000934:	601a      	str	r2, [r3, #0]
                Manual_Wait_Second++;
 8000936:	4b35      	ldr	r3, [pc, #212]	; (8000a0c <fsm_manual_run+0x15c>)
 8000938:	781b      	ldrb	r3, [r3, #0]
 800093a:	3301      	adds	r3, #1
 800093c:	b2da      	uxtb	r2, r3
 800093e:	4b33      	ldr	r3, [pc, #204]	; (8000a0c <fsm_manual_run+0x15c>)
 8000940:	701a      	strb	r2, [r3, #0]

                if (Manual_Wait_Second >= MANUAL_WAIT_TIME)
 8000942:	4b32      	ldr	r3, [pc, #200]	; (8000a0c <fsm_manual_run+0x15c>)
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	2b02      	cmp	r3, #2
 8000948:	d902      	bls.n	8000950 <fsm_manual_run+0xa0>
                {
                    manual_state = MANUAL_SWITCH_STATE;
 800094a:	4b2e      	ldr	r3, [pc, #184]	; (8000a04 <fsm_manual_run+0x154>)
 800094c:	2201      	movs	r2, #1
 800094e:	701a      	strb	r2, [r3, #0]
                }

                setTimer0(1000);
 8000950:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000954:	f001 f908 	bl	8001b68 <setTimer0>
            }
            break;
 8000958:	e030      	b.n	80009bc <fsm_manual_run+0x10c>

        /* ---------- TRẠNG THÁI CHÍNH ---------- */
        case MANUAL_SWITCH_STATE:

            /* BTN2 → bắt đầu đếm 3 giây để chuyển đèn */
            if (is_button_pressed(1) && wait_switch_flag == 0)
 800095a:	2001      	movs	r0, #1
 800095c:	f7ff fdbe 	bl	80004dc <is_button_pressed>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d00a      	beq.n	800097c <fsm_manual_run+0xcc>
 8000966:	4b28      	ldr	r3, [pc, #160]	; (8000a08 <fsm_manual_run+0x158>)
 8000968:	781b      	ldrb	r3, [r3, #0]
 800096a:	2b00      	cmp	r3, #0
 800096c:	d106      	bne.n	800097c <fsm_manual_run+0xcc>
            {
                wait_switch_flag = 1;
 800096e:	4b26      	ldr	r3, [pc, #152]	; (8000a08 <fsm_manual_run+0x158>)
 8000970:	2201      	movs	r2, #1
 8000972:	701a      	strb	r2, [r3, #0]
                setTimer1(3000);   // bắt đầu chờ 3 giây
 8000974:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000978:	f001 f912 	bl	8001ba0 <setTimer1>
            }

            /* Khi timer1 hết → đổi đèn */
            if (wait_switch_flag && timer1_flag)
 800097c:	4b22      	ldr	r3, [pc, #136]	; (8000a08 <fsm_manual_run+0x158>)
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	2b00      	cmp	r3, #0
 8000982:	d01d      	beq.n	80009c0 <fsm_manual_run+0x110>
 8000984:	4b23      	ldr	r3, [pc, #140]	; (8000a14 <fsm_manual_run+0x164>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	2b00      	cmp	r3, #0
 800098a:	d019      	beq.n	80009c0 <fsm_manual_run+0x110>
            {
                timer1_flag = 0;
 800098c:	4b21      	ldr	r3, [pc, #132]	; (8000a14 <fsm_manual_run+0x164>)
 800098e:	2200      	movs	r2, #0
 8000990:	601a      	str	r2, [r3, #0]
                wait_switch_flag = 0;
 8000992:	4b1d      	ldr	r3, [pc, #116]	; (8000a08 <fsm_manual_run+0x158>)
 8000994:	2200      	movs	r2, #0
 8000996:	701a      	strb	r2, [r3, #0]

                if (light_state1 == RED_STATE) {
 8000998:	4b1f      	ldr	r3, [pc, #124]	; (8000a18 <fsm_manual_run+0x168>)
 800099a:	781b      	ldrb	r3, [r3, #0]
 800099c:	2b00      	cmp	r3, #0
 800099e:	d106      	bne.n	80009ae <fsm_manual_run+0xfe>
                    light_state1 = GREEN_STATE;
 80009a0:	4b1d      	ldr	r3, [pc, #116]	; (8000a18 <fsm_manual_run+0x168>)
 80009a2:	2201      	movs	r2, #1
 80009a4:	701a      	strb	r2, [r3, #0]
                    light_state2 = RED_STATE;
 80009a6:	4b1d      	ldr	r3, [pc, #116]	; (8000a1c <fsm_manual_run+0x16c>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	701a      	strb	r2, [r3, #0]
                    light_state1 = RED_STATE;
                    light_state2 = GREEN_STATE;
                }
            }

            break;
 80009ac:	e008      	b.n	80009c0 <fsm_manual_run+0x110>
                    light_state1 = RED_STATE;
 80009ae:	4b1a      	ldr	r3, [pc, #104]	; (8000a18 <fsm_manual_run+0x168>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	701a      	strb	r2, [r3, #0]
                    light_state2 = GREEN_STATE;
 80009b4:	4b19      	ldr	r3, [pc, #100]	; (8000a1c <fsm_manual_run+0x16c>)
 80009b6:	2201      	movs	r2, #1
 80009b8:	701a      	strb	r2, [r3, #0]
            break;
 80009ba:	e001      	b.n	80009c0 <fsm_manual_run+0x110>
            break;
 80009bc:	bf00      	nop
 80009be:	e000      	b.n	80009c2 <fsm_manual_run+0x112>
            break;
 80009c0:	bf00      	nop
    }

    /* ================== Cập nhật đèn ================== */
    if (light_state1 == RED_STATE)
 80009c2:	4b15      	ldr	r3, [pc, #84]	; (8000a18 <fsm_manual_run+0x168>)
 80009c4:	781b      	ldrb	r3, [r3, #0]
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d10a      	bne.n	80009e0 <fsm_manual_run+0x130>
    {
        RGB_TrafficLight_TurnOn(RGB_tl1, RED_STATE);
 80009ca:	4a15      	ldr	r2, [pc, #84]	; (8000a20 <fsm_manual_run+0x170>)
 80009cc:	2300      	movs	r3, #0
 80009ce:	ca07      	ldmia	r2, {r0, r1, r2}
 80009d0:	f000 fc5c 	bl	800128c <RGB_TrafficLight_TurnOn>
        RGB_TrafficLight_TurnOn(RGB_tl2, GREEN_STATE);
 80009d4:	4a13      	ldr	r2, [pc, #76]	; (8000a24 <fsm_manual_run+0x174>)
 80009d6:	2301      	movs	r3, #1
 80009d8:	ca07      	ldmia	r2, {r0, r1, r2}
 80009da:	f000 fc57 	bl	800128c <RGB_TrafficLight_TurnOn>
 80009de:	e009      	b.n	80009f4 <fsm_manual_run+0x144>
    }
    else
    {
        RGB_TrafficLight_TurnOn(RGB_tl1, GREEN_STATE);
 80009e0:	4a0f      	ldr	r2, [pc, #60]	; (8000a20 <fsm_manual_run+0x170>)
 80009e2:	2301      	movs	r3, #1
 80009e4:	ca07      	ldmia	r2, {r0, r1, r2}
 80009e6:	f000 fc51 	bl	800128c <RGB_TrafficLight_TurnOn>
        RGB_TrafficLight_TurnOn(RGB_tl2, RED_STATE);
 80009ea:	4a0e      	ldr	r2, [pc, #56]	; (8000a24 <fsm_manual_run+0x174>)
 80009ec:	2300      	movs	r3, #0
 80009ee:	ca07      	ldmia	r2, {r0, r1, r2}
 80009f0:	f000 fc4c 	bl	800128c <RGB_TrafficLight_TurnOn>
    }

    /* ================== Cập nhật LCD ================== */
    updateLCDBuffer();
 80009f4:	f000 fc16 	bl	8001224 <updateLCDBuffer>
 80009f8:	e000      	b.n	80009fc <fsm_manual_run+0x14c>
    if (system_state != MANUAL_STATE) return;
 80009fa:	bf00      	nop
}
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	20000121 	.word	0x20000121
 8000a04:	20000123 	.word	0x20000123
 8000a08:	20000120 	.word	0x20000120
 8000a0c:	20000125 	.word	0x20000125
 8000a10:	2000013c 	.word	0x2000013c
 8000a14:	20000140 	.word	0x20000140
 8000a18:	20000124 	.word	0x20000124
 8000a1c:	20000068 	.word	0x20000068
 8000a20:	20000158 	.word	0x20000158
 8000a24:	2000014c 	.word	0x2000014c

08000a28 <blink_tunning_light>:
#include "fsm_tunning.h"
// Timer dùng để nháy


void blink_tunning_light() {
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
    if(system_state != TUNNING_STATE) return;
 8000a2c:	4b21      	ldr	r3, [pc, #132]	; (8000ab4 <blink_tunning_light+0x8c>)
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	2b02      	cmp	r3, #2
 8000a32:	d13d      	bne.n	8000ab0 <blink_tunning_light+0x88>

    if(timer0_flag) {
 8000a34:	4b20      	ldr	r3, [pc, #128]	; (8000ab8 <blink_tunning_light+0x90>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d03a      	beq.n	8000ab2 <blink_tunning_light+0x8a>
    	timer0_flag = 0;
 8000a3c:	4b1e      	ldr	r3, [pc, #120]	; (8000ab8 <blink_tunning_light+0x90>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	601a      	str	r2, [r3, #0]
        setTimer0(2000);
 8000a42:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000a46:	f001 f88f 	bl	8001b68 <setTimer0>
        blink = 1 - blink;
 8000a4a:	4b1c      	ldr	r3, [pc, #112]	; (8000abc <blink_tunning_light+0x94>)
 8000a4c:	781b      	ldrb	r3, [r3, #0]
 8000a4e:	f1c3 0301 	rsb	r3, r3, #1
 8000a52:	b2da      	uxtb	r2, r3
 8000a54:	4b19      	ldr	r3, [pc, #100]	; (8000abc <blink_tunning_light+0x94>)
 8000a56:	701a      	strb	r2, [r3, #0]
        switch(setting_state) {
 8000a58:	4b19      	ldr	r3, [pc, #100]	; (8000ac0 <blink_tunning_light+0x98>)
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	2b02      	cmp	r3, #2
 8000a5e:	d01c      	beq.n	8000a9a <blink_tunning_light+0x72>
 8000a60:	2b02      	cmp	r3, #2
 8000a62:	dc26      	bgt.n	8000ab2 <blink_tunning_light+0x8a>
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d002      	beq.n	8000a6e <blink_tunning_light+0x46>
 8000a68:	2b01      	cmp	r3, #1
 8000a6a:	d00b      	beq.n	8000a84 <blink_tunning_light+0x5c>
 8000a6c:	e021      	b.n	8000ab2 <blink_tunning_light+0x8a>
            case TUNNING_RED_STATE:
                RGB_TrafficLight_Blink(RGB_tl1, RED_STATE);
 8000a6e:	4a15      	ldr	r2, [pc, #84]	; (8000ac4 <blink_tunning_light+0x9c>)
 8000a70:	2300      	movs	r3, #0
 8000a72:	ca07      	ldmia	r2, {r0, r1, r2}
 8000a74:	f000 fc4e 	bl	8001314 <RGB_TrafficLight_Blink>
                RGB_TrafficLight_Blink(RGB_tl2, RED_STATE);
 8000a78:	4a13      	ldr	r2, [pc, #76]	; (8000ac8 <blink_tunning_light+0xa0>)
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	ca07      	ldmia	r2, {r0, r1, r2}
 8000a7e:	f000 fc49 	bl	8001314 <RGB_TrafficLight_Blink>
                break;
 8000a82:	e016      	b.n	8000ab2 <blink_tunning_light+0x8a>

            case TUNNING_YELLOW_STATE:
                RGB_TrafficLight_Blink(RGB_tl1, YELLOW_STATE);
 8000a84:	4a0f      	ldr	r2, [pc, #60]	; (8000ac4 <blink_tunning_light+0x9c>)
 8000a86:	2302      	movs	r3, #2
 8000a88:	ca07      	ldmia	r2, {r0, r1, r2}
 8000a8a:	f000 fc43 	bl	8001314 <RGB_TrafficLight_Blink>
                RGB_TrafficLight_Blink(RGB_tl2, YELLOW_STATE);
 8000a8e:	4a0e      	ldr	r2, [pc, #56]	; (8000ac8 <blink_tunning_light+0xa0>)
 8000a90:	2302      	movs	r3, #2
 8000a92:	ca07      	ldmia	r2, {r0, r1, r2}
 8000a94:	f000 fc3e 	bl	8001314 <RGB_TrafficLight_Blink>
                break;
 8000a98:	e00b      	b.n	8000ab2 <blink_tunning_light+0x8a>

            case TUNNING_GREEN_STATE:
                RGB_TrafficLight_Blink(RGB_tl1, GREEN_STATE);
 8000a9a:	4a0a      	ldr	r2, [pc, #40]	; (8000ac4 <blink_tunning_light+0x9c>)
 8000a9c:	2301      	movs	r3, #1
 8000a9e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000aa0:	f000 fc38 	bl	8001314 <RGB_TrafficLight_Blink>
                RGB_TrafficLight_Blink(RGB_tl2, GREEN_STATE);
 8000aa4:	4a08      	ldr	r2, [pc, #32]	; (8000ac8 <blink_tunning_light+0xa0>)
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	ca07      	ldmia	r2, {r0, r1, r2}
 8000aaa:	f000 fc33 	bl	8001314 <RGB_TrafficLight_Blink>
                break;
 8000aae:	e000      	b.n	8000ab2 <blink_tunning_light+0x8a>
    if(system_state != TUNNING_STATE) return;
 8000ab0:	bf00      	nop
        }
    }
}
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	20000121 	.word	0x20000121
 8000ab8:	2000013c 	.word	0x2000013c
 8000abc:	20000075 	.word	0x20000075
 8000ac0:	20000122 	.word	0x20000122
 8000ac4:	20000158 	.word	0x20000158
 8000ac8:	2000014c 	.word	0x2000014c

08000acc <fsm_tunning_red>:


/**********************************************************
 *                FSM TUNNING FOR RED
 **********************************************************/
void fsm_tunning_red() {
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0

    if(system_state == TUNNING_STATE && setting_state == TUNNING_RED_STATE) {
 8000ad0:	4b2e      	ldr	r3, [pc, #184]	; (8000b8c <fsm_tunning_red+0xc0>)
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	2b02      	cmp	r3, #2
 8000ad6:	d157      	bne.n	8000b88 <fsm_tunning_red+0xbc>
 8000ad8:	4b2d      	ldr	r3, [pc, #180]	; (8000b90 <fsm_tunning_red+0xc4>)
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d153      	bne.n	8000b88 <fsm_tunning_red+0xbc>

        // BUTTON 1 → THOÁT
        if(is_button_pressed(0)) {
 8000ae0:	2000      	movs	r0, #0
 8000ae2:	f7ff fcfb 	bl	80004dc <is_button_pressed>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d016      	beq.n	8000b1a <fsm_tunning_red+0x4e>
            // reset giá trị
            Pre_Red_Counter = Pre_Yellow_Counter = Pre_Green_Counter = 1;
 8000aec:	4b29      	ldr	r3, [pc, #164]	; (8000b94 <fsm_tunning_red+0xc8>)
 8000aee:	2201      	movs	r2, #1
 8000af0:	701a      	strb	r2, [r3, #0]
 8000af2:	4b28      	ldr	r3, [pc, #160]	; (8000b94 <fsm_tunning_red+0xc8>)
 8000af4:	781a      	ldrb	r2, [r3, #0]
 8000af6:	4b28      	ldr	r3, [pc, #160]	; (8000b98 <fsm_tunning_red+0xcc>)
 8000af8:	701a      	strb	r2, [r3, #0]
 8000afa:	4b27      	ldr	r3, [pc, #156]	; (8000b98 <fsm_tunning_red+0xcc>)
 8000afc:	781a      	ldrb	r2, [r3, #0]
 8000afe:	4b27      	ldr	r3, [pc, #156]	; (8000b9c <fsm_tunning_red+0xd0>)
 8000b00:	701a      	strb	r2, [r3, #0]

            // trở về NORMAL giống MODE 1
            light_state1 = RED_STATE;
 8000b02:	4b27      	ldr	r3, [pc, #156]	; (8000ba0 <fsm_tunning_red+0xd4>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	701a      	strb	r2, [r3, #0]
            light_state2 = GREEN_STATE;
 8000b08:	4b26      	ldr	r3, [pc, #152]	; (8000ba4 <fsm_tunning_red+0xd8>)
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	701a      	strb	r2, [r3, #0]
            init_automatic_mode();
 8000b0e:	f7ff fd29 	bl	8000564 <init_automatic_mode>
            system_state = NORMAL_STATE;
 8000b12:	4b1e      	ldr	r3, [pc, #120]	; (8000b8c <fsm_tunning_red+0xc0>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	701a      	strb	r2, [r3, #0]
            return;
 8000b18:	e036      	b.n	8000b88 <fsm_tunning_red+0xbc>
        }

        // BUTTON 2 → TĂNG GIÁ TRỊ
        if(is_button_auto_increase(1)) {
 8000b1a:	2001      	movs	r0, #1
 8000b1c:	f7ff fd00 	bl	8000520 <is_button_auto_increase>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d00d      	beq.n	8000b42 <fsm_tunning_red+0x76>
            Pre_Red_Counter++;
 8000b26:	4b1d      	ldr	r3, [pc, #116]	; (8000b9c <fsm_tunning_red+0xd0>)
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	3301      	adds	r3, #1
 8000b2c:	b2da      	uxtb	r2, r3
 8000b2e:	4b1b      	ldr	r3, [pc, #108]	; (8000b9c <fsm_tunning_red+0xd0>)
 8000b30:	701a      	strb	r2, [r3, #0]
            if(Pre_Red_Counter >= 100) Pre_Red_Counter = 1;
 8000b32:	4b1a      	ldr	r3, [pc, #104]	; (8000b9c <fsm_tunning_red+0xd0>)
 8000b34:	781b      	ldrb	r3, [r3, #0]
 8000b36:	2b63      	cmp	r3, #99	; 0x63
 8000b38:	d916      	bls.n	8000b68 <fsm_tunning_red+0x9c>
 8000b3a:	4b18      	ldr	r3, [pc, #96]	; (8000b9c <fsm_tunning_red+0xd0>)
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	701a      	strb	r2, [r3, #0]
 8000b40:	e012      	b.n	8000b68 <fsm_tunning_red+0x9c>
        }
        else if(is_button_pressed(1)) {
 8000b42:	2001      	movs	r0, #1
 8000b44:	f7ff fcca 	bl	80004dc <is_button_pressed>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d00c      	beq.n	8000b68 <fsm_tunning_red+0x9c>
            Pre_Red_Counter++;
 8000b4e:	4b13      	ldr	r3, [pc, #76]	; (8000b9c <fsm_tunning_red+0xd0>)
 8000b50:	781b      	ldrb	r3, [r3, #0]
 8000b52:	3301      	adds	r3, #1
 8000b54:	b2da      	uxtb	r2, r3
 8000b56:	4b11      	ldr	r3, [pc, #68]	; (8000b9c <fsm_tunning_red+0xd0>)
 8000b58:	701a      	strb	r2, [r3, #0]
            if(Pre_Red_Counter >= 100) Pre_Red_Counter = 1;
 8000b5a:	4b10      	ldr	r3, [pc, #64]	; (8000b9c <fsm_tunning_red+0xd0>)
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	2b63      	cmp	r3, #99	; 0x63
 8000b60:	d902      	bls.n	8000b68 <fsm_tunning_red+0x9c>
 8000b62:	4b0e      	ldr	r3, [pc, #56]	; (8000b9c <fsm_tunning_red+0xd0>)
 8000b64:	2201      	movs	r2, #1
 8000b66:	701a      	strb	r2, [r3, #0]
        }

        // BUTTON 3 → LƯU VÀ QUA STAGE TIẾP THEO
        if(is_button_pressed(2)) {
 8000b68:	2002      	movs	r0, #2
 8000b6a:	f7ff fcb7 	bl	80004dc <is_button_pressed>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d009      	beq.n	8000b88 <fsm_tunning_red+0xbc>
            Red_Counter = Pre_Red_Counter;
 8000b74:	4b09      	ldr	r3, [pc, #36]	; (8000b9c <fsm_tunning_red+0xd0>)
 8000b76:	781a      	ldrb	r2, [r3, #0]
 8000b78:	4b0b      	ldr	r3, [pc, #44]	; (8000ba8 <fsm_tunning_red+0xdc>)
 8000b7a:	701a      	strb	r2, [r3, #0]
            setting_state = TUNNING_YELLOW_STATE;
 8000b7c:	4b04      	ldr	r3, [pc, #16]	; (8000b90 <fsm_tunning_red+0xc4>)
 8000b7e:	2201      	movs	r2, #1
 8000b80:	701a      	strb	r2, [r3, #0]
            Pre_Red_Counter = 1;
 8000b82:	4b06      	ldr	r3, [pc, #24]	; (8000b9c <fsm_tunning_red+0xd0>)
 8000b84:	2201      	movs	r2, #1
 8000b86:	701a      	strb	r2, [r3, #0]
        }
    }
}
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	20000121 	.word	0x20000121
 8000b90:	20000122 	.word	0x20000122
 8000b94:	2000006b 	.word	0x2000006b
 8000b98:	2000006a 	.word	0x2000006a
 8000b9c:	20000069 	.word	0x20000069
 8000ba0:	20000124 	.word	0x20000124
 8000ba4:	20000068 	.word	0x20000068
 8000ba8:	2000006c 	.word	0x2000006c

08000bac <fsm_tunning_yellow>:


/**********************************************************
 *                FSM TUNNING FOR YELLOW
 **********************************************************/
void fsm_tunning_yellow() {
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0

    if(system_state == TUNNING_STATE && setting_state == TUNNING_YELLOW_STATE) {
 8000bb0:	4b2e      	ldr	r3, [pc, #184]	; (8000c6c <fsm_tunning_yellow+0xc0>)
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	2b02      	cmp	r3, #2
 8000bb6:	d157      	bne.n	8000c68 <fsm_tunning_yellow+0xbc>
 8000bb8:	4b2d      	ldr	r3, [pc, #180]	; (8000c70 <fsm_tunning_yellow+0xc4>)
 8000bba:	781b      	ldrb	r3, [r3, #0]
 8000bbc:	2b01      	cmp	r3, #1
 8000bbe:	d153      	bne.n	8000c68 <fsm_tunning_yellow+0xbc>

        // BTN1 → THOÁT
        if(is_button_pressed(0)) {
 8000bc0:	2000      	movs	r0, #0
 8000bc2:	f7ff fc8b 	bl	80004dc <is_button_pressed>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d016      	beq.n	8000bfa <fsm_tunning_yellow+0x4e>
            Pre_Red_Counter = Pre_Yellow_Counter = Pre_Green_Counter = 1;
 8000bcc:	4b29      	ldr	r3, [pc, #164]	; (8000c74 <fsm_tunning_yellow+0xc8>)
 8000bce:	2201      	movs	r2, #1
 8000bd0:	701a      	strb	r2, [r3, #0]
 8000bd2:	4b28      	ldr	r3, [pc, #160]	; (8000c74 <fsm_tunning_yellow+0xc8>)
 8000bd4:	781a      	ldrb	r2, [r3, #0]
 8000bd6:	4b28      	ldr	r3, [pc, #160]	; (8000c78 <fsm_tunning_yellow+0xcc>)
 8000bd8:	701a      	strb	r2, [r3, #0]
 8000bda:	4b27      	ldr	r3, [pc, #156]	; (8000c78 <fsm_tunning_yellow+0xcc>)
 8000bdc:	781a      	ldrb	r2, [r3, #0]
 8000bde:	4b27      	ldr	r3, [pc, #156]	; (8000c7c <fsm_tunning_yellow+0xd0>)
 8000be0:	701a      	strb	r2, [r3, #0]
            light_state1 = RED_STATE;
 8000be2:	4b27      	ldr	r3, [pc, #156]	; (8000c80 <fsm_tunning_yellow+0xd4>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	701a      	strb	r2, [r3, #0]
            light_state2 = GREEN_STATE;
 8000be8:	4b26      	ldr	r3, [pc, #152]	; (8000c84 <fsm_tunning_yellow+0xd8>)
 8000bea:	2201      	movs	r2, #1
 8000bec:	701a      	strb	r2, [r3, #0]
            init_automatic_mode();
 8000bee:	f7ff fcb9 	bl	8000564 <init_automatic_mode>
            system_state = NORMAL_STATE;
 8000bf2:	4b1e      	ldr	r3, [pc, #120]	; (8000c6c <fsm_tunning_yellow+0xc0>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	701a      	strb	r2, [r3, #0]
            return;
 8000bf8:	e036      	b.n	8000c68 <fsm_tunning_yellow+0xbc>
        }

        // BTN2 → TĂNG
        if(is_button_auto_increase(1)) {
 8000bfa:	2001      	movs	r0, #1
 8000bfc:	f7ff fc90 	bl	8000520 <is_button_auto_increase>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d00d      	beq.n	8000c22 <fsm_tunning_yellow+0x76>
            Pre_Yellow_Counter++;
 8000c06:	4b1c      	ldr	r3, [pc, #112]	; (8000c78 <fsm_tunning_yellow+0xcc>)
 8000c08:	781b      	ldrb	r3, [r3, #0]
 8000c0a:	3301      	adds	r3, #1
 8000c0c:	b2da      	uxtb	r2, r3
 8000c0e:	4b1a      	ldr	r3, [pc, #104]	; (8000c78 <fsm_tunning_yellow+0xcc>)
 8000c10:	701a      	strb	r2, [r3, #0]
            if(Pre_Yellow_Counter >= 100) Pre_Yellow_Counter = 1;
 8000c12:	4b19      	ldr	r3, [pc, #100]	; (8000c78 <fsm_tunning_yellow+0xcc>)
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	2b63      	cmp	r3, #99	; 0x63
 8000c18:	d916      	bls.n	8000c48 <fsm_tunning_yellow+0x9c>
 8000c1a:	4b17      	ldr	r3, [pc, #92]	; (8000c78 <fsm_tunning_yellow+0xcc>)
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	701a      	strb	r2, [r3, #0]
 8000c20:	e012      	b.n	8000c48 <fsm_tunning_yellow+0x9c>
        }
        else if(is_button_pressed(1)) {
 8000c22:	2001      	movs	r0, #1
 8000c24:	f7ff fc5a 	bl	80004dc <is_button_pressed>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d00c      	beq.n	8000c48 <fsm_tunning_yellow+0x9c>
            Pre_Yellow_Counter++;
 8000c2e:	4b12      	ldr	r3, [pc, #72]	; (8000c78 <fsm_tunning_yellow+0xcc>)
 8000c30:	781b      	ldrb	r3, [r3, #0]
 8000c32:	3301      	adds	r3, #1
 8000c34:	b2da      	uxtb	r2, r3
 8000c36:	4b10      	ldr	r3, [pc, #64]	; (8000c78 <fsm_tunning_yellow+0xcc>)
 8000c38:	701a      	strb	r2, [r3, #0]
            if(Pre_Yellow_Counter >= 100) Pre_Yellow_Counter = 1;
 8000c3a:	4b0f      	ldr	r3, [pc, #60]	; (8000c78 <fsm_tunning_yellow+0xcc>)
 8000c3c:	781b      	ldrb	r3, [r3, #0]
 8000c3e:	2b63      	cmp	r3, #99	; 0x63
 8000c40:	d902      	bls.n	8000c48 <fsm_tunning_yellow+0x9c>
 8000c42:	4b0d      	ldr	r3, [pc, #52]	; (8000c78 <fsm_tunning_yellow+0xcc>)
 8000c44:	2201      	movs	r2, #1
 8000c46:	701a      	strb	r2, [r3, #0]
        }

        // BTN3 → LƯU
        if(is_button_pressed(2)) {
 8000c48:	2002      	movs	r0, #2
 8000c4a:	f7ff fc47 	bl	80004dc <is_button_pressed>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d009      	beq.n	8000c68 <fsm_tunning_yellow+0xbc>
            Yellow_Counter = Pre_Yellow_Counter;
 8000c54:	4b08      	ldr	r3, [pc, #32]	; (8000c78 <fsm_tunning_yellow+0xcc>)
 8000c56:	781a      	ldrb	r2, [r3, #0]
 8000c58:	4b0b      	ldr	r3, [pc, #44]	; (8000c88 <fsm_tunning_yellow+0xdc>)
 8000c5a:	701a      	strb	r2, [r3, #0]
            setting_state = TUNNING_GREEN_STATE;
 8000c5c:	4b04      	ldr	r3, [pc, #16]	; (8000c70 <fsm_tunning_yellow+0xc4>)
 8000c5e:	2202      	movs	r2, #2
 8000c60:	701a      	strb	r2, [r3, #0]
            Pre_Yellow_Counter = 1;
 8000c62:	4b05      	ldr	r3, [pc, #20]	; (8000c78 <fsm_tunning_yellow+0xcc>)
 8000c64:	2201      	movs	r2, #1
 8000c66:	701a      	strb	r2, [r3, #0]
        }
    }
}
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	20000121 	.word	0x20000121
 8000c70:	20000122 	.word	0x20000122
 8000c74:	2000006b 	.word	0x2000006b
 8000c78:	2000006a 	.word	0x2000006a
 8000c7c:	20000069 	.word	0x20000069
 8000c80:	20000124 	.word	0x20000124
 8000c84:	20000068 	.word	0x20000068
 8000c88:	2000006d 	.word	0x2000006d

08000c8c <fsm_tunning_green>:


/**********************************************************
 *                FSM TUNNING FOR GREEN
 **********************************************************/
void fsm_tunning_green() {
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0

    if(system_state == TUNNING_STATE && setting_state == TUNNING_GREEN_STATE) {
 8000c90:	4b33      	ldr	r3, [pc, #204]	; (8000d60 <fsm_tunning_green+0xd4>)
 8000c92:	781b      	ldrb	r3, [r3, #0]
 8000c94:	2b02      	cmp	r3, #2
 8000c96:	d161      	bne.n	8000d5c <fsm_tunning_green+0xd0>
 8000c98:	4b32      	ldr	r3, [pc, #200]	; (8000d64 <fsm_tunning_green+0xd8>)
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	2b02      	cmp	r3, #2
 8000c9e:	d15d      	bne.n	8000d5c <fsm_tunning_green+0xd0>

        // BTN1 → THOÁT
        if(is_button_pressed(0)) {
 8000ca0:	2000      	movs	r0, #0
 8000ca2:	f7ff fc1b 	bl	80004dc <is_button_pressed>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d016      	beq.n	8000cda <fsm_tunning_green+0x4e>
            Pre_Red_Counter = Pre_Yellow_Counter = Pre_Green_Counter = 1;
 8000cac:	4b2e      	ldr	r3, [pc, #184]	; (8000d68 <fsm_tunning_green+0xdc>)
 8000cae:	2201      	movs	r2, #1
 8000cb0:	701a      	strb	r2, [r3, #0]
 8000cb2:	4b2d      	ldr	r3, [pc, #180]	; (8000d68 <fsm_tunning_green+0xdc>)
 8000cb4:	781a      	ldrb	r2, [r3, #0]
 8000cb6:	4b2d      	ldr	r3, [pc, #180]	; (8000d6c <fsm_tunning_green+0xe0>)
 8000cb8:	701a      	strb	r2, [r3, #0]
 8000cba:	4b2c      	ldr	r3, [pc, #176]	; (8000d6c <fsm_tunning_green+0xe0>)
 8000cbc:	781a      	ldrb	r2, [r3, #0]
 8000cbe:	4b2c      	ldr	r3, [pc, #176]	; (8000d70 <fsm_tunning_green+0xe4>)
 8000cc0:	701a      	strb	r2, [r3, #0]
            light_state1 = RED_STATE;
 8000cc2:	4b2c      	ldr	r3, [pc, #176]	; (8000d74 <fsm_tunning_green+0xe8>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	701a      	strb	r2, [r3, #0]
            light_state2 = GREEN_STATE;
 8000cc8:	4b2b      	ldr	r3, [pc, #172]	; (8000d78 <fsm_tunning_green+0xec>)
 8000cca:	2201      	movs	r2, #1
 8000ccc:	701a      	strb	r2, [r3, #0]
            init_automatic_mode();
 8000cce:	f7ff fc49 	bl	8000564 <init_automatic_mode>
            system_state = NORMAL_STATE;
 8000cd2:	4b23      	ldr	r3, [pc, #140]	; (8000d60 <fsm_tunning_green+0xd4>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	701a      	strb	r2, [r3, #0]
            return;
 8000cd8:	e040      	b.n	8000d5c <fsm_tunning_green+0xd0>
        }

        // BTN2 → TĂNG
        if(is_button_auto_increase(1)) {
 8000cda:	2001      	movs	r0, #1
 8000cdc:	f7ff fc20 	bl	8000520 <is_button_auto_increase>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d00d      	beq.n	8000d02 <fsm_tunning_green+0x76>
            Pre_Green_Counter++;
 8000ce6:	4b20      	ldr	r3, [pc, #128]	; (8000d68 <fsm_tunning_green+0xdc>)
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	3301      	adds	r3, #1
 8000cec:	b2da      	uxtb	r2, r3
 8000cee:	4b1e      	ldr	r3, [pc, #120]	; (8000d68 <fsm_tunning_green+0xdc>)
 8000cf0:	701a      	strb	r2, [r3, #0]
            if(Pre_Green_Counter >= 100) Pre_Green_Counter = 1;
 8000cf2:	4b1d      	ldr	r3, [pc, #116]	; (8000d68 <fsm_tunning_green+0xdc>)
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	2b63      	cmp	r3, #99	; 0x63
 8000cf8:	d916      	bls.n	8000d28 <fsm_tunning_green+0x9c>
 8000cfa:	4b1b      	ldr	r3, [pc, #108]	; (8000d68 <fsm_tunning_green+0xdc>)
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	701a      	strb	r2, [r3, #0]
 8000d00:	e012      	b.n	8000d28 <fsm_tunning_green+0x9c>
        }
        else if(is_button_pressed(1)) {
 8000d02:	2001      	movs	r0, #1
 8000d04:	f7ff fbea 	bl	80004dc <is_button_pressed>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d00c      	beq.n	8000d28 <fsm_tunning_green+0x9c>
            Pre_Green_Counter++;
 8000d0e:	4b16      	ldr	r3, [pc, #88]	; (8000d68 <fsm_tunning_green+0xdc>)
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	3301      	adds	r3, #1
 8000d14:	b2da      	uxtb	r2, r3
 8000d16:	4b14      	ldr	r3, [pc, #80]	; (8000d68 <fsm_tunning_green+0xdc>)
 8000d18:	701a      	strb	r2, [r3, #0]
            if(Pre_Green_Counter >= 100) Pre_Green_Counter = 1;
 8000d1a:	4b13      	ldr	r3, [pc, #76]	; (8000d68 <fsm_tunning_green+0xdc>)
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	2b63      	cmp	r3, #99	; 0x63
 8000d20:	d902      	bls.n	8000d28 <fsm_tunning_green+0x9c>
 8000d22:	4b11      	ldr	r3, [pc, #68]	; (8000d68 <fsm_tunning_green+0xdc>)
 8000d24:	2201      	movs	r2, #1
 8000d26:	701a      	strb	r2, [r3, #0]
        }

        // BTN3 → LƯU VÀ THOÁT
        if(is_button_pressed(2)) {
 8000d28:	2002      	movs	r0, #2
 8000d2a:	f7ff fbd7 	bl	80004dc <is_button_pressed>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d013      	beq.n	8000d5c <fsm_tunning_green+0xd0>
            Green_Counter = Pre_Green_Counter;
 8000d34:	4b0c      	ldr	r3, [pc, #48]	; (8000d68 <fsm_tunning_green+0xdc>)
 8000d36:	781a      	ldrb	r2, [r3, #0]
 8000d38:	4b10      	ldr	r3, [pc, #64]	; (8000d7c <fsm_tunning_green+0xf0>)
 8000d3a:	701a      	strb	r2, [r3, #0]

            // áp quy tắc RED = YELLOW + GREEN
            Red_Counter = Yellow_Counter + Green_Counter;
 8000d3c:	4b10      	ldr	r3, [pc, #64]	; (8000d80 <fsm_tunning_green+0xf4>)
 8000d3e:	781a      	ldrb	r2, [r3, #0]
 8000d40:	4b0e      	ldr	r3, [pc, #56]	; (8000d7c <fsm_tunning_green+0xf0>)
 8000d42:	781b      	ldrb	r3, [r3, #0]
 8000d44:	4413      	add	r3, r2
 8000d46:	b2da      	uxtb	r2, r3
 8000d48:	4b0e      	ldr	r3, [pc, #56]	; (8000d84 <fsm_tunning_green+0xf8>)
 8000d4a:	701a      	strb	r2, [r3, #0]
            init_automatic_mode();
 8000d4c:	f7ff fc0a 	bl	8000564 <init_automatic_mode>
            system_state = NORMAL_STATE;
 8000d50:	4b03      	ldr	r3, [pc, #12]	; (8000d60 <fsm_tunning_green+0xd4>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	701a      	strb	r2, [r3, #0]
            Pre_Green_Counter = 1;
 8000d56:	4b04      	ldr	r3, [pc, #16]	; (8000d68 <fsm_tunning_green+0xdc>)
 8000d58:	2201      	movs	r2, #1
 8000d5a:	701a      	strb	r2, [r3, #0]
        }
    }
}
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	20000121 	.word	0x20000121
 8000d64:	20000122 	.word	0x20000122
 8000d68:	2000006b 	.word	0x2000006b
 8000d6c:	2000006a 	.word	0x2000006a
 8000d70:	20000069 	.word	0x20000069
 8000d74:	20000124 	.word	0x20000124
 8000d78:	20000068 	.word	0x20000068
 8000d7c:	2000006e 	.word	0x2000006e
 8000d80:	2000006d 	.word	0x2000006d
 8000d84:	2000006c 	.word	0x2000006c

08000d88 <fsm_tunning_run>:


/**********************************************************
 *                      RUN
 **********************************************************/
void fsm_tunning_run() {
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
    if(system_state != TUNNING_STATE) return;
 8000d8c:	4b0d      	ldr	r3, [pc, #52]	; (8000dc4 <fsm_tunning_run+0x3c>)
 8000d8e:	781b      	ldrb	r3, [r3, #0]
 8000d90:	2b02      	cmp	r3, #2
 8000d92:	d115      	bne.n	8000dc0 <fsm_tunning_run+0x38>

    blink_tunning_light();
 8000d94:	f7ff fe48 	bl	8000a28 <blink_tunning_light>

    fsm_tunning_red();
 8000d98:	f7ff fe98 	bl	8000acc <fsm_tunning_red>
    fsm_tunning_yellow();
 8000d9c:	f7ff ff06 	bl	8000bac <fsm_tunning_yellow>
    fsm_tunning_green();
 8000da0:	f7ff ff74 	bl	8000c8c <fsm_tunning_green>
    if (timer3_flag) {
 8000da4:	4b08      	ldr	r3, [pc, #32]	; (8000dc8 <fsm_tunning_run+0x40>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d00a      	beq.n	8000dc2 <fsm_tunning_run+0x3a>
           timer3_flag = 0;
 8000dac:	4b06      	ldr	r3, [pc, #24]	; (8000dc8 <fsm_tunning_run+0x40>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	601a      	str	r2, [r3, #0]

           updateLCDBuffer();
 8000db2:	f000 fa37 	bl	8001224 <updateLCDBuffer>

           // chọn tốc độ update
           setTimer3(10000);   // 0.2s update 1 lần
 8000db6:	f242 7010 	movw	r0, #10000	; 0x2710
 8000dba:	f000 ff29 	bl	8001c10 <setTimer3>
 8000dbe:	e000      	b.n	8000dc2 <fsm_tunning_run+0x3a>
    if(system_state != TUNNING_STATE) return;
 8000dc0:	bf00      	nop
       }
}
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	20000121 	.word	0x20000121
 8000dc8:	20000148 	.word	0x20000148

08000dcc <lcd_send_cmd>:


#include "lcd_i2c.h"

void lcd_send_cmd (char cmd)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b086      	sub	sp, #24
 8000dd0:	af02      	add	r7, sp, #8
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000dd6:	79fb      	ldrb	r3, [r7, #7]
 8000dd8:	f023 030f 	bic.w	r3, r3, #15
 8000ddc:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000dde:	79fb      	ldrb	r3, [r7, #7]
 8000de0:	011b      	lsls	r3, r3, #4
 8000de2:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000de4:	7bfb      	ldrb	r3, [r7, #15]
 8000de6:	f043 030c 	orr.w	r3, r3, #12
 8000dea:	b2db      	uxtb	r3, r3
 8000dec:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000dee:	7bfb      	ldrb	r3, [r7, #15]
 8000df0:	f043 0308 	orr.w	r3, r3, #8
 8000df4:	b2db      	uxtb	r3, r3
 8000df6:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000df8:	7bbb      	ldrb	r3, [r7, #14]
 8000dfa:	f043 030c 	orr.w	r3, r3, #12
 8000dfe:	b2db      	uxtb	r3, r3
 8000e00:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000e02:	7bbb      	ldrb	r3, [r7, #14]
 8000e04:	f043 0308 	orr.w	r3, r3, #8
 8000e08:	b2db      	uxtb	r3, r3
 8000e0a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000e0c:	f107 0208 	add.w	r2, r7, #8
 8000e10:	2364      	movs	r3, #100	; 0x64
 8000e12:	9300      	str	r3, [sp, #0]
 8000e14:	2304      	movs	r3, #4
 8000e16:	2142      	movs	r1, #66	; 0x42
 8000e18:	4803      	ldr	r0, [pc, #12]	; (8000e28 <lcd_send_cmd+0x5c>)
 8000e1a:	f001 fcfb 	bl	8002814 <HAL_I2C_Master_Transmit>
}
 8000e1e:	bf00      	nop
 8000e20:	3710      	adds	r7, #16
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	200001c4 	.word	0x200001c4

08000e2c <lcd_send_data>:

void lcd_send_data (char data)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b086      	sub	sp, #24
 8000e30:	af02      	add	r7, sp, #8
 8000e32:	4603      	mov	r3, r0
 8000e34:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000e36:	79fb      	ldrb	r3, [r7, #7]
 8000e38:	f023 030f 	bic.w	r3, r3, #15
 8000e3c:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000e3e:	79fb      	ldrb	r3, [r7, #7]
 8000e40:	011b      	lsls	r3, r3, #4
 8000e42:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000e44:	7bfb      	ldrb	r3, [r7, #15]
 8000e46:	f043 030d 	orr.w	r3, r3, #13
 8000e4a:	b2db      	uxtb	r3, r3
 8000e4c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8000e4e:	7bfb      	ldrb	r3, [r7, #15]
 8000e50:	f043 0309 	orr.w	r3, r3, #9
 8000e54:	b2db      	uxtb	r3, r3
 8000e56:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8000e58:	7bbb      	ldrb	r3, [r7, #14]
 8000e5a:	f043 030d 	orr.w	r3, r3, #13
 8000e5e:	b2db      	uxtb	r3, r3
 8000e60:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8000e62:	7bbb      	ldrb	r3, [r7, #14]
 8000e64:	f043 0309 	orr.w	r3, r3, #9
 8000e68:	b2db      	uxtb	r3, r3
 8000e6a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000e6c:	f107 0208 	add.w	r2, r7, #8
 8000e70:	2364      	movs	r3, #100	; 0x64
 8000e72:	9300      	str	r3, [sp, #0]
 8000e74:	2304      	movs	r3, #4
 8000e76:	2142      	movs	r1, #66	; 0x42
 8000e78:	4803      	ldr	r0, [pc, #12]	; (8000e88 <lcd_send_data+0x5c>)
 8000e7a:	f001 fccb 	bl	8002814 <HAL_I2C_Master_Transmit>
}
 8000e7e:	bf00      	nop
 8000e80:	3710      	adds	r7, #16
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	200001c4 	.word	0x200001c4

08000e8c <lcd_init>:

void lcd_init (void) {
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x33); /* set 4-bits interface */
 8000e90:	2033      	movs	r0, #51	; 0x33
 8000e92:	f7ff ff9b 	bl	8000dcc <lcd_send_cmd>
	lcd_send_cmd (0x32);
 8000e96:	2032      	movs	r0, #50	; 0x32
 8000e98:	f7ff ff98 	bl	8000dcc <lcd_send_cmd>
	HAL_Delay(50);
 8000e9c:	2032      	movs	r0, #50	; 0x32
 8000e9e:	f001 f88f 	bl	8001fc0 <HAL_Delay>
	lcd_send_cmd (0x28); /* start to set LCD function */
 8000ea2:	2028      	movs	r0, #40	; 0x28
 8000ea4:	f7ff ff92 	bl	8000dcc <lcd_send_cmd>
	HAL_Delay(50);
 8000ea8:	2032      	movs	r0, #50	; 0x32
 8000eaa:	f001 f889 	bl	8001fc0 <HAL_Delay>
	lcd_send_cmd (0x01); /* clear display */
 8000eae:	2001      	movs	r0, #1
 8000eb0:	f7ff ff8c 	bl	8000dcc <lcd_send_cmd>
	HAL_Delay(50);
 8000eb4:	2032      	movs	r0, #50	; 0x32
 8000eb6:	f001 f883 	bl	8001fc0 <HAL_Delay>
	lcd_send_cmd (0x06); /* set entry mode */
 8000eba:	2006      	movs	r0, #6
 8000ebc:	f7ff ff86 	bl	8000dcc <lcd_send_cmd>
	HAL_Delay(50);
 8000ec0:	2032      	movs	r0, #50	; 0x32
 8000ec2:	f001 f87d 	bl	8001fc0 <HAL_Delay>
	lcd_send_cmd (0x0c); /* set display to on */
 8000ec6:	200c      	movs	r0, #12
 8000ec8:	f7ff ff80 	bl	8000dcc <lcd_send_cmd>
	HAL_Delay(50);
 8000ecc:	2032      	movs	r0, #50	; 0x32
 8000ece:	f001 f877 	bl	8001fc0 <HAL_Delay>
	lcd_send_cmd (0x02); /* move cursor to home and set data address to 0 */
 8000ed2:	2002      	movs	r0, #2
 8000ed4:	f7ff ff7a 	bl	8000dcc <lcd_send_cmd>
	HAL_Delay(50);
 8000ed8:	2032      	movs	r0, #50	; 0x32
 8000eda:	f001 f871 	bl	8001fc0 <HAL_Delay>
	lcd_send_cmd (0x80);
 8000ede:	2080      	movs	r0, #128	; 0x80
 8000ee0:	f7ff ff74 	bl	8000dcc <lcd_send_cmd>
}
 8000ee4:	bf00      	nop
 8000ee6:	bd80      	pop	{r7, pc}

08000ee8 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8000ef0:	e006      	b.n	8000f00 <lcd_send_string+0x18>
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	1c5a      	adds	r2, r3, #1
 8000ef6:	607a      	str	r2, [r7, #4]
 8000ef8:	781b      	ldrb	r3, [r3, #0]
 8000efa:	4618      	mov	r0, r3
 8000efc:	f7ff ff96 	bl	8000e2c <lcd_send_data>
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d1f4      	bne.n	8000ef2 <lcd_send_string+0xa>
}
 8000f08:	bf00      	nop
 8000f0a:	bf00      	nop
 8000f0c:	3708      	adds	r7, #8
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}

08000f12 <lcd_clear_display>:

void lcd_clear_display (void)
{
 8000f12:	b580      	push	{r7, lr}
 8000f14:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x01); //clear display
 8000f16:	2001      	movs	r0, #1
 8000f18:	f7ff ff58 	bl	8000dcc <lcd_send_cmd>
}
 8000f1c:	bf00      	nop
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <lcd_goto_XY>:

void lcd_goto_XY (int row, int col)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b084      	sub	sp, #16
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
 8000f28:	6039      	str	r1, [r7, #0]
	uint8_t pos_Addr;
	if(row == 0)  // Sửa thành row 0 (thay vì 1)
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d104      	bne.n	8000f3a <lcd_goto_XY+0x1a>
	{
		pos_Addr = 0x80 + col;  // Dòng 1: 0x80 + vị trí
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	b2db      	uxtb	r3, r3
 8000f34:	3b80      	subs	r3, #128	; 0x80
 8000f36:	73fb      	strb	r3, [r7, #15]
 8000f38:	e00b      	b.n	8000f52 <lcd_goto_XY+0x32>
	}
	else if(row == 1)  // Thêm điều kiện cho dòng 2
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	2b01      	cmp	r3, #1
 8000f3e:	d104      	bne.n	8000f4a <lcd_goto_XY+0x2a>
	{
		pos_Addr = 0xC0 + col;  // Dòng 2: 0xC0 + vị trí
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	b2db      	uxtb	r3, r3
 8000f44:	3b40      	subs	r3, #64	; 0x40
 8000f46:	73fb      	strb	r3, [r7, #15]
 8000f48:	e003      	b.n	8000f52 <lcd_goto_XY+0x32>
	}
	else
	{
		pos_Addr = 0x80 + col;  // Mặc định dòng 1
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	b2db      	uxtb	r3, r3
 8000f4e:	3b80      	subs	r3, #128	; 0x80
 8000f50:	73fb      	strb	r3, [r7, #15]
	}
	lcd_send_cmd(pos_Addr);
 8000f52:	7bfb      	ldrb	r3, [r7, #15]
 8000f54:	4618      	mov	r0, r3
 8000f56:	f7ff ff39 	bl	8000dcc <lcd_send_cmd>
}
 8000f5a:	bf00      	nop
 8000f5c:	3710      	adds	r7, #16
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
	...

08000f64 <lcd_send_number>:

void lcd_send_number(uint8_t num) {
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	71fb      	strb	r3, [r7, #7]
    if (num < 10) {
 8000f6e:	79fb      	ldrb	r3, [r7, #7]
 8000f70:	2b09      	cmp	r3, #9
 8000f72:	d806      	bhi.n	8000f82 <lcd_send_number+0x1e>
        lcd_send_data(num + '0');
 8000f74:	79fb      	ldrb	r3, [r7, #7]
 8000f76:	3330      	adds	r3, #48	; 0x30
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f7ff ff56 	bl	8000e2c <lcd_send_data>
    } else {
        lcd_send_data((num / 10) + '0');
        lcd_send_data((num % 10) + '0');
    }
}
 8000f80:	e01a      	b.n	8000fb8 <lcd_send_number+0x54>
        lcd_send_data((num / 10) + '0');
 8000f82:	79fb      	ldrb	r3, [r7, #7]
 8000f84:	4a0e      	ldr	r2, [pc, #56]	; (8000fc0 <lcd_send_number+0x5c>)
 8000f86:	fba2 2303 	umull	r2, r3, r2, r3
 8000f8a:	08db      	lsrs	r3, r3, #3
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	3330      	adds	r3, #48	; 0x30
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	4618      	mov	r0, r3
 8000f94:	f7ff ff4a 	bl	8000e2c <lcd_send_data>
        lcd_send_data((num % 10) + '0');
 8000f98:	79fa      	ldrb	r2, [r7, #7]
 8000f9a:	4b09      	ldr	r3, [pc, #36]	; (8000fc0 <lcd_send_number+0x5c>)
 8000f9c:	fba3 1302 	umull	r1, r3, r3, r2
 8000fa0:	08d9      	lsrs	r1, r3, #3
 8000fa2:	460b      	mov	r3, r1
 8000fa4:	009b      	lsls	r3, r3, #2
 8000fa6:	440b      	add	r3, r1
 8000fa8:	005b      	lsls	r3, r3, #1
 8000faa:	1ad3      	subs	r3, r2, r3
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	3330      	adds	r3, #48	; 0x30
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f7ff ff3a 	bl	8000e2c <lcd_send_data>
}
 8000fb8:	bf00      	nop
 8000fba:	3708      	adds	r7, #8
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	cccccccd 	.word	0xcccccccd

08000fc4 <updateLCDBuffer_Auto>:

void updateLCDBuffer_Auto() {
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
	if (system_state != NORMAL_STATE) return;
 8000fc8:	4b3c      	ldr	r3, [pc, #240]	; (80010bc <updateLCDBuffer_Auto+0xf8>)
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d172      	bne.n	80010b6 <updateLCDBuffer_Auto+0xf2>
	lcd_goto_XY(0,0);
 8000fd0:	2100      	movs	r1, #0
 8000fd2:	2000      	movs	r0, #0
 8000fd4:	f7ff ffa4 	bl	8000f20 <lcd_goto_XY>
	lcd_send_string("AUTO MODE");
 8000fd8:	4839      	ldr	r0, [pc, #228]	; (80010c0 <updateLCDBuffer_Auto+0xfc>)
 8000fda:	f7ff ff85 	bl	8000ee8 <lcd_send_string>
	lcd_goto_XY(1,0);
 8000fde:	2100      	movs	r1, #0
 8000fe0:	2001      	movs	r0, #1
 8000fe2:	f7ff ff9d 	bl	8000f20 <lcd_goto_XY>
	switch (light_state1) {
 8000fe6:	4b37      	ldr	r3, [pc, #220]	; (80010c4 <updateLCDBuffer_Auto+0x100>)
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	2b02      	cmp	r3, #2
 8000fec:	d020      	beq.n	8001030 <updateLCDBuffer_Auto+0x6c>
 8000fee:	2b02      	cmp	r3, #2
 8000ff0:	dc2b      	bgt.n	800104a <updateLCDBuffer_Auto+0x86>
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d002      	beq.n	8000ffc <updateLCDBuffer_Auto+0x38>
 8000ff6:	2b01      	cmp	r3, #1
 8000ff8:	d00d      	beq.n	8001016 <updateLCDBuffer_Auto+0x52>
 8000ffa:	e026      	b.n	800104a <updateLCDBuffer_Auto+0x86>
		case (RED_STATE): {
			lcd_send_string("R: ");
 8000ffc:	4832      	ldr	r0, [pc, #200]	; (80010c8 <updateLCDBuffer_Auto+0x104>)
 8000ffe:	f7ff ff73 	bl	8000ee8 <lcd_send_string>
			lcd_goto_XY(1,3);
 8001002:	2103      	movs	r1, #3
 8001004:	2001      	movs	r0, #1
 8001006:	f7ff ff8b 	bl	8000f20 <lcd_goto_XY>
			lcd_send_number(Red_Counter_temp1 );
 800100a:	4b30      	ldr	r3, [pc, #192]	; (80010cc <updateLCDBuffer_Auto+0x108>)
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	4618      	mov	r0, r3
 8001010:	f7ff ffa8 	bl	8000f64 <lcd_send_number>
		} break;
 8001014:	e019      	b.n	800104a <updateLCDBuffer_Auto+0x86>
		case (GREEN_STATE): {
			lcd_send_string("G: ");
 8001016:	482e      	ldr	r0, [pc, #184]	; (80010d0 <updateLCDBuffer_Auto+0x10c>)
 8001018:	f7ff ff66 	bl	8000ee8 <lcd_send_string>
			lcd_goto_XY(1,3);
 800101c:	2103      	movs	r1, #3
 800101e:	2001      	movs	r0, #1
 8001020:	f7ff ff7e 	bl	8000f20 <lcd_goto_XY>
			lcd_send_number(Green_Counter_temp1 );
 8001024:	4b2b      	ldr	r3, [pc, #172]	; (80010d4 <updateLCDBuffer_Auto+0x110>)
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	4618      	mov	r0, r3
 800102a:	f7ff ff9b 	bl	8000f64 <lcd_send_number>
		} break;
 800102e:	e00c      	b.n	800104a <updateLCDBuffer_Auto+0x86>
		case (YELLOW_STATE): {
				lcd_send_string("Y: ");
 8001030:	4829      	ldr	r0, [pc, #164]	; (80010d8 <updateLCDBuffer_Auto+0x114>)
 8001032:	f7ff ff59 	bl	8000ee8 <lcd_send_string>
				lcd_goto_XY(1,3);
 8001036:	2103      	movs	r1, #3
 8001038:	2001      	movs	r0, #1
 800103a:	f7ff ff71 	bl	8000f20 <lcd_goto_XY>
				lcd_send_number(Yellow_Counter_temp1);
 800103e:	4b27      	ldr	r3, [pc, #156]	; (80010dc <updateLCDBuffer_Auto+0x118>)
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	4618      	mov	r0, r3
 8001044:	f7ff ff8e 	bl	8000f64 <lcd_send_number>
			} break;
 8001048:	bf00      	nop

	}

	lcd_goto_XY(1,8);
 800104a:	2108      	movs	r1, #8
 800104c:	2001      	movs	r0, #1
 800104e:	f7ff ff67 	bl	8000f20 <lcd_goto_XY>
	switch (light_state2) {
 8001052:	4b23      	ldr	r3, [pc, #140]	; (80010e0 <updateLCDBuffer_Auto+0x11c>)
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	2b02      	cmp	r3, #2
 8001058:	d020      	beq.n	800109c <updateLCDBuffer_Auto+0xd8>
 800105a:	2b02      	cmp	r3, #2
 800105c:	dc2c      	bgt.n	80010b8 <updateLCDBuffer_Auto+0xf4>
 800105e:	2b00      	cmp	r3, #0
 8001060:	d002      	beq.n	8001068 <updateLCDBuffer_Auto+0xa4>
 8001062:	2b01      	cmp	r3, #1
 8001064:	d00d      	beq.n	8001082 <updateLCDBuffer_Auto+0xbe>
 8001066:	e027      	b.n	80010b8 <updateLCDBuffer_Auto+0xf4>
		case (RED_STATE): {
			lcd_send_string("R: ");
 8001068:	4817      	ldr	r0, [pc, #92]	; (80010c8 <updateLCDBuffer_Auto+0x104>)
 800106a:	f7ff ff3d 	bl	8000ee8 <lcd_send_string>
			lcd_goto_XY(1,11);
 800106e:	210b      	movs	r1, #11
 8001070:	2001      	movs	r0, #1
 8001072:	f7ff ff55 	bl	8000f20 <lcd_goto_XY>
			lcd_send_number(Red_Counter_temp2);
 8001076:	4b1b      	ldr	r3, [pc, #108]	; (80010e4 <updateLCDBuffer_Auto+0x120>)
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	4618      	mov	r0, r3
 800107c:	f7ff ff72 	bl	8000f64 <lcd_send_number>
		} break;
 8001080:	e01a      	b.n	80010b8 <updateLCDBuffer_Auto+0xf4>

		case (GREEN_STATE): {
			lcd_send_string("G: ");
 8001082:	4813      	ldr	r0, [pc, #76]	; (80010d0 <updateLCDBuffer_Auto+0x10c>)
 8001084:	f7ff ff30 	bl	8000ee8 <lcd_send_string>
			lcd_goto_XY(1,11);
 8001088:	210b      	movs	r1, #11
 800108a:	2001      	movs	r0, #1
 800108c:	f7ff ff48 	bl	8000f20 <lcd_goto_XY>
			lcd_send_number(Green_Counter_temp2 );
 8001090:	4b15      	ldr	r3, [pc, #84]	; (80010e8 <updateLCDBuffer_Auto+0x124>)
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	4618      	mov	r0, r3
 8001096:	f7ff ff65 	bl	8000f64 <lcd_send_number>
		} break;
 800109a:	e00d      	b.n	80010b8 <updateLCDBuffer_Auto+0xf4>

		case (YELLOW_STATE): {
			lcd_send_string("Y: ");
 800109c:	480e      	ldr	r0, [pc, #56]	; (80010d8 <updateLCDBuffer_Auto+0x114>)
 800109e:	f7ff ff23 	bl	8000ee8 <lcd_send_string>
			lcd_goto_XY(1,11);
 80010a2:	210b      	movs	r1, #11
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff ff3b 	bl	8000f20 <lcd_goto_XY>
			lcd_send_number(Yellow_Counter_temp2 );
 80010aa:	4b10      	ldr	r3, [pc, #64]	; (80010ec <updateLCDBuffer_Auto+0x128>)
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff ff58 	bl	8000f64 <lcd_send_number>
		} break;
 80010b4:	e000      	b.n	80010b8 <updateLCDBuffer_Auto+0xf4>
	if (system_state != NORMAL_STATE) return;
 80010b6:	bf00      	nop
	}
}
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	20000121 	.word	0x20000121
 80010c0:	08003f0c 	.word	0x08003f0c
 80010c4:	20000124 	.word	0x20000124
 80010c8:	08003f18 	.word	0x08003f18
 80010cc:	2000006f 	.word	0x2000006f
 80010d0:	08003f1c 	.word	0x08003f1c
 80010d4:	20000071 	.word	0x20000071
 80010d8:	08003f20 	.word	0x08003f20
 80010dc:	20000070 	.word	0x20000070
 80010e0:	20000068 	.word	0x20000068
 80010e4:	20000072 	.word	0x20000072
 80010e8:	20000074 	.word	0x20000074
 80010ec:	20000073 	.word	0x20000073

080010f0 <updateLCDBuffer_Manual>:

void updateLCDBuffer_Manual() {
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
    if (system_state != MANUAL_STATE) return;
 80010f4:	4b0e      	ldr	r3, [pc, #56]	; (8001130 <updateLCDBuffer_Manual+0x40>)
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	2b01      	cmp	r3, #1
 80010fa:	d116      	bne.n	800112a <updateLCDBuffer_Manual+0x3a>

    lcd_goto_XY(0,0);
 80010fc:	2100      	movs	r1, #0
 80010fe:	2000      	movs	r0, #0
 8001100:	f7ff ff0e 	bl	8000f20 <lcd_goto_XY>
    lcd_send_string("MANUAL MODE ");
 8001104:	480b      	ldr	r0, [pc, #44]	; (8001134 <updateLCDBuffer_Manual+0x44>)
 8001106:	f7ff feef 	bl	8000ee8 <lcd_send_string>

    lcd_goto_XY(1,0);
 800110a:	2100      	movs	r1, #0
 800110c:	2001      	movs	r0, #1
 800110e:	f7ff ff07 	bl	8000f20 <lcd_goto_XY>
    if (light_state1 == RED_STATE) {
 8001112:	4b09      	ldr	r3, [pc, #36]	; (8001138 <updateLCDBuffer_Manual+0x48>)
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d103      	bne.n	8001122 <updateLCDBuffer_Manual+0x32>
        lcd_send_string("RED   GREEN");
 800111a:	4808      	ldr	r0, [pc, #32]	; (800113c <updateLCDBuffer_Manual+0x4c>)
 800111c:	f7ff fee4 	bl	8000ee8 <lcd_send_string>
 8001120:	e004      	b.n	800112c <updateLCDBuffer_Manual+0x3c>
    } else {
        lcd_send_string("GREEN  RED ");
 8001122:	4807      	ldr	r0, [pc, #28]	; (8001140 <updateLCDBuffer_Manual+0x50>)
 8001124:	f7ff fee0 	bl	8000ee8 <lcd_send_string>
 8001128:	e000      	b.n	800112c <updateLCDBuffer_Manual+0x3c>
    if (system_state != MANUAL_STATE) return;
 800112a:	bf00      	nop
    }
}
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	20000121 	.word	0x20000121
 8001134:	08003f24 	.word	0x08003f24
 8001138:	20000124 	.word	0x20000124
 800113c:	08003f34 	.word	0x08003f34
 8001140:	08003f40 	.word	0x08003f40

08001144 <updateLCDBuffer_Tunning>:


void updateLCDBuffer_Tunning() {
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
	if (system_state != TUNNING_STATE) return;
 8001148:	4b2b      	ldr	r3, [pc, #172]	; (80011f8 <updateLCDBuffer_Tunning+0xb4>)
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	2b02      	cmp	r3, #2
 800114e:	d150      	bne.n	80011f2 <updateLCDBuffer_Tunning+0xae>
	lcd_goto_XY(0,0);
 8001150:	2100      	movs	r1, #0
 8001152:	2000      	movs	r0, #0
 8001154:	f7ff fee4 	bl	8000f20 <lcd_goto_XY>
	lcd_send_string("TUNNING MODE");
 8001158:	4828      	ldr	r0, [pc, #160]	; (80011fc <updateLCDBuffer_Tunning+0xb8>)
 800115a:	f7ff fec5 	bl	8000ee8 <lcd_send_string>
	lcd_goto_XY(1,0);
 800115e:	2100      	movs	r1, #0
 8001160:	2001      	movs	r0, #1
 8001162:	f7ff fedd 	bl	8000f20 <lcd_goto_XY>
	lcd_send_string("M: ");
 8001166:	4826      	ldr	r0, [pc, #152]	; (8001200 <updateLCDBuffer_Tunning+0xbc>)
 8001168:	f7ff febe 	bl	8000ee8 <lcd_send_string>
	lcd_goto_XY(1,3);
 800116c:	2103      	movs	r1, #3
 800116e:	2001      	movs	r0, #1
 8001170:	f7ff fed6 	bl	8000f20 <lcd_goto_XY>
	switch (setting_state) {
 8001174:	4b23      	ldr	r3, [pc, #140]	; (8001204 <updateLCDBuffer_Tunning+0xc0>)
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	2b02      	cmp	r3, #2
 800117a:	d00e      	beq.n	800119a <updateLCDBuffer_Tunning+0x56>
 800117c:	2b02      	cmp	r3, #2
 800117e:	dc10      	bgt.n	80011a2 <updateLCDBuffer_Tunning+0x5e>
 8001180:	2b00      	cmp	r3, #0
 8001182:	d002      	beq.n	800118a <updateLCDBuffer_Tunning+0x46>
 8001184:	2b01      	cmp	r3, #1
 8001186:	d004      	beq.n	8001192 <updateLCDBuffer_Tunning+0x4e>
 8001188:	e00b      	b.n	80011a2 <updateLCDBuffer_Tunning+0x5e>
		case TUNNING_RED_STATE: {
			lcd_send_string("R");
 800118a:	481f      	ldr	r0, [pc, #124]	; (8001208 <updateLCDBuffer_Tunning+0xc4>)
 800118c:	f7ff feac 	bl	8000ee8 <lcd_send_string>
		} break;
 8001190:	e007      	b.n	80011a2 <updateLCDBuffer_Tunning+0x5e>

		case TUNNING_YELLOW_STATE: {
			lcd_send_string("Y");
 8001192:	481e      	ldr	r0, [pc, #120]	; (800120c <updateLCDBuffer_Tunning+0xc8>)
 8001194:	f7ff fea8 	bl	8000ee8 <lcd_send_string>
		} break;
 8001198:	e003      	b.n	80011a2 <updateLCDBuffer_Tunning+0x5e>

		case TUNNING_GREEN_STATE: {
			lcd_send_string("G");
 800119a:	481d      	ldr	r0, [pc, #116]	; (8001210 <updateLCDBuffer_Tunning+0xcc>)
 800119c:	f7ff fea4 	bl	8000ee8 <lcd_send_string>
		} break;
 80011a0:	bf00      	nop
	}
	lcd_goto_XY(1,8);
 80011a2:	2108      	movs	r1, #8
 80011a4:	2001      	movs	r0, #1
 80011a6:	f7ff febb 	bl	8000f20 <lcd_goto_XY>
	lcd_send_string("N: ");
 80011aa:	481a      	ldr	r0, [pc, #104]	; (8001214 <updateLCDBuffer_Tunning+0xd0>)
 80011ac:	f7ff fe9c 	bl	8000ee8 <lcd_send_string>
	lcd_goto_XY(1,11);
 80011b0:	210b      	movs	r1, #11
 80011b2:	2001      	movs	r0, #1
 80011b4:	f7ff feb4 	bl	8000f20 <lcd_goto_XY>
	switch (setting_state) {
 80011b8:	4b12      	ldr	r3, [pc, #72]	; (8001204 <updateLCDBuffer_Tunning+0xc0>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	2b02      	cmp	r3, #2
 80011be:	d012      	beq.n	80011e6 <updateLCDBuffer_Tunning+0xa2>
 80011c0:	2b02      	cmp	r3, #2
 80011c2:	dc17      	bgt.n	80011f4 <updateLCDBuffer_Tunning+0xb0>
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d002      	beq.n	80011ce <updateLCDBuffer_Tunning+0x8a>
 80011c8:	2b01      	cmp	r3, #1
 80011ca:	d006      	beq.n	80011da <updateLCDBuffer_Tunning+0x96>
 80011cc:	e012      	b.n	80011f4 <updateLCDBuffer_Tunning+0xb0>
		case TUNNING_RED_STATE: {
			lcd_send_number(Pre_Red_Counter);
 80011ce:	4b12      	ldr	r3, [pc, #72]	; (8001218 <updateLCDBuffer_Tunning+0xd4>)
 80011d0:	781b      	ldrb	r3, [r3, #0]
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7ff fec6 	bl	8000f64 <lcd_send_number>
		} break;
 80011d8:	e00c      	b.n	80011f4 <updateLCDBuffer_Tunning+0xb0>

		case TUNNING_YELLOW_STATE: {
			lcd_send_number(Pre_Yellow_Counter);
 80011da:	4b10      	ldr	r3, [pc, #64]	; (800121c <updateLCDBuffer_Tunning+0xd8>)
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	4618      	mov	r0, r3
 80011e0:	f7ff fec0 	bl	8000f64 <lcd_send_number>
		} break;
 80011e4:	e006      	b.n	80011f4 <updateLCDBuffer_Tunning+0xb0>

		case TUNNING_GREEN_STATE: {
			lcd_send_number(Pre_Green_Counter);
 80011e6:	4b0e      	ldr	r3, [pc, #56]	; (8001220 <updateLCDBuffer_Tunning+0xdc>)
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	4618      	mov	r0, r3
 80011ec:	f7ff feba 	bl	8000f64 <lcd_send_number>
		} break;
 80011f0:	e000      	b.n	80011f4 <updateLCDBuffer_Tunning+0xb0>
	if (system_state != TUNNING_STATE) return;
 80011f2:	bf00      	nop
	}
}
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	20000121 	.word	0x20000121
 80011fc:	08003f4c 	.word	0x08003f4c
 8001200:	08003f5c 	.word	0x08003f5c
 8001204:	20000122 	.word	0x20000122
 8001208:	08003f60 	.word	0x08003f60
 800120c:	08003f64 	.word	0x08003f64
 8001210:	08003f68 	.word	0x08003f68
 8001214:	08003f6c 	.word	0x08003f6c
 8001218:	20000069 	.word	0x20000069
 800121c:	2000006a 	.word	0x2000006a
 8001220:	2000006b 	.word	0x2000006b

08001224 <updateLCDBuffer>:


void updateLCDBuffer() {
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0
	lcd_goto_XY(0,0);
 8001228:	2100      	movs	r1, #0
 800122a:	2000      	movs	r0, #0
 800122c:	f7ff fe78 	bl	8000f20 <lcd_goto_XY>
	lcd_send_string("                ");
 8001230:	4808      	ldr	r0, [pc, #32]	; (8001254 <updateLCDBuffer+0x30>)
 8001232:	f7ff fe59 	bl	8000ee8 <lcd_send_string>
	lcd_goto_XY(1,0);
 8001236:	2100      	movs	r1, #0
 8001238:	2001      	movs	r0, #1
 800123a:	f7ff fe71 	bl	8000f20 <lcd_goto_XY>
	lcd_send_string("                ");
 800123e:	4805      	ldr	r0, [pc, #20]	; (8001254 <updateLCDBuffer+0x30>)
 8001240:	f7ff fe52 	bl	8000ee8 <lcd_send_string>
	updateLCDBuffer_Auto();
 8001244:	f7ff febe 	bl	8000fc4 <updateLCDBuffer_Auto>
	updateLCDBuffer_Manual();
 8001248:	f7ff ff52 	bl	80010f0 <updateLCDBuffer_Manual>
	updateLCDBuffer_Tunning();
 800124c:	f7ff ff7a 	bl	8001144 <updateLCDBuffer_Tunning>
}
 8001250:	bf00      	nop
 8001252:	bd80      	pop	{r7, pc}
 8001254:	08003f70 	.word	0x08003f70

08001258 <RGB_TrafficLight_Init>:
#include "led_traffic.h"

void RGB_TrafficLight_Init(RGB_TrafficLight_t* RGB_tl,
                           uint16_t MODULED_A_Pin, uint16_t MODULED_B_Pin,
                           GPIO_TypeDef * MODULED_A_Port, GPIO_TypeDef * MODULED_B_Port)
{
 8001258:	b480      	push	{r7}
 800125a:	b085      	sub	sp, #20
 800125c:	af00      	add	r7, sp, #0
 800125e:	60f8      	str	r0, [r7, #12]
 8001260:	607b      	str	r3, [r7, #4]
 8001262:	460b      	mov	r3, r1
 8001264:	817b      	strh	r3, [r7, #10]
 8001266:	4613      	mov	r3, r2
 8001268:	813b      	strh	r3, [r7, #8]
    RGB_tl->MODULED_A_Pin  = MODULED_A_Pin;
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	897a      	ldrh	r2, [r7, #10]
 800126e:	801a      	strh	r2, [r3, #0]
    RGB_tl->MODULED_B_Pin  = MODULED_B_Pin;
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	893a      	ldrh	r2, [r7, #8]
 8001274:	805a      	strh	r2, [r3, #2]

    RGB_tl->MODULED_A_Port = MODULED_A_Port;
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	687a      	ldr	r2, [r7, #4]
 800127a:	605a      	str	r2, [r3, #4]
    RGB_tl->MODULED_B_Port = MODULED_B_Port;
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	69ba      	ldr	r2, [r7, #24]
 8001280:	609a      	str	r2, [r3, #8]
}
 8001282:	bf00      	nop
 8001284:	3714      	adds	r7, #20
 8001286:	46bd      	mov	sp, r7
 8001288:	bc80      	pop	{r7}
 800128a:	4770      	bx	lr

0800128c <RGB_TrafficLight_TurnOn>:

void RGB_TrafficLight_TurnOn(RGB_TrafficLight_t RGB_tl, uint8_t State)
{
 800128c:	b590      	push	{r4, r7, lr}
 800128e:	b085      	sub	sp, #20
 8001290:	af00      	add	r7, sp, #0
 8001292:	1d3c      	adds	r4, r7, #4
 8001294:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001298:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_WritePin(RGB_tl.MODULED_A_Port, RGB_tl.MODULED_A_Pin, GPIO_PIN_RESET);
 800129a:	68bb      	ldr	r3, [r7, #8]
 800129c:	88b9      	ldrh	r1, [r7, #4]
 800129e:	2200      	movs	r2, #0
 80012a0:	4618      	mov	r0, r3
 80012a2:	f001 f95a 	bl	800255a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RGB_tl.MODULED_B_Port, RGB_tl.MODULED_B_Pin, GPIO_PIN_RESET);
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	88f9      	ldrh	r1, [r7, #6]
 80012aa:	2200      	movs	r2, #0
 80012ac:	4618      	mov	r0, r3
 80012ae:	f001 f954 	bl	800255a <HAL_GPIO_WritePin>

    if(State == RED_STATE){
 80012b2:	78fb      	ldrb	r3, [r7, #3]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d10c      	bne.n	80012d2 <RGB_TrafficLight_TurnOn+0x46>
        HAL_GPIO_WritePin(RGB_tl.MODULED_A_Port, RGB_tl.MODULED_A_Pin, GPIO_PIN_SET);
 80012b8:	68bb      	ldr	r3, [r7, #8]
 80012ba:	88b9      	ldrh	r1, [r7, #4]
 80012bc:	2201      	movs	r2, #1
 80012be:	4618      	mov	r0, r3
 80012c0:	f001 f94b 	bl	800255a <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(RGB_tl.MODULED_B_Port, RGB_tl.MODULED_B_Pin, GPIO_PIN_SET);
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	88f9      	ldrh	r1, [r7, #6]
 80012c8:	2201      	movs	r2, #1
 80012ca:	4618      	mov	r0, r3
 80012cc:	f001 f945 	bl	800255a <HAL_GPIO_WritePin>
    }
    else { // GREEN
        HAL_GPIO_WritePin(RGB_tl.MODULED_A_Port, RGB_tl.MODULED_A_Pin, GPIO_PIN_RESET);
        HAL_GPIO_WritePin(RGB_tl.MODULED_B_Port, RGB_tl.MODULED_B_Pin, GPIO_PIN_SET);
    }
}
 80012d0:	e01b      	b.n	800130a <RGB_TrafficLight_TurnOn+0x7e>
    else if(State == YELLOW_STATE){
 80012d2:	78fb      	ldrb	r3, [r7, #3]
 80012d4:	2b02      	cmp	r3, #2
 80012d6:	d10c      	bne.n	80012f2 <RGB_TrafficLight_TurnOn+0x66>
        HAL_GPIO_WritePin(RGB_tl.MODULED_A_Port, RGB_tl.MODULED_A_Pin, GPIO_PIN_SET);
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	88b9      	ldrh	r1, [r7, #4]
 80012dc:	2201      	movs	r2, #1
 80012de:	4618      	mov	r0, r3
 80012e0:	f001 f93b 	bl	800255a <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(RGB_tl.MODULED_B_Port, RGB_tl.MODULED_B_Pin, GPIO_PIN_RESET);
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	88f9      	ldrh	r1, [r7, #6]
 80012e8:	2200      	movs	r2, #0
 80012ea:	4618      	mov	r0, r3
 80012ec:	f001 f935 	bl	800255a <HAL_GPIO_WritePin>
}
 80012f0:	e00b      	b.n	800130a <RGB_TrafficLight_TurnOn+0x7e>
        HAL_GPIO_WritePin(RGB_tl.MODULED_A_Port, RGB_tl.MODULED_A_Pin, GPIO_PIN_RESET);
 80012f2:	68bb      	ldr	r3, [r7, #8]
 80012f4:	88b9      	ldrh	r1, [r7, #4]
 80012f6:	2200      	movs	r2, #0
 80012f8:	4618      	mov	r0, r3
 80012fa:	f001 f92e 	bl	800255a <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(RGB_tl.MODULED_B_Port, RGB_tl.MODULED_B_Pin, GPIO_PIN_SET);
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	88f9      	ldrh	r1, [r7, #6]
 8001302:	2201      	movs	r2, #1
 8001304:	4618      	mov	r0, r3
 8001306:	f001 f928 	bl	800255a <HAL_GPIO_WritePin>
}
 800130a:	bf00      	nop
 800130c:	3714      	adds	r7, #20
 800130e:	46bd      	mov	sp, r7
 8001310:	bd90      	pop	{r4, r7, pc}
	...

08001314 <RGB_TrafficLight_Blink>:

void RGB_TrafficLight_Blink(RGB_TrafficLight_t RGB_tl, uint8_t State)
{
 8001314:	b590      	push	{r4, r7, lr}
 8001316:	b085      	sub	sp, #20
 8001318:	af00      	add	r7, sp, #0
 800131a:	1d3c      	adds	r4, r7, #4
 800131c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001320:	70fb      	strb	r3, [r7, #3]
    if (blink) {
 8001322:	4b0d      	ldr	r3, [pc, #52]	; (8001358 <RGB_TrafficLight_Blink+0x44>)
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d00c      	beq.n	8001344 <RGB_TrafficLight_Blink+0x30>
        HAL_GPIO_WritePin(RGB_tl.MODULED_A_Port, RGB_tl.MODULED_A_Pin, GPIO_PIN_RESET);
 800132a:	68bb      	ldr	r3, [r7, #8]
 800132c:	88b9      	ldrh	r1, [r7, #4]
 800132e:	2200      	movs	r2, #0
 8001330:	4618      	mov	r0, r3
 8001332:	f001 f912 	bl	800255a <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(RGB_tl.MODULED_B_Port, RGB_tl.MODULED_B_Pin, GPIO_PIN_RESET);
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	88f9      	ldrh	r1, [r7, #6]
 800133a:	2200      	movs	r2, #0
 800133c:	4618      	mov	r0, r3
 800133e:	f001 f90c 	bl	800255a <HAL_GPIO_WritePin>
    }
    else {
        RGB_TrafficLight_TurnOn(RGB_tl, State);
    }
}
 8001342:	e004      	b.n	800134e <RGB_TrafficLight_Blink+0x3a>
        RGB_TrafficLight_TurnOn(RGB_tl, State);
 8001344:	78fb      	ldrb	r3, [r7, #3]
 8001346:	1d3a      	adds	r2, r7, #4
 8001348:	ca07      	ldmia	r2, {r0, r1, r2}
 800134a:	f7ff ff9f 	bl	800128c <RGB_TrafficLight_TurnOn>
}
 800134e:	bf00      	nop
 8001350:	3714      	adds	r7, #20
 8001352:	46bd      	mov	sp, r7
 8001354:	bd90      	pop	{r4, r7, pc}
 8001356:	bf00      	nop
 8001358:	20000075 	.word	0x20000075

0800135c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001362:	f000 fdcb 	bl	8001efc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001366:	f000 f861 	bl	800142c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800136a:	f000 f91b 	bl	80015a4 <MX_GPIO_Init>
  MX_I2C1_Init();
 800136e:	f000 f89f 	bl	80014b0 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001372:	f000 f8cb 	bl	800150c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001376:	4824      	ldr	r0, [pc, #144]	; (8001408 <main+0xac>)
 8001378:	f002 f9ee 	bl	8003758 <HAL_TIM_Base_Start_IT>
  button_init();
 800137c:	f7fe fee6 	bl	800014c <button_init>
  lcd_init();
 8001380:	f7ff fd84 	bl	8000e8c <lcd_init>

    RGB_TrafficLight_Init(&RGB_tl1, MODULED_1A_Pin, MODULED_1B_Pin,
 8001384:	4b21      	ldr	r3, [pc, #132]	; (800140c <main+0xb0>)
 8001386:	9300      	str	r3, [sp, #0]
 8001388:	4b20      	ldr	r3, [pc, #128]	; (800140c <main+0xb0>)
 800138a:	2208      	movs	r2, #8
 800138c:	2120      	movs	r1, #32
 800138e:	4820      	ldr	r0, [pc, #128]	; (8001410 <main+0xb4>)
 8001390:	f7ff ff62 	bl	8001258 <RGB_TrafficLight_Init>
                          MODULED_1A_GPIO_Port, MODULED_1B_GPIO_Port);

    RGB_TrafficLight_Init(&RGB_tl2, MODULED_2A_Pin, MODULED_2B_Pin,
 8001394:	4b1d      	ldr	r3, [pc, #116]	; (800140c <main+0xb0>)
 8001396:	9300      	str	r3, [sp, #0]
 8001398:	4b1c      	ldr	r3, [pc, #112]	; (800140c <main+0xb0>)
 800139a:	2210      	movs	r2, #16
 800139c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013a0:	481c      	ldr	r0, [pc, #112]	; (8001414 <main+0xb8>)
 80013a2:	f7ff ff59 	bl	8001258 <RGB_TrafficLight_Init>
                          MODULED_2A_GPIO_Port, MODULED_2B_GPIO_Port);
    init_automatic_mode();
 80013a6:	f7ff f8dd 	bl	8000564 <init_automatic_mode>

      // === CÀI ĐẶT SCHEDULER ===
      SCH_Init();
 80013aa:	f000 f99b 	bl	80016e4 <SCH_Init>


      SCH_Add_Task(timer_run, 0, 1);
 80013ae:	2201      	movs	r2, #1
 80013b0:	2100      	movs	r1, #0
 80013b2:	4819      	ldr	r0, [pc, #100]	; (8001418 <main+0xbc>)
 80013b4:	f000 f9e0 	bl	8001778 <SCH_Add_Task>
      // 1. Quét phím: Chạy mỗi 10ms (Period = 1)
      SCH_Add_Task(getKeyInput, 0, 1);
 80013b8:	2201      	movs	r2, #1
 80013ba:	2100      	movs	r1, #0
 80013bc:	4817      	ldr	r0, [pc, #92]	; (800141c <main+0xc0>)
 80013be:	f000 f9db 	bl	8001778 <SCH_Add_Task>

      // 2. Các máy trạng thái FSM: Chạy mỗi 10ms để kiểm tra cờ timer và nút bấm
      SCH_Add_Task(fsm_automatic_run, 0, 1);
 80013c2:	2201      	movs	r2, #1
 80013c4:	2100      	movs	r1, #0
 80013c6:	4816      	ldr	r0, [pc, #88]	; (8001420 <main+0xc4>)
 80013c8:	f000 f9d6 	bl	8001778 <SCH_Add_Task>
      SCH_Add_Task(fsm_tunning_run, 0, 1);
 80013cc:	2201      	movs	r2, #1
 80013ce:	2100      	movs	r1, #0
 80013d0:	4814      	ldr	r0, [pc, #80]	; (8001424 <main+0xc8>)
 80013d2:	f000 f9d1 	bl	8001778 <SCH_Add_Task>
      SCH_Add_Task(fsm_manual_run, 0, 1);
 80013d6:	2201      	movs	r2, #1
 80013d8:	2100      	movs	r1, #0
 80013da:	4813      	ldr	r0, [pc, #76]	; (8001428 <main+0xcc>)
 80013dc:	f000 f9cc 	bl	8001778 <SCH_Add_Task>

      /* USER CODE END 2 */

  /* USER CODE END 2 */
   setTimer0(2000);
 80013e0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80013e4:	f000 fbc0 	bl	8001b68 <setTimer0>
   setTimer1(3000);
 80013e8:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80013ec:	f000 fbd8 	bl	8001ba0 <setTimer1>
   setTimer2(10000);
 80013f0:	f242 7010 	movw	r0, #10000	; 0x2710
 80013f4:	f000 fbf0 	bl	8001bd8 <setTimer2>
   setTimer3(1000);
 80013f8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80013fc:	f000 fc08 	bl	8001c10 <setTimer3>
  {
    /* USER CODE END WHILE */
//       fsm_automatic_run();
//       fsm_tunning_run();
//       fsm_manual_run();
	  SCH_Dispatch_Tasks();
 8001400:	f000 fb84 	bl	8001b0c <SCH_Dispatch_Tasks>
 8001404:	e7fc      	b.n	8001400 <main+0xa4>
 8001406:	bf00      	nop
 8001408:	20000218 	.word	0x20000218
 800140c:	40010c00 	.word	0x40010c00
 8001410:	20000158 	.word	0x20000158
 8001414:	2000014c 	.word	0x2000014c
 8001418:	08001c49 	.word	0x08001c49
 800141c:	080002cd 	.word	0x080002cd
 8001420:	08000621 	.word	0x08000621
 8001424:	08000d89 	.word	0x08000d89
 8001428:	080008b1 	.word	0x080008b1

0800142c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b090      	sub	sp, #64	; 0x40
 8001430:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001432:	f107 0318 	add.w	r3, r7, #24
 8001436:	2228      	movs	r2, #40	; 0x28
 8001438:	2100      	movs	r1, #0
 800143a:	4618      	mov	r0, r3
 800143c:	f002 fd52 	bl	8003ee4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001440:	1d3b      	adds	r3, r7, #4
 8001442:	2200      	movs	r2, #0
 8001444:	601a      	str	r2, [r3, #0]
 8001446:	605a      	str	r2, [r3, #4]
 8001448:	609a      	str	r2, [r3, #8]
 800144a:	60da      	str	r2, [r3, #12]
 800144c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800144e:	2302      	movs	r3, #2
 8001450:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001452:	2301      	movs	r3, #1
 8001454:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001456:	2310      	movs	r3, #16
 8001458:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800145a:	2302      	movs	r3, #2
 800145c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800145e:	2300      	movs	r3, #0
 8001460:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001462:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001466:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001468:	f107 0318 	add.w	r3, r7, #24
 800146c:	4618      	mov	r0, r3
 800146e:	f001 fd29 	bl	8002ec4 <HAL_RCC_OscConfig>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001478:	f000 f917 	bl	80016aa <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800147c:	230f      	movs	r3, #15
 800147e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001480:	2302      	movs	r3, #2
 8001482:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001484:	2300      	movs	r3, #0
 8001486:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001488:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800148c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800148e:	2300      	movs	r3, #0
 8001490:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001492:	1d3b      	adds	r3, r7, #4
 8001494:	2102      	movs	r1, #2
 8001496:	4618      	mov	r0, r3
 8001498:	f001 ff94 	bl	80033c4 <HAL_RCC_ClockConfig>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80014a2:	f000 f902 	bl	80016aa <Error_Handler>
  }
}
 80014a6:	bf00      	nop
 80014a8:	3740      	adds	r7, #64	; 0x40
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
	...

080014b0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014b4:	4b12      	ldr	r3, [pc, #72]	; (8001500 <MX_I2C1_Init+0x50>)
 80014b6:	4a13      	ldr	r2, [pc, #76]	; (8001504 <MX_I2C1_Init+0x54>)
 80014b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80014ba:	4b11      	ldr	r3, [pc, #68]	; (8001500 <MX_I2C1_Init+0x50>)
 80014bc:	4a12      	ldr	r2, [pc, #72]	; (8001508 <MX_I2C1_Init+0x58>)
 80014be:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014c0:	4b0f      	ldr	r3, [pc, #60]	; (8001500 <MX_I2C1_Init+0x50>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80014c6:	4b0e      	ldr	r3, [pc, #56]	; (8001500 <MX_I2C1_Init+0x50>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014cc:	4b0c      	ldr	r3, [pc, #48]	; (8001500 <MX_I2C1_Init+0x50>)
 80014ce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80014d2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014d4:	4b0a      	ldr	r3, [pc, #40]	; (8001500 <MX_I2C1_Init+0x50>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80014da:	4b09      	ldr	r3, [pc, #36]	; (8001500 <MX_I2C1_Init+0x50>)
 80014dc:	2200      	movs	r2, #0
 80014de:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014e0:	4b07      	ldr	r3, [pc, #28]	; (8001500 <MX_I2C1_Init+0x50>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014e6:	4b06      	ldr	r3, [pc, #24]	; (8001500 <MX_I2C1_Init+0x50>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80014ec:	4804      	ldr	r0, [pc, #16]	; (8001500 <MX_I2C1_Init+0x50>)
 80014ee:	f001 f84d 	bl	800258c <HAL_I2C_Init>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d001      	beq.n	80014fc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80014f8:	f000 f8d7 	bl	80016aa <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80014fc:	bf00      	nop
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	200001c4 	.word	0x200001c4
 8001504:	40005400 	.word	0x40005400
 8001508:	000186a0 	.word	0x000186a0

0800150c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b086      	sub	sp, #24
 8001510:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001512:	f107 0308 	add.w	r3, r7, #8
 8001516:	2200      	movs	r2, #0
 8001518:	601a      	str	r2, [r3, #0]
 800151a:	605a      	str	r2, [r3, #4]
 800151c:	609a      	str	r2, [r3, #8]
 800151e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001520:	463b      	mov	r3, r7
 8001522:	2200      	movs	r2, #0
 8001524:	601a      	str	r2, [r3, #0]
 8001526:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001528:	4b1d      	ldr	r3, [pc, #116]	; (80015a0 <MX_TIM2_Init+0x94>)
 800152a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800152e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001530:	4b1b      	ldr	r3, [pc, #108]	; (80015a0 <MX_TIM2_Init+0x94>)
 8001532:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001536:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001538:	4b19      	ldr	r3, [pc, #100]	; (80015a0 <MX_TIM2_Init+0x94>)
 800153a:	2200      	movs	r2, #0
 800153c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800153e:	4b18      	ldr	r3, [pc, #96]	; (80015a0 <MX_TIM2_Init+0x94>)
 8001540:	2209      	movs	r2, #9
 8001542:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001544:	4b16      	ldr	r3, [pc, #88]	; (80015a0 <MX_TIM2_Init+0x94>)
 8001546:	2200      	movs	r2, #0
 8001548:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800154a:	4b15      	ldr	r3, [pc, #84]	; (80015a0 <MX_TIM2_Init+0x94>)
 800154c:	2200      	movs	r2, #0
 800154e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001550:	4813      	ldr	r0, [pc, #76]	; (80015a0 <MX_TIM2_Init+0x94>)
 8001552:	f002 f8b1 	bl	80036b8 <HAL_TIM_Base_Init>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800155c:	f000 f8a5 	bl	80016aa <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001560:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001564:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001566:	f107 0308 	add.w	r3, r7, #8
 800156a:	4619      	mov	r1, r3
 800156c:	480c      	ldr	r0, [pc, #48]	; (80015a0 <MX_TIM2_Init+0x94>)
 800156e:	f002 fa35 	bl	80039dc <HAL_TIM_ConfigClockSource>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001578:	f000 f897 	bl	80016aa <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800157c:	2300      	movs	r3, #0
 800157e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001580:	2300      	movs	r3, #0
 8001582:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001584:	463b      	mov	r3, r7
 8001586:	4619      	mov	r1, r3
 8001588:	4805      	ldr	r0, [pc, #20]	; (80015a0 <MX_TIM2_Init+0x94>)
 800158a:	f002 fc17 	bl	8003dbc <HAL_TIMEx_MasterConfigSynchronization>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d001      	beq.n	8001598 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001594:	f000 f889 	bl	80016aa <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001598:	bf00      	nop
 800159a:	3718      	adds	r7, #24
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	20000218 	.word	0x20000218

080015a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b088      	sub	sp, #32
 80015a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015aa:	f107 0310 	add.w	r3, r7, #16
 80015ae:	2200      	movs	r2, #0
 80015b0:	601a      	str	r2, [r3, #0]
 80015b2:	605a      	str	r2, [r3, #4]
 80015b4:	609a      	str	r2, [r3, #8]
 80015b6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015b8:	4b30      	ldr	r3, [pc, #192]	; (800167c <MX_GPIO_Init+0xd8>)
 80015ba:	699b      	ldr	r3, [r3, #24]
 80015bc:	4a2f      	ldr	r2, [pc, #188]	; (800167c <MX_GPIO_Init+0xd8>)
 80015be:	f043 0308 	orr.w	r3, r3, #8
 80015c2:	6193      	str	r3, [r2, #24]
 80015c4:	4b2d      	ldr	r3, [pc, #180]	; (800167c <MX_GPIO_Init+0xd8>)
 80015c6:	699b      	ldr	r3, [r3, #24]
 80015c8:	f003 0308 	and.w	r3, r3, #8
 80015cc:	60fb      	str	r3, [r7, #12]
 80015ce:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015d0:	4b2a      	ldr	r3, [pc, #168]	; (800167c <MX_GPIO_Init+0xd8>)
 80015d2:	699b      	ldr	r3, [r3, #24]
 80015d4:	4a29      	ldr	r2, [pc, #164]	; (800167c <MX_GPIO_Init+0xd8>)
 80015d6:	f043 0310 	orr.w	r3, r3, #16
 80015da:	6193      	str	r3, [r2, #24]
 80015dc:	4b27      	ldr	r3, [pc, #156]	; (800167c <MX_GPIO_Init+0xd8>)
 80015de:	699b      	ldr	r3, [r3, #24]
 80015e0:	f003 0310 	and.w	r3, r3, #16
 80015e4:	60bb      	str	r3, [r7, #8]
 80015e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015e8:	4b24      	ldr	r3, [pc, #144]	; (800167c <MX_GPIO_Init+0xd8>)
 80015ea:	699b      	ldr	r3, [r3, #24]
 80015ec:	4a23      	ldr	r2, [pc, #140]	; (800167c <MX_GPIO_Init+0xd8>)
 80015ee:	f043 0304 	orr.w	r3, r3, #4
 80015f2:	6193      	str	r3, [r2, #24]
 80015f4:	4b21      	ldr	r3, [pc, #132]	; (800167c <MX_GPIO_Init+0xd8>)
 80015f6:	699b      	ldr	r3, [r3, #24]
 80015f8:	f003 0304 	and.w	r3, r3, #4
 80015fc:	607b      	str	r3, [r7, #4]
 80015fe:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MODULED_2A_Pin|MODULED_1B_Pin|MODULED_2B_Pin|MODULED_1A_Pin, GPIO_PIN_RESET);
 8001600:	2200      	movs	r2, #0
 8001602:	f44f 6187 	mov.w	r1, #1080	; 0x438
 8001606:	481e      	ldr	r0, [pc, #120]	; (8001680 <MX_GPIO_Init+0xdc>)
 8001608:	f000 ffa7 	bl	800255a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : MODULED_2A_Pin MODULED_1B_Pin MODULED_2B_Pin MODULED_1A_Pin */
  GPIO_InitStruct.Pin = MODULED_2A_Pin|MODULED_1B_Pin|MODULED_2B_Pin|MODULED_1A_Pin;
 800160c:	f44f 6387 	mov.w	r3, #1080	; 0x438
 8001610:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001612:	2301      	movs	r3, #1
 8001614:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001616:	2300      	movs	r3, #0
 8001618:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800161a:	2302      	movs	r3, #2
 800161c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800161e:	f107 0310 	add.w	r3, r7, #16
 8001622:	4619      	mov	r1, r3
 8001624:	4816      	ldr	r0, [pc, #88]	; (8001680 <MX_GPIO_Init+0xdc>)
 8001626:	f000 fdfd 	bl	8002224 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON3_Pin */
  GPIO_InitStruct.Pin = BUTTON3_Pin;
 800162a:	2380      	movs	r3, #128	; 0x80
 800162c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800162e:	2300      	movs	r3, #0
 8001630:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001632:	2301      	movs	r3, #1
 8001634:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON3_GPIO_Port, &GPIO_InitStruct);
 8001636:	f107 0310 	add.w	r3, r7, #16
 800163a:	4619      	mov	r1, r3
 800163c:	4811      	ldr	r0, [pc, #68]	; (8001684 <MX_GPIO_Init+0xe0>)
 800163e:	f000 fdf1 	bl	8002224 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin;
 8001642:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001646:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001648:	2300      	movs	r3, #0
 800164a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800164c:	2301      	movs	r3, #1
 800164e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001650:	f107 0310 	add.w	r3, r7, #16
 8001654:	4619      	mov	r1, r3
 8001656:	480c      	ldr	r0, [pc, #48]	; (8001688 <MX_GPIO_Init+0xe4>)
 8001658:	f000 fde4 	bl	8002224 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON4_Pin */
  GPIO_InitStruct.Pin = BUTTON4_Pin;
 800165c:	2340      	movs	r3, #64	; 0x40
 800165e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001660:	2300      	movs	r3, #0
 8001662:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001664:	2301      	movs	r3, #1
 8001666:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON4_GPIO_Port, &GPIO_InitStruct);
 8001668:	f107 0310 	add.w	r3, r7, #16
 800166c:	4619      	mov	r1, r3
 800166e:	4804      	ldr	r0, [pc, #16]	; (8001680 <MX_GPIO_Init+0xdc>)
 8001670:	f000 fdd8 	bl	8002224 <HAL_GPIO_Init>

}
 8001674:	bf00      	nop
 8001676:	3720      	adds	r7, #32
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	40021000 	.word	0x40021000
 8001680:	40010c00 	.word	0x40010c00
 8001684:	40011000 	.word	0x40011000
 8001688:	40010800 	.word	0x40010800

0800168c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]

//        timer_run();
//        getKeyInput();
	if (htim->Instance == TIM2) {
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800169c:	d101      	bne.n	80016a2 <HAL_TIM_PeriodElapsedCallback+0x16>
	        // Cập nhật bộ đếm của Scheduler
	        SCH_Update();
 800169e:	f000 fa15 	bl	8001acc <SCH_Update>

	}
}
 80016a2:	bf00      	nop
 80016a4:	3708      	adds	r7, #8
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}

080016aa <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016aa:	b480      	push	{r7}
 80016ac:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016ae:	b672      	cpsid	i
}
 80016b0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016b2:	e7fe      	b.n	80016b2 <Error_Handler+0x8>

080016b4 <Get_New_Task_ID>:
sTasks SCH_tasks_G[SCH_MAX_TASKS];
uint32_t currentTaskID = 0;

#define NO_TASK_ID 0

static uint32_t Get_New_Task_ID(void){
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
    currentTaskID++;
 80016b8:	4b09      	ldr	r3, [pc, #36]	; (80016e0 <Get_New_Task_ID+0x2c>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	3301      	adds	r3, #1
 80016be:	4a08      	ldr	r2, [pc, #32]	; (80016e0 <Get_New_Task_ID+0x2c>)
 80016c0:	6013      	str	r3, [r2, #0]
    if (currentTaskID == 0) currentTaskID++;
 80016c2:	4b07      	ldr	r3, [pc, #28]	; (80016e0 <Get_New_Task_ID+0x2c>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d104      	bne.n	80016d4 <Get_New_Task_ID+0x20>
 80016ca:	4b05      	ldr	r3, [pc, #20]	; (80016e0 <Get_New_Task_ID+0x2c>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	3301      	adds	r3, #1
 80016d0:	4a03      	ldr	r2, [pc, #12]	; (80016e0 <Get_New_Task_ID+0x2c>)
 80016d2:	6013      	str	r3, [r2, #0]
    return currentTaskID;
 80016d4:	4b02      	ldr	r3, [pc, #8]	; (80016e0 <Get_New_Task_ID+0x2c>)
 80016d6:	681b      	ldr	r3, [r3, #0]
}
 80016d8:	4618      	mov	r0, r3
 80016da:	46bd      	mov	sp, r7
 80016dc:	bc80      	pop	{r7}
 80016de:	4770      	bx	lr
 80016e0:	20000128 	.word	0x20000128

080016e4 <SCH_Init>:

void SCH_Init(void){
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
    for (int i = 0; i < SCH_MAX_TASKS; i++) {
 80016ea:	2300      	movs	r3, #0
 80016ec:	607b      	str	r3, [r7, #4]
 80016ee:	e033      	b.n	8001758 <SCH_Init+0x74>
        SCH_tasks_G[i].pTask = 0;
 80016f0:	491f      	ldr	r1, [pc, #124]	; (8001770 <SCH_Init+0x8c>)
 80016f2:	687a      	ldr	r2, [r7, #4]
 80016f4:	4613      	mov	r3, r2
 80016f6:	009b      	lsls	r3, r3, #2
 80016f8:	4413      	add	r3, r2
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	440b      	add	r3, r1
 80016fe:	2200      	movs	r2, #0
 8001700:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].Delay = 0;
 8001702:	491b      	ldr	r1, [pc, #108]	; (8001770 <SCH_Init+0x8c>)
 8001704:	687a      	ldr	r2, [r7, #4]
 8001706:	4613      	mov	r3, r2
 8001708:	009b      	lsls	r3, r3, #2
 800170a:	4413      	add	r3, r2
 800170c:	009b      	lsls	r3, r3, #2
 800170e:	440b      	add	r3, r1
 8001710:	3304      	adds	r3, #4
 8001712:	2200      	movs	r2, #0
 8001714:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].Period = 0;
 8001716:	4916      	ldr	r1, [pc, #88]	; (8001770 <SCH_Init+0x8c>)
 8001718:	687a      	ldr	r2, [r7, #4]
 800171a:	4613      	mov	r3, r2
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	4413      	add	r3, r2
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	440b      	add	r3, r1
 8001724:	3308      	adds	r3, #8
 8001726:	2200      	movs	r2, #0
 8001728:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].RunMe = 0;
 800172a:	4911      	ldr	r1, [pc, #68]	; (8001770 <SCH_Init+0x8c>)
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	4613      	mov	r3, r2
 8001730:	009b      	lsls	r3, r3, #2
 8001732:	4413      	add	r3, r2
 8001734:	009b      	lsls	r3, r3, #2
 8001736:	440b      	add	r3, r1
 8001738:	330c      	adds	r3, #12
 800173a:	2200      	movs	r2, #0
 800173c:	701a      	strb	r2, [r3, #0]
        SCH_tasks_G[i].TaskID = 0;
 800173e:	490c      	ldr	r1, [pc, #48]	; (8001770 <SCH_Init+0x8c>)
 8001740:	687a      	ldr	r2, [r7, #4]
 8001742:	4613      	mov	r3, r2
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	4413      	add	r3, r2
 8001748:	009b      	lsls	r3, r3, #2
 800174a:	440b      	add	r3, r1
 800174c:	3310      	adds	r3, #16
 800174e:	2200      	movs	r2, #0
 8001750:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < SCH_MAX_TASKS; i++) {
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	3301      	adds	r3, #1
 8001756:	607b      	str	r3, [r7, #4]
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2b27      	cmp	r3, #39	; 0x27
 800175c:	ddc8      	ble.n	80016f0 <SCH_Init+0xc>
    }
    currentTaskID = 0;
 800175e:	4b05      	ldr	r3, [pc, #20]	; (8001774 <SCH_Init+0x90>)
 8001760:	2200      	movs	r2, #0
 8001762:	601a      	str	r2, [r3, #0]
}
 8001764:	bf00      	nop
 8001766:	370c      	adds	r7, #12
 8001768:	46bd      	mov	sp, r7
 800176a:	bc80      	pop	{r7}
 800176c:	4770      	bx	lr
 800176e:	bf00      	nop
 8001770:	20000260 	.word	0x20000260
 8001774:	20000128 	.word	0x20000128

08001778 <SCH_Add_Task>:

uint32_t SCH_Add_Task(void (*pFunction)(), uint32_t DELAY, uint32_t PERIOD){
 8001778:	b5b0      	push	{r4, r5, r7, lr}
 800177a:	b08a      	sub	sp, #40	; 0x28
 800177c:	af00      	add	r7, sp, #0
 800177e:	60f8      	str	r0, [r7, #12]
 8001780:	60b9      	str	r1, [r7, #8]
 8001782:	607a      	str	r2, [r7, #4]
    uint32_t sumDelay = 0;
 8001784:	2300      	movs	r3, #0
 8001786:	627b      	str	r3, [r7, #36]	; 0x24
    uint32_t newDelay;
    uint8_t index;
    uint32_t taskID;

    for (index = 0; index < SCH_MAX_TASKS; index++) {
 8001788:	2300      	movs	r3, #0
 800178a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800178e:	e0eb      	b.n	8001968 <SCH_Add_Task+0x1f0>

        sumDelay += SCH_tasks_G[index].Delay;
 8001790:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001794:	4979      	ldr	r1, [pc, #484]	; (800197c <SCH_Add_Task+0x204>)
 8001796:	4613      	mov	r3, r2
 8001798:	009b      	lsls	r3, r3, #2
 800179a:	4413      	add	r3, r2
 800179c:	009b      	lsls	r3, r3, #2
 800179e:	440b      	add	r3, r1
 80017a0:	3304      	adds	r3, #4
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017a6:	4413      	add	r3, r2
 80017a8:	627b      	str	r3, [r7, #36]	; 0x24

        // Insert into middle
        if (sumDelay > DELAY) {
 80017aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	429a      	cmp	r2, r3
 80017b0:	d97d      	bls.n	80018ae <SCH_Add_Task+0x136>

            newDelay = DELAY - (sumDelay - SCH_tasks_G[index].Delay);
 80017b2:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80017b6:	4971      	ldr	r1, [pc, #452]	; (800197c <SCH_Add_Task+0x204>)
 80017b8:	4613      	mov	r3, r2
 80017ba:	009b      	lsls	r3, r3, #2
 80017bc:	4413      	add	r3, r2
 80017be:	009b      	lsls	r3, r3, #2
 80017c0:	440b      	add	r3, r1
 80017c2:	3304      	adds	r3, #4
 80017c4:	681a      	ldr	r2, [r3, #0]
 80017c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017c8:	1ad3      	subs	r3, r2, r3
 80017ca:	68ba      	ldr	r2, [r7, #8]
 80017cc:	4413      	add	r3, r2
 80017ce:	617b      	str	r3, [r7, #20]
            SCH_tasks_G[index].Delay = sumDelay - DELAY;
 80017d0:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80017d4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80017d6:	68bb      	ldr	r3, [r7, #8]
 80017d8:	1ac9      	subs	r1, r1, r3
 80017da:	4868      	ldr	r0, [pc, #416]	; (800197c <SCH_Add_Task+0x204>)
 80017dc:	4613      	mov	r3, r2
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	4413      	add	r3, r2
 80017e2:	009b      	lsls	r3, r3, #2
 80017e4:	4403      	add	r3, r0
 80017e6:	3304      	adds	r3, #4
 80017e8:	6019      	str	r1, [r3, #0]

            // Shift down
            for (int i = SCH_MAX_TASKS - 1; i > index; i--) {
 80017ea:	2327      	movs	r3, #39	; 0x27
 80017ec:	61fb      	str	r3, [r7, #28]
 80017ee:	e017      	b.n	8001820 <SCH_Add_Task+0xa8>
                SCH_tasks_G[i] = SCH_tasks_G[i - 1];
 80017f0:	69fb      	ldr	r3, [r7, #28]
 80017f2:	1e5a      	subs	r2, r3, #1
 80017f4:	4861      	ldr	r0, [pc, #388]	; (800197c <SCH_Add_Task+0x204>)
 80017f6:	69f9      	ldr	r1, [r7, #28]
 80017f8:	460b      	mov	r3, r1
 80017fa:	009b      	lsls	r3, r3, #2
 80017fc:	440b      	add	r3, r1
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	4418      	add	r0, r3
 8001802:	495e      	ldr	r1, [pc, #376]	; (800197c <SCH_Add_Task+0x204>)
 8001804:	4613      	mov	r3, r2
 8001806:	009b      	lsls	r3, r3, #2
 8001808:	4413      	add	r3, r2
 800180a:	009b      	lsls	r3, r3, #2
 800180c:	440b      	add	r3, r1
 800180e:	4604      	mov	r4, r0
 8001810:	461d      	mov	r5, r3
 8001812:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001814:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001816:	682b      	ldr	r3, [r5, #0]
 8001818:	6023      	str	r3, [r4, #0]
            for (int i = SCH_MAX_TASKS - 1; i > index; i--) {
 800181a:	69fb      	ldr	r3, [r7, #28]
 800181c:	3b01      	subs	r3, #1
 800181e:	61fb      	str	r3, [r7, #28]
 8001820:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001824:	69fa      	ldr	r2, [r7, #28]
 8001826:	429a      	cmp	r2, r3
 8001828:	dce2      	bgt.n	80017f0 <SCH_Add_Task+0x78>
            }

            SCH_tasks_G[index].pTask = pFunction;
 800182a:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800182e:	4953      	ldr	r1, [pc, #332]	; (800197c <SCH_Add_Task+0x204>)
 8001830:	4613      	mov	r3, r2
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	4413      	add	r3, r2
 8001836:	009b      	lsls	r3, r3, #2
 8001838:	440b      	add	r3, r1
 800183a:	68fa      	ldr	r2, [r7, #12]
 800183c:	601a      	str	r2, [r3, #0]
            SCH_tasks_G[index].Delay = newDelay;
 800183e:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001842:	494e      	ldr	r1, [pc, #312]	; (800197c <SCH_Add_Task+0x204>)
 8001844:	4613      	mov	r3, r2
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	4413      	add	r3, r2
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	440b      	add	r3, r1
 800184e:	3304      	adds	r3, #4
 8001850:	697a      	ldr	r2, [r7, #20]
 8001852:	601a      	str	r2, [r3, #0]
            SCH_tasks_G[index].Period = PERIOD;
 8001854:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001858:	4948      	ldr	r1, [pc, #288]	; (800197c <SCH_Add_Task+0x204>)
 800185a:	4613      	mov	r3, r2
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	4413      	add	r3, r2
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	440b      	add	r3, r1
 8001864:	3308      	adds	r3, #8
 8001866:	687a      	ldr	r2, [r7, #4]
 8001868:	601a      	str	r2, [r3, #0]
            SCH_tasks_G[index].RunMe = (newDelay == 0);
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	2b00      	cmp	r3, #0
 800186e:	bf0c      	ite	eq
 8001870:	2301      	moveq	r3, #1
 8001872:	2300      	movne	r3, #0
 8001874:	b2db      	uxtb	r3, r3
 8001876:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800187a:	4618      	mov	r0, r3
 800187c:	493f      	ldr	r1, [pc, #252]	; (800197c <SCH_Add_Task+0x204>)
 800187e:	4613      	mov	r3, r2
 8001880:	009b      	lsls	r3, r3, #2
 8001882:	4413      	add	r3, r2
 8001884:	009b      	lsls	r3, r3, #2
 8001886:	440b      	add	r3, r1
 8001888:	330c      	adds	r3, #12
 800188a:	4602      	mov	r2, r0
 800188c:	701a      	strb	r2, [r3, #0]

            taskID = Get_New_Task_ID();
 800188e:	f7ff ff11 	bl	80016b4 <Get_New_Task_ID>
 8001892:	61b8      	str	r0, [r7, #24]
            SCH_tasks_G[index].TaskID = taskID;
 8001894:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001898:	4938      	ldr	r1, [pc, #224]	; (800197c <SCH_Add_Task+0x204>)
 800189a:	4613      	mov	r3, r2
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	4413      	add	r3, r2
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	440b      	add	r3, r1
 80018a4:	3310      	adds	r3, #16
 80018a6:	69ba      	ldr	r2, [r7, #24]
 80018a8:	601a      	str	r2, [r3, #0]

            return taskID;
 80018aa:	69bb      	ldr	r3, [r7, #24]
 80018ac:	e062      	b.n	8001974 <SCH_Add_Task+0x1fc>
        }

        // Empty slot → Put here
        if (SCH_tasks_G[index].pTask == 0) {
 80018ae:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80018b2:	4932      	ldr	r1, [pc, #200]	; (800197c <SCH_Add_Task+0x204>)
 80018b4:	4613      	mov	r3, r2
 80018b6:	009b      	lsls	r3, r3, #2
 80018b8:	4413      	add	r3, r2
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	440b      	add	r3, r1
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d14c      	bne.n	800195e <SCH_Add_Task+0x1e6>

            SCH_tasks_G[index].pTask = pFunction;
 80018c4:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80018c8:	492c      	ldr	r1, [pc, #176]	; (800197c <SCH_Add_Task+0x204>)
 80018ca:	4613      	mov	r3, r2
 80018cc:	009b      	lsls	r3, r3, #2
 80018ce:	4413      	add	r3, r2
 80018d0:	009b      	lsls	r3, r3, #2
 80018d2:	440b      	add	r3, r1
 80018d4:	68fa      	ldr	r2, [r7, #12]
 80018d6:	601a      	str	r2, [r3, #0]
            SCH_tasks_G[index].Delay = DELAY - sumDelay;
 80018d8:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80018dc:	68b9      	ldr	r1, [r7, #8]
 80018de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e0:	1ac9      	subs	r1, r1, r3
 80018e2:	4826      	ldr	r0, [pc, #152]	; (800197c <SCH_Add_Task+0x204>)
 80018e4:	4613      	mov	r3, r2
 80018e6:	009b      	lsls	r3, r3, #2
 80018e8:	4413      	add	r3, r2
 80018ea:	009b      	lsls	r3, r3, #2
 80018ec:	4403      	add	r3, r0
 80018ee:	3304      	adds	r3, #4
 80018f0:	6019      	str	r1, [r3, #0]
            SCH_tasks_G[index].Period = PERIOD;
 80018f2:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80018f6:	4921      	ldr	r1, [pc, #132]	; (800197c <SCH_Add_Task+0x204>)
 80018f8:	4613      	mov	r3, r2
 80018fa:	009b      	lsls	r3, r3, #2
 80018fc:	4413      	add	r3, r2
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	440b      	add	r3, r1
 8001902:	3308      	adds	r3, #8
 8001904:	687a      	ldr	r2, [r7, #4]
 8001906:	601a      	str	r2, [r3, #0]
            SCH_tasks_G[index].RunMe = (SCH_tasks_G[index].Delay == 0);
 8001908:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800190c:	491b      	ldr	r1, [pc, #108]	; (800197c <SCH_Add_Task+0x204>)
 800190e:	4613      	mov	r3, r2
 8001910:	009b      	lsls	r3, r3, #2
 8001912:	4413      	add	r3, r2
 8001914:	009b      	lsls	r3, r3, #2
 8001916:	440b      	add	r3, r1
 8001918:	3304      	adds	r3, #4
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	2b00      	cmp	r3, #0
 800191e:	bf0c      	ite	eq
 8001920:	2301      	moveq	r3, #1
 8001922:	2300      	movne	r3, #0
 8001924:	b2db      	uxtb	r3, r3
 8001926:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800192a:	4618      	mov	r0, r3
 800192c:	4913      	ldr	r1, [pc, #76]	; (800197c <SCH_Add_Task+0x204>)
 800192e:	4613      	mov	r3, r2
 8001930:	009b      	lsls	r3, r3, #2
 8001932:	4413      	add	r3, r2
 8001934:	009b      	lsls	r3, r3, #2
 8001936:	440b      	add	r3, r1
 8001938:	330c      	adds	r3, #12
 800193a:	4602      	mov	r2, r0
 800193c:	701a      	strb	r2, [r3, #0]

            taskID = Get_New_Task_ID();
 800193e:	f7ff feb9 	bl	80016b4 <Get_New_Task_ID>
 8001942:	61b8      	str	r0, [r7, #24]
            SCH_tasks_G[index].TaskID = taskID;
 8001944:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001948:	490c      	ldr	r1, [pc, #48]	; (800197c <SCH_Add_Task+0x204>)
 800194a:	4613      	mov	r3, r2
 800194c:	009b      	lsls	r3, r3, #2
 800194e:	4413      	add	r3, r2
 8001950:	009b      	lsls	r3, r3, #2
 8001952:	440b      	add	r3, r1
 8001954:	3310      	adds	r3, #16
 8001956:	69ba      	ldr	r2, [r7, #24]
 8001958:	601a      	str	r2, [r3, #0]

            return taskID;
 800195a:	69bb      	ldr	r3, [r7, #24]
 800195c:	e00a      	b.n	8001974 <SCH_Add_Task+0x1fc>
    for (index = 0; index < SCH_MAX_TASKS; index++) {
 800195e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001962:	3301      	adds	r3, #1
 8001964:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001968:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800196c:	2b27      	cmp	r3, #39	; 0x27
 800196e:	f67f af0f 	bls.w	8001790 <SCH_Add_Task+0x18>
        }
    }

    return 0; // no space
 8001972:	2300      	movs	r3, #0
}
 8001974:	4618      	mov	r0, r3
 8001976:	3728      	adds	r7, #40	; 0x28
 8001978:	46bd      	mov	sp, r7
 800197a:	bdb0      	pop	{r4, r5, r7, pc}
 800197c:	20000260 	.word	0x20000260

08001980 <SCH_Delete_Task>:

uint8_t SCH_Delete_Task(const uint32_t taskID){
 8001980:	b4b0      	push	{r4, r5, r7}
 8001982:	b085      	sub	sp, #20
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
    if (taskID == 0) return 0;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d101      	bne.n	8001992 <SCH_Delete_Task+0x12>
 800198e:	2300      	movs	r3, #0
 8001990:	e095      	b.n	8001abe <SCH_Delete_Task+0x13e>

    for (uint8_t i = 0; i < SCH_MAX_TASKS; i++) {
 8001992:	2300      	movs	r3, #0
 8001994:	73fb      	strb	r3, [r7, #15]
 8001996:	e08d      	b.n	8001ab4 <SCH_Delete_Task+0x134>
        if (SCH_tasks_G[i].TaskID == taskID) {
 8001998:	7bfa      	ldrb	r2, [r7, #15]
 800199a:	494b      	ldr	r1, [pc, #300]	; (8001ac8 <SCH_Delete_Task+0x148>)
 800199c:	4613      	mov	r3, r2
 800199e:	009b      	lsls	r3, r3, #2
 80019a0:	4413      	add	r3, r2
 80019a2:	009b      	lsls	r3, r3, #2
 80019a4:	440b      	add	r3, r1
 80019a6:	3310      	adds	r3, #16
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	687a      	ldr	r2, [r7, #4]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d17e      	bne.n	8001aae <SCH_Delete_Task+0x12e>

            if (i < SCH_MAX_TASKS - 1 && SCH_tasks_G[i + 1].pTask != 0) {
 80019b0:	7bfb      	ldrb	r3, [r7, #15]
 80019b2:	2b26      	cmp	r3, #38	; 0x26
 80019b4:	d828      	bhi.n	8001a08 <SCH_Delete_Task+0x88>
 80019b6:	7bfb      	ldrb	r3, [r7, #15]
 80019b8:	1c5a      	adds	r2, r3, #1
 80019ba:	4943      	ldr	r1, [pc, #268]	; (8001ac8 <SCH_Delete_Task+0x148>)
 80019bc:	4613      	mov	r3, r2
 80019be:	009b      	lsls	r3, r3, #2
 80019c0:	4413      	add	r3, r2
 80019c2:	009b      	lsls	r3, r3, #2
 80019c4:	440b      	add	r3, r1
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d01d      	beq.n	8001a08 <SCH_Delete_Task+0x88>
                SCH_tasks_G[i + 1].Delay += SCH_tasks_G[i].Delay;
 80019cc:	7bfb      	ldrb	r3, [r7, #15]
 80019ce:	1c5a      	adds	r2, r3, #1
 80019d0:	493d      	ldr	r1, [pc, #244]	; (8001ac8 <SCH_Delete_Task+0x148>)
 80019d2:	4613      	mov	r3, r2
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	4413      	add	r3, r2
 80019d8:	009b      	lsls	r3, r3, #2
 80019da:	440b      	add	r3, r1
 80019dc:	3304      	adds	r3, #4
 80019de:	6819      	ldr	r1, [r3, #0]
 80019e0:	7bfa      	ldrb	r2, [r7, #15]
 80019e2:	4839      	ldr	r0, [pc, #228]	; (8001ac8 <SCH_Delete_Task+0x148>)
 80019e4:	4613      	mov	r3, r2
 80019e6:	009b      	lsls	r3, r3, #2
 80019e8:	4413      	add	r3, r2
 80019ea:	009b      	lsls	r3, r3, #2
 80019ec:	4403      	add	r3, r0
 80019ee:	3304      	adds	r3, #4
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	7bfa      	ldrb	r2, [r7, #15]
 80019f4:	3201      	adds	r2, #1
 80019f6:	4419      	add	r1, r3
 80019f8:	4833      	ldr	r0, [pc, #204]	; (8001ac8 <SCH_Delete_Task+0x148>)
 80019fa:	4613      	mov	r3, r2
 80019fc:	009b      	lsls	r3, r3, #2
 80019fe:	4413      	add	r3, r2
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	4403      	add	r3, r0
 8001a04:	3304      	adds	r3, #4
 8001a06:	6019      	str	r1, [r3, #0]
            }

            // Shift up
            for (uint8_t j = i; j < SCH_MAX_TASKS - 1; j++) {
 8001a08:	7bfb      	ldrb	r3, [r7, #15]
 8001a0a:	73bb      	strb	r3, [r7, #14]
 8001a0c:	e017      	b.n	8001a3e <SCH_Delete_Task+0xbe>
                SCH_tasks_G[j] = SCH_tasks_G[j + 1];
 8001a0e:	7bbb      	ldrb	r3, [r7, #14]
 8001a10:	1c5a      	adds	r2, r3, #1
 8001a12:	7bb9      	ldrb	r1, [r7, #14]
 8001a14:	482c      	ldr	r0, [pc, #176]	; (8001ac8 <SCH_Delete_Task+0x148>)
 8001a16:	460b      	mov	r3, r1
 8001a18:	009b      	lsls	r3, r3, #2
 8001a1a:	440b      	add	r3, r1
 8001a1c:	009b      	lsls	r3, r3, #2
 8001a1e:	4418      	add	r0, r3
 8001a20:	4929      	ldr	r1, [pc, #164]	; (8001ac8 <SCH_Delete_Task+0x148>)
 8001a22:	4613      	mov	r3, r2
 8001a24:	009b      	lsls	r3, r3, #2
 8001a26:	4413      	add	r3, r2
 8001a28:	009b      	lsls	r3, r3, #2
 8001a2a:	440b      	add	r3, r1
 8001a2c:	4604      	mov	r4, r0
 8001a2e:	461d      	mov	r5, r3
 8001a30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a34:	682b      	ldr	r3, [r5, #0]
 8001a36:	6023      	str	r3, [r4, #0]
            for (uint8_t j = i; j < SCH_MAX_TASKS - 1; j++) {
 8001a38:	7bbb      	ldrb	r3, [r7, #14]
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	73bb      	strb	r3, [r7, #14]
 8001a3e:	7bbb      	ldrb	r3, [r7, #14]
 8001a40:	2b26      	cmp	r3, #38	; 0x26
 8001a42:	d9e4      	bls.n	8001a0e <SCH_Delete_Task+0x8e>
            }

            // Clear last
            uint8_t last = SCH_MAX_TASKS - 1;
 8001a44:	2327      	movs	r3, #39	; 0x27
 8001a46:	737b      	strb	r3, [r7, #13]
            SCH_tasks_G[last].pTask = 0;
 8001a48:	7b7a      	ldrb	r2, [r7, #13]
 8001a4a:	491f      	ldr	r1, [pc, #124]	; (8001ac8 <SCH_Delete_Task+0x148>)
 8001a4c:	4613      	mov	r3, r2
 8001a4e:	009b      	lsls	r3, r3, #2
 8001a50:	4413      	add	r3, r2
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	440b      	add	r3, r1
 8001a56:	2200      	movs	r2, #0
 8001a58:	601a      	str	r2, [r3, #0]
            SCH_tasks_G[last].Delay = 0;
 8001a5a:	7b7a      	ldrb	r2, [r7, #13]
 8001a5c:	491a      	ldr	r1, [pc, #104]	; (8001ac8 <SCH_Delete_Task+0x148>)
 8001a5e:	4613      	mov	r3, r2
 8001a60:	009b      	lsls	r3, r3, #2
 8001a62:	4413      	add	r3, r2
 8001a64:	009b      	lsls	r3, r3, #2
 8001a66:	440b      	add	r3, r1
 8001a68:	3304      	adds	r3, #4
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	601a      	str	r2, [r3, #0]
            SCH_tasks_G[last].Period = 0;
 8001a6e:	7b7a      	ldrb	r2, [r7, #13]
 8001a70:	4915      	ldr	r1, [pc, #84]	; (8001ac8 <SCH_Delete_Task+0x148>)
 8001a72:	4613      	mov	r3, r2
 8001a74:	009b      	lsls	r3, r3, #2
 8001a76:	4413      	add	r3, r2
 8001a78:	009b      	lsls	r3, r3, #2
 8001a7a:	440b      	add	r3, r1
 8001a7c:	3308      	adds	r3, #8
 8001a7e:	2200      	movs	r2, #0
 8001a80:	601a      	str	r2, [r3, #0]
            SCH_tasks_G[last].RunMe = 0;
 8001a82:	7b7a      	ldrb	r2, [r7, #13]
 8001a84:	4910      	ldr	r1, [pc, #64]	; (8001ac8 <SCH_Delete_Task+0x148>)
 8001a86:	4613      	mov	r3, r2
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	4413      	add	r3, r2
 8001a8c:	009b      	lsls	r3, r3, #2
 8001a8e:	440b      	add	r3, r1
 8001a90:	330c      	adds	r3, #12
 8001a92:	2200      	movs	r2, #0
 8001a94:	701a      	strb	r2, [r3, #0]
            SCH_tasks_G[last].TaskID = 0;
 8001a96:	7b7a      	ldrb	r2, [r7, #13]
 8001a98:	490b      	ldr	r1, [pc, #44]	; (8001ac8 <SCH_Delete_Task+0x148>)
 8001a9a:	4613      	mov	r3, r2
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	4413      	add	r3, r2
 8001aa0:	009b      	lsls	r3, r3, #2
 8001aa2:	440b      	add	r3, r1
 8001aa4:	3310      	adds	r3, #16
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	601a      	str	r2, [r3, #0]

            return 1;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e007      	b.n	8001abe <SCH_Delete_Task+0x13e>
    for (uint8_t i = 0; i < SCH_MAX_TASKS; i++) {
 8001aae:	7bfb      	ldrb	r3, [r7, #15]
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	73fb      	strb	r3, [r7, #15]
 8001ab4:	7bfb      	ldrb	r3, [r7, #15]
 8001ab6:	2b27      	cmp	r3, #39	; 0x27
 8001ab8:	f67f af6e 	bls.w	8001998 <SCH_Delete_Task+0x18>
        }
    }

    return 0;
 8001abc:	2300      	movs	r3, #0
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3714      	adds	r7, #20
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bcb0      	pop	{r4, r5, r7}
 8001ac6:	4770      	bx	lr
 8001ac8:	20000260 	.word	0x20000260

08001acc <SCH_Update>:

void SCH_Update(void){
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
    if (SCH_tasks_G[0].pTask != 0 && SCH_tasks_G[0].RunMe == 0) {
 8001ad0:	4b0d      	ldr	r3, [pc, #52]	; (8001b08 <SCH_Update+0x3c>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d013      	beq.n	8001b00 <SCH_Update+0x34>
 8001ad8:	4b0b      	ldr	r3, [pc, #44]	; (8001b08 <SCH_Update+0x3c>)
 8001ada:	7b1b      	ldrb	r3, [r3, #12]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d10f      	bne.n	8001b00 <SCH_Update+0x34>
        if (SCH_tasks_G[0].Delay > 0)
 8001ae0:	4b09      	ldr	r3, [pc, #36]	; (8001b08 <SCH_Update+0x3c>)
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d004      	beq.n	8001af2 <SCH_Update+0x26>
            SCH_tasks_G[0].Delay--;
 8001ae8:	4b07      	ldr	r3, [pc, #28]	; (8001b08 <SCH_Update+0x3c>)
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	3b01      	subs	r3, #1
 8001aee:	4a06      	ldr	r2, [pc, #24]	; (8001b08 <SCH_Update+0x3c>)
 8001af0:	6053      	str	r3, [r2, #4]

        if (SCH_tasks_G[0].Delay == 0)
 8001af2:	4b05      	ldr	r3, [pc, #20]	; (8001b08 <SCH_Update+0x3c>)
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d102      	bne.n	8001b00 <SCH_Update+0x34>
            SCH_tasks_G[0].RunMe = 1;
 8001afa:	4b03      	ldr	r3, [pc, #12]	; (8001b08 <SCH_Update+0x3c>)
 8001afc:	2201      	movs	r2, #1
 8001afe:	731a      	strb	r2, [r3, #12]
    }
}
 8001b00:	bf00      	nop
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bc80      	pop	{r7}
 8001b06:	4770      	bx	lr
 8001b08:	20000260 	.word	0x20000260

08001b0c <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void){
 8001b0c:	b5b0      	push	{r4, r5, r7, lr}
 8001b0e:	b086      	sub	sp, #24
 8001b10:	af00      	add	r7, sp, #0
    if (SCH_tasks_G[0].RunMe > 0 && SCH_tasks_G[0].pTask != 0) {
 8001b12:	4b14      	ldr	r3, [pc, #80]	; (8001b64 <SCH_Dispatch_Tasks+0x58>)
 8001b14:	7b1b      	ldrb	r3, [r3, #12]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d01f      	beq.n	8001b5a <SCH_Dispatch_Tasks+0x4e>
 8001b1a:	4b12      	ldr	r3, [pc, #72]	; (8001b64 <SCH_Dispatch_Tasks+0x58>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d01b      	beq.n	8001b5a <SCH_Dispatch_Tasks+0x4e>

        sTasks tmp = SCH_tasks_G[0];
 8001b22:	4b10      	ldr	r3, [pc, #64]	; (8001b64 <SCH_Dispatch_Tasks+0x58>)
 8001b24:	1d3c      	adds	r4, r7, #4
 8001b26:	461d      	mov	r5, r3
 8001b28:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b2a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b2c:	682b      	ldr	r3, [r5, #0]
 8001b2e:	6023      	str	r3, [r4, #0]

        tmp.pTask();  // Run task
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	4798      	blx	r3
        SCH_tasks_G[0].RunMe--;
 8001b34:	4b0b      	ldr	r3, [pc, #44]	; (8001b64 <SCH_Dispatch_Tasks+0x58>)
 8001b36:	7b1b      	ldrb	r3, [r3, #12]
 8001b38:	3b01      	subs	r3, #1
 8001b3a:	b2da      	uxtb	r2, r3
 8001b3c:	4b09      	ldr	r3, [pc, #36]	; (8001b64 <SCH_Dispatch_Tasks+0x58>)
 8001b3e:	731a      	strb	r2, [r3, #12]

        SCH_Delete_Task(tmp.TaskID);
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	4618      	mov	r0, r3
 8001b44:	f7ff ff1c 	bl	8001980 <SCH_Delete_Task>

        if (tmp.Period != 0) {
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d005      	beq.n	8001b5a <SCH_Dispatch_Tasks+0x4e>
            SCH_Add_Task(tmp.pTask, tmp.Period, tmp.Period); // không dùng existingID
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	68f9      	ldr	r1, [r7, #12]
 8001b52:	68fa      	ldr	r2, [r7, #12]
 8001b54:	4618      	mov	r0, r3
 8001b56:	f7ff fe0f 	bl	8001778 <SCH_Add_Task>
        }
    }
}
 8001b5a:	bf00      	nop
 8001b5c:	3718      	adds	r7, #24
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bdb0      	pop	{r4, r5, r7, pc}
 8001b62:	bf00      	nop
 8001b64:	20000260 	.word	0x20000260

08001b68 <setTimer0>:
int timer1_flag = 0;
int timer2_flag = 0;      // LED flag
int timer3_flag = 0;      // LCD flag


void setTimer0(int duration){
 8001b68:	b480      	push	{r7}
 8001b6a:	b083      	sub	sp, #12
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
    timer0_counter = duration / 10;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	4a08      	ldr	r2, [pc, #32]	; (8001b94 <setTimer0+0x2c>)
 8001b74:	fb82 1203 	smull	r1, r2, r2, r3
 8001b78:	1092      	asrs	r2, r2, #2
 8001b7a:	17db      	asrs	r3, r3, #31
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	4a06      	ldr	r2, [pc, #24]	; (8001b98 <setTimer0+0x30>)
 8001b80:	6013      	str	r3, [r2, #0]
    timer0_flag = 0;
 8001b82:	4b06      	ldr	r3, [pc, #24]	; (8001b9c <setTimer0+0x34>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]
}
 8001b88:	bf00      	nop
 8001b8a:	370c      	adds	r7, #12
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bc80      	pop	{r7}
 8001b90:	4770      	bx	lr
 8001b92:	bf00      	nop
 8001b94:	66666667 	.word	0x66666667
 8001b98:	2000012c 	.word	0x2000012c
 8001b9c:	2000013c 	.word	0x2000013c

08001ba0 <setTimer1>:

void setTimer1(int duration){
 8001ba0:	b480      	push	{r7}
 8001ba2:	b083      	sub	sp, #12
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
    timer1_counter = duration / 10;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	4a08      	ldr	r2, [pc, #32]	; (8001bcc <setTimer1+0x2c>)
 8001bac:	fb82 1203 	smull	r1, r2, r2, r3
 8001bb0:	1092      	asrs	r2, r2, #2
 8001bb2:	17db      	asrs	r3, r3, #31
 8001bb4:	1ad3      	subs	r3, r2, r3
 8001bb6:	4a06      	ldr	r2, [pc, #24]	; (8001bd0 <setTimer1+0x30>)
 8001bb8:	6013      	str	r3, [r2, #0]
    timer1_flag = 0;
 8001bba:	4b06      	ldr	r3, [pc, #24]	; (8001bd4 <setTimer1+0x34>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	601a      	str	r2, [r3, #0]
}
 8001bc0:	bf00      	nop
 8001bc2:	370c      	adds	r7, #12
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bc80      	pop	{r7}
 8001bc8:	4770      	bx	lr
 8001bca:	bf00      	nop
 8001bcc:	66666667 	.word	0x66666667
 8001bd0:	20000130 	.word	0x20000130
 8001bd4:	20000140 	.word	0x20000140

08001bd8 <setTimer2>:

void setTimer2(int duration){   // LED timer
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
    timer2_counter = duration / 10;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	4a08      	ldr	r2, [pc, #32]	; (8001c04 <setTimer2+0x2c>)
 8001be4:	fb82 1203 	smull	r1, r2, r2, r3
 8001be8:	1092      	asrs	r2, r2, #2
 8001bea:	17db      	asrs	r3, r3, #31
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	4a06      	ldr	r2, [pc, #24]	; (8001c08 <setTimer2+0x30>)
 8001bf0:	6013      	str	r3, [r2, #0]
    timer2_flag = 0;
 8001bf2:	4b06      	ldr	r3, [pc, #24]	; (8001c0c <setTimer2+0x34>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]
}
 8001bf8:	bf00      	nop
 8001bfa:	370c      	adds	r7, #12
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bc80      	pop	{r7}
 8001c00:	4770      	bx	lr
 8001c02:	bf00      	nop
 8001c04:	66666667 	.word	0x66666667
 8001c08:	20000134 	.word	0x20000134
 8001c0c:	20000144 	.word	0x20000144

08001c10 <setTimer3>:

void setTimer3(int duration){   // LCD timer
 8001c10:	b480      	push	{r7}
 8001c12:	b083      	sub	sp, #12
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
    timer3_counter = duration / 10;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	4a08      	ldr	r2, [pc, #32]	; (8001c3c <setTimer3+0x2c>)
 8001c1c:	fb82 1203 	smull	r1, r2, r2, r3
 8001c20:	1092      	asrs	r2, r2, #2
 8001c22:	17db      	asrs	r3, r3, #31
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	4a06      	ldr	r2, [pc, #24]	; (8001c40 <setTimer3+0x30>)
 8001c28:	6013      	str	r3, [r2, #0]
    timer3_flag = 0;
 8001c2a:	4b06      	ldr	r3, [pc, #24]	; (8001c44 <setTimer3+0x34>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	601a      	str	r2, [r3, #0]
}
 8001c30:	bf00      	nop
 8001c32:	370c      	adds	r7, #12
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bc80      	pop	{r7}
 8001c38:	4770      	bx	lr
 8001c3a:	bf00      	nop
 8001c3c:	66666667 	.word	0x66666667
 8001c40:	20000138 	.word	0x20000138
 8001c44:	20000148 	.word	0x20000148

08001c48 <timer_run>:


void timer_run(){
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
    if(timer0_counter > 0){
 8001c4c:	4b21      	ldr	r3, [pc, #132]	; (8001cd4 <timer_run+0x8c>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	dd0b      	ble.n	8001c6c <timer_run+0x24>
        timer0_counter--;
 8001c54:	4b1f      	ldr	r3, [pc, #124]	; (8001cd4 <timer_run+0x8c>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	3b01      	subs	r3, #1
 8001c5a:	4a1e      	ldr	r2, [pc, #120]	; (8001cd4 <timer_run+0x8c>)
 8001c5c:	6013      	str	r3, [r2, #0]
        if(timer0_counter == 0){
 8001c5e:	4b1d      	ldr	r3, [pc, #116]	; (8001cd4 <timer_run+0x8c>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d102      	bne.n	8001c6c <timer_run+0x24>
            timer0_flag = 1;
 8001c66:	4b1c      	ldr	r3, [pc, #112]	; (8001cd8 <timer_run+0x90>)
 8001c68:	2201      	movs	r2, #1
 8001c6a:	601a      	str	r2, [r3, #0]
        }
    }

    if(timer1_counter > 0){
 8001c6c:	4b1b      	ldr	r3, [pc, #108]	; (8001cdc <timer_run+0x94>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	dd0b      	ble.n	8001c8c <timer_run+0x44>
        timer1_counter--;
 8001c74:	4b19      	ldr	r3, [pc, #100]	; (8001cdc <timer_run+0x94>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	3b01      	subs	r3, #1
 8001c7a:	4a18      	ldr	r2, [pc, #96]	; (8001cdc <timer_run+0x94>)
 8001c7c:	6013      	str	r3, [r2, #0]
        if(timer1_counter == 0){
 8001c7e:	4b17      	ldr	r3, [pc, #92]	; (8001cdc <timer_run+0x94>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d102      	bne.n	8001c8c <timer_run+0x44>
            timer1_flag = 1;
 8001c86:	4b16      	ldr	r3, [pc, #88]	; (8001ce0 <timer_run+0x98>)
 8001c88:	2201      	movs	r2, #1
 8001c8a:	601a      	str	r2, [r3, #0]
        }
    }

    if(timer2_counter > 0){     // LED
 8001c8c:	4b15      	ldr	r3, [pc, #84]	; (8001ce4 <timer_run+0x9c>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	dd0b      	ble.n	8001cac <timer_run+0x64>
        timer2_counter--;
 8001c94:	4b13      	ldr	r3, [pc, #76]	; (8001ce4 <timer_run+0x9c>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	3b01      	subs	r3, #1
 8001c9a:	4a12      	ldr	r2, [pc, #72]	; (8001ce4 <timer_run+0x9c>)
 8001c9c:	6013      	str	r3, [r2, #0]
        if(timer2_counter == 0){
 8001c9e:	4b11      	ldr	r3, [pc, #68]	; (8001ce4 <timer_run+0x9c>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d102      	bne.n	8001cac <timer_run+0x64>
            timer2_flag = 1;
 8001ca6:	4b10      	ldr	r3, [pc, #64]	; (8001ce8 <timer_run+0xa0>)
 8001ca8:	2201      	movs	r2, #1
 8001caa:	601a      	str	r2, [r3, #0]
        }
    }

    if(timer3_counter > 0){     // LCD
 8001cac:	4b0f      	ldr	r3, [pc, #60]	; (8001cec <timer_run+0xa4>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	dd0b      	ble.n	8001ccc <timer_run+0x84>
        timer3_counter--;
 8001cb4:	4b0d      	ldr	r3, [pc, #52]	; (8001cec <timer_run+0xa4>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	3b01      	subs	r3, #1
 8001cba:	4a0c      	ldr	r2, [pc, #48]	; (8001cec <timer_run+0xa4>)
 8001cbc:	6013      	str	r3, [r2, #0]
        if(timer3_counter == 0){
 8001cbe:	4b0b      	ldr	r3, [pc, #44]	; (8001cec <timer_run+0xa4>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d102      	bne.n	8001ccc <timer_run+0x84>
            timer3_flag = 1;
 8001cc6:	4b0a      	ldr	r3, [pc, #40]	; (8001cf0 <timer_run+0xa8>)
 8001cc8:	2201      	movs	r2, #1
 8001cca:	601a      	str	r2, [r3, #0]
        }
    }
}
 8001ccc:	bf00      	nop
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bc80      	pop	{r7}
 8001cd2:	4770      	bx	lr
 8001cd4:	2000012c 	.word	0x2000012c
 8001cd8:	2000013c 	.word	0x2000013c
 8001cdc:	20000130 	.word	0x20000130
 8001ce0:	20000140 	.word	0x20000140
 8001ce4:	20000134 	.word	0x20000134
 8001ce8:	20000144 	.word	0x20000144
 8001cec:	20000138 	.word	0x20000138
 8001cf0:	20000148 	.word	0x20000148

08001cf4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b085      	sub	sp, #20
 8001cf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001cfa:	4b15      	ldr	r3, [pc, #84]	; (8001d50 <HAL_MspInit+0x5c>)
 8001cfc:	699b      	ldr	r3, [r3, #24]
 8001cfe:	4a14      	ldr	r2, [pc, #80]	; (8001d50 <HAL_MspInit+0x5c>)
 8001d00:	f043 0301 	orr.w	r3, r3, #1
 8001d04:	6193      	str	r3, [r2, #24]
 8001d06:	4b12      	ldr	r3, [pc, #72]	; (8001d50 <HAL_MspInit+0x5c>)
 8001d08:	699b      	ldr	r3, [r3, #24]
 8001d0a:	f003 0301 	and.w	r3, r3, #1
 8001d0e:	60bb      	str	r3, [r7, #8]
 8001d10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d12:	4b0f      	ldr	r3, [pc, #60]	; (8001d50 <HAL_MspInit+0x5c>)
 8001d14:	69db      	ldr	r3, [r3, #28]
 8001d16:	4a0e      	ldr	r2, [pc, #56]	; (8001d50 <HAL_MspInit+0x5c>)
 8001d18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d1c:	61d3      	str	r3, [r2, #28]
 8001d1e:	4b0c      	ldr	r3, [pc, #48]	; (8001d50 <HAL_MspInit+0x5c>)
 8001d20:	69db      	ldr	r3, [r3, #28]
 8001d22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d26:	607b      	str	r3, [r7, #4]
 8001d28:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001d2a:	4b0a      	ldr	r3, [pc, #40]	; (8001d54 <HAL_MspInit+0x60>)
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	60fb      	str	r3, [r7, #12]
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001d36:	60fb      	str	r3, [r7, #12]
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d3e:	60fb      	str	r3, [r7, #12]
 8001d40:	4a04      	ldr	r2, [pc, #16]	; (8001d54 <HAL_MspInit+0x60>)
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d46:	bf00      	nop
 8001d48:	3714      	adds	r7, #20
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bc80      	pop	{r7}
 8001d4e:	4770      	bx	lr
 8001d50:	40021000 	.word	0x40021000
 8001d54:	40010000 	.word	0x40010000

08001d58 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b08a      	sub	sp, #40	; 0x28
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d60:	f107 0314 	add.w	r3, r7, #20
 8001d64:	2200      	movs	r2, #0
 8001d66:	601a      	str	r2, [r3, #0]
 8001d68:	605a      	str	r2, [r3, #4]
 8001d6a:	609a      	str	r2, [r3, #8]
 8001d6c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4a1d      	ldr	r2, [pc, #116]	; (8001de8 <HAL_I2C_MspInit+0x90>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d132      	bne.n	8001dde <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d78:	4b1c      	ldr	r3, [pc, #112]	; (8001dec <HAL_I2C_MspInit+0x94>)
 8001d7a:	699b      	ldr	r3, [r3, #24]
 8001d7c:	4a1b      	ldr	r2, [pc, #108]	; (8001dec <HAL_I2C_MspInit+0x94>)
 8001d7e:	f043 0308 	orr.w	r3, r3, #8
 8001d82:	6193      	str	r3, [r2, #24]
 8001d84:	4b19      	ldr	r3, [pc, #100]	; (8001dec <HAL_I2C_MspInit+0x94>)
 8001d86:	699b      	ldr	r3, [r3, #24]
 8001d88:	f003 0308 	and.w	r3, r3, #8
 8001d8c:	613b      	str	r3, [r7, #16]
 8001d8e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d90:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001d94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d96:	2312      	movs	r3, #18
 8001d98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d9e:	f107 0314 	add.w	r3, r7, #20
 8001da2:	4619      	mov	r1, r3
 8001da4:	4812      	ldr	r0, [pc, #72]	; (8001df0 <HAL_I2C_MspInit+0x98>)
 8001da6:	f000 fa3d 	bl	8002224 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8001daa:	4b12      	ldr	r3, [pc, #72]	; (8001df4 <HAL_I2C_MspInit+0x9c>)
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	627b      	str	r3, [r7, #36]	; 0x24
 8001db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001db2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001db6:	627b      	str	r3, [r7, #36]	; 0x24
 8001db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dba:	f043 0302 	orr.w	r3, r3, #2
 8001dbe:	627b      	str	r3, [r7, #36]	; 0x24
 8001dc0:	4a0c      	ldr	r2, [pc, #48]	; (8001df4 <HAL_I2C_MspInit+0x9c>)
 8001dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc4:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001dc6:	4b09      	ldr	r3, [pc, #36]	; (8001dec <HAL_I2C_MspInit+0x94>)
 8001dc8:	69db      	ldr	r3, [r3, #28]
 8001dca:	4a08      	ldr	r2, [pc, #32]	; (8001dec <HAL_I2C_MspInit+0x94>)
 8001dcc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001dd0:	61d3      	str	r3, [r2, #28]
 8001dd2:	4b06      	ldr	r3, [pc, #24]	; (8001dec <HAL_I2C_MspInit+0x94>)
 8001dd4:	69db      	ldr	r3, [r3, #28]
 8001dd6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001dda:	60fb      	str	r3, [r7, #12]
 8001ddc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001dde:	bf00      	nop
 8001de0:	3728      	adds	r7, #40	; 0x28
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	40005400 	.word	0x40005400
 8001dec:	40021000 	.word	0x40021000
 8001df0:	40010c00 	.word	0x40010c00
 8001df4:	40010000 	.word	0x40010000

08001df8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e08:	d113      	bne.n	8001e32 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e0a:	4b0c      	ldr	r3, [pc, #48]	; (8001e3c <HAL_TIM_Base_MspInit+0x44>)
 8001e0c:	69db      	ldr	r3, [r3, #28]
 8001e0e:	4a0b      	ldr	r2, [pc, #44]	; (8001e3c <HAL_TIM_Base_MspInit+0x44>)
 8001e10:	f043 0301 	orr.w	r3, r3, #1
 8001e14:	61d3      	str	r3, [r2, #28]
 8001e16:	4b09      	ldr	r3, [pc, #36]	; (8001e3c <HAL_TIM_Base_MspInit+0x44>)
 8001e18:	69db      	ldr	r3, [r3, #28]
 8001e1a:	f003 0301 	and.w	r3, r3, #1
 8001e1e:	60fb      	str	r3, [r7, #12]
 8001e20:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001e22:	2200      	movs	r2, #0
 8001e24:	2100      	movs	r1, #0
 8001e26:	201c      	movs	r0, #28
 8001e28:	f000 f9c5 	bl	80021b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001e2c:	201c      	movs	r0, #28
 8001e2e:	f000 f9de 	bl	80021ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001e32:	bf00      	nop
 8001e34:	3710      	adds	r7, #16
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	40021000 	.word	0x40021000

08001e40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e40:	b480      	push	{r7}
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e44:	e7fe      	b.n	8001e44 <NMI_Handler+0x4>

08001e46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e46:	b480      	push	{r7}
 8001e48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e4a:	e7fe      	b.n	8001e4a <HardFault_Handler+0x4>

08001e4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e50:	e7fe      	b.n	8001e50 <MemManage_Handler+0x4>

08001e52 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e52:	b480      	push	{r7}
 8001e54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e56:	e7fe      	b.n	8001e56 <BusFault_Handler+0x4>

08001e58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e5c:	e7fe      	b.n	8001e5c <UsageFault_Handler+0x4>

08001e5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e5e:	b480      	push	{r7}
 8001e60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e62:	bf00      	nop
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bc80      	pop	{r7}
 8001e68:	4770      	bx	lr

08001e6a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e6a:	b480      	push	{r7}
 8001e6c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e6e:	bf00      	nop
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bc80      	pop	{r7}
 8001e74:	4770      	bx	lr

08001e76 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e76:	b480      	push	{r7}
 8001e78:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e7a:	bf00      	nop
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bc80      	pop	{r7}
 8001e80:	4770      	bx	lr

08001e82 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e82:	b580      	push	{r7, lr}
 8001e84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e86:	f000 f87f 	bl	8001f88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e8a:	bf00      	nop
 8001e8c:	bd80      	pop	{r7, pc}
	...

08001e90 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001e94:	4802      	ldr	r0, [pc, #8]	; (8001ea0 <TIM2_IRQHandler+0x10>)
 8001e96:	f001 fcb1 	bl	80037fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001e9a:	bf00      	nop
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	20000218 	.word	0x20000218

08001ea4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ea8:	bf00      	nop
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bc80      	pop	{r7}
 8001eae:	4770      	bx	lr

08001eb0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001eb0:	f7ff fff8 	bl	8001ea4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001eb4:	480b      	ldr	r0, [pc, #44]	; (8001ee4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001eb6:	490c      	ldr	r1, [pc, #48]	; (8001ee8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001eb8:	4a0c      	ldr	r2, [pc, #48]	; (8001eec <LoopFillZerobss+0x16>)
  movs r3, #0
 8001eba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ebc:	e002      	b.n	8001ec4 <LoopCopyDataInit>

08001ebe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ebe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ec0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ec2:	3304      	adds	r3, #4

08001ec4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ec4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ec6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ec8:	d3f9      	bcc.n	8001ebe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001eca:	4a09      	ldr	r2, [pc, #36]	; (8001ef0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001ecc:	4c09      	ldr	r4, [pc, #36]	; (8001ef4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ece:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ed0:	e001      	b.n	8001ed6 <LoopFillZerobss>

08001ed2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ed2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ed4:	3204      	adds	r2, #4

08001ed6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ed6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ed8:	d3fb      	bcc.n	8001ed2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001eda:	f001 ffdf 	bl	8003e9c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ede:	f7ff fa3d 	bl	800135c <main>
  bx lr
 8001ee2:	4770      	bx	lr
  ldr r0, =_sdata
 8001ee4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ee8:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8001eec:	08003fb8 	.word	0x08003fb8
  ldr r2, =_sbss
 8001ef0:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8001ef4:	20000584 	.word	0x20000584

08001ef8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ef8:	e7fe      	b.n	8001ef8 <ADC1_2_IRQHandler>
	...

08001efc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f00:	4b08      	ldr	r3, [pc, #32]	; (8001f24 <HAL_Init+0x28>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a07      	ldr	r2, [pc, #28]	; (8001f24 <HAL_Init+0x28>)
 8001f06:	f043 0310 	orr.w	r3, r3, #16
 8001f0a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f0c:	2003      	movs	r0, #3
 8001f0e:	f000 f947 	bl	80021a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f12:	200f      	movs	r0, #15
 8001f14:	f000 f808 	bl	8001f28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f18:	f7ff feec 	bl	8001cf4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f1c:	2300      	movs	r3, #0
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	40022000 	.word	0x40022000

08001f28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b082      	sub	sp, #8
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f30:	4b12      	ldr	r3, [pc, #72]	; (8001f7c <HAL_InitTick+0x54>)
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	4b12      	ldr	r3, [pc, #72]	; (8001f80 <HAL_InitTick+0x58>)
 8001f36:	781b      	ldrb	r3, [r3, #0]
 8001f38:	4619      	mov	r1, r3
 8001f3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f42:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f46:	4618      	mov	r0, r3
 8001f48:	f000 f95f 	bl	800220a <HAL_SYSTICK_Config>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d001      	beq.n	8001f56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e00e      	b.n	8001f74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2b0f      	cmp	r3, #15
 8001f5a:	d80a      	bhi.n	8001f72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	6879      	ldr	r1, [r7, #4]
 8001f60:	f04f 30ff 	mov.w	r0, #4294967295
 8001f64:	f000 f927 	bl	80021b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f68:	4a06      	ldr	r2, [pc, #24]	; (8001f84 <HAL_InitTick+0x5c>)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	e000      	b.n	8001f74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	3708      	adds	r7, #8
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	20000078 	.word	0x20000078
 8001f80:	20000080 	.word	0x20000080
 8001f84:	2000007c 	.word	0x2000007c

08001f88 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f8c:	4b05      	ldr	r3, [pc, #20]	; (8001fa4 <HAL_IncTick+0x1c>)
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	461a      	mov	r2, r3
 8001f92:	4b05      	ldr	r3, [pc, #20]	; (8001fa8 <HAL_IncTick+0x20>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4413      	add	r3, r2
 8001f98:	4a03      	ldr	r2, [pc, #12]	; (8001fa8 <HAL_IncTick+0x20>)
 8001f9a:	6013      	str	r3, [r2, #0]
}
 8001f9c:	bf00      	nop
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bc80      	pop	{r7}
 8001fa2:	4770      	bx	lr
 8001fa4:	20000080 	.word	0x20000080
 8001fa8:	20000580 	.word	0x20000580

08001fac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  return uwTick;
 8001fb0:	4b02      	ldr	r3, [pc, #8]	; (8001fbc <HAL_GetTick+0x10>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bc80      	pop	{r7}
 8001fba:	4770      	bx	lr
 8001fbc:	20000580 	.word	0x20000580

08001fc0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b084      	sub	sp, #16
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fc8:	f7ff fff0 	bl	8001fac <HAL_GetTick>
 8001fcc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fd8:	d005      	beq.n	8001fe6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fda:	4b0a      	ldr	r3, [pc, #40]	; (8002004 <HAL_Delay+0x44>)
 8001fdc:	781b      	ldrb	r3, [r3, #0]
 8001fde:	461a      	mov	r2, r3
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	4413      	add	r3, r2
 8001fe4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001fe6:	bf00      	nop
 8001fe8:	f7ff ffe0 	bl	8001fac <HAL_GetTick>
 8001fec:	4602      	mov	r2, r0
 8001fee:	68bb      	ldr	r3, [r7, #8]
 8001ff0:	1ad3      	subs	r3, r2, r3
 8001ff2:	68fa      	ldr	r2, [r7, #12]
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d8f7      	bhi.n	8001fe8 <HAL_Delay+0x28>
  {
  }
}
 8001ff8:	bf00      	nop
 8001ffa:	bf00      	nop
 8001ffc:	3710      	adds	r7, #16
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	20000080 	.word	0x20000080

08002008 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002008:	b480      	push	{r7}
 800200a:	b085      	sub	sp, #20
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	f003 0307 	and.w	r3, r3, #7
 8002016:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002018:	4b0c      	ldr	r3, [pc, #48]	; (800204c <__NVIC_SetPriorityGrouping+0x44>)
 800201a:	68db      	ldr	r3, [r3, #12]
 800201c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800201e:	68ba      	ldr	r2, [r7, #8]
 8002020:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002024:	4013      	ands	r3, r2
 8002026:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002030:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002034:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002038:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800203a:	4a04      	ldr	r2, [pc, #16]	; (800204c <__NVIC_SetPriorityGrouping+0x44>)
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	60d3      	str	r3, [r2, #12]
}
 8002040:	bf00      	nop
 8002042:	3714      	adds	r7, #20
 8002044:	46bd      	mov	sp, r7
 8002046:	bc80      	pop	{r7}
 8002048:	4770      	bx	lr
 800204a:	bf00      	nop
 800204c:	e000ed00 	.word	0xe000ed00

08002050 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002054:	4b04      	ldr	r3, [pc, #16]	; (8002068 <__NVIC_GetPriorityGrouping+0x18>)
 8002056:	68db      	ldr	r3, [r3, #12]
 8002058:	0a1b      	lsrs	r3, r3, #8
 800205a:	f003 0307 	and.w	r3, r3, #7
}
 800205e:	4618      	mov	r0, r3
 8002060:	46bd      	mov	sp, r7
 8002062:	bc80      	pop	{r7}
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	e000ed00 	.word	0xe000ed00

0800206c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	4603      	mov	r3, r0
 8002074:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002076:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800207a:	2b00      	cmp	r3, #0
 800207c:	db0b      	blt.n	8002096 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800207e:	79fb      	ldrb	r3, [r7, #7]
 8002080:	f003 021f 	and.w	r2, r3, #31
 8002084:	4906      	ldr	r1, [pc, #24]	; (80020a0 <__NVIC_EnableIRQ+0x34>)
 8002086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800208a:	095b      	lsrs	r3, r3, #5
 800208c:	2001      	movs	r0, #1
 800208e:	fa00 f202 	lsl.w	r2, r0, r2
 8002092:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002096:	bf00      	nop
 8002098:	370c      	adds	r7, #12
 800209a:	46bd      	mov	sp, r7
 800209c:	bc80      	pop	{r7}
 800209e:	4770      	bx	lr
 80020a0:	e000e100 	.word	0xe000e100

080020a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	4603      	mov	r3, r0
 80020ac:	6039      	str	r1, [r7, #0]
 80020ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	db0a      	blt.n	80020ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	b2da      	uxtb	r2, r3
 80020bc:	490c      	ldr	r1, [pc, #48]	; (80020f0 <__NVIC_SetPriority+0x4c>)
 80020be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020c2:	0112      	lsls	r2, r2, #4
 80020c4:	b2d2      	uxtb	r2, r2
 80020c6:	440b      	add	r3, r1
 80020c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020cc:	e00a      	b.n	80020e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	b2da      	uxtb	r2, r3
 80020d2:	4908      	ldr	r1, [pc, #32]	; (80020f4 <__NVIC_SetPriority+0x50>)
 80020d4:	79fb      	ldrb	r3, [r7, #7]
 80020d6:	f003 030f 	and.w	r3, r3, #15
 80020da:	3b04      	subs	r3, #4
 80020dc:	0112      	lsls	r2, r2, #4
 80020de:	b2d2      	uxtb	r2, r2
 80020e0:	440b      	add	r3, r1
 80020e2:	761a      	strb	r2, [r3, #24]
}
 80020e4:	bf00      	nop
 80020e6:	370c      	adds	r7, #12
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bc80      	pop	{r7}
 80020ec:	4770      	bx	lr
 80020ee:	bf00      	nop
 80020f0:	e000e100 	.word	0xe000e100
 80020f4:	e000ed00 	.word	0xe000ed00

080020f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b089      	sub	sp, #36	; 0x24
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	60f8      	str	r0, [r7, #12]
 8002100:	60b9      	str	r1, [r7, #8]
 8002102:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	f003 0307 	and.w	r3, r3, #7
 800210a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800210c:	69fb      	ldr	r3, [r7, #28]
 800210e:	f1c3 0307 	rsb	r3, r3, #7
 8002112:	2b04      	cmp	r3, #4
 8002114:	bf28      	it	cs
 8002116:	2304      	movcs	r3, #4
 8002118:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800211a:	69fb      	ldr	r3, [r7, #28]
 800211c:	3304      	adds	r3, #4
 800211e:	2b06      	cmp	r3, #6
 8002120:	d902      	bls.n	8002128 <NVIC_EncodePriority+0x30>
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	3b03      	subs	r3, #3
 8002126:	e000      	b.n	800212a <NVIC_EncodePriority+0x32>
 8002128:	2300      	movs	r3, #0
 800212a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800212c:	f04f 32ff 	mov.w	r2, #4294967295
 8002130:	69bb      	ldr	r3, [r7, #24]
 8002132:	fa02 f303 	lsl.w	r3, r2, r3
 8002136:	43da      	mvns	r2, r3
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	401a      	ands	r2, r3
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002140:	f04f 31ff 	mov.w	r1, #4294967295
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	fa01 f303 	lsl.w	r3, r1, r3
 800214a:	43d9      	mvns	r1, r3
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002150:	4313      	orrs	r3, r2
         );
}
 8002152:	4618      	mov	r0, r3
 8002154:	3724      	adds	r7, #36	; 0x24
 8002156:	46bd      	mov	sp, r7
 8002158:	bc80      	pop	{r7}
 800215a:	4770      	bx	lr

0800215c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	3b01      	subs	r3, #1
 8002168:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800216c:	d301      	bcc.n	8002172 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800216e:	2301      	movs	r3, #1
 8002170:	e00f      	b.n	8002192 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002172:	4a0a      	ldr	r2, [pc, #40]	; (800219c <SysTick_Config+0x40>)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	3b01      	subs	r3, #1
 8002178:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800217a:	210f      	movs	r1, #15
 800217c:	f04f 30ff 	mov.w	r0, #4294967295
 8002180:	f7ff ff90 	bl	80020a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002184:	4b05      	ldr	r3, [pc, #20]	; (800219c <SysTick_Config+0x40>)
 8002186:	2200      	movs	r2, #0
 8002188:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800218a:	4b04      	ldr	r3, [pc, #16]	; (800219c <SysTick_Config+0x40>)
 800218c:	2207      	movs	r2, #7
 800218e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002190:	2300      	movs	r3, #0
}
 8002192:	4618      	mov	r0, r3
 8002194:	3708      	adds	r7, #8
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	e000e010 	.word	0xe000e010

080021a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021a8:	6878      	ldr	r0, [r7, #4]
 80021aa:	f7ff ff2d 	bl	8002008 <__NVIC_SetPriorityGrouping>
}
 80021ae:	bf00      	nop
 80021b0:	3708      	adds	r7, #8
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}

080021b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021b6:	b580      	push	{r7, lr}
 80021b8:	b086      	sub	sp, #24
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	4603      	mov	r3, r0
 80021be:	60b9      	str	r1, [r7, #8]
 80021c0:	607a      	str	r2, [r7, #4]
 80021c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021c4:	2300      	movs	r3, #0
 80021c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021c8:	f7ff ff42 	bl	8002050 <__NVIC_GetPriorityGrouping>
 80021cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	68b9      	ldr	r1, [r7, #8]
 80021d2:	6978      	ldr	r0, [r7, #20]
 80021d4:	f7ff ff90 	bl	80020f8 <NVIC_EncodePriority>
 80021d8:	4602      	mov	r2, r0
 80021da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021de:	4611      	mov	r1, r2
 80021e0:	4618      	mov	r0, r3
 80021e2:	f7ff ff5f 	bl	80020a4 <__NVIC_SetPriority>
}
 80021e6:	bf00      	nop
 80021e8:	3718      	adds	r7, #24
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}

080021ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021ee:	b580      	push	{r7, lr}
 80021f0:	b082      	sub	sp, #8
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	4603      	mov	r3, r0
 80021f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021fc:	4618      	mov	r0, r3
 80021fe:	f7ff ff35 	bl	800206c <__NVIC_EnableIRQ>
}
 8002202:	bf00      	nop
 8002204:	3708      	adds	r7, #8
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}

0800220a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800220a:	b580      	push	{r7, lr}
 800220c:	b082      	sub	sp, #8
 800220e:	af00      	add	r7, sp, #0
 8002210:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f7ff ffa2 	bl	800215c <SysTick_Config>
 8002218:	4603      	mov	r3, r0
}
 800221a:	4618      	mov	r0, r3
 800221c:	3708      	adds	r7, #8
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
	...

08002224 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002224:	b480      	push	{r7}
 8002226:	b08b      	sub	sp, #44	; 0x2c
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
 800222c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800222e:	2300      	movs	r3, #0
 8002230:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002232:	2300      	movs	r3, #0
 8002234:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002236:	e169      	b.n	800250c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002238:	2201      	movs	r2, #1
 800223a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800223c:	fa02 f303 	lsl.w	r3, r2, r3
 8002240:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	69fa      	ldr	r2, [r7, #28]
 8002248:	4013      	ands	r3, r2
 800224a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800224c:	69ba      	ldr	r2, [r7, #24]
 800224e:	69fb      	ldr	r3, [r7, #28]
 8002250:	429a      	cmp	r2, r3
 8002252:	f040 8158 	bne.w	8002506 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	4a9a      	ldr	r2, [pc, #616]	; (80024c4 <HAL_GPIO_Init+0x2a0>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d05e      	beq.n	800231e <HAL_GPIO_Init+0xfa>
 8002260:	4a98      	ldr	r2, [pc, #608]	; (80024c4 <HAL_GPIO_Init+0x2a0>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d875      	bhi.n	8002352 <HAL_GPIO_Init+0x12e>
 8002266:	4a98      	ldr	r2, [pc, #608]	; (80024c8 <HAL_GPIO_Init+0x2a4>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d058      	beq.n	800231e <HAL_GPIO_Init+0xfa>
 800226c:	4a96      	ldr	r2, [pc, #600]	; (80024c8 <HAL_GPIO_Init+0x2a4>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d86f      	bhi.n	8002352 <HAL_GPIO_Init+0x12e>
 8002272:	4a96      	ldr	r2, [pc, #600]	; (80024cc <HAL_GPIO_Init+0x2a8>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d052      	beq.n	800231e <HAL_GPIO_Init+0xfa>
 8002278:	4a94      	ldr	r2, [pc, #592]	; (80024cc <HAL_GPIO_Init+0x2a8>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d869      	bhi.n	8002352 <HAL_GPIO_Init+0x12e>
 800227e:	4a94      	ldr	r2, [pc, #592]	; (80024d0 <HAL_GPIO_Init+0x2ac>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d04c      	beq.n	800231e <HAL_GPIO_Init+0xfa>
 8002284:	4a92      	ldr	r2, [pc, #584]	; (80024d0 <HAL_GPIO_Init+0x2ac>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d863      	bhi.n	8002352 <HAL_GPIO_Init+0x12e>
 800228a:	4a92      	ldr	r2, [pc, #584]	; (80024d4 <HAL_GPIO_Init+0x2b0>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d046      	beq.n	800231e <HAL_GPIO_Init+0xfa>
 8002290:	4a90      	ldr	r2, [pc, #576]	; (80024d4 <HAL_GPIO_Init+0x2b0>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d85d      	bhi.n	8002352 <HAL_GPIO_Init+0x12e>
 8002296:	2b12      	cmp	r3, #18
 8002298:	d82a      	bhi.n	80022f0 <HAL_GPIO_Init+0xcc>
 800229a:	2b12      	cmp	r3, #18
 800229c:	d859      	bhi.n	8002352 <HAL_GPIO_Init+0x12e>
 800229e:	a201      	add	r2, pc, #4	; (adr r2, 80022a4 <HAL_GPIO_Init+0x80>)
 80022a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022a4:	0800231f 	.word	0x0800231f
 80022a8:	080022f9 	.word	0x080022f9
 80022ac:	0800230b 	.word	0x0800230b
 80022b0:	0800234d 	.word	0x0800234d
 80022b4:	08002353 	.word	0x08002353
 80022b8:	08002353 	.word	0x08002353
 80022bc:	08002353 	.word	0x08002353
 80022c0:	08002353 	.word	0x08002353
 80022c4:	08002353 	.word	0x08002353
 80022c8:	08002353 	.word	0x08002353
 80022cc:	08002353 	.word	0x08002353
 80022d0:	08002353 	.word	0x08002353
 80022d4:	08002353 	.word	0x08002353
 80022d8:	08002353 	.word	0x08002353
 80022dc:	08002353 	.word	0x08002353
 80022e0:	08002353 	.word	0x08002353
 80022e4:	08002353 	.word	0x08002353
 80022e8:	08002301 	.word	0x08002301
 80022ec:	08002315 	.word	0x08002315
 80022f0:	4a79      	ldr	r2, [pc, #484]	; (80024d8 <HAL_GPIO_Init+0x2b4>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d013      	beq.n	800231e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80022f6:	e02c      	b.n	8002352 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	623b      	str	r3, [r7, #32]
          break;
 80022fe:	e029      	b.n	8002354 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	3304      	adds	r3, #4
 8002306:	623b      	str	r3, [r7, #32]
          break;
 8002308:	e024      	b.n	8002354 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	68db      	ldr	r3, [r3, #12]
 800230e:	3308      	adds	r3, #8
 8002310:	623b      	str	r3, [r7, #32]
          break;
 8002312:	e01f      	b.n	8002354 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	68db      	ldr	r3, [r3, #12]
 8002318:	330c      	adds	r3, #12
 800231a:	623b      	str	r3, [r7, #32]
          break;
 800231c:	e01a      	b.n	8002354 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d102      	bne.n	800232c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002326:	2304      	movs	r3, #4
 8002328:	623b      	str	r3, [r7, #32]
          break;
 800232a:	e013      	b.n	8002354 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	689b      	ldr	r3, [r3, #8]
 8002330:	2b01      	cmp	r3, #1
 8002332:	d105      	bne.n	8002340 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002334:	2308      	movs	r3, #8
 8002336:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	69fa      	ldr	r2, [r7, #28]
 800233c:	611a      	str	r2, [r3, #16]
          break;
 800233e:	e009      	b.n	8002354 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002340:	2308      	movs	r3, #8
 8002342:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	69fa      	ldr	r2, [r7, #28]
 8002348:	615a      	str	r2, [r3, #20]
          break;
 800234a:	e003      	b.n	8002354 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800234c:	2300      	movs	r3, #0
 800234e:	623b      	str	r3, [r7, #32]
          break;
 8002350:	e000      	b.n	8002354 <HAL_GPIO_Init+0x130>
          break;
 8002352:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002354:	69bb      	ldr	r3, [r7, #24]
 8002356:	2bff      	cmp	r3, #255	; 0xff
 8002358:	d801      	bhi.n	800235e <HAL_GPIO_Init+0x13a>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	e001      	b.n	8002362 <HAL_GPIO_Init+0x13e>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	3304      	adds	r3, #4
 8002362:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002364:	69bb      	ldr	r3, [r7, #24]
 8002366:	2bff      	cmp	r3, #255	; 0xff
 8002368:	d802      	bhi.n	8002370 <HAL_GPIO_Init+0x14c>
 800236a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800236c:	009b      	lsls	r3, r3, #2
 800236e:	e002      	b.n	8002376 <HAL_GPIO_Init+0x152>
 8002370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002372:	3b08      	subs	r3, #8
 8002374:	009b      	lsls	r3, r3, #2
 8002376:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	210f      	movs	r1, #15
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	fa01 f303 	lsl.w	r3, r1, r3
 8002384:	43db      	mvns	r3, r3
 8002386:	401a      	ands	r2, r3
 8002388:	6a39      	ldr	r1, [r7, #32]
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	fa01 f303 	lsl.w	r3, r1, r3
 8002390:	431a      	orrs	r2, r3
 8002392:	697b      	ldr	r3, [r7, #20]
 8002394:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800239e:	2b00      	cmp	r3, #0
 80023a0:	f000 80b1 	beq.w	8002506 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80023a4:	4b4d      	ldr	r3, [pc, #308]	; (80024dc <HAL_GPIO_Init+0x2b8>)
 80023a6:	699b      	ldr	r3, [r3, #24]
 80023a8:	4a4c      	ldr	r2, [pc, #304]	; (80024dc <HAL_GPIO_Init+0x2b8>)
 80023aa:	f043 0301 	orr.w	r3, r3, #1
 80023ae:	6193      	str	r3, [r2, #24]
 80023b0:	4b4a      	ldr	r3, [pc, #296]	; (80024dc <HAL_GPIO_Init+0x2b8>)
 80023b2:	699b      	ldr	r3, [r3, #24]
 80023b4:	f003 0301 	and.w	r3, r3, #1
 80023b8:	60bb      	str	r3, [r7, #8]
 80023ba:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80023bc:	4a48      	ldr	r2, [pc, #288]	; (80024e0 <HAL_GPIO_Init+0x2bc>)
 80023be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023c0:	089b      	lsrs	r3, r3, #2
 80023c2:	3302      	adds	r3, #2
 80023c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023c8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80023ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023cc:	f003 0303 	and.w	r3, r3, #3
 80023d0:	009b      	lsls	r3, r3, #2
 80023d2:	220f      	movs	r2, #15
 80023d4:	fa02 f303 	lsl.w	r3, r2, r3
 80023d8:	43db      	mvns	r3, r3
 80023da:	68fa      	ldr	r2, [r7, #12]
 80023dc:	4013      	ands	r3, r2
 80023de:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	4a40      	ldr	r2, [pc, #256]	; (80024e4 <HAL_GPIO_Init+0x2c0>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d013      	beq.n	8002410 <HAL_GPIO_Init+0x1ec>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	4a3f      	ldr	r2, [pc, #252]	; (80024e8 <HAL_GPIO_Init+0x2c4>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d00d      	beq.n	800240c <HAL_GPIO_Init+0x1e8>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	4a3e      	ldr	r2, [pc, #248]	; (80024ec <HAL_GPIO_Init+0x2c8>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d007      	beq.n	8002408 <HAL_GPIO_Init+0x1e4>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	4a3d      	ldr	r2, [pc, #244]	; (80024f0 <HAL_GPIO_Init+0x2cc>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d101      	bne.n	8002404 <HAL_GPIO_Init+0x1e0>
 8002400:	2303      	movs	r3, #3
 8002402:	e006      	b.n	8002412 <HAL_GPIO_Init+0x1ee>
 8002404:	2304      	movs	r3, #4
 8002406:	e004      	b.n	8002412 <HAL_GPIO_Init+0x1ee>
 8002408:	2302      	movs	r3, #2
 800240a:	e002      	b.n	8002412 <HAL_GPIO_Init+0x1ee>
 800240c:	2301      	movs	r3, #1
 800240e:	e000      	b.n	8002412 <HAL_GPIO_Init+0x1ee>
 8002410:	2300      	movs	r3, #0
 8002412:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002414:	f002 0203 	and.w	r2, r2, #3
 8002418:	0092      	lsls	r2, r2, #2
 800241a:	4093      	lsls	r3, r2
 800241c:	68fa      	ldr	r2, [r7, #12]
 800241e:	4313      	orrs	r3, r2
 8002420:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002422:	492f      	ldr	r1, [pc, #188]	; (80024e0 <HAL_GPIO_Init+0x2bc>)
 8002424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002426:	089b      	lsrs	r3, r3, #2
 8002428:	3302      	adds	r3, #2
 800242a:	68fa      	ldr	r2, [r7, #12]
 800242c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002438:	2b00      	cmp	r3, #0
 800243a:	d006      	beq.n	800244a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800243c:	4b2d      	ldr	r3, [pc, #180]	; (80024f4 <HAL_GPIO_Init+0x2d0>)
 800243e:	689a      	ldr	r2, [r3, #8]
 8002440:	492c      	ldr	r1, [pc, #176]	; (80024f4 <HAL_GPIO_Init+0x2d0>)
 8002442:	69bb      	ldr	r3, [r7, #24]
 8002444:	4313      	orrs	r3, r2
 8002446:	608b      	str	r3, [r1, #8]
 8002448:	e006      	b.n	8002458 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800244a:	4b2a      	ldr	r3, [pc, #168]	; (80024f4 <HAL_GPIO_Init+0x2d0>)
 800244c:	689a      	ldr	r2, [r3, #8]
 800244e:	69bb      	ldr	r3, [r7, #24]
 8002450:	43db      	mvns	r3, r3
 8002452:	4928      	ldr	r1, [pc, #160]	; (80024f4 <HAL_GPIO_Init+0x2d0>)
 8002454:	4013      	ands	r3, r2
 8002456:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002460:	2b00      	cmp	r3, #0
 8002462:	d006      	beq.n	8002472 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002464:	4b23      	ldr	r3, [pc, #140]	; (80024f4 <HAL_GPIO_Init+0x2d0>)
 8002466:	68da      	ldr	r2, [r3, #12]
 8002468:	4922      	ldr	r1, [pc, #136]	; (80024f4 <HAL_GPIO_Init+0x2d0>)
 800246a:	69bb      	ldr	r3, [r7, #24]
 800246c:	4313      	orrs	r3, r2
 800246e:	60cb      	str	r3, [r1, #12]
 8002470:	e006      	b.n	8002480 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002472:	4b20      	ldr	r3, [pc, #128]	; (80024f4 <HAL_GPIO_Init+0x2d0>)
 8002474:	68da      	ldr	r2, [r3, #12]
 8002476:	69bb      	ldr	r3, [r7, #24]
 8002478:	43db      	mvns	r3, r3
 800247a:	491e      	ldr	r1, [pc, #120]	; (80024f4 <HAL_GPIO_Init+0x2d0>)
 800247c:	4013      	ands	r3, r2
 800247e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002488:	2b00      	cmp	r3, #0
 800248a:	d006      	beq.n	800249a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800248c:	4b19      	ldr	r3, [pc, #100]	; (80024f4 <HAL_GPIO_Init+0x2d0>)
 800248e:	685a      	ldr	r2, [r3, #4]
 8002490:	4918      	ldr	r1, [pc, #96]	; (80024f4 <HAL_GPIO_Init+0x2d0>)
 8002492:	69bb      	ldr	r3, [r7, #24]
 8002494:	4313      	orrs	r3, r2
 8002496:	604b      	str	r3, [r1, #4]
 8002498:	e006      	b.n	80024a8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800249a:	4b16      	ldr	r3, [pc, #88]	; (80024f4 <HAL_GPIO_Init+0x2d0>)
 800249c:	685a      	ldr	r2, [r3, #4]
 800249e:	69bb      	ldr	r3, [r7, #24]
 80024a0:	43db      	mvns	r3, r3
 80024a2:	4914      	ldr	r1, [pc, #80]	; (80024f4 <HAL_GPIO_Init+0x2d0>)
 80024a4:	4013      	ands	r3, r2
 80024a6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d021      	beq.n	80024f8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80024b4:	4b0f      	ldr	r3, [pc, #60]	; (80024f4 <HAL_GPIO_Init+0x2d0>)
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	490e      	ldr	r1, [pc, #56]	; (80024f4 <HAL_GPIO_Init+0x2d0>)
 80024ba:	69bb      	ldr	r3, [r7, #24]
 80024bc:	4313      	orrs	r3, r2
 80024be:	600b      	str	r3, [r1, #0]
 80024c0:	e021      	b.n	8002506 <HAL_GPIO_Init+0x2e2>
 80024c2:	bf00      	nop
 80024c4:	10320000 	.word	0x10320000
 80024c8:	10310000 	.word	0x10310000
 80024cc:	10220000 	.word	0x10220000
 80024d0:	10210000 	.word	0x10210000
 80024d4:	10120000 	.word	0x10120000
 80024d8:	10110000 	.word	0x10110000
 80024dc:	40021000 	.word	0x40021000
 80024e0:	40010000 	.word	0x40010000
 80024e4:	40010800 	.word	0x40010800
 80024e8:	40010c00 	.word	0x40010c00
 80024ec:	40011000 	.word	0x40011000
 80024f0:	40011400 	.word	0x40011400
 80024f4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80024f8:	4b0b      	ldr	r3, [pc, #44]	; (8002528 <HAL_GPIO_Init+0x304>)
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	69bb      	ldr	r3, [r7, #24]
 80024fe:	43db      	mvns	r3, r3
 8002500:	4909      	ldr	r1, [pc, #36]	; (8002528 <HAL_GPIO_Init+0x304>)
 8002502:	4013      	ands	r3, r2
 8002504:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002508:	3301      	adds	r3, #1
 800250a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002512:	fa22 f303 	lsr.w	r3, r2, r3
 8002516:	2b00      	cmp	r3, #0
 8002518:	f47f ae8e 	bne.w	8002238 <HAL_GPIO_Init+0x14>
  }
}
 800251c:	bf00      	nop
 800251e:	bf00      	nop
 8002520:	372c      	adds	r7, #44	; 0x2c
 8002522:	46bd      	mov	sp, r7
 8002524:	bc80      	pop	{r7}
 8002526:	4770      	bx	lr
 8002528:	40010400 	.word	0x40010400

0800252c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800252c:	b480      	push	{r7}
 800252e:	b085      	sub	sp, #20
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
 8002534:	460b      	mov	r3, r1
 8002536:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	689a      	ldr	r2, [r3, #8]
 800253c:	887b      	ldrh	r3, [r7, #2]
 800253e:	4013      	ands	r3, r2
 8002540:	2b00      	cmp	r3, #0
 8002542:	d002      	beq.n	800254a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002544:	2301      	movs	r3, #1
 8002546:	73fb      	strb	r3, [r7, #15]
 8002548:	e001      	b.n	800254e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800254a:	2300      	movs	r3, #0
 800254c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800254e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002550:	4618      	mov	r0, r3
 8002552:	3714      	adds	r7, #20
 8002554:	46bd      	mov	sp, r7
 8002556:	bc80      	pop	{r7}
 8002558:	4770      	bx	lr

0800255a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800255a:	b480      	push	{r7}
 800255c:	b083      	sub	sp, #12
 800255e:	af00      	add	r7, sp, #0
 8002560:	6078      	str	r0, [r7, #4]
 8002562:	460b      	mov	r3, r1
 8002564:	807b      	strh	r3, [r7, #2]
 8002566:	4613      	mov	r3, r2
 8002568:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800256a:	787b      	ldrb	r3, [r7, #1]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d003      	beq.n	8002578 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002570:	887a      	ldrh	r2, [r7, #2]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002576:	e003      	b.n	8002580 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002578:	887b      	ldrh	r3, [r7, #2]
 800257a:	041a      	lsls	r2, r3, #16
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	611a      	str	r2, [r3, #16]
}
 8002580:	bf00      	nop
 8002582:	370c      	adds	r7, #12
 8002584:	46bd      	mov	sp, r7
 8002586:	bc80      	pop	{r7}
 8002588:	4770      	bx	lr
	...

0800258c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b084      	sub	sp, #16
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d101      	bne.n	800259e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	e12b      	b.n	80027f6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d106      	bne.n	80025b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2200      	movs	r2, #0
 80025ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80025b2:	6878      	ldr	r0, [r7, #4]
 80025b4:	f7ff fbd0 	bl	8001d58 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2224      	movs	r2, #36	; 0x24
 80025bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f022 0201 	bic.w	r2, r2, #1
 80025ce:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80025de:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80025ee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80025f0:	f001 f830 	bl	8003654 <HAL_RCC_GetPCLK1Freq>
 80025f4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	4a81      	ldr	r2, [pc, #516]	; (8002800 <HAL_I2C_Init+0x274>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d807      	bhi.n	8002610 <HAL_I2C_Init+0x84>
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	4a80      	ldr	r2, [pc, #512]	; (8002804 <HAL_I2C_Init+0x278>)
 8002604:	4293      	cmp	r3, r2
 8002606:	bf94      	ite	ls
 8002608:	2301      	movls	r3, #1
 800260a:	2300      	movhi	r3, #0
 800260c:	b2db      	uxtb	r3, r3
 800260e:	e006      	b.n	800261e <HAL_I2C_Init+0x92>
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	4a7d      	ldr	r2, [pc, #500]	; (8002808 <HAL_I2C_Init+0x27c>)
 8002614:	4293      	cmp	r3, r2
 8002616:	bf94      	ite	ls
 8002618:	2301      	movls	r3, #1
 800261a:	2300      	movhi	r3, #0
 800261c:	b2db      	uxtb	r3, r3
 800261e:	2b00      	cmp	r3, #0
 8002620:	d001      	beq.n	8002626 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e0e7      	b.n	80027f6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	4a78      	ldr	r2, [pc, #480]	; (800280c <HAL_I2C_Init+0x280>)
 800262a:	fba2 2303 	umull	r2, r3, r2, r3
 800262e:	0c9b      	lsrs	r3, r3, #18
 8002630:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	68ba      	ldr	r2, [r7, #8]
 8002642:	430a      	orrs	r2, r1
 8002644:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	6a1b      	ldr	r3, [r3, #32]
 800264c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	4a6a      	ldr	r2, [pc, #424]	; (8002800 <HAL_I2C_Init+0x274>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d802      	bhi.n	8002660 <HAL_I2C_Init+0xd4>
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	3301      	adds	r3, #1
 800265e:	e009      	b.n	8002674 <HAL_I2C_Init+0xe8>
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002666:	fb02 f303 	mul.w	r3, r2, r3
 800266a:	4a69      	ldr	r2, [pc, #420]	; (8002810 <HAL_I2C_Init+0x284>)
 800266c:	fba2 2303 	umull	r2, r3, r2, r3
 8002670:	099b      	lsrs	r3, r3, #6
 8002672:	3301      	adds	r3, #1
 8002674:	687a      	ldr	r2, [r7, #4]
 8002676:	6812      	ldr	r2, [r2, #0]
 8002678:	430b      	orrs	r3, r1
 800267a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	69db      	ldr	r3, [r3, #28]
 8002682:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002686:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	495c      	ldr	r1, [pc, #368]	; (8002800 <HAL_I2C_Init+0x274>)
 8002690:	428b      	cmp	r3, r1
 8002692:	d819      	bhi.n	80026c8 <HAL_I2C_Init+0x13c>
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	1e59      	subs	r1, r3, #1
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	005b      	lsls	r3, r3, #1
 800269e:	fbb1 f3f3 	udiv	r3, r1, r3
 80026a2:	1c59      	adds	r1, r3, #1
 80026a4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80026a8:	400b      	ands	r3, r1
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d00a      	beq.n	80026c4 <HAL_I2C_Init+0x138>
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	1e59      	subs	r1, r3, #1
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	005b      	lsls	r3, r3, #1
 80026b8:	fbb1 f3f3 	udiv	r3, r1, r3
 80026bc:	3301      	adds	r3, #1
 80026be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026c2:	e051      	b.n	8002768 <HAL_I2C_Init+0x1dc>
 80026c4:	2304      	movs	r3, #4
 80026c6:	e04f      	b.n	8002768 <HAL_I2C_Init+0x1dc>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	689b      	ldr	r3, [r3, #8]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d111      	bne.n	80026f4 <HAL_I2C_Init+0x168>
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	1e58      	subs	r0, r3, #1
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6859      	ldr	r1, [r3, #4]
 80026d8:	460b      	mov	r3, r1
 80026da:	005b      	lsls	r3, r3, #1
 80026dc:	440b      	add	r3, r1
 80026de:	fbb0 f3f3 	udiv	r3, r0, r3
 80026e2:	3301      	adds	r3, #1
 80026e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	bf0c      	ite	eq
 80026ec:	2301      	moveq	r3, #1
 80026ee:	2300      	movne	r3, #0
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	e012      	b.n	800271a <HAL_I2C_Init+0x18e>
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	1e58      	subs	r0, r3, #1
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6859      	ldr	r1, [r3, #4]
 80026fc:	460b      	mov	r3, r1
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	440b      	add	r3, r1
 8002702:	0099      	lsls	r1, r3, #2
 8002704:	440b      	add	r3, r1
 8002706:	fbb0 f3f3 	udiv	r3, r0, r3
 800270a:	3301      	adds	r3, #1
 800270c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002710:	2b00      	cmp	r3, #0
 8002712:	bf0c      	ite	eq
 8002714:	2301      	moveq	r3, #1
 8002716:	2300      	movne	r3, #0
 8002718:	b2db      	uxtb	r3, r3
 800271a:	2b00      	cmp	r3, #0
 800271c:	d001      	beq.n	8002722 <HAL_I2C_Init+0x196>
 800271e:	2301      	movs	r3, #1
 8002720:	e022      	b.n	8002768 <HAL_I2C_Init+0x1dc>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	689b      	ldr	r3, [r3, #8]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d10e      	bne.n	8002748 <HAL_I2C_Init+0x1bc>
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	1e58      	subs	r0, r3, #1
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6859      	ldr	r1, [r3, #4]
 8002732:	460b      	mov	r3, r1
 8002734:	005b      	lsls	r3, r3, #1
 8002736:	440b      	add	r3, r1
 8002738:	fbb0 f3f3 	udiv	r3, r0, r3
 800273c:	3301      	adds	r3, #1
 800273e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002742:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002746:	e00f      	b.n	8002768 <HAL_I2C_Init+0x1dc>
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	1e58      	subs	r0, r3, #1
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6859      	ldr	r1, [r3, #4]
 8002750:	460b      	mov	r3, r1
 8002752:	009b      	lsls	r3, r3, #2
 8002754:	440b      	add	r3, r1
 8002756:	0099      	lsls	r1, r3, #2
 8002758:	440b      	add	r3, r1
 800275a:	fbb0 f3f3 	udiv	r3, r0, r3
 800275e:	3301      	adds	r3, #1
 8002760:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002764:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002768:	6879      	ldr	r1, [r7, #4]
 800276a:	6809      	ldr	r1, [r1, #0]
 800276c:	4313      	orrs	r3, r2
 800276e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	69da      	ldr	r2, [r3, #28]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6a1b      	ldr	r3, [r3, #32]
 8002782:	431a      	orrs	r2, r3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	430a      	orrs	r2, r1
 800278a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002796:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800279a:	687a      	ldr	r2, [r7, #4]
 800279c:	6911      	ldr	r1, [r2, #16]
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	68d2      	ldr	r2, [r2, #12]
 80027a2:	4311      	orrs	r1, r2
 80027a4:	687a      	ldr	r2, [r7, #4]
 80027a6:	6812      	ldr	r2, [r2, #0]
 80027a8:	430b      	orrs	r3, r1
 80027aa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	68db      	ldr	r3, [r3, #12]
 80027b2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	695a      	ldr	r2, [r3, #20]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	699b      	ldr	r3, [r3, #24]
 80027be:	431a      	orrs	r2, r3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	430a      	orrs	r2, r1
 80027c6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	681a      	ldr	r2, [r3, #0]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f042 0201 	orr.w	r2, r2, #1
 80027d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2200      	movs	r2, #0
 80027dc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2220      	movs	r2, #32
 80027e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2200      	movs	r2, #0
 80027ea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2200      	movs	r2, #0
 80027f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80027f4:	2300      	movs	r3, #0
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	3710      	adds	r7, #16
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	000186a0 	.word	0x000186a0
 8002804:	001e847f 	.word	0x001e847f
 8002808:	003d08ff 	.word	0x003d08ff
 800280c:	431bde83 	.word	0x431bde83
 8002810:	10624dd3 	.word	0x10624dd3

08002814 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b088      	sub	sp, #32
 8002818:	af02      	add	r7, sp, #8
 800281a:	60f8      	str	r0, [r7, #12]
 800281c:	607a      	str	r2, [r7, #4]
 800281e:	461a      	mov	r2, r3
 8002820:	460b      	mov	r3, r1
 8002822:	817b      	strh	r3, [r7, #10]
 8002824:	4613      	mov	r3, r2
 8002826:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002828:	f7ff fbc0 	bl	8001fac <HAL_GetTick>
 800282c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002834:	b2db      	uxtb	r3, r3
 8002836:	2b20      	cmp	r3, #32
 8002838:	f040 80e0 	bne.w	80029fc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	9300      	str	r3, [sp, #0]
 8002840:	2319      	movs	r3, #25
 8002842:	2201      	movs	r2, #1
 8002844:	4970      	ldr	r1, [pc, #448]	; (8002a08 <HAL_I2C_Master_Transmit+0x1f4>)
 8002846:	68f8      	ldr	r0, [r7, #12]
 8002848:	f000 f964 	bl	8002b14 <I2C_WaitOnFlagUntilTimeout>
 800284c:	4603      	mov	r3, r0
 800284e:	2b00      	cmp	r3, #0
 8002850:	d001      	beq.n	8002856 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002852:	2302      	movs	r3, #2
 8002854:	e0d3      	b.n	80029fe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800285c:	2b01      	cmp	r3, #1
 800285e:	d101      	bne.n	8002864 <HAL_I2C_Master_Transmit+0x50>
 8002860:	2302      	movs	r3, #2
 8002862:	e0cc      	b.n	80029fe <HAL_I2C_Master_Transmit+0x1ea>
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2201      	movs	r2, #1
 8002868:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0301 	and.w	r3, r3, #1
 8002876:	2b01      	cmp	r3, #1
 8002878:	d007      	beq.n	800288a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f042 0201 	orr.w	r2, r2, #1
 8002888:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002898:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	2221      	movs	r2, #33	; 0x21
 800289e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	2210      	movs	r2, #16
 80028a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	2200      	movs	r2, #0
 80028ae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	687a      	ldr	r2, [r7, #4]
 80028b4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	893a      	ldrh	r2, [r7, #8]
 80028ba:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028c0:	b29a      	uxth	r2, r3
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	4a50      	ldr	r2, [pc, #320]	; (8002a0c <HAL_I2C_Master_Transmit+0x1f8>)
 80028ca:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80028cc:	8979      	ldrh	r1, [r7, #10]
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	6a3a      	ldr	r2, [r7, #32]
 80028d2:	68f8      	ldr	r0, [r7, #12]
 80028d4:	f000 f89c 	bl	8002a10 <I2C_MasterRequestWrite>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d001      	beq.n	80028e2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e08d      	b.n	80029fe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028e2:	2300      	movs	r3, #0
 80028e4:	613b      	str	r3, [r7, #16]
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	695b      	ldr	r3, [r3, #20]
 80028ec:	613b      	str	r3, [r7, #16]
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	699b      	ldr	r3, [r3, #24]
 80028f4:	613b      	str	r3, [r7, #16]
 80028f6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80028f8:	e066      	b.n	80029c8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028fa:	697a      	ldr	r2, [r7, #20]
 80028fc:	6a39      	ldr	r1, [r7, #32]
 80028fe:	68f8      	ldr	r0, [r7, #12]
 8002900:	f000 fa22 	bl	8002d48 <I2C_WaitOnTXEFlagUntilTimeout>
 8002904:	4603      	mov	r3, r0
 8002906:	2b00      	cmp	r3, #0
 8002908:	d00d      	beq.n	8002926 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800290e:	2b04      	cmp	r3, #4
 8002910:	d107      	bne.n	8002922 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002920:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e06b      	b.n	80029fe <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800292a:	781a      	ldrb	r2, [r3, #0]
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002936:	1c5a      	adds	r2, r3, #1
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002940:	b29b      	uxth	r3, r3
 8002942:	3b01      	subs	r3, #1
 8002944:	b29a      	uxth	r2, r3
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800294e:	3b01      	subs	r3, #1
 8002950:	b29a      	uxth	r2, r3
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	695b      	ldr	r3, [r3, #20]
 800295c:	f003 0304 	and.w	r3, r3, #4
 8002960:	2b04      	cmp	r3, #4
 8002962:	d11b      	bne.n	800299c <HAL_I2C_Master_Transmit+0x188>
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002968:	2b00      	cmp	r3, #0
 800296a:	d017      	beq.n	800299c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002970:	781a      	ldrb	r2, [r3, #0]
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800297c:	1c5a      	adds	r2, r3, #1
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002986:	b29b      	uxth	r3, r3
 8002988:	3b01      	subs	r3, #1
 800298a:	b29a      	uxth	r2, r3
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002994:	3b01      	subs	r3, #1
 8002996:	b29a      	uxth	r2, r3
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800299c:	697a      	ldr	r2, [r7, #20]
 800299e:	6a39      	ldr	r1, [r7, #32]
 80029a0:	68f8      	ldr	r0, [r7, #12]
 80029a2:	f000 fa19 	bl	8002dd8 <I2C_WaitOnBTFFlagUntilTimeout>
 80029a6:	4603      	mov	r3, r0
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d00d      	beq.n	80029c8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b0:	2b04      	cmp	r3, #4
 80029b2:	d107      	bne.n	80029c4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029c2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	e01a      	b.n	80029fe <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d194      	bne.n	80028fa <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	681a      	ldr	r2, [r3, #0]
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2220      	movs	r2, #32
 80029e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	2200      	movs	r2, #0
 80029ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	2200      	movs	r2, #0
 80029f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80029f8:	2300      	movs	r3, #0
 80029fa:	e000      	b.n	80029fe <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80029fc:	2302      	movs	r3, #2
  }
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	3718      	adds	r7, #24
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop
 8002a08:	00100002 	.word	0x00100002
 8002a0c:	ffff0000 	.word	0xffff0000

08002a10 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b088      	sub	sp, #32
 8002a14:	af02      	add	r7, sp, #8
 8002a16:	60f8      	str	r0, [r7, #12]
 8002a18:	607a      	str	r2, [r7, #4]
 8002a1a:	603b      	str	r3, [r7, #0]
 8002a1c:	460b      	mov	r3, r1
 8002a1e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a24:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	2b08      	cmp	r3, #8
 8002a2a:	d006      	beq.n	8002a3a <I2C_MasterRequestWrite+0x2a>
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d003      	beq.n	8002a3a <I2C_MasterRequestWrite+0x2a>
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002a38:	d108      	bne.n	8002a4c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a48:	601a      	str	r2, [r3, #0]
 8002a4a:	e00b      	b.n	8002a64 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a50:	2b12      	cmp	r3, #18
 8002a52:	d107      	bne.n	8002a64 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	681a      	ldr	r2, [r3, #0]
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a62:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	9300      	str	r3, [sp, #0]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002a70:	68f8      	ldr	r0, [r7, #12]
 8002a72:	f000 f84f 	bl	8002b14 <I2C_WaitOnFlagUntilTimeout>
 8002a76:	4603      	mov	r3, r0
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d00d      	beq.n	8002a98 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a8a:	d103      	bne.n	8002a94 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a92:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002a94:	2303      	movs	r3, #3
 8002a96:	e035      	b.n	8002b04 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	691b      	ldr	r3, [r3, #16]
 8002a9c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002aa0:	d108      	bne.n	8002ab4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002aa2:	897b      	ldrh	r3, [r7, #10]
 8002aa4:	b2db      	uxtb	r3, r3
 8002aa6:	461a      	mov	r2, r3
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002ab0:	611a      	str	r2, [r3, #16]
 8002ab2:	e01b      	b.n	8002aec <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002ab4:	897b      	ldrh	r3, [r7, #10]
 8002ab6:	11db      	asrs	r3, r3, #7
 8002ab8:	b2db      	uxtb	r3, r3
 8002aba:	f003 0306 	and.w	r3, r3, #6
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	f063 030f 	orn	r3, r3, #15
 8002ac4:	b2da      	uxtb	r2, r3
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	687a      	ldr	r2, [r7, #4]
 8002ad0:	490e      	ldr	r1, [pc, #56]	; (8002b0c <I2C_MasterRequestWrite+0xfc>)
 8002ad2:	68f8      	ldr	r0, [r7, #12]
 8002ad4:	f000 f898 	bl	8002c08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d001      	beq.n	8002ae2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e010      	b.n	8002b04 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002ae2:	897b      	ldrh	r3, [r7, #10]
 8002ae4:	b2da      	uxtb	r2, r3
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	687a      	ldr	r2, [r7, #4]
 8002af0:	4907      	ldr	r1, [pc, #28]	; (8002b10 <I2C_MasterRequestWrite+0x100>)
 8002af2:	68f8      	ldr	r0, [r7, #12]
 8002af4:	f000 f888 	bl	8002c08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d001      	beq.n	8002b02 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	e000      	b.n	8002b04 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002b02:	2300      	movs	r3, #0
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	3718      	adds	r7, #24
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	00010008 	.word	0x00010008
 8002b10:	00010002 	.word	0x00010002

08002b14 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b084      	sub	sp, #16
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	60f8      	str	r0, [r7, #12]
 8002b1c:	60b9      	str	r1, [r7, #8]
 8002b1e:	603b      	str	r3, [r7, #0]
 8002b20:	4613      	mov	r3, r2
 8002b22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b24:	e048      	b.n	8002bb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b2c:	d044      	beq.n	8002bb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b2e:	f7ff fa3d 	bl	8001fac <HAL_GetTick>
 8002b32:	4602      	mov	r2, r0
 8002b34:	69bb      	ldr	r3, [r7, #24]
 8002b36:	1ad3      	subs	r3, r2, r3
 8002b38:	683a      	ldr	r2, [r7, #0]
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	d302      	bcc.n	8002b44 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d139      	bne.n	8002bb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	0c1b      	lsrs	r3, r3, #16
 8002b48:	b2db      	uxtb	r3, r3
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d10d      	bne.n	8002b6a <I2C_WaitOnFlagUntilTimeout+0x56>
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	695b      	ldr	r3, [r3, #20]
 8002b54:	43da      	mvns	r2, r3
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	4013      	ands	r3, r2
 8002b5a:	b29b      	uxth	r3, r3
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	bf0c      	ite	eq
 8002b60:	2301      	moveq	r3, #1
 8002b62:	2300      	movne	r3, #0
 8002b64:	b2db      	uxtb	r3, r3
 8002b66:	461a      	mov	r2, r3
 8002b68:	e00c      	b.n	8002b84 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	699b      	ldr	r3, [r3, #24]
 8002b70:	43da      	mvns	r2, r3
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	4013      	ands	r3, r2
 8002b76:	b29b      	uxth	r3, r3
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	bf0c      	ite	eq
 8002b7c:	2301      	moveq	r3, #1
 8002b7e:	2300      	movne	r3, #0
 8002b80:	b2db      	uxtb	r3, r3
 8002b82:	461a      	mov	r2, r3
 8002b84:	79fb      	ldrb	r3, [r7, #7]
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d116      	bne.n	8002bb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2220      	movs	r2, #32
 8002b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba4:	f043 0220 	orr.w	r2, r3, #32
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	e023      	b.n	8002c00 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	0c1b      	lsrs	r3, r3, #16
 8002bbc:	b2db      	uxtb	r3, r3
 8002bbe:	2b01      	cmp	r3, #1
 8002bc0:	d10d      	bne.n	8002bde <I2C_WaitOnFlagUntilTimeout+0xca>
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	695b      	ldr	r3, [r3, #20]
 8002bc8:	43da      	mvns	r2, r3
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	4013      	ands	r3, r2
 8002bce:	b29b      	uxth	r3, r3
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	bf0c      	ite	eq
 8002bd4:	2301      	moveq	r3, #1
 8002bd6:	2300      	movne	r3, #0
 8002bd8:	b2db      	uxtb	r3, r3
 8002bda:	461a      	mov	r2, r3
 8002bdc:	e00c      	b.n	8002bf8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	699b      	ldr	r3, [r3, #24]
 8002be4:	43da      	mvns	r2, r3
 8002be6:	68bb      	ldr	r3, [r7, #8]
 8002be8:	4013      	ands	r3, r2
 8002bea:	b29b      	uxth	r3, r3
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	bf0c      	ite	eq
 8002bf0:	2301      	moveq	r3, #1
 8002bf2:	2300      	movne	r3, #0
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	461a      	mov	r2, r3
 8002bf8:	79fb      	ldrb	r3, [r7, #7]
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d093      	beq.n	8002b26 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002bfe:	2300      	movs	r3, #0
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	3710      	adds	r7, #16
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b084      	sub	sp, #16
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	60f8      	str	r0, [r7, #12]
 8002c10:	60b9      	str	r1, [r7, #8]
 8002c12:	607a      	str	r2, [r7, #4]
 8002c14:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c16:	e071      	b.n	8002cfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	695b      	ldr	r3, [r3, #20]
 8002c1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c26:	d123      	bne.n	8002c70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c36:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002c40:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2200      	movs	r2, #0
 8002c46:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	2220      	movs	r2, #32
 8002c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	2200      	movs	r2, #0
 8002c54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c5c:	f043 0204 	orr.w	r2, r3, #4
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	2200      	movs	r2, #0
 8002c68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e067      	b.n	8002d40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c76:	d041      	beq.n	8002cfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c78:	f7ff f998 	bl	8001fac <HAL_GetTick>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	1ad3      	subs	r3, r2, r3
 8002c82:	687a      	ldr	r2, [r7, #4]
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d302      	bcc.n	8002c8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d136      	bne.n	8002cfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	0c1b      	lsrs	r3, r3, #16
 8002c92:	b2db      	uxtb	r3, r3
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d10c      	bne.n	8002cb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	695b      	ldr	r3, [r3, #20]
 8002c9e:	43da      	mvns	r2, r3
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	4013      	ands	r3, r2
 8002ca4:	b29b      	uxth	r3, r3
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	bf14      	ite	ne
 8002caa:	2301      	movne	r3, #1
 8002cac:	2300      	moveq	r3, #0
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	e00b      	b.n	8002cca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	699b      	ldr	r3, [r3, #24]
 8002cb8:	43da      	mvns	r2, r3
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	bf14      	ite	ne
 8002cc4:	2301      	movne	r3, #1
 8002cc6:	2300      	moveq	r3, #0
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d016      	beq.n	8002cfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	2220      	movs	r2, #32
 8002cd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce8:	f043 0220 	orr.w	r2, r3, #32
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e021      	b.n	8002d40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	0c1b      	lsrs	r3, r3, #16
 8002d00:	b2db      	uxtb	r3, r3
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d10c      	bne.n	8002d20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	695b      	ldr	r3, [r3, #20]
 8002d0c:	43da      	mvns	r2, r3
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	4013      	ands	r3, r2
 8002d12:	b29b      	uxth	r3, r3
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	bf14      	ite	ne
 8002d18:	2301      	movne	r3, #1
 8002d1a:	2300      	moveq	r3, #0
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	e00b      	b.n	8002d38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	699b      	ldr	r3, [r3, #24]
 8002d26:	43da      	mvns	r2, r3
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	b29b      	uxth	r3, r3
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	bf14      	ite	ne
 8002d32:	2301      	movne	r3, #1
 8002d34:	2300      	moveq	r3, #0
 8002d36:	b2db      	uxtb	r3, r3
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	f47f af6d 	bne.w	8002c18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002d3e:	2300      	movs	r3, #0
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	3710      	adds	r7, #16
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}

08002d48 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b084      	sub	sp, #16
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	60f8      	str	r0, [r7, #12]
 8002d50:	60b9      	str	r1, [r7, #8]
 8002d52:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d54:	e034      	b.n	8002dc0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d56:	68f8      	ldr	r0, [r7, #12]
 8002d58:	f000 f886 	bl	8002e68 <I2C_IsAcknowledgeFailed>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d001      	beq.n	8002d66 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	e034      	b.n	8002dd0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d6c:	d028      	beq.n	8002dc0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d6e:	f7ff f91d 	bl	8001fac <HAL_GetTick>
 8002d72:	4602      	mov	r2, r0
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	1ad3      	subs	r3, r2, r3
 8002d78:	68ba      	ldr	r2, [r7, #8]
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	d302      	bcc.n	8002d84 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d11d      	bne.n	8002dc0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	695b      	ldr	r3, [r3, #20]
 8002d8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d8e:	2b80      	cmp	r3, #128	; 0x80
 8002d90:	d016      	beq.n	8002dc0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2200      	movs	r2, #0
 8002d96:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2220      	movs	r2, #32
 8002d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2200      	movs	r2, #0
 8002da4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dac:	f043 0220 	orr.w	r2, r3, #32
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2200      	movs	r2, #0
 8002db8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e007      	b.n	8002dd0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	695b      	ldr	r3, [r3, #20]
 8002dc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dca:	2b80      	cmp	r3, #128	; 0x80
 8002dcc:	d1c3      	bne.n	8002d56 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002dce:	2300      	movs	r3, #0
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3710      	adds	r7, #16
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}

08002dd8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	60f8      	str	r0, [r7, #12]
 8002de0:	60b9      	str	r1, [r7, #8]
 8002de2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002de4:	e034      	b.n	8002e50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002de6:	68f8      	ldr	r0, [r7, #12]
 8002de8:	f000 f83e 	bl	8002e68 <I2C_IsAcknowledgeFailed>
 8002dec:	4603      	mov	r3, r0
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d001      	beq.n	8002df6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	e034      	b.n	8002e60 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dfc:	d028      	beq.n	8002e50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dfe:	f7ff f8d5 	bl	8001fac <HAL_GetTick>
 8002e02:	4602      	mov	r2, r0
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	1ad3      	subs	r3, r2, r3
 8002e08:	68ba      	ldr	r2, [r7, #8]
 8002e0a:	429a      	cmp	r2, r3
 8002e0c:	d302      	bcc.n	8002e14 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d11d      	bne.n	8002e50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	695b      	ldr	r3, [r3, #20]
 8002e1a:	f003 0304 	and.w	r3, r3, #4
 8002e1e:	2b04      	cmp	r3, #4
 8002e20:	d016      	beq.n	8002e50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2200      	movs	r2, #0
 8002e26:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2220      	movs	r2, #32
 8002e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	2200      	movs	r2, #0
 8002e34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3c:	f043 0220 	orr.w	r2, r3, #32
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	2200      	movs	r2, #0
 8002e48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	e007      	b.n	8002e60 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	695b      	ldr	r3, [r3, #20]
 8002e56:	f003 0304 	and.w	r3, r3, #4
 8002e5a:	2b04      	cmp	r3, #4
 8002e5c:	d1c3      	bne.n	8002de6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002e5e:	2300      	movs	r3, #0
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3710      	adds	r7, #16
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}

08002e68 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b083      	sub	sp, #12
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	695b      	ldr	r3, [r3, #20]
 8002e76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e7e:	d11b      	bne.n	8002eb8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002e88:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2220      	movs	r2, #32
 8002e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea4:	f043 0204 	orr.w	r2, r3, #4
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e000      	b.n	8002eba <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002eb8:	2300      	movs	r3, #0
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	370c      	adds	r7, #12
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bc80      	pop	{r7}
 8002ec2:	4770      	bx	lr

08002ec4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b086      	sub	sp, #24
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d101      	bne.n	8002ed6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e26c      	b.n	80033b0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f003 0301 	and.w	r3, r3, #1
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	f000 8087 	beq.w	8002ff2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ee4:	4b92      	ldr	r3, [pc, #584]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	f003 030c 	and.w	r3, r3, #12
 8002eec:	2b04      	cmp	r3, #4
 8002eee:	d00c      	beq.n	8002f0a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002ef0:	4b8f      	ldr	r3, [pc, #572]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f003 030c 	and.w	r3, r3, #12
 8002ef8:	2b08      	cmp	r3, #8
 8002efa:	d112      	bne.n	8002f22 <HAL_RCC_OscConfig+0x5e>
 8002efc:	4b8c      	ldr	r3, [pc, #560]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f08:	d10b      	bne.n	8002f22 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f0a:	4b89      	ldr	r3, [pc, #548]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d06c      	beq.n	8002ff0 <HAL_RCC_OscConfig+0x12c>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d168      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e246      	b.n	80033b0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f2a:	d106      	bne.n	8002f3a <HAL_RCC_OscConfig+0x76>
 8002f2c:	4b80      	ldr	r3, [pc, #512]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a7f      	ldr	r2, [pc, #508]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 8002f32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f36:	6013      	str	r3, [r2, #0]
 8002f38:	e02e      	b.n	8002f98 <HAL_RCC_OscConfig+0xd4>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d10c      	bne.n	8002f5c <HAL_RCC_OscConfig+0x98>
 8002f42:	4b7b      	ldr	r3, [pc, #492]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a7a      	ldr	r2, [pc, #488]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 8002f48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f4c:	6013      	str	r3, [r2, #0]
 8002f4e:	4b78      	ldr	r3, [pc, #480]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a77      	ldr	r2, [pc, #476]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 8002f54:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f58:	6013      	str	r3, [r2, #0]
 8002f5a:	e01d      	b.n	8002f98 <HAL_RCC_OscConfig+0xd4>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f64:	d10c      	bne.n	8002f80 <HAL_RCC_OscConfig+0xbc>
 8002f66:	4b72      	ldr	r3, [pc, #456]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a71      	ldr	r2, [pc, #452]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 8002f6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f70:	6013      	str	r3, [r2, #0]
 8002f72:	4b6f      	ldr	r3, [pc, #444]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a6e      	ldr	r2, [pc, #440]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 8002f78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f7c:	6013      	str	r3, [r2, #0]
 8002f7e:	e00b      	b.n	8002f98 <HAL_RCC_OscConfig+0xd4>
 8002f80:	4b6b      	ldr	r3, [pc, #428]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a6a      	ldr	r2, [pc, #424]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 8002f86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f8a:	6013      	str	r3, [r2, #0]
 8002f8c:	4b68      	ldr	r3, [pc, #416]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a67      	ldr	r2, [pc, #412]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 8002f92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f96:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d013      	beq.n	8002fc8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fa0:	f7ff f804 	bl	8001fac <HAL_GetTick>
 8002fa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fa6:	e008      	b.n	8002fba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fa8:	f7ff f800 	bl	8001fac <HAL_GetTick>
 8002fac:	4602      	mov	r2, r0
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	2b64      	cmp	r3, #100	; 0x64
 8002fb4:	d901      	bls.n	8002fba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	e1fa      	b.n	80033b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fba:	4b5d      	ldr	r3, [pc, #372]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d0f0      	beq.n	8002fa8 <HAL_RCC_OscConfig+0xe4>
 8002fc6:	e014      	b.n	8002ff2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fc8:	f7fe fff0 	bl	8001fac <HAL_GetTick>
 8002fcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fce:	e008      	b.n	8002fe2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fd0:	f7fe ffec 	bl	8001fac <HAL_GetTick>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	2b64      	cmp	r3, #100	; 0x64
 8002fdc:	d901      	bls.n	8002fe2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e1e6      	b.n	80033b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fe2:	4b53      	ldr	r3, [pc, #332]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d1f0      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x10c>
 8002fee:	e000      	b.n	8002ff2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ff0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f003 0302 	and.w	r3, r3, #2
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d063      	beq.n	80030c6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ffe:	4b4c      	ldr	r3, [pc, #304]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	f003 030c 	and.w	r3, r3, #12
 8003006:	2b00      	cmp	r3, #0
 8003008:	d00b      	beq.n	8003022 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800300a:	4b49      	ldr	r3, [pc, #292]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	f003 030c 	and.w	r3, r3, #12
 8003012:	2b08      	cmp	r3, #8
 8003014:	d11c      	bne.n	8003050 <HAL_RCC_OscConfig+0x18c>
 8003016:	4b46      	ldr	r3, [pc, #280]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800301e:	2b00      	cmp	r3, #0
 8003020:	d116      	bne.n	8003050 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003022:	4b43      	ldr	r3, [pc, #268]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 0302 	and.w	r3, r3, #2
 800302a:	2b00      	cmp	r3, #0
 800302c:	d005      	beq.n	800303a <HAL_RCC_OscConfig+0x176>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	691b      	ldr	r3, [r3, #16]
 8003032:	2b01      	cmp	r3, #1
 8003034:	d001      	beq.n	800303a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	e1ba      	b.n	80033b0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800303a:	4b3d      	ldr	r3, [pc, #244]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	695b      	ldr	r3, [r3, #20]
 8003046:	00db      	lsls	r3, r3, #3
 8003048:	4939      	ldr	r1, [pc, #228]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 800304a:	4313      	orrs	r3, r2
 800304c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800304e:	e03a      	b.n	80030c6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	691b      	ldr	r3, [r3, #16]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d020      	beq.n	800309a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003058:	4b36      	ldr	r3, [pc, #216]	; (8003134 <HAL_RCC_OscConfig+0x270>)
 800305a:	2201      	movs	r2, #1
 800305c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800305e:	f7fe ffa5 	bl	8001fac <HAL_GetTick>
 8003062:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003064:	e008      	b.n	8003078 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003066:	f7fe ffa1 	bl	8001fac <HAL_GetTick>
 800306a:	4602      	mov	r2, r0
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	1ad3      	subs	r3, r2, r3
 8003070:	2b02      	cmp	r3, #2
 8003072:	d901      	bls.n	8003078 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003074:	2303      	movs	r3, #3
 8003076:	e19b      	b.n	80033b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003078:	4b2d      	ldr	r3, [pc, #180]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f003 0302 	and.w	r3, r3, #2
 8003080:	2b00      	cmp	r3, #0
 8003082:	d0f0      	beq.n	8003066 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003084:	4b2a      	ldr	r3, [pc, #168]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	695b      	ldr	r3, [r3, #20]
 8003090:	00db      	lsls	r3, r3, #3
 8003092:	4927      	ldr	r1, [pc, #156]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 8003094:	4313      	orrs	r3, r2
 8003096:	600b      	str	r3, [r1, #0]
 8003098:	e015      	b.n	80030c6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800309a:	4b26      	ldr	r3, [pc, #152]	; (8003134 <HAL_RCC_OscConfig+0x270>)
 800309c:	2200      	movs	r2, #0
 800309e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030a0:	f7fe ff84 	bl	8001fac <HAL_GetTick>
 80030a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030a6:	e008      	b.n	80030ba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030a8:	f7fe ff80 	bl	8001fac <HAL_GetTick>
 80030ac:	4602      	mov	r2, r0
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	1ad3      	subs	r3, r2, r3
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d901      	bls.n	80030ba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80030b6:	2303      	movs	r3, #3
 80030b8:	e17a      	b.n	80033b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030ba:	4b1d      	ldr	r3, [pc, #116]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 0302 	and.w	r3, r3, #2
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d1f0      	bne.n	80030a8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 0308 	and.w	r3, r3, #8
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d03a      	beq.n	8003148 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	699b      	ldr	r3, [r3, #24]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d019      	beq.n	800310e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030da:	4b17      	ldr	r3, [pc, #92]	; (8003138 <HAL_RCC_OscConfig+0x274>)
 80030dc:	2201      	movs	r2, #1
 80030de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030e0:	f7fe ff64 	bl	8001fac <HAL_GetTick>
 80030e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030e6:	e008      	b.n	80030fa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030e8:	f7fe ff60 	bl	8001fac <HAL_GetTick>
 80030ec:	4602      	mov	r2, r0
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	2b02      	cmp	r3, #2
 80030f4:	d901      	bls.n	80030fa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80030f6:	2303      	movs	r3, #3
 80030f8:	e15a      	b.n	80033b0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030fa:	4b0d      	ldr	r3, [pc, #52]	; (8003130 <HAL_RCC_OscConfig+0x26c>)
 80030fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030fe:	f003 0302 	and.w	r3, r3, #2
 8003102:	2b00      	cmp	r3, #0
 8003104:	d0f0      	beq.n	80030e8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003106:	2001      	movs	r0, #1
 8003108:	f000 fab8 	bl	800367c <RCC_Delay>
 800310c:	e01c      	b.n	8003148 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800310e:	4b0a      	ldr	r3, [pc, #40]	; (8003138 <HAL_RCC_OscConfig+0x274>)
 8003110:	2200      	movs	r2, #0
 8003112:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003114:	f7fe ff4a 	bl	8001fac <HAL_GetTick>
 8003118:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800311a:	e00f      	b.n	800313c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800311c:	f7fe ff46 	bl	8001fac <HAL_GetTick>
 8003120:	4602      	mov	r2, r0
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	1ad3      	subs	r3, r2, r3
 8003126:	2b02      	cmp	r3, #2
 8003128:	d908      	bls.n	800313c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800312a:	2303      	movs	r3, #3
 800312c:	e140      	b.n	80033b0 <HAL_RCC_OscConfig+0x4ec>
 800312e:	bf00      	nop
 8003130:	40021000 	.word	0x40021000
 8003134:	42420000 	.word	0x42420000
 8003138:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800313c:	4b9e      	ldr	r3, [pc, #632]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 800313e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003140:	f003 0302 	and.w	r3, r3, #2
 8003144:	2b00      	cmp	r3, #0
 8003146:	d1e9      	bne.n	800311c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 0304 	and.w	r3, r3, #4
 8003150:	2b00      	cmp	r3, #0
 8003152:	f000 80a6 	beq.w	80032a2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003156:	2300      	movs	r3, #0
 8003158:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800315a:	4b97      	ldr	r3, [pc, #604]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 800315c:	69db      	ldr	r3, [r3, #28]
 800315e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003162:	2b00      	cmp	r3, #0
 8003164:	d10d      	bne.n	8003182 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003166:	4b94      	ldr	r3, [pc, #592]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 8003168:	69db      	ldr	r3, [r3, #28]
 800316a:	4a93      	ldr	r2, [pc, #588]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 800316c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003170:	61d3      	str	r3, [r2, #28]
 8003172:	4b91      	ldr	r3, [pc, #580]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 8003174:	69db      	ldr	r3, [r3, #28]
 8003176:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800317a:	60bb      	str	r3, [r7, #8]
 800317c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800317e:	2301      	movs	r3, #1
 8003180:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003182:	4b8e      	ldr	r3, [pc, #568]	; (80033bc <HAL_RCC_OscConfig+0x4f8>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800318a:	2b00      	cmp	r3, #0
 800318c:	d118      	bne.n	80031c0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800318e:	4b8b      	ldr	r3, [pc, #556]	; (80033bc <HAL_RCC_OscConfig+0x4f8>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a8a      	ldr	r2, [pc, #552]	; (80033bc <HAL_RCC_OscConfig+0x4f8>)
 8003194:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003198:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800319a:	f7fe ff07 	bl	8001fac <HAL_GetTick>
 800319e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031a0:	e008      	b.n	80031b4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031a2:	f7fe ff03 	bl	8001fac <HAL_GetTick>
 80031a6:	4602      	mov	r2, r0
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	1ad3      	subs	r3, r2, r3
 80031ac:	2b64      	cmp	r3, #100	; 0x64
 80031ae:	d901      	bls.n	80031b4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80031b0:	2303      	movs	r3, #3
 80031b2:	e0fd      	b.n	80033b0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031b4:	4b81      	ldr	r3, [pc, #516]	; (80033bc <HAL_RCC_OscConfig+0x4f8>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d0f0      	beq.n	80031a2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	2b01      	cmp	r3, #1
 80031c6:	d106      	bne.n	80031d6 <HAL_RCC_OscConfig+0x312>
 80031c8:	4b7b      	ldr	r3, [pc, #492]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 80031ca:	6a1b      	ldr	r3, [r3, #32]
 80031cc:	4a7a      	ldr	r2, [pc, #488]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 80031ce:	f043 0301 	orr.w	r3, r3, #1
 80031d2:	6213      	str	r3, [r2, #32]
 80031d4:	e02d      	b.n	8003232 <HAL_RCC_OscConfig+0x36e>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	68db      	ldr	r3, [r3, #12]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d10c      	bne.n	80031f8 <HAL_RCC_OscConfig+0x334>
 80031de:	4b76      	ldr	r3, [pc, #472]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 80031e0:	6a1b      	ldr	r3, [r3, #32]
 80031e2:	4a75      	ldr	r2, [pc, #468]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 80031e4:	f023 0301 	bic.w	r3, r3, #1
 80031e8:	6213      	str	r3, [r2, #32]
 80031ea:	4b73      	ldr	r3, [pc, #460]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 80031ec:	6a1b      	ldr	r3, [r3, #32]
 80031ee:	4a72      	ldr	r2, [pc, #456]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 80031f0:	f023 0304 	bic.w	r3, r3, #4
 80031f4:	6213      	str	r3, [r2, #32]
 80031f6:	e01c      	b.n	8003232 <HAL_RCC_OscConfig+0x36e>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	2b05      	cmp	r3, #5
 80031fe:	d10c      	bne.n	800321a <HAL_RCC_OscConfig+0x356>
 8003200:	4b6d      	ldr	r3, [pc, #436]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 8003202:	6a1b      	ldr	r3, [r3, #32]
 8003204:	4a6c      	ldr	r2, [pc, #432]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 8003206:	f043 0304 	orr.w	r3, r3, #4
 800320a:	6213      	str	r3, [r2, #32]
 800320c:	4b6a      	ldr	r3, [pc, #424]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 800320e:	6a1b      	ldr	r3, [r3, #32]
 8003210:	4a69      	ldr	r2, [pc, #420]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 8003212:	f043 0301 	orr.w	r3, r3, #1
 8003216:	6213      	str	r3, [r2, #32]
 8003218:	e00b      	b.n	8003232 <HAL_RCC_OscConfig+0x36e>
 800321a:	4b67      	ldr	r3, [pc, #412]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 800321c:	6a1b      	ldr	r3, [r3, #32]
 800321e:	4a66      	ldr	r2, [pc, #408]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 8003220:	f023 0301 	bic.w	r3, r3, #1
 8003224:	6213      	str	r3, [r2, #32]
 8003226:	4b64      	ldr	r3, [pc, #400]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 8003228:	6a1b      	ldr	r3, [r3, #32]
 800322a:	4a63      	ldr	r2, [pc, #396]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 800322c:	f023 0304 	bic.w	r3, r3, #4
 8003230:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	68db      	ldr	r3, [r3, #12]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d015      	beq.n	8003266 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800323a:	f7fe feb7 	bl	8001fac <HAL_GetTick>
 800323e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003240:	e00a      	b.n	8003258 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003242:	f7fe feb3 	bl	8001fac <HAL_GetTick>
 8003246:	4602      	mov	r2, r0
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	1ad3      	subs	r3, r2, r3
 800324c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003250:	4293      	cmp	r3, r2
 8003252:	d901      	bls.n	8003258 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003254:	2303      	movs	r3, #3
 8003256:	e0ab      	b.n	80033b0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003258:	4b57      	ldr	r3, [pc, #348]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 800325a:	6a1b      	ldr	r3, [r3, #32]
 800325c:	f003 0302 	and.w	r3, r3, #2
 8003260:	2b00      	cmp	r3, #0
 8003262:	d0ee      	beq.n	8003242 <HAL_RCC_OscConfig+0x37e>
 8003264:	e014      	b.n	8003290 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003266:	f7fe fea1 	bl	8001fac <HAL_GetTick>
 800326a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800326c:	e00a      	b.n	8003284 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800326e:	f7fe fe9d 	bl	8001fac <HAL_GetTick>
 8003272:	4602      	mov	r2, r0
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	1ad3      	subs	r3, r2, r3
 8003278:	f241 3288 	movw	r2, #5000	; 0x1388
 800327c:	4293      	cmp	r3, r2
 800327e:	d901      	bls.n	8003284 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003280:	2303      	movs	r3, #3
 8003282:	e095      	b.n	80033b0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003284:	4b4c      	ldr	r3, [pc, #304]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 8003286:	6a1b      	ldr	r3, [r3, #32]
 8003288:	f003 0302 	and.w	r3, r3, #2
 800328c:	2b00      	cmp	r3, #0
 800328e:	d1ee      	bne.n	800326e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003290:	7dfb      	ldrb	r3, [r7, #23]
 8003292:	2b01      	cmp	r3, #1
 8003294:	d105      	bne.n	80032a2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003296:	4b48      	ldr	r3, [pc, #288]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 8003298:	69db      	ldr	r3, [r3, #28]
 800329a:	4a47      	ldr	r2, [pc, #284]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 800329c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032a0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	69db      	ldr	r3, [r3, #28]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	f000 8081 	beq.w	80033ae <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032ac:	4b42      	ldr	r3, [pc, #264]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	f003 030c 	and.w	r3, r3, #12
 80032b4:	2b08      	cmp	r3, #8
 80032b6:	d061      	beq.n	800337c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	69db      	ldr	r3, [r3, #28]
 80032bc:	2b02      	cmp	r3, #2
 80032be:	d146      	bne.n	800334e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032c0:	4b3f      	ldr	r3, [pc, #252]	; (80033c0 <HAL_RCC_OscConfig+0x4fc>)
 80032c2:	2200      	movs	r2, #0
 80032c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032c6:	f7fe fe71 	bl	8001fac <HAL_GetTick>
 80032ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032cc:	e008      	b.n	80032e0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032ce:	f7fe fe6d 	bl	8001fac <HAL_GetTick>
 80032d2:	4602      	mov	r2, r0
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	1ad3      	subs	r3, r2, r3
 80032d8:	2b02      	cmp	r3, #2
 80032da:	d901      	bls.n	80032e0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80032dc:	2303      	movs	r3, #3
 80032de:	e067      	b.n	80033b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032e0:	4b35      	ldr	r3, [pc, #212]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d1f0      	bne.n	80032ce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6a1b      	ldr	r3, [r3, #32]
 80032f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032f4:	d108      	bne.n	8003308 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80032f6:	4b30      	ldr	r3, [pc, #192]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	492d      	ldr	r1, [pc, #180]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 8003304:	4313      	orrs	r3, r2
 8003306:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003308:	4b2b      	ldr	r3, [pc, #172]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6a19      	ldr	r1, [r3, #32]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003318:	430b      	orrs	r3, r1
 800331a:	4927      	ldr	r1, [pc, #156]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 800331c:	4313      	orrs	r3, r2
 800331e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003320:	4b27      	ldr	r3, [pc, #156]	; (80033c0 <HAL_RCC_OscConfig+0x4fc>)
 8003322:	2201      	movs	r2, #1
 8003324:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003326:	f7fe fe41 	bl	8001fac <HAL_GetTick>
 800332a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800332c:	e008      	b.n	8003340 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800332e:	f7fe fe3d 	bl	8001fac <HAL_GetTick>
 8003332:	4602      	mov	r2, r0
 8003334:	693b      	ldr	r3, [r7, #16]
 8003336:	1ad3      	subs	r3, r2, r3
 8003338:	2b02      	cmp	r3, #2
 800333a:	d901      	bls.n	8003340 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800333c:	2303      	movs	r3, #3
 800333e:	e037      	b.n	80033b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003340:	4b1d      	ldr	r3, [pc, #116]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003348:	2b00      	cmp	r3, #0
 800334a:	d0f0      	beq.n	800332e <HAL_RCC_OscConfig+0x46a>
 800334c:	e02f      	b.n	80033ae <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800334e:	4b1c      	ldr	r3, [pc, #112]	; (80033c0 <HAL_RCC_OscConfig+0x4fc>)
 8003350:	2200      	movs	r2, #0
 8003352:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003354:	f7fe fe2a 	bl	8001fac <HAL_GetTick>
 8003358:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800335a:	e008      	b.n	800336e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800335c:	f7fe fe26 	bl	8001fac <HAL_GetTick>
 8003360:	4602      	mov	r2, r0
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	2b02      	cmp	r3, #2
 8003368:	d901      	bls.n	800336e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800336a:	2303      	movs	r3, #3
 800336c:	e020      	b.n	80033b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800336e:	4b12      	ldr	r3, [pc, #72]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003376:	2b00      	cmp	r3, #0
 8003378:	d1f0      	bne.n	800335c <HAL_RCC_OscConfig+0x498>
 800337a:	e018      	b.n	80033ae <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	69db      	ldr	r3, [r3, #28]
 8003380:	2b01      	cmp	r3, #1
 8003382:	d101      	bne.n	8003388 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	e013      	b.n	80033b0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003388:	4b0b      	ldr	r3, [pc, #44]	; (80033b8 <HAL_RCC_OscConfig+0x4f4>)
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6a1b      	ldr	r3, [r3, #32]
 8003398:	429a      	cmp	r2, r3
 800339a:	d106      	bne.n	80033aa <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033a6:	429a      	cmp	r2, r3
 80033a8:	d001      	beq.n	80033ae <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	e000      	b.n	80033b0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80033ae:	2300      	movs	r3, #0
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	3718      	adds	r7, #24
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	40021000 	.word	0x40021000
 80033bc:	40007000 	.word	0x40007000
 80033c0:	42420060 	.word	0x42420060

080033c4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b084      	sub	sp, #16
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
 80033cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d101      	bne.n	80033d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	e0d0      	b.n	800357a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033d8:	4b6a      	ldr	r3, [pc, #424]	; (8003584 <HAL_RCC_ClockConfig+0x1c0>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f003 0307 	and.w	r3, r3, #7
 80033e0:	683a      	ldr	r2, [r7, #0]
 80033e2:	429a      	cmp	r2, r3
 80033e4:	d910      	bls.n	8003408 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033e6:	4b67      	ldr	r3, [pc, #412]	; (8003584 <HAL_RCC_ClockConfig+0x1c0>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f023 0207 	bic.w	r2, r3, #7
 80033ee:	4965      	ldr	r1, [pc, #404]	; (8003584 <HAL_RCC_ClockConfig+0x1c0>)
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	4313      	orrs	r3, r2
 80033f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033f6:	4b63      	ldr	r3, [pc, #396]	; (8003584 <HAL_RCC_ClockConfig+0x1c0>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f003 0307 	and.w	r3, r3, #7
 80033fe:	683a      	ldr	r2, [r7, #0]
 8003400:	429a      	cmp	r2, r3
 8003402:	d001      	beq.n	8003408 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003404:	2301      	movs	r3, #1
 8003406:	e0b8      	b.n	800357a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 0302 	and.w	r3, r3, #2
 8003410:	2b00      	cmp	r3, #0
 8003412:	d020      	beq.n	8003456 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0304 	and.w	r3, r3, #4
 800341c:	2b00      	cmp	r3, #0
 800341e:	d005      	beq.n	800342c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003420:	4b59      	ldr	r3, [pc, #356]	; (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	4a58      	ldr	r2, [pc, #352]	; (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 8003426:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800342a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f003 0308 	and.w	r3, r3, #8
 8003434:	2b00      	cmp	r3, #0
 8003436:	d005      	beq.n	8003444 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003438:	4b53      	ldr	r3, [pc, #332]	; (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	4a52      	ldr	r2, [pc, #328]	; (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 800343e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003442:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003444:	4b50      	ldr	r3, [pc, #320]	; (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	494d      	ldr	r1, [pc, #308]	; (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 8003452:	4313      	orrs	r3, r2
 8003454:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f003 0301 	and.w	r3, r3, #1
 800345e:	2b00      	cmp	r3, #0
 8003460:	d040      	beq.n	80034e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	2b01      	cmp	r3, #1
 8003468:	d107      	bne.n	800347a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800346a:	4b47      	ldr	r3, [pc, #284]	; (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003472:	2b00      	cmp	r3, #0
 8003474:	d115      	bne.n	80034a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	e07f      	b.n	800357a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	2b02      	cmp	r3, #2
 8003480:	d107      	bne.n	8003492 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003482:	4b41      	ldr	r3, [pc, #260]	; (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800348a:	2b00      	cmp	r3, #0
 800348c:	d109      	bne.n	80034a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e073      	b.n	800357a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003492:	4b3d      	ldr	r3, [pc, #244]	; (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 0302 	and.w	r3, r3, #2
 800349a:	2b00      	cmp	r3, #0
 800349c:	d101      	bne.n	80034a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e06b      	b.n	800357a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034a2:	4b39      	ldr	r3, [pc, #228]	; (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	f023 0203 	bic.w	r2, r3, #3
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	4936      	ldr	r1, [pc, #216]	; (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 80034b0:	4313      	orrs	r3, r2
 80034b2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034b4:	f7fe fd7a 	bl	8001fac <HAL_GetTick>
 80034b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034ba:	e00a      	b.n	80034d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034bc:	f7fe fd76 	bl	8001fac <HAL_GetTick>
 80034c0:	4602      	mov	r2, r0
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	1ad3      	subs	r3, r2, r3
 80034c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d901      	bls.n	80034d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034ce:	2303      	movs	r3, #3
 80034d0:	e053      	b.n	800357a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034d2:	4b2d      	ldr	r3, [pc, #180]	; (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	f003 020c 	and.w	r2, r3, #12
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	009b      	lsls	r3, r3, #2
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d1eb      	bne.n	80034bc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80034e4:	4b27      	ldr	r3, [pc, #156]	; (8003584 <HAL_RCC_ClockConfig+0x1c0>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f003 0307 	and.w	r3, r3, #7
 80034ec:	683a      	ldr	r2, [r7, #0]
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d210      	bcs.n	8003514 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034f2:	4b24      	ldr	r3, [pc, #144]	; (8003584 <HAL_RCC_ClockConfig+0x1c0>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f023 0207 	bic.w	r2, r3, #7
 80034fa:	4922      	ldr	r1, [pc, #136]	; (8003584 <HAL_RCC_ClockConfig+0x1c0>)
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	4313      	orrs	r3, r2
 8003500:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003502:	4b20      	ldr	r3, [pc, #128]	; (8003584 <HAL_RCC_ClockConfig+0x1c0>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 0307 	and.w	r3, r3, #7
 800350a:	683a      	ldr	r2, [r7, #0]
 800350c:	429a      	cmp	r2, r3
 800350e:	d001      	beq.n	8003514 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	e032      	b.n	800357a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 0304 	and.w	r3, r3, #4
 800351c:	2b00      	cmp	r3, #0
 800351e:	d008      	beq.n	8003532 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003520:	4b19      	ldr	r3, [pc, #100]	; (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	68db      	ldr	r3, [r3, #12]
 800352c:	4916      	ldr	r1, [pc, #88]	; (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 800352e:	4313      	orrs	r3, r2
 8003530:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 0308 	and.w	r3, r3, #8
 800353a:	2b00      	cmp	r3, #0
 800353c:	d009      	beq.n	8003552 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800353e:	4b12      	ldr	r3, [pc, #72]	; (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	691b      	ldr	r3, [r3, #16]
 800354a:	00db      	lsls	r3, r3, #3
 800354c:	490e      	ldr	r1, [pc, #56]	; (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 800354e:	4313      	orrs	r3, r2
 8003550:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003552:	f000 f821 	bl	8003598 <HAL_RCC_GetSysClockFreq>
 8003556:	4602      	mov	r2, r0
 8003558:	4b0b      	ldr	r3, [pc, #44]	; (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	091b      	lsrs	r3, r3, #4
 800355e:	f003 030f 	and.w	r3, r3, #15
 8003562:	490a      	ldr	r1, [pc, #40]	; (800358c <HAL_RCC_ClockConfig+0x1c8>)
 8003564:	5ccb      	ldrb	r3, [r1, r3]
 8003566:	fa22 f303 	lsr.w	r3, r2, r3
 800356a:	4a09      	ldr	r2, [pc, #36]	; (8003590 <HAL_RCC_ClockConfig+0x1cc>)
 800356c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800356e:	4b09      	ldr	r3, [pc, #36]	; (8003594 <HAL_RCC_ClockConfig+0x1d0>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4618      	mov	r0, r3
 8003574:	f7fe fcd8 	bl	8001f28 <HAL_InitTick>

  return HAL_OK;
 8003578:	2300      	movs	r3, #0
}
 800357a:	4618      	mov	r0, r3
 800357c:	3710      	adds	r7, #16
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	40022000 	.word	0x40022000
 8003588:	40021000 	.word	0x40021000
 800358c:	08003f84 	.word	0x08003f84
 8003590:	20000078 	.word	0x20000078
 8003594:	2000007c 	.word	0x2000007c

08003598 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003598:	b480      	push	{r7}
 800359a:	b087      	sub	sp, #28
 800359c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800359e:	2300      	movs	r3, #0
 80035a0:	60fb      	str	r3, [r7, #12]
 80035a2:	2300      	movs	r3, #0
 80035a4:	60bb      	str	r3, [r7, #8]
 80035a6:	2300      	movs	r3, #0
 80035a8:	617b      	str	r3, [r7, #20]
 80035aa:	2300      	movs	r3, #0
 80035ac:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80035ae:	2300      	movs	r3, #0
 80035b0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80035b2:	4b1e      	ldr	r3, [pc, #120]	; (800362c <HAL_RCC_GetSysClockFreq+0x94>)
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	f003 030c 	and.w	r3, r3, #12
 80035be:	2b04      	cmp	r3, #4
 80035c0:	d002      	beq.n	80035c8 <HAL_RCC_GetSysClockFreq+0x30>
 80035c2:	2b08      	cmp	r3, #8
 80035c4:	d003      	beq.n	80035ce <HAL_RCC_GetSysClockFreq+0x36>
 80035c6:	e027      	b.n	8003618 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80035c8:	4b19      	ldr	r3, [pc, #100]	; (8003630 <HAL_RCC_GetSysClockFreq+0x98>)
 80035ca:	613b      	str	r3, [r7, #16]
      break;
 80035cc:	e027      	b.n	800361e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	0c9b      	lsrs	r3, r3, #18
 80035d2:	f003 030f 	and.w	r3, r3, #15
 80035d6:	4a17      	ldr	r2, [pc, #92]	; (8003634 <HAL_RCC_GetSysClockFreq+0x9c>)
 80035d8:	5cd3      	ldrb	r3, [r2, r3]
 80035da:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d010      	beq.n	8003608 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80035e6:	4b11      	ldr	r3, [pc, #68]	; (800362c <HAL_RCC_GetSysClockFreq+0x94>)
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	0c5b      	lsrs	r3, r3, #17
 80035ec:	f003 0301 	and.w	r3, r3, #1
 80035f0:	4a11      	ldr	r2, [pc, #68]	; (8003638 <HAL_RCC_GetSysClockFreq+0xa0>)
 80035f2:	5cd3      	ldrb	r3, [r2, r3]
 80035f4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	4a0d      	ldr	r2, [pc, #52]	; (8003630 <HAL_RCC_GetSysClockFreq+0x98>)
 80035fa:	fb02 f203 	mul.w	r2, r2, r3
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	fbb2 f3f3 	udiv	r3, r2, r3
 8003604:	617b      	str	r3, [r7, #20]
 8003606:	e004      	b.n	8003612 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	4a0c      	ldr	r2, [pc, #48]	; (800363c <HAL_RCC_GetSysClockFreq+0xa4>)
 800360c:	fb02 f303 	mul.w	r3, r2, r3
 8003610:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	613b      	str	r3, [r7, #16]
      break;
 8003616:	e002      	b.n	800361e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003618:	4b05      	ldr	r3, [pc, #20]	; (8003630 <HAL_RCC_GetSysClockFreq+0x98>)
 800361a:	613b      	str	r3, [r7, #16]
      break;
 800361c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800361e:	693b      	ldr	r3, [r7, #16]
}
 8003620:	4618      	mov	r0, r3
 8003622:	371c      	adds	r7, #28
 8003624:	46bd      	mov	sp, r7
 8003626:	bc80      	pop	{r7}
 8003628:	4770      	bx	lr
 800362a:	bf00      	nop
 800362c:	40021000 	.word	0x40021000
 8003630:	007a1200 	.word	0x007a1200
 8003634:	08003f9c 	.word	0x08003f9c
 8003638:	08003fac 	.word	0x08003fac
 800363c:	003d0900 	.word	0x003d0900

08003640 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003640:	b480      	push	{r7}
 8003642:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003644:	4b02      	ldr	r3, [pc, #8]	; (8003650 <HAL_RCC_GetHCLKFreq+0x10>)
 8003646:	681b      	ldr	r3, [r3, #0]
}
 8003648:	4618      	mov	r0, r3
 800364a:	46bd      	mov	sp, r7
 800364c:	bc80      	pop	{r7}
 800364e:	4770      	bx	lr
 8003650:	20000078 	.word	0x20000078

08003654 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003658:	f7ff fff2 	bl	8003640 <HAL_RCC_GetHCLKFreq>
 800365c:	4602      	mov	r2, r0
 800365e:	4b05      	ldr	r3, [pc, #20]	; (8003674 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	0a1b      	lsrs	r3, r3, #8
 8003664:	f003 0307 	and.w	r3, r3, #7
 8003668:	4903      	ldr	r1, [pc, #12]	; (8003678 <HAL_RCC_GetPCLK1Freq+0x24>)
 800366a:	5ccb      	ldrb	r3, [r1, r3]
 800366c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003670:	4618      	mov	r0, r3
 8003672:	bd80      	pop	{r7, pc}
 8003674:	40021000 	.word	0x40021000
 8003678:	08003f94 	.word	0x08003f94

0800367c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800367c:	b480      	push	{r7}
 800367e:	b085      	sub	sp, #20
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003684:	4b0a      	ldr	r3, [pc, #40]	; (80036b0 <RCC_Delay+0x34>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a0a      	ldr	r2, [pc, #40]	; (80036b4 <RCC_Delay+0x38>)
 800368a:	fba2 2303 	umull	r2, r3, r2, r3
 800368e:	0a5b      	lsrs	r3, r3, #9
 8003690:	687a      	ldr	r2, [r7, #4]
 8003692:	fb02 f303 	mul.w	r3, r2, r3
 8003696:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003698:	bf00      	nop
  }
  while (Delay --);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	1e5a      	subs	r2, r3, #1
 800369e:	60fa      	str	r2, [r7, #12]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d1f9      	bne.n	8003698 <RCC_Delay+0x1c>
}
 80036a4:	bf00      	nop
 80036a6:	bf00      	nop
 80036a8:	3714      	adds	r7, #20
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bc80      	pop	{r7}
 80036ae:	4770      	bx	lr
 80036b0:	20000078 	.word	0x20000078
 80036b4:	10624dd3 	.word	0x10624dd3

080036b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b082      	sub	sp, #8
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d101      	bne.n	80036ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e041      	b.n	800374e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d106      	bne.n	80036e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80036de:	6878      	ldr	r0, [r7, #4]
 80036e0:	f7fe fb8a 	bl	8001df8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2202      	movs	r2, #2
 80036e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	3304      	adds	r3, #4
 80036f4:	4619      	mov	r1, r3
 80036f6:	4610      	mov	r0, r2
 80036f8:	f000 fa5c 	bl	8003bb4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2201      	movs	r2, #1
 8003700:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2201      	movs	r2, #1
 8003708:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2201      	movs	r2, #1
 8003710:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2201      	movs	r2, #1
 8003718:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2201      	movs	r2, #1
 8003720:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2201      	movs	r2, #1
 8003728:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2201      	movs	r2, #1
 8003730:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2201      	movs	r2, #1
 8003738:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2201      	movs	r2, #1
 8003740:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2201      	movs	r2, #1
 8003748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800374c:	2300      	movs	r3, #0
}
 800374e:	4618      	mov	r0, r3
 8003750:	3708      	adds	r7, #8
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}
	...

08003758 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003758:	b480      	push	{r7}
 800375a:	b085      	sub	sp, #20
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003766:	b2db      	uxtb	r3, r3
 8003768:	2b01      	cmp	r3, #1
 800376a:	d001      	beq.n	8003770 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e03a      	b.n	80037e6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2202      	movs	r2, #2
 8003774:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	68da      	ldr	r2, [r3, #12]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f042 0201 	orr.w	r2, r2, #1
 8003786:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a18      	ldr	r2, [pc, #96]	; (80037f0 <HAL_TIM_Base_Start_IT+0x98>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d00e      	beq.n	80037b0 <HAL_TIM_Base_Start_IT+0x58>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800379a:	d009      	beq.n	80037b0 <HAL_TIM_Base_Start_IT+0x58>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a14      	ldr	r2, [pc, #80]	; (80037f4 <HAL_TIM_Base_Start_IT+0x9c>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d004      	beq.n	80037b0 <HAL_TIM_Base_Start_IT+0x58>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4a13      	ldr	r2, [pc, #76]	; (80037f8 <HAL_TIM_Base_Start_IT+0xa0>)
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d111      	bne.n	80037d4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	f003 0307 	and.w	r3, r3, #7
 80037ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	2b06      	cmp	r3, #6
 80037c0:	d010      	beq.n	80037e4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f042 0201 	orr.w	r2, r2, #1
 80037d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037d2:	e007      	b.n	80037e4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f042 0201 	orr.w	r2, r2, #1
 80037e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80037e4:	2300      	movs	r3, #0
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3714      	adds	r7, #20
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bc80      	pop	{r7}
 80037ee:	4770      	bx	lr
 80037f0:	40012c00 	.word	0x40012c00
 80037f4:	40000400 	.word	0x40000400
 80037f8:	40000800 	.word	0x40000800

080037fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b084      	sub	sp, #16
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	68db      	ldr	r3, [r3, #12]
 800380a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	691b      	ldr	r3, [r3, #16]
 8003812:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	f003 0302 	and.w	r3, r3, #2
 800381a:	2b00      	cmp	r3, #0
 800381c:	d020      	beq.n	8003860 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	f003 0302 	and.w	r3, r3, #2
 8003824:	2b00      	cmp	r3, #0
 8003826:	d01b      	beq.n	8003860 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f06f 0202 	mvn.w	r2, #2
 8003830:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2201      	movs	r2, #1
 8003836:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	699b      	ldr	r3, [r3, #24]
 800383e:	f003 0303 	and.w	r3, r3, #3
 8003842:	2b00      	cmp	r3, #0
 8003844:	d003      	beq.n	800384e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f000 f998 	bl	8003b7c <HAL_TIM_IC_CaptureCallback>
 800384c:	e005      	b.n	800385a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	f000 f98b 	bl	8003b6a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003854:	6878      	ldr	r0, [r7, #4]
 8003856:	f000 f99a 	bl	8003b8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2200      	movs	r2, #0
 800385e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	f003 0304 	and.w	r3, r3, #4
 8003866:	2b00      	cmp	r3, #0
 8003868:	d020      	beq.n	80038ac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	f003 0304 	and.w	r3, r3, #4
 8003870:	2b00      	cmp	r3, #0
 8003872:	d01b      	beq.n	80038ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f06f 0204 	mvn.w	r2, #4
 800387c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2202      	movs	r2, #2
 8003882:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	699b      	ldr	r3, [r3, #24]
 800388a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800388e:	2b00      	cmp	r3, #0
 8003890:	d003      	beq.n	800389a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f000 f972 	bl	8003b7c <HAL_TIM_IC_CaptureCallback>
 8003898:	e005      	b.n	80038a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	f000 f965 	bl	8003b6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038a0:	6878      	ldr	r0, [r7, #4]
 80038a2:	f000 f974 	bl	8003b8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2200      	movs	r2, #0
 80038aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	f003 0308 	and.w	r3, r3, #8
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d020      	beq.n	80038f8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	f003 0308 	and.w	r3, r3, #8
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d01b      	beq.n	80038f8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f06f 0208 	mvn.w	r2, #8
 80038c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2204      	movs	r2, #4
 80038ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	69db      	ldr	r3, [r3, #28]
 80038d6:	f003 0303 	and.w	r3, r3, #3
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d003      	beq.n	80038e6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f000 f94c 	bl	8003b7c <HAL_TIM_IC_CaptureCallback>
 80038e4:	e005      	b.n	80038f2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	f000 f93f 	bl	8003b6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038ec:	6878      	ldr	r0, [r7, #4]
 80038ee:	f000 f94e 	bl	8003b8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2200      	movs	r2, #0
 80038f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	f003 0310 	and.w	r3, r3, #16
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d020      	beq.n	8003944 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	f003 0310 	and.w	r3, r3, #16
 8003908:	2b00      	cmp	r3, #0
 800390a:	d01b      	beq.n	8003944 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f06f 0210 	mvn.w	r2, #16
 8003914:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2208      	movs	r2, #8
 800391a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	69db      	ldr	r3, [r3, #28]
 8003922:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003926:	2b00      	cmp	r3, #0
 8003928:	d003      	beq.n	8003932 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	f000 f926 	bl	8003b7c <HAL_TIM_IC_CaptureCallback>
 8003930:	e005      	b.n	800393e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003932:	6878      	ldr	r0, [r7, #4]
 8003934:	f000 f919 	bl	8003b6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003938:	6878      	ldr	r0, [r7, #4]
 800393a:	f000 f928 	bl	8003b8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2200      	movs	r2, #0
 8003942:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	f003 0301 	and.w	r3, r3, #1
 800394a:	2b00      	cmp	r3, #0
 800394c:	d00c      	beq.n	8003968 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	f003 0301 	and.w	r3, r3, #1
 8003954:	2b00      	cmp	r3, #0
 8003956:	d007      	beq.n	8003968 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f06f 0201 	mvn.w	r2, #1
 8003960:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003962:	6878      	ldr	r0, [r7, #4]
 8003964:	f7fd fe92 	bl	800168c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800396e:	2b00      	cmp	r3, #0
 8003970:	d00c      	beq.n	800398c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003978:	2b00      	cmp	r3, #0
 800397a:	d007      	beq.n	800398c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003984:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	f000 fa7f 	bl	8003e8a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003992:	2b00      	cmp	r3, #0
 8003994:	d00c      	beq.n	80039b0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800399c:	2b00      	cmp	r3, #0
 800399e:	d007      	beq.n	80039b0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80039a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80039aa:	6878      	ldr	r0, [r7, #4]
 80039ac:	f000 f8f8 	bl	8003ba0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	f003 0320 	and.w	r3, r3, #32
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d00c      	beq.n	80039d4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	f003 0320 	and.w	r3, r3, #32
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d007      	beq.n	80039d4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f06f 0220 	mvn.w	r2, #32
 80039cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	f000 fa52 	bl	8003e78 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80039d4:	bf00      	nop
 80039d6:	3710      	adds	r7, #16
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}

080039dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b084      	sub	sp, #16
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
 80039e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80039e6:	2300      	movs	r3, #0
 80039e8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d101      	bne.n	80039f8 <HAL_TIM_ConfigClockSource+0x1c>
 80039f4:	2302      	movs	r3, #2
 80039f6:	e0b4      	b.n	8003b62 <HAL_TIM_ConfigClockSource+0x186>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2201      	movs	r2, #1
 80039fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2202      	movs	r2, #2
 8003a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003a16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003a1e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	68ba      	ldr	r2, [r7, #8]
 8003a26:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a30:	d03e      	beq.n	8003ab0 <HAL_TIM_ConfigClockSource+0xd4>
 8003a32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a36:	f200 8087 	bhi.w	8003b48 <HAL_TIM_ConfigClockSource+0x16c>
 8003a3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a3e:	f000 8086 	beq.w	8003b4e <HAL_TIM_ConfigClockSource+0x172>
 8003a42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a46:	d87f      	bhi.n	8003b48 <HAL_TIM_ConfigClockSource+0x16c>
 8003a48:	2b70      	cmp	r3, #112	; 0x70
 8003a4a:	d01a      	beq.n	8003a82 <HAL_TIM_ConfigClockSource+0xa6>
 8003a4c:	2b70      	cmp	r3, #112	; 0x70
 8003a4e:	d87b      	bhi.n	8003b48 <HAL_TIM_ConfigClockSource+0x16c>
 8003a50:	2b60      	cmp	r3, #96	; 0x60
 8003a52:	d050      	beq.n	8003af6 <HAL_TIM_ConfigClockSource+0x11a>
 8003a54:	2b60      	cmp	r3, #96	; 0x60
 8003a56:	d877      	bhi.n	8003b48 <HAL_TIM_ConfigClockSource+0x16c>
 8003a58:	2b50      	cmp	r3, #80	; 0x50
 8003a5a:	d03c      	beq.n	8003ad6 <HAL_TIM_ConfigClockSource+0xfa>
 8003a5c:	2b50      	cmp	r3, #80	; 0x50
 8003a5e:	d873      	bhi.n	8003b48 <HAL_TIM_ConfigClockSource+0x16c>
 8003a60:	2b40      	cmp	r3, #64	; 0x40
 8003a62:	d058      	beq.n	8003b16 <HAL_TIM_ConfigClockSource+0x13a>
 8003a64:	2b40      	cmp	r3, #64	; 0x40
 8003a66:	d86f      	bhi.n	8003b48 <HAL_TIM_ConfigClockSource+0x16c>
 8003a68:	2b30      	cmp	r3, #48	; 0x30
 8003a6a:	d064      	beq.n	8003b36 <HAL_TIM_ConfigClockSource+0x15a>
 8003a6c:	2b30      	cmp	r3, #48	; 0x30
 8003a6e:	d86b      	bhi.n	8003b48 <HAL_TIM_ConfigClockSource+0x16c>
 8003a70:	2b20      	cmp	r3, #32
 8003a72:	d060      	beq.n	8003b36 <HAL_TIM_ConfigClockSource+0x15a>
 8003a74:	2b20      	cmp	r3, #32
 8003a76:	d867      	bhi.n	8003b48 <HAL_TIM_ConfigClockSource+0x16c>
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d05c      	beq.n	8003b36 <HAL_TIM_ConfigClockSource+0x15a>
 8003a7c:	2b10      	cmp	r3, #16
 8003a7e:	d05a      	beq.n	8003b36 <HAL_TIM_ConfigClockSource+0x15a>
 8003a80:	e062      	b.n	8003b48 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6818      	ldr	r0, [r3, #0]
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	6899      	ldr	r1, [r3, #8]
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	685a      	ldr	r2, [r3, #4]
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	68db      	ldr	r3, [r3, #12]
 8003a92:	f000 f974 	bl	8003d7e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	689b      	ldr	r3, [r3, #8]
 8003a9c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003aa4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	68ba      	ldr	r2, [r7, #8]
 8003aac:	609a      	str	r2, [r3, #8]
      break;
 8003aae:	e04f      	b.n	8003b50 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6818      	ldr	r0, [r3, #0]
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	6899      	ldr	r1, [r3, #8]
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	685a      	ldr	r2, [r3, #4]
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	68db      	ldr	r3, [r3, #12]
 8003ac0:	f000 f95d 	bl	8003d7e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	689a      	ldr	r2, [r3, #8]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003ad2:	609a      	str	r2, [r3, #8]
      break;
 8003ad4:	e03c      	b.n	8003b50 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6818      	ldr	r0, [r3, #0]
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	6859      	ldr	r1, [r3, #4]
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	68db      	ldr	r3, [r3, #12]
 8003ae2:	461a      	mov	r2, r3
 8003ae4:	f000 f8d4 	bl	8003c90 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	2150      	movs	r1, #80	; 0x50
 8003aee:	4618      	mov	r0, r3
 8003af0:	f000 f92b 	bl	8003d4a <TIM_ITRx_SetConfig>
      break;
 8003af4:	e02c      	b.n	8003b50 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6818      	ldr	r0, [r3, #0]
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	6859      	ldr	r1, [r3, #4]
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	68db      	ldr	r3, [r3, #12]
 8003b02:	461a      	mov	r2, r3
 8003b04:	f000 f8f2 	bl	8003cec <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	2160      	movs	r1, #96	; 0x60
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f000 f91b 	bl	8003d4a <TIM_ITRx_SetConfig>
      break;
 8003b14:	e01c      	b.n	8003b50 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6818      	ldr	r0, [r3, #0]
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	6859      	ldr	r1, [r3, #4]
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	68db      	ldr	r3, [r3, #12]
 8003b22:	461a      	mov	r2, r3
 8003b24:	f000 f8b4 	bl	8003c90 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	2140      	movs	r1, #64	; 0x40
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f000 f90b 	bl	8003d4a <TIM_ITRx_SetConfig>
      break;
 8003b34:	e00c      	b.n	8003b50 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4619      	mov	r1, r3
 8003b40:	4610      	mov	r0, r2
 8003b42:	f000 f902 	bl	8003d4a <TIM_ITRx_SetConfig>
      break;
 8003b46:	e003      	b.n	8003b50 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	73fb      	strb	r3, [r7, #15]
      break;
 8003b4c:	e000      	b.n	8003b50 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003b4e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2201      	movs	r2, #1
 8003b54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003b60:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3710      	adds	r7, #16
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}

08003b6a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b6a:	b480      	push	{r7}
 8003b6c:	b083      	sub	sp, #12
 8003b6e:	af00      	add	r7, sp, #0
 8003b70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003b72:	bf00      	nop
 8003b74:	370c      	adds	r7, #12
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bc80      	pop	{r7}
 8003b7a:	4770      	bx	lr

08003b7c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b083      	sub	sp, #12
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003b84:	bf00      	nop
 8003b86:	370c      	adds	r7, #12
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bc80      	pop	{r7}
 8003b8c:	4770      	bx	lr

08003b8e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003b8e:	b480      	push	{r7}
 8003b90:	b083      	sub	sp, #12
 8003b92:	af00      	add	r7, sp, #0
 8003b94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003b96:	bf00      	nop
 8003b98:	370c      	adds	r7, #12
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bc80      	pop	{r7}
 8003b9e:	4770      	bx	lr

08003ba0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b083      	sub	sp, #12
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003ba8:	bf00      	nop
 8003baa:	370c      	adds	r7, #12
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bc80      	pop	{r7}
 8003bb0:	4770      	bx	lr
	...

08003bb4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b085      	sub	sp, #20
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
 8003bbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	4a2f      	ldr	r2, [pc, #188]	; (8003c84 <TIM_Base_SetConfig+0xd0>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d00b      	beq.n	8003be4 <TIM_Base_SetConfig+0x30>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bd2:	d007      	beq.n	8003be4 <TIM_Base_SetConfig+0x30>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	4a2c      	ldr	r2, [pc, #176]	; (8003c88 <TIM_Base_SetConfig+0xd4>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d003      	beq.n	8003be4 <TIM_Base_SetConfig+0x30>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	4a2b      	ldr	r2, [pc, #172]	; (8003c8c <TIM_Base_SetConfig+0xd8>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d108      	bne.n	8003bf6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	68fa      	ldr	r2, [r7, #12]
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4a22      	ldr	r2, [pc, #136]	; (8003c84 <TIM_Base_SetConfig+0xd0>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d00b      	beq.n	8003c16 <TIM_Base_SetConfig+0x62>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c04:	d007      	beq.n	8003c16 <TIM_Base_SetConfig+0x62>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	4a1f      	ldr	r2, [pc, #124]	; (8003c88 <TIM_Base_SetConfig+0xd4>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d003      	beq.n	8003c16 <TIM_Base_SetConfig+0x62>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	4a1e      	ldr	r2, [pc, #120]	; (8003c8c <TIM_Base_SetConfig+0xd8>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d108      	bne.n	8003c28 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	68db      	ldr	r3, [r3, #12]
 8003c22:	68fa      	ldr	r2, [r7, #12]
 8003c24:	4313      	orrs	r3, r2
 8003c26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	695b      	ldr	r3, [r3, #20]
 8003c32:	4313      	orrs	r3, r2
 8003c34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	68fa      	ldr	r2, [r7, #12]
 8003c3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	689a      	ldr	r2, [r3, #8]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	4a0d      	ldr	r2, [pc, #52]	; (8003c84 <TIM_Base_SetConfig+0xd0>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d103      	bne.n	8003c5c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	691a      	ldr	r2, [r3, #16]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2201      	movs	r2, #1
 8003c60:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	691b      	ldr	r3, [r3, #16]
 8003c66:	f003 0301 	and.w	r3, r3, #1
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d005      	beq.n	8003c7a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	691b      	ldr	r3, [r3, #16]
 8003c72:	f023 0201 	bic.w	r2, r3, #1
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	611a      	str	r2, [r3, #16]
  }
}
 8003c7a:	bf00      	nop
 8003c7c:	3714      	adds	r7, #20
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bc80      	pop	{r7}
 8003c82:	4770      	bx	lr
 8003c84:	40012c00 	.word	0x40012c00
 8003c88:	40000400 	.word	0x40000400
 8003c8c:	40000800 	.word	0x40000800

08003c90 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b087      	sub	sp, #28
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	60f8      	str	r0, [r7, #12]
 8003c98:	60b9      	str	r1, [r7, #8]
 8003c9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6a1b      	ldr	r3, [r3, #32]
 8003ca0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	6a1b      	ldr	r3, [r3, #32]
 8003ca6:	f023 0201 	bic.w	r2, r3, #1
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	699b      	ldr	r3, [r3, #24]
 8003cb2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003cba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	011b      	lsls	r3, r3, #4
 8003cc0:	693a      	ldr	r2, [r7, #16]
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	f023 030a 	bic.w	r3, r3, #10
 8003ccc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003cce:	697a      	ldr	r2, [r7, #20]
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	693a      	ldr	r2, [r7, #16]
 8003cda:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	697a      	ldr	r2, [r7, #20]
 8003ce0:	621a      	str	r2, [r3, #32]
}
 8003ce2:	bf00      	nop
 8003ce4:	371c      	adds	r7, #28
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bc80      	pop	{r7}
 8003cea:	4770      	bx	lr

08003cec <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b087      	sub	sp, #28
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	60f8      	str	r0, [r7, #12]
 8003cf4:	60b9      	str	r1, [r7, #8]
 8003cf6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	6a1b      	ldr	r3, [r3, #32]
 8003cfc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	6a1b      	ldr	r3, [r3, #32]
 8003d02:	f023 0210 	bic.w	r2, r3, #16
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	699b      	ldr	r3, [r3, #24]
 8003d0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003d16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	031b      	lsls	r3, r3, #12
 8003d1c:	693a      	ldr	r2, [r7, #16]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003d28:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	011b      	lsls	r3, r3, #4
 8003d2e:	697a      	ldr	r2, [r7, #20]
 8003d30:	4313      	orrs	r3, r2
 8003d32:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	693a      	ldr	r2, [r7, #16]
 8003d38:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	697a      	ldr	r2, [r7, #20]
 8003d3e:	621a      	str	r2, [r3, #32]
}
 8003d40:	bf00      	nop
 8003d42:	371c      	adds	r7, #28
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bc80      	pop	{r7}
 8003d48:	4770      	bx	lr

08003d4a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003d4a:	b480      	push	{r7}
 8003d4c:	b085      	sub	sp, #20
 8003d4e:	af00      	add	r7, sp, #0
 8003d50:	6078      	str	r0, [r7, #4]
 8003d52:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d60:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d62:	683a      	ldr	r2, [r7, #0]
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	4313      	orrs	r3, r2
 8003d68:	f043 0307 	orr.w	r3, r3, #7
 8003d6c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	68fa      	ldr	r2, [r7, #12]
 8003d72:	609a      	str	r2, [r3, #8]
}
 8003d74:	bf00      	nop
 8003d76:	3714      	adds	r7, #20
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bc80      	pop	{r7}
 8003d7c:	4770      	bx	lr

08003d7e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003d7e:	b480      	push	{r7}
 8003d80:	b087      	sub	sp, #28
 8003d82:	af00      	add	r7, sp, #0
 8003d84:	60f8      	str	r0, [r7, #12]
 8003d86:	60b9      	str	r1, [r7, #8]
 8003d88:	607a      	str	r2, [r7, #4]
 8003d8a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d98:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	021a      	lsls	r2, r3, #8
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	431a      	orrs	r2, r3
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	4313      	orrs	r3, r2
 8003da6:	697a      	ldr	r2, [r7, #20]
 8003da8:	4313      	orrs	r3, r2
 8003daa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	697a      	ldr	r2, [r7, #20]
 8003db0:	609a      	str	r2, [r3, #8]
}
 8003db2:	bf00      	nop
 8003db4:	371c      	adds	r7, #28
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bc80      	pop	{r7}
 8003dba:	4770      	bx	lr

08003dbc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b085      	sub	sp, #20
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
 8003dc4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003dcc:	2b01      	cmp	r3, #1
 8003dce:	d101      	bne.n	8003dd4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003dd0:	2302      	movs	r3, #2
 8003dd2:	e046      	b.n	8003e62 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2202      	movs	r2, #2
 8003de0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dfa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	68fa      	ldr	r2, [r7, #12]
 8003e02:	4313      	orrs	r3, r2
 8003e04:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	68fa      	ldr	r2, [r7, #12]
 8003e0c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a16      	ldr	r2, [pc, #88]	; (8003e6c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d00e      	beq.n	8003e36 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e20:	d009      	beq.n	8003e36 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a12      	ldr	r2, [pc, #72]	; (8003e70 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d004      	beq.n	8003e36 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a10      	ldr	r2, [pc, #64]	; (8003e74 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d10c      	bne.n	8003e50 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	68ba      	ldr	r2, [r7, #8]
 8003e44:	4313      	orrs	r3, r2
 8003e46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	68ba      	ldr	r2, [r7, #8]
 8003e4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2201      	movs	r2, #1
 8003e54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e60:	2300      	movs	r3, #0
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	3714      	adds	r7, #20
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bc80      	pop	{r7}
 8003e6a:	4770      	bx	lr
 8003e6c:	40012c00 	.word	0x40012c00
 8003e70:	40000400 	.word	0x40000400
 8003e74:	40000800 	.word	0x40000800

08003e78 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b083      	sub	sp, #12
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003e80:	bf00      	nop
 8003e82:	370c      	adds	r7, #12
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bc80      	pop	{r7}
 8003e88:	4770      	bx	lr

08003e8a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003e8a:	b480      	push	{r7}
 8003e8c:	b083      	sub	sp, #12
 8003e8e:	af00      	add	r7, sp, #0
 8003e90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e92:	bf00      	nop
 8003e94:	370c      	adds	r7, #12
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bc80      	pop	{r7}
 8003e9a:	4770      	bx	lr

08003e9c <__libc_init_array>:
 8003e9c:	b570      	push	{r4, r5, r6, lr}
 8003e9e:	2600      	movs	r6, #0
 8003ea0:	4d0c      	ldr	r5, [pc, #48]	; (8003ed4 <__libc_init_array+0x38>)
 8003ea2:	4c0d      	ldr	r4, [pc, #52]	; (8003ed8 <__libc_init_array+0x3c>)
 8003ea4:	1b64      	subs	r4, r4, r5
 8003ea6:	10a4      	asrs	r4, r4, #2
 8003ea8:	42a6      	cmp	r6, r4
 8003eaa:	d109      	bne.n	8003ec0 <__libc_init_array+0x24>
 8003eac:	f000 f822 	bl	8003ef4 <_init>
 8003eb0:	2600      	movs	r6, #0
 8003eb2:	4d0a      	ldr	r5, [pc, #40]	; (8003edc <__libc_init_array+0x40>)
 8003eb4:	4c0a      	ldr	r4, [pc, #40]	; (8003ee0 <__libc_init_array+0x44>)
 8003eb6:	1b64      	subs	r4, r4, r5
 8003eb8:	10a4      	asrs	r4, r4, #2
 8003eba:	42a6      	cmp	r6, r4
 8003ebc:	d105      	bne.n	8003eca <__libc_init_array+0x2e>
 8003ebe:	bd70      	pop	{r4, r5, r6, pc}
 8003ec0:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ec4:	4798      	blx	r3
 8003ec6:	3601      	adds	r6, #1
 8003ec8:	e7ee      	b.n	8003ea8 <__libc_init_array+0xc>
 8003eca:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ece:	4798      	blx	r3
 8003ed0:	3601      	adds	r6, #1
 8003ed2:	e7f2      	b.n	8003eba <__libc_init_array+0x1e>
 8003ed4:	08003fb0 	.word	0x08003fb0
 8003ed8:	08003fb0 	.word	0x08003fb0
 8003edc:	08003fb0 	.word	0x08003fb0
 8003ee0:	08003fb4 	.word	0x08003fb4

08003ee4 <memset>:
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	4402      	add	r2, r0
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d100      	bne.n	8003eee <memset+0xa>
 8003eec:	4770      	bx	lr
 8003eee:	f803 1b01 	strb.w	r1, [r3], #1
 8003ef2:	e7f9      	b.n	8003ee8 <memset+0x4>

08003ef4 <_init>:
 8003ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ef6:	bf00      	nop
 8003ef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003efa:	bc08      	pop	{r3}
 8003efc:	469e      	mov	lr, r3
 8003efe:	4770      	bx	lr

08003f00 <_fini>:
 8003f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f02:	bf00      	nop
 8003f04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f06:	bc08      	pop	{r3}
 8003f08:	469e      	mov	lr, r3
 8003f0a:	4770      	bx	lr
