{"abstracts-retrieval-response": {
    "item": {
        "ait:process-info": {
            "ait:status": {
                "@state": "update",
                "@type": "core",
                "@stage": "S300"
            },
            "ait:date-delivered": {
                "@day": "06",
                "@year": "2020",
                "@timestamp": "2020-02-06T06:35:05.000005-05:00",
                "@month": "02"
            },
            "ait:date-sort": {
                "@day": "07",
                "@year": "2018",
                "@month": "02"
            }
        },
        "xocs:meta": {"xocs:funding-list": {
            "@pui-match": "primary",
            "@has-funding-info": "1",
            "xocs:funding-addon-generated-timestamp": "2018-07-28T21:29:31.733Z",
            "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/car"
        }},
        "bibrecord": {
            "head": {
                "author-group": {
                    "affiliation": {
                        "country": "Thailand",
                        "@afid": "60028190",
                        "@country": "tha",
                        "city": "Bangkok",
                        "organization": [
                            {"$": "Department of Mathematics and Computer Science Faculty of Science"},
                            {"$": "Chulalongkorn University"}
                        ],
                        "affiliation-id": {
                            "@afid": "60028190",
                            "@dptid": "113870560"
                        },
                        "@dptid": "113870560"
                    },
                    "author": [
                        {
                            "ce:given-name": "Gasydech",
                            "preferred-name": {
                                "ce:given-name": "Gasydech",
                                "ce:initials": "G.",
                                "ce:surname": "Lergchinnaboot",
                                "ce:indexed-name": "Lergchinnaboot G."
                            },
                            "@seq": "1",
                            "ce:initials": "G.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Lergchinnaboot",
                            "@auid": "57203059331",
                            "ce:indexed-name": "Lergchinnaboot G."
                        },
                        {
                            "ce:given-name": "Peraphon",
                            "preferred-name": {
                                "ce:given-name": "Peraphon",
                                "ce:initials": "P.",
                                "ce:surname": "Sophatsathit",
                                "ce:indexed-name": "Sophatsathit P."
                            },
                            "@seq": "2",
                            "ce:initials": "P.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Sophatsathit",
                            "@auid": "6506363806",
                            "ce:indexed-name": "Sophatsathit P."
                        }
                    ]
                },
                "citation-title": "A biological-like memory allocation scheme using simulation",
                "abstracts": "© 2017 IEEE.This research proposes a novel memory allocation scheme to efficiently handle memory management. The scheme employs biological behavioral principles of the life forms. At the principal construct lives the cells having limited resources, yet passively operates with little overhead. The proposed scheme imitates this unicellular characterization to execute one task at a time using First-In-First-Out queue. Execution is regulated by a global clock that permits one active task at any given time in memory. Consequently, low overhead memory allocation can be achieved without the need for elaborate scheduling and other supporting algorithms. The most anticipatory benefit is simplicity that permits straightforward technological transfer of the proposed scheme to hardware. The contributions are to systematically mitigate the memory wall and reduce power consumed by memory management activities.",
                "citation-info": {
                    "author-keywords": {"author-keyword": [
                        {
                            "$": "Biological-like architecture",
                            "@xml:lang": "eng"
                        },
                        {
                            "$": "FIFO queue",
                            "@xml:lang": "eng"
                        },
                        {
                            "$": "Memory allocation",
                            "@xml:lang": "eng"
                        },
                        {
                            "$": "Simulation",
                            "@xml:lang": "eng"
                        }
                    ]},
                    "citation-type": {"@code": "cp"},
                    "citation-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    },
                    "abstract-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    }
                },
                "source": {
                    "translated-sourcetitle": {
                        "$": "Proceedings - 2017 2nd International Conferences on Information Technology, Information Systems and Electrical Engineering, ICITISEE 2017",
                        "@xml:lang": "eng"
                    },
                    "volisspag": {
                        "voliss": {"@volume": "2018-January"},
                        "pagerange": {
                            "@first": "426",
                            "@last": "429"
                        }
                    },
                    "@type": "p",
                    "isbn": {
                        "@level": "volume",
                        "$": "9781538606582",
                        "@type": "electronic",
                        "@length": "13"
                    },
                    "additional-srcinfo": {"conferenceinfo": {
                        "confpublication": {"procpartno": "1 of 1"},
                        "confevent": {
                            "confname": "2nd International Conferences on Information Technology, Information Systems and Electrical Engineering, ICITISEE 2017",
                            "confsponsors": {
                                "confsponsor": null,
                                "@complete": "n"
                            },
                            "confnumber": "2",
                            "conforganization": "IEEE Student Branch of Universitas Amikon Yogyakarta and IEEE Indonesia Section",
                            "confcatnumber": "CFP17G48-ART",
                            "confseriestitle": "International Conferences on Information Technology, Information Systems and Electrical Engineering",
                            "conflocation": {
                                "venue": "Sahid Jaya Yogyakarta Hotel and Convention",
                                "@country": "idn",
                                "city": "Yogyakarta"
                            },
                            "confcode": "134613",
                            "confdate": {
                                "enddate": {
                                    "@day": "02",
                                    "@year": "2017",
                                    "@month": "11"
                                },
                                "startdate": {
                                    "@day": "01",
                                    "@year": "2017",
                                    "@month": "11"
                                }
                            },
                            "conftheme": "Opportunities and Challenges on Big Data Future Innovation"
                        }
                    }},
                    "sourcetitle": "Proceedings - 2017 2nd International Conferences on Information Technology, Information Systems and Electrical Engineering, ICITISEE 2017",
                    "publicationdate": {
                        "month": "02",
                        "year": "2018",
                        "date-text": {
                            "@xfab-added": "true",
                            "$": "7 February 2018"
                        },
                        "day": "07"
                    },
                    "sourcetitle-abbrev": "Proc. - Int. Conf. Inf. Technol., Inf. Syst. Electr. Eng., ICITISEE",
                    "@country": "usa",
                    "issuetitle": "Proceedings - 2017 2nd International Conferences on Information Technology, Information Systems and Electrical Engineering, ICITISEE 2017",
                    "publicationyear": {"@first": "2018"},
                    "publisher": {"publishername": "Institute of Electrical and Electronics Engineers Inc."},
                    "@srcid": "21100869477"
                },
                "enhancement": {"classificationgroup": {"classifications": [
                    {
                        "@type": "ASJC",
                        "classification": [
                            {"$": "1711"},
                            {"$": "1802"},
                            {"$": "2208"},
                            {"$": "1706"},
                            {"$": "1707"},
                            {"$": "1710"}
                        ]
                    },
                    {
                        "@type": "CPXCLASS",
                        "classification": [
                            {
                                "classification-code": "461.8.2",
                                "classification-description": "Bioinformatics"
                            },
                            {
                                "classification-code": "722",
                                "classification-description": "Computer Hardware"
                            },
                            {
                                "classification-code": "722.1",
                                "classification-description": "Data Storage, Equipment and Techniques"
                            },
                            {
                                "classification-code": "903.3",
                                "classification-description": "Information Retrieval and Use"
                            }
                        ]
                    },
                    {
                        "@type": "FLXCLASS",
                        "classification": {
                            "classification-code": "902",
                            "classification-description": "FLUIDEX; Related Topics"
                        }
                    },
                    {
                        "@type": "SUBJABBR",
                        "classification": [
                            {"$": "COMP"},
                            {"$": "DECI"},
                            {"$": "ENGI"}
                        ]
                    }
                ]}}
            },
            "item-info": {
                "copyright": {
                    "$": "Copyright 2018 Elsevier B.V., All rights reserved.",
                    "@type": "Elsevier"
                },
                "dbcollection": [
                    {"$": "CPX"},
                    {"$": "SCOPUS"},
                    {"$": "Scopusbase"}
                ],
                "history": {"date-created": {
                    "@day": "28",
                    "@year": "2018",
                    "@timestamp": "BST 08:33:32",
                    "@month": "07"
                }},
                "itemidlist": {
                    "itemid": [
                        {
                            "$": "623117689",
                            "@idtype": "PUI"
                        },
                        {
                            "$": "911801089",
                            "@idtype": "CAR-ID"
                        },
                        {
                            "$": "20183005609552",
                            "@idtype": "CPX"
                        },
                        {
                            "$": "85050378999",
                            "@idtype": "SCP"
                        },
                        {
                            "$": "85050378999",
                            "@idtype": "SGR"
                        }
                    ],
                    "ce:doi": "10.1109/ICITISEE.2017.8285543"
                }
            },
            "tail": {"bibliography": {
                "@refcount": "9",
                "reference": [
                    {
                        "ref-fulltext": "E. Mollick, \"Establishing Moore's law,\" IEEE Ann. Hist. Comput., vol. 28, no. 3, pp. 62-75, 2006.",
                        "@id": "1",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2006"},
                            "ref-title": {"ref-titletext": "Establishing moore's law"},
                            "refd-itemidlist": {"itemid": {
                                "$": "33947260495",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "28",
                                    "@issue": "3"
                                },
                                "pagerange": {
                                    "@first": "62",
                                    "@last": "75"
                                }
                            },
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "E.",
                                "@_fa": "true",
                                "ce:surname": "Mollick",
                                "ce:indexed-name": "Mollick E."
                            }]},
                            "ref-sourcetitle": "IEEE Ann. Hist. Comput."
                        }
                    },
                    {
                        "ref-fulltext": "C. A. Mack, \"Keynote: Moore's Law 3.0,\" Microelectron. Electron Devices (WMED), 2013 IEEE Work., p. xiii, 2013.",
                        "@id": "2",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2013"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85050405110",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Microelectron. Electron Devices (WMED), IEEE Work., p. xiii, 2013",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "C.A.",
                                "@_fa": "true",
                                "ce:surname": "Mack",
                                "ce:indexed-name": "Mack C.A."
                            }]},
                            "ref-sourcetitle": "Keynote: Moore's Law 3.0"
                        }
                    },
                    {
                        "ref-fulltext": "Intel, \"Moore's Law and Intel Innovation,\" Intel, 2012. [Online]. Available: http://www.intel.com/content/www/us/en/history/museum-gordonmoore-law.html. [Accessed: 01-Mar-2017].",
                        "@id": "3",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2012"},
                            "ref-website": {
                                "websitename": "Intel",
                                "ce:e-address": {
                                    "$": "http://www.intel.com/content/www/us/en/history/museum-gordonmoore-law.html",
                                    "@type": "email"
                                }
                            },
                            "refd-itemidlist": {"itemid": {
                                "$": "85050372267",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Intel. [Accessed: 01-Mar-2017]",
                            "ref-sourcetitle": "Moore's Law and Intel Innovation"
                        }
                    },
                    {
                        "ref-fulltext": "S. Derrien and S. Rajopadhye, \"FCCMs and the memory wall,\" IEEE Symp. FPGAs Cust. Comput. Mach. Proc., vol. 2000-Janua, no. ii, pp. 329-330, 2000.",
                        "@id": "4",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2000"},
                            "ref-title": {"ref-titletext": "FCCMs and the memory wall"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84949782227",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "2000",
                                    "@issue": "2"
                                },
                                "pagerange": {
                                    "@first": "329",
                                    "@last": "330"
                                }
                            },
                            "ref-text": "Janua",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Derrien",
                                    "ce:indexed-name": "Derrien S."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Rajopadhye",
                                    "ce:indexed-name": "Rajopadhye S."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Symp. FPGAs Cust. Comput. Mach. Proc."
                        }
                    },
                    {
                        "ref-fulltext": "H. Nozaki, Sexual Reproduction in Animals and Plants. 2014.",
                        "@id": "5",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2014"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85050396792",
                                "@idtype": "SGR"
                            }},
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "H.",
                                "@_fa": "true",
                                "ce:surname": "Nozaki",
                                "ce:indexed-name": "Nozaki H."
                            }]},
                            "ref-sourcetitle": "Sexual Reproduction in Animals and Plants"
                        }
                    },
                    {
                        "ref-fulltext": "A. Kagi, J. R. Goodman, D. Burger, J. R. Goodman, A. Kagi, and W. D. Street, \"Memory Bandwidth Limitations of Future Microprocessors,\" 23rd Annu. Int. Symp. Comput. Archit. ISCA96, vol. 24, no. 2, pp. 78-89, 1996.",
                        "@id": "6",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1996"},
                            "ref-title": {"ref-titletext": "Memory bandwidth limitations of future microprocessors"},
                            "refd-itemidlist": {"itemid": {
                                "$": "0029666646",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "24",
                                    "@issue": "2"
                                },
                                "pagerange": {
                                    "@first": "78",
                                    "@last": "89"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Kagi",
                                    "ce:indexed-name": "Kagi A."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "J.R.",
                                    "@_fa": "true",
                                    "ce:surname": "Goodman",
                                    "ce:indexed-name": "Goodman J.R."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "D.",
                                    "@_fa": "true",
                                    "ce:surname": "Burger",
                                    "ce:indexed-name": "Burger D."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "J.R.",
                                    "@_fa": "true",
                                    "ce:surname": "Goodman",
                                    "ce:indexed-name": "Goodman J.R."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Kagi",
                                    "ce:indexed-name": "Kagi A."
                                },
                                {
                                    "@seq": "6",
                                    "ce:initials": "W.D.",
                                    "@_fa": "true",
                                    "ce:surname": "Street",
                                    "ce:indexed-name": "Street W.D."
                                }
                            ]},
                            "ref-sourcetitle": "23rd Annu. Int. Symp. Comput. Archit. ISCA96"
                        }
                    },
                    {
                        "ref-fulltext": "S. Rixner, W. J. Dally, U. J. Kapasi, P. Mattson, and J. D. Owens, \"Memory access scheduling,\" Proc. 27th Int. Symp. Comput. Archit. (IEEE Cat. No.RS00201), vol. 27, no. c, pp. 1-11, 2000.",
                        "@id": "7",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2000"},
                            "ref-title": {"ref-titletext": "Memory access scheduling"},
                            "refd-itemidlist": {"itemid": {
                                "$": "0033691565",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "27"},
                                "pagerange": {
                                    "@first": "1",
                                    "@last": "11"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Rixner",
                                    "ce:indexed-name": "Rixner S."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "W.J.",
                                    "@_fa": "true",
                                    "ce:surname": "Dally",
                                    "ce:indexed-name": "Dally W.J."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "U.J.",
                                    "@_fa": "true",
                                    "ce:surname": "Kapasi",
                                    "ce:indexed-name": "Kapasi U.J."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Mattson",
                                    "ce:indexed-name": "Mattson P."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "J.D.",
                                    "@_fa": "true",
                                    "ce:surname": "Owens",
                                    "ce:indexed-name": "Owens J.D."
                                }
                            ]},
                            "ref-sourcetitle": "Proc. 27th Int. Symp. Comput. Archit. (IEEE Cat. No.RS00201)"
                        }
                    },
                    {
                        "ref-fulltext": "M. Liu, W. Ji, Z. Wang, J. Li, and X. Pu, \"High performance memory management for a multi-core architecture,\" Proc.-IEEE 9th Int. Conf. Comput. Inf. Technol. CIT 2009, vol. 1, pp. 63-68, 2009.",
                        "@id": "8",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2009"},
                            "ref-title": {"ref-titletext": "High performance memory management for a multi-core architecture"},
                            "refd-itemidlist": {"itemid": {
                                "$": "73449115681",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "1"},
                                "pagerange": {
                                    "@first": "63",
                                    "@last": "68"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Liu",
                                    "ce:indexed-name": "Liu M."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "W.",
                                    "@_fa": "true",
                                    "ce:surname": "Ji",
                                    "ce:indexed-name": "Ji W."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "Z.",
                                    "@_fa": "true",
                                    "ce:surname": "Wang",
                                    "ce:indexed-name": "Wang Z."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Li",
                                    "ce:indexed-name": "Li J."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "X.",
                                    "@_fa": "true",
                                    "ce:surname": "Pu",
                                    "ce:indexed-name": "Pu X."
                                }
                            ]},
                            "ref-sourcetitle": "Proc.-IEEE 9th Int. Conf. Comput. Inf. Technol. CIT 2009"
                        }
                    },
                    {
                        "ref-fulltext": "L. B. Kish, \"End of Moore ' s law : thermal ( noise ) death of integration in micro and nano electronics,\" vol. 305, pp. 144-149, 2002.",
                        "@id": "9",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2002"},
                            "refd-itemidlist": {"itemid": {
                                "$": "0037010916",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "305"},
                                "pagerange": {
                                    "@first": "144",
                                    "@last": "149"
                                }
                            },
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "L.B.",
                                "@_fa": "true",
                                "ce:surname": "Kish",
                                "ce:indexed-name": "Kish L.B."
                            }]},
                            "ref-sourcetitle": "End of Moore ' S Law : Thermal ( Noise ) Death of Integration in Micro and Nano Electronics"
                        }
                    }
                ]
            }}
        }
    },
    "affiliation": {
        "affiliation-city": "Bangkok",
        "@id": "60028190",
        "affilname": "Chulalongkorn University",
        "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190",
        "affiliation-country": "Thailand"
    },
    "coredata": {
        "srctype": "p",
        "eid": "2-s2.0-85050378999",
        "dc:description": "This research proposes a novel memory allocation scheme to efficiently handle memory management. The scheme employs biological behavioral principles of the life forms. At the principal construct lives the cells having limited resources, yet passively operates with little overhead. The proposed scheme imitates this unicellular characterization to execute one task at a time using First-In-First-Out queue. Execution is regulated by a global clock that permits one active task at any given time in memory. Consequently, low overhead memory allocation can be achieved without the need for elaborate scheduling and other supporting algorithms. The most anticipatory benefit is simplicity that permits straightforward technological transfer of the proposed scheme to hardware. The contributions are to systematically mitigate the memory wall and reduce power consumed by memory management activities.",
        "prism:coverDate": "2018-02-07",
        "prism:aggregationType": "Conference Proceeding",
        "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85050378999",
        "dc:creator": {"author": [{
            "ce:given-name": "Gasydech",
            "preferred-name": {
                "ce:given-name": "Gasydech",
                "ce:initials": "G.",
                "ce:surname": "Lergchinnaboot",
                "ce:indexed-name": "Lergchinnaboot G."
            },
            "@seq": "1",
            "ce:initials": "G.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Lergchinnaboot",
            "@auid": "57203059331",
            "author-url": "https://api.elsevier.com/content/author/author_id/57203059331",
            "ce:indexed-name": "Lergchinnaboot G."
        }]},
        "link": [
            {
                "@_fa": "true",
                "@rel": "self",
                "@href": "https://api.elsevier.com/content/abstract/scopus_id/85050378999"
            },
            {
                "@_fa": "true",
                "@rel": "scopus",
                "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85050378999&origin=inward"
            },
            {
                "@_fa": "true",
                "@rel": "scopus-citedby",
                "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85050378999&origin=inward"
            }
        ],
        "prism:isbn": "9781538606582",
        "source-id": "21100869477",
        "citedby-count": "2",
        "prism:volume": "2018-January",
        "subtype": "cp",
        "dc:title": "A biological-like memory allocation scheme using simulation",
        "openaccess": "0",
        "publishercopyright": "© 2017 IEEE.",
        "subtypeDescription": "Conference Paper",
        "prism:publicationName": "Proceedings - 2017 2nd International Conferences on Information Technology, Information Systems and Electrical Engineering, ICITISEE 2017",
        "prism:pageRange": "426-429",
        "prism:endingPage": "429",
        "openaccessFlag": "false",
        "prism:doi": "10.1109/ICITISEE.2017.8285543",
        "prism:startingPage": "426",
        "dc:identifier": "SCOPUS_ID:85050378999",
        "dc:publisher": "Institute of Electrical and Electronics Engineers Inc."
    },
    "idxterms": {"mainterm": [
        {
            "$": "FIFO queue",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "First-in first-out queues",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Global clocks",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Low overhead",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Memory management",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Power consumed",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Simulation",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Technological transfer",
            "@weight": "b",
            "@candidate": "n"
        }
    ]},
    "language": {"@xml:lang": "eng"},
    "authkeywords": {"author-keyword": [
        {
            "@_fa": "true",
            "$": "Biological-like architecture"
        },
        {
            "@_fa": "true",
            "$": "FIFO queue"
        },
        {
            "@_fa": "true",
            "$": "Memory allocation"
        },
        {
            "@_fa": "true",
            "$": "Simulation"
        }
    ]},
    "subject-areas": {"subject-area": [
        {
            "@_fa": "true",
            "$": "Signal Processing",
            "@code": "1711",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Information Systems and Management",
            "@code": "1802",
            "@abbrev": "DECI"
        },
        {
            "@_fa": "true",
            "$": "Electrical and Electronic Engineering",
            "@code": "2208",
            "@abbrev": "ENGI"
        },
        {
            "@_fa": "true",
            "$": "Computer Science Applications",
            "@code": "1706",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Computer Vision and Pattern Recognition",
            "@code": "1707",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Information Systems",
            "@code": "1710",
            "@abbrev": "COMP"
        }
    ]},
    "authors": {"author": [
        {
            "ce:given-name": "Gasydech",
            "preferred-name": {
                "ce:given-name": "Gasydech",
                "ce:initials": "G.",
                "ce:surname": "Lergchinnaboot",
                "ce:indexed-name": "Lergchinnaboot G."
            },
            "@seq": "1",
            "ce:initials": "G.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Lergchinnaboot",
            "@auid": "57203059331",
            "author-url": "https://api.elsevier.com/content/author/author_id/57203059331",
            "ce:indexed-name": "Lergchinnaboot G."
        },
        {
            "ce:given-name": "Peraphon",
            "preferred-name": {
                "ce:given-name": "Peraphon",
                "ce:initials": "P.",
                "ce:surname": "Sophatsathit",
                "ce:indexed-name": "Sophatsathit P."
            },
            "@seq": "2",
            "ce:initials": "P.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Sophatsathit",
            "@auid": "6506363806",
            "author-url": "https://api.elsevier.com/content/author/author_id/6506363806",
            "ce:indexed-name": "Sophatsathit P."
        }
    ]}
}}