<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>Register_Files</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">RST</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>Register_Files</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a172694b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>Register_Files</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a172694b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d5b54137</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>Register_Files_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>76141219</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>CLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>D</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.n&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>EN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Q</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.n&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>n</spirit:name>
        <spirit:displayName>N</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.n" spirit:minimum="0" spirit:rangeType="long">64</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../Register_Unit/Register_Unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../decoder_5to32/decoder_5to32.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../mux_2x1/mux_2x1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../mux_4x1/mux_4x1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Register_Files.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_68896c89</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../Register_Unit/Register_Unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../decoder_5to32/decoder_5to32.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../mux_2x1/mux_2x1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../mux_4x1/mux_4x1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Register_Files.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/Register_Files_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d5b54137</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>Register_Files_tb.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Register_Files_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>n</spirit:name>
      <spirit:displayName>N</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.n" spirit:minimum="0" spirit:rangeType="long">64</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Register_Files_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Register_Files_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-10-30T20:46:31Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33090871_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ece3ad_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e172669_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@532202cb_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@564de538_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4928ed8a_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@711c69c5_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633f91b7_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36c0161d_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4041b065_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@762e1391_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@470f02ad_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b802b7a_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@353ccd4d_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b9aed_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2796a459_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59170764_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38f491c1_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73d676ca_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bf4c6b8_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e98ac62_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51a23696_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a48af0d_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@651f6827_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2af11250_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c1147c_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e3b6621_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e9c8e35_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d8a9a33_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13567d39_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d698a59_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ea200e9_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71ae5224_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@614f6495_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d5e4c00_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@84e116_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c7af35d_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21868542_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e1a15b8_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d05cc83_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5148960c_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7855029d_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8288f9b_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@513bbb38_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9275745_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5de184e0_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d9e4b2f_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fdbf760_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eabaa9c_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@227fc9cc_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@736ab86c_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c5de778_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f708126_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bf038f1_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@742117ab_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27255738_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a36bb57_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5da5cf2b_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74ef58e5_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@580c6e6b_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5edd6949_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3712b968_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c1d0e2a_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dea786_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76569aee_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69b5036d_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@241c478f_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@182e4d38_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32ff2556_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8e711d5_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f7f2bb9_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3572cf4c_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@538d6f82_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34b48158_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75f7fa54_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43a55561_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7960f9e3_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56d69861_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73fe275a_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58de3176_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f7e512e_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d76cdc_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10375383_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cfa903_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2156c3a6_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a88ef25_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fe3aeca_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61151600_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3276baa1_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c10b181_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d1266b6_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@719bfe83_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@482ce374_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42058906_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31d9d70a_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@665ec724_ARCHIVE_LOCATION">c:/Users/Morga/Documents/FPGA/Lab_4/Lab_4_repo/ip_repo/Register_Files</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="795d3ab6"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="15c2f43f"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="4a5186f8"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="f8f89469"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="5f46ac79"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
