* Z:\mnt\design.r\spice\examples\6118.asc
V1 N001 0 PWL(0 0 4u 12)
R1 N001 N004 100
R2 N001 N002 .1
M§Q1 N003 N005 N002 N002 IRF9640
R3 N007 N010 6.04K
R5 N010 0 1.6K
R6 N001 N005 1K
V3 N008 0 3.3
R7 N008 N009 10K
R9 N005 N011 1K
C1 N002 0 .1µ
D1 N005 N001 BZX84C6V2L
M§Q2 N011 N009 0 0 2N7002
XU1 N002 N006 N009 0 N010 N007 N001 N004 LT6118
C2 N006 0 100n
R4 N001 N006 24.9K
I1 N003 0 PWL(0 0 515u 0 535u 500m) load
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 0 540u 500u
.lib LTC5.lib
.backanno
.end
