[
  {
    "title":      "Can an AND gate replace an ICG if glitch is handled",
    "permalink":  "http://localhost:1313/posts/2025-08-23-can-and-gate-replace-icg-if-glitch-is/",
    "date":       "2025-08-23",
    "categories": ["CTS"],
    "summary":    "o\u0026nbsp;\u0026nbsp; If used AND gate as gater, we need to make sure that, EN only switched when clock is low. Otherwise, it can create glitches. Let’s say this is taken care somehow.\n"
  },
  {
    "title":      "Command to balance two clock trees? Command to check latency?  Command to do useful skew?",
    "permalink":  "http://localhost:1313/posts/2025-08-23-command-to-balance-two-clock-trees/",
    "date":       "2025-08-23",
    "categories": ["CTS"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Balance Two Clock Trees:\n·\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp; Innovus: create_skew_group -name \u0026lt;group_name\u0026gt; -clocks {\u0026lt;clock1\u0026gt; \u0026lt;clock2\u0026gt;}\n"
  },
  {
    "title":      "Different CTS types? What are benefits of those?",
    "permalink":  "http://localhost:1313/posts/2025-08-23-different-cts-types-what-are-benefits/",
    "date":       "2025-08-23",
    "categories": ["CTS"],
    "summary":    "\u0026nbsp;To be updated...\n"
  },
  {
    "title":      "How can you manually tune the clock or force specific flops to have lower latency?",
    "permalink":  "http://localhost:1313/posts/2025-08-23-how-can-you-manually-tune-clock-or/",
    "date":       "2025-08-23",
    "categories": ["CTS"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Create Specific Skew Groups: Place a few critical flops that need very low latency into their own skew group. The CTS tool will then build a dedicated, shorter path to balance just those flops.\n"
  },
  {
    "title":      "How is clock gater cloning done?",
    "permalink":  "http://localhost:1313/posts/2025-08-23-how-is-clock-gater-cloning-done/",
    "date":       "2025-08-23",
    "categories": ["CTS"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Single ICG cell driving a large number of flip-flops (high fanout) is replicated into multiple identical ICG cells, each driving a smaller subset of the original flip-flops. All cloned ICG cells share the same input clock and enable signal.\n"
  },
  {
    "title":      "How to build/synthesize the clock tree? What types of cells are used?",
    "permalink":  "http://localhost:1313/posts/2025-08-23-how-to-buildsynthesize-clock-tree-what/",
    "date":       "2025-08-23",
    "categories": ["CTS"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Conventional CTS (Buffer/Inverter Tree): The most common approach. The tool starts from the sinks and works backward or starts from the root and works forward, clustering nearby sinks, inserting buffers/inverters to meet skew, latency, and DRC targets, and progressively building a tree structure. The exact topology isn't strictly predefined but emerges based on sink locations and optimization goals. Modern tools use sophisticated algorithms (e.g., clock concurrent optimization - CCOpt) that optimize the clock tree and logic paths concurrently.\n"
  },
  {
    "title":      "How to control transition and skew during CTS?",
    "permalink":  "http://localhost:1313/posts/2025-08-23-how-to-control-transition-and-skew/",
    "date":       "2025-08-23",
    "categories": ["CTS"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Transition Time (Slew):\no\u0026nbsp;\u0026nbsp; Set a max_transition constraint. tool will automatically insert buffers as needed to ensure no segment of the clock tree exceeds this targeted trans limit.\n"
  },
  {
    "title":      "How to decide maximum transition value for clock path?",
    "permalink":  "http://localhost:1313/posts/2025-08-23-how-to-decide-maximum-transition-value/",
    "date":       "2025-08-23",
    "categories": ["CTS"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Library Characterization: The cell library (.lib file) specifies a maximum transition time for which the cell delays are accurately characterized. Exceeding this can lead to inaccurate timing analysis. Your max_transition value must be within this characterized range.\n"
  },
  {
    "title":      "How to ensure clock tree quality?",
    "permalink":  "http://localhost:1313/posts/2025-08-23-how-to-ensure-clock-tree-quality/",
    "date":       "2025-08-23",
    "categories": ["CTS"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Meeting Skew Targets: Verify achieved skew (global and local/group) against specified targets using CTS reports (report_clock_timing).\no\u0026nbsp;\u0026nbsp; Meeting Latency Targets: Check min/max insertion delays against requirements.\n"
  },
  {
    "title":      "How to improve timing QOR at CTS and post-CTS?",
    "permalink":  "http://localhost:1313/posts/2025-08-23-how-to-improve-timing-qor-at-cts-and/",
    "date":       "2025-08-23",
    "categories": ["CTS"],
    "summary":    "o\u0026nbsp;\u0026nbsp; During CTS:\no\u0026nbsp;\u0026nbsp; Optimize Skew Groups: Define logical skew groups for paths to ensure they are balanced together.\n"
  },
  {
    "title":      "How to manage generated clock while building CTS?",
    "permalink":  "http://localhost:1313/posts/2025-08-23-how-to-manage-generated-clock-while/",
    "date":       "2025-08-23",
    "categories": ["CTS"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Correct SDC Definition: Correctly define the generated clock in the SDC file, specifying its source pin (master clock) and the division/multiplication logic\no\u0026nbsp;\u0026nbsp; Automatic Tool Handling: The CTS tool reads the SDC and understands the relationship between the master clock and the generated clock.\n"
  },
  {
    "title":      "How to manage generated clock while building CTS?",
    "permalink":  "http://localhost:1313/posts/how-to-manage-generated-clock-while-building-cts/",
    "date":       "2025-08-23",
    "categories": ["CTS"],
    "summary":    " Correct SDC Definition: Correctly define the generated clock in the SDC file, specifying its source pin (master clock) and the division/multiplication logic.\nAutomatic Tool Handling: The CTS tool reads the SDC and understands the relationship between the master clock and the generated clock.\nBalancing: When balancing, the tool traces the generated clock\u0026rsquo;s path back to its source on the master clock\u0026rsquo;s tree. It then balances the latency from the clock source all the way to the sinks of both the master and generated clocks, ensuring they are properly aligned according to their defined relationship.\n"
  },
  {
    "title":      "Is moving to a higher layer for clock always helpful in reducing delay?",
    "permalink":  "http://localhost:1313/posts/2025-08-23-is-moving-to-higher-layer-for-clock/",
    "date":       "2025-08-23",
    "categories": ["CTS"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Moving to a higher layer is not always helpful in reducing delay. It's a trade-off.\no\u0026nbsp;\u0026nbsp; Resistance (R): Higher layers have thicker wires, which decreases resistance. This part helps reduce delay (R×C).\n"
  },
  {
    "title":      "Pros and cons of H-tree? Advantage of using both buffers and inverters?",
    "permalink":  "http://localhost:1313/posts/2025-08-23-pros-and-cons-of-h-tree-advantage-of/",
    "date":       "2025-08-23",
    "categories": ["CTS"],
    "summary":    "o\u0026nbsp;\u0026nbsp; H-Tree:\no\u0026nbsp;\u0026nbsp;\u0026nbsp; Advantages: "
  },
  {
    "title":      "What are clock gating checks? Why do we do them?",
    "permalink":  "http://localhost:1313/posts/2025-08-23-what-are-clock-gating-checks-why-do-we/",
    "date":       "2025-08-23",
    "categories": ["CTS"],
    "summary":    "\no\u0026nbsp;\u0026nbsp; Clock Gating Checks: setup and hold timing checks applied to the enable signal of Integrated Clock Gating (ICG) cells.\n"
  },
  {
    "title":      "What are inputs required to star CTS?",
    "permalink":  "http://localhost:1313/posts/2025-08-23-what-are-inputs-required-to-star-cts/",
    "date":       "2025-08-23",
    "categories": ["CTS"],
    "summary":    "\no\u0026nbsp;\u0026nbsp; Placement Database: The design database after placement is complete, containing the locations of all standard cells (including clock sinks like flip-flops and clock gates) and macros. – it covers Timing lib. Tech lef, std cell lef, SDC etc.\no\u0026nbsp;\u0026nbsp; CTS Specification File .ctstch, .cts_spec, This file (or equivalent tool settings) provides detailed instructions for building the clock tree: "
  },
  {
    "title":      "What are the checks after CTS?",
    "permalink":  "http://localhost:1313/posts/2025-08-23-what-are-checks-after-cts/",
    "date":       "2025-08-23",
    "categories": ["CTS"],
    "summary":    "1.\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp; Clock Tree Reports:\n§\u0026nbsp; Skew Report: Verify that the achieved maximum skew (global and potentially per skew group) meets the target specified in the CTS spec/constraints.\n"
  },
  {
    "title":      "What are the goals of CTS?",
    "permalink":  "http://localhost:1313/posts/2025-08-23-what-are-goals-of-cts/",
    "date":       "2025-08-23",
    "categories": ["CTS"],
    "summary":    "\no\u0026nbsp;\u0026nbsp; Minimize Clock Skew\no\u0026nbsp;\u0026nbsp; Meet Insertion Delay Targets\no\u0026nbsp;\u0026nbsp; Achieve Target Transition Times (Slew): Ensure the clock signal edges are sharp (fast transitions) throughout the network to guarantee reliable clocking of sequential elements and minimize sensitivity to noise. Meet max_transition DRC constraints.\n"
  },
  {
    "title":      "What checks are needed when applying useful skew and how to apply limit?",
    "permalink":  "http://localhost:1313/posts/2025-08-23-what-checks-are-needed-when-applying/",
    "date":       "2025-08-23",
    "categories": ["CTS"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Setting Limits: setUsefulSkewMode -maxAllowedDelay \u0026lt;Value\u0026gt;\no\u0026nbsp;\u0026nbsp; Checks Needed When Applying Useful Skew: when usefulSkew is enabled in preCTS and at CTS, tool does all the checks before applying for the skew. At ECO if doing manual adjustment, below things to be checked:\n"
  },
  {
    "title":      "What is clock latency? How to reduce latency?",
    "permalink":  "http://localhost:1313/posts/2025-08-23-what-is-clock-latency-how-to-reduce/",
    "date":       "2025-08-23",
    "categories": ["CTS"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Clock Latency (Insertion Delay): The time it takes for the clock signal to propagate from its source (the point where the clock is defined, e.g., a primary input port) to the clock pin of a specific sequential element (sink pin, e.g., a flip-flop's CK pin).\n"
  },
  {
    "title":      "What is clock skew? What causes skew? How to balance skew?",
    "permalink":  "http://localhost:1313/posts/2025-08-23-what-is-clock-skew-what-causes-skew-how/",
    "date":       "2025-08-23",
    "categories": ["CTS"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Clock Skew: The difference in arrival time of the clock at capture FF and launch FF.\no\u0026nbsp;\u0026nbsp;\u0026nbsp; Local Skew: Skew between two specific, related flops (e.g., launch and capture flop of a timing path).\n"
  },
  {
    "title":      "What is the issue with higher latency?",
    "permalink":  "http://localhost:1313/posts/2025-08-23-what-is-issue-with-higher-latency/",
    "date":       "2025-08-23",
    "categories": ["CTS"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Increased Power Consumption: Longer clock trees generally contain more buffers/inverters and longer nets. This leads to higher power consumption.\no\u0026nbsp;\u0026nbsp; Increased Area: More buffers/inverters consume more silicon area.\n"
  },
  {
    "title":      "What is useful skew? How can it be used to fix setup violations? Command for useful skew?",
    "permalink":  "http://localhost:1313/posts/2025-08-23-what-is-useful-skew-how-can-it-be-used/",
    "date":       "2025-08-23",
    "categories": ["CTS"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Useful Skew: The deliberate introduction of a controlled amount of clock skew between specific launch and capture flops to help meet timing requirements (either setup or hold). Instead of minimizing skew everywhere (the default CTS goal), useful skew leverages available timing margin from one path to fix a violation on another.\n"
  },
  {
    "title":      "Where should clock gaters be placed (near sink or source)?",
    "permalink":  "http://localhost:1313/posts/2025-08-23-where-should-clock-gaters-be-placed/",
    "date":       "2025-08-23",
    "categories": ["CTS"],
    "summary":    "o\u0026nbsp;\u0026nbsp; If you place ICG near to source, dynamic power consumption will reduce. This is because most of the clock buffers are in fanout of clock gater. These clock buffers will not toggle when clock gating is enabled.\n"
  },
  {
    "title":      "Why clock gating timing is difficult to meet?",
    "permalink":  "http://localhost:1313/posts/2025-08-23-why-clock-gating-timing-is-difficult-to/",
    "date":       "2025-08-23",
    "categories": ["CTS"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Usually, data path logic is high\no\u0026nbsp;\u0026nbsp; If gater is not cloned or not cloned efficiently, can create balancing issues and result in timing vios.\n"
  },
  {
    "title":      "Why set different layers for trunk, leaf, and top clock nets? Why not shield all clock layers?",
    "permalink":  "http://localhost:1313/posts/2025-08-23-why-set-different-layers-for-trunk-leaf/",
    "date":       "2025-08-23",
    "categories": ["CTS"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Why Different Layers:\no\u0026nbsp;\u0026nbsp; Top Nets: These are the initial long branches of the clock tree. That distributes clock all over the block. They are placed on higher metal layers because these layers have thicker wires with lower resistance, which is critical for minimizing the overall tree latency.\n"
  },
  {
    "title":      "Why timing may degrade after CTS?",
    "permalink":  "http://localhost:1313/posts/2025-08-23-why-timing-may-degrade-after-cts/",
    "date":       "2025-08-23",
    "categories": ["CTS"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Clock groups might be updated after CTS based on new tree topologies causing new violation.\no\u0026nbsp;\u0026nbsp; Physical Detours and Congestion: The newly inserted clock buffers and routing can create congestion, forcing data path signals to take longer routes (detours) around the clock tree structures, thereby increasing their delay.\n"
  },
  {
    "title":      "Have you seen setup fails in ATPG TEST mode?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-have-you-seen-setup-fails-in-atpg-test/",
    "date":       "2025-08-22",
    "categories": ["STA"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Scan shift runs at lower frequency but scan capture runs at function or near functional frequency. In capture mode we can see setup violations.\no\u0026nbsp;\u0026nbsp; ATPG patterns activate paths that might not be the most critical during normal functional operation but become critical under specific test stimuli. These paths might not have received sufficient optimization focus during PnR if only functional mode was prioritized.\n"
  },
  {
    "title":      "Hold timing is checked in which mode (Max or Min)? Why?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-hold-timing-is-checked-in-which-mode/",
    "date":       "2025-08-22",
    "categories": ["STA"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Hold timing is checked using Minimum (Min) path delays. This is often referred to as Min Timing Analysis or Best-Case Analysis.\n"
  },
  {
    "title":      "How are TEST mode \u0026 FUNC mode defined and constrained?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-how-are-test-mode-func-mode-defined-and/",
    "date":       "2025-08-22",
    "categories": ["STA"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Defining Modes: Different operating modes are : Functional mode - FUNC and test \u0026nbsp;Modes: Scan Shift, Scan Capture, BIST\no\u0026nbsp;\u0026nbsp; Defined in MCMM setup with create_constraint_mode command and given separate SDC of each mode.\n"
  },
  {
    "title":      "How do you check/analyze routing congestion?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-how-do-you-checkanalyze-routing/",
    "date":       "2025-08-22",
    "categories": ["Routing"],
    "summary":    "We can analyse Congestion hotspot at different stage:\no\u0026nbsp;\u0026nbsp;\u0026nbsp; eGR hotspot at preCTS or post-CTS opt - the step just before routing\no\u0026nbsp;\u0026nbsp; NR-GR hotspot before detail routing\n"
  },
  {
    "title":      "How do you fix setup violations? What if upsizing/layer change isn't possible?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-how-do-you-fix-setup-violations-what-if/",
    "date":       "2025-08-22",
    "categories": ["STA"],
    "summary":    "o\u0026nbsp;\u0026nbsp; We need to reduce cell delay or Net delay or use more skew – can use various methods for each.\no\u0026nbsp;\u0026nbsp; Reduce Cell Delay:\n"
  },
  {
    "title":      "How do you handle timing when the capture flop frequency is twice the launch flop frequency?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-how-do-you-handle-timing-when-capture/",
    "date":       "2025-08-22",
    "categories": ["STA"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Tools calculate phase shift as explained below. If same clock drives launch and capture, phase shift is equal to one clock period.\no\u0026nbsp;\u0026nbsp; Phase shift represents the delay adjustment being used for the projection of the most restrictive non-zero delta time into the first clock cycles of the unrolled clocks.\n"
  },
  {
    "title":      "How to analyze a timing report?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-how-to-analyze-timing-report/",
    "date":       "2025-08-22",
    "categories": ["STA"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Path Summary:\no\u0026nbsp;\u0026nbsp; Startpoint: Where the path begins (input port or flop clock pin).\n"
  },
  {
    "title":      "How to check and fix IR drop during routing?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-how-to-check-and-fix-ir-drop-during/",
    "date":       "2025-08-22",
    "categories": ["Routing","Signal-Integrity"],
    "summary":    "o\u0026nbsp;\u0026nbsp; We can run IR aware full flow\no\u0026nbsp;\u0026nbsp; IR aware placement : Spread high power density hotspots to reduce IR drop. Tools settings using setPlaceMode. This is useful even during routing as during optimization tool adds buf/inv and updates placement increamentally.\n"
  },
  {
    "title":      "How to fix congestion at routing stage?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-how-to-fix-congestion-at-routing-stage/",
    "date":       "2025-08-22",
    "categories": ["Routing"],
    "summary":    "Congestion reported by eGR fafter place or CTS is more as, eGR detours less to avoid congestion, it helps finding congestion before hand instead of detouring nets. Fixing congestion after route is usually difficult and it should be addressed by placement stage.\no\u0026nbsp;\u0026nbsp; Route Effort: Increase the effort level of the detailed router (setRouteMode -detEffort high). The tool will spend more time trying alternative paths or rip-up and reroute techniques.\n"
  },
  {
    "title":      "How to fix hold violations?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-how-to-fix-hold-violations/",
    "date":       "2025-08-22",
    "categories": ["STA"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Buffer/Delay Cell Insertion: Insert buffers or dedicated delay cells into the data path segment between the launch and capture flops.\no\u0026nbsp;\u0026nbsp; Cell Sizing (Downsizing): Replace cells on the data path with slower, smaller drive-strength variants (e.g., X4 -\u0026gt; X1). Smaller cells have higher intrinsic delay.\n"
  },
  {
    "title":      "How to fix max_cap violations?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-how-to-fix-maxcap-violations/",
    "date":       "2025-08-22",
    "categories": ["STA"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Max_cap vio = the total capacitive load driven by an output pin exceeds the limit specified in the library for that pin. This load includes the input pin capacitance of all driven gates and the capacitance of the interconnect wire. Fixing involves reducing the load seen by the driver or increasing its driving capability:\n"
  },
  {
    "title":      "How uncertainty and noise impact timing?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-how-uncertainty-and-noise-impact-timing/",
    "date":       "2025-08-22",
    "categories": ["STA"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Setup Uncertainty = Jitter +\u0026nbsp; skew + Margin\no\u0026nbsp;\u0026nbsp; Hold Uncertainty = Skew +\u0026nbsp; Margin – Jitter will not impact as hold is checked on same edge and no clock period involved in hold check.\n"
  },
  {
    "title":      "If MCP is 5 cycles, where is setup checked?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-if-mcp-is-5-cycles-where-is-setup/",
    "date":       "2025-08-22",
    "categories": ["STA"],
    "summary":    "o\u0026nbsp;\u0026nbsp; If a multicycle path constraint is set with set_multicycle_path 5 -setup, the setup check is performed relative to the active clock edge at the capture flop that occurs 5 clock cycles after the launching clock edge.\n"
  },
  {
    "title":      "If setup \u0026 hold are clean but there are clock DRVs, can the block be closed? How to identify and fix clock DRVs?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-if-setup-hold-are-clean-but-there-are/",
    "date":       "2025-08-22",
    "categories": ["STA"],
    "summary":    "o\u0026nbsp;\u0026nbsp; NO. Even if setup and hold timing checks pass, significant Design Rule Violations (DRVs) either on data or clock needs to be fixed.\no\u0026nbsp;\u0026nbsp; Reliability: Slow transitions (max_transition violation) make sequential elements susceptible to noise, glitches, and potential metastability\n"
  },
  {
    "title":      "If there's no setup margin, how to fix hold?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-if-theres-no-setup-margin-how-to-fix/",
    "date":       "2025-08-22",
    "categories": ["STA"],
    "summary":    "o\u0026nbsp;\u0026nbsp; If setup and hold both are critical on same path, check if it is exact same path or if there is any diversion from combo logic in setup and hold timing path.\n"
  },
  {
    "title":      "If two nets of the same layer and length, but one has double width, which has more delay and why?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-if-two-nets-of-same-layer-and-length/",
    "date":       "2025-08-22",
    "categories": ["Routing"],
    "summary":    "The net with double width will generally have less delay.\no\u0026nbsp;\u0026nbsp; Reasoning (RC Delay): Wire delay is primarily determined by the product of its resistance (R) and capacitance (C).\no\u0026nbsp;\u0026nbsp;\u0026nbsp; Resistance (R): Resistance is inversely proportional to the cross-sectional area of the wire. For a fixed thickness (T), resistance is inversely proportional to width (W). R ∝ 1 / (W * T). Doubling the width (W -\u0026gt; 2W) approximately halves the resistance (R -\u0026gt; R/2).\n"
  },
  {
    "title":      "What are sanity checks after route for STA?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-what-are-sanity-checks-after-route-for/",
    "date":       "2025-08-22",
    "categories": ["STA","Routing"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Netlist vs. Layout: LVS clean. If design has shorts, it results in inaccurate extraction for those nets. So LVS clean is preferred.\no\u0026nbsp;\u0026nbsp; SPEF File Validity: Check if any issues or critical warning in extraction flow. If there are ignored nets during extraction, paths with those nets will not have accurate timing.\n"
  },
  {
    "title":      "What are the different types of timing path groups?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-what-are-different-types-of-timing-path/",
    "date":       "2025-08-22",
    "categories": ["STA"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Register-to-Register (Reg2Reg): Starts at the clock pin of a launch flip-flop/latch and ends at the data input pin (e.g., D) of a capture flip-flop/latch. Both launch and capture elements are controlled by related clocks (often the same clock). This is the most common type of path analyzed for setup/hold within a synchronous design.\n"
  },
  {
    "title":      "What are the inputs needed for STA?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-what-are-inputs-needed-for-sta/",
    "date":       "2025-08-22",
    "categories": ["STA"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Netlist:\no\u0026nbsp;\u0026nbsp; Timing Libraries (.lib, .db): "
  },
  {
    "title":      "What is a via pillar? What is need of it?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-what-is-via-pillar-what-is-need-of-it/",
    "date":       "2025-08-22",
    "categories": ["Routing","Power-Plan"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Via Pillar: A structure used in advanced process nodes (like FinFET nodes) to create a lower-resistance vertical connection between metal layers compared to traditional single vias or via arrays. It typically consists of:\n"
  },
  {
    "title":      "What is CPPR (Common Path Pessimism Removal)? How is crosstalk considered in it for setup and hold?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-what-is-cppr-common-path-pessimism/",
    "date":       "2025-08-22",
    "categories": ["STA"],
    "summary":    "o\u0026nbsp;\u0026nbsp; OCV analysis (like AOCV/POCV or simple derating) applies different delay values for 'early' (fast) and 'late' (slow) conditions.\no\u0026nbsp;\u0026nbsp; For a setup check, the launch clock path uses late delays, and the capture clock path uses early delays. For a hold check, it's reversed. "
  },
  {
    "title":      "What is min pulse width violation? How to solve it?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-what-is-min-pulse-width-violation-how/",
    "date":       "2025-08-22",
    "categories": ["STA"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Min Pulse Width (MPW) Violation: A timing check ensuring that the duration of a clock pulse (either the high phase or the low phase) at the clock pin of a sequential element (or other sensitive pins like asynchronous resets) is sufficiently long for the cell to function correctly. Libraries specify min_pulse_width_high and min_pulse_width_low requirements. A violation occurs if the actual pulse width reaching the pin is shorter than the required minimum.\n"
  },
  {
    "title":      "What is set_case_analysis?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-what-is-setcaseanalysis/",
    "date":       "2025-08-22",
    "categories": ["STA"],
    "summary":    "o\u0026nbsp;\u0026nbsp; set_case_analysis: particular port or pin in the design should be treated as having a constant logic value (0 or 1) for the duration of the timing analysis run (or for specific modes).\n"
  },
  {
    "title":      "What is the difference between MCP (Multicycle Path) and false path?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-what-is-difference-between-mcp/",
    "date":       "2025-08-22",
    "categories": ["STA"],
    "summary":    "o\u0026nbsp;\u0026nbsp; False Path (set_false_path):\no\u0026nbsp;\u0026nbsp; Specific path between a startpoint and endpoint cannot be logically sensitized during normal circuit operation. Although a physical path exists, signals will never actually propagate from the startpoint to the endpoint along that path under functional conditions "
  },
  {
    "title":      "What is the difference between the route and route_opt stage?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-what-is-difference-between-route-and/",
    "date":       "2025-08-22",
    "categories": ["Routing"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Routing (routeDesign or similar): This stage focuses on physically connecting the pins of all standard cells and macros. goal is connectivity and DRC correctness.\n"
  },
  {
    "title":      "What is timing closure flow? What is the order of fixing?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-what-is-timing-closure-flow-what-is/",
    "date":       "2025-08-22",
    "categories": ["STA"],
    "summary":    "o\u0026nbsp;\u0026nbsp; DRV – Setup -Hold\no\u0026nbsp;\u0026nbsp; Fixing DEV first can help reduce setup violations as well.\n"
  },
  {
    "title":      "What issues can arise if one of the SPEF files (or RC corner databases) is outdated, and how does that affect slack at the PnR stage?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-what-issues-can-arise-if-one-of-spef/",
    "date":       "2025-08-22",
    "categories": ["Routing"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Mismatch with Layout: An outdated SPEF reflects an older version of the layout. If placement or routing has changed since the SPEF was generated, the RC values in the SPEF will not accurately represent the current physical structure. Wire lengths, adjacencies (coupling capacitance), and via counts will be wrong.\n"
  },
  {
    "title":      "What issues can cause timing degradation during routing?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-what-issues-can-cause-timing/",
    "date":       "2025-08-22",
    "categories": ["Routing"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Increased Wire Length (Detouring): Due to congestion or blockages, detailed router can detour nets. eGR doesn’t detour to report max congestion. This results in difference in earlied net length estimation causing more RC delay and cell delay if more bufs added.\n"
  },
  {
    "title":      "Which NDR  to use? Can we use 2w2s till leaf cells?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-which-ndr-to-use-can-we-use-2w2s-till/",
    "date":       "2025-08-22",
    "categories": ["Routing"],
    "summary":    "o\u0026nbsp;\u0026nbsp; NDRs Used: The most common NDR applied was Double Width, Double Spacing (2W2S) for the main trunk and branch lines of the clock tree. For very critical top-level clock spines, sometimes Triple Width (3W) or wider rules were considered, depending on EM requirements and foundry recommendations.\n"
  },
  {
    "title":      "Which tool is used for STA? Commands to fix setup and hold?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-which-tool-is-used-for-sta-commands-to/",
    "date":       "2025-08-22",
    "categories": ["STA"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Tempus/ PT used for STA.\no\u0026nbsp;\u0026nbsp; PT – "
  },
  {
    "title":      "Why timing correlation issues occur between block level and top level, even with the same clock source?",
    "permalink":  "http://localhost:1313/posts/2025-08-22-why-timing-correlation-issues-occur/",
    "date":       "2025-08-22",
    "categories": ["STA"],
    "summary":    "o\u0026nbsp;\u0026nbsp; update_io_latency not done at block level. This ensures proper clock tree built for IO paths and gives feedback to top level tree so tree is balanced for io paths.\n"
  },
  {
    "title":      "Difference between .vcd and .saif file?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-difference-between-vcd-and-saif-file/",
    "date":       "2025-08-21",
    "categories": ["Signal-Integrity"],
    "summary":    "o\u0026nbsp;\u0026nbsp; SAIF contains Activity over time window but it doesn’t have timestamp for each change in signal. VCD notes each timestamp for change.\no\u0026nbsp;\u0026nbsp; So Saif has overall toggle count over time but not exact waveform of change.\n"
  },
  {
    "title":      "Difference between unresolved reference and blackbox?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-difference-between-unresolved-reference/",
    "date":       "2025-08-21",
    "categories": ["General-Concepts"],
    "summary":    "If “MyIP” is instantiated at top level netlist, but if no definition is found of MyIP, then it becomes unresolved reference.\nmy_module u1 (.clk(clk), .rst(rst)); // 'my_module' is not defined anywhere in netlist or not found definition through .lib as well.\nBlackbox:\nmodule my_module (input clk, input rst);\n\u0026nbsp; // No internal implementation here\nEndmodule\nIn this case, my_module is blackbox, as it is defined but only ports, no internal logic defined.\n"
  },
  {
    "title":      "Do we need to do DFM (Design for Manufacturability)? How is DFM introduced in the tech file?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-do-we-need-to-do-dfm-design-for/",
    "date":       "2025-08-21",
    "categories": ["General-Concepts"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Do We Need DFM? - YES\no\u0026nbsp;\u0026nbsp; DFM (Design for Manufacturability): A set of design methodologies and practices aimed at creating layouts that are not only DRC-clean but are also robust against normal manufacturing process variations, leading to higher yield. DFM often deals with \"preferred\" or \"recommended\" configurations that are known to be more robust.\n"
  },
  {
    "title":      "Explain SI. What does crosstalk noise/glitch mean?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-explain-si-what-does-crosstalk/",
    "date":       "2025-08-21",
    "categories": ["Signal-Integrity"],
    "summary":    "o\u0026nbsp;\u0026nbsp;\u0026nbsp; Signal Integrity (SI): Quality of an electrical signal as it travels from a driver to a receiver through an interconnect. Major SI concerns include: "
  },
  {
    "title":      "How do you decide which scenarios/corners to use for PnR vs. Signoff?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-how-do-you-decide-which/",
    "date":       "2025-08-21",
    "categories": ["General-Concepts"],
    "summary":    "The selection involves a trade-off between PnR runtime/effort and signoff accuracy/coverage.\no\u0026nbsp;\u0026nbsp; Signoff: Aims for comprehensive coverage of all conditions the chip might experience. It typically includes:\no\u0026nbsp;\u0026nbsp;\u0026nbsp; Multiple PVT Corners: Extremes of Process (SS, FF, SF, FS), Voltage (min, max), and Temperature (min, max), plus typical (TT).\n"
  },
  {
    "title":      "How do you fix crosstalk violations? Why Downsize the Aggressor Driver?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-how-do-you-fix-crosstalk-violations-why/",
    "date":       "2025-08-21",
    "categories": ["Signal-Integrity"],
    "summary":    "1.\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp; Increase Spacing: Physically increase the distance between the victim and aggressor nets during routing. This directly reduces coupling capacitance (Cc​). (Most effective but consumes routing area).\n2.\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp; Shielding: Insert a static net (tied to VDD or VSS) between the victim and aggressor. The shield net intercepts coupling capacitance, preventing interference. This can add coupling cap on signal net causing delay.\n"
  },
  {
    "title":      "How do you handle cases of IR drop—both static and dynamic—especially if the standard methods are not applicable?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-how-do-you-handle-cases-of-ir-dropboth/",
    "date":       "2025-08-21",
    "categories": ["Signal-Integrity"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Handling Static IR Drop: Static IR drop is primarily due to the resistance of the power grid (Vdrop​=Iavg​×Rgrid​). If you cannot improve Rgrid​ (by widening straps/adding vias):\n"
  },
  {
    "title":      "How do you instruct your tools to resolve post-clock violations? What role does “useful skew” play in these scenarios?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-how-do-you-instruct-your-tools-to/",
    "date":       "2025-08-21",
    "categories": ["General-Concepts","CTS"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Enable Post-CTS/Post-Route Optimization:\no\u0026nbsp;\u0026nbsp; Innovus: optDesign -postCTS (after CTS), optDesign -postRoute (after routing). These commands invoke timing-driven optimization engines.\n"
  },
  {
    "title":      "How do you interpret LVS report mismatches?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-how-do-you-interpret-lvs-report/",
    "date":       "2025-08-21",
    "categories": ["Physical-Verification"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Incorrect Nets / Connectivity Errors: This section details discrepancies in how nets are connected.\no\u0026nbsp;\u0026nbsp; Shorts: When Schematic has more nets but layout has less nets, layout has short.\n"
  },
  {
    "title":      "How do you solve/fix IR drop issues (at placement, ECO stage)?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-how-do-you-solvefix-ir-drop-issues-at/",
    "date":       "2025-08-21",
    "categories": ["Signal-Integrity"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Fixing IR drop involves 1) strengthening the Power Distribution Network (PDN) to reduce its resistance or \u0026nbsp;2) reducing the current drawn by the logic.\n"
  },
  {
    "title":      "How does crosstalk affect timing?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-how-does-crosstalk-affect-timing/",
    "date":       "2025-08-21",
    "categories": ["Signal-Integrity"],
    "summary":    "Crosstalk delay affects timing. This occurs when both the aggressor net and the victim net are switching simultaneously or within a close timing window.\no\u0026nbsp;\u0026nbsp; Opposite Direction Switching: If the aggressor switches in the opposite direction to the victim (e.g., aggressor rises 0-\u0026gt;1 while victim falls 1-\u0026gt;0), the effect is increased delay on the victim net.\n"
  },
  {
    "title":      "How to perform manual clock tuning during ECOs?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-how-to-perform-manual-clock-tuning/",
    "date":       "2025-08-21",
    "categories": ["ECO"],
    "summary":    "o\u0026nbsp;\u0026nbsp; It requires careful analysis and is typically done for critical paths where there is no scope in data path.\no\u0026nbsp;\u0026nbsp; For setup:\n"
  },
  {
    "title":      "How to resolve LEC mismatches? What is non-equivalent point?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-how-to-resolve-lec-mismatches-what-is/",
    "date":       "2025-08-21",
    "categories": ["Physical-Verification"],
    "summary":    "o\u0026nbsp;\u0026nbsp; LEC (Logical Equivalence Check): Compares Golden netlist or RTL with netlist at any given point in PnR flow to check functionality is same or not.\n"
  },
  {
    "title":      "How to solve IR/setup violations at the ECO stage?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-how-to-solve-irsetup-violations-at-eco/",
    "date":       "2025-08-21",
    "categories": ["ECO"],
    "summary":    "Understanding the Interaction:\nIR Drop -\u0026gt; Setup Violation: Voltage drop (IR drop) at a cell reduces its effective supply voltage, making it slower. This increased cell delay can directly cause or worsen a setup violation. Setup Fix -\u0026gt; IR Drop: Some setup fixes, like upsizing cells or swapping to lower Vt, increase the current draw (both peak and average) of those cells. This can worsen IR drop in the local region if the power grid is already marginal. Correlate: Check if the cells in the failing setup paths are also located in regions with high IR drop. This helps determine if IR drop is a primary contributor to the setup violation. \u0026nbsp;\n"
  },
  {
    "title":      "If high leakage by adding Antenna cell, what to do? Can jogging to upper layers cause new antenna violations? How floating cell addition helps in antenna fixing any disadvantages of it?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-if-high-leakage-by-adding-antenna-cell/",
    "date":       "2025-08-21",
    "categories": ["Physical-Verification"],
    "summary":    "o\u0026nbsp;\u0026nbsp; High Leakage from Antenna Cells: Antenna cells typically contain protection diodes connected to the input pins. These diodes, even when reverse-biased during normal operation, contribute a small amount of junction leakage current. If many antenna cells are added throughout the design, this cumulative leakage can become significant, especially in low-power designs.\n"
  },
  {
    "title":      "If you have high utilization and need buffers for functional ECO (20k) vs scan ECO (10k), which one you will apply?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-if-you-have-high-utilization-and-need/",
    "date":       "2025-08-21",
    "categories": ["ECO"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Functional ECOs generally take precedence over DFT ECOs if the bug impacts core functionality. For scan ECO, test coverage target need to be checked, if without scan ECO, test coverage is below required target, it is must and other options must be evaluated.\n"
  },
  {
    "title":      "In a low power project with multiple corners (e.g., low_svs, turbo), how do you choose the appropriate timing corner for each step?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-in-low-power-project-with-multiple/",
    "date":       "2025-08-21",
    "categories": ["General-Concepts"],
    "summary":    "o\u0026nbsp;\u0026nbsp; In a low-power project with specific operating performance points (OPPs) like:\no\u0026nbsp;\u0026nbsp; \"low_svs\" (Low Standard Voltage Swing, likely a power-saving mode) "
  },
  {
    "title":      "Inputs Needed for Static IR Analysis",
    "permalink":  "http://localhost:1313/posts/2025-08-21-inputs-needed-for-static-ir-analysis/",
    "date":       "2025-08-21",
    "categories": ["Signal-Integrity"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Physical Design Database (DEF): Contains the placed locations of all cells and the layout of the power grid\no\u0026nbsp;\u0026nbsp; Parasitic Resistance (RC Extraction or SPEF): Accurate resistance values for all segments of the PDN (metal wires and vias). This usually comes from an RC extraction tool run on the power grid layout (e.g., from Quantus/StarRC). Sometimes derived from LEF/tech files for early estimates.\n"
  },
  {
    "title":      "IR flow based on vector or vectorless? Is toggle rate given? twf fiile, what's its contents?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-ir-flow-based-on-vector-or-vectorless/",
    "date":       "2025-08-21",
    "categories": ["Signal-Integrity"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Vector-based Analysis: Used VCD (Value Change Dump) or FSDB files generated from gate-level simulations of specific, high-activity scenarios (e.g., boot-up sequence, high-performance benchmark execution, specific test modes). These vectors provide accurate, cycle-by-cycle switching activity for those specific scenarios, allowing us to identify peak IR drop and EM stress under known critical operating conditions\n"
  },
  {
    "title":      "What are Physical Verification checks?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-what-are-physical-verification-checks/",
    "date":       "2025-08-21",
    "categories": ["Physical-Verification"],
    "summary":    "o\u0026nbsp;\u0026nbsp; DRC (Design Rule Check): Verifies that the layout geometry adheres to the manufacturing constraints (design rules) specified by the foundry for the target technology node. This includes checks for minimum width, spacing, area, enclosure, overlap, etc., for all layers (metal, poly, diffusion, vias, etc.). Ensures the layout can be physically manufactured with acceptable yield.\n"
  },
  {
    "title":      "What are sync flops ? How will you model them?  what all are setup and  hold check required?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-what-are-sync-flops-how-will-you-model/",
    "date":       "2025-08-21",
    "categories": ["General-Concepts"],
    "summary":    "o\u0026nbsp;\u0026nbsp; They are used when signal crosses asynchronous clock domains.\no\u0026nbsp;\u0026nbsp; Sync Flop added between two flops operating on asynchronous clocks to avoid metastability.\n"
  },
  {
    "title":      "What are the things needed to be taken from sub-blocks to the main block? How do you take logical information of sub-blocks?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-what-are-things-needed-to-be-taken-from/",
    "date":       "2025-08-21",
    "categories": ["General-Concepts"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Logical View (Timing Model - .lib or .db):\no\u0026nbsp;\u0026nbsp; Provides the timing characteristics of the sub-block's input/output pins (setup/hold times, clock-to-output delays, internal path delays)\n"
  },
  {
    "title":      "What checks can be done using redhawk?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-what-checks-can-be-done-using-redhawk/",
    "date":       "2025-08-21",
    "categories": ["Signal-Integrity"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Static IR Drop Analysis: Calculates the average voltage drop across the PDN based on average current consumption (leakage + average switching).\no\u0026nbsp;\u0026nbsp; Dynamic IR Drop Analysis (Voltage Droop): Simulates transient voltage drops based on switching activity.\n"
  },
  {
    "title":      "What flow is followed for ECO / timing closure?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-what-flow-is-followed-for-eco-timing/",
    "date":       "2025-08-21",
    "categories": ["ECO"],
    "summary":    "o\u0026nbsp;\u0026nbsp; After post route database has acceptable timing and drc numbers, we start ECO phase.\no\u0026nbsp;\u0026nbsp; If power recovery is reuired, start with power recovery where tool downsize or VT swap cells in timing paths with positive slack to save power.\n"
  },
  {
    "title":      "What if cells are low drive strength and no space for decaps to fix IR?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-what-if-cells-are-low-drive-strength/",
    "date":       "2025-08-21",
    "categories": ["Signal-Integrity"],
    "summary":    "We have dynamic IR issue where specific location; cells are already low drive strength and no space to add decaps. We can still reduce IR by following ways:\no\u0026nbsp;\u0026nbsp; Improve PDN: add extra stripes or vias in that region if possible.\no\u0026nbsp;\u0026nbsp; Change in switching window: Analyze the switching activity. If many cells (even low-drive ones) in the area switch simultaneously causing the droop, try to introduce small timing delays on non-critical paths feeding into this region to slightly spread out the switching events over time. This reduces the peak current demand at any single instant.\n"
  },
  {
    "title":      "What inputs are needed at CTS for sub-blocks?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-what-inputs-are-needed-at-cts-for-sub/",
    "date":       "2025-08-21",
    "categories": ["General-Concepts","CTS"],
    "summary":    "o\u0026nbsp;\u0026nbsp; The top-level SDC must correctly define the clocks reaching the input clock ports of the sub-blocks.\no\u0026nbsp;\u0026nbsp; If a sub-block generates clocks that are used by other blocks or the top level, these generated clocks must also be properly defined (e.g., using create_generated_clock sourced from a sub-block's output pin).\n"
  },
  {
    "title":      "What inputs are needed for crosstalk/noise analysis?  Which SPEF is needed?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-what-inputs-are-needed-for/",
    "date":       "2025-08-21",
    "categories": ["Signal-Integrity"],
    "summary":    "\u0026nbsp;·\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp; Inputs for Crosstalk/Noise Analysis:\n1.\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp; Timing Libraries (.lib, .db): "
  },
  {
    "title":      "What is a loop violation in DRC fixing?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-what-is-loop-violation-in-drc-fixing/",
    "date":       "2025-08-21",
    "categories": ["Physical-Verification"],
    "summary":    "o\u0026nbsp;\u0026nbsp; In terms of\u0026nbsp; STA:\no\u0026nbsp;\u0026nbsp; When in timing path, there is output of combo logic is used as input in same timing path, it forms, loop causing instability and difficulty in modelling timing for that path.\n"
  },
  {
    "title":      "What is Antenna Effect? How to solve antenna violations?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-what-is-antenna-effect-how-to-solve/",
    "date":       "2025-08-21",
    "categories": ["Physical-Verification"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Antenna Effect (Plasma-Induced Gate Oxide Damage): During semiconductor manufacturing, plasma etching processes are used to remove material. In these processes, charged particles (ions, electrons) bombard the wafer surface. If a long metal wire (acting like an \"antenna\") connected only to a transistor gate is exposed during etching, it can accumulate significant charge from the plasma. If this charge builds up enough voltage, it can exceed the breakdown voltage of the thin gate oxide layer beneath the transistor gate, causing damage (latent defects or immediate breakdown). This damage can lead to reliability issues or functional failure. The risk increases with the Increase in metal area compared to gate area. Which is called antenna ration.\n"
  },
  {
    "title":      "What is DRC (Design Rule Check)? How to fix drcs if in huge numbers?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-what-is-drc-design-rule-check-how-to/",
    "date":       "2025-08-21",
    "categories": ["Physical-Verification"],
    "summary":    "o\u0026nbsp;\u0026nbsp;\u0026nbsp; DRC (Design Rule Check): checks if the physical layout is as per foundry rules, ensure it can be manufactured reliably with acceptable yield.\n"
  },
  {
    "title":      "What is EM (Electro migration)? How to solve EM violations?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-what-is-em-electro-migration-how-to/",
    "date":       "2025-08-21",
    "categories": ["Signal-Integrity"],
    "summary":    "o\u0026nbsp;\u0026nbsp;\u0026nbsp; Electromigration (EM): The gradual displacement and migration of metal atoms in an interconnect (wire or via) caused by the momentum transfer from flowing electrons. Over time, at high current densities and temperatures, this movement can lead to:\n"
  },
  {
    "title":      "What is functional vs timing ECOs? How to implement them?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-what-is-functional-vs-timing-ecos-how/",
    "date":       "2025-08-21",
    "categories": ["ECO"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Functional ECO: An Engineering Change Order implemented to fix a logical bug in the design's functionality or to add/modify a feature. The change originates from an RTL modification.\n"
  },
  {
    "title":      "What is IR drop (Static/Dynamic)? Why consider it?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-what-is-ir-drop-staticdynamic-why/",
    "date":       "2025-08-21",
    "categories": ["Signal-Integrity"],
    "summary":    "·\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp; For power analysis, each cell's power dissipation has been characterized in the library (.lib) file. For leakage power, the EDA tool simply adds up the leakage power of each cell. (Note: Leakage power is usually state dependent) For dynamic power, the EDA tool either estimates net capacitance before P\u0026amp;R or calculates net capacitance after P\u0026amp;R. The designer has to provide the toggle rate. This can be based on educated guess, experience, simulation, or emulation.\n"
  },
  {
    "title":      "What is LVS and Inputs required? Difference between schematic and layout views? Is it a functional check?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-what-is-lvs-and-inputs-required/",
    "date":       "2025-08-21",
    "categories": ["Physical-Verification"],
    "summary":    "o\u0026nbsp;\u0026nbsp; LVS (Layout Versus Schematic): A critical physical verification process that compares the electrical circuit extracted from the physical layout database (e.g., GDSII, OASIS) against the intended circuit described by the source schematic netlist (e.g., SPICE or Verilog netlist).\n"
  },
  {
    "title":      "What is recovery and removal time?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-what-is-recovery-and-removal-time/",
    "date":       "2025-08-21",
    "categories": ["General-Concepts","STA"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Recovery time is the minimum amount of time required between the release of an asynchronous signal from the active state to the next active clock edge.\n"
  },
  {
    "title":      "What is temperature inversion?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-what-is-temperature-inversion/",
    "date":       "2025-08-21",
    "categories": ["General-Concepts"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Temperature Inversion effect is seen at lower technology nodes (28nm and below), where cell delay is inversely proportional to the temperature. This is mainly because of reduced supply voltage at lower nodes.\n"
  },
  {
    "title":      "What is the difference between cworst/rcworst and C / RC corners? Why do we need to consider different RC corners?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-what-is-difference-between/",
    "date":       "2025-08-21",
    "categories": ["General-Concepts"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Traditional Corners (Simplified View - often just called C corners initially): Used for short nets where resistance can be ignored or very less.\no\u0026nbsp;\u0026nbsp;\u0026nbsp; Cworst (Maximum Capacitance, Cmax): Models process variations that maximize interconnect capacitance (e.g., wider wires, thicker metal, smaller spacing, higher dielectric constant). Often assumes minimum resistance for these conditions (though not always explicitly linked). Used primarily for setup timing analysis (longest path delay). "
  },
  {
    "title":      "What is the difference between LVS netlist and PT (Primetime) netlist?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-what-is-difference-between-lvs-netlist/",
    "date":       "2025-08-21",
    "categories": ["Physical-Verification"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Netlist used for LVS is PG netlist, meaning it has all PG related components, physical only cells etc. Netlist used for PT has cells required for functionality.\n"
  },
  {
    "title":      "What is the significance of the Global skew?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-what-is-significance-of-global-skew/",
    "date":       "2025-08-21",
    "categories": ["General-Concepts"],
    "summary":    "\no\u0026nbsp;\u0026nbsp; CTS tools on global skew to start implementing clock tree. The idea is that minimizing the global skew will automatically minimize the local skew as global skew is the upper bound of local skew.\no\u0026nbsp;\u0026nbsp; Global skew balancing attempts to make the propagated clock timing match the ideal mode clock timing by balancing the insertion delay (clock latency) between all sinks.\n"
  },
  {
    "title":      "What is TSV (Through-Silicon Via)? How is it implemented/validated in the tech file?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-what-is-tsv-through-silicon-via-how-is/",
    "date":       "2025-08-21",
    "categories": ["General-Concepts"],
    "summary":    "o\u0026nbsp;\u0026nbsp; TSV (Through-Silicon Via): A vertical electrical connection (via) that passes completely through a silicon wafer or die. Used in 3DIC or 2.5D Chips, allowing different dies to be stacked vertically and interconnected directly using TSV and bumps.\n"
  },
  {
    "title":      "What type of DRCs are related to advanced nodes (e.g., 3nm)?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-what-type-of-drcs-are-related-to/",
    "date":       "2025-08-21",
    "categories": ["General-Concepts"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Multi-Patterning Rules: Assigning diff masks to shapes based on adjacent mask, if it is odd cycle violation, loop violation.\no\u0026nbsp;\u0026nbsp; Via Rules: "
  },
  {
    "title":      "Which cells and which VT types have high variation between SS and FF corners?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-which-cells-and-which-vt-types-have/",
    "date":       "2025-08-21",
    "categories": ["General-Concepts"],
    "summary":    "\no\u0026nbsp;\u0026nbsp; VT Types: Lower Vt has less delay variation across corners compared to higher vt\no\u0026nbsp;\u0026nbsp; Cell Types: delay buffers\u0026nbsp; and complex cells has higher variation compared to normal buf/inverter.\n"
  },
  {
    "title":      "Why applying a hold ECO causes legalization errors?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-why-applying-hold-eco-causes/",
    "date":       "2025-08-21",
    "categories": ["ECO"],
    "summary":    "o\u0026nbsp;\u0026nbsp; A \"cell cannot be legalized\" error during an ECO (especially a hold ECO, which often involves adding buffers) means the PnR tool cannot find a valid, DRC-clean placement location for the newly added or modified cells that aligns with the site rows and doesn't overlap with other cells.\n"
  },
  {
    "title":      "Why use average current for static IR?",
    "permalink":  "http://localhost:1313/posts/2025-08-21-why-use-average-current-for-static-ir/",
    "date":       "2025-08-21",
    "categories": ["Signal-Integrity"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Static IR drop analysis aims to determine the **average, steady-state voltage drop** across the power grid.\no\u0026nbsp;\u0026nbsp; the baseline voltage level experienced by cells over a longer period, primarily influenced by leakage and the average rate of switching.\n"
  },
  {
    "title":      "Can we see negative setup and hold values in the library? Why? What is the impact?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-can-we-see-negative-setup-and-hold/",
    "date":       "2025-08-20",
    "categories": ["General-Concepts"],
    "summary":    "Yes, it is possible and quite common to see negative setup and hold times specified in standard cell timing libraries (.lib).\no\u0026nbsp;\u0026nbsp;\u0026nbsp; There are internal delays along the clock path and data path within the cell, from the input pins to the internal latch. "
  },
  {
    "title":      "Command for placement? Command for cell padding?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-command-for-placement-command-for-cell/",
    "date":       "2025-08-20",
    "categories": ["Placement"],
    "summary":    "o\u0026nbsp;\u0026nbsp; placeDesign / place_opt\no\u0026nbsp;\u0026nbsp; setPlaceMode -cell_padding \u0026lt;value\u0026gt;\n"
  },
  {
    "title":      "Difference between check_timing and report_timing",
    "permalink":  "http://localhost:1313/posts/2025-08-20-difference-between-check-timing-and-report-timing/",
    "date":       "2025-08-20",
    "categories": ["Pre-PnR"],
    "summary":    "\u0026nbsp;Check_timing : It looks for issues in the design and constraint setup, such as\n\u0026nbsp;\u0026nbsp; \u0026nbsp;• Unconstrained endpoints\n\u0026nbsp; \u0026nbsp;\u0026nbsp;• Combinational feedback loops\n\u0026nbsp;\u0026nbsp; \u0026nbsp;• Empty or unclocked registers\n\u0026nbsp;\u0026nbsp; \u0026nbsp;• Generated clocks with no source\n\u0026nbsp;\u0026nbsp; \u0026nbsp;• Timing exceptions (false/multicycle paths) without valid paths\nReport_timing: Used to check various timing reports like, setup, hold, etc...\n\u0026nbsp;\n"
  },
  {
    "title":      "Difference between Static and Dynamic power. How can dynamic power be fixed/reduced?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-difference-between-static-and-dynamic/",
    "date":       "2025-08-20",
    "categories": ["General-Concepts","Power-Plan"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Static Power: Power consumed when the circuit is powered ON but not actively switching. It's primarily due to leakage currents flowing through transistors that are supposed to be OFF.\n"
  },
  {
    "title":      "Explain CMOS technology basics",
    "permalink":  "http://localhost:1313/posts/2025-08-20-explain-cmos-technology-basics/",
    "date":       "2025-08-20",
    "categories": ["General-Concepts"],
    "summary":    "\u0026nbsp;o\u0026nbsp;\u0026nbsp; CMOS stands for Complementary Metal-Oxide-Semiconductor. It's the dominant technology for constructing integrated circuits.\no\u0026nbsp;\u0026nbsp; Complementary: It uses both NMOS (N-channel Metal-Oxide-Semiconductor) and PMOS (P-channel Metal-Oxide-Semiconductor) transistors, typically paired together.\n"
  },
  {
    "title":      "Explain physical-only cells. What is the need for physical cells?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-explain-physical-only-cells-what-is/",
    "date":       "2025-08-20",
    "categories": ["General-Concepts","Floorplan"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Decap Cells (Decoupling Capacitors): These are essentially capacitors (often MOSCAPs) placed near switching logic.\no\u0026nbsp;\u0026nbsp;\u0026nbsp; Need: to supply instantaneous current demands during fast switching events, stabilizing the power supply voltage (VDD/VSS) and mitigating dynamic IR drop and voltage noise on the power grid\n"
  },
  {
    "title":      "Have you abutted any macros?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-have-you-abutted-any-macros/",
    "date":       "2025-08-20",
    "categories": ["Floorplan"],
    "summary":    "If macros having pins in middle or side with no pins can be abutted if technology allows.\n"
  },
  {
    "title":      "How are decap cells placed?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-how-are-decap-cells-placed/",
    "date":       "2025-08-20",
    "categories": ["General-Concepts","Floorplan"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Filler Replacement: Tools often place decaps in available whitespace within standard cell rows, replacing filler cells. This is the most common method.\no\u0026nbsp;\u0026nbsp; Near High-Switching Logic: Targeted placement near blocks or cells known to have high switching activity (e.g., clock buffers, data path muxes, bus drivers).\n"
  },
  {
    "title":      "How do we do power recovery (other than VT swapping)?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-how-do-we-do-power-recovery-other-than/",
    "date":       "2025-08-20",
    "categories": ["Placement","Power-Plan"],
    "summary":    "\no\u0026nbsp;\u0026nbsp; Cell Sizing / (Downsizing): Replace cells on non-critical timing paths with smaller drive-strength variants (e.g., X4 -\u0026gt; X2 -\u0026gt; X1).\no\u0026nbsp;\u0026nbsp; Removing unnecessary buf/inverters: If added on short nets, may not be really required and can be deleted.\n"
  },
  {
    "title":      "How do you check the logic depth after synthesis? How do you report logic depth if PnR tool is not reporting correctly?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-how-do-you-check-logic-depth-after/",
    "date":       "2025-08-20",
    "categories": ["Pre-PnR"],
    "summary":    "Scripting: Tcl scripts can be written to trace paths between registers (e.g., using all_fanin/all_fanout recursively or dedicated path tracing commands) and count the number of combinational cells encountered.\n"
  },
  {
    "title":      "How do you create a voltage area in floorplan? What is the difference between a voltage domain and a power domain?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-how-do-you-create-voltage-area-in/",
    "date":       "2025-08-20",
    "categories": ["Power-Plan"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Creating a Voltage Area (Physical Implementation): A voltage area is a physical region on the chip floorplan designated to contain logic operating at a specific voltage level different from other regions, or logic that can be power-gated:\n"
  },
  {
    "title":      "How do you decide if the final netlist is good to go for PnR?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-how-do-you-decide-if-final-netlist-is-good/",
    "date":       "2025-08-20",
    "categories": ["Pre-PnR"],
    "summary":    "\u0026nbsp;o\u0026nbsp;\u0026nbsp; Clean Sanity Checks: The netlist must pass all critical sanity checks:\no\u0026nbsp;\u0026nbsp; No fatal errors in check_design / check_netlist (no multi-driven nets, no floating inputs on critical paths, correct connectivity).\n"
  },
  {
    "title":      "How do you decide the max_trans value for PnR, considering the library limit?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-how-do-you-decide-maxtrans-value-for/",
    "date":       "2025-08-20",
    "categories": ["General-Concepts"],
    "summary":    "o\u0026nbsp;\u0026nbsp; PnR Target: The target set in the PnR tool (e.g., via SDC set_max_transition command) is usually a fraction of the library limit, often around 70-80% of Lib_Max_Trans.\n"
  },
  {
    "title":      "How do you do power planning? Which power plan strategies do you follow? Command used for power plan?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-how-to-do-power-planning/",
    "date":       "2025-08-20",
    "categories": ["Power-Plan"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Requirement Analysis: Understand the power consumption estimate of the design (static and dynamic), voltage levels required, number of power domains, IR drop targets, and EM limits.\n"
  },
  {
    "title":      "How do you fix setup violations at the placement stage?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-how-do-you-fix-setup-violations-at/",
    "date":       "2025-08-20",
    "categories": ["Placement"],
    "summary":    "Cell Sizing, VT Swap to allowed VT at placement, Buffer insertion, Logic optimization, These optimizations are typically performed automatically by the place_opt / optDesign -preCTS commands based on the timing constraints (SDC) and available libraries and don’t use settings.\no\u0026nbsp;\u0026nbsp; Need manual observation of critical paths,\n"
  },
  {
    "title":      "How do you handle pin placement?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-how-do-you-handle-pin-placement/",
    "date":       "2025-08-20",
    "categories": ["Floorplan"],
    "summary":    "\u0026nbsp;o\u0026nbsp;\u0026nbsp; Minimize wire length between pins and the internal logic/macros they connect to.\no\u0026nbsp;\u0026nbsp; Reduce routing congestion, especially near the block boundary.\n"
  },
  {
    "title":      "How do you initialize the design if given netlist, SDC, and lib?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-how-do-you-initialize-design/",
    "date":       "2025-08-20",
    "categories": ["Pre-PnR"],
    "summary":    "\u0026nbsp;Configure the tool to find the required library files (.lib, .lef).\no\u0026nbsp;\u0026nbsp; Innovus:\no\u0026nbsp;\u0026nbsp; ICC2: set_app_var search_path ./libs ; set_app_var target_library {slow.db} ; set_app_var link_library \"* slow.db\" (Specify LEF via read_tech_lef, read_cell_lef or read_ndm)\n"
  },
  {
    "title":      "How do you plan the die size and estimate the chip area?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-how-do-you-plan-die-size/",
    "date":       "2025-08-20",
    "categories": ["Floorplan"],
    "summary":    "\u0026nbsp;o\u0026nbsp;\u0026nbsp; Gather Inputs:\no\u0026nbsp;\u0026nbsp; Gate Count: Number of standard logic gates from synthesis (excluding memories/macros).\n"
  },
  {
    "title":      "How to Analyze and Fix Post-Placement Congestion?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-how-do-you-analyse-and-fix-congestion/",
    "date":       "2025-08-20",
    "categories": ["Placement"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Congestion Maps: Use the PnR tool's GUI to visualize the congestion map generated after trial/global routing. Identify hotspots (high overflow areas, usually color-coded red/orange). Check both horizontal and vertical layer congestion.\n"
  },
  {
    "title":      "How to decide how many site rows needed for cell padding?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-how-to-decide-how-many-site-rows-needed/",
    "date":       "2025-08-20",
    "categories": ["Placement"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Usually iterative to find best value for padding but can be generalise like,\no\u0026nbsp;\u0026nbsp; If local congestion in one module, depending on congestion %, we can increase.\n"
  },
  {
    "title":      "How to decide power domain area?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-how-to-decide-power-domain-area/",
    "date":       "2025-08-20",
    "categories": ["Power-Plan"],
    "summary":    "\no\u0026nbsp;\u0026nbsp; Logical Grouping (UPF create_power_domain -elements): All instances specified as elements of a power domain ideally need to be placed together physically.\no\u0026nbsp;\u0026nbsp; Area Estimation: Estimate the total area required for all the standard cells and macros belonging to the power domain. Add margin for internal routing, CTS buffers, and special cells (power switches, isolation cells often placed at the boundary).\n"
  },
  {
    "title":      "How to handle congestion in vertical blocks (H \u003e W)?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-how-to-handle-congestion-in-vertical/",
    "date":       "2025-08-20",
    "categories": ["Placement"],
    "summary":    "If height is more, block has longer vertical tracks but less in number. Block has more number of horizontal tracks available. Chances are there will be higher congestion on vertical tracks. So place pins and macros such that it utilises more number of horizontal tracks.\n"
  },
  {
    "title":      "How to place macros?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-how-to-place-macros/",
    "date":       "2025-08-20",
    "categories": ["Floorplan"],
    "summary":    "\u0026nbsp;o\u0026nbsp;\u0026nbsp; Analyze Connectivity (Flylines) – all fanin, all_fanout.\no\u0026nbsp;\u0026nbsp; Use trace macro feature of Innovus.\n"
  },
  {
    "title":      "How to solve congestion if uniform density spread is not working?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-how-to-solve-congestion-if-uniform/",
    "date":       "2025-08-20",
    "categories": ["Placement"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Identify the Bottleneck: Determine why the hotspot exists even with uniform density targets. Is it due to:\n§\u0026nbsp; Macro pin congestion?\n"
  },
  {
    "title":      "How will you handle high utilization?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-how-will-you-handle-high-utilization/",
    "date":       "2025-08-20",
    "categories": ["Placement"],
    "summary":    "\u0026nbsp;\nUse area aware synthesis and placement.\nPlace macros carefully to give maximum std cell placeable area. Use congestion driven placement to reduce high utilization impact on congestion.\n"
  },
  {
    "title":      "If cells are sitting at the corner in a partial blockage (not spread), what can be done?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-if-cells-are-sitting-at-corner-in/",
    "date":       "2025-08-20",
    "categories": ["Placement"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Ensure that partial blockages are not too restrictive. If a region is 50% blocked, and nearby area is full, cells may crowd into corners.\no\u0026nbsp;\u0026nbsp; Create blockage in distributed area. https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1O3w000009mFGeEAM\u0026amp;pageName=ArticleContent\n"
  },
  {
    "title":      "If macros are placed in the core area, what issues might be observed?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-if-macros-are-placed-in-core-area-what/",
    "date":       "2025-08-20",
    "categories": ["Floorplan"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Routing Congestion: Macros create \"pinch points\" or areas of high congestion around the corners and between adjacent macros, making it difficult for the router to connect signals. And creates Routing Detours resulting in longer wire lengths, increased delay, and potentially new timing violations.\n"
  },
  {
    "title":      "If my utilization is 70% except optimization and physical cells what things we should consider in estimated utilization at route?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-if-my-utilization-is-70-except/",
    "date":       "2025-08-20",
    "categories": ["Placement"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Buffers/inverters for optimization\no\u0026nbsp;\u0026nbsp; Physical only cells added like decap, endcaps, well taps etc.\n"
  },
  {
    "title":      "Up to what layer do you drop vias to macros and why? Why might via dropping be restricted differently for different macros?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-up-to-what-layer-do-you-drop-vias-to/",
    "date":       "2025-08-20",
    "categories": ["Power-Plan"],
    "summary":    "Based on, on which layer macros has pins, we can drop via on top of that layer or do direct connection on pin layer. Different macros may have different internal structure and hence pins at different layers.\n"
  },
  {
    "title":      "What are the challenges in floorplan? What extra care is needed for 7nm?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-what-are-challenges-in-floorplan/",
    "date":       "2025-08-20",
    "categories": ["Floorplan"],
    "summary":    "\no\u0026nbsp;\u0026nbsp; Power Grid Integrity: Due to lower Vdd and higher current density, the power grid must be extremely robust. This means more metal layers allocated for power\no\u0026nbsp;\u0026nbsp; Pin Placement Complexity: Higher pin counts and tighter bump pitches make I/O pin placement challenging.\n"
  },
  {
    "title":      "What are the checks done after placement?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-what-are-checks-done-after-placement/",
    "date":       "2025-08-20",
    "categories": ["Placement"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Placement Legality: check for Overlaps: Verify that no standard cells overlap each other (checkPlace, checkLegality). All cells must occupy legal sites defined by the floorplan rows.\n"
  },
  {
    "title":      "What are the differences between lower technology nodes and higher nodes?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-what-are-differences-between-lower-tech-node/",
    "date":       "2025-08-20",
    "categories": ["General-Concepts"],
    "summary":    "\u0026nbsp;\nFeature\nLower Nodes (e.g., ≤7nm, 5nm, 3nm)\n"
  },
  {
    "title":      "What are the different types of placement bounds/blockages?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-what-are-different-types-of-placement-blockage/",
    "date":       "2025-08-20",
    "categories": ["Floorplan"],
    "summary":    "o\u0026nbsp; Placement blockage of type \"Hard\" means that placeDesign will not place any cells in this area. Use this blockage type to totally restrict standard cells from being placed here.\n"
  },
  {
    "title":      "What are the inputs required at the start of PnR?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-what-are-inputs-required-at-start-of-pnr/",
    "date":       "2025-08-20",
    "categories": ["Pre-PnR"],
    "summary":    "\no\u0026nbsp;\u0026nbsp; Gate-Level Netlist: o\u0026nbsp;\u0026nbsp; Timing Libraries (.lib or .db)\no\u0026nbsp;\u0026nbsp; Physical Libraries (.lef): "
  },
  {
    "title":      "What can cause bad timing at the placement stage?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-what-can-cause-bad-timing-at-placement/",
    "date":       "2025-08-20",
    "categories": ["Placement"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Inaccurate Wire Load Models (WLMs) in Synthesis: Synthesis often uses statistical WLMs to estimate interconnect delay, which can be highly inaccurate compared to the actual delays based on physical placement.\n"
  },
  {
    "title":      "What challenges in power planning for 7nm and advanced nodes?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-what-challenges-in-power-planning-for/",
    "date":       "2025-08-20",
    "categories": ["Power-Plan"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Increased Resistance: Interconnect wires become thinner and taller (to try and mitigate R increase, but R still dominates over C). Via resistance also increases dramatically. This makes the power grid inherently more resistive, leading to higher IR drop (V=I×R).\n"
  },
  {
    "title":      "What checks are done after floorplan?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-what-checks-are-done-after-floorplan/",
    "date":       "2025-08-20",
    "categories": ["Floorplan"],
    "summary":    "Area and Utilization: within limit.\nMacro Placement Legality: Ensure all macros are placed legally (not overlapping) and are aligned to the site grid.\nPin Placement: Check that all I/O pins are placed and that their locations are reasonable for top-level connectivity.\nEarly IR Drop Analysis: A static IR drop analysis is run on the power distribution network (PDN) to check for significant voltage drops. This helps validate that the power grid structure (straps, rails, and vias) is robust enough.\n"
  },
  {
    "title":      "What does max transition and max capacitance mean? Which one is given priority and why?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-what-does-max-transition-and-max/",
    "date":       "2025-08-20",
    "categories": ["General-Concepts"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Max Transition (or Max Slew): This is a design rule constraint specified in the library (.lib) that defines the longest permissible time for a signal to transition from one logic level to another (e.g., 10% to 90% of Vdd).\n"
  },
  {
    "title":      "What extra care is needed in lower nodes?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-what-extra-care-is-needed-in-lower-nodes/",
    "date":       "2025-08-20",
    "categories": ["General-Concepts"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Variability Management: Use advanced modeling (AOCV/POCV) and variation-aware design techniques. Statistical timing and yield analysis become crucial.\no\u0026nbsp;\u0026nbsp; Complex Design Rules: multi-patterning rules (coloring, masks), pitch restrictions, via rules, and DFM (Design for Manufacturability) requirements like dummy fill, via ladders, etc.\n"
  },
  {
    "title":      "What if timing is critical and spreading isn't an option?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-what-if-timing-is-critical-and/",
    "date":       "2025-08-20",
    "categories": ["Placement"],
    "summary":    "\nDelay is due to cell and interconnect. When area is congested, when tool calculates timing, it may consider detour routes, adding more delay.\nWhen cells are spreaded just enough to solve congestion, it may reduce route length as well, helping in congestion and timing both.\nInstead of broad spreading, use more localized techniques: Apply partial blockages with lower blockage percentages (e.g., 10%) only in the absolute peak congestion GCells, rather than large areas.\n"
  },
  {
    "title":      "What is cell delay and why is max transition important?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-what-is-cell-delay-and-why-is-max/",
    "date":       "2025-08-20",
    "categories": ["General-Concepts"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Cell Delay: \u0026nbsp;the time it takes for a signal change at the input of a standard cell (like an AND gate, OR gate, flip-flop) to propagate and cause a corresponding change at its output. It's typically measured between the 50% voltage points of the input and output waveforms. Cell delay depends on:\n"
  },
  {
    "title":      "What is the content inside an SDC file? How is the clock defined? Why is delay defined on IO ports?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-what-is-content-inside-sdc-file-how-is/",
    "date":       "2025-08-20",
    "categories": ["Pre-PnR"],
    "summary":    "\u0026nbsp;o\u0026nbsp;\u0026nbsp; SDC Version: Specifies the SDC standard version used (e.g., set sdc_version 2.1).\no\u0026nbsp;\u0026nbsp; Units: Defines units for time, capacitance, resistance, voltage, current, power (e.g., set_units -time ns ...).\n"
  },
  {
    "title":      "What is the difference between std. cell LEF and tech LEF? What content is in tech LEF?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-what-is-difference-between-std-cell-lef/",
    "date":       "2025-08-20",
    "categories": ["General-Concepts"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Technology LEF (tech.lef): Defines the process technology rules and properties. It contains information common to the entire chip manufacturing process, independent of specific standard cells.\n"
  },
  {
    "title":      "What is your Reg2Reg WNS/TNS in the final netlist? What if it's extremely high? What about ICG WNS?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-what-is-your-reg2reg-wnstns-in-final/",
    "date":       "2025-08-20",
    "categories": ["Pre-PnR"],
    "summary":    "\u0026nbsp;o\u0026nbsp;\u0026nbsp; Reg2Reg WNS/TNS:\no\u0026nbsp;\u0026nbsp;\u0026nbsp; Acceptable: A small negative WNS (e.g., -50ps to -200ps for a multi-GHz design, perhaps -10% to -20% of the clock period) might be considered acceptable as a starting point for PnR. TNS should ideally be manageable.\n"
  },
  {
    "title":      "What sanity checks are performed before starting floorplan / after receiving the synthesized netlist?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-sanity-checks-before-floorplan/",
    "date":       "2025-08-20",
    "categories": ["Pre-PnR"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Netlist Checks: o\u0026nbsp;\u0026nbsp;\u0026nbsp; Syntactic Correctness: Ensure the Verilog netlist format is correct and parsable by the PnR tool.\n"
  },
  {
    "title":      "What utilization do you target at the start? Considering a design with 70% vs 50% utilization, which would you take?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-what-utilization-do-you-target-at-start/",
    "date":       "2025-08-20",
    "categories": ["Floorplan"],
    "summary":    "\u0026nbsp;o\u0026nbsp;\u0026nbsp; Target Utilization at Start: The initial target core utilization for PnR typically ranges from 50% to 70%.\no\u0026nbsp;\u0026nbsp;\u0026nbsp; Lower utilization (e.g., 50-60%) provides more whitespace, making routing easier, reducing congestion, potentially improving timing (less detour), and offering more flexibility for CTS and ECOs. This is often preferred for high-performance designs or designs with known congestion challenges.\n"
  },
  {
    "title":      "Which state (switching or not switching) consumes more power? Which VT leaks more (HVT vs LVT)?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-which-state-switching-or-not-switching/",
    "date":       "2025-08-20",
    "categories": ["General-Concepts"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Switching State: The switching state consumes significantly more power in CMOS circuits. This is called dynamic power and has two main components:\n"
  },
  {
    "title":      "Which type of switches are used in low power domains?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-which-type-of-switches-are-used-in-low/",
    "date":       "2025-08-20",
    "categories": ["Power-Plan"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Header Switches: Use PMOS transistors placed between the main VDD grid (always-on supply) and the switchable VDD rail of the power domain (VDD_SW). The PMOS gate is controlled by the sleep/enable signal. When OFF (sleep signal asserted), they disconnect the domain from VDD.\n"
  },
  {
    "title":      "Why build voltage islands? What are the requirements for low power design?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-why-build-voltage-islands-what-are/",
    "date":       "2025-08-20",
    "categories": ["Power-Plan"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Voltage islands (or power domains operating at different voltage levels) are created primarily to reduce overall power consumption (both dynamic and static).\no\u0026nbsp;\u0026nbsp;\u0026nbsp; Dynamic Power Reduction: Pdynamic​∝Vdd2​. By operating non-performance-critical blocks (islands) at a lower supply voltage (e.g., 0.7V) compared to performance-critical blocks (e.g., 0.9V), the dynamic power consumption of the low-voltage blocks is significantly reduced.\n"
  },
  {
    "title":      "Why do we use isolation cells?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-why-do-we-use-isolation-cells/",
    "date":       "2025-08-20",
    "categories": ["Power-Plan"],
    "summary":    "\no\u0026nbsp;\u0026nbsp; Primary Purpose: To prevent signal corruption from propagating from an inactive domain to an active domain.\no\u0026nbsp;\u0026nbsp; Isolation \u0026amp; Level Shifters: https://vlsitutorials.com/isolation-cells-level-shifter-cells-low-power-vlsi/\n"
  },
  {
    "title":      "Why don't we check hold during placement?",
    "permalink":  "http://localhost:1313/posts/2025-08-20-why-dont-we-check-hold-during-placement/",
    "date":       "2025-08-20",
    "categories": ["Placement"],
    "summary":    "o\u0026nbsp;\u0026nbsp; Ideal Clock Network: During placement (pre-CTS), the PnR tool assumes an \"ideal\" clock network. This means:\no\u0026nbsp;\u0026nbsp; Zero Skew: All flip-flops receive the clock edge at the exact same time.\n"
  },
  {
    "title":      "How do you approach AOCV in your design? What kind of library do you need for AOCV?",
    "permalink":  "http://localhost:1313/posts/2025-08-19-how-do-you-approach-aocv-in-your-design/",
    "date":       "2025-08-19",
    "categories": ["General-Concepts"],
    "summary":    "\u0026nbsp;Enable AOCV Mode: Set the appropriate variables/commands in the STA tool (e.g., PrimeTime, Tempus)\nSpecify AOCV Files: Ensure the tool points to the necessary AOCV library files (often provided as separate .aocv files or tables within the .lib).\nSelect Analysis Mode: Choose between 'clock only' or 'clock and data' modes. 'Clock only' applies AOCV derates just to clock paths for faster runtime, while 'clock and data' applies them to both for higher accuracy.\n"
  },
  {
    "title":      "What is the difference between OCV, AOCV, and POCV? Why POCV?",
    "permalink":  "http://localhost:1313/posts/2025-08-19-1-what-is-difference-between-ocv-aocv/",
    "date":       "2025-08-19",
    "categories": ["General-Concepts"],
    "summary":    "\nSources of Variation: The primary sources of variation that necessitate derates are:\n·\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp;\u0026nbsp; PVT (Process, Voltage, Temperature) Variations: These are inter-chip variations. "
  }
]
