#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Apr  4 08:50:23 2018
# Process ID: 9324
# Current directory: C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17200 C:\Users\MoJo\Desktop\vivado projects\spro4-em\vivado\sine_generator\sine_generator.xpr
# Log file: C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/vivado.log
# Journal file: C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 769.336 ; gain = 61.902
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
[Wed Apr  4 09:23:52 2018] Launched synth_1...
Run output will be captured here: C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.runs/synth_1/runme.log
[Wed Apr  4 09:23:52 2018] Launched impl_1...
Run output will be captured here: C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 1066.578 ; gain = 0.203
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.228 . Memory (MB): peak = 1066.578 ; gain = 0.203
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1164.859 ; gain = 421.824
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim/sine_wave_gen_test_time_impl.v"
write_verilog: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1769.383 ; gain = 456.949
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim/sine_wave_gen_test_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim/sine_wave_gen_test_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim/sine_wave_gen_test_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'sine_wave_gen_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj sine_wave_gen_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim/sine_wave_gen_test_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_8_1
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-311] analyzing module dip_sw_8
INFO: [VRFC 10-311] analyzing module frequency_select
INFO: [VRFC 10-311] analyzing module pwm_8_1
INFO: [VRFC 10-311] analyzing module sine_wave_gen
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj sine_wave_gen_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/sim_1/new/sine_wave_gen_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_wave_gen_test
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1775.863 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2323e59728ad4756b01329fb10e00e57 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot sine_wave_gen_test_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.sine_wave_gen_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "sine_wave_gen_test_time_impl.sdf", for root module "sine_wave_gen_test/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "sine_wave_gen_test_time_impl.sdf", for root module "sine_wave_gen_test/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.dip_sw_8
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.frequency_select
Compiling module xil_defaultlib.comparator_8_1
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.pwm_8_1
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.sine_wave_gen
Compiling architecture behavioral of entity xil_defaultlib.sine_wave_gen_test
Built simulation snapshot sine_wave_gen_test_time_impl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1775.863 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sine_wave_gen_test_time_impl -key {Post-Implementation:sim_1:Timing:sine_wave_gen_test} -tclbatch {sine_wave_gen_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sine_wave_gen_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1803.117 ; gain = 25.988
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sine_wave_gen_test_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 1803.117 ; gain = 492.590
run 10 ms
run: Time (s): cpu = 00:00:51 ; elapsed = 00:04:38 . Memory (MB): peak = 1857.234 ; gain = 0.000
file mkdir C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/constrs_1
file mkdir C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/constrs_1
file mkdir C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/constrs_1/new
file mkdir C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/constrs_1/new
file mkdir C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/constrs_1/new
file mkdir C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/constrs_1/new
file mkdir C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/constrs_1
file mkdir {C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/constrs_1/new}
close [ open {C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/constrs_1/new/sg_constraints.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.srcs/constrs_1/new/sg_constraints.xdc}}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.runs/synth_1

launch_runs impl_1 -jobs 4
[Wed Apr  4 10:00:32 2018] Launched synth_1...
Run output will be captured here: C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.runs/synth_1/runme.log
[Wed Apr  4 10:00:32 2018] Launched impl_1...
Run output will be captured here: C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/sine_generator.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/.Xil/Vivado-15568-Cloud-Nine/dcp1/sine_wave_gen.xdc]
Finished Parsing XDC File [C:/Users/MoJo/Desktop/vivado projects/spro4-em/vivado/sine_generator/.Xil/Vivado-15568-Cloud-Nine/dcp1/sine_wave_gen.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 1857.234 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 1857.234 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1857.234 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr  4 10:04:38 2018...
