 Keshava Reddygattu
ğŸ”¹ VLSI Design | RTL Design & Verification | FPGA/ASIC Development | Hardware Acceleration

ğŸ’¡ An innovative and detail-oriented VLSI Engineer specializing in RTL design, FPGA/ASIC development, functional verification, and semiconductor optimization. A passionate problem-solver with expertise in digital design, low-power optimization, and hardware acceleration, focusing on enhancing design performance, power efficiency, and verification coverage.

ğŸ“ Masterâ€™s in Electrical and Computer Engineering (Illinois Institute of Technology, May 2025)
ğŸ”¬ Hands-on experience in RTL design, verification methodologies (UVM), FPGA acceleration, and ASIC development, contributing to high-impact projects that optimize circuit efficiency, reduce power consumption, and ensure timing closure.
ğŸ› ï¸ Semiconductor & VLSI Expertise
âœ”ï¸ Digital IC Design & RTL Development â€“ RTL coding, synthesis, functional verification, and gate-level simulations using Verilog/SystemVerilog.
âœ”ï¸ ASIC & FPGA Design â€“ End-to-end ASIC design flow, FPGA prototyping, and hardware acceleration using HLS, Xilinx Vivado, and Synopsys tools.
âœ”ï¸ Low-Power & High-Performance Optimization â€“ Implementation of clock gating, power gating, pipelining, loop unrolling, and floorplanning for efficient designs.
âœ”ï¸ EDA Tools & Semiconductor Technology â€“ Proficient in Cadence Virtuoso, Synopsys Design Compiler, QuestaSim, ModelSim, and CMOS/FinFET-based design methodologies.
âœ”ï¸ Verification & Testbench Development â€“ Expertise in UVM-based testbenches, coverage-driven verification, gate-level simulation, and debugging.
âœ”ï¸ Semiconductor Protocols & System Design â€“ Strong understanding of AXI, AMBA, MIPI, I2C, SPI, UART with real-world implementation experience.
ğŸ’¼ Industry Experience
ğŸ”¹ RTL Design Intern â€“ NIELIT, India
ğŸ“Œ Designed and verified high-efficiency RTL modules for FPGA-based systems, optimizing logic efficiency and improving power consumption.
ğŸ“Œ Conducted static timing analysis and functional verification, reducing design iterations and accelerating project completion.

ğŸ”¹ FPGA Hardware Acceleration Intern â€“ Maven Silicon, India
ğŸ“Œ Led FPGA-based accelerator design and optimization using HLS and RTL methodologies, achieving performance improvement and reducing development time.
ğŸ“Œ Optimized synthesis, place-and-route, and power constraints to ensure successful timing closure and error-free execution.

ğŸ”¹ RTL Design & Verification Intern â€“ Maven Silicon, India
ğŸ“Œ Developed UVM-based verification testbenches, achieving high functional coverage and significantly reducing post-silicon bugs.
ğŸ“Œ Conducted functional and gate-level simulations, reducing debug time and ensuring timing closure across multiple digital designs.
