// Seed: 2266405197
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input wire id_2,
    output supply0 id_3,
    input wand id_4,
    input uwire id_5,
    input tri id_6,
    output wand id_7,
    output uwire id_8,
    input uwire module_0
);
  wire id_11 = id_5;
  parameter id_12 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd30,
    parameter id_3 = 32'd63
) (
    output uwire id_0,
    input supply0 id_1,
    input wor _id_2,
    input supply1 _id_3,
    output wire id_4,
    output tri1 id_5,
    output tri id_6,
    output tri1 id_7,
    input wor id_8,
    output uwire id_9
);
  module_0 modCall_1 (
      id_1,
      id_8,
      id_8,
      id_0,
      id_8,
      id_8,
      id_1,
      id_7,
      id_5,
      id_8
  );
  assign modCall_1.id_6 = 0;
  wire id_11;
  ;
  wire [ 1 : id_2] id_12;
  wire [id_3 : -1] id_13;
endmodule
