C:\intelFPGA\20.1\quartus\bin64\..\sopc_builder\bin\ip-generate  --output-dir=. --file-set=QUARTUS_SYNTH --component-name=altera_fp_functions  --component-param=gen_enable=true --component-param=report_resources_to_xml=1 --system-info=DEVICE_FAMILY="Cyclone V" --component-param=fp_format=double --component-param=function_family=ALL --component-param=ALL_function=SUB  --output-name=alterafpf_sub_double --component-param=performance_goal=frequency --component-param=frequency_target=50