Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed May  4 11:31:07 2022
| Host         : riscmakers.home running 64-bit CentOS Linux release 8.5.2111
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_sim_impl/cva6_sim.timing_WORST_100.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen fall@11.111ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 4.482ns (37.345%)  route 7.520ns (62.655%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 9.563 - 11.111 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.733    -0.959    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X66Y48         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.441 r  i_ariane/issue_stage_i/i_issue_read_operands/imm_q_reg[4]/Q
                         net (fo=4, routed)           0.860     0.419    i_ariane/issue_stage_i/i_issue_read_operands/fu_data_id_ex[imm][4]
    SLICE_X67Y48         LUT3 (Prop_lut3_I0_O)        0.124     0.543 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10/O
                         net (fo=1, routed)           0.000     0.543    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][vaddr][7]_i_10_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.075 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][7]_i_2_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.297 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][vaddr][11]_i_2/O[0]
                         net (fo=3, routed)           0.463     1.760    i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/gen_no_mmu.mmu_paddr_reg[11][0]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.299     2.059 r  i_ariane/ex_stage_i/lsu_i/lsu_bypass_i/ram_reg_0_i_116/O
                         net (fo=15, routed)          0.800     2.859    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_req_ports_ex_cache[1][address_index][5]
    SLICE_X67Y45         LUT6 (Prop_lut6_I1_O)        0.124     2.983 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/i__carry_i_2__4_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.553 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o2_inferred__5/i__carry/CO[2]
                         net (fo=1, routed)           0.641     4.194    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/page_offset_matches_o220_out
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.313     4.507 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14/O
                         net (fo=1, routed)           0.263     4.770    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_14_n_0
    SLICE_X67Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.894 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11/O
                         net (fo=1, routed)           0.659     5.553    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_11_n_0
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.677 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/state_q[1]_i_4_comp/O
                         net (fo=4, routed)           0.314     5.991    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[1]_1
    SLICE_X63Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.115 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_0_i_102/O
                         net (fo=489, routed)         0.862     6.977    i_ariane/ex_stage_i/lsu_i/i_load_unit/state_q_reg[2]_0
    SLICE_X62Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.101 f  i_ariane/ex_stage_i/lsu_i/i_load_unit/req_port_i_q[address_tag][5]_i_1_comp_2/O
                         net (fo=5, routed)           0.750     7.851    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/mem_q_reg[1][paddr][31][5]
    SLICE_X59Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.975 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120/O
                         net (fo=1, routed)           0.000     7.975    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_120_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.525 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     8.525    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_81_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.682 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_43/CO[1]
                         net (fo=14, routed)          0.728     9.410    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/CO[0]
    SLICE_X57Y44         LUT6 (Prop_lut6_I2_O)        0.329     9.739 f  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg_i_32_comp/O
                         net (fo=19, routed)          0.719    10.457    i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_37
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.581 r  i_ariane/ex_stage_i/lsu_i/i_load_unit/ram_reg_i_9/O
                         net (fo=1, routed)           0.461    11.042    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ADDRARDADDR[2]
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen fall edge)
                                                     11.111    11.111 f  
    K17                                               0.000    11.111 f  clk_sys (IN)
                         net (fo=0)                   0.000    11.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    12.515 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.863 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.966 f  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=21933, routed)       1.597     9.563    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/clk_out1
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.567    10.130    
                         clock uncertainty           -0.077    10.054    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.488    i_ariane/i_cache_subsystem/i_riscmakers_dcache/i_dcache_tag_store/ram_reg
  -------------------------------------------------------------------
                         required time                          9.488    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                 -1.555    




