
Efinity Interface Designer Report
Version: 2021.1.165
Date: 2021-10-14 00:40

Copyright (C) 2017 - 2021 Efinix Inc. All rights reserved.

Device: T8F81
Project: level

Package: 81-ball FBGA (final)
Timing Model: C2 (final)
Configuration Mode: active (x1)

---------- Table of Contents (begin) ----------
   1. Periphery Usage Summary
   2. Generated Output Files
   3. I/O Banks Summary
   4. Global Connection Summary
   5. Clock Region Usage Summary
   6. Dual-Function Configuration Pin Usage
   7. GPIO Usage Summary
   8. PLL Usage Summary
   9. Oscillator Usage Summary
   10. JTAG Usage Summary
---------- Table of Contents (end) ------------

---------- 1. Periphery Usage Summary (begin) ----------
gpio: 14 / 55 (25.45%)
jtag: 0 / 2 (0.0%)
osc: 0 / 1 (0.0%)
pll: 1 / 1 (100.0%)
---------- Periphery Usage Summary (end) ----------

---------- 2. Generated Output Files (begin) ----------
Interface Configuration: level.interface.csv
Peripheral Block Configuration: level.lpf
Pinout Report: level.pinout.rpt
Pinout CSV: level.pinout.csv
Timing Report: level.pt_timing.rpt
Timing SDC Template: level.pt.sdc
Verilog Template: level_template.v
---------- Generated Output Files (end) ----------

---------- 3. I/O Banks Summary (begin) ----------

+----------+-------------+
| I/O Bank | I/O Voltage |
+----------+-------------+
|    1A    |    3.3 V    |
|    1B    |    3.3 V    |
|    1C    |    1.1 V    |
|    2A    |    3.3 V    |
|    2B    |    3.3 V    |
+----------+-------------+

---------- I/O Banks Summary (end) ----------

---------- 4. Global Connection Summary (begin) ----------

+----------+---------------+------+
| Pin Name |    Resource   | Type |
+----------+---------------+------+
|   clk    | PLL_0.CLKOUT0 | GCLK |
+----------+---------------+------+

---------- Global Connection Summary (end) ----------

---------- 5. Clock Region Usage Summary (begin) ----------

+--------------+----------------+
| Clock Region | Used/Available |
+--------------+----------------+
|      L0      |      0/4       |
|      L1      |      0/4       |
|      R0      |      1/4       |
|      R1      |      0/4       |
+--------------+----------------+

---------- Clock Region Usage Summary (end) ----------

---------- 6. Dual-Function Configuration Pin Usage (begin) ----------

+---------------+----------+
| Instance Name | Function |
+---------------+----------+
|  error_led_o  | NSTATUS  |
|    led_o[6]   |  CBUS0   |
|    led_o[7]   |  CBUS2   |
|      scl      |   CSO    |
|      sda      |   CSI    |
+---------------+----------+

---------- Dual-Function Configuration Pin Usage (end) ----------

---------- 7. GPIO Usage Summary (begin) ----------

Global Unused Setting: input with weak pullup

+---------------+----------+--------+-----------------+--------------+----------+----------------------+-----------------------+-------------+
| Instance Name | Resource |  Mode  |     Register    | Clock Region | I/O Bank |     I/O Standard     |        Pad Name       | Package Pin |
+---------------+----------+--------+-----------------+--------------+----------+----------------------+-----------------------+-------------+
|  error_led_o  | GPIOL_21 | output |                 |              |    1B    | 3.3 V LVTTL / LVCMOS |    GPIOL_21_NSTATUS   |      B3     |
|    led_o[0]   | GPIOR_00 | output |                 |              |    2A    | 3.3 V LVTTL / LVCMOS |        GPIOR_00       |      A5     |
|    led_o[1]   | GPIOR_03 | output |                 |              |    2A    | 3.3 V LVTTL / LVCMOS |        GPIOR_03       |      A6     |
|    led_o[2]   | GPIOR_06 | output |                 |              |    2A    | 3.3 V LVTTL / LVCMOS |        GPIOR_06       |      C6     |
|    led_o[3]   | GPIOR_08 | output |                 |              |    2A    | 3.3 V LVTTL / LVCMOS |        GPIOR_08       |      A8     |
|    led_o[4]   | GPIOR_11 | output |                 |              |    2A    | 3.3 V LVTTL / LVCMOS |        GPIOR_11       |      B8     |
|    led_o[5]   | GPIOR_13 | output |                 |              |    2A    | 3.3 V LVTTL / LVCMOS |        GPIOR_13       |      D6     |
|    led_o[6]   | GPIOR_15 | output |                 |              |    2A    | 3.3 V LVTTL / LVCMOS |     GPIOR_15_CBUS0    |      C9     |
|    led_o[7]   | GPIOR_17 | output |                 |              |    2A    | 3.3 V LVTTL / LVCMOS |  GPIOR_17_CTRL6_CBUS2 |      D8     |
|    led_o[8]   | GPIOR_19 | output |                 |              |    2A    | 3.3 V LVTTL / LVCMOS |     GPIOR_19_CLK6     |      E8     |
|   pll_clkin   | GPIOL_20 | input  |                 |              |    1B    | 3.3 V LVTTL / LVCMOS |     GPIOL_20_PLLIN    |      C3     |
|    reset_i    | GPIOR_02 | input  |                 |              |    2A    | 3.3 V LVTTL / LVCMOS | GPIOR_02_RESERVED_OUT |      C5     |
|      scl      | GPIOR_35 | inout  | I(R),O(R),OE(R) |      R0      |    2B    | 3.3 V LVTTL / LVCMOS |      GPIOR_35_CSO     |      G6     |
|      sda      | GPIOR_34 | inout  | I(R),O(R),OE(R) |      R0      |    2B    | 3.3 V LVTTL / LVCMOS |      GPIOR_34_CSI     |      J7     |
+---------------+----------+--------+-----------------+--------------+----------+----------------------+-----------------------+-------------+

*NOTE
R: Register Path


Input GPIO Configuration:
=========================

+---------------+-----------+---------------------+-----------------+--------------+-----------------+
| Instance Name | Input Pin | Alternate Input Pin | Input Clock Pin | Pull Up/Down | Schmitt Trigger |
+---------------+-----------+---------------------+-----------------+--------------+-----------------+
|   pll_clkin   |           |      pll_clkin      |                 |     none     |     Disable     |
|    reset_i    |  reset_i  |                     |                 | weak pullup  |     Disable     |
+---------------+-----------+---------------------+-----------------+--------------+-----------------+

Output GPIO Configuration:
==========================

+---------------+-------------+------------------+----------------+-----------+
| Instance Name |  Output Pin | Output Clock Pin | Drive Strength | Slew Rate |
+---------------+-------------+------------------+----------------+-----------+
|  error_led_o  | error_led_o |                  |       4        |  Disable  |
|    led_o[0]   |   led_o[0]  |                  |       4        |  Disable  |
|    led_o[1]   |   led_o[1]  |                  |       4        |  Disable  |
|    led_o[2]   |   led_o[2]  |                  |       4        |  Disable  |
|    led_o[3]   |   led_o[3]  |                  |       4        |  Disable  |
|    led_o[4]   |   led_o[4]  |                  |       4        |  Disable  |
|    led_o[5]   |   led_o[5]  |                  |       4        |  Disable  |
|    led_o[6]   |   led_o[6]  |                  |       4        |  Disable  |
|    led_o[7]   |   led_o[7]  |                  |       4        |  Disable  |
|    led_o[8]   |   led_o[8]  |                  |       4        |  Disable  |
+---------------+-------------+------------------+----------------+-----------+

Inout GPIO Configuration:
=========================

+---------------+-----------+---------------------+-----------------+--------------+-----------------+------------+--------+------------------+----------------+-----------+
| Instance Name | Input Pin | Alternate Input Pin | Input Clock Pin | Pull Up/Down | Schmitt Trigger | Output Pin | OE Pin | Output Clock Pin | Drive Strength | Slew Rate |
+---------------+-----------+---------------------+-----------------+--------------+-----------------+------------+--------+------------------+----------------+-----------+
|      scl      |   scl_i   |                     |       clk       | weak pullup  |     Disable     |   scl_o    | scl_oe |       clk        |       1        |  Disable  |
|      sda      |   sda_i   |                     |       clk       | weak pullup  |     Disable     |   sda_o    | sda_oe |       clk        |       1        |  Disable  |
+---------------+-----------+---------------------+-----------------+--------------+-----------------+------------+--------+------------------+----------------+-----------+

---------- GPIO Usage Summary (end) ----------

---------- 8. PLL Usage Summary (begin) ----------

Instance Name                 : pll_clkin
Resource                      : PLL_0
Reference Clock Resource      : GPIOL_20
Reference Clock Frequency     : 33.33 MHz
Reference Clock Period        : 30.00 ns
Multiplier (M)                : 24
Pre-Divider (N)               : 1
VCO Frequency                 : 799.92 MHz
Post-Divider (O)              : 1
PLL Frequency                 : 799.92 MHz

Output Clock 0
Clock Pin Name                : clk
Output Divider                : 16
Output Frequency              : 49.99 MHz
Output Period                 : 20.00 ns

Frequency calculations:
	VCO = REFCLK * (M/N)
	    = 33.33 MHz * (24/1)
	    = 799.92 MHz
	PLL = VCO / O
	    = 799.92 MHz / 1
	    = 799.92 MHz

	CLKOUT0 = PLL / CLKOUT0_DIV
	        = 799.92 MHz / 16
	        = 49.99 MHz

SDC Constraints:
	create_clock -period 20.00 clk

---------- PLL Usage Summary (end) ----------

---------- 9. Oscillator Usage Summary (begin) ----------

No Oscillator was configured

---------- Oscillator Usage Summary (end) ----------

---------- 10. JTAG Usage Summary (begin) ----------

No JTAG was configured

---------- JTAG Usage Summary (end) ----------
