INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/register_4/register_4.srcs/sources_1/new/register_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/register_4/register_4.srcs/sim_1/new/register_4_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_4_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/register_4/register_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
