
[options]
isa rv32i

[depth]
insn            20
reg       15    30
pc_fwd    10    30
pc_bwd    10    30
unique    1  10 30
causal    10    30
csrw            30

[csrs]
mcycle
minstret

[defines]
`define RISCV_FORMAL_ALIGNED_MEM
`define VELDT_CSR_RESTRICT
`defined DEBUGNETS

[script-sources]
read_verilog -sv @basedir@/cores/@core@/wrapper.sv
read_verilog ~/eda/clas/veldt/verilog/VeldtFV/VeldtFV/Core_coreT.v
read_verilog ~/eda/clash/veldt/verilog/VeldtFV/VeldtFV/Core_jPC.v
read_verilog ~/eda/clash/veldt/verilog/VeldtFV/VeldtFV/Core_loadAddr.v
read_verilog ~/eda/clash/veldt/verilog/VeldtFV/VeldtFV/Decode_parseInstr.v
read_verilog ~/eda/clash/veldt/verilog/VeldtFV/VeldtFV/Regs_csrFile.v
read_verilog ~/eda/clash/veldt/verilog/VeldtFV/VeldtFV/Regs_regBank.v
read_verilog ~/eda/clash/veldt/verilog/VeldtFV/VeldtFV/VeldtFV.v
