Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Dec  1 21:42:06 2023
| Host         : CECSB85NZV2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bm_module_unit/frame_timer_reg_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.663        0.000                      0                 1606        0.157        0.000                      0                 1606        3.750        0.000                       0                   510  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.663        0.000                      0                 1178        0.157        0.000                      0                 1178        3.750        0.000                       0                   510  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              0.720        0.000                      0                  428        0.426        0.000                      0                  428  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 vga_driver/row_pix_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/binary_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.327ns  (logic 4.099ns (43.948%)  route 5.228ns (56.052%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.555     5.076    vga_driver/clk_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  vga_driver/row_pix_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  vga_driver/row_pix_reg[8]/Q
                         net (fo=36, routed)          1.278     6.872    vga_driver/Q[8]
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.996 r  vga_driver/exp_addr4_carry_i_7/O
                         net (fo=3, routed)           0.754     7.750    vga_driver/raddr_reg[7]_1
    SLICE_X10Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.874 r  vga_driver/exp_addr4_carry_i_3/O
                         net (fo=1, routed)           0.000     7.874    bomb_module_unit/S[1]
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.407 r  bomb_module_unit/exp_addr4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.407    bomb_module_unit/exp_addr4_carry_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.524 r  bomb_module_unit/exp_addr4_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.533    bomb_module_unit/exp_addr4_carry__0_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.762 r  bomb_module_unit/exp_addr4_carry__1/CO[2]
                         net (fo=6, routed)           0.489     9.250    vga_driver/CO[0]
    SLICE_X11Y23         LUT6 (Prop_lut6_I2_O)        0.310     9.560 f  vga_driver/exp_br_unit_i_13/O
                         net (fo=10, routed)          0.626    10.186    bomb_module_unit/row_pix_reg[7]
    SLICE_X11Y27         LUT3 (Prop_lut3_I2_O)        0.124    10.310 r  bomb_module_unit/exp_br_unit_i_17/O
                         net (fo=11, routed)          0.220    10.530    enemy_module_unit/bomb_x_reg_reg[5]
    SLICE_X11Y27         LUT6 (Prop_lut6_I2_O)        0.124    10.654 r  enemy_module_unit/shift_count_reg[3]_i_3/O
                         net (fo=41, routed)          0.685    11.339    score_display_unit/exp_active_reg_reg
    SLICE_X12Y25         LUT4 (Prop_lut4_I3_O)        0.124    11.463 r  score_display_unit/binary_reg[3]_i_14/O
                         net (fo=1, routed)           0.000    11.463    score_display_unit/binary_reg[3]_i_14_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.693 r  score_display_unit/binary_reg_reg[3]_i_10/O[1]
                         net (fo=1, routed)           0.591    12.284    score_display_unit/bcd_unit/score_next[1]
    SLICE_X12Y22         LUT2 (Prop_lut2_I1_O)        0.306    12.590 r  score_display_unit/bcd_unit/binary_reg[3]_i_11/O
                         net (fo=1, routed)           0.577    13.167    score_display_unit/bcd_unit/binary_next[1]
    SLICE_X13Y25         LUT5 (Prop_lut5_I2_O)        0.124    13.291 r  score_display_unit/bcd_unit/binary_reg[3]_i_6/O
                         net (fo=1, routed)           0.000    13.291    score_display_unit/bcd_unit/binary_reg[3]_i_6_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.841 r  score_display_unit/bcd_unit/binary_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.841    score_display_unit/bcd_unit/binary_reg_reg[3]_i_1_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.955 r  score_display_unit/bcd_unit/binary_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.955    score_display_unit/bcd_unit/binary_reg_reg[7]_i_1_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  score_display_unit/bcd_unit/binary_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.069    score_display_unit/bcd_unit/binary_reg_reg[11]_i_1_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.403 r  score_display_unit/bcd_unit/binary_reg_reg[13]_i_2/O[1]
                         net (fo=1, routed)           0.000    14.403    score_display_unit/bcd_unit/binary_reg_reg[13]_i_2_n_6
    SLICE_X13Y28         FDCE                                         r  score_display_unit/bcd_unit/binary_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.438    14.779    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X13Y28         FDCE                                         r  score_display_unit/bcd_unit/binary_reg_reg[13]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X13Y28         FDCE (Setup_fdce_C_D)        0.062    15.066    score_display_unit/bcd_unit/binary_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -14.403    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 vga_driver/row_pix_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/binary_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.216ns  (logic 3.988ns (43.273%)  route 5.228ns (56.727%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.555     5.076    vga_driver/clk_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  vga_driver/row_pix_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  vga_driver/row_pix_reg[8]/Q
                         net (fo=36, routed)          1.278     6.872    vga_driver/Q[8]
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.996 r  vga_driver/exp_addr4_carry_i_7/O
                         net (fo=3, routed)           0.754     7.750    vga_driver/raddr_reg[7]_1
    SLICE_X10Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.874 r  vga_driver/exp_addr4_carry_i_3/O
                         net (fo=1, routed)           0.000     7.874    bomb_module_unit/S[1]
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.407 r  bomb_module_unit/exp_addr4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.407    bomb_module_unit/exp_addr4_carry_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.524 r  bomb_module_unit/exp_addr4_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.533    bomb_module_unit/exp_addr4_carry__0_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.762 r  bomb_module_unit/exp_addr4_carry__1/CO[2]
                         net (fo=6, routed)           0.489     9.250    vga_driver/CO[0]
    SLICE_X11Y23         LUT6 (Prop_lut6_I2_O)        0.310     9.560 f  vga_driver/exp_br_unit_i_13/O
                         net (fo=10, routed)          0.626    10.186    bomb_module_unit/row_pix_reg[7]
    SLICE_X11Y27         LUT3 (Prop_lut3_I2_O)        0.124    10.310 r  bomb_module_unit/exp_br_unit_i_17/O
                         net (fo=11, routed)          0.220    10.530    enemy_module_unit/bomb_x_reg_reg[5]
    SLICE_X11Y27         LUT6 (Prop_lut6_I2_O)        0.124    10.654 r  enemy_module_unit/shift_count_reg[3]_i_3/O
                         net (fo=41, routed)          0.685    11.339    score_display_unit/exp_active_reg_reg
    SLICE_X12Y25         LUT4 (Prop_lut4_I3_O)        0.124    11.463 r  score_display_unit/binary_reg[3]_i_14/O
                         net (fo=1, routed)           0.000    11.463    score_display_unit/binary_reg[3]_i_14_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.693 r  score_display_unit/binary_reg_reg[3]_i_10/O[1]
                         net (fo=1, routed)           0.591    12.284    score_display_unit/bcd_unit/score_next[1]
    SLICE_X12Y22         LUT2 (Prop_lut2_I1_O)        0.306    12.590 r  score_display_unit/bcd_unit/binary_reg[3]_i_11/O
                         net (fo=1, routed)           0.577    13.167    score_display_unit/bcd_unit/binary_next[1]
    SLICE_X13Y25         LUT5 (Prop_lut5_I2_O)        0.124    13.291 r  score_display_unit/bcd_unit/binary_reg[3]_i_6/O
                         net (fo=1, routed)           0.000    13.291    score_display_unit/bcd_unit/binary_reg[3]_i_6_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.841 r  score_display_unit/bcd_unit/binary_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.841    score_display_unit/bcd_unit/binary_reg_reg[3]_i_1_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.955 r  score_display_unit/bcd_unit/binary_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.955    score_display_unit/bcd_unit/binary_reg_reg[7]_i_1_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  score_display_unit/bcd_unit/binary_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.069    score_display_unit/bcd_unit/binary_reg_reg[11]_i_1_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.292 r  score_display_unit/bcd_unit/binary_reg_reg[13]_i_2/O[0]
                         net (fo=1, routed)           0.000    14.292    score_display_unit/bcd_unit/binary_reg_reg[13]_i_2_n_7
    SLICE_X13Y28         FDCE                                         r  score_display_unit/bcd_unit/binary_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.438    14.779    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X13Y28         FDCE                                         r  score_display_unit/bcd_unit/binary_reg_reg[12]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X13Y28         FDCE (Setup_fdce_C_D)        0.062    15.066    score_display_unit/bcd_unit/binary_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 vga_driver/row_pix_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/binary_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.213ns  (logic 3.985ns (43.254%)  route 5.228ns (56.746%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.555     5.076    vga_driver/clk_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  vga_driver/row_pix_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  vga_driver/row_pix_reg[8]/Q
                         net (fo=36, routed)          1.278     6.872    vga_driver/Q[8]
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.996 r  vga_driver/exp_addr4_carry_i_7/O
                         net (fo=3, routed)           0.754     7.750    vga_driver/raddr_reg[7]_1
    SLICE_X10Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.874 r  vga_driver/exp_addr4_carry_i_3/O
                         net (fo=1, routed)           0.000     7.874    bomb_module_unit/S[1]
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.407 r  bomb_module_unit/exp_addr4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.407    bomb_module_unit/exp_addr4_carry_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.524 r  bomb_module_unit/exp_addr4_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.533    bomb_module_unit/exp_addr4_carry__0_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.762 r  bomb_module_unit/exp_addr4_carry__1/CO[2]
                         net (fo=6, routed)           0.489     9.250    vga_driver/CO[0]
    SLICE_X11Y23         LUT6 (Prop_lut6_I2_O)        0.310     9.560 f  vga_driver/exp_br_unit_i_13/O
                         net (fo=10, routed)          0.626    10.186    bomb_module_unit/row_pix_reg[7]
    SLICE_X11Y27         LUT3 (Prop_lut3_I2_O)        0.124    10.310 r  bomb_module_unit/exp_br_unit_i_17/O
                         net (fo=11, routed)          0.220    10.530    enemy_module_unit/bomb_x_reg_reg[5]
    SLICE_X11Y27         LUT6 (Prop_lut6_I2_O)        0.124    10.654 r  enemy_module_unit/shift_count_reg[3]_i_3/O
                         net (fo=41, routed)          0.685    11.339    score_display_unit/exp_active_reg_reg
    SLICE_X12Y25         LUT4 (Prop_lut4_I3_O)        0.124    11.463 r  score_display_unit/binary_reg[3]_i_14/O
                         net (fo=1, routed)           0.000    11.463    score_display_unit/binary_reg[3]_i_14_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.693 r  score_display_unit/binary_reg_reg[3]_i_10/O[1]
                         net (fo=1, routed)           0.591    12.284    score_display_unit/bcd_unit/score_next[1]
    SLICE_X12Y22         LUT2 (Prop_lut2_I1_O)        0.306    12.590 r  score_display_unit/bcd_unit/binary_reg[3]_i_11/O
                         net (fo=1, routed)           0.577    13.167    score_display_unit/bcd_unit/binary_next[1]
    SLICE_X13Y25         LUT5 (Prop_lut5_I2_O)        0.124    13.291 r  score_display_unit/bcd_unit/binary_reg[3]_i_6/O
                         net (fo=1, routed)           0.000    13.291    score_display_unit/bcd_unit/binary_reg[3]_i_6_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.841 r  score_display_unit/bcd_unit/binary_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.841    score_display_unit/bcd_unit/binary_reg_reg[3]_i_1_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.955 r  score_display_unit/bcd_unit/binary_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.955    score_display_unit/bcd_unit/binary_reg_reg[7]_i_1_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.289 r  score_display_unit/bcd_unit/binary_reg_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.289    score_display_unit/bcd_unit/binary_reg_reg[11]_i_1_n_6
    SLICE_X13Y27         FDCE                                         r  score_display_unit/bcd_unit/binary_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.436    14.777    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X13Y27         FDCE                                         r  score_display_unit/bcd_unit/binary_reg_reg[9]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X13Y27         FDCE (Setup_fdce_C_D)        0.062    15.064    score_display_unit/bcd_unit/binary_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -14.289    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 vga_driver/row_pix_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/binary_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.192ns  (logic 3.964ns (43.125%)  route 5.228ns (56.875%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.555     5.076    vga_driver/clk_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  vga_driver/row_pix_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  vga_driver/row_pix_reg[8]/Q
                         net (fo=36, routed)          1.278     6.872    vga_driver/Q[8]
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.996 r  vga_driver/exp_addr4_carry_i_7/O
                         net (fo=3, routed)           0.754     7.750    vga_driver/raddr_reg[7]_1
    SLICE_X10Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.874 r  vga_driver/exp_addr4_carry_i_3/O
                         net (fo=1, routed)           0.000     7.874    bomb_module_unit/S[1]
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.407 r  bomb_module_unit/exp_addr4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.407    bomb_module_unit/exp_addr4_carry_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.524 r  bomb_module_unit/exp_addr4_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.533    bomb_module_unit/exp_addr4_carry__0_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.762 r  bomb_module_unit/exp_addr4_carry__1/CO[2]
                         net (fo=6, routed)           0.489     9.250    vga_driver/CO[0]
    SLICE_X11Y23         LUT6 (Prop_lut6_I2_O)        0.310     9.560 f  vga_driver/exp_br_unit_i_13/O
                         net (fo=10, routed)          0.626    10.186    bomb_module_unit/row_pix_reg[7]
    SLICE_X11Y27         LUT3 (Prop_lut3_I2_O)        0.124    10.310 r  bomb_module_unit/exp_br_unit_i_17/O
                         net (fo=11, routed)          0.220    10.530    enemy_module_unit/bomb_x_reg_reg[5]
    SLICE_X11Y27         LUT6 (Prop_lut6_I2_O)        0.124    10.654 r  enemy_module_unit/shift_count_reg[3]_i_3/O
                         net (fo=41, routed)          0.685    11.339    score_display_unit/exp_active_reg_reg
    SLICE_X12Y25         LUT4 (Prop_lut4_I3_O)        0.124    11.463 r  score_display_unit/binary_reg[3]_i_14/O
                         net (fo=1, routed)           0.000    11.463    score_display_unit/binary_reg[3]_i_14_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.693 r  score_display_unit/binary_reg_reg[3]_i_10/O[1]
                         net (fo=1, routed)           0.591    12.284    score_display_unit/bcd_unit/score_next[1]
    SLICE_X12Y22         LUT2 (Prop_lut2_I1_O)        0.306    12.590 r  score_display_unit/bcd_unit/binary_reg[3]_i_11/O
                         net (fo=1, routed)           0.577    13.167    score_display_unit/bcd_unit/binary_next[1]
    SLICE_X13Y25         LUT5 (Prop_lut5_I2_O)        0.124    13.291 r  score_display_unit/bcd_unit/binary_reg[3]_i_6/O
                         net (fo=1, routed)           0.000    13.291    score_display_unit/bcd_unit/binary_reg[3]_i_6_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.841 r  score_display_unit/bcd_unit/binary_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.841    score_display_unit/bcd_unit/binary_reg_reg[3]_i_1_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.955 r  score_display_unit/bcd_unit/binary_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.955    score_display_unit/bcd_unit/binary_reg_reg[7]_i_1_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.268 r  score_display_unit/bcd_unit/binary_reg_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.268    score_display_unit/bcd_unit/binary_reg_reg[11]_i_1_n_4
    SLICE_X13Y27         FDCE                                         r  score_display_unit/bcd_unit/binary_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.436    14.777    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X13Y27         FDCE                                         r  score_display_unit/bcd_unit/binary_reg_reg[11]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X13Y27         FDCE (Setup_fdce_C_D)        0.062    15.064    score_display_unit/bcd_unit/binary_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -14.268    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.870ns  (required time - arrival time)
  Source:                 vga_driver/row_pix_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/binary_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.118ns  (logic 3.890ns (42.663%)  route 5.228ns (57.337%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.555     5.076    vga_driver/clk_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  vga_driver/row_pix_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  vga_driver/row_pix_reg[8]/Q
                         net (fo=36, routed)          1.278     6.872    vga_driver/Q[8]
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.996 r  vga_driver/exp_addr4_carry_i_7/O
                         net (fo=3, routed)           0.754     7.750    vga_driver/raddr_reg[7]_1
    SLICE_X10Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.874 r  vga_driver/exp_addr4_carry_i_3/O
                         net (fo=1, routed)           0.000     7.874    bomb_module_unit/S[1]
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.407 r  bomb_module_unit/exp_addr4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.407    bomb_module_unit/exp_addr4_carry_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.524 r  bomb_module_unit/exp_addr4_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.533    bomb_module_unit/exp_addr4_carry__0_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.762 r  bomb_module_unit/exp_addr4_carry__1/CO[2]
                         net (fo=6, routed)           0.489     9.250    vga_driver/CO[0]
    SLICE_X11Y23         LUT6 (Prop_lut6_I2_O)        0.310     9.560 f  vga_driver/exp_br_unit_i_13/O
                         net (fo=10, routed)          0.626    10.186    bomb_module_unit/row_pix_reg[7]
    SLICE_X11Y27         LUT3 (Prop_lut3_I2_O)        0.124    10.310 r  bomb_module_unit/exp_br_unit_i_17/O
                         net (fo=11, routed)          0.220    10.530    enemy_module_unit/bomb_x_reg_reg[5]
    SLICE_X11Y27         LUT6 (Prop_lut6_I2_O)        0.124    10.654 r  enemy_module_unit/shift_count_reg[3]_i_3/O
                         net (fo=41, routed)          0.685    11.339    score_display_unit/exp_active_reg_reg
    SLICE_X12Y25         LUT4 (Prop_lut4_I3_O)        0.124    11.463 r  score_display_unit/binary_reg[3]_i_14/O
                         net (fo=1, routed)           0.000    11.463    score_display_unit/binary_reg[3]_i_14_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.693 r  score_display_unit/binary_reg_reg[3]_i_10/O[1]
                         net (fo=1, routed)           0.591    12.284    score_display_unit/bcd_unit/score_next[1]
    SLICE_X12Y22         LUT2 (Prop_lut2_I1_O)        0.306    12.590 r  score_display_unit/bcd_unit/binary_reg[3]_i_11/O
                         net (fo=1, routed)           0.577    13.167    score_display_unit/bcd_unit/binary_next[1]
    SLICE_X13Y25         LUT5 (Prop_lut5_I2_O)        0.124    13.291 r  score_display_unit/bcd_unit/binary_reg[3]_i_6/O
                         net (fo=1, routed)           0.000    13.291    score_display_unit/bcd_unit/binary_reg[3]_i_6_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.841 r  score_display_unit/bcd_unit/binary_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.841    score_display_unit/bcd_unit/binary_reg_reg[3]_i_1_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.955 r  score_display_unit/bcd_unit/binary_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.955    score_display_unit/bcd_unit/binary_reg_reg[7]_i_1_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.194 r  score_display_unit/bcd_unit/binary_reg_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.194    score_display_unit/bcd_unit/binary_reg_reg[11]_i_1_n_5
    SLICE_X13Y27         FDCE                                         r  score_display_unit/bcd_unit/binary_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.436    14.777    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X13Y27         FDCE                                         r  score_display_unit/bcd_unit/binary_reg_reg[10]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X13Y27         FDCE (Setup_fdce_C_D)        0.062    15.064    score_display_unit/bcd_unit/binary_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -14.194    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 vga_driver/row_pix_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/binary_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 3.874ns (42.562%)  route 5.228ns (57.438%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.555     5.076    vga_driver/clk_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  vga_driver/row_pix_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  vga_driver/row_pix_reg[8]/Q
                         net (fo=36, routed)          1.278     6.872    vga_driver/Q[8]
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.996 r  vga_driver/exp_addr4_carry_i_7/O
                         net (fo=3, routed)           0.754     7.750    vga_driver/raddr_reg[7]_1
    SLICE_X10Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.874 r  vga_driver/exp_addr4_carry_i_3/O
                         net (fo=1, routed)           0.000     7.874    bomb_module_unit/S[1]
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.407 r  bomb_module_unit/exp_addr4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.407    bomb_module_unit/exp_addr4_carry_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.524 r  bomb_module_unit/exp_addr4_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.533    bomb_module_unit/exp_addr4_carry__0_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.762 r  bomb_module_unit/exp_addr4_carry__1/CO[2]
                         net (fo=6, routed)           0.489     9.250    vga_driver/CO[0]
    SLICE_X11Y23         LUT6 (Prop_lut6_I2_O)        0.310     9.560 f  vga_driver/exp_br_unit_i_13/O
                         net (fo=10, routed)          0.626    10.186    bomb_module_unit/row_pix_reg[7]
    SLICE_X11Y27         LUT3 (Prop_lut3_I2_O)        0.124    10.310 r  bomb_module_unit/exp_br_unit_i_17/O
                         net (fo=11, routed)          0.220    10.530    enemy_module_unit/bomb_x_reg_reg[5]
    SLICE_X11Y27         LUT6 (Prop_lut6_I2_O)        0.124    10.654 r  enemy_module_unit/shift_count_reg[3]_i_3/O
                         net (fo=41, routed)          0.685    11.339    score_display_unit/exp_active_reg_reg
    SLICE_X12Y25         LUT4 (Prop_lut4_I3_O)        0.124    11.463 r  score_display_unit/binary_reg[3]_i_14/O
                         net (fo=1, routed)           0.000    11.463    score_display_unit/binary_reg[3]_i_14_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.693 r  score_display_unit/binary_reg_reg[3]_i_10/O[1]
                         net (fo=1, routed)           0.591    12.284    score_display_unit/bcd_unit/score_next[1]
    SLICE_X12Y22         LUT2 (Prop_lut2_I1_O)        0.306    12.590 r  score_display_unit/bcd_unit/binary_reg[3]_i_11/O
                         net (fo=1, routed)           0.577    13.167    score_display_unit/bcd_unit/binary_next[1]
    SLICE_X13Y25         LUT5 (Prop_lut5_I2_O)        0.124    13.291 r  score_display_unit/bcd_unit/binary_reg[3]_i_6/O
                         net (fo=1, routed)           0.000    13.291    score_display_unit/bcd_unit/binary_reg[3]_i_6_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.841 r  score_display_unit/bcd_unit/binary_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.841    score_display_unit/bcd_unit/binary_reg_reg[3]_i_1_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.955 r  score_display_unit/bcd_unit/binary_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.955    score_display_unit/bcd_unit/binary_reg_reg[7]_i_1_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.178 r  score_display_unit/bcd_unit/binary_reg_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.178    score_display_unit/bcd_unit/binary_reg_reg[11]_i_1_n_7
    SLICE_X13Y27         FDCE                                         r  score_display_unit/bcd_unit/binary_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.436    14.777    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X13Y27         FDCE                                         r  score_display_unit/bcd_unit/binary_reg_reg[8]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X13Y27         FDCE (Setup_fdce_C_D)        0.062    15.064    score_display_unit/bcd_unit/binary_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -14.178    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 vga_driver/row_pix_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/binary_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 3.871ns (42.543%)  route 5.228ns (57.457%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.555     5.076    vga_driver/clk_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  vga_driver/row_pix_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  vga_driver/row_pix_reg[8]/Q
                         net (fo=36, routed)          1.278     6.872    vga_driver/Q[8]
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.996 r  vga_driver/exp_addr4_carry_i_7/O
                         net (fo=3, routed)           0.754     7.750    vga_driver/raddr_reg[7]_1
    SLICE_X10Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.874 r  vga_driver/exp_addr4_carry_i_3/O
                         net (fo=1, routed)           0.000     7.874    bomb_module_unit/S[1]
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.407 r  bomb_module_unit/exp_addr4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.407    bomb_module_unit/exp_addr4_carry_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.524 r  bomb_module_unit/exp_addr4_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.533    bomb_module_unit/exp_addr4_carry__0_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.762 r  bomb_module_unit/exp_addr4_carry__1/CO[2]
                         net (fo=6, routed)           0.489     9.250    vga_driver/CO[0]
    SLICE_X11Y23         LUT6 (Prop_lut6_I2_O)        0.310     9.560 f  vga_driver/exp_br_unit_i_13/O
                         net (fo=10, routed)          0.626    10.186    bomb_module_unit/row_pix_reg[7]
    SLICE_X11Y27         LUT3 (Prop_lut3_I2_O)        0.124    10.310 r  bomb_module_unit/exp_br_unit_i_17/O
                         net (fo=11, routed)          0.220    10.530    enemy_module_unit/bomb_x_reg_reg[5]
    SLICE_X11Y27         LUT6 (Prop_lut6_I2_O)        0.124    10.654 r  enemy_module_unit/shift_count_reg[3]_i_3/O
                         net (fo=41, routed)          0.685    11.339    score_display_unit/exp_active_reg_reg
    SLICE_X12Y25         LUT4 (Prop_lut4_I3_O)        0.124    11.463 r  score_display_unit/binary_reg[3]_i_14/O
                         net (fo=1, routed)           0.000    11.463    score_display_unit/binary_reg[3]_i_14_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.693 r  score_display_unit/binary_reg_reg[3]_i_10/O[1]
                         net (fo=1, routed)           0.591    12.284    score_display_unit/bcd_unit/score_next[1]
    SLICE_X12Y22         LUT2 (Prop_lut2_I1_O)        0.306    12.590 r  score_display_unit/bcd_unit/binary_reg[3]_i_11/O
                         net (fo=1, routed)           0.577    13.167    score_display_unit/bcd_unit/binary_next[1]
    SLICE_X13Y25         LUT5 (Prop_lut5_I2_O)        0.124    13.291 r  score_display_unit/bcd_unit/binary_reg[3]_i_6/O
                         net (fo=1, routed)           0.000    13.291    score_display_unit/bcd_unit/binary_reg[3]_i_6_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.841 r  score_display_unit/bcd_unit/binary_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.841    score_display_unit/bcd_unit/binary_reg_reg[3]_i_1_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.175 r  score_display_unit/bcd_unit/binary_reg_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.175    score_display_unit/bcd_unit/binary_reg_reg[7]_i_1_n_6
    SLICE_X13Y26         FDCE                                         r  score_display_unit/bcd_unit/binary_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.435    14.776    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  score_display_unit/bcd_unit/binary_reg_reg[5]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X13Y26         FDCE (Setup_fdce_C_D)        0.062    15.063    score_display_unit/bcd_unit/binary_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -14.175    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 vga_driver/row_pix_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/binary_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.078ns  (logic 3.850ns (42.411%)  route 5.228ns (57.589%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.555     5.076    vga_driver/clk_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  vga_driver/row_pix_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  vga_driver/row_pix_reg[8]/Q
                         net (fo=36, routed)          1.278     6.872    vga_driver/Q[8]
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.996 r  vga_driver/exp_addr4_carry_i_7/O
                         net (fo=3, routed)           0.754     7.750    vga_driver/raddr_reg[7]_1
    SLICE_X10Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.874 r  vga_driver/exp_addr4_carry_i_3/O
                         net (fo=1, routed)           0.000     7.874    bomb_module_unit/S[1]
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.407 r  bomb_module_unit/exp_addr4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.407    bomb_module_unit/exp_addr4_carry_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.524 r  bomb_module_unit/exp_addr4_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.533    bomb_module_unit/exp_addr4_carry__0_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.762 r  bomb_module_unit/exp_addr4_carry__1/CO[2]
                         net (fo=6, routed)           0.489     9.250    vga_driver/CO[0]
    SLICE_X11Y23         LUT6 (Prop_lut6_I2_O)        0.310     9.560 f  vga_driver/exp_br_unit_i_13/O
                         net (fo=10, routed)          0.626    10.186    bomb_module_unit/row_pix_reg[7]
    SLICE_X11Y27         LUT3 (Prop_lut3_I2_O)        0.124    10.310 r  bomb_module_unit/exp_br_unit_i_17/O
                         net (fo=11, routed)          0.220    10.530    enemy_module_unit/bomb_x_reg_reg[5]
    SLICE_X11Y27         LUT6 (Prop_lut6_I2_O)        0.124    10.654 r  enemy_module_unit/shift_count_reg[3]_i_3/O
                         net (fo=41, routed)          0.685    11.339    score_display_unit/exp_active_reg_reg
    SLICE_X12Y25         LUT4 (Prop_lut4_I3_O)        0.124    11.463 r  score_display_unit/binary_reg[3]_i_14/O
                         net (fo=1, routed)           0.000    11.463    score_display_unit/binary_reg[3]_i_14_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.693 r  score_display_unit/binary_reg_reg[3]_i_10/O[1]
                         net (fo=1, routed)           0.591    12.284    score_display_unit/bcd_unit/score_next[1]
    SLICE_X12Y22         LUT2 (Prop_lut2_I1_O)        0.306    12.590 r  score_display_unit/bcd_unit/binary_reg[3]_i_11/O
                         net (fo=1, routed)           0.577    13.167    score_display_unit/bcd_unit/binary_next[1]
    SLICE_X13Y25         LUT5 (Prop_lut5_I2_O)        0.124    13.291 r  score_display_unit/bcd_unit/binary_reg[3]_i_6/O
                         net (fo=1, routed)           0.000    13.291    score_display_unit/bcd_unit/binary_reg[3]_i_6_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.841 r  score_display_unit/bcd_unit/binary_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.841    score_display_unit/bcd_unit/binary_reg_reg[3]_i_1_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.154 r  score_display_unit/bcd_unit/binary_reg_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.154    score_display_unit/bcd_unit/binary_reg_reg[7]_i_1_n_4
    SLICE_X13Y26         FDCE                                         r  score_display_unit/bcd_unit/binary_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.435    14.776    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  score_display_unit/bcd_unit/binary_reg_reg[7]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X13Y26         FDCE (Setup_fdce_C_D)        0.062    15.063    score_display_unit/bcd_unit/binary_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -14.154    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 vga_driver/row_pix_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/binary_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.004ns  (logic 3.776ns (41.937%)  route 5.228ns (58.063%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.555     5.076    vga_driver/clk_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  vga_driver/row_pix_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  vga_driver/row_pix_reg[8]/Q
                         net (fo=36, routed)          1.278     6.872    vga_driver/Q[8]
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.996 r  vga_driver/exp_addr4_carry_i_7/O
                         net (fo=3, routed)           0.754     7.750    vga_driver/raddr_reg[7]_1
    SLICE_X10Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.874 r  vga_driver/exp_addr4_carry_i_3/O
                         net (fo=1, routed)           0.000     7.874    bomb_module_unit/S[1]
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.407 r  bomb_module_unit/exp_addr4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.407    bomb_module_unit/exp_addr4_carry_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.524 r  bomb_module_unit/exp_addr4_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.533    bomb_module_unit/exp_addr4_carry__0_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.762 r  bomb_module_unit/exp_addr4_carry__1/CO[2]
                         net (fo=6, routed)           0.489     9.250    vga_driver/CO[0]
    SLICE_X11Y23         LUT6 (Prop_lut6_I2_O)        0.310     9.560 f  vga_driver/exp_br_unit_i_13/O
                         net (fo=10, routed)          0.626    10.186    bomb_module_unit/row_pix_reg[7]
    SLICE_X11Y27         LUT3 (Prop_lut3_I2_O)        0.124    10.310 r  bomb_module_unit/exp_br_unit_i_17/O
                         net (fo=11, routed)          0.220    10.530    enemy_module_unit/bomb_x_reg_reg[5]
    SLICE_X11Y27         LUT6 (Prop_lut6_I2_O)        0.124    10.654 r  enemy_module_unit/shift_count_reg[3]_i_3/O
                         net (fo=41, routed)          0.685    11.339    score_display_unit/exp_active_reg_reg
    SLICE_X12Y25         LUT4 (Prop_lut4_I3_O)        0.124    11.463 r  score_display_unit/binary_reg[3]_i_14/O
                         net (fo=1, routed)           0.000    11.463    score_display_unit/binary_reg[3]_i_14_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.693 r  score_display_unit/binary_reg_reg[3]_i_10/O[1]
                         net (fo=1, routed)           0.591    12.284    score_display_unit/bcd_unit/score_next[1]
    SLICE_X12Y22         LUT2 (Prop_lut2_I1_O)        0.306    12.590 r  score_display_unit/bcd_unit/binary_reg[3]_i_11/O
                         net (fo=1, routed)           0.577    13.167    score_display_unit/bcd_unit/binary_next[1]
    SLICE_X13Y25         LUT5 (Prop_lut5_I2_O)        0.124    13.291 r  score_display_unit/bcd_unit/binary_reg[3]_i_6/O
                         net (fo=1, routed)           0.000    13.291    score_display_unit/bcd_unit/binary_reg[3]_i_6_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.841 r  score_display_unit/bcd_unit/binary_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.841    score_display_unit/bcd_unit/binary_reg_reg[3]_i_1_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.080 r  score_display_unit/bcd_unit/binary_reg_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.080    score_display_unit/bcd_unit/binary_reg_reg[7]_i_1_n_5
    SLICE_X13Y26         FDCE                                         r  score_display_unit/bcd_unit/binary_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.435    14.776    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  score_display_unit/bcd_unit/binary_reg_reg[6]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X13Y26         FDCE (Setup_fdce_C_D)        0.062    15.063    score_display_unit/bcd_unit/binary_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -14.080    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 vga_driver/row_pix_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/binary_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.988ns  (logic 3.760ns (41.834%)  route 5.228ns (58.166%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.555     5.076    vga_driver/clk_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  vga_driver/row_pix_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  vga_driver/row_pix_reg[8]/Q
                         net (fo=36, routed)          1.278     6.872    vga_driver/Q[8]
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.996 r  vga_driver/exp_addr4_carry_i_7/O
                         net (fo=3, routed)           0.754     7.750    vga_driver/raddr_reg[7]_1
    SLICE_X10Y23         LUT6 (Prop_lut6_I3_O)        0.124     7.874 r  vga_driver/exp_addr4_carry_i_3/O
                         net (fo=1, routed)           0.000     7.874    bomb_module_unit/S[1]
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.407 r  bomb_module_unit/exp_addr4_carry/CO[3]
                         net (fo=1, routed)           0.000     8.407    bomb_module_unit/exp_addr4_carry_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.524 r  bomb_module_unit/exp_addr4_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.533    bomb_module_unit/exp_addr4_carry__0_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.762 r  bomb_module_unit/exp_addr4_carry__1/CO[2]
                         net (fo=6, routed)           0.489     9.250    vga_driver/CO[0]
    SLICE_X11Y23         LUT6 (Prop_lut6_I2_O)        0.310     9.560 f  vga_driver/exp_br_unit_i_13/O
                         net (fo=10, routed)          0.626    10.186    bomb_module_unit/row_pix_reg[7]
    SLICE_X11Y27         LUT3 (Prop_lut3_I2_O)        0.124    10.310 r  bomb_module_unit/exp_br_unit_i_17/O
                         net (fo=11, routed)          0.220    10.530    enemy_module_unit/bomb_x_reg_reg[5]
    SLICE_X11Y27         LUT6 (Prop_lut6_I2_O)        0.124    10.654 r  enemy_module_unit/shift_count_reg[3]_i_3/O
                         net (fo=41, routed)          0.685    11.339    score_display_unit/exp_active_reg_reg
    SLICE_X12Y25         LUT4 (Prop_lut4_I3_O)        0.124    11.463 r  score_display_unit/binary_reg[3]_i_14/O
                         net (fo=1, routed)           0.000    11.463    score_display_unit/binary_reg[3]_i_14_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.693 r  score_display_unit/binary_reg_reg[3]_i_10/O[1]
                         net (fo=1, routed)           0.591    12.284    score_display_unit/bcd_unit/score_next[1]
    SLICE_X12Y22         LUT2 (Prop_lut2_I1_O)        0.306    12.590 r  score_display_unit/bcd_unit/binary_reg[3]_i_11/O
                         net (fo=1, routed)           0.577    13.167    score_display_unit/bcd_unit/binary_next[1]
    SLICE_X13Y25         LUT5 (Prop_lut5_I2_O)        0.124    13.291 r  score_display_unit/bcd_unit/binary_reg[3]_i_6/O
                         net (fo=1, routed)           0.000    13.291    score_display_unit/bcd_unit/binary_reg[3]_i_6_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.841 r  score_display_unit/bcd_unit/binary_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.841    score_display_unit/bcd_unit/binary_reg_reg[3]_i_1_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.064 r  score_display_unit/bcd_unit/binary_reg_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.064    score_display_unit/bcd_unit/binary_reg_reg[7]_i_1_n_7
    SLICE_X13Y26         FDCE                                         r  score_display_unit/bcd_unit/binary_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.435    14.776    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  score_display_unit/bcd_unit/binary_reg_reg[4]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X13Y26         FDCE (Setup_fdce_C_D)        0.062    15.063    score_display_unit/bcd_unit/binary_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -14.064    
  -------------------------------------------------------------------
                         slack                                  0.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 enemy_module_unit/rom_offset_next_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/rom_offset_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.562     1.445    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  enemy_module_unit/rom_offset_next_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  enemy_module_unit/rom_offset_next_reg[6]/Q
                         net (fo=1, routed)           0.117     1.703    enemy_module_unit/rom_offset_next_reg_n_0_[6]
    SLICE_X9Y13          FDCE                                         r  enemy_module_unit/rom_offset_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.831     1.958    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X9Y13          FDCE                                         r  enemy_module_unit/rom_offset_reg_reg[6]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X9Y13          FDCE (Hold_fdce_C_D)         0.066     1.546    enemy_module_unit/rom_offset_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 enemy_module_unit/rom_offset_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/rom_offset_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.562     1.445    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X13Y13         FDRE                                         r  enemy_module_unit/rom_offset_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  enemy_module_unit/rom_offset_next_reg[4]/Q
                         net (fo=1, routed)           0.110     1.696    enemy_module_unit/rom_offset_next_reg_n_0_[4]
    SLICE_X13Y12         FDCE                                         r  enemy_module_unit/rom_offset_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.832     1.959    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X13Y12         FDCE                                         r  enemy_module_unit/rom_offset_reg_reg[4]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X13Y12         FDCE (Hold_fdce_C_D)         0.070     1.531    enemy_module_unit/rom_offset_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 enemy_module_unit/LFSR_16_unit/LFSR_reg_reg_c_0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/LFSR_16_unit/LFSR_reg_reg_c_1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.564     1.447    enemy_module_unit/LFSR_16_unit/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  enemy_module_unit/LFSR_16_unit/LFSR_reg_reg_c_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  enemy_module_unit/LFSR_16_unit/LFSR_reg_reg_c_0/Q
                         net (fo=1, routed)           0.116     1.704    enemy_module_unit/LFSR_16_unit/LFSR_reg_reg_c_0_n_0
    SLICE_X8Y11          FDCE                                         r  enemy_module_unit/LFSR_16_unit/LFSR_reg_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.834     1.961    enemy_module_unit/LFSR_16_unit/clk_IBUF_BUFG
    SLICE_X8Y11          FDCE                                         r  enemy_module_unit/LFSR_16_unit/LFSR_reg_reg_c_1/C
                         clock pessimism             -0.501     1.460    
    SLICE_X8Y11          FDCE (Hold_fdce_C_D)         0.060     1.520    enemy_module_unit/LFSR_16_unit/LFSR_reg_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 enemy_module_unit/rom_offset_next_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/rom_offset_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.458%)  route 0.169ns (54.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.562     1.445    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  enemy_module_unit/rom_offset_next_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  enemy_module_unit/rom_offset_next_reg[7]/Q
                         net (fo=1, routed)           0.169     1.755    enemy_module_unit/rom_offset_next_reg_n_0_[7]
    SLICE_X9Y13          FDCE                                         r  enemy_module_unit/rom_offset_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.831     1.958    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X9Y13          FDCE                                         r  enemy_module_unit/rom_offset_reg_reg[7]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X9Y13          FDCE (Hold_fdce_C_D)         0.070     1.550    enemy_module_unit/rom_offset_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 enemy_module_unit/rom_offset_next_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/rom_offset_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.371%)  route 0.177ns (55.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.562     1.445    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  enemy_module_unit/rom_offset_next_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  enemy_module_unit/rom_offset_next_reg[5]/Q
                         net (fo=1, routed)           0.177     1.763    enemy_module_unit/rom_offset_next_reg_n_0_[5]
    SLICE_X9Y13          FDCE                                         r  enemy_module_unit/rom_offset_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.831     1.958    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X9Y13          FDCE                                         r  enemy_module_unit/rom_offset_reg_reg[5]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X9Y13          FDCE (Hold_fdce_C_D)         0.070     1.550    enemy_module_unit/rom_offset_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 score_display_unit/bcd_unit/bcd_out_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/bcd_out_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.586%)  route 0.161ns (46.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.558     1.441    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X11Y30         FDCE                                         r  score_display_unit/bcd_unit/bcd_out_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  score_display_unit/bcd_unit/bcd_out_reg_reg[5]/Q
                         net (fo=7, routed)           0.161     1.743    score_display_unit/bcd_unit/Q[5]
    SLICE_X10Y30         LUT6 (Prop_lut6_I1_O)        0.045     1.788 r  score_display_unit/bcd_unit/bcd_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.788    score_display_unit/bcd_unit/p_1_in[6]
    SLICE_X10Y30         FDCE                                         r  score_display_unit/bcd_unit/bcd_out_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.826     1.953    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X10Y30         FDCE                                         r  score_display_unit/bcd_unit/bcd_out_reg_reg[6]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X10Y30         FDCE (Hold_fdce_C_D)         0.121     1.575    score_display_unit/bcd_unit/bcd_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 score_display_unit/bcd_unit/bcd_out_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/bcd_out_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.559     1.442    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X10Y31         FDCE                                         r  score_display_unit/bcd_unit/bcd_out_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  score_display_unit/bcd_unit/bcd_out_reg_reg[7]/Q
                         net (fo=5, routed)           0.116     1.723    score_display_unit/bcd_unit/Q[7]
    SLICE_X11Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.768 r  score_display_unit/bcd_unit/bcd_out_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.768    score_display_unit/bcd_unit/p_1_in[8]
    SLICE_X11Y31         FDCE                                         r  score_display_unit/bcd_unit/bcd_out_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.827     1.954    score_display_unit/bcd_unit/clk_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  score_display_unit/bcd_unit/bcd_out_reg_reg[8]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X11Y31         FDCE (Hold_fdce_C_D)         0.091     1.546    score_display_unit/bcd_unit/bcd_out_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 enemy_module_unit/motion_timer_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/motion_timer_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.561     1.444    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X14Y33         FDCE                                         r  enemy_module_unit/motion_timer_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDCE (Prop_fdce_C_Q)         0.164     1.608 f  enemy_module_unit/motion_timer_reg_reg[0]/Q
                         net (fo=3, routed)           0.149     1.757    enemy_module_unit/motion_timer_reg[0]
    SLICE_X14Y33         LUT4 (Prop_lut4_I1_O)        0.045     1.802 r  enemy_module_unit/motion_timer_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.802    enemy_module_unit/motion_timer_next[0]
    SLICE_X14Y33         FDCE                                         r  enemy_module_unit/motion_timer_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.829     1.956    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X14Y33         FDCE                                         r  enemy_module_unit/motion_timer_reg_reg[0]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X14Y33         FDCE (Hold_fdce_C_D)         0.121     1.565    enemy_module_unit/motion_timer_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga_driver/row_pix_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/row_pix_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.334%)  route 0.183ns (46.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.553     1.436    vga_driver/clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  vga_driver/row_pix_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164     1.600 f  vga_driver/row_pix_reg[9]/Q
                         net (fo=31, routed)          0.183     1.783    vga_driver/Q[9]
    SLICE_X8Y24          LUT6 (Prop_lut6_I0_O)        0.045     1.828 r  vga_driver/row_pix[5]_i_1/O
                         net (fo=1, routed)           0.000     1.828    vga_driver/next_row_pix[5]
    SLICE_X8Y24          FDRE                                         r  vga_driver/row_pix_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.820     1.947    vga_driver/clk_IBUF_BUFG
    SLICE_X8Y24          FDRE                                         r  vga_driver/row_pix_reg[5]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X8Y24          FDRE (Hold_fdre_C_D)         0.121     1.590    vga_driver/row_pix_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 enemy_module_unit/LFSR_16_unit/LFSR_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/LFSR_16_unit/LFSR_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.562     1.445    enemy_module_unit/LFSR_16_unit/clk_IBUF_BUFG
    SLICE_X12Y13         FDCE                                         r  enemy_module_unit/LFSR_16_unit/LFSR_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  enemy_module_unit/LFSR_16_unit/LFSR_reg_reg[3]/Q
                         net (fo=2, routed)           0.127     1.736    enemy_module_unit/LFSR_16_unit/random_16[3]
    SLICE_X12Y13         FDCE                                         r  enemy_module_unit/LFSR_16_unit/LFSR_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.831     1.958    enemy_module_unit/LFSR_16_unit/clk_IBUF_BUFG
    SLICE_X12Y13         FDCE                                         r  enemy_module_unit/LFSR_16_unit/LFSR_reg_reg[4]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X12Y13         FDCE (Hold_fdce_C_D)         0.053     1.498    enemy_module_unit/LFSR_16_unit/LFSR_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10  bm_module_unit/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10  bm_module_unit/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   bm_module_unit/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   bm_module_unit/bm_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4   enemy_module_unit/enemy_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4   enemy_module_unit/enemy_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   enemy_module_unit/enemy_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   enemy_module_unit/enemy_s_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12  bomb_module_unit/exp_br_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12  bomb_module_unit/exp_br_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y21  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y21  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y21  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y21  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y21  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y21  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y21  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y21  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y21  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y21  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y19   block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y19   block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y19   block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y19   block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y20   block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y20   block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y20   block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y20   block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y20  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y20  block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_0_0/DP.LOW/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.426ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/bomb_counter_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.860ns  (logic 0.456ns (5.147%)  route 8.404ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  reset_reg/Q
                         net (fo=456, routed)         8.404    13.945    bomb_module_unit/reset
    SLICE_X1Y26          FDCE                                         f  bomb_module_unit/bomb_counter_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.504    14.845    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  bomb_module_unit/bomb_counter_reg_reg[4]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X1Y26          FDCE (Recov_fdce_C_CLR)     -0.405    14.665    bomb_module_unit/bomb_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -13.945    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/bomb_counter_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.860ns  (logic 0.456ns (5.147%)  route 8.404ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  reset_reg/Q
                         net (fo=456, routed)         8.404    13.945    bomb_module_unit/reset
    SLICE_X1Y26          FDCE                                         f  bomb_module_unit/bomb_counter_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.504    14.845    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  bomb_module_unit/bomb_counter_reg_reg[5]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X1Y26          FDCE (Recov_fdce_C_CLR)     -0.405    14.665    bomb_module_unit/bomb_counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -13.945    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/bomb_counter_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.860ns  (logic 0.456ns (5.147%)  route 8.404ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  reset_reg/Q
                         net (fo=456, routed)         8.404    13.945    bomb_module_unit/reset
    SLICE_X1Y26          FDCE                                         f  bomb_module_unit/bomb_counter_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.504    14.845    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  bomb_module_unit/bomb_counter_reg_reg[6]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X1Y26          FDCE (Recov_fdce_C_CLR)     -0.405    14.665    bomb_module_unit/bomb_counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -13.945    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/bomb_counter_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.860ns  (logic 0.456ns (5.147%)  route 8.404ns (94.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  reset_reg/Q
                         net (fo=456, routed)         8.404    13.945    bomb_module_unit/reset
    SLICE_X1Y26          FDCE                                         f  bomb_module_unit/bomb_counter_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.504    14.845    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  bomb_module_unit/bomb_counter_reg_reg[7]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X1Y26          FDCE (Recov_fdce_C_CLR)     -0.405    14.665    bomb_module_unit/bomb_counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -13.945    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_lives_unit/invisibility_reg_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.751ns  (logic 0.456ns (5.211%)  route 8.295ns (94.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  reset_reg/Q
                         net (fo=456, routed)         8.295    13.837    game_lives_unit/reset
    SLICE_X3Y35          FDCE                                         f  game_lives_unit/invisibility_reg_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.514    14.855    game_lives_unit/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  game_lives_unit/invisibility_reg_reg[24]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X3Y35          FDCE (Recov_fdce_C_CLR)     -0.405    14.675    game_lives_unit/invisibility_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -13.837    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_lives_unit/invisibility_reg_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.751ns  (logic 0.456ns (5.211%)  route 8.295ns (94.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  reset_reg/Q
                         net (fo=456, routed)         8.295    13.837    game_lives_unit/reset
    SLICE_X3Y35          FDCE                                         f  game_lives_unit/invisibility_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.514    14.855    game_lives_unit/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  game_lives_unit/invisibility_reg_reg[25]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X3Y35          FDCE (Recov_fdce_C_CLR)     -0.405    14.675    game_lives_unit/invisibility_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -13.837    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/bomb_counter_reg_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.644ns  (logic 0.456ns (5.275%)  route 8.188ns (94.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  reset_reg/Q
                         net (fo=456, routed)         8.188    13.729    bomb_module_unit/reset
    SLICE_X1Y31          FDCE                                         f  bomb_module_unit/bomb_counter_reg_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.509    14.850    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  bomb_module_unit/bomb_counter_reg_reg[24]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X1Y31          FDCE (Recov_fdce_C_CLR)     -0.405    14.670    bomb_module_unit/bomb_counter_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -13.729    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/bomb_counter_reg_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.644ns  (logic 0.456ns (5.275%)  route 8.188ns (94.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  reset_reg/Q
                         net (fo=456, routed)         8.188    13.729    bomb_module_unit/reset
    SLICE_X1Y31          FDCE                                         f  bomb_module_unit/bomb_counter_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.509    14.850    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  bomb_module_unit/bomb_counter_reg_reg[25]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X1Y31          FDCE (Recov_fdce_C_CLR)     -0.405    14.670    bomb_module_unit/bomb_counter_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -13.729    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/bomb_counter_reg_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.644ns  (logic 0.456ns (5.275%)  route 8.188ns (94.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  reset_reg/Q
                         net (fo=456, routed)         8.188    13.729    bomb_module_unit/reset
    SLICE_X1Y31          FDCE                                         f  bomb_module_unit/bomb_counter_reg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.509    14.850    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  bomb_module_unit/bomb_counter_reg_reg[26]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X1Y31          FDCE (Recov_fdce_C_CLR)     -0.405    14.670    bomb_module_unit/bomb_counter_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -13.729    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bomb_module_unit/bomb_counter_reg_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.644ns  (logic 0.456ns (5.275%)  route 8.188ns (94.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  reset_reg/Q
                         net (fo=456, routed)         8.188    13.729    bomb_module_unit/reset
    SLICE_X1Y31          FDCE                                         f  bomb_module_unit/bomb_counter_reg_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         1.509    14.850    bomb_module_unit/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  bomb_module_unit/bomb_counter_reg_reg[27]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X1Y31          FDCE (Recov_fdce_C_CLR)     -0.405    14.670    bomb_module_unit/bomb_counter_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -13.729    
  -------------------------------------------------------------------
                         slack                                  0.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/motion_timer_max_reg_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.834%)  route 0.232ns (62.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  reset_reg/Q
                         net (fo=456, routed)         0.232     1.818    enemy_module_unit/reset
    SLICE_X14Y34         FDCE                                         f  enemy_module_unit/motion_timer_max_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.830     1.957    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  enemy_module_unit/motion_timer_max_reg_reg[14]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X14Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.392    enemy_module_unit/motion_timer_max_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/motion_timer_max_reg_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.834%)  route 0.232ns (62.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  reset_reg/Q
                         net (fo=456, routed)         0.232     1.818    enemy_module_unit/reset
    SLICE_X14Y34         FDCE                                         f  enemy_module_unit/motion_timer_max_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.830     1.957    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  enemy_module_unit/motion_timer_max_reg_reg[15]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X14Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.392    enemy_module_unit/motion_timer_max_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/motion_timer_max_reg_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.834%)  route 0.232ns (62.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  reset_reg/Q
                         net (fo=456, routed)         0.232     1.818    enemy_module_unit/reset
    SLICE_X14Y34         FDCE                                         f  enemy_module_unit/motion_timer_max_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.830     1.957    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X14Y34         FDCE                                         r  enemy_module_unit/motion_timer_max_reg_reg[17]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X14Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.392    enemy_module_unit/motion_timer_max_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/motion_timer_max_reg_reg[16]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.834%)  route 0.232ns (62.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  reset_reg/Q
                         net (fo=456, routed)         0.232     1.818    enemy_module_unit/reset
    SLICE_X14Y34         FDPE                                         f  enemy_module_unit/motion_timer_max_reg_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.830     1.957    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X14Y34         FDPE                                         r  enemy_module_unit/motion_timer_max_reg_reg[16]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X14Y34         FDPE (Remov_fdpe_C_PRE)     -0.071     1.388    enemy_module_unit/motion_timer_max_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/motion_timer_max_reg_reg[18]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.834%)  route 0.232ns (62.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  reset_reg/Q
                         net (fo=456, routed)         0.232     1.818    enemy_module_unit/reset
    SLICE_X14Y34         FDPE                                         f  enemy_module_unit/motion_timer_max_reg_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.830     1.957    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X14Y34         FDPE                                         r  enemy_module_unit/motion_timer_max_reg_reg[18]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X14Y34         FDPE (Remov_fdpe_C_PRE)     -0.071     1.388    enemy_module_unit/motion_timer_max_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/motion_timer_max_reg_reg[19]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.834%)  route 0.232ns (62.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  reset_reg/Q
                         net (fo=456, routed)         0.232     1.818    enemy_module_unit/reset
    SLICE_X14Y34         FDPE                                         f  enemy_module_unit/motion_timer_max_reg_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.830     1.957    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X14Y34         FDPE                                         r  enemy_module_unit/motion_timer_max_reg_reg[19]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X14Y34         FDPE (Remov_fdpe_C_PRE)     -0.071     1.388    enemy_module_unit/motion_timer_max_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/motion_timer_max_reg_reg[20]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.834%)  route 0.232ns (62.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  reset_reg/Q
                         net (fo=456, routed)         0.232     1.818    enemy_module_unit/reset
    SLICE_X14Y34         FDPE                                         f  enemy_module_unit/motion_timer_max_reg_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.830     1.957    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X14Y34         FDPE                                         r  enemy_module_unit/motion_timer_max_reg_reg[20]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X14Y34         FDPE (Remov_fdpe_C_PRE)     -0.071     1.388    enemy_module_unit/motion_timer_max_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/motion_timer_max_reg_reg[21]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.834%)  route 0.232ns (62.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  reset_reg/Q
                         net (fo=456, routed)         0.232     1.818    enemy_module_unit/reset
    SLICE_X14Y34         FDPE                                         f  enemy_module_unit/motion_timer_max_reg_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.830     1.957    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X14Y34         FDPE                                         r  enemy_module_unit/motion_timer_max_reg_reg[21]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X14Y34         FDPE (Remov_fdpe_C_PRE)     -0.071     1.388    enemy_module_unit/motion_timer_max_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/motion_timer_reg_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.180%)  route 0.238ns (62.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  reset_reg/Q
                         net (fo=456, routed)         0.238     1.824    enemy_module_unit/reset
    SLICE_X14Y35         FDCE                                         f  enemy_module_unit/motion_timer_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.831     1.958    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X14Y35         FDCE                                         r  enemy_module_unit/motion_timer_reg_reg[19]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X14Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.393    enemy_module_unit/motion_timer_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enemy_module_unit/motion_timer_reg_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.180%)  route 0.238ns (62.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  reset_reg/Q
                         net (fo=456, routed)         0.238     1.824    enemy_module_unit/reset
    SLICE_X14Y35         FDCE                                         f  enemy_module_unit/motion_timer_reg_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=509, routed)         0.831     1.958    enemy_module_unit/clk_IBUF_BUFG
    SLICE_X14Y35         FDCE                                         r  enemy_module_unit/motion_timer_reg_reg[21]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X14Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.393    enemy_module_unit/motion_timer_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.431    





