// Seed: 3025484389
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_10 = 1;
  wire id_15;
  initial assert (id_3 ^ id_1 == 1'h0 - id_3);
  assign id_13 = id_6;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    output tri1  id_3,
    output tri0  id_4,
    input  wor   id_5,
    input  uwire id_6
);
  wire  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ;
  module_0 modCall_1 (
      id_33,
      id_22,
      id_21,
      id_15,
      id_9,
      id_10,
      id_19,
      id_14,
      id_26,
      id_11,
      id_16,
      id_29,
      id_27,
      id_11
  );
  wire id_34;
endmodule
