$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module  $end
  $var wire 8 # dataa [7:0] $end
  $var wire 8 $ datab [7:0] $end
  $var wire 1 % add_sub $end
  $var wire 1 & clk $end
  $var wire 9 ' result [8:0] $end
  $scope module addsub $end
   $var wire 8 ( dataa [7:0] $end
   $var wire 8 ) datab [7:0] $end
   $var wire 1 * add_sub $end
   $var wire 1 + clk $end
   $var wire 9 , result [8:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000 #
b00000000 $
0%
1&
b000000000 '
b00000000 (
b00000000 )
0*
1+
b000000000 ,
#1000
b11111111 #
b10100111 $
1%
0&
b11111111 (
b10100111 )
1*
0+
#2000
1&
b110100110 '
1+
b110100110 ,
#3000
b01110000 #
b11010110 $
0%
0&
b01110000 (
b11010110 )
0*
0+
#4000
1&
b110011010 '
1+
b110011010 ,
#5000
b01110101 #
b11101011 $
0&
b01110101 (
b11101011 )
0+
#6000
1&
b110001010 '
1+
b110001010 ,
#7000
b10011100 #
b11101111 $
1%
0&
b10011100 (
b11101111 )
1*
0+
#8000
1&
b110001011 '
1+
b110001011 ,
#9000
b01111100 #
b11111010 $
0&
b01111100 (
b11111010 )
0+
#10000
1&
b101110110 '
1+
b101110110 ,
#11000
b00101101 #
b01110001 $
0%
0&
b00101101 (
b01110001 )
0*
0+
#12000
1&
b110111100 '
1+
b110111100 ,
#13000
b01011101 #
b11001111 $
1%
0&
b01011101 (
b11001111 )
1*
0+
#14000
1&
b100101100 '
1+
b100101100 ,
#15000
b00010101 #
b01011010 $
0&
b00010101 (
b01011010 )
0+
#16000
1&
b001101111 '
1+
b001101111 ,
#17000
b01001000 #
b01100001 $
0&
b01001000 (
b01100001 )
0+
#18000
1&
b010101001 '
1+
b010101001 ,
#19000
b11101100 #
b00110010 $
0&
b11101100 (
b00110010 )
0+
#20000
#20001
