#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000018c20ef07d0 .scope module, "min_mex_tb" "min_mex_tb" 2 3;
 .timescale -9 -12;
P_0000018c20e08cf0 .param/l "ADDR_WIDTH" 0 2 4, +C4<00000000000000000000000000000100>;
P_0000018c20e08d28 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000000101>;
v0000018c20f6f170_0 .var "addr", 3 0;
v0000018c20f6e630_0 .var "clk", 0 0;
v0000018c20f6f0d0_0 .var "data", 4 0;
v0000018c20f702f0_0 .var "dataValid", 0 0;
v0000018c20f6e270_0 .net "data_out", 4 0, L_0000018c20f701b0;  1 drivers
v0000018c20f6f2b0_0 .net "outValid", 0 0, L_0000018c20f6fa30;  1 drivers
v0000018c20f6e770_0 .var "read", 0 0;
v0000018c20f6e810_0 .var "reset", 0 0;
v0000018c20f6fdf0_0 .var "seed", 31 0;
E_0000018c20ee9e00 .event "_ivl_0";
S_0000018c20ef4ea0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 155, 2 155 0, S_0000018c20ef07d0;
 .timescale -9 -12;
v0000018c20ee6bd0_0 .var/i "i", 31 0;
S_0000018c20e906b0 .scope module, "dut" "min_mex" 2 18, 3 1 0, S_0000018c20ef07d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "dataValid";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 4 "addr";
    .port_info 5 /INPUT 5 "data";
    .port_info 6 /OUTPUT 1 "outValid";
    .port_info 7 /OUTPUT 5 "data_out";
P_0000018c20e08070 .param/l "ADDR_WIDTH" 0 3 3, +C4<00000000000000000000000000000100>;
P_0000018c20e080a8 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000000101>;
v0000018c20f6fcb0_0 .net "addr", 3 0, v0000018c20f6f170_0;  1 drivers
v0000018c20f6e450_0 .net "clk", 0 0, v0000018c20f6e630_0;  1 drivers
v0000018c20f6ea90_0 .net "data", 4 0, v0000018c20f6f0d0_0;  1 drivers
v0000018c20f6eef0_0 .net "dataValid", 0 0, v0000018c20f702f0_0;  1 drivers
v0000018c20f6e4f0_0 .net "data_out", 4 0, L_0000018c20f701b0;  alias, 1 drivers
v0000018c20f6fd50_0 .net "dp_done", 0 0, v0000018c20f6dfa0_0;  1 drivers
v0000018c20f6e590_0 .net "outValid", 0 0, L_0000018c20f6fa30;  alias, 1 drivers
v0000018c20f6e6d0_0 .net "read", 0 0, v0000018c20f6e770_0;  1 drivers
v0000018c20f6ef90_0 .net "reset", 0 0, v0000018c20f6e810_0;  1 drivers
v0000018c20f6e9f0_0 .net "resetComplete", 0 0, L_0000018c20f6e8b0;  1 drivers
v0000018c20f6f030_0 .net "state", 3 0, v0000018c20ee0830_0;  1 drivers
S_0000018c20e90840 .scope module, "control_unit" "min_mex_ctrl" 3 19, 4 1 0, S_0000018c20e906b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "dataValid";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 1 "resetComplete";
    .port_info 5 /INPUT 1 "dp_done";
    .port_info 6 /OUTPUT 1 "outValid";
    .port_info 7 /OUTPUT 4 "state";
P_0000018c20e777c0 .param/l "S_DONE" 1 4 20, C4<111>;
P_0000018c20e777f8 .param/l "S_IDLE" 1 4 13, C4<000>;
P_0000018c20e77830 .param/l "S_READ" 1 4 14, C4<001>;
P_0000018c20e77868 .param/l "S_READ_INTERMEDIATE_1" 1 4 15, C4<010>;
P_0000018c20e778a0 .param/l "S_READ_INTERMEDIATE_2" 1 4 16, C4<011>;
P_0000018c20e778d8 .param/l "S_RUN" 1 4 17, C4<100>;
P_0000018c20e77910 .param/l "S_RUN_INTERMEDIATE_1" 1 4 18, C4<101>;
P_0000018c20e77948 .param/l "S_RUN_INTERMEDIATE_2" 1 4 19, C4<110>;
L_0000018c20f72188 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0000018c20ee6630_0 .net/2u *"_ivl_0", 3 0, L_0000018c20f72188;  1 drivers
v0000018c20ee7670_0 .net *"_ivl_2", 0 0, L_0000018c20f6fad0;  1 drivers
L_0000018c20f721d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000018c20ee6d10_0 .net/2s *"_ivl_4", 1 0, L_0000018c20f721d0;  1 drivers
L_0000018c20f72218 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018c20ee81b0_0 .net/2s *"_ivl_6", 1 0, L_0000018c20f72218;  1 drivers
v0000018c20ee8250_0 .net *"_ivl_8", 1 0, L_0000018c20f6f990;  1 drivers
v0000018c20ee66d0_0 .net "clk", 0 0, v0000018c20f6e630_0;  alias, 1 drivers
v0000018c20ee7df0_0 .net "dataValid", 0 0, v0000018c20f702f0_0;  alias, 1 drivers
v0000018c20ee6770_0 .net "dp_done", 0 0, v0000018c20f6dfa0_0;  alias, 1 drivers
v0000018c20ee82f0_0 .var "nxt_state", 2 0;
v0000018c20ee8390_0 .net "outValid", 0 0, L_0000018c20f6fa30;  alias, 1 drivers
v0000018c20ee7350_0 .net "read", 0 0, v0000018c20f6e770_0;  alias, 1 drivers
v0000018c20ee6e50_0 .net "reset", 0 0, v0000018c20f6e810_0;  alias, 1 drivers
v0000018c20ee1a50_0 .net "resetComplete", 0 0, L_0000018c20f6e8b0;  alias, 1 drivers
v0000018c20ee0830_0 .var "state", 3 0;
E_0000018c20eea240/0 .event anyedge, v0000018c20ee0830_0, v0000018c20ee1a50_0, v0000018c20ee6e50_0, v0000018c20ee7df0_0;
E_0000018c20eea240/1 .event anyedge, v0000018c20ee7350_0, v0000018c20ee6770_0;
E_0000018c20eea240 .event/or E_0000018c20eea240/0, E_0000018c20eea240/1;
E_0000018c20ee9a00 .event posedge, v0000018c20ee6e50_0, v0000018c20ee66d0_0;
L_0000018c20f6fad0 .cmp/eq 4, v0000018c20ee0830_0, L_0000018c20f72188;
L_0000018c20f6f990 .functor MUXZ 2, L_0000018c20f72218, L_0000018c20f721d0, L_0000018c20f6fad0, C4<>;
L_0000018c20f6fa30 .part L_0000018c20f6f990, 0, 1;
S_0000018c20e77990 .scope module, "datapath_unit" "min_mex_dp" 3 35, 5 1 0, S_0000018c20e906b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "state";
    .port_info 3 /INPUT 4 "addr";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 1 "resetComplete";
    .port_info 6 /OUTPUT 1 "dp_done";
    .port_info 7 /OUTPUT 5 "data_out";
P_0000018c20e712f0 .param/l "ADDR_WIDTH" 0 5 3, +C4<00000000000000000000000000000100>;
P_0000018c20e71328 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000000101>;
P_0000018c20e71360 .param/l "S_DONE" 1 5 25, C4<0111>;
P_0000018c20e71398 .param/l "S_IDLE" 1 5 18, C4<0000>;
P_0000018c20e713d0 .param/l "S_READ" 1 5 19, C4<0001>;
P_0000018c20e71408 .param/l "S_READ_INTERMEDIATE_1" 1 5 20, C4<0010>;
P_0000018c20e71440 .param/l "S_READ_INTERMEDIATE_2" 1 5 21, C4<0011>;
P_0000018c20e71478 .param/l "S_RUN" 1 5 22, C4<0100>;
P_0000018c20e714b0 .param/l "S_RUN_INTERMEDIATE_1" 1 5 23, C4<0101>;
P_0000018c20e714e8 .param/l "S_RUN_INTERMEDIATE_2" 1 5 24, C4<0110>;
P_0000018c20e71520 .param/l "depth" 1 5 16, +C4<000000000000000000000000000000010000>;
L_0000018c20ee5e00 .functor OR 1, v0000018c20f6e810_0, v0000018c20f6ebd0_0, C4<0>, C4<0>;
L_0000018c20ee62d0 .functor AND 1, L_0000018c20f70070, v0000018c20f6ec70_0, C4<1>, C4<1>;
L_0000018c20ee6340 .functor AND 1, v0000018c20f70430_0, L_0000018c20f6f7b0, C4<1>, C4<1>;
L_0000018c20ee5700 .functor OR 1, v0000018c20f6e810_0, v0000018c20f6ebd0_0, C4<0>, C4<0>;
L_0000018c20ee5af0 .functor OR 1, v0000018c20f6e810_0, v0000018c20f6ebd0_0, C4<0>, C4<0>;
L_0000018c20ee5850 .functor OR 1, L_0000018c20f6fb70, L_0000018c20f70250, C4<0>, C4<0>;
L_0000018c20ee5930 .functor OR 1, L_0000018c20ee5850, L_0000018c20f70570, C4<0>, C4<0>;
v0000018c20f6ada0_0 .net *"_ivl_1", 0 0, L_0000018c20ee5e00;  1 drivers
o0000018c20f14408 .functor BUFZ 5, C4<zzzzz>; HiZ drive
; Elide local net with no drivers, v0000018c20f6daa0_0 name=_ivl_10
v0000018c20f6d640_0 .net *"_ivl_15", 0 0, L_0000018c20f6f7b0;  1 drivers
v0000018c20f6d280_0 .net *"_ivl_16", 0 0, L_0000018c20ee6340;  1 drivers
o0000018c20f14498 .functor BUFZ 5, C4<zzzzz>; HiZ drive
; Elide local net with no drivers, v0000018c20f6da00_0 name=_ivl_18
L_0000018c20f72260 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018c20f6d000_0 .net/2u *"_ivl_2", 4 0, L_0000018c20f72260;  1 drivers
v0000018c20f6d0a0_0 .net *"_ivl_23", 0 0, L_0000018c20ee5700;  1 drivers
L_0000018c20f722a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018c20f6d140_0 .net/2s *"_ivl_24", 1 0, L_0000018c20f722a8;  1 drivers
L_0000018c20f722f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000018c20f6d780_0 .net/2s *"_ivl_26", 1 0, L_0000018c20f722f0;  1 drivers
v0000018c20f6d1e0_0 .net *"_ivl_28", 1 0, L_0000018c20f704d0;  1 drivers
v0000018c20f6cce0_0 .net *"_ivl_32", 0 0, L_0000018c20ee5af0;  1 drivers
L_0000018c20f72338 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000018c20f6d6e0_0 .net/2u *"_ivl_34", 3 0, L_0000018c20f72338;  1 drivers
v0000018c20f6cc40_0 .net *"_ivl_36", 0 0, L_0000018c20f6fb70;  1 drivers
L_0000018c20f72380 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0000018c20f6d500_0 .net/2u *"_ivl_38", 3 0, L_0000018c20f72380;  1 drivers
v0000018c20f6cb00_0 .net *"_ivl_40", 0 0, L_0000018c20f70250;  1 drivers
v0000018c20f6cf60_0 .net *"_ivl_42", 0 0, L_0000018c20ee5850;  1 drivers
L_0000018c20f723c8 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0000018c20f6db40_0 .net/2u *"_ivl_44", 3 0, L_0000018c20f723c8;  1 drivers
v0000018c20f6d460_0 .net *"_ivl_46", 0 0, L_0000018c20f70570;  1 drivers
v0000018c20f6d8c0_0 .net *"_ivl_48", 0 0, L_0000018c20ee5930;  1 drivers
v0000018c20f6dbe0_0 .net *"_ivl_50", 4 0, L_0000018c20f6f350;  1 drivers
L_0000018c20f72410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018c20f6d320_0 .net *"_ivl_53", 0 0, L_0000018c20f72410;  1 drivers
v0000018c20f6d3c0_0 .net *"_ivl_54", 4 0, L_0000018c20f70890;  1 drivers
L_0000018c20f72458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018c20f6d820_0 .net *"_ivl_57", 0 0, L_0000018c20f72458;  1 drivers
v0000018c20f6cba0_0 .net *"_ivl_58", 4 0, L_0000018c20f70390;  1 drivers
v0000018c20f6d5a0_0 .net *"_ivl_60", 4 0, L_0000018c20f70610;  1 drivers
v0000018c20f6ce20_0 .net *"_ivl_7", 0 0, L_0000018c20f70070;  1 drivers
v0000018c20f6de60_0 .net *"_ivl_8", 0 0, L_0000018c20ee62d0;  1 drivers
v0000018c20f6d960_0 .net "addr", 3 0, v0000018c20f6f170_0;  alias, 1 drivers
v0000018c20f6dc80_0 .net "clk", 0 0, v0000018c20f6e630_0;  alias, 1 drivers
v0000018c20f6dd20_0 .net "data_in", 4 0, v0000018c20f6f0d0_0;  alias, 1 drivers
v0000018c20f6ddc0_0 .net "data_mem", 4 0, L_0000018c20f6e3b0;  1 drivers
v0000018c20f6df00_0 .net "data_out", 4 0, L_0000018c20f701b0;  alias, 1 drivers
v0000018c20f6dfa0_0 .var "dp_done", 0 0;
v0000018c20f6e040_0 .net "gre", 4 0, L_0000018c20f70d90;  1 drivers
v0000018c20f6cec0_0 .var "in1", 4 0;
v0000018c20f6c9c0_0 .var "in2", 4 0;
v0000018c20f6ca60_0 .var "in3", 4 0;
v0000018c20f6cd80_0 .net "mem_addr", 3 0, L_0000018c20f6ed10;  1 drivers
RS_0000018c20f14228 .resolv tri, L_0000018c20f6f210, L_0000018c20f70750;
v0000018c20f70110_0 .net8 "mem_data", 4 0, RS_0000018c20f14228;  2 drivers
v0000018c20f6e1d0_0 .var "mn", 4 0;
v0000018c20f6f8f0_0 .var "mx", 4 0;
v0000018c20f70430_0 .var "re", 0 0;
v0000018c20f6e310_0 .net "reset", 0 0, v0000018c20f6e810_0;  alias, 1 drivers
v0000018c20f6fe90_0 .var "resetAddr", 4 0;
v0000018c20f6edb0_0 .net "resetComplete", 0 0, L_0000018c20f6e8b0;  alias, 1 drivers
v0000018c20f6ebd0_0 .var "resetting", 0 0;
v0000018c20f6ff30_0 .net "sm", 4 0, L_0000018c20fc7690;  1 drivers
v0000018c20f70930_0 .net "state", 3 0, v0000018c20ee0830_0;  alias, 1 drivers
v0000018c20f6fc10_0 .var "temp_addr", 3 0;
v0000018c20f6ffd0_0 .net "tmp_1", 4 0, L_0000018c20f71510;  1 drivers
v0000018c20f6ee50_0 .net "tmp_2", 4 0, L_0000018c20fc7230;  1 drivers
v0000018c20f6ec70_0 .var "we", 0 0;
L_0000018c20f6e3b0 .functor MUXZ 5, v0000018c20f6f0d0_0, L_0000018c20f72260, L_0000018c20ee5e00, C4<>;
L_0000018c20f70070 .reduce/nor v0000018c20f70430_0;
L_0000018c20f6f210 .functor MUXZ 5, o0000018c20f14408, L_0000018c20f6e3b0, L_0000018c20ee62d0, C4<>;
L_0000018c20f6f7b0 .reduce/nor v0000018c20f6ec70_0;
L_0000018c20f701b0 .functor MUXZ 5, o0000018c20f14498, RS_0000018c20f14228, L_0000018c20ee6340, C4<>;
L_0000018c20f704d0 .functor MUXZ 2, L_0000018c20f722f0, L_0000018c20f722a8, L_0000018c20ee5700, C4<>;
L_0000018c20f6e8b0 .part L_0000018c20f704d0, 0, 1;
L_0000018c20f6fb70 .cmp/eq 4, v0000018c20ee0830_0, L_0000018c20f72338;
L_0000018c20f70250 .cmp/eq 4, v0000018c20ee0830_0, L_0000018c20f72380;
L_0000018c20f70570 .cmp/eq 4, v0000018c20ee0830_0, L_0000018c20f723c8;
L_0000018c20f6f350 .concat [ 4 1 0 0], v0000018c20f6fc10_0, L_0000018c20f72410;
L_0000018c20f70890 .concat [ 4 1 0 0], v0000018c20f6f170_0, L_0000018c20f72458;
L_0000018c20f70390 .functor MUXZ 5, L_0000018c20f70890, L_0000018c20f6f350, L_0000018c20ee5930, C4<>;
L_0000018c20f70610 .functor MUXZ 5, L_0000018c20f70390, v0000018c20f6fe90_0, L_0000018c20ee5af0, C4<>;
L_0000018c20f6ed10 .part L_0000018c20f70610, 0, 4;
S_0000018c20e71560 .scope module, "cmp" "comparator" 5 63, 6 38 0, S_0000018c20e77990;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "A";
    .port_info 1 /INPUT 5 "B";
    .port_info 2 /OUTPUT 5 "greater";
    .port_info 3 /OUTPUT 5 "smaller";
L_0000018c20ee5a10 .functor XNOR 1, L_0000018c20f707f0, L_0000018c20f6f3f0, C4<0>, C4<0>;
L_0000018c20fbacd0 .functor XNOR 1, L_0000018c20f6f5d0, L_0000018c20f6e950, C4<0>, C4<0>;
L_0000018c20fba8e0 .functor XNOR 1, L_0000018c20f6eb30, L_0000018c20f6f490, C4<0>, C4<0>;
L_0000018c20fbad40 .functor XNOR 1, L_0000018c20f6f530, L_0000018c20f6f670, C4<0>, C4<0>;
L_0000018c20fba1e0 .functor XNOR 1, L_0000018c20f6f710, L_0000018c20f6f850, C4<0>, C4<0>;
L_0000018c20fba6b0 .functor NOT 1, L_0000018c20f71650, C4<0>, C4<0>, C4<0>;
L_0000018c20fba3a0 .functor NOT 1, L_0000018c20f709d0, C4<0>, C4<0>, C4<0>;
L_0000018c20fbac60 .functor NOT 1, L_0000018c20f70c50, C4<0>, C4<0>, C4<0>;
L_0000018c20fbab80 .functor NOT 1, L_0000018c20f71330, C4<0>, C4<0>, C4<0>;
L_0000018c20fbafe0 .functor NOT 1, L_0000018c20f71290, C4<0>, C4<0>, C4<0>;
L_0000018c20fbaf00 .functor AND 1, L_0000018c20f713d0, L_0000018c20fba6b0, C4<1>, C4<1>;
L_0000018c20fba9c0 .functor AND 1, L_0000018c20f71dd0, L_0000018c20fba3a0, C4<1>, C4<1>;
L_0000018c20fba480 .functor AND 1, L_0000018c20f71790, L_0000018c20fbac60, C4<1>, C4<1>;
L_0000018c20fba2c0 .functor AND 1, L_0000018c20f718d0, L_0000018c20fbab80, C4<1>, C4<1>;
L_0000018c20fba870 .functor AND 1, L_0000018c20f70bb0, L_0000018c20fbafe0, C4<1>, C4<1>;
L_0000018c20fba950 .functor AND 1, L_0000018c20fba1e0, L_0000018c20fba2c0, C4<1>, C4<1>;
L_0000018c20fbaaa0 .functor AND 1, L_0000018c20fba1e0, L_0000018c20fbad40, C4<1>, C4<1>;
L_0000018c20fba250 .functor AND 1, L_0000018c20fbaaa0, L_0000018c20fba480, C4<1>, C4<1>;
L_0000018c20fba330 .functor AND 1, L_0000018c20fbaaa0, L_0000018c20fba8e0, C4<1>, C4<1>;
L_0000018c20fbadb0 .functor AND 1, L_0000018c20fba330, L_0000018c20fba9c0, C4<1>, C4<1>;
L_0000018c20fbb0c0 .functor AND 1, L_0000018c20fba330, L_0000018c20fbacd0, C4<1>, C4<1>;
L_0000018c20fba410 .functor AND 1, L_0000018c20fbb0c0, L_0000018c20fbaf00, C4<1>, C4<1>;
L_0000018c20fba640 .functor OR 1, L_0000018c20fba870, L_0000018c20fba950, C4<0>, C4<0>;
L_0000018c20fba4f0 .functor OR 1, L_0000018c20fba640, L_0000018c20fba250, C4<0>, C4<0>;
L_0000018c20fba560 .functor OR 1, L_0000018c20fba4f0, L_0000018c20fbadb0, C4<0>, C4<0>;
L_0000018c20fbaf70 .functor OR 1, L_0000018c20fba560, L_0000018c20fba410, C4<0>, C4<0>;
v0000018c20f61de0_0 .net "A", 4 0, v0000018c20f6cec0_0;  1 drivers
v0000018c20f62ec0_0 .net "A_gt_B", 0 0, L_0000018c20fbaf70;  1 drivers
v0000018c20f62420_0 .net "B", 4 0, v0000018c20f6c9c0_0;  1 drivers
v0000018c20f61660_0 .net *"_ivl_1", 0 0, L_0000018c20f707f0;  1 drivers
v0000018c20f621a0_0 .net *"_ivl_11", 0 0, L_0000018c20f6f490;  1 drivers
v0000018c20f61200_0 .net *"_ivl_13", 0 0, L_0000018c20f6f530;  1 drivers
v0000018c20f617a0_0 .net *"_ivl_15", 0 0, L_0000018c20f6f670;  1 drivers
v0000018c20f612a0_0 .net *"_ivl_17", 0 0, L_0000018c20f6f710;  1 drivers
v0000018c20f62b00_0 .net *"_ivl_19", 0 0, L_0000018c20f6f850;  1 drivers
v0000018c20f61fc0_0 .net *"_ivl_21", 0 0, L_0000018c20f71650;  1 drivers
v0000018c20f618e0_0 .net *"_ivl_23", 0 0, L_0000018c20f709d0;  1 drivers
v0000018c20f62100_0 .net *"_ivl_25", 0 0, L_0000018c20f70c50;  1 drivers
v0000018c20f61840_0 .net *"_ivl_27", 0 0, L_0000018c20f71330;  1 drivers
v0000018c20f62600_0 .net *"_ivl_29", 0 0, L_0000018c20f71290;  1 drivers
v0000018c20f626a0_0 .net *"_ivl_3", 0 0, L_0000018c20f6f3f0;  1 drivers
v0000018c20f61980_0 .net *"_ivl_31", 0 0, L_0000018c20f713d0;  1 drivers
v0000018c20f62740_0 .net *"_ivl_33", 0 0, L_0000018c20f71dd0;  1 drivers
v0000018c20f62ce0_0 .net *"_ivl_35", 0 0, L_0000018c20f71790;  1 drivers
v0000018c20f627e0_0 .net *"_ivl_37", 0 0, L_0000018c20f718d0;  1 drivers
v0000018c20f62f60_0 .net *"_ivl_39", 0 0, L_0000018c20f70bb0;  1 drivers
v0000018c20f61a20_0 .net *"_ivl_5", 0 0, L_0000018c20f6f5d0;  1 drivers
v0000018c20f62d80_0 .net *"_ivl_7", 0 0, L_0000018c20f6e950;  1 drivers
v0000018c20f62a60_0 .net *"_ivl_9", 0 0, L_0000018c20f6eb30;  1 drivers
v0000018c20f62e20_0 .net "eq0", 0 0, L_0000018c20ee5a10;  1 drivers
v0000018c20f63000_0 .net "eq1", 0 0, L_0000018c20fbacd0;  1 drivers
v0000018c20f65300_0 .net "eq2", 0 0, L_0000018c20fba8e0;  1 drivers
v0000018c20f64720_0 .net "eq3", 0 0, L_0000018c20fbad40;  1 drivers
v0000018c20f65da0_0 .net "eq4", 0 0, L_0000018c20fba1e0;  1 drivers
v0000018c20f65d00_0 .net "eq4_and_eq3", 0 0, L_0000018c20fbaaa0;  1 drivers
v0000018c20f65260_0 .net "eq4_and_gt3", 0 0, L_0000018c20fba950;  1 drivers
v0000018c20f649a0_0 .net "eq4_eq3_and_eq2", 0 0, L_0000018c20fba330;  1 drivers
v0000018c20f64d60_0 .net "eq4_eq3_and_gt2", 0 0, L_0000018c20fba250;  1 drivers
v0000018c20f64680_0 .net "eq4_eq3_eq2_and_eq1", 0 0, L_0000018c20fbb0c0;  1 drivers
v0000018c20f65bc0_0 .net "eq4_eq3_eq2_and_gt1", 0 0, L_0000018c20fbadb0;  1 drivers
v0000018c20f64e00_0 .net "eq4_eq3_eq2_eq1_and_gt0", 0 0, L_0000018c20fba410;  1 drivers
v0000018c20f65440_0 .net "greater", 4 0, L_0000018c20f70d90;  alias, 1 drivers
v0000018c20f64ea0_0 .net "gt0", 0 0, L_0000018c20fbaf00;  1 drivers
v0000018c20f64a40_0 .net "gt1", 0 0, L_0000018c20fba9c0;  1 drivers
v0000018c20f65ee0_0 .net "gt2", 0 0, L_0000018c20fba480;  1 drivers
v0000018c20f65800_0 .net "gt3", 0 0, L_0000018c20fba2c0;  1 drivers
v0000018c20f65e40_0 .net "gt4", 0 0, L_0000018c20fba870;  1 drivers
v0000018c20f654e0_0 .net "not_B0", 0 0, L_0000018c20fba6b0;  1 drivers
v0000018c20f64f40_0 .net "not_B1", 0 0, L_0000018c20fba3a0;  1 drivers
v0000018c20f64b80_0 .net "not_B2", 0 0, L_0000018c20fbac60;  1 drivers
v0000018c20f65760_0 .net "not_B3", 0 0, L_0000018c20fbab80;  1 drivers
v0000018c20f658a0_0 .net "not_B4", 0 0, L_0000018c20fbafe0;  1 drivers
v0000018c20f653a0_0 .net "or_temp1", 0 0, L_0000018c20fba640;  1 drivers
v0000018c20f64fe0_0 .net "or_temp2", 0 0, L_0000018c20fba4f0;  1 drivers
v0000018c20f64c20_0 .net "or_temp3", 0 0, L_0000018c20fba560;  1 drivers
v0000018c20f651c0_0 .net "smaller", 4 0, L_0000018c20f71510;  alias, 1 drivers
L_0000018c20f707f0 .part v0000018c20f6cec0_0, 0, 1;
L_0000018c20f6f3f0 .part v0000018c20f6c9c0_0, 0, 1;
L_0000018c20f6f5d0 .part v0000018c20f6cec0_0, 1, 1;
L_0000018c20f6e950 .part v0000018c20f6c9c0_0, 1, 1;
L_0000018c20f6eb30 .part v0000018c20f6cec0_0, 2, 1;
L_0000018c20f6f490 .part v0000018c20f6c9c0_0, 2, 1;
L_0000018c20f6f530 .part v0000018c20f6cec0_0, 3, 1;
L_0000018c20f6f670 .part v0000018c20f6c9c0_0, 3, 1;
L_0000018c20f6f710 .part v0000018c20f6cec0_0, 4, 1;
L_0000018c20f6f850 .part v0000018c20f6c9c0_0, 4, 1;
L_0000018c20f71650 .part v0000018c20f6c9c0_0, 0, 1;
L_0000018c20f709d0 .part v0000018c20f6c9c0_0, 1, 1;
L_0000018c20f70c50 .part v0000018c20f6c9c0_0, 2, 1;
L_0000018c20f71330 .part v0000018c20f6c9c0_0, 3, 1;
L_0000018c20f71290 .part v0000018c20f6c9c0_0, 4, 1;
L_0000018c20f713d0 .part v0000018c20f6cec0_0, 0, 1;
L_0000018c20f71dd0 .part v0000018c20f6cec0_0, 1, 1;
L_0000018c20f71790 .part v0000018c20f6cec0_0, 2, 1;
L_0000018c20f718d0 .part v0000018c20f6cec0_0, 3, 1;
L_0000018c20f70bb0 .part v0000018c20f6cec0_0, 4, 1;
S_0000018c20e6a770 .scope module, "greater_mux" "mux_2to1_5bit" 6 106, 6 23 0, S_0000018c20e71560;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in0";
    .port_info 1 /INPUT 5 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
v0000018c20f0d560_0 .net "in0", 4 0, v0000018c20f6c9c0_0;  alias, 1 drivers
v0000018c20f0de20_0 .net "in1", 4 0, v0000018c20f6cec0_0;  alias, 1 drivers
v0000018c20f0d9c0_0 .net "out", 4 0, L_0000018c20f70d90;  alias, 1 drivers
v0000018c20f0da60_0 .net "sel", 0 0, L_0000018c20fbaf70;  alias, 1 drivers
L_0000018c20f715b0 .part v0000018c20f6c9c0_0, 0, 1;
L_0000018c20f71a10 .part v0000018c20f6cec0_0, 0, 1;
L_0000018c20f72050 .part v0000018c20f6c9c0_0, 1, 1;
L_0000018c20f70cf0 .part v0000018c20f6cec0_0, 1, 1;
L_0000018c20f70f70 .part v0000018c20f6c9c0_0, 2, 1;
L_0000018c20f71b50 .part v0000018c20f6cec0_0, 2, 1;
L_0000018c20f71010 .part v0000018c20f6c9c0_0, 3, 1;
L_0000018c20f71bf0 .part v0000018c20f6cec0_0, 3, 1;
L_0000018c20f71470 .part v0000018c20f6c9c0_0, 4, 1;
L_0000018c20f71e70 .part v0000018c20f6cec0_0, 4, 1;
LS_0000018c20f70d90_0_0 .concat8 [ 1 1 1 1], L_0000018c20fba720, L_0000018c20fbb050, L_0000018c20fbe730, L_0000018c20fbd700;
LS_0000018c20f70d90_0_4 .concat8 [ 1 0 0 0], L_0000018c20fbe7a0;
L_0000018c20f70d90 .concat8 [ 4 1 0 0], LS_0000018c20f70d90_0_0, LS_0000018c20f70d90_0_4;
S_0000018c20e6a900 .scope module, "mux0" "mux_2to1" 6 30, 6 2 0, S_0000018c20e6a770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000018c20fba5d0 .functor NOT 1, L_0000018c20fbaf70, C4<0>, C4<0>, C4<0>;
L_0000018c20fbae20 .functor AND 1, L_0000018c20f715b0, L_0000018c20fba5d0, C4<1>, C4<1>;
L_0000018c20fbaa30 .functor AND 1, L_0000018c20f71a10, L_0000018c20fbaf70, C4<1>, C4<1>;
L_0000018c20fba720 .functor OR 1, L_0000018c20fbae20, L_0000018c20fbaa30, C4<0>, C4<0>;
v0000018c20ee10f0_0 .net "and_in0", 0 0, L_0000018c20fbae20;  1 drivers
v0000018c20ec4560_0 .net "and_in1", 0 0, L_0000018c20fbaa30;  1 drivers
v0000018c20ec46a0_0 .net "in0", 0 0, L_0000018c20f715b0;  1 drivers
v0000018c20f0dec0_0 .net "in1", 0 0, L_0000018c20f71a10;  1 drivers
v0000018c20f0d240_0 .net "not_sel", 0 0, L_0000018c20fba5d0;  1 drivers
v0000018c20f0c7a0_0 .net "out", 0 0, L_0000018c20fba720;  1 drivers
v0000018c20f0d920_0 .net "sel", 0 0, L_0000018c20fbaf70;  alias, 1 drivers
S_0000018c20e8dce0 .scope module, "mux1" "mux_2to1" 6 31, 6 2 0, S_0000018c20e6a770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000018c20fba790 .functor NOT 1, L_0000018c20fbaf70, C4<0>, C4<0>, C4<0>;
L_0000018c20fbae90 .functor AND 1, L_0000018c20f72050, L_0000018c20fba790, C4<1>, C4<1>;
L_0000018c20fba800 .functor AND 1, L_0000018c20f70cf0, L_0000018c20fbaf70, C4<1>, C4<1>;
L_0000018c20fbb050 .functor OR 1, L_0000018c20fbae90, L_0000018c20fba800, C4<0>, C4<0>;
v0000018c20f0cd40_0 .net "and_in0", 0 0, L_0000018c20fbae90;  1 drivers
v0000018c20f0d2e0_0 .net "and_in1", 0 0, L_0000018c20fba800;  1 drivers
v0000018c20f0cde0_0 .net "in0", 0 0, L_0000018c20f72050;  1 drivers
v0000018c20f0d7e0_0 .net "in1", 0 0, L_0000018c20f70cf0;  1 drivers
v0000018c20f0ce80_0 .net "not_sel", 0 0, L_0000018c20fba790;  1 drivers
v0000018c20f0c840_0 .net "out", 0 0, L_0000018c20fbb050;  1 drivers
v0000018c20f0cac0_0 .net "sel", 0 0, L_0000018c20fbaf70;  alias, 1 drivers
S_0000018c20e8de70 .scope module, "mux2" "mux_2to1" 6 32, 6 2 0, S_0000018c20e6a770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000018c20fbab10 .functor NOT 1, L_0000018c20fbaf70, C4<0>, C4<0>, C4<0>;
L_0000018c20fbabf0 .functor AND 1, L_0000018c20f70f70, L_0000018c20fbab10, C4<1>, C4<1>;
L_0000018c20fbe810 .functor AND 1, L_0000018c20f71b50, L_0000018c20fbaf70, C4<1>, C4<1>;
L_0000018c20fbe730 .functor OR 1, L_0000018c20fbabf0, L_0000018c20fbe810, C4<0>, C4<0>;
v0000018c20f0c5c0_0 .net "and_in0", 0 0, L_0000018c20fbabf0;  1 drivers
v0000018c20f0d380_0 .net "and_in1", 0 0, L_0000018c20fbe810;  1 drivers
v0000018c20f0cf20_0 .net "in0", 0 0, L_0000018c20f70f70;  1 drivers
v0000018c20f0d1a0_0 .net "in1", 0 0, L_0000018c20f71b50;  1 drivers
v0000018c20f0cfc0_0 .net "not_sel", 0 0, L_0000018c20fbab10;  1 drivers
v0000018c20f0c8e0_0 .net "out", 0 0, L_0000018c20fbe730;  1 drivers
v0000018c20f0d880_0 .net "sel", 0 0, L_0000018c20fbaf70;  alias, 1 drivers
S_0000018c20e983f0 .scope module, "mux3" "mux_2to1" 6 33, 6 2 0, S_0000018c20e6a770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000018c20fbe880 .functor NOT 1, L_0000018c20fbaf70, C4<0>, C4<0>, C4<0>;
L_0000018c20fbdcb0 .functor AND 1, L_0000018c20f71010, L_0000018c20fbe880, C4<1>, C4<1>;
L_0000018c20fbea40 .functor AND 1, L_0000018c20f71bf0, L_0000018c20fbaf70, C4<1>, C4<1>;
L_0000018c20fbd700 .functor OR 1, L_0000018c20fbdcb0, L_0000018c20fbea40, C4<0>, C4<0>;
v0000018c20f0cb60_0 .net "and_in0", 0 0, L_0000018c20fbdcb0;  1 drivers
v0000018c20f0d060_0 .net "and_in1", 0 0, L_0000018c20fbea40;  1 drivers
v0000018c20f0cca0_0 .net "in0", 0 0, L_0000018c20f71010;  1 drivers
v0000018c20f0c480_0 .net "in1", 0 0, L_0000018c20f71bf0;  1 drivers
v0000018c20f0c340_0 .net "not_sel", 0 0, L_0000018c20fbe880;  1 drivers
v0000018c20f0d100_0 .net "out", 0 0, L_0000018c20fbd700;  1 drivers
v0000018c20f0d600_0 .net "sel", 0 0, L_0000018c20fbaf70;  alias, 1 drivers
S_0000018c20e98580 .scope module, "mux4" "mux_2to1" 6 34, 6 2 0, S_0000018c20e6a770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000018c20fbf1b0 .functor NOT 1, L_0000018c20fbaf70, C4<0>, C4<0>, C4<0>;
L_0000018c20fbf060 .functor AND 1, L_0000018c20f71470, L_0000018c20fbf1b0, C4<1>, C4<1>;
L_0000018c20fbe2d0 .functor AND 1, L_0000018c20f71e70, L_0000018c20fbaf70, C4<1>, C4<1>;
L_0000018c20fbe7a0 .functor OR 1, L_0000018c20fbf060, L_0000018c20fbe2d0, C4<0>, C4<0>;
v0000018c20f0cc00_0 .net "and_in0", 0 0, L_0000018c20fbf060;  1 drivers
v0000018c20f0d420_0 .net "and_in1", 0 0, L_0000018c20fbe2d0;  1 drivers
v0000018c20f0d6a0_0 .net "in0", 0 0, L_0000018c20f71470;  1 drivers
v0000018c20f0c980_0 .net "in1", 0 0, L_0000018c20f71e70;  1 drivers
v0000018c20f0ca20_0 .net "not_sel", 0 0, L_0000018c20fbf1b0;  1 drivers
v0000018c20f0d4c0_0 .net "out", 0 0, L_0000018c20fbe7a0;  1 drivers
v0000018c20f0d740_0 .net "sel", 0 0, L_0000018c20fbaf70;  alias, 1 drivers
S_0000018c20e06680 .scope module, "smaller_mux" "mux_2to1_5bit" 6 107, 6 23 0, S_0000018c20e71560;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in0";
    .port_info 1 /INPUT 5 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
v0000018c20f61e80_0 .net "in0", 4 0, v0000018c20f6cec0_0;  alias, 1 drivers
v0000018c20f62380_0 .net "in1", 4 0, v0000018c20f6c9c0_0;  alias, 1 drivers
v0000018c20f61f20_0 .net "out", 4 0, L_0000018c20f71510;  alias, 1 drivers
v0000018c20f615c0_0 .net "sel", 0 0, L_0000018c20fbaf70;  alias, 1 drivers
L_0000018c20f716f0 .part v0000018c20f6cec0_0, 0, 1;
L_0000018c20f71c90 .part v0000018c20f6c9c0_0, 0, 1;
L_0000018c20f70e30 .part v0000018c20f6cec0_0, 1, 1;
L_0000018c20f70b10 .part v0000018c20f6c9c0_0, 1, 1;
L_0000018c20f710b0 .part v0000018c20f6cec0_0, 2, 1;
L_0000018c20f71150 .part v0000018c20f6c9c0_0, 2, 1;
L_0000018c20f71830 .part v0000018c20f6cec0_0, 3, 1;
L_0000018c20f71970 .part v0000018c20f6c9c0_0, 3, 1;
L_0000018c20f71ab0 .part v0000018c20f6cec0_0, 4, 1;
L_0000018c20f71d30 .part v0000018c20f6c9c0_0, 4, 1;
LS_0000018c20f71510_0_0 .concat8 [ 1 1 1 1], L_0000018c20fbdee0, L_0000018c20fbdf50, L_0000018c20fbda10, L_0000018c20fbe490;
LS_0000018c20f71510_0_4 .concat8 [ 1 0 0 0], L_0000018c20fbd930;
L_0000018c20f71510 .concat8 [ 4 1 0 0], LS_0000018c20f71510_0_0, LS_0000018c20f71510_0_4;
S_0000018c20e06810 .scope module, "mux0" "mux_2to1" 6 30, 6 2 0, S_0000018c20e06680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000018c20fbd850 .functor NOT 1, L_0000018c20fbaf70, C4<0>, C4<0>, C4<0>;
L_0000018c20fbe8f0 .functor AND 1, L_0000018c20f716f0, L_0000018c20fbd850, C4<1>, C4<1>;
L_0000018c20fbde70 .functor AND 1, L_0000018c20f71c90, L_0000018c20fbaf70, C4<1>, C4<1>;
L_0000018c20fbdee0 .functor OR 1, L_0000018c20fbe8f0, L_0000018c20fbde70, C4<0>, C4<0>;
v0000018c20f0db00_0 .net "and_in0", 0 0, L_0000018c20fbe8f0;  1 drivers
v0000018c20f0dc40_0 .net "and_in1", 0 0, L_0000018c20fbde70;  1 drivers
v0000018c20f0dba0_0 .net "in0", 0 0, L_0000018c20f716f0;  1 drivers
v0000018c20f0c660_0 .net "in1", 0 0, L_0000018c20f71c90;  1 drivers
v0000018c20f0c160_0 .net "not_sel", 0 0, L_0000018c20fbd850;  1 drivers
v0000018c20f0e000_0 .net "out", 0 0, L_0000018c20fbdee0;  1 drivers
v0000018c20f0dce0_0 .net "sel", 0 0, L_0000018c20fbaf70;  alias, 1 drivers
S_0000018c20e069a0 .scope module, "mux1" "mux_2to1" 6 31, 6 2 0, S_0000018c20e06680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000018c20fbe110 .functor NOT 1, L_0000018c20fbaf70, C4<0>, C4<0>, C4<0>;
L_0000018c20fbd8c0 .functor AND 1, L_0000018c20f70e30, L_0000018c20fbe110, C4<1>, C4<1>;
L_0000018c20fbf0d0 .functor AND 1, L_0000018c20f70b10, L_0000018c20fbaf70, C4<1>, C4<1>;
L_0000018c20fbdf50 .functor OR 1, L_0000018c20fbd8c0, L_0000018c20fbf0d0, C4<0>, C4<0>;
v0000018c20f0dd80_0 .net "and_in0", 0 0, L_0000018c20fbd8c0;  1 drivers
v0000018c20f0df60_0 .net "and_in1", 0 0, L_0000018c20fbf0d0;  1 drivers
v0000018c20f0c200_0 .net "in0", 0 0, L_0000018c20f70e30;  1 drivers
v0000018c20f0c2a0_0 .net "in1", 0 0, L_0000018c20f70b10;  1 drivers
v0000018c20f0c3e0_0 .net "not_sel", 0 0, L_0000018c20fbe110;  1 drivers
v0000018c20f0c520_0 .net "out", 0 0, L_0000018c20fbdf50;  1 drivers
v0000018c20f0c700_0 .net "sel", 0 0, L_0000018c20fbaf70;  alias, 1 drivers
S_0000018c20f0e120 .scope module, "mux2" "mux_2to1" 6 32, 6 2 0, S_0000018c20e06680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000018c20fbda80 .functor NOT 1, L_0000018c20fbaf70, C4<0>, C4<0>, C4<0>;
L_0000018c20fbd690 .functor AND 1, L_0000018c20f710b0, L_0000018c20fbda80, C4<1>, C4<1>;
L_0000018c20fbd7e0 .functor AND 1, L_0000018c20f71150, L_0000018c20fbaf70, C4<1>, C4<1>;
L_0000018c20fbda10 .functor OR 1, L_0000018c20fbd690, L_0000018c20fbd7e0, C4<0>, C4<0>;
v0000018c20f61340_0 .net "and_in0", 0 0, L_0000018c20fbd690;  1 drivers
v0000018c20f62240_0 .net "and_in1", 0 0, L_0000018c20fbd7e0;  1 drivers
v0000018c20f622e0_0 .net "in0", 0 0, L_0000018c20f710b0;  1 drivers
v0000018c20f61ac0_0 .net "in1", 0 0, L_0000018c20f71150;  1 drivers
v0000018c20f62920_0 .net "not_sel", 0 0, L_0000018c20fbda80;  1 drivers
v0000018c20f61480_0 .net "out", 0 0, L_0000018c20fbda10;  1 drivers
v0000018c20f61ca0_0 .net "sel", 0 0, L_0000018c20fbaf70;  alias, 1 drivers
S_0000018c20f0e2b0 .scope module, "mux3" "mux_2to1" 6 33, 6 2 0, S_0000018c20e06680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000018c20fbe260 .functor NOT 1, L_0000018c20fbaf70, C4<0>, C4<0>, C4<0>;
L_0000018c20fbeab0 .functor AND 1, L_0000018c20f71830, L_0000018c20fbe260, C4<1>, C4<1>;
L_0000018c20fbe960 .functor AND 1, L_0000018c20f71970, L_0000018c20fbaf70, C4<1>, C4<1>;
L_0000018c20fbe490 .functor OR 1, L_0000018c20fbeab0, L_0000018c20fbe960, C4<0>, C4<0>;
v0000018c20f61700_0 .net "and_in0", 0 0, L_0000018c20fbeab0;  1 drivers
v0000018c20f613e0_0 .net "and_in1", 0 0, L_0000018c20fbe960;  1 drivers
v0000018c20f629c0_0 .net "in0", 0 0, L_0000018c20f71830;  1 drivers
v0000018c20f61d40_0 .net "in1", 0 0, L_0000018c20f71970;  1 drivers
v0000018c20f62560_0 .net "not_sel", 0 0, L_0000018c20fbe260;  1 drivers
v0000018c20f62880_0 .net "out", 0 0, L_0000018c20fbe490;  1 drivers
v0000018c20f61c00_0 .net "sel", 0 0, L_0000018c20fbaf70;  alias, 1 drivers
S_0000018c20f63170 .scope module, "mux4" "mux_2to1" 6 34, 6 2 0, S_0000018c20e06680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000018c20fbe340 .functor NOT 1, L_0000018c20fbaf70, C4<0>, C4<0>, C4<0>;
L_0000018c20fbdfc0 .functor AND 1, L_0000018c20f71ab0, L_0000018c20fbe340, C4<1>, C4<1>;
L_0000018c20fbdc40 .functor AND 1, L_0000018c20f71d30, L_0000018c20fbaf70, C4<1>, C4<1>;
L_0000018c20fbd930 .functor OR 1, L_0000018c20fbdfc0, L_0000018c20fbdc40, C4<0>, C4<0>;
v0000018c20f61b60_0 .net "and_in0", 0 0, L_0000018c20fbdfc0;  1 drivers
v0000018c20f62060_0 .net "and_in1", 0 0, L_0000018c20fbdc40;  1 drivers
v0000018c20f62c40_0 .net "in0", 0 0, L_0000018c20f71ab0;  1 drivers
v0000018c20f62ba0_0 .net "in1", 0 0, L_0000018c20f71d30;  1 drivers
v0000018c20f624c0_0 .net "not_sel", 0 0, L_0000018c20fbe340;  1 drivers
v0000018c20f61160_0 .net "out", 0 0, L_0000018c20fbd930;  1 drivers
v0000018c20f61520_0 .net "sel", 0 0, L_0000018c20fbaf70;  alias, 1 drivers
S_0000018c20f63300 .scope module, "cmp_2" "comparator" 5 69, 6 38 0, S_0000018c20e77990;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "A";
    .port_info 1 /INPUT 5 "B";
    .port_info 2 /OUTPUT 5 "greater";
    .port_info 3 /OUTPUT 5 "smaller";
L_0000018c20fbe570 .functor XNOR 1, L_0000018c20f711f0, L_0000018c20f70a70, C4<0>, C4<0>;
L_0000018c20fbe9d0 .functor XNOR 1, L_0000018c20f71f10, L_0000018c20f71fb0, C4<0>, C4<0>;
L_0000018c20fbe5e0 .functor XNOR 1, L_0000018c20f70ed0, L_0000018c20fc79b0, C4<0>, C4<0>;
L_0000018c20fbeb20 .functor XNOR 1, L_0000018c20fc7a50, L_0000018c20fc6650, C4<0>, C4<0>;
L_0000018c20fbd770 .functor XNOR 1, L_0000018c20fc7af0, L_0000018c20fc6470, C4<0>, C4<0>;
L_0000018c20fbd9a0 .functor NOT 1, L_0000018c20fc6830, C4<0>, C4<0>, C4<0>;
L_0000018c20fbe3b0 .functor NOT 1, L_0000018c20fc72d0, C4<0>, C4<0>, C4<0>;
L_0000018c20fbe500 .functor NOT 1, L_0000018c20fc6510, C4<0>, C4<0>, C4<0>;
L_0000018c20fbeff0 .functor NOT 1, L_0000018c20fc65b0, C4<0>, C4<0>, C4<0>;
L_0000018c20fbe030 .functor NOT 1, L_0000018c20fc66f0, C4<0>, C4<0>, C4<0>;
L_0000018c20fbdaf0 .functor AND 1, L_0000018c20fc7550, L_0000018c20fbd9a0, C4<1>, C4<1>;
L_0000018c20fbdb60 .functor AND 1, L_0000018c20fc6790, L_0000018c20fbe3b0, C4<1>, C4<1>;
L_0000018c20fbdbd0 .functor AND 1, L_0000018c20fc6c90, L_0000018c20fbe500, C4<1>, C4<1>;
L_0000018c20fbdd20 .functor AND 1, L_0000018c20fc7730, L_0000018c20fbeff0, C4<1>, C4<1>;
L_0000018c20fbeb90 .functor AND 1, L_0000018c20fc6d30, L_0000018c20fbe030, C4<1>, C4<1>;
L_0000018c20fbf140 .functor AND 1, L_0000018c20fbd770, L_0000018c20fbdd20, C4<1>, C4<1>;
L_0000018c20fbec00 .functor AND 1, L_0000018c20fbd770, L_0000018c20fbeb20, C4<1>, C4<1>;
L_0000018c20fbd620 .functor AND 1, L_0000018c20fbec00, L_0000018c20fbdbd0, C4<1>, C4<1>;
L_0000018c20fbef80 .functor AND 1, L_0000018c20fbec00, L_0000018c20fbe5e0, C4<1>, C4<1>;
L_0000018c20fbee30 .functor AND 1, L_0000018c20fbef80, L_0000018c20fbdb60, C4<1>, C4<1>;
L_0000018c20fbec70 .functor AND 1, L_0000018c20fbef80, L_0000018c20fbe9d0, C4<1>, C4<1>;
L_0000018c20fbece0 .functor AND 1, L_0000018c20fbec70, L_0000018c20fbdaf0, C4<1>, C4<1>;
L_0000018c20fbde00 .functor OR 1, L_0000018c20fbeb90, L_0000018c20fbf140, C4<0>, C4<0>;
L_0000018c20fbe0a0 .functor OR 1, L_0000018c20fbde00, L_0000018c20fbd620, C4<0>, C4<0>;
L_0000018c20fbe180 .functor OR 1, L_0000018c20fbe0a0, L_0000018c20fbee30, C4<0>, C4<0>;
L_0000018c20fbdd90 .functor OR 1, L_0000018c20fbe180, L_0000018c20fbece0, C4<0>, C4<0>;
v0000018c20f6c600_0 .net "A", 4 0, v0000018c20f6ca60_0;  1 drivers
v0000018c20f6b480_0 .net "A_gt_B", 0 0, L_0000018c20fbdd90;  1 drivers
v0000018c20f6b2a0_0 .net "B", 4 0, v0000018c20f6c9c0_0;  alias, 1 drivers
v0000018c20f6c920_0 .net *"_ivl_1", 0 0, L_0000018c20f711f0;  1 drivers
v0000018c20f6a620_0 .net *"_ivl_11", 0 0, L_0000018c20fc79b0;  1 drivers
v0000018c20f6b7a0_0 .net *"_ivl_13", 0 0, L_0000018c20fc7a50;  1 drivers
v0000018c20f6a580_0 .net *"_ivl_15", 0 0, L_0000018c20fc6650;  1 drivers
v0000018c20f6ac60_0 .net *"_ivl_17", 0 0, L_0000018c20fc7af0;  1 drivers
v0000018c20f6b200_0 .net *"_ivl_19", 0 0, L_0000018c20fc6470;  1 drivers
v0000018c20f6b840_0 .net *"_ivl_21", 0 0, L_0000018c20fc6830;  1 drivers
v0000018c20f6a6c0_0 .net *"_ivl_23", 0 0, L_0000018c20fc72d0;  1 drivers
v0000018c20f6bac0_0 .net *"_ivl_25", 0 0, L_0000018c20fc6510;  1 drivers
v0000018c20f6c6a0_0 .net *"_ivl_27", 0 0, L_0000018c20fc65b0;  1 drivers
v0000018c20f6c240_0 .net *"_ivl_29", 0 0, L_0000018c20fc66f0;  1 drivers
v0000018c20f6a760_0 .net *"_ivl_3", 0 0, L_0000018c20f70a70;  1 drivers
v0000018c20f6af80_0 .net *"_ivl_31", 0 0, L_0000018c20fc7550;  1 drivers
v0000018c20f6c7e0_0 .net *"_ivl_33", 0 0, L_0000018c20fc6790;  1 drivers
v0000018c20f6a300_0 .net *"_ivl_35", 0 0, L_0000018c20fc6c90;  1 drivers
v0000018c20f6b340_0 .net *"_ivl_37", 0 0, L_0000018c20fc7730;  1 drivers
v0000018c20f6b520_0 .net *"_ivl_39", 0 0, L_0000018c20fc6d30;  1 drivers
v0000018c20f6c560_0 .net *"_ivl_5", 0 0, L_0000018c20f71f10;  1 drivers
v0000018c20f6c420_0 .net *"_ivl_7", 0 0, L_0000018c20f71fb0;  1 drivers
v0000018c20f6a800_0 .net *"_ivl_9", 0 0, L_0000018c20f70ed0;  1 drivers
v0000018c20f6b8e0_0 .net "eq0", 0 0, L_0000018c20fbe570;  1 drivers
v0000018c20f6c880_0 .net "eq1", 0 0, L_0000018c20fbe9d0;  1 drivers
v0000018c20f6b980_0 .net "eq2", 0 0, L_0000018c20fbe5e0;  1 drivers
v0000018c20f6a1c0_0 .net "eq3", 0 0, L_0000018c20fbeb20;  1 drivers
v0000018c20f6b660_0 .net "eq4", 0 0, L_0000018c20fbd770;  1 drivers
v0000018c20f6a8a0_0 .net "eq4_and_eq3", 0 0, L_0000018c20fbec00;  1 drivers
v0000018c20f6bb60_0 .net "eq4_and_gt3", 0 0, L_0000018c20fbf140;  1 drivers
v0000018c20f6b3e0_0 .net "eq4_eq3_and_eq2", 0 0, L_0000018c20fbef80;  1 drivers
v0000018c20f6b5c0_0 .net "eq4_eq3_and_gt2", 0 0, L_0000018c20fbd620;  1 drivers
v0000018c20f6ae40_0 .net "eq4_eq3_eq2_and_eq1", 0 0, L_0000018c20fbec70;  1 drivers
v0000018c20f6bf20_0 .net "eq4_eq3_eq2_and_gt1", 0 0, L_0000018c20fbee30;  1 drivers
v0000018c20f6a260_0 .net "eq4_eq3_eq2_eq1_and_gt0", 0 0, L_0000018c20fbece0;  1 drivers
v0000018c20f6a3a0_0 .net "greater", 4 0, L_0000018c20fc7230;  alias, 1 drivers
v0000018c20f6be80_0 .net "gt0", 0 0, L_0000018c20fbdaf0;  1 drivers
v0000018c20f6a440_0 .net "gt1", 0 0, L_0000018c20fbdb60;  1 drivers
v0000018c20f6ba20_0 .net "gt2", 0 0, L_0000018c20fbdbd0;  1 drivers
v0000018c20f6bc00_0 .net "gt3", 0 0, L_0000018c20fbdd20;  1 drivers
v0000018c20f6a940_0 .net "gt4", 0 0, L_0000018c20fbeb90;  1 drivers
v0000018c20f6b020_0 .net "not_B0", 0 0, L_0000018c20fbd9a0;  1 drivers
v0000018c20f6bca0_0 .net "not_B1", 0 0, L_0000018c20fbe3b0;  1 drivers
v0000018c20f6a4e0_0 .net "not_B2", 0 0, L_0000018c20fbe500;  1 drivers
v0000018c20f6a9e0_0 .net "not_B3", 0 0, L_0000018c20fbeff0;  1 drivers
v0000018c20f6aa80_0 .net "not_B4", 0 0, L_0000018c20fbe030;  1 drivers
v0000018c20f6bd40_0 .net "or_temp1", 0 0, L_0000018c20fbde00;  1 drivers
v0000018c20f6ab20_0 .net "or_temp2", 0 0, L_0000018c20fbe0a0;  1 drivers
v0000018c20f6bde0_0 .net "or_temp3", 0 0, L_0000018c20fbe180;  1 drivers
v0000018c20f6c380_0 .net "smaller", 4 0, L_0000018c20fc7690;  alias, 1 drivers
L_0000018c20f711f0 .part v0000018c20f6ca60_0, 0, 1;
L_0000018c20f70a70 .part v0000018c20f6c9c0_0, 0, 1;
L_0000018c20f71f10 .part v0000018c20f6ca60_0, 1, 1;
L_0000018c20f71fb0 .part v0000018c20f6c9c0_0, 1, 1;
L_0000018c20f70ed0 .part v0000018c20f6ca60_0, 2, 1;
L_0000018c20fc79b0 .part v0000018c20f6c9c0_0, 2, 1;
L_0000018c20fc7a50 .part v0000018c20f6ca60_0, 3, 1;
L_0000018c20fc6650 .part v0000018c20f6c9c0_0, 3, 1;
L_0000018c20fc7af0 .part v0000018c20f6ca60_0, 4, 1;
L_0000018c20fc6470 .part v0000018c20f6c9c0_0, 4, 1;
L_0000018c20fc6830 .part v0000018c20f6c9c0_0, 0, 1;
L_0000018c20fc72d0 .part v0000018c20f6c9c0_0, 1, 1;
L_0000018c20fc6510 .part v0000018c20f6c9c0_0, 2, 1;
L_0000018c20fc65b0 .part v0000018c20f6c9c0_0, 3, 1;
L_0000018c20fc66f0 .part v0000018c20f6c9c0_0, 4, 1;
L_0000018c20fc7550 .part v0000018c20f6ca60_0, 0, 1;
L_0000018c20fc6790 .part v0000018c20f6ca60_0, 1, 1;
L_0000018c20fc6c90 .part v0000018c20f6ca60_0, 2, 1;
L_0000018c20fc7730 .part v0000018c20f6ca60_0, 3, 1;
L_0000018c20fc6d30 .part v0000018c20f6ca60_0, 4, 1;
S_0000018c20f63df0 .scope module, "greater_mux" "mux_2to1_5bit" 6 106, 6 23 0, S_0000018c20f63300;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in0";
    .port_info 1 /INPUT 5 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
v0000018c20f67bd0_0 .net "in0", 4 0, v0000018c20f6c9c0_0;  alias, 1 drivers
v0000018c20f66370_0 .net "in1", 4 0, v0000018c20f6ca60_0;  alias, 1 drivers
v0000018c20f66190_0 .net "out", 4 0, L_0000018c20fc7230;  alias, 1 drivers
v0000018c20f664b0_0 .net "sel", 0 0, L_0000018c20fbdd90;  alias, 1 drivers
L_0000018c20fc68d0 .part v0000018c20f6c9c0_0, 0, 1;
L_0000018c20fc74b0 .part v0000018c20f6ca60_0, 0, 1;
L_0000018c20fc7910 .part v0000018c20f6c9c0_0, 1, 1;
L_0000018c20fc6970 .part v0000018c20f6ca60_0, 1, 1;
L_0000018c20fc7050 .part v0000018c20f6c9c0_0, 2, 1;
L_0000018c20fc70f0 .part v0000018c20f6ca60_0, 2, 1;
L_0000018c20fc77d0 .part v0000018c20f6c9c0_0, 3, 1;
L_0000018c20fc6b50 .part v0000018c20f6ca60_0, 3, 1;
L_0000018c20fc6a10 .part v0000018c20f6c9c0_0, 4, 1;
L_0000018c20fc7190 .part v0000018c20f6ca60_0, 4, 1;
LS_0000018c20fc7230_0_0 .concat8 [ 1 1 1 1], L_0000018c20fbe6c0, L_0000018c20fbef10, L_0000018c20fbf530, L_0000018c20fbf290;
LS_0000018c20fc7230_0_4 .concat8 [ 1 0 0 0], L_0000018c20fc9c10;
L_0000018c20fc7230 .concat8 [ 4 1 0 0], LS_0000018c20fc7230_0_0, LS_0000018c20fc7230_0_4;
S_0000018c20f63f80 .scope module, "mux0" "mux_2to1" 6 30, 6 2 0, S_0000018c20f63df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000018c20fbe1f0 .functor NOT 1, L_0000018c20fbdd90, C4<0>, C4<0>, C4<0>;
L_0000018c20fbe420 .functor AND 1, L_0000018c20fc68d0, L_0000018c20fbe1f0, C4<1>, C4<1>;
L_0000018c20fbe650 .functor AND 1, L_0000018c20fc74b0, L_0000018c20fbdd90, C4<1>, C4<1>;
L_0000018c20fbe6c0 .functor OR 1, L_0000018c20fbe420, L_0000018c20fbe650, C4<0>, C4<0>;
v0000018c20f64cc0_0 .net "and_in0", 0 0, L_0000018c20fbe420;  1 drivers
v0000018c20f644a0_0 .net "and_in1", 0 0, L_0000018c20fbe650;  1 drivers
v0000018c20f64540_0 .net "in0", 0 0, L_0000018c20fc68d0;  1 drivers
v0000018c20f65580_0 .net "in1", 0 0, L_0000018c20fc74b0;  1 drivers
v0000018c20f65c60_0 .net "not_sel", 0 0, L_0000018c20fbe1f0;  1 drivers
v0000018c20f64360_0 .net "out", 0 0, L_0000018c20fbe6c0;  1 drivers
v0000018c20f64860_0 .net "sel", 0 0, L_0000018c20fbdd90;  alias, 1 drivers
S_0000018c20f63c60 .scope module, "mux1" "mux_2to1" 6 31, 6 2 0, S_0000018c20f63df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000018c20fbeea0 .functor NOT 1, L_0000018c20fbdd90, C4<0>, C4<0>, C4<0>;
L_0000018c20fbed50 .functor AND 1, L_0000018c20fc7910, L_0000018c20fbeea0, C4<1>, C4<1>;
L_0000018c20fbedc0 .functor AND 1, L_0000018c20fc6970, L_0000018c20fbdd90, C4<1>, C4<1>;
L_0000018c20fbef10 .functor OR 1, L_0000018c20fbed50, L_0000018c20fbedc0, C4<0>, C4<0>;
v0000018c20f645e0_0 .net "and_in0", 0 0, L_0000018c20fbed50;  1 drivers
v0000018c20f64ae0_0 .net "and_in1", 0 0, L_0000018c20fbedc0;  1 drivers
v0000018c20f65080_0 .net "in0", 0 0, L_0000018c20fc7910;  1 drivers
v0000018c20f65120_0 .net "in1", 0 0, L_0000018c20fc6970;  1 drivers
v0000018c20f65620_0 .net "not_sel", 0 0, L_0000018c20fbeea0;  1 drivers
v0000018c20f64900_0 .net "out", 0 0, L_0000018c20fbef10;  1 drivers
v0000018c20f656c0_0 .net "sel", 0 0, L_0000018c20fbdd90;  alias, 1 drivers
S_0000018c20f63490 .scope module, "mux2" "mux_2to1" 6 32, 6 2 0, S_0000018c20f63df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000018c20fbf3e0 .functor NOT 1, L_0000018c20fbdd90, C4<0>, C4<0>, C4<0>;
L_0000018c20fbf450 .functor AND 1, L_0000018c20fc7050, L_0000018c20fbf3e0, C4<1>, C4<1>;
L_0000018c20fbf370 .functor AND 1, L_0000018c20fc70f0, L_0000018c20fbdd90, C4<1>, C4<1>;
L_0000018c20fbf530 .functor OR 1, L_0000018c20fbf450, L_0000018c20fbf370, C4<0>, C4<0>;
v0000018c20f65b20_0 .net "and_in0", 0 0, L_0000018c20fbf450;  1 drivers
v0000018c20f65940_0 .net "and_in1", 0 0, L_0000018c20fbf370;  1 drivers
v0000018c20f659e0_0 .net "in0", 0 0, L_0000018c20fc7050;  1 drivers
v0000018c20f647c0_0 .net "in1", 0 0, L_0000018c20fc70f0;  1 drivers
v0000018c20f65f80_0 .net "not_sel", 0 0, L_0000018c20fbf3e0;  1 drivers
v0000018c20f66020_0 .net "out", 0 0, L_0000018c20fbf530;  1 drivers
v0000018c20f65a80_0 .net "sel", 0 0, L_0000018c20fbdd90;  alias, 1 drivers
S_0000018c20f63ad0 .scope module, "mux3" "mux_2to1" 6 33, 6 2 0, S_0000018c20f63df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000018c20fbf4c0 .functor NOT 1, L_0000018c20fbdd90, C4<0>, C4<0>, C4<0>;
L_0000018c20fbf220 .functor AND 1, L_0000018c20fc77d0, L_0000018c20fbf4c0, C4<1>, C4<1>;
L_0000018c20fbf300 .functor AND 1, L_0000018c20fc6b50, L_0000018c20fbdd90, C4<1>, C4<1>;
L_0000018c20fbf290 .functor OR 1, L_0000018c20fbf220, L_0000018c20fbf300, C4<0>, C4<0>;
v0000018c20f64180_0 .net "and_in0", 0 0, L_0000018c20fbf220;  1 drivers
v0000018c20f64220_0 .net "and_in1", 0 0, L_0000018c20fbf300;  1 drivers
v0000018c20f642c0_0 .net "in0", 0 0, L_0000018c20fc77d0;  1 drivers
v0000018c20f64400_0 .net "in1", 0 0, L_0000018c20fc6b50;  1 drivers
v0000018c20f66910_0 .net "not_sel", 0 0, L_0000018c20fbf4c0;  1 drivers
v0000018c20f662d0_0 .net "out", 0 0, L_0000018c20fbf290;  1 drivers
v0000018c20f67770_0 .net "sel", 0 0, L_0000018c20fbdd90;  alias, 1 drivers
S_0000018c20f63620 .scope module, "mux4" "mux_2to1" 6 34, 6 2 0, S_0000018c20f63df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000018c20fc96d0 .functor NOT 1, L_0000018c20fbdd90, C4<0>, C4<0>, C4<0>;
L_0000018c20fc86a0 .functor AND 1, L_0000018c20fc6a10, L_0000018c20fc96d0, C4<1>, C4<1>;
L_0000018c20fc8780 .functor AND 1, L_0000018c20fc7190, L_0000018c20fbdd90, C4<1>, C4<1>;
L_0000018c20fc9c10 .functor OR 1, L_0000018c20fc86a0, L_0000018c20fc8780, C4<0>, C4<0>;
v0000018c20f66ff0_0 .net "and_in0", 0 0, L_0000018c20fc86a0;  1 drivers
v0000018c20f67e50_0 .net "and_in1", 0 0, L_0000018c20fc8780;  1 drivers
v0000018c20f66af0_0 .net "in0", 0 0, L_0000018c20fc6a10;  1 drivers
v0000018c20f67090_0 .net "in1", 0 0, L_0000018c20fc7190;  1 drivers
v0000018c20f669b0_0 .net "not_sel", 0 0, L_0000018c20fc96d0;  1 drivers
v0000018c20f674f0_0 .net "out", 0 0, L_0000018c20fc9c10;  1 drivers
v0000018c20f68030_0 .net "sel", 0 0, L_0000018c20fbdd90;  alias, 1 drivers
S_0000018c20f63940 .scope module, "smaller_mux" "mux_2to1_5bit" 6 107, 6 23 0, S_0000018c20f63300;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in0";
    .port_info 1 /INPUT 5 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
v0000018c20f67db0_0 .net "in0", 4 0, v0000018c20f6ca60_0;  alias, 1 drivers
v0000018c20f6aee0_0 .net "in1", 4 0, v0000018c20f6c9c0_0;  alias, 1 drivers
v0000018c20f6c4c0_0 .net "out", 4 0, L_0000018c20fc7690;  alias, 1 drivers
v0000018c20f6c740_0 .net "sel", 0 0, L_0000018c20fbdd90;  alias, 1 drivers
L_0000018c20fc6dd0 .part v0000018c20f6ca60_0, 0, 1;
L_0000018c20fc7370 .part v0000018c20f6c9c0_0, 0, 1;
L_0000018c20fc7870 .part v0000018c20f6ca60_0, 1, 1;
L_0000018c20fc6ab0 .part v0000018c20f6c9c0_0, 1, 1;
L_0000018c20fc6e70 .part v0000018c20f6ca60_0, 2, 1;
L_0000018c20fc6bf0 .part v0000018c20f6c9c0_0, 2, 1;
L_0000018c20fc6f10 .part v0000018c20f6ca60_0, 3, 1;
L_0000018c20fc6fb0 .part v0000018c20f6c9c0_0, 3, 1;
L_0000018c20fc7410 .part v0000018c20f6ca60_0, 4, 1;
L_0000018c20fc75f0 .part v0000018c20f6c9c0_0, 4, 1;
LS_0000018c20fc7690_0_0 .concat8 [ 1 1 1 1], L_0000018c20fc82b0, L_0000018c20fc8b70, L_0000018c20fc84e0, L_0000018c20fc93c0;
LS_0000018c20fc7690_0_4 .concat8 [ 1 0 0 0], L_0000018c20fc8470;
L_0000018c20fc7690 .concat8 [ 4 1 0 0], LS_0000018c20fc7690_0_0, LS_0000018c20fc7690_0_4;
S_0000018c20f637b0 .scope module, "mux0" "mux_2to1" 6 30, 6 2 0, S_0000018c20f63940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000018c20fc8080 .functor NOT 1, L_0000018c20fbdd90, C4<0>, C4<0>, C4<0>;
L_0000018c20fc9890 .functor AND 1, L_0000018c20fc6dd0, L_0000018c20fc8080, C4<1>, C4<1>;
L_0000018c20fc9660 .functor AND 1, L_0000018c20fc7370, L_0000018c20fbdd90, C4<1>, C4<1>;
L_0000018c20fc82b0 .functor OR 1, L_0000018c20fc9890, L_0000018c20fc9660, C4<0>, C4<0>;
v0000018c20f673b0_0 .net "and_in0", 0 0, L_0000018c20fc9890;  1 drivers
v0000018c20f66550_0 .net "and_in1", 0 0, L_0000018c20fc9660;  1 drivers
v0000018c20f67590_0 .net "in0", 0 0, L_0000018c20fc6dd0;  1 drivers
v0000018c20f67ef0_0 .net "in1", 0 0, L_0000018c20fc7370;  1 drivers
v0000018c20f66e10_0 .net "not_sel", 0 0, L_0000018c20fc8080;  1 drivers
v0000018c20f67f90_0 .net "out", 0 0, L_0000018c20fc82b0;  1 drivers
v0000018c20f66410_0 .net "sel", 0 0, L_0000018c20fbdd90;  alias, 1 drivers
S_0000018c20f695f0 .scope module, "mux1" "mux_2to1" 6 31, 6 2 0, S_0000018c20f63940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000018c20fc8be0 .functor NOT 1, L_0000018c20fbdd90, C4<0>, C4<0>, C4<0>;
L_0000018c20fc9040 .functor AND 1, L_0000018c20fc7870, L_0000018c20fc8be0, C4<1>, C4<1>;
L_0000018c20fc9200 .functor AND 1, L_0000018c20fc6ab0, L_0000018c20fbdd90, C4<1>, C4<1>;
L_0000018c20fc8b70 .functor OR 1, L_0000018c20fc9040, L_0000018c20fc9200, C4<0>, C4<0>;
v0000018c20f66f50_0 .net "and_in0", 0 0, L_0000018c20fc9040;  1 drivers
v0000018c20f67130_0 .net "and_in1", 0 0, L_0000018c20fc9200;  1 drivers
v0000018c20f67d10_0 .net "in0", 0 0, L_0000018c20fc7870;  1 drivers
v0000018c20f67c70_0 .net "in1", 0 0, L_0000018c20fc6ab0;  1 drivers
v0000018c20f67630_0 .net "not_sel", 0 0, L_0000018c20fc8be0;  1 drivers
v0000018c20f66230_0 .net "out", 0 0, L_0000018c20fc8b70;  1 drivers
v0000018c20f66730_0 .net "sel", 0 0, L_0000018c20fbdd90;  alias, 1 drivers
S_0000018c20f68e20 .scope module, "mux2" "mux_2to1" 6 32, 6 2 0, S_0000018c20f63940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000018c20fc9350 .functor NOT 1, L_0000018c20fbdd90, C4<0>, C4<0>, C4<0>;
L_0000018c20fc99e0 .functor AND 1, L_0000018c20fc6e70, L_0000018c20fc9350, C4<1>, C4<1>;
L_0000018c20fc92e0 .functor AND 1, L_0000018c20fc6bf0, L_0000018c20fbdd90, C4<1>, C4<1>;
L_0000018c20fc84e0 .functor OR 1, L_0000018c20fc99e0, L_0000018c20fc92e0, C4<0>, C4<0>;
v0000018c20f67950_0 .net "and_in0", 0 0, L_0000018c20fc99e0;  1 drivers
v0000018c20f67270_0 .net "and_in1", 0 0, L_0000018c20fc92e0;  1 drivers
v0000018c20f671d0_0 .net "in0", 0 0, L_0000018c20fc6e70;  1 drivers
v0000018c20f667d0_0 .net "in1", 0 0, L_0000018c20fc6bf0;  1 drivers
v0000018c20f665f0_0 .net "not_sel", 0 0, L_0000018c20fc9350;  1 drivers
v0000018c20f67450_0 .net "out", 0 0, L_0000018c20fc84e0;  1 drivers
v0000018c20f67310_0 .net "sel", 0 0, L_0000018c20fbdd90;  alias, 1 drivers
S_0000018c20f684c0 .scope module, "mux3" "mux_2to1" 6 33, 6 2 0, S_0000018c20f63940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000018c20fc8c50 .functor NOT 1, L_0000018c20fbdd90, C4<0>, C4<0>, C4<0>;
L_0000018c20fc8550 .functor AND 1, L_0000018c20fc6f10, L_0000018c20fc8c50, C4<1>, C4<1>;
L_0000018c20fc8710 .functor AND 1, L_0000018c20fc6fb0, L_0000018c20fbdd90, C4<1>, C4<1>;
L_0000018c20fc93c0 .functor OR 1, L_0000018c20fc8550, L_0000018c20fc8710, C4<0>, C4<0>;
v0000018c20f678b0_0 .net "and_in0", 0 0, L_0000018c20fc8550;  1 drivers
v0000018c20f66690_0 .net "and_in1", 0 0, L_0000018c20fc8710;  1 drivers
v0000018c20f66c30_0 .net "in0", 0 0, L_0000018c20fc6f10;  1 drivers
v0000018c20f66870_0 .net "in1", 0 0, L_0000018c20fc6fb0;  1 drivers
v0000018c20f676d0_0 .net "not_sel", 0 0, L_0000018c20fc8c50;  1 drivers
v0000018c20f66a50_0 .net "out", 0 0, L_0000018c20fc93c0;  1 drivers
v0000018c20f66eb0_0 .net "sel", 0 0, L_0000018c20fbdd90;  alias, 1 drivers
S_0000018c20f68650 .scope module, "mux4" "mux_2to1" 6 34, 6 2 0, S_0000018c20f63940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000018c20fc9a50 .functor NOT 1, L_0000018c20fbdd90, C4<0>, C4<0>, C4<0>;
L_0000018c20fc8ef0 .functor AND 1, L_0000018c20fc7410, L_0000018c20fc9a50, C4<1>, C4<1>;
L_0000018c20fc8fd0 .functor AND 1, L_0000018c20fc75f0, L_0000018c20fbdd90, C4<1>, C4<1>;
L_0000018c20fc8470 .functor OR 1, L_0000018c20fc8ef0, L_0000018c20fc8fd0, C4<0>, C4<0>;
v0000018c20f66b90_0 .net "and_in0", 0 0, L_0000018c20fc8ef0;  1 drivers
v0000018c20f67810_0 .net "and_in1", 0 0, L_0000018c20fc8fd0;  1 drivers
v0000018c20f66d70_0 .net "in0", 0 0, L_0000018c20fc7410;  1 drivers
v0000018c20f679f0_0 .net "in1", 0 0, L_0000018c20fc75f0;  1 drivers
v0000018c20f66cd0_0 .net "not_sel", 0 0, L_0000018c20fc9a50;  1 drivers
v0000018c20f67a90_0 .net "out", 0 0, L_0000018c20fc8470;  1 drivers
v0000018c20f67b30_0 .net "sel", 0 0, L_0000018c20fbdd90;  alias, 1 drivers
S_0000018c20f687e0 .scope module, "m" "mem" 5 51, 7 6 0, S_0000018c20e77990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "readEnable";
    .port_info 2 /INPUT 1 "writeEnable";
    .port_info 3 /INPUT 4 "addr";
    .port_info 4 /INOUT 5 "data";
P_0000018c20e08df0 .param/l "ADDR_WIDTH" 0 7 8, +C4<00000000000000000000000000000100>;
P_0000018c20e08e28 .param/l "DATA_WIDTH" 0 7 9, +C4<00000000000000000000000000000101>;
L_0000018c20ee59a0 .functor AND 1, v0000018c20f70430_0, L_0000018c20f706b0, C4<1>, C4<1>;
v0000018c20f6b0c0_0 .net *"_ivl_1", 0 0, L_0000018c20f706b0;  1 drivers
v0000018c20f6bfc0_0 .net *"_ivl_3", 0 0, L_0000018c20ee59a0;  1 drivers
o0000018c20f141c8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
; Elide local net with no drivers, v0000018c20f6c2e0_0 name=_ivl_4
v0000018c20f6c060_0 .net "addr", 3 0, L_0000018c20f6ed10;  alias, 1 drivers
v0000018c20f6abc0_0 .net "clk", 0 0, v0000018c20f6e630_0;  alias, 1 drivers
v0000018c20f6b700_0 .net8 "data", 4 0, RS_0000018c20f14228;  alias, 2 drivers
v0000018c20f6b160 .array "memory", 0 15, 4 0;
v0000018c20f6ad00_0 .net "readEnable", 0 0, v0000018c20f70430_0;  1 drivers
v0000018c20f6c100_0 .var "temp_data", 4 0;
v0000018c20f6c1a0_0 .net "writeEnable", 0 0, v0000018c20f6ec70_0;  1 drivers
E_0000018c20eea540 .event posedge, v0000018c20ee66d0_0;
L_0000018c20f706b0 .reduce/nor v0000018c20f6ec70_0;
L_0000018c20f70750 .functor MUXZ 5, o0000018c20f141c8, v0000018c20f6c100_0, L_0000018c20ee59a0, C4<>;
    .scope S_0000018c20e90840;
T_0 ;
    %wait E_0000018c20ee9a00;
    %load/vec4 v0000018c20ee6e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018c20ee0830_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018c20ee82f0_0;
    %pad/u 4;
    %assign/vec4 v0000018c20ee0830_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000018c20e90840;
T_1 ;
    %wait E_0000018c20eea240;
    %load/vec4 v0000018c20ee0830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000018c20ee82f0_0, 0, 3;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v0000018c20ee1a50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.12, 9;
    %load/vec4 v0000018c20ee6e50_0;
    %nor/r;
    %and;
T_1.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000018c20ee82f0_0, 0, 3;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0000018c20ee7df0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.16, 10;
    %load/vec4 v0000018c20ee1a50_0;
    %and;
T_1.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.15, 9;
    %load/vec4 v0000018c20ee6e50_0;
    %nor/r;
    %and;
T_1.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000018c20ee82f0_0, 0, 3;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000018c20ee82f0_0, 0, 3;
T_1.14 ;
T_1.11 ;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v0000018c20ee7350_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.17, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_1.18, 8;
T_1.17 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_1.18, 8;
 ; End of false expr.
    %blend;
T_1.18;
    %store/vec4 v0000018c20ee82f0_0, 0, 3;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000018c20ee82f0_0, 0, 3;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v0000018c20ee7df0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.19, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_1.20, 8;
T_1.19 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_1.20, 8;
 ; End of false expr.
    %blend;
T_1.20;
    %store/vec4 v0000018c20ee82f0_0, 0, 3;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0000018c20ee6770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.21, 8;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000018c20ee82f0_0, 0, 3;
    %jmp T_1.22;
T_1.21 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000018c20ee82f0_0, 0, 3;
T_1.22 ;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000018c20ee82f0_0, 0, 3;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0000018c20ee6770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.23, 8;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000018c20ee82f0_0, 0, 3;
    %jmp T_1.24;
T_1.23 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000018c20ee82f0_0, 0, 3;
T_1.24 ;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000018c20ee82f0_0, 0, 3;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000018c20f687e0;
T_2 ;
    %wait E_0000018c20eea540;
    %load/vec4 v0000018c20f6c1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000018c20f6b700_0;
    %load/vec4 v0000018c20f6c060_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018c20f6b160, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000018c20f6ad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000018c20f6c060_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000018c20f6b160, 4;
    %assign/vec4 v0000018c20f6c100_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000018c20e77990;
T_3 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000018c20f6fe90_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018c20f6fc10_0, 0, 4;
    %end;
    .thread T_3;
    .scope S_0000018c20e77990;
T_4 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000018c20f6f8f0_0, 0, 5;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0000018c20f6e1d0_0, 0, 5;
    %end;
    .thread T_4;
    .scope S_0000018c20e77990;
T_5 ;
    %wait E_0000018c20eea540;
    %load/vec4 v0000018c20f6e310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018c20f6fc10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c20f6ebd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018c20f6ec70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018c20f70430_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000018c20f6e1d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018c20f6f8f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000018c20f6ebd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %vpi_call 5 92 "$display", "reset at address %d", v0000018c20f6fe90_0 {0 0 0};
    %load/vec4 v0000018c20f6fe90_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018c20f6ebd0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0000018c20f6fe90_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000018c20f6fe90_0, 0;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000018c20e77990;
T_6 ;
    %wait E_0000018c20eea540;
    %load/vec4 v0000018c20f70930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c20f70430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c20f6ec70_0, 0, 1;
    %jmp T_6.8;
T_6.1 ;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c20f70430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c20f6ec70_0, 0, 1;
    %jmp T_6.8;
T_6.3 ;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c20f70430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c20f6ec70_0, 0, 1;
    %load/vec4 v0000018c20f6f8f0_0;
    %assign/vec4 v0000018c20f6cec0_0, 0;
    %load/vec4 v0000018c20f6e1d0_0;
    %assign/vec4 v0000018c20f6ca60_0, 0;
    %load/vec4 v0000018c20f70110_0;
    %assign/vec4 v0000018c20f6c9c0_0, 0;
    %jmp T_6.8;
T_6.5 ;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0000018c20f6e040_0;
    %assign/vec4 v0000018c20f6f8f0_0, 0;
    %load/vec4 v0000018c20f6ff30_0;
    %assign/vec4 v0000018c20f6e1d0_0, 0;
    %load/vec4 v0000018c20f6fc10_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_6.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c20f6dfa0_0, 0, 1;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0000018c20f6fc10_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000018c20f6fc10_0, 0;
T_6.10 ;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c20f70430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c20f6ec70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c20f6dfa0_0, 0, 1;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000018c20ef07d0;
T_7 ;
    %wait E_0000018c20ee9e00;
    %jmp T_7;
    .thread T_7;
    .scope S_0000018c20ef07d0;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0000018c20f6e630_0;
    %inv;
    %store/vec4 v0000018c20f6e630_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000018c20ef07d0;
T_9 ;
    %pushi/vec4 69696969, 0, 32;
    %store/vec4 v0000018c20f6fdf0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c20f6e630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c20f6e810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c20f702f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018c20f6f170_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000018c20f6f0d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c20f6e810_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c20f6e810_0, 0, 1;
    %delay 170000, 0;
    %vpi_call 2 54 "$display", "Writing data to memory..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c20f702f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018c20f6f170_0, 0, 4;
    %vpi_func 2 58 "$random" 32, v0000018c20f6fdf0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000018c20f6f0d0_0, 0, 5;
    %vpi_call 2 60 "$display", "Data write at address %d with value %d", v0000018c20f6f170_0, v0000018c20f6f0d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000018c20f6f170_0, 0, 4;
    %vpi_func 2 63 "$random" 32, v0000018c20f6fdf0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000018c20f6f0d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %vpi_call 2 65 "$display", "Data write at address %d with value %d", v0000018c20f6f170_0, v0000018c20f6f0d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000018c20f6f170_0, 0, 4;
    %vpi_func 2 68 "$random" 32, v0000018c20f6fdf0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000018c20f6f0d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %vpi_call 2 70 "$display", "Data write at address %d with value %d", v0000018c20f6f170_0, v0000018c20f6f0d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000018c20f6f170_0, 0, 4;
    %vpi_func 2 73 "$random" 32, v0000018c20f6fdf0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000018c20f6f0d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %vpi_call 2 75 "$display", "Data write at address %d with value %d", v0000018c20f6f170_0, v0000018c20f6f0d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000018c20f6f170_0, 0, 4;
    %vpi_func 2 78 "$random" 32, v0000018c20f6fdf0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000018c20f6f0d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %vpi_call 2 80 "$display", "Data write at address %d with value %d", v0000018c20f6f170_0, v0000018c20f6f0d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000018c20f6f170_0, 0, 4;
    %vpi_func 2 83 "$random" 32, v0000018c20f6fdf0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000018c20f6f0d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %vpi_call 2 85 "$display", "Data write at address %d with value %d", v0000018c20f6f170_0, v0000018c20f6f0d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000018c20f6f170_0, 0, 4;
    %vpi_func 2 88 "$random" 32, v0000018c20f6fdf0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000018c20f6f0d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %vpi_call 2 90 "$display", "Data write at address %d with value %d", v0000018c20f6f170_0, v0000018c20f6f0d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000018c20f6f170_0, 0, 4;
    %vpi_func 2 93 "$random" 32, v0000018c20f6fdf0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000018c20f6f0d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %vpi_call 2 95 "$display", "Data write at address %d with value %d", v0000018c20f6f170_0, v0000018c20f6f0d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000018c20f6f170_0, 0, 4;
    %vpi_func 2 98 "$random" 32, v0000018c20f6fdf0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000018c20f6f0d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %vpi_call 2 100 "$display", "Data write at address %d with value %d", v0000018c20f6f170_0, v0000018c20f6f0d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000018c20f6f170_0, 0, 4;
    %vpi_func 2 103 "$random" 32, v0000018c20f6fdf0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000018c20f6f0d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %vpi_call 2 105 "$display", "Data write at address %d with value %d", v0000018c20f6f170_0, v0000018c20f6f0d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000018c20f6f170_0, 0, 4;
    %vpi_func 2 108 "$random" 32, v0000018c20f6fdf0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000018c20f6f0d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %vpi_call 2 110 "$display", "Data write at address %d with value %d", v0000018c20f6f170_0, v0000018c20f6f0d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000018c20f6f170_0, 0, 4;
    %vpi_func 2 113 "$random" 32, v0000018c20f6fdf0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000018c20f6f0d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %vpi_call 2 115 "$display", "Data write at address %d with value %d", v0000018c20f6f170_0, v0000018c20f6f0d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000018c20f6f170_0, 0, 4;
    %vpi_func 2 118 "$random" 32, v0000018c20f6fdf0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000018c20f6f0d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %vpi_call 2 120 "$display", "Data write at address %d with value %d", v0000018c20f6f170_0, v0000018c20f6f0d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000018c20f6f170_0, 0, 4;
    %vpi_func 2 123 "$random" 32, v0000018c20f6fdf0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000018c20f6f0d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %vpi_call 2 125 "$display", "Data write at address %d with value %d", v0000018c20f6f170_0, v0000018c20f6f0d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000018c20f6f170_0, 0, 4;
    %vpi_func 2 128 "$random" 32, v0000018c20f6fdf0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000018c20f6f0d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %vpi_call 2 130 "$display", "Data write at address %d with value %d", v0000018c20f6f170_0, v0000018c20f6f0d0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000018c20f6f170_0, 0, 4;
    %vpi_func 2 133 "$random" 32, v0000018c20f6fdf0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000018c20f6f0d0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %vpi_call 2 135 "$display", "Data write at address %d with value %d", v0000018c20f6f170_0, v0000018c20f6f0d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c20f702f0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018c20f6e770_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000018c20f6f170_0, 0, 4;
    %delay 20000, 0;
    %vpi_call 2 144 "$display", "Reading data from memory..." {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 154 "$display", "data at various locations:" {0 0 0};
    %fork t_1, S_0000018c20ef4ea0;
    %jmp t_0;
    .scope S_0000018c20ef4ea0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018c20ee6bd0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000018c20ee6bd0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_9.1, 5;
    %load/vec4 v0000018c20ee6bd0_0;
    %pad/s 4;
    %store/vec4 v0000018c20f6f170_0, 0, 4;
    %delay 20000, 0;
    %vpi_call 2 158 "$display", "Data at address %d: %d", v0000018c20f6f170_0, v0000018c20f6e270_0 {0 0 0};
    %load/vec4 v0000018c20ee6bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018c20ee6bd0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .scope S_0000018c20ef07d0;
t_0 %join;
    %delay 480000, 0;
    %vpi_call 2 160 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000018c20ef07d0;
T_10 ;
    %vpi_call 2 164 "$dumpfile", "min_mex_tb.vcd" {0 0 0};
    %vpi_call 2 165 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018c20ef07d0 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    ".\maintb.vl";
    ".\min_mex.vl";
    ".\ctrl.vl";
    ".\dp.vl";
    ".\comparator.vl";
    ".\mem.vl";
