// Seed: 3500374849
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  assign id_3 = id_2[1'h0];
  id_4 :
  assert property (@(posedge id_4) id_4)
  else $display(1);
  assign id_3[1] = 1'h0;
  logic [7:0] id_5 = id_2;
  assign id_4 = {1 + id_4{id_4}};
  wire id_6, id_7;
  module_0(
      id_4, id_6, id_7, id_4, id_6
  );
endmodule
