module shifter (
    input a[16],
    input b[16],
    input alufn[2],
    output out[16]
  ) {

  always {
    case(alufn[1:0]){
      b00: out= a<<b;
      b01: out= a>>b;
      b11: out= $signed(a)>>>b;
    default:
       out=0;   
    }
  }
}
