DRAM scaling has encountered fundamental capacitor and leakage challenges as devices approach the sub-1z node~\cite{lee2020_dram, kim2021_dram}. 
Recent studies also emphasize the prospects of 3D DRAM integration for future high-density memory architectures~\cite{iedm2023_dram}.
