{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668711468124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668711468125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 15:57:48 2022 " "Processing started: Thu Nov 17 15:57:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668711468125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668711468125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto2_PSD -c projeto2_PSD " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto2_PSD -c projeto2_PSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668711468125 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668711468456 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668711468456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file elevador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elevador-projeto " "Found design unit 1: elevador-projeto" {  } { { "elevador.vhd" "" { Text "C:/Users/12681094/Documents/projeto2_PSD/elevador.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668711476319 ""} { "Info" "ISGN_ENTITY_NAME" "1 elevador " "Found entity 1: elevador" {  } { { "elevador.vhd" "" { Text "C:/Users/12681094/Documents/projeto2_PSD/elevador.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668711476319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668711476319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maq_refri.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maq_refri.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maq_refri-refri " "Found design unit 1: maq_refri-refri" {  } { { "maq_refri.vhd" "" { Text "C:/Users/12681094/Documents/projeto2_PSD/maq_refri.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668711476321 ""} { "Info" "ISGN_ENTITY_NAME" "1 maq_refri " "Found entity 1: maq_refri" {  } { { "maq_refri.vhd" "" { Text "C:/Users/12681094/Documents/projeto2_PSD/maq_refri.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668711476321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668711476321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_elevador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloco_elevador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bloco_elevador " "Found entity 1: bloco_elevador" {  } { { "bloco_elevador.bdf" "" { Schematic "C:/Users/12681094/Documents/projeto2_PSD/bloco_elevador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668711476322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668711476322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_maqrefri.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloco_maqrefri.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bloco_maqRefri " "Found entity 1: bloco_maqRefri" {  } { { "bloco_maqRefri.bdf" "" { Schematic "C:/Users/12681094/Documents/projeto2_PSD/bloco_maqRefri.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668711476323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668711476323 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bloco_maqRefri " "Elaborating entity \"bloco_maqRefri\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668711476352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maq_refri maq_refri:inst " "Elaborating entity \"maq_refri\" for hierarchy \"maq_refri:inst\"" {  } { { "bloco_maqRefri.bdf" "inst" { Schematic "C:/Users/12681094/Documents/projeto2_PSD/bloco_maqRefri.bdf" { { 136 320 504 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668711476353 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "liberado maq_refri.vhd(69) " "VHDL Process Statement warning at maq_refri.vhd(69): inferring latch(es) for signal or variable \"liberado\", which holds its previous value in one or more paths through the process" {  } { { "maq_refri.vhd" "" { Text "C:/Users/12681094/Documents/projeto2_PSD/maq_refri.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1668711476355 "|bloco_maqRefri|maq_refri:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "retornado maq_refri.vhd(69) " "VHDL Process Statement warning at maq_refri.vhd(69): inferring latch(es) for signal or variable \"retornado\", which holds its previous value in one or more paths through the process" {  } { { "maq_refri.vhd" "" { Text "C:/Users/12681094/Documents/projeto2_PSD/maq_refri.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1668711476355 "|bloco_maqRefri|maq_refri:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "retornado maq_refri.vhd(69) " "Inferred latch for \"retornado\" at maq_refri.vhd(69)" {  } { { "maq_refri.vhd" "" { Text "C:/Users/12681094/Documents/projeto2_PSD/maq_refri.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668711476357 "|bloco_maqRefri|maq_refri:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.v 1 1 " "Using design file debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/12681094/Documents/projeto2_PSD/debouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668711476378 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1668711476378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst3 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst3\"" {  } { { "bloco_maqRefri.bdf" "inst3" { Schematic "C:/Users/12681094/Documents/projeto2_PSD/bloco_maqRefri.bdf" { { -8 104 296 104 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668711476379 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.v(71) " "Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.v" "" { Text "C:/Users/12681094/Documents/projeto2_PSD/debouncer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668711476379 "|bloco_maqRefri|debouncer:inst3"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "maq_refri:inst\|retornado " "Latch maq_refri:inst\|retornado has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA maq_refri:inst\|estado " "Ports D and ENA on the latch are fed by the same signal maq_refri:inst\|estado" {  } { { "maq_refri.vhd" "" { Text "C:/Users/12681094/Documents/projeto2_PSD/maq_refri.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668711476830 ""}  } { { "maq_refri.vhd" "" { Text "C:/Users/12681094/Documents/projeto2_PSD/maq_refri.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668711476830 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:inst3\|out_key debouncer:inst3\|out_key~_emulated debouncer:inst3\|out_key~1 " "Register \"debouncer:inst3\|out_key\" is converted into an equivalent circuit using register \"debouncer:inst3\|out_key~_emulated\" and latch \"debouncer:inst3\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/12681094/Documents/projeto2_PSD/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668711476831 "|bloco_maqRefri|debouncer:inst3|out_key"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:inst3\|intermediate debouncer:inst3\|intermediate~_emulated debouncer:inst3\|out_key~1 " "Register \"debouncer:inst3\|intermediate\" is converted into an equivalent circuit using register \"debouncer:inst3\|intermediate~_emulated\" and latch \"debouncer:inst3\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/12681094/Documents/projeto2_PSD/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1668711476831 "|bloco_maqRefri|debouncer:inst3|intermediate"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1668711476831 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668711476959 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "maq_refri:inst\|soma\[31\] Low " "Register maq_refri:inst\|soma\[31\] will power up to Low" {  } { { "maq_refri.vhd" "" { Text "C:/Users/12681094/Documents/projeto2_PSD/maq_refri.vhd" 36 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1668711477076 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "maq_refri:inst\|soma\[0\] Low " "Register maq_refri:inst\|soma\[0\] will power up to Low" {  } { { "maq_refri.vhd" "" { Text "C:/Users/12681094/Documents/projeto2_PSD/maq_refri.vhd" 36 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1668711477076 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1668711477076 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668711477478 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668711477478 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "280 " "Implemented 280 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668711477512 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668711477512 ""} { "Info" "ICUT_CUT_TM_LCELLS" "271 " "Implemented 271 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668711477512 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668711477512 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668711477523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 15:57:57 2022 " "Processing ended: Thu Nov 17 15:57:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668711477523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668711477523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668711477523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668711477523 ""}
