// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "09/03/2023 13:08:03"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MIPS (
	clock,
	nextPC,
	instruction,
	aluResult,
	Zero_flag,
	regWriteData,
	canWriteReg);
input 	clock;
output 	[31:0] nextPC;
output 	[31:0] instruction;
output 	[31:0] aluResult;
output 	Zero_flag;
output 	[31:0] regWriteData;
output 	canWriteReg;

// Design Ports Information
// nextPC[0]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[3]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[4]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[5]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[6]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[7]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[8]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[9]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[10]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[11]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[12]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[13]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[14]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[15]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[16]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[17]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[18]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[19]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[20]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[21]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[22]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[23]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[24]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[25]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[26]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[27]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[28]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[29]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[30]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextPC[31]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[0]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[1]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[2]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[3]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[4]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[5]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[6]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[7]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[8]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[9]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[10]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[11]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[12]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[13]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[14]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[15]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[16]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[17]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[18]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[19]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[20]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[21]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[22]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[23]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[24]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[25]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[26]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[27]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[28]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[29]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[30]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[31]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[0]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[1]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[2]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[5]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[6]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[7]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[8]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[9]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[10]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[11]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[12]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[13]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[14]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[15]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[16]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[17]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[18]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[19]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[20]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[21]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[22]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[23]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[24]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[25]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[26]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[27]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[28]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[29]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[30]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[31]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Zero_flag	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[0]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[1]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[2]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[3]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[4]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[5]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[6]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[7]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[8]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[9]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[10]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[11]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[12]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[13]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[14]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[15]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[16]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[17]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[18]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[19]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[20]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[21]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[22]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[23]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[24]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[25]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[26]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[27]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[28]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[29]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[30]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWriteData[31]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// canWriteReg	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clock~input_o ;
wire \clock~inputCLKENA0_outclk ;
wire \nextInstruction|Add0~1_sumout ;
wire \nextInstruction|Add0~2 ;
wire \nextInstruction|Add0~5_sumout ;
wire \nextInstruction|Add0~6 ;
wire \nextInstruction|Add0~9_sumout ;
wire \nextInstruction|Add0~10 ;
wire \nextInstruction|Add0~13_sumout ;
wire \nextInstruction|Add0~14 ;
wire \nextInstruction|Add0~17_sumout ;
wire \nextInstruction|Add0~18 ;
wire \nextInstruction|Add0~21_sumout ;
wire \nextInstruction|Add0~22 ;
wire \nextInstruction|Add0~25_sumout ;
wire \nextInstruction|Add0~26 ;
wire \nextInstruction|Add0~29_sumout ;
wire \nextInstruction|Add0~30 ;
wire \nextInstruction|Add0~33_sumout ;
wire \nextInstruction|Add0~34 ;
wire \nextInstruction|Add0~37_sumout ;
wire \nextInstruction|Add0~38 ;
wire \nextInstruction|Add0~41_sumout ;
wire \nextInstruction|Add0~42 ;
wire \nextInstruction|Add0~45_sumout ;
wire \nextInstruction|Add0~46 ;
wire \nextInstruction|Add0~49_sumout ;
wire \nextInstruction|Add0~50 ;
wire \nextInstruction|Add0~53_sumout ;
wire \nextInstruction|Add0~54 ;
wire \nextInstruction|Add0~57_sumout ;
wire \nextInstruction|Add0~58 ;
wire \nextInstruction|Add0~61_sumout ;
wire \nextInstruction|Add0~62 ;
wire \nextInstruction|Add0~65_sumout ;
wire \nextInstruction|Add0~66 ;
wire \nextInstruction|Add0~69_sumout ;
wire \nextInstruction|Add0~70 ;
wire \nextInstruction|Add0~73_sumout ;
wire \nextInstruction|Add0~74 ;
wire \nextInstruction|Add0~77_sumout ;
wire \nextInstruction|Add0~78 ;
wire \nextInstruction|Add0~81_sumout ;
wire \nextInstruction|Add0~82 ;
wire \nextInstruction|Add0~85_sumout ;
wire \nextInstruction|Add0~86 ;
wire \nextInstruction|Add0~89_sumout ;
wire \nextInstruction|Add0~90 ;
wire \nextInstruction|Add0~93_sumout ;
wire \nextInstruction|Add0~94 ;
wire \nextInstruction|Add0~97_sumout ;
wire \nextInstruction|Add0~98 ;
wire \nextInstruction|Add0~101_sumout ;
wire \nextInstruction|Add0~102 ;
wire \nextInstruction|Add0~105_sumout ;
wire \nextInstruction|Add0~106 ;
wire \nextInstruction|Add0~109_sumout ;
wire \nextInstruction|Add0~110 ;
wire \nextInstruction|Add0~113_sumout ;
wire \nextInstruction|Add0~114 ;
wire \nextInstruction|Add0~117_sumout ;
wire \nextInstruction|Add0~118 ;
wire \nextInstruction|Add0~121_sumout ;
wire \nextInstruction|Add0~122 ;
wire \nextInstruction|Add0~125_sumout ;
wire \intMem|intMemory~0_combout ;
wire \intMem|instruction[0]~DUPLICATE_q ;
wire \intMem|intMemory~1_combout ;
wire \intMem|instruction[1]~DUPLICATE_q ;
wire \intMem|intMemory~2_combout ;
wire \intMem|instruction[2]~DUPLICATE_q ;
wire \intMem|intMemory~3_combout ;
wire \intMem|intMemory~4_combout ;
wire \intMem|instruction[4]~DUPLICATE_q ;
wire \intMem|intMemory~5_combout ;
wire \intMem|intMemory~6_combout ;
wire \intMem|intMemory~7_combout ;
wire \intMem|intMemory~8_combout ;
wire \intMem|intMemory~9_combout ;
wire \intMem|intMemory~10_combout ;
wire \intMem|intMemory~30_combout ;
wire \intMem|instruction[12]~DUPLICATE_q ;
wire \intMem|intMemory~11_combout ;
wire \intMem|intMemory~12_combout ;
wire \intMem|intMemory~29_combout ;
wire \intMem|intMemory~13_combout ;
wire \intMem|intMemory~14_combout ;
wire \intMem|intMemory~28_combout ;
wire \intMem|instruction[18]~DUPLICATE_q ;
wire \intMem|intMemory~15_combout ;
wire \intMem|intMemory~27_combout ;
wire \intMem|intMemory~16_combout ;
wire \intMem|instruction[21]~feeder_combout ;
wire \intMem|intMemory~17_combout ;
wire \intMem|instruction[22]~feeder_combout ;
wire \intMem|intMemory~18_combout ;
wire \intMem|instruction[23]~feeder_combout ;
wire \intMem|intMemory~19_combout ;
wire \intMem|instruction[24]~feeder_combout ;
wire \intMem|intMemory~20_combout ;
wire \intMem|intMemory~21_combout ;
wire \intMem|intMemory~26_combout ;
wire \intMem|intMemory~23_combout ;
wire \intMem|intMemory~24_combout ;
wire \intMem|intMemory~22_combout ;
wire \intMem|intMemory~25_combout ;
wire \control|WideOr16~0_combout ;
wire \control|Selector16~0_combout ;
wire \control|Selector16~1_combout ;
wire \control|WideOr3~0_combout ;
wire \control|Selector18~0_combout ;
wire \control|WideOr12~0_combout ;
wire \control|WideOr14~0_combout ;
wire \ulaIn1|Mux32~0_combout ;
wire \intMem|instruction[20]~DUPLICATE_q ;
wire \control|Selector12~0_combout ;
wire \control|Selector12~1_combout ;
wire \control|Selector20~0_combout ;
wire \control|WideOr7~0_combout ;
wire \control|Selector14~0_combout ;
wire \control|Selector14~1_combout ;
wire \ula|Mux28~3_combout ;
wire \regmem|regMemory~1025_combout ;
wire \control|Decoder1~0_combout ;
wire \intMem|instruction[16]~DUPLICATE_q ;
wire \control|Selector7~0_combout ;
wire \control|Selector7~1_combout ;
wire \control|regWrite~combout ;
wire \regmem|regMemory~1024_combout ;
wire \regmem|regMemory~2083_combout ;
wire \regmem|regMemory~2085_combout ;
wire \regmem|regMemory~2086_combout ;
wire \regmem|regMemory~2087_combout ;
wire \regmem|regMemory~224_q ;
wire \regmem|regMemory~192feeder_combout ;
wire \intMem|instruction[17]~DUPLICATE_q ;
wire \regmem|regMemory~2088_combout ;
wire \regmem|regMemory~2090_combout ;
wire \regmem|regMemory~2091_combout ;
wire \regmem|regMemory~2092_combout ;
wire \regmem|regMemory~192_q ;
wire \regmem|regMemory~160feeder_combout ;
wire \regmem|regMemory~2084_combout ;
wire \regmem|regMemory~160_q ;
wire \regmem|regMemory~2106_combout ;
wire \regmem|regMemory~96_q ;
wire \regmem|regMemory~64feeder_combout ;
wire \regmem|regMemory~2108_combout ;
wire \regmem|regMemory~64_q ;
wire \regmem|regMemory~2105_combout ;
wire \regmem|regMemory~32_q ;
wire \regmem|regMemory~2107_combout ;
wire \regmem|regMemory~0_q ;
wire \regmem|regMemory~1827_combout ;
wire \regmem|regMemory~128feeder_combout ;
wire \regmem|regMemory~2089_combout ;
wire \regmem|regMemory~128_q ;
wire \regmem|regMemory~1298_combout ;
wire \regmem|regMemory~2093_combout ;
wire \regmem|regMemory~416_q ;
wire \regmem|regMemory~2094_combout ;
wire \regmem|regMemory~480_q ;
wire \regmem|regMemory~2096_combout ;
wire \regmem|regMemory~448_q ;
wire \regmem|regMemory~2109_combout ;
wire \regmem|regMemory~288_q ;
wire \regmem|regMemory~2110_combout ;
wire \regmem|regMemory~352_q ;
wire \regmem|regMemory~320feeder_combout ;
wire \regmem|regMemory~2112_combout ;
wire \regmem|regMemory~320_q ;
wire \regmem|regMemory~256feeder_combout ;
wire \regmem|regMemory~2111_combout ;
wire \regmem|regMemory~256_q ;
wire \regmem|regMemory~1831_combout ;
wire \regmem|regMemory~2095_combout ;
wire \regmem|regMemory~384_q ;
wire \regmem|regMemory~1302_combout ;
wire \regmem|regMemory~2098_combout ;
wire \regmem|regMemory~736_q ;
wire \regmem|regMemory~2097_combout ;
wire \regmem|regMemory~672_q ;
wire \regmem|regMemory~2100_combout ;
wire \regmem|regMemory~704_q ;
wire \regmem|regMemory~544feeder_combout ;
wire \regmem|regMemory~2113_combout ;
wire \regmem|regMemory~544_q ;
wire \regmem|regMemory~2116_combout ;
wire \regmem|regMemory~576_q ;
wire \regmem|regMemory~2114_combout ;
wire \regmem|regMemory~608_q ;
wire \regmem|regMemory~2115_combout ;
wire \regmem|regMemory~512_q ;
wire \regmem|regMemory~1835_combout ;
wire \regmem|regMemory~2099_combout ;
wire \regmem|regMemory~640_q ;
wire \regmem|regMemory~1306_combout ;
wire \regmem|regMemory~2102_combout ;
wire \regmem|regMemory~992_q ;
wire \regmem|regMemory~2101_combout ;
wire \regmem|regMemory~928_q ;
wire \regmem|regMemory~960feeder_combout ;
wire \regmem|regMemory~2104_combout ;
wire \regmem|regMemory~960_q ;
wire \regmem|regMemory~2117_combout ;
wire \regmem|regMemory~800_q ;
wire \regmem|regMemory~2120_combout ;
wire \regmem|regMemory~832_q ;
wire \regmem|regMemory~2118_combout ;
wire \regmem|regMemory~864_q ;
wire \regmem|regMemory~2119_combout ;
wire \regmem|regMemory~768_q ;
wire \regmem|regMemory~1839_combout ;
wire \regmem|regMemory~896feeder_combout ;
wire \regmem|regMemory~2103_combout ;
wire \regmem|regMemory~896_q ;
wire \regmem|regMemory~1310_combout ;
wire \regmem|regMemory~1314_combout ;
wire \ulaIn1|Mux0~0_combout ;
wire \ula|Mux31~0_combout ;
wire \ula|Mux14~1_combout ;
wire \ula|Mux14~11_combout ;
wire \ula|Add0~12_combout ;
wire \ula|Mux15~0_combout ;
wire \ula|Mux6~0_combout ;
wire \regmem|regMemory_rtl_0_bypass[27]~feeder_combout ;
wire \control|WideOr1~0_combout ;
wire \control|Selector20~1_combout ;
wire \control|in2Mux~combout ;
wire \ula|Mux28~4_combout ;
wire \ula|Mux14~6_combout ;
wire \regmem|regMemory~491_q ;
wire \regmem|regMemory~427_q ;
wire \regmem|regMemory~459_q ;
wire \regmem|regMemory~363_q ;
wire \regmem|regMemory~299_q ;
wire \regmem|regMemory~331_q ;
wire \regmem|regMemory~267feeder_combout ;
wire \regmem|regMemory~267_q ;
wire \regmem|regMemory~2007_combout ;
wire \regmem|regMemory~395feeder_combout ;
wire \regmem|regMemory~395_q ;
wire \regmem|regMemory~1489_combout ;
wire \regmem|regMemory~1003_q ;
wire \regmem|regMemory~939_q ;
wire \regmem|regMemory~971_q ;
wire \regmem|regMemory~875_q ;
wire \regmem|regMemory~811_q ;
wire \regmem|regMemory~843_q ;
wire \regmem|regMemory~779_q ;
wire \regmem|regMemory~2015_combout ;
wire \regmem|regMemory~907feeder_combout ;
wire \regmem|regMemory~907_q ;
wire \regmem|regMemory~1497_combout ;
wire \regmem|regMemory~235_q ;
wire \regmem|regMemory~203_q ;
wire \regmem|regMemory~171_q ;
wire \regmem|regMemory~107feeder_combout ;
wire \regmem|regMemory~107_q ;
wire \regmem|regMemory~43_q ;
wire \regmem|regMemory~75feeder_combout ;
wire \regmem|regMemory~75_q ;
wire \regmem|regMemory~11feeder_combout ;
wire \regmem|regMemory~11_q ;
wire \regmem|regMemory~2003_combout ;
wire \regmem|regMemory~139_q ;
wire \regmem|regMemory~1485_combout ;
wire \regmem|regMemory~683feeder_combout ;
wire \regmem|regMemory~683_q ;
wire \regmem|regMemory~715feeder_combout ;
wire \regmem|regMemory~715_q ;
wire \regmem|regMemory~747_q ;
wire \regmem|regMemory~587feeder_combout ;
wire \regmem|regMemory~587_q ;
wire \regmem|regMemory~619_q ;
wire \regmem|regMemory~555_q ;
wire \regmem|regMemory~523feeder_combout ;
wire \regmem|regMemory~523_q ;
wire \regmem|regMemory~2011_combout ;
wire \regmem|regMemory~651_q ;
wire \regmem|regMemory~1493_combout ;
wire \regmem|regMemory~1501_combout ;
wire \ulaIn1|Mux11~0_combout ;
wire \regmem|regMemory~1570_combout ;
wire \ula|Add0~154_combout ;
wire \ula|Add0~153_combout ;
wire \regmem|regMemory~1002_q ;
wire \regmem|regMemory~970feeder_combout ;
wire \regmem|regMemory~970_q ;
wire \regmem|regMemory~938_q ;
wire \regmem|regMemory~810_q ;
wire \regmem|regMemory~874_q ;
wire \regmem|regMemory~842_q ;
wire \regmem|regMemory~778feeder_combout ;
wire \regmem|regMemory~778_q ;
wire \regmem|regMemory~1983_combout ;
wire \regmem|regMemory~906feeder_combout ;
wire \regmem|regMemory~906_q ;
wire \regmem|regMemory~1463_combout ;
wire \regmem|regMemory~170feeder_combout ;
wire \regmem|regMemory~170_q ;
wire \regmem|regMemory~202_q ;
wire \regmem|regMemory~234_q ;
wire \regmem|regMemory~106_q ;
wire \regmem|regMemory~42feeder_combout ;
wire \regmem|regMemory~42_q ;
wire \regmem|regMemory~74feeder_combout ;
wire \regmem|regMemory~74_q ;
wire \regmem|regMemory~10feeder_combout ;
wire \regmem|regMemory~10_q ;
wire \regmem|regMemory~1971_combout ;
wire \regmem|regMemory~138_q ;
wire \regmem|regMemory~1451_combout ;
wire \regmem|regMemory~426feeder_combout ;
wire \regmem|regMemory~426_q ;
wire \regmem|regMemory~490_q ;
wire \regmem|regMemory~458feeder_combout ;
wire \regmem|regMemory~458_q ;
wire \regmem|regMemory~362feeder_combout ;
wire \regmem|regMemory~362_q ;
wire \regmem|regMemory~330feeder_combout ;
wire \regmem|regMemory~330_q ;
wire \regmem|regMemory~298_q ;
wire \regmem|regMemory~266_q ;
wire \regmem|regMemory~1975_combout ;
wire \regmem|regMemory~394_q ;
wire \regmem|regMemory~1455_combout ;
wire \regmem|regMemory~682_q ;
wire \regmem|regMemory~714feeder_combout ;
wire \regmem|regMemory~714_q ;
wire \regmem|regMemory~746_q ;
wire \regmem|regMemory~618_q ;
wire \regmem|regMemory~554feeder_combout ;
wire \regmem|regMemory~554_q ;
wire \regmem|regMemory~586_q ;
wire \regmem|regMemory~522feeder_combout ;
wire \regmem|regMemory~522_q ;
wire \regmem|regMemory~1979_combout ;
wire \regmem|regMemory~650_q ;
wire \regmem|regMemory~1459_combout ;
wire \regmem|regMemory~1467_combout ;
wire \ulaIn1|Mux10~0_combout ;
wire \ula|Mux30~4_combout ;
wire \ula|Mux14~5_combout ;
wire \memToRegMux|memToRegOutput[15]~14_combout ;
wire \ulaIn2|ulaIn2MuxOut[16]~25_combout ;
wire \ula|Mux15~5_combout ;
wire \ula|Mux22~4_combout ;
wire \ula|Add0~158_combout ;
wire \ula|Add0~157_combout ;
wire \ula|Add0~156_combout ;
wire \ula|Add0~155_combout ;
wire \ula|Mux14~2_combout ;
wire \regmem|regMemory_rtl_0_bypass[28]~feeder_combout ;
wire \ula|Add0~159_combout ;
wire \regmem|regMemory_rtl_0_bypass[29]~feeder_combout ;
wire \regmem|regMemory~498feeder_combout ;
wire \regmem|regMemory~498_q ;
wire \regmem|regMemory~466feeder_combout ;
wire \regmem|regMemory~466_q ;
wire \regmem|regMemory~434_q ;
wire \regmem|regMemory~370feeder_combout ;
wire \regmem|regMemory~370_q ;
wire \regmem|regMemory~306feeder_combout ;
wire \regmem|regMemory~306_q ;
wire \regmem|regMemory~338_q ;
wire \regmem|regMemory~274feeder_combout ;
wire \regmem|regMemory~274_q ;
wire \regmem|regMemory~1671_combout ;
wire \regmem|regMemory~402_q ;
wire \regmem|regMemory~1132_combout ;
wire \regmem|regMemory~690_q ;
wire \regmem|regMemory~722feeder_combout ;
wire \regmem|regMemory~722_q ;
wire \regmem|regMemory~754_q ;
wire \regmem|regMemory~626feeder_combout ;
wire \regmem|regMemory~626_q ;
wire \regmem|regMemory~562feeder_combout ;
wire \regmem|regMemory~562_q ;
wire \regmem|regMemory~594feeder_combout ;
wire \regmem|regMemory~594_q ;
wire \regmem|regMemory~530_q ;
wire \regmem|regMemory~1675_combout ;
wire \regmem|regMemory~658_q ;
wire \regmem|regMemory~1136_combout ;
wire \regmem|regMemory~946_q ;
wire \regmem|regMemory~978_q ;
wire \regmem|regMemory~1010_q ;
wire \regmem|regMemory~882_q ;
wire \regmem|regMemory~850_q ;
wire \regmem|regMemory~818_q ;
wire \regmem|regMemory~786_q ;
wire \regmem|regMemory~1679_combout ;
wire \regmem|regMemory~914_q ;
wire \regmem|regMemory~1140_combout ;
wire \regmem|regMemory~242_q ;
wire \regmem|regMemory~210_q ;
wire \regmem|regMemory~178_q ;
wire \regmem|regMemory~114feeder_combout ;
wire \regmem|regMemory~114_q ;
wire \regmem|regMemory~50feeder_combout ;
wire \regmem|regMemory~50_q ;
wire \regmem|regMemory~82feeder_combout ;
wire \regmem|regMemory~82_q ;
wire \regmem|regMemory~18feeder_combout ;
wire \regmem|regMemory~18_q ;
wire \regmem|regMemory~1667_combout ;
wire \regmem|regMemory~146feeder_combout ;
wire \regmem|regMemory~146_q ;
wire \regmem|regMemory~1128_combout ;
wire \regmem|regMemory~1144_combout ;
wire \ulaIn1|Mux18~0_combout ;
wire \ula|Add0~160_combout ;
wire \memToRegMux|memToRegOutput[19]~18_combout ;
wire \regmem|regMemory~484_q ;
wire \regmem|regMemory~420_q ;
wire \regmem|regMemory~452_q ;
wire \regmem|regMemory~356feeder_combout ;
wire \regmem|regMemory~356_q ;
wire \regmem|regMemory~292_q ;
wire \regmem|regMemory~324_q ;
wire \regmem|regMemory~260feeder_combout ;
wire \regmem|regMemory~260_q ;
wire \regmem|regMemory~1895_combout ;
wire \regmem|regMemory~388_q ;
wire \regmem|regMemory~1370_combout ;
wire \regmem|regMemory~740_q ;
wire \regmem|regMemory~708_q ;
wire \regmem|regMemory~676_q ;
wire \regmem|regMemory~612_q ;
wire \regmem|regMemory~580_q ;
wire \regmem|regMemory~548_q ;
wire \regmem|regMemory~516_q ;
wire \regmem|regMemory~1899_combout ;
wire \regmem|regMemory~644_q ;
wire \regmem|regMemory~1374_combout ;
wire \regmem|regMemory~228_q ;
wire \regmem|regMemory~196_q ;
wire \regmem|regMemory~164feeder_combout ;
wire \regmem|regMemory~164_q ;
wire \regmem|regMemory~100_q ;
wire \regmem|regMemory~36feeder_combout ;
wire \regmem|regMemory~36_q ;
wire \regmem|regMemory~68_q ;
wire \regmem|regMemory~4_q ;
wire \regmem|regMemory~1891_combout ;
wire \regmem|regMemory~132feeder_combout ;
wire \regmem|regMemory~132_q ;
wire \regmem|regMemory~1366_combout ;
wire \regmem|regMemory~996_q ;
wire \regmem|regMemory~932_q ;
wire \regmem|regMemory~964_q ;
wire \regmem|regMemory~868_q ;
wire \regmem|regMemory~804feeder_combout ;
wire \regmem|regMemory~804_q ;
wire \regmem|regMemory~836_q ;
wire \regmem|regMemory~772feeder_combout ;
wire \regmem|regMemory~772_q ;
wire \regmem|regMemory~1903_combout ;
wire \regmem|regMemory~900feeder_combout ;
wire \regmem|regMemory~900_q ;
wire \regmem|regMemory~1378_combout ;
wire \regmem|regMemory~1382_combout ;
wire \ulaIn1|Mux4~0_combout ;
wire \ula|Mux14~9_combout ;
wire \ula|Add0~162_combout ;
wire \ula|Mux3~2_combout ;
wire \regmem|regMemory~693_q ;
wire \regmem|regMemory~725_q ;
wire \regmem|regMemory~757_q ;
wire \regmem|regMemory~629feeder_combout ;
wire \regmem|regMemory~629_q ;
wire \regmem|regMemory~597_q ;
wire \regmem|regMemory~565feeder_combout ;
wire \regmem|regMemory~565_q ;
wire \regmem|regMemory~533_q ;
wire \regmem|regMemory~1627_combout ;
wire \regmem|regMemory~661feeder_combout ;
wire \regmem|regMemory~661_q ;
wire \regmem|regMemory~1085_combout ;
wire \regmem|regMemory~949_q ;
wire \regmem|regMemory~981feeder_combout ;
wire \regmem|regMemory~981_q ;
wire \regmem|regMemory~1013_q ;
wire \regmem|regMemory~821feeder_combout ;
wire \regmem|regMemory~821_q ;
wire \regmem|regMemory~853_q ;
wire \regmem|regMemory~885feeder_combout ;
wire \regmem|regMemory~885_q ;
wire \regmem|regMemory~789feeder_combout ;
wire \regmem|regMemory~789_q ;
wire \regmem|regMemory~1631_combout ;
wire \regmem|regMemory~917_q ;
wire \regmem|regMemory~1089_combout ;
wire \regmem|regMemory~245_q ;
wire \regmem|regMemory~213feeder_combout ;
wire \regmem|regMemory~213_q ;
wire \regmem|regMemory~181_q ;
wire \regmem|regMemory~85_q ;
wire \regmem|regMemory~53_q ;
wire \regmem|regMemory~117_q ;
wire \regmem|regMemory~21_q ;
wire \regmem|regMemory~1619_combout ;
wire \regmem|regMemory~149feeder_combout ;
wire \regmem|regMemory~149_q ;
wire \regmem|regMemory~1077_combout ;
wire \regmem|regMemory~501_q ;
wire \regmem|regMemory~469feeder_combout ;
wire \regmem|regMemory~469_q ;
wire \regmem|regMemory~437_q ;
wire \regmem|regMemory~373feeder_combout ;
wire \regmem|regMemory~373_q ;
wire \regmem|regMemory~341feeder_combout ;
wire \regmem|regMemory~341_q ;
wire \regmem|regMemory~309_q ;
wire \regmem|regMemory~277_q ;
wire \regmem|regMemory~1623_combout ;
wire \regmem|regMemory~405_q ;
wire \regmem|regMemory~1081_combout ;
wire \regmem|regMemory~1093_combout ;
wire \ulaIn1|Mux21~0_combout ;
wire \ula|ShiftLeft0~40_combout ;
wire \ula|ShiftLeft0~36_combout ;
wire \ula|Mux2~0_combout ;
wire \ula|Add0~170_combout ;
wire \regmem|regMemory~162_q ;
wire \regmem|regMemory~226_q ;
wire \regmem|regMemory~194_q ;
wire \regmem|regMemory~34_q ;
wire \regmem|regMemory~98_q ;
wire \regmem|regMemory~66feeder_combout ;
wire \regmem|regMemory~66_q ;
wire \regmem|regMemory~2_q ;
wire \regmem|regMemory~1843_combout ;
wire \regmem|regMemory~130_q ;
wire \regmem|regMemory~1315_combout ;
wire \regmem|regMemory~738_q ;
wire \regmem|regMemory~674feeder_combout ;
wire \regmem|regMemory~674_q ;
wire \regmem|regMemory~706_q ;
wire \regmem|regMemory~546feeder_combout ;
wire \regmem|regMemory~546_q ;
wire \regmem|regMemory~610_q ;
wire \regmem|regMemory~578_q ;
wire \regmem|regMemory~514_q ;
wire \regmem|regMemory~1851_combout ;
wire \regmem|regMemory~642_q ;
wire \regmem|regMemory~1323_combout ;
wire \regmem|regMemory~482_q ;
wire \regmem|regMemory~418_q ;
wire \regmem|regMemory~450feeder_combout ;
wire \regmem|regMemory~450_q ;
wire \regmem|regMemory~354_q ;
wire \regmem|regMemory~290feeder_combout ;
wire \regmem|regMemory~290_q ;
wire \regmem|regMemory~322_q ;
wire \regmem|regMemory~258_q ;
wire \regmem|regMemory~1847_combout ;
wire \regmem|regMemory~386_q ;
wire \regmem|regMemory~1319_combout ;
wire \regmem|regMemory~930feeder_combout ;
wire \regmem|regMemory~930_q ;
wire \regmem|regMemory~994_q ;
wire \regmem|regMemory~962feeder_combout ;
wire \regmem|regMemory~962_q ;
wire \regmem|regMemory~802feeder_combout ;
wire \regmem|regMemory~802_q ;
wire \regmem|regMemory~866feeder_combout ;
wire \regmem|regMemory~866_q ;
wire \regmem|regMemory~834_q ;
wire \regmem|regMemory~770feeder_combout ;
wire \regmem|regMemory~770_q ;
wire \regmem|regMemory~1855_combout ;
wire \regmem|regMemory~898_q ;
wire \regmem|regMemory~1327_combout ;
wire \regmem|regMemory~1331_combout ;
wire \ulaIn1|Mux2~0_combout ;
wire \ula|ShiftLeft0~8_combout ;
wire \ula|Mux3~0_combout ;
wire \ula|Mux14~3_combout ;
wire \ula|Mux28~2_combout ;
wire \ula|ShiftRight0~29_combout ;
wire \ula|ShiftRight1~10_combout ;
wire \ula|ShiftLeft0~39_combout ;
wire \ula|ShiftLeft0~26_combout ;
wire \ula|ShiftLeft0~43_combout ;
wire \ula|ShiftLeft0~34_combout ;
wire \ula|Mux7~0_combout ;
wire \ula|ShiftLeft0~6_combout ;
wire \regmem|regMemory~485_q ;
wire \regmem|regMemory~421feeder_combout ;
wire \regmem|regMemory~421_q ;
wire \regmem|regMemory~453feeder_combout ;
wire \regmem|regMemory~453_q ;
wire \regmem|regMemory~357feeder_combout ;
wire \regmem|regMemory~357_q ;
wire \regmem|regMemory~293feeder_combout ;
wire \regmem|regMemory~293_q ;
wire \regmem|regMemory~325_q ;
wire \regmem|regMemory~261feeder_combout ;
wire \regmem|regMemory~261_q ;
wire \regmem|regMemory~1927_combout ;
wire \regmem|regMemory~389_q ;
wire \regmem|regMemory~1404_combout ;
wire \regmem|regMemory~229_q ;
wire \regmem|regMemory~197feeder_combout ;
wire \regmem|regMemory~197_q ;
wire \regmem|regMemory~165feeder_combout ;
wire \regmem|regMemory~165_q ;
wire \regmem|regMemory~37_q ;
wire \regmem|regMemory~101feeder_combout ;
wire \regmem|regMemory~101_q ;
wire \regmem|regMemory~69_q ;
wire \regmem|regMemory~5_q ;
wire \regmem|regMemory~1923_combout ;
wire \regmem|regMemory~133feeder_combout ;
wire \regmem|regMemory~133_q ;
wire \regmem|regMemory~1400_combout ;
wire \regmem|regMemory~677_q ;
wire \regmem|regMemory~741_q ;
wire \regmem|regMemory~709_q ;
wire \regmem|regMemory~613_q ;
wire \regmem|regMemory~549_q ;
wire \regmem|regMemory~581feeder_combout ;
wire \regmem|regMemory~581_q ;
wire \regmem|regMemory~517_q ;
wire \regmem|regMemory~1931_combout ;
wire \regmem|regMemory~645feeder_combout ;
wire \regmem|regMemory~645_q ;
wire \regmem|regMemory~1408_combout ;
wire \regmem|regMemory~997_q ;
wire \regmem|regMemory~965_q ;
wire \regmem|regMemory~933_q ;
wire \regmem|regMemory~869_q ;
wire \regmem|regMemory~805feeder_combout ;
wire \regmem|regMemory~805_q ;
wire \regmem|regMemory~837feeder_combout ;
wire \regmem|regMemory~837_q ;
wire \regmem|regMemory~773feeder_combout ;
wire \regmem|regMemory~773_q ;
wire \regmem|regMemory~1935_combout ;
wire \regmem|regMemory~901feeder_combout ;
wire \regmem|regMemory~901_q ;
wire \regmem|regMemory~1412_combout ;
wire \regmem|regMemory~1416_combout ;
wire \ulaIn1|Mux5~0_combout ;
wire \ula|ShiftLeft0~18_combout ;
wire \ula|ShiftLeft0~10_combout ;
wire \ula|ShiftLeft0~19_combout ;
wire \ula|Mux7~1_combout ;
wire \ula|Add0~166_combout ;
wire \ula|Add0~165_combout ;
wire \ula|Mux7~4_combout ;
wire \ula|Mux8~0_combout ;
wire \ula|ShiftRight0~2_combout ;
wire \ula|ShiftRight1~11_combout ;
wire \ula|Mux7~3_combout ;
wire \ula|Mux7~5_combout ;
wire \memToRegMux|memToRegOutput[24]~23_combout ;
wire \ula|Mux6~3_combout ;
wire \ula|Mux6~2_combout ;
wire \ula|Mux5~0_combout ;
wire \ula|Mux6~5_combout ;
wire \ula|ShiftRight1~1_combout ;
wire \ula|ShiftRight1~13_combout ;
wire \ula|Mux5~1_combout ;
wire \ula|Mux6~8_combout ;
wire \ula|ShiftLeft0~28_combout ;
wire \ula|ShiftLeft0~44_combout ;
wire \ula|Mux6~4_combout ;
wire \ula|ShiftLeft0~12_combout ;
wire \ula|ShiftLeft0~7_combout ;
wire \ula|ShiftLeft0~21_combout ;
wire \ula|Mux3~1_combout ;
wire \ula|Add0~167_combout ;
wire \ula|ShiftLeft0~42_combout ;
wire \ula|ShiftLeft0~37_combout ;
wire \ula|ShiftLeft0~41_combout ;
wire \ula|ShiftLeft0~30_combout ;
wire \ula|ShiftLeft0~45_combout ;
wire \ula|Mux5~2_combout ;
wire \ula|Mux5~3_combout ;
wire \ula|ShiftLeft0~22_combout ;
wire \ula|ShiftLeft0~23_combout ;
wire \ula|Mux5~4_combout ;
wire \ula|Add0~168_combout ;
wire \ula|Add0~113 ;
wire \ula|Add0~117 ;
wire \ula|Add0~120_sumout ;
wire \ula|Mux5~5_combout ;
wire \ula|Mux5~7_combout ;
wire \regmem|regMemory~1018_q ;
wire \regmem|regMemory~986_q ;
wire \regmem|regMemory~954_q ;
wire \regmem|regMemory~826_q ;
wire \regmem|regMemory~858_q ;
wire \regmem|regMemory~890_q ;
wire \regmem|regMemory~794_q ;
wire \regmem|regMemory~1791_combout ;
wire \regmem|regMemory~922_q ;
wire \regmem|regMemory~1259_combout ;
wire \regmem|regMemory~762_q ;
wire \regmem|regMemory~730feeder_combout ;
wire \regmem|regMemory~730_q ;
wire \regmem|regMemory~698feeder_combout ;
wire \regmem|regMemory~698_q ;
wire \regmem|regMemory~634_q ;
wire \regmem|regMemory~602feeder_combout ;
wire \regmem|regMemory~602_q ;
wire \regmem|regMemory~570feeder_combout ;
wire \regmem|regMemory~570_q ;
wire \regmem|regMemory~538feeder_combout ;
wire \regmem|regMemory~538_q ;
wire \regmem|regMemory~1787_combout ;
wire \regmem|regMemory~666_q ;
wire \regmem|regMemory~1255_combout ;
wire \regmem|regMemory~250_q ;
wire \regmem|regMemory~218_q ;
wire \regmem|regMemory~186feeder_combout ;
wire \regmem|regMemory~186_q ;
wire \regmem|regMemory~58_q ;
wire \regmem|regMemory~122_q ;
wire \regmem|regMemory~90feeder_combout ;
wire \regmem|regMemory~90_q ;
wire \regmem|regMemory~26_q ;
wire \regmem|regMemory~1779_combout ;
wire \regmem|regMemory~154_q ;
wire \regmem|regMemory~1247_combout ;
wire \regmem|regMemory~506_q ;
wire \regmem|regMemory~474feeder_combout ;
wire \regmem|regMemory~474_q ;
wire \regmem|regMemory~442feeder_combout ;
wire \regmem|regMemory~442_q ;
wire \regmem|regMemory~378_q ;
wire \regmem|regMemory~314feeder_combout ;
wire \regmem|regMemory~314_q ;
wire \regmem|regMemory~346feeder_combout ;
wire \regmem|regMemory~346_q ;
wire \regmem|regMemory~282_q ;
wire \regmem|regMemory~1783_combout ;
wire \regmem|regMemory~410feeder_combout ;
wire \regmem|regMemory~410_q ;
wire \regmem|regMemory~1251_combout ;
wire \regmem|regMemory~1263_combout ;
wire \ulaIn1|Mux26~0_combout ;
wire \ula|ShiftLeft0~46_combout ;
wire \ula|ShiftLeft0~38_combout ;
wire \ula|ShiftLeft0~47_combout ;
wire \ula|Add0~0_combout ;
wire \ulaIn2|ulaIn2MuxOut[28]~5_combout ;
wire \ula|Mux3~9_combout ;
wire \ula|ShiftRight0~10_combout ;
wire \ula|ShiftRight1~20_combout ;
wire \ula|Mux3~10_combout ;
wire \ula|Mux3~5_combout ;
wire \ula|Mux3~6_combout ;
wire \ula|Mux3~7_combout ;
wire \ula|Mux3~8_combout ;
wire \ula|ShiftLeft0~27_combout ;
wire \ula|Mux3~4_combout ;
wire \ula|Mux3~11_combout ;
wire \memToRegMux|memToRegOutput[28]~27_combout ;
wire \ula|Add0~171_combout ;
wire \ula|ShiftRight0~19_combout ;
wire \ula|Mux1~5_combout ;
wire \ula|Add0~172_combout ;
wire \ula|Add0~169_combout ;
wire \ula|Add0~121 ;
wire \ula|Add0~125 ;
wire \ula|Add0~129 ;
wire \ula|Add0~133 ;
wire \ula|Add0~136_sumout ;
wire \ula|ShiftLeft0~31_combout ;
wire \ula|Mux1~1_combout ;
wire \ula|Mux1~2_combout ;
wire \ula|Mux1~6_combout ;
wire \ula|Mux1~3_combout ;
wire \memToRegMux|memToRegOutput[30]~29_combout ;
wire \ula|Mux4~0_combout ;
wire \ula|Mux15~8_combout ;
wire \ula|Add0~173_combout ;
wire \ula|Add0~137 ;
wire \ula|Add0~140_sumout ;
wire \memToRegMux|memToRegOutput[31]~30_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a29 ;
wire \ula|Add0~132_sumout ;
wire \ula|Mux2~1_combout ;
wire \memToRegMux|memToRegOutput[29]~28_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a27 ;
wire \ulaIn2|ulaIn2MuxOut[27]~6_combout ;
wire \ula|Mux4~1_combout ;
wire \ula|ShiftLeft0~24_combout ;
wire \ula|ShiftLeft0~9_combout ;
wire \ula|ShiftLeft0~16_combout ;
wire \ula|ShiftLeft0~25_combout ;
wire \ulaIn2|ulaIn2MuxOut[29]~13_combout ;
wire \ulaIn2|ulaIn2MuxOut[13]~8_combout ;
wire \ula|ShiftLeft0~1_combout ;
wire \ulaIn2|ulaIn2MuxOut[23]~26_combout ;
wire \ulaIn2|ulaIn2MuxOut[18]~31_combout ;
wire \ulaIn2|ulaIn2MuxOut[17]~28_combout ;
wire \ula|ShiftLeft0~4_combout ;
wire \ula|Mux0~0_combout ;
wire \ula|Mux4~2_combout ;
wire \ula|Mux4~3_combout ;
wire \ula|Mux14~0_combout ;
wire \ula|Mux4~6_combout ;
wire \ula|LessThan0~34_combout ;
wire \ula|Mux4~10_combout ;
wire \ula|Add0~124_sumout ;
wire \ula|Mux4~4_combout ;
wire \memToRegMux|memToRegOutput[27]~26_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a26 ;
wire \ulaIn2|ulaIn2MuxOut[26]~20_combout ;
wire \ula|Mux5~8_combout ;
wire \ula|ShiftRight1~14_combout ;
wire \ula|ShiftRight1~15_combout ;
wire \ula|Mux5~6_combout ;
wire \memToRegMux|memToRegOutput[26]~25_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a25 ;
wire \ula|Add0~116_sumout ;
wire \ula|Mux6~9_combout ;
wire \ula|Mux6~6_combout ;
wire \memToRegMux|memToRegOutput[25]~24_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a22 ;
wire \ula|Add0~164_combout ;
wire \ula|Add0~163_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a21 ;
wire \ula|Add0~161_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a19 ;
wire \ula|Add0~81 ;
wire \ula|Add0~85 ;
wire \ula|Add0~89 ;
wire \ula|Add0~93 ;
wire \ula|Add0~97 ;
wire \ula|Add0~101 ;
wire \ula|Add0~105 ;
wire \ula|Add0~109 ;
wire \ula|Add0~112_sumout ;
wire \ula|Mux7~2_combout ;
wire \ula|Mux7~6_combout ;
wire \regmem|regMemory~184_q ;
wire \regmem|regMemory~216_q ;
wire \regmem|regMemory~248_q ;
wire \regmem|regMemory~56_q ;
wire \regmem|regMemory~120_q ;
wire \regmem|regMemory~88feeder_combout ;
wire \regmem|regMemory~88_q ;
wire \regmem|regMemory~24feeder_combout ;
wire \regmem|regMemory~24_q ;
wire \regmem|regMemory~1763_combout ;
wire \regmem|regMemory~152feeder_combout ;
wire \regmem|regMemory~152_q ;
wire \regmem|regMemory~1230_combout ;
wire \regmem|regMemory~760_q ;
wire \regmem|regMemory~696_q ;
wire \regmem|regMemory~728_q ;
wire \regmem|regMemory~568feeder_combout ;
wire \regmem|regMemory~568_q ;
wire \regmem|regMemory~600_q ;
wire \regmem|regMemory~632feeder_combout ;
wire \regmem|regMemory~632_q ;
wire \regmem|regMemory~536_q ;
wire \regmem|regMemory~1771_combout ;
wire \regmem|regMemory~664feeder_combout ;
wire \regmem|regMemory~664_q ;
wire \regmem|regMemory~1238_combout ;
wire \regmem|regMemory~1016_q ;
wire \regmem|regMemory~984_q ;
wire \regmem|regMemory~952_q ;
wire \regmem|regMemory~824_q ;
wire \regmem|regMemory~888feeder_combout ;
wire \regmem|regMemory~888_q ;
wire \regmem|regMemory~856_q ;
wire \regmem|regMemory~792feeder_combout ;
wire \regmem|regMemory~792_q ;
wire \regmem|regMemory~1775_combout ;
wire \regmem|regMemory~920_q ;
wire \regmem|regMemory~1242_combout ;
wire \regmem|regMemory~504_q ;
wire \regmem|regMemory~472feeder_combout ;
wire \regmem|regMemory~472_q ;
wire \regmem|regMemory~440_q ;
wire \regmem|regMemory~312feeder_combout ;
wire \regmem|regMemory~312_q ;
wire \regmem|regMemory~376feeder_combout ;
wire \regmem|regMemory~376_q ;
wire \regmem|regMemory~344feeder_combout ;
wire \regmem|regMemory~344_q ;
wire \regmem|regMemory~280feeder_combout ;
wire \regmem|regMemory~280_q ;
wire \regmem|regMemory~1767_combout ;
wire \regmem|regMemory~408_q ;
wire \regmem|regMemory~1234_combout ;
wire \regmem|regMemory~1246_combout ;
wire \ulaIn1|Mux24~0_combout ;
wire \ula|ShiftRight0~21_combout ;
wire \ula|ShiftRight0~36_combout ;
wire \ula|Add0~104_sumout ;
wire \ula|Mux9~0_combout ;
wire \ula|Mux9~6_combout ;
wire \regmem|regMemory~438_q ;
wire \regmem|regMemory~470feeder_combout ;
wire \regmem|regMemory~470_q ;
wire \regmem|regMemory~502_q ;
wire \regmem|regMemory~374_q ;
wire \regmem|regMemory~342feeder_combout ;
wire \regmem|regMemory~342_q ;
wire \regmem|regMemory~310_q ;
wire \regmem|regMemory~278feeder_combout ;
wire \regmem|regMemory~278_q ;
wire \regmem|regMemory~1607_combout ;
wire \regmem|regMemory~406feeder_combout ;
wire \regmem|regMemory~406_q ;
wire \regmem|regMemory~1064_combout ;
wire \regmem|regMemory~694feeder_combout ;
wire \regmem|regMemory~694_q ;
wire \regmem|regMemory~726feeder_combout ;
wire \regmem|regMemory~726_q ;
wire \regmem|regMemory~758_q ;
wire \regmem|regMemory~566_q ;
wire \regmem|regMemory~630_q ;
wire \regmem|regMemory~598feeder_combout ;
wire \regmem|regMemory~598_q ;
wire \regmem|regMemory~534_q ;
wire \regmem|regMemory~1611_combout ;
wire \regmem|regMemory~662feeder_combout ;
wire \regmem|regMemory~662_q ;
wire \regmem|regMemory~1068_combout ;
wire \regmem|regMemory~182_q ;
wire \regmem|regMemory~246_q ;
wire \regmem|regMemory~214feeder_combout ;
wire \regmem|regMemory~214_q ;
wire \regmem|regMemory~54feeder_combout ;
wire \regmem|regMemory~54_q ;
wire \regmem|regMemory~86feeder_combout ;
wire \regmem|regMemory~86_q ;
wire \regmem|regMemory~118feeder_combout ;
wire \regmem|regMemory~118_q ;
wire \regmem|regMemory~22feeder_combout ;
wire \regmem|regMemory~22_q ;
wire \regmem|regMemory~1603_combout ;
wire \regmem|regMemory~150feeder_combout ;
wire \regmem|regMemory~150_q ;
wire \regmem|regMemory~1060_combout ;
wire \regmem|regMemory~950feeder_combout ;
wire \regmem|regMemory~950_q ;
wire \regmem|regMemory~982feeder_combout ;
wire \regmem|regMemory~982_q ;
wire \regmem|regMemory~1014feeder_combout ;
wire \regmem|regMemory~1014_q ;
wire \regmem|regMemory~886feeder_combout ;
wire \regmem|regMemory~886_q ;
wire \regmem|regMemory~854_q ;
wire \regmem|regMemory~822_q ;
wire \regmem|regMemory~790feeder_combout ;
wire \regmem|regMemory~790_q ;
wire \regmem|regMemory~1615_combout ;
wire \regmem|regMemory~918feeder_combout ;
wire \regmem|regMemory~918_q ;
wire \regmem|regMemory~1072_combout ;
wire \regmem|regMemory~1076_combout ;
wire \ulaIn1|Mux22~0_combout ;
wire \ula|ShiftRight0~27_combout ;
wire \ula|ShiftRight0~31_combout ;
wire \ula|ShiftRight0~33_combout ;
wire \ula|ShiftRight0~32_combout ;
wire \ula|Mux24~1_combout ;
wire \ula|Add0~149_combout ;
wire \ula|Add0~148_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a5 ;
wire \ula|Add0~147_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a4 ;
wire \ulaIn2|ulaIn2MuxOut[4]~36_combout ;
wire \ulaIn2|ulaIn2MuxOut[3]~35_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a2 ;
wire \ulaIn2|ulaIn2MuxOut[2]~34_combout ;
wire \ulaIn2|ulaIn2MuxOut[1]~33_combout ;
wire \ulaIn2|ulaIn2MuxOut[0]~32_combout ;
wire \ula|Add0~145_cout ;
wire \ula|Add0~5 ;
wire \ula|Add0~10 ;
wire \ula|Add0~15 ;
wire \ula|Add0~19 ;
wire \ula|Add0~23 ;
wire \ula|Add0~27 ;
wire \ula|Add0~31 ;
wire \ula|Add0~34_sumout ;
wire \ula|Mux28~5_combout ;
wire \ula|Mux28~6_combout ;
wire \ula|ShiftRight0~37_combout ;
wire \ula|ShiftLeft0~17_combout ;
wire \ula|Mux28~12_combout ;
wire \ula|Mux28~1_combout ;
wire \ula|Mux28~0_combout ;
wire \ula|Mux24~0_combout ;
wire \ula|Mux24~2_combout ;
wire \ula|Mux24~3_combout ;
wire \regmem|regMemory~487_q ;
wire \regmem|regMemory~423feeder_combout ;
wire \regmem|regMemory~423_q ;
wire \regmem|regMemory~455_q ;
wire \regmem|regMemory~295_q ;
wire \regmem|regMemory~359feeder_combout ;
wire \regmem|regMemory~359_q ;
wire \regmem|regMemory~327_q ;
wire \regmem|regMemory~263feeder_combout ;
wire \regmem|regMemory~263_q ;
wire \regmem|regMemory~1943_combout ;
wire \regmem|regMemory~391_q ;
wire \regmem|regMemory~1421_combout ;
wire \regmem|regMemory~999_q ;
wire \regmem|regMemory~967_q ;
wire \regmem|regMemory~935_q ;
wire \regmem|regMemory~807feeder_combout ;
wire \regmem|regMemory~807_q ;
wire \regmem|regMemory~871_q ;
wire \regmem|regMemory~839_q ;
wire \regmem|regMemory~775_q ;
wire \regmem|regMemory~1951_combout ;
wire \regmem|regMemory~903_q ;
wire \regmem|regMemory~1429_combout ;
wire \regmem|regMemory~743_q ;
wire \regmem|regMemory~679_q ;
wire \regmem|regMemory~711_q ;
wire \regmem|regMemory~551_q ;
wire \regmem|regMemory~615_q ;
wire \regmem|regMemory~583_q ;
wire \regmem|regMemory~519_q ;
wire \regmem|regMemory~1947_combout ;
wire \regmem|regMemory~647feeder_combout ;
wire \regmem|regMemory~647_q ;
wire \regmem|regMemory~1425_combout ;
wire \regmem|regMemory~231_q ;
wire \regmem|regMemory~199_q ;
wire \regmem|regMemory~167feeder_combout ;
wire \regmem|regMemory~167_q ;
wire \regmem|regMemory~39feeder_combout ;
wire \regmem|regMemory~39_q ;
wire \regmem|regMemory~103feeder_combout ;
wire \regmem|regMemory~103_q ;
wire \regmem|regMemory~71_q ;
wire \regmem|regMemory~7_q ;
wire \regmem|regMemory~1939_combout ;
wire \regmem|regMemory~135feeder_combout ;
wire \regmem|regMemory~135_q ;
wire \regmem|regMemory~1417_combout ;
wire \regmem|regMemory~1433_combout ;
wire \ulaIn1|Mux7~0_combout ;
wire \ula|Mux8~5_combout ;
wire \ula|Mux8~6_combout ;
wire \memToRegMux|memToRegOutput[23]~22_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a23 ;
wire \ula|Add0~108_sumout ;
wire \ula|Mux8~3_combout ;
wire \ula|Mux8~2_combout ;
wire \ula|Mux8~4_combout ;
wire \ula|Mux8~7_combout ;
wire \regmem|regMemory~951_q ;
wire \regmem|regMemory~983_q ;
wire \regmem|regMemory~1015_q ;
wire \regmem|regMemory~823_q ;
wire \regmem|regMemory~887_q ;
wire \regmem|regMemory~855_q ;
wire \regmem|regMemory~791feeder_combout ;
wire \regmem|regMemory~791_q ;
wire \regmem|regMemory~1647_combout ;
wire \regmem|regMemory~919_q ;
wire \regmem|regMemory~1106_combout ;
wire \regmem|regMemory~183_q ;
wire \regmem|regMemory~247_q ;
wire \regmem|regMemory~215_q ;
wire \regmem|regMemory~55feeder_combout ;
wire \regmem|regMemory~55_q ;
wire \regmem|regMemory~119_q ;
wire \regmem|regMemory~87_q ;
wire \regmem|regMemory~23_q ;
wire \regmem|regMemory~1635_combout ;
wire \regmem|regMemory~151_q ;
wire \regmem|regMemory~1094_combout ;
wire \regmem|regMemory~695feeder_combout ;
wire \regmem|regMemory~695_q ;
wire \regmem|regMemory~759feeder_combout ;
wire \regmem|regMemory~759_q ;
wire \regmem|regMemory~727feeder_combout ;
wire \regmem|regMemory~727_q ;
wire \regmem|regMemory~631feeder_combout ;
wire \regmem|regMemory~631_q ;
wire \regmem|regMemory~599feeder_combout ;
wire \regmem|regMemory~599_q ;
wire \regmem|regMemory~567feeder_combout ;
wire \regmem|regMemory~567_q ;
wire \regmem|regMemory~535feeder_combout ;
wire \regmem|regMemory~535_q ;
wire \regmem|regMemory~1643_combout ;
wire \regmem|regMemory~663feeder_combout ;
wire \regmem|regMemory~663_q ;
wire \regmem|regMemory~1102_combout ;
wire \regmem|regMemory~439feeder_combout ;
wire \regmem|regMemory~439_q ;
wire \regmem|regMemory~503feeder_combout ;
wire \regmem|regMemory~503_q ;
wire \regmem|regMemory~471feeder_combout ;
wire \regmem|regMemory~471_q ;
wire \regmem|regMemory~311feeder_combout ;
wire \regmem|regMemory~311_q ;
wire \regmem|regMemory~375feeder_combout ;
wire \regmem|regMemory~375_q ;
wire \regmem|regMemory~343feeder_combout ;
wire \regmem|regMemory~343_q ;
wire \regmem|regMemory~279feeder_combout ;
wire \regmem|regMemory~279_q ;
wire \regmem|regMemory~1639_combout ;
wire \regmem|regMemory~407feeder_combout ;
wire \regmem|regMemory~407_q ;
wire \regmem|regMemory~1098_combout ;
wire \regmem|regMemory~1110_combout ;
wire \ulaIn1|Mux23~0_combout ;
wire \ula|ShiftRight0~28_combout ;
wire \ula|ShiftRight1~6_combout ;
wire \ula|Add0~18_sumout ;
wire \ula|Mux28~8_combout ;
wire \ula|Mux28~9_combout ;
wire \ula|ShiftRight0~30_combout ;
wire \ula|Mux28~7_combout ;
wire \ula|Mux28~10_combout ;
wire \ula|Mux28~11_combout ;
wire \regmem|regMemory~675feeder_combout ;
wire \regmem|regMemory~675_q ;
wire \regmem|regMemory~739_q ;
wire \regmem|regMemory~707feeder_combout ;
wire \regmem|regMemory~707_q ;
wire \regmem|regMemory~547feeder_combout ;
wire \regmem|regMemory~547_q ;
wire \regmem|regMemory~611feeder_combout ;
wire \regmem|regMemory~611_q ;
wire \regmem|regMemory~579feeder_combout ;
wire \regmem|regMemory~579_q ;
wire \regmem|regMemory~515feeder_combout ;
wire \regmem|regMemory~515_q ;
wire \regmem|regMemory~1883_combout ;
wire \regmem|regMemory~643_q ;
wire \regmem|regMemory~1357_combout ;
wire \regmem|regMemory~419_q ;
wire \regmem|regMemory~451_q ;
wire \regmem|regMemory~483_q ;
wire \regmem|regMemory~355_q ;
wire \regmem|regMemory~291_q ;
wire \regmem|regMemory~323feeder_combout ;
wire \regmem|regMemory~323_q ;
wire \regmem|regMemory~259feeder_combout ;
wire \regmem|regMemory~259_q ;
wire \regmem|regMemory~1879_combout ;
wire \regmem|regMemory~387feeder_combout ;
wire \regmem|regMemory~387_q ;
wire \regmem|regMemory~1353_combout ;
wire \regmem|regMemory~227_q ;
wire \regmem|regMemory~163feeder_combout ;
wire \regmem|regMemory~163_q ;
wire \regmem|regMemory~195feeder_combout ;
wire \regmem|regMemory~195_q ;
wire \regmem|regMemory~35_q ;
wire \regmem|regMemory~99feeder_combout ;
wire \regmem|regMemory~99_q ;
wire \regmem|regMemory~67feeder_combout ;
wire \regmem|regMemory~67_q ;
wire \regmem|regMemory~3feeder_combout ;
wire \regmem|regMemory~3_q ;
wire \regmem|regMemory~1875_combout ;
wire \regmem|regMemory~131_q ;
wire \regmem|regMemory~1349_combout ;
wire \regmem|regMemory~995feeder_combout ;
wire \regmem|regMemory~995_q ;
wire \regmem|regMemory~963feeder_combout ;
wire \regmem|regMemory~963_q ;
wire \regmem|regMemory~931feeder_combout ;
wire \regmem|regMemory~931_q ;
wire \regmem|regMemory~803_q ;
wire \regmem|regMemory~867feeder_combout ;
wire \regmem|regMemory~867_q ;
wire \regmem|regMemory~835_q ;
wire \regmem|regMemory~771feeder_combout ;
wire \regmem|regMemory~771_q ;
wire \regmem|regMemory~1887_combout ;
wire \regmem|regMemory~899_q ;
wire \regmem|regMemory~1361_combout ;
wire \regmem|regMemory~1365_combout ;
wire \ulaIn1|Mux3~0_combout ;
wire \ula|ShiftLeft0~14_combout ;
wire \ula|ShiftLeft0~15_combout ;
wire \ula|Mux9~2_combout ;
wire \ulaIn2|ulaIn2MuxOut[22]~17_combout ;
wire \ula|Mux9~3_combout ;
wire \ula|Mux9~4_combout ;
wire \ula|Mux9~1_combout ;
wire \ula|Mux9~5_combout ;
wire \memToRegMux|memToRegOutput[22]~21_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a28 ;
wire \ula|Add0~128_sumout ;
wire \ula|Mux3~3_combout ;
wire \ula|Mux3~12_combout ;
wire \regmem|regMemory~188feeder_combout ;
wire \regmem|regMemory~188_q ;
wire \regmem|regMemory~220_q ;
wire \regmem|regMemory~252_q ;
wire \regmem|regMemory~60feeder_combout ;
wire \regmem|regMemory~60_q ;
wire \regmem|regMemory~92feeder_combout ;
wire \regmem|regMemory~92_q ;
wire \regmem|regMemory~124_q ;
wire \regmem|regMemory~28_q ;
wire \regmem|regMemory~1731_combout ;
wire \regmem|regMemory~156feeder_combout ;
wire \regmem|regMemory~156_q ;
wire \regmem|regMemory~1196_combout ;
wire \regmem|regMemory~572feeder_combout ;
wire \regmem|regMemory~572_q ;
wire \regmem|regMemory~604feeder_combout ;
wire \regmem|regMemory~604_q ;
wire \regmem|regMemory~636_q ;
wire \regmem|regMemory~540_q ;
wire \regmem|regMemory~1739_combout ;
wire \regmem|regMemory~700_q ;
wire \regmem|regMemory~732feeder_combout ;
wire \regmem|regMemory~732_q ;
wire \regmem|regMemory~764_q ;
wire \regmem|regMemory~668feeder_combout ;
wire \regmem|regMemory~668_q ;
wire \regmem|regMemory~1204_combout ;
wire \regmem|regMemory~444feeder_combout ;
wire \regmem|regMemory~444_q ;
wire \regmem|regMemory~508_q ;
wire \regmem|regMemory~476feeder_combout ;
wire \regmem|regMemory~476_q ;
wire \regmem|regMemory~380feeder_combout ;
wire \regmem|regMemory~380_q ;
wire \regmem|regMemory~348feeder_combout ;
wire \regmem|regMemory~348_q ;
wire \regmem|regMemory~316feeder_combout ;
wire \regmem|regMemory~316_q ;
wire \regmem|regMemory~284_q ;
wire \regmem|regMemory~1735_combout ;
wire \regmem|regMemory~412feeder_combout ;
wire \regmem|regMemory~412_q ;
wire \regmem|regMemory~1200_combout ;
wire \regmem|regMemory~956_q ;
wire \regmem|regMemory~988feeder_combout ;
wire \regmem|regMemory~988_q ;
wire \regmem|regMemory~1020_q ;
wire \regmem|regMemory~892_q ;
wire \regmem|regMemory~860_q ;
wire \regmem|regMemory~828_q ;
wire \regmem|regMemory~796feeder_combout ;
wire \regmem|regMemory~796_q ;
wire \regmem|regMemory~1743_combout ;
wire \regmem|regMemory~924_q ;
wire \regmem|regMemory~1208_combout ;
wire \regmem|regMemory~1212_combout ;
wire \ulaIn1|Mux28~0_combout ;
wire \ula|ShiftRight0~20_combout ;
wire \ula|ShiftRight1~9_combout ;
wire \ula|Add0~30_sumout ;
wire \ula|ShiftRight0~22_combout ;
wire \ula|ShiftRight0~25_combout ;
wire \ula|ShiftRight0~24_combout ;
wire \ula|Mux25~1_combout ;
wire \ula|Mux25~0_combout ;
wire \ula|Mux25~2_combout ;
wire \ula|Mux25~3_combout ;
wire \regmem|regMemory~742_q ;
wire \regmem|regMemory~678_q ;
wire \regmem|regMemory~710_q ;
wire \regmem|regMemory~582_q ;
wire \regmem|regMemory~614_q ;
wire \regmem|regMemory~550feeder_combout ;
wire \regmem|regMemory~550_q ;
wire \regmem|regMemory~518_q ;
wire \regmem|regMemory~1915_combout ;
wire \regmem|regMemory~646feeder_combout ;
wire \regmem|regMemory~646_q ;
wire \regmem|regMemory~1391_combout ;
wire \regmem|regMemory~422_q ;
wire \regmem|regMemory~486_q ;
wire \regmem|regMemory~454_q ;
wire \regmem|regMemory~358_q ;
wire \regmem|regMemory~294feeder_combout ;
wire \regmem|regMemory~294_q ;
wire \regmem|regMemory~326feeder_combout ;
wire \regmem|regMemory~326_q ;
wire \regmem|regMemory~262feeder_combout ;
wire \regmem|regMemory~262_q ;
wire \regmem|regMemory~1911_combout ;
wire \regmem|regMemory~390feeder_combout ;
wire \regmem|regMemory~390_q ;
wire \regmem|regMemory~1387_combout ;
wire \regmem|regMemory~998_q ;
wire \regmem|regMemory~966_q ;
wire \regmem|regMemory~934feeder_combout ;
wire \regmem|regMemory~934_q ;
wire \regmem|regMemory~806feeder_combout ;
wire \regmem|regMemory~806_q ;
wire \regmem|regMemory~838_q ;
wire \regmem|regMemory~870_q ;
wire \regmem|regMemory~774_q ;
wire \regmem|regMemory~1919_combout ;
wire \regmem|regMemory~902_q ;
wire \regmem|regMemory~1395_combout ;
wire \regmem|regMemory~230feeder_combout ;
wire \regmem|regMemory~230_q ;
wire \regmem|regMemory~198feeder_combout ;
wire \regmem|regMemory~198_q ;
wire \regmem|regMemory~166feeder_combout ;
wire \regmem|regMemory~166_q ;
wire \regmem|regMemory~102_q ;
wire \regmem|regMemory~70feeder_combout ;
wire \regmem|regMemory~70_q ;
wire \regmem|regMemory~38_q ;
wire \regmem|regMemory~6feeder_combout ;
wire \regmem|regMemory~6_q ;
wire \regmem|regMemory~1907_combout ;
wire \regmem|regMemory~134feeder_combout ;
wire \regmem|regMemory~134_q ;
wire \regmem|regMemory~1383_combout ;
wire \regmem|regMemory~1399_combout ;
wire \ulaIn1|Mux6~0_combout ;
wire \ula|ShiftLeft0~20_combout ;
wire \ula|Mux10~1_combout ;
wire \ula|ShiftLeft0~13_combout ;
wire \ula|Mux10~2_combout ;
wire \ula|ShiftRight0~13_combout ;
wire \ula|ShiftRight1~8_combout ;
wire \ula|Mux10~6_combout ;
wire \ula|Mux10~3_combout ;
wire \ula|Mux10~4_combout ;
wire \memToRegMux|memToRegOutput[21]~20_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a20 ;
wire \ula|Add0~96_sumout ;
wire \ula|ShiftRight0~0_combout ;
wire \ula|ShiftRight0~34_combout ;
wire \ula|Mux11~5_combout ;
wire \ula|ShiftLeft0~11_combout ;
wire \ula|Mux11~0_combout ;
wire \ula|Mux11~4_combout ;
wire \ula|Mux11~1_combout ;
wire \ula|Mux11~3_combout ;
wire \regmem|regMemory~1012_q ;
wire \regmem|regMemory~948_q ;
wire \regmem|regMemory~980feeder_combout ;
wire \regmem|regMemory~980_q ;
wire \regmem|regMemory~820feeder_combout ;
wire \regmem|regMemory~820_q ;
wire \regmem|regMemory~852_q ;
wire \regmem|regMemory~884_q ;
wire \regmem|regMemory~788feeder_combout ;
wire \regmem|regMemory~788_q ;
wire \regmem|regMemory~1599_combout ;
wire \regmem|regMemory~916feeder_combout ;
wire \regmem|regMemory~916_q ;
wire \regmem|regMemory~1055_combout ;
wire \regmem|regMemory~692_q ;
wire \regmem|regMemory~756_q ;
wire \regmem|regMemory~724feeder_combout ;
wire \regmem|regMemory~724_q ;
wire \regmem|regMemory~628_q ;
wire \regmem|regMemory~564feeder_combout ;
wire \regmem|regMemory~564_q ;
wire \regmem|regMemory~596_q ;
wire \regmem|regMemory~532feeder_combout ;
wire \regmem|regMemory~532_q ;
wire \regmem|regMemory~1595_combout ;
wire \regmem|regMemory~660feeder_combout ;
wire \regmem|regMemory~660_q ;
wire \regmem|regMemory~1051_combout ;
wire \regmem|regMemory~244_q ;
wire \regmem|regMemory~212feeder_combout ;
wire \regmem|regMemory~212_q ;
wire \regmem|regMemory~180_q ;
wire \regmem|regMemory~52feeder_combout ;
wire \regmem|regMemory~52_q ;
wire \regmem|regMemory~116_q ;
wire \regmem|regMemory~84feeder_combout ;
wire \regmem|regMemory~84_q ;
wire \regmem|regMemory~20feeder_combout ;
wire \regmem|regMemory~20_q ;
wire \regmem|regMemory~1587_combout ;
wire \regmem|regMemory~148feeder_combout ;
wire \regmem|regMemory~148_q ;
wire \regmem|regMemory~1043_combout ;
wire \regmem|regMemory~436_q ;
wire \regmem|regMemory~500_q ;
wire \regmem|regMemory~468_q ;
wire \regmem|regMemory~372_q ;
wire \regmem|regMemory~308feeder_combout ;
wire \regmem|regMemory~308_q ;
wire \regmem|regMemory~340feeder_combout ;
wire \regmem|regMemory~340_q ;
wire \regmem|regMemory~276_q ;
wire \regmem|regMemory~1591_combout ;
wire \regmem|regMemory~404feeder_combout ;
wire \regmem|regMemory~404_q ;
wire \regmem|regMemory~1047_combout ;
wire \regmem|regMemory~1059_combout ;
wire \ulaIn1|Mux20~0_combout ;
wire \ulaIn2|ulaIn2MuxOut[20]~18_combout ;
wire \ula|Mux11~2_combout ;
wire \memToRegMux|memToRegOutput[20]~19_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a18 ;
wire \ula|Add0~88_sumout ;
wire \ula|Mux14~8_combout ;
wire \ula|Mux13~0_combout ;
wire \ula|Mux13~1_combout ;
wire \ula|Mux13~2_combout ;
wire \ula|Mux13~3_combout ;
wire \ula|ShiftRight1~4_combout ;
wire \ula|ShiftRight0~23_combout ;
wire \ula|Mux13~4_combout ;
wire \ula|Mux13~5_combout ;
wire \memToRegMux|memToRegOutput[18]~17_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a17 ;
wire \ula|Add0~84_sumout ;
wire \ula|ShiftRight0~15_combout ;
wire \ula|Mux14~7_combout ;
wire \ula|Mux14~12_combout ;
wire \ula|Mux14~13_combout ;
wire \ula|Mux14~10_combout ;
wire \regmem|regMemory~241_q ;
wire \regmem|regMemory~177feeder_combout ;
wire \regmem|regMemory~177_q ;
wire \regmem|regMemory~209feeder_combout ;
wire \regmem|regMemory~209_q ;
wire \regmem|regMemory~81_q ;
wire \regmem|regMemory~49_q ;
wire \regmem|regMemory~113_q ;
wire \regmem|regMemory~17feeder_combout ;
wire \regmem|regMemory~17_q ;
wire \regmem|regMemory~1683_combout ;
wire \regmem|regMemory~145_q ;
wire \regmem|regMemory~1145_combout ;
wire \regmem|regMemory~753_q ;
wire \regmem|regMemory~689_q ;
wire \regmem|regMemory~721_q ;
wire \regmem|regMemory~561feeder_combout ;
wire \regmem|regMemory~561_q ;
wire \regmem|regMemory~625_q ;
wire \regmem|regMemory~593feeder_combout ;
wire \regmem|regMemory~593_q ;
wire \regmem|regMemory~529_q ;
wire \regmem|regMemory~1691_combout ;
wire \regmem|regMemory~657feeder_combout ;
wire \regmem|regMemory~657_q ;
wire \regmem|regMemory~1153_combout ;
wire \regmem|regMemory~433_q ;
wire \regmem|regMemory~465feeder_combout ;
wire \regmem|regMemory~465_q ;
wire \regmem|regMemory~497feeder_combout ;
wire \regmem|regMemory~497_q ;
wire \regmem|regMemory~305feeder_combout ;
wire \regmem|regMemory~305_q ;
wire \regmem|regMemory~337feeder_combout ;
wire \regmem|regMemory~337_q ;
wire \regmem|regMemory~369feeder_combout ;
wire \regmem|regMemory~369_q ;
wire \regmem|regMemory~273_q ;
wire \regmem|regMemory~1687_combout ;
wire \regmem|regMemory~401feeder_combout ;
wire \regmem|regMemory~401_q ;
wire \regmem|regMemory~1149_combout ;
wire \regmem|regMemory~945feeder_combout ;
wire \regmem|regMemory~945_q ;
wire \regmem|regMemory~1009feeder_combout ;
wire \regmem|regMemory~1009_q ;
wire \regmem|regMemory~977feeder_combout ;
wire \regmem|regMemory~977_q ;
wire \regmem|regMemory~817_q ;
wire \regmem|regMemory~881feeder_combout ;
wire \regmem|regMemory~881_q ;
wire \regmem|regMemory~849_q ;
wire \regmem|regMemory~785feeder_combout ;
wire \regmem|regMemory~785_q ;
wire \regmem|regMemory~1695_combout ;
wire \regmem|regMemory~913feeder_combout ;
wire \regmem|regMemory~913_q ;
wire \regmem|regMemory~1157_combout ;
wire \regmem|regMemory~1161_combout ;
wire \ulaIn1|Mux17~0_combout ;
wire \ula|Mux14~17_combout ;
wire \memToRegMux|memToRegOutput[17]~16_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a13 ;
wire \ula|Add0~60 ;
wire \ula|Add0~64 ;
wire \ula|Add0~68 ;
wire \ula|Add0~76 ;
wire \ula|Add0~80_sumout ;
wire \ula|Mux15~1_combout ;
wire \ula|ShiftRight0~1_combout ;
wire \ula|ShiftRight0~4_combout ;
wire \ula|Mux15~2_combout ;
wire \ula|ShiftLeft0~35_combout ;
wire \ula|Mux15~3_combout ;
wire \ula|Mux15~9_combout ;
wire \memToRegMux|memToRegOutput[16]~15_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a1 ;
wire \ulaIn2|ulaIn2MuxOut[1]~1_combout ;
wire \ula|ShiftRight1~3_combout ;
wire \ula|Add0~67_sumout ;
wire \ula|Mux17~1_combout ;
wire \ula|Mux17~0_combout ;
wire \ula|Mux17~4_combout ;
wire \memToRegMux|memToRegOutput[14]~13_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a15 ;
wire \ulaIn2|ulaIn2MuxOut[15]~16_combout ;
wire \ula|Mux31~5_combout ;
wire \ula|ShiftRight1~24_combout ;
wire \ula|ShiftRight1~23_combout ;
wire \ula|ShiftRight1~22_combout ;
wire \ula|Add0~75_sumout ;
wire \ula|Add0~78_combout ;
wire \ula|ShiftLeft0~33_combout ;
wire \ula|Add0~72_combout ;
wire \ula|Add0~70_combout ;
wire \ula|Add0~71_combout ;
wire \ula|Add0~73_combout ;
wire \ula|Mux16~0_combout ;
wire \regmem|regMemory~751_q ;
wire \regmem|regMemory~687_q ;
wire \regmem|regMemory~719_q ;
wire \regmem|regMemory~559_q ;
wire \regmem|regMemory~623_q ;
wire \regmem|regMemory~591_q ;
wire \regmem|regMemory~527_q ;
wire \regmem|regMemory~2075_combout ;
wire \regmem|regMemory~655_q ;
wire \regmem|regMemory~1561_combout ;
wire \regmem|regMemory~239_q ;
wire \regmem|regMemory~175feeder_combout ;
wire \regmem|regMemory~175_q ;
wire \regmem|regMemory~207feeder_combout ;
wire \regmem|regMemory~207_q ;
wire \regmem|regMemory~47_q ;
wire \regmem|regMemory~111_q ;
wire \regmem|regMemory~79_q ;
wire \regmem|regMemory~15_q ;
wire \regmem|regMemory~2067_combout ;
wire \regmem|regMemory~143feeder_combout ;
wire \regmem|regMemory~143_q ;
wire \regmem|regMemory~1553_combout ;
wire \regmem|regMemory~943_q ;
wire \regmem|regMemory~1007feeder_combout ;
wire \regmem|regMemory~1007_q ;
wire \regmem|regMemory~975feeder_combout ;
wire \regmem|regMemory~975_q ;
wire \regmem|regMemory~879feeder_combout ;
wire \regmem|regMemory~879_q ;
wire \regmem|regMemory~815_q ;
wire \regmem|regMemory~847_q ;
wire \regmem|regMemory~783_q ;
wire \regmem|regMemory~2079_combout ;
wire \regmem|regMemory~911_q ;
wire \regmem|regMemory~1565_combout ;
wire \regmem|regMemory~431feeder_combout ;
wire \regmem|regMemory~431_q ;
wire \regmem|regMemory~495feeder_combout ;
wire \regmem|regMemory~495_q ;
wire \regmem|regMemory~463feeder_combout ;
wire \regmem|regMemory~463_q ;
wire \regmem|regMemory~303_q ;
wire \regmem|regMemory~367_q ;
wire \regmem|regMemory~335feeder_combout ;
wire \regmem|regMemory~335_q ;
wire \regmem|regMemory~271feeder_combout ;
wire \regmem|regMemory~271_q ;
wire \regmem|regMemory~2071_combout ;
wire \regmem|regMemory~399_q ;
wire \regmem|regMemory~1557_combout ;
wire \regmem|regMemory~1569_combout ;
wire \ulaIn1|Mux15~0_combout ;
wire \ula|ShiftLeft0~32_combout ;
wire \ula|Mux12~0_combout ;
wire \ula|Mux12~1_combout ;
wire \ula|Add0~92_sumout ;
wire \ula|Mux12~2_combout ;
wire \ulaIn2|ulaIn2MuxOut[19]~14_combout ;
wire \ula|Mux12~3_combout ;
wire \ula|Mux12~4_combout ;
wire \ula|Mux12~5_combout ;
wire \regmem|regMemory~947_q ;
wire \regmem|regMemory~979_q ;
wire \regmem|regMemory~1011_q ;
wire \regmem|regMemory~883_q ;
wire \regmem|regMemory~819feeder_combout ;
wire \regmem|regMemory~819_q ;
wire \regmem|regMemory~851_q ;
wire \regmem|regMemory~787_q ;
wire \regmem|regMemory~1711_combout ;
wire \regmem|regMemory~915_q ;
wire \regmem|regMemory~1174_combout ;
wire \regmem|regMemory~243_q ;
wire \regmem|regMemory~179feeder_combout ;
wire \regmem|regMemory~179_q ;
wire \regmem|regMemory~211feeder_combout ;
wire \regmem|regMemory~211_q ;
wire \regmem|regMemory~115_q ;
wire \regmem|regMemory~83_q ;
wire \regmem|regMemory~51_q ;
wire \regmem|regMemory~19_q ;
wire \regmem|regMemory~1699_combout ;
wire \regmem|regMemory~147_q ;
wire \regmem|regMemory~1162_combout ;
wire \regmem|regMemory~755_q ;
wire \regmem|regMemory~691_q ;
wire \regmem|regMemory~723_q ;
wire \regmem|regMemory~627_q ;
wire \regmem|regMemory~563_q ;
wire \regmem|regMemory~595_q ;
wire \regmem|regMemory~531_q ;
wire \regmem|regMemory~1707_combout ;
wire \regmem|regMemory~659_q ;
wire \regmem|regMemory~1170_combout ;
wire \regmem|regMemory~499_q ;
wire \regmem|regMemory~467feeder_combout ;
wire \regmem|regMemory~467_q ;
wire \regmem|regMemory~435_q ;
wire \regmem|regMemory~307_q ;
wire \regmem|regMemory~339_q ;
wire \regmem|regMemory~371_q ;
wire \regmem|regMemory~275feeder_combout ;
wire \regmem|regMemory~275_q ;
wire \regmem|regMemory~1703_combout ;
wire \regmem|regMemory~403_q ;
wire \regmem|regMemory~1166_combout ;
wire \regmem|regMemory~1178_combout ;
wire \ulaIn1|Mux19~0_combout ;
wire \ula|ShiftRight0~14_combout ;
wire \ula|ShiftRight0~18_combout ;
wire \ula|Mux18~1_combout ;
wire \ula|Add0~63_sumout ;
wire \ula|ShiftRight1~21_combout ;
wire \ula|ShiftRight0~38_combout ;
wire \ula|ShiftLeft0~29_combout ;
wire \ula|Mux18~0_combout ;
wire \ula|Mux18~2_combout ;
wire \ula|Mux18~4_combout ;
wire \regmem|regMemory~1005_q ;
wire \regmem|regMemory~941_q ;
wire \regmem|regMemory~973feeder_combout ;
wire \regmem|regMemory~973_q ;
wire \regmem|regMemory~877_q ;
wire \regmem|regMemory~845_q ;
wire \regmem|regMemory~813_q ;
wire \regmem|regMemory~781_q ;
wire \regmem|regMemory~2063_combout ;
wire \regmem|regMemory~909_q ;
wire \regmem|regMemory~1548_combout ;
wire \regmem|regMemory~237_q ;
wire \regmem|regMemory~205feeder_combout ;
wire \regmem|regMemory~205_q ;
wire \regmem|regMemory~173_q ;
wire \regmem|regMemory~109_q ;
wire \regmem|regMemory~77feeder_combout ;
wire \regmem|regMemory~77_q ;
wire \regmem|regMemory~45_q ;
wire \regmem|regMemory~13feeder_combout ;
wire \regmem|regMemory~13_q ;
wire \regmem|regMemory~2051_combout ;
wire \regmem|regMemory~141feeder_combout ;
wire \regmem|regMemory~141_q ;
wire \regmem|regMemory~1536_combout ;
wire \regmem|regMemory~749_q ;
wire \regmem|regMemory~685feeder_combout ;
wire \regmem|regMemory~685_q ;
wire \regmem|regMemory~717feeder_combout ;
wire \regmem|regMemory~717_q ;
wire \regmem|regMemory~621_q ;
wire \regmem|regMemory~557feeder_combout ;
wire \regmem|regMemory~557_q ;
wire \regmem|regMemory~589_q ;
wire \regmem|regMemory~525_q ;
wire \regmem|regMemory~2059_combout ;
wire \regmem|regMemory~653feeder_combout ;
wire \regmem|regMemory~653_q ;
wire \regmem|regMemory~1544_combout ;
wire \regmem|regMemory~493_q ;
wire \regmem|regMemory~429feeder_combout ;
wire \regmem|regMemory~429_q ;
wire \regmem|regMemory~461feeder_combout ;
wire \regmem|regMemory~461_q ;
wire \regmem|regMemory~365_q ;
wire \regmem|regMemory~301feeder_combout ;
wire \regmem|regMemory~301_q ;
wire \regmem|regMemory~333feeder_combout ;
wire \regmem|regMemory~333_q ;
wire \regmem|regMemory~269_q ;
wire \regmem|regMemory~2055_combout ;
wire \regmem|regMemory~397_q ;
wire \regmem|regMemory~1540_combout ;
wire \regmem|regMemory~1552_combout ;
wire \ulaIn1|Mux13~0_combout ;
wire \ula|Mux18~3_combout ;
wire \memToRegMux|memToRegOutput[13]~12_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a10 ;
wire \ulaIn2|ulaIn2MuxOut[10]~10_combout ;
wire \ula|Mux21~2_combout ;
wire \ula|Mux21~3_combout ;
wire \ula|Add0~152_combout ;
wire \ula|Add0~151_combout ;
wire \ula|Add0~150_combout ;
wire \ula|Add0~35 ;
wire \ula|Add0~39 ;
wire \ula|Add0~43 ;
wire \ula|Add0~47 ;
wire \ula|Add0~55 ;
wire \ula|Add0~59_sumout ;
wire \ula|ShiftRight0~8_combout ;
wire \ula|Mux19~1_combout ;
wire \ula|Mux19~0_combout ;
wire \ula|Mux19~2_combout ;
wire \memToRegMux|memToRegOutput[12]~11_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a11 ;
wire \ulaIn2|ulaIn2MuxOut[11]~30_combout ;
wire \ula|Mux31~4_combout ;
wire \ula|ShiftRight1~18_combout ;
wire \ula|ShiftRight1~17_combout ;
wire \ula|ShiftRight1~19_combout ;
wire \ula|Add0~49_combout ;
wire \ula|Add0~50_combout ;
wire \ula|Add0~51_combout ;
wire \ula|Add0~52_combout ;
wire \ula|Add0~54_sumout ;
wire \ula|Add0~57_combout ;
wire \ula|Mux20~0_combout ;
wire \memToRegMux|memToRegOutput[11]~10_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a8 ;
wire \ula|ShiftLeft0~50_combout ;
wire \ula|ShiftLeft0~0_combout ;
wire \ula|Mux22~3_combout ;
wire \ula|Mux14~4_combout ;
wire \ula|ShiftRight0~35_combout ;
wire \ula|Add0~100_sumout ;
wire \ula|Mux10~0_combout ;
wire \ula|Mux10~5_combout ;
wire \ulaIn2|ulaIn2MuxOut[21]~19_combout ;
wire \ula|ShiftLeft0~2_combout ;
wire \ula|Mux22~7_combout ;
wire \ula|Mux22~11_combout ;
wire \ula|Mux22~8_combout ;
wire \ula|Mux22~9_combout ;
wire \ula|Mux22~10_combout ;
wire \ula|Mux21~5_combout ;
wire \ula|ShiftRight1~16_combout ;
wire \ula|Add0~46_sumout ;
wire \ula|Mux21~0_combout ;
wire \ula|Mux22~15_combout ;
wire \ula|Mux22~6_combout ;
wire \ula|Mux22~2_combout ;
wire \ula|Mux22~14_combout ;
wire \ula|Mux22~5_combout ;
wire \ula|Mux21~4_combout ;
wire \ula|Mux22~0_combout ;
wire \ula|Mux21~1_combout ;
wire \memToRegMux|memToRegOutput[10]~9_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a24 ;
wire \ulaIn2|ulaIn2MuxOut[24]~22_combout ;
wire \ulaIn2|ulaIn2MuxOut[25]~21_combout ;
wire \ula|ShiftLeft0~3_combout ;
wire \ula|ShiftLeft0~5_combout ;
wire \ula|Mux8~1_combout ;
wire \ula|Mux2~9_combout ;
wire \ula|Mux2~6_combout ;
wire \ula|Mux2~3_combout ;
wire \ula|Mux2~4_combout ;
wire \ula|Mux2~5_combout ;
wire \ula|Mux2~2_combout ;
wire \ula|Mux2~7_combout ;
wire \ula|Mux2~8_combout ;
wire \regmem|regMemory~1021_q ;
wire \regmem|regMemory~957feeder_combout ;
wire \regmem|regMemory~957_q ;
wire \regmem|regMemory~989_q ;
wire \regmem|regMemory~861_q ;
wire \regmem|regMemory~829feeder_combout ;
wire \regmem|regMemory~829_q ;
wire \regmem|regMemory~893_q ;
wire \regmem|regMemory~797feeder_combout ;
wire \regmem|regMemory~797_q ;
wire \regmem|regMemory~1759_combout ;
wire \regmem|regMemory~925_q ;
wire \regmem|regMemory~1225_combout ;
wire \regmem|regMemory~253_q ;
wire \regmem|regMemory~221feeder_combout ;
wire \regmem|regMemory~221_q ;
wire \regmem|regMemory~189_q ;
wire \regmem|regMemory~61_q ;
wire \regmem|regMemory~93feeder_combout ;
wire \regmem|regMemory~93_q ;
wire \regmem|regMemory~125_q ;
wire \regmem|regMemory~29feeder_combout ;
wire \regmem|regMemory~29_q ;
wire \regmem|regMemory~1747_combout ;
wire \regmem|regMemory~157_q ;
wire \regmem|regMemory~1213_combout ;
wire \regmem|regMemory~765feeder_combout ;
wire \regmem|regMemory~765_q ;
wire \regmem|regMemory~733feeder_combout ;
wire \regmem|regMemory~733_q ;
wire \regmem|regMemory~701_q ;
wire \regmem|regMemory~605feeder_combout ;
wire \regmem|regMemory~605_q ;
wire \regmem|regMemory~573feeder_combout ;
wire \regmem|regMemory~573_q ;
wire \regmem|regMemory~637_q ;
wire \regmem|regMemory~541_q ;
wire \regmem|regMemory~1755_combout ;
wire \regmem|regMemory~669_q ;
wire \regmem|regMemory~1221_combout ;
wire \regmem|regMemory~509_q ;
wire \regmem|regMemory~477feeder_combout ;
wire \regmem|regMemory~477_q ;
wire \regmem|regMemory~445feeder_combout ;
wire \regmem|regMemory~445_q ;
wire \regmem|regMemory~381feeder_combout ;
wire \regmem|regMemory~381_q ;
wire \regmem|regMemory~317_q ;
wire \regmem|regMemory~349feeder_combout ;
wire \regmem|regMemory~349_q ;
wire \regmem|regMemory~285feeder_combout ;
wire \regmem|regMemory~285_q ;
wire \regmem|regMemory~1751_combout ;
wire \regmem|regMemory~413feeder_combout ;
wire \regmem|regMemory~413_q ;
wire \regmem|regMemory~1217_combout ;
wire \regmem|regMemory~1229_combout ;
wire \ulaIn1|Mux29~0_combout ;
wire \ula|ShiftRight0~11_combout ;
wire \ula|ShiftRight1~12_combout ;
wire \ula|Mux22~16_combout ;
wire \ula|Add0~42_sumout ;
wire \ula|Mux22~1_combout ;
wire \ula|Mux22~17_combout ;
wire \ula|Mux22~18_combout ;
wire \memToRegMux|memToRegOutput[9]~8_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a30 ;
wire \ulaIn2|ulaIn2MuxOut[30]~12_combout ;
wire \ula|LessThan0~45_combout ;
wire \ula|LessThan0~41_combout ;
wire \ula|LessThan0~35_combout ;
wire \ula|LessThan0~33_combout ;
wire \ula|LessThan0~42_combout ;
wire \ula|LessThan0~39_combout ;
wire \ula|LessThan0~40_combout ;
wire \ula|LessThan0~36_combout ;
wire \ula|LessThan0~37_combout ;
wire \ula|LessThan0~43_combout ;
wire \ula|Mux31~6_combout ;
wire \ula|LessThan0~38_combout ;
wire \ula|LessThan0~7_combout ;
wire \ula|LessThan0~8_combout ;
wire \ula|LessThan0~25_combout ;
wire \ula|LessThan0~24_combout ;
wire \ula|LessThan0~4_combout ;
wire \ula|LessThan0~3_combout ;
wire \ula|LessThan0~2_combout ;
wire \ula|LessThan0~0_combout ;
wire \ula|LessThan0~1_combout ;
wire \ula|LessThan0~6_combout ;
wire \ula|LessThan0~26_combout ;
wire \ula|LessThan0~15_combout ;
wire \ula|LessThan0~19_combout ;
wire \ula|LessThan0~22_combout ;
wire \ula|LessThan0~18_combout ;
wire \ula|LessThan0~21_combout ;
wire \ula|LessThan0~20_combout ;
wire \ula|LessThan0~23_combout ;
wire \ula|LessThan0~10_combout ;
wire \ulaIn2|ulaIn2MuxOut[8]~7_combout ;
wire \ula|LessThan0~9_combout ;
wire \ula|LessThan0~11_combout ;
wire \ula|LessThan0~12_combout ;
wire \ula|LessThan0~13_combout ;
wire \ula|LessThan0~14_combout ;
wire \ula|LessThan0~16_combout ;
wire \ula|LessThan0~17_combout ;
wire \ula|LessThan0~27_combout ;
wire \ula|LessThan0~28_combout ;
wire \ula|LessThan0~30_combout ;
wire \ula|LessThan0~31_combout ;
wire \ula|LessThan0~29_combout ;
wire \ula|LessThan0~32_combout ;
wire \ula|Mux31~3_combout ;
wire \ula|ShiftRight0~7_combout ;
wire \ula|Mux23~1_combout ;
wire \ula|Add0~38_sumout ;
wire \ula|Mux23~0_combout ;
wire \ula|Mux23~2_combout ;
wire \ula|Mux23~4_combout ;
wire \regmem|regMemory~1000_q ;
wire \regmem|regMemory~968_q ;
wire \regmem|regMemory~936_q ;
wire \regmem|regMemory~808_q ;
wire \regmem|regMemory~872_q ;
wire \regmem|regMemory~840_q ;
wire \regmem|regMemory~776feeder_combout ;
wire \regmem|regMemory~776_q ;
wire \regmem|regMemory~1967_combout ;
wire \regmem|regMemory~904_q ;
wire \regmem|regMemory~1446_combout ;
wire \regmem|regMemory~424feeder_combout ;
wire \regmem|regMemory~424_q ;
wire \regmem|regMemory~456_q ;
wire \regmem|regMemory~488_q ;
wire \regmem|regMemory~360_q ;
wire \regmem|regMemory~296_q ;
wire \regmem|regMemory~328_q ;
wire \regmem|regMemory~264_q ;
wire \regmem|regMemory~1959_combout ;
wire \regmem|regMemory~392_q ;
wire \regmem|regMemory~1438_combout ;
wire \regmem|regMemory~680_q ;
wire \regmem|regMemory~744_q ;
wire \regmem|regMemory~712feeder_combout ;
wire \regmem|regMemory~712_q ;
wire \regmem|regMemory~616_q ;
wire \regmem|regMemory~552_q ;
wire \regmem|regMemory~584feeder_combout ;
wire \regmem|regMemory~584_q ;
wire \regmem|regMemory~520_q ;
wire \regmem|regMemory~1963_combout ;
wire \regmem|regMemory~648_q ;
wire \regmem|regMemory~1442_combout ;
wire \regmem|regMemory~168_q ;
wire \regmem|regMemory~200_q ;
wire \regmem|regMemory~232_q ;
wire \regmem|regMemory~104_q ;
wire \regmem|regMemory~40_q ;
wire \regmem|regMemory~72feeder_combout ;
wire \regmem|regMemory~72_q ;
wire \regmem|regMemory~8feeder_combout ;
wire \regmem|regMemory~8_q ;
wire \regmem|regMemory~1955_combout ;
wire \regmem|regMemory~136_q ;
wire \regmem|regMemory~1434_combout ;
wire \regmem|regMemory~1450_combout ;
wire \ulaIn1|Mux8~0_combout ;
wire \ula|Mux23~3_combout ;
wire \memToRegMux|memToRegOutput[8]~7_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a7 ;
wire \ulaIn2|ulaIn2MuxOut[7]~27_combout ;
wire \ula|Mux24~4_combout ;
wire \memToRegMux|memToRegOutput[7]~6_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a6 ;
wire \ulaIn2|ulaIn2MuxOut[6]~24_combout ;
wire \ula|Mux25~4_combout ;
wire \memToRegMux|memToRegOutput[6]~5_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a12 ;
wire \ulaIn2|ulaIn2MuxOut[12]~9_combout ;
wire \ula|Mux19~3_combout ;
wire \ula|Mux19~4_combout ;
wire \regmem|regMemory~492_q ;
wire \regmem|regMemory~460_q ;
wire \regmem|regMemory~428_q ;
wire \regmem|regMemory~300_q ;
wire \regmem|regMemory~364feeder_combout ;
wire \regmem|regMemory~364_q ;
wire \regmem|regMemory~332feeder_combout ;
wire \regmem|regMemory~332_q ;
wire \regmem|regMemory~268feeder_combout ;
wire \regmem|regMemory~268_q ;
wire \regmem|regMemory~2023_combout ;
wire \regmem|regMemory~396_q ;
wire \regmem|regMemory~1506_combout ;
wire \regmem|regMemory~684_q ;
wire \regmem|regMemory~716feeder_combout ;
wire \regmem|regMemory~716_q ;
wire \regmem|regMemory~748feeder_combout ;
wire \regmem|regMemory~748_q ;
wire \regmem|regMemory~620_q ;
wire \regmem|regMemory~588feeder_combout ;
wire \regmem|regMemory~588_q ;
wire \regmem|regMemory~556feeder_combout ;
wire \regmem|regMemory~556_q ;
wire \regmem|regMemory~524_q ;
wire \regmem|regMemory~2027_combout ;
wire \regmem|regMemory~652_q ;
wire \regmem|regMemory~1510_combout ;
wire \regmem|regMemory~172feeder_combout ;
wire \regmem|regMemory~172_q ;
wire \regmem|regMemory~236feeder_combout ;
wire \regmem|regMemory~236_q ;
wire \regmem|regMemory~204feeder_combout ;
wire \regmem|regMemory~204_q ;
wire \regmem|regMemory~44feeder_combout ;
wire \regmem|regMemory~44_q ;
wire \regmem|regMemory~76_q ;
wire \regmem|regMemory~108feeder_combout ;
wire \regmem|regMemory~108_q ;
wire \regmem|regMemory~12_q ;
wire \regmem|regMemory~2019_combout ;
wire \regmem|regMemory~140_q ;
wire \regmem|regMemory~1502_combout ;
wire \regmem|regMemory~1004_q ;
wire \regmem|regMemory~940_q ;
wire \regmem|regMemory~972_q ;
wire \regmem|regMemory~812_q ;
wire \regmem|regMemory~876_q ;
wire \regmem|regMemory~844_q ;
wire \regmem|regMemory~780_q ;
wire \regmem|regMemory~2031_combout ;
wire \regmem|regMemory~908_q ;
wire \regmem|regMemory~1514_combout ;
wire \regmem|regMemory~1518_combout ;
wire \ulaIn1|Mux12~0_combout ;
wire \ula|ShiftRight0~17_combout ;
wire \ula|ShiftRight0~16_combout ;
wire \ula|Mux26~1_combout ;
wire \ula|Add0~26_sumout ;
wire \ula|Mux26~0_combout ;
wire \ula|Mux26~2_combout ;
wire \ula|Mux26~3_combout ;
wire \regmem|regMemory_rtl_0_bypass[16]~feeder_combout ;
wire \ulaIn2|ulaIn2MuxOut[5]~23_combout ;
wire \ula|Mux26~4_combout ;
wire \memToRegMux|memToRegOutput[5]~4_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a9 ;
wire \ulaIn2|ulaIn2MuxOut[9]~15_combout ;
wire \ula|Mux22~12_combout ;
wire \ula|Mux22~13_combout ;
wire \regmem|regMemory~233_q ;
wire \regmem|regMemory~201feeder_combout ;
wire \regmem|regMemory~201_q ;
wire \regmem|regMemory~169feeder_combout ;
wire \regmem|regMemory~169_q ;
wire \regmem|regMemory~41_q ;
wire \regmem|regMemory~105feeder_combout ;
wire \regmem|regMemory~105_q ;
wire \regmem|regMemory~73feeder_combout ;
wire \regmem|regMemory~73_q ;
wire \regmem|regMemory~9_q ;
wire \regmem|regMemory~1987_combout ;
wire \regmem|regMemory~137feeder_combout ;
wire \regmem|regMemory~137_q ;
wire \regmem|regMemory~1468_combout ;
wire \regmem|regMemory~1001_q ;
wire \regmem|regMemory~969feeder_combout ;
wire \regmem|regMemory~969_q ;
wire \regmem|regMemory~937_q ;
wire \regmem|regMemory~809_q ;
wire \regmem|regMemory~841_q ;
wire \regmem|regMemory~873_q ;
wire \regmem|regMemory~777_q ;
wire \regmem|regMemory~1999_combout ;
wire \regmem|regMemory~905_q ;
wire \regmem|regMemory~1480_combout ;
wire \regmem|regMemory~745_q ;
wire \regmem|regMemory~713feeder_combout ;
wire \regmem|regMemory~713_q ;
wire \regmem|regMemory~681feeder_combout ;
wire \regmem|regMemory~681_q ;
wire \regmem|regMemory~617_q ;
wire \regmem|regMemory~585feeder_combout ;
wire \regmem|regMemory~585_q ;
wire \regmem|regMemory~553_q ;
wire \regmem|regMemory~521feeder_combout ;
wire \regmem|regMemory~521_q ;
wire \regmem|regMemory~1995_combout ;
wire \regmem|regMemory~649_q ;
wire \regmem|regMemory~1476_combout ;
wire \regmem|regMemory~425feeder_combout ;
wire \regmem|regMemory~425_q ;
wire \regmem|regMemory~457feeder_combout ;
wire \regmem|regMemory~457_q ;
wire \regmem|regMemory~489_q ;
wire \regmem|regMemory~361feeder_combout ;
wire \regmem|regMemory~361_q ;
wire \regmem|regMemory~329feeder_combout ;
wire \regmem|regMemory~329_q ;
wire \regmem|regMemory~297feeder_combout ;
wire \regmem|regMemory~297_q ;
wire \regmem|regMemory~265feeder_combout ;
wire \regmem|regMemory~265_q ;
wire \regmem|regMemory~1991_combout ;
wire \regmem|regMemory~393feeder_combout ;
wire \regmem|regMemory~393_q ;
wire \regmem|regMemory~1472_combout ;
wire \regmem|regMemory~1484_combout ;
wire \ulaIn1|Mux9~0_combout ;
wire \ula|Mux6~1_combout ;
wire \ula|Mux6~7_combout ;
wire \regmem|regMemory~185_q ;
wire \regmem|regMemory~217feeder_combout ;
wire \regmem|regMemory~217_q ;
wire \regmem|regMemory~249_q ;
wire \regmem|regMemory~121_q ;
wire \regmem|regMemory~57feeder_combout ;
wire \regmem|regMemory~57_q ;
wire \regmem|regMemory~89feeder_combout ;
wire \regmem|regMemory~89_q ;
wire \regmem|regMemory~25feeder_combout ;
wire \regmem|regMemory~25_q ;
wire \regmem|regMemory~1795_combout ;
wire \regmem|regMemory~153_q ;
wire \regmem|regMemory~1264_combout ;
wire \regmem|regMemory~441_q ;
wire \regmem|regMemory~473feeder_combout ;
wire \regmem|regMemory~473_q ;
wire \regmem|regMemory~505_q ;
wire \regmem|regMemory~377feeder_combout ;
wire \regmem|regMemory~377_q ;
wire \regmem|regMemory~313feeder_combout ;
wire \regmem|regMemory~313_q ;
wire \regmem|regMemory~345feeder_combout ;
wire \regmem|regMemory~345_q ;
wire \regmem|regMemory~281feeder_combout ;
wire \regmem|regMemory~281_q ;
wire \regmem|regMemory~1799_combout ;
wire \regmem|regMemory~409feeder_combout ;
wire \regmem|regMemory~409_q ;
wire \regmem|regMemory~1268_combout ;
wire \regmem|regMemory~1017_q ;
wire \regmem|regMemory~985feeder_combout ;
wire \regmem|regMemory~985_q ;
wire \regmem|regMemory~953_q ;
wire \regmem|regMemory~889_q ;
wire \regmem|regMemory~857_q ;
wire \regmem|regMemory~825feeder_combout ;
wire \regmem|regMemory~825_q ;
wire \regmem|regMemory~793feeder_combout ;
wire \regmem|regMemory~793_q ;
wire \regmem|regMemory~1807_combout ;
wire \regmem|regMemory~921feeder_combout ;
wire \regmem|regMemory~921_q ;
wire \regmem|regMemory~1276_combout ;
wire \regmem|regMemory~697feeder_combout ;
wire \regmem|regMemory~697_q ;
wire \regmem|regMemory~729feeder_combout ;
wire \regmem|regMemory~729_q ;
wire \regmem|regMemory~761feeder_combout ;
wire \regmem|regMemory~761_q ;
wire \regmem|regMemory~569feeder_combout ;
wire \regmem|regMemory~569_q ;
wire \regmem|regMemory~601feeder_combout ;
wire \regmem|regMemory~601_q ;
wire \regmem|regMemory~633_q ;
wire \regmem|regMemory~537feeder_combout ;
wire \regmem|regMemory~537_q ;
wire \regmem|regMemory~1803_combout ;
wire \regmem|regMemory~665feeder_combout ;
wire \regmem|regMemory~665_q ;
wire \regmem|regMemory~1272_combout ;
wire \regmem|regMemory~1280_combout ;
wire \ulaIn1|Mux25~0_combout ;
wire \ula|ShiftRight0~3_combout ;
wire \ula|ShiftRight1~7_combout ;
wire \ula|Add0~22_sumout ;
wire \ula|ShiftRight0~6_combout ;
wire \ula|Mux27~1_combout ;
wire \ula|Mux27~0_combout ;
wire \ula|Mux27~2_combout ;
wire \memToRegMux|memToRegOutput[4]~3_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a3 ;
wire \ulaIn2|ulaIn2MuxOut[3]~3_combout ;
wire \ula|Mux28~13_combout ;
wire \memToRegMux|memToRegOutput[3]~2_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a16 ;
wire \ula|LessThan0~5_combout ;
wire \ula|Mux15~4_combout ;
wire \ula|Mux15~6_combout ;
wire \ula|Mux15~7_combout ;
wire \regmem|regMemory~688feeder_combout ;
wire \regmem|regMemory~688_q ;
wire \regmem|regMemory~720_q ;
wire \regmem|regMemory~752feeder_combout ;
wire \regmem|regMemory~752_q ;
wire \regmem|regMemory~624_q ;
wire \regmem|regMemory~560_q ;
wire \regmem|regMemory~592_q ;
wire \regmem|regMemory~528_q ;
wire \regmem|regMemory~1659_combout ;
wire \regmem|regMemory~656_q ;
wire \regmem|regMemory~1119_combout ;
wire \regmem|regMemory~944feeder_combout ;
wire \regmem|regMemory~944_q ;
wire \regmem|regMemory~1008feeder_combout ;
wire \regmem|regMemory~1008_q ;
wire \regmem|regMemory~976feeder_combout ;
wire \regmem|regMemory~976_q ;
wire \regmem|regMemory~880feeder_combout ;
wire \regmem|regMemory~880_q ;
wire \regmem|regMemory~848_q ;
wire \regmem|regMemory~816_q ;
wire \regmem|regMemory~784feeder_combout ;
wire \regmem|regMemory~784_q ;
wire \regmem|regMemory~1663_combout ;
wire \regmem|regMemory~912feeder_combout ;
wire \regmem|regMemory~912_q ;
wire \regmem|regMemory~1123_combout ;
wire \regmem|regMemory~496feeder_combout ;
wire \regmem|regMemory~496_q ;
wire \regmem|regMemory~464_q ;
wire \regmem|regMemory~432_q ;
wire \regmem|regMemory~304_q ;
wire \regmem|regMemory~336feeder_combout ;
wire \regmem|regMemory~336_q ;
wire \regmem|regMemory~368_q ;
wire \regmem|regMemory~272feeder_combout ;
wire \regmem|regMemory~272_q ;
wire \regmem|regMemory~1655_combout ;
wire \regmem|regMemory~400feeder_combout ;
wire \regmem|regMemory~400_q ;
wire \regmem|regMemory~1115_combout ;
wire \regmem|regMemory~240_q ;
wire \regmem|regMemory~208feeder_combout ;
wire \regmem|regMemory~208_q ;
wire \regmem|regMemory~176feeder_combout ;
wire \regmem|regMemory~176_q ;
wire \regmem|regMemory~48feeder_combout ;
wire \regmem|regMemory~48_q ;
wire \regmem|regMemory~112feeder_combout ;
wire \regmem|regMemory~112_q ;
wire \regmem|regMemory~80feeder_combout ;
wire \regmem|regMemory~80_q ;
wire \regmem|regMemory~16feeder_combout ;
wire \regmem|regMemory~16_q ;
wire \regmem|regMemory~1651_combout ;
wire \regmem|regMemory~144_q ;
wire \regmem|regMemory~1111_combout ;
wire \regmem|regMemory~1127_combout ;
wire \ulaIn1|Mux16~0_combout ;
wire \ula|ShiftRight0~26_combout ;
wire \ula|Mux29~1_combout ;
wire \ula|Mux29~2_combout ;
wire \ula|Add0~14_sumout ;
wire \ula|Mux29~0_combout ;
wire \ula|Mux29~3_combout ;
wire \ula|Mux29~4_combout ;
wire \ulaIn2|ulaIn2MuxOut[2]~4_combout ;
wire \ula|Mux29~5_combout ;
wire \memToRegMux|memToRegOutput[2]~1_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a14 ;
wire \ulaIn2|ulaIn2MuxOut[14]~29_combout ;
wire \ula|Mux17~2_combout ;
wire \ula|Mux17~3_combout ;
wire \regmem|regMemory~174_q ;
wire \regmem|regMemory~206_q ;
wire \regmem|regMemory~238_q ;
wire \regmem|regMemory~110_q ;
wire \regmem|regMemory~46_q ;
wire \regmem|regMemory~78feeder_combout ;
wire \regmem|regMemory~78_q ;
wire \regmem|regMemory~14_q ;
wire \regmem|regMemory~2035_combout ;
wire \regmem|regMemory~142feeder_combout ;
wire \regmem|regMemory~142_q ;
wire \regmem|regMemory~1519_combout ;
wire \regmem|regMemory~750_q ;
wire \regmem|regMemory~718_q ;
wire \regmem|regMemory~686_q ;
wire \regmem|regMemory~590_q ;
wire \regmem|regMemory~622_q ;
wire \regmem|regMemory~558_q ;
wire \regmem|regMemory~526_q ;
wire \regmem|regMemory~2043_combout ;
wire \regmem|regMemory~654_q ;
wire \regmem|regMemory~1527_combout ;
wire \regmem|regMemory~942_q ;
wire \regmem|regMemory~974_q ;
wire \regmem|regMemory~1006_q ;
wire \regmem|regMemory~878_q ;
wire \regmem|regMemory~846_q ;
wire \regmem|regMemory~814_q ;
wire \regmem|regMemory~782_q ;
wire \regmem|regMemory~2047_combout ;
wire \regmem|regMemory~910_q ;
wire \regmem|regMemory~1531_combout ;
wire \regmem|regMemory~494_q ;
wire \regmem|regMemory~430_q ;
wire \regmem|regMemory~462_q ;
wire \regmem|regMemory~366_q ;
wire \regmem|regMemory~302feeder_combout ;
wire \regmem|regMemory~302_q ;
wire \regmem|regMemory~334feeder_combout ;
wire \regmem|regMemory~334_q ;
wire \regmem|regMemory~270feeder_combout ;
wire \regmem|regMemory~270_q ;
wire \regmem|regMemory~2039_combout ;
wire \regmem|regMemory~398_q ;
wire \regmem|regMemory~1523_combout ;
wire \regmem|regMemory~1535_combout ;
wire \ulaIn1|Mux14~0_combout ;
wire \ula|Mux1~0_combout ;
wire \ula|Mux1~4_combout ;
wire \regmem|regMemory~190_q ;
wire \regmem|regMemory~254_q ;
wire \regmem|regMemory~222_q ;
wire \regmem|regMemory~62feeder_combout ;
wire \regmem|regMemory~62_q ;
wire \regmem|regMemory~126_q ;
wire \regmem|regMemory~94feeder_combout ;
wire \regmem|regMemory~94_q ;
wire \regmem|regMemory~30feeder_combout ;
wire \regmem|regMemory~30_q ;
wire \regmem|regMemory~1715_combout ;
wire \regmem|regMemory~158_q ;
wire \regmem|regMemory~1179_combout ;
wire \regmem|regMemory~702_q ;
wire \regmem|regMemory~766_q ;
wire \regmem|regMemory~734_q ;
wire \regmem|regMemory~574_q ;
wire \regmem|regMemory~638_q ;
wire \regmem|regMemory~606_q ;
wire \regmem|regMemory~542_q ;
wire \regmem|regMemory~1723_combout ;
wire \regmem|regMemory~670feeder_combout ;
wire \regmem|regMemory~670_q ;
wire \regmem|regMemory~1187_combout ;
wire \regmem|regMemory~958_q ;
wire \regmem|regMemory~990feeder_combout ;
wire \regmem|regMemory~990_q ;
wire \regmem|regMemory~1022_q ;
wire \regmem|regMemory~894_q ;
wire \regmem|regMemory~862_q ;
wire \regmem|regMemory~830feeder_combout ;
wire \regmem|regMemory~830_q ;
wire \regmem|regMemory~798feeder_combout ;
wire \regmem|regMemory~798_q ;
wire \regmem|regMemory~1727_combout ;
wire \regmem|regMemory~926feeder_combout ;
wire \regmem|regMemory~926_q ;
wire \regmem|regMemory~1191_combout ;
wire \regmem|regMemory~510_q ;
wire \regmem|regMemory~446feeder_combout ;
wire \regmem|regMemory~446_q ;
wire \regmem|regMemory~478feeder_combout ;
wire \regmem|regMemory~478_q ;
wire \regmem|regMemory~318_q ;
wire \regmem|regMemory~382_q ;
wire \regmem|regMemory~350feeder_combout ;
wire \regmem|regMemory~350_q ;
wire \regmem|regMemory~286feeder_combout ;
wire \regmem|regMemory~286_q ;
wire \regmem|regMemory~1719_combout ;
wire \regmem|regMemory~414feeder_combout ;
wire \regmem|regMemory~414_q ;
wire \regmem|regMemory~1183_combout ;
wire \regmem|regMemory~1195_combout ;
wire \ulaIn1|Mux30~0_combout ;
wire \ula|LessThan0~44_combout ;
wire \ula|LessThan0~46_combout ;
wire \ula|Mux4~5_combout ;
wire \regmem|regMemory~507_q ;
wire \regmem|regMemory~475feeder_combout ;
wire \regmem|regMemory~475_q ;
wire \regmem|regMemory~443_q ;
wire \regmem|regMemory~379_q ;
wire \regmem|regMemory~315feeder_combout ;
wire \regmem|regMemory~315_q ;
wire \regmem|regMemory~347feeder_combout ;
wire \regmem|regMemory~347_q ;
wire \regmem|regMemory~283feeder_combout ;
wire \regmem|regMemory~283_q ;
wire \regmem|regMemory~1815_combout ;
wire \regmem|regMemory~411_q ;
wire \regmem|regMemory~1285_combout ;
wire \regmem|regMemory~699_q ;
wire \regmem|regMemory~731feeder_combout ;
wire \regmem|regMemory~731_q ;
wire \regmem|regMemory~763_q ;
wire \regmem|regMemory~635_q ;
wire \regmem|regMemory~571_q ;
wire \regmem|regMemory~603_q ;
wire \regmem|regMemory~539feeder_combout ;
wire \regmem|regMemory~539_q ;
wire \regmem|regMemory~1819_combout ;
wire \regmem|regMemory~667_q ;
wire \regmem|regMemory~1289_combout ;
wire \regmem|regMemory~187_q ;
wire \regmem|regMemory~219_q ;
wire \regmem|regMemory~251_q ;
wire \regmem|regMemory~123feeder_combout ;
wire \regmem|regMemory~123_q ;
wire \regmem|regMemory~91feeder_combout ;
wire \regmem|regMemory~91_q ;
wire \regmem|regMemory~59feeder_combout ;
wire \regmem|regMemory~59_q ;
wire \regmem|regMemory~27feeder_combout ;
wire \regmem|regMemory~27_q ;
wire \regmem|regMemory~1811_combout ;
wire \regmem|regMemory~155feeder_combout ;
wire \regmem|regMemory~155_q ;
wire \regmem|regMemory~1281_combout ;
wire \regmem|regMemory~1019_q ;
wire \regmem|regMemory~987feeder_combout ;
wire \regmem|regMemory~987_q ;
wire \regmem|regMemory~955_q ;
wire \regmem|regMemory~859_q ;
wire \regmem|regMemory~891feeder_combout ;
wire \regmem|regMemory~891_q ;
wire \regmem|regMemory~827_q ;
wire \regmem|regMemory~795feeder_combout ;
wire \regmem|regMemory~795_q ;
wire \regmem|regMemory~1823_combout ;
wire \regmem|regMemory~923feeder_combout ;
wire \regmem|regMemory~923_q ;
wire \regmem|regMemory~1293_combout ;
wire \regmem|regMemory~1297_combout ;
wire \ulaIn1|Mux27~0_combout ;
wire \ula|ShiftRight0~12_combout ;
wire \ula|ShiftRight1~2_combout ;
wire \ula|Add0~9_sumout ;
wire \ula|Mux30~1_combout ;
wire \ula|Mux30~2_combout ;
wire \ula|Mux30~0_combout ;
wire \ula|Mux30~3_combout ;
wire \ula|Mux30~6_combout ;
wire \regmem|regMemory~225_q ;
wire \regmem|regMemory~193_q ;
wire \regmem|regMemory~161_q ;
wire \regmem|regMemory~33_q ;
wire \regmem|regMemory~97_q ;
wire \regmem|regMemory~65_q ;
wire \regmem|regMemory~1_q ;
wire \regmem|regMemory~1859_combout ;
wire \regmem|regMemory~129_q ;
wire \regmem|regMemory~1332_combout ;
wire \regmem|regMemory~737feeder_combout ;
wire \regmem|regMemory~737_q ;
wire \regmem|regMemory~705feeder_combout ;
wire \regmem|regMemory~705_q ;
wire \regmem|regMemory~673feeder_combout ;
wire \regmem|regMemory~673_q ;
wire \regmem|regMemory~609feeder_combout ;
wire \regmem|regMemory~609_q ;
wire \regmem|regMemory~577feeder_combout ;
wire \regmem|regMemory~577_q ;
wire \regmem|regMemory~545feeder_combout ;
wire \regmem|regMemory~545_q ;
wire \regmem|regMemory~513_q ;
wire \regmem|regMemory~1867_combout ;
wire \regmem|regMemory~641feeder_combout ;
wire \regmem|regMemory~641_q ;
wire \regmem|regMemory~1340_combout ;
wire \regmem|regMemory~481_q ;
wire \regmem|regMemory~417feeder_combout ;
wire \regmem|regMemory~417_q ;
wire \regmem|regMemory~449_q ;
wire \regmem|regMemory~289feeder_combout ;
wire \regmem|regMemory~289_q ;
wire \regmem|regMemory~353feeder_combout ;
wire \regmem|regMemory~353_q ;
wire \regmem|regMemory~321feeder_combout ;
wire \regmem|regMemory~321_q ;
wire \regmem|regMemory~257_q ;
wire \regmem|regMemory~1863_combout ;
wire \regmem|regMemory~385_q ;
wire \regmem|regMemory~1336_combout ;
wire \regmem|regMemory~993_q ;
wire \regmem|regMemory~929_q ;
wire \regmem|regMemory~961feeder_combout ;
wire \regmem|regMemory~961_q ;
wire \regmem|regMemory~801feeder_combout ;
wire \regmem|regMemory~801_q ;
wire \regmem|regMemory~865feeder_combout ;
wire \regmem|regMemory~865_q ;
wire \regmem|regMemory~833_q ;
wire \regmem|regMemory~769feeder_combout ;
wire \regmem|regMemory~769_q ;
wire \regmem|regMemory~1871_combout ;
wire \regmem|regMemory~897feeder_combout ;
wire \regmem|regMemory~897_q ;
wire \regmem|regMemory~1344_combout ;
wire \regmem|regMemory~1348_combout ;
wire \ulaIn1|Mux1~0_combout ;
wire \ula|Mux30~5_combout ;
wire \memToRegMux|memToRegOutput[1]~0_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a31 ;
wire \ulaIn2|ulaIn2MuxOut[31]~11_combout ;
wire \ula|Mux31~1_combout ;
wire \ula|Add0~1_combout ;
wire \ula|ShiftRight0~5_combout ;
wire \ula|ShiftRight0~9_combout ;
wire \ula|ShiftRight1~0_combout ;
wire \ula|Add0~2_combout ;
wire \memToRegMux|memToRegOutput[0]~31_combout ;
wire \regmem|regMemory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \ulaIn2|ulaIn2MuxOut[0]~2_combout ;
wire \ula|ShiftRight1~5_combout ;
wire \ula|Mux0~2_combout ;
wire \ula|Mux0~5_combout ;
wire \ula|ShiftLeft0~48_combout ;
wire \ula|ShiftLeft0~49_combout ;
wire \ula|Mux0~1_combout ;
wire \ula|Mux0~3_combout ;
wire \ula|Mux0~4_combout ;
wire \regmem|regMemory~959feeder_combout ;
wire \regmem|regMemory~959_q ;
wire \regmem|regMemory~991feeder_combout ;
wire \regmem|regMemory~991_q ;
wire \regmem|regMemory~1023_q ;
wire \regmem|regMemory~895feeder_combout ;
wire \regmem|regMemory~895_q ;
wire \regmem|regMemory~831feeder_combout ;
wire \regmem|regMemory~831_q ;
wire \regmem|regMemory~863_q ;
wire \regmem|regMemory~799feeder_combout ;
wire \regmem|regMemory~799_q ;
wire \regmem|regMemory~1583_combout ;
wire \regmem|regMemory~927_q ;
wire \regmem|regMemory~1038_combout ;
wire \regmem|regMemory~703feeder_combout ;
wire \regmem|regMemory~703_q ;
wire \regmem|regMemory~735_q ;
wire \regmem|regMemory~767feeder_combout ;
wire \regmem|regMemory~767_q ;
wire \regmem|regMemory~575feeder_combout ;
wire \regmem|regMemory~575_q ;
wire \regmem|regMemory~639_q ;
wire \regmem|regMemory~607feeder_combout ;
wire \regmem|regMemory~607_q ;
wire \regmem|regMemory~543feeder_combout ;
wire \regmem|regMemory~543_q ;
wire \regmem|regMemory~1579_combout ;
wire \regmem|regMemory~671_q ;
wire \regmem|regMemory~1034_combout ;
wire \regmem|regMemory~191_q ;
wire \regmem|regMemory~255feeder_combout ;
wire \regmem|regMemory~255_q ;
wire \regmem|regMemory~223_q ;
wire \regmem|regMemory~95feeder_combout ;
wire \regmem|regMemory~95_q ;
wire \regmem|regMemory~127_q ;
wire \regmem|regMemory~63feeder_combout ;
wire \regmem|regMemory~63_q ;
wire \regmem|regMemory~31feeder_combout ;
wire \regmem|regMemory~31_q ;
wire \regmem|regMemory~1571_combout ;
wire \regmem|regMemory~159feeder_combout ;
wire \regmem|regMemory~159_q ;
wire \regmem|regMemory~1026_combout ;
wire \regmem|regMemory~447_q ;
wire \regmem|regMemory~511_q ;
wire \regmem|regMemory~479feeder_combout ;
wire \regmem|regMemory~479_q ;
wire \regmem|regMemory~383_q ;
wire \regmem|regMemory~351feeder_combout ;
wire \regmem|regMemory~351_q ;
wire \regmem|regMemory~319feeder_combout ;
wire \regmem|regMemory~319_q ;
wire \regmem|regMemory~287feeder_combout ;
wire \regmem|regMemory~287_q ;
wire \regmem|regMemory~1575_combout ;
wire \regmem|regMemory~415feeder_combout ;
wire \regmem|regMemory~415_q ;
wire \regmem|regMemory~1030_combout ;
wire \regmem|regMemory~1042_combout ;
wire \ulaIn1|Mux31~0_combout ;
wire \ula|LessThan0~47_combout ;
wire \ula|Mux27~4_combout ;
wire \ula|Mux27~3_combout ;
wire \ulaIn2|ulaIn2MuxOut[4]~0_combout ;
wire \ula|Add0~4_sumout ;
wire \ula|Add0~7_combout ;
wire \ula|Mux31~2_combout ;
wire \ula|Equal0~11_combout ;
wire \ula|Equal0~2_combout ;
wire \ula|Equal0~3_combout ;
wire \ula|Equal0~5_combout ;
wire \ula|Equal0~1_combout ;
wire \ula|Equal0~4_combout ;
wire \ula|Equal0~6_combout ;
wire \ula|Equal0~9_combout ;
wire \ula|Equal0~7_combout ;
wire \ula|Equal0~8_combout ;
wire \ula|Equal0~10_combout ;
wire \ula|Equal0~0_combout ;
wire \ula|Equal0~12_combout ;
wire [31:0] \intMem|instruction ;
wire [1:0] \control|in1Mux ;
wire [0:42] \regmem|regMemory_rtl_0_bypass ;
wire [3:0] \control|aluOp ;
wire [31:0] \pc|PC_out ;
wire [31:0] \ulaIn1|ulaIn1MuxOut ;

wire [39:0] \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a1  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a2  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a3  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a4  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a5  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a6  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a7  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a8  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a9  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a10  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a11  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a12  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a13  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a14  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a15  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a16  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a17  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a18  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a19  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a20  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a21  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a22  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a23  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a24  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a25  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a26  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a27  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a28  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a29  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a30  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \regmem|regMemory_rtl_0|auto_generated|ram_block1a31  = \regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \nextPC[0]~output (
	.i(\nextInstruction|Add0~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[0]),
	.obar());
// synopsys translate_off
defparam \nextPC[0]~output .bus_hold = "false";
defparam \nextPC[0]~output .open_drain_output = "false";
defparam \nextPC[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \nextPC[1]~output (
	.i(\nextInstruction|Add0~5_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[1]),
	.obar());
// synopsys translate_off
defparam \nextPC[1]~output .bus_hold = "false";
defparam \nextPC[1]~output .open_drain_output = "false";
defparam \nextPC[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \nextPC[2]~output (
	.i(\nextInstruction|Add0~9_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[2]),
	.obar());
// synopsys translate_off
defparam \nextPC[2]~output .bus_hold = "false";
defparam \nextPC[2]~output .open_drain_output = "false";
defparam \nextPC[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \nextPC[3]~output (
	.i(\nextInstruction|Add0~13_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[3]),
	.obar());
// synopsys translate_off
defparam \nextPC[3]~output .bus_hold = "false";
defparam \nextPC[3]~output .open_drain_output = "false";
defparam \nextPC[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \nextPC[4]~output (
	.i(\nextInstruction|Add0~17_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[4]),
	.obar());
// synopsys translate_off
defparam \nextPC[4]~output .bus_hold = "false";
defparam \nextPC[4]~output .open_drain_output = "false";
defparam \nextPC[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \nextPC[5]~output (
	.i(\nextInstruction|Add0~21_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[5]),
	.obar());
// synopsys translate_off
defparam \nextPC[5]~output .bus_hold = "false";
defparam \nextPC[5]~output .open_drain_output = "false";
defparam \nextPC[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \nextPC[6]~output (
	.i(\nextInstruction|Add0~25_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[6]),
	.obar());
// synopsys translate_off
defparam \nextPC[6]~output .bus_hold = "false";
defparam \nextPC[6]~output .open_drain_output = "false";
defparam \nextPC[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \nextPC[7]~output (
	.i(\nextInstruction|Add0~29_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[7]),
	.obar());
// synopsys translate_off
defparam \nextPC[7]~output .bus_hold = "false";
defparam \nextPC[7]~output .open_drain_output = "false";
defparam \nextPC[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \nextPC[8]~output (
	.i(\nextInstruction|Add0~33_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[8]),
	.obar());
// synopsys translate_off
defparam \nextPC[8]~output .bus_hold = "false";
defparam \nextPC[8]~output .open_drain_output = "false";
defparam \nextPC[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \nextPC[9]~output (
	.i(\nextInstruction|Add0~37_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[9]),
	.obar());
// synopsys translate_off
defparam \nextPC[9]~output .bus_hold = "false";
defparam \nextPC[9]~output .open_drain_output = "false";
defparam \nextPC[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \nextPC[10]~output (
	.i(\nextInstruction|Add0~41_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[10]),
	.obar());
// synopsys translate_off
defparam \nextPC[10]~output .bus_hold = "false";
defparam \nextPC[10]~output .open_drain_output = "false";
defparam \nextPC[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \nextPC[11]~output (
	.i(\nextInstruction|Add0~45_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[11]),
	.obar());
// synopsys translate_off
defparam \nextPC[11]~output .bus_hold = "false";
defparam \nextPC[11]~output .open_drain_output = "false";
defparam \nextPC[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \nextPC[12]~output (
	.i(\nextInstruction|Add0~49_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[12]),
	.obar());
// synopsys translate_off
defparam \nextPC[12]~output .bus_hold = "false";
defparam \nextPC[12]~output .open_drain_output = "false";
defparam \nextPC[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \nextPC[13]~output (
	.i(\nextInstruction|Add0~53_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[13]),
	.obar());
// synopsys translate_off
defparam \nextPC[13]~output .bus_hold = "false";
defparam \nextPC[13]~output .open_drain_output = "false";
defparam \nextPC[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \nextPC[14]~output (
	.i(\nextInstruction|Add0~57_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[14]),
	.obar());
// synopsys translate_off
defparam \nextPC[14]~output .bus_hold = "false";
defparam \nextPC[14]~output .open_drain_output = "false";
defparam \nextPC[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N53
cyclonev_io_obuf \nextPC[15]~output (
	.i(\nextInstruction|Add0~61_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[15]),
	.obar());
// synopsys translate_off
defparam \nextPC[15]~output .bus_hold = "false";
defparam \nextPC[15]~output .open_drain_output = "false";
defparam \nextPC[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N19
cyclonev_io_obuf \nextPC[16]~output (
	.i(\nextInstruction|Add0~65_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[16]),
	.obar());
// synopsys translate_off
defparam \nextPC[16]~output .bus_hold = "false";
defparam \nextPC[16]~output .open_drain_output = "false";
defparam \nextPC[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \nextPC[17]~output (
	.i(\nextInstruction|Add0~69_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[17]),
	.obar());
// synopsys translate_off
defparam \nextPC[17]~output .bus_hold = "false";
defparam \nextPC[17]~output .open_drain_output = "false";
defparam \nextPC[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \nextPC[18]~output (
	.i(\nextInstruction|Add0~73_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[18]),
	.obar());
// synopsys translate_off
defparam \nextPC[18]~output .bus_hold = "false";
defparam \nextPC[18]~output .open_drain_output = "false";
defparam \nextPC[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \nextPC[19]~output (
	.i(\nextInstruction|Add0~77_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[19]),
	.obar());
// synopsys translate_off
defparam \nextPC[19]~output .bus_hold = "false";
defparam \nextPC[19]~output .open_drain_output = "false";
defparam \nextPC[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \nextPC[20]~output (
	.i(\nextInstruction|Add0~81_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[20]),
	.obar());
// synopsys translate_off
defparam \nextPC[20]~output .bus_hold = "false";
defparam \nextPC[20]~output .open_drain_output = "false";
defparam \nextPC[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \nextPC[21]~output (
	.i(\nextInstruction|Add0~85_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[21]),
	.obar());
// synopsys translate_off
defparam \nextPC[21]~output .bus_hold = "false";
defparam \nextPC[21]~output .open_drain_output = "false";
defparam \nextPC[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \nextPC[22]~output (
	.i(\nextInstruction|Add0~89_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[22]),
	.obar());
// synopsys translate_off
defparam \nextPC[22]~output .bus_hold = "false";
defparam \nextPC[22]~output .open_drain_output = "false";
defparam \nextPC[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \nextPC[23]~output (
	.i(\nextInstruction|Add0~93_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[23]),
	.obar());
// synopsys translate_off
defparam \nextPC[23]~output .bus_hold = "false";
defparam \nextPC[23]~output .open_drain_output = "false";
defparam \nextPC[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \nextPC[24]~output (
	.i(\nextInstruction|Add0~97_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[24]),
	.obar());
// synopsys translate_off
defparam \nextPC[24]~output .bus_hold = "false";
defparam \nextPC[24]~output .open_drain_output = "false";
defparam \nextPC[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \nextPC[25]~output (
	.i(\nextInstruction|Add0~101_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[25]),
	.obar());
// synopsys translate_off
defparam \nextPC[25]~output .bus_hold = "false";
defparam \nextPC[25]~output .open_drain_output = "false";
defparam \nextPC[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \nextPC[26]~output (
	.i(\nextInstruction|Add0~105_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[26]),
	.obar());
// synopsys translate_off
defparam \nextPC[26]~output .bus_hold = "false";
defparam \nextPC[26]~output .open_drain_output = "false";
defparam \nextPC[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \nextPC[27]~output (
	.i(\nextInstruction|Add0~109_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[27]),
	.obar());
// synopsys translate_off
defparam \nextPC[27]~output .bus_hold = "false";
defparam \nextPC[27]~output .open_drain_output = "false";
defparam \nextPC[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \nextPC[28]~output (
	.i(\nextInstruction|Add0~113_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[28]),
	.obar());
// synopsys translate_off
defparam \nextPC[28]~output .bus_hold = "false";
defparam \nextPC[28]~output .open_drain_output = "false";
defparam \nextPC[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \nextPC[29]~output (
	.i(\nextInstruction|Add0~117_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[29]),
	.obar());
// synopsys translate_off
defparam \nextPC[29]~output .bus_hold = "false";
defparam \nextPC[29]~output .open_drain_output = "false";
defparam \nextPC[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \nextPC[30]~output (
	.i(\nextInstruction|Add0~121_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[30]),
	.obar());
// synopsys translate_off
defparam \nextPC[30]~output .bus_hold = "false";
defparam \nextPC[30]~output .open_drain_output = "false";
defparam \nextPC[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \nextPC[31]~output (
	.i(\nextInstruction|Add0~125_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nextPC[31]),
	.obar());
// synopsys translate_off
defparam \nextPC[31]~output .bus_hold = "false";
defparam \nextPC[31]~output .open_drain_output = "false";
defparam \nextPC[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N96
cyclonev_io_obuf \instruction[0]~output (
	.i(\intMem|instruction[0]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[0]),
	.obar());
// synopsys translate_off
defparam \instruction[0]~output .bus_hold = "false";
defparam \instruction[0]~output .open_drain_output = "false";
defparam \instruction[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \instruction[1]~output (
	.i(\intMem|instruction[1]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[1]),
	.obar());
// synopsys translate_off
defparam \instruction[1]~output .bus_hold = "false";
defparam \instruction[1]~output .open_drain_output = "false";
defparam \instruction[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \instruction[2]~output (
	.i(\intMem|instruction[2]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[2]),
	.obar());
// synopsys translate_off
defparam \instruction[2]~output .bus_hold = "false";
defparam \instruction[2]~output .open_drain_output = "false";
defparam \instruction[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \instruction[3]~output (
	.i(\intMem|instruction [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[3]),
	.obar());
// synopsys translate_off
defparam \instruction[3]~output .bus_hold = "false";
defparam \instruction[3]~output .open_drain_output = "false";
defparam \instruction[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \instruction[4]~output (
	.i(\intMem|instruction[4]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[4]),
	.obar());
// synopsys translate_off
defparam \instruction[4]~output .bus_hold = "false";
defparam \instruction[4]~output .open_drain_output = "false";
defparam \instruction[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \instruction[5]~output (
	.i(\intMem|instruction [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[5]),
	.obar());
// synopsys translate_off
defparam \instruction[5]~output .bus_hold = "false";
defparam \instruction[5]~output .open_drain_output = "false";
defparam \instruction[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \instruction[6]~output (
	.i(\intMem|instruction [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[6]),
	.obar());
// synopsys translate_off
defparam \instruction[6]~output .bus_hold = "false";
defparam \instruction[6]~output .open_drain_output = "false";
defparam \instruction[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \instruction[7]~output (
	.i(\intMem|instruction [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[7]),
	.obar());
// synopsys translate_off
defparam \instruction[7]~output .bus_hold = "false";
defparam \instruction[7]~output .open_drain_output = "false";
defparam \instruction[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \instruction[8]~output (
	.i(\intMem|instruction [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[8]),
	.obar());
// synopsys translate_off
defparam \instruction[8]~output .bus_hold = "false";
defparam \instruction[8]~output .open_drain_output = "false";
defparam \instruction[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \instruction[9]~output (
	.i(\intMem|instruction [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[9]),
	.obar());
// synopsys translate_off
defparam \instruction[9]~output .bus_hold = "false";
defparam \instruction[9]~output .open_drain_output = "false";
defparam \instruction[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \instruction[10]~output (
	.i(\intMem|instruction [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[10]),
	.obar());
// synopsys translate_off
defparam \instruction[10]~output .bus_hold = "false";
defparam \instruction[10]~output .open_drain_output = "false";
defparam \instruction[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N53
cyclonev_io_obuf \instruction[11]~output (
	.i(\intMem|instruction [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[11]),
	.obar());
// synopsys translate_off
defparam \instruction[11]~output .bus_hold = "false";
defparam \instruction[11]~output .open_drain_output = "false";
defparam \instruction[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N2
cyclonev_io_obuf \instruction[12]~output (
	.i(\intMem|instruction[12]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[12]),
	.obar());
// synopsys translate_off
defparam \instruction[12]~output .bus_hold = "false";
defparam \instruction[12]~output .open_drain_output = "false";
defparam \instruction[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \instruction[13]~output (
	.i(\intMem|instruction [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[13]),
	.obar());
// synopsys translate_off
defparam \instruction[13]~output .bus_hold = "false";
defparam \instruction[13]~output .open_drain_output = "false";
defparam \instruction[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \instruction[14]~output (
	.i(\intMem|instruction [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[14]),
	.obar());
// synopsys translate_off
defparam \instruction[14]~output .bus_hold = "false";
defparam \instruction[14]~output .open_drain_output = "false";
defparam \instruction[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \instruction[15]~output (
	.i(\intMem|instruction [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[15]),
	.obar());
// synopsys translate_off
defparam \instruction[15]~output .bus_hold = "false";
defparam \instruction[15]~output .open_drain_output = "false";
defparam \instruction[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \instruction[16]~output (
	.i(\intMem|instruction [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[16]),
	.obar());
// synopsys translate_off
defparam \instruction[16]~output .bus_hold = "false";
defparam \instruction[16]~output .open_drain_output = "false";
defparam \instruction[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \instruction[17]~output (
	.i(\intMem|instruction [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[17]),
	.obar());
// synopsys translate_off
defparam \instruction[17]~output .bus_hold = "false";
defparam \instruction[17]~output .open_drain_output = "false";
defparam \instruction[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \instruction[18]~output (
	.i(\intMem|instruction[18]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[18]),
	.obar());
// synopsys translate_off
defparam \instruction[18]~output .bus_hold = "false";
defparam \instruction[18]~output .open_drain_output = "false";
defparam \instruction[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \instruction[19]~output (
	.i(\intMem|instruction [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[19]),
	.obar());
// synopsys translate_off
defparam \instruction[19]~output .bus_hold = "false";
defparam \instruction[19]~output .open_drain_output = "false";
defparam \instruction[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \instruction[20]~output (
	.i(\intMem|instruction [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[20]),
	.obar());
// synopsys translate_off
defparam \instruction[20]~output .bus_hold = "false";
defparam \instruction[20]~output .open_drain_output = "false";
defparam \instruction[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N53
cyclonev_io_obuf \instruction[21]~output (
	.i(\intMem|instruction [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[21]),
	.obar());
// synopsys translate_off
defparam \instruction[21]~output .bus_hold = "false";
defparam \instruction[21]~output .open_drain_output = "false";
defparam \instruction[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \instruction[22]~output (
	.i(\intMem|instruction [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[22]),
	.obar());
// synopsys translate_off
defparam \instruction[22]~output .bus_hold = "false";
defparam \instruction[22]~output .open_drain_output = "false";
defparam \instruction[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \instruction[23]~output (
	.i(\intMem|instruction [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[23]),
	.obar());
// synopsys translate_off
defparam \instruction[23]~output .bus_hold = "false";
defparam \instruction[23]~output .open_drain_output = "false";
defparam \instruction[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \instruction[24]~output (
	.i(\intMem|instruction [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[24]),
	.obar());
// synopsys translate_off
defparam \instruction[24]~output .bus_hold = "false";
defparam \instruction[24]~output .open_drain_output = "false";
defparam \instruction[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \instruction[25]~output (
	.i(\intMem|instruction [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[25]),
	.obar());
// synopsys translate_off
defparam \instruction[25]~output .bus_hold = "false";
defparam \instruction[25]~output .open_drain_output = "false";
defparam \instruction[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N36
cyclonev_io_obuf \instruction[26]~output (
	.i(\intMem|instruction [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[26]),
	.obar());
// synopsys translate_off
defparam \instruction[26]~output .bus_hold = "false";
defparam \instruction[26]~output .open_drain_output = "false";
defparam \instruction[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \instruction[27]~output (
	.i(\intMem|instruction [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[27]),
	.obar());
// synopsys translate_off
defparam \instruction[27]~output .bus_hold = "false";
defparam \instruction[27]~output .open_drain_output = "false";
defparam \instruction[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N53
cyclonev_io_obuf \instruction[28]~output (
	.i(\intMem|instruction [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[28]),
	.obar());
// synopsys translate_off
defparam \instruction[28]~output .bus_hold = "false";
defparam \instruction[28]~output .open_drain_output = "false";
defparam \instruction[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \instruction[29]~output (
	.i(\intMem|instruction [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[29]),
	.obar());
// synopsys translate_off
defparam \instruction[29]~output .bus_hold = "false";
defparam \instruction[29]~output .open_drain_output = "false";
defparam \instruction[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N20
cyclonev_io_obuf \instruction[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[30]),
	.obar());
// synopsys translate_off
defparam \instruction[30]~output .bus_hold = "false";
defparam \instruction[30]~output .open_drain_output = "false";
defparam \instruction[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \instruction[31]~output (
	.i(\intMem|instruction [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instruction[31]),
	.obar());
// synopsys translate_off
defparam \instruction[31]~output .bus_hold = "false";
defparam \instruction[31]~output .open_drain_output = "false";
defparam \instruction[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \aluResult[0]~output (
	.i(\ula|Mux31~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[0]),
	.obar());
// synopsys translate_off
defparam \aluResult[0]~output .bus_hold = "false";
defparam \aluResult[0]~output .open_drain_output = "false";
defparam \aluResult[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \aluResult[1]~output (
	.i(\ula|Mux30~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[1]),
	.obar());
// synopsys translate_off
defparam \aluResult[1]~output .bus_hold = "false";
defparam \aluResult[1]~output .open_drain_output = "false";
defparam \aluResult[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \aluResult[2]~output (
	.i(\ula|Mux29~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[2]),
	.obar());
// synopsys translate_off
defparam \aluResult[2]~output .bus_hold = "false";
defparam \aluResult[2]~output .open_drain_output = "false";
defparam \aluResult[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \aluResult[3]~output (
	.i(\ula|Mux28~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[3]),
	.obar());
// synopsys translate_off
defparam \aluResult[3]~output .bus_hold = "false";
defparam \aluResult[3]~output .open_drain_output = "false";
defparam \aluResult[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \aluResult[4]~output (
	.i(\ula|Mux27~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[4]),
	.obar());
// synopsys translate_off
defparam \aluResult[4]~output .bus_hold = "false";
defparam \aluResult[4]~output .open_drain_output = "false";
defparam \aluResult[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \aluResult[5]~output (
	.i(\ula|Mux26~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[5]),
	.obar());
// synopsys translate_off
defparam \aluResult[5]~output .bus_hold = "false";
defparam \aluResult[5]~output .open_drain_output = "false";
defparam \aluResult[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \aluResult[6]~output (
	.i(\ula|Mux25~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[6]),
	.obar());
// synopsys translate_off
defparam \aluResult[6]~output .bus_hold = "false";
defparam \aluResult[6]~output .open_drain_output = "false";
defparam \aluResult[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \aluResult[7]~output (
	.i(\ula|Mux24~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[7]),
	.obar());
// synopsys translate_off
defparam \aluResult[7]~output .bus_hold = "false";
defparam \aluResult[7]~output .open_drain_output = "false";
defparam \aluResult[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \aluResult[8]~output (
	.i(\ula|Mux23~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[8]),
	.obar());
// synopsys translate_off
defparam \aluResult[8]~output .bus_hold = "false";
defparam \aluResult[8]~output .open_drain_output = "false";
defparam \aluResult[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \aluResult[9]~output (
	.i(\ula|Mux22~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[9]),
	.obar());
// synopsys translate_off
defparam \aluResult[9]~output .bus_hold = "false";
defparam \aluResult[9]~output .open_drain_output = "false";
defparam \aluResult[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \aluResult[10]~output (
	.i(\ula|Mux21~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[10]),
	.obar());
// synopsys translate_off
defparam \aluResult[10]~output .bus_hold = "false";
defparam \aluResult[10]~output .open_drain_output = "false";
defparam \aluResult[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \aluResult[11]~output (
	.i(\ula|Mux20~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[11]),
	.obar());
// synopsys translate_off
defparam \aluResult[11]~output .bus_hold = "false";
defparam \aluResult[11]~output .open_drain_output = "false";
defparam \aluResult[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \aluResult[12]~output (
	.i(\ula|Mux19~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[12]),
	.obar());
// synopsys translate_off
defparam \aluResult[12]~output .bus_hold = "false";
defparam \aluResult[12]~output .open_drain_output = "false";
defparam \aluResult[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \aluResult[13]~output (
	.i(\ula|Mux18~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[13]),
	.obar());
// synopsys translate_off
defparam \aluResult[13]~output .bus_hold = "false";
defparam \aluResult[13]~output .open_drain_output = "false";
defparam \aluResult[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \aluResult[14]~output (
	.i(\ula|Mux17~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[14]),
	.obar());
// synopsys translate_off
defparam \aluResult[14]~output .bus_hold = "false";
defparam \aluResult[14]~output .open_drain_output = "false";
defparam \aluResult[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \aluResult[15]~output (
	.i(\ula|Mux16~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[15]),
	.obar());
// synopsys translate_off
defparam \aluResult[15]~output .bus_hold = "false";
defparam \aluResult[15]~output .open_drain_output = "false";
defparam \aluResult[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N53
cyclonev_io_obuf \aluResult[16]~output (
	.i(\ula|Mux15~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[16]),
	.obar());
// synopsys translate_off
defparam \aluResult[16]~output .bus_hold = "false";
defparam \aluResult[16]~output .open_drain_output = "false";
defparam \aluResult[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \aluResult[17]~output (
	.i(\ula|Mux14~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[17]),
	.obar());
// synopsys translate_off
defparam \aluResult[17]~output .bus_hold = "false";
defparam \aluResult[17]~output .open_drain_output = "false";
defparam \aluResult[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \aluResult[18]~output (
	.i(\ula|Mux13~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[18]),
	.obar());
// synopsys translate_off
defparam \aluResult[18]~output .bus_hold = "false";
defparam \aluResult[18]~output .open_drain_output = "false";
defparam \aluResult[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \aluResult[19]~output (
	.i(\ula|Mux12~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[19]),
	.obar());
// synopsys translate_off
defparam \aluResult[19]~output .bus_hold = "false";
defparam \aluResult[19]~output .open_drain_output = "false";
defparam \aluResult[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \aluResult[20]~output (
	.i(\ula|Mux11~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[20]),
	.obar());
// synopsys translate_off
defparam \aluResult[20]~output .bus_hold = "false";
defparam \aluResult[20]~output .open_drain_output = "false";
defparam \aluResult[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \aluResult[21]~output (
	.i(\ula|Mux10~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[21]),
	.obar());
// synopsys translate_off
defparam \aluResult[21]~output .bus_hold = "false";
defparam \aluResult[21]~output .open_drain_output = "false";
defparam \aluResult[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \aluResult[22]~output (
	.i(\ula|Mux9~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[22]),
	.obar());
// synopsys translate_off
defparam \aluResult[22]~output .bus_hold = "false";
defparam \aluResult[22]~output .open_drain_output = "false";
defparam \aluResult[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \aluResult[23]~output (
	.i(\ula|Mux8~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[23]),
	.obar());
// synopsys translate_off
defparam \aluResult[23]~output .bus_hold = "false";
defparam \aluResult[23]~output .open_drain_output = "false";
defparam \aluResult[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \aluResult[24]~output (
	.i(\ula|Mux7~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[24]),
	.obar());
// synopsys translate_off
defparam \aluResult[24]~output .bus_hold = "false";
defparam \aluResult[24]~output .open_drain_output = "false";
defparam \aluResult[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \aluResult[25]~output (
	.i(\ula|Mux6~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[25]),
	.obar());
// synopsys translate_off
defparam \aluResult[25]~output .bus_hold = "false";
defparam \aluResult[25]~output .open_drain_output = "false";
defparam \aluResult[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \aluResult[26]~output (
	.i(\ula|Mux5~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[26]),
	.obar());
// synopsys translate_off
defparam \aluResult[26]~output .bus_hold = "false";
defparam \aluResult[26]~output .open_drain_output = "false";
defparam \aluResult[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \aluResult[27]~output (
	.i(\ula|Mux4~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[27]),
	.obar());
// synopsys translate_off
defparam \aluResult[27]~output .bus_hold = "false";
defparam \aluResult[27]~output .open_drain_output = "false";
defparam \aluResult[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \aluResult[28]~output (
	.i(\ula|Mux3~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[28]),
	.obar());
// synopsys translate_off
defparam \aluResult[28]~output .bus_hold = "false";
defparam \aluResult[28]~output .open_drain_output = "false";
defparam \aluResult[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \aluResult[29]~output (
	.i(\ula|Mux2~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[29]),
	.obar());
// synopsys translate_off
defparam \aluResult[29]~output .bus_hold = "false";
defparam \aluResult[29]~output .open_drain_output = "false";
defparam \aluResult[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \aluResult[30]~output (
	.i(\ula|Mux1~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[30]),
	.obar());
// synopsys translate_off
defparam \aluResult[30]~output .bus_hold = "false";
defparam \aluResult[30]~output .open_drain_output = "false";
defparam \aluResult[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \aluResult[31]~output (
	.i(\ula|Mux0~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(aluResult[31]),
	.obar());
// synopsys translate_off
defparam \aluResult[31]~output .bus_hold = "false";
defparam \aluResult[31]~output .open_drain_output = "false";
defparam \aluResult[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \Zero_flag~output (
	.i(\ula|Equal0~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Zero_flag),
	.obar());
// synopsys translate_off
defparam \Zero_flag~output .bus_hold = "false";
defparam \Zero_flag~output .open_drain_output = "false";
defparam \Zero_flag~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \regWriteData[0]~output (
	.i(\memToRegMux|memToRegOutput[0]~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[0]),
	.obar());
// synopsys translate_off
defparam \regWriteData[0]~output .bus_hold = "false";
defparam \regWriteData[0]~output .open_drain_output = "false";
defparam \regWriteData[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N59
cyclonev_io_obuf \regWriteData[1]~output (
	.i(\memToRegMux|memToRegOutput[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[1]),
	.obar());
// synopsys translate_off
defparam \regWriteData[1]~output .bus_hold = "false";
defparam \regWriteData[1]~output .open_drain_output = "false";
defparam \regWriteData[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \regWriteData[2]~output (
	.i(\memToRegMux|memToRegOutput[2]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[2]),
	.obar());
// synopsys translate_off
defparam \regWriteData[2]~output .bus_hold = "false";
defparam \regWriteData[2]~output .open_drain_output = "false";
defparam \regWriteData[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N79
cyclonev_io_obuf \regWriteData[3]~output (
	.i(\memToRegMux|memToRegOutput[3]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[3]),
	.obar());
// synopsys translate_off
defparam \regWriteData[3]~output .bus_hold = "false";
defparam \regWriteData[3]~output .open_drain_output = "false";
defparam \regWriteData[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \regWriteData[4]~output (
	.i(\memToRegMux|memToRegOutput[4]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[4]),
	.obar());
// synopsys translate_off
defparam \regWriteData[4]~output .bus_hold = "false";
defparam \regWriteData[4]~output .open_drain_output = "false";
defparam \regWriteData[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \regWriteData[5]~output (
	.i(\memToRegMux|memToRegOutput[5]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[5]),
	.obar());
// synopsys translate_off
defparam \regWriteData[5]~output .bus_hold = "false";
defparam \regWriteData[5]~output .open_drain_output = "false";
defparam \regWriteData[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \regWriteData[6]~output (
	.i(\memToRegMux|memToRegOutput[6]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[6]),
	.obar());
// synopsys translate_off
defparam \regWriteData[6]~output .bus_hold = "false";
defparam \regWriteData[6]~output .open_drain_output = "false";
defparam \regWriteData[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \regWriteData[7]~output (
	.i(\memToRegMux|memToRegOutput[7]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[7]),
	.obar());
// synopsys translate_off
defparam \regWriteData[7]~output .bus_hold = "false";
defparam \regWriteData[7]~output .open_drain_output = "false";
defparam \regWriteData[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \regWriteData[8]~output (
	.i(\memToRegMux|memToRegOutput[8]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[8]),
	.obar());
// synopsys translate_off
defparam \regWriteData[8]~output .bus_hold = "false";
defparam \regWriteData[8]~output .open_drain_output = "false";
defparam \regWriteData[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N93
cyclonev_io_obuf \regWriteData[9]~output (
	.i(\memToRegMux|memToRegOutput[9]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[9]),
	.obar());
// synopsys translate_off
defparam \regWriteData[9]~output .bus_hold = "false";
defparam \regWriteData[9]~output .open_drain_output = "false";
defparam \regWriteData[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N59
cyclonev_io_obuf \regWriteData[10]~output (
	.i(\memToRegMux|memToRegOutput[10]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[10]),
	.obar());
// synopsys translate_off
defparam \regWriteData[10]~output .bus_hold = "false";
defparam \regWriteData[10]~output .open_drain_output = "false";
defparam \regWriteData[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \regWriteData[11]~output (
	.i(\memToRegMux|memToRegOutput[11]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[11]),
	.obar());
// synopsys translate_off
defparam \regWriteData[11]~output .bus_hold = "false";
defparam \regWriteData[11]~output .open_drain_output = "false";
defparam \regWriteData[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \regWriteData[12]~output (
	.i(\memToRegMux|memToRegOutput[12]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[12]),
	.obar());
// synopsys translate_off
defparam \regWriteData[12]~output .bus_hold = "false";
defparam \regWriteData[12]~output .open_drain_output = "false";
defparam \regWriteData[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \regWriteData[13]~output (
	.i(\memToRegMux|memToRegOutput[13]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[13]),
	.obar());
// synopsys translate_off
defparam \regWriteData[13]~output .bus_hold = "false";
defparam \regWriteData[13]~output .open_drain_output = "false";
defparam \regWriteData[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \regWriteData[14]~output (
	.i(\memToRegMux|memToRegOutput[14]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[14]),
	.obar());
// synopsys translate_off
defparam \regWriteData[14]~output .bus_hold = "false";
defparam \regWriteData[14]~output .open_drain_output = "false";
defparam \regWriteData[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \regWriteData[15]~output (
	.i(\memToRegMux|memToRegOutput[15]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[15]),
	.obar());
// synopsys translate_off
defparam \regWriteData[15]~output .bus_hold = "false";
defparam \regWriteData[15]~output .open_drain_output = "false";
defparam \regWriteData[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \regWriteData[16]~output (
	.i(\memToRegMux|memToRegOutput[16]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[16]),
	.obar());
// synopsys translate_off
defparam \regWriteData[16]~output .bus_hold = "false";
defparam \regWriteData[16]~output .open_drain_output = "false";
defparam \regWriteData[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \regWriteData[17]~output (
	.i(\memToRegMux|memToRegOutput[17]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[17]),
	.obar());
// synopsys translate_off
defparam \regWriteData[17]~output .bus_hold = "false";
defparam \regWriteData[17]~output .open_drain_output = "false";
defparam \regWriteData[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N2
cyclonev_io_obuf \regWriteData[18]~output (
	.i(\memToRegMux|memToRegOutput[18]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[18]),
	.obar());
// synopsys translate_off
defparam \regWriteData[18]~output .bus_hold = "false";
defparam \regWriteData[18]~output .open_drain_output = "false";
defparam \regWriteData[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \regWriteData[19]~output (
	.i(\memToRegMux|memToRegOutput[19]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[19]),
	.obar());
// synopsys translate_off
defparam \regWriteData[19]~output .bus_hold = "false";
defparam \regWriteData[19]~output .open_drain_output = "false";
defparam \regWriteData[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \regWriteData[20]~output (
	.i(\memToRegMux|memToRegOutput[20]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[20]),
	.obar());
// synopsys translate_off
defparam \regWriteData[20]~output .bus_hold = "false";
defparam \regWriteData[20]~output .open_drain_output = "false";
defparam \regWriteData[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \regWriteData[21]~output (
	.i(\memToRegMux|memToRegOutput[21]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[21]),
	.obar());
// synopsys translate_off
defparam \regWriteData[21]~output .bus_hold = "false";
defparam \regWriteData[21]~output .open_drain_output = "false";
defparam \regWriteData[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \regWriteData[22]~output (
	.i(\memToRegMux|memToRegOutput[22]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[22]),
	.obar());
// synopsys translate_off
defparam \regWriteData[22]~output .bus_hold = "false";
defparam \regWriteData[22]~output .open_drain_output = "false";
defparam \regWriteData[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \regWriteData[23]~output (
	.i(\memToRegMux|memToRegOutput[23]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[23]),
	.obar());
// synopsys translate_off
defparam \regWriteData[23]~output .bus_hold = "false";
defparam \regWriteData[23]~output .open_drain_output = "false";
defparam \regWriteData[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \regWriteData[24]~output (
	.i(\memToRegMux|memToRegOutput[24]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[24]),
	.obar());
// synopsys translate_off
defparam \regWriteData[24]~output .bus_hold = "false";
defparam \regWriteData[24]~output .open_drain_output = "false";
defparam \regWriteData[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \regWriteData[25]~output (
	.i(\memToRegMux|memToRegOutput[25]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[25]),
	.obar());
// synopsys translate_off
defparam \regWriteData[25]~output .bus_hold = "false";
defparam \regWriteData[25]~output .open_drain_output = "false";
defparam \regWriteData[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \regWriteData[26]~output (
	.i(\memToRegMux|memToRegOutput[26]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[26]),
	.obar());
// synopsys translate_off
defparam \regWriteData[26]~output .bus_hold = "false";
defparam \regWriteData[26]~output .open_drain_output = "false";
defparam \regWriteData[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \regWriteData[27]~output (
	.i(\memToRegMux|memToRegOutput[27]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[27]),
	.obar());
// synopsys translate_off
defparam \regWriteData[27]~output .bus_hold = "false";
defparam \regWriteData[27]~output .open_drain_output = "false";
defparam \regWriteData[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \regWriteData[28]~output (
	.i(\memToRegMux|memToRegOutput[28]~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[28]),
	.obar());
// synopsys translate_off
defparam \regWriteData[28]~output .bus_hold = "false";
defparam \regWriteData[28]~output .open_drain_output = "false";
defparam \regWriteData[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \regWriteData[29]~output (
	.i(\memToRegMux|memToRegOutput[29]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[29]),
	.obar());
// synopsys translate_off
defparam \regWriteData[29]~output .bus_hold = "false";
defparam \regWriteData[29]~output .open_drain_output = "false";
defparam \regWriteData[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N2
cyclonev_io_obuf \regWriteData[30]~output (
	.i(\memToRegMux|memToRegOutput[30]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[30]),
	.obar());
// synopsys translate_off
defparam \regWriteData[30]~output .bus_hold = "false";
defparam \regWriteData[30]~output .open_drain_output = "false";
defparam \regWriteData[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \regWriteData[31]~output (
	.i(\memToRegMux|memToRegOutput[31]~30_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(regWriteData[31]),
	.obar());
// synopsys translate_off
defparam \regWriteData[31]~output .bus_hold = "false";
defparam \regWriteData[31]~output .open_drain_output = "false";
defparam \regWriteData[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N76
cyclonev_io_obuf \canWriteReg~output (
	.i(\control|regWrite~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(canWriteReg),
	.obar());
// synopsys translate_off
defparam \canWriteReg~output .bus_hold = "false";
defparam \canWriteReg~output .open_drain_output = "false";
defparam \canWriteReg~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clock~inputCLKENA0 (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.outclk(\clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputCLKENA0 .clock_type = "global clock";
defparam \clock~inputCLKENA0 .disable_mode = "low";
defparam \clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X60_Y4_N2
dffeas \pc|PC_out[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[0] .is_wysiwyg = "true";
defparam \pc|PC_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N0
cyclonev_lcell_comb \nextInstruction|Add0~1 (
// Equation(s):
// \nextInstruction|Add0~1_sumout  = SUM(( \pc|PC_out [0] ) + ( VCC ) + ( !VCC ))
// \nextInstruction|Add0~2  = CARRY(( \pc|PC_out [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~1_sumout ),
	.cout(\nextInstruction|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~1 .extended_lut = "off";
defparam \nextInstruction|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \nextInstruction|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N5
dffeas \pc|PC_out[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[1] .is_wysiwyg = "true";
defparam \pc|PC_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N3
cyclonev_lcell_comb \nextInstruction|Add0~5 (
// Equation(s):
// \nextInstruction|Add0~5_sumout  = SUM(( \pc|PC_out [1] ) + ( GND ) + ( \nextInstruction|Add0~2  ))
// \nextInstruction|Add0~6  = CARRY(( \pc|PC_out [1] ) + ( GND ) + ( \nextInstruction|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~5_sumout ),
	.cout(\nextInstruction|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~5 .extended_lut = "off";
defparam \nextInstruction|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \nextInstruction|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N8
dffeas \pc|PC_out[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[2] .is_wysiwyg = "true";
defparam \pc|PC_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N6
cyclonev_lcell_comb \nextInstruction|Add0~9 (
// Equation(s):
// \nextInstruction|Add0~9_sumout  = SUM(( \pc|PC_out [2] ) + ( GND ) + ( \nextInstruction|Add0~6  ))
// \nextInstruction|Add0~10  = CARRY(( \pc|PC_out [2] ) + ( GND ) + ( \nextInstruction|Add0~6  ))

	.dataa(gnd),
	.datab(!\pc|PC_out [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~9_sumout ),
	.cout(\nextInstruction|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~9 .extended_lut = "off";
defparam \nextInstruction|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \nextInstruction|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N11
dffeas \pc|PC_out[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[3] .is_wysiwyg = "true";
defparam \pc|PC_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N9
cyclonev_lcell_comb \nextInstruction|Add0~13 (
// Equation(s):
// \nextInstruction|Add0~13_sumout  = SUM(( \pc|PC_out [3] ) + ( GND ) + ( \nextInstruction|Add0~10  ))
// \nextInstruction|Add0~14  = CARRY(( \pc|PC_out [3] ) + ( GND ) + ( \nextInstruction|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~13_sumout ),
	.cout(\nextInstruction|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~13 .extended_lut = "off";
defparam \nextInstruction|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N14
dffeas \pc|PC_out[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[4] .is_wysiwyg = "true";
defparam \pc|PC_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N12
cyclonev_lcell_comb \nextInstruction|Add0~17 (
// Equation(s):
// \nextInstruction|Add0~17_sumout  = SUM(( \pc|PC_out [4] ) + ( GND ) + ( \nextInstruction|Add0~14  ))
// \nextInstruction|Add0~18  = CARRY(( \pc|PC_out [4] ) + ( GND ) + ( \nextInstruction|Add0~14  ))

	.dataa(gnd),
	.datab(!\pc|PC_out [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~17_sumout ),
	.cout(\nextInstruction|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~17 .extended_lut = "off";
defparam \nextInstruction|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \nextInstruction|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N17
dffeas \pc|PC_out[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[5] .is_wysiwyg = "true";
defparam \pc|PC_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N15
cyclonev_lcell_comb \nextInstruction|Add0~21 (
// Equation(s):
// \nextInstruction|Add0~21_sumout  = SUM(( \pc|PC_out [5] ) + ( GND ) + ( \nextInstruction|Add0~18  ))
// \nextInstruction|Add0~22  = CARRY(( \pc|PC_out [5] ) + ( GND ) + ( \nextInstruction|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~21_sumout ),
	.cout(\nextInstruction|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~21 .extended_lut = "off";
defparam \nextInstruction|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N20
dffeas \pc|PC_out[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[6] .is_wysiwyg = "true";
defparam \pc|PC_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N18
cyclonev_lcell_comb \nextInstruction|Add0~25 (
// Equation(s):
// \nextInstruction|Add0~25_sumout  = SUM(( \pc|PC_out [6] ) + ( GND ) + ( \nextInstruction|Add0~22  ))
// \nextInstruction|Add0~26  = CARRY(( \pc|PC_out [6] ) + ( GND ) + ( \nextInstruction|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~25_sumout ),
	.cout(\nextInstruction|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~25 .extended_lut = "off";
defparam \nextInstruction|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N23
dffeas \pc|PC_out[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[7] .is_wysiwyg = "true";
defparam \pc|PC_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N21
cyclonev_lcell_comb \nextInstruction|Add0~29 (
// Equation(s):
// \nextInstruction|Add0~29_sumout  = SUM(( \pc|PC_out [7] ) + ( GND ) + ( \nextInstruction|Add0~26  ))
// \nextInstruction|Add0~30  = CARRY(( \pc|PC_out [7] ) + ( GND ) + ( \nextInstruction|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~29_sumout ),
	.cout(\nextInstruction|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~29 .extended_lut = "off";
defparam \nextInstruction|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \nextInstruction|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N26
dffeas \pc|PC_out[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[8] .is_wysiwyg = "true";
defparam \pc|PC_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N24
cyclonev_lcell_comb \nextInstruction|Add0~33 (
// Equation(s):
// \nextInstruction|Add0~33_sumout  = SUM(( \pc|PC_out [8] ) + ( GND ) + ( \nextInstruction|Add0~30  ))
// \nextInstruction|Add0~34  = CARRY(( \pc|PC_out [8] ) + ( GND ) + ( \nextInstruction|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~33_sumout ),
	.cout(\nextInstruction|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~33 .extended_lut = "off";
defparam \nextInstruction|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N29
dffeas \pc|PC_out[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[9] .is_wysiwyg = "true";
defparam \pc|PC_out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N27
cyclonev_lcell_comb \nextInstruction|Add0~37 (
// Equation(s):
// \nextInstruction|Add0~37_sumout  = SUM(( \pc|PC_out [9] ) + ( GND ) + ( \nextInstruction|Add0~34  ))
// \nextInstruction|Add0~38  = CARRY(( \pc|PC_out [9] ) + ( GND ) + ( \nextInstruction|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~37_sumout ),
	.cout(\nextInstruction|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~37 .extended_lut = "off";
defparam \nextInstruction|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \nextInstruction|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N32
dffeas \pc|PC_out[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[10] .is_wysiwyg = "true";
defparam \pc|PC_out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N30
cyclonev_lcell_comb \nextInstruction|Add0~41 (
// Equation(s):
// \nextInstruction|Add0~41_sumout  = SUM(( \pc|PC_out [10] ) + ( GND ) + ( \nextInstruction|Add0~38  ))
// \nextInstruction|Add0~42  = CARRY(( \pc|PC_out [10] ) + ( GND ) + ( \nextInstruction|Add0~38  ))

	.dataa(gnd),
	.datab(!\pc|PC_out [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~41_sumout ),
	.cout(\nextInstruction|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~41 .extended_lut = "off";
defparam \nextInstruction|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \nextInstruction|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N35
dffeas \pc|PC_out[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[11] .is_wysiwyg = "true";
defparam \pc|PC_out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N33
cyclonev_lcell_comb \nextInstruction|Add0~45 (
// Equation(s):
// \nextInstruction|Add0~45_sumout  = SUM(( \pc|PC_out [11] ) + ( GND ) + ( \nextInstruction|Add0~42  ))
// \nextInstruction|Add0~46  = CARRY(( \pc|PC_out [11] ) + ( GND ) + ( \nextInstruction|Add0~42  ))

	.dataa(!\pc|PC_out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~45_sumout ),
	.cout(\nextInstruction|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~45 .extended_lut = "off";
defparam \nextInstruction|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \nextInstruction|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N38
dffeas \pc|PC_out[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[12] .is_wysiwyg = "true";
defparam \pc|PC_out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N36
cyclonev_lcell_comb \nextInstruction|Add0~49 (
// Equation(s):
// \nextInstruction|Add0~49_sumout  = SUM(( \pc|PC_out [12] ) + ( GND ) + ( \nextInstruction|Add0~46  ))
// \nextInstruction|Add0~50  = CARRY(( \pc|PC_out [12] ) + ( GND ) + ( \nextInstruction|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~49_sumout ),
	.cout(\nextInstruction|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~49 .extended_lut = "off";
defparam \nextInstruction|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N41
dffeas \pc|PC_out[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[13] .is_wysiwyg = "true";
defparam \pc|PC_out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N39
cyclonev_lcell_comb \nextInstruction|Add0~53 (
// Equation(s):
// \nextInstruction|Add0~53_sumout  = SUM(( \pc|PC_out [13] ) + ( GND ) + ( \nextInstruction|Add0~50  ))
// \nextInstruction|Add0~54  = CARRY(( \pc|PC_out [13] ) + ( GND ) + ( \nextInstruction|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~53_sumout ),
	.cout(\nextInstruction|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~53 .extended_lut = "off";
defparam \nextInstruction|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N44
dffeas \pc|PC_out[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[14] .is_wysiwyg = "true";
defparam \pc|PC_out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N42
cyclonev_lcell_comb \nextInstruction|Add0~57 (
// Equation(s):
// \nextInstruction|Add0~57_sumout  = SUM(( \pc|PC_out [14] ) + ( GND ) + ( \nextInstruction|Add0~54  ))
// \nextInstruction|Add0~58  = CARRY(( \pc|PC_out [14] ) + ( GND ) + ( \nextInstruction|Add0~54  ))

	.dataa(gnd),
	.datab(!\pc|PC_out [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~57_sumout ),
	.cout(\nextInstruction|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~57 .extended_lut = "off";
defparam \nextInstruction|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \nextInstruction|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N47
dffeas \pc|PC_out[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[15] .is_wysiwyg = "true";
defparam \pc|PC_out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N45
cyclonev_lcell_comb \nextInstruction|Add0~61 (
// Equation(s):
// \nextInstruction|Add0~61_sumout  = SUM(( \pc|PC_out [15] ) + ( GND ) + ( \nextInstruction|Add0~58  ))
// \nextInstruction|Add0~62  = CARRY(( \pc|PC_out [15] ) + ( GND ) + ( \nextInstruction|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~61_sumout ),
	.cout(\nextInstruction|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~61 .extended_lut = "off";
defparam \nextInstruction|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N50
dffeas \pc|PC_out[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[16] .is_wysiwyg = "true";
defparam \pc|PC_out[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N48
cyclonev_lcell_comb \nextInstruction|Add0~65 (
// Equation(s):
// \nextInstruction|Add0~65_sumout  = SUM(( \pc|PC_out [16] ) + ( GND ) + ( \nextInstruction|Add0~62  ))
// \nextInstruction|Add0~66  = CARRY(( \pc|PC_out [16] ) + ( GND ) + ( \nextInstruction|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~65_sumout ),
	.cout(\nextInstruction|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~65 .extended_lut = "off";
defparam \nextInstruction|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N52
dffeas \pc|PC_out[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[17] .is_wysiwyg = "true";
defparam \pc|PC_out[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N51
cyclonev_lcell_comb \nextInstruction|Add0~69 (
// Equation(s):
// \nextInstruction|Add0~69_sumout  = SUM(( \pc|PC_out [17] ) + ( GND ) + ( \nextInstruction|Add0~66  ))
// \nextInstruction|Add0~70  = CARRY(( \pc|PC_out [17] ) + ( GND ) + ( \nextInstruction|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~69_sumout ),
	.cout(\nextInstruction|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~69 .extended_lut = "off";
defparam \nextInstruction|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N56
dffeas \pc|PC_out[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[18] .is_wysiwyg = "true";
defparam \pc|PC_out[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N54
cyclonev_lcell_comb \nextInstruction|Add0~73 (
// Equation(s):
// \nextInstruction|Add0~73_sumout  = SUM(( \pc|PC_out [18] ) + ( GND ) + ( \nextInstruction|Add0~70  ))
// \nextInstruction|Add0~74  = CARRY(( \pc|PC_out [18] ) + ( GND ) + ( \nextInstruction|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~73_sumout ),
	.cout(\nextInstruction|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~73 .extended_lut = "off";
defparam \nextInstruction|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N59
dffeas \pc|PC_out[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[19] .is_wysiwyg = "true";
defparam \pc|PC_out[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N57
cyclonev_lcell_comb \nextInstruction|Add0~77 (
// Equation(s):
// \nextInstruction|Add0~77_sumout  = SUM(( \pc|PC_out [19] ) + ( GND ) + ( \nextInstruction|Add0~74  ))
// \nextInstruction|Add0~78  = CARRY(( \pc|PC_out [19] ) + ( GND ) + ( \nextInstruction|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~77_sumout ),
	.cout(\nextInstruction|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~77 .extended_lut = "off";
defparam \nextInstruction|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N2
dffeas \pc|PC_out[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[20] .is_wysiwyg = "true";
defparam \pc|PC_out[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N0
cyclonev_lcell_comb \nextInstruction|Add0~81 (
// Equation(s):
// \nextInstruction|Add0~81_sumout  = SUM(( \pc|PC_out [20] ) + ( GND ) + ( \nextInstruction|Add0~78  ))
// \nextInstruction|Add0~82  = CARRY(( \pc|PC_out [20] ) + ( GND ) + ( \nextInstruction|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~81_sumout ),
	.cout(\nextInstruction|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~81 .extended_lut = "off";
defparam \nextInstruction|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N5
dffeas \pc|PC_out[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[21] .is_wysiwyg = "true";
defparam \pc|PC_out[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N3
cyclonev_lcell_comb \nextInstruction|Add0~85 (
// Equation(s):
// \nextInstruction|Add0~85_sumout  = SUM(( \pc|PC_out [21] ) + ( GND ) + ( \nextInstruction|Add0~82  ))
// \nextInstruction|Add0~86  = CARRY(( \pc|PC_out [21] ) + ( GND ) + ( \nextInstruction|Add0~82  ))

	.dataa(!\pc|PC_out [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~85_sumout ),
	.cout(\nextInstruction|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~85 .extended_lut = "off";
defparam \nextInstruction|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \nextInstruction|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N8
dffeas \pc|PC_out[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[22] .is_wysiwyg = "true";
defparam \pc|PC_out[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N6
cyclonev_lcell_comb \nextInstruction|Add0~89 (
// Equation(s):
// \nextInstruction|Add0~89_sumout  = SUM(( \pc|PC_out [22] ) + ( GND ) + ( \nextInstruction|Add0~86  ))
// \nextInstruction|Add0~90  = CARRY(( \pc|PC_out [22] ) + ( GND ) + ( \nextInstruction|Add0~86  ))

	.dataa(gnd),
	.datab(!\pc|PC_out [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~89_sumout ),
	.cout(\nextInstruction|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~89 .extended_lut = "off";
defparam \nextInstruction|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \nextInstruction|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N11
dffeas \pc|PC_out[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[23] .is_wysiwyg = "true";
defparam \pc|PC_out[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N9
cyclonev_lcell_comb \nextInstruction|Add0~93 (
// Equation(s):
// \nextInstruction|Add0~93_sumout  = SUM(( \pc|PC_out [23] ) + ( GND ) + ( \nextInstruction|Add0~90  ))
// \nextInstruction|Add0~94  = CARRY(( \pc|PC_out [23] ) + ( GND ) + ( \nextInstruction|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~93_sumout ),
	.cout(\nextInstruction|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~93 .extended_lut = "off";
defparam \nextInstruction|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N14
dffeas \pc|PC_out[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[24] .is_wysiwyg = "true";
defparam \pc|PC_out[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N12
cyclonev_lcell_comb \nextInstruction|Add0~97 (
// Equation(s):
// \nextInstruction|Add0~97_sumout  = SUM(( \pc|PC_out [24] ) + ( GND ) + ( \nextInstruction|Add0~94  ))
// \nextInstruction|Add0~98  = CARRY(( \pc|PC_out [24] ) + ( GND ) + ( \nextInstruction|Add0~94  ))

	.dataa(gnd),
	.datab(!\pc|PC_out [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~97_sumout ),
	.cout(\nextInstruction|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~97 .extended_lut = "off";
defparam \nextInstruction|Add0~97 .lut_mask = 64'h0000FFFF00003333;
defparam \nextInstruction|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N17
dffeas \pc|PC_out[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[25] .is_wysiwyg = "true";
defparam \pc|PC_out[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N15
cyclonev_lcell_comb \nextInstruction|Add0~101 (
// Equation(s):
// \nextInstruction|Add0~101_sumout  = SUM(( \pc|PC_out [25] ) + ( GND ) + ( \nextInstruction|Add0~98  ))
// \nextInstruction|Add0~102  = CARRY(( \pc|PC_out [25] ) + ( GND ) + ( \nextInstruction|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~101_sumout ),
	.cout(\nextInstruction|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~101 .extended_lut = "off";
defparam \nextInstruction|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N20
dffeas \pc|PC_out[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[26] .is_wysiwyg = "true";
defparam \pc|PC_out[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N18
cyclonev_lcell_comb \nextInstruction|Add0~105 (
// Equation(s):
// \nextInstruction|Add0~105_sumout  = SUM(( \pc|PC_out [26] ) + ( GND ) + ( \nextInstruction|Add0~102  ))
// \nextInstruction|Add0~106  = CARRY(( \pc|PC_out [26] ) + ( GND ) + ( \nextInstruction|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~105_sumout ),
	.cout(\nextInstruction|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~105 .extended_lut = "off";
defparam \nextInstruction|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N23
dffeas \pc|PC_out[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[27] .is_wysiwyg = "true";
defparam \pc|PC_out[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N21
cyclonev_lcell_comb \nextInstruction|Add0~109 (
// Equation(s):
// \nextInstruction|Add0~109_sumout  = SUM(( \pc|PC_out [27] ) + ( GND ) + ( \nextInstruction|Add0~106  ))
// \nextInstruction|Add0~110  = CARRY(( \pc|PC_out [27] ) + ( GND ) + ( \nextInstruction|Add0~106  ))

	.dataa(!\pc|PC_out [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~109_sumout ),
	.cout(\nextInstruction|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~109 .extended_lut = "off";
defparam \nextInstruction|Add0~109 .lut_mask = 64'h0000FFFF00005555;
defparam \nextInstruction|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N26
dffeas \pc|PC_out[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[28] .is_wysiwyg = "true";
defparam \pc|PC_out[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N24
cyclonev_lcell_comb \nextInstruction|Add0~113 (
// Equation(s):
// \nextInstruction|Add0~113_sumout  = SUM(( \pc|PC_out [28] ) + ( GND ) + ( \nextInstruction|Add0~110  ))
// \nextInstruction|Add0~114  = CARRY(( \pc|PC_out [28] ) + ( GND ) + ( \nextInstruction|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|PC_out [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~113_sumout ),
	.cout(\nextInstruction|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~113 .extended_lut = "off";
defparam \nextInstruction|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nextInstruction|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N29
dffeas \pc|PC_out[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[29] .is_wysiwyg = "true";
defparam \pc|PC_out[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N27
cyclonev_lcell_comb \nextInstruction|Add0~117 (
// Equation(s):
// \nextInstruction|Add0~117_sumout  = SUM(( \pc|PC_out [29] ) + ( GND ) + ( \nextInstruction|Add0~114  ))
// \nextInstruction|Add0~118  = CARRY(( \pc|PC_out [29] ) + ( GND ) + ( \nextInstruction|Add0~114  ))

	.dataa(!\pc|PC_out [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~117_sumout ),
	.cout(\nextInstruction|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~117 .extended_lut = "off";
defparam \nextInstruction|Add0~117 .lut_mask = 64'h0000FFFF00005555;
defparam \nextInstruction|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N32
dffeas \pc|PC_out[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[30] .is_wysiwyg = "true";
defparam \pc|PC_out[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N30
cyclonev_lcell_comb \nextInstruction|Add0~121 (
// Equation(s):
// \nextInstruction|Add0~121_sumout  = SUM(( \pc|PC_out [30] ) + ( GND ) + ( \nextInstruction|Add0~118  ))
// \nextInstruction|Add0~122  = CARRY(( \pc|PC_out [30] ) + ( GND ) + ( \nextInstruction|Add0~118  ))

	.dataa(gnd),
	.datab(!\pc|PC_out [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~121_sumout ),
	.cout(\nextInstruction|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~121 .extended_lut = "off";
defparam \nextInstruction|Add0~121 .lut_mask = 64'h0000FFFF00003333;
defparam \nextInstruction|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N35
dffeas \pc|PC_out[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\nextInstruction|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[31] .is_wysiwyg = "true";
defparam \pc|PC_out[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N33
cyclonev_lcell_comb \nextInstruction|Add0~125 (
// Equation(s):
// \nextInstruction|Add0~125_sumout  = SUM(( \pc|PC_out [31] ) + ( GND ) + ( \nextInstruction|Add0~122  ))

	.dataa(!\pc|PC_out [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nextInstruction|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nextInstruction|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nextInstruction|Add0~125 .extended_lut = "off";
defparam \nextInstruction|Add0~125 .lut_mask = 64'h0000FFFF00005555;
defparam \nextInstruction|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N36
cyclonev_lcell_comb \intMem|intMemory~0 (
// Equation(s):
// \intMem|intMemory~0_combout  = ( \pc|PC_out [2] & ( \pc|PC_out [3] & ( (!\pc|PC_out [5] & ((!\pc|PC_out [1] & ((!\pc|PC_out [4]) # (\pc|PC_out [0]))) # (\pc|PC_out [1] & ((!\pc|PC_out [0]))))) ) ) ) # ( !\pc|PC_out [2] & ( \pc|PC_out [3] & ( (!\pc|PC_out 
// [1] & (\pc|PC_out [4] & ((!\pc|PC_out [0]) # (\pc|PC_out [5])))) # (\pc|PC_out [1] & ((!\pc|PC_out [4] & (!\pc|PC_out [5] & !\pc|PC_out [0])) # (\pc|PC_out [4] & ((\pc|PC_out [0]))))) ) ) ) # ( \pc|PC_out [2] & ( !\pc|PC_out [3] & ( (!\pc|PC_out [5] & 
// (!\pc|PC_out [1] & (!\pc|PC_out [4] & \pc|PC_out [0]))) # (\pc|PC_out [5] & (\pc|PC_out [4] & ((!\pc|PC_out [0]) # (\pc|PC_out [1])))) ) ) ) # ( !\pc|PC_out [2] & ( !\pc|PC_out [3] & ( (!\pc|PC_out [5] & (!\pc|PC_out [1] $ (((\pc|PC_out [0]) # (\pc|PC_out 
// [4]))))) # (\pc|PC_out [5] & (((\pc|PC_out [4] & !\pc|PC_out [0])))) ) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [5]),
	.datac(!\pc|PC_out [4]),
	.datad(!\pc|PC_out [0]),
	.datae(!\pc|PC_out [2]),
	.dataf(!\pc|PC_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~0 .extended_lut = "off";
defparam \intMem|intMemory~0 .lut_mask = 64'h874403814A07C488;
defparam \intMem|intMemory~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N37
dffeas \intMem|instruction[0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[0]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N39
cyclonev_lcell_comb \intMem|intMemory~1 (
// Equation(s):
// \intMem|intMemory~1_combout  = ( \pc|PC_out [3] & ( \pc|PC_out [0] & ( (!\pc|PC_out [2] & ((!\pc|PC_out [1] & ((\pc|PC_out [4]))) # (\pc|PC_out [1] & (!\pc|PC_out [5])))) ) ) ) # ( !\pc|PC_out [3] & ( \pc|PC_out [0] & ( (!\pc|PC_out [5] & (((!\pc|PC_out 
// [1] & \pc|PC_out [4])) # (\pc|PC_out [2]))) # (\pc|PC_out [5] & (!\pc|PC_out [2])) ) ) ) # ( \pc|PC_out [3] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [5] & (\pc|PC_out [2] & (!\pc|PC_out [1]))) # (\pc|PC_out [5] & (!\pc|PC_out [2] & (\pc|PC_out [1] & 
// \pc|PC_out [4]))) ) ) ) # ( !\pc|PC_out [3] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [2] & ((!\pc|PC_out [5] & (!\pc|PC_out [1] & !\pc|PC_out [4])) # (\pc|PC_out [5] & (\pc|PC_out [1] & \pc|PC_out [4])))) ) ) )

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|PC_out [1]),
	.datad(!\pc|PC_out [4]),
	.datae(!\pc|PC_out [3]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~1 .extended_lut = "off";
defparam \intMem|intMemory~1 .lut_mask = 64'h8004202466E608C8;
defparam \intMem|intMemory~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N50
dffeas \intMem|instruction[1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\intMem|intMemory~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[1]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N18
cyclonev_lcell_comb \intMem|intMemory~2 (
// Equation(s):
// \intMem|intMemory~2_combout  = ( \pc|PC_out [2] & ( \pc|PC_out [3] & ( (!\pc|PC_out [1] & (!\pc|PC_out [5] $ (!\pc|PC_out [4] $ (!\pc|PC_out [0])))) # (\pc|PC_out [1] & (!\pc|PC_out [5] & ((!\pc|PC_out [4]) # (\pc|PC_out [0])))) ) ) ) # ( !\pc|PC_out [2] 
// & ( \pc|PC_out [3] & ( (!\pc|PC_out [1] & (((!\pc|PC_out [4]) # (\pc|PC_out [0])) # (\pc|PC_out [5]))) # (\pc|PC_out [1] & (!\pc|PC_out [5] $ ((\pc|PC_out [4])))) ) ) ) # ( \pc|PC_out [2] & ( !\pc|PC_out [3] & ( (!\pc|PC_out [1] & (!\pc|PC_out [5] $ 
// ((\pc|PC_out [4])))) # (\pc|PC_out [1] & ((!\pc|PC_out [5] & (\pc|PC_out [4])) # (\pc|PC_out [5] & (!\pc|PC_out [4] & !\pc|PC_out [0])))) ) ) ) # ( !\pc|PC_out [2] & ( !\pc|PC_out [3] & ( (!\pc|PC_out [1] & ((!\pc|PC_out [4] & (!\pc|PC_out [5] & 
// !\pc|PC_out [0])) # (\pc|PC_out [4] & ((\pc|PC_out [0]))))) # (\pc|PC_out [1] & (((\pc|PC_out [4] & \pc|PC_out [0])) # (\pc|PC_out [5]))) ) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [5]),
	.datac(!\pc|PC_out [4]),
	.datad(!\pc|PC_out [0]),
	.datae(!\pc|PC_out [2]),
	.dataf(!\pc|PC_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~2 .extended_lut = "off";
defparam \intMem|intMemory~2 .lut_mask = 64'h911F9686E3EBC26C;
defparam \intMem|intMemory~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N19
dffeas \intMem|instruction[2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[2]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N42
cyclonev_lcell_comb \intMem|intMemory~3 (
// Equation(s):
// \intMem|intMemory~3_combout  = ( \pc|PC_out [1] & ( \pc|PC_out [2] & ( (\pc|PC_out [0] & ((!\pc|PC_out [5] & ((\pc|PC_out [4]))) # (\pc|PC_out [5] & (!\pc|PC_out [3] & !\pc|PC_out [4])))) ) ) ) # ( !\pc|PC_out [1] & ( \pc|PC_out [2] & ( (!\pc|PC_out [3] & 
// (!\pc|PC_out [5] $ (((!\pc|PC_out [0]) # (\pc|PC_out [4]))))) # (\pc|PC_out [3] & (\pc|PC_out [4] & ((!\pc|PC_out [5]) # (!\pc|PC_out [0])))) ) ) ) # ( \pc|PC_out [1] & ( !\pc|PC_out [2] & ( (!\pc|PC_out [5] & (\pc|PC_out [3] & (\pc|PC_out [4] & 
// !\pc|PC_out [0]))) # (\pc|PC_out [5] & (((!\pc|PC_out [3] & \pc|PC_out [0])) # (\pc|PC_out [4]))) ) ) ) # ( !\pc|PC_out [1] & ( !\pc|PC_out [2] & ( (!\pc|PC_out [5] & ((!\pc|PC_out [4] & (!\pc|PC_out [3] & !\pc|PC_out [0])) # (\pc|PC_out [4] & 
// ((\pc|PC_out [0]))))) # (\pc|PC_out [5] & (((!\pc|PC_out [4])) # (\pc|PC_out [3]))) ) ) )

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [3]),
	.datac(!\pc|PC_out [4]),
	.datad(!\pc|PC_out [0]),
	.datae(!\pc|PC_out [1]),
	.dataf(!\pc|PC_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~3 .extended_lut = "off";
defparam \intMem|intMemory~3 .lut_mask = 64'hD15B07454786004A;
defparam \intMem|intMemory~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N56
dffeas \intMem|instruction[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\intMem|intMemory~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [3]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[3] .is_wysiwyg = "true";
defparam \intMem|instruction[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N48
cyclonev_lcell_comb \intMem|intMemory~4 (
// Equation(s):
// \intMem|intMemory~4_combout  = ( \pc|PC_out [0] & ( \pc|PC_out [4] & ( (!\pc|PC_out [5] & (!\pc|PC_out [1] $ (((!\pc|PC_out [3] & \pc|PC_out [2]))))) # (\pc|PC_out [5] & ((!\pc|PC_out [2]) # ((!\pc|PC_out [3] & !\pc|PC_out [1])))) ) ) ) # ( !\pc|PC_out 
// [0] & ( \pc|PC_out [4] & ( (!\pc|PC_out [1] & ((!\pc|PC_out [3] & (\pc|PC_out [2])) # (\pc|PC_out [3] & ((\pc|PC_out [5]))))) # (\pc|PC_out [1] & (!\pc|PC_out [2] & ((\pc|PC_out [5]) # (\pc|PC_out [3])))) ) ) ) # ( \pc|PC_out [0] & ( !\pc|PC_out [4] & ( 
// (!\pc|PC_out [3] & (\pc|PC_out [1] & (!\pc|PC_out [2] & \pc|PC_out [5]))) # (\pc|PC_out [3] & (\pc|PC_out [2] & (!\pc|PC_out [1] $ (!\pc|PC_out [5])))) ) ) ) # ( !\pc|PC_out [0] & ( !\pc|PC_out [4] & ( (!\pc|PC_out [1] & ((!\pc|PC_out [3] & (\pc|PC_out 
// [2] & !\pc|PC_out [5])) # (\pc|PC_out [3] & (!\pc|PC_out [2] $ (\pc|PC_out [5]))))) # (\pc|PC_out [1] & (((!\pc|PC_out [2] & \pc|PC_out [5])))) ) ) )

	.dataa(!\pc|PC_out [3]),
	.datab(!\pc|PC_out [1]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [5]),
	.datae(!\pc|PC_out [0]),
	.dataf(!\pc|PC_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~4 .extended_lut = "off";
defparam \intMem|intMemory~4 .lut_mask = 64'h48340124187CC6F8;
defparam \intMem|intMemory~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N49
dffeas \intMem|instruction[4]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[4]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N24
cyclonev_lcell_comb \intMem|intMemory~5 (
// Equation(s):
// \intMem|intMemory~5_combout  = ( \pc|PC_out [1] & ( \pc|PC_out [2] & ( (!\pc|PC_out [5] & (!\pc|PC_out [3] & ((!\pc|PC_out [4]) # (\pc|PC_out [0])))) # (\pc|PC_out [5] & (\pc|PC_out [3] & (!\pc|PC_out [4]))) ) ) ) # ( !\pc|PC_out [1] & ( \pc|PC_out [2] & 
// ( (!\pc|PC_out [5] & (\pc|PC_out [3] & ((!\pc|PC_out [0]) # (\pc|PC_out [4])))) # (\pc|PC_out [5] & (((!\pc|PC_out [0]) # (\pc|PC_out [4])) # (\pc|PC_out [3]))) ) ) ) # ( \pc|PC_out [1] & ( !\pc|PC_out [2] & ( (!\pc|PC_out [4] & ((!\pc|PC_out [0] & 
// (!\pc|PC_out [5])) # (\pc|PC_out [0] & ((\pc|PC_out [3]))))) # (\pc|PC_out [4] & (((\pc|PC_out [3] & !\pc|PC_out [0])) # (\pc|PC_out [5]))) ) ) ) # ( !\pc|PC_out [1] & ( !\pc|PC_out [2] & ( (!\pc|PC_out [5] & (\pc|PC_out [0] & ((\pc|PC_out [4]) # 
// (\pc|PC_out [3])))) # (\pc|PC_out [5] & (!\pc|PC_out [4] $ (((\pc|PC_out [0]) # (\pc|PC_out [3]))))) ) ) )

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [3]),
	.datac(!\pc|PC_out [4]),
	.datad(!\pc|PC_out [0]),
	.datae(!\pc|PC_out [1]),
	.dataf(!\pc|PC_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~5 .extended_lut = "off";
defparam \intMem|intMemory~5 .lut_mask = 64'h412FA73577179098;
defparam \intMem|intMemory~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N22
dffeas \intMem|instruction[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\intMem|intMemory~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [5]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[5] .is_wysiwyg = "true";
defparam \intMem|instruction[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N36
cyclonev_lcell_comb \intMem|intMemory~6 (
// Equation(s):
// \intMem|intMemory~6_combout  = ( \pc|PC_out [3] & ( \pc|PC_out [0] & ( (!\pc|PC_out [2]) # ((!\pc|PC_out [1] & !\pc|PC_out [5])) ) ) ) # ( !\pc|PC_out [3] & ( \pc|PC_out [0] & ( !\pc|PC_out [1] $ (!\pc|PC_out [2] $ (!\pc|PC_out [5])) ) ) ) # ( \pc|PC_out 
// [3] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [1] & (\pc|PC_out [2] & \pc|PC_out [5])) # (\pc|PC_out [1] & (!\pc|PC_out [2])) ) ) ) # ( !\pc|PC_out [3] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [1] & (\pc|PC_out [2])) # (\pc|PC_out [1] & (!\pc|PC_out [2] & 
// \pc|PC_out [5])) ) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|PC_out [5]),
	.datad(gnd),
	.datae(!\pc|PC_out [3]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~6 .extended_lut = "off";
defparam \intMem|intMemory~6 .lut_mask = 64'h262646469696ECEC;
defparam \intMem|intMemory~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N37
dffeas \intMem|instruction[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pc|PC_out [4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [6]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[6] .is_wysiwyg = "true";
defparam \intMem|instruction[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N27
cyclonev_lcell_comb \intMem|intMemory~7 (
// Equation(s):
// \intMem|intMemory~7_combout  = ( \pc|PC_out [3] & ( \pc|PC_out [0] & ( (!\pc|PC_out [5] & ((!\pc|PC_out [1]))) # (\pc|PC_out [5] & (!\pc|PC_out [2])) ) ) ) # ( !\pc|PC_out [3] & ( \pc|PC_out [0] & ( !\pc|PC_out [2] $ (!\pc|PC_out [5] $ (!\pc|PC_out [1])) 
// ) ) ) # ( \pc|PC_out [3] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [2] & ((\pc|PC_out [1]))) # (\pc|PC_out [2] & (\pc|PC_out [5] & !\pc|PC_out [1])) ) ) ) # ( !\pc|PC_out [3] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [2] & (!\pc|PC_out [5] $ (\pc|PC_out [1]))) # 
// (\pc|PC_out [2] & (\pc|PC_out [5] & !\pc|PC_out [1])) ) ) )

	.dataa(!\pc|PC_out [2]),
	.datab(gnd),
	.datac(!\pc|PC_out [5]),
	.datad(!\pc|PC_out [1]),
	.datae(!\pc|PC_out [3]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~7 .extended_lut = "off";
defparam \intMem|intMemory~7 .lut_mask = 64'hA50A05AAA55AFA0A;
defparam \intMem|intMemory~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N28
dffeas \intMem|instruction[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pc|PC_out [4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [7]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[7] .is_wysiwyg = "true";
defparam \intMem|instruction[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N0
cyclonev_lcell_comb \intMem|intMemory~8 (
// Equation(s):
// \intMem|intMemory~8_combout  = ( \pc|PC_out [3] & ( \pc|PC_out [2] & ( (!\pc|PC_out [1] & (!\pc|PC_out [0] $ (!\pc|PC_out [5]))) ) ) ) # ( !\pc|PC_out [3] & ( \pc|PC_out [2] & ( (!\pc|PC_out [1] & ((\pc|PC_out [5]))) # (\pc|PC_out [1] & (\pc|PC_out [0] & 
// !\pc|PC_out [5])) ) ) ) # ( \pc|PC_out [3] & ( !\pc|PC_out [2] & ( (!\pc|PC_out [0] & (\pc|PC_out [1])) # (\pc|PC_out [0] & ((!\pc|PC_out [1]) # (\pc|PC_out [5]))) ) ) ) # ( !\pc|PC_out [3] & ( !\pc|PC_out [2] & ( (!\pc|PC_out [1] & (\pc|PC_out [0] & 
// !\pc|PC_out [5])) # (\pc|PC_out [1] & ((\pc|PC_out [5]))) ) ) )

	.dataa(!\pc|PC_out [0]),
	.datab(!\pc|PC_out [1]),
	.datac(!\pc|PC_out [5]),
	.datad(gnd),
	.datae(!\pc|PC_out [3]),
	.dataf(!\pc|PC_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~8 .extended_lut = "off";
defparam \intMem|intMemory~8 .lut_mask = 64'h434367671C1C4848;
defparam \intMem|intMemory~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N1
dffeas \intMem|instruction[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pc|PC_out [4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [8]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[8] .is_wysiwyg = "true";
defparam \intMem|instruction[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N33
cyclonev_lcell_comb \intMem|intMemory~9 (
// Equation(s):
// \intMem|intMemory~9_combout  = ( \pc|PC_out [5] & ( \pc|PC_out [0] & ( (!\pc|PC_out [2]) # ((!\pc|PC_out [3] & !\pc|PC_out [1])) ) ) ) # ( !\pc|PC_out [5] & ( \pc|PC_out [0] & ( !\pc|PC_out [1] $ (((!\pc|PC_out [3] & \pc|PC_out [2]))) ) ) ) # ( \pc|PC_out 
// [5] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [2] & ((\pc|PC_out [1]) # (\pc|PC_out [3]))) # (\pc|PC_out [2] & ((!\pc|PC_out [1]))) ) ) ) # ( !\pc|PC_out [5] & ( !\pc|PC_out [0] & ( (\pc|PC_out [3] & (!\pc|PC_out [2] & \pc|PC_out [1])) ) ) )

	.dataa(!\pc|PC_out [3]),
	.datab(gnd),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [1]),
	.datae(!\pc|PC_out [5]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~9 .extended_lut = "off";
defparam \intMem|intMemory~9 .lut_mask = 64'h00505FF0F50AFAF0;
defparam \intMem|intMemory~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N34
dffeas \intMem|instruction[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pc|PC_out [4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [10]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[10] .is_wysiwyg = "true";
defparam \intMem|instruction[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N54
cyclonev_lcell_comb \intMem|intMemory~10 (
// Equation(s):
// \intMem|intMemory~10_combout  = ( \pc|PC_out [3] & ( \pc|PC_out [4] & ( (!\pc|PC_out [1] & ((!\pc|PC_out [5] & ((\pc|PC_out [0]))) # (\pc|PC_out [5] & ((!\pc|PC_out [2]) # (!\pc|PC_out [0]))))) # (\pc|PC_out [1] & (((!\pc|PC_out [2])))) ) ) ) # ( 
// !\pc|PC_out [3] & ( \pc|PC_out [4] & ( (!\pc|PC_out [1] & ((!\pc|PC_out [2] & ((\pc|PC_out [0]))) # (\pc|PC_out [2] & (\pc|PC_out [5])))) # (\pc|PC_out [1] & ((!\pc|PC_out [5] & (\pc|PC_out [2] & \pc|PC_out [0])) # (\pc|PC_out [5] & (!\pc|PC_out [2])))) ) 
// ) ) # ( \pc|PC_out [3] & ( !\pc|PC_out [4] & ( (!\pc|PC_out [2] & (\pc|PC_out [0] & ((!\pc|PC_out [5]) # (\pc|PC_out [1])))) ) ) ) # ( !\pc|PC_out [3] & ( !\pc|PC_out [4] & ( (\pc|PC_out [1] & (!\pc|PC_out [5] & (!\pc|PC_out [2] $ (\pc|PC_out [0])))) ) ) 
// )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [5]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [0]),
	.datae(!\pc|PC_out [3]),
	.dataf(!\pc|PC_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~10 .extended_lut = "off";
defparam \intMem|intMemory~10 .lut_mask = 64'h400400D012B672F8;
defparam \intMem|intMemory~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N55
dffeas \intMem|instruction[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [11]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[11] .is_wysiwyg = "true";
defparam \intMem|instruction[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N3
cyclonev_lcell_comb \intMem|intMemory~30 (
// Equation(s):
// \intMem|intMemory~30_combout  = ( \pc|PC_out [1] & ( \pc|PC_out [4] & ( (!\pc|PC_out [2] & (((!\pc|PC_out [0] & \pc|PC_out [3])) # (\pc|PC_out [5]))) # (\pc|PC_out [2] & (\pc|PC_out [0] & (!\pc|PC_out [5] & !\pc|PC_out [3]))) ) ) ) # ( !\pc|PC_out [1] & ( 
// \pc|PC_out [4] & ( (!\pc|PC_out [2] & (\pc|PC_out [0] & ((!\pc|PC_out [5]) # (\pc|PC_out [3])))) # (\pc|PC_out [2] & (!\pc|PC_out [5] $ (((!\pc|PC_out [0]) # (!\pc|PC_out [3]))))) ) ) ) # ( \pc|PC_out [1] & ( !\pc|PC_out [4] & ( (!\pc|PC_out [2] & 
// (\pc|PC_out [0] & (\pc|PC_out [5] & \pc|PC_out [3]))) ) ) ) # ( !\pc|PC_out [1] & ( !\pc|PC_out [4] & ( (!\pc|PC_out [5] & (\pc|PC_out [3] & (!\pc|PC_out [2] $ (!\pc|PC_out [0])))) ) ) )

	.dataa(!\pc|PC_out [2]),
	.datab(!\pc|PC_out [0]),
	.datac(!\pc|PC_out [5]),
	.datad(!\pc|PC_out [3]),
	.datae(!\pc|PC_out [1]),
	.dataf(!\pc|PC_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~30 .extended_lut = "off";
defparam \intMem|intMemory~30 .lut_mask = 64'h0060000225361A8A;
defparam \intMem|intMemory~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N5
dffeas \intMem|instruction[12]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[12]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N27
cyclonev_lcell_comb \intMem|intMemory~11 (
// Equation(s):
// \intMem|intMemory~11_combout  = ( \pc|PC_out [4] & ( \pc|PC_out [0] & ( (!\pc|PC_out [3] & (!\pc|PC_out [2] $ (!\pc|PC_out [1] $ (!\pc|PC_out [5])))) # (\pc|PC_out [3] & ((!\pc|PC_out [5] & ((!\pc|PC_out [1]))) # (\pc|PC_out [5] & (!\pc|PC_out [2])))) ) ) 
// ) # ( !\pc|PC_out [4] & ( \pc|PC_out [0] & ( (!\pc|PC_out [2] & (!\pc|PC_out [5] & (!\pc|PC_out [3] $ (\pc|PC_out [1])))) ) ) ) # ( \pc|PC_out [4] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [2] & (\pc|PC_out [1] & ((\pc|PC_out [5]) # (\pc|PC_out [3])))) # 
// (\pc|PC_out [2] & (((!\pc|PC_out [1] & \pc|PC_out [5])))) ) ) ) # ( !\pc|PC_out [4] & ( !\pc|PC_out [0] & ( (\pc|PC_out [3] & ((!\pc|PC_out [2] & (\pc|PC_out [1] & !\pc|PC_out [5])) # (\pc|PC_out [2] & (!\pc|PC_out [1] $ (\pc|PC_out [5]))))) ) ) )

	.dataa(!\pc|PC_out [2]),
	.datab(!\pc|PC_out [3]),
	.datac(!\pc|PC_out [1]),
	.datad(!\pc|PC_out [5]),
	.datae(!\pc|PC_out [4]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~11 .extended_lut = "off";
defparam \intMem|intMemory~11 .lut_mask = 64'h1201025A8200B46A;
defparam \intMem|intMemory~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N28
dffeas \intMem|instruction[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [13]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[13] .is_wysiwyg = "true";
defparam \intMem|instruction[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N42
cyclonev_lcell_comb \intMem|intMemory~12 (
// Equation(s):
// \intMem|intMemory~12_combout  = ( \pc|PC_out [5] & ( \pc|PC_out [0] & ( (!\pc|PC_out [4] & (\pc|PC_out [3] & ((\pc|PC_out [1])))) # (\pc|PC_out [4] & ((!\pc|PC_out [2] & ((\pc|PC_out [1]) # (\pc|PC_out [3]))) # (\pc|PC_out [2] & ((!\pc|PC_out [1]))))) ) ) 
// ) # ( !\pc|PC_out [5] & ( \pc|PC_out [0] & ( (!\pc|PC_out [4] & ((!\pc|PC_out [3] & (\pc|PC_out [2] & \pc|PC_out [1])) # (\pc|PC_out [3] & (!\pc|PC_out [2])))) # (\pc|PC_out [4] & (!\pc|PC_out [1] $ (((!\pc|PC_out [3] & \pc|PC_out [2]))))) ) ) ) # ( 
// \pc|PC_out [5] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [4] & (\pc|PC_out [3] & (\pc|PC_out [2] & \pc|PC_out [1]))) # (\pc|PC_out [4] & ((!\pc|PC_out [2] $ (!\pc|PC_out [1])))) ) ) ) # ( !\pc|PC_out [5] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [3] & (!\pc|PC_out 
// [4] & ((\pc|PC_out [1])))) # (\pc|PC_out [3] & ((!\pc|PC_out [2] $ (!\pc|PC_out [1])))) ) ) )

	.dataa(!\pc|PC_out [4]),
	.datab(!\pc|PC_out [3]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [1]),
	.datae(!\pc|PC_out [5]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~12 .extended_lut = "off";
defparam \intMem|intMemory~12 .lut_mask = 64'h03B80552712C1572;
defparam \intMem|intMemory~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N43
dffeas \intMem|instruction[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [14]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[14] .is_wysiwyg = "true";
defparam \intMem|instruction[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N6
cyclonev_lcell_comb \intMem|intMemory~29 (
// Equation(s):
// \intMem|intMemory~29_combout  = ( \pc|PC_out [0] & ( \pc|PC_out [4] & ( (!\pc|PC_out [3] & (!\pc|PC_out [2] $ (!\pc|PC_out [5] $ (!\pc|PC_out [1])))) # (\pc|PC_out [3] & ((!\pc|PC_out [2]) # ((!\pc|PC_out [5] & !\pc|PC_out [1])))) ) ) ) # ( !\pc|PC_out 
// [0] & ( \pc|PC_out [4] & ( (!\pc|PC_out [2] & (!\pc|PC_out [1] $ (((\pc|PC_out [3]) # (\pc|PC_out [5]))))) # (\pc|PC_out [2] & ((!\pc|PC_out [5] & (\pc|PC_out [1] & !\pc|PC_out [3])) # (\pc|PC_out [5] & (!\pc|PC_out [1])))) ) ) ) # ( \pc|PC_out [0] & ( 
// !\pc|PC_out [4] & ( (!\pc|PC_out [2] & (!\pc|PC_out [5] & (!\pc|PC_out [1] & !\pc|PC_out [3]))) ) ) ) # ( !\pc|PC_out [0] & ( !\pc|PC_out [4] & ( (!\pc|PC_out [2] & (!\pc|PC_out [5] & (\pc|PC_out [1] & !\pc|PC_out [3]))) ) ) )

	.dataa(!\pc|PC_out [2]),
	.datab(!\pc|PC_out [5]),
	.datac(!\pc|PC_out [1]),
	.datad(!\pc|PC_out [3]),
	.datae(!\pc|PC_out [0]),
	.dataf(!\pc|PC_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~29 .extended_lut = "off";
defparam \intMem|intMemory~29 .lut_mask = 64'h08008000961A96EA;
defparam \intMem|intMemory~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N2
dffeas \intMem|instruction[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\intMem|intMemory~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [15]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[15] .is_wysiwyg = "true";
defparam \intMem|instruction[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N54
cyclonev_lcell_comb \intMem|intMemory~13 (
// Equation(s):
// \intMem|intMemory~13_combout  = ( \pc|PC_out [2] & ( \pc|PC_out [3] & ( (!\pc|PC_out [0] & (!\pc|PC_out [5] $ (((\pc|PC_out [1] & !\pc|PC_out [4]))))) # (\pc|PC_out [0] & ((!\pc|PC_out [5] & ((!\pc|PC_out [4]))) # (\pc|PC_out [5] & (!\pc|PC_out [1])))) ) 
// ) ) # ( !\pc|PC_out [2] & ( \pc|PC_out [3] & ( (!\pc|PC_out [5] & ((!\pc|PC_out [4] $ (!\pc|PC_out [0])) # (\pc|PC_out [1]))) # (\pc|PC_out [5] & (!\pc|PC_out [4] & ((!\pc|PC_out [0]) # (\pc|PC_out [1])))) ) ) ) # ( \pc|PC_out [2] & ( !\pc|PC_out [3] & ( 
// (!\pc|PC_out [0] & (!\pc|PC_out [4] $ (((!\pc|PC_out [1] & !\pc|PC_out [5]))))) # (\pc|PC_out [0] & ((!\pc|PC_out [4] & ((!\pc|PC_out [5]))) # (\pc|PC_out [4] & (\pc|PC_out [1])))) ) ) ) # ( !\pc|PC_out [2] & ( !\pc|PC_out [3] & ( (!\pc|PC_out [5] & 
// ((!\pc|PC_out [4]) # (!\pc|PC_out [1] $ (!\pc|PC_out [0])))) # (\pc|PC_out [5] & (!\pc|PC_out [0] & ((!\pc|PC_out [1]) # (!\pc|PC_out [4])))) ) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [5]),
	.datac(!\pc|PC_out [4]),
	.datad(!\pc|PC_out [0]),
	.datae(!\pc|PC_out [2]),
	.dataf(!\pc|PC_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~13 .extended_lut = "off";
defparam \intMem|intMemory~13 .lut_mask = 64'hF6C878C57CD49CE2;
defparam \intMem|intMemory~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N55
dffeas \intMem|instruction[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [16]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[16] .is_wysiwyg = "true";
defparam \intMem|instruction[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N24
cyclonev_lcell_comb \intMem|intMemory~14 (
// Equation(s):
// \intMem|intMemory~14_combout  = ( \pc|PC_out [2] & ( \pc|PC_out [3] & ( (\pc|PC_out [4] & (\pc|PC_out [0] & (!\pc|PC_out [1] $ (!\pc|PC_out [5])))) ) ) ) # ( !\pc|PC_out [2] & ( \pc|PC_out [3] & ( (!\pc|PC_out [1] & (!\pc|PC_out [4] & !\pc|PC_out [0])) ) 
// ) ) # ( \pc|PC_out [2] & ( !\pc|PC_out [3] & ( (\pc|PC_out [5] & (!\pc|PC_out [4] & (!\pc|PC_out [1] $ (\pc|PC_out [0])))) ) ) ) # ( !\pc|PC_out [2] & ( !\pc|PC_out [3] & ( (\pc|PC_out [5] & (!\pc|PC_out [4] & (!\pc|PC_out [1] $ (\pc|PC_out [0])))) ) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [5]),
	.datac(!\pc|PC_out [4]),
	.datad(!\pc|PC_out [0]),
	.datae(!\pc|PC_out [2]),
	.dataf(!\pc|PC_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~14 .extended_lut = "off";
defparam \intMem|intMemory~14 .lut_mask = 64'h20102010A0000006;
defparam \intMem|intMemory~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N25
dffeas \intMem|instruction[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [17]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[17] .is_wysiwyg = "true";
defparam \intMem|instruction[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N12
cyclonev_lcell_comb \intMem|intMemory~28 (
// Equation(s):
// \intMem|intMemory~28_combout  = ( \pc|PC_out [2] & ( \pc|PC_out [3] & ( (\pc|PC_out [0] & ((!\pc|PC_out [1] & (\pc|PC_out [5] & \pc|PC_out [4])) # (\pc|PC_out [1] & (!\pc|PC_out [5] $ (!\pc|PC_out [4]))))) ) ) ) # ( !\pc|PC_out [2] & ( !\pc|PC_out [3] & ( 
// (!\pc|PC_out [1] & (\pc|PC_out [5] & (!\pc|PC_out [4] & !\pc|PC_out [0]))) ) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [5]),
	.datac(!\pc|PC_out [4]),
	.datad(!\pc|PC_out [0]),
	.datae(!\pc|PC_out [2]),
	.dataf(!\pc|PC_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~28 .extended_lut = "off";
defparam \intMem|intMemory~28 .lut_mask = 64'h2000000000000016;
defparam \intMem|intMemory~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N14
dffeas \intMem|instruction[18]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[18]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N36
cyclonev_lcell_comb \intMem|intMemory~15 (
// Equation(s):
// \intMem|intMemory~15_combout  = ( \pc|PC_out [4] & ( \pc|PC_out [5] & ( (!\pc|PC_out [1] & ((!\pc|PC_out [3] $ (\pc|PC_out [0])) # (\pc|PC_out [2]))) # (\pc|PC_out [1] & ((!\pc|PC_out [3]) # ((!\pc|PC_out [2])))) ) ) ) # ( !\pc|PC_out [4] & ( \pc|PC_out 
// [5] & ( (\pc|PC_out [3] & (((\pc|PC_out [2]) # (\pc|PC_out [1])) # (\pc|PC_out [0]))) ) ) ) # ( \pc|PC_out [4] & ( !\pc|PC_out [5] & ( (!\pc|PC_out [3] & ((!\pc|PC_out [0] & (\pc|PC_out [1] & !\pc|PC_out [2])) # (\pc|PC_out [0] & (!\pc|PC_out [1] & 
// \pc|PC_out [2])))) # (\pc|PC_out [3] & (!\pc|PC_out [0] & (!\pc|PC_out [1] $ (\pc|PC_out [2])))) ) ) ) # ( !\pc|PC_out [4] & ( !\pc|PC_out [5] & ( (!\pc|PC_out [3] & (\pc|PC_out [0] & (\pc|PC_out [1] & !\pc|PC_out [2]))) # (\pc|PC_out [3] & (!\pc|PC_out 
// [1] & (!\pc|PC_out [0] $ (\pc|PC_out [2])))) ) ) )

	.dataa(!\pc|PC_out [3]),
	.datab(!\pc|PC_out [0]),
	.datac(!\pc|PC_out [1]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [4]),
	.dataf(!\pc|PC_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~15 .extended_lut = "off";
defparam \intMem|intMemory~15 .lut_mask = 64'h4210482415559FFA;
defparam \intMem|intMemory~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N8
dffeas \intMem|instruction[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\intMem|intMemory~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [19]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[19] .is_wysiwyg = "true";
defparam \intMem|instruction[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N18
cyclonev_lcell_comb \intMem|intMemory~27 (
// Equation(s):
// \intMem|intMemory~27_combout  = ( \pc|PC_out [0] & ( \pc|PC_out [4] & ( (!\pc|PC_out [2] & (((!\pc|PC_out [5])))) # (\pc|PC_out [2] & (!\pc|PC_out [1] $ (((!\pc|PC_out [3]) # (!\pc|PC_out [5]))))) ) ) ) # ( !\pc|PC_out [0] & ( \pc|PC_out [4] & ( 
// (!\pc|PC_out [5]) # ((!\pc|PC_out [2] & (!\pc|PC_out [1] & !\pc|PC_out [3]))) ) ) ) # ( \pc|PC_out [0] & ( !\pc|PC_out [4] & ( (!\pc|PC_out [3] & (((\pc|PC_out [5]) # (\pc|PC_out [1])) # (\pc|PC_out [2]))) # (\pc|PC_out [3] & (((!\pc|PC_out [5])))) ) ) ) 
// # ( !\pc|PC_out [0] & ( !\pc|PC_out [4] & ( (!\pc|PC_out [2] & (!\pc|PC_out [5] $ (((!\pc|PC_out [1]) # (!\pc|PC_out [3]))))) # (\pc|PC_out [2] & (((!\pc|PC_out [3]) # (!\pc|PC_out [5])))) ) ) )

	.dataa(!\pc|PC_out [2]),
	.datab(!\pc|PC_out [1]),
	.datac(!\pc|PC_out [3]),
	.datad(!\pc|PC_out [5]),
	.datae(!\pc|PC_out [0]),
	.dataf(!\pc|PC_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~27 .extended_lut = "off";
defparam \intMem|intMemory~27 .lut_mask = 64'h57F87FF0FF80BB14;
defparam \intMem|intMemory~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N19
dffeas \intMem|instruction[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [20]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[20] .is_wysiwyg = "true";
defparam \intMem|instruction[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N48
cyclonev_lcell_comb \intMem|intMemory~16 (
// Equation(s):
// \intMem|intMemory~16_combout  = ( \pc|PC_out [3] & ( \pc|PC_out [0] & ( (!\pc|PC_out [4] & (\pc|PC_out [2] & (!\pc|PC_out [1] $ (\pc|PC_out [5])))) ) ) ) # ( !\pc|PC_out [3] & ( \pc|PC_out [0] & ( (!\pc|PC_out [5] & (((!\pc|PC_out [4] & !\pc|PC_out 
// [2])))) # (\pc|PC_out [5] & (\pc|PC_out [1] & ((\pc|PC_out [2])))) ) ) ) # ( \pc|PC_out [3] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [1] & (!\pc|PC_out [2] & (!\pc|PC_out [4] $ (!\pc|PC_out [5])))) # (\pc|PC_out [1] & (\pc|PC_out [4] & (!\pc|PC_out [5] & 
// \pc|PC_out [2]))) ) ) ) # ( !\pc|PC_out [3] & ( !\pc|PC_out [0] & ( (\pc|PC_out [4] & (!\pc|PC_out [2] & (!\pc|PC_out [1] $ (!\pc|PC_out [5])))) ) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [5]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [3]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~16 .extended_lut = "off";
defparam \intMem|intMemory~16 .lut_mask = 64'h12002810C0050084;
defparam \intMem|intMemory~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N12
cyclonev_lcell_comb \intMem|instruction[21]~feeder (
// Equation(s):
// \intMem|instruction[21]~feeder_combout  = ( \intMem|intMemory~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\intMem|intMemory~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|instruction[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|instruction[21]~feeder .extended_lut = "off";
defparam \intMem|instruction[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \intMem|instruction[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N13
dffeas \intMem|instruction[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|instruction[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [21]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[21] .is_wysiwyg = "true";
defparam \intMem|instruction[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N39
cyclonev_lcell_comb \intMem|intMemory~17 (
// Equation(s):
// \intMem|intMemory~17_combout  = ( !\pc|PC_out [4] & ( \pc|PC_out [0] & ( (\pc|PC_out [2] & (\pc|PC_out [5] & ((!\pc|PC_out [3]) # (\pc|PC_out [1])))) ) ) ) # ( !\pc|PC_out [4] & ( !\pc|PC_out [0] & ( (\pc|PC_out [5] & ((!\pc|PC_out [2] & (!\pc|PC_out [1] 
// & \pc|PC_out [3])) # (\pc|PC_out [2] & (\pc|PC_out [1] & !\pc|PC_out [3])))) ) ) )

	.dataa(!\pc|PC_out [2]),
	.datab(!\pc|PC_out [1]),
	.datac(!\pc|PC_out [3]),
	.datad(!\pc|PC_out [5]),
	.datae(!\pc|PC_out [4]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~17 .extended_lut = "off";
defparam \intMem|intMemory~17 .lut_mask = 64'h0018000000510000;
defparam \intMem|intMemory~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N0
cyclonev_lcell_comb \intMem|instruction[22]~feeder (
// Equation(s):
// \intMem|instruction[22]~feeder_combout  = ( \intMem|intMemory~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\intMem|intMemory~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|instruction[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|instruction[22]~feeder .extended_lut = "off";
defparam \intMem|instruction[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \intMem|instruction[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N1
dffeas \intMem|instruction[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|instruction[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [22]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[22] .is_wysiwyg = "true";
defparam \intMem|instruction[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N6
cyclonev_lcell_comb \intMem|intMemory~18 (
// Equation(s):
// \intMem|intMemory~18_combout  = ( !\pc|PC_out [3] & ( \pc|PC_out [0] & ( (!\pc|PC_out [4] & (\pc|PC_out [5] & \pc|PC_out [2])) ) ) ) # ( \pc|PC_out [3] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [1] & (!\pc|PC_out [4] & (\pc|PC_out [5] & !\pc|PC_out [2]))) ) ) 
// ) # ( !\pc|PC_out [3] & ( !\pc|PC_out [0] & ( (\pc|PC_out [1] & (!\pc|PC_out [4] & (\pc|PC_out [5] & \pc|PC_out [2]))) ) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [5]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [3]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~18 .extended_lut = "off";
defparam \intMem|intMemory~18 .lut_mask = 64'h00040800000C0000;
defparam \intMem|intMemory~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N42
cyclonev_lcell_comb \intMem|instruction[23]~feeder (
// Equation(s):
// \intMem|instruction[23]~feeder_combout  = ( \intMem|intMemory~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\intMem|intMemory~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|instruction[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|instruction[23]~feeder .extended_lut = "off";
defparam \intMem|instruction[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \intMem|instruction[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N43
dffeas \intMem|instruction[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|instruction[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [23]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[23] .is_wysiwyg = "true";
defparam \intMem|instruction[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N54
cyclonev_lcell_comb \intMem|intMemory~19 (
// Equation(s):
// \intMem|intMemory~19_combout  = ( \pc|PC_out [1] & ( \pc|PC_out [0] & ( (!\pc|PC_out [2] & (!\pc|PC_out [4] & (!\pc|PC_out [5] $ (\pc|PC_out [3])))) # (\pc|PC_out [2] & (\pc|PC_out [5] & (!\pc|PC_out [4] $ (!\pc|PC_out [3])))) ) ) ) # ( !\pc|PC_out [1] & 
// ( \pc|PC_out [0] & ( (\pc|PC_out [2] & (!\pc|PC_out [5] & \pc|PC_out [3])) ) ) ) # ( \pc|PC_out [1] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [3] & (\pc|PC_out [4] & ((!\pc|PC_out [5])))) # (\pc|PC_out [3] & (\pc|PC_out [2] & (!\pc|PC_out [4] $ (!\pc|PC_out 
// [5])))) ) ) ) # ( !\pc|PC_out [1] & ( !\pc|PC_out [0] & ( (\pc|PC_out [4] & (!\pc|PC_out [2] & (!\pc|PC_out [5] $ (!\pc|PC_out [3])))) ) ) )

	.dataa(!\pc|PC_out [4]),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|PC_out [5]),
	.datad(!\pc|PC_out [3]),
	.datae(!\pc|PC_out [1]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~19 .extended_lut = "off";
defparam \intMem|intMemory~19 .lut_mask = 64'h044050120030810A;
defparam \intMem|intMemory~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N48
cyclonev_lcell_comb \intMem|instruction[24]~feeder (
// Equation(s):
// \intMem|instruction[24]~feeder_combout  = ( \intMem|intMemory~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\intMem|intMemory~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|instruction[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|instruction[24]~feeder .extended_lut = "off";
defparam \intMem|instruction[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \intMem|instruction[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N49
dffeas \intMem|instruction[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|instruction[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [24]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[24] .is_wysiwyg = "true";
defparam \intMem|instruction[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N57
cyclonev_lcell_comb \intMem|intMemory~20 (
// Equation(s):
// \intMem|intMemory~20_combout  = ( \pc|PC_out [4] & ( \pc|PC_out [0] & ( (!\pc|PC_out [3] & ((!\pc|PC_out [2] & (!\pc|PC_out [1] & !\pc|PC_out [5])) # (\pc|PC_out [2] & (\pc|PC_out [1])))) ) ) ) # ( !\pc|PC_out [4] & ( \pc|PC_out [0] & ( (!\pc|PC_out [2] & 
// (!\pc|PC_out [5] & ((\pc|PC_out [3]) # (\pc|PC_out [1])))) # (\pc|PC_out [2] & (!\pc|PC_out [3] $ (((!\pc|PC_out [1] & !\pc|PC_out [5]))))) ) ) ) # ( \pc|PC_out [4] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [3] & (!\pc|PC_out [2] & (!\pc|PC_out [1] $ 
// (!\pc|PC_out [5])))) # (\pc|PC_out [3] & (!\pc|PC_out [5] & ((!\pc|PC_out [1]) # (\pc|PC_out [2])))) ) ) ) # ( !\pc|PC_out [4] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [2] & (\pc|PC_out [3] & ((!\pc|PC_out [1]) # (!\pc|PC_out [5])))) # (\pc|PC_out [2] & 
// ((!\pc|PC_out [1] & (\pc|PC_out [3] & !\pc|PC_out [5])) # (\pc|PC_out [1] & (!\pc|PC_out [3])))) ) ) )

	.dataa(!\pc|PC_out [2]),
	.datab(!\pc|PC_out [1]),
	.datac(!\pc|PC_out [3]),
	.datad(!\pc|PC_out [5]),
	.datae(!\pc|PC_out [4]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~20 .extended_lut = "off";
defparam \intMem|intMemory~20 .lut_mask = 64'h1E182D803E509010;
defparam \intMem|intMemory~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N31
dffeas \intMem|instruction[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\intMem|intMemory~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [25]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[25] .is_wysiwyg = "true";
defparam \intMem|instruction[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N42
cyclonev_lcell_comb \intMem|intMemory~21 (
// Equation(s):
// \intMem|intMemory~21_combout  = ( \pc|PC_out [2] & ( \pc|PC_out [3] & ( (!\pc|PC_out [1] & (\pc|PC_out [5] & !\pc|PC_out [4])) ) ) ) # ( !\pc|PC_out [2] & ( \pc|PC_out [3] & ( (\pc|PC_out [5] & ((!\pc|PC_out [1] & ((!\pc|PC_out [4]) # (!\pc|PC_out [0]))) 
// # (\pc|PC_out [1] & (!\pc|PC_out [4] & !\pc|PC_out [0])))) ) ) ) # ( \pc|PC_out [2] & ( !\pc|PC_out [3] & ( (!\pc|PC_out [5] & (\pc|PC_out [1] & (\pc|PC_out [4] & \pc|PC_out [0]))) # (\pc|PC_out [5] & (!\pc|PC_out [4] & ((\pc|PC_out [0]) # (\pc|PC_out 
// [1])))) ) ) ) # ( !\pc|PC_out [2] & ( !\pc|PC_out [3] & ( (!\pc|PC_out [1] & (!\pc|PC_out [5] & !\pc|PC_out [4])) ) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [5]),
	.datac(!\pc|PC_out [4]),
	.datad(!\pc|PC_out [0]),
	.datae(!\pc|PC_out [2]),
	.dataf(!\pc|PC_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~21 .extended_lut = "off";
defparam \intMem|intMemory~21 .lut_mask = 64'h8080103432202020;
defparam \intMem|intMemory~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N44
dffeas \intMem|instruction[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [26]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[26] .is_wysiwyg = "true";
defparam \intMem|instruction[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N51
cyclonev_lcell_comb \intMem|intMemory~26 (
// Equation(s):
// \intMem|intMemory~26_combout  = ( \pc|PC_out [3] & ( \pc|PC_out [0] & ( (\pc|PC_out [5] & (!\pc|PC_out [1] & !\pc|PC_out [4])) ) ) ) # ( !\pc|PC_out [3] & ( \pc|PC_out [0] & ( (\pc|PC_out [5] & ((!\pc|PC_out [2] & (!\pc|PC_out [1] & \pc|PC_out [4])) # 
// (\pc|PC_out [2] & ((!\pc|PC_out [4]))))) ) ) ) # ( \pc|PC_out [3] & ( !\pc|PC_out [0] & ( (\pc|PC_out [5] & ((!\pc|PC_out [2] & ((!\pc|PC_out [1]) # (!\pc|PC_out [4]))) # (\pc|PC_out [2] & (!\pc|PC_out [1] & !\pc|PC_out [4])))) ) ) ) # ( !\pc|PC_out [3] & 
// ( !\pc|PC_out [0] & ( (!\pc|PC_out [4] & ((!\pc|PC_out [5] & (!\pc|PC_out [2] & !\pc|PC_out [1])) # (\pc|PC_out [5] & (\pc|PC_out [2] & \pc|PC_out [1])))) ) ) )

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|PC_out [1]),
	.datad(!\pc|PC_out [4]),
	.datae(!\pc|PC_out [3]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~26 .extended_lut = "off";
defparam \intMem|intMemory~26 .lut_mask = 64'h8100544011405000;
defparam \intMem|intMemory~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N23
dffeas \intMem|instruction[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\intMem|intMemory~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [27]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[27] .is_wysiwyg = "true";
defparam \intMem|instruction[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N57
cyclonev_lcell_comb \intMem|intMemory~23 (
// Equation(s):
// \intMem|intMemory~23_combout  = ( !\pc|PC_out [1] & ( \pc|PC_out [3] & ( (\pc|PC_out [4] & (\pc|PC_out [0] & \pc|PC_out [2])) ) ) ) # ( \pc|PC_out [1] & ( !\pc|PC_out [3] & ( (\pc|PC_out [4] & (\pc|PC_out [0] & \pc|PC_out [2])) ) ) ) # ( !\pc|PC_out [1] & 
// ( !\pc|PC_out [3] & ( (!\pc|PC_out [2] & ((!\pc|PC_out [4]) # (\pc|PC_out [0]))) ) ) )

	.dataa(!\pc|PC_out [4]),
	.datab(!\pc|PC_out [0]),
	.datac(gnd),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [1]),
	.dataf(!\pc|PC_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~23 .extended_lut = "off";
defparam \intMem|intMemory~23 .lut_mask = 64'hBB00001100110000;
defparam \intMem|intMemory~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N41
dffeas \intMem|instruction[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\intMem|intMemory~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pc|PC_out [5]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [28]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[28] .is_wysiwyg = "true";
defparam \intMem|instruction[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N33
cyclonev_lcell_comb \intMem|intMemory~24 (
// Equation(s):
// \intMem|intMemory~24_combout  = ( \pc|PC_out [3] & ( \pc|PC_out [0] & ( (!\pc|PC_out [5] & (!\pc|PC_out [2] $ (((!\pc|PC_out [4]) # (\pc|PC_out [1]))))) # (\pc|PC_out [5] & (((!\pc|PC_out [2] & \pc|PC_out [4])))) ) ) ) # ( !\pc|PC_out [3] & ( \pc|PC_out 
// [0] & ( (!\pc|PC_out [1] & (((!\pc|PC_out [4]) # (\pc|PC_out [2])))) # (\pc|PC_out [1] & (((!\pc|PC_out [2])) # (\pc|PC_out [5]))) ) ) ) # ( \pc|PC_out [3] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [1] & (!\pc|PC_out [2] $ (((\pc|PC_out [5] & \pc|PC_out 
// [4]))))) # (\pc|PC_out [1] & ((!\pc|PC_out [2] & ((\pc|PC_out [4]))) # (\pc|PC_out [2] & (!\pc|PC_out [5])))) ) ) ) # ( !\pc|PC_out [3] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [1] $ (((!\pc|PC_out [2] & \pc|PC_out [4])))) # (\pc|PC_out [5]) ) ) )

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [1]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [4]),
	.datae(!\pc|PC_out [3]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~24 .extended_lut = "off";
defparam \intMem|intMemory~24 .lut_mask = 64'hDD7DC2B6FD3D0AD2;
defparam \intMem|intMemory~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N35
dffeas \intMem|instruction[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [29]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[29] .is_wysiwyg = "true";
defparam \intMem|instruction[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N9
cyclonev_lcell_comb \intMem|intMemory~22 (
// Equation(s):
// \intMem|intMemory~22_combout  = ( \pc|PC_out [0] & ( (!\pc|PC_out [3] & (\pc|PC_out [2])) # (\pc|PC_out [3] & ((!\pc|PC_out [1]))) ) ) # ( !\pc|PC_out [0] & ( !\pc|PC_out [3] $ (((!\pc|PC_out [2]) # (!\pc|PC_out [1]))) ) )

	.dataa(gnd),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|PC_out [1]),
	.datad(!\pc|PC_out [3]),
	.datae(gnd),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~22 .extended_lut = "off";
defparam \intMem|intMemory~22 .lut_mask = 64'h03FC03FC33F033F0;
defparam \intMem|intMemory~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N6
cyclonev_lcell_comb \intMem|intMemory~25 (
// Equation(s):
// \intMem|intMemory~25_combout  = ( \intMem|intMemory~22_combout  & ( (!\pc|PC_out [4] & \pc|PC_out [5]) ) )

	.dataa(!\pc|PC_out [4]),
	.datab(gnd),
	.datac(!\pc|PC_out [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\intMem|intMemory~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\intMem|intMemory~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \intMem|intMemory~25 .extended_lut = "off";
defparam \intMem|intMemory~25 .lut_mask = 64'h000000000A0A0A0A;
defparam \intMem|intMemory~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N8
dffeas \intMem|instruction[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [31]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[31] .is_wysiwyg = "true";
defparam \intMem|instruction[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N51
cyclonev_lcell_comb \control|WideOr16~0 (
// Equation(s):
// \control|WideOr16~0_combout  = ( \intMem|instruction [29] & ( \intMem|instruction [31] & ( (\intMem|instruction [27] & (!\intMem|instruction [28] & \intMem|instruction [26])) ) ) ) # ( !\intMem|instruction [29] & ( \intMem|instruction [31] & ( 
// (\intMem|instruction [27] & (!\intMem|instruction [28] & \intMem|instruction [26])) ) ) ) # ( \intMem|instruction [29] & ( !\intMem|instruction [31] & ( ((!\intMem|instruction [26]) # (\intMem|instruction [28])) # (\intMem|instruction [27]) ) ) ) # ( 
// !\intMem|instruction [29] & ( !\intMem|instruction [31] & ( (!\intMem|instruction [27] & ((!\intMem|instruction [26]) # (\intMem|instruction [28]))) # (\intMem|instruction [27] & (!\intMem|instruction [28])) ) ) )

	.dataa(!\intMem|instruction [27]),
	.datab(!\intMem|instruction [28]),
	.datac(!\intMem|instruction [26]),
	.datad(gnd),
	.datae(!\intMem|instruction [29]),
	.dataf(!\intMem|instruction [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr16~0 .extended_lut = "off";
defparam \control|WideOr16~0 .lut_mask = 64'hE6E6F7F704040404;
defparam \control|WideOr16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N42
cyclonev_lcell_comb \control|Selector16~0 (
// Equation(s):
// \control|Selector16~0_combout  = ( !\intMem|instruction [3] & ( \intMem|instruction[2]~DUPLICATE_q  & ( (!\intMem|instruction[4]~DUPLICATE_q  & (((!\intMem|instruction[0]~DUPLICATE_q  & !\intMem|instruction[1]~DUPLICATE_q )) # (\intMem|instruction [5]))) 
// ) ) ) # ( !\intMem|instruction [3] & ( !\intMem|instruction[2]~DUPLICATE_q  & ( (!\intMem|instruction[4]~DUPLICATE_q  & (!\intMem|instruction [5] & ((!\intMem|instruction[0]~DUPLICATE_q ) # (\intMem|instruction[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\intMem|instruction[0]~DUPLICATE_q ),
	.datab(!\intMem|instruction[4]~DUPLICATE_q ),
	.datac(!\intMem|instruction [5]),
	.datad(!\intMem|instruction[1]~DUPLICATE_q ),
	.datae(!\intMem|instruction [3]),
	.dataf(!\intMem|instruction[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector16~0 .extended_lut = "off";
defparam \control|Selector16~0 .lut_mask = 64'h80C000008C0C0000;
defparam \control|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N27
cyclonev_lcell_comb \control|Selector16~1 (
// Equation(s):
// \control|Selector16~1_combout  = ( \control|Selector16~0_combout  & ( (!\intMem|instruction [27] & (!\intMem|instruction [29] $ (((!\intMem|instruction [28]))))) # (\intMem|instruction [27] & ((!\intMem|instruction [29]) # ((!\intMem|instruction [28]) # 
// (\intMem|instruction [26])))) ) ) # ( !\control|Selector16~0_combout  & ( (!\intMem|instruction [29]) # ((!\intMem|instruction [28]) # ((\intMem|instruction [27] & \intMem|instruction [26]))) ) )

	.dataa(!\intMem|instruction [27]),
	.datab(!\intMem|instruction [29]),
	.datac(!\intMem|instruction [26]),
	.datad(!\intMem|instruction [28]),
	.datae(gnd),
	.dataf(!\control|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector16~1 .extended_lut = "off";
defparam \control|Selector16~1 .lut_mask = 64'hFFCDFFCD77CD77CD;
defparam \control|Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N57
cyclonev_lcell_comb \control|aluOp[2] (
// Equation(s):
// \control|aluOp [2] = ( \control|Selector16~1_combout  & ( (\control|aluOp [2]) # (\control|WideOr16~0_combout ) ) ) # ( !\control|Selector16~1_combout  & ( (!\control|WideOr16~0_combout  & \control|aluOp [2]) ) )

	.dataa(!\control|WideOr16~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|aluOp [2]),
	.datae(gnd),
	.dataf(!\control|Selector16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|aluOp [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|aluOp[2] .extended_lut = "off";
defparam \control|aluOp[2] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \control|aluOp[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N20
dffeas \intMem|instruction[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [2]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[2] .is_wysiwyg = "true";
defparam \intMem|instruction[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N49
dffeas \intMem|instruction[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\intMem|intMemory~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [1]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[1] .is_wysiwyg = "true";
defparam \intMem|instruction[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N50
dffeas \intMem|instruction[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [4]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[4] .is_wysiwyg = "true";
defparam \intMem|instruction[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N33
cyclonev_lcell_comb \control|WideOr3~0 (
// Equation(s):
// \control|WideOr3~0_combout  = ( \intMem|instruction [3] & ( (!\intMem|instruction [2] & (\intMem|instruction [1] & !\intMem|instruction [4])) ) ) # ( !\intMem|instruction [3] & ( (\intMem|instruction [2] & !\intMem|instruction [4]) ) )

	.dataa(!\intMem|instruction [2]),
	.datab(gnd),
	.datac(!\intMem|instruction [1]),
	.datad(!\intMem|instruction [4]),
	.datae(gnd),
	.dataf(!\intMem|instruction [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr3~0 .extended_lut = "off";
defparam \control|WideOr3~0 .lut_mask = 64'h550055000A000A00;
defparam \control|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N0
cyclonev_lcell_comb \control|Selector18~0 (
// Equation(s):
// \control|Selector18~0_combout  = ( \intMem|instruction [27] & ( \intMem|instruction [31] & ( (\intMem|instruction [28] & \intMem|instruction [29]) ) ) ) # ( !\intMem|instruction [27] & ( \intMem|instruction [31] & ( (!\intMem|instruction [28] & 
// (\intMem|instruction [5] & (\control|WideOr3~0_combout  & !\intMem|instruction [29]))) # (\intMem|instruction [28] & (((\intMem|instruction [29])))) ) ) ) # ( \intMem|instruction [27] & ( !\intMem|instruction [31] & ( \intMem|instruction [29] ) ) ) # ( 
// !\intMem|instruction [27] & ( !\intMem|instruction [31] & ( (!\intMem|instruction [28] & (\intMem|instruction [5] & (\control|WideOr3~0_combout  & !\intMem|instruction [29]))) # (\intMem|instruction [28] & (((\intMem|instruction [29])))) ) ) )

	.dataa(!\intMem|instruction [28]),
	.datab(!\intMem|instruction [5]),
	.datac(!\control|WideOr3~0_combout ),
	.datad(!\intMem|instruction [29]),
	.datae(!\intMem|instruction [27]),
	.dataf(!\intMem|instruction [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector18~0 .extended_lut = "off";
defparam \control|Selector18~0 .lut_mask = 64'h025500FF02550055;
defparam \control|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N24
cyclonev_lcell_comb \control|aluOp[3] (
// Equation(s):
// \control|aluOp [3] = ( \control|aluOp [3] & ( (!\control|WideOr16~0_combout ) # (\control|Selector18~0_combout ) ) ) # ( !\control|aluOp [3] & ( (\control|WideOr16~0_combout  & \control|Selector18~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|WideOr16~0_combout ),
	.datad(!\control|Selector18~0_combout ),
	.datae(gnd),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|aluOp [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|aluOp[3] .extended_lut = "off";
defparam \control|aluOp[3] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \control|aluOp[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N36
cyclonev_lcell_comb \control|WideOr12~0 (
// Equation(s):
// \control|WideOr12~0_combout  = ( \intMem|instruction [28] & ( (!\intMem|instruction [31] & \intMem|instruction [29]) ) )

	.dataa(!\intMem|instruction [31]),
	.datab(gnd),
	.datac(!\intMem|instruction [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\intMem|instruction [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr12~0 .extended_lut = "off";
defparam \control|WideOr12~0 .lut_mask = 64'h000000000A0A0A0A;
defparam \control|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N3
cyclonev_lcell_comb \control|in1Mux[1] (
// Equation(s):
// \control|in1Mux [1] = ( \control|WideOr16~0_combout  & ( \control|WideOr12~0_combout  ) ) # ( !\control|WideOr16~0_combout  & ( \control|in1Mux [1] ) )

	.dataa(!\control|WideOr12~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\control|WideOr16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|in1Mux [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|in1Mux[1] .extended_lut = "off";
defparam \control|in1Mux[1] .lut_mask = 64'h00FF00FF55555555;
defparam \control|in1Mux[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N30
cyclonev_lcell_comb \control|WideOr14~0 (
// Equation(s):
// \control|WideOr14~0_combout  = ( \intMem|instruction [29] & ( (!\intMem|instruction [28]) # (\intMem|instruction [31]) ) ) # ( !\intMem|instruction [29] & ( (((\intMem|instruction [26] & !\intMem|instruction [28])) # (\intMem|instruction [31])) # 
// (\intMem|instruction [27]) ) )

	.dataa(!\intMem|instruction [26]),
	.datab(!\intMem|instruction [28]),
	.datac(!\intMem|instruction [27]),
	.datad(!\intMem|instruction [31]),
	.datae(gnd),
	.dataf(!\intMem|instruction [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr14~0 .extended_lut = "off";
defparam \control|WideOr14~0 .lut_mask = 64'h4FFF4FFFCCFFCCFF;
defparam \control|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N51
cyclonev_lcell_comb \control|in1Mux[0] (
// Equation(s):
// \control|in1Mux [0] = ( \control|in1Mux [0] & ( (!\control|WideOr16~0_combout ) # (\control|WideOr14~0_combout ) ) ) # ( !\control|in1Mux [0] & ( (\control|WideOr14~0_combout  & \control|WideOr16~0_combout ) ) )

	.dataa(!\control|WideOr14~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|WideOr16~0_combout ),
	.datae(gnd),
	.dataf(!\control|in1Mux [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|in1Mux [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|in1Mux[0] .extended_lut = "off";
defparam \control|in1Mux[0] .lut_mask = 64'h00550055FF55FF55;
defparam \control|in1Mux[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N0
cyclonev_lcell_comb \ulaIn1|Mux32~0 (
// Equation(s):
// \ulaIn1|Mux32~0_combout  = ( \control|in1Mux [0] & ( !\control|in1Mux [1] ) ) # ( !\control|in1Mux [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\control|in1Mux [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux32~0 .extended_lut = "off";
defparam \ulaIn1|Mux32~0 .lut_mask = 64'hFFFFFFFFFF00FF00;
defparam \ulaIn1|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N20
dffeas \intMem|instruction[20]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[20]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N38
dffeas \intMem|instruction[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [0]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[0] .is_wysiwyg = "true";
defparam \intMem|instruction[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N27
cyclonev_lcell_comb \control|Selector12~0 (
// Equation(s):
// \control|Selector12~0_combout  = ( \intMem|instruction [2] & ( (!\intMem|instruction [3] & (!\intMem|instruction [0] $ (((\intMem|instruction [1]) # (\intMem|instruction [5]))))) ) ) # ( !\intMem|instruction [2] & ( (\intMem|instruction [1] & 
// ((!\intMem|instruction [3] & ((!\intMem|instruction [0]))) # (\intMem|instruction [3] & (\intMem|instruction [5] & \intMem|instruction [0])))) ) )

	.dataa(!\intMem|instruction [3]),
	.datab(!\intMem|instruction [5]),
	.datac(!\intMem|instruction [1]),
	.datad(!\intMem|instruction [0]),
	.datae(gnd),
	.dataf(!\intMem|instruction [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector12~0 .extended_lut = "off";
defparam \control|Selector12~0 .lut_mask = 64'h0A010A01802A802A;
defparam \control|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N12
cyclonev_lcell_comb \control|Selector12~1 (
// Equation(s):
// \control|Selector12~1_combout  = ( \control|Selector12~0_combout  & ( \intMem|instruction [29] & ( (\intMem|instruction [26] & (\intMem|instruction [28] & !\intMem|instruction [27])) ) ) ) # ( !\control|Selector12~0_combout  & ( \intMem|instruction [29] & 
// ( (\intMem|instruction [26] & (\intMem|instruction [28] & !\intMem|instruction [27])) ) ) ) # ( \control|Selector12~0_combout  & ( !\intMem|instruction [29] & ( ((!\intMem|instruction [27] & !\intMem|instruction [4])) # (\intMem|instruction [28]) ) ) ) # 
// ( !\control|Selector12~0_combout  & ( !\intMem|instruction [29] & ( \intMem|instruction [28] ) ) )

	.dataa(!\intMem|instruction [26]),
	.datab(!\intMem|instruction [28]),
	.datac(!\intMem|instruction [27]),
	.datad(!\intMem|instruction [4]),
	.datae(!\control|Selector12~0_combout ),
	.dataf(!\intMem|instruction [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector12~1 .extended_lut = "off";
defparam \control|Selector12~1 .lut_mask = 64'h3333F33310101010;
defparam \control|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N12
cyclonev_lcell_comb \control|aluOp[0] (
// Equation(s):
// \control|aluOp [0] = ( \control|Selector12~1_combout  & ( (\control|WideOr16~0_combout ) # (\control|aluOp [0]) ) ) # ( !\control|Selector12~1_combout  & ( (\control|aluOp [0] & !\control|WideOr16~0_combout ) ) )

	.dataa(gnd),
	.datab(!\control|aluOp [0]),
	.datac(!\control|WideOr16~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|Selector12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|aluOp [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|aluOp[0] .extended_lut = "off";
defparam \control|aluOp[0] .lut_mask = 64'h303030303F3F3F3F;
defparam \control|aluOp[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N9
cyclonev_lcell_comb \control|Selector20~0 (
// Equation(s):
// \control|Selector20~0_combout  = ( !\intMem|instruction [28] & ( (!\intMem|instruction [27] & (!\intMem|instruction[4]~DUPLICATE_q  & !\intMem|instruction [29])) ) )

	.dataa(!\intMem|instruction [27]),
	.datab(gnd),
	.datac(!\intMem|instruction[4]~DUPLICATE_q ),
	.datad(!\intMem|instruction [29]),
	.datae(gnd),
	.dataf(!\intMem|instruction [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector20~0 .extended_lut = "off";
defparam \control|Selector20~0 .lut_mask = 64'hA000A00000000000;
defparam \control|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N3
cyclonev_lcell_comb \control|WideOr7~0 (
// Equation(s):
// \control|WideOr7~0_combout  = ( \intMem|instruction [5] & ( \intMem|instruction [1] & ( (!\intMem|instruction[0]~DUPLICATE_q ) # (\intMem|instruction[2]~DUPLICATE_q ) ) ) ) # ( !\intMem|instruction [5] & ( \intMem|instruction [1] & ( 
// (!\intMem|instruction[2]~DUPLICATE_q  & \intMem|instruction[0]~DUPLICATE_q ) ) ) ) # ( \intMem|instruction [5] & ( !\intMem|instruction [1] & ( (!\intMem|instruction[2]~DUPLICATE_q  & !\intMem|instruction[0]~DUPLICATE_q ) ) ) ) # ( !\intMem|instruction 
// [5] & ( !\intMem|instruction [1] & ( (\intMem|instruction[2]~DUPLICATE_q  & !\intMem|instruction[0]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\intMem|instruction[0]~DUPLICATE_q ),
	.datae(!\intMem|instruction [5]),
	.dataf(!\intMem|instruction [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr7~0 .extended_lut = "off";
defparam \control|WideOr7~0 .lut_mask = 64'h3300CC0000CCFF33;
defparam \control|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N24
cyclonev_lcell_comb \control|Selector14~0 (
// Equation(s):
// \control|Selector14~0_combout  = ( \intMem|instruction [31] & ( (!\intMem|instruction [27] & (!\intMem|instruction [29] $ (\intMem|instruction [28]))) ) ) # ( !\intMem|instruction [31] & ( (!\intMem|instruction [27] & (!\intMem|instruction [29] $ 
// (\intMem|instruction [28]))) # (\intMem|instruction [27] & (\intMem|instruction [29] & !\intMem|instruction [28])) ) )

	.dataa(!\intMem|instruction [27]),
	.datab(!\intMem|instruction [29]),
	.datac(!\intMem|instruction [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\intMem|instruction [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector14~0 .extended_lut = "off";
defparam \control|Selector14~0 .lut_mask = 64'h9292929282828282;
defparam \control|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N6
cyclonev_lcell_comb \control|Selector14~1 (
// Equation(s):
// \control|Selector14~1_combout  = ( \control|Selector14~0_combout  & ( (\control|Selector20~0_combout  & (!\intMem|instruction [3] & \control|WideOr7~0_combout )) ) ) # ( !\control|Selector14~0_combout  )

	.dataa(gnd),
	.datab(!\control|Selector20~0_combout ),
	.datac(!\intMem|instruction [3]),
	.datad(!\control|WideOr7~0_combout ),
	.datae(gnd),
	.dataf(!\control|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector14~1 .extended_lut = "off";
defparam \control|Selector14~1 .lut_mask = 64'hFFFFFFFF00300030;
defparam \control|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N33
cyclonev_lcell_comb \control|aluOp[1] (
// Equation(s):
// \control|aluOp [1] = ( \control|aluOp [1] & ( (!\control|WideOr16~0_combout ) # (\control|Selector14~1_combout ) ) ) # ( !\control|aluOp [1] & ( (\control|Selector14~1_combout  & \control|WideOr16~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|Selector14~1_combout ),
	.datad(!\control|WideOr16~0_combout ),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|aluOp [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|aluOp[1] .extended_lut = "off";
defparam \control|aluOp[1] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \control|aluOp[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N48
cyclonev_lcell_comb \ula|Mux28~3 (
// Equation(s):
// \ula|Mux28~3_combout  = ( !\control|aluOp [1] & ( (\control|aluOp [0]) # (\control|aluOp [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [2]),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~3 .extended_lut = "off";
defparam \ula|Mux28~3 .lut_mask = 64'h0FFF0FFF00000000;
defparam \ula|Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N50
dffeas \regmem|regMemory_rtl_0_bypass[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\intMem|intMemory~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N41
dffeas \regmem|regMemory_rtl_0_bypass[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\intMem|instruction [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N47
dffeas \regmem|regMemory_rtl_0_bypass[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\intMem|instruction[18]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N26
dffeas \regmem|regMemory_rtl_0_bypass[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\intMem|intMemory~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N2
dffeas \regmem|regMemory_rtl_0_bypass[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\intMem|intMemory~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N17
dffeas \regmem|regMemory_rtl_0_bypass[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\intMem|instruction[20]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N3
cyclonev_lcell_comb \regmem|regMemory~1025 (
// Equation(s):
// \regmem|regMemory~1025_combout  = ( \regmem|regMemory_rtl_0_bypass [8] & ( \regmem|regMemory_rtl_0_bypass [9] & ( (\regmem|regMemory_rtl_0_bypass [10] & (\regmem|regMemory_rtl_0_bypass [7] & (!\regmem|regMemory_rtl_0_bypass [5] $ 
// (\regmem|regMemory_rtl_0_bypass [6])))) ) ) ) # ( !\regmem|regMemory_rtl_0_bypass [8] & ( \regmem|regMemory_rtl_0_bypass [9] & ( (\regmem|regMemory_rtl_0_bypass [10] & (!\regmem|regMemory_rtl_0_bypass [7] & (!\regmem|regMemory_rtl_0_bypass [5] $ 
// (\regmem|regMemory_rtl_0_bypass [6])))) ) ) ) # ( \regmem|regMemory_rtl_0_bypass [8] & ( !\regmem|regMemory_rtl_0_bypass [9] & ( (!\regmem|regMemory_rtl_0_bypass [10] & (\regmem|regMemory_rtl_0_bypass [7] & (!\regmem|regMemory_rtl_0_bypass [5] $ 
// (\regmem|regMemory_rtl_0_bypass [6])))) ) ) ) # ( !\regmem|regMemory_rtl_0_bypass [8] & ( !\regmem|regMemory_rtl_0_bypass [9] & ( (!\regmem|regMemory_rtl_0_bypass [10] & (!\regmem|regMemory_rtl_0_bypass [7] & (!\regmem|regMemory_rtl_0_bypass [5] $ 
// (\regmem|regMemory_rtl_0_bypass [6])))) ) ) )

	.dataa(!\regmem|regMemory_rtl_0_bypass [10]),
	.datab(!\regmem|regMemory_rtl_0_bypass [7]),
	.datac(!\regmem|regMemory_rtl_0_bypass [5]),
	.datad(!\regmem|regMemory_rtl_0_bypass [6]),
	.datae(!\regmem|regMemory_rtl_0_bypass [8]),
	.dataf(!\regmem|regMemory_rtl_0_bypass [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1025_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1025 .extended_lut = "off";
defparam \regmem|regMemory~1025 .lut_mask = 64'h8008200240041001;
defparam \regmem|regMemory~1025 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N6
cyclonev_lcell_comb \control|Decoder1~0 (
// Equation(s):
// \control|Decoder1~0_combout  = ( \intMem|instruction [26] & ( (\intMem|instruction [27] & (!\intMem|instruction [28] & (\intMem|instruction [31] & !\intMem|instruction [29]))) ) )

	.dataa(!\intMem|instruction [27]),
	.datab(!\intMem|instruction [28]),
	.datac(!\intMem|instruction [31]),
	.datad(!\intMem|instruction [29]),
	.datae(gnd),
	.dataf(!\intMem|instruction [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Decoder1~0 .extended_lut = "off";
defparam \control|Decoder1~0 .lut_mask = 64'h0000000004000400;
defparam \control|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N44
dffeas \regmem|regMemory_rtl_0_bypass[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N56
dffeas \intMem|instruction[16]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[16]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N56
dffeas \regmem|regMemory_rtl_0_bypass[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\intMem|instruction[16]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N8
dffeas \regmem|regMemory_rtl_0_bypass[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\intMem|intMemory~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N12
cyclonev_lcell_comb \control|Selector7~0 (
// Equation(s):
// \control|Selector7~0_combout  = ( \intMem|instruction [3] & ( !\intMem|instruction[2]~DUPLICATE_q  & ( (!\intMem|instruction[0]~DUPLICATE_q  & (!\intMem|instruction[4]~DUPLICATE_q  & (!\intMem|instruction [5] & !\intMem|instruction[1]~DUPLICATE_q ))) ) ) 
// )

	.dataa(!\intMem|instruction[0]~DUPLICATE_q ),
	.datab(!\intMem|instruction[4]~DUPLICATE_q ),
	.datac(!\intMem|instruction [5]),
	.datad(!\intMem|instruction[1]~DUPLICATE_q ),
	.datae(!\intMem|instruction [3]),
	.dataf(!\intMem|instruction[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector7~0 .extended_lut = "off";
defparam \control|Selector7~0 .lut_mask = 64'h0000800000000000;
defparam \control|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N9
cyclonev_lcell_comb \control|Selector7~1 (
// Equation(s):
// \control|Selector7~1_combout  = ( \control|Selector7~0_combout  & ( !\intMem|instruction [29] $ (((!\intMem|instruction [27]) # ((!\intMem|instruction [31]) # (\intMem|instruction [28])))) ) ) # ( !\control|Selector7~0_combout  & ( (!\intMem|instruction 
// [28] & ((!\intMem|instruction [27]) # (!\intMem|instruction [29] $ (!\intMem|instruction [31])))) # (\intMem|instruction [28] & (((\intMem|instruction [29])))) ) )

	.dataa(!\intMem|instruction [27]),
	.datab(!\intMem|instruction [28]),
	.datac(!\intMem|instruction [29]),
	.datad(!\intMem|instruction [31]),
	.datae(gnd),
	.dataf(!\control|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector7~1 .extended_lut = "off";
defparam \control|Selector7~1 .lut_mask = 64'h8FCB8FCB0F4B0F4B;
defparam \control|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N30
cyclonev_lcell_comb \control|regWrite (
// Equation(s):
// \control|regWrite~combout  = ( \control|regWrite~combout  & ( (!\control|WideOr16~0_combout ) # (\control|Selector7~1_combout ) ) ) # ( !\control|regWrite~combout  & ( (\control|Selector7~1_combout  & \control|WideOr16~0_combout ) ) )

	.dataa(gnd),
	.datab(!\control|Selector7~1_combout ),
	.datac(gnd),
	.datad(!\control|WideOr16~0_combout ),
	.datae(gnd),
	.dataf(!\control|regWrite~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|regWrite~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|regWrite .extended_lut = "off";
defparam \control|regWrite .lut_mask = 64'h00330033FF33FF33;
defparam \control|regWrite .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N59
dffeas \regmem|regMemory_rtl_0_bypass[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|regWrite~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N2
dffeas \regmem|regMemory_rtl_0_bypass[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\intMem|instruction [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N14
dffeas \regmem|regMemory_rtl_0_bypass[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\intMem|intMemory~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N9
cyclonev_lcell_comb \regmem|regMemory~1024 (
// Equation(s):
// \regmem|regMemory~1024_combout  = ( \regmem|regMemory_rtl_0_bypass [2] & ( (\regmem|regMemory_rtl_0_bypass [1] & (\regmem|regMemory_rtl_0_bypass [0] & (!\regmem|regMemory_rtl_0_bypass [4] $ (\regmem|regMemory_rtl_0_bypass [3])))) ) ) # ( 
// !\regmem|regMemory_rtl_0_bypass [2] & ( (!\regmem|regMemory_rtl_0_bypass [1] & (\regmem|regMemory_rtl_0_bypass [0] & (!\regmem|regMemory_rtl_0_bypass [4] $ (\regmem|regMemory_rtl_0_bypass [3])))) ) )

	.dataa(!\regmem|regMemory_rtl_0_bypass [1]),
	.datab(!\regmem|regMemory_rtl_0_bypass [4]),
	.datac(!\regmem|regMemory_rtl_0_bypass [0]),
	.datad(!\regmem|regMemory_rtl_0_bypass [3]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0_bypass [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1024_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1024 .extended_lut = "off";
defparam \regmem|regMemory~1024 .lut_mask = 64'h0802080204010401;
defparam \regmem|regMemory~1024 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N24
cyclonev_lcell_comb \regmem|regMemory~2083 (
// Equation(s):
// \regmem|regMemory~2083_combout  = ( \control|regWrite~combout  & ( \intMem|instruction[16]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\intMem|instruction[16]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\control|regWrite~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2083_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2083 .extended_lut = "off";
defparam \regmem|regMemory~2083 .lut_mask = 64'h0000000000FF00FF;
defparam \regmem|regMemory~2083 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N21
cyclonev_lcell_comb \regmem|regMemory~2085 (
// Equation(s):
// \regmem|regMemory~2085_combout  = ( \regmem|regMemory~2083_combout  & ( \intMem|instruction [17] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\intMem|instruction [17]),
	.datae(gnd),
	.dataf(!\regmem|regMemory~2083_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2085_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2085 .extended_lut = "off";
defparam \regmem|regMemory~2085 .lut_mask = 64'h0000000000FF00FF;
defparam \regmem|regMemory~2085 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N33
cyclonev_lcell_comb \regmem|regMemory~2086 (
// Equation(s):
// \regmem|regMemory~2086_combout  = ( !\intMem|instruction [19] & ( \regmem|regMemory~2085_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regmem|regMemory~2085_combout ),
	.datae(gnd),
	.dataf(!\intMem|instruction [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2086_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2086 .extended_lut = "off";
defparam \regmem|regMemory~2086 .lut_mask = 64'h00FF00FF00000000;
defparam \regmem|regMemory~2086 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N36
cyclonev_lcell_comb \regmem|regMemory~2087 (
// Equation(s):
// \regmem|regMemory~2087_combout  = ( \regmem|regMemory~2086_combout  & ( !\intMem|instruction [20] & ( \intMem|instruction[18]~DUPLICATE_q  ) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regmem|regMemory~2086_combout ),
	.dataf(!\intMem|instruction [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2087_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2087 .extended_lut = "off";
defparam \regmem|regMemory~2087 .lut_mask = 64'h0000555500000000;
defparam \regmem|regMemory~2087 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y9_N19
dffeas \regmem|regMemory~224 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~224 .is_wysiwyg = "true";
defparam \regmem|regMemory~224 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N30
cyclonev_lcell_comb \regmem|regMemory~192feeder (
// Equation(s):
// \regmem|regMemory~192feeder_combout  = ( \ula|Mux31~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux31~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~192feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~192feeder .extended_lut = "off";
defparam \regmem|regMemory~192feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~192feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N26
dffeas \intMem|instruction[17]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[17]~DUPLICATE .is_wysiwyg = "true";
defparam \intMem|instruction[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N51
cyclonev_lcell_comb \regmem|regMemory~2088 (
// Equation(s):
// \regmem|regMemory~2088_combout  = ( !\intMem|instruction[16]~DUPLICATE_q  & ( \control|regWrite~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|regWrite~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2088_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2088 .extended_lut = "off";
defparam \regmem|regMemory~2088 .lut_mask = 64'h0F0F0F0F00000000;
defparam \regmem|regMemory~2088 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N42
cyclonev_lcell_comb \regmem|regMemory~2090 (
// Equation(s):
// \regmem|regMemory~2090_combout  = ( \intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory~2088_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~2088_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2090_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2090 .extended_lut = "off";
defparam \regmem|regMemory~2090 .lut_mask = 64'h000000000000FFFF;
defparam \regmem|regMemory~2090 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N27
cyclonev_lcell_comb \regmem|regMemory~2091 (
// Equation(s):
// \regmem|regMemory~2091_combout  = ( \regmem|regMemory~2090_combout  & ( !\intMem|instruction [19] ) )

	.dataa(!\intMem|instruction [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|regMemory~2090_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2091_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2091 .extended_lut = "off";
defparam \regmem|regMemory~2091 .lut_mask = 64'h00000000AAAAAAAA;
defparam \regmem|regMemory~2091 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y1_N12
cyclonev_lcell_comb \regmem|regMemory~2092 (
// Equation(s):
// \regmem|regMemory~2092_combout  = ( \intMem|instruction[18]~DUPLICATE_q  & ( \regmem|regMemory~2091_combout  & ( !\intMem|instruction [20] ) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\intMem|instruction[18]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~2091_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2092_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2092 .extended_lut = "off";
defparam \regmem|regMemory~2092 .lut_mask = 64'h000000000000CCCC;
defparam \regmem|regMemory~2092 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y9_N31
dffeas \regmem|regMemory~192 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~192feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~192 .is_wysiwyg = "true";
defparam \regmem|regMemory~192 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N18
cyclonev_lcell_comb \regmem|regMemory~160feeder (
// Equation(s):
// \regmem|regMemory~160feeder_combout  = ( \ula|Mux31~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux31~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~160feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~160feeder .extended_lut = "off";
defparam \regmem|regMemory~160feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~160feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N30
cyclonev_lcell_comb \regmem|regMemory~2084 (
// Equation(s):
// \regmem|regMemory~2084_combout  = ( \regmem|regMemory~2083_combout  & ( (\intMem|instruction[18]~DUPLICATE_q  & (!\intMem|instruction [19] & (!\intMem|instruction [20] & !\intMem|instruction [17]))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\intMem|instruction [19]),
	.datac(!\intMem|instruction [20]),
	.datad(!\intMem|instruction [17]),
	.datae(gnd),
	.dataf(!\regmem|regMemory~2083_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2084_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2084 .extended_lut = "off";
defparam \regmem|regMemory~2084 .lut_mask = 64'h0000000040004000;
defparam \regmem|regMemory~2084 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y9_N20
dffeas \regmem|regMemory~160 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~160feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~160 .is_wysiwyg = "true";
defparam \regmem|regMemory~160 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N42
cyclonev_lcell_comb \regmem|regMemory~2106 (
// Equation(s):
// \regmem|regMemory~2106_combout  = ( \regmem|regMemory~2086_combout  & ( !\intMem|instruction [20] & ( !\intMem|instruction[18]~DUPLICATE_q  ) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regmem|regMemory~2086_combout ),
	.dataf(!\intMem|instruction [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2106 .extended_lut = "off";
defparam \regmem|regMemory~2106 .lut_mask = 64'h0000AAAA00000000;
defparam \regmem|regMemory~2106 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N14
dffeas \regmem|regMemory~96 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~96 .is_wysiwyg = "true";
defparam \regmem|regMemory~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N18
cyclonev_lcell_comb \regmem|regMemory~64feeder (
// Equation(s):
// \regmem|regMemory~64feeder_combout  = ( \ula|Mux31~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux31~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~64feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~64feeder .extended_lut = "off";
defparam \regmem|regMemory~64feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~64feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N39
cyclonev_lcell_comb \regmem|regMemory~2108 (
// Equation(s):
// \regmem|regMemory~2108_combout  = ( \regmem|regMemory~2091_combout  & ( (!\intMem|instruction[18]~DUPLICATE_q  & !\intMem|instruction [20]) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\intMem|instruction [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|regMemory~2091_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2108 .extended_lut = "off";
defparam \regmem|regMemory~2108 .lut_mask = 64'h0000000088888888;
defparam \regmem|regMemory~2108 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N20
dffeas \regmem|regMemory~64 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~64feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~64 .is_wysiwyg = "true";
defparam \regmem|regMemory~64 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N0
cyclonev_lcell_comb \regmem|regMemory~2105 (
// Equation(s):
// \regmem|regMemory~2105_combout  = ( !\intMem|instruction [17] & ( \regmem|regMemory~2083_combout  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (!\intMem|instruction[20]~DUPLICATE_q  & !\intMem|instruction [19])) ) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\intMem|instruction[20]~DUPLICATE_q ),
	.datac(!\intMem|instruction [19]),
	.datad(gnd),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~2083_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2105 .extended_lut = "off";
defparam \regmem|regMemory~2105 .lut_mask = 64'h0000000080800000;
defparam \regmem|regMemory~2105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N37
dffeas \regmem|regMemory~32 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~32 .is_wysiwyg = "true";
defparam \regmem|regMemory~32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N33
cyclonev_lcell_comb \regmem|regMemory~2107 (
// Equation(s):
// \regmem|regMemory~2107_combout  = ( !\intMem|instruction [20] & ( \regmem|regMemory~2088_combout  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (!\intMem|instruction[17]~DUPLICATE_q  & !\intMem|instruction [19])) ) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\intMem|instruction[17]~DUPLICATE_q ),
	.datad(!\intMem|instruction [19]),
	.datae(!\intMem|instruction [20]),
	.dataf(!\regmem|regMemory~2088_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2107 .extended_lut = "off";
defparam \regmem|regMemory~2107 .lut_mask = 64'h00000000A0000000;
defparam \regmem|regMemory~2107 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N8
dffeas \regmem|regMemory~0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~0 .is_wysiwyg = "true";
defparam \regmem|regMemory~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N12
cyclonev_lcell_comb \regmem|regMemory~1827 (
// Equation(s):
// \regmem|regMemory~1827_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~0_q  & ((!\intMem|instruction[18]~DUPLICATE_q )))))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// ((((\intMem|instruction[18]~DUPLICATE_q ) # (\regmem|regMemory~32_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~64_q  & ((!\intMem|instruction[18]~DUPLICATE_q )))))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & ((((\intMem|instruction[18]~DUPLICATE_q ))) # (\regmem|regMemory~96_q ))) ) )

	.dataa(!\intMem|instruction[16]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~96_q ),
	.datac(!\regmem|regMemory~64_q ),
	.datad(!\regmem|regMemory~32_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1827_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1827 .extended_lut = "on";
defparam \regmem|regMemory~1827 .lut_mask = 64'h0A5F1B1B55555555;
defparam \regmem|regMemory~1827 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N48
cyclonev_lcell_comb \regmem|regMemory~128feeder (
// Equation(s):
// \regmem|regMemory~128feeder_combout  = ( \ula|Mux31~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux31~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~128feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~128feeder .extended_lut = "off";
defparam \regmem|regMemory~128feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~128feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N24
cyclonev_lcell_comb \regmem|regMemory~2089 (
// Equation(s):
// \regmem|regMemory~2089_combout  = ( \regmem|regMemory~2088_combout  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( (\intMem|instruction[18]~DUPLICATE_q  & (!\intMem|instruction [20] & !\intMem|instruction [19])) ) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\intMem|instruction [20]),
	.datad(!\intMem|instruction [19]),
	.datae(!\regmem|regMemory~2088_combout ),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2089_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2089 .extended_lut = "off";
defparam \regmem|regMemory~2089 .lut_mask = 64'h0000500000000000;
defparam \regmem|regMemory~2089 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y9_N50
dffeas \regmem|regMemory~128 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~128feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~128 .is_wysiwyg = "true";
defparam \regmem|regMemory~128 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N18
cyclonev_lcell_comb \regmem|regMemory~1298 (
// Equation(s):
// \regmem|regMemory~1298_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1827_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1827_combout  & 
// (\regmem|regMemory~128_q )) # (\regmem|regMemory~1827_combout  & ((\regmem|regMemory~160_q )))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1827_combout ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1827_combout  & ((\regmem|regMemory~192_q ))) # (\regmem|regMemory~1827_combout  & (\regmem|regMemory~224_q ))))) ) )

	.dataa(!\regmem|regMemory~224_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~192_q ),
	.datad(!\regmem|regMemory~160_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1827_combout ),
	.datag(!\regmem|regMemory~128_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1298 .extended_lut = "on";
defparam \regmem|regMemory~1298 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regmem|regMemory~1298 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N15
cyclonev_lcell_comb \regmem|regMemory~2093 (
// Equation(s):
// \regmem|regMemory~2093_combout  = ( \regmem|regMemory~2083_combout  & ( (\intMem|instruction[18]~DUPLICATE_q  & (!\intMem|instruction [20] & (\intMem|instruction [19] & !\intMem|instruction [17]))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\intMem|instruction [20]),
	.datac(!\intMem|instruction [19]),
	.datad(!\intMem|instruction [17]),
	.datae(gnd),
	.dataf(!\regmem|regMemory~2083_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2093_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2093 .extended_lut = "off";
defparam \regmem|regMemory~2093 .lut_mask = 64'h0000000004000400;
defparam \regmem|regMemory~2093 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N5
dffeas \regmem|regMemory~416 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~416 .is_wysiwyg = "true";
defparam \regmem|regMemory~416 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N39
cyclonev_lcell_comb \regmem|regMemory~2094 (
// Equation(s):
// \regmem|regMemory~2094_combout  = (\intMem|instruction[18]~DUPLICATE_q  & (\intMem|instruction [19] & (!\intMem|instruction [20] & \regmem|regMemory~2085_combout )))

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\intMem|instruction [19]),
	.datac(!\intMem|instruction [20]),
	.datad(!\regmem|regMemory~2085_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2094_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2094 .extended_lut = "off";
defparam \regmem|regMemory~2094 .lut_mask = 64'h0010001000100010;
defparam \regmem|regMemory~2094 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N31
dffeas \regmem|regMemory~480 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~480 .is_wysiwyg = "true";
defparam \regmem|regMemory~480 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N36
cyclonev_lcell_comb \regmem|regMemory~2096 (
// Equation(s):
// \regmem|regMemory~2096_combout  = ( \regmem|regMemory~2090_combout  & ( (\intMem|instruction[18]~DUPLICATE_q  & (!\intMem|instruction [20] & \intMem|instruction [19])) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\intMem|instruction [20]),
	.datac(!\intMem|instruction [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|regMemory~2090_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2096_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2096 .extended_lut = "off";
defparam \regmem|regMemory~2096 .lut_mask = 64'h0000000004040404;
defparam \regmem|regMemory~2096 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N52
dffeas \regmem|regMemory~448 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~448 .is_wysiwyg = "true";
defparam \regmem|regMemory~448 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N13
dffeas \intMem|instruction[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [18]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[18] .is_wysiwyg = "true";
defparam \intMem|instruction[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N6
cyclonev_lcell_comb \regmem|regMemory~2109 (
// Equation(s):
// \regmem|regMemory~2109_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( \regmem|regMemory~2083_combout  & ( (!\intMem|instruction [18] & (\intMem|instruction [19] & !\intMem|instruction [20])) ) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction [18]),
	.datac(!\intMem|instruction [19]),
	.datad(!\intMem|instruction [20]),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~2083_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2109 .extended_lut = "off";
defparam \regmem|regMemory~2109 .lut_mask = 64'h000000000C000000;
defparam \regmem|regMemory~2109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N43
dffeas \regmem|regMemory~288 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~288 .is_wysiwyg = "true";
defparam \regmem|regMemory~288 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N36
cyclonev_lcell_comb \regmem|regMemory~2110 (
// Equation(s):
// \regmem|regMemory~2110_combout  = ( !\intMem|instruction [20] & ( (!\intMem|instruction[18]~DUPLICATE_q  & (\intMem|instruction [19] & \regmem|regMemory~2085_combout )) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\intMem|instruction [19]),
	.datac(gnd),
	.datad(!\regmem|regMemory~2085_combout ),
	.datae(gnd),
	.dataf(!\intMem|instruction [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2110 .extended_lut = "off";
defparam \regmem|regMemory~2110 .lut_mask = 64'h0022002200000000;
defparam \regmem|regMemory~2110 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N44
dffeas \regmem|regMemory~352 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~352 .is_wysiwyg = "true";
defparam \regmem|regMemory~352 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N36
cyclonev_lcell_comb \regmem|regMemory~320feeder (
// Equation(s):
// \regmem|regMemory~320feeder_combout  = ( \ula|Mux31~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux31~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~320feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~320feeder .extended_lut = "off";
defparam \regmem|regMemory~320feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~320feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N3
cyclonev_lcell_comb \regmem|regMemory~2112 (
// Equation(s):
// \regmem|regMemory~2112_combout  = ( \intMem|instruction [19] & ( (!\intMem|instruction[18]~DUPLICATE_q  & (!\intMem|instruction [20] & \regmem|regMemory~2090_combout )) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\intMem|instruction [20]),
	.datac(!\regmem|regMemory~2090_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\intMem|instruction [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2112 .extended_lut = "off";
defparam \regmem|regMemory~2112 .lut_mask = 64'h0000000008080808;
defparam \regmem|regMemory~2112 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N38
dffeas \regmem|regMemory~320 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~320feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~320 .is_wysiwyg = "true";
defparam \regmem|regMemory~320 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N21
cyclonev_lcell_comb \regmem|regMemory~256feeder (
// Equation(s):
// \regmem|regMemory~256feeder_combout  = ( \ula|Mux31~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux31~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~256feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~256feeder .extended_lut = "off";
defparam \regmem|regMemory~256feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~256feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N12
cyclonev_lcell_comb \regmem|regMemory~2111 (
// Equation(s):
// \regmem|regMemory~2111_combout  = ( \regmem|regMemory~2088_combout  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (!\intMem|instruction [20] & (\intMem|instruction [19] & !\intMem|instruction[17]~DUPLICATE_q ))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\intMem|instruction [20]),
	.datac(!\intMem|instruction [19]),
	.datad(!\intMem|instruction[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regmem|regMemory~2088_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2111 .extended_lut = "off";
defparam \regmem|regMemory~2111 .lut_mask = 64'h0000000008000800;
defparam \regmem|regMemory~2111 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N23
dffeas \regmem|regMemory~256 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~256feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~256 .is_wysiwyg = "true";
defparam \regmem|regMemory~256 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N42
cyclonev_lcell_comb \regmem|regMemory~1831 (
// Equation(s):
// \regmem|regMemory~1831_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~256_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory~288_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & 
// ((\regmem|regMemory~320_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~352_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~288_q ),
	.datab(!\regmem|regMemory~352_q ),
	.datac(!\regmem|regMemory~320_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~256_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1831_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1831 .extended_lut = "on";
defparam \regmem|regMemory~1831 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~1831 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N6
cyclonev_lcell_comb \regmem|regMemory~2095 (
// Equation(s):
// \regmem|regMemory~2095_combout  = ( !\intMem|instruction [20] & ( \regmem|regMemory~2088_combout  & ( (\intMem|instruction [19] & (!\intMem|instruction[17]~DUPLICATE_q  & \intMem|instruction[18]~DUPLICATE_q )) ) ) )

	.dataa(!\intMem|instruction [19]),
	.datab(!\intMem|instruction[17]~DUPLICATE_q ),
	.datac(!\intMem|instruction[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\intMem|instruction [20]),
	.dataf(!\regmem|regMemory~2088_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2095_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2095 .extended_lut = "off";
defparam \regmem|regMemory~2095 .lut_mask = 64'h0000000004040000;
defparam \regmem|regMemory~2095 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N1
dffeas \regmem|regMemory~384 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~384 .is_wysiwyg = "true";
defparam \regmem|regMemory~384 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N15
cyclonev_lcell_comb \regmem|regMemory~1302 (
// Equation(s):
// \regmem|regMemory~1302_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1831_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1831_combout  & ((\regmem|regMemory~384_q ))) 
// # (\regmem|regMemory~1831_combout  & (\regmem|regMemory~416_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1831_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1831_combout  & ((\regmem|regMemory~448_q ))) # (\regmem|regMemory~1831_combout  & (\regmem|regMemory~480_q ))))) ) )

	.dataa(!\regmem|regMemory~416_q ),
	.datab(!\regmem|regMemory~480_q ),
	.datac(!\regmem|regMemory~448_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1831_combout ),
	.datag(!\regmem|regMemory~384_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1302 .extended_lut = "on";
defparam \regmem|regMemory~1302 .lut_mask = 64'h000F000FFF55FF33;
defparam \regmem|regMemory~1302 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N9
cyclonev_lcell_comb \regmem|regMemory~2098 (
// Equation(s):
// \regmem|regMemory~2098_combout  = ( \intMem|instruction [20] & ( \regmem|regMemory~2086_combout  & ( \intMem|instruction[18]~DUPLICATE_q  ) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\intMem|instruction [20]),
	.dataf(!\regmem|regMemory~2086_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2098_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2098 .extended_lut = "off";
defparam \regmem|regMemory~2098 .lut_mask = 64'h0000000000005555;
defparam \regmem|regMemory~2098 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N20
dffeas \regmem|regMemory~736 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~736 .is_wysiwyg = "true";
defparam \regmem|regMemory~736 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N12
cyclonev_lcell_comb \regmem|regMemory~2097 (
// Equation(s):
// \regmem|regMemory~2097_combout  = ( \regmem|regMemory~2083_combout  & ( (\intMem|instruction[18]~DUPLICATE_q  & (\intMem|instruction [20] & (!\intMem|instruction [19] & !\intMem|instruction [17]))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\intMem|instruction [20]),
	.datac(!\intMem|instruction [19]),
	.datad(!\intMem|instruction [17]),
	.datae(gnd),
	.dataf(!\regmem|regMemory~2083_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2097_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2097 .extended_lut = "off";
defparam \regmem|regMemory~2097 .lut_mask = 64'h0000000010001000;
defparam \regmem|regMemory~2097 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N44
dffeas \regmem|regMemory~672 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~672 .is_wysiwyg = "true";
defparam \regmem|regMemory~672 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y1_N33
cyclonev_lcell_comb \regmem|regMemory~2100 (
// Equation(s):
// \regmem|regMemory~2100_combout  = ( \intMem|instruction[18]~DUPLICATE_q  & ( \regmem|regMemory~2091_combout  & ( \intMem|instruction [20] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\intMem|instruction [20]),
	.datad(gnd),
	.datae(!\intMem|instruction[18]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~2091_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2100 .extended_lut = "off";
defparam \regmem|regMemory~2100 .lut_mask = 64'h0000000000000F0F;
defparam \regmem|regMemory~2100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N35
dffeas \regmem|regMemory~704 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~704 .is_wysiwyg = "true";
defparam \regmem|regMemory~704 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N45
cyclonev_lcell_comb \regmem|regMemory~544feeder (
// Equation(s):
// \regmem|regMemory~544feeder_combout  = \ula|Mux31~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux31~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~544feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~544feeder .extended_lut = "off";
defparam \regmem|regMemory~544feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory~544feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N21
cyclonev_lcell_comb \regmem|regMemory~2113 (
// Equation(s):
// \regmem|regMemory~2113_combout  = ( \intMem|instruction[20]~DUPLICATE_q  & ( (!\intMem|instruction [17] & (!\intMem|instruction [19] & (\regmem|regMemory~2083_combout  & !\intMem|instruction[18]~DUPLICATE_q ))) ) )

	.dataa(!\intMem|instruction [17]),
	.datab(!\intMem|instruction [19]),
	.datac(!\regmem|regMemory~2083_combout ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[20]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2113 .extended_lut = "off";
defparam \regmem|regMemory~2113 .lut_mask = 64'h0000080000000800;
defparam \regmem|regMemory~2113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N47
dffeas \regmem|regMemory~544 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~544feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~544 .is_wysiwyg = "true";
defparam \regmem|regMemory~544 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N15
cyclonev_lcell_comb \regmem|regMemory~2116 (
// Equation(s):
// \regmem|regMemory~2116_combout  = ( \regmem|regMemory~2091_combout  & ( (!\intMem|instruction[18]~DUPLICATE_q  & \intMem|instruction [20]) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\intMem|instruction [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|regMemory~2091_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2116 .extended_lut = "off";
defparam \regmem|regMemory~2116 .lut_mask = 64'h0000000022222222;
defparam \regmem|regMemory~2116 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N16
dffeas \regmem|regMemory~576 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~576 .is_wysiwyg = "true";
defparam \regmem|regMemory~576 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N42
cyclonev_lcell_comb \regmem|regMemory~2114 (
// Equation(s):
// \regmem|regMemory~2114_combout  = ( \intMem|instruction [20] & ( \regmem|regMemory~2086_combout  & ( !\intMem|instruction[18]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\intMem|instruction[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\intMem|instruction [20]),
	.dataf(!\regmem|regMemory~2086_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2114 .extended_lut = "off";
defparam \regmem|regMemory~2114 .lut_mask = 64'h000000000000F0F0;
defparam \regmem|regMemory~2114 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N44
dffeas \regmem|regMemory~608 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~608 .is_wysiwyg = "true";
defparam \regmem|regMemory~608 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N21
cyclonev_lcell_comb \regmem|regMemory~2115 (
// Equation(s):
// \regmem|regMemory~2115_combout  = ( \intMem|instruction [20] & ( \regmem|regMemory~2088_combout  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (!\intMem|instruction[17]~DUPLICATE_q  & !\intMem|instruction [19])) ) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\intMem|instruction[17]~DUPLICATE_q ),
	.datad(!\intMem|instruction [19]),
	.datae(!\intMem|instruction [20]),
	.dataf(!\regmem|regMemory~2088_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2115 .extended_lut = "off";
defparam \regmem|regMemory~2115 .lut_mask = 64'h000000000000A000;
defparam \regmem|regMemory~2115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N11
dffeas \regmem|regMemory~512 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~512 .is_wysiwyg = "true";
defparam \regmem|regMemory~512 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N42
cyclonev_lcell_comb \regmem|regMemory~1835 (
// Equation(s):
// \regmem|regMemory~1835_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~512_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~544_q ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~576_q )) # 
// (\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~608_q )))))) # (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~544_q ),
	.datac(!\regmem|regMemory~576_q ),
	.datad(!\regmem|regMemory~608_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~512_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1835_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1835 .extended_lut = "on";
defparam \regmem|regMemory~1835 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regmem|regMemory~1835 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N33
cyclonev_lcell_comb \regmem|regMemory~2099 (
// Equation(s):
// \regmem|regMemory~2099_combout  = ( \regmem|regMemory~2088_combout  & ( !\intMem|instruction[17]~DUPLICATE_q  & ( (\intMem|instruction[18]~DUPLICATE_q  & (!\intMem|instruction [19] & \intMem|instruction [20])) ) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\intMem|instruction [19]),
	.datac(gnd),
	.datad(!\intMem|instruction [20]),
	.datae(!\regmem|regMemory~2088_combout ),
	.dataf(!\intMem|instruction[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2099_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2099 .extended_lut = "off";
defparam \regmem|regMemory~2099 .lut_mask = 64'h0000004400000000;
defparam \regmem|regMemory~2099 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N38
dffeas \regmem|regMemory~640 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~640 .is_wysiwyg = "true";
defparam \regmem|regMemory~640 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N18
cyclonev_lcell_comb \regmem|regMemory~1306 (
// Equation(s):
// \regmem|regMemory~1306_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1835_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1835_combout  & ((\regmem|regMemory~640_q ))) 
// # (\regmem|regMemory~1835_combout  & (\regmem|regMemory~672_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1835_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1835_combout  & ((\regmem|regMemory~704_q ))) # (\regmem|regMemory~1835_combout  & (\regmem|regMemory~736_q ))))) ) )

	.dataa(!\regmem|regMemory~736_q ),
	.datab(!\regmem|regMemory~672_q ),
	.datac(!\regmem|regMemory~704_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1835_combout ),
	.datag(!\regmem|regMemory~640_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1306 .extended_lut = "on";
defparam \regmem|regMemory~1306 .lut_mask = 64'h000F000FFF33FF55;
defparam \regmem|regMemory~1306 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N57
cyclonev_lcell_comb \regmem|regMemory~2102 (
// Equation(s):
// \regmem|regMemory~2102_combout  = ( \intMem|instruction[18]~DUPLICATE_q  & ( (\intMem|instruction [20] & (\intMem|instruction [19] & \regmem|regMemory~2085_combout )) ) )

	.dataa(!\intMem|instruction [20]),
	.datab(gnd),
	.datac(!\intMem|instruction [19]),
	.datad(!\regmem|regMemory~2085_combout ),
	.datae(gnd),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2102 .extended_lut = "off";
defparam \regmem|regMemory~2102 .lut_mask = 64'h0000000000050005;
defparam \regmem|regMemory~2102 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N50
dffeas \regmem|regMemory~992 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~992 .is_wysiwyg = "true";
defparam \regmem|regMemory~992 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N24
cyclonev_lcell_comb \regmem|regMemory~2101 (
// Equation(s):
// \regmem|regMemory~2101_combout  = ( \intMem|instruction [19] & ( (!\intMem|instruction [17] & (\intMem|instruction[18]~DUPLICATE_q  & (\intMem|instruction[20]~DUPLICATE_q  & \regmem|regMemory~2083_combout ))) ) )

	.dataa(!\intMem|instruction [17]),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\intMem|instruction[20]~DUPLICATE_q ),
	.datad(!\regmem|regMemory~2083_combout ),
	.datae(gnd),
	.dataf(!\intMem|instruction [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2101 .extended_lut = "off";
defparam \regmem|regMemory~2101 .lut_mask = 64'h0000000000020002;
defparam \regmem|regMemory~2101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N52
dffeas \regmem|regMemory~928 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~928 .is_wysiwyg = "true";
defparam \regmem|regMemory~928 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N51
cyclonev_lcell_comb \regmem|regMemory~960feeder (
// Equation(s):
// \regmem|regMemory~960feeder_combout  = \ula|Mux31~2_combout 

	.dataa(!\ula|Mux31~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~960feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~960feeder .extended_lut = "off";
defparam \regmem|regMemory~960feeder .lut_mask = 64'h5555555555555555;
defparam \regmem|regMemory~960feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N0
cyclonev_lcell_comb \regmem|regMemory~2104 (
// Equation(s):
// \regmem|regMemory~2104_combout  = ( \regmem|regMemory~2090_combout  & ( (\intMem|instruction[18]~DUPLICATE_q  & (\intMem|instruction [20] & \intMem|instruction [19])) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\intMem|instruction [20]),
	.datac(!\intMem|instruction [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|regMemory~2090_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2104 .extended_lut = "off";
defparam \regmem|regMemory~2104 .lut_mask = 64'h0000000001010101;
defparam \regmem|regMemory~2104 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N52
dffeas \regmem|regMemory~960 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~960feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~960 .is_wysiwyg = "true";
defparam \regmem|regMemory~960 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N27
cyclonev_lcell_comb \regmem|regMemory~2117 (
// Equation(s):
// \regmem|regMemory~2117_combout  = ( \regmem|regMemory~2083_combout  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (\intMem|instruction [19] & (!\intMem|instruction [17] & \intMem|instruction [20]))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\intMem|instruction [19]),
	.datac(!\intMem|instruction [17]),
	.datad(!\intMem|instruction [20]),
	.datae(gnd),
	.dataf(!\regmem|regMemory~2083_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2117 .extended_lut = "off";
defparam \regmem|regMemory~2117 .lut_mask = 64'h0000000000200020;
defparam \regmem|regMemory~2117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N58
dffeas \regmem|regMemory~800 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~800 .is_wysiwyg = "true";
defparam \regmem|regMemory~800 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N24
cyclonev_lcell_comb \regmem|regMemory~2120 (
// Equation(s):
// \regmem|regMemory~2120_combout  = ( \regmem|regMemory~2090_combout  & ( (\intMem|instruction [19] & (!\intMem|instruction[18]~DUPLICATE_q  & \intMem|instruction [20])) ) )

	.dataa(!\intMem|instruction [19]),
	.datab(gnd),
	.datac(!\intMem|instruction[18]~DUPLICATE_q ),
	.datad(!\intMem|instruction [20]),
	.datae(gnd),
	.dataf(!\regmem|regMemory~2090_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2120 .extended_lut = "off";
defparam \regmem|regMemory~2120 .lut_mask = 64'h0000000000500050;
defparam \regmem|regMemory~2120 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N34
dffeas \regmem|regMemory~832 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~832 .is_wysiwyg = "true";
defparam \regmem|regMemory~832 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N18
cyclonev_lcell_comb \regmem|regMemory~2118 (
// Equation(s):
// \regmem|regMemory~2118_combout  = ( \intMem|instruction [20] & ( (\regmem|regMemory~2085_combout  & (\intMem|instruction [19] & !\intMem|instruction[18]~DUPLICATE_q )) ) )

	.dataa(!\regmem|regMemory~2085_combout ),
	.datab(!\intMem|instruction [19]),
	.datac(!\intMem|instruction[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\intMem|instruction [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2118 .extended_lut = "off";
defparam \regmem|regMemory~2118 .lut_mask = 64'h0000000010101010;
defparam \regmem|regMemory~2118 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N25
dffeas \regmem|regMemory~864 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~864 .is_wysiwyg = "true";
defparam \regmem|regMemory~864 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N48
cyclonev_lcell_comb \regmem|regMemory~2119 (
// Equation(s):
// \regmem|regMemory~2119_combout  = ( \regmem|regMemory~2088_combout  & ( (\intMem|instruction [19] & (!\intMem|instruction[17]~DUPLICATE_q  & (!\intMem|instruction[18]~DUPLICATE_q  & \intMem|instruction [20]))) ) )

	.dataa(!\intMem|instruction [19]),
	.datab(!\intMem|instruction[17]~DUPLICATE_q ),
	.datac(!\intMem|instruction[18]~DUPLICATE_q ),
	.datad(!\intMem|instruction [20]),
	.datae(gnd),
	.dataf(!\regmem|regMemory~2088_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2119 .extended_lut = "off";
defparam \regmem|regMemory~2119 .lut_mask = 64'h0000000000400040;
defparam \regmem|regMemory~2119 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N23
dffeas \regmem|regMemory~768 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~768 .is_wysiwyg = "true";
defparam \regmem|regMemory~768 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N24
cyclonev_lcell_comb \regmem|regMemory~1839 (
// Equation(s):
// \regmem|regMemory~1839_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~768_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory~800_q ))))) # (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory~832_q )) # (\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~864_q )))))) # (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~800_q ),
	.datac(!\regmem|regMemory~832_q ),
	.datad(!\regmem|regMemory~864_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~768_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1839_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1839 .extended_lut = "on";
defparam \regmem|regMemory~1839 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regmem|regMemory~1839 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N6
cyclonev_lcell_comb \regmem|regMemory~896feeder (
// Equation(s):
// \regmem|regMemory~896feeder_combout  = ( \ula|Mux31~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux31~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~896feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~896feeder .extended_lut = "off";
defparam \regmem|regMemory~896feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~896feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N54
cyclonev_lcell_comb \regmem|regMemory~2103 (
// Equation(s):
// \regmem|regMemory~2103_combout  = ( \intMem|instruction [20] & ( \regmem|regMemory~2088_combout  & ( (\intMem|instruction [19] & (!\intMem|instruction[17]~DUPLICATE_q  & \intMem|instruction[18]~DUPLICATE_q )) ) ) )

	.dataa(!\intMem|instruction [19]),
	.datab(!\intMem|instruction[17]~DUPLICATE_q ),
	.datac(!\intMem|instruction[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\intMem|instruction [20]),
	.dataf(!\regmem|regMemory~2088_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2103 .extended_lut = "off";
defparam \regmem|regMemory~2103 .lut_mask = 64'h0000000000000404;
defparam \regmem|regMemory~2103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N7
dffeas \regmem|regMemory~896 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~896feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~896 .is_wysiwyg = "true";
defparam \regmem|regMemory~896 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N48
cyclonev_lcell_comb \regmem|regMemory~1310 (
// Equation(s):
// \regmem|regMemory~1310_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1839_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1839_combout  & 
// ((\regmem|regMemory~896_q ))) # (\regmem|regMemory~1839_combout  & (\regmem|regMemory~928_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1839_combout )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1839_combout  & ((\regmem|regMemory~960_q ))) # (\regmem|regMemory~1839_combout  & (\regmem|regMemory~992_q ))))) ) )

	.dataa(!\regmem|regMemory~992_q ),
	.datab(!\regmem|regMemory~928_q ),
	.datac(!\regmem|regMemory~960_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1839_combout ),
	.datag(!\regmem|regMemory~896_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1310 .extended_lut = "on";
defparam \regmem|regMemory~1310 .lut_mask = 64'h000F000FFF33FF55;
defparam \regmem|regMemory~1310 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N24
cyclonev_lcell_comb \regmem|regMemory~1314 (
// Equation(s):
// \regmem|regMemory~1314_combout  = ( \regmem|regMemory~1306_combout  & ( \regmem|regMemory~1310_combout  & ( ((!\intMem|instruction [19] & (\regmem|regMemory~1298_combout )) # (\intMem|instruction [19] & ((\regmem|regMemory~1302_combout )))) # 
// (\intMem|instruction [20]) ) ) ) # ( !\regmem|regMemory~1306_combout  & ( \regmem|regMemory~1310_combout  & ( (!\intMem|instruction [19] & (!\intMem|instruction [20] & (\regmem|regMemory~1298_combout ))) # (\intMem|instruction [19] & 
// (((\regmem|regMemory~1302_combout )) # (\intMem|instruction [20]))) ) ) ) # ( \regmem|regMemory~1306_combout  & ( !\regmem|regMemory~1310_combout  & ( (!\intMem|instruction [19] & (((\regmem|regMemory~1298_combout )) # (\intMem|instruction [20]))) # 
// (\intMem|instruction [19] & (!\intMem|instruction [20] & ((\regmem|regMemory~1302_combout )))) ) ) ) # ( !\regmem|regMemory~1306_combout  & ( !\regmem|regMemory~1310_combout  & ( (!\intMem|instruction [20] & ((!\intMem|instruction [19] & 
// (\regmem|regMemory~1298_combout )) # (\intMem|instruction [19] & ((\regmem|regMemory~1302_combout ))))) ) ) )

	.dataa(!\intMem|instruction [19]),
	.datab(!\intMem|instruction [20]),
	.datac(!\regmem|regMemory~1298_combout ),
	.datad(!\regmem|regMemory~1302_combout ),
	.datae(!\regmem|regMemory~1306_combout ),
	.dataf(!\regmem|regMemory~1310_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1314 .extended_lut = "off";
defparam \regmem|regMemory~1314 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \regmem|regMemory~1314 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N30
cyclonev_lcell_comb \ulaIn1|Mux0~0 (
// Equation(s):
// \ulaIn1|Mux0~0_combout  = ( \control|in1Mux [1] & ( \regmem|regMemory~1314_combout  & ( \intMem|instruction[0]~DUPLICATE_q  ) ) ) # ( !\control|in1Mux [1] & ( \regmem|regMemory~1314_combout  & ( (!\control|in1Mux [0]) # (\intMem|instruction[0]~DUPLICATE_q 
// ) ) ) ) # ( \control|in1Mux [1] & ( !\regmem|regMemory~1314_combout  & ( \intMem|instruction[0]~DUPLICATE_q  ) ) ) # ( !\control|in1Mux [1] & ( !\regmem|regMemory~1314_combout  & ( (\intMem|instruction[0]~DUPLICATE_q  & \control|in1Mux [0]) ) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\control|in1Mux [0]),
	.datae(!\control|in1Mux [1]),
	.dataf(!\regmem|regMemory~1314_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux0~0 .extended_lut = "off";
defparam \ulaIn1|Mux0~0 .lut_mask = 64'h00333333FF333333;
defparam \ulaIn1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N42
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[0] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [0] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux0~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux0~0_combout  & ( \ulaIn1|ulaIn1MuxOut [0] ) ) ) # ( !\ulaIn1|Mux32~0_combout  & ( !\ulaIn1|Mux0~0_combout  & ( 
// \ulaIn1|ulaIn1MuxOut [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [0]),
	.datae(!\ulaIn1|Mux32~0_combout ),
	.dataf(!\ulaIn1|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[0] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[0] .lut_mask = 64'h00FF000000FFFFFF;
defparam \ulaIn1|ulaIn1MuxOut[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N6
cyclonev_lcell_comb \ula|Mux31~0 (
// Equation(s):
// \ula|Mux31~0_combout  = ( \control|aluOp [1] & ( (!\control|aluOp [0] & (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  $ (!\ulaIn1|ulaIn1MuxOut [0]))) # (\control|aluOp [0] & (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & !\ulaIn1|ulaIn1MuxOut [0])) ) ) # ( !\control|aluOp 
// [1] & ( (!\control|aluOp [0] & (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & \ulaIn1|ulaIn1MuxOut [0])) # (\control|aluOp [0] & ((\ulaIn1|ulaIn1MuxOut [0]) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout ))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [0]),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux31~0 .extended_lut = "off";
defparam \ula|Mux31~0 .lut_mask = 64'h055F055F5AA05AA0;
defparam \ula|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N33
cyclonev_lcell_comb \ula|Mux14~1 (
// Equation(s):
// \ula|Mux14~1_combout  = ( !\control|aluOp [0] & ( (\control|aluOp [2] & !\control|aluOp [1]) ) )

	.dataa(!\control|aluOp [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|aluOp [1]),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~1 .extended_lut = "off";
defparam \ula|Mux14~1 .lut_mask = 64'h5500550000000000;
defparam \ula|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N18
cyclonev_lcell_comb \ula|Mux14~11 (
// Equation(s):
// \ula|Mux14~11_combout  = ( \ula|LessThan0~46_combout  & ( \ula|Mux14~1_combout  ) ) # ( !\ula|LessThan0~46_combout  & ( (\ula|LessThan0~47_combout  & \ula|Mux14~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|LessThan0~47_combout ),
	.datad(!\ula|Mux14~1_combout ),
	.datae(gnd),
	.dataf(!\ula|LessThan0~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~11 .extended_lut = "off";
defparam \ula|Mux14~11 .lut_mask = 64'h000F000F00FF00FF;
defparam \ula|Mux14~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N48
cyclonev_lcell_comb \ula|Add0~12 (
// Equation(s):
// \ula|Add0~12_combout  = ( !\control|aluOp [0] & ( !\control|aluOp [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~12 .extended_lut = "off";
defparam \ula|Add0~12 .lut_mask = 64'hF0F0F0F000000000;
defparam \ula|Add0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N48
cyclonev_lcell_comb \ula|Mux15~0 (
// Equation(s):
// \ula|Mux15~0_combout  = ( \control|aluOp [3] & ( \control|aluOp [2] ) )

	.dataa(gnd),
	.datab(!\control|aluOp [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~0 .extended_lut = "off";
defparam \ula|Mux15~0 .lut_mask = 64'h0000000033333333;
defparam \ula|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N33
cyclonev_lcell_comb \ula|Mux6~0 (
// Equation(s):
// \ula|Mux6~0_combout  = ( !\control|aluOp [0] & ( \control|aluOp [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~0 .extended_lut = "off";
defparam \ula|Mux6~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \ula|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N18
cyclonev_lcell_comb \regmem|regMemory_rtl_0_bypass[27]~feeder (
// Equation(s):
// \regmem|regMemory_rtl_0_bypass[27]~feeder_combout  = ( \ula|Mux15~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux15~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory_rtl_0_bypass[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[27]~feeder .extended_lut = "off";
defparam \regmem|regMemory_rtl_0_bypass[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory_rtl_0_bypass[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N20
dffeas \regmem|regMemory_rtl_0_bypass[27] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory_rtl_0_bypass[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N54
cyclonev_lcell_comb \control|WideOr1~0 (
// Equation(s):
// \control|WideOr1~0_combout  = ( !\intMem|instruction [3] & ( (!\intMem|instruction [2] & ((!\intMem|instruction[0]~DUPLICATE_q ) # (\intMem|instruction[1]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction[1]~DUPLICATE_q ),
	.datac(!\intMem|instruction[0]~DUPLICATE_q ),
	.datad(!\intMem|instruction [2]),
	.datae(gnd),
	.dataf(!\intMem|instruction [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|WideOr1~0 .extended_lut = "off";
defparam \control|WideOr1~0 .lut_mask = 64'hF300F30000000000;
defparam \control|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N39
cyclonev_lcell_comb \control|Selector20~1 (
// Equation(s):
// \control|Selector20~1_combout  = ( \control|Selector20~0_combout  & ( (!\intMem|instruction [31] & (!\intMem|instruction [5] & (!\intMem|instruction [26] & \control|WideOr1~0_combout ))) ) )

	.dataa(!\intMem|instruction [31]),
	.datab(!\intMem|instruction [5]),
	.datac(!\intMem|instruction [26]),
	.datad(!\control|WideOr1~0_combout ),
	.datae(gnd),
	.dataf(!\control|Selector20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector20~1 .extended_lut = "off";
defparam \control|Selector20~1 .lut_mask = 64'h0000000000800080;
defparam \control|Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N18
cyclonev_lcell_comb \control|in2Mux (
// Equation(s):
// \control|in2Mux~combout  = ( \control|WideOr16~0_combout  & ( \control|Selector20~1_combout  ) ) # ( !\control|WideOr16~0_combout  & ( \control|in2Mux~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|in2Mux~combout ),
	.datad(!\control|Selector20~1_combout ),
	.datae(gnd),
	.dataf(!\control|WideOr16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|in2Mux~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|in2Mux .extended_lut = "off";
defparam \control|in2Mux .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \control|in2Mux .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N26
dffeas \regmem|regMemory_rtl_0_bypass[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux22~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N4
dffeas \intMem|instruction[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\intMem|intMemory~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\intMem|instruction [12]),
	.prn(vcc));
// synopsys translate_off
defparam \intMem|instruction[12] .is_wysiwyg = "true";
defparam \intMem|instruction[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N35
dffeas \regmem|regMemory_rtl_0_bypass[41] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N24
cyclonev_lcell_comb \ula|Mux28~4 (
// Equation(s):
// \ula|Mux28~4_combout  = ( \control|aluOp [0] & ( !\control|aluOp [1] ) ) # ( !\control|aluOp [0] & ( !\control|aluOp [2] $ (!\control|aluOp [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [2]),
	.datad(!\control|aluOp [1]),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~4 .extended_lut = "off";
defparam \ula|Mux28~4 .lut_mask = 64'h0FF00FF0FF00FF00;
defparam \ula|Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N45
cyclonev_lcell_comb \ula|Mux14~6 (
// Equation(s):
// \ula|Mux14~6_combout  = ( \ula|ShiftLeft0~5_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (!\control|aluOp [0] & (\control|aluOp [1] & !\control|aluOp [2]))) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (!\control|aluOp [1] & ((\control|aluOp [2]) # 
// (\control|aluOp [0])))) ) ) # ( !\ula|ShiftLeft0~5_combout  & ( (!\control|aluOp [1] & \control|aluOp [2]) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\control|aluOp [1]),
	.datad(!\control|aluOp [2]),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~6 .extended_lut = "off";
defparam \ula|Mux14~6 .lut_mask = 64'h00F000F018301830;
defparam \ula|Mux14~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N50
dffeas \regmem|regMemory~491 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~491 .is_wysiwyg = "true";
defparam \regmem|regMemory~491 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N13
dffeas \regmem|regMemory~427 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~427 .is_wysiwyg = "true";
defparam \regmem|regMemory~427 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N40
dffeas \regmem|regMemory~459 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~459 .is_wysiwyg = "true";
defparam \regmem|regMemory~459 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N31
dffeas \regmem|regMemory~363 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~363 .is_wysiwyg = "true";
defparam \regmem|regMemory~363 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N31
dffeas \regmem|regMemory~299 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~299 .is_wysiwyg = "true";
defparam \regmem|regMemory~299 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N55
dffeas \regmem|regMemory~331 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~331 .is_wysiwyg = "true";
defparam \regmem|regMemory~331 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N21
cyclonev_lcell_comb \regmem|regMemory~267feeder (
// Equation(s):
// \regmem|regMemory~267feeder_combout  = ( \ula|Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~267feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~267feeder .extended_lut = "off";
defparam \regmem|regMemory~267feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~267feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N23
dffeas \regmem|regMemory~267 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~267feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~267 .is_wysiwyg = "true";
defparam \regmem|regMemory~267 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N30
cyclonev_lcell_comb \regmem|regMemory~2007 (
// Equation(s):
// \regmem|regMemory~2007_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~267_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory~299_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & 
// ((\regmem|regMemory~331_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~363_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~363_q ),
	.datab(!\regmem|regMemory~299_q ),
	.datac(!\regmem|regMemory~331_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~267_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2007_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2007 .extended_lut = "on";
defparam \regmem|regMemory~2007 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regmem|regMemory~2007 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N48
cyclonev_lcell_comb \regmem|regMemory~395feeder (
// Equation(s):
// \regmem|regMemory~395feeder_combout  = ( \ula|Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~395feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~395feeder .extended_lut = "off";
defparam \regmem|regMemory~395feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~395feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N49
dffeas \regmem|regMemory~395 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~395feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~395 .is_wysiwyg = "true";
defparam \regmem|regMemory~395 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N48
cyclonev_lcell_comb \regmem|regMemory~1489 (
// Equation(s):
// \regmem|regMemory~1489_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~2007_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~2007_combout  & 
// ((\regmem|regMemory~395_q ))) # (\regmem|regMemory~2007_combout  & (\regmem|regMemory~427_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~2007_combout )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~2007_combout  & ((\regmem|regMemory~459_q ))) # (\regmem|regMemory~2007_combout  & (\regmem|regMemory~491_q ))))) ) )

	.dataa(!\regmem|regMemory~491_q ),
	.datab(!\regmem|regMemory~427_q ),
	.datac(!\regmem|regMemory~459_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~2007_combout ),
	.datag(!\regmem|regMemory~395_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1489_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1489 .extended_lut = "on";
defparam \regmem|regMemory~1489 .lut_mask = 64'h000F000FFF33FF55;
defparam \regmem|regMemory~1489 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N2
dffeas \regmem|regMemory~1003 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~1003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~1003 .is_wysiwyg = "true";
defparam \regmem|regMemory~1003 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N44
dffeas \regmem|regMemory~939 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~939 .is_wysiwyg = "true";
defparam \regmem|regMemory~939 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N19
dffeas \regmem|regMemory~971 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~971 .is_wysiwyg = "true";
defparam \regmem|regMemory~971 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N31
dffeas \regmem|regMemory~875 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~875 .is_wysiwyg = "true";
defparam \regmem|regMemory~875 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N22
dffeas \regmem|regMemory~811 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~811 .is_wysiwyg = "true";
defparam \regmem|regMemory~811 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N50
dffeas \regmem|regMemory~843 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~843 .is_wysiwyg = "true";
defparam \regmem|regMemory~843 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N17
dffeas \regmem|regMemory~779 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~779 .is_wysiwyg = "true";
defparam \regmem|regMemory~779 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N30
cyclonev_lcell_comb \regmem|regMemory~2015 (
// Equation(s):
// \regmem|regMemory~2015_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~779_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory~811_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & 
// ((\regmem|regMemory~843_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~875_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~875_q ),
	.datab(!\regmem|regMemory~811_q ),
	.datac(!\regmem|regMemory~843_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~779_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2015_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2015 .extended_lut = "on";
defparam \regmem|regMemory~2015 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regmem|regMemory~2015 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N42
cyclonev_lcell_comb \regmem|regMemory~907feeder (
// Equation(s):
// \regmem|regMemory~907feeder_combout  = ( \ula|Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~907feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~907feeder .extended_lut = "off";
defparam \regmem|regMemory~907feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~907feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N43
dffeas \regmem|regMemory~907 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~907feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~907 .is_wysiwyg = "true";
defparam \regmem|regMemory~907 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N0
cyclonev_lcell_comb \regmem|regMemory~1497 (
// Equation(s):
// \regmem|regMemory~1497_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~2015_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~2015_combout  & 
// ((\regmem|regMemory~907_q ))) # (\regmem|regMemory~2015_combout  & (\regmem|regMemory~939_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~2015_combout )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~2015_combout  & ((\regmem|regMemory~971_q ))) # (\regmem|regMemory~2015_combout  & (\regmem|regMemory~1003_q ))))) ) )

	.dataa(!\regmem|regMemory~1003_q ),
	.datab(!\regmem|regMemory~939_q ),
	.datac(!\regmem|regMemory~971_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~2015_combout ),
	.datag(!\regmem|regMemory~907_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1497_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1497 .extended_lut = "on";
defparam \regmem|regMemory~1497 .lut_mask = 64'h000F000FFF33FF55;
defparam \regmem|regMemory~1497 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N8
dffeas \regmem|regMemory~235 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~235 .is_wysiwyg = "true";
defparam \regmem|regMemory~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N11
dffeas \regmem|regMemory~203 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~203 .is_wysiwyg = "true";
defparam \regmem|regMemory~203 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N47
dffeas \regmem|regMemory~171 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~171 .is_wysiwyg = "true";
defparam \regmem|regMemory~171 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N24
cyclonev_lcell_comb \regmem|regMemory~107feeder (
// Equation(s):
// \regmem|regMemory~107feeder_combout  = ( \ula|Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~107feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~107feeder .extended_lut = "off";
defparam \regmem|regMemory~107feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~107feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N26
dffeas \regmem|regMemory~107 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~107feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~107 .is_wysiwyg = "true";
defparam \regmem|regMemory~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N43
dffeas \regmem|regMemory~43 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~43 .is_wysiwyg = "true";
defparam \regmem|regMemory~43 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N3
cyclonev_lcell_comb \regmem|regMemory~75feeder (
// Equation(s):
// \regmem|regMemory~75feeder_combout  = ( \ula|Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~75feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~75feeder .extended_lut = "off";
defparam \regmem|regMemory~75feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~75feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N5
dffeas \regmem|regMemory~75 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~75feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~75 .is_wysiwyg = "true";
defparam \regmem|regMemory~75 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N36
cyclonev_lcell_comb \regmem|regMemory~11feeder (
// Equation(s):
// \regmem|regMemory~11feeder_combout  = ( \ula|Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~11feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~11feeder .extended_lut = "off";
defparam \regmem|regMemory~11feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~11feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N38
dffeas \regmem|regMemory~11 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~11feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~11 .is_wysiwyg = "true";
defparam \regmem|regMemory~11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N6
cyclonev_lcell_comb \regmem|regMemory~2003 (
// Equation(s):
// \regmem|regMemory~2003_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~11_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~43_q )))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~75_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~107_q )))) ) )

	.dataa(!\regmem|regMemory~107_q ),
	.datab(!\regmem|regMemory~43_q ),
	.datac(!\regmem|regMemory~75_q ),
	.datad(!\intMem|instruction[16]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2003_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2003 .extended_lut = "on";
defparam \regmem|regMemory~2003 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regmem|regMemory~2003 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y9_N16
dffeas \regmem|regMemory~139 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~139 .is_wysiwyg = "true";
defparam \regmem|regMemory~139 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N6
cyclonev_lcell_comb \regmem|regMemory~1485 (
// Equation(s):
// \regmem|regMemory~1485_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~2003_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~2003_combout  & (\regmem|regMemory~139_q )) 
// # (\regmem|regMemory~2003_combout  & ((\regmem|regMemory~171_q )))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~2003_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\regmem|regMemory~2003_combout  & ((\regmem|regMemory~203_q ))) # (\regmem|regMemory~2003_combout  & (\regmem|regMemory~235_q ))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~235_q ),
	.datac(!\regmem|regMemory~203_q ),
	.datad(!\regmem|regMemory~171_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~2003_combout ),
	.datag(!\regmem|regMemory~139_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1485_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1485 .extended_lut = "on";
defparam \regmem|regMemory~1485 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regmem|regMemory~1485 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N0
cyclonev_lcell_comb \regmem|regMemory~683feeder (
// Equation(s):
// \regmem|regMemory~683feeder_combout  = ( \ula|Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~683feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~683feeder .extended_lut = "off";
defparam \regmem|regMemory~683feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~683feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N1
dffeas \regmem|regMemory~683 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~683feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~683 .is_wysiwyg = "true";
defparam \regmem|regMemory~683 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N39
cyclonev_lcell_comb \regmem|regMemory~715feeder (
// Equation(s):
// \regmem|regMemory~715feeder_combout  = ( \ula|Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~715feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~715feeder .extended_lut = "off";
defparam \regmem|regMemory~715feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~715feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N41
dffeas \regmem|regMemory~715 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~715feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~715 .is_wysiwyg = "true";
defparam \regmem|regMemory~715 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N8
dffeas \regmem|regMemory~747 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~747 .is_wysiwyg = "true";
defparam \regmem|regMemory~747 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N36
cyclonev_lcell_comb \regmem|regMemory~587feeder (
// Equation(s):
// \regmem|regMemory~587feeder_combout  = ( \ula|Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~587feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~587feeder .extended_lut = "off";
defparam \regmem|regMemory~587feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~587feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N37
dffeas \regmem|regMemory~587 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~587feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~587 .is_wysiwyg = "true";
defparam \regmem|regMemory~587 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N41
dffeas \regmem|regMemory~619 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~619 .is_wysiwyg = "true";
defparam \regmem|regMemory~619 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N43
dffeas \regmem|regMemory~555 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~555 .is_wysiwyg = "true";
defparam \regmem|regMemory~555 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N48
cyclonev_lcell_comb \regmem|regMemory~523feeder (
// Equation(s):
// \regmem|regMemory~523feeder_combout  = ( \ula|Mux20~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~523feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~523feeder .extended_lut = "off";
defparam \regmem|regMemory~523feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~523feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N49
dffeas \regmem|regMemory~523 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~523feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~523 .is_wysiwyg = "true";
defparam \regmem|regMemory~523 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N0
cyclonev_lcell_comb \regmem|regMemory~2011 (
// Equation(s):
// \regmem|regMemory~2011_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[16]~DUPLICATE_q  & (!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory~523_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & ((((\regmem|regMemory~555_q ))) # 
// (\intMem|instruction[18]~DUPLICATE_q ))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[16]~DUPLICATE_q  & (!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory~587_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// ((((\regmem|regMemory~619_q ))) # (\intMem|instruction[18]~DUPLICATE_q ))) ) )

	.dataa(!\intMem|instruction[16]~DUPLICATE_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~587_q ),
	.datad(!\regmem|regMemory~619_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~555_q ),
	.datag(!\regmem|regMemory~523_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2011_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2011 .extended_lut = "on";
defparam \regmem|regMemory~2011 .lut_mask = 64'h1919195D5D5D195D;
defparam \regmem|regMemory~2011 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N16
dffeas \regmem|regMemory~651 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~651 .is_wysiwyg = "true";
defparam \regmem|regMemory~651 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N6
cyclonev_lcell_comb \regmem|regMemory~1493 (
// Equation(s):
// \regmem|regMemory~1493_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~2011_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~2011_combout  & 
// ((\regmem|regMemory~651_q ))) # (\regmem|regMemory~2011_combout  & (\regmem|regMemory~683_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~2011_combout )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~2011_combout  & (\regmem|regMemory~715_q )) # (\regmem|regMemory~2011_combout  & ((\regmem|regMemory~747_q )))))) ) )

	.dataa(!\regmem|regMemory~683_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~715_q ),
	.datad(!\regmem|regMemory~747_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~2011_combout ),
	.datag(!\regmem|regMemory~651_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1493_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1493 .extended_lut = "on";
defparam \regmem|regMemory~1493 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regmem|regMemory~1493 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N33
cyclonev_lcell_comb \regmem|regMemory~1501 (
// Equation(s):
// \regmem|regMemory~1501_combout  = ( \regmem|regMemory~1485_combout  & ( \regmem|regMemory~1493_combout  & ( (!\intMem|instruction [19]) # ((!\intMem|instruction [20] & (\regmem|regMemory~1489_combout )) # (\intMem|instruction [20] & 
// ((\regmem|regMemory~1497_combout )))) ) ) ) # ( !\regmem|regMemory~1485_combout  & ( \regmem|regMemory~1493_combout  & ( (!\intMem|instruction [20] & (\regmem|regMemory~1489_combout  & ((\intMem|instruction [19])))) # (\intMem|instruction [20] & 
// (((!\intMem|instruction [19]) # (\regmem|regMemory~1497_combout )))) ) ) ) # ( \regmem|regMemory~1485_combout  & ( !\regmem|regMemory~1493_combout  & ( (!\intMem|instruction [20] & (((!\intMem|instruction [19])) # (\regmem|regMemory~1489_combout ))) # 
// (\intMem|instruction [20] & (((\regmem|regMemory~1497_combout  & \intMem|instruction [19])))) ) ) ) # ( !\regmem|regMemory~1485_combout  & ( !\regmem|regMemory~1493_combout  & ( (\intMem|instruction [19] & ((!\intMem|instruction [20] & 
// (\regmem|regMemory~1489_combout )) # (\intMem|instruction [20] & ((\regmem|regMemory~1497_combout ))))) ) ) )

	.dataa(!\intMem|instruction [20]),
	.datab(!\regmem|regMemory~1489_combout ),
	.datac(!\regmem|regMemory~1497_combout ),
	.datad(!\intMem|instruction [19]),
	.datae(!\regmem|regMemory~1485_combout ),
	.dataf(!\regmem|regMemory~1493_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1501_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1501 .extended_lut = "off";
defparam \regmem|regMemory~1501 .lut_mask = 64'h0027AA275527FF27;
defparam \regmem|regMemory~1501 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N3
cyclonev_lcell_comb \ulaIn1|Mux11~0 (
// Equation(s):
// \ulaIn1|Mux11~0_combout  = ( \regmem|regMemory~1501_combout  & ( ((!\control|in1Mux [0] & !\control|in1Mux [1])) # (\intMem|instruction [11]) ) ) # ( !\regmem|regMemory~1501_combout  & ( (\intMem|instruction [11] & ((\control|in1Mux [1]) # 
// (\control|in1Mux [0]))) ) )

	.dataa(!\intMem|instruction [11]),
	.datab(gnd),
	.datac(!\control|in1Mux [0]),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory~1501_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux11~0 .extended_lut = "off";
defparam \ulaIn1|Mux11~0 .lut_mask = 64'h05550555F555F555;
defparam \ulaIn1|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N0
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[11] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [11] = ( \ulaIn1|ulaIn1MuxOut [11] & ( (!\ulaIn1|Mux32~0_combout ) # (\ulaIn1|Mux11~0_combout ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [11] & ( (\ulaIn1|Mux11~0_combout  & \ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|Mux11~0_combout ),
	.datac(gnd),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[11] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[11] .lut_mask = 64'h00330033FF33FF33;
defparam \ulaIn1|ulaIn1MuxOut[11] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N17
dffeas \regmem|regMemory_rtl_0_bypass[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N30
cyclonev_lcell_comb \regmem|regMemory~1570 (
// Equation(s):
// \regmem|regMemory~1570_combout  = ( \regmem|regMemory~1025_combout  & ( \regmem|regMemory~1024_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regmem|regMemory~1024_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regmem|regMemory~1025_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1570_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1570 .extended_lut = "off";
defparam \regmem|regMemory~1570 .lut_mask = 64'h000000000F0F0F0F;
defparam \regmem|regMemory~1570 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N34
dffeas \regmem|regMemory_rtl_0_bypass[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N0
cyclonev_lcell_comb \ula|Add0~154 (
// Equation(s):
// \ula|Add0~154_combout  = ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [12] ) ) # ( !\control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [12] ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~154 .extended_lut = "off";
defparam \ula|Add0~154 .lut_mask = 64'h55555555AAAAAAAA;
defparam \ula|Add0~154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N9
cyclonev_lcell_comb \ula|Add0~153 (
// Equation(s):
// \ula|Add0~153_combout  = ( \ulaIn1|ulaIn1MuxOut [11] & ( !\control|aluOp [0] ) ) # ( !\ulaIn1|ulaIn1MuxOut [11] & ( \control|aluOp [0] ) )

	.dataa(!\control|aluOp [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~153 .extended_lut = "off";
defparam \ula|Add0~153 .lut_mask = 64'h55555555AAAAAAAA;
defparam \ula|Add0~153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N2
dffeas \regmem|regMemory~1002 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux21~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~1002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~1002 .is_wysiwyg = "true";
defparam \regmem|regMemory~1002 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N6
cyclonev_lcell_comb \regmem|regMemory~970feeder (
// Equation(s):
// \regmem|regMemory~970feeder_combout  = ( \ula|Mux21~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~970feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~970feeder .extended_lut = "off";
defparam \regmem|regMemory~970feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~970feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N7
dffeas \regmem|regMemory~970 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~970feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~970 .is_wysiwyg = "true";
defparam \regmem|regMemory~970 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N31
dffeas \regmem|regMemory~938 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux21~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~938 .is_wysiwyg = "true";
defparam \regmem|regMemory~938 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N34
dffeas \regmem|regMemory~810 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux21~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~810 .is_wysiwyg = "true";
defparam \regmem|regMemory~810 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N13
dffeas \regmem|regMemory~874 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux21~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~874 .is_wysiwyg = "true";
defparam \regmem|regMemory~874 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N53
dffeas \regmem|regMemory~842 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ula|Mux21~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~842 .is_wysiwyg = "true";
defparam \regmem|regMemory~842 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N30
cyclonev_lcell_comb \regmem|regMemory~778feeder (
// Equation(s):
// \regmem|regMemory~778feeder_combout  = ( \ula|Mux21~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~778feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~778feeder .extended_lut = "off";
defparam \regmem|regMemory~778feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~778feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N31
dffeas \regmem|regMemory~778 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~778feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~778 .is_wysiwyg = "true";
defparam \regmem|regMemory~778 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N12
cyclonev_lcell_comb \regmem|regMemory~1983 (
// Equation(s):
// \regmem|regMemory~1983_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~778_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~810_q )))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~842_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~874_q )))) ) )

	.dataa(!\regmem|regMemory~810_q ),
	.datab(!\regmem|regMemory~874_q ),
	.datac(!\regmem|regMemory~842_q ),
	.datad(!\intMem|instruction[16]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~778_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1983_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1983 .extended_lut = "on";
defparam \regmem|regMemory~1983 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regmem|regMemory~1983 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N54
cyclonev_lcell_comb \regmem|regMemory~906feeder (
// Equation(s):
// \regmem|regMemory~906feeder_combout  = ( \ula|Mux21~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~906feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~906feeder .extended_lut = "off";
defparam \regmem|regMemory~906feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~906feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N55
dffeas \regmem|regMemory~906 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~906feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~906 .is_wysiwyg = "true";
defparam \regmem|regMemory~906 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N0
cyclonev_lcell_comb \regmem|regMemory~1463 (
// Equation(s):
// \regmem|regMemory~1463_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1983_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1983_combout  & (\regmem|regMemory~906_q )) # 
// (\regmem|regMemory~1983_combout  & ((\regmem|regMemory~938_q )))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1983_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\regmem|regMemory~1983_combout  & ((\regmem|regMemory~970_q ))) # (\regmem|regMemory~1983_combout  & (\regmem|regMemory~1002_q ))))) ) )

	.dataa(!\regmem|regMemory~1002_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~970_q ),
	.datad(!\regmem|regMemory~938_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1983_combout ),
	.datag(!\regmem|regMemory~906_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1463_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1463 .extended_lut = "on";
defparam \regmem|regMemory~1463 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regmem|regMemory~1463 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N51
cyclonev_lcell_comb \regmem|regMemory~170feeder (
// Equation(s):
// \regmem|regMemory~170feeder_combout  = ( \ula|Mux21~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~170feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~170feeder .extended_lut = "off";
defparam \regmem|regMemory~170feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~170feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N52
dffeas \regmem|regMemory~170 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~170feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~170 .is_wysiwyg = "true";
defparam \regmem|regMemory~170 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N16
dffeas \regmem|regMemory~202 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux21~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~202 .is_wysiwyg = "true";
defparam \regmem|regMemory~202 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N31
dffeas \regmem|regMemory~234 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux21~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~234 .is_wysiwyg = "true";
defparam \regmem|regMemory~234 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y1_N2
dffeas \regmem|regMemory~106 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux21~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~106 .is_wysiwyg = "true";
defparam \regmem|regMemory~106 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N33
cyclonev_lcell_comb \regmem|regMemory~42feeder (
// Equation(s):
// \regmem|regMemory~42feeder_combout  = ( \ula|Mux21~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~42feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~42feeder .extended_lut = "off";
defparam \regmem|regMemory~42feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~42feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N34
dffeas \regmem|regMemory~42 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~42 .is_wysiwyg = "true";
defparam \regmem|regMemory~42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N54
cyclonev_lcell_comb \regmem|regMemory~74feeder (
// Equation(s):
// \regmem|regMemory~74feeder_combout  = ( \ula|Mux21~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~74feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~74feeder .extended_lut = "off";
defparam \regmem|regMemory~74feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~74feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y1_N56
dffeas \regmem|regMemory~74 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~74feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~74 .is_wysiwyg = "true";
defparam \regmem|regMemory~74 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N39
cyclonev_lcell_comb \regmem|regMemory~10feeder (
// Equation(s):
// \regmem|regMemory~10feeder_combout  = ( \ula|Mux21~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~10feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~10feeder .extended_lut = "off";
defparam \regmem|regMemory~10feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~10feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N40
dffeas \regmem|regMemory~10 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~10 .is_wysiwyg = "true";
defparam \regmem|regMemory~10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N0
cyclonev_lcell_comb \regmem|regMemory~1971 (
// Equation(s):
// \regmem|regMemory~1971_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~10_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~42_q )))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~74_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~106_q )))) ) )

	.dataa(!\regmem|regMemory~106_q ),
	.datab(!\regmem|regMemory~42_q ),
	.datac(!\regmem|regMemory~74_q ),
	.datad(!\intMem|instruction[16]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1971_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1971 .extended_lut = "on";
defparam \regmem|regMemory~1971 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regmem|regMemory~1971 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N58
dffeas \regmem|regMemory~138 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux21~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~138 .is_wysiwyg = "true";
defparam \regmem|regMemory~138 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N30
cyclonev_lcell_comb \regmem|regMemory~1451 (
// Equation(s):
// \regmem|regMemory~1451_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1971_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1971_combout  & ((\regmem|regMemory~138_q 
// ))) # (\regmem|regMemory~1971_combout  & (\regmem|regMemory~170_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1971_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1971_combout  & (\regmem|regMemory~202_q )) # (\regmem|regMemory~1971_combout  & ((\regmem|regMemory~234_q )))))) ) )

	.dataa(!\regmem|regMemory~170_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~202_q ),
	.datad(!\regmem|regMemory~234_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1971_combout ),
	.datag(!\regmem|regMemory~138_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1451_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1451 .extended_lut = "on";
defparam \regmem|regMemory~1451 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regmem|regMemory~1451 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N48
cyclonev_lcell_comb \regmem|regMemory~426feeder (
// Equation(s):
// \regmem|regMemory~426feeder_combout  = ( \ula|Mux21~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~426feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~426feeder .extended_lut = "off";
defparam \regmem|regMemory~426feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~426feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N49
dffeas \regmem|regMemory~426 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~426feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~426 .is_wysiwyg = "true";
defparam \regmem|regMemory~426 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N55
dffeas \regmem|regMemory~490 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux21~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~490 .is_wysiwyg = "true";
defparam \regmem|regMemory~490 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N42
cyclonev_lcell_comb \regmem|regMemory~458feeder (
// Equation(s):
// \regmem|regMemory~458feeder_combout  = ( \ula|Mux21~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~458feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~458feeder .extended_lut = "off";
defparam \regmem|regMemory~458feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~458feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N43
dffeas \regmem|regMemory~458 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~458feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~458 .is_wysiwyg = "true";
defparam \regmem|regMemory~458 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N21
cyclonev_lcell_comb \regmem|regMemory~362feeder (
// Equation(s):
// \regmem|regMemory~362feeder_combout  = ( \ula|Mux21~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~362feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~362feeder .extended_lut = "off";
defparam \regmem|regMemory~362feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~362feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N23
dffeas \regmem|regMemory~362 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~362feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~362 .is_wysiwyg = "true";
defparam \regmem|regMemory~362 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N33
cyclonev_lcell_comb \regmem|regMemory~330feeder (
// Equation(s):
// \regmem|regMemory~330feeder_combout  = ( \ula|Mux21~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~330feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~330feeder .extended_lut = "off";
defparam \regmem|regMemory~330feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~330feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N35
dffeas \regmem|regMemory~330 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~330feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~330 .is_wysiwyg = "true";
defparam \regmem|regMemory~330 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N47
dffeas \regmem|regMemory~298 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux21~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~298 .is_wysiwyg = "true";
defparam \regmem|regMemory~298 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N58
dffeas \regmem|regMemory~266 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux21~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~266 .is_wysiwyg = "true";
defparam \regmem|regMemory~266 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N12
cyclonev_lcell_comb \regmem|regMemory~1975 (
// Equation(s):
// \regmem|regMemory~1975_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & (\regmem|regMemory~266_q )) # (\intMem|instruction [16] & ((\regmem|regMemory~298_q ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction [16] & ((\regmem|regMemory~330_q ))) # (\intMem|instruction [16] & 
// (\regmem|regMemory~362_q ))))) # (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~362_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~330_q ),
	.datad(!\regmem|regMemory~298_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~266_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1975_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1975 .extended_lut = "on";
defparam \regmem|regMemory~1975 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regmem|regMemory~1975 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N22
dffeas \regmem|regMemory~394 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux21~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~394 .is_wysiwyg = "true";
defparam \regmem|regMemory~394 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N54
cyclonev_lcell_comb \regmem|regMemory~1455 (
// Equation(s):
// \regmem|regMemory~1455_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1975_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1975_combout  & ((\regmem|regMemory~394_q ))) 
// # (\regmem|regMemory~1975_combout  & (\regmem|regMemory~426_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1975_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1975_combout  & ((\regmem|regMemory~458_q ))) # (\regmem|regMemory~1975_combout  & (\regmem|regMemory~490_q ))))) ) )

	.dataa(!\regmem|regMemory~426_q ),
	.datab(!\regmem|regMemory~490_q ),
	.datac(!\regmem|regMemory~458_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1975_combout ),
	.datag(!\regmem|regMemory~394_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1455_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1455 .extended_lut = "on";
defparam \regmem|regMemory~1455 .lut_mask = 64'h000F000FFF55FF33;
defparam \regmem|regMemory~1455 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N53
dffeas \regmem|regMemory~682 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux21~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~682 .is_wysiwyg = "true";
defparam \regmem|regMemory~682 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N0
cyclonev_lcell_comb \regmem|regMemory~714feeder (
// Equation(s):
// \regmem|regMemory~714feeder_combout  = ( \ula|Mux21~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~714feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~714feeder .extended_lut = "off";
defparam \regmem|regMemory~714feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~714feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N1
dffeas \regmem|regMemory~714 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~714feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~714 .is_wysiwyg = "true";
defparam \regmem|regMemory~714 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N26
dffeas \regmem|regMemory~746 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux21~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~746 .is_wysiwyg = "true";
defparam \regmem|regMemory~746 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N26
dffeas \regmem|regMemory~618 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux21~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~618 .is_wysiwyg = "true";
defparam \regmem|regMemory~618 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N18
cyclonev_lcell_comb \regmem|regMemory~554feeder (
// Equation(s):
// \regmem|regMemory~554feeder_combout  = ( \ula|Mux21~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~554feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~554feeder .extended_lut = "off";
defparam \regmem|regMemory~554feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~554feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N19
dffeas \regmem|regMemory~554 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~554feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~554 .is_wysiwyg = "true";
defparam \regmem|regMemory~554 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N28
dffeas \regmem|regMemory~586 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux21~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~586 .is_wysiwyg = "true";
defparam \regmem|regMemory~586 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N54
cyclonev_lcell_comb \regmem|regMemory~522feeder (
// Equation(s):
// \regmem|regMemory~522feeder_combout  = ( \ula|Mux21~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~522feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~522feeder .extended_lut = "off";
defparam \regmem|regMemory~522feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~522feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N56
dffeas \regmem|regMemory~522 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~522feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~522 .is_wysiwyg = "true";
defparam \regmem|regMemory~522 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N48
cyclonev_lcell_comb \regmem|regMemory~1979 (
// Equation(s):
// \regmem|regMemory~1979_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction [16] & (((\regmem|regMemory~522_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # (\intMem|instruction [16] & (((\intMem|instruction[18]~DUPLICATE_q )) # 
// (\regmem|regMemory~554_q )))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction [16] & (((\regmem|regMemory~586_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # (\intMem|instruction [16] & (((\intMem|instruction[18]~DUPLICATE_q )) # 
// (\regmem|regMemory~618_q )))) ) )

	.dataa(!\regmem|regMemory~618_q ),
	.datab(!\regmem|regMemory~554_q ),
	.datac(!\regmem|regMemory~586_q ),
	.datad(!\intMem|instruction [16]),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~522_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1979_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1979 .extended_lut = "on";
defparam \regmem|regMemory~1979 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regmem|regMemory~1979 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N52
dffeas \regmem|regMemory~650 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux21~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~650 .is_wysiwyg = "true";
defparam \regmem|regMemory~650 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N24
cyclonev_lcell_comb \regmem|regMemory~1459 (
// Equation(s):
// \regmem|regMemory~1459_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1979_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1979_combout  & ((\regmem|regMemory~650_q 
// ))) # (\regmem|regMemory~1979_combout  & (\regmem|regMemory~682_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1979_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1979_combout  & (\regmem|regMemory~714_q )) # (\regmem|regMemory~1979_combout  & ((\regmem|regMemory~746_q )))))) ) )

	.dataa(!\regmem|regMemory~682_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~714_q ),
	.datad(!\regmem|regMemory~746_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1979_combout ),
	.datag(!\regmem|regMemory~650_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1459_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1459 .extended_lut = "on";
defparam \regmem|regMemory~1459 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regmem|regMemory~1459 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N36
cyclonev_lcell_comb \regmem|regMemory~1467 (
// Equation(s):
// \regmem|regMemory~1467_combout  = ( \regmem|regMemory~1455_combout  & ( \regmem|regMemory~1459_combout  & ( (!\intMem|instruction [19] & (((\regmem|regMemory~1451_combout ) # (\intMem|instruction [20])))) # (\intMem|instruction [19] & 
// (((!\intMem|instruction [20])) # (\regmem|regMemory~1463_combout ))) ) ) ) # ( !\regmem|regMemory~1455_combout  & ( \regmem|regMemory~1459_combout  & ( (!\intMem|instruction [19] & (((\regmem|regMemory~1451_combout ) # (\intMem|instruction [20])))) # 
// (\intMem|instruction [19] & (\regmem|regMemory~1463_combout  & (\intMem|instruction [20]))) ) ) ) # ( \regmem|regMemory~1455_combout  & ( !\regmem|regMemory~1459_combout  & ( (!\intMem|instruction [19] & (((!\intMem|instruction [20] & 
// \regmem|regMemory~1451_combout )))) # (\intMem|instruction [19] & (((!\intMem|instruction [20])) # (\regmem|regMemory~1463_combout ))) ) ) ) # ( !\regmem|regMemory~1455_combout  & ( !\regmem|regMemory~1459_combout  & ( (!\intMem|instruction [19] & 
// (((!\intMem|instruction [20] & \regmem|regMemory~1451_combout )))) # (\intMem|instruction [19] & (\regmem|regMemory~1463_combout  & (\intMem|instruction [20]))) ) ) )

	.dataa(!\intMem|instruction [19]),
	.datab(!\regmem|regMemory~1463_combout ),
	.datac(!\intMem|instruction [20]),
	.datad(!\regmem|regMemory~1451_combout ),
	.datae(!\regmem|regMemory~1455_combout ),
	.dataf(!\regmem|regMemory~1459_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1467_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1467 .extended_lut = "off";
defparam \regmem|regMemory~1467 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \regmem|regMemory~1467 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N48
cyclonev_lcell_comb \ulaIn1|Mux10~0 (
// Equation(s):
// \ulaIn1|Mux10~0_combout  = ( \regmem|regMemory~1467_combout  & ( \control|in1Mux [1] & ( \intMem|instruction [10] ) ) ) # ( !\regmem|regMemory~1467_combout  & ( \control|in1Mux [1] & ( \intMem|instruction [10] ) ) ) # ( \regmem|regMemory~1467_combout  & ( 
// !\control|in1Mux [1] & ( (!\control|in1Mux [0]) # (\intMem|instruction [10]) ) ) ) # ( !\regmem|regMemory~1467_combout  & ( !\control|in1Mux [1] & ( (\control|in1Mux [0] & \intMem|instruction [10]) ) ) )

	.dataa(gnd),
	.datab(!\control|in1Mux [0]),
	.datac(!\intMem|instruction [10]),
	.datad(gnd),
	.datae(!\regmem|regMemory~1467_combout ),
	.dataf(!\control|in1Mux [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux10~0 .extended_lut = "off";
defparam \ulaIn1|Mux10~0 .lut_mask = 64'h0303CFCF0F0F0F0F;
defparam \ulaIn1|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N51
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[10] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [10] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux10~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux10~0_combout  & ( \ulaIn1|ulaIn1MuxOut [10] ) ) ) # ( !\ulaIn1|Mux32~0_combout  & ( !\ulaIn1|Mux10~0_combout  & ( 
// \ulaIn1|ulaIn1MuxOut [10] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [10]),
	.datae(!\ulaIn1|Mux32~0_combout ),
	.dataf(!\ulaIn1|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[10] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[10] .lut_mask = 64'h00FF000000FFFFFF;
defparam \ulaIn1|ulaIn1MuxOut[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N57
cyclonev_lcell_comb \ula|Mux30~4 (
// Equation(s):
// \ula|Mux30~4_combout  = ( \ula|LessThan0~46_combout  & ( (\ula|Add0~12_combout  & \control|aluOp [2]) ) ) # ( !\ula|LessThan0~46_combout  & ( (\ula|Add0~12_combout  & (\control|aluOp [2] & \ula|LessThan0~47_combout )) ) )

	.dataa(!\ula|Add0~12_combout ),
	.datab(gnd),
	.datac(!\control|aluOp [2]),
	.datad(!\ula|LessThan0~47_combout ),
	.datae(gnd),
	.dataf(!\ula|LessThan0~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~4 .extended_lut = "off";
defparam \ula|Mux30~4 .lut_mask = 64'h0005000505050505;
defparam \ula|Mux30~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N9
cyclonev_lcell_comb \ula|Mux14~5 (
// Equation(s):
// \ula|Mux14~5_combout  = ( \ula|ShiftLeft0~5_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (!\control|aluOp [2] & ((!\control|aluOp [1]) # (\control|aluOp [0])))) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (((!\control|aluOp [1]) # (!\control|aluOp 
// [2])))) ) ) # ( !\ula|ShiftLeft0~5_combout  & ( (!\control|aluOp [1]) # (!\control|aluOp [2]) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\control|aluOp [1]),
	.datad(!\control|aluOp [2]),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~5 .extended_lut = "off";
defparam \ula|Mux14~5 .lut_mask = 64'hFFF0FFF0F730F730;
defparam \ula|Mux14~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N11
dffeas \regmem|regMemory_rtl_0_bypass[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N15
cyclonev_lcell_comb \memToRegMux|memToRegOutput[15]~14 (
// Equation(s):
// \memToRegMux|memToRegOutput[15]~14_combout  = ( \ula|Mux16~0_combout  & ( !\control|Decoder1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[15]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[15]~14 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[15]~14 .lut_mask = 64'h00000000FF00FF00;
defparam \memToRegMux|memToRegOutput[15]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N12
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[16]~25 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[16]~25_combout  = ( !\control|in2Mux~combout  & ( (!\regmem|regMemory~1025_combout  & (((\regmem|regMemory_rtl_0|auto_generated|ram_block1a16 )))) # (\regmem|regMemory~1025_combout  & ((!\regmem|regMemory~1024_combout  & 
// ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a16 ))) # (\regmem|regMemory~1024_combout  & (\regmem|regMemory_rtl_0_bypass [27])))) ) )

	.dataa(!\regmem|regMemory~1025_combout ),
	.datab(!\regmem|regMemory_rtl_0_bypass [27]),
	.datac(!\regmem|regMemory~1024_combout ),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a16 ),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[16]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[16]~25 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[16]~25 .lut_mask = 64'h01FB01FB00000000;
defparam \ulaIn2|ulaIn2MuxOut[16]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N21
cyclonev_lcell_comb \ula|Mux15~5 (
// Equation(s):
// \ula|Mux15~5_combout  = ( \ulaIn2|ulaIn2MuxOut[16]~25_combout  & ( (!\control|aluOp [1] & (\control|aluOp [3] & ((\ulaIn1|ulaIn1MuxOut [16]) # (\control|aluOp [0])))) ) ) # ( !\ulaIn2|ulaIn2MuxOut[16]~25_combout  & ( (\control|aluOp [0] & (\control|aluOp 
// [3] & (!\control|aluOp [1] $ (!\ulaIn1|ulaIn1MuxOut [16])))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [1]),
	.datac(!\ulaIn1|ulaIn1MuxOut [16]),
	.datad(!\control|aluOp [3]),
	.datae(!\ulaIn2|ulaIn2MuxOut[16]~25_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~5 .extended_lut = "off";
defparam \ula|Mux15~5 .lut_mask = 64'h0014004C0014004C;
defparam \ula|Mux15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N15
cyclonev_lcell_comb \ula|Mux22~4 (
// Equation(s):
// \ula|Mux22~4_combout  = (\control|aluOp [2] & \control|aluOp [1])

	.dataa(!\control|aluOp [2]),
	.datab(gnd),
	.datac(!\control|aluOp [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~4 .extended_lut = "off";
defparam \ula|Mux22~4 .lut_mask = 64'h0505050505050505;
defparam \ula|Mux22~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N18
cyclonev_lcell_comb \ula|Add0~158 (
// Equation(s):
// \ula|Add0~158_combout  = ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [16] ) ) # ( !\control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [16] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [16]),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~158 .extended_lut = "off";
defparam \ula|Add0~158 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \ula|Add0~158 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N20
dffeas \regmem|regMemory_rtl_0_bypass[26] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N15
cyclonev_lcell_comb \ula|Add0~157 (
// Equation(s):
// \ula|Add0~157_combout  = ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [15] ) ) # ( !\control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [15] ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~157 .extended_lut = "off";
defparam \ula|Add0~157 .lut_mask = 64'h33333333CCCCCCCC;
defparam \ula|Add0~157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N23
dffeas \regmem|regMemory_rtl_0_bypass[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux17~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N6
cyclonev_lcell_comb \ula|Add0~156 (
// Equation(s):
// \ula|Add0~156_combout  = ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [14] ) ) # ( !\control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [14] ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~156 .extended_lut = "off";
defparam \ula|Add0~156 .lut_mask = 64'h33333333CCCCCCCC;
defparam \ula|Add0~156 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N38
dffeas \regmem|regMemory_rtl_0_bypass[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux18~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N21
cyclonev_lcell_comb \ula|Add0~155 (
// Equation(s):
// \ula|Add0~155_combout  = ( \ulaIn1|ulaIn1MuxOut [13] & ( !\control|aluOp [0] ) ) # ( !\ulaIn1|ulaIn1MuxOut [13] & ( \control|aluOp [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~155 .extended_lut = "off";
defparam \ula|Add0~155 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \ula|Add0~155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N18
cyclonev_lcell_comb \ula|Mux14~2 (
// Equation(s):
// \ula|Mux14~2_combout  = ( \ula|LessThan0~47_combout  & ( (\control|aluOp [3] & \ula|Mux14~1_combout ) ) ) # ( !\ula|LessThan0~47_combout  & ( (\control|aluOp [3] & (\ula|Mux14~1_combout  & \ula|LessThan0~46_combout )) ) )

	.dataa(!\control|aluOp [3]),
	.datab(gnd),
	.datac(!\ula|Mux14~1_combout ),
	.datad(!\ula|LessThan0~46_combout ),
	.datae(gnd),
	.dataf(!\ula|LessThan0~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~2 .extended_lut = "off";
defparam \ula|Mux14~2 .lut_mask = 64'h0005000505050505;
defparam \ula|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N33
cyclonev_lcell_comb \regmem|regMemory_rtl_0_bypass[28]~feeder (
// Equation(s):
// \regmem|regMemory_rtl_0_bypass[28]~feeder_combout  = ( \ula|Mux14~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux14~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory_rtl_0_bypass[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[28]~feeder .extended_lut = "off";
defparam \regmem|regMemory_rtl_0_bypass[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory_rtl_0_bypass[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N35
dffeas \regmem|regMemory_rtl_0_bypass[28] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N27
cyclonev_lcell_comb \ula|Add0~159 (
// Equation(s):
// \ula|Add0~159_combout  = ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [17] ) ) # ( !\control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [17] ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~159 .extended_lut = "off";
defparam \ula|Add0~159 .lut_mask = 64'h33333333CCCCCCCC;
defparam \ula|Add0~159 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N27
cyclonev_lcell_comb \regmem|regMemory_rtl_0_bypass[29]~feeder (
// Equation(s):
// \regmem|regMemory_rtl_0_bypass[29]~feeder_combout  = ( \ula|Mux13~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory_rtl_0_bypass[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[29]~feeder .extended_lut = "off";
defparam \regmem|regMemory_rtl_0_bypass[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory_rtl_0_bypass[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N29
dffeas \regmem|regMemory_rtl_0_bypass[29] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory_rtl_0_bypass[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N18
cyclonev_lcell_comb \regmem|regMemory~498feeder (
// Equation(s):
// \regmem|regMemory~498feeder_combout  = ( \ula|Mux13~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~498feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~498feeder .extended_lut = "off";
defparam \regmem|regMemory~498feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~498feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N20
dffeas \regmem|regMemory~498 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~498feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~498 .is_wysiwyg = "true";
defparam \regmem|regMemory~498 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N24
cyclonev_lcell_comb \regmem|regMemory~466feeder (
// Equation(s):
// \regmem|regMemory~466feeder_combout  = ( \ula|Mux13~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~466feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~466feeder .extended_lut = "off";
defparam \regmem|regMemory~466feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~466feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N26
dffeas \regmem|regMemory~466 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~466feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~466 .is_wysiwyg = "true";
defparam \regmem|regMemory~466 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N55
dffeas \regmem|regMemory~434 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~434 .is_wysiwyg = "true";
defparam \regmem|regMemory~434 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N0
cyclonev_lcell_comb \regmem|regMemory~370feeder (
// Equation(s):
// \regmem|regMemory~370feeder_combout  = ( \ula|Mux13~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~370feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~370feeder .extended_lut = "off";
defparam \regmem|regMemory~370feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~370feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N2
dffeas \regmem|regMemory~370 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~370feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~370 .is_wysiwyg = "true";
defparam \regmem|regMemory~370 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N9
cyclonev_lcell_comb \regmem|regMemory~306feeder (
// Equation(s):
// \regmem|regMemory~306feeder_combout  = ( \ula|Mux13~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~306feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~306feeder .extended_lut = "off";
defparam \regmem|regMemory~306feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~306feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N11
dffeas \regmem|regMemory~306 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~306feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~306 .is_wysiwyg = "true";
defparam \regmem|regMemory~306 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y6_N26
dffeas \regmem|regMemory~338 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~338 .is_wysiwyg = "true";
defparam \regmem|regMemory~338 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N18
cyclonev_lcell_comb \regmem|regMemory~274feeder (
// Equation(s):
// \regmem|regMemory~274feeder_combout  = ( \ula|Mux13~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~274feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~274feeder .extended_lut = "off";
defparam \regmem|regMemory~274feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~274feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N20
dffeas \regmem|regMemory~274 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~274feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~274 .is_wysiwyg = "true";
defparam \regmem|regMemory~274 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N12
cyclonev_lcell_comb \regmem|regMemory~1671 (
// Equation(s):
// \regmem|regMemory~1671_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~274_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory~306_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & 
// ((\regmem|regMemory~338_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~370_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~370_q ),
	.datab(!\regmem|regMemory~306_q ),
	.datac(!\regmem|regMemory~338_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~274_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1671_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1671 .extended_lut = "on";
defparam \regmem|regMemory~1671 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regmem|regMemory~1671 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N55
dffeas \regmem|regMemory~402 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~402 .is_wysiwyg = "true";
defparam \regmem|regMemory~402 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N24
cyclonev_lcell_comb \regmem|regMemory~1132 (
// Equation(s):
// \regmem|regMemory~1132_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1671_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1671_combout  & 
// (\regmem|regMemory~402_q )) # (\regmem|regMemory~1671_combout  & ((\regmem|regMemory~434_q )))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1671_combout ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1671_combout  & ((\regmem|regMemory~466_q ))) # (\regmem|regMemory~1671_combout  & (\regmem|regMemory~498_q ))))) ) )

	.dataa(!\regmem|regMemory~498_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~466_q ),
	.datad(!\regmem|regMemory~434_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1671_combout ),
	.datag(!\regmem|regMemory~402_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1132 .extended_lut = "on";
defparam \regmem|regMemory~1132 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regmem|regMemory~1132 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N19
dffeas \regmem|regMemory~690 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~690 .is_wysiwyg = "true";
defparam \regmem|regMemory~690 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N18
cyclonev_lcell_comb \regmem|regMemory~722feeder (
// Equation(s):
// \regmem|regMemory~722feeder_combout  = ( \ula|Mux13~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~722feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~722feeder .extended_lut = "off";
defparam \regmem|regMemory~722feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~722feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N19
dffeas \regmem|regMemory~722 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~722feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~722 .is_wysiwyg = "true";
defparam \regmem|regMemory~722 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N44
dffeas \regmem|regMemory~754 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~754 .is_wysiwyg = "true";
defparam \regmem|regMemory~754 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N0
cyclonev_lcell_comb \regmem|regMemory~626feeder (
// Equation(s):
// \regmem|regMemory~626feeder_combout  = ( \ula|Mux13~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~626feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~626feeder .extended_lut = "off";
defparam \regmem|regMemory~626feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~626feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N2
dffeas \regmem|regMemory~626 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~626feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~626 .is_wysiwyg = "true";
defparam \regmem|regMemory~626 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N27
cyclonev_lcell_comb \regmem|regMemory~562feeder (
// Equation(s):
// \regmem|regMemory~562feeder_combout  = ( \ula|Mux13~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~562feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~562feeder .extended_lut = "off";
defparam \regmem|regMemory~562feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~562feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N29
dffeas \regmem|regMemory~562 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~562feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~562 .is_wysiwyg = "true";
defparam \regmem|regMemory~562 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N24
cyclonev_lcell_comb \regmem|regMemory~594feeder (
// Equation(s):
// \regmem|regMemory~594feeder_combout  = ( \ula|Mux13~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~594feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~594feeder .extended_lut = "off";
defparam \regmem|regMemory~594feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~594feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N25
dffeas \regmem|regMemory~594 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~594feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~594 .is_wysiwyg = "true";
defparam \regmem|regMemory~594 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N43
dffeas \regmem|regMemory~530 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~530 .is_wysiwyg = "true";
defparam \regmem|regMemory~530 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N18
cyclonev_lcell_comb \regmem|regMemory~1675 (
// Equation(s):
// \regmem|regMemory~1675_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~530_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~562_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~594_q ))) # (\intMem|instruction [16] & 
// (\regmem|regMemory~626_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~626_q ),
	.datab(!\regmem|regMemory~562_q ),
	.datac(!\regmem|regMemory~594_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~530_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1675_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1675 .extended_lut = "on";
defparam \regmem|regMemory~1675 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regmem|regMemory~1675 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N31
dffeas \regmem|regMemory~658 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~658 .is_wysiwyg = "true";
defparam \regmem|regMemory~658 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N42
cyclonev_lcell_comb \regmem|regMemory~1136 (
// Equation(s):
// \regmem|regMemory~1136_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1675_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1675_combout  & ((\regmem|regMemory~658_q 
// ))) # (\regmem|regMemory~1675_combout  & (\regmem|regMemory~690_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1675_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1675_combout  & (\regmem|regMemory~722_q )) # (\regmem|regMemory~1675_combout  & ((\regmem|regMemory~754_q )))))) ) )

	.dataa(!\regmem|regMemory~690_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~722_q ),
	.datad(!\regmem|regMemory~754_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1675_combout ),
	.datag(!\regmem|regMemory~658_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1136 .extended_lut = "on";
defparam \regmem|regMemory~1136 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regmem|regMemory~1136 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N59
dffeas \regmem|regMemory~946 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~946 .is_wysiwyg = "true";
defparam \regmem|regMemory~946 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N41
dffeas \regmem|regMemory~978 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~978 .is_wysiwyg = "true";
defparam \regmem|regMemory~978 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N14
dffeas \regmem|regMemory~1010 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~1010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~1010 .is_wysiwyg = "true";
defparam \regmem|regMemory~1010 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N17
dffeas \regmem|regMemory~882 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~882 .is_wysiwyg = "true";
defparam \regmem|regMemory~882 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N22
dffeas \regmem|regMemory~850 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~850 .is_wysiwyg = "true";
defparam \regmem|regMemory~850 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N58
dffeas \regmem|regMemory~818 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~818 .is_wysiwyg = "true";
defparam \regmem|regMemory~818 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N58
dffeas \regmem|regMemory~786 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~786 .is_wysiwyg = "true";
defparam \regmem|regMemory~786 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N54
cyclonev_lcell_comb \regmem|regMemory~1679 (
// Equation(s):
// \regmem|regMemory~1679_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction [16] & (\regmem|regMemory~786_q )) # (\intMem|instruction [16] & ((\regmem|regMemory~818_q )))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & (((\regmem|regMemory~850_q )))) # (\intMem|instruction [16] & 
// (\regmem|regMemory~882_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction [16]))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~882_q ),
	.datac(!\regmem|regMemory~850_q ),
	.datad(!\intMem|instruction [16]),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~818_q ),
	.datag(!\regmem|regMemory~786_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1679_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1679 .extended_lut = "on";
defparam \regmem|regMemory~1679 .lut_mask = 64'h0A550A770AFF0A77;
defparam \regmem|regMemory~1679 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N5
dffeas \regmem|regMemory~914 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~914 .is_wysiwyg = "true";
defparam \regmem|regMemory~914 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N12
cyclonev_lcell_comb \regmem|regMemory~1140 (
// Equation(s):
// \regmem|regMemory~1140_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1679_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1679_combout  & 
// ((\regmem|regMemory~914_q ))) # (\regmem|regMemory~1679_combout  & (\regmem|regMemory~946_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1679_combout ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1679_combout  & (\regmem|regMemory~978_q )) # (\regmem|regMemory~1679_combout  & ((\regmem|regMemory~1010_q )))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~946_q ),
	.datac(!\regmem|regMemory~978_q ),
	.datad(!\regmem|regMemory~1010_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1679_combout ),
	.datag(!\regmem|regMemory~914_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1140 .extended_lut = "on";
defparam \regmem|regMemory~1140 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regmem|regMemory~1140 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N38
dffeas \regmem|regMemory~242 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~242 .is_wysiwyg = "true";
defparam \regmem|regMemory~242 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N56
dffeas \regmem|regMemory~210 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~210 .is_wysiwyg = "true";
defparam \regmem|regMemory~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N52
dffeas \regmem|regMemory~178 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux13~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~178 .is_wysiwyg = "true";
defparam \regmem|regMemory~178 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N33
cyclonev_lcell_comb \regmem|regMemory~114feeder (
// Equation(s):
// \regmem|regMemory~114feeder_combout  = ( \ula|Mux13~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~114feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~114feeder .extended_lut = "off";
defparam \regmem|regMemory~114feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~114feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N35
dffeas \regmem|regMemory~114 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~114 .is_wysiwyg = "true";
defparam \regmem|regMemory~114 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N57
cyclonev_lcell_comb \regmem|regMemory~50feeder (
// Equation(s):
// \regmem|regMemory~50feeder_combout  = ( \ula|Mux13~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~50feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~50feeder .extended_lut = "off";
defparam \regmem|regMemory~50feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~50feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N58
dffeas \regmem|regMemory~50 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~50feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~50 .is_wysiwyg = "true";
defparam \regmem|regMemory~50 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N51
cyclonev_lcell_comb \regmem|regMemory~82feeder (
// Equation(s):
// \regmem|regMemory~82feeder_combout  = ( \ula|Mux13~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~82feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~82feeder .extended_lut = "off";
defparam \regmem|regMemory~82feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~82feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N53
dffeas \regmem|regMemory~82 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~82 .is_wysiwyg = "true";
defparam \regmem|regMemory~82 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N48
cyclonev_lcell_comb \regmem|regMemory~18feeder (
// Equation(s):
// \regmem|regMemory~18feeder_combout  = ( \ula|Mux13~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~18feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~18feeder .extended_lut = "off";
defparam \regmem|regMemory~18feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~18feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N49
dffeas \regmem|regMemory~18 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~18 .is_wysiwyg = "true";
defparam \regmem|regMemory~18 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N42
cyclonev_lcell_comb \regmem|regMemory~1667 (
// Equation(s):
// \regmem|regMemory~1667_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~18_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~50_q )))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~82_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~114_q )))) ) )

	.dataa(!\regmem|regMemory~114_q ),
	.datab(!\regmem|regMemory~50_q ),
	.datac(!\regmem|regMemory~82_q ),
	.datad(!\intMem|instruction[16]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~18_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1667_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1667 .extended_lut = "on";
defparam \regmem|regMemory~1667 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regmem|regMemory~1667 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N9
cyclonev_lcell_comb \regmem|regMemory~146feeder (
// Equation(s):
// \regmem|regMemory~146feeder_combout  = ( \ula|Mux13~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~146feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~146feeder .extended_lut = "off";
defparam \regmem|regMemory~146feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~146feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N10
dffeas \regmem|regMemory~146 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~146feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~146 .is_wysiwyg = "true";
defparam \regmem|regMemory~146 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N36
cyclonev_lcell_comb \regmem|regMemory~1128 (
// Equation(s):
// \regmem|regMemory~1128_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1667_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1667_combout  & (\regmem|regMemory~146_q )) # 
// (\regmem|regMemory~1667_combout  & ((\regmem|regMemory~178_q )))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1667_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\regmem|regMemory~1667_combout  & ((\regmem|regMemory~210_q ))) # (\regmem|regMemory~1667_combout  & (\regmem|regMemory~242_q ))))) ) )

	.dataa(!\regmem|regMemory~242_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~210_q ),
	.datad(!\regmem|regMemory~178_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1667_combout ),
	.datag(!\regmem|regMemory~146_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1128 .extended_lut = "on";
defparam \regmem|regMemory~1128 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regmem|regMemory~1128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N30
cyclonev_lcell_comb \regmem|regMemory~1144 (
// Equation(s):
// \regmem|regMemory~1144_combout  = ( \regmem|regMemory~1140_combout  & ( \regmem|regMemory~1128_combout  & ( (!\intMem|instruction[20]~DUPLICATE_q  & ((!\intMem|instruction [19]) # ((\regmem|regMemory~1132_combout )))) # 
// (\intMem|instruction[20]~DUPLICATE_q  & (((\regmem|regMemory~1136_combout )) # (\intMem|instruction [19]))) ) ) ) # ( !\regmem|regMemory~1140_combout  & ( \regmem|regMemory~1128_combout  & ( (!\intMem|instruction[20]~DUPLICATE_q  & ((!\intMem|instruction 
// [19]) # ((\regmem|regMemory~1132_combout )))) # (\intMem|instruction[20]~DUPLICATE_q  & (!\intMem|instruction [19] & ((\regmem|regMemory~1136_combout )))) ) ) ) # ( \regmem|regMemory~1140_combout  & ( !\regmem|regMemory~1128_combout  & ( 
// (!\intMem|instruction[20]~DUPLICATE_q  & (\intMem|instruction [19] & (\regmem|regMemory~1132_combout ))) # (\intMem|instruction[20]~DUPLICATE_q  & (((\regmem|regMemory~1136_combout )) # (\intMem|instruction [19]))) ) ) ) # ( 
// !\regmem|regMemory~1140_combout  & ( !\regmem|regMemory~1128_combout  & ( (!\intMem|instruction[20]~DUPLICATE_q  & (\intMem|instruction [19] & (\regmem|regMemory~1132_combout ))) # (\intMem|instruction[20]~DUPLICATE_q  & (!\intMem|instruction [19] & 
// ((\regmem|regMemory~1136_combout )))) ) ) )

	.dataa(!\intMem|instruction[20]~DUPLICATE_q ),
	.datab(!\intMem|instruction [19]),
	.datac(!\regmem|regMemory~1132_combout ),
	.datad(!\regmem|regMemory~1136_combout ),
	.datae(!\regmem|regMemory~1140_combout ),
	.dataf(!\regmem|regMemory~1128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1144 .extended_lut = "off";
defparam \regmem|regMemory~1144 .lut_mask = 64'h024613578ACE9BDF;
defparam \regmem|regMemory~1144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N6
cyclonev_lcell_comb \ulaIn1|Mux18~0 (
// Equation(s):
// \ulaIn1|Mux18~0_combout  = ( \regmem|regMemory~1144_combout  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\intMem|instruction [15]))) ) ) # ( !\regmem|regMemory~1144_combout  & ( (\control|in1Mux [0] & (\intMem|instruction [15] & 
// !\control|in1Mux [1])) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(gnd),
	.datac(!\intMem|instruction [15]),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory~1144_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux18~0 .extended_lut = "off";
defparam \ulaIn1|Mux18~0 .lut_mask = 64'h05000500AF00AF00;
defparam \ulaIn1|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N51
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[18] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [18] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux18~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|ulaIn1MuxOut [18] ) )

	.dataa(!\ulaIn1|Mux18~0_combout ),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[18] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[18] .lut_mask = 64'h0F0F0F0F55555555;
defparam \ulaIn1|ulaIn1MuxOut[18] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N3
cyclonev_lcell_comb \ula|Add0~160 (
// Equation(s):
// \ula|Add0~160_combout  = ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [18] ) ) # ( !\control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~160 .extended_lut = "off";
defparam \ula|Add0~160 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \ula|Add0~160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N24
cyclonev_lcell_comb \memToRegMux|memToRegOutput[19]~18 (
// Equation(s):
// \memToRegMux|memToRegOutput[19]~18_combout  = ( \ula|Mux12~5_combout  & ( !\control|Decoder1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ula|Mux12~5_combout ),
	.dataf(!\control|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[19]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[19]~18 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[19]~18 .lut_mask = 64'h0000FFFF00000000;
defparam \memToRegMux|memToRegOutput[19]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N2
dffeas \regmem|regMemory~484 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux27~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~484 .is_wysiwyg = "true";
defparam \regmem|regMemory~484 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N2
dffeas \regmem|regMemory~420 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux27~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~420 .is_wysiwyg = "true";
defparam \regmem|regMemory~420 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N28
dffeas \regmem|regMemory~452 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux27~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~452 .is_wysiwyg = "true";
defparam \regmem|regMemory~452 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N36
cyclonev_lcell_comb \regmem|regMemory~356feeder (
// Equation(s):
// \regmem|regMemory~356feeder_combout  = ( \ula|Mux27~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~356feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~356feeder .extended_lut = "off";
defparam \regmem|regMemory~356feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~356feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N38
dffeas \regmem|regMemory~356 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~356feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~356 .is_wysiwyg = "true";
defparam \regmem|regMemory~356 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N13
dffeas \regmem|regMemory~292 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux27~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~292 .is_wysiwyg = "true";
defparam \regmem|regMemory~292 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N56
dffeas \regmem|regMemory~324 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux27~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~324 .is_wysiwyg = "true";
defparam \regmem|regMemory~324 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N18
cyclonev_lcell_comb \regmem|regMemory~260feeder (
// Equation(s):
// \regmem|regMemory~260feeder_combout  = ( \ula|Mux27~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~260feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~260feeder .extended_lut = "off";
defparam \regmem|regMemory~260feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~260feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N19
dffeas \regmem|regMemory~260 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~260feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~260 .is_wysiwyg = "true";
defparam \regmem|regMemory~260 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N9
cyclonev_lcell_comb \regmem|regMemory~1895 (
// Equation(s):
// \regmem|regMemory~1895_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~260_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~292_q )))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~324_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~356_q )))) ) )

	.dataa(!\regmem|regMemory~356_q ),
	.datab(!\regmem|regMemory~292_q ),
	.datac(!\regmem|regMemory~324_q ),
	.datad(!\intMem|instruction[16]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~260_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1895_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1895 .extended_lut = "on";
defparam \regmem|regMemory~1895 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regmem|regMemory~1895 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N4
dffeas \regmem|regMemory~388 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux27~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~388 .is_wysiwyg = "true";
defparam \regmem|regMemory~388 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N0
cyclonev_lcell_comb \regmem|regMemory~1370 (
// Equation(s):
// \regmem|regMemory~1370_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1895_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1895_combout  & 
// ((\regmem|regMemory~388_q ))) # (\regmem|regMemory~1895_combout  & (\regmem|regMemory~420_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1895_combout )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1895_combout  & ((\regmem|regMemory~452_q ))) # (\regmem|regMemory~1895_combout  & (\regmem|regMemory~484_q ))))) ) )

	.dataa(!\regmem|regMemory~484_q ),
	.datab(!\regmem|regMemory~420_q ),
	.datac(!\regmem|regMemory~452_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1895_combout ),
	.datag(!\regmem|regMemory~388_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1370_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1370 .extended_lut = "on";
defparam \regmem|regMemory~1370 .lut_mask = 64'h000F000FFF33FF55;
defparam \regmem|regMemory~1370 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N44
dffeas \regmem|regMemory~740 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux27~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~740 .is_wysiwyg = "true";
defparam \regmem|regMemory~740 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N1
dffeas \regmem|regMemory~708 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux27~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~708 .is_wysiwyg = "true";
defparam \regmem|regMemory~708 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N40
dffeas \regmem|regMemory~676 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux27~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~676 .is_wysiwyg = "true";
defparam \regmem|regMemory~676 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N37
dffeas \regmem|regMemory~612 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux27~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~612 .is_wysiwyg = "true";
defparam \regmem|regMemory~612 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N52
dffeas \regmem|regMemory~580 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux27~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~580 .is_wysiwyg = "true";
defparam \regmem|regMemory~580 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N16
dffeas \regmem|regMemory~548 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux27~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~548 .is_wysiwyg = "true";
defparam \regmem|regMemory~548 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N25
dffeas \regmem|regMemory~516 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux27~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~516 .is_wysiwyg = "true";
defparam \regmem|regMemory~516 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N42
cyclonev_lcell_comb \regmem|regMemory~1899 (
// Equation(s):
// \regmem|regMemory~1899_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~516_q  & (!\intMem|instruction[18]~DUPLICATE_q ))))) # (\intMem|instruction[16]~DUPLICATE_q  & ((((\regmem|regMemory~548_q ) # 
// (\intMem|instruction[18]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~580_q  & (!\intMem|instruction[18]~DUPLICATE_q ))))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// ((((\intMem|instruction[18]~DUPLICATE_q ))) # (\regmem|regMemory~612_q ))) ) )

	.dataa(!\intMem|instruction[16]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~612_q ),
	.datac(!\regmem|regMemory~580_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~548_q ),
	.datag(!\regmem|regMemory~516_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1899_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1899 .extended_lut = "on";
defparam \regmem|regMemory~1899 .lut_mask = 64'h0A551B555F551B55;
defparam \regmem|regMemory~1899 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N8
dffeas \regmem|regMemory~644 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux27~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~644 .is_wysiwyg = "true";
defparam \regmem|regMemory~644 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N42
cyclonev_lcell_comb \regmem|regMemory~1374 (
// Equation(s):
// \regmem|regMemory~1374_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1899_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1899_combout  & (\regmem|regMemory~644_q )) 
// # (\regmem|regMemory~1899_combout  & ((\regmem|regMemory~676_q )))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1899_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\regmem|regMemory~1899_combout  & ((\regmem|regMemory~708_q ))) # (\regmem|regMemory~1899_combout  & (\regmem|regMemory~740_q ))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~740_q ),
	.datac(!\regmem|regMemory~708_q ),
	.datad(!\regmem|regMemory~676_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1899_combout ),
	.datag(!\regmem|regMemory~644_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1374_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1374 .extended_lut = "on";
defparam \regmem|regMemory~1374 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regmem|regMemory~1374 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N2
dffeas \regmem|regMemory~228 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux27~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~228 .is_wysiwyg = "true";
defparam \regmem|regMemory~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N19
dffeas \regmem|regMemory~196 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux27~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~196 .is_wysiwyg = "true";
defparam \regmem|regMemory~196 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N18
cyclonev_lcell_comb \regmem|regMemory~164feeder (
// Equation(s):
// \regmem|regMemory~164feeder_combout  = ( \ula|Mux27~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~164feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~164feeder .extended_lut = "off";
defparam \regmem|regMemory~164feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~164feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N19
dffeas \regmem|regMemory~164 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~164feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~164 .is_wysiwyg = "true";
defparam \regmem|regMemory~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N7
dffeas \regmem|regMemory~100 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux27~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~100 .is_wysiwyg = "true";
defparam \regmem|regMemory~100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N30
cyclonev_lcell_comb \regmem|regMemory~36feeder (
// Equation(s):
// \regmem|regMemory~36feeder_combout  = ( \ula|Mux27~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~36feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~36feeder .extended_lut = "off";
defparam \regmem|regMemory~36feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~36feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N32
dffeas \regmem|regMemory~36 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~36feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~36 .is_wysiwyg = "true";
defparam \regmem|regMemory~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N4
dffeas \regmem|regMemory~68 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux27~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~68 .is_wysiwyg = "true";
defparam \regmem|regMemory~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N10
dffeas \regmem|regMemory~4 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux27~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~4 .is_wysiwyg = "true";
defparam \regmem|regMemory~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N6
cyclonev_lcell_comb \regmem|regMemory~1891 (
// Equation(s):
// \regmem|regMemory~1891_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~4_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~36_q )))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~68_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~100_q )))) ) )

	.dataa(!\regmem|regMemory~100_q ),
	.datab(!\regmem|regMemory~36_q ),
	.datac(!\regmem|regMemory~68_q ),
	.datad(!\intMem|instruction[16]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1891_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1891 .extended_lut = "on";
defparam \regmem|regMemory~1891 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regmem|regMemory~1891 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N24
cyclonev_lcell_comb \regmem|regMemory~132feeder (
// Equation(s):
// \regmem|regMemory~132feeder_combout  = ( \ula|Mux27~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~132feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~132feeder .extended_lut = "off";
defparam \regmem|regMemory~132feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~132feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y9_N25
dffeas \regmem|regMemory~132 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~132feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~132 .is_wysiwyg = "true";
defparam \regmem|regMemory~132 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N0
cyclonev_lcell_comb \regmem|regMemory~1366 (
// Equation(s):
// \regmem|regMemory~1366_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1891_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1891_combout  & 
// (\regmem|regMemory~132_q )) # (\regmem|regMemory~1891_combout  & ((\regmem|regMemory~164_q )))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1891_combout ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1891_combout  & ((\regmem|regMemory~196_q ))) # (\regmem|regMemory~1891_combout  & (\regmem|regMemory~228_q ))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~228_q ),
	.datac(!\regmem|regMemory~196_q ),
	.datad(!\regmem|regMemory~164_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1891_combout ),
	.datag(!\regmem|regMemory~132_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1366_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1366 .extended_lut = "on";
defparam \regmem|regMemory~1366 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regmem|regMemory~1366 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N44
dffeas \regmem|regMemory~996 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux27~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~996 .is_wysiwyg = "true";
defparam \regmem|regMemory~996 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N47
dffeas \regmem|regMemory~932 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux27~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~932 .is_wysiwyg = "true";
defparam \regmem|regMemory~932 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N26
dffeas \regmem|regMemory~964 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux27~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~964 .is_wysiwyg = "true";
defparam \regmem|regMemory~964 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N31
dffeas \regmem|regMemory~868 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux27~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~868 .is_wysiwyg = "true";
defparam \regmem|regMemory~868 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N24
cyclonev_lcell_comb \regmem|regMemory~804feeder (
// Equation(s):
// \regmem|regMemory~804feeder_combout  = ( \ula|Mux27~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~804feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~804feeder .extended_lut = "off";
defparam \regmem|regMemory~804feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~804feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N26
dffeas \regmem|regMemory~804 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~804feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~804 .is_wysiwyg = "true";
defparam \regmem|regMemory~804 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N52
dffeas \regmem|regMemory~836 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux27~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~836 .is_wysiwyg = "true";
defparam \regmem|regMemory~836 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N48
cyclonev_lcell_comb \regmem|regMemory~772feeder (
// Equation(s):
// \regmem|regMemory~772feeder_combout  = ( \ula|Mux27~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~772feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~772feeder .extended_lut = "off";
defparam \regmem|regMemory~772feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~772feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N50
dffeas \regmem|regMemory~772 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~772feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~772 .is_wysiwyg = "true";
defparam \regmem|regMemory~772 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N30
cyclonev_lcell_comb \regmem|regMemory~1903 (
// Equation(s):
// \regmem|regMemory~1903_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~772_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory~804_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & 
// ((\regmem|regMemory~836_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~868_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~868_q ),
	.datab(!\regmem|regMemory~804_q ),
	.datac(!\regmem|regMemory~836_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~772_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1903_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1903 .extended_lut = "on";
defparam \regmem|regMemory~1903 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regmem|regMemory~1903 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N24
cyclonev_lcell_comb \regmem|regMemory~900feeder (
// Equation(s):
// \regmem|regMemory~900feeder_combout  = ( \ula|Mux27~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~900feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~900feeder .extended_lut = "off";
defparam \regmem|regMemory~900feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~900feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N25
dffeas \regmem|regMemory~900 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~900feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~900 .is_wysiwyg = "true";
defparam \regmem|regMemory~900 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N42
cyclonev_lcell_comb \regmem|regMemory~1378 (
// Equation(s):
// \regmem|regMemory~1378_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1903_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1903_combout  & 
// ((\regmem|regMemory~900_q ))) # (\regmem|regMemory~1903_combout  & (\regmem|regMemory~932_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1903_combout )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1903_combout  & ((\regmem|regMemory~964_q ))) # (\regmem|regMemory~1903_combout  & (\regmem|regMemory~996_q ))))) ) )

	.dataa(!\regmem|regMemory~996_q ),
	.datab(!\regmem|regMemory~932_q ),
	.datac(!\regmem|regMemory~964_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1903_combout ),
	.datag(!\regmem|regMemory~900_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1378_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1378 .extended_lut = "on";
defparam \regmem|regMemory~1378 .lut_mask = 64'h000F000FFF33FF55;
defparam \regmem|regMemory~1378 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N9
cyclonev_lcell_comb \regmem|regMemory~1382 (
// Equation(s):
// \regmem|regMemory~1382_combout  = ( \regmem|regMemory~1366_combout  & ( \regmem|regMemory~1378_combout  & ( (!\intMem|instruction[20]~DUPLICATE_q  & (((!\intMem|instruction [19])) # (\regmem|regMemory~1370_combout ))) # 
// (\intMem|instruction[20]~DUPLICATE_q  & (((\intMem|instruction [19]) # (\regmem|regMemory~1374_combout )))) ) ) ) # ( !\regmem|regMemory~1366_combout  & ( \regmem|regMemory~1378_combout  & ( (!\intMem|instruction[20]~DUPLICATE_q  & 
// (\regmem|regMemory~1370_combout  & ((\intMem|instruction [19])))) # (\intMem|instruction[20]~DUPLICATE_q  & (((\intMem|instruction [19]) # (\regmem|regMemory~1374_combout )))) ) ) ) # ( \regmem|regMemory~1366_combout  & ( !\regmem|regMemory~1378_combout  
// & ( (!\intMem|instruction[20]~DUPLICATE_q  & (((!\intMem|instruction [19])) # (\regmem|regMemory~1370_combout ))) # (\intMem|instruction[20]~DUPLICATE_q  & (((\regmem|regMemory~1374_combout  & !\intMem|instruction [19])))) ) ) ) # ( 
// !\regmem|regMemory~1366_combout  & ( !\regmem|regMemory~1378_combout  & ( (!\intMem|instruction[20]~DUPLICATE_q  & (\regmem|regMemory~1370_combout  & ((\intMem|instruction [19])))) # (\intMem|instruction[20]~DUPLICATE_q  & 
// (((\regmem|regMemory~1374_combout  & !\intMem|instruction [19])))) ) ) )

	.dataa(!\intMem|instruction[20]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~1370_combout ),
	.datac(!\regmem|regMemory~1374_combout ),
	.datad(!\intMem|instruction [19]),
	.datae(!\regmem|regMemory~1366_combout ),
	.dataf(!\regmem|regMemory~1378_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1382_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1382 .extended_lut = "off";
defparam \regmem|regMemory~1382 .lut_mask = 64'h0522AF220577AF77;
defparam \regmem|regMemory~1382 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N57
cyclonev_lcell_comb \ulaIn1|Mux4~0 (
// Equation(s):
// \ulaIn1|Mux4~0_combout  = ( \regmem|regMemory~1382_combout  & ( ((!\control|in1Mux [0] & !\control|in1Mux [1])) # (\intMem|instruction[4]~DUPLICATE_q ) ) ) # ( !\regmem|regMemory~1382_combout  & ( (\intMem|instruction[4]~DUPLICATE_q  & ((\control|in1Mux 
// [1]) # (\control|in1Mux [0]))) ) )

	.dataa(!\intMem|instruction[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\control|in1Mux [0]),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory~1382_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux4~0 .extended_lut = "off";
defparam \ulaIn1|Mux4~0 .lut_mask = 64'h05550555F555F555;
defparam \ulaIn1|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N54
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[4] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [4] = ( \ulaIn1|Mux4~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [4]) # (\ulaIn1|Mux32~0_combout ) ) ) # ( !\ulaIn1|Mux4~0_combout  & ( (!\ulaIn1|Mux32~0_combout  & \ulaIn1|ulaIn1MuxOut [4]) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|Mux32~0_combout ),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [4]),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[4] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[4] .lut_mask = 64'h00CC00CC33FF33FF;
defparam \ulaIn1|ulaIn1MuxOut[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N12
cyclonev_lcell_comb \ula|Mux14~9 (
// Equation(s):
// \ula|Mux14~9_combout  = ( \control|aluOp [1] & ( \ulaIn1|ulaIn1MuxOut [31] & ( !\control|aluOp [0] ) ) )

	.dataa(!\control|aluOp [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control|aluOp [1]),
	.dataf(!\ulaIn1|ulaIn1MuxOut [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~9 .extended_lut = "off";
defparam \ula|Mux14~9 .lut_mask = 64'h000000000000AAAA;
defparam \ula|Mux14~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N38
dffeas \regmem|regMemory_rtl_0_bypass[31] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux11~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N21
cyclonev_lcell_comb \ula|Add0~162 (
// Equation(s):
// \ula|Add0~162_combout  = ( \ulaIn1|ulaIn1MuxOut [20] & ( !\control|aluOp [0] ) ) # ( !\ulaIn1|ulaIn1MuxOut [20] & ( \control|aluOp [0] ) )

	.dataa(gnd),
	.datab(!\control|aluOp [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~162 .extended_lut = "off";
defparam \ula|Add0~162 .lut_mask = 64'h33333333CCCCCCCC;
defparam \ula|Add0~162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N18
cyclonev_lcell_comb \ula|Mux3~2 (
// Equation(s):
// \ula|Mux3~2_combout  = ( \control|aluOp [1] & ( !\control|aluOp [3] & ( (!\control|aluOp [2] & (((!\ula|ShiftLeft0~5_combout ) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout )) # (\control|aluOp [0]))) ) ) ) # ( !\control|aluOp [1] & ( !\control|aluOp [3] & ( 
// (!\control|aluOp [2] & ((!\control|aluOp [0]) # (!\ula|ShiftLeft0~5_combout ))) ) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\control|aluOp [2]),
	.datad(!\ula|ShiftLeft0~5_combout ),
	.datae(!\control|aluOp [1]),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~2 .extended_lut = "off";
defparam \ula|Mux3~2 .lut_mask = 64'hF0A0F07000000000;
defparam \ula|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N37
dffeas \regmem|regMemory~693 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~693 .is_wysiwyg = "true";
defparam \regmem|regMemory~693 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N25
dffeas \regmem|regMemory~725 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~725 .is_wysiwyg = "true";
defparam \regmem|regMemory~725 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N1
dffeas \regmem|regMemory~757 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~757 .is_wysiwyg = "true";
defparam \regmem|regMemory~757 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N9
cyclonev_lcell_comb \regmem|regMemory~629feeder (
// Equation(s):
// \regmem|regMemory~629feeder_combout  = ( \ula|Mux10~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~629feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~629feeder .extended_lut = "off";
defparam \regmem|regMemory~629feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~629feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N11
dffeas \regmem|regMemory~629 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~629feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~629 .is_wysiwyg = "true";
defparam \regmem|regMemory~629 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N7
dffeas \regmem|regMemory~597 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~597 .is_wysiwyg = "true";
defparam \regmem|regMemory~597 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N15
cyclonev_lcell_comb \regmem|regMemory~565feeder (
// Equation(s):
// \regmem|regMemory~565feeder_combout  = ( \ula|Mux10~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~565feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~565feeder .extended_lut = "off";
defparam \regmem|regMemory~565feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~565feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N17
dffeas \regmem|regMemory~565 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~565feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~565 .is_wysiwyg = "true";
defparam \regmem|regMemory~565 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N46
dffeas \regmem|regMemory~533 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~533 .is_wysiwyg = "true";
defparam \regmem|regMemory~533 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N54
cyclonev_lcell_comb \regmem|regMemory~1627 (
// Equation(s):
// \regmem|regMemory~1627_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction [18] & (((!\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~533_q )) # (\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~565_q )))))) # 
// (\intMem|instruction [18] & ((((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction [18] & (((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~597_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory~629_q ))))) # (\intMem|instruction [18] & ((((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\intMem|instruction [18]),
	.datab(!\regmem|regMemory~629_q ),
	.datac(!\regmem|regMemory~597_q ),
	.datad(!\regmem|regMemory~565_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~533_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1627_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1627 .extended_lut = "on";
defparam \regmem|regMemory~1627 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regmem|regMemory~1627 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N33
cyclonev_lcell_comb \regmem|regMemory~661feeder (
// Equation(s):
// \regmem|regMemory~661feeder_combout  = ( \ula|Mux10~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~661feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~661feeder .extended_lut = "off";
defparam \regmem|regMemory~661feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~661feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N34
dffeas \regmem|regMemory~661 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~661feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~661 .is_wysiwyg = "true";
defparam \regmem|regMemory~661 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N54
cyclonev_lcell_comb \regmem|regMemory~1085 (
// Equation(s):
// \regmem|regMemory~1085_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction [18] & ((((\regmem|regMemory~1627_combout ))))) # (\intMem|instruction [18] & (((!\regmem|regMemory~1627_combout  & ((\regmem|regMemory~661_q ))) # 
// (\regmem|regMemory~1627_combout  & (\regmem|regMemory~693_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction [18] & (((\regmem|regMemory~1627_combout )))) # (\intMem|instruction [18] & ((!\regmem|regMemory~1627_combout  & 
// (\regmem|regMemory~725_q )) # (\regmem|regMemory~1627_combout  & ((\regmem|regMemory~757_q )))))) ) )

	.dataa(!\regmem|regMemory~693_q ),
	.datab(!\intMem|instruction [18]),
	.datac(!\regmem|regMemory~725_q ),
	.datad(!\regmem|regMemory~757_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1627_combout ),
	.datag(!\regmem|regMemory~661_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1085_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1085 .extended_lut = "on";
defparam \regmem|regMemory~1085 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regmem|regMemory~1085 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N11
dffeas \regmem|regMemory~949 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~949 .is_wysiwyg = "true";
defparam \regmem|regMemory~949 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N33
cyclonev_lcell_comb \regmem|regMemory~981feeder (
// Equation(s):
// \regmem|regMemory~981feeder_combout  = ( \ula|Mux10~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~981feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~981feeder .extended_lut = "off";
defparam \regmem|regMemory~981feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~981feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N35
dffeas \regmem|regMemory~981 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~981feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~981 .is_wysiwyg = "true";
defparam \regmem|regMemory~981 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N8
dffeas \regmem|regMemory~1013 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~1013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~1013 .is_wysiwyg = "true";
defparam \regmem|regMemory~1013 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N48
cyclonev_lcell_comb \regmem|regMemory~821feeder (
// Equation(s):
// \regmem|regMemory~821feeder_combout  = ( \ula|Mux10~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~821feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~821feeder .extended_lut = "off";
defparam \regmem|regMemory~821feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~821feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N49
dffeas \regmem|regMemory~821 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~821feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~821 .is_wysiwyg = "true";
defparam \regmem|regMemory~821 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N52
dffeas \regmem|regMemory~853 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ula|Mux10~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~853 .is_wysiwyg = "true";
defparam \regmem|regMemory~853 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N30
cyclonev_lcell_comb \regmem|regMemory~885feeder (
// Equation(s):
// \regmem|regMemory~885feeder_combout  = ( \ula|Mux10~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~885feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~885feeder .extended_lut = "off";
defparam \regmem|regMemory~885feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~885feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N32
dffeas \regmem|regMemory~885 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~885feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~885 .is_wysiwyg = "true";
defparam \regmem|regMemory~885 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N12
cyclonev_lcell_comb \regmem|regMemory~789feeder (
// Equation(s):
// \regmem|regMemory~789feeder_combout  = ( \ula|Mux10~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~789feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~789feeder .extended_lut = "off";
defparam \regmem|regMemory~789feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~789feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N14
dffeas \regmem|regMemory~789 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~789feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~789 .is_wysiwyg = "true";
defparam \regmem|regMemory~789 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N12
cyclonev_lcell_comb \regmem|regMemory~1631 (
// Equation(s):
// \regmem|regMemory~1631_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~789_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~821_q ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~853_q )) # 
// (\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~885_q )))))) # (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~821_q ),
	.datac(!\regmem|regMemory~853_q ),
	.datad(!\regmem|regMemory~885_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~789_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1631_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1631 .extended_lut = "on";
defparam \regmem|regMemory~1631 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regmem|regMemory~1631 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N50
dffeas \regmem|regMemory~917 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~917 .is_wysiwyg = "true";
defparam \regmem|regMemory~917 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N6
cyclonev_lcell_comb \regmem|regMemory~1089 (
// Equation(s):
// \regmem|regMemory~1089_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1631_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1631_combout  & ((\regmem|regMemory~917_q 
// ))) # (\regmem|regMemory~1631_combout  & (\regmem|regMemory~949_q ))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1631_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\regmem|regMemory~1631_combout  & (\regmem|regMemory~981_q )) # (\regmem|regMemory~1631_combout  & ((\regmem|regMemory~1013_q )))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~949_q ),
	.datac(!\regmem|regMemory~981_q ),
	.datad(!\regmem|regMemory~1013_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1631_combout ),
	.datag(!\regmem|regMemory~917_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1089_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1089 .extended_lut = "on";
defparam \regmem|regMemory~1089 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regmem|regMemory~1089 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N8
dffeas \regmem|regMemory~245 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~245 .is_wysiwyg = "true";
defparam \regmem|regMemory~245 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N57
cyclonev_lcell_comb \regmem|regMemory~213feeder (
// Equation(s):
// \regmem|regMemory~213feeder_combout  = ( \ula|Mux10~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~213feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~213feeder .extended_lut = "off";
defparam \regmem|regMemory~213feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~213feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N58
dffeas \regmem|regMemory~213 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~213feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~213 .is_wysiwyg = "true";
defparam \regmem|regMemory~213 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N14
dffeas \regmem|regMemory~181 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~181 .is_wysiwyg = "true";
defparam \regmem|regMemory~181 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N10
dffeas \regmem|regMemory~85 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~85 .is_wysiwyg = "true";
defparam \regmem|regMemory~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N53
dffeas \regmem|regMemory~53 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~53 .is_wysiwyg = "true";
defparam \regmem|regMemory~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N44
dffeas \regmem|regMemory~117 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~117 .is_wysiwyg = "true";
defparam \regmem|regMemory~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N20
dffeas \regmem|regMemory~21 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~21 .is_wysiwyg = "true";
defparam \regmem|regMemory~21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N36
cyclonev_lcell_comb \regmem|regMemory~1619 (
// Equation(s):
// \regmem|regMemory~1619_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & (\regmem|regMemory~21_q )) # (\intMem|instruction [16] & (((\regmem|regMemory~53_q )))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (\intMem|instruction [16])) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & (\regmem|regMemory~85_q )) # (\intMem|instruction [16] & 
// (((\regmem|regMemory~117_q )))))) # (\intMem|instruction[18]~DUPLICATE_q  & (\intMem|instruction [16])) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\intMem|instruction [16]),
	.datac(!\regmem|regMemory~85_q ),
	.datad(!\regmem|regMemory~53_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~117_q ),
	.datag(!\regmem|regMemory~21_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1619_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1619 .extended_lut = "on";
defparam \regmem|regMemory~1619 .lut_mask = 64'h193B1919193B3B3B;
defparam \regmem|regMemory~1619 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N51
cyclonev_lcell_comb \regmem|regMemory~149feeder (
// Equation(s):
// \regmem|regMemory~149feeder_combout  = ( \ula|Mux10~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~149feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~149feeder .extended_lut = "off";
defparam \regmem|regMemory~149feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~149feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N52
dffeas \regmem|regMemory~149 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~149feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~149 .is_wysiwyg = "true";
defparam \regmem|regMemory~149 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N6
cyclonev_lcell_comb \regmem|regMemory~1077 (
// Equation(s):
// \regmem|regMemory~1077_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1619_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1619_combout  & (\regmem|regMemory~149_q )) 
// # (\regmem|regMemory~1619_combout  & ((\regmem|regMemory~181_q )))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1619_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\regmem|regMemory~1619_combout  & ((\regmem|regMemory~213_q ))) # (\regmem|regMemory~1619_combout  & (\regmem|regMemory~245_q ))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~245_q ),
	.datac(!\regmem|regMemory~213_q ),
	.datad(!\regmem|regMemory~181_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1619_combout ),
	.datag(!\regmem|regMemory~149_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1077_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1077 .extended_lut = "on";
defparam \regmem|regMemory~1077 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regmem|regMemory~1077 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N29
dffeas \regmem|regMemory~501 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~501 .is_wysiwyg = "true";
defparam \regmem|regMemory~501 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N27
cyclonev_lcell_comb \regmem|regMemory~469feeder (
// Equation(s):
// \regmem|regMemory~469feeder_combout  = ( \ula|Mux10~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~469feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~469feeder .extended_lut = "off";
defparam \regmem|regMemory~469feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~469feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N28
dffeas \regmem|regMemory~469 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~469feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~469 .is_wysiwyg = "true";
defparam \regmem|regMemory~469 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N20
dffeas \regmem|regMemory~437 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~437 .is_wysiwyg = "true";
defparam \regmem|regMemory~437 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N0
cyclonev_lcell_comb \regmem|regMemory~373feeder (
// Equation(s):
// \regmem|regMemory~373feeder_combout  = ( \ula|Mux10~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~373feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~373feeder .extended_lut = "off";
defparam \regmem|regMemory~373feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~373feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N2
dffeas \regmem|regMemory~373 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~373feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~373 .is_wysiwyg = "true";
defparam \regmem|regMemory~373 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N30
cyclonev_lcell_comb \regmem|regMemory~341feeder (
// Equation(s):
// \regmem|regMemory~341feeder_combout  = ( \ula|Mux10~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~341feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~341feeder .extended_lut = "off";
defparam \regmem|regMemory~341feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~341feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N31
dffeas \regmem|regMemory~341 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~341feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~341 .is_wysiwyg = "true";
defparam \regmem|regMemory~341 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N25
dffeas \regmem|regMemory~309 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~309 .is_wysiwyg = "true";
defparam \regmem|regMemory~309 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y6_N17
dffeas \regmem|regMemory~277 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~277 .is_wysiwyg = "true";
defparam \regmem|regMemory~277 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N15
cyclonev_lcell_comb \regmem|regMemory~1623 (
// Equation(s):
// \regmem|regMemory~1623_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~277_q )) # (\intMem|instruction[16]~DUPLICATE_q  & 
// ((\regmem|regMemory~309_q ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction[16]~DUPLICATE_q  & 
// ((\regmem|regMemory~341_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~373_q ))))) # (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~373_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~341_q ),
	.datad(!\regmem|regMemory~309_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~277_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1623_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1623 .extended_lut = "on";
defparam \regmem|regMemory~1623 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regmem|regMemory~1623 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N56
dffeas \regmem|regMemory~405 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~405 .is_wysiwyg = "true";
defparam \regmem|regMemory~405 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N27
cyclonev_lcell_comb \regmem|regMemory~1081 (
// Equation(s):
// \regmem|regMemory~1081_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1623_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1623_combout  & 
// (\regmem|regMemory~405_q )) # (\regmem|regMemory~1623_combout  & ((\regmem|regMemory~437_q )))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1623_combout ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1623_combout  & ((\regmem|regMemory~469_q ))) # (\regmem|regMemory~1623_combout  & (\regmem|regMemory~501_q ))))) ) )

	.dataa(!\regmem|regMemory~501_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~469_q ),
	.datad(!\regmem|regMemory~437_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1623_combout ),
	.datag(!\regmem|regMemory~405_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1081_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1081 .extended_lut = "on";
defparam \regmem|regMemory~1081 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regmem|regMemory~1081 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N42
cyclonev_lcell_comb \regmem|regMemory~1093 (
// Equation(s):
// \regmem|regMemory~1093_combout  = ( \intMem|instruction [19] & ( \regmem|regMemory~1081_combout  & ( (!\intMem|instruction[20]~DUPLICATE_q ) # (\regmem|regMemory~1089_combout ) ) ) ) # ( !\intMem|instruction [19] & ( \regmem|regMemory~1081_combout  & ( 
// (!\intMem|instruction[20]~DUPLICATE_q  & ((\regmem|regMemory~1077_combout ))) # (\intMem|instruction[20]~DUPLICATE_q  & (\regmem|regMemory~1085_combout )) ) ) ) # ( \intMem|instruction [19] & ( !\regmem|regMemory~1081_combout  & ( 
// (\intMem|instruction[20]~DUPLICATE_q  & \regmem|regMemory~1089_combout ) ) ) ) # ( !\intMem|instruction [19] & ( !\regmem|regMemory~1081_combout  & ( (!\intMem|instruction[20]~DUPLICATE_q  & ((\regmem|regMemory~1077_combout ))) # 
// (\intMem|instruction[20]~DUPLICATE_q  & (\regmem|regMemory~1085_combout )) ) ) )

	.dataa(!\intMem|instruction[20]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~1085_combout ),
	.datac(!\regmem|regMemory~1089_combout ),
	.datad(!\regmem|regMemory~1077_combout ),
	.datae(!\intMem|instruction [19]),
	.dataf(!\regmem|regMemory~1081_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1093_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1093 .extended_lut = "off";
defparam \regmem|regMemory~1093 .lut_mask = 64'h11BB050511BBAFAF;
defparam \regmem|regMemory~1093 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N12
cyclonev_lcell_comb \ulaIn1|Mux21~0 (
// Equation(s):
// \ulaIn1|Mux21~0_combout  = ( !\control|in1Mux [1] & ( \regmem|regMemory~1093_combout  & ( (!\control|in1Mux [0]) # (\intMem|instruction [15]) ) ) ) # ( !\control|in1Mux [1] & ( !\regmem|regMemory~1093_combout  & ( (\intMem|instruction [15] & 
// \control|in1Mux [0]) ) ) )

	.dataa(!\intMem|instruction [15]),
	.datab(gnd),
	.datac(!\control|in1Mux [0]),
	.datad(gnd),
	.datae(!\control|in1Mux [1]),
	.dataf(!\regmem|regMemory~1093_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux21~0 .extended_lut = "off";
defparam \ulaIn1|Mux21~0 .lut_mask = 64'h05050000F5F50000;
defparam \ulaIn1|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N21
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[21] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [21] = ( \ulaIn1|Mux21~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [21]) # (\ulaIn1|Mux32~0_combout ) ) ) # ( !\ulaIn1|Mux21~0_combout  & ( (!\ulaIn1|Mux32~0_combout  & \ulaIn1|ulaIn1MuxOut [21]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|Mux32~0_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [21]),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[21] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[21] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[21] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N48
cyclonev_lcell_comb \ula|ShiftLeft0~40 (
// Equation(s):
// \ula|ShiftLeft0~40_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [18] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [19] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [20] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [21] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [19]),
	.datab(!\ulaIn1|ulaIn1MuxOut [18]),
	.datac(!\ulaIn1|ulaIn1MuxOut [21]),
	.datad(!\ulaIn1|ulaIn1MuxOut [20]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~40 .extended_lut = "off";
defparam \ula|ShiftLeft0~40 .lut_mask = 64'h0F0F00FF55553333;
defparam \ula|ShiftLeft0~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N24
cyclonev_lcell_comb \ula|ShiftLeft0~36 (
// Equation(s):
// \ula|ShiftLeft0~36_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [14] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [15] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [16] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [17] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [17]),
	.datab(!\ulaIn1|ulaIn1MuxOut [14]),
	.datac(!\ulaIn1|ulaIn1MuxOut [15]),
	.datad(!\ulaIn1|ulaIn1MuxOut [16]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~36 .extended_lut = "off";
defparam \ula|ShiftLeft0~36 .lut_mask = 64'h555500FF0F0F3333;
defparam \ula|ShiftLeft0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N3
cyclonev_lcell_comb \ula|Mux2~0 (
// Equation(s):
// \ula|Mux2~0_combout  = ( \ula|ShiftLeft0~5_combout  & ( !\control|aluOp [3] & ( (!\control|aluOp [0] & ((!\control|aluOp [2] & ((!\control|aluOp [1]) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout ))) # (\control|aluOp [2] & ((\control|aluOp [1]))))) # 
// (\control|aluOp [0] & (((\control|aluOp [1])))) ) ) ) # ( !\ula|ShiftLeft0~5_combout  & ( !\control|aluOp [3] & ( (!\control|aluOp [2]) # (\control|aluOp [1]) ) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\control|aluOp [2]),
	.datad(!\control|aluOp [1]),
	.datae(!\ula|ShiftLeft0~5_combout ),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~0 .extended_lut = "off";
defparam \ula|Mux2~0 .lut_mask = 64'hF0FFA07F00000000;
defparam \ula|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N5
dffeas \regmem|regMemory_rtl_0_bypass[39] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux3~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N24
cyclonev_lcell_comb \ula|Add0~170 (
// Equation(s):
// \ula|Add0~170_combout  = ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [28] ) ) # ( !\control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [28] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [28]),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~170 .extended_lut = "off";
defparam \ula|Add0~170 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \ula|Add0~170 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N38
dffeas \regmem|regMemory~162 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~162 .is_wysiwyg = "true";
defparam \regmem|regMemory~162 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N43
dffeas \regmem|regMemory~226 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~226 .is_wysiwyg = "true";
defparam \regmem|regMemory~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N13
dffeas \regmem|regMemory~194 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~194 .is_wysiwyg = "true";
defparam \regmem|regMemory~194 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N56
dffeas \regmem|regMemory~34 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~34 .is_wysiwyg = "true";
defparam \regmem|regMemory~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N41
dffeas \regmem|regMemory~98 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~98 .is_wysiwyg = "true";
defparam \regmem|regMemory~98 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N21
cyclonev_lcell_comb \regmem|regMemory~66feeder (
// Equation(s):
// \regmem|regMemory~66feeder_combout  = ( \ula|Mux29~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux29~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~66feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~66feeder .extended_lut = "off";
defparam \regmem|regMemory~66feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~66feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N22
dffeas \regmem|regMemory~66 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~66feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~66 .is_wysiwyg = "true";
defparam \regmem|regMemory~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N16
dffeas \regmem|regMemory~2 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~2 .is_wysiwyg = "true";
defparam \regmem|regMemory~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N6
cyclonev_lcell_comb \regmem|regMemory~1843 (
// Equation(s):
// \regmem|regMemory~1843_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~2_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~34_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~66_q ))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~98_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~34_q ),
	.datab(!\regmem|regMemory~98_q ),
	.datac(!\regmem|regMemory~66_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1843_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1843 .extended_lut = "on";
defparam \regmem|regMemory~1843 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~1843 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N55
dffeas \regmem|regMemory~130 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~130 .is_wysiwyg = "true";
defparam \regmem|regMemory~130 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N42
cyclonev_lcell_comb \regmem|regMemory~1315 (
// Equation(s):
// \regmem|regMemory~1315_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1843_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1843_combout  & 
// ((\regmem|regMemory~130_q ))) # (\regmem|regMemory~1843_combout  & (\regmem|regMemory~162_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1843_combout )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1843_combout  & ((\regmem|regMemory~194_q ))) # (\regmem|regMemory~1843_combout  & (\regmem|regMemory~226_q ))))) ) )

	.dataa(!\regmem|regMemory~162_q ),
	.datab(!\regmem|regMemory~226_q ),
	.datac(!\regmem|regMemory~194_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1843_combout ),
	.datag(!\regmem|regMemory~130_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1315 .extended_lut = "on";
defparam \regmem|regMemory~1315 .lut_mask = 64'h000F000FFF55FF33;
defparam \regmem|regMemory~1315 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N50
dffeas \regmem|regMemory~738 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~738 .is_wysiwyg = "true";
defparam \regmem|regMemory~738 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N3
cyclonev_lcell_comb \regmem|regMemory~674feeder (
// Equation(s):
// \regmem|regMemory~674feeder_combout  = \ula|Mux29~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux29~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~674feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~674feeder .extended_lut = "off";
defparam \regmem|regMemory~674feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory~674feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N5
dffeas \regmem|regMemory~674 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~674feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~674 .is_wysiwyg = "true";
defparam \regmem|regMemory~674 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N19
dffeas \regmem|regMemory~706 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~706 .is_wysiwyg = "true";
defparam \regmem|regMemory~706 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N15
cyclonev_lcell_comb \regmem|regMemory~546feeder (
// Equation(s):
// \regmem|regMemory~546feeder_combout  = ( \ula|Mux29~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux29~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~546feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~546feeder .extended_lut = "off";
defparam \regmem|regMemory~546feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~546feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N17
dffeas \regmem|regMemory~546 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~546feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~546 .is_wysiwyg = "true";
defparam \regmem|regMemory~546 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N32
dffeas \regmem|regMemory~610 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~610 .is_wysiwyg = "true";
defparam \regmem|regMemory~610 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N40
dffeas \regmem|regMemory~578 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~578 .is_wysiwyg = "true";
defparam \regmem|regMemory~578 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N7
dffeas \regmem|regMemory~514 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~514 .is_wysiwyg = "true";
defparam \regmem|regMemory~514 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N30
cyclonev_lcell_comb \regmem|regMemory~1851 (
// Equation(s):
// \regmem|regMemory~1851_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~514_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~546_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~578_q ))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~610_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~546_q ),
	.datab(!\regmem|regMemory~610_q ),
	.datac(!\regmem|regMemory~578_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~514_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1851_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1851 .extended_lut = "on";
defparam \regmem|regMemory~1851 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~1851 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N56
dffeas \regmem|regMemory~642 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~642 .is_wysiwyg = "true";
defparam \regmem|regMemory~642 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N48
cyclonev_lcell_comb \regmem|regMemory~1323 (
// Equation(s):
// \regmem|regMemory~1323_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1851_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1851_combout  & ((\regmem|regMemory~642_q ))) 
// # (\regmem|regMemory~1851_combout  & (\regmem|regMemory~674_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1851_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1851_combout  & ((\regmem|regMemory~706_q ))) # (\regmem|regMemory~1851_combout  & (\regmem|regMemory~738_q ))))) ) )

	.dataa(!\regmem|regMemory~738_q ),
	.datab(!\regmem|regMemory~674_q ),
	.datac(!\regmem|regMemory~706_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1851_combout ),
	.datag(!\regmem|regMemory~642_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1323_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1323 .extended_lut = "on";
defparam \regmem|regMemory~1323 .lut_mask = 64'h000F000FFF33FF55;
defparam \regmem|regMemory~1323 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N26
dffeas \regmem|regMemory~482 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~482 .is_wysiwyg = "true";
defparam \regmem|regMemory~482 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N59
dffeas \regmem|regMemory~418 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~418 .is_wysiwyg = "true";
defparam \regmem|regMemory~418 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N36
cyclonev_lcell_comb \regmem|regMemory~450feeder (
// Equation(s):
// \regmem|regMemory~450feeder_combout  = \ula|Mux29~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ula|Mux29~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~450feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~450feeder .extended_lut = "off";
defparam \regmem|regMemory~450feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \regmem|regMemory~450feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N38
dffeas \regmem|regMemory~450 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~450feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~450 .is_wysiwyg = "true";
defparam \regmem|regMemory~450 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N26
dffeas \regmem|regMemory~354 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~354 .is_wysiwyg = "true";
defparam \regmem|regMemory~354 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N12
cyclonev_lcell_comb \regmem|regMemory~290feeder (
// Equation(s):
// \regmem|regMemory~290feeder_combout  = \ula|Mux29~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux29~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~290feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~290feeder .extended_lut = "off";
defparam \regmem|regMemory~290feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory~290feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N14
dffeas \regmem|regMemory~290 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~290feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~290 .is_wysiwyg = "true";
defparam \regmem|regMemory~290 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N56
dffeas \regmem|regMemory~322 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~322 .is_wysiwyg = "true";
defparam \regmem|regMemory~322 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N56
dffeas \regmem|regMemory~258 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~258 .is_wysiwyg = "true";
defparam \regmem|regMemory~258 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N24
cyclonev_lcell_comb \regmem|regMemory~1847 (
// Equation(s):
// \regmem|regMemory~1847_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~258_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory~290_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & 
// ((\regmem|regMemory~322_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~354_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~354_q ),
	.datab(!\regmem|regMemory~290_q ),
	.datac(!\regmem|regMemory~322_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~258_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1847_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1847 .extended_lut = "on";
defparam \regmem|regMemory~1847 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regmem|regMemory~1847 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N26
dffeas \regmem|regMemory~386 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~386 .is_wysiwyg = "true";
defparam \regmem|regMemory~386 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N24
cyclonev_lcell_comb \regmem|regMemory~1319 (
// Equation(s):
// \regmem|regMemory~1319_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1847_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1847_combout  & ((\regmem|regMemory~386_q ))) 
// # (\regmem|regMemory~1847_combout  & (\regmem|regMemory~418_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1847_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1847_combout  & ((\regmem|regMemory~450_q ))) # (\regmem|regMemory~1847_combout  & (\regmem|regMemory~482_q ))))) ) )

	.dataa(!\regmem|regMemory~482_q ),
	.datab(!\regmem|regMemory~418_q ),
	.datac(!\regmem|regMemory~450_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1847_combout ),
	.datag(!\regmem|regMemory~386_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1319 .extended_lut = "on";
defparam \regmem|regMemory~1319 .lut_mask = 64'h000F000FFF33FF55;
defparam \regmem|regMemory~1319 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N12
cyclonev_lcell_comb \regmem|regMemory~930feeder (
// Equation(s):
// \regmem|regMemory~930feeder_combout  = \ula|Mux29~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux29~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~930feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~930feeder .extended_lut = "off";
defparam \regmem|regMemory~930feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory~930feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N14
dffeas \regmem|regMemory~930 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~930feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~930 .is_wysiwyg = "true";
defparam \regmem|regMemory~930 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N31
dffeas \regmem|regMemory~994 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~994 .is_wysiwyg = "true";
defparam \regmem|regMemory~994 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N48
cyclonev_lcell_comb \regmem|regMemory~962feeder (
// Equation(s):
// \regmem|regMemory~962feeder_combout  = \ula|Mux29~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux29~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~962feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~962feeder .extended_lut = "off";
defparam \regmem|regMemory~962feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory~962feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N49
dffeas \regmem|regMemory~962 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~962feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~962 .is_wysiwyg = "true";
defparam \regmem|regMemory~962 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N0
cyclonev_lcell_comb \regmem|regMemory~802feeder (
// Equation(s):
// \regmem|regMemory~802feeder_combout  = ( \ula|Mux29~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux29~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~802feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~802feeder .extended_lut = "off";
defparam \regmem|regMemory~802feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~802feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N1
dffeas \regmem|regMemory~802 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~802feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~802 .is_wysiwyg = "true";
defparam \regmem|regMemory~802 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N51
cyclonev_lcell_comb \regmem|regMemory~866feeder (
// Equation(s):
// \regmem|regMemory~866feeder_combout  = ( \ula|Mux29~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux29~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~866feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~866feeder .extended_lut = "off";
defparam \regmem|regMemory~866feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~866feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N52
dffeas \regmem|regMemory~866 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~866feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~866 .is_wysiwyg = "true";
defparam \regmem|regMemory~866 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N10
dffeas \regmem|regMemory~834 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~834 .is_wysiwyg = "true";
defparam \regmem|regMemory~834 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N54
cyclonev_lcell_comb \regmem|regMemory~770feeder (
// Equation(s):
// \regmem|regMemory~770feeder_combout  = ( \ula|Mux29~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux29~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~770feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~770feeder .extended_lut = "off";
defparam \regmem|regMemory~770feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~770feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N56
dffeas \regmem|regMemory~770 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~770feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~770 .is_wysiwyg = "true";
defparam \regmem|regMemory~770 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N12
cyclonev_lcell_comb \regmem|regMemory~1855 (
// Equation(s):
// \regmem|regMemory~1855_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~770_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory~802_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & 
// ((\regmem|regMemory~834_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~866_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~802_q ),
	.datab(!\regmem|regMemory~866_q ),
	.datac(!\regmem|regMemory~834_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~770_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1855_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1855 .extended_lut = "on";
defparam \regmem|regMemory~1855 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~1855 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N37
dffeas \regmem|regMemory~898 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~898 .is_wysiwyg = "true";
defparam \regmem|regMemory~898 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N6
cyclonev_lcell_comb \regmem|regMemory~1327 (
// Equation(s):
// \regmem|regMemory~1327_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1855_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1855_combout  & 
// ((\regmem|regMemory~898_q ))) # (\regmem|regMemory~1855_combout  & (\regmem|regMemory~930_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1855_combout )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1855_combout  & ((\regmem|regMemory~962_q ))) # (\regmem|regMemory~1855_combout  & (\regmem|regMemory~994_q ))))) ) )

	.dataa(!\regmem|regMemory~930_q ),
	.datab(!\regmem|regMemory~994_q ),
	.datac(!\regmem|regMemory~962_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1855_combout ),
	.datag(!\regmem|regMemory~898_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1327_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1327 .extended_lut = "on";
defparam \regmem|regMemory~1327 .lut_mask = 64'h000F000FFF55FF33;
defparam \regmem|regMemory~1327 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N51
cyclonev_lcell_comb \regmem|regMemory~1331 (
// Equation(s):
// \regmem|regMemory~1331_combout  = ( \regmem|regMemory~1319_combout  & ( \regmem|regMemory~1327_combout  & ( ((!\intMem|instruction [20] & (\regmem|regMemory~1315_combout )) # (\intMem|instruction [20] & ((\regmem|regMemory~1323_combout )))) # 
// (\intMem|instruction [19]) ) ) ) # ( !\regmem|regMemory~1319_combout  & ( \regmem|regMemory~1327_combout  & ( (!\intMem|instruction [19] & ((!\intMem|instruction [20] & (\regmem|regMemory~1315_combout )) # (\intMem|instruction [20] & 
// ((\regmem|regMemory~1323_combout ))))) # (\intMem|instruction [19] & (\intMem|instruction [20])) ) ) ) # ( \regmem|regMemory~1319_combout  & ( !\regmem|regMemory~1327_combout  & ( (!\intMem|instruction [19] & ((!\intMem|instruction [20] & 
// (\regmem|regMemory~1315_combout )) # (\intMem|instruction [20] & ((\regmem|regMemory~1323_combout ))))) # (\intMem|instruction [19] & (!\intMem|instruction [20])) ) ) ) # ( !\regmem|regMemory~1319_combout  & ( !\regmem|regMemory~1327_combout  & ( 
// (!\intMem|instruction [19] & ((!\intMem|instruction [20] & (\regmem|regMemory~1315_combout )) # (\intMem|instruction [20] & ((\regmem|regMemory~1323_combout ))))) ) ) )

	.dataa(!\intMem|instruction [19]),
	.datab(!\intMem|instruction [20]),
	.datac(!\regmem|regMemory~1315_combout ),
	.datad(!\regmem|regMemory~1323_combout ),
	.datae(!\regmem|regMemory~1319_combout ),
	.dataf(!\regmem|regMemory~1327_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1331_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1331 .extended_lut = "off";
defparam \regmem|regMemory~1331 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \regmem|regMemory~1331 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N0
cyclonev_lcell_comb \ulaIn1|Mux2~0 (
// Equation(s):
// \ulaIn1|Mux2~0_combout  = ( \regmem|regMemory~1331_combout  & ( ((!\control|in1Mux [1] & !\control|in1Mux [0])) # (\intMem|instruction[2]~DUPLICATE_q ) ) ) # ( !\regmem|regMemory~1331_combout  & ( (\intMem|instruction[2]~DUPLICATE_q  & ((\control|in1Mux 
// [0]) # (\control|in1Mux [1]))) ) )

	.dataa(gnd),
	.datab(!\control|in1Mux [1]),
	.datac(!\intMem|instruction[2]~DUPLICATE_q ),
	.datad(!\control|in1Mux [0]),
	.datae(gnd),
	.dataf(!\regmem|regMemory~1331_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux2~0 .extended_lut = "off";
defparam \ulaIn1|Mux2~0 .lut_mask = 64'h030F030FCF0FCF0F;
defparam \ulaIn1|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N3
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[2] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [2] = ( \ulaIn1|Mux2~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [2]) ) ) # ( !\ulaIn1|Mux2~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [2] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[2] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[2] .lut_mask = 64'h5500550055FF55FF;
defparam \ulaIn1|ulaIn1MuxOut[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N12
cyclonev_lcell_comb \ula|ShiftLeft0~8 (
// Equation(s):
// \ula|ShiftLeft0~8_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( (\ulaIn1|ulaIn1MuxOut [0] & !\ulaIn2|ulaIn2MuxOut[0]~2_combout ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [2])) # 
// (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [1]))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [2]),
	.datab(!\ulaIn1|ulaIn1MuxOut [1]),
	.datac(!\ulaIn1|ulaIn1MuxOut [0]),
	.datad(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~8 .extended_lut = "off";
defparam \ula|ShiftLeft0~8 .lut_mask = 64'h553355330F000F00;
defparam \ula|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N30
cyclonev_lcell_comb \ula|Mux3~0 (
// Equation(s):
// \ula|Mux3~0_combout  = ( \control|aluOp [0] & ( (\control|aluOp [1] & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & \ula|ShiftLeft0~5_combout )) ) ) # ( !\control|aluOp [0] & ( (!\control|aluOp [1] & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & 
// \ula|ShiftLeft0~5_combout )) ) )

	.dataa(gnd),
	.datab(!\control|aluOp [1]),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\ula|ShiftLeft0~5_combout ),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~0 .extended_lut = "off";
defparam \ula|Mux3~0 .lut_mask = 64'h00C000C000300030;
defparam \ula|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N11
dffeas \regmem|regMemory_rtl_0_bypass[34] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux8~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N3
cyclonev_lcell_comb \ula|Mux14~3 (
// Equation(s):
// \ula|Mux14~3_combout  = ( \control|aluOp [3] & ( (!\control|aluOp [2]) # ((!\control|aluOp [0] & \control|aluOp [1])) ) )

	.dataa(gnd),
	.datab(!\control|aluOp [0]),
	.datac(!\control|aluOp [1]),
	.datad(!\control|aluOp [2]),
	.datae(gnd),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~3 .extended_lut = "off";
defparam \ula|Mux14~3 .lut_mask = 64'h00000000FF0CFF0C;
defparam \ula|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N45
cyclonev_lcell_comb \ula|Mux28~2 (
// Equation(s):
// \ula|Mux28~2_combout  = ( \control|aluOp [1] & ( \control|aluOp [2] ) ) # ( !\control|aluOp [1] & ( (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\ula|ShiftLeft0~5_combout  & ((\control|aluOp [0]) # (\control|aluOp [2])))) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\ula|ShiftLeft0~5_combout ),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~2 .extended_lut = "off";
defparam \ula|Mux28~2 .lut_mask = 64'h0007000755555555;
defparam \ula|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N12
cyclonev_lcell_comb \ula|ShiftRight0~29 (
// Equation(s):
// \ula|ShiftRight0~29_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [30] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [28] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [29] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [27] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [29]),
	.datab(!\ulaIn1|ulaIn1MuxOut [27]),
	.datac(!\ulaIn1|ulaIn1MuxOut [30]),
	.datad(!\ulaIn1|ulaIn1MuxOut [28]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~29 .extended_lut = "off";
defparam \ula|ShiftRight0~29 .lut_mask = 64'h3333555500FF0F0F;
defparam \ula|ShiftRight0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N42
cyclonev_lcell_comb \ula|ShiftRight1~10 (
// Equation(s):
// \ula|ShiftRight1~10_combout  = ( \ula|ShiftRight1~5_combout  & ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  ) ) ) # ( \ula|ShiftRight1~5_combout  & ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~28_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~29_combout )) ) ) ) # ( !\ula|ShiftRight1~5_combout  & ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~28_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~29_combout )) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ula|ShiftRight0~29_combout ),
	.datac(!\ula|ShiftRight0~28_combout ),
	.datad(gnd),
	.datae(!\ula|ShiftRight1~5_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~10 .extended_lut = "off";
defparam \ula|ShiftRight1~10 .lut_mask = 64'h1B1B1B1B0000AAAA;
defparam \ula|ShiftRight1~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N12
cyclonev_lcell_comb \ula|ShiftLeft0~39 (
// Equation(s):
// \ula|ShiftLeft0~39_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [17] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [19] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [18] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [20] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [18]),
	.datab(!\ulaIn1|ulaIn1MuxOut [19]),
	.datac(!\ulaIn1|ulaIn1MuxOut [17]),
	.datad(!\ulaIn1|ulaIn1MuxOut [20]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~39 .extended_lut = "off";
defparam \ula|ShiftLeft0~39 .lut_mask = 64'h00FF555533330F0F;
defparam \ula|ShiftLeft0~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N48
cyclonev_lcell_comb \ula|ShiftLeft0~26 (
// Equation(s):
// \ula|ShiftLeft0~26_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [9] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [11] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [10] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [12] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [11]),
	.datab(!\ulaIn1|ulaIn1MuxOut [12]),
	.datac(!\ulaIn1|ulaIn1MuxOut [9]),
	.datad(!\ulaIn1|ulaIn1MuxOut [10]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~26 .extended_lut = "off";
defparam \ula|ShiftLeft0~26 .lut_mask = 64'h333300FF55550F0F;
defparam \ula|ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N3
cyclonev_lcell_comb \ula|ShiftLeft0~43 (
// Equation(s):
// \ula|ShiftLeft0~43_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [22] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [21]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [22] & ( 
// (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [24]))) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [23])) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [22] & ( (\ulaIn1|ulaIn1MuxOut [21] & 
// \ulaIn2|ulaIn2MuxOut[0]~2_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [22] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [24]))) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [23])) 
// ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [23]),
	.datab(!\ulaIn1|ulaIn1MuxOut [21]),
	.datac(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [24]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~43 .extended_lut = "off";
defparam \ula|ShiftLeft0~43 .lut_mask = 64'h05F5030305F5F3F3;
defparam \ula|ShiftLeft0~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N30
cyclonev_lcell_comb \ula|ShiftLeft0~34 (
// Equation(s):
// \ula|ShiftLeft0~34_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [13] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [15] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [14] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [16] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [14]),
	.datab(!\ulaIn1|ulaIn1MuxOut [16]),
	.datac(!\ulaIn1|ulaIn1MuxOut [15]),
	.datad(!\ulaIn1|ulaIn1MuxOut [13]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~34 .extended_lut = "off";
defparam \ula|ShiftLeft0~34 .lut_mask = 64'h333355550F0F00FF;
defparam \ula|ShiftLeft0~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N18
cyclonev_lcell_comb \ula|Mux7~0 (
// Equation(s):
// \ula|Mux7~0_combout  = ( \ula|ShiftLeft0~43_combout  & ( \ula|ShiftLeft0~34_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~39_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// ((\ula|ShiftLeft0~26_combout )))) ) ) ) # ( !\ula|ShiftLeft0~43_combout  & ( \ula|ShiftLeft0~34_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~39_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~26_combout ))))) ) ) ) # ( \ula|ShiftLeft0~43_combout  & ( !\ula|ShiftLeft0~34_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~39_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// ((\ula|ShiftLeft0~26_combout ))))) ) ) ) # ( !\ula|ShiftLeft0~43_combout  & ( !\ula|ShiftLeft0~34_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~39_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~26_combout ))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ula|ShiftLeft0~39_combout ),
	.datac(!\ula|ShiftLeft0~26_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(!\ula|ShiftLeft0~43_combout ),
	.dataf(!\ula|ShiftLeft0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~0 .extended_lut = "off";
defparam \ula|Mux7~0 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \ula|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N15
cyclonev_lcell_comb \ula|ShiftLeft0~6 (
// Equation(s):
// \ula|ShiftLeft0~6_combout  = ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (\ulaIn1|ulaIn1MuxOut [0] & !\ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [0]),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~6 .extended_lut = "off";
defparam \ula|ShiftLeft0~6 .lut_mask = 64'h0F000F0000000000;
defparam \ula|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N20
dffeas \regmem|regMemory~485 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux26~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~485 .is_wysiwyg = "true";
defparam \regmem|regMemory~485 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N18
cyclonev_lcell_comb \regmem|regMemory~421feeder (
// Equation(s):
// \regmem|regMemory~421feeder_combout  = ( \ula|Mux26~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~421feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~421feeder .extended_lut = "off";
defparam \regmem|regMemory~421feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~421feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N19
dffeas \regmem|regMemory~421 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~421feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~421 .is_wysiwyg = "true";
defparam \regmem|regMemory~421 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N51
cyclonev_lcell_comb \regmem|regMemory~453feeder (
// Equation(s):
// \regmem|regMemory~453feeder_combout  = ( \ula|Mux26~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~453feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~453feeder .extended_lut = "off";
defparam \regmem|regMemory~453feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~453feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N53
dffeas \regmem|regMemory~453 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~453feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~453 .is_wysiwyg = "true";
defparam \regmem|regMemory~453 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N24
cyclonev_lcell_comb \regmem|regMemory~357feeder (
// Equation(s):
// \regmem|regMemory~357feeder_combout  = ( \ula|Mux26~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~357feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~357feeder .extended_lut = "off";
defparam \regmem|regMemory~357feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~357feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N26
dffeas \regmem|regMemory~357 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~357feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~357 .is_wysiwyg = "true";
defparam \regmem|regMemory~357 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N18
cyclonev_lcell_comb \regmem|regMemory~293feeder (
// Equation(s):
// \regmem|regMemory~293feeder_combout  = ( \ula|Mux26~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~293feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~293feeder .extended_lut = "off";
defparam \regmem|regMemory~293feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~293feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N19
dffeas \regmem|regMemory~293 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~293feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~293 .is_wysiwyg = "true";
defparam \regmem|regMemory~293 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N58
dffeas \regmem|regMemory~325 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux26~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~325 .is_wysiwyg = "true";
defparam \regmem|regMemory~325 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N12
cyclonev_lcell_comb \regmem|regMemory~261feeder (
// Equation(s):
// \regmem|regMemory~261feeder_combout  = ( \ula|Mux26~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~261feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~261feeder .extended_lut = "off";
defparam \regmem|regMemory~261feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~261feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N13
dffeas \regmem|regMemory~261 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~261feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~261 .is_wysiwyg = "true";
defparam \regmem|regMemory~261 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N12
cyclonev_lcell_comb \regmem|regMemory~1927 (
// Equation(s):
// \regmem|regMemory~1927_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~261_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~293_q )))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~325_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~357_q )))) ) )

	.dataa(!\regmem|regMemory~357_q ),
	.datab(!\regmem|regMemory~293_q ),
	.datac(!\regmem|regMemory~325_q ),
	.datad(!\intMem|instruction[16]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~261_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1927_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1927 .extended_lut = "on";
defparam \regmem|regMemory~1927 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regmem|regMemory~1927 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N40
dffeas \regmem|regMemory~389 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux26~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~389 .is_wysiwyg = "true";
defparam \regmem|regMemory~389 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N18
cyclonev_lcell_comb \regmem|regMemory~1404 (
// Equation(s):
// \regmem|regMemory~1404_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1927_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1927_combout  & 
// ((\regmem|regMemory~389_q ))) # (\regmem|regMemory~1927_combout  & (\regmem|regMemory~421_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1927_combout )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1927_combout  & ((\regmem|regMemory~453_q ))) # (\regmem|regMemory~1927_combout  & (\regmem|regMemory~485_q ))))) ) )

	.dataa(!\regmem|regMemory~485_q ),
	.datab(!\regmem|regMemory~421_q ),
	.datac(!\regmem|regMemory~453_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1927_combout ),
	.datag(!\regmem|regMemory~389_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1404_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1404 .extended_lut = "on";
defparam \regmem|regMemory~1404 .lut_mask = 64'h000F000FFF33FF55;
defparam \regmem|regMemory~1404 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N19
dffeas \regmem|regMemory~229 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux26~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~229 .is_wysiwyg = "true";
defparam \regmem|regMemory~229 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N12
cyclonev_lcell_comb \regmem|regMemory~197feeder (
// Equation(s):
// \regmem|regMemory~197feeder_combout  = ( \ula|Mux26~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~197feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~197feeder .extended_lut = "off";
defparam \regmem|regMemory~197feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~197feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N13
dffeas \regmem|regMemory~197 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~197feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~197 .is_wysiwyg = "true";
defparam \regmem|regMemory~197 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N39
cyclonev_lcell_comb \regmem|regMemory~165feeder (
// Equation(s):
// \regmem|regMemory~165feeder_combout  = ( \ula|Mux26~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~165feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~165feeder .extended_lut = "off";
defparam \regmem|regMemory~165feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~165feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N41
dffeas \regmem|regMemory~165 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~165feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~165 .is_wysiwyg = "true";
defparam \regmem|regMemory~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N13
dffeas \regmem|regMemory~37 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux26~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~37 .is_wysiwyg = "true";
defparam \regmem|regMemory~37 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N42
cyclonev_lcell_comb \regmem|regMemory~101feeder (
// Equation(s):
// \regmem|regMemory~101feeder_combout  = ( \ula|Mux26~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~101feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~101feeder .extended_lut = "off";
defparam \regmem|regMemory~101feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~101feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N44
dffeas \regmem|regMemory~101 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~101feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~101 .is_wysiwyg = "true";
defparam \regmem|regMemory~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N37
dffeas \regmem|regMemory~69 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux26~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~69 .is_wysiwyg = "true";
defparam \regmem|regMemory~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N25
dffeas \regmem|regMemory~5 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux26~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~5 .is_wysiwyg = "true";
defparam \regmem|regMemory~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N24
cyclonev_lcell_comb \regmem|regMemory~1923 (
// Equation(s):
// \regmem|regMemory~1923_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~5_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~37_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~69_q ))) # (\intMem|instruction [16] & 
// (\regmem|regMemory~101_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~37_q ),
	.datab(!\regmem|regMemory~101_q ),
	.datac(!\regmem|regMemory~69_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1923_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1923 .extended_lut = "on";
defparam \regmem|regMemory~1923 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~1923 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N30
cyclonev_lcell_comb \regmem|regMemory~133feeder (
// Equation(s):
// \regmem|regMemory~133feeder_combout  = ( \ula|Mux26~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~133feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~133feeder .extended_lut = "off";
defparam \regmem|regMemory~133feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~133feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N31
dffeas \regmem|regMemory~133 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~133feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~133 .is_wysiwyg = "true";
defparam \regmem|regMemory~133 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N18
cyclonev_lcell_comb \regmem|regMemory~1400 (
// Equation(s):
// \regmem|regMemory~1400_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1923_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1923_combout  & 
// (\regmem|regMemory~133_q )) # (\regmem|regMemory~1923_combout  & ((\regmem|regMemory~165_q )))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1923_combout ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1923_combout  & ((\regmem|regMemory~197_q ))) # (\regmem|regMemory~1923_combout  & (\regmem|regMemory~229_q ))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~229_q ),
	.datac(!\regmem|regMemory~197_q ),
	.datad(!\regmem|regMemory~165_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1923_combout ),
	.datag(!\regmem|regMemory~133_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1400_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1400 .extended_lut = "on";
defparam \regmem|regMemory~1400 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regmem|regMemory~1400 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N2
dffeas \regmem|regMemory~677 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux26~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~677 .is_wysiwyg = "true";
defparam \regmem|regMemory~677 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N14
dffeas \regmem|regMemory~741 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux26~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~741 .is_wysiwyg = "true";
defparam \regmem|regMemory~741 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N38
dffeas \regmem|regMemory~709 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux26~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~709 .is_wysiwyg = "true";
defparam \regmem|regMemory~709 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N26
dffeas \regmem|regMemory~613 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux26~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~613 .is_wysiwyg = "true";
defparam \regmem|regMemory~613 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N26
dffeas \regmem|regMemory~549 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux26~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~549 .is_wysiwyg = "true";
defparam \regmem|regMemory~549 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N15
cyclonev_lcell_comb \regmem|regMemory~581feeder (
// Equation(s):
// \regmem|regMemory~581feeder_combout  = ( \ula|Mux26~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~581feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~581feeder .extended_lut = "off";
defparam \regmem|regMemory~581feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~581feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N17
dffeas \regmem|regMemory~581 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~581feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~581 .is_wysiwyg = "true";
defparam \regmem|regMemory~581 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N56
dffeas \regmem|regMemory~517 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux26~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~517 .is_wysiwyg = "true";
defparam \regmem|regMemory~517 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N24
cyclonev_lcell_comb \regmem|regMemory~1931 (
// Equation(s):
// \regmem|regMemory~1931_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~517_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~549_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~581_q ))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~613_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~613_q ),
	.datab(!\regmem|regMemory~549_q ),
	.datac(!\regmem|regMemory~581_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~517_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1931_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1931 .extended_lut = "on";
defparam \regmem|regMemory~1931 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regmem|regMemory~1931 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N0
cyclonev_lcell_comb \regmem|regMemory~645feeder (
// Equation(s):
// \regmem|regMemory~645feeder_combout  = ( \ula|Mux26~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~645feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~645feeder .extended_lut = "off";
defparam \regmem|regMemory~645feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~645feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N1
dffeas \regmem|regMemory~645 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~645feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~645 .is_wysiwyg = "true";
defparam \regmem|regMemory~645 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N12
cyclonev_lcell_comb \regmem|regMemory~1408 (
// Equation(s):
// \regmem|regMemory~1408_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1931_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1931_combout  & 
// ((\regmem|regMemory~645_q ))) # (\regmem|regMemory~1931_combout  & (\regmem|regMemory~677_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1931_combout )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1931_combout  & ((\regmem|regMemory~709_q ))) # (\regmem|regMemory~1931_combout  & (\regmem|regMemory~741_q ))))) ) )

	.dataa(!\regmem|regMemory~677_q ),
	.datab(!\regmem|regMemory~741_q ),
	.datac(!\regmem|regMemory~709_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1931_combout ),
	.datag(!\regmem|regMemory~645_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1408_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1408 .extended_lut = "on";
defparam \regmem|regMemory~1408 .lut_mask = 64'h000F000FFF55FF33;
defparam \regmem|regMemory~1408 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N50
dffeas \regmem|regMemory~997 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux26~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~997 .is_wysiwyg = "true";
defparam \regmem|regMemory~997 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N46
dffeas \regmem|regMemory~965 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux26~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~965 .is_wysiwyg = "true";
defparam \regmem|regMemory~965 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N19
dffeas \regmem|regMemory~933 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux26~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~933 .is_wysiwyg = "true";
defparam \regmem|regMemory~933 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N8
dffeas \regmem|regMemory~869 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux26~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~869 .is_wysiwyg = "true";
defparam \regmem|regMemory~869 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N12
cyclonev_lcell_comb \regmem|regMemory~805feeder (
// Equation(s):
// \regmem|regMemory~805feeder_combout  = \ula|Mux26~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux26~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~805feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~805feeder .extended_lut = "off";
defparam \regmem|regMemory~805feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory~805feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N14
dffeas \regmem|regMemory~805 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~805feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~805 .is_wysiwyg = "true";
defparam \regmem|regMemory~805 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N6
cyclonev_lcell_comb \regmem|regMemory~837feeder (
// Equation(s):
// \regmem|regMemory~837feeder_combout  = \ula|Mux26~3_combout 

	.dataa(gnd),
	.datab(!\ula|Mux26~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~837feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~837feeder .extended_lut = "off";
defparam \regmem|regMemory~837feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory~837feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N7
dffeas \regmem|regMemory~837 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~837feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~837 .is_wysiwyg = "true";
defparam \regmem|regMemory~837 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N51
cyclonev_lcell_comb \regmem|regMemory~773feeder (
// Equation(s):
// \regmem|regMemory~773feeder_combout  = \ula|Mux26~3_combout 

	.dataa(gnd),
	.datab(!\ula|Mux26~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~773feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~773feeder .extended_lut = "off";
defparam \regmem|regMemory~773feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory~773feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N53
dffeas \regmem|regMemory~773 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~773feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~773 .is_wysiwyg = "true";
defparam \regmem|regMemory~773 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N6
cyclonev_lcell_comb \regmem|regMemory~1935 (
// Equation(s):
// \regmem|regMemory~1935_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~773_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory~805_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & 
// ((\regmem|regMemory~837_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~869_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~869_q ),
	.datab(!\regmem|regMemory~805_q ),
	.datac(!\regmem|regMemory~837_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~773_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1935_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1935 .extended_lut = "on";
defparam \regmem|regMemory~1935 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regmem|regMemory~1935 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N45
cyclonev_lcell_comb \regmem|regMemory~901feeder (
// Equation(s):
// \regmem|regMemory~901feeder_combout  = ( \ula|Mux26~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~901feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~901feeder .extended_lut = "off";
defparam \regmem|regMemory~901feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~901feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N46
dffeas \regmem|regMemory~901 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~901feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~901 .is_wysiwyg = "true";
defparam \regmem|regMemory~901 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N48
cyclonev_lcell_comb \regmem|regMemory~1412 (
// Equation(s):
// \regmem|regMemory~1412_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1935_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1935_combout  & 
// (\regmem|regMemory~901_q )) # (\regmem|regMemory~1935_combout  & ((\regmem|regMemory~933_q )))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1935_combout ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1935_combout  & ((\regmem|regMemory~965_q ))) # (\regmem|regMemory~1935_combout  & (\regmem|regMemory~997_q ))))) ) )

	.dataa(!\regmem|regMemory~997_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~965_q ),
	.datad(!\regmem|regMemory~933_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1935_combout ),
	.datag(!\regmem|regMemory~901_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1412_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1412 .extended_lut = "on";
defparam \regmem|regMemory~1412 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regmem|regMemory~1412 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N9
cyclonev_lcell_comb \regmem|regMemory~1416 (
// Equation(s):
// \regmem|regMemory~1416_combout  = ( \regmem|regMemory~1408_combout  & ( \regmem|regMemory~1412_combout  & ( ((!\intMem|instruction [19] & ((\regmem|regMemory~1400_combout ))) # (\intMem|instruction [19] & (\regmem|regMemory~1404_combout ))) # 
// (\intMem|instruction [20]) ) ) ) # ( !\regmem|regMemory~1408_combout  & ( \regmem|regMemory~1412_combout  & ( (!\intMem|instruction [19] & (!\intMem|instruction [20] & ((\regmem|regMemory~1400_combout )))) # (\intMem|instruction [19] & 
// (((\regmem|regMemory~1404_combout )) # (\intMem|instruction [20]))) ) ) ) # ( \regmem|regMemory~1408_combout  & ( !\regmem|regMemory~1412_combout  & ( (!\intMem|instruction [19] & (((\regmem|regMemory~1400_combout )) # (\intMem|instruction [20]))) # 
// (\intMem|instruction [19] & (!\intMem|instruction [20] & (\regmem|regMemory~1404_combout ))) ) ) ) # ( !\regmem|regMemory~1408_combout  & ( !\regmem|regMemory~1412_combout  & ( (!\intMem|instruction [20] & ((!\intMem|instruction [19] & 
// ((\regmem|regMemory~1400_combout ))) # (\intMem|instruction [19] & (\regmem|regMemory~1404_combout )))) ) ) )

	.dataa(!\intMem|instruction [19]),
	.datab(!\intMem|instruction [20]),
	.datac(!\regmem|regMemory~1404_combout ),
	.datad(!\regmem|regMemory~1400_combout ),
	.datae(!\regmem|regMemory~1408_combout ),
	.dataf(!\regmem|regMemory~1412_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1416_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1416 .extended_lut = "off";
defparam \regmem|regMemory~1416 .lut_mask = 64'h048C26AE159D37BF;
defparam \regmem|regMemory~1416 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N0
cyclonev_lcell_comb \ulaIn1|Mux5~0 (
// Equation(s):
// \ulaIn1|Mux5~0_combout  = ( \regmem|regMemory~1416_combout  & ( ((!\control|in1Mux [0] & !\control|in1Mux [1])) # (\intMem|instruction [5]) ) ) # ( !\regmem|regMemory~1416_combout  & ( (\intMem|instruction [5] & ((\control|in1Mux [1]) # (\control|in1Mux 
// [0]))) ) )

	.dataa(!\intMem|instruction [5]),
	.datab(gnd),
	.datac(!\control|in1Mux [0]),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory~1416_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux5~0 .extended_lut = "off";
defparam \ulaIn1|Mux5~0 .lut_mask = 64'h05550555F555F555;
defparam \ulaIn1|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N3
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[5] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [5] = (!\ulaIn1|Mux32~0_combout  & ((\ulaIn1|ulaIn1MuxOut [5]))) # (\ulaIn1|Mux32~0_combout  & (\ulaIn1|Mux5~0_combout ))

	.dataa(gnd),
	.datab(!\ulaIn1|Mux5~0_combout ),
	.datac(!\ulaIn1|Mux32~0_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[5] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[5] .lut_mask = 64'h03F303F303F303F3;
defparam \ulaIn1|ulaIn1MuxOut[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N0
cyclonev_lcell_comb \ula|ShiftLeft0~18 (
// Equation(s):
// \ula|ShiftLeft0~18_combout  = ( \ulaIn1|ulaIn1MuxOut [5] & ( \ulaIn1|ulaIn1MuxOut [7] & ( ((!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [8]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [6]))) # 
// (\ulaIn2|ulaIn2MuxOut[0]~2_combout ) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [5] & ( \ulaIn1|ulaIn1MuxOut [7] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (((\ulaIn2|ulaIn2MuxOut[0]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [8])))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & 
// (\ulaIn1|ulaIn1MuxOut [6] & ((!\ulaIn2|ulaIn2MuxOut[0]~2_combout )))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [5] & ( !\ulaIn1|ulaIn1MuxOut [7] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (((\ulaIn1|ulaIn1MuxOut [8] & !\ulaIn2|ulaIn2MuxOut[0]~2_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (((\ulaIn2|ulaIn2MuxOut[0]~2_combout )) # (\ulaIn1|ulaIn1MuxOut [6]))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [5] & ( !\ulaIn1|ulaIn1MuxOut [7] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((!\ulaIn2|ulaIn2MuxOut[1]~1_combout  
// & ((\ulaIn1|ulaIn1MuxOut [8]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [6])))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [6]),
	.datab(!\ulaIn1|ulaIn1MuxOut [8]),
	.datac(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [5]),
	.dataf(!\ulaIn1|ulaIn1MuxOut [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~18 .extended_lut = "off";
defparam \ula|ShiftLeft0~18 .lut_mask = 64'h3500350F35F035FF;
defparam \ula|ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N57
cyclonev_lcell_comb \ula|ShiftLeft0~10 (
// Equation(s):
// \ula|ShiftLeft0~10_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [1] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [3] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [2] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [4] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [4]),
	.datab(!\ulaIn1|ulaIn1MuxOut [2]),
	.datac(!\ulaIn1|ulaIn1MuxOut [1]),
	.datad(!\ulaIn1|ulaIn1MuxOut [3]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~10 .extended_lut = "off";
defparam \ula|ShiftLeft0~10 .lut_mask = 64'h5555333300FF0F0F;
defparam \ula|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N27
cyclonev_lcell_comb \ula|ShiftLeft0~19 (
// Equation(s):
// \ula|ShiftLeft0~19_combout  = ( \ula|ShiftLeft0~18_combout  & ( \ula|ShiftLeft0~10_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & \ula|ShiftLeft0~6_combout )) ) ) ) # ( !\ula|ShiftLeft0~18_combout  & ( 
// \ula|ShiftLeft0~10_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ulaIn2|ulaIn2MuxOut[2]~4_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & \ula|ShiftLeft0~6_combout )) ) ) ) # ( \ula|ShiftLeft0~18_combout  
// & ( !\ula|ShiftLeft0~10_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftLeft0~6_combout ))) ) ) ) # ( !\ula|ShiftLeft0~18_combout  & ( !\ula|ShiftLeft0~10_combout  & ( 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & \ula|ShiftLeft0~6_combout )) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datac(gnd),
	.datad(!\ula|ShiftLeft0~6_combout ),
	.datae(!\ula|ShiftLeft0~18_combout ),
	.dataf(!\ula|ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~19 .extended_lut = "off";
defparam \ula|ShiftLeft0~19 .lut_mask = 64'h004488CC2266AAEE;
defparam \ula|ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N24
cyclonev_lcell_comb \ula|Mux7~1 (
// Equation(s):
// \ula|Mux7~1_combout  = ( \ula|ShiftLeft0~5_combout  & ( \ula|ShiftLeft0~19_combout  & ( (!\control|aluOp [0] & ((!\control|aluOp [1] & ((\ulaIn2|ulaIn2MuxOut[4]~0_combout ))) # (\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [31])))) # (\control|aluOp [0] & 
// (((\ulaIn2|ulaIn2MuxOut[4]~0_combout  & \control|aluOp [1])))) ) ) ) # ( !\ula|ShiftLeft0~5_combout  & ( \ula|ShiftLeft0~19_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & (!\control|aluOp [0] & \control|aluOp [1])) ) ) ) # ( \ula|ShiftLeft0~5_combout  & ( 
// !\ula|ShiftLeft0~19_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & (!\control|aluOp [0] & \control|aluOp [1])) ) ) ) # ( !\ula|ShiftLeft0~5_combout  & ( !\ula|ShiftLeft0~19_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & (!\control|aluOp [0] & \control|aluOp [1])) ) 
// ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\control|aluOp [1]),
	.datae(!\ula|ShiftLeft0~5_combout ),
	.dataf(!\ula|ShiftLeft0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~1 .extended_lut = "off";
defparam \ula|Mux7~1 .lut_mask = 64'h0044004400440C47;
defparam \ula|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N20
dffeas \regmem|regMemory_rtl_0_bypass[35] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N39
cyclonev_lcell_comb \ula|Add0~166 (
// Equation(s):
// \ula|Add0~166_combout  = !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(!\ulaIn1|ulaIn1MuxOut [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~166 .extended_lut = "off";
defparam \ula|Add0~166 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \ula|Add0~166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N39
cyclonev_lcell_comb \ula|Add0~165 (
// Equation(s):
// \ula|Add0~165_combout  = ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [23] ) ) # ( !\control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [23] ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [23]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~165 .extended_lut = "off";
defparam \ula|Add0~165 .lut_mask = 64'h33333333CCCCCCCC;
defparam \ula|Add0~165 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N23
dffeas \regmem|regMemory_rtl_0_bypass[33] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux9~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N33
cyclonev_lcell_comb \ula|Mux7~4 (
// Equation(s):
// \ula|Mux7~4_combout  = ( \ulaIn2|ulaIn2MuxOut[24]~22_combout  & ( \control|aluOp [2] & ( (!\control|aluOp [0] & ((!\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [24])) # (\control|aluOp [1] & ((\ulaIn1|ulaIn1MuxOut [8]))))) # (\control|aluOp [0] & 
// (((\ulaIn1|ulaIn1MuxOut [8])))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[24]~22_combout  & ( \control|aluOp [2] & ( (\ulaIn1|ulaIn1MuxOut [8] & ((\control|aluOp [1]) # (\control|aluOp [0]))) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[24]~22_combout  & ( !\control|aluOp [2] & 
// ( !\control|aluOp [1] $ (((!\control|aluOp [0] & !\ulaIn1|ulaIn1MuxOut [24]))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[24]~22_combout  & ( !\control|aluOp [2] & ( (!\control|aluOp [0] & (\ulaIn1|ulaIn1MuxOut [24] & \control|aluOp [1])) # (\control|aluOp [0] & 
// (!\ulaIn1|ulaIn1MuxOut [24] $ (!\control|aluOp [1]))) ) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\ulaIn1|ulaIn1MuxOut [24]),
	.datac(!\control|aluOp [1]),
	.datad(!\ulaIn1|ulaIn1MuxOut [8]),
	.datae(!\ulaIn2|ulaIn2MuxOut[24]~22_combout ),
	.dataf(!\control|aluOp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~4 .extended_lut = "off";
defparam \ula|Mux7~4 .lut_mask = 64'h16167878005F207F;
defparam \ula|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N18
cyclonev_lcell_comb \ula|Mux8~0 (
// Equation(s):
// \ula|Mux8~0_combout  = ( \ula|Mux22~3_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & !\control|aluOp [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\ula|Mux22~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~0 .extended_lut = "off";
defparam \ula|Mux8~0 .lut_mask = 64'h00000000F000F000;
defparam \ula|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N30
cyclonev_lcell_comb \ula|ShiftRight0~2 (
// Equation(s):
// \ula|ShiftRight0~2_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [30] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [29] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [28] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [30]),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ulaIn1|ulaIn1MuxOut [28]),
	.datad(!\ulaIn1|ulaIn1MuxOut [29]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~2 .extended_lut = "off";
defparam \ula|ShiftRight0~2 .lut_mask = 64'h0F0F00FF55553333;
defparam \ula|ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N3
cyclonev_lcell_comb \ula|ShiftRight1~11 (
// Equation(s):
// \ula|ShiftRight1~11_combout  = ( \ula|ShiftRight0~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftRight0~3_combout ))) ) ) # ( !\ula|ShiftRight0~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (\ula|ShiftRight0~3_combout  & !\ulaIn2|ulaIn2MuxOut[2]~4_combout )) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(gnd),
	.datac(!\ula|ShiftRight0~3_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~11 .extended_lut = "off";
defparam \ula|ShiftRight1~11 .lut_mask = 64'h0A000A000AAA0AAA;
defparam \ula|ShiftRight1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N18
cyclonev_lcell_comb \ula|Mux7~3 (
// Equation(s):
// \ula|Mux7~3_combout  = (\ulaIn1|ulaIn1MuxOut [31] & (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ula|Mux22~3_combout ) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout ))))

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datad(!\ula|Mux22~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~3 .extended_lut = "off";
defparam \ula|Mux7~3 .lut_mask = 64'h0301030103010301;
defparam \ula|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N48
cyclonev_lcell_comb \ula|Mux7~5 (
// Equation(s):
// \ula|Mux7~5_combout  = ( !\ula|Mux7~3_combout  & ( \ula|Mux8~1_combout  & ( (!\ula|ShiftRight1~11_combout  & ((!\ula|Mux7~4_combout ) # (!\ula|Mux14~3_combout ))) ) ) ) # ( \ula|Mux7~3_combout  & ( !\ula|Mux8~1_combout  & ( (!\ula|Mux7~4_combout  & 
// (((!\ula|Mux8~0_combout ) # (!\ula|ShiftRight1~11_combout )))) # (\ula|Mux7~4_combout  & (!\ula|Mux14~3_combout  & ((!\ula|Mux8~0_combout ) # (!\ula|ShiftRight1~11_combout )))) ) ) ) # ( !\ula|Mux7~3_combout  & ( !\ula|Mux8~1_combout  & ( 
// (!\ula|Mux7~4_combout  & (((!\ula|Mux8~0_combout ) # (!\ula|ShiftRight1~11_combout )))) # (\ula|Mux7~4_combout  & (!\ula|Mux14~3_combout  & ((!\ula|Mux8~0_combout ) # (!\ula|ShiftRight1~11_combout )))) ) ) )

	.dataa(!\ula|Mux7~4_combout ),
	.datab(!\ula|Mux14~3_combout ),
	.datac(!\ula|Mux8~0_combout ),
	.datad(!\ula|ShiftRight1~11_combout ),
	.datae(!\ula|Mux7~3_combout ),
	.dataf(!\ula|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~5 .extended_lut = "off";
defparam \ula|Mux7~5 .lut_mask = 64'hEEE0EEE0EE000000;
defparam \ula|Mux7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N33
cyclonev_lcell_comb \memToRegMux|memToRegOutput[24]~23 (
// Equation(s):
// \memToRegMux|memToRegOutput[24]~23_combout  = ( !\control|Decoder1~0_combout  & ( (!\ula|Mux7~5_combout ) # ((\ula|Mux7~2_combout ) # (\ula|Mux14~2_combout )) ) )

	.dataa(!\ula|Mux7~5_combout ),
	.datab(gnd),
	.datac(!\ula|Mux14~2_combout ),
	.datad(!\ula|Mux7~2_combout ),
	.datae(gnd),
	.dataf(!\control|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[24]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[24]~23 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[24]~23 .lut_mask = 64'hAFFFAFFF00000000;
defparam \memToRegMux|memToRegOutput[24]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N36
cyclonev_lcell_comb \ula|Mux6~3 (
// Equation(s):
// \ula|Mux6~3_combout  = ( \control|aluOp [0] & ( \ula|ShiftLeft0~5_combout  & ( (\control|aluOp [2] & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & !\ulaIn2|ulaIn2MuxOut[4]~0_combout )) # (\control|aluOp [1]))) ) ) ) # ( !\control|aluOp [0] & ( 
// \ula|ShiftLeft0~5_combout  & ( (!\control|aluOp [2] & (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\control|aluOp [1] & !\ulaIn2|ulaIn2MuxOut[4]~0_combout ))) # (\control|aluOp [2] & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & !\ulaIn2|ulaIn2MuxOut[4]~0_combout 
// )) # (\control|aluOp [1]))) ) ) ) # ( \control|aluOp [0] & ( !\ula|ShiftLeft0~5_combout  & ( (\control|aluOp [2] & \control|aluOp [1]) ) ) ) # ( !\control|aluOp [0] & ( !\ula|ShiftLeft0~5_combout  & ( (\control|aluOp [2] & \control|aluOp [1]) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\control|aluOp [1]),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(!\control|aluOp [0]),
	.dataf(!\ula|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~3 .extended_lut = "off";
defparam \ula|Mux6~3 .lut_mask = 64'h050505054D054505;
defparam \ula|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N42
cyclonev_lcell_comb \ula|Mux6~2 (
// Equation(s):
// \ula|Mux6~2_combout  = ( \ula|ShiftLeft0~5_combout  & ( \control|aluOp [1] & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (!\control|aluOp [2] & (!\control|aluOp [0] & !\ulaIn2|ulaIn2MuxOut[4]~0_combout ))) ) ) ) # ( \ula|ShiftLeft0~5_combout  & ( 
// !\control|aluOp [1] & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ((\control|aluOp [0]) # (\control|aluOp [2])))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\control|aluOp [0])) # (\control|aluOp [2]))) ) ) ) # ( 
// !\ula|ShiftLeft0~5_combout  & ( !\control|aluOp [1] & ( \control|aluOp [2] ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\control|aluOp [2]),
	.datac(!\control|aluOp [0]),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(!\ula|ShiftLeft0~5_combout ),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~2 .extended_lut = "off";
defparam \ula|Mux6~2 .lut_mask = 64'h3333153F00008000;
defparam \ula|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N57
cyclonev_lcell_comb \ula|Mux5~0 (
// Equation(s):
// \ula|Mux5~0_combout  = ( \ula|Mux22~3_combout  & ( (!\control|aluOp [3] & ((\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout ))) ) ) # ( !\ula|Mux22~3_combout  & ( !\control|aluOp [3] ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\ula|Mux22~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~0 .extended_lut = "off";
defparam \ula|Mux5~0 .lut_mask = 64'hFF00FF005F005F00;
defparam \ula|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N30
cyclonev_lcell_comb \ula|Mux6~5 (
// Equation(s):
// \ula|Mux6~5_combout  = ( \ula|Mux22~3_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & !\ulaIn2|ulaIn2MuxOut[4]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux22~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~5 .extended_lut = "off";
defparam \ula|Mux6~5 .lut_mask = 64'h00000000F000F000;
defparam \ula|Mux6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N12
cyclonev_lcell_comb \ula|ShiftRight1~1 (
// Equation(s):
// \ula|ShiftRight1~1_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [30] & ( (\ulaIn1|ulaIn1MuxOut [31] & !\ulaIn2|ulaIn2MuxOut[0]~2_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [30] & ( 
// (\ulaIn2|ulaIn2MuxOut[0]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [29]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [30] & ( (\ulaIn1|ulaIn1MuxOut [31] & !\ulaIn2|ulaIn2MuxOut[0]~2_combout ) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [30] & ( (\ulaIn1|ulaIn1MuxOut [29] & !\ulaIn2|ulaIn2MuxOut[0]~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [29]),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~1 .extended_lut = "off";
defparam \ula|ShiftRight1~1 .lut_mask = 64'h33000F0033FF0F00;
defparam \ula|ShiftRight1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N6
cyclonev_lcell_comb \ula|ShiftRight1~13 (
// Equation(s):
// \ula|ShiftRight1~13_combout  = ( \ula|ShiftRight0~12_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftRight1~1_combout ) ) ) # ( !\ula|ShiftRight0~12_combout  & ( (\ula|ShiftRight1~1_combout  & \ulaIn2|ulaIn2MuxOut[2]~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|ShiftRight1~1_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~13 .extended_lut = "off";
defparam \ula|ShiftRight1~13 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ula|ShiftRight1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N18
cyclonev_lcell_comb \ula|Mux5~1 (
// Equation(s):
// \ula|Mux5~1_combout  = ( !\control|aluOp [2] & ( \ula|ShiftLeft0~5_combout  & ( (!\control|aluOp [0] & (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & \control|aluOp [1]))) ) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\control|aluOp [1]),
	.datae(!\control|aluOp [2]),
	.dataf(!\ula|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~1 .extended_lut = "off";
defparam \ula|Mux5~1 .lut_mask = 64'h0000000000800000;
defparam \ula|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N12
cyclonev_lcell_comb \ula|Mux6~8 (
// Equation(s):
// \ula|Mux6~8_combout  = ( \ula|ShiftRight1~12_combout  & ( (!\control|aluOp [3] & ((!\ula|Mux6~5_combout  & ((\ula|Mux5~1_combout ))) # (\ula|Mux6~5_combout  & (\ula|ShiftRight1~13_combout )))) ) ) # ( !\ula|ShiftRight1~12_combout  & ( (\ula|Mux6~5_combout 
//  & (\ula|ShiftRight1~13_combout  & !\control|aluOp [3])) ) )

	.dataa(!\ula|Mux6~5_combout ),
	.datab(!\ula|ShiftRight1~13_combout ),
	.datac(!\ula|Mux5~1_combout ),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\ula|ShiftRight1~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~8 .extended_lut = "off";
defparam \ula|Mux6~8 .lut_mask = 64'h110011001B001B00;
defparam \ula|Mux6~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N9
cyclonev_lcell_comb \ula|ShiftLeft0~28 (
// Equation(s):
// \ula|ShiftLeft0~28_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [11] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [12]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [10])) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [11] & ( (\ulaIn2|ulaIn2MuxOut[1]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [13]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn1|ulaIn1MuxOut [11] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & 
// ((\ulaIn1|ulaIn1MuxOut [12]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [10])) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn1|ulaIn1MuxOut [11] & ( (\ulaIn1|ulaIn1MuxOut [13] & !\ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [10]),
	.datab(!\ulaIn1|ulaIn1MuxOut [13]),
	.datac(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [12]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~28 .extended_lut = "off";
defparam \ula|ShiftLeft0~28 .lut_mask = 64'h303005F53F3F05F5;
defparam \ula|ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N24
cyclonev_lcell_comb \ula|ShiftLeft0~44 (
// Equation(s):
// \ula|ShiftLeft0~44_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [22] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [24] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [23] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [25] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [25]),
	.datab(!\ulaIn1|ulaIn1MuxOut [23]),
	.datac(!\ulaIn1|ulaIn1MuxOut [22]),
	.datad(!\ulaIn1|ulaIn1MuxOut [24]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~44 .extended_lut = "off";
defparam \ula|ShiftLeft0~44 .lut_mask = 64'h5555333300FF0F0F;
defparam \ula|ShiftLeft0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N36
cyclonev_lcell_comb \ula|Mux6~4 (
// Equation(s):
// \ula|Mux6~4_combout  = ( \ula|ShiftLeft0~44_combout  & ( \ula|ShiftLeft0~36_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~40_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// ((\ula|ShiftLeft0~28_combout )))) ) ) ) # ( !\ula|ShiftLeft0~44_combout  & ( \ula|ShiftLeft0~36_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~40_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~28_combout ))))) ) ) ) # ( \ula|ShiftLeft0~44_combout  & ( !\ula|ShiftLeft0~36_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~40_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// ((\ula|ShiftLeft0~28_combout ))))) ) ) ) # ( !\ula|ShiftLeft0~44_combout  & ( !\ula|ShiftLeft0~36_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~40_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~28_combout ))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\ula|ShiftLeft0~40_combout ),
	.datad(!\ula|ShiftLeft0~28_combout ),
	.datae(!\ula|ShiftLeft0~44_combout ),
	.dataf(!\ula|ShiftLeft0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~4 .extended_lut = "off";
defparam \ula|Mux6~4 .lut_mask = 64'h04158C9D2637AEBF;
defparam \ula|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N30
cyclonev_lcell_comb \ula|ShiftLeft0~12 (
// Equation(s):
// \ula|ShiftLeft0~12_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [2] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [3] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [4] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [5] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [2]),
	.datab(!\ulaIn1|ulaIn1MuxOut [4]),
	.datac(!\ulaIn1|ulaIn1MuxOut [5]),
	.datad(!\ulaIn1|ulaIn1MuxOut [3]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~12 .extended_lut = "off";
defparam \ula|ShiftLeft0~12 .lut_mask = 64'h0F0F333300FF5555;
defparam \ula|ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N42
cyclonev_lcell_comb \ula|ShiftLeft0~7 (
// Equation(s):
// \ula|ShiftLeft0~7_combout  = ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [1])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [0]))) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [1]),
	.datac(!\ulaIn1|ulaIn1MuxOut [0]),
	.datad(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~7 .extended_lut = "off";
defparam \ula|ShiftLeft0~7 .lut_mask = 64'h330F330F00000000;
defparam \ula|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N54
cyclonev_lcell_comb \ula|ShiftLeft0~21 (
// Equation(s):
// \ula|ShiftLeft0~21_combout  = ( \ula|ShiftLeft0~7_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~20_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~12_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) ) ) # ( !\ula|ShiftLeft0~7_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~20_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~12_combout )))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\ula|ShiftLeft0~12_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datad(!\ula|ShiftLeft0~20_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~21 .extended_lut = "off";
defparam \ula|ShiftLeft0~21 .lut_mask = 64'h02A202A252F252F2;
defparam \ula|ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N15
cyclonev_lcell_comb \ula|Mux3~1 (
// Equation(s):
// \ula|Mux3~1_combout  = ( \ula|ShiftLeft0~5_combout  & ( (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (!\control|aluOp [1] $ (\control|aluOp [0]))) ) )

	.dataa(!\control|aluOp [1]),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(!\ula|ShiftLeft0~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~1 .extended_lut = "off";
defparam \ula|Mux3~1 .lut_mask = 64'h000000A5000000A5;
defparam \ula|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N5
dffeas \regmem|regMemory_rtl_0_bypass[36] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux6~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N48
cyclonev_lcell_comb \ula|Add0~167 (
// Equation(s):
// \ula|Add0~167_combout  = ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [25] ) ) # ( !\control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [25] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~167 .extended_lut = "off";
defparam \ula|Add0~167 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \ula|Add0~167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N30
cyclonev_lcell_comb \ula|ShiftLeft0~42 (
// Equation(s):
// \ula|ShiftLeft0~42_combout  = ( \ulaIn1|ulaIn1MuxOut [22] & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [21])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [20]))) ) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [22] & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [21])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [20]))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [22] & ( 
// !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( (\ulaIn2|ulaIn2MuxOut[0]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [23]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [22] & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( (\ulaIn1|ulaIn1MuxOut [23] & !\ulaIn2|ulaIn2MuxOut[0]~2_combout ) ) 
// ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [21]),
	.datab(!\ulaIn1|ulaIn1MuxOut [23]),
	.datac(!\ulaIn1|ulaIn1MuxOut [20]),
	.datad(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [22]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~42 .extended_lut = "off";
defparam \ula|ShiftLeft0~42 .lut_mask = 64'h330033FF550F550F;
defparam \ula|ShiftLeft0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N6
cyclonev_lcell_comb \ula|ShiftLeft0~37 (
// Equation(s):
// \ula|ShiftLeft0~37_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [15] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [16] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [17] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [18] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [18]),
	.datab(!\ulaIn1|ulaIn1MuxOut [17]),
	.datac(!\ulaIn1|ulaIn1MuxOut [15]),
	.datad(!\ulaIn1|ulaIn1MuxOut [16]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~37 .extended_lut = "off";
defparam \ula|ShiftLeft0~37 .lut_mask = 64'h5555333300FF0F0F;
defparam \ula|ShiftLeft0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N12
cyclonev_lcell_comb \ula|ShiftLeft0~41 (
// Equation(s):
// \ula|ShiftLeft0~41_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [19] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [20] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [21] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [22] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [22]),
	.datab(!\ulaIn1|ulaIn1MuxOut [21]),
	.datac(!\ulaIn1|ulaIn1MuxOut [20]),
	.datad(!\ulaIn1|ulaIn1MuxOut [19]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~41 .extended_lut = "off";
defparam \ula|ShiftLeft0~41 .lut_mask = 64'h555533330F0F00FF;
defparam \ula|ShiftLeft0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N54
cyclonev_lcell_comb \ula|ShiftLeft0~30 (
// Equation(s):
// \ula|ShiftLeft0~30_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [11] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [12] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [13] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [14] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [12]),
	.datab(!\ulaIn1|ulaIn1MuxOut [13]),
	.datac(!\ulaIn1|ulaIn1MuxOut [14]),
	.datad(!\ulaIn1|ulaIn1MuxOut [11]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~30 .extended_lut = "off";
defparam \ula|ShiftLeft0~30 .lut_mask = 64'h0F0F3333555500FF;
defparam \ula|ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N3
cyclonev_lcell_comb \ula|ShiftLeft0~45 (
// Equation(s):
// \ula|ShiftLeft0~45_combout  = ( \ulaIn1|ulaIn1MuxOut [24] & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [23]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [24] & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( 
// (\ulaIn1|ulaIn1MuxOut [23] & \ulaIn2|ulaIn2MuxOut[0]~2_combout ) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [24] & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [26]))) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & 
// (\ulaIn1|ulaIn1MuxOut [25])) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [24] & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [26]))) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [25])) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [23]),
	.datab(!\ulaIn1|ulaIn1MuxOut [25]),
	.datac(!\ulaIn1|ulaIn1MuxOut [26]),
	.datad(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [24]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~45 .extended_lut = "off";
defparam \ula|ShiftLeft0~45 .lut_mask = 64'h0F330F330055FF55;
defparam \ula|ShiftLeft0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N33
cyclonev_lcell_comb \ula|Mux5~2 (
// Equation(s):
// \ula|Mux5~2_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftLeft0~45_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~41_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~30_combout ))) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftLeft0~45_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftLeft0~37_combout ) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ula|ShiftLeft0~45_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~41_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~30_combout ))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ula|ShiftLeft0~45_combout  & ( 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ula|ShiftLeft0~37_combout ) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\ula|ShiftLeft0~37_combout ),
	.datac(!\ula|ShiftLeft0~41_combout ),
	.datad(!\ula|ShiftLeft0~30_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.dataf(!\ula|ShiftLeft0~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~2 .extended_lut = "off";
defparam \ula|Mux5~2 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \ula|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N9
cyclonev_lcell_comb \ula|Mux5~3 (
// Equation(s):
// \ula|Mux5~3_combout  = ( \ula|ShiftLeft0~5_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\ula|Mux5~2_combout  & (!\control|aluOp [1] $ (\control|aluOp [0])))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\control|aluOp [1]),
	.datac(!\ula|Mux5~2_combout ),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~3 .extended_lut = "off";
defparam \ula|Mux5~3 .lut_mask = 64'h0000000008020802;
defparam \ula|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N18
cyclonev_lcell_comb \ula|ShiftLeft0~22 (
// Equation(s):
// \ula|ShiftLeft0~22_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [9] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [7]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [9] & ( 
// (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [10]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [8])) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn1|ulaIn1MuxOut [9] & ( (\ulaIn1|ulaIn1MuxOut [7] & 
// \ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn1|ulaIn1MuxOut [9] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [10]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [8])) ) 
// ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [7]),
	.datab(!\ulaIn1|ulaIn1MuxOut [8]),
	.datac(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [10]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~22 .extended_lut = "off";
defparam \ula|ShiftLeft0~22 .lut_mask = 64'h03F3050503F3F5F5;
defparam \ula|ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N21
cyclonev_lcell_comb \ula|ShiftLeft0~23 (
// Equation(s):
// \ula|ShiftLeft0~23_combout  = ( \ula|ShiftLeft0~14_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~22_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~8_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) # ( !\ula|ShiftLeft0~14_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~22_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~8_combout )))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ula|ShiftLeft0~8_combout ),
	.datac(!\ula|ShiftLeft0~22_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~23 .extended_lut = "off";
defparam \ula|ShiftLeft0~23 .lut_mask = 64'h0A220A225F225F22;
defparam \ula|ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N6
cyclonev_lcell_comb \ula|Mux5~4 (
// Equation(s):
// \ula|Mux5~4_combout  = ( \ula|ShiftLeft0~5_combout  & ( \ula|ShiftLeft0~23_combout  & ( (!\control|aluOp [1] & (((\ulaIn2|ulaIn2MuxOut[4]~0_combout  & !\control|aluOp [0])))) # (\control|aluOp [1] & ((!\control|aluOp [0] & (\ulaIn1|ulaIn1MuxOut [31])) # 
// (\control|aluOp [0] & ((\ulaIn2|ulaIn2MuxOut[4]~0_combout ))))) ) ) ) # ( !\ula|ShiftLeft0~5_combout  & ( \ula|ShiftLeft0~23_combout  & ( (\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [31] & !\control|aluOp [0])) ) ) ) # ( \ula|ShiftLeft0~5_combout  & ( 
// !\ula|ShiftLeft0~23_combout  & ( (\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [31] & !\control|aluOp [0])) ) ) ) # ( !\ula|ShiftLeft0~5_combout  & ( !\ula|ShiftLeft0~23_combout  & ( (\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [31] & !\control|aluOp [0])) ) 
// ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\control|aluOp [0]),
	.datae(!\ula|ShiftLeft0~5_combout ),
	.dataf(!\ula|ShiftLeft0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~4 .extended_lut = "off";
defparam \ula|Mux5~4 .lut_mask = 64'h1100110011001B05;
defparam \ula|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N29
dffeas \regmem|regMemory_rtl_0_bypass[37] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N24
cyclonev_lcell_comb \ula|Add0~168 (
// Equation(s):
// \ula|Add0~168_combout  = ( \ulaIn1|ulaIn1MuxOut [26] & ( !\control|aluOp [0] ) ) # ( !\ulaIn1|ulaIn1MuxOut [26] & ( \control|aluOp [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~168 .extended_lut = "off";
defparam \ula|Add0~168 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \ula|Add0~168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N15
cyclonev_lcell_comb \ula|Add0~112 (
// Equation(s):
// \ula|Add0~112_sumout  = SUM(( \ula|Add0~166_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a24 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass 
// [35])))) ) + ( \ula|Add0~109  ))
// \ula|Add0~113  = CARRY(( \ula|Add0~166_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a24 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass 
// [35])))) ) + ( \ula|Add0~109  ))

	.dataa(!\regmem|regMemory~1570_combout ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [35]),
	.datad(!\ula|Add0~166_combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a24 ),
	.datag(gnd),
	.cin(\ula|Add0~109 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~112_sumout ),
	.cout(\ula|Add0~113 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~112 .extended_lut = "off";
defparam \ula|Add0~112 .lut_mask = 64'h0000FB73000000FF;
defparam \ula|Add0~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N18
cyclonev_lcell_comb \ula|Add0~116 (
// Equation(s):
// \ula|Add0~116_sumout  = SUM(( \ula|Add0~167_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a25 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass 
// [36])))) ) + ( \ula|Add0~113  ))
// \ula|Add0~117  = CARRY(( \ula|Add0~167_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a25 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass 
// [36])))) ) + ( \ula|Add0~113  ))

	.dataa(!\regmem|regMemory~1570_combout ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [36]),
	.datad(!\ula|Add0~167_combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a25 ),
	.datag(gnd),
	.cin(\ula|Add0~113 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~116_sumout ),
	.cout(\ula|Add0~117 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~116 .extended_lut = "off";
defparam \ula|Add0~116 .lut_mask = 64'h0000FB73000000FF;
defparam \ula|Add0~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N21
cyclonev_lcell_comb \ula|Add0~120 (
// Equation(s):
// \ula|Add0~120_sumout  = SUM(( \ula|Add0~168_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a26 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass 
// [37])))) ) + ( \ula|Add0~117  ))
// \ula|Add0~121  = CARRY(( \ula|Add0~168_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a26 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass 
// [37])))) ) + ( \ula|Add0~117  ))

	.dataa(!\regmem|regMemory~1570_combout ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [37]),
	.datad(!\ula|Add0~168_combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(\ula|Add0~117 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~120_sumout ),
	.cout(\ula|Add0~121 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~120 .extended_lut = "off";
defparam \ula|Add0~120 .lut_mask = 64'h0000FB73000000FF;
defparam \ula|Add0~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N48
cyclonev_lcell_comb \ula|Mux5~5 (
// Equation(s):
// \ula|Mux5~5_combout  = ( !\ula|Mux6~2_combout  & ( \ula|Add0~120_sumout  & ( (\ula|Mux5~0_combout  & (((\ula|Mux5~4_combout ) # (\ula|Mux5~3_combout )) # (\ula|Mux6~3_combout ))) ) ) ) # ( !\ula|Mux6~2_combout  & ( !\ula|Add0~120_sumout  & ( 
// (!\ula|Mux6~3_combout  & (\ula|Mux5~0_combout  & ((\ula|Mux5~4_combout ) # (\ula|Mux5~3_combout )))) ) ) )

	.dataa(!\ula|Mux6~3_combout ),
	.datab(!\ula|Mux5~3_combout ),
	.datac(!\ula|Mux5~4_combout ),
	.datad(!\ula|Mux5~0_combout ),
	.datae(!\ula|Mux6~2_combout ),
	.dataf(!\ula|Add0~120_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~5 .extended_lut = "off";
defparam \ula|Mux5~5 .lut_mask = 64'h002A0000007F0000;
defparam \ula|Mux5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N0
cyclonev_lcell_comb \ula|Mux5~7 (
// Equation(s):
// \ula|Mux5~7_combout  = ( \ula|Mux14~1_combout  & ( \ula|Mux5~5_combout  ) ) # ( !\ula|Mux14~1_combout  & ( \ula|Mux5~5_combout  ) ) # ( \ula|Mux14~1_combout  & ( !\ula|Mux5~5_combout  & ( (!\ula|Mux5~6_combout ) # ((\control|aluOp [3] & 
// ((\ula|LessThan0~46_combout ) # (\ula|LessThan0~47_combout )))) ) ) ) # ( !\ula|Mux14~1_combout  & ( !\ula|Mux5~5_combout  & ( !\ula|Mux5~6_combout  ) ) )

	.dataa(!\ula|LessThan0~47_combout ),
	.datab(!\ula|Mux5~6_combout ),
	.datac(!\ula|LessThan0~46_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|Mux14~1_combout ),
	.dataf(!\ula|Mux5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~7 .extended_lut = "off";
defparam \ula|Mux5~7 .lut_mask = 64'hCCCCCCDFFFFFFFFF;
defparam \ula|Mux5~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N1
dffeas \regmem|regMemory~1018 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~1018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~1018 .is_wysiwyg = "true";
defparam \regmem|regMemory~1018 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N23
dffeas \regmem|regMemory~986 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~986 .is_wysiwyg = "true";
defparam \regmem|regMemory~986 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N53
dffeas \regmem|regMemory~954 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~954 .is_wysiwyg = "true";
defparam \regmem|regMemory~954 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N17
dffeas \regmem|regMemory~826 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~826 .is_wysiwyg = "true";
defparam \regmem|regMemory~826 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N1
dffeas \regmem|regMemory~858 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ula|Mux5~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~858 .is_wysiwyg = "true";
defparam \regmem|regMemory~858 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N25
dffeas \regmem|regMemory~890 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~890 .is_wysiwyg = "true";
defparam \regmem|regMemory~890 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N19
dffeas \regmem|regMemory~794 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~794 .is_wysiwyg = "true";
defparam \regmem|regMemory~794 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N24
cyclonev_lcell_comb \regmem|regMemory~1791 (
// Equation(s):
// \regmem|regMemory~1791_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & (((\regmem|regMemory~794_q )))) # (\intMem|instruction [16] & (\regmem|regMemory~826_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & (\regmem|regMemory~858_q )) # (\intMem|instruction [16] & 
// ((\regmem|regMemory~890_q ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~826_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~858_q ),
	.datad(!\intMem|instruction [16]),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~890_q ),
	.datag(!\regmem|regMemory~794_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1791_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1791 .extended_lut = "on";
defparam \regmem|regMemory~1791 .lut_mask = 64'h0C770C330C770CFF;
defparam \regmem|regMemory~1791 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N46
dffeas \regmem|regMemory~922 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~922 .is_wysiwyg = "true";
defparam \regmem|regMemory~922 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N0
cyclonev_lcell_comb \regmem|regMemory~1259 (
// Equation(s):
// \regmem|regMemory~1259_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction [18] & (((\regmem|regMemory~1791_combout )))) # (\intMem|instruction [18] & ((!\regmem|regMemory~1791_combout  & (\regmem|regMemory~922_q )) # 
// (\regmem|regMemory~1791_combout  & ((\regmem|regMemory~954_q )))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction [18] & ((((\regmem|regMemory~1791_combout ))))) # (\intMem|instruction [18] & (((!\regmem|regMemory~1791_combout  & 
// ((\regmem|regMemory~986_q ))) # (\regmem|regMemory~1791_combout  & (\regmem|regMemory~1018_q ))))) ) )

	.dataa(!\regmem|regMemory~1018_q ),
	.datab(!\intMem|instruction [18]),
	.datac(!\regmem|regMemory~986_q ),
	.datad(!\regmem|regMemory~954_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1791_combout ),
	.datag(!\regmem|regMemory~922_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1259 .extended_lut = "on";
defparam \regmem|regMemory~1259 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regmem|regMemory~1259 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N31
dffeas \regmem|regMemory~762 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~762 .is_wysiwyg = "true";
defparam \regmem|regMemory~762 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N33
cyclonev_lcell_comb \regmem|regMemory~730feeder (
// Equation(s):
// \regmem|regMemory~730feeder_combout  = \ula|Mux5~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux5~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~730feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~730feeder .extended_lut = "off";
defparam \regmem|regMemory~730feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory~730feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N35
dffeas \regmem|regMemory~730 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~730feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~730 .is_wysiwyg = "true";
defparam \regmem|regMemory~730 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N48
cyclonev_lcell_comb \regmem|regMemory~698feeder (
// Equation(s):
// \regmem|regMemory~698feeder_combout  = ( \ula|Mux5~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux5~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~698feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~698feeder .extended_lut = "off";
defparam \regmem|regMemory~698feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~698feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N50
dffeas \regmem|regMemory~698 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~698feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~698 .is_wysiwyg = "true";
defparam \regmem|regMemory~698 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N26
dffeas \regmem|regMemory~634 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~634 .is_wysiwyg = "true";
defparam \regmem|regMemory~634 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N24
cyclonev_lcell_comb \regmem|regMemory~602feeder (
// Equation(s):
// \regmem|regMemory~602feeder_combout  = ( \ula|Mux5~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux5~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~602feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~602feeder .extended_lut = "off";
defparam \regmem|regMemory~602feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~602feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N25
dffeas \regmem|regMemory~602 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~602feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~602 .is_wysiwyg = "true";
defparam \regmem|regMemory~602 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N12
cyclonev_lcell_comb \regmem|regMemory~570feeder (
// Equation(s):
// \regmem|regMemory~570feeder_combout  = ( \ula|Mux5~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux5~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~570feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~570feeder .extended_lut = "off";
defparam \regmem|regMemory~570feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~570feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N13
dffeas \regmem|regMemory~570 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~570feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~570 .is_wysiwyg = "true";
defparam \regmem|regMemory~570 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N9
cyclonev_lcell_comb \regmem|regMemory~538feeder (
// Equation(s):
// \regmem|regMemory~538feeder_combout  = ( \ula|Mux5~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux5~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~538feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~538feeder .extended_lut = "off";
defparam \regmem|regMemory~538feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~538feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N10
dffeas \regmem|regMemory~538 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~538feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~538 .is_wysiwyg = "true";
defparam \regmem|regMemory~538 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N24
cyclonev_lcell_comb \regmem|regMemory~1787 (
// Equation(s):
// \regmem|regMemory~1787_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & (\regmem|regMemory~538_q )) # (\intMem|instruction [16] & ((\regmem|regMemory~570_q ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction [16] & ((\regmem|regMemory~602_q ))) # (\intMem|instruction [16] & 
// (\regmem|regMemory~634_q ))))) # (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~634_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~602_q ),
	.datad(!\regmem|regMemory~570_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~538_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1787_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1787 .extended_lut = "on";
defparam \regmem|regMemory~1787 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regmem|regMemory~1787 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N37
dffeas \regmem|regMemory~666 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~666 .is_wysiwyg = "true";
defparam \regmem|regMemory~666 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N30
cyclonev_lcell_comb \regmem|regMemory~1255 (
// Equation(s):
// \regmem|regMemory~1255_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction [18] & (((\regmem|regMemory~1787_combout )))) # (\intMem|instruction [18] & ((!\regmem|regMemory~1787_combout  & (\regmem|regMemory~666_q )) # 
// (\regmem|regMemory~1787_combout  & ((\regmem|regMemory~698_q )))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction [18] & ((((\regmem|regMemory~1787_combout ))))) # (\intMem|instruction [18] & (((!\regmem|regMemory~1787_combout  & 
// ((\regmem|regMemory~730_q ))) # (\regmem|regMemory~1787_combout  & (\regmem|regMemory~762_q ))))) ) )

	.dataa(!\regmem|regMemory~762_q ),
	.datab(!\intMem|instruction [18]),
	.datac(!\regmem|regMemory~730_q ),
	.datad(!\regmem|regMemory~698_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1787_combout ),
	.datag(!\regmem|regMemory~666_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1255 .extended_lut = "on";
defparam \regmem|regMemory~1255 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regmem|regMemory~1255 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y1_N50
dffeas \regmem|regMemory~250 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~250 .is_wysiwyg = "true";
defparam \regmem|regMemory~250 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N59
dffeas \regmem|regMemory~218 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~218 .is_wysiwyg = "true";
defparam \regmem|regMemory~218 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N12
cyclonev_lcell_comb \regmem|regMemory~186feeder (
// Equation(s):
// \regmem|regMemory~186feeder_combout  = ( \ula|Mux5~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux5~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~186feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~186feeder .extended_lut = "off";
defparam \regmem|regMemory~186feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~186feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N14
dffeas \regmem|regMemory~186 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~186feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~186 .is_wysiwyg = "true";
defparam \regmem|regMemory~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y1_N4
dffeas \regmem|regMemory~58 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~58 .is_wysiwyg = "true";
defparam \regmem|regMemory~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y1_N44
dffeas \regmem|regMemory~122 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~122 .is_wysiwyg = "true";
defparam \regmem|regMemory~122 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N27
cyclonev_lcell_comb \regmem|regMemory~90feeder (
// Equation(s):
// \regmem|regMemory~90feeder_combout  = ( \ula|Mux5~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux5~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~90feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~90feeder .extended_lut = "off";
defparam \regmem|regMemory~90feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~90feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y1_N29
dffeas \regmem|regMemory~90 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~90feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~90 .is_wysiwyg = "true";
defparam \regmem|regMemory~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N46
dffeas \regmem|regMemory~26 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~26 .is_wysiwyg = "true";
defparam \regmem|regMemory~26 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N33
cyclonev_lcell_comb \regmem|regMemory~1779 (
// Equation(s):
// \regmem|regMemory~1779_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~26_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory~58_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & 
// ((\regmem|regMemory~90_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~122_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~58_q ),
	.datab(!\regmem|regMemory~122_q ),
	.datac(!\regmem|regMemory~90_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~26_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1779_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1779 .extended_lut = "on";
defparam \regmem|regMemory~1779 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~1779 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N35
dffeas \regmem|regMemory~154 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~154 .is_wysiwyg = "true";
defparam \regmem|regMemory~154 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y1_N48
cyclonev_lcell_comb \regmem|regMemory~1247 (
// Equation(s):
// \regmem|regMemory~1247_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1779_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1779_combout  & 
// (\regmem|regMemory~154_q )) # (\regmem|regMemory~1779_combout  & ((\regmem|regMemory~186_q )))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1779_combout ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1779_combout  & ((\regmem|regMemory~218_q ))) # (\regmem|regMemory~1779_combout  & (\regmem|regMemory~250_q ))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~250_q ),
	.datac(!\regmem|regMemory~218_q ),
	.datad(!\regmem|regMemory~186_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1779_combout ),
	.datag(!\regmem|regMemory~154_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1247 .extended_lut = "on";
defparam \regmem|regMemory~1247 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regmem|regMemory~1247 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N50
dffeas \regmem|regMemory~506 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~506 .is_wysiwyg = "true";
defparam \regmem|regMemory~506 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N30
cyclonev_lcell_comb \regmem|regMemory~474feeder (
// Equation(s):
// \regmem|regMemory~474feeder_combout  = ( \ula|Mux5~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux5~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~474feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~474feeder .extended_lut = "off";
defparam \regmem|regMemory~474feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~474feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N31
dffeas \regmem|regMemory~474 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~474feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~474 .is_wysiwyg = "true";
defparam \regmem|regMemory~474 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N57
cyclonev_lcell_comb \regmem|regMemory~442feeder (
// Equation(s):
// \regmem|regMemory~442feeder_combout  = ( \ula|Mux5~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux5~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~442feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~442feeder .extended_lut = "off";
defparam \regmem|regMemory~442feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~442feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N58
dffeas \regmem|regMemory~442 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~442feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~442 .is_wysiwyg = "true";
defparam \regmem|regMemory~442 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N26
dffeas \regmem|regMemory~378 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~378 .is_wysiwyg = "true";
defparam \regmem|regMemory~378 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N45
cyclonev_lcell_comb \regmem|regMemory~314feeder (
// Equation(s):
// \regmem|regMemory~314feeder_combout  = ( \ula|Mux5~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux5~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~314feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~314feeder .extended_lut = "off";
defparam \regmem|regMemory~314feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~314feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N46
dffeas \regmem|regMemory~314 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~314feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~314 .is_wysiwyg = "true";
defparam \regmem|regMemory~314 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N36
cyclonev_lcell_comb \regmem|regMemory~346feeder (
// Equation(s):
// \regmem|regMemory~346feeder_combout  = ( \ula|Mux5~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux5~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~346feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~346feeder .extended_lut = "off";
defparam \regmem|regMemory~346feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~346feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N38
dffeas \regmem|regMemory~346 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~346feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~346 .is_wysiwyg = "true";
defparam \regmem|regMemory~346 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N4
dffeas \regmem|regMemory~282 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~282 .is_wysiwyg = "true";
defparam \regmem|regMemory~282 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N24
cyclonev_lcell_comb \regmem|regMemory~1783 (
// Equation(s):
// \regmem|regMemory~1783_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~282_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~314_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~346_q ))) # (\intMem|instruction [16] & 
// (\regmem|regMemory~378_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~378_q ),
	.datab(!\regmem|regMemory~314_q ),
	.datac(!\regmem|regMemory~346_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~282_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1783_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1783 .extended_lut = "on";
defparam \regmem|regMemory~1783 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regmem|regMemory~1783 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N0
cyclonev_lcell_comb \regmem|regMemory~410feeder (
// Equation(s):
// \regmem|regMemory~410feeder_combout  = ( \ula|Mux5~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux5~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~410feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~410feeder .extended_lut = "off";
defparam \regmem|regMemory~410feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~410feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N2
dffeas \regmem|regMemory~410 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~410feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~410 .is_wysiwyg = "true";
defparam \regmem|regMemory~410 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N48
cyclonev_lcell_comb \regmem|regMemory~1251 (
// Equation(s):
// \regmem|regMemory~1251_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1783_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1783_combout  & (\regmem|regMemory~410_q )) # 
// (\regmem|regMemory~1783_combout  & ((\regmem|regMemory~442_q )))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1783_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\regmem|regMemory~1783_combout  & ((\regmem|regMemory~474_q ))) # (\regmem|regMemory~1783_combout  & (\regmem|regMemory~506_q ))))) ) )

	.dataa(!\regmem|regMemory~506_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~474_q ),
	.datad(!\regmem|regMemory~442_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1783_combout ),
	.datag(!\regmem|regMemory~410_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1251 .extended_lut = "on";
defparam \regmem|regMemory~1251 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regmem|regMemory~1251 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N18
cyclonev_lcell_comb \regmem|regMemory~1263 (
// Equation(s):
// \regmem|regMemory~1263_combout  = ( \regmem|regMemory~1247_combout  & ( \regmem|regMemory~1251_combout  & ( (!\intMem|instruction [20]) # ((!\intMem|instruction [19] & ((\regmem|regMemory~1255_combout ))) # (\intMem|instruction [19] & 
// (\regmem|regMemory~1259_combout ))) ) ) ) # ( !\regmem|regMemory~1247_combout  & ( \regmem|regMemory~1251_combout  & ( (!\intMem|instruction [20] & (\intMem|instruction [19])) # (\intMem|instruction [20] & ((!\intMem|instruction [19] & 
// ((\regmem|regMemory~1255_combout ))) # (\intMem|instruction [19] & (\regmem|regMemory~1259_combout )))) ) ) ) # ( \regmem|regMemory~1247_combout  & ( !\regmem|regMemory~1251_combout  & ( (!\intMem|instruction [20] & (!\intMem|instruction [19])) # 
// (\intMem|instruction [20] & ((!\intMem|instruction [19] & ((\regmem|regMemory~1255_combout ))) # (\intMem|instruction [19] & (\regmem|regMemory~1259_combout )))) ) ) ) # ( !\regmem|regMemory~1247_combout  & ( !\regmem|regMemory~1251_combout  & ( 
// (\intMem|instruction [20] & ((!\intMem|instruction [19] & ((\regmem|regMemory~1255_combout ))) # (\intMem|instruction [19] & (\regmem|regMemory~1259_combout )))) ) ) )

	.dataa(!\intMem|instruction [20]),
	.datab(!\intMem|instruction [19]),
	.datac(!\regmem|regMemory~1259_combout ),
	.datad(!\regmem|regMemory~1255_combout ),
	.datae(!\regmem|regMemory~1247_combout ),
	.dataf(!\regmem|regMemory~1251_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1263 .extended_lut = "off";
defparam \regmem|regMemory~1263 .lut_mask = 64'h014589CD2367ABEF;
defparam \regmem|regMemory~1263 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N12
cyclonev_lcell_comb \ulaIn1|Mux26~0 (
// Equation(s):
// \ulaIn1|Mux26~0_combout  = ( !\control|in1Mux [1] & ( \regmem|regMemory~1263_combout  & ( (!\control|in1Mux [0]) # (\intMem|instruction [15]) ) ) ) # ( !\control|in1Mux [1] & ( !\regmem|regMemory~1263_combout  & ( (\intMem|instruction [15] & 
// \control|in1Mux [0]) ) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction [15]),
	.datac(!\control|in1Mux [0]),
	.datad(gnd),
	.datae(!\control|in1Mux [1]),
	.dataf(!\regmem|regMemory~1263_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux26~0 .extended_lut = "off";
defparam \ulaIn1|Mux26~0 .lut_mask = 64'h03030000F3F30000;
defparam \ulaIn1|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N9
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[26] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [26] = ( \ulaIn1|ulaIn1MuxOut [26] & ( (!\ulaIn1|Mux32~0_combout ) # (\ulaIn1|Mux26~0_combout ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [26] & ( (\ulaIn1|Mux32~0_combout  & \ulaIn1|Mux26~0_combout ) ) )

	.dataa(!\ulaIn1|Mux32~0_combout ),
	.datab(gnd),
	.datac(!\ulaIn1|Mux26~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[26] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[26] .lut_mask = 64'h05050505AFAFAFAF;
defparam \ulaIn1|ulaIn1MuxOut[26] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N30
cyclonev_lcell_comb \ula|ShiftLeft0~46 (
// Equation(s):
// \ula|ShiftLeft0~46_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [24] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [26] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [25] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [27] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [24]),
	.datab(!\ulaIn1|ulaIn1MuxOut [25]),
	.datac(!\ulaIn1|ulaIn1MuxOut [26]),
	.datad(!\ulaIn1|ulaIn1MuxOut [27]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~46 .extended_lut = "off";
defparam \ula|ShiftLeft0~46 .lut_mask = 64'h00FF33330F0F5555;
defparam \ula|ShiftLeft0~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N54
cyclonev_lcell_comb \ula|ShiftLeft0~38 (
// Equation(s):
// \ula|ShiftLeft0~38_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [16] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [18] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [17] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [19] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [18]),
	.datab(!\ulaIn1|ulaIn1MuxOut [17]),
	.datac(!\ulaIn1|ulaIn1MuxOut [19]),
	.datad(!\ulaIn1|ulaIn1MuxOut [16]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~38 .extended_lut = "off";
defparam \ula|ShiftLeft0~38 .lut_mask = 64'h0F0F3333555500FF;
defparam \ula|ShiftLeft0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N45
cyclonev_lcell_comb \ula|ShiftLeft0~47 (
// Equation(s):
// \ula|ShiftLeft0~47_combout  = ( \ula|ShiftLeft0~38_combout  & ( \ula|ShiftLeft0~32_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~46_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~42_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout ) ) ) ) # ( !\ula|ShiftLeft0~38_combout  & ( \ula|ShiftLeft0~32_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|ShiftLeft0~46_combout  & !\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ula|ShiftLeft0~42_combout ))) ) ) ) # ( \ula|ShiftLeft0~38_combout  & ( !\ula|ShiftLeft0~32_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftLeft0~46_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~42_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) ) # ( !\ula|ShiftLeft0~38_combout  & ( 
// !\ula|ShiftLeft0~32_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~46_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~42_combout )))) ) ) )

	.dataa(!\ula|ShiftLeft0~42_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datac(!\ula|ShiftLeft0~46_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(!\ula|ShiftLeft0~38_combout ),
	.dataf(!\ula|ShiftLeft0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~47 .extended_lut = "off";
defparam \ula|ShiftLeft0~47 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \ula|ShiftLeft0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N39
cyclonev_lcell_comb \ula|Add0~0 (
// Equation(s):
// \ula|Add0~0_combout  = ( \control|aluOp [0] & ( \control|aluOp [1] ) ) # ( !\control|aluOp [0] & ( !\control|aluOp [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~0 .extended_lut = "off";
defparam \ula|Add0~0 .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \ula|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N5
dffeas \regmem|regMemory_rtl_0_bypass[38] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux4~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N54
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[28]~5 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[28]~5_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a28  & ( !\control|in2Mux~combout  & ( ((!\regmem|regMemory~1025_combout ) # (!\regmem|regMemory~1024_combout )) # (\regmem|regMemory_rtl_0_bypass [39]) ) ) ) # ( 
// !\regmem|regMemory_rtl_0|auto_generated|ram_block1a28  & ( !\control|in2Mux~combout  & ( (\regmem|regMemory_rtl_0_bypass [39] & (\regmem|regMemory~1025_combout  & \regmem|regMemory~1024_combout )) ) ) )

	.dataa(gnd),
	.datab(!\regmem|regMemory_rtl_0_bypass [39]),
	.datac(!\regmem|regMemory~1025_combout ),
	.datad(!\regmem|regMemory~1024_combout ),
	.datae(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a28 ),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[28]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[28]~5 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[28]~5 .lut_mask = 64'h0003FFF300000000;
defparam \ulaIn2|ulaIn2MuxOut[28]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N33
cyclonev_lcell_comb \ula|Mux3~9 (
// Equation(s):
// \ula|Mux3~9_combout  = ( \control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [28] & ( (!\control|aluOp [2] & ((!\control|aluOp [1]))) # (\control|aluOp [2] & (\ulaIn1|ulaIn1MuxOut [12])) ) ) ) # ( !\control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [28] & ( 
// (!\control|aluOp [1] & (((\ulaIn2|ulaIn2MuxOut[28]~5_combout )))) # (\control|aluOp [1] & ((!\control|aluOp [2] & ((!\ulaIn2|ulaIn2MuxOut[28]~5_combout ))) # (\control|aluOp [2] & (\ulaIn1|ulaIn1MuxOut [12])))) ) ) ) # ( \control|aluOp [0] & ( 
// !\ulaIn1|ulaIn1MuxOut [28] & ( (!\control|aluOp [2] & ((!\ulaIn2|ulaIn2MuxOut[28]~5_combout  $ (!\control|aluOp [1])))) # (\control|aluOp [2] & (\ulaIn1|ulaIn1MuxOut [12])) ) ) ) # ( !\control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [28] & ( (\control|aluOp 
// [1] & ((!\control|aluOp [2] & ((\ulaIn2|ulaIn2MuxOut[28]~5_combout ))) # (\control|aluOp [2] & (\ulaIn1|ulaIn1MuxOut [12])))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [12]),
	.datab(!\control|aluOp [2]),
	.datac(!\ulaIn2|ulaIn2MuxOut[28]~5_combout ),
	.datad(!\control|aluOp [1]),
	.datae(!\control|aluOp [0]),
	.dataf(!\ulaIn1|ulaIn1MuxOut [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~9 .extended_lut = "off";
defparam \ula|Mux3~9 .lut_mask = 64'h001D1DD10FD1DD11;
defparam \ula|Mux3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N3
cyclonev_lcell_comb \ula|ShiftRight0~10 (
// Equation(s):
// \ula|ShiftRight0~10_combout  = ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~10 .extended_lut = "off";
defparam \ula|ShiftRight0~10 .lut_mask = 64'hFF00FF0000000000;
defparam \ula|ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N42
cyclonev_lcell_comb \ula|ShiftRight1~20 (
// Equation(s):
// \ula|ShiftRight1~20_combout  = ( \ula|ShiftRight0~10_combout  & ( \ula|ShiftRight0~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ula|ShiftRight0~10_combout ),
	.dataf(!\ula|ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~20 .extended_lut = "off";
defparam \ula|ShiftRight1~20 .lut_mask = 64'h000000000000FFFF;
defparam \ula|ShiftRight1~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N39
cyclonev_lcell_comb \ula|Mux3~10 (
// Equation(s):
// \ula|Mux3~10_combout  = ( \ula|Mux14~3_combout  & ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \ula|Mux3~9_combout  ) ) ) # ( \ula|Mux14~3_combout  & ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( ((\ula|Mux22~3_combout  & (\ula|ShiftRight1~20_combout  & 
// !\control|aluOp [3]))) # (\ula|Mux3~9_combout ) ) ) ) # ( !\ula|Mux14~3_combout  & ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( (\ula|Mux22~3_combout  & (\ula|ShiftRight1~20_combout  & !\control|aluOp [3])) ) ) )

	.dataa(!\ula|Mux3~9_combout ),
	.datab(!\ula|Mux22~3_combout ),
	.datac(!\ula|ShiftRight1~20_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|Mux14~3_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~10 .extended_lut = "off";
defparam \ula|Mux3~10 .lut_mask = 64'h0300575500005555;
defparam \ula|Mux3~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N18
cyclonev_lcell_comb \ula|Mux3~5 (
// Equation(s):
// \ula|Mux3~5_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [26] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [25]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [26] & ( 
// (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [28]))) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [27])) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [26] & ( (\ulaIn2|ulaIn2MuxOut[0]~2_combout  
// & \ulaIn1|ulaIn1MuxOut [25]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [26] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [28]))) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [27])) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [27]),
	.datab(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [25]),
	.datad(!\ulaIn1|ulaIn1MuxOut [28]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~5 .extended_lut = "off";
defparam \ula|Mux3~5 .lut_mask = 64'h11DD030311DDCFCF;
defparam \ula|Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N21
cyclonev_lcell_comb \ula|Mux3~6 (
// Equation(s):
// \ula|Mux3~6_combout  = ( \ula|ShiftLeft0~39_combout  & ( \ula|Mux3~5_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~43_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (\ula|ShiftLeft0~34_combout ))) ) ) ) # ( !\ula|ShiftLeft0~39_combout  & ( \ula|Mux3~5_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftLeft0~43_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (\ula|ShiftLeft0~34_combout  & (\ulaIn2|ulaIn2MuxOut[2]~4_combout ))) ) ) ) # ( \ula|ShiftLeft0~39_combout  & ( !\ula|Mux3~5_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~4_combout  & \ula|ShiftLeft0~43_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )) # (\ula|ShiftLeft0~34_combout ))) ) ) ) # ( !\ula|ShiftLeft0~39_combout  & ( !\ula|Mux3~5_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~43_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~34_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\ula|ShiftLeft0~34_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datad(!\ula|ShiftLeft0~43_combout ),
	.datae(!\ula|ShiftLeft0~39_combout ),
	.dataf(!\ula|Mux3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~6 .extended_lut = "off";
defparam \ula|Mux3~6 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \ula|Mux3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N0
cyclonev_lcell_comb \ula|Mux3~7 (
// Equation(s):
// \ula|Mux3~7_combout  = ( \control|aluOp [1] & ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & !\control|aluOp [0]) ) ) ) # ( \control|aluOp [1] & ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( (!\control|aluOp [0] & (\ulaIn1|ulaIn1MuxOut 
// [31])) # (\control|aluOp [0] & (((\ula|Mux3~6_combout  & \ula|ShiftLeft0~5_combout )))) ) ) ) # ( !\control|aluOp [1] & ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( (!\control|aluOp [0] & (\ula|Mux3~6_combout  & \ula|ShiftLeft0~5_combout )) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\control|aluOp [0]),
	.datac(!\ula|Mux3~6_combout ),
	.datad(!\ula|ShiftLeft0~5_combout ),
	.datae(!\control|aluOp [1]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~7 .extended_lut = "off";
defparam \ula|Mux3~7 .lut_mask = 64'h000C444700004444;
defparam \ula|Mux3~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N54
cyclonev_lcell_comb \ula|Mux3~8 (
// Equation(s):
// \ula|Mux3~8_combout  = ( \ula|ShiftRight0~2_combout  & ( ((\ulaIn1|ulaIn1MuxOut [31] & ((!\ula|Mux22~3_combout ) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout )))) # (\ula|ShiftRight0~10_combout ) ) ) # ( !\ula|ShiftRight0~2_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] 
// & (!\ula|ShiftRight0~10_combout  & ((!\ula|Mux22~3_combout ) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout )))) ) )

	.dataa(!\ula|Mux22~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(!\ula|ShiftRight0~10_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~8 .extended_lut = "off";
defparam \ula|Mux3~8 .lut_mask = 64'h0B000B000BFF0BFF;
defparam \ula|Mux3~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N6
cyclonev_lcell_comb \ula|ShiftLeft0~27 (
// Equation(s):
// \ula|ShiftLeft0~27_combout  = ( \ula|ShiftLeft0~10_combout  & ( \ula|ShiftLeft0~26_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~18_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// ((\ula|ShiftLeft0~6_combout )))) ) ) ) # ( !\ula|ShiftLeft0~10_combout  & ( \ula|ShiftLeft0~26_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )) # (\ula|ShiftLeft0~18_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|ShiftLeft0~6_combout  & \ulaIn2|ulaIn2MuxOut[2]~4_combout )))) ) ) ) # ( \ula|ShiftLeft0~10_combout  & ( !\ula|ShiftLeft0~26_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~18_combout  & 
// ((\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftLeft0~6_combout )))) ) ) ) # ( !\ula|ShiftLeft0~10_combout  & ( !\ula|ShiftLeft0~26_combout  & ( 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~18_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~6_combout ))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\ula|ShiftLeft0~18_combout ),
	.datac(!\ula|ShiftLeft0~6_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(!\ula|ShiftLeft0~10_combout ),
	.dataf(!\ula|ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~27 .extended_lut = "off";
defparam \ula|ShiftLeft0~27 .lut_mask = 64'h00275527AA27FF27;
defparam \ula|ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N42
cyclonev_lcell_comb \ula|Mux3~4 (
// Equation(s):
// \ula|Mux3~4_combout  = ( \ula|ShiftLeft0~27_combout  & ( (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\ula|ShiftLeft0~5_combout  & (!\control|aluOp [0] $ (\control|aluOp [1])))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\ula|ShiftLeft0~5_combout ),
	.datad(!\control|aluOp [1]),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~4 .extended_lut = "off";
defparam \ula|Mux3~4 .lut_mask = 64'h0000000002010201;
defparam \ula|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N36
cyclonev_lcell_comb \ula|Mux3~11 (
// Equation(s):
// \ula|Mux3~11_combout  = ( \ula|Mux3~8_combout  & ( \ula|Mux3~4_combout  & ( (!\ula|Mux3~10_combout  & (!\ula|Mux3~2_combout  & !\ula|Mux8~1_combout )) ) ) ) # ( !\ula|Mux3~8_combout  & ( \ula|Mux3~4_combout  & ( (!\ula|Mux3~10_combout  & 
// !\ula|Mux3~2_combout ) ) ) ) # ( \ula|Mux3~8_combout  & ( !\ula|Mux3~4_combout  & ( (!\ula|Mux3~10_combout  & (!\ula|Mux8~1_combout  & ((!\ula|Mux3~2_combout ) # (!\ula|Mux3~7_combout )))) ) ) ) # ( !\ula|Mux3~8_combout  & ( !\ula|Mux3~4_combout  & ( 
// (!\ula|Mux3~10_combout  & ((!\ula|Mux3~2_combout ) # (!\ula|Mux3~7_combout ))) ) ) )

	.dataa(!\ula|Mux3~10_combout ),
	.datab(!\ula|Mux3~2_combout ),
	.datac(!\ula|Mux3~7_combout ),
	.datad(!\ula|Mux8~1_combout ),
	.datae(!\ula|Mux3~8_combout ),
	.dataf(!\ula|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~11 .extended_lut = "off";
defparam \ula|Mux3~11 .lut_mask = 64'hA8A8A80088888800;
defparam \ula|Mux3~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N24
cyclonev_lcell_comb \memToRegMux|memToRegOutput[28]~27 (
// Equation(s):
// \memToRegMux|memToRegOutput[28]~27_combout  = ( \ula|Mux14~2_combout  & ( !\control|Decoder1~0_combout  ) ) # ( !\ula|Mux14~2_combout  & ( (!\control|Decoder1~0_combout  & ((!\ula|Mux3~11_combout ) # (\ula|Mux3~3_combout ))) ) )

	.dataa(!\control|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\ula|Mux3~11_combout ),
	.datad(!\ula|Mux3~3_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[28]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[28]~27 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[28]~27 .lut_mask = 64'hA0AAA0AAAAAAAAAA;
defparam \memToRegMux|memToRegOutput[28]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N32
dffeas \regmem|regMemory_rtl_0_bypass[40] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux2~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N6
cyclonev_lcell_comb \ula|Add0~171 (
// Equation(s):
// \ula|Add0~171_combout  = ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [29] ) ) # ( !\control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [29] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~171 .extended_lut = "off";
defparam \ula|Add0~171 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \ula|Add0~171 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N21
cyclonev_lcell_comb \ula|ShiftRight0~19 (
// Equation(s):
// \ula|ShiftRight0~19_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [30])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & 
// ((\ulaIn1|ulaIn1MuxOut [31]))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [30]),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~19 .extended_lut = "off";
defparam \ula|ShiftRight0~19 .lut_mask = 64'h550F550F0F0F0F0F;
defparam \ula|ShiftRight0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N24
cyclonev_lcell_comb \ula|Mux1~5 (
// Equation(s):
// \ula|Mux1~5_combout  = ( \ula|Mux8~0_combout  & ( \ula|Mux8~1_combout  & ( (!\ula|ShiftRight0~10_combout  & (((\ulaIn1|ulaIn1MuxOut [31])))) # (\ula|ShiftRight0~10_combout  & (((\ula|ShiftRight0~19_combout )) # (\ula|ShiftRight1~3_combout ))) ) ) ) # ( 
// !\ula|Mux8~0_combout  & ( \ula|Mux8~1_combout  & ( (!\ula|ShiftRight0~10_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))) # (\ula|ShiftRight0~10_combout  & (\ula|ShiftRight0~19_combout )) ) ) ) # ( \ula|Mux8~0_combout  & ( !\ula|Mux8~1_combout  & ( 
// (\ula|ShiftRight0~10_combout  & \ula|ShiftRight1~3_combout ) ) ) )

	.dataa(!\ula|ShiftRight0~10_combout ),
	.datab(!\ula|ShiftRight1~3_combout ),
	.datac(!\ula|ShiftRight0~19_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(!\ula|Mux8~0_combout ),
	.dataf(!\ula|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~5 .extended_lut = "off";
defparam \ula|Mux1~5 .lut_mask = 64'h0000111105AF15BF;
defparam \ula|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N27
cyclonev_lcell_comb \ula|Add0~172 (
// Equation(s):
// \ula|Add0~172_combout  = ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [30] ) ) # ( !\control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [30] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~172 .extended_lut = "off";
defparam \ula|Add0~172 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \ula|Add0~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N48
cyclonev_lcell_comb \ula|Add0~169 (
// Equation(s):
// \ula|Add0~169_combout  = !\ulaIn1|ulaIn1MuxOut [27] $ (!\control|aluOp [0])

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [27]),
	.datac(!\control|aluOp [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~169 .extended_lut = "off";
defparam \ula|Add0~169 .lut_mask = 64'h3C3C3C3C3C3C3C3C;
defparam \ula|Add0~169 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N24
cyclonev_lcell_comb \ula|Add0~124 (
// Equation(s):
// \ula|Add0~124_sumout  = SUM(( \ula|Add0~169_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a27 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass 
// [38])))) ) + ( \ula|Add0~121  ))
// \ula|Add0~125  = CARRY(( \ula|Add0~169_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a27 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass 
// [38])))) ) + ( \ula|Add0~121  ))

	.dataa(!\regmem|regMemory~1570_combout ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [38]),
	.datad(!\ula|Add0~169_combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a27 ),
	.datag(gnd),
	.cin(\ula|Add0~121 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~124_sumout ),
	.cout(\ula|Add0~125 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~124 .extended_lut = "off";
defparam \ula|Add0~124 .lut_mask = 64'h0000FB73000000FF;
defparam \ula|Add0~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N27
cyclonev_lcell_comb \ula|Add0~128 (
// Equation(s):
// \ula|Add0~128_sumout  = SUM(( \ula|Add0~170_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a28 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass 
// [39])))) ) + ( \ula|Add0~125  ))
// \ula|Add0~129  = CARRY(( \ula|Add0~170_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a28 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass 
// [39])))) ) + ( \ula|Add0~125  ))

	.dataa(!\regmem|regMemory~1570_combout ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [39]),
	.datad(!\ula|Add0~170_combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a28 ),
	.datag(gnd),
	.cin(\ula|Add0~125 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~128_sumout ),
	.cout(\ula|Add0~129 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~128 .extended_lut = "off";
defparam \ula|Add0~128 .lut_mask = 64'h0000FB73000000FF;
defparam \ula|Add0~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N30
cyclonev_lcell_comb \ula|Add0~132 (
// Equation(s):
// \ula|Add0~132_sumout  = SUM(( \ula|Add0~171_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a29 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass 
// [40])))) ) + ( \ula|Add0~129  ))
// \ula|Add0~133  = CARRY(( \ula|Add0~171_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a29 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass 
// [40])))) ) + ( \ula|Add0~129  ))

	.dataa(!\regmem|regMemory~1570_combout ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [40]),
	.datad(!\ula|Add0~171_combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(\ula|Add0~129 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~132_sumout ),
	.cout(\ula|Add0~133 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~132 .extended_lut = "off";
defparam \ula|Add0~132 .lut_mask = 64'h0000FB73000000FF;
defparam \ula|Add0~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N33
cyclonev_lcell_comb \ula|Add0~136 (
// Equation(s):
// \ula|Add0~136_sumout  = SUM(( \ula|Add0~172_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a30 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass 
// [41])))) ) + ( \ula|Add0~133  ))
// \ula|Add0~137  = CARRY(( \ula|Add0~172_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a30 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass 
// [41])))) ) + ( \ula|Add0~133  ))

	.dataa(!\regmem|regMemory~1570_combout ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [41]),
	.datad(!\ula|Add0~172_combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(\ula|Add0~133 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~136_sumout ),
	.cout(\ula|Add0~137 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~136 .extended_lut = "off";
defparam \ula|Add0~136 .lut_mask = 64'h0000FB73000000FF;
defparam \ula|Add0~136 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N51
cyclonev_lcell_comb \ula|ShiftLeft0~31 (
// Equation(s):
// \ula|ShiftLeft0~31_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftLeft0~22_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftLeft0~8_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftLeft0~22_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~30_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~14_combout )) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ula|ShiftLeft0~22_combout  & ( (\ula|ShiftLeft0~8_combout  & 
// \ulaIn2|ulaIn2MuxOut[3]~3_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ula|ShiftLeft0~22_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~30_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (\ula|ShiftLeft0~14_combout )) ) ) )

	.dataa(!\ula|ShiftLeft0~14_combout ),
	.datab(!\ula|ShiftLeft0~8_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datad(!\ula|ShiftLeft0~30_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.dataf(!\ula|ShiftLeft0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~31 .extended_lut = "off";
defparam \ula|ShiftLeft0~31 .lut_mask = 64'h05F5030305F5F3F3;
defparam \ula|ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N54
cyclonev_lcell_comb \ula|Mux1~1 (
// Equation(s):
// \ula|Mux1~1_combout  = ( \ulaIn1|ulaIn1MuxOut [28] & ( \ulaIn1|ulaIn1MuxOut [30] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout ) # ((!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [29])) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & 
// ((\ulaIn1|ulaIn1MuxOut [27])))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [28] & ( \ulaIn1|ulaIn1MuxOut [30] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (((!\ulaIn2|ulaIn2MuxOut[0]~2_combout )) # (\ulaIn1|ulaIn1MuxOut [29]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[0]~2_combout  & \ulaIn1|ulaIn1MuxOut [27])))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [28] & ( !\ulaIn1|ulaIn1MuxOut [30] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [29] & (\ulaIn2|ulaIn2MuxOut[0]~2_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (((!\ulaIn2|ulaIn2MuxOut[0]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [27])))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [28] & ( !\ulaIn1|ulaIn1MuxOut [30] & ( (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [29])) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [27]))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [29]),
	.datac(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [27]),
	.datae(!\ulaIn1|ulaIn1MuxOut [28]),
	.dataf(!\ulaIn1|ulaIn1MuxOut [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~1 .extended_lut = "off";
defparam \ula|Mux1~1 .lut_mask = 64'h02075257A2A7F2F7;
defparam \ula|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N45
cyclonev_lcell_comb \ula|Mux1~2 (
// Equation(s):
// \ula|Mux1~2_combout  = ( \ula|ShiftLeft0~41_combout  & ( \ula|ShiftLeft0~45_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ula|Mux1~1_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftLeft0~37_combout )))) ) ) ) # ( !\ula|ShiftLeft0~41_combout  & ( \ula|ShiftLeft0~45_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|Mux1~1_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) 
// # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftLeft0~37_combout )))) ) ) ) # ( \ula|ShiftLeft0~41_combout  & ( !\ula|ShiftLeft0~45_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ula|Mux1~1_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|ShiftLeft0~37_combout  & \ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) ) # ( !\ula|ShiftLeft0~41_combout  & ( !\ula|ShiftLeft0~45_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|Mux1~1_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|ShiftLeft0~37_combout  & \ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) )

	.dataa(!\ula|Mux1~1_combout ),
	.datab(!\ula|ShiftLeft0~37_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(!\ula|ShiftLeft0~41_combout ),
	.dataf(!\ula|ShiftLeft0~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~2 .extended_lut = "off";
defparam \ula|Mux1~2 .lut_mask = 64'h500350F35F035FF3;
defparam \ula|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N6
cyclonev_lcell_comb \ula|Mux1~6 (
// Equation(s):
// \ula|Mux1~6_combout  = ( \ula|Mux3~0_combout  & ( ((\ula|ShiftLeft0~31_combout  & \ula|Mux3~1_combout )) # (\ula|Mux1~2_combout ) ) ) # ( !\ula|Mux3~0_combout  & ( (\ula|ShiftLeft0~31_combout  & \ula|Mux3~1_combout ) ) )

	.dataa(gnd),
	.datab(!\ula|ShiftLeft0~31_combout ),
	.datac(!\ula|Mux1~2_combout ),
	.datad(!\ula|Mux3~1_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~6 .extended_lut = "off";
defparam \ula|Mux1~6 .lut_mask = 64'h003300330F3F0F3F;
defparam \ula|Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N48
cyclonev_lcell_comb \ula|Mux1~3 (
// Equation(s):
// \ula|Mux1~3_combout  = ( \ula|Add0~136_sumout  & ( \ula|Mux1~6_combout  & ( (!\ula|Mux1~5_combout  & !\ula|Mux2~0_combout ) ) ) ) # ( !\ula|Add0~136_sumout  & ( \ula|Mux1~6_combout  & ( (!\ula|Mux1~5_combout  & ((!\ula|Mux14~5_combout ) # 
// (!\ula|Mux2~0_combout ))) ) ) ) # ( \ula|Add0~136_sumout  & ( !\ula|Mux1~6_combout  & ( (!\ula|Mux1~5_combout  & ((!\ula|Mux2~0_combout ) # ((\ula|Mux14~5_combout  & !\ula|Mux14~9_combout )))) ) ) ) # ( !\ula|Add0~136_sumout  & ( !\ula|Mux1~6_combout  & ( 
// (!\ula|Mux1~5_combout  & ((!\ula|Mux14~5_combout ) # ((!\ula|Mux14~9_combout ) # (!\ula|Mux2~0_combout )))) ) ) )

	.dataa(!\ula|Mux14~5_combout ),
	.datab(!\ula|Mux14~9_combout ),
	.datac(!\ula|Mux1~5_combout ),
	.datad(!\ula|Mux2~0_combout ),
	.datae(!\ula|Add0~136_sumout ),
	.dataf(!\ula|Mux1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~3 .extended_lut = "off";
defparam \ula|Mux1~3 .lut_mask = 64'hF0E0F040F0A0F000;
defparam \ula|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N54
cyclonev_lcell_comb \memToRegMux|memToRegOutput[30]~29 (
// Equation(s):
// \memToRegMux|memToRegOutput[30]~29_combout  = ( \ula|Mux1~3_combout  & ( (!\control|Decoder1~0_combout  & (\control|aluOp [3] & ((\ula|Mux1~0_combout ) # (\ula|Mux14~11_combout )))) ) ) # ( !\ula|Mux1~3_combout  & ( !\control|Decoder1~0_combout  ) )

	.dataa(!\ula|Mux14~11_combout ),
	.datab(!\control|Decoder1~0_combout ),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[30]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[30]~29 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[30]~29 .lut_mask = 64'hCCCCCCCC040C040C;
defparam \memToRegMux|memToRegOutput[30]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N21
cyclonev_lcell_comb \ula|Mux4~0 (
// Equation(s):
// \ula|Mux4~0_combout  = ( \ula|Mux22~4_combout  & ( !\control|aluOp [3] ) )

	.dataa(!\control|aluOp [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux22~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~0 .extended_lut = "off";
defparam \ula|Mux4~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \ula|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N57
cyclonev_lcell_comb \ula|Mux15~8 (
// Equation(s):
// \ula|Mux15~8_combout  = ( \ula|Add0~12_combout  & ( (\ula|Mux15~0_combout  & ((\ula|LessThan0~47_combout ) # (\ula|LessThan0~46_combout ))) ) )

	.dataa(gnd),
	.datab(!\ula|Mux15~0_combout ),
	.datac(!\ula|LessThan0~46_combout ),
	.datad(!\ula|LessThan0~47_combout ),
	.datae(gnd),
	.dataf(!\ula|Add0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~8 .extended_lut = "off";
defparam \ula|Mux15~8 .lut_mask = 64'h0000000003330333;
defparam \ula|Mux15~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N53
dffeas \regmem|regMemory_rtl_0_bypass[42] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N0
cyclonev_lcell_comb \ula|Add0~173 (
// Equation(s):
// \ula|Add0~173_combout  = !\ulaIn1|ulaIn1MuxOut [31] $ (!\control|aluOp [0])

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\control|aluOp [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~173 .extended_lut = "off";
defparam \ula|Add0~173 .lut_mask = 64'h3C3C3C3C3C3C3C3C;
defparam \ula|Add0~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N36
cyclonev_lcell_comb \ula|Add0~140 (
// Equation(s):
// \ula|Add0~140_sumout  = SUM(( \ula|Add0~173_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a31 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass 
// [42])))) ) + ( \ula|Add0~137  ))

	.dataa(!\regmem|regMemory_rtl_0_bypass [42]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory~1570_combout ),
	.datad(!\ula|Add0~173_combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(\ula|Add0~137 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~140_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~140 .extended_lut = "off";
defparam \ula|Add0~140 .lut_mask = 64'h0000FB3B000000FF;
defparam \ula|Add0~140 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N30
cyclonev_lcell_comb \memToRegMux|memToRegOutput[31]~30 (
// Equation(s):
// \memToRegMux|memToRegOutput[31]~30_combout  = ( \ula|Add0~140_sumout  & ( (!\control|Decoder1~0_combout  & ((!\ula|Mux0~3_combout ) # ((\ula|Mux15~8_combout ) # (\ula|Mux4~0_combout )))) ) ) # ( !\ula|Add0~140_sumout  & ( (!\control|Decoder1~0_combout  & 
// ((!\ula|Mux0~3_combout ) # (\ula|Mux15~8_combout ))) ) )

	.dataa(!\ula|Mux0~3_combout ),
	.datab(!\ula|Mux4~0_combout ),
	.datac(!\control|Decoder1~0_combout ),
	.datad(!\ula|Mux15~8_combout ),
	.datae(gnd),
	.dataf(!\ula|Add0~140_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[31]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[31]~30 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[31]~30 .lut_mask = 64'hA0F0A0F0B0F0B0F0;
defparam \memToRegMux|memToRegOutput[31]~30 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\control|regWrite~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(\control|regWrite~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\memToRegMux|memToRegOutput[31]~30_combout ,\memToRegMux|memToRegOutput[30]~29_combout ,\memToRegMux|memToRegOutput[29]~28_combout ,\memToRegMux|memToRegOutput[28]~27_combout ,\memToRegMux|memToRegOutput[27]~26_combout ,
\memToRegMux|memToRegOutput[26]~25_combout ,\memToRegMux|memToRegOutput[25]~24_combout ,\memToRegMux|memToRegOutput[24]~23_combout ,\memToRegMux|memToRegOutput[23]~22_combout ,\memToRegMux|memToRegOutput[22]~21_combout ,
\memToRegMux|memToRegOutput[21]~20_combout ,\memToRegMux|memToRegOutput[20]~19_combout ,\memToRegMux|memToRegOutput[19]~18_combout ,\memToRegMux|memToRegOutput[18]~17_combout ,\memToRegMux|memToRegOutput[17]~16_combout ,
\memToRegMux|memToRegOutput[16]~15_combout ,\memToRegMux|memToRegOutput[15]~14_combout ,\memToRegMux|memToRegOutput[14]~13_combout ,\memToRegMux|memToRegOutput[13]~12_combout ,\memToRegMux|memToRegOutput[12]~11_combout ,
\memToRegMux|memToRegOutput[11]~10_combout ,\memToRegMux|memToRegOutput[10]~9_combout ,\memToRegMux|memToRegOutput[9]~8_combout ,\memToRegMux|memToRegOutput[8]~7_combout ,\memToRegMux|memToRegOutput[7]~6_combout ,\memToRegMux|memToRegOutput[6]~5_combout ,
\memToRegMux|memToRegOutput[5]~4_combout ,\memToRegMux|memToRegOutput[4]~3_combout ,\memToRegMux|memToRegOutput[3]~2_combout ,\memToRegMux|memToRegOutput[2]~1_combout ,\memToRegMux|memToRegOutput[1]~0_combout ,\memToRegMux|memToRegOutput[0]~31_combout }),
	.portaaddr({\intMem|instruction [20],\intMem|instruction [19],\intMem|instruction[18]~DUPLICATE_q ,\intMem|instruction[17]~DUPLICATE_q ,\intMem|instruction[16]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\intMem|intMemory~20_combout ,\intMem|intMemory~19_combout ,\intMem|intMemory~18_combout ,\intMem|intMemory~17_combout ,\intMem|intMemory~16_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regmem|regMemory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "regmem:regmem|altsyncram:regMemory_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \regmem|regMemory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N51
cyclonev_lcell_comb \ula|Mux2~1 (
// Equation(s):
// \ula|Mux2~1_combout  = ( \ula|Add0~132_sumout  & ( (!\ula|Mux14~5_combout  & \ula|Mux2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux14~5_combout ),
	.datad(!\ula|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\ula|Add0~132_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~1 .extended_lut = "off";
defparam \ula|Mux2~1 .lut_mask = 64'h0000000000F000F0;
defparam \ula|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N48
cyclonev_lcell_comb \memToRegMux|memToRegOutput[29]~28 (
// Equation(s):
// \memToRegMux|memToRegOutput[29]~28_combout  = ( \ula|Mux14~2_combout  & ( !\control|Decoder1~0_combout  ) ) # ( !\ula|Mux14~2_combout  & ( (!\control|Decoder1~0_combout  & ((!\ula|Mux2~7_combout ) # (\ula|Mux2~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\ula|Mux2~7_combout ),
	.datac(!\ula|Mux2~1_combout ),
	.datad(!\control|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[29]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[29]~28 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[29]~28 .lut_mask = 64'hCF00CF00FF00FF00;
defparam \memToRegMux|memToRegOutput[29]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N24
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[27]~6 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[27]~6_combout  = ( !\control|in2Mux~combout  & ( (!\regmem|regMemory~1025_combout  & (((\regmem|regMemory_rtl_0|auto_generated|ram_block1a27 )))) # (\regmem|regMemory~1025_combout  & ((!\regmem|regMemory~1024_combout  & 
// ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a27 ))) # (\regmem|regMemory~1024_combout  & (\regmem|regMemory_rtl_0_bypass [38])))) ) )

	.dataa(!\regmem|regMemory_rtl_0_bypass [38]),
	.datab(!\regmem|regMemory~1025_combout ),
	.datac(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a27 ),
	.datad(!\regmem|regMemory~1024_combout ),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[27]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[27]~6 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[27]~6 .lut_mask = 64'h0F1D0F1D00000000;
defparam \ulaIn2|ulaIn2MuxOut[27]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N12
cyclonev_lcell_comb \ula|Mux4~1 (
// Equation(s):
// \ula|Mux4~1_combout  = ( !\control|aluOp [1] & ( \ulaIn2|ulaIn2MuxOut[27]~6_combout  & ( (\control|aluOp [3] & ((\control|aluOp [0]) # (\ulaIn1|ulaIn1MuxOut [27]))) ) ) ) # ( \control|aluOp [1] & ( !\ulaIn2|ulaIn2MuxOut[27]~6_combout  & ( 
// (!\ulaIn1|ulaIn1MuxOut [27] & (\control|aluOp [3] & \control|aluOp [0])) ) ) ) # ( !\control|aluOp [1] & ( !\ulaIn2|ulaIn2MuxOut[27]~6_combout  & ( (\ulaIn1|ulaIn1MuxOut [27] & (\control|aluOp [3] & \control|aluOp [0])) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [27]),
	.datab(!\control|aluOp [3]),
	.datac(!\control|aluOp [0]),
	.datad(gnd),
	.datae(!\control|aluOp [1]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[27]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~1 .extended_lut = "off";
defparam \ula|Mux4~1 .lut_mask = 64'h0101020213130000;
defparam \ula|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N42
cyclonev_lcell_comb \ula|ShiftLeft0~24 (
// Equation(s):
// \ula|ShiftLeft0~24_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [8] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [10] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [9] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [11] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [8]),
	.datab(!\ulaIn1|ulaIn1MuxOut [9]),
	.datac(!\ulaIn1|ulaIn1MuxOut [11]),
	.datad(!\ulaIn1|ulaIn1MuxOut [10]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~24 .extended_lut = "off";
defparam \ula|ShiftLeft0~24 .lut_mask = 64'h0F0F333300FF5555;
defparam \ula|ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N0
cyclonev_lcell_comb \ula|ShiftLeft0~9 (
// Equation(s):
// \ula|ShiftLeft0~9_combout  = ( \ulaIn1|ulaIn1MuxOut [0] & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( (\ulaIn1|ulaIn1MuxOut [1]) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout ) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [0] & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & \ulaIn1|ulaIn1MuxOut [1]) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [0] & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [3]))) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & 
// (\ulaIn1|ulaIn1MuxOut [2])) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [0] & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [3]))) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [2])) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [2]),
	.datab(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [1]),
	.datad(!\ulaIn1|ulaIn1MuxOut [3]),
	.datae(!\ulaIn1|ulaIn1MuxOut [0]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~9 .extended_lut = "off";
defparam \ula|ShiftLeft0~9 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \ula|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N12
cyclonev_lcell_comb \ula|ShiftLeft0~16 (
// Equation(s):
// \ula|ShiftLeft0~16_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [4] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [6] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [5] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [7] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [4]),
	.datab(!\ulaIn1|ulaIn1MuxOut [6]),
	.datac(!\ulaIn1|ulaIn1MuxOut [5]),
	.datad(!\ulaIn1|ulaIn1MuxOut [7]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~16 .extended_lut = "off";
defparam \ula|ShiftLeft0~16 .lut_mask = 64'h00FF0F0F33335555;
defparam \ula|ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N51
cyclonev_lcell_comb \ula|ShiftLeft0~25 (
// Equation(s):
// \ula|ShiftLeft0~25_combout  = ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( \ula|ShiftLeft0~16_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & \ula|ShiftLeft0~9_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( \ula|ShiftLeft0~16_combout  & ( 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftLeft0~24_combout ) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( !\ula|ShiftLeft0~16_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & \ula|ShiftLeft0~9_combout ) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( !\ula|ShiftLeft0~16_combout  & ( (\ula|ShiftLeft0~24_combout  & !\ulaIn2|ulaIn2MuxOut[2]~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ula|ShiftLeft0~24_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datad(!\ula|ShiftLeft0~9_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.dataf(!\ula|ShiftLeft0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~25 .extended_lut = "off";
defparam \ula|ShiftLeft0~25 .lut_mask = 64'h303000F03F3F00F0;
defparam \ula|ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N30
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[29]~13 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[29]~13_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a29  & ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1025_combout ) # ((!\regmem|regMemory~1024_combout ) # (\regmem|regMemory_rtl_0_bypass [40])))) ) ) # ( 
// !\regmem|regMemory_rtl_0|auto_generated|ram_block1a29  & ( (\regmem|regMemory~1025_combout  & (\regmem|regMemory~1024_combout  & (!\control|in2Mux~combout  & \regmem|regMemory_rtl_0_bypass [40]))) ) )

	.dataa(!\regmem|regMemory~1025_combout ),
	.datab(!\regmem|regMemory~1024_combout ),
	.datac(!\control|in2Mux~combout ),
	.datad(!\regmem|regMemory_rtl_0_bypass [40]),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[29]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[29]~13 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[29]~13 .lut_mask = 64'h00100010E0F0E0F0;
defparam \ulaIn2|ulaIn2MuxOut[29]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N36
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[13]~8 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[13]~8_combout  = ( !\control|in2Mux~combout  & ( (!\regmem|regMemory~1025_combout  & (((\regmem|regMemory_rtl_0|auto_generated|ram_block1a13 )))) # (\regmem|regMemory~1025_combout  & ((!\regmem|regMemory~1024_combout  & 
// (\regmem|regMemory_rtl_0|auto_generated|ram_block1a13 )) # (\regmem|regMemory~1024_combout  & ((\regmem|regMemory_rtl_0_bypass [24]))))) ) )

	.dataa(!\regmem|regMemory~1025_combout ),
	.datab(!\regmem|regMemory~1024_combout ),
	.datac(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a13 ),
	.datad(!\regmem|regMemory_rtl_0_bypass [24]),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[13]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[13]~8 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[13]~8 .lut_mask = 64'h0E1F0E1F00000000;
defparam \ulaIn2|ulaIn2MuxOut[13]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N12
cyclonev_lcell_comb \ula|ShiftLeft0~1 (
// Equation(s):
// \ula|ShiftLeft0~1_combout  = ( !\ulaIn2|ulaIn2MuxOut[13]~8_combout  & ( !\ulaIn2|ulaIn2MuxOut[30]~12_combout  & ( (!\ulaIn2|ulaIn2MuxOut[31]~11_combout  & (!\ulaIn2|ulaIn2MuxOut[10]~10_combout  & (!\ulaIn2|ulaIn2MuxOut[12]~9_combout  & 
// !\ulaIn2|ulaIn2MuxOut[29]~13_combout ))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[31]~11_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[10]~10_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[12]~9_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[29]~13_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[13]~8_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[30]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~1 .extended_lut = "off";
defparam \ula|ShiftLeft0~1 .lut_mask = 64'h8000000000000000;
defparam \ula|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N36
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[23]~26 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[23]~26_combout  = ( !\control|in2Mux~combout  & ( (!\regmem|regMemory~1024_combout  & (((\regmem|regMemory_rtl_0|auto_generated|ram_block1a23 )))) # (\regmem|regMemory~1024_combout  & ((!\regmem|regMemory~1025_combout  & 
// ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a23 ))) # (\regmem|regMemory~1025_combout  & (\regmem|regMemory_rtl_0_bypass [34])))) ) )

	.dataa(!\regmem|regMemory~1024_combout ),
	.datab(!\regmem|regMemory_rtl_0_bypass [34]),
	.datac(!\regmem|regMemory~1025_combout ),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a23 ),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[23]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[23]~26 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[23]~26 .lut_mask = 64'h01FB01FB00000000;
defparam \ulaIn2|ulaIn2MuxOut[23]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N24
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[18]~31 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[18]~31_combout  = ( !\control|in2Mux~combout  & ( (!\regmem|regMemory~1024_combout  & (((\regmem|regMemory_rtl_0|auto_generated|ram_block1a18 )))) # (\regmem|regMemory~1024_combout  & ((!\regmem|regMemory~1025_combout  & 
// (\regmem|regMemory_rtl_0|auto_generated|ram_block1a18 )) # (\regmem|regMemory~1025_combout  & ((\regmem|regMemory_rtl_0_bypass [29]))))) ) )

	.dataa(!\regmem|regMemory~1024_combout ),
	.datab(!\regmem|regMemory~1025_combout ),
	.datac(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a18 ),
	.datad(!\regmem|regMemory_rtl_0_bypass [29]),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[18]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[18]~31 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[18]~31 .lut_mask = 64'h0E1F0E1F00000000;
defparam \ulaIn2|ulaIn2MuxOut[18]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N21
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[17]~28 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[17]~28_combout  = ( !\control|in2Mux~combout  & ( (!\regmem|regMemory~1025_combout  & (((\regmem|regMemory_rtl_0|auto_generated|ram_block1a17 )))) # (\regmem|regMemory~1025_combout  & ((!\regmem|regMemory~1024_combout  & 
// ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a17 ))) # (\regmem|regMemory~1024_combout  & (\regmem|regMemory_rtl_0_bypass [28])))) ) )

	.dataa(!\regmem|regMemory~1025_combout ),
	.datab(!\regmem|regMemory~1024_combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [28]),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a17 ),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[17]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[17]~28 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[17]~28 .lut_mask = 64'h01EF01EF00000000;
defparam \ulaIn2|ulaIn2MuxOut[17]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N54
cyclonev_lcell_comb \ula|ShiftLeft0~4 (
// Equation(s):
// \ula|ShiftLeft0~4_combout  = ( !\ulaIn2|ulaIn2MuxOut[17]~28_combout  & ( !\ulaIn2|ulaIn2MuxOut[14]~29_combout  & ( (!\ulaIn2|ulaIn2MuxOut[7]~27_combout  & (!\ulaIn2|ulaIn2MuxOut[11]~30_combout  & (!\ulaIn2|ulaIn2MuxOut[23]~26_combout  & 
// !\ulaIn2|ulaIn2MuxOut[18]~31_combout ))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[7]~27_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[11]~30_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[23]~26_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[18]~31_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[17]~28_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[14]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~4 .extended_lut = "off";
defparam \ula|ShiftLeft0~4 .lut_mask = 64'h8000000000000000;
defparam \ula|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N42
cyclonev_lcell_comb \ula|Mux0~0 (
// Equation(s):
// \ula|Mux0~0_combout  = ( \ula|ShiftLeft0~4_combout  & ( \ula|ShiftLeft0~2_combout  & ( (!\control|aluOp [3] & (\ula|ShiftLeft0~1_combout  & (\ula|ShiftLeft0~3_combout  & !\ula|ShiftLeft0~0_combout ))) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|ShiftLeft0~1_combout ),
	.datac(!\ula|ShiftLeft0~3_combout ),
	.datad(!\ula|ShiftLeft0~0_combout ),
	.datae(!\ula|ShiftLeft0~4_combout ),
	.dataf(!\ula|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux0~0 .extended_lut = "off";
defparam \ula|Mux0~0 .lut_mask = 64'h0000000000000200;
defparam \ula|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N24
cyclonev_lcell_comb \ula|Mux4~2 (
// Equation(s):
// \ula|Mux4~2_combout  = ( \ula|ShiftLeft0~25_combout  & ( \ula|Mux0~0_combout  & ( (!\ula|Mux4~1_combout  & ((!\ula|Add0~0_combout ) # ((!\ula|ShiftLeft0~47_combout  & !\ulaIn2|ulaIn2MuxOut[4]~0_combout )))) ) ) ) # ( !\ula|ShiftLeft0~25_combout  & ( 
// \ula|Mux0~0_combout  & ( (!\ula|Mux4~1_combout  & ((!\ula|ShiftLeft0~47_combout ) # ((!\ula|Add0~0_combout ) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout )))) ) ) ) # ( \ula|ShiftLeft0~25_combout  & ( !\ula|Mux0~0_combout  & ( !\ula|Mux4~1_combout  ) ) ) # ( 
// !\ula|ShiftLeft0~25_combout  & ( !\ula|Mux0~0_combout  & ( !\ula|Mux4~1_combout  ) ) )

	.dataa(!\ula|ShiftLeft0~47_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\ula|Add0~0_combout ),
	.datad(!\ula|Mux4~1_combout ),
	.datae(!\ula|ShiftLeft0~25_combout ),
	.dataf(!\ula|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~2 .extended_lut = "off";
defparam \ula|Mux4~2 .lut_mask = 64'hFF00FF00FB00F800;
defparam \ula|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N39
cyclonev_lcell_comb \ula|Mux4~3 (
// Equation(s):
// \ula|Mux4~3_combout  = ( \ula|ShiftRight1~5_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~29_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout ))) ) ) # ( !\ula|ShiftRight1~5_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (\ula|ShiftRight0~29_combout  & !\ulaIn2|ulaIn2MuxOut[3]~3_combout )) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(gnd),
	.datac(!\ula|ShiftRight0~29_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~3 .extended_lut = "off";
defparam \ula|Mux4~3 .lut_mask = 64'h0A000A005F005F00;
defparam \ula|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N15
cyclonev_lcell_comb \ula|Mux14~0 (
// Equation(s):
// \ula|Mux14~0_combout  = ( \ula|ShiftLeft0~4_combout  & ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( (!\ula|ShiftLeft0~0_combout  & (\ula|ShiftLeft0~2_combout  & (\ula|ShiftLeft0~3_combout  & \ula|ShiftLeft0~1_combout ))) ) ) )

	.dataa(!\ula|ShiftLeft0~0_combout ),
	.datab(!\ula|ShiftLeft0~2_combout ),
	.datac(!\ula|ShiftLeft0~3_combout ),
	.datad(!\ula|ShiftLeft0~1_combout ),
	.datae(!\ula|ShiftLeft0~4_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~0 .extended_lut = "off";
defparam \ula|Mux14~0 .lut_mask = 64'h0000000200000000;
defparam \ula|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N12
cyclonev_lcell_comb \ula|Mux4~6 (
// Equation(s):
// \ula|Mux4~6_combout  = ( !\control|aluOp [1] & ( (!\control|aluOp [3] & (\ula|Mux14~0_combout  & (\ula|Mux4~3_combout  & ((\control|aluOp [0]) # (\control|aluOp [2]))))) ) ) # ( \control|aluOp [1] & ( (\control|aluOp [2] & (\control|aluOp [3] & 
// (\ulaIn1|ulaIn1MuxOut [11] & ((!\control|aluOp [0]))))) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [3]),
	.datac(!\ulaIn1|ulaIn1MuxOut [11]),
	.datad(!\ula|Mux4~3_combout ),
	.datae(!\control|aluOp [1]),
	.dataf(!\control|aluOp [0]),
	.datag(!\ula|Mux14~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~6 .extended_lut = "on";
defparam \ula|Mux4~6 .lut_mask = 64'h00040101000C0000;
defparam \ula|Mux4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N18
cyclonev_lcell_comb \ula|LessThan0~34 (
// Equation(s):
// \ula|LessThan0~34_combout  = ( \regmem|regMemory~1024_combout  & ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a27  & ( !\ulaIn1|ulaIn1MuxOut [27] $ ((((!\regmem|regMemory_rtl_0_bypass [38] & \regmem|regMemory~1025_combout )) # 
// (\control|in2Mux~combout ))) ) ) ) # ( !\regmem|regMemory~1024_combout  & ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a27  & ( !\control|in2Mux~combout  $ (\ulaIn1|ulaIn1MuxOut [27]) ) ) ) # ( \regmem|regMemory~1024_combout  & ( 
// !\regmem|regMemory_rtl_0|auto_generated|ram_block1a27  & ( !\ulaIn1|ulaIn1MuxOut [27] $ (((!\regmem|regMemory_rtl_0_bypass [38]) # ((!\regmem|regMemory~1025_combout ) # (\control|in2Mux~combout )))) ) ) ) # ( !\regmem|regMemory~1024_combout  & ( 
// !\regmem|regMemory_rtl_0|auto_generated|ram_block1a27  & ( \ulaIn1|ulaIn1MuxOut [27] ) ) )

	.dataa(!\regmem|regMemory_rtl_0_bypass [38]),
	.datab(!\regmem|regMemory~1025_combout ),
	.datac(!\control|in2Mux~combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [27]),
	.datae(!\regmem|regMemory~1024_combout ),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~34 .extended_lut = "off";
defparam \ula|LessThan0~34 .lut_mask = 64'h00FF10EFF00FD02F;
defparam \ula|LessThan0~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N18
cyclonev_lcell_comb \ula|Mux4~10 (
// Equation(s):
// \ula|Mux4~10_combout  = ( !\control|aluOp [3] & ( (\ula|Mux6~0_combout  & ((!\ula|ShiftRight0~10_combout  & (((\ulaIn1|ulaIn1MuxOut [31])))) # (\ula|ShiftRight0~10_combout  & ((!\ula|Mux14~0_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))) # 
// (\ula|Mux14~0_combout  & (\ula|ShiftRight0~29_combout )))))) ) ) # ( \control|aluOp [3] & ( (\ula|Mux6~0_combout  & (((\ula|LessThan0~34_combout )))) ) )

	.dataa(!\ula|Mux6~0_combout ),
	.datab(!\ula|ShiftRight0~29_combout ),
	.datac(!\ula|LessThan0~34_combout ),
	.datad(!\ula|ShiftRight0~10_combout ),
	.datae(!\control|aluOp [3]),
	.dataf(!\ula|Mux14~0_combout ),
	.datag(!\ulaIn1|ulaIn1MuxOut [31]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~10 .extended_lut = "on";
defparam \ula|Mux4~10 .lut_mask = 64'h0505050505110505;
defparam \ula|Mux4~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N42
cyclonev_lcell_comb \ula|Mux4~4 (
// Equation(s):
// \ula|Mux4~4_combout  = ( \ula|Add0~124_sumout  & ( \control|aluOp [2] & ( (!\ula|Mux4~6_combout  & !\ula|Mux4~0_combout ) ) ) ) # ( !\ula|Add0~124_sumout  & ( \control|aluOp [2] & ( !\ula|Mux4~6_combout  ) ) ) # ( \ula|Add0~124_sumout  & ( !\control|aluOp 
// [2] & ( (\ula|Mux4~2_combout  & (!\ula|Mux4~6_combout  & (!\ula|Mux4~10_combout  & !\ula|Mux4~0_combout ))) ) ) ) # ( !\ula|Add0~124_sumout  & ( !\control|aluOp [2] & ( (\ula|Mux4~2_combout  & (!\ula|Mux4~6_combout  & !\ula|Mux4~10_combout )) ) ) )

	.dataa(!\ula|Mux4~2_combout ),
	.datab(!\ula|Mux4~6_combout ),
	.datac(!\ula|Mux4~10_combout ),
	.datad(!\ula|Mux4~0_combout ),
	.datae(!\ula|Add0~124_sumout ),
	.dataf(!\control|aluOp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~4 .extended_lut = "off";
defparam \ula|Mux4~4 .lut_mask = 64'h40404000CCCCCC00;
defparam \ula|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N48
cyclonev_lcell_comb \memToRegMux|memToRegOutput[27]~26 (
// Equation(s):
// \memToRegMux|memToRegOutput[27]~26_combout  = ( \ula|Add0~12_combout  & ( \ula|Mux4~4_combout  & ( (!\control|Decoder1~0_combout  & (\ula|Mux15~0_combout  & ((\ula|LessThan0~47_combout ) # (\ula|LessThan0~46_combout )))) ) ) ) # ( \ula|Add0~12_combout  & 
// ( !\ula|Mux4~4_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Add0~12_combout  & ( !\ula|Mux4~4_combout  & ( !\control|Decoder1~0_combout  ) ) )

	.dataa(!\ula|LessThan0~46_combout ),
	.datab(!\ula|LessThan0~47_combout ),
	.datac(!\control|Decoder1~0_combout ),
	.datad(!\ula|Mux15~0_combout ),
	.datae(!\ula|Add0~12_combout ),
	.dataf(!\ula|Mux4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[27]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[27]~26 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[27]~26 .lut_mask = 64'hF0F0F0F000000070;
defparam \memToRegMux|memToRegOutput[27]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N27
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[26]~20 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[26]~20_combout  = ( !\control|in2Mux~combout  & ( (!\regmem|regMemory~1024_combout  & (((\regmem|regMemory_rtl_0|auto_generated|ram_block1a26 )))) # (\regmem|regMemory~1024_combout  & ((!\regmem|regMemory~1025_combout  & 
// (\regmem|regMemory_rtl_0|auto_generated|ram_block1a26 )) # (\regmem|regMemory~1025_combout  & ((\regmem|regMemory_rtl_0_bypass [37]))))) ) )

	.dataa(!\regmem|regMemory~1024_combout ),
	.datab(!\regmem|regMemory~1025_combout ),
	.datac(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a26 ),
	.datad(!\regmem|regMemory_rtl_0_bypass [37]),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[26]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[26]~20 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[26]~20 .lut_mask = 64'h0E1F0E1F00000000;
defparam \ulaIn2|ulaIn2MuxOut[26]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N0
cyclonev_lcell_comb \ula|Mux5~8 (
// Equation(s):
// \ula|Mux5~8_combout  = ( !\control|aluOp [2] & ( (\control|aluOp [3] & ((!\control|aluOp [0] & ((!\ulaIn1|ulaIn1MuxOut [26] & (\control|aluOp [1] & \ulaIn2|ulaIn2MuxOut[26]~20_combout )) # (\ulaIn1|ulaIn1MuxOut [26] & (!\control|aluOp [1] $ 
// (!\ulaIn2|ulaIn2MuxOut[26]~20_combout ))))) # (\control|aluOp [0] & (!\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [26] & !\ulaIn2|ulaIn2MuxOut[26]~20_combout ))))))) ) ) # ( \control|aluOp [2] & ( (\control|aluOp [3] & (!\control|aluOp [0] & 
// (\ulaIn1|ulaIn1MuxOut [10] & (\control|aluOp [1])))) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [10]),
	.datad(!\control|aluOp [1]),
	.datae(!\control|aluOp [2]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[26]~20_combout ),
	.datag(!\ulaIn1|ulaIn1MuxOut [26]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~8 .extended_lut = "on";
defparam \ula|Mux5~8 .lut_mask = 64'h0114000415400004;
defparam \ula|Mux5~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N0
cyclonev_lcell_comb \ula|ShiftRight1~14 (
// Equation(s):
// \ula|ShiftRight1~14_combout  = ( \ula|ShiftRight0~20_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftRight0~19_combout ) ) ) # ( !\ula|ShiftRight0~20_combout  & ( (\ula|ShiftRight0~19_combout  & \ulaIn2|ulaIn2MuxOut[2]~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|ShiftRight0~19_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~14 .extended_lut = "off";
defparam \ula|ShiftRight1~14 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ula|ShiftRight1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N21
cyclonev_lcell_comb \ula|ShiftRight1~15 (
// Equation(s):
// \ula|ShiftRight1~15_combout  = ( \ula|ShiftRight0~20_combout  & ( \ula|ShiftRight1~3_combout  ) ) # ( !\ula|ShiftRight0~20_combout  & ( \ula|ShiftRight1~3_combout  & ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  ) ) ) # ( \ula|ShiftRight0~20_combout  & ( 
// !\ula|ShiftRight1~3_combout  & ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datad(gnd),
	.datae(!\ula|ShiftRight0~20_combout ),
	.dataf(!\ula|ShiftRight1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~15 .extended_lut = "off";
defparam \ula|ShiftRight1~15 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \ula|ShiftRight1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N42
cyclonev_lcell_comb \ula|Mux5~6 (
// Equation(s):
// \ula|Mux5~6_combout  = ( \ula|ShiftRight1~15_combout  & ( \ula|Mux6~5_combout  & ( (\control|aluOp [3] & !\ula|Mux5~8_combout ) ) ) ) # ( !\ula|ShiftRight1~15_combout  & ( \ula|Mux6~5_combout  & ( !\ula|Mux5~8_combout  ) ) ) # ( 
// \ula|ShiftRight1~15_combout  & ( !\ula|Mux6~5_combout  & ( (!\ula|Mux5~8_combout  & (((!\ula|Mux5~1_combout ) # (!\ula|ShiftRight1~14_combout )) # (\control|aluOp [3]))) ) ) ) # ( !\ula|ShiftRight1~15_combout  & ( !\ula|Mux6~5_combout  & ( 
// (!\ula|Mux5~8_combout  & (((!\ula|Mux5~1_combout ) # (!\ula|ShiftRight1~14_combout )) # (\control|aluOp [3]))) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux5~8_combout ),
	.datac(!\ula|Mux5~1_combout ),
	.datad(!\ula|ShiftRight1~14_combout ),
	.datae(!\ula|ShiftRight1~15_combout ),
	.dataf(!\ula|Mux6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux5~6 .extended_lut = "off";
defparam \ula|Mux5~6 .lut_mask = 64'hCCC4CCC4CCCC4444;
defparam \ula|Mux5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N24
cyclonev_lcell_comb \memToRegMux|memToRegOutput[26]~25 (
// Equation(s):
// \memToRegMux|memToRegOutput[26]~25_combout  = ( \ula|Mux14~2_combout  & ( !\control|Decoder1~0_combout  ) ) # ( !\ula|Mux14~2_combout  & ( (!\control|Decoder1~0_combout  & ((!\ula|Mux5~6_combout ) # (\ula|Mux5~5_combout ))) ) )

	.dataa(!\control|Decoder1~0_combout ),
	.datab(!\ula|Mux5~6_combout ),
	.datac(!\ula|Mux5~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[26]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[26]~25 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[26]~25 .lut_mask = 64'h8A8A8A8AAAAAAAAA;
defparam \memToRegMux|memToRegOutput[26]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N42
cyclonev_lcell_comb \ula|Mux6~9 (
// Equation(s):
// \ula|Mux6~9_combout  = ( \ula|Add0~116_sumout  & ( \ula|Mux6~3_combout  ) ) # ( \ula|Add0~116_sumout  & ( !\ula|Mux6~3_combout  & ( (!\ula|Mux6~4_combout  & (\ula|ShiftLeft0~21_combout  & ((\ula|Mux3~1_combout )))) # (\ula|Mux6~4_combout  & 
// (((\ula|ShiftLeft0~21_combout  & \ula|Mux3~1_combout )) # (\ula|Mux3~0_combout ))) ) ) ) # ( !\ula|Add0~116_sumout  & ( !\ula|Mux6~3_combout  & ( (!\ula|Mux6~4_combout  & (\ula|ShiftLeft0~21_combout  & ((\ula|Mux3~1_combout )))) # (\ula|Mux6~4_combout  & 
// (((\ula|ShiftLeft0~21_combout  & \ula|Mux3~1_combout )) # (\ula|Mux3~0_combout ))) ) ) )

	.dataa(!\ula|Mux6~4_combout ),
	.datab(!\ula|ShiftLeft0~21_combout ),
	.datac(!\ula|Mux3~0_combout ),
	.datad(!\ula|Mux3~1_combout ),
	.datae(!\ula|Add0~116_sumout ),
	.dataf(!\ula|Mux6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~9 .extended_lut = "off";
defparam \ula|Mux6~9 .lut_mask = 64'h053705370000FFFF;
defparam \ula|Mux6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N12
cyclonev_lcell_comb \ula|Mux6~6 (
// Equation(s):
// \ula|Mux6~6_combout  = ( !\ula|Mux6~8_combout  & ( \ula|Mux6~9_combout  & ( (!\ula|Mux5~0_combout ) # (\ula|Mux6~2_combout ) ) ) ) # ( !\ula|Mux6~8_combout  & ( !\ula|Mux6~9_combout  & ( (((!\ula|Mux14~9_combout ) # (!\ula|Mux5~0_combout )) # 
// (\ula|Mux6~2_combout )) # (\ula|Mux6~3_combout ) ) ) )

	.dataa(!\ula|Mux6~3_combout ),
	.datab(!\ula|Mux6~2_combout ),
	.datac(!\ula|Mux14~9_combout ),
	.datad(!\ula|Mux5~0_combout ),
	.datae(!\ula|Mux6~8_combout ),
	.dataf(!\ula|Mux6~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~6 .extended_lut = "off";
defparam \ula|Mux6~6 .lut_mask = 64'hFFF70000FF330000;
defparam \ula|Mux6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N21
cyclonev_lcell_comb \memToRegMux|memToRegOutput[25]~24 (
// Equation(s):
// \memToRegMux|memToRegOutput[25]~24_combout  = ( \ula|Mux6~6_combout  & ( (!\control|Decoder1~0_combout  & (\control|aluOp [3] & ((\ula|Mux6~1_combout ) # (\ula|Mux14~11_combout )))) ) ) # ( !\ula|Mux6~6_combout  & ( !\control|Decoder1~0_combout  ) )

	.dataa(!\ula|Mux14~11_combout ),
	.datab(!\control|Decoder1~0_combout ),
	.datac(!\ula|Mux6~1_combout ),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\ula|Mux6~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[25]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[25]~24 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[25]~24 .lut_mask = 64'hCCCCCCCC004C004C;
defparam \memToRegMux|memToRegOutput[25]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N36
cyclonev_lcell_comb \ula|Add0~164 (
// Equation(s):
// \ula|Add0~164_combout  = ( !\control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [22] ) ) # ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [22] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control|aluOp [0]),
	.dataf(!\ulaIn1|ulaIn1MuxOut [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~164 .extended_lut = "off";
defparam \ula|Add0~164 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \ula|Add0~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N48
cyclonev_lcell_comb \ula|Add0~163 (
// Equation(s):
// \ula|Add0~163_combout  = ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [21] ) ) # ( !\control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [21] ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~163 .extended_lut = "off";
defparam \ula|Add0~163 .lut_mask = 64'h33333333CCCCCCCC;
defparam \ula|Add0~163 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N17
dffeas \regmem|regMemory_rtl_0_bypass[30] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N6
cyclonev_lcell_comb \ula|Add0~161 (
// Equation(s):
// \ula|Add0~161_combout  = ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [19] ) ) # ( !\control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [19] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~161 .extended_lut = "off";
defparam \ula|Add0~161 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \ula|Add0~161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N51
cyclonev_lcell_comb \ula|Add0~80 (
// Equation(s):
// \ula|Add0~80_sumout  = SUM(( \ula|Add0~158_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a16 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass 
// [27])))) ) + ( \ula|Add0~76  ))
// \ula|Add0~81  = CARRY(( \ula|Add0~158_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a16 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass [27])))) 
// ) + ( \ula|Add0~76  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\regmem|regMemory~1570_combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [27]),
	.datad(!\ula|Add0~158_combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a16 ),
	.datag(gnd),
	.cin(\ula|Add0~76 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~80_sumout ),
	.cout(\ula|Add0~81 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~80 .extended_lut = "off";
defparam \ula|Add0~80 .lut_mask = 64'h0000FD75000000FF;
defparam \ula|Add0~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N54
cyclonev_lcell_comb \ula|Add0~84 (
// Equation(s):
// \ula|Add0~84_sumout  = SUM(( \ula|Add0~159_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a17 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass 
// [28])))) ) + ( \ula|Add0~81  ))
// \ula|Add0~85  = CARRY(( \ula|Add0~159_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a17 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass [28])))) 
// ) + ( \ula|Add0~81  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\regmem|regMemory~1570_combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [28]),
	.datad(!\ula|Add0~159_combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(\ula|Add0~81 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~84_sumout ),
	.cout(\ula|Add0~85 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~84 .extended_lut = "off";
defparam \ula|Add0~84 .lut_mask = 64'h0000FD75000000FF;
defparam \ula|Add0~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N57
cyclonev_lcell_comb \ula|Add0~88 (
// Equation(s):
// \ula|Add0~88_sumout  = SUM(( \ula|Add0~160_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a18 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass 
// [29])))) ) + ( \ula|Add0~85  ))
// \ula|Add0~89  = CARRY(( \ula|Add0~160_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a18 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass [29])))) 
// ) + ( \ula|Add0~85  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\regmem|regMemory~1570_combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [29]),
	.datad(!\ula|Add0~160_combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a18 ),
	.datag(gnd),
	.cin(\ula|Add0~85 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~88_sumout ),
	.cout(\ula|Add0~89 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~88 .extended_lut = "off";
defparam \ula|Add0~88 .lut_mask = 64'h0000FD75000000FF;
defparam \ula|Add0~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N0
cyclonev_lcell_comb \ula|Add0~92 (
// Equation(s):
// \ula|Add0~92_sumout  = SUM(( \ula|Add0~161_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a19 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass 
// [30])))) ) + ( \ula|Add0~89  ))
// \ula|Add0~93  = CARRY(( \ula|Add0~161_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a19 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass [30])))) 
// ) + ( \ula|Add0~89  ))

	.dataa(!\regmem|regMemory~1570_combout ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [30]),
	.datad(!\ula|Add0~161_combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(\ula|Add0~89 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~92_sumout ),
	.cout(\ula|Add0~93 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~92 .extended_lut = "off";
defparam \ula|Add0~92 .lut_mask = 64'h0000FB73000000FF;
defparam \ula|Add0~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N3
cyclonev_lcell_comb \ula|Add0~96 (
// Equation(s):
// \ula|Add0~96_sumout  = SUM(( \ula|Add0~162_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a20 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass 
// [31])))) ) + ( \ula|Add0~93  ))
// \ula|Add0~97  = CARRY(( \ula|Add0~162_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a20 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass [31])))) 
// ) + ( \ula|Add0~93  ))

	.dataa(!\regmem|regMemory~1570_combout ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [31]),
	.datad(!\ula|Add0~162_combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a20 ),
	.datag(gnd),
	.cin(\ula|Add0~93 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~96_sumout ),
	.cout(\ula|Add0~97 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~96 .extended_lut = "off";
defparam \ula|Add0~96 .lut_mask = 64'h0000FB73000000FF;
defparam \ula|Add0~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N6
cyclonev_lcell_comb \ula|Add0~100 (
// Equation(s):
// \ula|Add0~100_sumout  = SUM(( \ula|Add0~163_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a21 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass 
// [32])))) ) + ( \ula|Add0~97  ))
// \ula|Add0~101  = CARRY(( \ula|Add0~163_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a21 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass 
// [32])))) ) + ( \ula|Add0~97  ))

	.dataa(!\regmem|regMemory~1570_combout ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [32]),
	.datad(!\ula|Add0~163_combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(\ula|Add0~97 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~100_sumout ),
	.cout(\ula|Add0~101 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~100 .extended_lut = "off";
defparam \ula|Add0~100 .lut_mask = 64'h0000FB73000000FF;
defparam \ula|Add0~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N9
cyclonev_lcell_comb \ula|Add0~104 (
// Equation(s):
// \ula|Add0~104_sumout  = SUM(( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a22 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass [33])))) ) + ( 
// \ula|Add0~164_combout  ) + ( \ula|Add0~101  ))
// \ula|Add0~105  = CARRY(( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a22 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass [33])))) ) + ( \ula|Add0~164_combout 
//  ) + ( \ula|Add0~101  ))

	.dataa(!\regmem|regMemory~1570_combout ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [33]),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a22 ),
	.datae(gnd),
	.dataf(!\ula|Add0~164_combout ),
	.datag(gnd),
	.cin(\ula|Add0~101 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~104_sumout ),
	.cout(\ula|Add0~105 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~104 .extended_lut = "off";
defparam \ula|Add0~104 .lut_mask = 64'h0000FF000000048C;
defparam \ula|Add0~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N12
cyclonev_lcell_comb \ula|Add0~108 (
// Equation(s):
// \ula|Add0~108_sumout  = SUM(( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a23 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass [34])))) ) + ( 
// \ula|Add0~165_combout  ) + ( \ula|Add0~105  ))
// \ula|Add0~109  = CARRY(( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a23 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass [34])))) ) + ( \ula|Add0~165_combout 
//  ) + ( \ula|Add0~105  ))

	.dataa(!\regmem|regMemory~1570_combout ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [34]),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a23 ),
	.datae(gnd),
	.dataf(!\ula|Add0~165_combout ),
	.datag(gnd),
	.cin(\ula|Add0~105 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~108_sumout ),
	.cout(\ula|Add0~109 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~108 .extended_lut = "off";
defparam \ula|Add0~108 .lut_mask = 64'h0000FF000000048C;
defparam \ula|Add0~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N36
cyclonev_lcell_comb \ula|Mux7~2 (
// Equation(s):
// \ula|Mux7~2_combout  = ( \ula|Add0~112_sumout  & ( \ula|Mux3~0_combout  & ( (\ula|Mux2~0_combout  & (((!\ula|Mux14~5_combout ) # (\ula|Mux7~1_combout )) # (\ula|Mux7~0_combout ))) ) ) ) # ( !\ula|Add0~112_sumout  & ( \ula|Mux3~0_combout  & ( 
// (\ula|Mux14~5_combout  & (\ula|Mux2~0_combout  & ((\ula|Mux7~1_combout ) # (\ula|Mux7~0_combout )))) ) ) ) # ( \ula|Add0~112_sumout  & ( !\ula|Mux3~0_combout  & ( (\ula|Mux2~0_combout  & ((!\ula|Mux14~5_combout ) # (\ula|Mux7~1_combout ))) ) ) ) # ( 
// !\ula|Add0~112_sumout  & ( !\ula|Mux3~0_combout  & ( (\ula|Mux14~5_combout  & (\ula|Mux7~1_combout  & \ula|Mux2~0_combout )) ) ) )

	.dataa(!\ula|Mux7~0_combout ),
	.datab(!\ula|Mux14~5_combout ),
	.datac(!\ula|Mux7~1_combout ),
	.datad(!\ula|Mux2~0_combout ),
	.datae(!\ula|Add0~112_sumout ),
	.dataf(!\ula|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~2 .extended_lut = "off";
defparam \ula|Mux7~2 .lut_mask = 64'h000300CF001300DF;
defparam \ula|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N0
cyclonev_lcell_comb \ula|Mux7~6 (
// Equation(s):
// \ula|Mux7~6_combout  = ( \ula|Mux7~2_combout  & ( \ula|Mux7~5_combout  ) ) # ( !\ula|Mux7~2_combout  & ( \ula|Mux7~5_combout  & ( (\ula|Mux14~1_combout  & (\control|aluOp [3] & ((\ula|LessThan0~46_combout ) # (\ula|LessThan0~47_combout )))) ) ) ) # ( 
// \ula|Mux7~2_combout  & ( !\ula|Mux7~5_combout  ) ) # ( !\ula|Mux7~2_combout  & ( !\ula|Mux7~5_combout  ) )

	.dataa(!\ula|LessThan0~47_combout ),
	.datab(!\ula|LessThan0~46_combout ),
	.datac(!\ula|Mux14~1_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|Mux7~2_combout ),
	.dataf(!\ula|Mux7~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux7~6 .extended_lut = "off";
defparam \ula|Mux7~6 .lut_mask = 64'hFFFFFFFF0007FFFF;
defparam \ula|Mux7~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N16
dffeas \regmem|regMemory~184 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~184 .is_wysiwyg = "true";
defparam \regmem|regMemory~184 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y1_N19
dffeas \regmem|regMemory~216 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~216 .is_wysiwyg = "true";
defparam \regmem|regMemory~216 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N8
dffeas \regmem|regMemory~248 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~248 .is_wysiwyg = "true";
defparam \regmem|regMemory~248 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N38
dffeas \regmem|regMemory~56 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~56 .is_wysiwyg = "true";
defparam \regmem|regMemory~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N25
dffeas \regmem|regMemory~120 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~120 .is_wysiwyg = "true";
defparam \regmem|regMemory~120 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N6
cyclonev_lcell_comb \regmem|regMemory~88feeder (
// Equation(s):
// \regmem|regMemory~88feeder_combout  = ( \ula|Mux7~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~88feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~88feeder .extended_lut = "off";
defparam \regmem|regMemory~88feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~88feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N8
dffeas \regmem|regMemory~88 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~88 .is_wysiwyg = "true";
defparam \regmem|regMemory~88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N12
cyclonev_lcell_comb \regmem|regMemory~24feeder (
// Equation(s):
// \regmem|regMemory~24feeder_combout  = ( \ula|Mux7~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~24feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~24feeder .extended_lut = "off";
defparam \regmem|regMemory~24feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~24feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N13
dffeas \regmem|regMemory~24 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~24feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~24 .is_wysiwyg = "true";
defparam \regmem|regMemory~24 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N42
cyclonev_lcell_comb \regmem|regMemory~1763 (
// Equation(s):
// \regmem|regMemory~1763_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~24_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~56_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~88_q ))) # (\intMem|instruction [16] & 
// (\regmem|regMemory~120_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~56_q ),
	.datab(!\regmem|regMemory~120_q ),
	.datac(!\regmem|regMemory~88_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~24_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1763_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1763 .extended_lut = "on";
defparam \regmem|regMemory~1763 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~1763 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N54
cyclonev_lcell_comb \regmem|regMemory~152feeder (
// Equation(s):
// \regmem|regMemory~152feeder_combout  = ( \ula|Mux7~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~152feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~152feeder .extended_lut = "off";
defparam \regmem|regMemory~152feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~152feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N55
dffeas \regmem|regMemory~152 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~152feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~152 .is_wysiwyg = "true";
defparam \regmem|regMemory~152 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N6
cyclonev_lcell_comb \regmem|regMemory~1230 (
// Equation(s):
// \regmem|regMemory~1230_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1763_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1763_combout  & ((\regmem|regMemory~152_q 
// ))) # (\regmem|regMemory~1763_combout  & (\regmem|regMemory~184_q ))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1763_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\regmem|regMemory~1763_combout  & (\regmem|regMemory~216_q )) # (\regmem|regMemory~1763_combout  & ((\regmem|regMemory~248_q )))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~184_q ),
	.datac(!\regmem|regMemory~216_q ),
	.datad(!\regmem|regMemory~248_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1763_combout ),
	.datag(!\regmem|regMemory~152_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1230 .extended_lut = "on";
defparam \regmem|regMemory~1230 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regmem|regMemory~1230 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N2
dffeas \regmem|regMemory~760 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~760 .is_wysiwyg = "true";
defparam \regmem|regMemory~760 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N31
dffeas \regmem|regMemory~696 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~696 .is_wysiwyg = "true";
defparam \regmem|regMemory~696 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N37
dffeas \regmem|regMemory~728 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~728 .is_wysiwyg = "true";
defparam \regmem|regMemory~728 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N21
cyclonev_lcell_comb \regmem|regMemory~568feeder (
// Equation(s):
// \regmem|regMemory~568feeder_combout  = \ula|Mux7~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux7~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~568feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~568feeder .extended_lut = "off";
defparam \regmem|regMemory~568feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory~568feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N23
dffeas \regmem|regMemory~568 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~568feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~568 .is_wysiwyg = "true";
defparam \regmem|regMemory~568 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N22
dffeas \regmem|regMemory~600 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~600 .is_wysiwyg = "true";
defparam \regmem|regMemory~600 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N48
cyclonev_lcell_comb \regmem|regMemory~632feeder (
// Equation(s):
// \regmem|regMemory~632feeder_combout  = ( \ula|Mux7~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~632feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~632feeder .extended_lut = "off";
defparam \regmem|regMemory~632feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~632feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N49
dffeas \regmem|regMemory~632 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~632feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~632 .is_wysiwyg = "true";
defparam \regmem|regMemory~632 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N13
dffeas \regmem|regMemory~536 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~536 .is_wysiwyg = "true";
defparam \regmem|regMemory~536 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N24
cyclonev_lcell_comb \regmem|regMemory~1771 (
// Equation(s):
// \regmem|regMemory~1771_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction [16] & ((\regmem|regMemory~536_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~568_q ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction [16] & (\regmem|regMemory~600_q )) # (\intMem|instruction [16] & 
// ((\regmem|regMemory~632_q )))))) # (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction [16]))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~568_q ),
	.datac(!\regmem|regMemory~600_q ),
	.datad(!\regmem|regMemory~632_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~536_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1771_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1771 .extended_lut = "on";
defparam \regmem|regMemory~1771 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regmem|regMemory~1771 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N54
cyclonev_lcell_comb \regmem|regMemory~664feeder (
// Equation(s):
// \regmem|regMemory~664feeder_combout  = ( \ula|Mux7~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~664feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~664feeder .extended_lut = "off";
defparam \regmem|regMemory~664feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~664feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N56
dffeas \regmem|regMemory~664 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~664feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~664 .is_wysiwyg = "true";
defparam \regmem|regMemory~664 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N0
cyclonev_lcell_comb \regmem|regMemory~1238 (
// Equation(s):
// \regmem|regMemory~1238_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1771_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1771_combout  & ((\regmem|regMemory~664_q ))) 
// # (\regmem|regMemory~1771_combout  & (\regmem|regMemory~696_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1771_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1771_combout  & ((\regmem|regMemory~728_q ))) # (\regmem|regMemory~1771_combout  & (\regmem|regMemory~760_q ))))) ) )

	.dataa(!\regmem|regMemory~760_q ),
	.datab(!\regmem|regMemory~696_q ),
	.datac(!\regmem|regMemory~728_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1771_combout ),
	.datag(!\regmem|regMemory~664_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1238 .extended_lut = "on";
defparam \regmem|regMemory~1238 .lut_mask = 64'h000F000FFF33FF55;
defparam \regmem|regMemory~1238 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N1
dffeas \regmem|regMemory~1016 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~1016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~1016 .is_wysiwyg = "true";
defparam \regmem|regMemory~1016 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N55
dffeas \regmem|regMemory~984 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~984 .is_wysiwyg = "true";
defparam \regmem|regMemory~984 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N55
dffeas \regmem|regMemory~952 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~952 .is_wysiwyg = "true";
defparam \regmem|regMemory~952 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N53
dffeas \regmem|regMemory~824 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~824 .is_wysiwyg = "true";
defparam \regmem|regMemory~824 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N6
cyclonev_lcell_comb \regmem|regMemory~888feeder (
// Equation(s):
// \regmem|regMemory~888feeder_combout  = ( \ula|Mux7~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~888feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~888feeder .extended_lut = "off";
defparam \regmem|regMemory~888feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~888feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N8
dffeas \regmem|regMemory~888 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~888feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~888 .is_wysiwyg = "true";
defparam \regmem|regMemory~888 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N41
dffeas \regmem|regMemory~856 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~856 .is_wysiwyg = "true";
defparam \regmem|regMemory~856 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N54
cyclonev_lcell_comb \regmem|regMemory~792feeder (
// Equation(s):
// \regmem|regMemory~792feeder_combout  = ( \ula|Mux7~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~792feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~792feeder .extended_lut = "off";
defparam \regmem|regMemory~792feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~792feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N56
dffeas \regmem|regMemory~792 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~792feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~792 .is_wysiwyg = "true";
defparam \regmem|regMemory~792 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N42
cyclonev_lcell_comb \regmem|regMemory~1775 (
// Equation(s):
// \regmem|regMemory~1775_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction [18] & ((!\intMem|instruction [16] & ((\regmem|regMemory~792_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~824_q )))) # (\intMem|instruction [18] 
// & (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction [18] & ((!\intMem|instruction [16] & ((\regmem|regMemory~856_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~888_q )))) # 
// (\intMem|instruction [18] & (((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~824_q ),
	.datab(!\regmem|regMemory~888_q ),
	.datac(!\regmem|regMemory~856_q ),
	.datad(!\intMem|instruction [18]),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~792_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1775_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1775 .extended_lut = "on";
defparam \regmem|regMemory~1775 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~1775 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N41
dffeas \regmem|regMemory~920 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~920 .is_wysiwyg = "true";
defparam \regmem|regMemory~920 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N0
cyclonev_lcell_comb \regmem|regMemory~1242 (
// Equation(s):
// \regmem|regMemory~1242_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1775_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1775_combout  & (\regmem|regMemory~920_q )) 
// # (\regmem|regMemory~1775_combout  & ((\regmem|regMemory~952_q )))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1775_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\regmem|regMemory~1775_combout  & ((\regmem|regMemory~984_q ))) # (\regmem|regMemory~1775_combout  & (\regmem|regMemory~1016_q ))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~1016_q ),
	.datac(!\regmem|regMemory~984_q ),
	.datad(!\regmem|regMemory~952_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1775_combout ),
	.datag(!\regmem|regMemory~920_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1242 .extended_lut = "on";
defparam \regmem|regMemory~1242 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regmem|regMemory~1242 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N20
dffeas \regmem|regMemory~504 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~504 .is_wysiwyg = "true";
defparam \regmem|regMemory~504 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N24
cyclonev_lcell_comb \regmem|regMemory~472feeder (
// Equation(s):
// \regmem|regMemory~472feeder_combout  = ( \ula|Mux7~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~472feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~472feeder .extended_lut = "off";
defparam \regmem|regMemory~472feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~472feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N26
dffeas \regmem|regMemory~472 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~472feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~472 .is_wysiwyg = "true";
defparam \regmem|regMemory~472 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y1_N7
dffeas \regmem|regMemory~440 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~440 .is_wysiwyg = "true";
defparam \regmem|regMemory~440 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N24
cyclonev_lcell_comb \regmem|regMemory~312feeder (
// Equation(s):
// \regmem|regMemory~312feeder_combout  = ( \ula|Mux7~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~312feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~312feeder .extended_lut = "off";
defparam \regmem|regMemory~312feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~312feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N26
dffeas \regmem|regMemory~312 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~312feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~312 .is_wysiwyg = "true";
defparam \regmem|regMemory~312 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N24
cyclonev_lcell_comb \regmem|regMemory~376feeder (
// Equation(s):
// \regmem|regMemory~376feeder_combout  = ( \ula|Mux7~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~376feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~376feeder .extended_lut = "off";
defparam \regmem|regMemory~376feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~376feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N25
dffeas \regmem|regMemory~376 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~376feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~376 .is_wysiwyg = "true";
defparam \regmem|regMemory~376 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N48
cyclonev_lcell_comb \regmem|regMemory~344feeder (
// Equation(s):
// \regmem|regMemory~344feeder_combout  = ( \ula|Mux7~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~344feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~344feeder .extended_lut = "off";
defparam \regmem|regMemory~344feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~344feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N49
dffeas \regmem|regMemory~344 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~344feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~344 .is_wysiwyg = "true";
defparam \regmem|regMemory~344 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N45
cyclonev_lcell_comb \regmem|regMemory~280feeder (
// Equation(s):
// \regmem|regMemory~280feeder_combout  = ( \ula|Mux7~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~280feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~280feeder .extended_lut = "off";
defparam \regmem|regMemory~280feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~280feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N47
dffeas \regmem|regMemory~280 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~280feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~280 .is_wysiwyg = "true";
defparam \regmem|regMemory~280 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N30
cyclonev_lcell_comb \regmem|regMemory~1767 (
// Equation(s):
// \regmem|regMemory~1767_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~280_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~312_q )))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~344_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~376_q )))) ) )

	.dataa(!\regmem|regMemory~312_q ),
	.datab(!\regmem|regMemory~376_q ),
	.datac(!\regmem|regMemory~344_q ),
	.datad(!\intMem|instruction[16]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~280_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1767_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1767 .extended_lut = "on";
defparam \regmem|regMemory~1767 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regmem|regMemory~1767 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N38
dffeas \regmem|regMemory~408 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~408 .is_wysiwyg = "true";
defparam \regmem|regMemory~408 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N18
cyclonev_lcell_comb \regmem|regMemory~1234 (
// Equation(s):
// \regmem|regMemory~1234_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1767_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1767_combout  & (\regmem|regMemory~408_q )) # 
// (\regmem|regMemory~1767_combout  & ((\regmem|regMemory~440_q )))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1767_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\regmem|regMemory~1767_combout  & ((\regmem|regMemory~472_q ))) # (\regmem|regMemory~1767_combout  & (\regmem|regMemory~504_q ))))) ) )

	.dataa(!\regmem|regMemory~504_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~472_q ),
	.datad(!\regmem|regMemory~440_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1767_combout ),
	.datag(!\regmem|regMemory~408_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1234 .extended_lut = "on";
defparam \regmem|regMemory~1234 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regmem|regMemory~1234 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N30
cyclonev_lcell_comb \regmem|regMemory~1246 (
// Equation(s):
// \regmem|regMemory~1246_combout  = ( \regmem|regMemory~1242_combout  & ( \regmem|regMemory~1234_combout  & ( ((!\intMem|instruction [20] & (\regmem|regMemory~1230_combout )) # (\intMem|instruction [20] & ((\regmem|regMemory~1238_combout )))) # 
// (\intMem|instruction [19]) ) ) ) # ( !\regmem|regMemory~1242_combout  & ( \regmem|regMemory~1234_combout  & ( (!\intMem|instruction [19] & ((!\intMem|instruction [20] & (\regmem|regMemory~1230_combout )) # (\intMem|instruction [20] & 
// ((\regmem|regMemory~1238_combout ))))) # (\intMem|instruction [19] & (((!\intMem|instruction [20])))) ) ) ) # ( \regmem|regMemory~1242_combout  & ( !\regmem|regMemory~1234_combout  & ( (!\intMem|instruction [19] & ((!\intMem|instruction [20] & 
// (\regmem|regMemory~1230_combout )) # (\intMem|instruction [20] & ((\regmem|regMemory~1238_combout ))))) # (\intMem|instruction [19] & (((\intMem|instruction [20])))) ) ) ) # ( !\regmem|regMemory~1242_combout  & ( !\regmem|regMemory~1234_combout  & ( 
// (!\intMem|instruction [19] & ((!\intMem|instruction [20] & (\regmem|regMemory~1230_combout )) # (\intMem|instruction [20] & ((\regmem|regMemory~1238_combout ))))) ) ) )

	.dataa(!\regmem|regMemory~1230_combout ),
	.datab(!\intMem|instruction [19]),
	.datac(!\intMem|instruction [20]),
	.datad(!\regmem|regMemory~1238_combout ),
	.datae(!\regmem|regMemory~1242_combout ),
	.dataf(!\regmem|regMemory~1234_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1246 .extended_lut = "off";
defparam \regmem|regMemory~1246 .lut_mask = 64'h404C434F707C737F;
defparam \regmem|regMemory~1246 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N42
cyclonev_lcell_comb \ulaIn1|Mux24~0 (
// Equation(s):
// \ulaIn1|Mux24~0_combout  = ( !\control|in1Mux [1] & ( \regmem|regMemory~1246_combout  & ( (!\control|in1Mux [0]) # (\intMem|instruction [15]) ) ) ) # ( !\control|in1Mux [1] & ( !\regmem|regMemory~1246_combout  & ( (\control|in1Mux [0] & 
// \intMem|instruction [15]) ) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(gnd),
	.datac(!\intMem|instruction [15]),
	.datad(gnd),
	.datae(!\control|in1Mux [1]),
	.dataf(!\regmem|regMemory~1246_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux24~0 .extended_lut = "off";
defparam \ulaIn1|Mux24~0 .lut_mask = 64'h05050000AFAF0000;
defparam \ulaIn1|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N24
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[24] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [24] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|ulaIn1MuxOut [24] & ( \ulaIn1|Mux24~0_combout  ) ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|ulaIn1MuxOut [24] ) ) # ( \ulaIn1|Mux32~0_combout  & ( !\ulaIn1|ulaIn1MuxOut [24] & ( 
// \ulaIn1|Mux24~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|Mux24~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ulaIn1|Mux32~0_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[24] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[24] .lut_mask = 64'h00003333FFFF3333;
defparam \ulaIn1|ulaIn1MuxOut[24] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N48
cyclonev_lcell_comb \ula|ShiftRight0~21 (
// Equation(s):
// \ula|ShiftRight0~21_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [25] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [24] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [23] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [22] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [25]),
	.datab(!\ulaIn1|ulaIn1MuxOut [22]),
	.datac(!\ulaIn1|ulaIn1MuxOut [24]),
	.datad(!\ulaIn1|ulaIn1MuxOut [23]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~21 .extended_lut = "off";
defparam \ula|ShiftRight0~21 .lut_mask = 64'h333300FF0F0F5555;
defparam \ula|ShiftRight0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N36
cyclonev_lcell_comb \ula|ShiftRight0~36 (
// Equation(s):
// \ula|ShiftRight0~36_combout  = ( \ula|ShiftRight0~21_combout  & ( \ula|ShiftRight0~19_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~20_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (\ulaIn1|ulaIn1MuxOut [31]))) ) ) ) # ( !\ula|ShiftRight0~21_combout  & ( \ula|ShiftRight0~19_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|ShiftRight0~20_combout  & \ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout 
//  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )) # (\ulaIn1|ulaIn1MuxOut [31]))) ) ) ) # ( \ula|ShiftRight0~21_combout  & ( !\ula|ShiftRight0~19_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # 
// (\ula|ShiftRight0~20_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ulaIn1|ulaIn1MuxOut [31] & ((\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) ) ) ) # ( !\ula|ShiftRight0~21_combout  & ( !\ula|ShiftRight0~19_combout  & ( 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~20_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ulaIn1|ulaIn1MuxOut [31])))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\ula|ShiftRight0~20_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(!\ula|ShiftRight0~21_combout ),
	.dataf(!\ula|ShiftRight0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~36 .extended_lut = "off";
defparam \ula|ShiftRight0~36 .lut_mask = 64'h0035F0350F35FF35;
defparam \ula|ShiftRight0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N9
cyclonev_lcell_comb \ula|Mux9~0 (
// Equation(s):
// \ula|Mux9~0_combout  = ( \ula|ShiftRight0~36_combout  & ( \ula|Add0~104_sumout  & ( (!\control|aluOp [3] & (!\ula|Mux14~5_combout  & !\ula|Mux14~4_combout )) ) ) ) # ( !\ula|ShiftRight0~36_combout  & ( \ula|Add0~104_sumout  & ( (!\control|aluOp [3] & 
// (!\ula|Mux14~6_combout  & (!\ula|Mux14~5_combout  & !\ula|Mux14~4_combout ))) ) ) ) # ( \ula|ShiftRight0~36_combout  & ( !\ula|Add0~104_sumout  & ( (!\control|aluOp [3] & (\ula|Mux14~6_combout  & (!\ula|Mux14~5_combout  & !\ula|Mux14~4_combout ))) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux14~6_combout ),
	.datac(!\ula|Mux14~5_combout ),
	.datad(!\ula|Mux14~4_combout ),
	.datae(!\ula|ShiftRight0~36_combout ),
	.dataf(!\ula|Add0~104_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~0 .extended_lut = "off";
defparam \ula|Mux9~0 .lut_mask = 64'h000020008000A000;
defparam \ula|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N3
cyclonev_lcell_comb \ula|Mux9~6 (
// Equation(s):
// \ula|Mux9~6_combout  = ( \ula|Mux9~0_combout  & ( \ula|Mux9~5_combout  ) ) # ( !\ula|Mux9~0_combout  & ( \ula|Mux9~5_combout  & ( (\control|aluOp [3] & (\ula|Mux14~1_combout  & ((\ula|LessThan0~46_combout ) # (\ula|LessThan0~47_combout )))) ) ) ) # ( 
// \ula|Mux9~0_combout  & ( !\ula|Mux9~5_combout  ) ) # ( !\ula|Mux9~0_combout  & ( !\ula|Mux9~5_combout  ) )

	.dataa(!\ula|LessThan0~47_combout ),
	.datab(!\ula|LessThan0~46_combout ),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|Mux14~1_combout ),
	.datae(!\ula|Mux9~0_combout ),
	.dataf(!\ula|Mux9~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~6 .extended_lut = "off";
defparam \ula|Mux9~6 .lut_mask = 64'hFFFFFFFF0007FFFF;
defparam \ula|Mux9~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N19
dffeas \regmem|regMemory~438 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux9~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~438 .is_wysiwyg = "true";
defparam \regmem|regMemory~438 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N27
cyclonev_lcell_comb \regmem|regMemory~470feeder (
// Equation(s):
// \regmem|regMemory~470feeder_combout  = ( \ula|Mux9~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~470feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~470feeder .extended_lut = "off";
defparam \regmem|regMemory~470feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~470feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N29
dffeas \regmem|regMemory~470 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~470feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~470 .is_wysiwyg = "true";
defparam \regmem|regMemory~470 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N8
dffeas \regmem|regMemory~502 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux9~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~502 .is_wysiwyg = "true";
defparam \regmem|regMemory~502 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N50
dffeas \regmem|regMemory~374 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux9~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~374 .is_wysiwyg = "true";
defparam \regmem|regMemory~374 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N39
cyclonev_lcell_comb \regmem|regMemory~342feeder (
// Equation(s):
// \regmem|regMemory~342feeder_combout  = ( \ula|Mux9~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~342feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~342feeder .extended_lut = "off";
defparam \regmem|regMemory~342feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~342feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N40
dffeas \regmem|regMemory~342 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~342feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~342 .is_wysiwyg = "true";
defparam \regmem|regMemory~342 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N28
dffeas \regmem|regMemory~310 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux9~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~310 .is_wysiwyg = "true";
defparam \regmem|regMemory~310 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N33
cyclonev_lcell_comb \regmem|regMemory~278feeder (
// Equation(s):
// \regmem|regMemory~278feeder_combout  = ( \ula|Mux9~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~278feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~278feeder .extended_lut = "off";
defparam \regmem|regMemory~278feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~278feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N34
dffeas \regmem|regMemory~278 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~278feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~278 .is_wysiwyg = "true";
defparam \regmem|regMemory~278 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N48
cyclonev_lcell_comb \regmem|regMemory~1607 (
// Equation(s):
// \regmem|regMemory~1607_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & (\regmem|regMemory~278_q )) # (\intMem|instruction [16] & ((\regmem|regMemory~310_q ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction [16] & ((\regmem|regMemory~342_q ))) # (\intMem|instruction [16] & 
// (\regmem|regMemory~374_q ))))) # (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~374_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~342_q ),
	.datad(!\regmem|regMemory~310_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~278_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1607_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1607 .extended_lut = "on";
defparam \regmem|regMemory~1607 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regmem|regMemory~1607 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N54
cyclonev_lcell_comb \regmem|regMemory~406feeder (
// Equation(s):
// \regmem|regMemory~406feeder_combout  = ( \ula|Mux9~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~406feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~406feeder .extended_lut = "off";
defparam \regmem|regMemory~406feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~406feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N56
dffeas \regmem|regMemory~406 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~406feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~406 .is_wysiwyg = "true";
defparam \regmem|regMemory~406 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N6
cyclonev_lcell_comb \regmem|regMemory~1064 (
// Equation(s):
// \regmem|regMemory~1064_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1607_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1607_combout  & ((\regmem|regMemory~406_q 
// ))) # (\regmem|regMemory~1607_combout  & (\regmem|regMemory~438_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1607_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1607_combout  & (\regmem|regMemory~470_q )) # (\regmem|regMemory~1607_combout  & ((\regmem|regMemory~502_q )))))) ) )

	.dataa(!\regmem|regMemory~438_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~470_q ),
	.datad(!\regmem|regMemory~502_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1607_combout ),
	.datag(!\regmem|regMemory~406_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1064_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1064 .extended_lut = "on";
defparam \regmem|regMemory~1064 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regmem|regMemory~1064 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N21
cyclonev_lcell_comb \regmem|regMemory~694feeder (
// Equation(s):
// \regmem|regMemory~694feeder_combout  = ( \ula|Mux9~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~694feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~694feeder .extended_lut = "off";
defparam \regmem|regMemory~694feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~694feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N22
dffeas \regmem|regMemory~694 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~694feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~694 .is_wysiwyg = "true";
defparam \regmem|regMemory~694 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N36
cyclonev_lcell_comb \regmem|regMemory~726feeder (
// Equation(s):
// \regmem|regMemory~726feeder_combout  = ( \ula|Mux9~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~726feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~726feeder .extended_lut = "off";
defparam \regmem|regMemory~726feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~726feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N38
dffeas \regmem|regMemory~726 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~726feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~726 .is_wysiwyg = "true";
defparam \regmem|regMemory~726 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N25
dffeas \regmem|regMemory~758 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux9~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~758 .is_wysiwyg = "true";
defparam \regmem|regMemory~758 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N20
dffeas \regmem|regMemory~566 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux9~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~566 .is_wysiwyg = "true";
defparam \regmem|regMemory~566 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N32
dffeas \regmem|regMemory~630 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux9~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~630 .is_wysiwyg = "true";
defparam \regmem|regMemory~630 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N39
cyclonev_lcell_comb \regmem|regMemory~598feeder (
// Equation(s):
// \regmem|regMemory~598feeder_combout  = ( \ula|Mux9~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~598feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~598feeder .extended_lut = "off";
defparam \regmem|regMemory~598feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~598feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N41
dffeas \regmem|regMemory~598 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~598feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~598 .is_wysiwyg = "true";
defparam \regmem|regMemory~598 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N31
dffeas \regmem|regMemory~534 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux9~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~534 .is_wysiwyg = "true";
defparam \regmem|regMemory~534 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N6
cyclonev_lcell_comb \regmem|regMemory~1611 (
// Equation(s):
// \regmem|regMemory~1611_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction [18] & ((!\intMem|instruction [16] & ((\regmem|regMemory~534_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~566_q )))) # (\intMem|instruction [18] & 
// (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction [18] & ((!\intMem|instruction [16] & ((\regmem|regMemory~598_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~630_q )))) # (\intMem|instruction [18] & 
// (((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~566_q ),
	.datab(!\regmem|regMemory~630_q ),
	.datac(!\regmem|regMemory~598_q ),
	.datad(!\intMem|instruction [18]),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~534_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1611_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1611 .extended_lut = "on";
defparam \regmem|regMemory~1611 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~1611 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N12
cyclonev_lcell_comb \regmem|regMemory~662feeder (
// Equation(s):
// \regmem|regMemory~662feeder_combout  = ( \ula|Mux9~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~662feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~662feeder .extended_lut = "off";
defparam \regmem|regMemory~662feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~662feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N13
dffeas \regmem|regMemory~662 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~662feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~662 .is_wysiwyg = "true";
defparam \regmem|regMemory~662 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N24
cyclonev_lcell_comb \regmem|regMemory~1068 (
// Equation(s):
// \regmem|regMemory~1068_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1611_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1611_combout  & ((\regmem|regMemory~662_q 
// ))) # (\regmem|regMemory~1611_combout  & (\regmem|regMemory~694_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1611_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1611_combout  & (\regmem|regMemory~726_q )) # (\regmem|regMemory~1611_combout  & ((\regmem|regMemory~758_q )))))) ) )

	.dataa(!\regmem|regMemory~694_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~726_q ),
	.datad(!\regmem|regMemory~758_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1611_combout ),
	.datag(!\regmem|regMemory~662_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1068_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1068 .extended_lut = "on";
defparam \regmem|regMemory~1068 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regmem|regMemory~1068 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N7
dffeas \regmem|regMemory~182 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux9~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~182 .is_wysiwyg = "true";
defparam \regmem|regMemory~182 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N41
dffeas \regmem|regMemory~246 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux9~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~246 .is_wysiwyg = "true";
defparam \regmem|regMemory~246 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N15
cyclonev_lcell_comb \regmem|regMemory~214feeder (
// Equation(s):
// \regmem|regMemory~214feeder_combout  = ( \ula|Mux9~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~214feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~214feeder .extended_lut = "off";
defparam \regmem|regMemory~214feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~214feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N16
dffeas \regmem|regMemory~214 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~214feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~214 .is_wysiwyg = "true";
defparam \regmem|regMemory~214 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N51
cyclonev_lcell_comb \regmem|regMemory~54feeder (
// Equation(s):
// \regmem|regMemory~54feeder_combout  = ( \ula|Mux9~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~54feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~54feeder .extended_lut = "off";
defparam \regmem|regMemory~54feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~54feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N52
dffeas \regmem|regMemory~54 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~54feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~54 .is_wysiwyg = "true";
defparam \regmem|regMemory~54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N9
cyclonev_lcell_comb \regmem|regMemory~86feeder (
// Equation(s):
// \regmem|regMemory~86feeder_combout  = ( \ula|Mux9~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~86feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~86feeder .extended_lut = "off";
defparam \regmem|regMemory~86feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~86feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N11
dffeas \regmem|regMemory~86 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~86 .is_wysiwyg = "true";
defparam \regmem|regMemory~86 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N54
cyclonev_lcell_comb \regmem|regMemory~118feeder (
// Equation(s):
// \regmem|regMemory~118feeder_combout  = ( \ula|Mux9~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~118feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~118feeder .extended_lut = "off";
defparam \regmem|regMemory~118feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~118feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N55
dffeas \regmem|regMemory~118 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~118feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~118 .is_wysiwyg = "true";
defparam \regmem|regMemory~118 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N33
cyclonev_lcell_comb \regmem|regMemory~22feeder (
// Equation(s):
// \regmem|regMemory~22feeder_combout  = ( \ula|Mux9~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~22feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~22feeder .extended_lut = "off";
defparam \regmem|regMemory~22feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~22feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N34
dffeas \regmem|regMemory~22 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~22 .is_wysiwyg = "true";
defparam \regmem|regMemory~22 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N42
cyclonev_lcell_comb \regmem|regMemory~1603 (
// Equation(s):
// \regmem|regMemory~1603_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~22_q )))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~54_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~86_q )) # 
// (\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~118_q )))))) # (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~54_q ),
	.datac(!\regmem|regMemory~86_q ),
	.datad(!\intMem|instruction[16]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~118_q ),
	.datag(!\regmem|regMemory~22_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1603_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1603 .extended_lut = "on";
defparam \regmem|regMemory~1603 .lut_mask = 64'h0A770A550A770AFF;
defparam \regmem|regMemory~1603 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N27
cyclonev_lcell_comb \regmem|regMemory~150feeder (
// Equation(s):
// \regmem|regMemory~150feeder_combout  = ( \ula|Mux9~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~150feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~150feeder .extended_lut = "off";
defparam \regmem|regMemory~150feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~150feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N28
dffeas \regmem|regMemory~150 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~150feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~150 .is_wysiwyg = "true";
defparam \regmem|regMemory~150 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N42
cyclonev_lcell_comb \regmem|regMemory~1060 (
// Equation(s):
// \regmem|regMemory~1060_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1603_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1603_combout  & ((\regmem|regMemory~150_q ))) 
// # (\regmem|regMemory~1603_combout  & (\regmem|regMemory~182_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1603_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1603_combout  & ((\regmem|regMemory~214_q ))) # (\regmem|regMemory~1603_combout  & (\regmem|regMemory~246_q ))))) ) )

	.dataa(!\regmem|regMemory~182_q ),
	.datab(!\regmem|regMemory~246_q ),
	.datac(!\regmem|regMemory~214_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1603_combout ),
	.datag(!\regmem|regMemory~150_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1060_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1060 .extended_lut = "on";
defparam \regmem|regMemory~1060 .lut_mask = 64'h000F000FFF55FF33;
defparam \regmem|regMemory~1060 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N24
cyclonev_lcell_comb \regmem|regMemory~950feeder (
// Equation(s):
// \regmem|regMemory~950feeder_combout  = ( \ula|Mux9~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~950feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~950feeder .extended_lut = "off";
defparam \regmem|regMemory~950feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~950feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N25
dffeas \regmem|regMemory~950 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~950feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~950 .is_wysiwyg = "true";
defparam \regmem|regMemory~950 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N33
cyclonev_lcell_comb \regmem|regMemory~982feeder (
// Equation(s):
// \regmem|regMemory~982feeder_combout  = ( \ula|Mux9~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~982feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~982feeder .extended_lut = "off";
defparam \regmem|regMemory~982feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~982feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N35
dffeas \regmem|regMemory~982 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~982feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~982 .is_wysiwyg = "true";
defparam \regmem|regMemory~982 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N42
cyclonev_lcell_comb \regmem|regMemory~1014feeder (
// Equation(s):
// \regmem|regMemory~1014feeder_combout  = ( \ula|Mux9~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1014feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1014feeder .extended_lut = "off";
defparam \regmem|regMemory~1014feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~1014feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N44
dffeas \regmem|regMemory~1014 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~1014feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~1014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~1014 .is_wysiwyg = "true";
defparam \regmem|regMemory~1014 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N36
cyclonev_lcell_comb \regmem|regMemory~886feeder (
// Equation(s):
// \regmem|regMemory~886feeder_combout  = ( \ula|Mux9~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~886feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~886feeder .extended_lut = "off";
defparam \regmem|regMemory~886feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~886feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N37
dffeas \regmem|regMemory~886 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~886feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~886 .is_wysiwyg = "true";
defparam \regmem|regMemory~886 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N10
dffeas \regmem|regMemory~854 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux9~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~854 .is_wysiwyg = "true";
defparam \regmem|regMemory~854 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N5
dffeas \regmem|regMemory~822 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ula|Mux9~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~822 .is_wysiwyg = "true";
defparam \regmem|regMemory~822 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N0
cyclonev_lcell_comb \regmem|regMemory~790feeder (
// Equation(s):
// \regmem|regMemory~790feeder_combout  = ( \ula|Mux9~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~790feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~790feeder .extended_lut = "off";
defparam \regmem|regMemory~790feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~790feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N1
dffeas \regmem|regMemory~790 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~790feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~790 .is_wysiwyg = "true";
defparam \regmem|regMemory~790 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N57
cyclonev_lcell_comb \regmem|regMemory~1615 (
// Equation(s):
// \regmem|regMemory~1615_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~790_q )) # (\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~822_q )))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~854_q ))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~886_q ))))) # (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~886_q ),
	.datac(!\regmem|regMemory~854_q ),
	.datad(!\regmem|regMemory~822_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~790_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1615_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1615 .extended_lut = "on";
defparam \regmem|regMemory~1615 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regmem|regMemory~1615 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N0
cyclonev_lcell_comb \regmem|regMemory~918feeder (
// Equation(s):
// \regmem|regMemory~918feeder_combout  = ( \ula|Mux9~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~918feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~918feeder .extended_lut = "off";
defparam \regmem|regMemory~918feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~918feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N2
dffeas \regmem|regMemory~918 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~918feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~918 .is_wysiwyg = "true";
defparam \regmem|regMemory~918 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N48
cyclonev_lcell_comb \regmem|regMemory~1072 (
// Equation(s):
// \regmem|regMemory~1072_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1615_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1615_combout  & ((\regmem|regMemory~918_q 
// ))) # (\regmem|regMemory~1615_combout  & (\regmem|regMemory~950_q ))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1615_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\regmem|regMemory~1615_combout  & (\regmem|regMemory~982_q )) # (\regmem|regMemory~1615_combout  & ((\regmem|regMemory~1014_q )))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~950_q ),
	.datac(!\regmem|regMemory~982_q ),
	.datad(!\regmem|regMemory~1014_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1615_combout ),
	.datag(!\regmem|regMemory~918_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1072_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1072 .extended_lut = "on";
defparam \regmem|regMemory~1072 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regmem|regMemory~1072 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N57
cyclonev_lcell_comb \regmem|regMemory~1076 (
// Equation(s):
// \regmem|regMemory~1076_combout  = ( \regmem|regMemory~1060_combout  & ( \regmem|regMemory~1072_combout  & ( (!\intMem|instruction [19] & ((!\intMem|instruction [20]) # ((\regmem|regMemory~1068_combout )))) # (\intMem|instruction [19] & 
// (((\regmem|regMemory~1064_combout )) # (\intMem|instruction [20]))) ) ) ) # ( !\regmem|regMemory~1060_combout  & ( \regmem|regMemory~1072_combout  & ( (!\intMem|instruction [19] & (\intMem|instruction [20] & ((\regmem|regMemory~1068_combout )))) # 
// (\intMem|instruction [19] & (((\regmem|regMemory~1064_combout )) # (\intMem|instruction [20]))) ) ) ) # ( \regmem|regMemory~1060_combout  & ( !\regmem|regMemory~1072_combout  & ( (!\intMem|instruction [19] & ((!\intMem|instruction [20]) # 
// ((\regmem|regMemory~1068_combout )))) # (\intMem|instruction [19] & (!\intMem|instruction [20] & (\regmem|regMemory~1064_combout ))) ) ) ) # ( !\regmem|regMemory~1060_combout  & ( !\regmem|regMemory~1072_combout  & ( (!\intMem|instruction [19] & 
// (\intMem|instruction [20] & ((\regmem|regMemory~1068_combout )))) # (\intMem|instruction [19] & (!\intMem|instruction [20] & (\regmem|regMemory~1064_combout ))) ) ) )

	.dataa(!\intMem|instruction [19]),
	.datab(!\intMem|instruction [20]),
	.datac(!\regmem|regMemory~1064_combout ),
	.datad(!\regmem|regMemory~1068_combout ),
	.datae(!\regmem|regMemory~1060_combout ),
	.dataf(!\regmem|regMemory~1072_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1076_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1076 .extended_lut = "off";
defparam \regmem|regMemory~1076 .lut_mask = 64'h04268CAE15379DBF;
defparam \regmem|regMemory~1076 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N54
cyclonev_lcell_comb \ulaIn1|Mux22~0 (
// Equation(s):
// \ulaIn1|Mux22~0_combout  = ( \regmem|regMemory~1076_combout  & ( !\control|in1Mux [1] & ( (!\control|in1Mux [0]) # (\intMem|instruction [15]) ) ) ) # ( !\regmem|regMemory~1076_combout  & ( !\control|in1Mux [1] & ( (\intMem|instruction [15] & 
// \control|in1Mux [0]) ) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction [15]),
	.datac(!\control|in1Mux [0]),
	.datad(gnd),
	.datae(!\regmem|regMemory~1076_combout ),
	.dataf(!\control|in1Mux [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux22~0 .extended_lut = "off";
defparam \ulaIn1|Mux22~0 .lut_mask = 64'h0303F3F300000000;
defparam \ulaIn1|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N6
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[22] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [22] = ( \ulaIn1|ulaIn1MuxOut [22] & ( (!\ulaIn1|Mux32~0_combout ) # (\ulaIn1|Mux22~0_combout ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [22] & ( (\ulaIn1|Mux22~0_combout  & \ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|Mux22~0_combout ),
	.datac(!\ulaIn1|Mux32~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[22] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[22] .lut_mask = 64'h03030303F3F3F3F3;
defparam \ulaIn1|ulaIn1MuxOut[22] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N42
cyclonev_lcell_comb \ula|ShiftRight0~27 (
// Equation(s):
// \ula|ShiftRight0~27_combout  = ( \ulaIn1|ulaIn1MuxOut [19] & ( \ulaIn1|ulaIn1MuxOut [22] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (((!\ulaIn2|ulaIn2MuxOut[1]~1_combout )) # (\ulaIn1|ulaIn1MuxOut [21]))) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[1]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [20])))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [19] & ( \ulaIn1|ulaIn1MuxOut [22] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [21] & ((\ulaIn2|ulaIn2MuxOut[1]~1_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (((\ulaIn2|ulaIn2MuxOut[1]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [20])))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [19] & ( !\ulaIn1|ulaIn1MuxOut [22] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[1]~1_combout )) # (\ulaIn1|ulaIn1MuxOut [21]))) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (((\ulaIn1|ulaIn1MuxOut [20] & !\ulaIn2|ulaIn2MuxOut[1]~1_combout )))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [19] & ( !\ulaIn1|ulaIn1MuxOut [22] & ( 
// (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [21] & ((\ulaIn2|ulaIn2MuxOut[1]~1_combout )))) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (((\ulaIn1|ulaIn1MuxOut [20] & !\ulaIn2|ulaIn2MuxOut[1]~1_combout )))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [21]),
	.datab(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [20]),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [19]),
	.dataf(!\ulaIn1|ulaIn1MuxOut [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~27 .extended_lut = "off";
defparam \ula|ShiftRight0~27 .lut_mask = 64'h0344CF440377CF77;
defparam \ula|ShiftRight0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N30
cyclonev_lcell_comb \ula|ShiftRight0~31 (
// Equation(s):
// \ula|ShiftRight0~31_combout  = ( \ulaIn1|ulaIn1MuxOut [9] & ( \ulaIn1|ulaIn1MuxOut [8] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (((\ulaIn2|ulaIn2MuxOut[0]~2_combout )) # (\ulaIn1|ulaIn1MuxOut [7]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[0]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [10])))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [9] & ( \ulaIn1|ulaIn1MuxOut [8] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (((\ulaIn2|ulaIn2MuxOut[0]~2_combout )) # (\ulaIn1|ulaIn1MuxOut [7]))) # 
// (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (((\ulaIn1|ulaIn1MuxOut [10] & \ulaIn2|ulaIn2MuxOut[0]~2_combout )))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [9] & ( !\ulaIn1|ulaIn1MuxOut [8] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [7] & 
// ((!\ulaIn2|ulaIn2MuxOut[0]~2_combout )))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (((!\ulaIn2|ulaIn2MuxOut[0]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [10])))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [9] & ( !\ulaIn1|ulaIn1MuxOut [8] & ( 
// (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [7] & ((!\ulaIn2|ulaIn2MuxOut[0]~2_combout )))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (((\ulaIn1|ulaIn1MuxOut [10] & \ulaIn2|ulaIn2MuxOut[0]~2_combout )))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [7]),
	.datab(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [10]),
	.datad(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [9]),
	.dataf(!\ulaIn1|ulaIn1MuxOut [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~31 .extended_lut = "off";
defparam \ula|ShiftRight0~31 .lut_mask = 64'h4403770344CF77CF;
defparam \ula|ShiftRight0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N48
cyclonev_lcell_comb \ula|ShiftRight0~33 (
// Equation(s):
// \ula|ShiftRight0~33_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [18] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [17] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [16] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [15] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [15]),
	.datab(!\ulaIn1|ulaIn1MuxOut [17]),
	.datac(!\ulaIn1|ulaIn1MuxOut [18]),
	.datad(!\ulaIn1|ulaIn1MuxOut [16]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~33 .extended_lut = "off";
defparam \ula|ShiftRight0~33 .lut_mask = 64'h555500FF33330F0F;
defparam \ula|ShiftRight0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N33
cyclonev_lcell_comb \ula|ShiftRight0~32 (
// Equation(s):
// \ula|ShiftRight0~32_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [14] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [13] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [12] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [11] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [11]),
	.datab(!\ulaIn1|ulaIn1MuxOut [14]),
	.datac(!\ulaIn1|ulaIn1MuxOut [13]),
	.datad(!\ulaIn1|ulaIn1MuxOut [12]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~32 .extended_lut = "off";
defparam \ula|ShiftRight0~32 .lut_mask = 64'h555500FF0F0F3333;
defparam \ula|ShiftRight0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N42
cyclonev_lcell_comb \ula|Mux24~1 (
// Equation(s):
// \ula|Mux24~1_combout  = ( \ula|ShiftRight0~33_combout  & ( \ula|ShiftRight0~32_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|ShiftRight0~31_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # ((\ula|ShiftRight0~27_combout )))) ) ) ) # ( !\ula|ShiftRight0~33_combout  & ( \ula|ShiftRight0~32_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// ((\ula|ShiftRight0~31_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # ((\ula|ShiftRight0~27_combout )))) ) ) ) # ( \ula|ShiftRight0~33_combout  & ( !\ula|ShiftRight0~32_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|ShiftRight0~31_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~27_combout ))) ) ) ) # ( 
// !\ula|ShiftRight0~33_combout  & ( !\ula|ShiftRight0~32_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~31_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ulaIn2|ulaIn2MuxOut[3]~3_combout 
//  & (\ula|ShiftRight0~27_combout ))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\ula|ShiftRight0~27_combout ),
	.datad(!\ula|ShiftRight0~31_combout ),
	.datae(!\ula|ShiftRight0~33_combout ),
	.dataf(!\ula|ShiftRight0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux24~1 .extended_lut = "off";
defparam \ula|Mux24~1 .lut_mask = 64'h018923AB45CD67EF;
defparam \ula|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N41
dffeas \regmem|regMemory_rtl_0_bypass[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N6
cyclonev_lcell_comb \ula|Add0~149 (
// Equation(s):
// \ula|Add0~149_combout  = ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [7] ) ) # ( !\control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~149 .extended_lut = "off";
defparam \ula|Add0~149 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \ula|Add0~149 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N23
dffeas \regmem|regMemory_rtl_0_bypass[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux25~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N9
cyclonev_lcell_comb \ula|Add0~148 (
// Equation(s):
// \ula|Add0~148_combout  = ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [6] ) ) # ( !\control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [6] ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~148 .extended_lut = "off";
defparam \ula|Add0~148 .lut_mask = 64'h55555555AAAAAAAA;
defparam \ula|Add0~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N15
cyclonev_lcell_comb \ula|Add0~147 (
// Equation(s):
// \ula|Add0~147_combout  = ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [5] ) ) # ( !\control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [5] ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~147 .extended_lut = "off";
defparam \ula|Add0~147 .lut_mask = 64'h55555555AAAAAAAA;
defparam \ula|Add0~147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N0
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[4]~36 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[4]~36_combout  = ( \regmem|regMemory~1025_combout  & ( (!\regmem|regMemory~1024_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a4 ))) # (\regmem|regMemory~1024_combout  & (\regmem|regMemory_rtl_0_bypass [15])) ) ) # ( 
// !\regmem|regMemory~1025_combout  & ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a4  ) )

	.dataa(gnd),
	.datab(!\regmem|regMemory~1024_combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [15]),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a4 ),
	.datae(gnd),
	.dataf(!\regmem|regMemory~1025_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[4]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[4]~36 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[4]~36 .lut_mask = 64'h00FF00FF03CF03CF;
defparam \ulaIn2|ulaIn2MuxOut[4]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N29
dffeas \regmem|regMemory_rtl_0_bypass[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux28~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N24
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[3]~35 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[3]~35_combout  = ( \regmem|regMemory~1024_combout  & ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a3  & ( (!\regmem|regMemory~1025_combout ) # (\regmem|regMemory_rtl_0_bypass [14]) ) ) ) # ( !\regmem|regMemory~1024_combout  & ( 
// \regmem|regMemory_rtl_0|auto_generated|ram_block1a3  ) ) # ( \regmem|regMemory~1024_combout  & ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a3  & ( (\regmem|regMemory_rtl_0_bypass [14] & \regmem|regMemory~1025_combout ) ) ) )

	.dataa(!\regmem|regMemory_rtl_0_bypass [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regmem|regMemory~1025_combout ),
	.datae(!\regmem|regMemory~1024_combout ),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[3]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[3]~35 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[3]~35 .lut_mask = 64'h00000055FFFFFF55;
defparam \ulaIn2|ulaIn2MuxOut[3]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N15
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[2]~34 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[2]~34_combout  = ( \regmem|regMemory~1024_combout  & ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a2  & ( (!\regmem|regMemory~1025_combout ) # (\regmem|regMemory_rtl_0_bypass [13]) ) ) ) # ( !\regmem|regMemory~1024_combout  & ( 
// \regmem|regMemory_rtl_0|auto_generated|ram_block1a2  ) ) # ( \regmem|regMemory~1024_combout  & ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a2  & ( (\regmem|regMemory_rtl_0_bypass [13] & \regmem|regMemory~1025_combout ) ) ) )

	.dataa(!\regmem|regMemory_rtl_0_bypass [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regmem|regMemory~1025_combout ),
	.datae(!\regmem|regMemory~1024_combout ),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[2]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[2]~34 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[2]~34 .lut_mask = 64'h00000055FFFFFF55;
defparam \ulaIn2|ulaIn2MuxOut[2]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N54
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[1]~33 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[1]~33_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a1  & ( ((!\regmem|regMemory~1025_combout ) # (!\regmem|regMemory~1024_combout )) # (\regmem|regMemory_rtl_0_bypass [12]) ) ) # ( 
// !\regmem|regMemory_rtl_0|auto_generated|ram_block1a1  & ( (\regmem|regMemory_rtl_0_bypass [12] & (\regmem|regMemory~1025_combout  & \regmem|regMemory~1024_combout )) ) )

	.dataa(gnd),
	.datab(!\regmem|regMemory_rtl_0_bypass [12]),
	.datac(!\regmem|regMemory~1025_combout ),
	.datad(!\regmem|regMemory~1024_combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[1]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[1]~33 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[1]~33 .lut_mask = 64'h00030003FFF3FFF3;
defparam \ulaIn2|ulaIn2MuxOut[1]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N18
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[0]~32 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[0]~32_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( ((!\regmem|regMemory~1025_combout ) # (!\regmem|regMemory~1024_combout )) # (\regmem|regMemory_rtl_0_bypass [11]) ) ) # ( 
// !\regmem|regMemory_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\regmem|regMemory_rtl_0_bypass [11] & (\regmem|regMemory~1025_combout  & \regmem|regMemory~1024_combout )) ) )

	.dataa(gnd),
	.datab(!\regmem|regMemory_rtl_0_bypass [11]),
	.datac(!\regmem|regMemory~1025_combout ),
	.datad(!\regmem|regMemory~1024_combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[0]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[0]~32 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[0]~32 .lut_mask = 64'h00030003FFF3FFF3;
defparam \ulaIn2|ulaIn2MuxOut[0]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N30
cyclonev_lcell_comb \ula|Add0~145 (
// Equation(s):
// \ula|Add0~145_cout  = CARRY(( \control|aluOp [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\ula|Add0~145_cout ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~145 .extended_lut = "off";
defparam \ula|Add0~145 .lut_mask = 64'h00000000000000FF;
defparam \ula|Add0~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N33
cyclonev_lcell_comb \ula|Add0~4 (
// Equation(s):
// \ula|Add0~4_sumout  = SUM(( (!\control|in2Mux~combout  & ((\ulaIn2|ulaIn2MuxOut[0]~32_combout ))) # (\control|in2Mux~combout  & (\intMem|instruction [6])) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [0]) ) + ( \ula|Add0~145_cout  ))
// \ula|Add0~5  = CARRY(( (!\control|in2Mux~combout  & ((\ulaIn2|ulaIn2MuxOut[0]~32_combout ))) # (\control|in2Mux~combout  & (\intMem|instruction [6])) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [0]) ) + ( \ula|Add0~145_cout  ))

	.dataa(!\intMem|instruction [6]),
	.datab(!\control|aluOp [0]),
	.datac(!\control|in2Mux~combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[0]~32_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [0]),
	.datag(gnd),
	.cin(\ula|Add0~145_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~4_sumout ),
	.cout(\ula|Add0~5 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~4 .extended_lut = "off";
defparam \ula|Add0~4 .lut_mask = 64'h0000CC33000005F5;
defparam \ula|Add0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N36
cyclonev_lcell_comb \ula|Add0~9 (
// Equation(s):
// \ula|Add0~9_sumout  = SUM(( (!\control|in2Mux~combout  & ((\ulaIn2|ulaIn2MuxOut[1]~33_combout ))) # (\control|in2Mux~combout  & (\intMem|instruction [7])) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [1]) ) + ( \ula|Add0~5  ))
// \ula|Add0~10  = CARRY(( (!\control|in2Mux~combout  & ((\ulaIn2|ulaIn2MuxOut[1]~33_combout ))) # (\control|in2Mux~combout  & (\intMem|instruction [7])) ) + ( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [1]) ) + ( \ula|Add0~5  ))

	.dataa(!\control|aluOp [0]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\intMem|instruction [7]),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~33_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [1]),
	.datag(gnd),
	.cin(\ula|Add0~5 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~9_sumout ),
	.cout(\ula|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~9 .extended_lut = "off";
defparam \ula|Add0~9 .lut_mask = 64'h0000AA55000003CF;
defparam \ula|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N39
cyclonev_lcell_comb \ula|Add0~14 (
// Equation(s):
// \ula|Add0~14_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [2]) ) + ( (!\control|in2Mux~combout  & ((\ulaIn2|ulaIn2MuxOut[2]~34_combout ))) # (\control|in2Mux~combout  & (\intMem|instruction [8])) ) + ( \ula|Add0~10  ))
// \ula|Add0~15  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [2]) ) + ( (!\control|in2Mux~combout  & ((\ulaIn2|ulaIn2MuxOut[2]~34_combout ))) # (\control|in2Mux~combout  & (\intMem|instruction [8])) ) + ( \ula|Add0~10  ))

	.dataa(!\control|aluOp [0]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\intMem|instruction [8]),
	.datad(!\ulaIn1|ulaIn1MuxOut [2]),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[2]~34_combout ),
	.datag(gnd),
	.cin(\ula|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~14_sumout ),
	.cout(\ula|Add0~15 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~14 .extended_lut = "off";
defparam \ula|Add0~14 .lut_mask = 64'h0000FC30000055AA;
defparam \ula|Add0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N42
cyclonev_lcell_comb \ula|Add0~18 (
// Equation(s):
// \ula|Add0~18_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [3]) ) + ( (!\control|in2Mux~combout  & ((\ulaIn2|ulaIn2MuxOut[3]~35_combout ))) # (\control|in2Mux~combout  & (\intMem|instruction [8])) ) + ( \ula|Add0~15  ))
// \ula|Add0~19  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [3]) ) + ( (!\control|in2Mux~combout  & ((\ulaIn2|ulaIn2MuxOut[3]~35_combout ))) # (\control|in2Mux~combout  & (\intMem|instruction [8])) ) + ( \ula|Add0~15  ))

	.dataa(!\control|aluOp [0]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\intMem|instruction [8]),
	.datad(!\ulaIn1|ulaIn1MuxOut [3]),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[3]~35_combout ),
	.datag(gnd),
	.cin(\ula|Add0~15 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~18_sumout ),
	.cout(\ula|Add0~19 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~18 .extended_lut = "off";
defparam \ula|Add0~18 .lut_mask = 64'h0000FC30000055AA;
defparam \ula|Add0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N45
cyclonev_lcell_comb \ula|Add0~22 (
// Equation(s):
// \ula|Add0~22_sumout  = SUM(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [4]) ) + ( (!\control|in2Mux~combout  & ((\ulaIn2|ulaIn2MuxOut[4]~36_combout ))) # (\control|in2Mux~combout  & (\intMem|instruction [10])) ) + ( \ula|Add0~19  ))
// \ula|Add0~23  = CARRY(( !\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [4]) ) + ( (!\control|in2Mux~combout  & ((\ulaIn2|ulaIn2MuxOut[4]~36_combout ))) # (\control|in2Mux~combout  & (\intMem|instruction [10])) ) + ( \ula|Add0~19  ))

	.dataa(!\control|aluOp [0]),
	.datab(!\control|in2Mux~combout ),
	.datac(!\intMem|instruction [10]),
	.datad(!\ulaIn1|ulaIn1MuxOut [4]),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[4]~36_combout ),
	.datag(gnd),
	.cin(\ula|Add0~19 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~22_sumout ),
	.cout(\ula|Add0~23 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~22 .extended_lut = "off";
defparam \ula|Add0~22 .lut_mask = 64'h0000FC30000055AA;
defparam \ula|Add0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N48
cyclonev_lcell_comb \ula|Add0~26 (
// Equation(s):
// \ula|Add0~26_sumout  = SUM(( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a5 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass [16])))) ) + ( 
// \ula|Add0~147_combout  ) + ( \ula|Add0~23  ))
// \ula|Add0~27  = CARRY(( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a5 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass [16])))) ) + ( \ula|Add0~147_combout  
// ) + ( \ula|Add0~23  ))

	.dataa(!\regmem|regMemory~1570_combout ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [16]),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a5 ),
	.datae(gnd),
	.dataf(!\ula|Add0~147_combout ),
	.datag(gnd),
	.cin(\ula|Add0~23 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~26_sumout ),
	.cout(\ula|Add0~27 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~26 .extended_lut = "off";
defparam \ula|Add0~26 .lut_mask = 64'h0000FF000000048C;
defparam \ula|Add0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N51
cyclonev_lcell_comb \ula|Add0~30 (
// Equation(s):
// \ula|Add0~30_sumout  = SUM(( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a6 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass [17])))) ) + ( 
// \ula|Add0~148_combout  ) + ( \ula|Add0~27  ))
// \ula|Add0~31  = CARRY(( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a6 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass [17])))) ) + ( \ula|Add0~148_combout  
// ) + ( \ula|Add0~27  ))

	.dataa(!\regmem|regMemory~1570_combout ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [17]),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a6 ),
	.datae(gnd),
	.dataf(!\ula|Add0~148_combout ),
	.datag(gnd),
	.cin(\ula|Add0~27 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~30_sumout ),
	.cout(\ula|Add0~31 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~30 .extended_lut = "off";
defparam \ula|Add0~30 .lut_mask = 64'h0000FF000000048C;
defparam \ula|Add0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N54
cyclonev_lcell_comb \ula|Add0~34 (
// Equation(s):
// \ula|Add0~34_sumout  = SUM(( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a7 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass [18])))) ) + ( 
// \ula|Add0~149_combout  ) + ( \ula|Add0~31  ))
// \ula|Add0~35  = CARRY(( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a7 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass [18])))) ) + ( \ula|Add0~149_combout  
// ) + ( \ula|Add0~31  ))

	.dataa(!\regmem|regMemory~1570_combout ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [18]),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a7 ),
	.datae(gnd),
	.dataf(!\ula|Add0~149_combout ),
	.datag(gnd),
	.cin(\ula|Add0~31 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~34_sumout ),
	.cout(\ula|Add0~35 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~34 .extended_lut = "off";
defparam \ula|Add0~34 .lut_mask = 64'h0000FF000000048C;
defparam \ula|Add0~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N27
cyclonev_lcell_comb \ula|Mux28~5 (
// Equation(s):
// \ula|Mux28~5_combout  = ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\ula|Mux28~3_combout  ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( (!\ula|Mux28~4_combout  & !\ula|Mux28~3_combout ) ) )

	.dataa(!\ula|Mux28~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ula|Mux28~3_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~5 .extended_lut = "off";
defparam \ula|Mux28~5 .lut_mask = 64'hAA00AA00FF00FF00;
defparam \ula|Mux28~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N24
cyclonev_lcell_comb \ula|Mux28~6 (
// Equation(s):
// \ula|Mux28~6_combout  = ( \ula|ShiftLeft0~2_combout  & ( !\ula|Mux28~5_combout  & ( (\ula|ShiftLeft0~3_combout  & (\ula|ShiftLeft0~1_combout  & (\ula|ShiftLeft0~4_combout  & !\ula|ShiftLeft0~0_combout ))) ) ) )

	.dataa(!\ula|ShiftLeft0~3_combout ),
	.datab(!\ula|ShiftLeft0~1_combout ),
	.datac(!\ula|ShiftLeft0~4_combout ),
	.datad(!\ula|ShiftLeft0~0_combout ),
	.datae(!\ula|ShiftLeft0~2_combout ),
	.dataf(!\ula|Mux28~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~6 .extended_lut = "off";
defparam \ula|Mux28~6 .lut_mask = 64'h0000010000000000;
defparam \ula|Mux28~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N9
cyclonev_lcell_comb \ula|ShiftRight0~37 (
// Equation(s):
// \ula|ShiftRight0~37_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftRight0~29_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ulaIn1|ulaIn1MuxOut [31]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftRight0~29_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~28_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ulaIn1|ulaIn1MuxOut [31])) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ula|ShiftRight0~29_combout  & ( 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ulaIn1|ulaIn1MuxOut [31]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ula|ShiftRight0~29_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~28_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ulaIn1|ulaIn1MuxOut [31])) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(!\ula|ShiftRight0~28_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.dataf(!\ula|ShiftRight0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~37 .extended_lut = "off";
defparam \ula|ShiftRight0~37 .lut_mask = 64'h05AF050505AFAFAF;
defparam \ula|ShiftRight0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N24
cyclonev_lcell_comb \ula|ShiftLeft0~17 (
// Equation(s):
// \ula|ShiftLeft0~17_combout  = ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( \ula|ShiftLeft0~9_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftLeft0~16_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( !\ula|ShiftLeft0~9_combout  & ( 
// (\ula|ShiftLeft0~16_combout  & !\ulaIn2|ulaIn2MuxOut[2]~4_combout ) ) ) )

	.dataa(!\ula|ShiftLeft0~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.dataf(!\ula|ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~17 .extended_lut = "off";
defparam \ula|ShiftLeft0~17 .lut_mask = 64'h5500000055FF0000;
defparam \ula|ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N27
cyclonev_lcell_comb \ula|Mux28~12 (
// Equation(s):
// \ula|Mux28~12_combout  = ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \control|aluOp [2] & ( \control|aluOp [1] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( \control|aluOp [2] & ( \control|aluOp [1] ) ) ) # ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( 
// !\control|aluOp [2] & ( (!\control|aluOp [0] & \control|aluOp [1]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( !\control|aluOp [2] & ( (!\control|aluOp [0]) # (\control|aluOp [1]) ) ) )

	.dataa(!\control|aluOp [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|aluOp [1]),
	.datae(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.dataf(!\control|aluOp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~12 .extended_lut = "off";
defparam \ula|Mux28~12 .lut_mask = 64'hAAFF00AA00FF00FF;
defparam \ula|Mux28~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N57
cyclonev_lcell_comb \ula|Mux28~1 (
// Equation(s):
// \ula|Mux28~1_combout  = ( \ula|ShiftLeft0~4_combout  & ( \ula|Mux28~12_combout  & ( (\ula|ShiftLeft0~2_combout  & (\ula|ShiftLeft0~3_combout  & (!\ula|ShiftLeft0~0_combout  & \ula|ShiftLeft0~1_combout ))) ) ) )

	.dataa(!\ula|ShiftLeft0~2_combout ),
	.datab(!\ula|ShiftLeft0~3_combout ),
	.datac(!\ula|ShiftLeft0~0_combout ),
	.datad(!\ula|ShiftLeft0~1_combout ),
	.datae(!\ula|ShiftLeft0~4_combout ),
	.dataf(!\ula|Mux28~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~1 .extended_lut = "off";
defparam \ula|Mux28~1 .lut_mask = 64'h0000000000000010;
defparam \ula|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N42
cyclonev_lcell_comb \ula|Mux28~0 (
// Equation(s):
// \ula|Mux28~0_combout  = ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( (\control|aluOp [1] & ((!\control|aluOp [0] & ((!\ula|ShiftLeft0~5_combout ))) # (\control|aluOp [0] & (\control|aluOp [2])))) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( 
// (!\control|aluOp [0] & ((!\control|aluOp [1] & (!\control|aluOp [2] & \ula|ShiftLeft0~5_combout )) # (\control|aluOp [1] & ((!\ula|ShiftLeft0~5_combout ))))) # (\control|aluOp [0] & (\control|aluOp [1] & ((\ula|ShiftLeft0~5_combout ) # (\control|aluOp 
// [2])))) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [0]),
	.datac(!\control|aluOp [1]),
	.datad(!\ula|ShiftLeft0~5_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~0 .extended_lut = "off";
defparam \ula|Mux28~0 .lut_mask = 64'h0D830D830D010D01;
defparam \ula|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N57
cyclonev_lcell_comb \ula|Mux24~0 (
// Equation(s):
// \ula|Mux24~0_combout  = ( \ula|Mux28~1_combout  & ( \ula|Mux28~0_combout  & ( \ula|ShiftLeft0~17_combout  ) ) ) # ( !\ula|Mux28~1_combout  & ( \ula|Mux28~0_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) ) # ( \ula|Mux28~1_combout  & ( !\ula|Mux28~0_combout  & 
// ( \ula|ShiftRight0~37_combout  ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|ShiftRight0~37_combout ),
	.datad(!\ula|ShiftLeft0~17_combout ),
	.datae(!\ula|Mux28~1_combout ),
	.dataf(!\ula|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux24~0 .extended_lut = "off";
defparam \ula|Mux24~0 .lut_mask = 64'h00000F0F333300FF;
defparam \ula|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N24
cyclonev_lcell_comb \ula|Mux24~2 (
// Equation(s):
// \ula|Mux24~2_combout  = ( \ula|Mux28~6_combout  & ( \ula|Mux24~0_combout  & ( (!\ula|Mux28~2_combout  & ((\ula|Mux24~1_combout ))) # (\ula|Mux28~2_combout  & (\ula|ShiftRight1~10_combout )) ) ) ) # ( !\ula|Mux28~6_combout  & ( \ula|Mux24~0_combout  & ( 
// (!\ula|Mux28~2_combout ) # (\ula|Add0~34_sumout ) ) ) ) # ( \ula|Mux28~6_combout  & ( !\ula|Mux24~0_combout  & ( (!\ula|Mux28~2_combout  & ((\ula|Mux24~1_combout ))) # (\ula|Mux28~2_combout  & (\ula|ShiftRight1~10_combout )) ) ) ) # ( 
// !\ula|Mux28~6_combout  & ( !\ula|Mux24~0_combout  & ( (\ula|Mux28~2_combout  & \ula|Add0~34_sumout ) ) ) )

	.dataa(!\ula|Mux28~2_combout ),
	.datab(!\ula|ShiftRight1~10_combout ),
	.datac(!\ula|Mux24~1_combout ),
	.datad(!\ula|Add0~34_sumout ),
	.datae(!\ula|Mux28~6_combout ),
	.dataf(!\ula|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux24~2 .extended_lut = "off";
defparam \ula|Mux24~2 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \ula|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N33
cyclonev_lcell_comb \ula|Mux24~3 (
// Equation(s):
// \ula|Mux24~3_combout  = ( \ula|Mux24~4_combout  & ( (\control|aluOp [3]) # (\ula|Mux24~2_combout ) ) ) # ( !\ula|Mux24~4_combout  & ( (\ula|Mux24~2_combout  & !\control|aluOp [3]) ) )

	.dataa(!\ula|Mux24~2_combout ),
	.datab(gnd),
	.datac(!\control|aluOp [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux24~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux24~3 .extended_lut = "off";
defparam \ula|Mux24~3 .lut_mask = 64'h505050505F5F5F5F;
defparam \ula|Mux24~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N50
dffeas \regmem|regMemory~487 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~487 .is_wysiwyg = "true";
defparam \regmem|regMemory~487 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N57
cyclonev_lcell_comb \regmem|regMemory~423feeder (
// Equation(s):
// \regmem|regMemory~423feeder_combout  = ( \ula|Mux24~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~423feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~423feeder .extended_lut = "off";
defparam \regmem|regMemory~423feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~423feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N58
dffeas \regmem|regMemory~423 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~423feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~423 .is_wysiwyg = "true";
defparam \regmem|regMemory~423 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N10
dffeas \regmem|regMemory~455 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~455 .is_wysiwyg = "true";
defparam \regmem|regMemory~455 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N34
dffeas \regmem|regMemory~295 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~295 .is_wysiwyg = "true";
defparam \regmem|regMemory~295 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N39
cyclonev_lcell_comb \regmem|regMemory~359feeder (
// Equation(s):
// \regmem|regMemory~359feeder_combout  = ( \ula|Mux24~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~359feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~359feeder .extended_lut = "off";
defparam \regmem|regMemory~359feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~359feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N41
dffeas \regmem|regMemory~359 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~359feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~359 .is_wysiwyg = "true";
defparam \regmem|regMemory~359 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N10
dffeas \regmem|regMemory~327 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~327 .is_wysiwyg = "true";
defparam \regmem|regMemory~327 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N15
cyclonev_lcell_comb \regmem|regMemory~263feeder (
// Equation(s):
// \regmem|regMemory~263feeder_combout  = ( \ula|Mux24~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~263feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~263feeder .extended_lut = "off";
defparam \regmem|regMemory~263feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~263feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N17
dffeas \regmem|regMemory~263 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~263feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~263 .is_wysiwyg = "true";
defparam \regmem|regMemory~263 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N30
cyclonev_lcell_comb \regmem|regMemory~1943 (
// Equation(s):
// \regmem|regMemory~1943_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~263_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~295_q )))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~327_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~359_q )))) ) )

	.dataa(!\regmem|regMemory~295_q ),
	.datab(!\regmem|regMemory~359_q ),
	.datac(!\regmem|regMemory~327_q ),
	.datad(!\intMem|instruction[16]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~263_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1943_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1943 .extended_lut = "on";
defparam \regmem|regMemory~1943 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regmem|regMemory~1943 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N23
dffeas \regmem|regMemory~391 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~391 .is_wysiwyg = "true";
defparam \regmem|regMemory~391 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N48
cyclonev_lcell_comb \regmem|regMemory~1421 (
// Equation(s):
// \regmem|regMemory~1421_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1943_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1943_combout  & 
// ((\regmem|regMemory~391_q ))) # (\regmem|regMemory~1943_combout  & (\regmem|regMemory~423_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1943_combout )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1943_combout  & ((\regmem|regMemory~455_q ))) # (\regmem|regMemory~1943_combout  & (\regmem|regMemory~487_q ))))) ) )

	.dataa(!\regmem|regMemory~487_q ),
	.datab(!\regmem|regMemory~423_q ),
	.datac(!\regmem|regMemory~455_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1943_combout ),
	.datag(!\regmem|regMemory~391_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1421_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1421 .extended_lut = "on";
defparam \regmem|regMemory~1421 .lut_mask = 64'h000F000FFF33FF55;
defparam \regmem|regMemory~1421 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N56
dffeas \regmem|regMemory~999 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~999 .is_wysiwyg = "true";
defparam \regmem|regMemory~999 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N17
dffeas \regmem|regMemory~967 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~967 .is_wysiwyg = "true";
defparam \regmem|regMemory~967 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N23
dffeas \regmem|regMemory~935 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~935 .is_wysiwyg = "true";
defparam \regmem|regMemory~935 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N3
cyclonev_lcell_comb \regmem|regMemory~807feeder (
// Equation(s):
// \regmem|regMemory~807feeder_combout  = ( \ula|Mux24~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~807feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~807feeder .extended_lut = "off";
defparam \regmem|regMemory~807feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~807feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N5
dffeas \regmem|regMemory~807 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~807feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~807 .is_wysiwyg = "true";
defparam \regmem|regMemory~807 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N25
dffeas \regmem|regMemory~871 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~871 .is_wysiwyg = "true";
defparam \regmem|regMemory~871 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N7
dffeas \regmem|regMemory~839 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~839 .is_wysiwyg = "true";
defparam \regmem|regMemory~839 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N49
dffeas \regmem|regMemory~775 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~775 .is_wysiwyg = "true";
defparam \regmem|regMemory~775 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N24
cyclonev_lcell_comb \regmem|regMemory~1951 (
// Equation(s):
// \regmem|regMemory~1951_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~775_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory~807_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & 
// ((\regmem|regMemory~839_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~871_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~807_q ),
	.datab(!\regmem|regMemory~871_q ),
	.datac(!\regmem|regMemory~839_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~775_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1951_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1951 .extended_lut = "on";
defparam \regmem|regMemory~1951 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~1951 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N40
dffeas \regmem|regMemory~903 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~903 .is_wysiwyg = "true";
defparam \regmem|regMemory~903 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N54
cyclonev_lcell_comb \regmem|regMemory~1429 (
// Equation(s):
// \regmem|regMemory~1429_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1951_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1951_combout  & 
// (\regmem|regMemory~903_q )) # (\regmem|regMemory~1951_combout  & ((\regmem|regMemory~935_q )))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1951_combout ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1951_combout  & ((\regmem|regMemory~967_q ))) # (\regmem|regMemory~1951_combout  & (\regmem|regMemory~999_q ))))) ) )

	.dataa(!\regmem|regMemory~999_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~967_q ),
	.datad(!\regmem|regMemory~935_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1951_combout ),
	.datag(!\regmem|regMemory~903_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1429_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1429 .extended_lut = "on";
defparam \regmem|regMemory~1429 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regmem|regMemory~1429 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N53
dffeas \regmem|regMemory~743 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~743 .is_wysiwyg = "true";
defparam \regmem|regMemory~743 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N4
dffeas \regmem|regMemory~679 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~679 .is_wysiwyg = "true";
defparam \regmem|regMemory~679 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N40
dffeas \regmem|regMemory~711 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~711 .is_wysiwyg = "true";
defparam \regmem|regMemory~711 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N28
dffeas \regmem|regMemory~551 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~551 .is_wysiwyg = "true";
defparam \regmem|regMemory~551 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N55
dffeas \regmem|regMemory~615 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~615 .is_wysiwyg = "true";
defparam \regmem|regMemory~615 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N16
dffeas \regmem|regMemory~583 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~583 .is_wysiwyg = "true";
defparam \regmem|regMemory~583 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N58
dffeas \regmem|regMemory~519 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~519 .is_wysiwyg = "true";
defparam \regmem|regMemory~519 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N36
cyclonev_lcell_comb \regmem|regMemory~1947 (
// Equation(s):
// \regmem|regMemory~1947_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~519_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~551_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~583_q ))) # (\intMem|instruction [16] & 
// (\regmem|regMemory~615_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~551_q ),
	.datab(!\regmem|regMemory~615_q ),
	.datac(!\regmem|regMemory~583_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~519_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1947_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1947 .extended_lut = "on";
defparam \regmem|regMemory~1947 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~1947 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N3
cyclonev_lcell_comb \regmem|regMemory~647feeder (
// Equation(s):
// \regmem|regMemory~647feeder_combout  = ( \ula|Mux24~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~647feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~647feeder .extended_lut = "off";
defparam \regmem|regMemory~647feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~647feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N4
dffeas \regmem|regMemory~647 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~647feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~647 .is_wysiwyg = "true";
defparam \regmem|regMemory~647 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N51
cyclonev_lcell_comb \regmem|regMemory~1425 (
// Equation(s):
// \regmem|regMemory~1425_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1947_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1947_combout  & 
// ((\regmem|regMemory~647_q ))) # (\regmem|regMemory~1947_combout  & (\regmem|regMemory~679_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1947_combout )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1947_combout  & ((\regmem|regMemory~711_q ))) # (\regmem|regMemory~1947_combout  & (\regmem|regMemory~743_q ))))) ) )

	.dataa(!\regmem|regMemory~743_q ),
	.datab(!\regmem|regMemory~679_q ),
	.datac(!\regmem|regMemory~711_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1947_combout ),
	.datag(!\regmem|regMemory~647_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1425_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1425 .extended_lut = "on";
defparam \regmem|regMemory~1425 .lut_mask = 64'h000F000FFF33FF55;
defparam \regmem|regMemory~1425 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N43
dffeas \regmem|regMemory~231 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~231 .is_wysiwyg = "true";
defparam \regmem|regMemory~231 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N40
dffeas \regmem|regMemory~199 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~199 .is_wysiwyg = "true";
defparam \regmem|regMemory~199 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N39
cyclonev_lcell_comb \regmem|regMemory~167feeder (
// Equation(s):
// \regmem|regMemory~167feeder_combout  = ( \ula|Mux24~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~167feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~167feeder .extended_lut = "off";
defparam \regmem|regMemory~167feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~167feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y9_N40
dffeas \regmem|regMemory~167 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~167feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~167 .is_wysiwyg = "true";
defparam \regmem|regMemory~167 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N39
cyclonev_lcell_comb \regmem|regMemory~39feeder (
// Equation(s):
// \regmem|regMemory~39feeder_combout  = ( \ula|Mux24~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~39feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~39feeder .extended_lut = "off";
defparam \regmem|regMemory~39feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~39feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N41
dffeas \regmem|regMemory~39 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~39 .is_wysiwyg = "true";
defparam \regmem|regMemory~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N57
cyclonev_lcell_comb \regmem|regMemory~103feeder (
// Equation(s):
// \regmem|regMemory~103feeder_combout  = ( \ula|Mux24~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~103feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~103feeder .extended_lut = "off";
defparam \regmem|regMemory~103feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~103feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N59
dffeas \regmem|regMemory~103 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~103 .is_wysiwyg = "true";
defparam \regmem|regMemory~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N16
dffeas \regmem|regMemory~71 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~71 .is_wysiwyg = "true";
defparam \regmem|regMemory~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N52
dffeas \regmem|regMemory~7 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~7 .is_wysiwyg = "true";
defparam \regmem|regMemory~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N36
cyclonev_lcell_comb \regmem|regMemory~1939 (
// Equation(s):
// \regmem|regMemory~1939_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~7_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~39_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~71_q ))) # (\intMem|instruction [16] & 
// (\regmem|regMemory~103_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~39_q ),
	.datab(!\regmem|regMemory~103_q ),
	.datac(!\regmem|regMemory~71_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1939_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1939 .extended_lut = "on";
defparam \regmem|regMemory~1939 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~1939 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N30
cyclonev_lcell_comb \regmem|regMemory~135feeder (
// Equation(s):
// \regmem|regMemory~135feeder_combout  = ( \ula|Mux24~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~135feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~135feeder .extended_lut = "off";
defparam \regmem|regMemory~135feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~135feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N31
dffeas \regmem|regMemory~135 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~135feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~135 .is_wysiwyg = "true";
defparam \regmem|regMemory~135 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N30
cyclonev_lcell_comb \regmem|regMemory~1417 (
// Equation(s):
// \regmem|regMemory~1417_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1939_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1939_combout  & (\regmem|regMemory~135_q )) 
// # (\regmem|regMemory~1939_combout  & ((\regmem|regMemory~167_q )))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1939_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\regmem|regMemory~1939_combout  & ((\regmem|regMemory~199_q ))) # (\regmem|regMemory~1939_combout  & (\regmem|regMemory~231_q ))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~231_q ),
	.datac(!\regmem|regMemory~199_q ),
	.datad(!\regmem|regMemory~167_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1939_combout ),
	.datag(!\regmem|regMemory~135_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1417_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1417 .extended_lut = "on";
defparam \regmem|regMemory~1417 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regmem|regMemory~1417 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N18
cyclonev_lcell_comb \regmem|regMemory~1433 (
// Equation(s):
// \regmem|regMemory~1433_combout  = ( \regmem|regMemory~1425_combout  & ( \regmem|regMemory~1417_combout  & ( (!\intMem|instruction [19]) # ((!\intMem|instruction [20] & (\regmem|regMemory~1421_combout )) # (\intMem|instruction [20] & 
// ((\regmem|regMemory~1429_combout )))) ) ) ) # ( !\regmem|regMemory~1425_combout  & ( \regmem|regMemory~1417_combout  & ( (!\intMem|instruction [20] & ((!\intMem|instruction [19]) # ((\regmem|regMemory~1421_combout )))) # (\intMem|instruction [20] & 
// (\intMem|instruction [19] & ((\regmem|regMemory~1429_combout )))) ) ) ) # ( \regmem|regMemory~1425_combout  & ( !\regmem|regMemory~1417_combout  & ( (!\intMem|instruction [20] & (\intMem|instruction [19] & (\regmem|regMemory~1421_combout ))) # 
// (\intMem|instruction [20] & ((!\intMem|instruction [19]) # ((\regmem|regMemory~1429_combout )))) ) ) ) # ( !\regmem|regMemory~1425_combout  & ( !\regmem|regMemory~1417_combout  & ( (\intMem|instruction [19] & ((!\intMem|instruction [20] & 
// (\regmem|regMemory~1421_combout )) # (\intMem|instruction [20] & ((\regmem|regMemory~1429_combout ))))) ) ) )

	.dataa(!\intMem|instruction [20]),
	.datab(!\intMem|instruction [19]),
	.datac(!\regmem|regMemory~1421_combout ),
	.datad(!\regmem|regMemory~1429_combout ),
	.datae(!\regmem|regMemory~1425_combout ),
	.dataf(!\regmem|regMemory~1417_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1433_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1433 .extended_lut = "off";
defparam \regmem|regMemory~1433 .lut_mask = 64'h021346578A9BCEDF;
defparam \regmem|regMemory~1433 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N24
cyclonev_lcell_comb \ulaIn1|Mux7~0 (
// Equation(s):
// \ulaIn1|Mux7~0_combout  = ( \control|in1Mux [1] & ( \regmem|regMemory~1433_combout  & ( \intMem|instruction [7] ) ) ) # ( !\control|in1Mux [1] & ( \regmem|regMemory~1433_combout  & ( (!\control|in1Mux [0]) # (\intMem|instruction [7]) ) ) ) # ( 
// \control|in1Mux [1] & ( !\regmem|regMemory~1433_combout  & ( \intMem|instruction [7] ) ) ) # ( !\control|in1Mux [1] & ( !\regmem|regMemory~1433_combout  & ( (\intMem|instruction [7] & \control|in1Mux [0]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\intMem|instruction [7]),
	.datad(!\control|in1Mux [0]),
	.datae(!\control|in1Mux [1]),
	.dataf(!\regmem|regMemory~1433_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux7~0 .extended_lut = "off";
defparam \ulaIn1|Mux7~0 .lut_mask = 64'h000F0F0FFF0F0F0F;
defparam \ulaIn1|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N15
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[7] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [7] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux7~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|ulaIn1MuxOut [7] ) )

	.dataa(gnd),
	.datab(!\ulaIn1|Mux7~0_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[7] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[7] .lut_mask = 64'h0F0F0F0F33333333;
defparam \ulaIn1|ulaIn1MuxOut[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N33
cyclonev_lcell_comb \ula|Mux8~5 (
// Equation(s):
// \ula|Mux8~5_combout  = ( \control|aluOp [1] & ( \ulaIn2|ulaIn2MuxOut[23]~26_combout  & ( (!\control|aluOp [2] & (!\control|aluOp [0] & (!\ulaIn1|ulaIn1MuxOut [23]))) # (\control|aluOp [2] & (((\ulaIn1|ulaIn1MuxOut [7])))) ) ) ) # ( !\control|aluOp [1] & ( 
// \ulaIn2|ulaIn2MuxOut[23]~26_combout  & ( (!\control|aluOp [0] & (\ulaIn1|ulaIn1MuxOut [23])) # (\control|aluOp [0] & (((!\control|aluOp [2]) # (\ulaIn1|ulaIn1MuxOut [7])))) ) ) ) # ( \control|aluOp [1] & ( !\ulaIn2|ulaIn2MuxOut[23]~26_combout  & ( 
// (!\control|aluOp [2] & (!\control|aluOp [0] $ ((!\ulaIn1|ulaIn1MuxOut [23])))) # (\control|aluOp [2] & (((\ulaIn1|ulaIn1MuxOut [7])))) ) ) ) # ( !\control|aluOp [1] & ( !\ulaIn2|ulaIn2MuxOut[23]~26_combout  & ( (\control|aluOp [0] & ((!\control|aluOp [2] 
// & (\ulaIn1|ulaIn1MuxOut [23])) # (\control|aluOp [2] & ((\ulaIn1|ulaIn1MuxOut [7]))))) ) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\ulaIn1|ulaIn1MuxOut [23]),
	.datac(!\control|aluOp [2]),
	.datad(!\ulaIn1|ulaIn1MuxOut [7]),
	.datae(!\control|aluOp [1]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[23]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~5 .extended_lut = "off";
defparam \ula|Mux8~5 .lut_mask = 64'h1015606F7277808F;
defparam \ula|Mux8~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N36
cyclonev_lcell_comb \ula|Mux8~6 (
// Equation(s):
// \ula|Mux8~6_combout  = ( \ula|Mux8~1_combout  & ( \ula|Mux8~0_combout  & ( (!\ula|ShiftRight0~37_combout  & (!\ula|ShiftRight1~10_combout  & ((!\ula|Mux14~3_combout ) # (!\ula|Mux8~5_combout )))) ) ) ) # ( !\ula|Mux8~1_combout  & ( \ula|Mux8~0_combout  & 
// ( (!\ula|ShiftRight1~10_combout  & ((!\ula|Mux14~3_combout ) # (!\ula|Mux8~5_combout ))) ) ) ) # ( \ula|Mux8~1_combout  & ( !\ula|Mux8~0_combout  & ( (!\ula|ShiftRight0~37_combout  & ((!\ula|Mux14~3_combout ) # (!\ula|Mux8~5_combout ))) ) ) ) # ( 
// !\ula|Mux8~1_combout  & ( !\ula|Mux8~0_combout  & ( (!\ula|Mux14~3_combout ) # (!\ula|Mux8~5_combout ) ) ) )

	.dataa(!\ula|Mux14~3_combout ),
	.datab(!\ula|Mux8~5_combout ),
	.datac(!\ula|ShiftRight0~37_combout ),
	.datad(!\ula|ShiftRight1~10_combout ),
	.datae(!\ula|Mux8~1_combout ),
	.dataf(!\ula|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~6 .extended_lut = "off";
defparam \ula|Mux8~6 .lut_mask = 64'hEEEEE0E0EE00E000;
defparam \ula|Mux8~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N24
cyclonev_lcell_comb \memToRegMux|memToRegOutput[23]~22 (
// Equation(s):
// \memToRegMux|memToRegOutput[23]~22_combout  = ( \ula|Mux8~4_combout  & ( !\control|Decoder1~0_combout  ) ) # ( !\ula|Mux8~4_combout  & ( (!\control|Decoder1~0_combout  & ((!\ula|Mux8~6_combout ) # (\ula|Mux14~2_combout ))) ) )

	.dataa(!\control|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\ula|Mux8~6_combout ),
	.datad(!\ula|Mux14~2_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[23]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[23]~22 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[23]~22 .lut_mask = 64'hA0AAA0AAAAAAAAAA;
defparam \memToRegMux|memToRegOutput[23]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N15
cyclonev_lcell_comb \ula|Mux8~3 (
// Equation(s):
// \ula|Mux8~3_combout  = ( \ulaIn1|ulaIn1MuxOut [31] & ( \ula|ShiftLeft0~5_combout  & ( (!\control|aluOp [0] & (((\ula|ShiftLeft0~17_combout  & \ulaIn2|ulaIn2MuxOut[4]~0_combout )) # (\control|aluOp [1]))) # (\control|aluOp [0] & (\control|aluOp [1] & 
// (\ula|ShiftLeft0~17_combout  & \ulaIn2|ulaIn2MuxOut[4]~0_combout ))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [31] & ( \ula|ShiftLeft0~5_combout  & ( (\ula|ShiftLeft0~17_combout  & (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (!\control|aluOp [0] $ (\control|aluOp 
// [1])))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [31] & ( !\ula|ShiftLeft0~5_combout  & ( (!\control|aluOp [0] & \control|aluOp [1]) ) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [1]),
	.datac(!\ula|ShiftLeft0~17_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [31]),
	.dataf(!\ula|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~3 .extended_lut = "off";
defparam \ula|Mux8~3 .lut_mask = 64'h000022220009222B;
defparam \ula|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N24
cyclonev_lcell_comb \ula|Mux8~2 (
// Equation(s):
// \ula|Mux8~2_combout  = ( \ula|ShiftLeft0~24_combout  & ( \ula|ShiftLeft0~38_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~42_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~32_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout ) ) ) ) # ( !\ula|ShiftLeft0~24_combout  & ( \ula|ShiftLeft0~38_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~42_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~32_combout ))))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~3_combout )) ) ) ) # ( \ula|ShiftLeft0~24_combout  & ( !\ula|ShiftLeft0~38_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~42_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~32_combout ))))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout )) ) ) ) # ( !\ula|ShiftLeft0~24_combout  & ( !\ula|ShiftLeft0~38_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~42_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~32_combout ))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\ula|ShiftLeft0~42_combout ),
	.datad(!\ula|ShiftLeft0~32_combout ),
	.datae(!\ula|ShiftLeft0~24_combout ),
	.dataf(!\ula|ShiftLeft0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~2 .extended_lut = "off";
defparam \ula|Mux8~2 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \ula|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N48
cyclonev_lcell_comb \ula|Mux8~4 (
// Equation(s):
// \ula|Mux8~4_combout  = ( \ula|Mux14~5_combout  & ( \ula|Mux2~0_combout  & ( ((\ula|Mux3~0_combout  & \ula|Mux8~2_combout )) # (\ula|Mux8~3_combout ) ) ) ) # ( !\ula|Mux14~5_combout  & ( \ula|Mux2~0_combout  & ( \ula|Add0~108_sumout  ) ) )

	.dataa(!\ula|Mux3~0_combout ),
	.datab(!\ula|Add0~108_sumout ),
	.datac(!\ula|Mux8~3_combout ),
	.datad(!\ula|Mux8~2_combout ),
	.datae(!\ula|Mux14~5_combout ),
	.dataf(!\ula|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~4 .extended_lut = "off";
defparam \ula|Mux8~4 .lut_mask = 64'h0000000033330F5F;
defparam \ula|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N45
cyclonev_lcell_comb \ula|Mux8~7 (
// Equation(s):
// \ula|Mux8~7_combout  = ( \ula|Mux8~4_combout  & ( \ula|Mux8~6_combout  ) ) # ( !\ula|Mux8~4_combout  & ( \ula|Mux8~6_combout  & ( (\ula|Mux14~1_combout  & (\control|aluOp [3] & ((\ula|LessThan0~46_combout ) # (\ula|LessThan0~47_combout )))) ) ) ) # ( 
// \ula|Mux8~4_combout  & ( !\ula|Mux8~6_combout  ) ) # ( !\ula|Mux8~4_combout  & ( !\ula|Mux8~6_combout  ) )

	.dataa(!\ula|LessThan0~47_combout ),
	.datab(!\ula|Mux14~1_combout ),
	.datac(!\ula|LessThan0~46_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|Mux8~4_combout ),
	.dataf(!\ula|Mux8~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~7 .extended_lut = "off";
defparam \ula|Mux8~7 .lut_mask = 64'hFFFFFFFF0013FFFF;
defparam \ula|Mux8~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N40
dffeas \regmem|regMemory~951 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux8~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~951 .is_wysiwyg = "true";
defparam \regmem|regMemory~951 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N43
dffeas \regmem|regMemory~983 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux8~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~983 .is_wysiwyg = "true";
defparam \regmem|regMemory~983 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N14
dffeas \regmem|regMemory~1015 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux8~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~1015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~1015 .is_wysiwyg = "true";
defparam \regmem|regMemory~1015 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N56
dffeas \regmem|regMemory~823 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux8~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~823 .is_wysiwyg = "true";
defparam \regmem|regMemory~823 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N47
dffeas \regmem|regMemory~887 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux8~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~887 .is_wysiwyg = "true";
defparam \regmem|regMemory~887 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N11
dffeas \regmem|regMemory~855 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux8~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~855 .is_wysiwyg = "true";
defparam \regmem|regMemory~855 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N15
cyclonev_lcell_comb \regmem|regMemory~791feeder (
// Equation(s):
// \regmem|regMemory~791feeder_combout  = ( \ula|Mux8~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux8~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~791feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~791feeder .extended_lut = "off";
defparam \regmem|regMemory~791feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~791feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N16
dffeas \regmem|regMemory~791 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~791feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~791 .is_wysiwyg = "true";
defparam \regmem|regMemory~791 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N24
cyclonev_lcell_comb \regmem|regMemory~1647 (
// Equation(s):
// \regmem|regMemory~1647_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~791_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~823_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~855_q ))) # (\intMem|instruction [16] & 
// (\regmem|regMemory~887_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~823_q ),
	.datab(!\regmem|regMemory~887_q ),
	.datac(!\regmem|regMemory~855_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~791_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1647_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1647 .extended_lut = "on";
defparam \regmem|regMemory~1647 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~1647 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N46
dffeas \regmem|regMemory~919 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ula|Mux8~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~919 .is_wysiwyg = "true";
defparam \regmem|regMemory~919 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N30
cyclonev_lcell_comb \regmem|regMemory~1106 (
// Equation(s):
// \regmem|regMemory~1106_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1647_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1647_combout  & ((\regmem|regMemory~919_q 
// ))) # (\regmem|regMemory~1647_combout  & (\regmem|regMemory~951_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1647_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1647_combout  & (\regmem|regMemory~983_q )) # (\regmem|regMemory~1647_combout  & ((\regmem|regMemory~1015_q )))))) ) )

	.dataa(!\regmem|regMemory~951_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~983_q ),
	.datad(!\regmem|regMemory~1015_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1647_combout ),
	.datag(!\regmem|regMemory~919_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1106 .extended_lut = "on";
defparam \regmem|regMemory~1106 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regmem|regMemory~1106 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N49
dffeas \regmem|regMemory~183 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux8~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~183 .is_wysiwyg = "true";
defparam \regmem|regMemory~183 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N34
dffeas \regmem|regMemory~247 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux8~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~247 .is_wysiwyg = "true";
defparam \regmem|regMemory~247 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N5
dffeas \regmem|regMemory~215 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux8~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~215 .is_wysiwyg = "true";
defparam \regmem|regMemory~215 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N48
cyclonev_lcell_comb \regmem|regMemory~55feeder (
// Equation(s):
// \regmem|regMemory~55feeder_combout  = ( \ula|Mux8~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux8~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~55feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~55feeder .extended_lut = "off";
defparam \regmem|regMemory~55feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~55feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N50
dffeas \regmem|regMemory~55 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~55 .is_wysiwyg = "true";
defparam \regmem|regMemory~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N37
dffeas \regmem|regMemory~119 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux8~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~119 .is_wysiwyg = "true";
defparam \regmem|regMemory~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N16
dffeas \regmem|regMemory~87 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux8~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~87 .is_wysiwyg = "true";
defparam \regmem|regMemory~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N20
dffeas \regmem|regMemory~23 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux8~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~23 .is_wysiwyg = "true";
defparam \regmem|regMemory~23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N18
cyclonev_lcell_comb \regmem|regMemory~1635 (
// Equation(s):
// \regmem|regMemory~1635_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~23_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~55_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~87_q ))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~119_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~55_q ),
	.datab(!\regmem|regMemory~119_q ),
	.datac(!\regmem|regMemory~87_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~23_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1635_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1635 .extended_lut = "on";
defparam \regmem|regMemory~1635 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~1635 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N13
dffeas \regmem|regMemory~151 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux8~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~151 .is_wysiwyg = "true";
defparam \regmem|regMemory~151 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N42
cyclonev_lcell_comb \regmem|regMemory~1094 (
// Equation(s):
// \regmem|regMemory~1094_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1635_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1635_combout  & ((\regmem|regMemory~151_q ))) 
// # (\regmem|regMemory~1635_combout  & (\regmem|regMemory~183_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1635_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1635_combout  & ((\regmem|regMemory~215_q ))) # (\regmem|regMemory~1635_combout  & (\regmem|regMemory~247_q ))))) ) )

	.dataa(!\regmem|regMemory~183_q ),
	.datab(!\regmem|regMemory~247_q ),
	.datac(!\regmem|regMemory~215_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1635_combout ),
	.datag(!\regmem|regMemory~151_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1094_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1094 .extended_lut = "on";
defparam \regmem|regMemory~1094 .lut_mask = 64'h000F000FFF55FF33;
defparam \regmem|regMemory~1094 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N51
cyclonev_lcell_comb \regmem|regMemory~695feeder (
// Equation(s):
// \regmem|regMemory~695feeder_combout  = ( \ula|Mux8~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux8~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~695feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~695feeder .extended_lut = "off";
defparam \regmem|regMemory~695feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~695feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N53
dffeas \regmem|regMemory~695 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~695feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~695 .is_wysiwyg = "true";
defparam \regmem|regMemory~695 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N6
cyclonev_lcell_comb \regmem|regMemory~759feeder (
// Equation(s):
// \regmem|regMemory~759feeder_combout  = ( \ula|Mux8~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux8~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~759feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~759feeder .extended_lut = "off";
defparam \regmem|regMemory~759feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~759feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N8
dffeas \regmem|regMemory~759 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~759feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~759 .is_wysiwyg = "true";
defparam \regmem|regMemory~759 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N12
cyclonev_lcell_comb \regmem|regMemory~727feeder (
// Equation(s):
// \regmem|regMemory~727feeder_combout  = ( \ula|Mux8~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux8~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~727feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~727feeder .extended_lut = "off";
defparam \regmem|regMemory~727feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~727feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N14
dffeas \regmem|regMemory~727 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~727feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~727 .is_wysiwyg = "true";
defparam \regmem|regMemory~727 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N54
cyclonev_lcell_comb \regmem|regMemory~631feeder (
// Equation(s):
// \regmem|regMemory~631feeder_combout  = ( \ula|Mux8~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux8~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~631feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~631feeder .extended_lut = "off";
defparam \regmem|regMemory~631feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~631feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N56
dffeas \regmem|regMemory~631 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~631feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~631 .is_wysiwyg = "true";
defparam \regmem|regMemory~631 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N9
cyclonev_lcell_comb \regmem|regMemory~599feeder (
// Equation(s):
// \regmem|regMemory~599feeder_combout  = ( \ula|Mux8~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux8~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~599feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~599feeder .extended_lut = "off";
defparam \regmem|regMemory~599feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~599feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N10
dffeas \regmem|regMemory~599 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~599feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~599 .is_wysiwyg = "true";
defparam \regmem|regMemory~599 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N33
cyclonev_lcell_comb \regmem|regMemory~567feeder (
// Equation(s):
// \regmem|regMemory~567feeder_combout  = ( \ula|Mux8~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux8~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~567feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~567feeder .extended_lut = "off";
defparam \regmem|regMemory~567feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~567feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N34
dffeas \regmem|regMemory~567 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~567feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~567 .is_wysiwyg = "true";
defparam \regmem|regMemory~567 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N57
cyclonev_lcell_comb \regmem|regMemory~535feeder (
// Equation(s):
// \regmem|regMemory~535feeder_combout  = ( \ula|Mux8~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux8~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~535feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~535feeder .extended_lut = "off";
defparam \regmem|regMemory~535feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~535feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N58
dffeas \regmem|regMemory~535 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~535feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~535 .is_wysiwyg = "true";
defparam \regmem|regMemory~535 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N24
cyclonev_lcell_comb \regmem|regMemory~1643 (
// Equation(s):
// \regmem|regMemory~1643_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & (\regmem|regMemory~535_q )) # (\intMem|instruction [16] & ((\regmem|regMemory~567_q ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction [16] & ((\regmem|regMemory~599_q ))) # (\intMem|instruction [16] & 
// (\regmem|regMemory~631_q ))))) # (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~631_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~599_q ),
	.datad(!\regmem|regMemory~567_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~535_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1643_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1643 .extended_lut = "on";
defparam \regmem|regMemory~1643 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regmem|regMemory~1643 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N39
cyclonev_lcell_comb \regmem|regMemory~663feeder (
// Equation(s):
// \regmem|regMemory~663feeder_combout  = ( \ula|Mux8~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux8~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~663feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~663feeder .extended_lut = "off";
defparam \regmem|regMemory~663feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~663feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N41
dffeas \regmem|regMemory~663 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~663feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~663 .is_wysiwyg = "true";
defparam \regmem|regMemory~663 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N36
cyclonev_lcell_comb \regmem|regMemory~1102 (
// Equation(s):
// \regmem|regMemory~1102_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1643_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1643_combout  & ((\regmem|regMemory~663_q ))) 
// # (\regmem|regMemory~1643_combout  & (\regmem|regMemory~695_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1643_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1643_combout  & ((\regmem|regMemory~727_q ))) # (\regmem|regMemory~1643_combout  & (\regmem|regMemory~759_q ))))) ) )

	.dataa(!\regmem|regMemory~695_q ),
	.datab(!\regmem|regMemory~759_q ),
	.datac(!\regmem|regMemory~727_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1643_combout ),
	.datag(!\regmem|regMemory~663_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1102 .extended_lut = "on";
defparam \regmem|regMemory~1102 .lut_mask = 64'h000F000FFF55FF33;
defparam \regmem|regMemory~1102 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N54
cyclonev_lcell_comb \regmem|regMemory~439feeder (
// Equation(s):
// \regmem|regMemory~439feeder_combout  = ( \ula|Mux8~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux8~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~439feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~439feeder .extended_lut = "off";
defparam \regmem|regMemory~439feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~439feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N55
dffeas \regmem|regMemory~439 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~439feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~439 .is_wysiwyg = "true";
defparam \regmem|regMemory~439 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N45
cyclonev_lcell_comb \regmem|regMemory~503feeder (
// Equation(s):
// \regmem|regMemory~503feeder_combout  = ( \ula|Mux8~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux8~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~503feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~503feeder .extended_lut = "off";
defparam \regmem|regMemory~503feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~503feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N47
dffeas \regmem|regMemory~503 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~503feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~503 .is_wysiwyg = "true";
defparam \regmem|regMemory~503 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N15
cyclonev_lcell_comb \regmem|regMemory~471feeder (
// Equation(s):
// \regmem|regMemory~471feeder_combout  = ( \ula|Mux8~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux8~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~471feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~471feeder .extended_lut = "off";
defparam \regmem|regMemory~471feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~471feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N17
dffeas \regmem|regMemory~471 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~471feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~471 .is_wysiwyg = "true";
defparam \regmem|regMemory~471 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N24
cyclonev_lcell_comb \regmem|regMemory~311feeder (
// Equation(s):
// \regmem|regMemory~311feeder_combout  = ( \ula|Mux8~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux8~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~311feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~311feeder .extended_lut = "off";
defparam \regmem|regMemory~311feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~311feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N26
dffeas \regmem|regMemory~311 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~311feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~311 .is_wysiwyg = "true";
defparam \regmem|regMemory~311 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N30
cyclonev_lcell_comb \regmem|regMemory~375feeder (
// Equation(s):
// \regmem|regMemory~375feeder_combout  = ( \ula|Mux8~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux8~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~375feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~375feeder .extended_lut = "off";
defparam \regmem|regMemory~375feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~375feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N32
dffeas \regmem|regMemory~375 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~375feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~375 .is_wysiwyg = "true";
defparam \regmem|regMemory~375 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N57
cyclonev_lcell_comb \regmem|regMemory~343feeder (
// Equation(s):
// \regmem|regMemory~343feeder_combout  = ( \ula|Mux8~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux8~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~343feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~343feeder .extended_lut = "off";
defparam \regmem|regMemory~343feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~343feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N58
dffeas \regmem|regMemory~343 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~343feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~343 .is_wysiwyg = "true";
defparam \regmem|regMemory~343 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N45
cyclonev_lcell_comb \regmem|regMemory~279feeder (
// Equation(s):
// \regmem|regMemory~279feeder_combout  = ( \ula|Mux8~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux8~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~279feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~279feeder .extended_lut = "off";
defparam \regmem|regMemory~279feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~279feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N46
dffeas \regmem|regMemory~279 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~279feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~279 .is_wysiwyg = "true";
defparam \regmem|regMemory~279 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N42
cyclonev_lcell_comb \regmem|regMemory~1639 (
// Equation(s):
// \regmem|regMemory~1639_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~279_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~311_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~343_q ))) # (\intMem|instruction [16] & 
// (\regmem|regMemory~375_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~311_q ),
	.datab(!\regmem|regMemory~375_q ),
	.datac(!\regmem|regMemory~343_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~279_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1639_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1639 .extended_lut = "on";
defparam \regmem|regMemory~1639 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~1639 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N48
cyclonev_lcell_comb \regmem|regMemory~407feeder (
// Equation(s):
// \regmem|regMemory~407feeder_combout  = ( \ula|Mux8~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux8~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~407feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~407feeder .extended_lut = "off";
defparam \regmem|regMemory~407feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~407feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N50
dffeas \regmem|regMemory~407 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~407feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~407 .is_wysiwyg = "true";
defparam \regmem|regMemory~407 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N12
cyclonev_lcell_comb \regmem|regMemory~1098 (
// Equation(s):
// \regmem|regMemory~1098_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1639_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1639_combout  & ((\regmem|regMemory~407_q ))) 
// # (\regmem|regMemory~1639_combout  & (\regmem|regMemory~439_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1639_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1639_combout  & ((\regmem|regMemory~471_q ))) # (\regmem|regMemory~1639_combout  & (\regmem|regMemory~503_q ))))) ) )

	.dataa(!\regmem|regMemory~439_q ),
	.datab(!\regmem|regMemory~503_q ),
	.datac(!\regmem|regMemory~471_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1639_combout ),
	.datag(!\regmem|regMemory~407_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1098_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1098 .extended_lut = "on";
defparam \regmem|regMemory~1098 .lut_mask = 64'h000F000FFF55FF33;
defparam \regmem|regMemory~1098 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N6
cyclonev_lcell_comb \regmem|regMemory~1110 (
// Equation(s):
// \regmem|regMemory~1110_combout  = ( \regmem|regMemory~1102_combout  & ( \regmem|regMemory~1098_combout  & ( (!\intMem|instruction[20]~DUPLICATE_q  & (((\regmem|regMemory~1094_combout )) # (\intMem|instruction [19]))) # (\intMem|instruction[20]~DUPLICATE_q 
//  & ((!\intMem|instruction [19]) # ((\regmem|regMemory~1106_combout )))) ) ) ) # ( !\regmem|regMemory~1102_combout  & ( \regmem|regMemory~1098_combout  & ( (!\intMem|instruction[20]~DUPLICATE_q  & (((\regmem|regMemory~1094_combout )) # (\intMem|instruction 
// [19]))) # (\intMem|instruction[20]~DUPLICATE_q  & (\intMem|instruction [19] & (\regmem|regMemory~1106_combout ))) ) ) ) # ( \regmem|regMemory~1102_combout  & ( !\regmem|regMemory~1098_combout  & ( (!\intMem|instruction[20]~DUPLICATE_q  & 
// (!\intMem|instruction [19] & ((\regmem|regMemory~1094_combout )))) # (\intMem|instruction[20]~DUPLICATE_q  & ((!\intMem|instruction [19]) # ((\regmem|regMemory~1106_combout )))) ) ) ) # ( !\regmem|regMemory~1102_combout  & ( 
// !\regmem|regMemory~1098_combout  & ( (!\intMem|instruction[20]~DUPLICATE_q  & (!\intMem|instruction [19] & ((\regmem|regMemory~1094_combout )))) # (\intMem|instruction[20]~DUPLICATE_q  & (\intMem|instruction [19] & (\regmem|regMemory~1106_combout ))) ) ) 
// )

	.dataa(!\intMem|instruction[20]~DUPLICATE_q ),
	.datab(!\intMem|instruction [19]),
	.datac(!\regmem|regMemory~1106_combout ),
	.datad(!\regmem|regMemory~1094_combout ),
	.datae(!\regmem|regMemory~1102_combout ),
	.dataf(!\regmem|regMemory~1098_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1110 .extended_lut = "off";
defparam \regmem|regMemory~1110 .lut_mask = 64'h018945CD23AB67EF;
defparam \regmem|regMemory~1110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N12
cyclonev_lcell_comb \ulaIn1|Mux23~0 (
// Equation(s):
// \ulaIn1|Mux23~0_combout  = ( \control|in1Mux [0] & ( \regmem|regMemory~1110_combout  & ( (\intMem|instruction [15] & !\control|in1Mux [1]) ) ) ) # ( !\control|in1Mux [0] & ( \regmem|regMemory~1110_combout  & ( !\control|in1Mux [1] ) ) ) # ( 
// \control|in1Mux [0] & ( !\regmem|regMemory~1110_combout  & ( (\intMem|instruction [15] & !\control|in1Mux [1]) ) ) )

	.dataa(!\intMem|instruction [15]),
	.datab(gnd),
	.datac(!\control|in1Mux [1]),
	.datad(gnd),
	.datae(!\control|in1Mux [0]),
	.dataf(!\regmem|regMemory~1110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux23~0 .extended_lut = "off";
defparam \ulaIn1|Mux23~0 .lut_mask = 64'h00005050F0F05050;
defparam \ulaIn1|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N57
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[23] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [23] = ( \ulaIn1|ulaIn1MuxOut [23] & ( \ulaIn1|Mux23~0_combout  ) ) # ( !\ulaIn1|ulaIn1MuxOut [23] & ( \ulaIn1|Mux23~0_combout  & ( \ulaIn1|Mux32~0_combout  ) ) ) # ( \ulaIn1|ulaIn1MuxOut [23] & ( !\ulaIn1|Mux23~0_combout  & ( 
// !\ulaIn1|Mux32~0_combout  ) ) )

	.dataa(!\ulaIn1|Mux32~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ulaIn1|ulaIn1MuxOut [23]),
	.dataf(!\ulaIn1|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[23] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[23] .lut_mask = 64'h0000AAAA5555FFFF;
defparam \ulaIn1|ulaIn1MuxOut[23] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N54
cyclonev_lcell_comb \ula|ShiftRight0~28 (
// Equation(s):
// \ula|ShiftRight0~28_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [26] & ( (\ulaIn2|ulaIn2MuxOut[1]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [24]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [26] & ( 
// (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [23]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [25])) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn1|ulaIn1MuxOut [26] & ( (\ulaIn1|ulaIn1MuxOut [24] & 
// !\ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn1|ulaIn1MuxOut [26] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [23]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut 
// [25])) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [25]),
	.datab(!\ulaIn1|ulaIn1MuxOut [23]),
	.datac(!\ulaIn1|ulaIn1MuxOut [24]),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~28 .extended_lut = "off";
defparam \ula|ShiftRight0~28 .lut_mask = 64'h33550F0033550FFF;
defparam \ula|ShiftRight0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N3
cyclonev_lcell_comb \ula|ShiftRight1~6 (
// Equation(s):
// \ula|ShiftRight1~6_combout  = ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( \ula|ShiftRight1~5_combout  & ( (\ula|ShiftRight0~29_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( \ula|ShiftRight1~5_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~27_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~28_combout )) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( !\ula|ShiftRight1~5_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & \ula|ShiftRight0~29_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( !\ula|ShiftRight1~5_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~27_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~28_combout )) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ula|ShiftRight0~28_combout ),
	.datac(!\ula|ShiftRight0~27_combout ),
	.datad(!\ula|ShiftRight0~29_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.dataf(!\ula|ShiftRight1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~6 .extended_lut = "off";
defparam \ula|ShiftRight1~6 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \ula|ShiftRight1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N3
cyclonev_lcell_comb \ula|Mux28~8 (
// Equation(s):
// \ula|Mux28~8_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [3] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [5]))) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [6])) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [3] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [4]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [3] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & 
// ((\ulaIn1|ulaIn1MuxOut [5]))) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [6])) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [3] & ( (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & \ulaIn1|ulaIn1MuxOut [4]) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [6]),
	.datab(!\ulaIn1|ulaIn1MuxOut [5]),
	.datac(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [4]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~8 .extended_lut = "off";
defparam \ula|Mux28~8 .lut_mask = 64'h000F3535F0FF3535;
defparam \ula|Mux28~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N0
cyclonev_lcell_comb \ula|Mux28~9 (
// Equation(s):
// \ula|Mux28~9_combout  = ( \ula|ShiftRight0~33_combout  & ( \ula|ShiftRight0~32_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|Mux28~8_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~31_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout ) ) ) ) # ( !\ula|ShiftRight0~33_combout  & ( \ula|ShiftRight0~32_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|Mux28~8_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~31_combout )))) ) ) ) # ( \ula|ShiftRight0~33_combout  & ( !\ula|ShiftRight0~32_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|Mux28~8_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|ShiftRight0~31_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout ))) ) ) ) # ( !\ula|ShiftRight0~33_combout  & ( !\ula|ShiftRight0~32_combout  & 
// ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|Mux28~8_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~31_combout ))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\ula|Mux28~8_combout ),
	.datad(!\ula|ShiftRight0~31_combout ),
	.datae(!\ula|ShiftRight0~33_combout ),
	.dataf(!\ula|ShiftRight0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~9 .extended_lut = "off";
defparam \ula|Mux28~9 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \ula|Mux28~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N0
cyclonev_lcell_comb \ula|ShiftRight0~30 (
// Equation(s):
// \ula|ShiftRight0~30_combout  = ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( \ulaIn1|ulaIn1MuxOut [31] & ( (\ula|ShiftRight0~29_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( \ulaIn1|ulaIn1MuxOut [31] & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~27_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~28_combout )) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( !\ulaIn1|ulaIn1MuxOut [31] & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & \ula|ShiftRight0~29_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( !\ulaIn1|ulaIn1MuxOut [31] & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~27_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~28_combout )) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ula|ShiftRight0~28_combout ),
	.datac(!\ula|ShiftRight0~29_combout ),
	.datad(!\ula|ShiftRight0~27_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~30 .extended_lut = "off";
defparam \ula|ShiftRight0~30 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \ula|ShiftRight0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N48
cyclonev_lcell_comb \ula|Mux28~7 (
// Equation(s):
// \ula|Mux28~7_combout  = ( \ula|Mux28~1_combout  & ( \ula|Mux28~0_combout  & ( (\ula|ShiftLeft0~9_combout  & \ula|ShiftRight0~10_combout ) ) ) ) # ( !\ula|Mux28~1_combout  & ( \ula|Mux28~0_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) ) # ( 
// \ula|Mux28~1_combout  & ( !\ula|Mux28~0_combout  & ( \ula|ShiftRight0~30_combout  ) ) )

	.dataa(!\ula|ShiftLeft0~9_combout ),
	.datab(!\ula|ShiftRight0~10_combout ),
	.datac(!\ula|ShiftRight0~30_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(!\ula|Mux28~1_combout ),
	.dataf(!\ula|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~7 .extended_lut = "off";
defparam \ula|Mux28~7 .lut_mask = 64'h00000F0F00FF1111;
defparam \ula|Mux28~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N18
cyclonev_lcell_comb \ula|Mux28~10 (
// Equation(s):
// \ula|Mux28~10_combout  = ( \ula|Mux28~2_combout  & ( \ula|Mux28~7_combout  & ( (!\ula|Mux28~6_combout  & ((\ula|Add0~18_sumout ))) # (\ula|Mux28~6_combout  & (\ula|ShiftRight1~6_combout )) ) ) ) # ( !\ula|Mux28~2_combout  & ( \ula|Mux28~7_combout  & ( 
// (!\ula|Mux28~6_combout ) # (\ula|Mux28~9_combout ) ) ) ) # ( \ula|Mux28~2_combout  & ( !\ula|Mux28~7_combout  & ( (!\ula|Mux28~6_combout  & ((\ula|Add0~18_sumout ))) # (\ula|Mux28~6_combout  & (\ula|ShiftRight1~6_combout )) ) ) ) # ( !\ula|Mux28~2_combout 
//  & ( !\ula|Mux28~7_combout  & ( (\ula|Mux28~6_combout  & \ula|Mux28~9_combout ) ) ) )

	.dataa(!\ula|ShiftRight1~6_combout ),
	.datab(!\ula|Add0~18_sumout ),
	.datac(!\ula|Mux28~6_combout ),
	.datad(!\ula|Mux28~9_combout ),
	.datae(!\ula|Mux28~2_combout ),
	.dataf(!\ula|Mux28~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~10 .extended_lut = "off";
defparam \ula|Mux28~10 .lut_mask = 64'h000F3535F0FF3535;
defparam \ula|Mux28~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N57
cyclonev_lcell_comb \ula|Mux28~11 (
// Equation(s):
// \ula|Mux28~11_combout  = ( \ula|Mux28~13_combout  & ( (\ula|Mux28~10_combout ) # (\control|aluOp [3]) ) ) # ( !\ula|Mux28~13_combout  & ( (!\control|aluOp [3] & \ula|Mux28~10_combout ) ) )

	.dataa(gnd),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Mux28~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux28~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~11 .extended_lut = "off";
defparam \ula|Mux28~11 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \ula|Mux28~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N12
cyclonev_lcell_comb \regmem|regMemory~675feeder (
// Equation(s):
// \regmem|regMemory~675feeder_combout  = ( \ula|Mux28~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux28~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~675feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~675feeder .extended_lut = "off";
defparam \regmem|regMemory~675feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~675feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N14
dffeas \regmem|regMemory~675 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~675feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~675 .is_wysiwyg = "true";
defparam \regmem|regMemory~675 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N44
dffeas \regmem|regMemory~739 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux28~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~739 .is_wysiwyg = "true";
defparam \regmem|regMemory~739 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N0
cyclonev_lcell_comb \regmem|regMemory~707feeder (
// Equation(s):
// \regmem|regMemory~707feeder_combout  = ( \ula|Mux28~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux28~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~707feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~707feeder .extended_lut = "off";
defparam \regmem|regMemory~707feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~707feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N2
dffeas \regmem|regMemory~707 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~707feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~707 .is_wysiwyg = "true";
defparam \regmem|regMemory~707 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N42
cyclonev_lcell_comb \regmem|regMemory~547feeder (
// Equation(s):
// \regmem|regMemory~547feeder_combout  = ( \ula|Mux28~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux28~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~547feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~547feeder .extended_lut = "off";
defparam \regmem|regMemory~547feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~547feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N44
dffeas \regmem|regMemory~547 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~547feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~547 .is_wysiwyg = "true";
defparam \regmem|regMemory~547 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N36
cyclonev_lcell_comb \regmem|regMemory~611feeder (
// Equation(s):
// \regmem|regMemory~611feeder_combout  = ( \ula|Mux28~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux28~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~611feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~611feeder .extended_lut = "off";
defparam \regmem|regMemory~611feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~611feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N37
dffeas \regmem|regMemory~611 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~611feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~611 .is_wysiwyg = "true";
defparam \regmem|regMemory~611 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N12
cyclonev_lcell_comb \regmem|regMemory~579feeder (
// Equation(s):
// \regmem|regMemory~579feeder_combout  = ( \ula|Mux28~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux28~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~579feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~579feeder .extended_lut = "off";
defparam \regmem|regMemory~579feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~579feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N13
dffeas \regmem|regMemory~579 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~579feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~579 .is_wysiwyg = "true";
defparam \regmem|regMemory~579 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N51
cyclonev_lcell_comb \regmem|regMemory~515feeder (
// Equation(s):
// \regmem|regMemory~515feeder_combout  = ( \ula|Mux28~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux28~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~515feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~515feeder .extended_lut = "off";
defparam \regmem|regMemory~515feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~515feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N52
dffeas \regmem|regMemory~515 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~515feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~515 .is_wysiwyg = "true";
defparam \regmem|regMemory~515 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N18
cyclonev_lcell_comb \regmem|regMemory~1883 (
// Equation(s):
// \regmem|regMemory~1883_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~515_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~547_q )))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~579_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~611_q )))) ) )

	.dataa(!\regmem|regMemory~547_q ),
	.datab(!\regmem|regMemory~611_q ),
	.datac(!\regmem|regMemory~579_q ),
	.datad(!\intMem|instruction[16]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~515_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1883_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1883 .extended_lut = "on";
defparam \regmem|regMemory~1883 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regmem|regMemory~1883 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N31
dffeas \regmem|regMemory~643 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux28~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~643 .is_wysiwyg = "true";
defparam \regmem|regMemory~643 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N54
cyclonev_lcell_comb \regmem|regMemory~1357 (
// Equation(s):
// \regmem|regMemory~1357_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1883_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1883_combout  & 
// ((\regmem|regMemory~643_q ))) # (\regmem|regMemory~1883_combout  & (\regmem|regMemory~675_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1883_combout )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1883_combout  & ((\regmem|regMemory~707_q ))) # (\regmem|regMemory~1883_combout  & (\regmem|regMemory~739_q ))))) ) )

	.dataa(!\regmem|regMemory~675_q ),
	.datab(!\regmem|regMemory~739_q ),
	.datac(!\regmem|regMemory~707_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1883_combout ),
	.datag(!\regmem|regMemory~643_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1357_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1357 .extended_lut = "on";
defparam \regmem|regMemory~1357 .lut_mask = 64'h000F000FFF55FF33;
defparam \regmem|regMemory~1357 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N34
dffeas \regmem|regMemory~419 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux28~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~419 .is_wysiwyg = "true";
defparam \regmem|regMemory~419 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N34
dffeas \regmem|regMemory~451 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux28~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~451 .is_wysiwyg = "true";
defparam \regmem|regMemory~451 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N14
dffeas \regmem|regMemory~483 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux28~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~483 .is_wysiwyg = "true";
defparam \regmem|regMemory~483 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N8
dffeas \regmem|regMemory~355 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux28~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~355 .is_wysiwyg = "true";
defparam \regmem|regMemory~355 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N17
dffeas \regmem|regMemory~291 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux28~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~291 .is_wysiwyg = "true";
defparam \regmem|regMemory~291 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N36
cyclonev_lcell_comb \regmem|regMemory~323feeder (
// Equation(s):
// \regmem|regMemory~323feeder_combout  = \ula|Mux28~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux28~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~323feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~323feeder .extended_lut = "off";
defparam \regmem|regMemory~323feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory~323feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N38
dffeas \regmem|regMemory~323 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~323feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~323 .is_wysiwyg = "true";
defparam \regmem|regMemory~323 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N54
cyclonev_lcell_comb \regmem|regMemory~259feeder (
// Equation(s):
// \regmem|regMemory~259feeder_combout  = ( \ula|Mux28~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux28~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~259feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~259feeder .extended_lut = "off";
defparam \regmem|regMemory~259feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~259feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N55
dffeas \regmem|regMemory~259 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~259feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~259 .is_wysiwyg = "true";
defparam \regmem|regMemory~259 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N6
cyclonev_lcell_comb \regmem|regMemory~1879 (
// Equation(s):
// \regmem|regMemory~1879_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~259_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory~291_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & 
// ((\regmem|regMemory~323_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~355_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~355_q ),
	.datab(!\regmem|regMemory~291_q ),
	.datac(!\regmem|regMemory~323_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~259_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1879_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1879 .extended_lut = "on";
defparam \regmem|regMemory~1879 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regmem|regMemory~1879 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N33
cyclonev_lcell_comb \regmem|regMemory~387feeder (
// Equation(s):
// \regmem|regMemory~387feeder_combout  = ( \ula|Mux28~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux28~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~387feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~387feeder .extended_lut = "off";
defparam \regmem|regMemory~387feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~387feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N35
dffeas \regmem|regMemory~387 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~387feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~387 .is_wysiwyg = "true";
defparam \regmem|regMemory~387 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N48
cyclonev_lcell_comb \regmem|regMemory~1353 (
// Equation(s):
// \regmem|regMemory~1353_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1879_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1879_combout  & 
// ((\regmem|regMemory~387_q ))) # (\regmem|regMemory~1879_combout  & (\regmem|regMemory~419_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1879_combout )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1879_combout  & (\regmem|regMemory~451_q )) # (\regmem|regMemory~1879_combout  & ((\regmem|regMemory~483_q )))))) ) )

	.dataa(!\regmem|regMemory~419_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~451_q ),
	.datad(!\regmem|regMemory~483_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1879_combout ),
	.datag(!\regmem|regMemory~387_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1353_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1353 .extended_lut = "on";
defparam \regmem|regMemory~1353 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regmem|regMemory~1353 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y9_N7
dffeas \regmem|regMemory~227 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux28~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~227 .is_wysiwyg = "true";
defparam \regmem|regMemory~227 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N54
cyclonev_lcell_comb \regmem|regMemory~163feeder (
// Equation(s):
// \regmem|regMemory~163feeder_combout  = ( \ula|Mux28~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux28~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~163feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~163feeder .extended_lut = "off";
defparam \regmem|regMemory~163feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~163feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y9_N56
dffeas \regmem|regMemory~163 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~163feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~163 .is_wysiwyg = "true";
defparam \regmem|regMemory~163 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N33
cyclonev_lcell_comb \regmem|regMemory~195feeder (
// Equation(s):
// \regmem|regMemory~195feeder_combout  = ( \ula|Mux28~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux28~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~195feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~195feeder .extended_lut = "off";
defparam \regmem|regMemory~195feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~195feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N35
dffeas \regmem|regMemory~195 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~195feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~195 .is_wysiwyg = "true";
defparam \regmem|regMemory~195 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N16
dffeas \regmem|regMemory~35 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux28~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~35 .is_wysiwyg = "true";
defparam \regmem|regMemory~35 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N30
cyclonev_lcell_comb \regmem|regMemory~99feeder (
// Equation(s):
// \regmem|regMemory~99feeder_combout  = ( \ula|Mux28~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux28~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~99feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~99feeder .extended_lut = "off";
defparam \regmem|regMemory~99feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~99feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N32
dffeas \regmem|regMemory~99 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~99feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~99 .is_wysiwyg = "true";
defparam \regmem|regMemory~99 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N0
cyclonev_lcell_comb \regmem|regMemory~67feeder (
// Equation(s):
// \regmem|regMemory~67feeder_combout  = ( \ula|Mux28~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux28~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~67feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~67feeder .extended_lut = "off";
defparam \regmem|regMemory~67feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~67feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N2
dffeas \regmem|regMemory~67 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~67feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~67 .is_wysiwyg = "true";
defparam \regmem|regMemory~67 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N39
cyclonev_lcell_comb \regmem|regMemory~3feeder (
// Equation(s):
// \regmem|regMemory~3feeder_combout  = ( \ula|Mux28~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux28~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~3feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~3feeder .extended_lut = "off";
defparam \regmem|regMemory~3feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~3feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N41
dffeas \regmem|regMemory~3 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~3 .is_wysiwyg = "true";
defparam \regmem|regMemory~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N57
cyclonev_lcell_comb \regmem|regMemory~1875 (
// Equation(s):
// \regmem|regMemory~1875_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~3_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~35_q )))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~67_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~99_q )))) ) )

	.dataa(!\regmem|regMemory~35_q ),
	.datab(!\regmem|regMemory~99_q ),
	.datac(!\regmem|regMemory~67_q ),
	.datad(!\intMem|instruction[16]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1875_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1875 .extended_lut = "on";
defparam \regmem|regMemory~1875 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regmem|regMemory~1875 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N17
dffeas \regmem|regMemory~131 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux28~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~131 .is_wysiwyg = "true";
defparam \regmem|regMemory~131 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N0
cyclonev_lcell_comb \regmem|regMemory~1349 (
// Equation(s):
// \regmem|regMemory~1349_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1875_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1875_combout  & 
// ((\regmem|regMemory~131_q ))) # (\regmem|regMemory~1875_combout  & (\regmem|regMemory~163_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1875_combout )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1875_combout  & ((\regmem|regMemory~195_q ))) # (\regmem|regMemory~1875_combout  & (\regmem|regMemory~227_q ))))) ) )

	.dataa(!\regmem|regMemory~227_q ),
	.datab(!\regmem|regMemory~163_q ),
	.datac(!\regmem|regMemory~195_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1875_combout ),
	.datag(!\regmem|regMemory~131_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1349_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1349 .extended_lut = "on";
defparam \regmem|regMemory~1349 .lut_mask = 64'h000F000FFF33FF55;
defparam \regmem|regMemory~1349 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N54
cyclonev_lcell_comb \regmem|regMemory~995feeder (
// Equation(s):
// \regmem|regMemory~995feeder_combout  = ( \ula|Mux28~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux28~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~995feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~995feeder .extended_lut = "off";
defparam \regmem|regMemory~995feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~995feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N56
dffeas \regmem|regMemory~995 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~995feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~995 .is_wysiwyg = "true";
defparam \regmem|regMemory~995 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N3
cyclonev_lcell_comb \regmem|regMemory~963feeder (
// Equation(s):
// \regmem|regMemory~963feeder_combout  = ( \ula|Mux28~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux28~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~963feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~963feeder .extended_lut = "off";
defparam \regmem|regMemory~963feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~963feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N5
dffeas \regmem|regMemory~963 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~963feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~963 .is_wysiwyg = "true";
defparam \regmem|regMemory~963 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N45
cyclonev_lcell_comb \regmem|regMemory~931feeder (
// Equation(s):
// \regmem|regMemory~931feeder_combout  = ( \ula|Mux28~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux28~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~931feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~931feeder .extended_lut = "off";
defparam \regmem|regMemory~931feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~931feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N47
dffeas \regmem|regMemory~931 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~931feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~931 .is_wysiwyg = "true";
defparam \regmem|regMemory~931 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N22
dffeas \regmem|regMemory~803 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux28~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~803 .is_wysiwyg = "true";
defparam \regmem|regMemory~803 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N42
cyclonev_lcell_comb \regmem|regMemory~867feeder (
// Equation(s):
// \regmem|regMemory~867feeder_combout  = ( \ula|Mux28~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux28~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~867feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~867feeder .extended_lut = "off";
defparam \regmem|regMemory~867feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~867feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N44
dffeas \regmem|regMemory~867 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~867feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~867 .is_wysiwyg = "true";
defparam \regmem|regMemory~867 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N34
dffeas \regmem|regMemory~835 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux28~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~835 .is_wysiwyg = "true";
defparam \regmem|regMemory~835 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N6
cyclonev_lcell_comb \regmem|regMemory~771feeder (
// Equation(s):
// \regmem|regMemory~771feeder_combout  = ( \ula|Mux28~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux28~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~771feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~771feeder .extended_lut = "off";
defparam \regmem|regMemory~771feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~771feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N8
dffeas \regmem|regMemory~771 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~771feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~771 .is_wysiwyg = "true";
defparam \regmem|regMemory~771 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N39
cyclonev_lcell_comb \regmem|regMemory~1887 (
// Equation(s):
// \regmem|regMemory~1887_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~771_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory~803_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & 
// ((\regmem|regMemory~835_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~867_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~803_q ),
	.datab(!\regmem|regMemory~867_q ),
	.datac(!\regmem|regMemory~835_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~771_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1887_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1887 .extended_lut = "on";
defparam \regmem|regMemory~1887 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~1887 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y8_N4
dffeas \regmem|regMemory~899 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux28~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~899 .is_wysiwyg = "true";
defparam \regmem|regMemory~899 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N15
cyclonev_lcell_comb \regmem|regMemory~1361 (
// Equation(s):
// \regmem|regMemory~1361_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1887_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1887_combout  & 
// (\regmem|regMemory~899_q )) # (\regmem|regMemory~1887_combout  & ((\regmem|regMemory~931_q )))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1887_combout ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1887_combout  & ((\regmem|regMemory~963_q ))) # (\regmem|regMemory~1887_combout  & (\regmem|regMemory~995_q ))))) ) )

	.dataa(!\regmem|regMemory~995_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~963_q ),
	.datad(!\regmem|regMemory~931_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1887_combout ),
	.datag(!\regmem|regMemory~899_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1361_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1361 .extended_lut = "on";
defparam \regmem|regMemory~1361 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regmem|regMemory~1361 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N36
cyclonev_lcell_comb \regmem|regMemory~1365 (
// Equation(s):
// \regmem|regMemory~1365_combout  = ( \regmem|regMemory~1349_combout  & ( \regmem|regMemory~1361_combout  & ( (!\intMem|instruction [19] & (((!\intMem|instruction [20])) # (\regmem|regMemory~1357_combout ))) # (\intMem|instruction [19] & 
// (((\intMem|instruction [20]) # (\regmem|regMemory~1353_combout )))) ) ) ) # ( !\regmem|regMemory~1349_combout  & ( \regmem|regMemory~1361_combout  & ( (!\intMem|instruction [19] & (\regmem|regMemory~1357_combout  & ((\intMem|instruction [20])))) # 
// (\intMem|instruction [19] & (((\intMem|instruction [20]) # (\regmem|regMemory~1353_combout )))) ) ) ) # ( \regmem|regMemory~1349_combout  & ( !\regmem|regMemory~1361_combout  & ( (!\intMem|instruction [19] & (((!\intMem|instruction [20])) # 
// (\regmem|regMemory~1357_combout ))) # (\intMem|instruction [19] & (((\regmem|regMemory~1353_combout  & !\intMem|instruction [20])))) ) ) ) # ( !\regmem|regMemory~1349_combout  & ( !\regmem|regMemory~1361_combout  & ( (!\intMem|instruction [19] & 
// (\regmem|regMemory~1357_combout  & ((\intMem|instruction [20])))) # (\intMem|instruction [19] & (((\regmem|regMemory~1353_combout  & !\intMem|instruction [20])))) ) ) )

	.dataa(!\regmem|regMemory~1357_combout ),
	.datab(!\intMem|instruction [19]),
	.datac(!\regmem|regMemory~1353_combout ),
	.datad(!\intMem|instruction [20]),
	.datae(!\regmem|regMemory~1349_combout ),
	.dataf(!\regmem|regMemory~1361_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1365_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1365 .extended_lut = "off";
defparam \regmem|regMemory~1365 .lut_mask = 64'h0344CF440377CF77;
defparam \regmem|regMemory~1365 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N27
cyclonev_lcell_comb \ulaIn1|Mux3~0 (
// Equation(s):
// \ulaIn1|Mux3~0_combout  = ( \regmem|regMemory~1365_combout  & ( ((!\control|in1Mux [0] & !\control|in1Mux [1])) # (\intMem|instruction [3]) ) ) # ( !\regmem|regMemory~1365_combout  & ( (\intMem|instruction [3] & ((\control|in1Mux [1]) # (\control|in1Mux 
// [0]))) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(gnd),
	.datac(!\control|in1Mux [1]),
	.datad(!\intMem|instruction [3]),
	.datae(gnd),
	.dataf(!\regmem|regMemory~1365_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux3~0 .extended_lut = "off";
defparam \ulaIn1|Mux3~0 .lut_mask = 64'h005F005FA0FFA0FF;
defparam \ulaIn1|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N24
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[3] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [3] = ( \ulaIn1|ulaIn1MuxOut [3] & ( (!\ulaIn1|Mux32~0_combout ) # (\ulaIn1|Mux3~0_combout ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [3] & ( (\ulaIn1|Mux3~0_combout  & \ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|Mux3~0_combout ),
	.datac(gnd),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[3] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[3] .lut_mask = 64'h00330033FF33FF33;
defparam \ulaIn1|ulaIn1MuxOut[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N42
cyclonev_lcell_comb \ula|ShiftLeft0~14 (
// Equation(s):
// \ula|ShiftLeft0~14_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [3] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [5] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [4] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [6] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [3]),
	.datab(!\ulaIn1|ulaIn1MuxOut [6]),
	.datac(!\ulaIn1|ulaIn1MuxOut [4]),
	.datad(!\ulaIn1|ulaIn1MuxOut [5]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~14 .extended_lut = "off";
defparam \ula|ShiftLeft0~14 .lut_mask = 64'h33330F0F00FF5555;
defparam \ula|ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N42
cyclonev_lcell_comb \ula|ShiftLeft0~15 (
// Equation(s):
// \ula|ShiftLeft0~15_combout  = ( \ula|ShiftLeft0~14_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftLeft0~8_combout ))) ) ) # ( !\ula|ShiftLeft0~14_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (\ula|ShiftLeft0~8_combout  & !\ulaIn2|ulaIn2MuxOut[3]~3_combout )) ) )

	.dataa(gnd),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datac(!\ula|ShiftLeft0~8_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~15 .extended_lut = "off";
defparam \ula|ShiftLeft0~15 .lut_mask = 64'h03000300CF00CF00;
defparam \ula|ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N27
cyclonev_lcell_comb \ula|Mux9~2 (
// Equation(s):
// \ula|Mux9~2_combout  = ( \ula|ShiftLeft0~5_combout  & ( \ula|ShiftLeft0~15_combout  & ( (!\control|aluOp [0] & ((!\control|aluOp [1] & ((\ulaIn2|ulaIn2MuxOut[4]~0_combout ))) # (\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [31])))) # (\control|aluOp [0] & 
// (((\control|aluOp [1] & \ulaIn2|ulaIn2MuxOut[4]~0_combout )))) ) ) ) # ( !\ula|ShiftLeft0~5_combout  & ( \ula|ShiftLeft0~15_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & (!\control|aluOp [0] & \control|aluOp [1])) ) ) ) # ( \ula|ShiftLeft0~5_combout  & ( 
// !\ula|ShiftLeft0~15_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & (!\control|aluOp [0] & \control|aluOp [1])) ) ) ) # ( !\ula|ShiftLeft0~5_combout  & ( !\ula|ShiftLeft0~15_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & (!\control|aluOp [0] & \control|aluOp [1])) ) 
// ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\control|aluOp [0]),
	.datac(!\control|aluOp [1]),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(!\ula|ShiftLeft0~5_combout ),
	.dataf(!\ula|ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~2 .extended_lut = "off";
defparam \ula|Mux9~2 .lut_mask = 64'h04040404040404C7;
defparam \ula|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N21
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[22]~17 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[22]~17_combout  = ( !\control|in2Mux~combout  & ( (!\regmem|regMemory~1024_combout  & (\regmem|regMemory_rtl_0|auto_generated|ram_block1a22 )) # (\regmem|regMemory~1024_combout  & ((!\regmem|regMemory~1025_combout  & 
// (\regmem|regMemory_rtl_0|auto_generated|ram_block1a22 )) # (\regmem|regMemory~1025_combout  & ((\regmem|regMemory_rtl_0_bypass [33]))))) ) )

	.dataa(!\regmem|regMemory~1024_combout ),
	.datab(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a22 ),
	.datac(!\regmem|regMemory~1025_combout ),
	.datad(!\regmem|regMemory_rtl_0_bypass [33]),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[22]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[22]~17 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[22]~17 .lut_mask = 64'h3237323700000000;
defparam \ulaIn2|ulaIn2MuxOut[22]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N54
cyclonev_lcell_comb \ula|Mux9~3 (
// Equation(s):
// \ula|Mux9~3_combout  = ( \control|aluOp [1] & ( \ulaIn2|ulaIn2MuxOut[22]~17_combout  & ( (!\control|aluOp [2] & (!\ulaIn1|ulaIn1MuxOut [22] & ((!\control|aluOp [0])))) # (\control|aluOp [2] & (((\ulaIn1|ulaIn1MuxOut [6])))) ) ) ) # ( !\control|aluOp [1] & 
// ( \ulaIn2|ulaIn2MuxOut[22]~17_combout  & ( (!\control|aluOp [0] & (\ulaIn1|ulaIn1MuxOut [22])) # (\control|aluOp [0] & (((!\control|aluOp [2]) # (\ulaIn1|ulaIn1MuxOut [6])))) ) ) ) # ( \control|aluOp [1] & ( !\ulaIn2|ulaIn2MuxOut[22]~17_combout  & ( 
// (!\control|aluOp [2] & (!\ulaIn1|ulaIn1MuxOut [22] $ (((!\control|aluOp [0]))))) # (\control|aluOp [2] & (((\ulaIn1|ulaIn1MuxOut [6])))) ) ) ) # ( !\control|aluOp [1] & ( !\ulaIn2|ulaIn2MuxOut[22]~17_combout  & ( (\control|aluOp [0] & ((!\control|aluOp 
// [2] & (\ulaIn1|ulaIn1MuxOut [22])) # (\control|aluOp [2] & ((\ulaIn1|ulaIn1MuxOut [6]))))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [22]),
	.datab(!\ulaIn1|ulaIn1MuxOut [6]),
	.datac(!\control|aluOp [2]),
	.datad(!\control|aluOp [0]),
	.datae(!\control|aluOp [1]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[22]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~3 .extended_lut = "off";
defparam \ula|Mux9~3 .lut_mask = 64'h005353A355F3A303;
defparam \ula|Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N57
cyclonev_lcell_comb \ula|Mux9~4 (
// Equation(s):
// \ula|Mux9~4_combout  = ( \ula|Mux22~3_combout  & ( \ula|ShiftRight1~9_combout  & ( (!\ula|Mux9~3_combout  & (!\control|aluOp [3] & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout ))) # (\ula|Mux9~3_combout  & (((!\control|aluOp [3] & 
// !\ulaIn2|ulaIn2MuxOut[4]~0_combout )) # (\ula|Mux14~3_combout ))) ) ) ) # ( !\ula|Mux22~3_combout  & ( \ula|ShiftRight1~9_combout  & ( (\ula|Mux9~3_combout  & \ula|Mux14~3_combout ) ) ) ) # ( \ula|Mux22~3_combout  & ( !\ula|ShiftRight1~9_combout  & ( 
// (\ula|Mux9~3_combout  & \ula|Mux14~3_combout ) ) ) ) # ( !\ula|Mux22~3_combout  & ( !\ula|ShiftRight1~9_combout  & ( (\ula|Mux9~3_combout  & \ula|Mux14~3_combout ) ) ) )

	.dataa(!\ula|Mux9~3_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\ula|Mux14~3_combout ),
	.datae(!\ula|Mux22~3_combout ),
	.dataf(!\ula|ShiftRight1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~4 .extended_lut = "off";
defparam \ula|Mux9~4 .lut_mask = 64'h005500550055C0D5;
defparam \ula|Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N6
cyclonev_lcell_comb \ula|Mux9~1 (
// Equation(s):
// \ula|Mux9~1_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftLeft0~41_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~37_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~22_combout )) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftLeft0~41_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftLeft0~30_combout ) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ula|ShiftLeft0~41_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~37_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~22_combout )) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ula|ShiftLeft0~41_combout  & ( (\ula|ShiftLeft0~30_combout  
// & \ulaIn2|ulaIn2MuxOut[3]~3_combout ) ) ) )

	.dataa(!\ula|ShiftLeft0~30_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\ula|ShiftLeft0~22_combout ),
	.datad(!\ula|ShiftLeft0~37_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.dataf(!\ula|ShiftLeft0~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~1 .extended_lut = "off";
defparam \ula|Mux9~1 .lut_mask = 64'h111103CFDDDD03CF;
defparam \ula|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N42
cyclonev_lcell_comb \ula|Mux9~5 (
// Equation(s):
// \ula|Mux9~5_combout  = ( \ula|Mux3~2_combout  & ( \ula|Mux9~1_combout  & ( (!\ula|Mux9~2_combout  & (!\ula|Mux3~0_combout  & !\ula|Mux9~4_combout )) ) ) ) # ( !\ula|Mux3~2_combout  & ( \ula|Mux9~1_combout  & ( !\ula|Mux9~4_combout  ) ) ) # ( 
// \ula|Mux3~2_combout  & ( !\ula|Mux9~1_combout  & ( (!\ula|Mux9~2_combout  & !\ula|Mux9~4_combout ) ) ) ) # ( !\ula|Mux3~2_combout  & ( !\ula|Mux9~1_combout  & ( !\ula|Mux9~4_combout  ) ) )

	.dataa(!\ula|Mux9~2_combout ),
	.datab(gnd),
	.datac(!\ula|Mux3~0_combout ),
	.datad(!\ula|Mux9~4_combout ),
	.datae(!\ula|Mux3~2_combout ),
	.dataf(!\ula|Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux9~5 .extended_lut = "off";
defparam \ula|Mux9~5 .lut_mask = 64'hFF00AA00FF00A000;
defparam \ula|Mux9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N15
cyclonev_lcell_comb \memToRegMux|memToRegOutput[22]~21 (
// Equation(s):
// \memToRegMux|memToRegOutput[22]~21_combout  = ( !\control|Decoder1~0_combout  & ( ((!\ula|Mux9~5_combout ) # (\ula|Mux9~0_combout )) # (\ula|Mux14~2_combout ) ) )

	.dataa(!\ula|Mux14~2_combout ),
	.datab(gnd),
	.datac(!\ula|Mux9~5_combout ),
	.datad(!\ula|Mux9~0_combout ),
	.datae(gnd),
	.dataf(!\control|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[22]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[22]~21 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[22]~21 .lut_mask = 64'hF5FFF5FF00000000;
defparam \memToRegMux|memToRegOutput[22]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N27
cyclonev_lcell_comb \ula|Mux3~3 (
// Equation(s):
// \ula|Mux3~3_combout  = (!\ula|Mux14~5_combout  & (\ula|Mux2~0_combout  & \ula|Add0~128_sumout ))

	.dataa(gnd),
	.datab(!\ula|Mux14~5_combout ),
	.datac(!\ula|Mux2~0_combout ),
	.datad(!\ula|Add0~128_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~3 .extended_lut = "off";
defparam \ula|Mux3~3 .lut_mask = 64'h000C000C000C000C;
defparam \ula|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N48
cyclonev_lcell_comb \ula|Mux3~12 (
// Equation(s):
// \ula|Mux3~12_combout  = ( \ula|Mux3~3_combout  & ( \ula|Mux3~11_combout  ) ) # ( !\ula|Mux3~3_combout  & ( \ula|Mux3~11_combout  & ( (\control|aluOp [3] & (\ula|Mux14~1_combout  & ((\ula|LessThan0~46_combout ) # (\ula|LessThan0~47_combout )))) ) ) ) # ( 
// \ula|Mux3~3_combout  & ( !\ula|Mux3~11_combout  ) ) # ( !\ula|Mux3~3_combout  & ( !\ula|Mux3~11_combout  ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|LessThan0~47_combout ),
	.datac(!\ula|Mux14~1_combout ),
	.datad(!\ula|LessThan0~46_combout ),
	.datae(!\ula|Mux3~3_combout ),
	.dataf(!\ula|Mux3~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux3~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux3~12 .extended_lut = "off";
defparam \ula|Mux3~12 .lut_mask = 64'hFFFFFFFF0105FFFF;
defparam \ula|Mux3~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N27
cyclonev_lcell_comb \regmem|regMemory~188feeder (
// Equation(s):
// \regmem|regMemory~188feeder_combout  = ( \ula|Mux3~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux3~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~188feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~188feeder .extended_lut = "off";
defparam \regmem|regMemory~188feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~188feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N29
dffeas \regmem|regMemory~188 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~188feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~188 .is_wysiwyg = "true";
defparam \regmem|regMemory~188 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N46
dffeas \regmem|regMemory~220 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux3~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~220 .is_wysiwyg = "true";
defparam \regmem|regMemory~220 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N31
dffeas \regmem|regMemory~252 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux3~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~252 .is_wysiwyg = "true";
defparam \regmem|regMemory~252 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N45
cyclonev_lcell_comb \regmem|regMemory~60feeder (
// Equation(s):
// \regmem|regMemory~60feeder_combout  = ( \ula|Mux3~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux3~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~60feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~60feeder .extended_lut = "off";
defparam \regmem|regMemory~60feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~60feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N46
dffeas \regmem|regMemory~60 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~60feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~60 .is_wysiwyg = "true";
defparam \regmem|regMemory~60 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N15
cyclonev_lcell_comb \regmem|regMemory~92feeder (
// Equation(s):
// \regmem|regMemory~92feeder_combout  = ( \ula|Mux3~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux3~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~92feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~92feeder .extended_lut = "off";
defparam \regmem|regMemory~92feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~92feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N16
dffeas \regmem|regMemory~92 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~92feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~92 .is_wysiwyg = "true";
defparam \regmem|regMemory~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N26
dffeas \regmem|regMemory~124 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux3~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~124 .is_wysiwyg = "true";
defparam \regmem|regMemory~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N26
dffeas \regmem|regMemory~28 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux3~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~28 .is_wysiwyg = "true";
defparam \regmem|regMemory~28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N24
cyclonev_lcell_comb \regmem|regMemory~1731 (
// Equation(s):
// \regmem|regMemory~1731_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~28_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~60_q ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~92_q )) # 
// (\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~124_q ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~60_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~92_q ),
	.datad(!\regmem|regMemory~124_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~28_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1731_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1731 .extended_lut = "on";
defparam \regmem|regMemory~1731 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \regmem|regMemory~1731 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N33
cyclonev_lcell_comb \regmem|regMemory~156feeder (
// Equation(s):
// \regmem|regMemory~156feeder_combout  = ( \ula|Mux3~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux3~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~156feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~156feeder .extended_lut = "off";
defparam \regmem|regMemory~156feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~156feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N35
dffeas \regmem|regMemory~156 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~156feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~156 .is_wysiwyg = "true";
defparam \regmem|regMemory~156 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N30
cyclonev_lcell_comb \regmem|regMemory~1196 (
// Equation(s):
// \regmem|regMemory~1196_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1731_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1731_combout  & ((\regmem|regMemory~156_q 
// ))) # (\regmem|regMemory~1731_combout  & (\regmem|regMemory~188_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1731_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1731_combout  & (\regmem|regMemory~220_q )) # (\regmem|regMemory~1731_combout  & ((\regmem|regMemory~252_q )))))) ) )

	.dataa(!\regmem|regMemory~188_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~220_q ),
	.datad(!\regmem|regMemory~252_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1731_combout ),
	.datag(!\regmem|regMemory~156_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1196 .extended_lut = "on";
defparam \regmem|regMemory~1196 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regmem|regMemory~1196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N51
cyclonev_lcell_comb \regmem|regMemory~572feeder (
// Equation(s):
// \regmem|regMemory~572feeder_combout  = ( \ula|Mux3~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux3~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~572feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~572feeder .extended_lut = "off";
defparam \regmem|regMemory~572feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~572feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N53
dffeas \regmem|regMemory~572 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~572feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~572 .is_wysiwyg = "true";
defparam \regmem|regMemory~572 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N30
cyclonev_lcell_comb \regmem|regMemory~604feeder (
// Equation(s):
// \regmem|regMemory~604feeder_combout  = ( \ula|Mux3~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux3~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~604feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~604feeder .extended_lut = "off";
defparam \regmem|regMemory~604feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~604feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N31
dffeas \regmem|regMemory~604 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~604feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~604 .is_wysiwyg = "true";
defparam \regmem|regMemory~604 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N38
dffeas \regmem|regMemory~636 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux3~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~636 .is_wysiwyg = "true";
defparam \regmem|regMemory~636 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N11
dffeas \regmem|regMemory~540 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux3~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~540 .is_wysiwyg = "true";
defparam \regmem|regMemory~540 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N36
cyclonev_lcell_comb \regmem|regMemory~1739 (
// Equation(s):
// \regmem|regMemory~1739_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction [16] & ((\regmem|regMemory~540_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~572_q ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & (\regmem|regMemory~604_q )) # (\intMem|instruction [16] & 
// ((\regmem|regMemory~636_q ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~572_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~604_q ),
	.datad(!\regmem|regMemory~636_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~540_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1739_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1739 .extended_lut = "on";
defparam \regmem|regMemory~1739 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \regmem|regMemory~1739 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N25
dffeas \regmem|regMemory~700 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux3~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~700 .is_wysiwyg = "true";
defparam \regmem|regMemory~700 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N39
cyclonev_lcell_comb \regmem|regMemory~732feeder (
// Equation(s):
// \regmem|regMemory~732feeder_combout  = ( \ula|Mux3~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux3~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~732feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~732feeder .extended_lut = "off";
defparam \regmem|regMemory~732feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~732feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N40
dffeas \regmem|regMemory~732 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~732feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~732 .is_wysiwyg = "true";
defparam \regmem|regMemory~732 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N44
dffeas \regmem|regMemory~764 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux3~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~764 .is_wysiwyg = "true";
defparam \regmem|regMemory~764 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N0
cyclonev_lcell_comb \regmem|regMemory~668feeder (
// Equation(s):
// \regmem|regMemory~668feeder_combout  = ( \ula|Mux3~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux3~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~668feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~668feeder .extended_lut = "off";
defparam \regmem|regMemory~668feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~668feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N1
dffeas \regmem|regMemory~668 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~668feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~668 .is_wysiwyg = "true";
defparam \regmem|regMemory~668 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N42
cyclonev_lcell_comb \regmem|regMemory~1204 (
// Equation(s):
// \regmem|regMemory~1204_combout  = ( !\intMem|instruction [17] & ( (!\regmem|regMemory~1739_combout  & (((\regmem|regMemory~668_q  & (\intMem|instruction[18]~DUPLICATE_q ))))) # (\regmem|regMemory~1739_combout  & ((((!\intMem|instruction[18]~DUPLICATE_q 
// ))) # (\regmem|regMemory~700_q ))) ) ) # ( \intMem|instruction [17] & ( (!\regmem|regMemory~1739_combout  & (((\regmem|regMemory~732_q  & (\intMem|instruction[18]~DUPLICATE_q ))))) # (\regmem|regMemory~1739_combout  & 
// ((((!\intMem|instruction[18]~DUPLICATE_q ) # (\regmem|regMemory~764_q ))))) ) )

	.dataa(!\regmem|regMemory~1739_combout ),
	.datab(!\regmem|regMemory~700_q ),
	.datac(!\regmem|regMemory~732_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~764_q ),
	.datag(!\regmem|regMemory~668_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1204 .extended_lut = "on";
defparam \regmem|regMemory~1204 .lut_mask = 64'h551B550A551B555F;
defparam \regmem|regMemory~1204 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N45
cyclonev_lcell_comb \regmem|regMemory~444feeder (
// Equation(s):
// \regmem|regMemory~444feeder_combout  = ( \ula|Mux3~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux3~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~444feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~444feeder .extended_lut = "off";
defparam \regmem|regMemory~444feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~444feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N46
dffeas \regmem|regMemory~444 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~444feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~444 .is_wysiwyg = "true";
defparam \regmem|regMemory~444 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N44
dffeas \regmem|regMemory~508 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux3~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~508 .is_wysiwyg = "true";
defparam \regmem|regMemory~508 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N33
cyclonev_lcell_comb \regmem|regMemory~476feeder (
// Equation(s):
// \regmem|regMemory~476feeder_combout  = ( \ula|Mux3~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux3~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~476feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~476feeder .extended_lut = "off";
defparam \regmem|regMemory~476feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~476feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N34
dffeas \regmem|regMemory~476 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~476feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~476 .is_wysiwyg = "true";
defparam \regmem|regMemory~476 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N15
cyclonev_lcell_comb \regmem|regMemory~380feeder (
// Equation(s):
// \regmem|regMemory~380feeder_combout  = ( \ula|Mux3~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux3~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~380feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~380feeder .extended_lut = "off";
defparam \regmem|regMemory~380feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~380feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N17
dffeas \regmem|regMemory~380 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~380feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~380 .is_wysiwyg = "true";
defparam \regmem|regMemory~380 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N48
cyclonev_lcell_comb \regmem|regMemory~348feeder (
// Equation(s):
// \regmem|regMemory~348feeder_combout  = ( \ula|Mux3~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux3~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~348feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~348feeder .extended_lut = "off";
defparam \regmem|regMemory~348feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~348feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N49
dffeas \regmem|regMemory~348 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~348feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~348 .is_wysiwyg = "true";
defparam \regmem|regMemory~348 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N33
cyclonev_lcell_comb \regmem|regMemory~316feeder (
// Equation(s):
// \regmem|regMemory~316feeder_combout  = ( \ula|Mux3~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux3~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~316feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~316feeder .extended_lut = "off";
defparam \regmem|regMemory~316feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~316feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N34
dffeas \regmem|regMemory~316 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~316feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~316 .is_wysiwyg = "true";
defparam \regmem|regMemory~316 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N17
dffeas \regmem|regMemory~284 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux3~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~284 .is_wysiwyg = "true";
defparam \regmem|regMemory~284 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N45
cyclonev_lcell_comb \regmem|regMemory~1735 (
// Equation(s):
// \regmem|regMemory~1735_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction [16] & (\regmem|regMemory~284_q )) # (\intMem|instruction [16] & ((\regmem|regMemory~316_q )))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & (((\regmem|regMemory~348_q )))) # (\intMem|instruction [16] & 
// (\regmem|regMemory~380_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction [16]))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~380_q ),
	.datac(!\regmem|regMemory~348_q ),
	.datad(!\intMem|instruction [16]),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~316_q ),
	.datag(!\regmem|regMemory~284_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1735_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1735 .extended_lut = "on";
defparam \regmem|regMemory~1735 .lut_mask = 64'h0A550A770AFF0A77;
defparam \regmem|regMemory~1735 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N3
cyclonev_lcell_comb \regmem|regMemory~412feeder (
// Equation(s):
// \regmem|regMemory~412feeder_combout  = ( \ula|Mux3~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux3~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~412feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~412feeder .extended_lut = "off";
defparam \regmem|regMemory~412feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~412feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N5
dffeas \regmem|regMemory~412 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~412feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~412 .is_wysiwyg = "true";
defparam \regmem|regMemory~412 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N42
cyclonev_lcell_comb \regmem|regMemory~1200 (
// Equation(s):
// \regmem|regMemory~1200_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1735_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1735_combout  & ((\regmem|regMemory~412_q ))) 
// # (\regmem|regMemory~1735_combout  & (\regmem|regMemory~444_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1735_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1735_combout  & ((\regmem|regMemory~476_q ))) # (\regmem|regMemory~1735_combout  & (\regmem|regMemory~508_q ))))) ) )

	.dataa(!\regmem|regMemory~444_q ),
	.datab(!\regmem|regMemory~508_q ),
	.datac(!\regmem|regMemory~476_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1735_combout ),
	.datag(!\regmem|regMemory~412_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1200 .extended_lut = "on";
defparam \regmem|regMemory~1200 .lut_mask = 64'h000F000FFF55FF33;
defparam \regmem|regMemory~1200 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N40
dffeas \regmem|regMemory~956 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux3~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~956 .is_wysiwyg = "true";
defparam \regmem|regMemory~956 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N9
cyclonev_lcell_comb \regmem|regMemory~988feeder (
// Equation(s):
// \regmem|regMemory~988feeder_combout  = ( \ula|Mux3~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux3~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~988feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~988feeder .extended_lut = "off";
defparam \regmem|regMemory~988feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~988feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N11
dffeas \regmem|regMemory~988 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~988feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~988 .is_wysiwyg = "true";
defparam \regmem|regMemory~988 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N25
dffeas \regmem|regMemory~1020 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux3~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~1020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~1020 .is_wysiwyg = "true";
defparam \regmem|regMemory~1020 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N19
dffeas \regmem|regMemory~892 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux3~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~892 .is_wysiwyg = "true";
defparam \regmem|regMemory~892 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N34
dffeas \regmem|regMemory~860 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux3~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~860 .is_wysiwyg = "true";
defparam \regmem|regMemory~860 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N26
dffeas \regmem|regMemory~828 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux3~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~828 .is_wysiwyg = "true";
defparam \regmem|regMemory~828 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N36
cyclonev_lcell_comb \regmem|regMemory~796feeder (
// Equation(s):
// \regmem|regMemory~796feeder_combout  = ( \ula|Mux3~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux3~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~796feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~796feeder .extended_lut = "off";
defparam \regmem|regMemory~796feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~796feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y1_N37
dffeas \regmem|regMemory~796 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~796feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~796 .is_wysiwyg = "true";
defparam \regmem|regMemory~796 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N18
cyclonev_lcell_comb \regmem|regMemory~1743 (
// Equation(s):
// \regmem|regMemory~1743_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~796_q )) # (\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~828_q )))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~860_q ))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~892_q ))))) # (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~892_q ),
	.datac(!\regmem|regMemory~860_q ),
	.datad(!\regmem|regMemory~828_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~796_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1743_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1743 .extended_lut = "on";
defparam \regmem|regMemory~1743 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regmem|regMemory~1743 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N59
dffeas \regmem|regMemory~924 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux3~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~924 .is_wysiwyg = "true";
defparam \regmem|regMemory~924 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N24
cyclonev_lcell_comb \regmem|regMemory~1208 (
// Equation(s):
// \regmem|regMemory~1208_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1743_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1743_combout  & ((\regmem|regMemory~924_q 
// ))) # (\regmem|regMemory~1743_combout  & (\regmem|regMemory~956_q ))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1743_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\regmem|regMemory~1743_combout  & (\regmem|regMemory~988_q )) # (\regmem|regMemory~1743_combout  & ((\regmem|regMemory~1020_q )))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~956_q ),
	.datac(!\regmem|regMemory~988_q ),
	.datad(!\regmem|regMemory~1020_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1743_combout ),
	.datag(!\regmem|regMemory~924_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1208 .extended_lut = "on";
defparam \regmem|regMemory~1208 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regmem|regMemory~1208 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N42
cyclonev_lcell_comb \regmem|regMemory~1212 (
// Equation(s):
// \regmem|regMemory~1212_combout  = ( \regmem|regMemory~1200_combout  & ( \regmem|regMemory~1208_combout  & ( ((!\intMem|instruction [20] & (\regmem|regMemory~1196_combout )) # (\intMem|instruction [20] & ((\regmem|regMemory~1204_combout )))) # 
// (\intMem|instruction [19]) ) ) ) # ( !\regmem|regMemory~1200_combout  & ( \regmem|regMemory~1208_combout  & ( (!\intMem|instruction [20] & (\regmem|regMemory~1196_combout  & ((!\intMem|instruction [19])))) # (\intMem|instruction [20] & 
// (((\intMem|instruction [19]) # (\regmem|regMemory~1204_combout )))) ) ) ) # ( \regmem|regMemory~1200_combout  & ( !\regmem|regMemory~1208_combout  & ( (!\intMem|instruction [20] & (((\intMem|instruction [19])) # (\regmem|regMemory~1196_combout ))) # 
// (\intMem|instruction [20] & (((\regmem|regMemory~1204_combout  & !\intMem|instruction [19])))) ) ) ) # ( !\regmem|regMemory~1200_combout  & ( !\regmem|regMemory~1208_combout  & ( (!\intMem|instruction [19] & ((!\intMem|instruction [20] & 
// (\regmem|regMemory~1196_combout )) # (\intMem|instruction [20] & ((\regmem|regMemory~1204_combout ))))) ) ) )

	.dataa(!\intMem|instruction [20]),
	.datab(!\regmem|regMemory~1196_combout ),
	.datac(!\regmem|regMemory~1204_combout ),
	.datad(!\intMem|instruction [19]),
	.datae(!\regmem|regMemory~1200_combout ),
	.dataf(!\regmem|regMemory~1208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1212 .extended_lut = "off";
defparam \regmem|regMemory~1212 .lut_mask = 64'h270027AA275527FF;
defparam \regmem|regMemory~1212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N57
cyclonev_lcell_comb \ulaIn1|Mux28~0 (
// Equation(s):
// \ulaIn1|Mux28~0_combout  = ( !\control|in1Mux [1] & ( \regmem|regMemory~1212_combout  & ( (!\control|in1Mux [0]) # (\intMem|instruction [15]) ) ) ) # ( !\control|in1Mux [1] & ( !\regmem|regMemory~1212_combout  & ( (\intMem|instruction [15] & 
// \control|in1Mux [0]) ) ) )

	.dataa(!\intMem|instruction [15]),
	.datab(gnd),
	.datac(!\control|in1Mux [0]),
	.datad(gnd),
	.datae(!\control|in1Mux [1]),
	.dataf(!\regmem|regMemory~1212_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux28~0 .extended_lut = "off";
defparam \ulaIn1|Mux28~0 .lut_mask = 64'h05050000F5F50000;
defparam \ulaIn1|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N18
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[28] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [28] = ( \ulaIn1|Mux28~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [28]) ) ) # ( !\ulaIn1|Mux28~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [28] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [28]),
	.datab(gnd),
	.datac(!\ulaIn1|Mux32~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[28] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[28] .lut_mask = 64'h505050505F5F5F5F;
defparam \ulaIn1|ulaIn1MuxOut[28] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N6
cyclonev_lcell_comb \ula|ShiftRight0~20 (
// Equation(s):
// \ula|ShiftRight0~20_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [29] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [28] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [27] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [26] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [27]),
	.datab(!\ulaIn1|ulaIn1MuxOut [28]),
	.datac(!\ulaIn1|ulaIn1MuxOut [29]),
	.datad(!\ulaIn1|ulaIn1MuxOut [26]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~20 .extended_lut = "off";
defparam \ula|ShiftRight0~20 .lut_mask = 64'h00FF555533330F0F;
defparam \ula|ShiftRight0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N33
cyclonev_lcell_comb \ula|ShiftRight1~9 (
// Equation(s):
// \ula|ShiftRight1~9_combout  = ( \ula|ShiftRight0~21_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftRight0~20_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight1~3_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) ) ) # ( !\ula|ShiftRight0~21_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|ShiftRight0~20_combout  & \ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (\ula|ShiftRight1~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) ) )

	.dataa(!\ula|ShiftRight1~3_combout ),
	.datab(!\ula|ShiftRight0~20_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~9 .extended_lut = "off";
defparam \ula|ShiftRight1~9 .lut_mask = 64'h05300530F530F530;
defparam \ula|ShiftRight1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N0
cyclonev_lcell_comb \ula|ShiftRight0~22 (
// Equation(s):
// \ula|ShiftRight0~22_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [21] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [20] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [19] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [18] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [21]),
	.datab(!\ulaIn1|ulaIn1MuxOut [18]),
	.datac(!\ulaIn1|ulaIn1MuxOut [19]),
	.datad(!\ulaIn1|ulaIn1MuxOut [20]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~22 .extended_lut = "off";
defparam \ula|ShiftRight0~22 .lut_mask = 64'h33330F0F00FF5555;
defparam \ula|ShiftRight0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N36
cyclonev_lcell_comb \ula|ShiftRight0~25 (
// Equation(s):
// \ula|ShiftRight0~25_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [13] & ( (\ulaIn2|ulaIn2MuxOut[1]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [11]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [13] & ( 
// (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [10]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [12])) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn1|ulaIn1MuxOut [13] & ( (\ulaIn1|ulaIn1MuxOut [11] & 
// !\ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn1|ulaIn1MuxOut [13] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [10]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut 
// [12])) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [12]),
	.datab(!\ulaIn1|ulaIn1MuxOut [11]),
	.datac(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [10]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~25 .extended_lut = "off";
defparam \ula|ShiftRight0~25 .lut_mask = 64'h05F5303005F53F3F;
defparam \ula|ShiftRight0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N18
cyclonev_lcell_comb \ula|ShiftRight0~24 (
// Equation(s):
// \ula|ShiftRight0~24_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [9] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [8] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [7] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [6] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [6]),
	.datab(!\ulaIn1|ulaIn1MuxOut [8]),
	.datac(!\ulaIn1|ulaIn1MuxOut [9]),
	.datad(!\ulaIn1|ulaIn1MuxOut [7]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~24 .extended_lut = "off";
defparam \ula|ShiftRight0~24 .lut_mask = 64'h555500FF33330F0F;
defparam \ula|ShiftRight0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N48
cyclonev_lcell_comb \ula|Mux25~1 (
// Equation(s):
// \ula|Mux25~1_combout  = ( \ula|ShiftRight0~26_combout  & ( \ula|ShiftRight0~24_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~25_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (\ula|ShiftRight0~22_combout ))) ) ) ) # ( !\ula|ShiftRight0~26_combout  & ( \ula|ShiftRight0~24_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~25_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~22_combout )))) ) ) ) # ( \ula|ShiftRight0~26_combout  & ( !\ula|ShiftRight0~24_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~25_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (\ula|ShiftRight0~22_combout )))) ) ) ) # ( !\ula|ShiftRight0~26_combout  & ( !\ula|ShiftRight0~24_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~25_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~22_combout )))) ) ) )

	.dataa(!\ula|ShiftRight0~22_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datac(!\ula|ShiftRight0~25_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(!\ula|ShiftRight0~26_combout ),
	.dataf(!\ula|ShiftRight0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux25~1 .extended_lut = "off";
defparam \ula|Mux25~1 .lut_mask = 64'h031103DDCF11CFDD;
defparam \ula|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N57
cyclonev_lcell_comb \ula|Mux25~0 (
// Equation(s):
// \ula|Mux25~0_combout  = ( \ula|Mux28~1_combout  & ( \ula|ShiftLeft0~15_combout  & ( (\ula|Mux28~0_combout ) # (\ula|ShiftRight0~36_combout ) ) ) ) # ( !\ula|Mux28~1_combout  & ( \ula|ShiftLeft0~15_combout  & ( (\ula|Mux28~0_combout  & \ulaIn1|ulaIn1MuxOut 
// [31]) ) ) ) # ( \ula|Mux28~1_combout  & ( !\ula|ShiftLeft0~15_combout  & ( (\ula|ShiftRight0~36_combout  & !\ula|Mux28~0_combout ) ) ) ) # ( !\ula|Mux28~1_combout  & ( !\ula|ShiftLeft0~15_combout  & ( (\ula|Mux28~0_combout  & \ulaIn1|ulaIn1MuxOut [31]) ) 
// ) )

	.dataa(gnd),
	.datab(!\ula|ShiftRight0~36_combout ),
	.datac(!\ula|Mux28~0_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(!\ula|Mux28~1_combout ),
	.dataf(!\ula|ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux25~0 .extended_lut = "off";
defparam \ula|Mux25~0 .lut_mask = 64'h000F3030000F3F3F;
defparam \ula|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N18
cyclonev_lcell_comb \ula|Mux25~2 (
// Equation(s):
// \ula|Mux25~2_combout  = ( \ula|Mux28~2_combout  & ( \ula|Mux25~0_combout  & ( (!\ula|Mux28~6_combout  & ((\ula|Add0~30_sumout ))) # (\ula|Mux28~6_combout  & (\ula|ShiftRight1~9_combout )) ) ) ) # ( !\ula|Mux28~2_combout  & ( \ula|Mux25~0_combout  & ( 
// (!\ula|Mux28~6_combout ) # (\ula|Mux25~1_combout ) ) ) ) # ( \ula|Mux28~2_combout  & ( !\ula|Mux25~0_combout  & ( (!\ula|Mux28~6_combout  & ((\ula|Add0~30_sumout ))) # (\ula|Mux28~6_combout  & (\ula|ShiftRight1~9_combout )) ) ) ) # ( !\ula|Mux28~2_combout 
//  & ( !\ula|Mux25~0_combout  & ( (\ula|Mux25~1_combout  & \ula|Mux28~6_combout ) ) ) )

	.dataa(!\ula|ShiftRight1~9_combout ),
	.datab(!\ula|Add0~30_sumout ),
	.datac(!\ula|Mux25~1_combout ),
	.datad(!\ula|Mux28~6_combout ),
	.datae(!\ula|Mux28~2_combout ),
	.dataf(!\ula|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux25~2 .extended_lut = "off";
defparam \ula|Mux25~2 .lut_mask = 64'h000F3355FF0F3355;
defparam \ula|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N45
cyclonev_lcell_comb \ula|Mux25~3 (
// Equation(s):
// \ula|Mux25~3_combout  = ( \ula|Mux25~4_combout  & ( (\control|aluOp [3]) # (\ula|Mux25~2_combout ) ) ) # ( !\ula|Mux25~4_combout  & ( (\ula|Mux25~2_combout  & !\control|aluOp [3]) ) )

	.dataa(!\ula|Mux25~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\ula|Mux25~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux25~3 .extended_lut = "off";
defparam \ula|Mux25~3 .lut_mask = 64'h5500550055FF55FF;
defparam \ula|Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N20
dffeas \regmem|regMemory~742 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux25~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~742 .is_wysiwyg = "true";
defparam \regmem|regMemory~742 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N28
dffeas \regmem|regMemory~678 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux25~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~678 .is_wysiwyg = "true";
defparam \regmem|regMemory~678 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N22
dffeas \regmem|regMemory~710 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux25~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~710 .is_wysiwyg = "true";
defparam \regmem|regMemory~710 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N14
dffeas \regmem|regMemory~582 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux25~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~582 .is_wysiwyg = "true";
defparam \regmem|regMemory~582 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N52
dffeas \regmem|regMemory~614 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux25~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~614 .is_wysiwyg = "true";
defparam \regmem|regMemory~614 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N12
cyclonev_lcell_comb \regmem|regMemory~550feeder (
// Equation(s):
// \regmem|regMemory~550feeder_combout  = \ula|Mux25~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux25~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~550feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~550feeder .extended_lut = "off";
defparam \regmem|regMemory~550feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory~550feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N13
dffeas \regmem|regMemory~550 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~550feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~550 .is_wysiwyg = "true";
defparam \regmem|regMemory~550 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N11
dffeas \regmem|regMemory~518 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux25~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~518 .is_wysiwyg = "true";
defparam \regmem|regMemory~518 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N30
cyclonev_lcell_comb \regmem|regMemory~1915 (
// Equation(s):
// \regmem|regMemory~1915_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[16]~DUPLICATE_q  & (!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory~518_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & ((((\regmem|regMemory~550_q ))) # 
// (\intMem|instruction[18]~DUPLICATE_q ))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[16]~DUPLICATE_q  & (!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory~582_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// ((((\regmem|regMemory~614_q ))) # (\intMem|instruction[18]~DUPLICATE_q ))) ) )

	.dataa(!\intMem|instruction[16]~DUPLICATE_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~582_q ),
	.datad(!\regmem|regMemory~614_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~550_q ),
	.datag(!\regmem|regMemory~518_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1915_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1915 .extended_lut = "on";
defparam \regmem|regMemory~1915 .lut_mask = 64'h1919195D5D5D195D;
defparam \regmem|regMemory~1915 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N39
cyclonev_lcell_comb \regmem|regMemory~646feeder (
// Equation(s):
// \regmem|regMemory~646feeder_combout  = ( \ula|Mux25~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~646feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~646feeder .extended_lut = "off";
defparam \regmem|regMemory~646feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~646feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N40
dffeas \regmem|regMemory~646 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~646feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~646 .is_wysiwyg = "true";
defparam \regmem|regMemory~646 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N18
cyclonev_lcell_comb \regmem|regMemory~1391 (
// Equation(s):
// \regmem|regMemory~1391_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1915_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1915_combout  & ((\regmem|regMemory~646_q ))) 
// # (\regmem|regMemory~1915_combout  & (\regmem|regMemory~678_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1915_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1915_combout  & ((\regmem|regMemory~710_q ))) # (\regmem|regMemory~1915_combout  & (\regmem|regMemory~742_q ))))) ) )

	.dataa(!\regmem|regMemory~742_q ),
	.datab(!\regmem|regMemory~678_q ),
	.datac(!\regmem|regMemory~710_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1915_combout ),
	.datag(!\regmem|regMemory~646_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1391_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1391 .extended_lut = "on";
defparam \regmem|regMemory~1391 .lut_mask = 64'h000F000FFF33FF55;
defparam \regmem|regMemory~1391 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N20
dffeas \regmem|regMemory~422 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux25~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~422 .is_wysiwyg = "true";
defparam \regmem|regMemory~422 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N8
dffeas \regmem|regMemory~486 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux25~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~486 .is_wysiwyg = "true";
defparam \regmem|regMemory~486 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N37
dffeas \regmem|regMemory~454 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux25~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~454 .is_wysiwyg = "true";
defparam \regmem|regMemory~454 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N50
dffeas \regmem|regMemory~358 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux25~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~358 .is_wysiwyg = "true";
defparam \regmem|regMemory~358 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N30
cyclonev_lcell_comb \regmem|regMemory~294feeder (
// Equation(s):
// \regmem|regMemory~294feeder_combout  = \ula|Mux25~3_combout 

	.dataa(gnd),
	.datab(!\ula|Mux25~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~294feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~294feeder .extended_lut = "off";
defparam \regmem|regMemory~294feeder .lut_mask = 64'h3333333333333333;
defparam \regmem|regMemory~294feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N32
dffeas \regmem|regMemory~294 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~294feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~294 .is_wysiwyg = "true";
defparam \regmem|regMemory~294 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N21
cyclonev_lcell_comb \regmem|regMemory~326feeder (
// Equation(s):
// \regmem|regMemory~326feeder_combout  = \ula|Mux25~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux25~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~326feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~326feeder .extended_lut = "off";
defparam \regmem|regMemory~326feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory~326feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N23
dffeas \regmem|regMemory~326 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~326feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~326 .is_wysiwyg = "true";
defparam \regmem|regMemory~326 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N51
cyclonev_lcell_comb \regmem|regMemory~262feeder (
// Equation(s):
// \regmem|regMemory~262feeder_combout  = ( \ula|Mux25~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~262feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~262feeder .extended_lut = "off";
defparam \regmem|regMemory~262feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~262feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N52
dffeas \regmem|regMemory~262 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~262feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~262 .is_wysiwyg = "true";
defparam \regmem|regMemory~262 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N48
cyclonev_lcell_comb \regmem|regMemory~1911 (
// Equation(s):
// \regmem|regMemory~1911_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~262_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory~294_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & 
// ((\regmem|regMemory~326_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~358_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~358_q ),
	.datab(!\regmem|regMemory~294_q ),
	.datac(!\regmem|regMemory~326_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~262_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1911_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1911 .extended_lut = "on";
defparam \regmem|regMemory~1911 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regmem|regMemory~1911 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N30
cyclonev_lcell_comb \regmem|regMemory~390feeder (
// Equation(s):
// \regmem|regMemory~390feeder_combout  = \ula|Mux25~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux25~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~390feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~390feeder .extended_lut = "off";
defparam \regmem|regMemory~390feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory~390feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N31
dffeas \regmem|regMemory~390 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~390feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~390 .is_wysiwyg = "true";
defparam \regmem|regMemory~390 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N6
cyclonev_lcell_comb \regmem|regMemory~1387 (
// Equation(s):
// \regmem|regMemory~1387_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1911_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1911_combout  & ((\regmem|regMemory~390_q ))) 
// # (\regmem|regMemory~1911_combout  & (\regmem|regMemory~422_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1911_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1911_combout  & ((\regmem|regMemory~454_q ))) # (\regmem|regMemory~1911_combout  & (\regmem|regMemory~486_q ))))) ) )

	.dataa(!\regmem|regMemory~422_q ),
	.datab(!\regmem|regMemory~486_q ),
	.datac(!\regmem|regMemory~454_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1911_combout ),
	.datag(!\regmem|regMemory~390_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1387_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1387 .extended_lut = "on";
defparam \regmem|regMemory~1387 .lut_mask = 64'h000F000FFF55FF33;
defparam \regmem|regMemory~1387 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N38
dffeas \regmem|regMemory~998 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux25~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~998 .is_wysiwyg = "true";
defparam \regmem|regMemory~998 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N29
dffeas \regmem|regMemory~966 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux25~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~966 .is_wysiwyg = "true";
defparam \regmem|regMemory~966 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N36
cyclonev_lcell_comb \regmem|regMemory~934feeder (
// Equation(s):
// \regmem|regMemory~934feeder_combout  = \ula|Mux25~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ula|Mux25~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~934feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~934feeder .extended_lut = "off";
defparam \regmem|regMemory~934feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \regmem|regMemory~934feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N38
dffeas \regmem|regMemory~934 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~934feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~934 .is_wysiwyg = "true";
defparam \regmem|regMemory~934 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N15
cyclonev_lcell_comb \regmem|regMemory~806feeder (
// Equation(s):
// \regmem|regMemory~806feeder_combout  = ( \ula|Mux25~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~806feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~806feeder .extended_lut = "off";
defparam \regmem|regMemory~806feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~806feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N17
dffeas \regmem|regMemory~806 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~806feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~806 .is_wysiwyg = "true";
defparam \regmem|regMemory~806 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N22
dffeas \regmem|regMemory~838 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux25~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~838 .is_wysiwyg = "true";
defparam \regmem|regMemory~838 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N19
dffeas \regmem|regMemory~870 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux25~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~870 .is_wysiwyg = "true";
defparam \regmem|regMemory~870 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N1
dffeas \regmem|regMemory~774 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux25~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~774 .is_wysiwyg = "true";
defparam \regmem|regMemory~774 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N18
cyclonev_lcell_comb \regmem|regMemory~1919 (
// Equation(s):
// \regmem|regMemory~1919_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~774_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory~806_q ))))) # (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory~838_q )) # (\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~870_q )))))) # (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~806_q ),
	.datac(!\regmem|regMemory~838_q ),
	.datad(!\regmem|regMemory~870_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~774_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1919_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1919 .extended_lut = "on";
defparam \regmem|regMemory~1919 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regmem|regMemory~1919 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N14
dffeas \regmem|regMemory~902 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux25~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~902 .is_wysiwyg = "true";
defparam \regmem|regMemory~902 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N36
cyclonev_lcell_comb \regmem|regMemory~1395 (
// Equation(s):
// \regmem|regMemory~1395_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1919_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1919_combout  & 
// (\regmem|regMemory~902_q )) # (\regmem|regMemory~1919_combout  & ((\regmem|regMemory~934_q )))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1919_combout ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1919_combout  & ((\regmem|regMemory~966_q ))) # (\regmem|regMemory~1919_combout  & (\regmem|regMemory~998_q ))))) ) )

	.dataa(!\regmem|regMemory~998_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~966_q ),
	.datad(!\regmem|regMemory~934_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1919_combout ),
	.datag(!\regmem|regMemory~902_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1395_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1395 .extended_lut = "on";
defparam \regmem|regMemory~1395 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regmem|regMemory~1395 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N24
cyclonev_lcell_comb \regmem|regMemory~230feeder (
// Equation(s):
// \regmem|regMemory~230feeder_combout  = ( \ula|Mux25~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~230feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~230feeder .extended_lut = "off";
defparam \regmem|regMemory~230feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~230feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N25
dffeas \regmem|regMemory~230 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~230feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~230 .is_wysiwyg = "true";
defparam \regmem|regMemory~230 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N57
cyclonev_lcell_comb \regmem|regMemory~198feeder (
// Equation(s):
// \regmem|regMemory~198feeder_combout  = ( \ula|Mux25~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~198feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~198feeder .extended_lut = "off";
defparam \regmem|regMemory~198feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~198feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N58
dffeas \regmem|regMemory~198 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~198feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~198 .is_wysiwyg = "true";
defparam \regmem|regMemory~198 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N18
cyclonev_lcell_comb \regmem|regMemory~166feeder (
// Equation(s):
// \regmem|regMemory~166feeder_combout  = ( \ula|Mux25~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~166feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~166feeder .extended_lut = "off";
defparam \regmem|regMemory~166feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~166feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N19
dffeas \regmem|regMemory~166 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~166feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~166 .is_wysiwyg = "true";
defparam \regmem|regMemory~166 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N17
dffeas \regmem|regMemory~102 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux25~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~102 .is_wysiwyg = "true";
defparam \regmem|regMemory~102 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N30
cyclonev_lcell_comb \regmem|regMemory~70feeder (
// Equation(s):
// \regmem|regMemory~70feeder_combout  = ( \ula|Mux25~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~70feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~70feeder .extended_lut = "off";
defparam \regmem|regMemory~70feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~70feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N31
dffeas \regmem|regMemory~70 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~70feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~70 .is_wysiwyg = "true";
defparam \regmem|regMemory~70 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N34
dffeas \regmem|regMemory~38 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux25~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~38 .is_wysiwyg = "true";
defparam \regmem|regMemory~38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N21
cyclonev_lcell_comb \regmem|regMemory~6feeder (
// Equation(s):
// \regmem|regMemory~6feeder_combout  = ( \ula|Mux25~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~6feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~6feeder .extended_lut = "off";
defparam \regmem|regMemory~6feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~6feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N22
dffeas \regmem|regMemory~6 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~6 .is_wysiwyg = "true";
defparam \regmem|regMemory~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N6
cyclonev_lcell_comb \regmem|regMemory~1907 (
// Equation(s):
// \regmem|regMemory~1907_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction [16] & (((\regmem|regMemory~6_q  & ((!\intMem|instruction[18]~DUPLICATE_q )))))) # (\intMem|instruction [16] & ((((\intMem|instruction[18]~DUPLICATE_q ) # 
// (\regmem|regMemory~38_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction [16] & (((\regmem|regMemory~70_q  & ((!\intMem|instruction[18]~DUPLICATE_q )))))) # (\intMem|instruction [16] & ((((\intMem|instruction[18]~DUPLICATE_q 
// ))) # (\regmem|regMemory~102_q ))) ) )

	.dataa(!\intMem|instruction [16]),
	.datab(!\regmem|regMemory~102_q ),
	.datac(!\regmem|regMemory~70_q ),
	.datad(!\regmem|regMemory~38_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1907_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1907 .extended_lut = "on";
defparam \regmem|regMemory~1907 .lut_mask = 64'h0A5F1B1B55555555;
defparam \regmem|regMemory~1907 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N48
cyclonev_lcell_comb \regmem|regMemory~134feeder (
// Equation(s):
// \regmem|regMemory~134feeder_combout  = ( \ula|Mux25~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~134feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~134feeder .extended_lut = "off";
defparam \regmem|regMemory~134feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~134feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N49
dffeas \regmem|regMemory~134 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~134feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~134 .is_wysiwyg = "true";
defparam \regmem|regMemory~134 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N30
cyclonev_lcell_comb \regmem|regMemory~1383 (
// Equation(s):
// \regmem|regMemory~1383_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1907_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1907_combout  & 
// (\regmem|regMemory~134_q )) # (\regmem|regMemory~1907_combout  & ((\regmem|regMemory~166_q )))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1907_combout ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1907_combout  & ((\regmem|regMemory~198_q ))) # (\regmem|regMemory~1907_combout  & (\regmem|regMemory~230_q ))))) ) )

	.dataa(!\regmem|regMemory~230_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~198_q ),
	.datad(!\regmem|regMemory~166_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1907_combout ),
	.datag(!\regmem|regMemory~134_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1383_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1383 .extended_lut = "on";
defparam \regmem|regMemory~1383 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regmem|regMemory~1383 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N42
cyclonev_lcell_comb \regmem|regMemory~1399 (
// Equation(s):
// \regmem|regMemory~1399_combout  = ( \regmem|regMemory~1395_combout  & ( \regmem|regMemory~1383_combout  & ( (!\intMem|instruction[20]~DUPLICATE_q  & ((!\intMem|instruction [19]) # ((\regmem|regMemory~1387_combout )))) # 
// (\intMem|instruction[20]~DUPLICATE_q  & (((\regmem|regMemory~1391_combout )) # (\intMem|instruction [19]))) ) ) ) # ( !\regmem|regMemory~1395_combout  & ( \regmem|regMemory~1383_combout  & ( (!\intMem|instruction[20]~DUPLICATE_q  & ((!\intMem|instruction 
// [19]) # ((\regmem|regMemory~1387_combout )))) # (\intMem|instruction[20]~DUPLICATE_q  & (!\intMem|instruction [19] & (\regmem|regMemory~1391_combout ))) ) ) ) # ( \regmem|regMemory~1395_combout  & ( !\regmem|regMemory~1383_combout  & ( 
// (!\intMem|instruction[20]~DUPLICATE_q  & (\intMem|instruction [19] & ((\regmem|regMemory~1387_combout )))) # (\intMem|instruction[20]~DUPLICATE_q  & (((\regmem|regMemory~1391_combout )) # (\intMem|instruction [19]))) ) ) ) # ( 
// !\regmem|regMemory~1395_combout  & ( !\regmem|regMemory~1383_combout  & ( (!\intMem|instruction[20]~DUPLICATE_q  & (\intMem|instruction [19] & ((\regmem|regMemory~1387_combout )))) # (\intMem|instruction[20]~DUPLICATE_q  & (!\intMem|instruction [19] & 
// (\regmem|regMemory~1391_combout ))) ) ) )

	.dataa(!\intMem|instruction[20]~DUPLICATE_q ),
	.datab(!\intMem|instruction [19]),
	.datac(!\regmem|regMemory~1391_combout ),
	.datad(!\regmem|regMemory~1387_combout ),
	.datae(!\regmem|regMemory~1395_combout ),
	.dataf(!\regmem|regMemory~1383_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1399_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1399 .extended_lut = "off";
defparam \regmem|regMemory~1399 .lut_mask = 64'h042615378CAE9DBF;
defparam \regmem|regMemory~1399 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N27
cyclonev_lcell_comb \ulaIn1|Mux6~0 (
// Equation(s):
// \ulaIn1|Mux6~0_combout  = ( \regmem|regMemory~1399_combout  & ( ((!\control|in1Mux [0] & !\control|in1Mux [1])) # (\intMem|instruction [6]) ) ) # ( !\regmem|regMemory~1399_combout  & ( (\intMem|instruction [6] & ((\control|in1Mux [1]) # (\control|in1Mux 
// [0]))) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction [6]),
	.datac(!\control|in1Mux [0]),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory~1399_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux6~0 .extended_lut = "off";
defparam \ulaIn1|Mux6~0 .lut_mask = 64'h03330333F333F333;
defparam \ulaIn1|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N24
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[6] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [6] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux6~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|ulaIn1MuxOut [6] ) )

	.dataa(!\ulaIn1|Mux6~0_combout ),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[6] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[6] .lut_mask = 64'h0F0F0F0F55555555;
defparam \ulaIn1|ulaIn1MuxOut[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N3
cyclonev_lcell_comb \ula|ShiftLeft0~20 (
// Equation(s):
// \ula|ShiftLeft0~20_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [6] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [8] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [7] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [9] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [6]),
	.datab(!\ulaIn1|ulaIn1MuxOut [8]),
	.datac(!\ulaIn1|ulaIn1MuxOut [9]),
	.datad(!\ulaIn1|ulaIn1MuxOut [7]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~20 .extended_lut = "off";
defparam \ula|ShiftLeft0~20 .lut_mask = 64'h0F0F00FF33335555;
defparam \ula|ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N51
cyclonev_lcell_comb \ula|Mux10~1 (
// Equation(s):
// \ula|Mux10~1_combout  = ( \ula|ShiftLeft0~28_combout  & ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~36_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~20_combout ))) ) ) ) # ( 
// !\ula|ShiftLeft0~28_combout  & ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~36_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~20_combout ))) ) ) ) # ( \ula|ShiftLeft0~28_combout  & 
// ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftLeft0~40_combout ) ) ) ) # ( !\ula|ShiftLeft0~28_combout  & ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( (\ula|ShiftLeft0~40_combout  & 
// !\ulaIn2|ulaIn2MuxOut[3]~3_combout ) ) ) )

	.dataa(!\ula|ShiftLeft0~40_combout ),
	.datab(!\ula|ShiftLeft0~36_combout ),
	.datac(!\ula|ShiftLeft0~20_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(!\ula|ShiftLeft0~28_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux10~1 .extended_lut = "off";
defparam \ula|Mux10~1 .lut_mask = 64'h550055FF330F330F;
defparam \ula|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N57
cyclonev_lcell_comb \ula|ShiftLeft0~13 (
// Equation(s):
// \ula|ShiftLeft0~13_combout  = ( \ula|ShiftLeft0~7_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftLeft0~12_combout ))) ) ) # ( !\ula|ShiftLeft0~7_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (\ula|ShiftLeft0~12_combout  & !\ulaIn2|ulaIn2MuxOut[2]~4_combout )) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\ula|ShiftLeft0~12_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~13 .extended_lut = "off";
defparam \ula|ShiftLeft0~13 .lut_mask = 64'h202020202A2A2A2A;
defparam \ula|ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N33
cyclonev_lcell_comb \ula|Mux10~2 (
// Equation(s):
// \ula|Mux10~2_combout  = ( \ula|ShiftLeft0~13_combout  & ( \ula|ShiftLeft0~5_combout  & ( (!\control|aluOp [0] & ((!\control|aluOp [1] & (\ulaIn2|ulaIn2MuxOut[4]~0_combout )) # (\control|aluOp [1] & ((\ulaIn1|ulaIn1MuxOut [31]))))) # (\control|aluOp [0] & 
// (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\control|aluOp [1]))) ) ) ) # ( !\ula|ShiftLeft0~13_combout  & ( \ula|ShiftLeft0~5_combout  & ( (!\control|aluOp [0] & (\control|aluOp [1] & \ulaIn1|ulaIn1MuxOut [31])) ) ) ) # ( \ula|ShiftLeft0~13_combout  & ( 
// !\ula|ShiftLeft0~5_combout  & ( (!\control|aluOp [0] & (\control|aluOp [1] & \ulaIn1|ulaIn1MuxOut [31])) ) ) ) # ( !\ula|ShiftLeft0~13_combout  & ( !\ula|ShiftLeft0~5_combout  & ( (!\control|aluOp [0] & (\control|aluOp [1] & \ulaIn1|ulaIn1MuxOut [31])) ) 
// ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\control|aluOp [1]),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(!\ula|ShiftLeft0~13_combout ),
	.dataf(!\ula|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux10~2 .extended_lut = "off";
defparam \ula|Mux10~2 .lut_mask = 64'h000A000A000A212B;
defparam \ula|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N30
cyclonev_lcell_comb \ula|ShiftRight0~13 (
// Equation(s):
// \ula|ShiftRight0~13_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [22] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [23])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [24]))) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [22] & ( (\ulaIn2|ulaIn2MuxOut[0]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [21]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [22] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & 
// (\ulaIn1|ulaIn1MuxOut [23])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [24]))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [22] & ( (\ulaIn1|ulaIn1MuxOut [21] & !\ulaIn2|ulaIn2MuxOut[0]~2_combout ) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [23]),
	.datab(!\ulaIn1|ulaIn1MuxOut [21]),
	.datac(!\ulaIn1|ulaIn1MuxOut [24]),
	.datad(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~13 .extended_lut = "off";
defparam \ula|ShiftRight0~13 .lut_mask = 64'h3300550F33FF550F;
defparam \ula|ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N42
cyclonev_lcell_comb \ula|ShiftRight1~8 (
// Equation(s):
// \ula|ShiftRight1~8_combout  = ( \ula|ShiftRight0~13_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ula|ShiftRight1~1_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|ShiftRight0~12_combout  & 
// !\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) # ( !\ula|ShiftRight0~13_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight1~1_combout  & ((\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (((\ula|ShiftRight0~12_combout  & !\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ula|ShiftRight1~1_combout ),
	.datac(!\ula|ShiftRight0~12_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~8 .extended_lut = "off";
defparam \ula|ShiftRight1~8 .lut_mask = 64'h05220522AF22AF22;
defparam \ula|ShiftRight1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N30
cyclonev_lcell_comb \ula|Mux10~6 (
// Equation(s):
// \ula|Mux10~6_combout  = ( !\control|aluOp [2] & ( (\control|aluOp [3] & ((!\control|aluOp [0] & ((!\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [21] & \ulaIn2|ulaIn2MuxOut[21]~19_combout )) # (\control|aluOp [1] & (!\ulaIn1|ulaIn1MuxOut [21] $ 
// (!\ulaIn2|ulaIn2MuxOut[21]~19_combout ))))) # (\control|aluOp [0] & (!\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [21] & !\ulaIn2|ulaIn2MuxOut[21]~19_combout ))))))) ) ) # ( \control|aluOp [2] & ( (!\control|aluOp [0] & (\control|aluOp [1] & 
// (\ulaIn1|ulaIn1MuxOut [5] & (\control|aluOp [3])))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [1]),
	.datac(!\ulaIn1|ulaIn1MuxOut [5]),
	.datad(!\control|aluOp [3]),
	.datae(!\control|aluOp [2]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[21]~19_combout ),
	.datag(!\ulaIn1|ulaIn1MuxOut [21]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux10~6 .extended_lut = "on";
defparam \ula|Mux10~6 .lut_mask = 64'h00160002006C0002;
defparam \ula|Mux10~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N57
cyclonev_lcell_comb \ula|Mux10~3 (
// Equation(s):
// \ula|Mux10~3_combout  = ( \control|aluOp [3] & ( !\ula|Mux10~6_combout  ) ) # ( !\control|aluOp [3] & ( (!\ula|Mux10~6_combout  & ((!\ula|Mux22~3_combout ) # ((!\ula|ShiftRight1~8_combout ) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout )))) ) )

	.dataa(!\ula|Mux22~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\ula|ShiftRight1~8_combout ),
	.datad(!\ula|Mux10~6_combout ),
	.datae(gnd),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux10~3 .extended_lut = "off";
defparam \ula|Mux10~3 .lut_mask = 64'hFB00FB00FF00FF00;
defparam \ula|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N30
cyclonev_lcell_comb \ula|Mux10~4 (
// Equation(s):
// \ula|Mux10~4_combout  = ( \ula|Mux10~3_combout  & ( (!\ula|Mux3~2_combout ) # ((!\ula|Mux10~2_combout  & ((!\ula|Mux10~1_combout ) # (!\ula|Mux3~0_combout )))) ) )

	.dataa(!\ula|Mux3~2_combout ),
	.datab(!\ula|Mux10~1_combout ),
	.datac(!\ula|Mux3~0_combout ),
	.datad(!\ula|Mux10~2_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux10~4 .extended_lut = "off";
defparam \ula|Mux10~4 .lut_mask = 64'h00000000FEAAFEAA;
defparam \ula|Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N12
cyclonev_lcell_comb \memToRegMux|memToRegOutput[21]~20 (
// Equation(s):
// \memToRegMux|memToRegOutput[21]~20_combout  = ( \ula|Mux14~2_combout  & ( !\control|Decoder1~0_combout  ) ) # ( !\ula|Mux14~2_combout  & ( (!\control|Decoder1~0_combout  & ((!\ula|Mux10~4_combout ) # (\ula|Mux10~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\ula|Mux10~4_combout ),
	.datac(!\control|Decoder1~0_combout ),
	.datad(!\ula|Mux10~0_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[21]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[21]~20 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[21]~20 .lut_mask = 64'hC0F0C0F0F0F0F0F0;
defparam \memToRegMux|memToRegOutput[21]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N15
cyclonev_lcell_comb \ula|ShiftRight0~0 (
// Equation(s):
// \ula|ShiftRight0~0_combout  = ( \ulaIn1|ulaIn1MuxOut [22] & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [23]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [22] & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( 
// (\ulaIn1|ulaIn1MuxOut [23] & \ulaIn2|ulaIn2MuxOut[0]~2_combout ) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [22] & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [20]))) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & 
// (\ulaIn1|ulaIn1MuxOut [21])) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [22] & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [20]))) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [21])) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [21]),
	.datab(!\ulaIn1|ulaIn1MuxOut [23]),
	.datac(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [20]),
	.datae(!\ulaIn1|ulaIn1MuxOut [22]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~0 .extended_lut = "off";
defparam \ula|ShiftRight0~0 .lut_mask = 64'h05F505F50303F3F3;
defparam \ula|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N54
cyclonev_lcell_comb \ula|ShiftRight0~34 (
// Equation(s):
// \ula|ShiftRight0~34_combout  = ( \ula|ShiftRight0~2_combout  & ( \ula|ShiftRight0~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~3_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (\ulaIn1|ulaIn1MuxOut [31]))) ) ) ) # ( !\ula|ShiftRight0~2_combout  & ( \ula|ShiftRight0~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~3_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ulaIn1|ulaIn1MuxOut [31])))) ) ) ) # ( \ula|ShiftRight0~2_combout  & ( !\ula|ShiftRight0~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  
// & (((\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~3_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ulaIn1|ulaIn1MuxOut [31])))) ) ) ) # ( 
// !\ula|ShiftRight0~2_combout  & ( !\ula|ShiftRight0~0_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~3_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ulaIn1|ulaIn1MuxOut [31])))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|ShiftRight0~3_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(!\ula|ShiftRight0~2_combout ),
	.dataf(!\ula|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~34 .extended_lut = "off";
defparam \ula|ShiftRight0~34 .lut_mask = 64'h051105BBAF11AFBB;
defparam \ula|ShiftRight0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N36
cyclonev_lcell_comb \ula|Mux11~5 (
// Equation(s):
// \ula|Mux11~5_combout  = ( \ula|ShiftRight0~34_combout  & ( (!\ula|Mux14~5_combout  & ((\ula|Mux14~6_combout ) # (\ula|Add0~96_sumout ))) # (\ula|Mux14~5_combout  & ((!\ula|Mux14~6_combout ))) ) ) # ( !\ula|ShiftRight0~34_combout  & ( 
// (!\ula|Mux14~6_combout  & ((\ula|Mux14~5_combout ) # (\ula|Add0~96_sumout ))) ) )

	.dataa(gnd),
	.datab(!\ula|Add0~96_sumout ),
	.datac(!\ula|Mux14~5_combout ),
	.datad(!\ula|Mux14~6_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~5 .extended_lut = "off";
defparam \ula|Mux11~5 .lut_mask = 64'h3F003F003FF03FF0;
defparam \ula|Mux11~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N24
cyclonev_lcell_comb \ula|ShiftLeft0~11 (
// Equation(s):
// \ula|ShiftLeft0~11_combout  = ( \ula|ShiftLeft0~6_combout  & ( \ula|ShiftLeft0~10_combout  & ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  ) ) ) # ( !\ula|ShiftLeft0~6_combout  & ( \ula|ShiftLeft0~10_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// !\ulaIn2|ulaIn2MuxOut[3]~3_combout ) ) ) ) # ( \ula|ShiftLeft0~6_combout  & ( !\ula|ShiftLeft0~10_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & !\ulaIn2|ulaIn2MuxOut[3]~3_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(!\ula|ShiftLeft0~6_combout ),
	.dataf(!\ula|ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~11 .extended_lut = "off";
defparam \ula|ShiftLeft0~11 .lut_mask = 64'h00000F00F000FF00;
defparam \ula|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N6
cyclonev_lcell_comb \ula|Mux11~0 (
// Equation(s):
// \ula|Mux11~0_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftLeft0~34_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftLeft0~18_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftLeft0~34_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~39_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~26_combout )) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ula|ShiftLeft0~34_combout  & ( 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ula|ShiftLeft0~18_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ula|ShiftLeft0~34_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~39_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~26_combout )) ) ) )

	.dataa(!\ula|ShiftLeft0~26_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\ula|ShiftLeft0~18_combout ),
	.datad(!\ula|ShiftLeft0~39_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.dataf(!\ula|ShiftLeft0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~0 .extended_lut = "off";
defparam \ula|Mux11~0 .lut_mask = 64'h11DD030311DDCFCF;
defparam \ula|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N9
cyclonev_lcell_comb \ula|Mux11~4 (
// Equation(s):
// \ula|Mux11~4_combout  = ( \ula|Mux11~0_combout  & ( ((\ula|ShiftLeft0~11_combout  & \ula|Mux3~1_combout )) # (\ula|Mux3~0_combout ) ) ) # ( !\ula|Mux11~0_combout  & ( (\ula|ShiftLeft0~11_combout  & \ula|Mux3~1_combout ) ) )

	.dataa(!\ula|Mux3~0_combout ),
	.datab(gnd),
	.datac(!\ula|ShiftLeft0~11_combout ),
	.datad(!\ula|Mux3~1_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~4 .extended_lut = "off";
defparam \ula|Mux11~4 .lut_mask = 64'h000F000F555F555F;
defparam \ula|Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N30
cyclonev_lcell_comb \ula|Mux11~1 (
// Equation(s):
// \ula|Mux11~1_combout  = ( \ula|Mux11~5_combout  & ( \ula|Mux11~4_combout  & ( (!\ula|Mux14~4_combout ) # (\ula|ShiftRight1~7_combout ) ) ) ) # ( !\ula|Mux11~5_combout  & ( \ula|Mux11~4_combout  & ( (\ula|Mux14~4_combout  & \ula|ShiftRight1~7_combout ) ) ) 
// ) # ( \ula|Mux11~5_combout  & ( !\ula|Mux11~4_combout  & ( (!\ula|Mux14~4_combout  & (((!\ula|Mux14~5_combout ) # (\ula|Mux14~9_combout )))) # (\ula|Mux14~4_combout  & (\ula|ShiftRight1~7_combout )) ) ) ) # ( !\ula|Mux11~5_combout  & ( 
// !\ula|Mux11~4_combout  & ( (\ula|Mux14~4_combout  & \ula|ShiftRight1~7_combout ) ) ) )

	.dataa(!\ula|Mux14~4_combout ),
	.datab(!\ula|ShiftRight1~7_combout ),
	.datac(!\ula|Mux14~5_combout ),
	.datad(!\ula|Mux14~9_combout ),
	.datae(!\ula|Mux11~5_combout ),
	.dataf(!\ula|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~1 .extended_lut = "off";
defparam \ula|Mux11~1 .lut_mask = 64'h1111B1BB1111BBBB;
defparam \ula|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N0
cyclonev_lcell_comb \ula|Mux11~3 (
// Equation(s):
// \ula|Mux11~3_combout  = ( \ula|Mux11~1_combout  & ( ((!\control|aluOp [3]) # (\ula|Mux11~2_combout )) # (\ula|Mux14~11_combout ) ) ) # ( !\ula|Mux11~1_combout  & ( (\control|aluOp [3] & ((\ula|Mux11~2_combout ) # (\ula|Mux14~11_combout ))) ) )

	.dataa(!\ula|Mux14~11_combout ),
	.datab(!\ula|Mux11~2_combout ),
	.datac(gnd),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\ula|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~3 .extended_lut = "off";
defparam \ula|Mux11~3 .lut_mask = 64'h00770077FF77FF77;
defparam \ula|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N2
dffeas \regmem|regMemory~1012 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux11~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~1012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~1012 .is_wysiwyg = "true";
defparam \regmem|regMemory~1012 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N34
dffeas \regmem|regMemory~948 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux11~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~948 .is_wysiwyg = "true";
defparam \regmem|regMemory~948 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N18
cyclonev_lcell_comb \regmem|regMemory~980feeder (
// Equation(s):
// \regmem|regMemory~980feeder_combout  = ( \ula|Mux11~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~980feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~980feeder .extended_lut = "off";
defparam \regmem|regMemory~980feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~980feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N19
dffeas \regmem|regMemory~980 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~980feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~980 .is_wysiwyg = "true";
defparam \regmem|regMemory~980 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N51
cyclonev_lcell_comb \regmem|regMemory~820feeder (
// Equation(s):
// \regmem|regMemory~820feeder_combout  = ( \ula|Mux11~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~820feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~820feeder .extended_lut = "off";
defparam \regmem|regMemory~820feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~820feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N53
dffeas \regmem|regMemory~820 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~820feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~820 .is_wysiwyg = "true";
defparam \regmem|regMemory~820 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N2
dffeas \regmem|regMemory~852 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ula|Mux11~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~852 .is_wysiwyg = "true";
defparam \regmem|regMemory~852 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N19
dffeas \regmem|regMemory~884 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux11~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~884 .is_wysiwyg = "true";
defparam \regmem|regMemory~884 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N45
cyclonev_lcell_comb \regmem|regMemory~788feeder (
// Equation(s):
// \regmem|regMemory~788feeder_combout  = ( \ula|Mux11~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~788feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~788feeder .extended_lut = "off";
defparam \regmem|regMemory~788feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~788feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N46
dffeas \regmem|regMemory~788 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~788feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~788 .is_wysiwyg = "true";
defparam \regmem|regMemory~788 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N18
cyclonev_lcell_comb \regmem|regMemory~1599 (
// Equation(s):
// \regmem|regMemory~1599_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction [16] & (((\regmem|regMemory~788_q  & (!\intMem|instruction[18]~DUPLICATE_q ))))) # (\intMem|instruction [16] & ((((\intMem|instruction[18]~DUPLICATE_q ))) 
// # (\regmem|regMemory~820_q ))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction [16] & (\regmem|regMemory~852_q  & (!\intMem|instruction[18]~DUPLICATE_q ))) # (\intMem|instruction [16] & (((\regmem|regMemory~884_q ) # 
// (\intMem|instruction[18]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~820_q ),
	.datab(!\intMem|instruction [16]),
	.datac(!\regmem|regMemory~852_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~884_q ),
	.datag(!\regmem|regMemory~788_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1599_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1599 .extended_lut = "on";
defparam \regmem|regMemory~1599 .lut_mask = 64'h1D330C331D333F33;
defparam \regmem|regMemory~1599 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N36
cyclonev_lcell_comb \regmem|regMemory~916feeder (
// Equation(s):
// \regmem|regMemory~916feeder_combout  = ( \ula|Mux11~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~916feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~916feeder .extended_lut = "off";
defparam \regmem|regMemory~916feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~916feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N37
dffeas \regmem|regMemory~916 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~916feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~916 .is_wysiwyg = "true";
defparam \regmem|regMemory~916 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N0
cyclonev_lcell_comb \regmem|regMemory~1055 (
// Equation(s):
// \regmem|regMemory~1055_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1599_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1599_combout  & 
// ((\regmem|regMemory~916_q ))) # (\regmem|regMemory~1599_combout  & (\regmem|regMemory~948_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1599_combout )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1599_combout  & ((\regmem|regMemory~980_q ))) # (\regmem|regMemory~1599_combout  & (\regmem|regMemory~1012_q ))))) ) )

	.dataa(!\regmem|regMemory~1012_q ),
	.datab(!\regmem|regMemory~948_q ),
	.datac(!\regmem|regMemory~980_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1599_combout ),
	.datag(!\regmem|regMemory~916_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1055_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1055 .extended_lut = "on";
defparam \regmem|regMemory~1055 .lut_mask = 64'h000F000FFF33FF55;
defparam \regmem|regMemory~1055 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N1
dffeas \regmem|regMemory~692 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux11~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~692 .is_wysiwyg = "true";
defparam \regmem|regMemory~692 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N43
dffeas \regmem|regMemory~756 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux11~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~756 .is_wysiwyg = "true";
defparam \regmem|regMemory~756 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N9
cyclonev_lcell_comb \regmem|regMemory~724feeder (
// Equation(s):
// \regmem|regMemory~724feeder_combout  = ( \ula|Mux11~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~724feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~724feeder .extended_lut = "off";
defparam \regmem|regMemory~724feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~724feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N10
dffeas \regmem|regMemory~724 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~724feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~724 .is_wysiwyg = "true";
defparam \regmem|regMemory~724 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N50
dffeas \regmem|regMemory~628 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux11~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~628 .is_wysiwyg = "true";
defparam \regmem|regMemory~628 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N42
cyclonev_lcell_comb \regmem|regMemory~564feeder (
// Equation(s):
// \regmem|regMemory~564feeder_combout  = ( \ula|Mux11~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~564feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~564feeder .extended_lut = "off";
defparam \regmem|regMemory~564feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~564feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N44
dffeas \regmem|regMemory~564 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~564feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~564 .is_wysiwyg = "true";
defparam \regmem|regMemory~564 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N26
dffeas \regmem|regMemory~596 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux11~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~596 .is_wysiwyg = "true";
defparam \regmem|regMemory~596 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N6
cyclonev_lcell_comb \regmem|regMemory~532feeder (
// Equation(s):
// \regmem|regMemory~532feeder_combout  = ( \ula|Mux11~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~532feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~532feeder .extended_lut = "off";
defparam \regmem|regMemory~532feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~532feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N7
dffeas \regmem|regMemory~532 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~532feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~532 .is_wysiwyg = "true";
defparam \regmem|regMemory~532 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N48
cyclonev_lcell_comb \regmem|regMemory~1595 (
// Equation(s):
// \regmem|regMemory~1595_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction [18] & ((!\intMem|instruction [16] & ((\regmem|regMemory~532_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~564_q )))) # (\intMem|instruction [18] & 
// (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction [18] & ((!\intMem|instruction [16] & ((\regmem|regMemory~596_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~628_q )))) # (\intMem|instruction [18] & 
// (((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~628_q ),
	.datab(!\regmem|regMemory~564_q ),
	.datac(!\regmem|regMemory~596_q ),
	.datad(!\intMem|instruction [18]),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~532_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1595_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1595 .extended_lut = "on";
defparam \regmem|regMemory~1595 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regmem|regMemory~1595 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N42
cyclonev_lcell_comb \regmem|regMemory~660feeder (
// Equation(s):
// \regmem|regMemory~660feeder_combout  = ( \ula|Mux11~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~660feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~660feeder .extended_lut = "off";
defparam \regmem|regMemory~660feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~660feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N43
dffeas \regmem|regMemory~660 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~660feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~660 .is_wysiwyg = "true";
defparam \regmem|regMemory~660 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N42
cyclonev_lcell_comb \regmem|regMemory~1051 (
// Equation(s):
// \regmem|regMemory~1051_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction [18] & (((\regmem|regMemory~1595_combout )))) # (\intMem|instruction [18] & ((!\regmem|regMemory~1595_combout  & ((\regmem|regMemory~660_q ))) # 
// (\regmem|regMemory~1595_combout  & (\regmem|regMemory~692_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction [18] & (((\regmem|regMemory~1595_combout )))) # (\intMem|instruction [18] & ((!\regmem|regMemory~1595_combout  & 
// ((\regmem|regMemory~724_q ))) # (\regmem|regMemory~1595_combout  & (\regmem|regMemory~756_q ))))) ) )

	.dataa(!\regmem|regMemory~692_q ),
	.datab(!\regmem|regMemory~756_q ),
	.datac(!\regmem|regMemory~724_q ),
	.datad(!\intMem|instruction [18]),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1595_combout ),
	.datag(!\regmem|regMemory~660_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1051_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1051 .extended_lut = "on";
defparam \regmem|regMemory~1051 .lut_mask = 64'h000F000FFF55FF33;
defparam \regmem|regMemory~1051 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N56
dffeas \regmem|regMemory~244 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux11~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~244 .is_wysiwyg = "true";
defparam \regmem|regMemory~244 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N36
cyclonev_lcell_comb \regmem|regMemory~212feeder (
// Equation(s):
// \regmem|regMemory~212feeder_combout  = ( \ula|Mux11~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~212feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~212feeder .extended_lut = "off";
defparam \regmem|regMemory~212feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~212feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N37
dffeas \regmem|regMemory~212 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~212feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~212 .is_wysiwyg = "true";
defparam \regmem|regMemory~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N29
dffeas \regmem|regMemory~180 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux11~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~180 .is_wysiwyg = "true";
defparam \regmem|regMemory~180 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N33
cyclonev_lcell_comb \regmem|regMemory~52feeder (
// Equation(s):
// \regmem|regMemory~52feeder_combout  = ( \ula|Mux11~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~52feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~52feeder .extended_lut = "off";
defparam \regmem|regMemory~52feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~52feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N35
dffeas \regmem|regMemory~52 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~52 .is_wysiwyg = "true";
defparam \regmem|regMemory~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N28
dffeas \regmem|regMemory~116 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux11~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~116 .is_wysiwyg = "true";
defparam \regmem|regMemory~116 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N15
cyclonev_lcell_comb \regmem|regMemory~84feeder (
// Equation(s):
// \regmem|regMemory~84feeder_combout  = ( \ula|Mux11~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~84feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~84feeder .extended_lut = "off";
defparam \regmem|regMemory~84feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~84feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N17
dffeas \regmem|regMemory~84 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~84 .is_wysiwyg = "true";
defparam \regmem|regMemory~84 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N45
cyclonev_lcell_comb \regmem|regMemory~20feeder (
// Equation(s):
// \regmem|regMemory~20feeder_combout  = ( \ula|Mux11~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~20feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~20feeder .extended_lut = "off";
defparam \regmem|regMemory~20feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~20feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N46
dffeas \regmem|regMemory~20 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~20 .is_wysiwyg = "true";
defparam \regmem|regMemory~20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N48
cyclonev_lcell_comb \regmem|regMemory~1587 (
// Equation(s):
// \regmem|regMemory~1587_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~20_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~52_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~84_q ))) # (\intMem|instruction [16] & 
// (\regmem|regMemory~116_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~52_q ),
	.datab(!\regmem|regMemory~116_q ),
	.datac(!\regmem|regMemory~84_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~20_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1587_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1587 .extended_lut = "on";
defparam \regmem|regMemory~1587 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~1587 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N42
cyclonev_lcell_comb \regmem|regMemory~148feeder (
// Equation(s):
// \regmem|regMemory~148feeder_combout  = ( \ula|Mux11~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~148feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~148feeder .extended_lut = "off";
defparam \regmem|regMemory~148feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~148feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N44
dffeas \regmem|regMemory~148 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~148feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~148 .is_wysiwyg = "true";
defparam \regmem|regMemory~148 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N36
cyclonev_lcell_comb \regmem|regMemory~1043 (
// Equation(s):
// \regmem|regMemory~1043_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1587_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1587_combout  & (\regmem|regMemory~148_q )) # 
// (\regmem|regMemory~1587_combout  & ((\regmem|regMemory~180_q )))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1587_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\regmem|regMemory~1587_combout  & ((\regmem|regMemory~212_q ))) # (\regmem|regMemory~1587_combout  & (\regmem|regMemory~244_q ))))) ) )

	.dataa(!\regmem|regMemory~244_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~212_q ),
	.datad(!\regmem|regMemory~180_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1587_combout ),
	.datag(!\regmem|regMemory~148_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1043_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1043 .extended_lut = "on";
defparam \regmem|regMemory~1043 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regmem|regMemory~1043 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N1
dffeas \regmem|regMemory~436 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux11~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~436 .is_wysiwyg = "true";
defparam \regmem|regMemory~436 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N44
dffeas \regmem|regMemory~500 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux11~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~500 .is_wysiwyg = "true";
defparam \regmem|regMemory~500 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N35
dffeas \regmem|regMemory~468 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux11~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~468 .is_wysiwyg = "true";
defparam \regmem|regMemory~468 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N38
dffeas \regmem|regMemory~372 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux11~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~372 .is_wysiwyg = "true";
defparam \regmem|regMemory~372 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N27
cyclonev_lcell_comb \regmem|regMemory~308feeder (
// Equation(s):
// \regmem|regMemory~308feeder_combout  = ( \ula|Mux11~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~308feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~308feeder .extended_lut = "off";
defparam \regmem|regMemory~308feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~308feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N28
dffeas \regmem|regMemory~308 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~308feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~308 .is_wysiwyg = "true";
defparam \regmem|regMemory~308 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N39
cyclonev_lcell_comb \regmem|regMemory~340feeder (
// Equation(s):
// \regmem|regMemory~340feeder_combout  = ( \ula|Mux11~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~340feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~340feeder .extended_lut = "off";
defparam \regmem|regMemory~340feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~340feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N40
dffeas \regmem|regMemory~340 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~340feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~340 .is_wysiwyg = "true";
defparam \regmem|regMemory~340 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N52
dffeas \regmem|regMemory~276 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux11~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~276 .is_wysiwyg = "true";
defparam \regmem|regMemory~276 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N36
cyclonev_lcell_comb \regmem|regMemory~1591 (
// Equation(s):
// \regmem|regMemory~1591_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~276_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~308_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~340_q ))) # (\intMem|instruction [16] & 
// (\regmem|regMemory~372_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~372_q ),
	.datab(!\regmem|regMemory~308_q ),
	.datac(!\regmem|regMemory~340_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~276_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1591_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1591 .extended_lut = "on";
defparam \regmem|regMemory~1591 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regmem|regMemory~1591 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N57
cyclonev_lcell_comb \regmem|regMemory~404feeder (
// Equation(s):
// \regmem|regMemory~404feeder_combout  = ( \ula|Mux11~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~404feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~404feeder .extended_lut = "off";
defparam \regmem|regMemory~404feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~404feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N59
dffeas \regmem|regMemory~404 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~404feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~404 .is_wysiwyg = "true";
defparam \regmem|regMemory~404 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N42
cyclonev_lcell_comb \regmem|regMemory~1047 (
// Equation(s):
// \regmem|regMemory~1047_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1591_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1591_combout  & ((\regmem|regMemory~404_q ))) 
// # (\regmem|regMemory~1591_combout  & (\regmem|regMemory~436_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1591_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1591_combout  & ((\regmem|regMemory~468_q ))) # (\regmem|regMemory~1591_combout  & (\regmem|regMemory~500_q ))))) ) )

	.dataa(!\regmem|regMemory~436_q ),
	.datab(!\regmem|regMemory~500_q ),
	.datac(!\regmem|regMemory~468_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1591_combout ),
	.datag(!\regmem|regMemory~404_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1047_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1047 .extended_lut = "on";
defparam \regmem|regMemory~1047 .lut_mask = 64'h000F000FFF55FF33;
defparam \regmem|regMemory~1047 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N36
cyclonev_lcell_comb \regmem|regMemory~1059 (
// Equation(s):
// \regmem|regMemory~1059_combout  = ( \regmem|regMemory~1043_combout  & ( \regmem|regMemory~1047_combout  & ( (!\intMem|instruction [20]) # ((!\intMem|instruction [19] & ((\regmem|regMemory~1051_combout ))) # (\intMem|instruction [19] & 
// (\regmem|regMemory~1055_combout ))) ) ) ) # ( !\regmem|regMemory~1043_combout  & ( \regmem|regMemory~1047_combout  & ( (!\intMem|instruction [20] & (((\intMem|instruction [19])))) # (\intMem|instruction [20] & ((!\intMem|instruction [19] & 
// ((\regmem|regMemory~1051_combout ))) # (\intMem|instruction [19] & (\regmem|regMemory~1055_combout )))) ) ) ) # ( \regmem|regMemory~1043_combout  & ( !\regmem|regMemory~1047_combout  & ( (!\intMem|instruction [20] & (((!\intMem|instruction [19])))) # 
// (\intMem|instruction [20] & ((!\intMem|instruction [19] & ((\regmem|regMemory~1051_combout ))) # (\intMem|instruction [19] & (\regmem|regMemory~1055_combout )))) ) ) ) # ( !\regmem|regMemory~1043_combout  & ( !\regmem|regMemory~1047_combout  & ( 
// (\intMem|instruction [20] & ((!\intMem|instruction [19] & ((\regmem|regMemory~1051_combout ))) # (\intMem|instruction [19] & (\regmem|regMemory~1055_combout )))) ) ) )

	.dataa(!\intMem|instruction [20]),
	.datab(!\regmem|regMemory~1055_combout ),
	.datac(!\intMem|instruction [19]),
	.datad(!\regmem|regMemory~1051_combout ),
	.datae(!\regmem|regMemory~1043_combout ),
	.dataf(!\regmem|regMemory~1047_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1059_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1059 .extended_lut = "off";
defparam \regmem|regMemory~1059 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \regmem|regMemory~1059 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N51
cyclonev_lcell_comb \ulaIn1|Mux20~0 (
// Equation(s):
// \ulaIn1|Mux20~0_combout  = ( \regmem|regMemory~1059_combout  & ( !\control|in1Mux [1] & ( (!\control|in1Mux [0]) # (\intMem|instruction [15]) ) ) ) # ( !\regmem|regMemory~1059_combout  & ( !\control|in1Mux [1] & ( (\control|in1Mux [0] & 
// \intMem|instruction [15]) ) ) )

	.dataa(gnd),
	.datab(!\control|in1Mux [0]),
	.datac(!\intMem|instruction [15]),
	.datad(gnd),
	.datae(!\regmem|regMemory~1059_combout ),
	.dataf(!\control|in1Mux [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux20~0 .extended_lut = "off";
defparam \ulaIn1|Mux20~0 .lut_mask = 64'h0303CFCF00000000;
defparam \ulaIn1|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N45
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[20] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [20] = ( \ulaIn1|ulaIn1MuxOut [20] & ( \ulaIn1|Mux20~0_combout  ) ) # ( !\ulaIn1|ulaIn1MuxOut [20] & ( \ulaIn1|Mux20~0_combout  & ( \ulaIn1|Mux32~0_combout  ) ) ) # ( \ulaIn1|ulaIn1MuxOut [20] & ( !\ulaIn1|Mux20~0_combout  & ( 
// !\ulaIn1|Mux32~0_combout  ) ) )

	.dataa(!\ulaIn1|Mux32~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ulaIn1|ulaIn1MuxOut [20]),
	.dataf(!\ulaIn1|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[20] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[20] .lut_mask = 64'h0000AAAA5555FFFF;
defparam \ulaIn1|ulaIn1MuxOut[20] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N18
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[20]~18 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[20]~18_combout  = ( !\control|in2Mux~combout  & ( (!\regmem|regMemory~1025_combout  & (((\regmem|regMemory_rtl_0|auto_generated|ram_block1a20 )))) # (\regmem|regMemory~1025_combout  & ((!\regmem|regMemory~1024_combout  & 
// ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a20 ))) # (\regmem|regMemory~1024_combout  & (\regmem|regMemory_rtl_0_bypass [31])))) ) )

	.dataa(!\regmem|regMemory_rtl_0_bypass [31]),
	.datab(!\regmem|regMemory~1025_combout ),
	.datac(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a20 ),
	.datad(!\regmem|regMemory~1024_combout ),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[20]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[20]~18 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[20]~18 .lut_mask = 64'h0F1D0F1D00000000;
defparam \ulaIn2|ulaIn2MuxOut[20]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N6
cyclonev_lcell_comb \ula|Mux11~2 (
// Equation(s):
// \ula|Mux11~2_combout  = ( \control|aluOp [1] & ( \ulaIn2|ulaIn2MuxOut[20]~18_combout  & ( (!\control|aluOp [0] & ((!\control|aluOp [2] & ((!\ulaIn1|ulaIn1MuxOut [20]))) # (\control|aluOp [2] & (\ulaIn1|ulaIn1MuxOut [4])))) ) ) ) # ( !\control|aluOp [1] & 
// ( \ulaIn2|ulaIn2MuxOut[20]~18_combout  & ( (!\control|aluOp [2] & ((\ulaIn1|ulaIn1MuxOut [20]) # (\control|aluOp [0]))) ) ) ) # ( \control|aluOp [1] & ( !\ulaIn2|ulaIn2MuxOut[20]~18_combout  & ( (!\control|aluOp [2] & ((!\control|aluOp [0] $ 
// (!\ulaIn1|ulaIn1MuxOut [20])))) # (\control|aluOp [2] & (\ulaIn1|ulaIn1MuxOut [4] & (!\control|aluOp [0]))) ) ) ) # ( !\control|aluOp [1] & ( !\ulaIn2|ulaIn2MuxOut[20]~18_combout  & ( (\control|aluOp [0] & (\ulaIn1|ulaIn1MuxOut [20] & !\control|aluOp 
// [2])) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [4]),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn1|ulaIn1MuxOut [20]),
	.datad(!\control|aluOp [2]),
	.datae(!\control|aluOp [1]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[20]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux11~2 .extended_lut = "off";
defparam \ula|Mux11~2 .lut_mask = 64'h03003C443F00C044;
defparam \ula|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N57
cyclonev_lcell_comb \memToRegMux|memToRegOutput[20]~19 (
// Equation(s):
// \memToRegMux|memToRegOutput[20]~19_combout  = ( \ula|Mux11~1_combout  & ( (!\control|Decoder1~0_combout  & (((!\control|aluOp [3]) # (\ula|Mux11~2_combout )) # (\ula|Mux14~11_combout ))) ) ) # ( !\ula|Mux11~1_combout  & ( (!\control|Decoder1~0_combout  & 
// (\control|aluOp [3] & ((\ula|Mux11~2_combout ) # (\ula|Mux14~11_combout )))) ) )

	.dataa(!\ula|Mux14~11_combout ),
	.datab(!\control|Decoder1~0_combout ),
	.datac(!\ula|Mux11~2_combout ),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\ula|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[20]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[20]~19 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[20]~19 .lut_mask = 64'h004C004CCC4CCC4C;
defparam \memToRegMux|memToRegOutput[20]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N21
cyclonev_lcell_comb \ula|Mux14~8 (
// Equation(s):
// \ula|Mux14~8_combout  = ( \ula|ShiftLeft0~5_combout  & ( (\ula|ShiftRight0~10_combout  & (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (!\control|aluOp [1] $ (\control|aluOp [0])))) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\control|aluOp [0]),
	.datac(!\ula|ShiftRight0~10_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(!\ula|ShiftLeft0~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~8 .extended_lut = "off";
defparam \ula|Mux14~8 .lut_mask = 64'h0000000900000009;
defparam \ula|Mux14~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N51
cyclonev_lcell_comb \ula|Mux13~0 (
// Equation(s):
// \ula|Mux13~0_combout  = ( \ula|ShiftLeft0~30_combout  & ( \ula|ShiftLeft0~22_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|ShiftLeft0~37_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ula|ShiftLeft0~14_combout ))) ) ) ) # ( !\ula|ShiftLeft0~30_combout  & ( \ula|ShiftLeft0~22_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|ShiftLeft0~37_combout ) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~14_combout  & (\ulaIn2|ulaIn2MuxOut[3]~3_combout ))) ) ) ) # ( \ula|ShiftLeft0~30_combout  & ( !\ula|ShiftLeft0~22_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ula|ShiftLeft0~37_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ula|ShiftLeft0~14_combout ))) ) ) ) # ( 
// !\ula|ShiftLeft0~30_combout  & ( !\ula|ShiftLeft0~22_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ula|ShiftLeft0~37_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~14_combout  & 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout ))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ula|ShiftLeft0~14_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datad(!\ula|ShiftLeft0~37_combout ),
	.datae(!\ula|ShiftLeft0~30_combout ),
	.dataf(!\ula|ShiftLeft0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~0 .extended_lut = "off";
defparam \ula|Mux13~0 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \ula|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N6
cyclonev_lcell_comb \ula|Mux13~1 (
// Equation(s):
// \ula|Mux13~1_combout  = ( \ulaIn1|ulaIn1MuxOut [31] & ( \ula|ShiftLeft0~5_combout  & ( (!\control|aluOp [0] & (((!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & \ula|Mux13~0_combout )) # (\control|aluOp [1]))) # (\control|aluOp [0] & 
// (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\ula|Mux13~0_combout  & \control|aluOp [1]))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [31] & ( \ula|ShiftLeft0~5_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\ula|Mux13~0_combout  & (!\control|aluOp [0] $ 
// (\control|aluOp [1])))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [31] & ( !\ula|ShiftLeft0~5_combout  & ( (!\control|aluOp [0] & \control|aluOp [1]) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\ula|Mux13~0_combout ),
	.datad(!\control|aluOp [1]),
	.datae(!\ulaIn1|ulaIn1MuxOut [31]),
	.dataf(!\ula|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~1 .extended_lut = "off";
defparam \ula|Mux13~1 .lut_mask = 64'h000000CC080208CE;
defparam \ula|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N0
cyclonev_lcell_comb \ula|Mux13~2 (
// Equation(s):
// \ula|Mux13~2_combout  = ( \ula|Mux14~5_combout  & ( \ula|Mux13~1_combout  & ( \ula|Mux2~0_combout  ) ) ) # ( !\ula|Mux14~5_combout  & ( \ula|Mux13~1_combout  & ( (\ula|Add0~88_sumout  & \ula|Mux2~0_combout ) ) ) ) # ( \ula|Mux14~5_combout  & ( 
// !\ula|Mux13~1_combout  & ( (\ula|ShiftLeft0~8_combout  & (\ula|Mux14~8_combout  & \ula|Mux2~0_combout )) ) ) ) # ( !\ula|Mux14~5_combout  & ( !\ula|Mux13~1_combout  & ( (\ula|Add0~88_sumout  & \ula|Mux2~0_combout ) ) ) )

	.dataa(!\ula|Add0~88_sumout ),
	.datab(!\ula|ShiftLeft0~8_combout ),
	.datac(!\ula|Mux14~8_combout ),
	.datad(!\ula|Mux2~0_combout ),
	.datae(!\ula|Mux14~5_combout ),
	.dataf(!\ula|Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~2 .extended_lut = "off";
defparam \ula|Mux13~2 .lut_mask = 64'h00550003005500FF;
defparam \ula|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N48
cyclonev_lcell_comb \ula|Mux13~3 (
// Equation(s):
// \ula|Mux13~3_combout  = ( \control|aluOp [1] & ( \ulaIn2|ulaIn2MuxOut[18]~31_combout  & ( (!\control|aluOp [2] & (((!\ulaIn1|ulaIn1MuxOut [18] & !\control|aluOp [0])))) # (\control|aluOp [2] & (\ulaIn1|ulaIn1MuxOut [2])) ) ) ) # ( !\control|aluOp [1] & ( 
// \ulaIn2|ulaIn2MuxOut[18]~31_combout  & ( (!\control|aluOp [0] & (((\ulaIn1|ulaIn1MuxOut [18])))) # (\control|aluOp [0] & (((!\control|aluOp [2])) # (\ulaIn1|ulaIn1MuxOut [2]))) ) ) ) # ( \control|aluOp [1] & ( !\ulaIn2|ulaIn2MuxOut[18]~31_combout  & ( 
// (!\control|aluOp [2] & ((!\ulaIn1|ulaIn1MuxOut [18] $ (!\control|aluOp [0])))) # (\control|aluOp [2] & (\ulaIn1|ulaIn1MuxOut [2])) ) ) ) # ( !\control|aluOp [1] & ( !\ulaIn2|ulaIn2MuxOut[18]~31_combout  & ( (\control|aluOp [0] & ((!\control|aluOp [2] & 
// ((\ulaIn1|ulaIn1MuxOut [18]))) # (\control|aluOp [2] & (\ulaIn1|ulaIn1MuxOut [2])))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [2]),
	.datab(!\ulaIn1|ulaIn1MuxOut [18]),
	.datac(!\control|aluOp [0]),
	.datad(!\control|aluOp [2]),
	.datae(!\control|aluOp [1]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[18]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~3 .extended_lut = "off";
defparam \ula|Mux13~3 .lut_mask = 64'h03053C553F35C055;
defparam \ula|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N39
cyclonev_lcell_comb \ula|ShiftRight1~4 (
// Equation(s):
// \ula|ShiftRight1~4_combout  = ( \ula|ShiftRight0~22_combout  & ( \ula|ShiftRight1~3_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )) # (\ula|ShiftRight0~21_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftRight0~20_combout )))) ) ) ) # ( !\ula|ShiftRight0~22_combout  & ( \ula|ShiftRight1~3_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~21_combout  & 
// ((\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftRight0~20_combout )))) ) ) ) # ( \ula|ShiftRight0~22_combout  & ( !\ula|ShiftRight1~3_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )) # (\ula|ShiftRight0~21_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|ShiftRight0~20_combout  & !\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) ) ) ) # ( 
// !\ula|ShiftRight0~22_combout  & ( !\ula|ShiftRight1~3_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~21_combout  & ((\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|ShiftRight0~20_combout  & 
// !\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) ) ) )

	.dataa(!\ula|ShiftRight0~21_combout ),
	.datab(!\ula|ShiftRight0~20_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(!\ula|ShiftRight0~22_combout ),
	.dataf(!\ula|ShiftRight1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~4 .extended_lut = "off";
defparam \ula|ShiftRight1~4 .lut_mask = 64'h0350F350035FF35F;
defparam \ula|ShiftRight1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N36
cyclonev_lcell_comb \ula|ShiftRight0~23 (
// Equation(s):
// \ula|ShiftRight0~23_combout  = ( \ula|ShiftRight0~22_combout  & ( \ula|ShiftRight0~19_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftRight0~20_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ula|ShiftRight0~21_combout ))) ) ) ) # ( !\ula|ShiftRight0~22_combout  & ( \ula|ShiftRight0~19_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|ShiftRight0~20_combout  & 
// \ulaIn2|ulaIn2MuxOut[3]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ula|ShiftRight0~21_combout ))) ) ) ) # ( \ula|ShiftRight0~22_combout  & ( !\ula|ShiftRight0~19_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftRight0~20_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~21_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) ) # ( 
// !\ula|ShiftRight0~22_combout  & ( !\ula|ShiftRight0~19_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|ShiftRight0~20_combout  & \ulaIn2|ulaIn2MuxOut[3]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~21_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) )

	.dataa(!\ula|ShiftRight0~21_combout ),
	.datab(!\ula|ShiftRight0~20_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(!\ula|ShiftRight0~22_combout ),
	.dataf(!\ula|ShiftRight0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~23 .extended_lut = "off";
defparam \ula|ShiftRight0~23 .lut_mask = 64'h0530F530053FF53F;
defparam \ula|ShiftRight0~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N6
cyclonev_lcell_comb \ula|Mux13~4 (
// Equation(s):
// \ula|Mux13~4_combout  = ( !\ula|Mux8~1_combout  & ( \ula|ShiftRight0~23_combout  & ( (!\ula|Mux14~3_combout  & (((!\ula|Mux8~0_combout ) # (!\ula|ShiftRight1~4_combout )))) # (\ula|Mux14~3_combout  & (!\ula|Mux13~3_combout  & ((!\ula|Mux8~0_combout ) # 
// (!\ula|ShiftRight1~4_combout )))) ) ) ) # ( \ula|Mux8~1_combout  & ( !\ula|ShiftRight0~23_combout  & ( (!\ula|Mux14~3_combout  & (((!\ula|Mux8~0_combout ) # (!\ula|ShiftRight1~4_combout )))) # (\ula|Mux14~3_combout  & (!\ula|Mux13~3_combout  & 
// ((!\ula|Mux8~0_combout ) # (!\ula|ShiftRight1~4_combout )))) ) ) ) # ( !\ula|Mux8~1_combout  & ( !\ula|ShiftRight0~23_combout  & ( (!\ula|Mux14~3_combout  & (((!\ula|Mux8~0_combout ) # (!\ula|ShiftRight1~4_combout )))) # (\ula|Mux14~3_combout  & 
// (!\ula|Mux13~3_combout  & ((!\ula|Mux8~0_combout ) # (!\ula|ShiftRight1~4_combout )))) ) ) )

	.dataa(!\ula|Mux14~3_combout ),
	.datab(!\ula|Mux13~3_combout ),
	.datac(!\ula|Mux8~0_combout ),
	.datad(!\ula|ShiftRight1~4_combout ),
	.datae(!\ula|Mux8~1_combout ),
	.dataf(!\ula|ShiftRight0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~4 .extended_lut = "off";
defparam \ula|Mux13~4 .lut_mask = 64'hEEE0EEE0EEE00000;
defparam \ula|Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N42
cyclonev_lcell_comb \ula|Mux13~5 (
// Equation(s):
// \ula|Mux13~5_combout  = ( \ula|Mux13~2_combout  & ( \ula|Mux13~4_combout  ) ) # ( !\ula|Mux13~2_combout  & ( \ula|Mux13~4_combout  & ( (\ula|Mux14~1_combout  & (\control|aluOp [3] & ((\ula|LessThan0~46_combout ) # (\ula|LessThan0~47_combout )))) ) ) ) # ( 
// \ula|Mux13~2_combout  & ( !\ula|Mux13~4_combout  ) ) # ( !\ula|Mux13~2_combout  & ( !\ula|Mux13~4_combout  ) )

	.dataa(!\ula|LessThan0~47_combout ),
	.datab(!\ula|Mux14~1_combout ),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|LessThan0~46_combout ),
	.datae(!\ula|Mux13~2_combout ),
	.dataf(!\ula|Mux13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux13~5 .extended_lut = "off";
defparam \ula|Mux13~5 .lut_mask = 64'hFFFFFFFF0103FFFF;
defparam \ula|Mux13~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N27
cyclonev_lcell_comb \memToRegMux|memToRegOutput[18]~17 (
// Equation(s):
// \memToRegMux|memToRegOutput[18]~17_combout  = ( !\control|Decoder1~0_combout  & ( \ula|Mux13~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux13~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[18]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[18]~17 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[18]~17 .lut_mask = 64'h0F0F0F0F00000000;
defparam \memToRegMux|memToRegOutput[18]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N36
cyclonev_lcell_comb \ula|ShiftRight0~15 (
// Equation(s):
// \ula|ShiftRight0~15_combout  = ( \ula|ShiftRight0~14_combout  & ( \ula|ShiftRight0~11_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ula|ShiftRight0~12_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftRight0~13_combout )))) ) ) ) # ( !\ula|ShiftRight0~14_combout  & ( \ula|ShiftRight0~11_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~12_combout  & 
// ((\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftRight0~13_combout )))) ) ) ) # ( \ula|ShiftRight0~14_combout  & ( !\ula|ShiftRight0~11_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ula|ShiftRight0~12_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|ShiftRight0~13_combout  & !\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) ) # ( 
// !\ula|ShiftRight0~14_combout  & ( !\ula|ShiftRight0~11_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~12_combout  & ((\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|ShiftRight0~13_combout  & 
// !\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) )

	.dataa(!\ula|ShiftRight0~12_combout ),
	.datab(!\ula|ShiftRight0~13_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(!\ula|ShiftRight0~14_combout ),
	.dataf(!\ula|ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~15 .extended_lut = "off";
defparam \ula|ShiftRight0~15 .lut_mask = 64'h0350F350035FF35F;
defparam \ula|ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N48
cyclonev_lcell_comb \ula|Mux14~7 (
// Equation(s):
// \ula|Mux14~7_combout  = ( \ula|ShiftLeft0~36_combout  & ( \ula|ShiftLeft0~28_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~20_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (\ula|ShiftLeft0~12_combout ))) ) ) ) # ( !\ula|ShiftLeft0~36_combout  & ( \ula|ShiftLeft0~28_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~20_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~12_combout )))) ) ) ) # ( \ula|ShiftLeft0~36_combout  & ( !\ula|ShiftLeft0~28_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~20_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (\ula|ShiftLeft0~12_combout )))) ) ) ) # ( !\ula|ShiftLeft0~36_combout  & ( !\ula|ShiftLeft0~28_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~20_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~12_combout )))) ) ) )

	.dataa(!\ula|ShiftLeft0~12_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datad(!\ula|ShiftLeft0~20_combout ),
	.datae(!\ula|ShiftLeft0~36_combout ),
	.dataf(!\ula|ShiftLeft0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~7 .extended_lut = "off";
defparam \ula|Mux14~7 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \ula|Mux14~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N6
cyclonev_lcell_comb \ula|Mux14~12 (
// Equation(s):
// \ula|Mux14~12_combout  = ( \ula|Mux14~8_combout  & ( \ula|Mux14~4_combout  & ( \ula|ShiftRight1~2_combout  ) ) ) # ( !\ula|Mux14~8_combout  & ( \ula|Mux14~4_combout  & ( \ula|ShiftRight1~2_combout  ) ) ) # ( \ula|Mux14~8_combout  & ( !\ula|Mux14~4_combout 
//  & ( ((\ula|Mux14~7_combout  & \ula|Mux3~0_combout )) # (\ula|ShiftLeft0~7_combout ) ) ) ) # ( !\ula|Mux14~8_combout  & ( !\ula|Mux14~4_combout  & ( (\ula|Mux14~7_combout  & \ula|Mux3~0_combout ) ) ) )

	.dataa(!\ula|ShiftLeft0~7_combout ),
	.datab(!\ula|Mux14~7_combout ),
	.datac(!\ula|ShiftRight1~2_combout ),
	.datad(!\ula|Mux3~0_combout ),
	.datae(!\ula|Mux14~8_combout ),
	.dataf(!\ula|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~12 .extended_lut = "off";
defparam \ula|Mux14~12 .lut_mask = 64'h003355770F0F0F0F;
defparam \ula|Mux14~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N54
cyclonev_lcell_comb \ula|Mux14~13 (
// Equation(s):
// \ula|Mux14~13_combout  = ( !\ula|Mux14~6_combout  & ( (!\ula|Mux14~4_combout  & ((!\ula|Mux14~5_combout  & (\ula|Add0~84_sumout )) # (\ula|Mux14~5_combout  & (((\ula|Mux14~12_combout ) # (\ula|Mux14~9_combout )))))) # (\ula|Mux14~4_combout  & 
// ((((\ula|Mux14~12_combout ))))) ) ) # ( \ula|Mux14~6_combout  & ( ((!\ula|Mux14~4_combout  & (!\ula|Mux14~5_combout  & (\ula|ShiftRight0~15_combout ))) # (\ula|Mux14~4_combout  & (((\ula|Mux14~12_combout ))))) ) )

	.dataa(!\ula|Add0~84_sumout ),
	.datab(!\ula|Mux14~5_combout ),
	.datac(!\ula|ShiftRight0~15_combout ),
	.datad(!\ula|Mux14~4_combout ),
	.datae(!\ula|Mux14~6_combout ),
	.dataf(!\ula|Mux14~12_combout ),
	.datag(!\ula|Mux14~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~13 .extended_lut = "on";
defparam \ula|Mux14~13 .lut_mask = 64'h47000C0077FF0CFF;
defparam \ula|Mux14~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N12
cyclonev_lcell_comb \ula|Mux14~10 (
// Equation(s):
// \ula|Mux14~10_combout  = ( \ula|Mux14~13_combout  & ( ((!\control|aluOp [3]) # (\ula|Mux14~17_combout )) # (\ula|Mux14~2_combout ) ) ) # ( !\ula|Mux14~13_combout  & ( (\ula|Mux14~17_combout ) # (\ula|Mux14~2_combout ) ) )

	.dataa(!\ula|Mux14~2_combout ),
	.datab(gnd),
	.datac(!\ula|Mux14~17_combout ),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\ula|Mux14~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~10 .extended_lut = "off";
defparam \ula|Mux14~10 .lut_mask = 64'h5F5F5F5FFF5FFF5F;
defparam \ula|Mux14~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N35
dffeas \regmem|regMemory~241 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux14~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~241 .is_wysiwyg = "true";
defparam \regmem|regMemory~241 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N12
cyclonev_lcell_comb \regmem|regMemory~177feeder (
// Equation(s):
// \regmem|regMemory~177feeder_combout  = \ula|Mux14~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux14~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~177feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~177feeder .extended_lut = "off";
defparam \regmem|regMemory~177feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory~177feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N13
dffeas \regmem|regMemory~177 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~177feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~177 .is_wysiwyg = "true";
defparam \regmem|regMemory~177 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N27
cyclonev_lcell_comb \regmem|regMemory~209feeder (
// Equation(s):
// \regmem|regMemory~209feeder_combout  = ( \ula|Mux14~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux14~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~209feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~209feeder .extended_lut = "off";
defparam \regmem|regMemory~209feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~209feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N29
dffeas \regmem|regMemory~209 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~209feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~209 .is_wysiwyg = "true";
defparam \regmem|regMemory~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N13
dffeas \regmem|regMemory~81 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux14~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~81 .is_wysiwyg = "true";
defparam \regmem|regMemory~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N49
dffeas \regmem|regMemory~49 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux14~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~49 .is_wysiwyg = "true";
defparam \regmem|regMemory~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N19
dffeas \regmem|regMemory~113 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux14~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~113 .is_wysiwyg = "true";
defparam \regmem|regMemory~113 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N9
cyclonev_lcell_comb \regmem|regMemory~17feeder (
// Equation(s):
// \regmem|regMemory~17feeder_combout  = ( \ula|Mux14~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux14~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~17feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~17feeder .extended_lut = "off";
defparam \regmem|regMemory~17feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~17feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N10
dffeas \regmem|regMemory~17 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~17 .is_wysiwyg = "true";
defparam \regmem|regMemory~17 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N48
cyclonev_lcell_comb \regmem|regMemory~1683 (
// Equation(s):
// \regmem|regMemory~1683_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction [16] & (!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory~17_q ))) # (\intMem|instruction [16] & ((((\regmem|regMemory~49_q ))) # 
// (\intMem|instruction[18]~DUPLICATE_q ))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction [16] & (!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory~81_q ))) # (\intMem|instruction [16] & ((((\regmem|regMemory~113_q ))) # 
// (\intMem|instruction[18]~DUPLICATE_q ))) ) )

	.dataa(!\intMem|instruction [16]),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~81_q ),
	.datad(!\regmem|regMemory~49_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~113_q ),
	.datag(!\regmem|regMemory~17_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1683_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1683 .extended_lut = "on";
defparam \regmem|regMemory~1683 .lut_mask = 64'h195D1919195D5D5D;
defparam \regmem|regMemory~1683 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N5
dffeas \regmem|regMemory~145 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux14~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~145 .is_wysiwyg = "true";
defparam \regmem|regMemory~145 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N54
cyclonev_lcell_comb \regmem|regMemory~1145 (
// Equation(s):
// \regmem|regMemory~1145_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1683_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1683_combout  & 
// ((\regmem|regMemory~145_q ))) # (\regmem|regMemory~1683_combout  & (\regmem|regMemory~177_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1683_combout )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1683_combout  & ((\regmem|regMemory~209_q ))) # (\regmem|regMemory~1683_combout  & (\regmem|regMemory~241_q ))))) ) )

	.dataa(!\regmem|regMemory~241_q ),
	.datab(!\regmem|regMemory~177_q ),
	.datac(!\regmem|regMemory~209_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1683_combout ),
	.datag(!\regmem|regMemory~145_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1145 .extended_lut = "on";
defparam \regmem|regMemory~1145 .lut_mask = 64'h000F000FFF33FF55;
defparam \regmem|regMemory~1145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N20
dffeas \regmem|regMemory~753 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux14~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~753 .is_wysiwyg = "true";
defparam \regmem|regMemory~753 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N19
dffeas \regmem|regMemory~689 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux14~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~689 .is_wysiwyg = "true";
defparam \regmem|regMemory~689 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N31
dffeas \regmem|regMemory~721 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux14~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~721 .is_wysiwyg = "true";
defparam \regmem|regMemory~721 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N36
cyclonev_lcell_comb \regmem|regMemory~561feeder (
// Equation(s):
// \regmem|regMemory~561feeder_combout  = ( \ula|Mux14~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux14~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~561feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~561feeder .extended_lut = "off";
defparam \regmem|regMemory~561feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~561feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N37
dffeas \regmem|regMemory~561 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~561feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~561 .is_wysiwyg = "true";
defparam \regmem|regMemory~561 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N32
dffeas \regmem|regMemory~625 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux14~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~625 .is_wysiwyg = "true";
defparam \regmem|regMemory~625 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N18
cyclonev_lcell_comb \regmem|regMemory~593feeder (
// Equation(s):
// \regmem|regMemory~593feeder_combout  = ( \ula|Mux14~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux14~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~593feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~593feeder .extended_lut = "off";
defparam \regmem|regMemory~593feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~593feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N19
dffeas \regmem|regMemory~593 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~593feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~593 .is_wysiwyg = "true";
defparam \regmem|regMemory~593 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N55
dffeas \regmem|regMemory~529 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux14~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~529 .is_wysiwyg = "true";
defparam \regmem|regMemory~529 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N36
cyclonev_lcell_comb \regmem|regMemory~1691 (
// Equation(s):
// \regmem|regMemory~1691_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~529_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory~561_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & 
// ((\regmem|regMemory~593_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~625_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~561_q ),
	.datab(!\regmem|regMemory~625_q ),
	.datac(!\regmem|regMemory~593_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~529_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1691_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1691 .extended_lut = "on";
defparam \regmem|regMemory~1691 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~1691 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N36
cyclonev_lcell_comb \regmem|regMemory~657feeder (
// Equation(s):
// \regmem|regMemory~657feeder_combout  = ( \ula|Mux14~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux14~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~657feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~657feeder .extended_lut = "off";
defparam \regmem|regMemory~657feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~657feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N37
dffeas \regmem|regMemory~657 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~657feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~657 .is_wysiwyg = "true";
defparam \regmem|regMemory~657 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N12
cyclonev_lcell_comb \regmem|regMemory~1153 (
// Equation(s):
// \regmem|regMemory~1153_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1691_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1691_combout  & 
// ((\regmem|regMemory~657_q ))) # (\regmem|regMemory~1691_combout  & (\regmem|regMemory~689_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1691_combout )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1691_combout  & ((\regmem|regMemory~721_q ))) # (\regmem|regMemory~1691_combout  & (\regmem|regMemory~753_q ))))) ) )

	.dataa(!\regmem|regMemory~753_q ),
	.datab(!\regmem|regMemory~689_q ),
	.datac(!\regmem|regMemory~721_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1691_combout ),
	.datag(!\regmem|regMemory~657_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1153 .extended_lut = "on";
defparam \regmem|regMemory~1153 .lut_mask = 64'h000F000FFF33FF55;
defparam \regmem|regMemory~1153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N13
dffeas \regmem|regMemory~433 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux14~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~433 .is_wysiwyg = "true";
defparam \regmem|regMemory~433 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N18
cyclonev_lcell_comb \regmem|regMemory~465feeder (
// Equation(s):
// \regmem|regMemory~465feeder_combout  = ( \ula|Mux14~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux14~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~465feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~465feeder .extended_lut = "off";
defparam \regmem|regMemory~465feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~465feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N20
dffeas \regmem|regMemory~465 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~465feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~465 .is_wysiwyg = "true";
defparam \regmem|regMemory~465 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N30
cyclonev_lcell_comb \regmem|regMemory~497feeder (
// Equation(s):
// \regmem|regMemory~497feeder_combout  = ( \ula|Mux14~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux14~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~497feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~497feeder .extended_lut = "off";
defparam \regmem|regMemory~497feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~497feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N32
dffeas \regmem|regMemory~497 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~497feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~497 .is_wysiwyg = "true";
defparam \regmem|regMemory~497 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N42
cyclonev_lcell_comb \regmem|regMemory~305feeder (
// Equation(s):
// \regmem|regMemory~305feeder_combout  = ( \ula|Mux14~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux14~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~305feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~305feeder .extended_lut = "off";
defparam \regmem|regMemory~305feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~305feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N44
dffeas \regmem|regMemory~305 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~305feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~305 .is_wysiwyg = "true";
defparam \regmem|regMemory~305 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N9
cyclonev_lcell_comb \regmem|regMemory~337feeder (
// Equation(s):
// \regmem|regMemory~337feeder_combout  = ( \ula|Mux14~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux14~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~337feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~337feeder .extended_lut = "off";
defparam \regmem|regMemory~337feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~337feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N11
dffeas \regmem|regMemory~337 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~337feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~337 .is_wysiwyg = "true";
defparam \regmem|regMemory~337 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N18
cyclonev_lcell_comb \regmem|regMemory~369feeder (
// Equation(s):
// \regmem|regMemory~369feeder_combout  = ( \ula|Mux14~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux14~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~369feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~369feeder .extended_lut = "off";
defparam \regmem|regMemory~369feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~369feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N20
dffeas \regmem|regMemory~369 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~369feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~369 .is_wysiwyg = "true";
defparam \regmem|regMemory~369 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N56
dffeas \regmem|regMemory~273 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux14~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~273 .is_wysiwyg = "true";
defparam \regmem|regMemory~273 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N36
cyclonev_lcell_comb \regmem|regMemory~1687 (
// Equation(s):
// \regmem|regMemory~1687_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction [16] & ((\regmem|regMemory~273_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~305_q ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & (\regmem|regMemory~337_q )) # (\intMem|instruction [16] & 
// ((\regmem|regMemory~369_q ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~305_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~337_q ),
	.datad(!\regmem|regMemory~369_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~273_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1687_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1687 .extended_lut = "on";
defparam \regmem|regMemory~1687 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \regmem|regMemory~1687 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N12
cyclonev_lcell_comb \regmem|regMemory~401feeder (
// Equation(s):
// \regmem|regMemory~401feeder_combout  = ( \ula|Mux14~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux14~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~401feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~401feeder .extended_lut = "off";
defparam \regmem|regMemory~401feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~401feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N13
dffeas \regmem|regMemory~401 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~401feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~401 .is_wysiwyg = "true";
defparam \regmem|regMemory~401 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N36
cyclonev_lcell_comb \regmem|regMemory~1149 (
// Equation(s):
// \regmem|regMemory~1149_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1687_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1687_combout  & 
// ((\regmem|regMemory~401_q ))) # (\regmem|regMemory~1687_combout  & (\regmem|regMemory~433_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1687_combout ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1687_combout  & (\regmem|regMemory~465_q )) # (\regmem|regMemory~1687_combout  & ((\regmem|regMemory~497_q )))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~433_q ),
	.datac(!\regmem|regMemory~465_q ),
	.datad(!\regmem|regMemory~497_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1687_combout ),
	.datag(!\regmem|regMemory~401_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1149 .extended_lut = "on";
defparam \regmem|regMemory~1149 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regmem|regMemory~1149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N6
cyclonev_lcell_comb \regmem|regMemory~945feeder (
// Equation(s):
// \regmem|regMemory~945feeder_combout  = ( \ula|Mux14~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux14~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~945feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~945feeder .extended_lut = "off";
defparam \regmem|regMemory~945feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~945feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N7
dffeas \regmem|regMemory~945 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~945feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~945 .is_wysiwyg = "true";
defparam \regmem|regMemory~945 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N15
cyclonev_lcell_comb \regmem|regMemory~1009feeder (
// Equation(s):
// \regmem|regMemory~1009feeder_combout  = ( \ula|Mux14~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux14~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1009feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1009feeder .extended_lut = "off";
defparam \regmem|regMemory~1009feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~1009feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N17
dffeas \regmem|regMemory~1009 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~1009feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~1009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~1009 .is_wysiwyg = "true";
defparam \regmem|regMemory~1009 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N18
cyclonev_lcell_comb \regmem|regMemory~977feeder (
// Equation(s):
// \regmem|regMemory~977feeder_combout  = ( \ula|Mux14~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux14~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~977feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~977feeder .extended_lut = "off";
defparam \regmem|regMemory~977feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~977feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N20
dffeas \regmem|regMemory~977 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~977feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~977 .is_wysiwyg = "true";
defparam \regmem|regMemory~977 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N13
dffeas \regmem|regMemory~817 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ula|Mux14~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~817 .is_wysiwyg = "true";
defparam \regmem|regMemory~817 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N9
cyclonev_lcell_comb \regmem|regMemory~881feeder (
// Equation(s):
// \regmem|regMemory~881feeder_combout  = ( \ula|Mux14~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux14~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~881feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~881feeder .extended_lut = "off";
defparam \regmem|regMemory~881feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~881feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N11
dffeas \regmem|regMemory~881 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~881feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~881 .is_wysiwyg = "true";
defparam \regmem|regMemory~881 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N46
dffeas \regmem|regMemory~849 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux14~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~849 .is_wysiwyg = "true";
defparam \regmem|regMemory~849 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N51
cyclonev_lcell_comb \regmem|regMemory~785feeder (
// Equation(s):
// \regmem|regMemory~785feeder_combout  = ( \ula|Mux14~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux14~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~785feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~785feeder .extended_lut = "off";
defparam \regmem|regMemory~785feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~785feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N52
dffeas \regmem|regMemory~785 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~785feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~785 .is_wysiwyg = "true";
defparam \regmem|regMemory~785 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N33
cyclonev_lcell_comb \regmem|regMemory~1695 (
// Equation(s):
// \regmem|regMemory~1695_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction [16] & (((\regmem|regMemory~785_q  & !\intMem|instruction [18])))) # (\intMem|instruction [16] & (((\intMem|instruction [18])) # (\regmem|regMemory~817_q 
// )))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction [16] & (((\regmem|regMemory~849_q  & !\intMem|instruction [18])))) # (\intMem|instruction [16] & (((\intMem|instruction [18])) # (\regmem|regMemory~881_q )))) ) )

	.dataa(!\regmem|regMemory~817_q ),
	.datab(!\regmem|regMemory~881_q ),
	.datac(!\regmem|regMemory~849_q ),
	.datad(!\intMem|instruction [16]),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [18]),
	.datag(!\regmem|regMemory~785_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1695_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1695 .extended_lut = "on";
defparam \regmem|regMemory~1695 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regmem|regMemory~1695 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N3
cyclonev_lcell_comb \regmem|regMemory~913feeder (
// Equation(s):
// \regmem|regMemory~913feeder_combout  = ( \ula|Mux14~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux14~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~913feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~913feeder .extended_lut = "off";
defparam \regmem|regMemory~913feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~913feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N4
dffeas \regmem|regMemory~913 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~913feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~913 .is_wysiwyg = "true";
defparam \regmem|regMemory~913 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N36
cyclonev_lcell_comb \regmem|regMemory~1157 (
// Equation(s):
// \regmem|regMemory~1157_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1695_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1695_combout  & ((\regmem|regMemory~913_q ))) 
// # (\regmem|regMemory~1695_combout  & (\regmem|regMemory~945_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1695_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1695_combout  & ((\regmem|regMemory~977_q ))) # (\regmem|regMemory~1695_combout  & (\regmem|regMemory~1009_q ))))) ) )

	.dataa(!\regmem|regMemory~945_q ),
	.datab(!\regmem|regMemory~1009_q ),
	.datac(!\regmem|regMemory~977_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1695_combout ),
	.datag(!\regmem|regMemory~913_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1157 .extended_lut = "on";
defparam \regmem|regMemory~1157 .lut_mask = 64'h000F000FFF55FF33;
defparam \regmem|regMemory~1157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N0
cyclonev_lcell_comb \regmem|regMemory~1161 (
// Equation(s):
// \regmem|regMemory~1161_combout  = ( \regmem|regMemory~1149_combout  & ( \regmem|regMemory~1157_combout  & ( ((!\intMem|instruction[20]~DUPLICATE_q  & (\regmem|regMemory~1145_combout )) # (\intMem|instruction[20]~DUPLICATE_q  & 
// ((\regmem|regMemory~1153_combout )))) # (\intMem|instruction [19]) ) ) ) # ( !\regmem|regMemory~1149_combout  & ( \regmem|regMemory~1157_combout  & ( (!\intMem|instruction [19] & ((!\intMem|instruction[20]~DUPLICATE_q  & (\regmem|regMemory~1145_combout )) 
// # (\intMem|instruction[20]~DUPLICATE_q  & ((\regmem|regMemory~1153_combout ))))) # (\intMem|instruction [19] & (\intMem|instruction[20]~DUPLICATE_q )) ) ) ) # ( \regmem|regMemory~1149_combout  & ( !\regmem|regMemory~1157_combout  & ( (!\intMem|instruction 
// [19] & ((!\intMem|instruction[20]~DUPLICATE_q  & (\regmem|regMemory~1145_combout )) # (\intMem|instruction[20]~DUPLICATE_q  & ((\regmem|regMemory~1153_combout ))))) # (\intMem|instruction [19] & (!\intMem|instruction[20]~DUPLICATE_q )) ) ) ) # ( 
// !\regmem|regMemory~1149_combout  & ( !\regmem|regMemory~1157_combout  & ( (!\intMem|instruction [19] & ((!\intMem|instruction[20]~DUPLICATE_q  & (\regmem|regMemory~1145_combout )) # (\intMem|instruction[20]~DUPLICATE_q  & ((\regmem|regMemory~1153_combout 
// ))))) ) ) )

	.dataa(!\intMem|instruction [19]),
	.datab(!\intMem|instruction[20]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~1145_combout ),
	.datad(!\regmem|regMemory~1153_combout ),
	.datae(!\regmem|regMemory~1149_combout ),
	.dataf(!\regmem|regMemory~1157_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1161 .extended_lut = "off";
defparam \regmem|regMemory~1161 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \regmem|regMemory~1161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N51
cyclonev_lcell_comb \ulaIn1|Mux17~0 (
// Equation(s):
// \ulaIn1|Mux17~0_combout  = ( \intMem|instruction [15] & ( \regmem|regMemory~1161_combout  & ( !\control|in1Mux [1] ) ) ) # ( !\intMem|instruction [15] & ( \regmem|regMemory~1161_combout  & ( (!\control|in1Mux [0] & !\control|in1Mux [1]) ) ) ) # ( 
// \intMem|instruction [15] & ( !\regmem|regMemory~1161_combout  & ( (\control|in1Mux [0] & !\control|in1Mux [1]) ) ) )

	.dataa(gnd),
	.datab(!\control|in1Mux [0]),
	.datac(gnd),
	.datad(!\control|in1Mux [1]),
	.datae(!\intMem|instruction [15]),
	.dataf(!\regmem|regMemory~1161_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux17~0 .extended_lut = "off";
defparam \ulaIn1|Mux17~0 .lut_mask = 64'h00003300CC00FF00;
defparam \ulaIn1|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N54
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[17] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [17] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux17~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux17~0_combout  & ( \ulaIn1|ulaIn1MuxOut [17] ) ) ) # ( !\ulaIn1|Mux32~0_combout  & ( !\ulaIn1|Mux17~0_combout  & ( 
// \ulaIn1|ulaIn1MuxOut [17] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [17]),
	.datad(gnd),
	.datae(!\ulaIn1|Mux32~0_combout ),
	.dataf(!\ulaIn1|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[17] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[17] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \ulaIn1|ulaIn1MuxOut[17] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N39
cyclonev_lcell_comb \ula|Mux14~17 (
// Equation(s):
// \ula|Mux14~17_combout  = ( !\control|aluOp [2] & ( (\control|aluOp [3] & ((!\control|aluOp [0] & ((!\ulaIn1|ulaIn1MuxOut [17] & (\ulaIn2|ulaIn2MuxOut[17]~28_combout  & \control|aluOp [1])) # (\ulaIn1|ulaIn1MuxOut [17] & 
// (!\ulaIn2|ulaIn2MuxOut[17]~28_combout  $ (!\control|aluOp [1]))))) # (\control|aluOp [0] & (!\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [17] & !\ulaIn2|ulaIn2MuxOut[17]~28_combout ))))))) ) ) # ( \control|aluOp [2] & ( (!\control|aluOp [0] & 
// (((\ulaIn1|ulaIn1MuxOut [1] & (\control|aluOp [1] & \control|aluOp [3]))))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\ulaIn1|ulaIn1MuxOut [17]),
	.datac(!\ulaIn1|ulaIn1MuxOut [1]),
	.datad(!\control|aluOp [1]),
	.datae(!\control|aluOp [2]),
	.dataf(!\control|aluOp [3]),
	.datag(!\ulaIn2|ulaIn2MuxOut[17]~28_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~17 .extended_lut = "on";
defparam \ula|Mux14~17 .lut_mask = 64'h000000001768000A;
defparam \ula|Mux14~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N21
cyclonev_lcell_comb \memToRegMux|memToRegOutput[17]~16 (
// Equation(s):
// \memToRegMux|memToRegOutput[17]~16_combout  = ( \ula|Mux14~2_combout  & ( !\control|Decoder1~0_combout  ) ) # ( !\ula|Mux14~2_combout  & ( (!\control|Decoder1~0_combout  & (((!\control|aluOp [3] & \ula|Mux14~13_combout )) # (\ula|Mux14~17_combout ))) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\control|Decoder1~0_combout ),
	.datac(!\ula|Mux14~17_combout ),
	.datad(!\ula|Mux14~13_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[17]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[17]~16 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[17]~16 .lut_mask = 64'h0C8C0C8CCCCCCCCC;
defparam \memToRegMux|memToRegOutput[17]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N39
cyclonev_lcell_comb \ula|Add0~59 (
// Equation(s):
// \ula|Add0~59_sumout  = SUM(( \ula|Add0~154_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a12 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass 
// [23])))) ) + ( \ula|Add0~55  ))
// \ula|Add0~60  = CARRY(( \ula|Add0~154_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a12 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass [23])))) 
// ) + ( \ula|Add0~55  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\regmem|regMemory~1570_combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [23]),
	.datad(!\ula|Add0~154_combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(\ula|Add0~55 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~59_sumout ),
	.cout(\ula|Add0~60 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~59 .extended_lut = "off";
defparam \ula|Add0~59 .lut_mask = 64'h0000FD75000000FF;
defparam \ula|Add0~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N42
cyclonev_lcell_comb \ula|Add0~63 (
// Equation(s):
// \ula|Add0~63_sumout  = SUM(( \ula|Add0~155_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a13 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass 
// [24])))) ) + ( \ula|Add0~60  ))
// \ula|Add0~64  = CARRY(( \ula|Add0~155_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a13 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass [24])))) 
// ) + ( \ula|Add0~60  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\regmem|regMemory~1570_combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [24]),
	.datad(!\ula|Add0~155_combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(\ula|Add0~60 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~63_sumout ),
	.cout(\ula|Add0~64 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~63 .extended_lut = "off";
defparam \ula|Add0~63 .lut_mask = 64'h0000FD75000000FF;
defparam \ula|Add0~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N45
cyclonev_lcell_comb \ula|Add0~67 (
// Equation(s):
// \ula|Add0~67_sumout  = SUM(( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a14 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass [25])))) ) + ( 
// \ula|Add0~156_combout  ) + ( \ula|Add0~64  ))
// \ula|Add0~68  = CARRY(( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a14 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass [25])))) ) + ( \ula|Add0~156_combout  
// ) + ( \ula|Add0~64  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\regmem|regMemory~1570_combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [25]),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a14 ),
	.datae(gnd),
	.dataf(!\ula|Add0~156_combout ),
	.datag(gnd),
	.cin(\ula|Add0~64 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~67_sumout ),
	.cout(\ula|Add0~68 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~67 .extended_lut = "off";
defparam \ula|Add0~67 .lut_mask = 64'h0000FF000000028A;
defparam \ula|Add0~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N48
cyclonev_lcell_comb \ula|Add0~75 (
// Equation(s):
// \ula|Add0~75_sumout  = SUM(( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a15 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass [26])))) ) + ( 
// \ula|Add0~157_combout  ) + ( \ula|Add0~68  ))
// \ula|Add0~76  = CARRY(( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a15 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass [26])))) ) + ( \ula|Add0~157_combout  
// ) + ( \ula|Add0~68  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\regmem|regMemory~1570_combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [26]),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a15 ),
	.datae(gnd),
	.dataf(!\ula|Add0~157_combout ),
	.datag(gnd),
	.cin(\ula|Add0~68 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~75_sumout ),
	.cout(\ula|Add0~76 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~75 .extended_lut = "off";
defparam \ula|Add0~75 .lut_mask = 64'h0000FF000000028A;
defparam \ula|Add0~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N27
cyclonev_lcell_comb \ula|Mux15~1 (
// Equation(s):
// \ula|Mux15~1_combout  = ( \ula|Add0~80_sumout  & ( (\ula|Mux22~4_combout  & ((!\control|aluOp [3]) # ((\ulaIn1|ulaIn1MuxOut [0] & !\control|aluOp [0])))) ) ) # ( !\ula|Add0~80_sumout  & ( (\control|aluOp [3] & (\ulaIn1|ulaIn1MuxOut [0] & (!\control|aluOp 
// [0] & \ula|Mux22~4_combout ))) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ulaIn1|ulaIn1MuxOut [0]),
	.datac(!\control|aluOp [0]),
	.datad(!\ula|Mux22~4_combout ),
	.datae(gnd),
	.dataf(!\ula|Add0~80_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~1 .extended_lut = "off";
defparam \ula|Mux15~1 .lut_mask = 64'h0010001000BA00BA;
defparam \ula|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N6
cyclonev_lcell_comb \ula|ShiftRight0~1 (
// Equation(s):
// \ula|ShiftRight0~1_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [19] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [17] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [18] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [16] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [18]),
	.datab(!\ulaIn1|ulaIn1MuxOut [17]),
	.datac(!\ulaIn1|ulaIn1MuxOut [19]),
	.datad(!\ulaIn1|ulaIn1MuxOut [16]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~1 .extended_lut = "off";
defparam \ula|ShiftRight0~1 .lut_mask = 64'h00FF555533330F0F;
defparam \ula|ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N48
cyclonev_lcell_comb \ula|ShiftRight0~4 (
// Equation(s):
// \ula|ShiftRight0~4_combout  = ( \ula|ShiftRight0~0_combout  & ( \ula|ShiftRight0~2_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~1_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~3_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout ) ) ) ) # ( !\ula|ShiftRight0~0_combout  & ( \ula|ShiftRight0~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~1_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~4_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|ShiftRight0~3_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) ) ) ) # ( \ula|ShiftRight0~0_combout  & ( !\ula|ShiftRight0~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[2]~4_combout )) # (\ula|ShiftRight0~1_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & \ula|ShiftRight0~3_combout )))) ) ) ) # ( !\ula|ShiftRight0~0_combout  & ( 
// !\ula|ShiftRight0~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~1_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~3_combout ))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\ula|ShiftRight0~1_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datad(!\ula|ShiftRight0~3_combout ),
	.datae(!\ula|ShiftRight0~0_combout ),
	.dataf(!\ula|ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~4 .extended_lut = "off";
defparam \ula|ShiftRight0~4 .lut_mask = 64'h20702A7A25752F7F;
defparam \ula|ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N0
cyclonev_lcell_comb \ula|Mux15~2 (
// Equation(s):
// \ula|Mux15~2_combout  = ( \ula|ShiftRight0~4_combout  & ( (!\control|aluOp [3] & (\ula|Mux28~3_combout  & \ula|Mux14~0_combout )) ) )

	.dataa(!\control|aluOp [3]),
	.datab(gnd),
	.datac(!\ula|Mux28~3_combout ),
	.datad(!\ula|Mux14~0_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~2 .extended_lut = "off";
defparam \ula|Mux15~2 .lut_mask = 64'h00000000000A000A;
defparam \ula|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N36
cyclonev_lcell_comb \ula|ShiftLeft0~35 (
// Equation(s):
// \ula|ShiftLeft0~35_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftLeft0~18_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~26_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~10_combout ))) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftLeft0~18_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftLeft0~34_combout ) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ula|ShiftLeft0~18_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~26_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~10_combout ))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ula|ShiftLeft0~18_combout  & ( (\ula|ShiftLeft0~34_combout  
// & !\ulaIn2|ulaIn2MuxOut[3]~3_combout ) ) ) )

	.dataa(!\ula|ShiftLeft0~26_combout ),
	.datab(!\ula|ShiftLeft0~34_combout ),
	.datac(!\ula|ShiftLeft0~10_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.dataf(!\ula|ShiftLeft0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~35 .extended_lut = "off";
defparam \ula|ShiftLeft0~35 .lut_mask = 64'h3300550F33FF550F;
defparam \ula|ShiftLeft0~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N51
cyclonev_lcell_comb \ula|Mux15~3 (
// Equation(s):
// \ula|Mux15~3_combout  = ( \ula|ShiftRight0~10_combout  & ( \ula|ShiftLeft0~35_combout  & ( (\ula|Add0~0_combout  & (\ula|Mux0~0_combout  & ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # (\ula|ShiftLeft0~6_combout )))) ) ) ) # ( !\ula|ShiftRight0~10_combout  & ( 
// \ula|ShiftLeft0~35_combout  & ( (\ula|Add0~0_combout  & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & \ula|Mux0~0_combout )) ) ) ) # ( \ula|ShiftRight0~10_combout  & ( !\ula|ShiftLeft0~35_combout  & ( (\ula|Add0~0_combout  & (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & 
// (\ula|ShiftLeft0~6_combout  & \ula|Mux0~0_combout ))) ) ) )

	.dataa(!\ula|Add0~0_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\ula|ShiftLeft0~6_combout ),
	.datad(!\ula|Mux0~0_combout ),
	.datae(!\ula|ShiftRight0~10_combout ),
	.dataf(!\ula|ShiftLeft0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~3 .extended_lut = "off";
defparam \ula|Mux15~3 .lut_mask = 64'h0000000100440045;
defparam \ula|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N39
cyclonev_lcell_comb \ula|Mux15~9 (
// Equation(s):
// \ula|Mux15~9_combout  = ( !\ula|Mux15~2_combout  & ( \ula|Mux15~3_combout  & ( (\control|aluOp [2] & !\ula|Mux15~1_combout ) ) ) ) # ( !\ula|Mux15~2_combout  & ( !\ula|Mux15~3_combout  & ( (!\ula|Mux15~1_combout  & (((!\ula|Mux15~5_combout  & 
// !\ula|Mux15~4_combout )) # (\control|aluOp [2]))) ) ) )

	.dataa(!\ula|Mux15~5_combout ),
	.datab(!\control|aluOp [2]),
	.datac(!\ula|Mux15~4_combout ),
	.datad(!\ula|Mux15~1_combout ),
	.datae(!\ula|Mux15~2_combout ),
	.dataf(!\ula|Mux15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~9 .extended_lut = "off";
defparam \ula|Mux15~9 .lut_mask = 64'hB300000033000000;
defparam \ula|Mux15~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N21
cyclonev_lcell_comb \memToRegMux|memToRegOutput[16]~15 (
// Equation(s):
// \memToRegMux|memToRegOutput[16]~15_combout  = ( \ula|Mux15~0_combout  & ( \ula|Mux15~9_combout  & ( (\ula|Add0~12_combout  & (!\control|Decoder1~0_combout  & ((\ula|LessThan0~46_combout ) # (\ula|LessThan0~47_combout )))) ) ) ) # ( \ula|Mux15~0_combout  & 
// ( !\ula|Mux15~9_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Mux15~0_combout  & ( !\ula|Mux15~9_combout  & ( !\control|Decoder1~0_combout  ) ) )

	.dataa(!\ula|Add0~12_combout ),
	.datab(!\ula|LessThan0~47_combout ),
	.datac(!\ula|LessThan0~46_combout ),
	.datad(!\control|Decoder1~0_combout ),
	.datae(!\ula|Mux15~0_combout ),
	.dataf(!\ula|Mux15~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[16]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[16]~15 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[16]~15 .lut_mask = 64'hFF00FF0000001500;
defparam \memToRegMux|memToRegOutput[16]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N36
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[1]~1 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[1]~1_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a1  & ( \control|in2Mux~combout  & ( \intMem|instruction [7] ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a1  & ( \control|in2Mux~combout  & ( 
// \intMem|instruction [7] ) ) ) # ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a1  & ( !\control|in2Mux~combout  & ( (!\regmem|regMemory~1024_combout ) # ((!\regmem|regMemory~1025_combout ) # (\regmem|regMemory_rtl_0_bypass [12])) ) ) ) # ( 
// !\regmem|regMemory_rtl_0|auto_generated|ram_block1a1  & ( !\control|in2Mux~combout  & ( (\regmem|regMemory~1024_combout  & (\regmem|regMemory~1025_combout  & \regmem|regMemory_rtl_0_bypass [12])) ) ) )

	.dataa(!\regmem|regMemory~1024_combout ),
	.datab(!\intMem|instruction [7]),
	.datac(!\regmem|regMemory~1025_combout ),
	.datad(!\regmem|regMemory_rtl_0_bypass [12]),
	.datae(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a1 ),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[1]~1 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[1]~1 .lut_mask = 64'h0005FAFF33333333;
defparam \ulaIn2|ulaIn2MuxOut[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N18
cyclonev_lcell_comb \ula|ShiftRight1~3 (
// Equation(s):
// \ula|ShiftRight1~3_combout  = ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [30]))) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [31])) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ulaIn1|ulaIn1MuxOut [30]),
	.datad(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~3 .extended_lut = "off";
defparam \ula|ShiftRight1~3 .lut_mask = 64'h0F330F3300000000;
defparam \ula|ShiftRight1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N18
cyclonev_lcell_comb \ula|Mux17~1 (
// Equation(s):
// \ula|Mux17~1_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftRight0~20_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftRight0~22_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftRight0~20_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~26_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~21_combout )) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ula|ShiftRight0~20_combout  & ( 
// (\ula|ShiftRight0~22_combout  & !\ulaIn2|ulaIn2MuxOut[3]~3_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ula|ShiftRight0~20_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~26_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~21_combout )) ) ) )

	.dataa(!\ula|ShiftRight0~21_combout ),
	.datab(!\ula|ShiftRight0~26_combout ),
	.datac(!\ula|ShiftRight0~22_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.dataf(!\ula|ShiftRight0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux17~1 .extended_lut = "off";
defparam \ula|Mux17~1 .lut_mask = 64'h33550F0033550FFF;
defparam \ula|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N45
cyclonev_lcell_comb \ula|Mux17~0 (
// Equation(s):
// \ula|Mux17~0_combout  = ( \ula|Mux28~0_combout  & ( \ula|Mux28~1_combout  & ( \ula|ShiftLeft0~31_combout  ) ) ) # ( !\ula|Mux28~0_combout  & ( \ula|Mux28~1_combout  & ( (!\ula|ShiftRight0~10_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))) # 
// (\ula|ShiftRight0~10_combout  & (\ula|ShiftRight0~19_combout )) ) ) ) # ( \ula|Mux28~0_combout  & ( !\ula|Mux28~1_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) )

	.dataa(!\ula|ShiftRight0~19_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|ShiftLeft0~31_combout ),
	.datad(!\ula|ShiftRight0~10_combout ),
	.datae(!\ula|Mux28~0_combout ),
	.dataf(!\ula|Mux28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux17~0 .extended_lut = "off";
defparam \ula|Mux17~0 .lut_mask = 64'h0000333333550F0F;
defparam \ula|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N24
cyclonev_lcell_comb \ula|Mux17~4 (
// Equation(s):
// \ula|Mux17~4_combout  = ( !\ula|Mux28~6_combout  & ( ((!\ula|Mux28~2_combout  & (\ula|Mux17~0_combout )) # (\ula|Mux28~2_combout  & (((\ula|Add0~67_sumout ))))) ) ) # ( \ula|Mux28~6_combout  & ( (!\ula|Mux28~2_combout  & ((((\ula|Mux17~1_combout ))))) # 
// (\ula|Mux28~2_combout  & (\ula|ShiftRight1~3_combout  & (\ula|ShiftRight0~10_combout ))) ) )

	.dataa(!\ula|ShiftRight1~3_combout ),
	.datab(!\ula|Mux28~2_combout ),
	.datac(!\ula|ShiftRight0~10_combout ),
	.datad(!\ula|Add0~67_sumout ),
	.datae(!\ula|Mux28~6_combout ),
	.dataf(!\ula|Mux17~1_combout ),
	.datag(!\ula|Mux17~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux17~4 .extended_lut = "on";
defparam \ula|Mux17~4 .lut_mask = 64'h0C3F01010C3FCDCD;
defparam \ula|Mux17~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N57
cyclonev_lcell_comb \memToRegMux|memToRegOutput[14]~13 (
// Equation(s):
// \memToRegMux|memToRegOutput[14]~13_combout  = ( \ula|Mux17~4_combout  & ( \ula|Mux30~4_combout  & ( !\control|Decoder1~0_combout  ) ) ) # ( !\ula|Mux17~4_combout  & ( \ula|Mux30~4_combout  & ( (\control|aluOp [3] & !\control|Decoder1~0_combout ) ) ) ) # ( 
// \ula|Mux17~4_combout  & ( !\ula|Mux30~4_combout  & ( (!\control|Decoder1~0_combout  & ((!\control|aluOp [3]) # (\ula|Mux17~2_combout ))) ) ) ) # ( !\ula|Mux17~4_combout  & ( !\ula|Mux30~4_combout  & ( (\control|aluOp [3] & (!\control|Decoder1~0_combout  & 
// \ula|Mux17~2_combout )) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(gnd),
	.datac(!\control|Decoder1~0_combout ),
	.datad(!\ula|Mux17~2_combout ),
	.datae(!\ula|Mux17~4_combout ),
	.dataf(!\ula|Mux30~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[14]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[14]~13 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[14]~13 .lut_mask = 64'h0050A0F05050F0F0;
defparam \memToRegMux|memToRegOutput[14]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N18
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[15]~16 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[15]~16_combout  = ( !\control|in2Mux~combout  & ( (!\regmem|regMemory~1025_combout  & (((\regmem|regMemory_rtl_0|auto_generated|ram_block1a15 )))) # (\regmem|regMemory~1025_combout  & ((!\regmem|regMemory~1024_combout  & 
// (\regmem|regMemory_rtl_0|auto_generated|ram_block1a15 )) # (\regmem|regMemory~1024_combout  & ((\regmem|regMemory_rtl_0_bypass [26]))))) ) )

	.dataa(!\regmem|regMemory~1025_combout ),
	.datab(!\regmem|regMemory~1024_combout ),
	.datac(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a15 ),
	.datad(!\regmem|regMemory_rtl_0_bypass [26]),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[15]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[15]~16 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[15]~16 .lut_mask = 64'h0E1F0E1F00000000;
defparam \ulaIn2|ulaIn2MuxOut[15]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N54
cyclonev_lcell_comb \ula|Mux31~5 (
// Equation(s):
// \ula|Mux31~5_combout  = ( \ulaIn1|ulaIn1MuxOut [15] & ( !\control|aluOp [1] $ (((!\ulaIn2|ulaIn2MuxOut[15]~16_combout  & !\control|aluOp [0]))) ) ) # ( !\ulaIn1|ulaIn1MuxOut [15] & ( (!\control|aluOp [1] & (\ulaIn2|ulaIn2MuxOut[15]~16_combout  & 
// \control|aluOp [0])) # (\control|aluOp [1] & (!\ulaIn2|ulaIn2MuxOut[15]~16_combout  $ (!\control|aluOp [0]))) ) )

	.dataa(gnd),
	.datab(!\control|aluOp [1]),
	.datac(!\ulaIn2|ulaIn2MuxOut[15]~16_combout ),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux31~5 .extended_lut = "off";
defparam \ula|Mux31~5 .lut_mask = 64'h033C033C3CCC3CCC;
defparam \ula|Mux31~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N45
cyclonev_lcell_comb \ula|ShiftRight1~24 (
// Equation(s):
// \ula|ShiftRight1~24_combout  = ( \ulaIn1|ulaIn1MuxOut [31] & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & !\ulaIn2|ulaIn2MuxOut[2]~4_combout 
// ))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [31]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~24 .extended_lut = "off";
defparam \ula|ShiftRight1~24 .lut_mask = 64'h0000400000000000;
defparam \ula|ShiftRight1~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N30
cyclonev_lcell_comb \ula|ShiftRight1~23 (
// Equation(s):
// \ula|ShiftRight1~23_combout  = ( \ula|ShiftRight0~29_combout  & ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ((\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftRight0~28_combout ))) ) ) ) # ( !\ula|ShiftRight0~29_combout 
//  & ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( (\ula|ShiftRight0~28_combout  & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & !\ulaIn2|ulaIn2MuxOut[2]~4_combout )) ) ) ) # ( \ula|ShiftRight0~29_combout  & ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( 
// (\ula|ShiftRight0~27_combout  & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & \ulaIn2|ulaIn2MuxOut[2]~4_combout )) ) ) ) # ( !\ula|ShiftRight0~29_combout  & ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( (\ula|ShiftRight0~27_combout  & 
// (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & \ulaIn2|ulaIn2MuxOut[2]~4_combout )) ) ) )

	.dataa(!\ula|ShiftRight0~28_combout ),
	.datab(!\ula|ShiftRight0~27_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(!\ula|ShiftRight0~29_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~23 .extended_lut = "off";
defparam \ula|ShiftRight1~23 .lut_mask = 64'h00300030500050F0;
defparam \ula|ShiftRight1~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N3
cyclonev_lcell_comb \ula|ShiftRight1~22 (
// Equation(s):
// \ula|ShiftRight1~22_combout  = ( \ula|ShiftRight0~10_combout  & ( (\ula|ShiftRight0~33_combout  & !\ulaIn2|ulaIn2MuxOut[4]~0_combout ) ) )

	.dataa(!\ula|ShiftRight0~33_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~22 .extended_lut = "off";
defparam \ula|ShiftRight1~22 .lut_mask = 64'h0000000055005500;
defparam \ula|ShiftRight1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N48
cyclonev_lcell_comb \ula|Add0~78 (
// Equation(s):
// \ula|Add0~78_combout  = ( \ula|ShiftRight1~22_combout  & ( \ula|Add0~75_sumout  & ( (\ula|ShiftLeft0~5_combout ) # (\control|aluOp [1]) ) ) ) # ( !\ula|ShiftRight1~22_combout  & ( \ula|Add0~75_sumout  & ( ((\ula|ShiftLeft0~5_combout  & 
// ((\ula|ShiftRight1~23_combout ) # (\ula|ShiftRight1~24_combout )))) # (\control|aluOp [1]) ) ) ) # ( \ula|ShiftRight1~22_combout  & ( !\ula|Add0~75_sumout  & ( (!\control|aluOp [1] & \ula|ShiftLeft0~5_combout ) ) ) ) # ( !\ula|ShiftRight1~22_combout  & ( 
// !\ula|Add0~75_sumout  & ( (!\control|aluOp [1] & (\ula|ShiftLeft0~5_combout  & ((\ula|ShiftRight1~23_combout ) # (\ula|ShiftRight1~24_combout )))) ) ) )

	.dataa(!\ula|ShiftRight1~24_combout ),
	.datab(!\ula|ShiftRight1~23_combout ),
	.datac(!\control|aluOp [1]),
	.datad(!\ula|ShiftLeft0~5_combout ),
	.datae(!\ula|ShiftRight1~22_combout ),
	.dataf(!\ula|Add0~75_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~78 .extended_lut = "off";
defparam \ula|Add0~78 .lut_mask = 64'h007000F00F7F0FFF;
defparam \ula|Add0~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N0
cyclonev_lcell_comb \ula|ShiftLeft0~33 (
// Equation(s):
// \ula|ShiftLeft0~33_combout  = ( \ula|ShiftLeft0~24_combout  & ( \ula|ShiftLeft0~9_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~32_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~16_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout ) ) ) ) # ( !\ula|ShiftLeft0~24_combout  & ( \ula|ShiftLeft0~9_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~32_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~16_combout ))))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) ) # ( \ula|ShiftLeft0~24_combout  & ( !\ula|ShiftLeft0~9_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~32_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~16_combout ))))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) ) # ( !\ula|ShiftLeft0~24_combout  & ( !\ula|ShiftLeft0~9_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~32_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~16_combout ))))) ) ) )

	.dataa(!\ula|ShiftLeft0~32_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datad(!\ula|ShiftLeft0~16_combout ),
	.datae(!\ula|ShiftLeft0~24_combout ),
	.dataf(!\ula|ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~33 .extended_lut = "off";
defparam \ula|ShiftLeft0~33 .lut_mask = 64'h404C707C434F737F;
defparam \ula|ShiftLeft0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N0
cyclonev_lcell_comb \ula|Add0~72 (
// Equation(s):
// \ula|Add0~72_combout  = ( \ula|ShiftLeft0~33_combout  & ( (\ula|Add0~0_combout  & !\ulaIn2|ulaIn2MuxOut[4]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Add0~0_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~72 .extended_lut = "off";
defparam \ula|Add0~72 .lut_mask = 64'h000000000F000F00;
defparam \ula|Add0~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N27
cyclonev_lcell_comb \ula|Add0~70 (
// Equation(s):
// \ula|Add0~70_combout  = ( \ula|ShiftRight1~23_combout  & ( (!\ulaIn1|ulaIn1MuxOut [31] & !\ula|ShiftLeft0~5_combout ) ) ) # ( !\ula|ShiftRight1~23_combout  & ( (!\ula|ShiftLeft0~5_combout  & (((!\ulaIn1|ulaIn1MuxOut [31])))) # (\ula|ShiftLeft0~5_combout  
// & (!\ula|ShiftRight1~22_combout  & ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # (!\ulaIn1|ulaIn1MuxOut [31])))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|ShiftLeft0~5_combout ),
	.datad(!\ula|ShiftRight1~22_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight1~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~70 .extended_lut = "off";
defparam \ula|Add0~70 .lut_mask = 64'hCEC0CEC0C0C0C0C0;
defparam \ula|Add0~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N18
cyclonev_lcell_comb \ula|Add0~71 (
// Equation(s):
// \ula|Add0~71_combout  = ( \ula|ShiftRight1~22_combout  & ( \ula|ShiftRight1~23_combout  & ( (!\control|aluOp [1] & \control|aluOp [0]) ) ) ) # ( !\ula|ShiftRight1~22_combout  & ( \ula|ShiftRight1~23_combout  & ( (!\control|aluOp [1] & \control|aluOp [0]) 
// ) ) ) # ( \ula|ShiftRight1~22_combout  & ( !\ula|ShiftRight1~23_combout  & ( (!\control|aluOp [1] & \control|aluOp [0]) ) ) ) # ( !\ula|ShiftRight1~22_combout  & ( !\ula|ShiftRight1~23_combout  & ( (!\control|aluOp [1] & (\control|aluOp [0] & 
// \ula|ShiftRight1~24_combout )) ) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\control|aluOp [0]),
	.datac(!\ula|ShiftRight1~24_combout ),
	.datad(gnd),
	.datae(!\ula|ShiftRight1~22_combout ),
	.dataf(!\ula|ShiftRight1~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~71 .extended_lut = "off";
defparam \ula|Add0~71 .lut_mask = 64'h0202222222222222;
defparam \ula|Add0~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N15
cyclonev_lcell_comb \ula|Add0~73 (
// Equation(s):
// \ula|Add0~73_combout  = ( \ula|Add0~70_combout  & ( \ula|Add0~71_combout  & ( !\ula|ShiftLeft0~5_combout  ) ) ) # ( !\ula|Add0~70_combout  & ( \ula|Add0~71_combout  & ( (!\ula|Mux6~0_combout  & !\ula|ShiftLeft0~5_combout ) ) ) ) # ( \ula|Add0~70_combout  
// & ( !\ula|Add0~71_combout  & ( (!\ula|ShiftLeft0~5_combout ) # (!\ula|Add0~72_combout ) ) ) ) # ( !\ula|Add0~70_combout  & ( !\ula|Add0~71_combout  & ( (!\ula|Mux6~0_combout  & ((!\ula|ShiftLeft0~5_combout ) # (!\ula|Add0~72_combout ))) ) ) )

	.dataa(!\ula|Mux6~0_combout ),
	.datab(gnd),
	.datac(!\ula|ShiftLeft0~5_combout ),
	.datad(!\ula|Add0~72_combout ),
	.datae(!\ula|Add0~70_combout ),
	.dataf(!\ula|Add0~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~73 .extended_lut = "off";
defparam \ula|Add0~73 .lut_mask = 64'hAAA0FFF0A0A0F0F0;
defparam \ula|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N39
cyclonev_lcell_comb \ula|Mux16~0 (
// Equation(s):
// \ula|Mux16~0_combout  = ( \ula|Add0~78_combout  & ( \ula|Add0~73_combout  & ( (!\control|aluOp [2] & (\ula|Mux31~5_combout  & ((\control|aluOp [3])))) # (\control|aluOp [2] & (((!\control|aluOp [3]) # (\ula|Mux31~3_combout )))) ) ) ) # ( 
// !\ula|Add0~78_combout  & ( \ula|Add0~73_combout  & ( (\control|aluOp [3] & ((!\control|aluOp [2] & (\ula|Mux31~5_combout )) # (\control|aluOp [2] & ((\ula|Mux31~3_combout ))))) ) ) ) # ( \ula|Add0~78_combout  & ( !\ula|Add0~73_combout  & ( 
// (!\control|aluOp [3]) # ((!\control|aluOp [2] & (\ula|Mux31~5_combout )) # (\control|aluOp [2] & ((\ula|Mux31~3_combout )))) ) ) ) # ( !\ula|Add0~78_combout  & ( !\ula|Add0~73_combout  & ( (!\control|aluOp [2] & (((!\control|aluOp [3])) # 
// (\ula|Mux31~5_combout ))) # (\control|aluOp [2] & (((\ula|Mux31~3_combout  & \control|aluOp [3])))) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\ula|Mux31~5_combout ),
	.datac(!\ula|Mux31~3_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|Add0~78_combout ),
	.dataf(!\ula|Add0~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux16~0 .extended_lut = "off";
defparam \ula|Mux16~0 .lut_mask = 64'hAA27FF2700275527;
defparam \ula|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N31
dffeas \regmem|regMemory~751 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~751 .is_wysiwyg = "true";
defparam \regmem|regMemory~751 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N23
dffeas \regmem|regMemory~687 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~687 .is_wysiwyg = "true";
defparam \regmem|regMemory~687 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N11
dffeas \regmem|regMemory~719 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~719 .is_wysiwyg = "true";
defparam \regmem|regMemory~719 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N50
dffeas \regmem|regMemory~559 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~559 .is_wysiwyg = "true";
defparam \regmem|regMemory~559 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N14
dffeas \regmem|regMemory~623 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~623 .is_wysiwyg = "true";
defparam \regmem|regMemory~623 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N7
dffeas \regmem|regMemory~591 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~591 .is_wysiwyg = "true";
defparam \regmem|regMemory~591 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N7
dffeas \regmem|regMemory~527 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~527 .is_wysiwyg = "true";
defparam \regmem|regMemory~527 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N54
cyclonev_lcell_comb \regmem|regMemory~2075 (
// Equation(s):
// \regmem|regMemory~2075_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~527_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~559_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~591_q ))) # (\intMem|instruction [16] & 
// (\regmem|regMemory~623_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~559_q ),
	.datab(!\regmem|regMemory~623_q ),
	.datac(!\regmem|regMemory~591_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~527_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2075_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2075 .extended_lut = "on";
defparam \regmem|regMemory~2075 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~2075 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N19
dffeas \regmem|regMemory~655 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~655 .is_wysiwyg = "true";
defparam \regmem|regMemory~655 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N30
cyclonev_lcell_comb \regmem|regMemory~1561 (
// Equation(s):
// \regmem|regMemory~1561_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~2075_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~2075_combout  & ((\regmem|regMemory~655_q ))) 
// # (\regmem|regMemory~2075_combout  & (\regmem|regMemory~687_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~2075_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~2075_combout  & ((\regmem|regMemory~719_q ))) # (\regmem|regMemory~2075_combout  & (\regmem|regMemory~751_q ))))) ) )

	.dataa(!\regmem|regMemory~751_q ),
	.datab(!\regmem|regMemory~687_q ),
	.datac(!\regmem|regMemory~719_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~2075_combout ),
	.datag(!\regmem|regMemory~655_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1561_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1561 .extended_lut = "on";
defparam \regmem|regMemory~1561 .lut_mask = 64'h000F000FFF33FF55;
defparam \regmem|regMemory~1561 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N2
dffeas \regmem|regMemory~239 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~239 .is_wysiwyg = "true";
defparam \regmem|regMemory~239 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N24
cyclonev_lcell_comb \regmem|regMemory~175feeder (
// Equation(s):
// \regmem|regMemory~175feeder_combout  = ( \ula|Mux16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~175feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~175feeder .extended_lut = "off";
defparam \regmem|regMemory~175feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~175feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N25
dffeas \regmem|regMemory~175 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~175feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~175 .is_wysiwyg = "true";
defparam \regmem|regMemory~175 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N51
cyclonev_lcell_comb \regmem|regMemory~207feeder (
// Equation(s):
// \regmem|regMemory~207feeder_combout  = ( \ula|Mux16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~207feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~207feeder .extended_lut = "off";
defparam \regmem|regMemory~207feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~207feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N52
dffeas \regmem|regMemory~207 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~207feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~207 .is_wysiwyg = "true";
defparam \regmem|regMemory~207 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N4
dffeas \regmem|regMemory~47 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~47 .is_wysiwyg = "true";
defparam \regmem|regMemory~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N20
dffeas \regmem|regMemory~111 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~111 .is_wysiwyg = "true";
defparam \regmem|regMemory~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N58
dffeas \regmem|regMemory~79 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~79 .is_wysiwyg = "true";
defparam \regmem|regMemory~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N52
dffeas \regmem|regMemory~15 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~15 .is_wysiwyg = "true";
defparam \regmem|regMemory~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N18
cyclonev_lcell_comb \regmem|regMemory~2067 (
// Equation(s):
// \regmem|regMemory~2067_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~15_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~47_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~79_q ))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~111_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~47_q ),
	.datab(!\regmem|regMemory~111_q ),
	.datac(!\regmem|regMemory~79_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2067_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2067 .extended_lut = "on";
defparam \regmem|regMemory~2067 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~2067 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N24
cyclonev_lcell_comb \regmem|regMemory~143feeder (
// Equation(s):
// \regmem|regMemory~143feeder_combout  = ( \ula|Mux16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~143feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~143feeder .extended_lut = "off";
defparam \regmem|regMemory~143feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~143feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N25
dffeas \regmem|regMemory~143 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~143feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~143 .is_wysiwyg = "true";
defparam \regmem|regMemory~143 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N0
cyclonev_lcell_comb \regmem|regMemory~1553 (
// Equation(s):
// \regmem|regMemory~1553_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~2067_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~2067_combout  & ((\regmem|regMemory~143_q ))) 
// # (\regmem|regMemory~2067_combout  & (\regmem|regMemory~175_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~2067_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~2067_combout  & ((\regmem|regMemory~207_q ))) # (\regmem|regMemory~2067_combout  & (\regmem|regMemory~239_q ))))) ) )

	.dataa(!\regmem|regMemory~239_q ),
	.datab(!\regmem|regMemory~175_q ),
	.datac(!\regmem|regMemory~207_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~2067_combout ),
	.datag(!\regmem|regMemory~143_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1553_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1553 .extended_lut = "on";
defparam \regmem|regMemory~1553 .lut_mask = 64'h000F000FFF33FF55;
defparam \regmem|regMemory~1553 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N13
dffeas \regmem|regMemory~943 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~943 .is_wysiwyg = "true";
defparam \regmem|regMemory~943 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N6
cyclonev_lcell_comb \regmem|regMemory~1007feeder (
// Equation(s):
// \regmem|regMemory~1007feeder_combout  = ( \ula|Mux16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1007feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1007feeder .extended_lut = "off";
defparam \regmem|regMemory~1007feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~1007feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N8
dffeas \regmem|regMemory~1007 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~1007feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~1007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~1007 .is_wysiwyg = "true";
defparam \regmem|regMemory~1007 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N48
cyclonev_lcell_comb \regmem|regMemory~975feeder (
// Equation(s):
// \regmem|regMemory~975feeder_combout  = ( \ula|Mux16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~975feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~975feeder .extended_lut = "off";
defparam \regmem|regMemory~975feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~975feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N49
dffeas \regmem|regMemory~975 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~975feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~975 .is_wysiwyg = "true";
defparam \regmem|regMemory~975 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N36
cyclonev_lcell_comb \regmem|regMemory~879feeder (
// Equation(s):
// \regmem|regMemory~879feeder_combout  = ( \ula|Mux16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~879feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~879feeder .extended_lut = "off";
defparam \regmem|regMemory~879feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~879feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N38
dffeas \regmem|regMemory~879 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~879feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~879 .is_wysiwyg = "true";
defparam \regmem|regMemory~879 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N14
dffeas \regmem|regMemory~815 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~815 .is_wysiwyg = "true";
defparam \regmem|regMemory~815 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N37
dffeas \regmem|regMemory~847 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~847 .is_wysiwyg = "true";
defparam \regmem|regMemory~847 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N10
dffeas \regmem|regMemory~783 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~783 .is_wysiwyg = "true";
defparam \regmem|regMemory~783 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N30
cyclonev_lcell_comb \regmem|regMemory~2079 (
// Equation(s):
// \regmem|regMemory~2079_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~783_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~815_q )))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~847_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~879_q )))) ) )

	.dataa(!\regmem|regMemory~879_q ),
	.datab(!\regmem|regMemory~815_q ),
	.datac(!\regmem|regMemory~847_q ),
	.datad(!\intMem|instruction[16]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~783_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2079_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2079 .extended_lut = "on";
defparam \regmem|regMemory~2079 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regmem|regMemory~2079 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N58
dffeas \regmem|regMemory~911 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~911 .is_wysiwyg = "true";
defparam \regmem|regMemory~911 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N24
cyclonev_lcell_comb \regmem|regMemory~1565 (
// Equation(s):
// \regmem|regMemory~1565_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~2079_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~2079_combout  & ((\regmem|regMemory~911_q ))) 
// # (\regmem|regMemory~2079_combout  & (\regmem|regMemory~943_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~2079_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~2079_combout  & ((\regmem|regMemory~975_q ))) # (\regmem|regMemory~2079_combout  & (\regmem|regMemory~1007_q ))))) ) )

	.dataa(!\regmem|regMemory~943_q ),
	.datab(!\regmem|regMemory~1007_q ),
	.datac(!\regmem|regMemory~975_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~2079_combout ),
	.datag(!\regmem|regMemory~911_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1565_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1565 .extended_lut = "on";
defparam \regmem|regMemory~1565 .lut_mask = 64'h000F000FFF55FF33;
defparam \regmem|regMemory~1565 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N24
cyclonev_lcell_comb \regmem|regMemory~431feeder (
// Equation(s):
// \regmem|regMemory~431feeder_combout  = ( \ula|Mux16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~431feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~431feeder .extended_lut = "off";
defparam \regmem|regMemory~431feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~431feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N26
dffeas \regmem|regMemory~431 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~431feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~431 .is_wysiwyg = "true";
defparam \regmem|regMemory~431 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N30
cyclonev_lcell_comb \regmem|regMemory~495feeder (
// Equation(s):
// \regmem|regMemory~495feeder_combout  = ( \ula|Mux16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~495feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~495feeder .extended_lut = "off";
defparam \regmem|regMemory~495feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~495feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N32
dffeas \regmem|regMemory~495 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~495feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~495 .is_wysiwyg = "true";
defparam \regmem|regMemory~495 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N54
cyclonev_lcell_comb \regmem|regMemory~463feeder (
// Equation(s):
// \regmem|regMemory~463feeder_combout  = ( \ula|Mux16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~463feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~463feeder .extended_lut = "off";
defparam \regmem|regMemory~463feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~463feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N55
dffeas \regmem|regMemory~463 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~463feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~463 .is_wysiwyg = "true";
defparam \regmem|regMemory~463 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N29
dffeas \regmem|regMemory~303 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~303 .is_wysiwyg = "true";
defparam \regmem|regMemory~303 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N34
dffeas \regmem|regMemory~367 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~367 .is_wysiwyg = "true";
defparam \regmem|regMemory~367 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N48
cyclonev_lcell_comb \regmem|regMemory~335feeder (
// Equation(s):
// \regmem|regMemory~335feeder_combout  = ( \ula|Mux16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~335feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~335feeder .extended_lut = "off";
defparam \regmem|regMemory~335feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~335feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N49
dffeas \regmem|regMemory~335 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~335feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~335 .is_wysiwyg = "true";
defparam \regmem|regMemory~335 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N45
cyclonev_lcell_comb \regmem|regMemory~271feeder (
// Equation(s):
// \regmem|regMemory~271feeder_combout  = ( \ula|Mux16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~271feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~271feeder .extended_lut = "off";
defparam \regmem|regMemory~271feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~271feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N46
dffeas \regmem|regMemory~271 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~271feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~271 .is_wysiwyg = "true";
defparam \regmem|regMemory~271 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N6
cyclonev_lcell_comb \regmem|regMemory~2071 (
// Equation(s):
// \regmem|regMemory~2071_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~271_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~303_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~335_q ))) # (\intMem|instruction [16] & 
// (\regmem|regMemory~367_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~303_q ),
	.datab(!\regmem|regMemory~367_q ),
	.datac(!\regmem|regMemory~335_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~271_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2071_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2071 .extended_lut = "on";
defparam \regmem|regMemory~2071 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~2071 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N40
dffeas \regmem|regMemory~399 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~399 .is_wysiwyg = "true";
defparam \regmem|regMemory~399 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N12
cyclonev_lcell_comb \regmem|regMemory~1557 (
// Equation(s):
// \regmem|regMemory~1557_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~2071_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~2071_combout  & ((\regmem|regMemory~399_q ))) 
// # (\regmem|regMemory~2071_combout  & (\regmem|regMemory~431_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~2071_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~2071_combout  & ((\regmem|regMemory~463_q ))) # (\regmem|regMemory~2071_combout  & (\regmem|regMemory~495_q ))))) ) )

	.dataa(!\regmem|regMemory~431_q ),
	.datab(!\regmem|regMemory~495_q ),
	.datac(!\regmem|regMemory~463_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~2071_combout ),
	.datag(!\regmem|regMemory~399_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1557_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1557 .extended_lut = "on";
defparam \regmem|regMemory~1557 .lut_mask = 64'h000F000FFF55FF33;
defparam \regmem|regMemory~1557 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N15
cyclonev_lcell_comb \regmem|regMemory~1569 (
// Equation(s):
// \regmem|regMemory~1569_combout  = ( \regmem|regMemory~1565_combout  & ( \regmem|regMemory~1557_combout  & ( ((!\intMem|instruction [20] & ((\regmem|regMemory~1553_combout ))) # (\intMem|instruction [20] & (\regmem|regMemory~1561_combout ))) # 
// (\intMem|instruction [19]) ) ) ) # ( !\regmem|regMemory~1565_combout  & ( \regmem|regMemory~1557_combout  & ( (!\intMem|instruction [20] & (((\intMem|instruction [19]) # (\regmem|regMemory~1553_combout )))) # (\intMem|instruction [20] & 
// (\regmem|regMemory~1561_combout  & ((!\intMem|instruction [19])))) ) ) ) # ( \regmem|regMemory~1565_combout  & ( !\regmem|regMemory~1557_combout  & ( (!\intMem|instruction [20] & (((\regmem|regMemory~1553_combout  & !\intMem|instruction [19])))) # 
// (\intMem|instruction [20] & (((\intMem|instruction [19])) # (\regmem|regMemory~1561_combout ))) ) ) ) # ( !\regmem|regMemory~1565_combout  & ( !\regmem|regMemory~1557_combout  & ( (!\intMem|instruction [19] & ((!\intMem|instruction [20] & 
// ((\regmem|regMemory~1553_combout ))) # (\intMem|instruction [20] & (\regmem|regMemory~1561_combout )))) ) ) )

	.dataa(!\intMem|instruction [20]),
	.datab(!\regmem|regMemory~1561_combout ),
	.datac(!\regmem|regMemory~1553_combout ),
	.datad(!\intMem|instruction [19]),
	.datae(!\regmem|regMemory~1565_combout ),
	.dataf(!\regmem|regMemory~1557_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1569_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1569 .extended_lut = "off";
defparam \regmem|regMemory~1569 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \regmem|regMemory~1569 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N12
cyclonev_lcell_comb \ulaIn1|Mux15~0 (
// Equation(s):
// \ulaIn1|Mux15~0_combout  = ( \control|in1Mux [1] & ( \regmem|regMemory~1569_combout  & ( \intMem|instruction [15] ) ) ) # ( !\control|in1Mux [1] & ( \regmem|regMemory~1569_combout  & ( (!\control|in1Mux [0]) # (\intMem|instruction [15]) ) ) ) # ( 
// \control|in1Mux [1] & ( !\regmem|regMemory~1569_combout  & ( \intMem|instruction [15] ) ) ) # ( !\control|in1Mux [1] & ( !\regmem|regMemory~1569_combout  & ( (\control|in1Mux [0] & \intMem|instruction [15]) ) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(!\intMem|instruction [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control|in1Mux [1]),
	.dataf(!\regmem|regMemory~1569_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux15~0 .extended_lut = "off";
defparam \ulaIn1|Mux15~0 .lut_mask = 64'h11113333BBBB3333;
defparam \ulaIn1|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N9
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[15] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [15] = ( \ulaIn1|Mux15~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [15]) ) ) # ( !\ulaIn1|Mux15~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [15] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [15]),
	.datac(!\ulaIn1|Mux32~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[15] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[15] .lut_mask = 64'h303030303F3F3F3F;
defparam \ulaIn1|ulaIn1MuxOut[15] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N39
cyclonev_lcell_comb \ula|ShiftLeft0~32 (
// Equation(s):
// \ula|ShiftLeft0~32_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [14] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [13]))) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [12])) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [14] & ( (\ulaIn2|ulaIn2MuxOut[0]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [15]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [14] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & 
// ((\ulaIn1|ulaIn1MuxOut [13]))) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [12])) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [14] & ( (\ulaIn1|ulaIn1MuxOut [15] & !\ulaIn2|ulaIn2MuxOut[0]~2_combout ) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [15]),
	.datab(!\ulaIn1|ulaIn1MuxOut [12]),
	.datac(!\ulaIn1|ulaIn1MuxOut [13]),
	.datad(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~32 .extended_lut = "off";
defparam \ula|ShiftLeft0~32 .lut_mask = 64'h55000F3355FF0F33;
defparam \ula|ShiftLeft0~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N36
cyclonev_lcell_comb \ula|Mux12~0 (
// Equation(s):
// \ula|Mux12~0_combout  = ( \ula|ShiftLeft0~38_combout  & ( \ula|ShiftLeft0~24_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~32_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// ((\ula|ShiftLeft0~16_combout )))) ) ) ) # ( !\ula|ShiftLeft0~38_combout  & ( \ula|ShiftLeft0~24_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~32_combout  & (\ulaIn2|ulaIn2MuxOut[2]~4_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  
// & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftLeft0~16_combout )))) ) ) ) # ( \ula|ShiftLeft0~38_combout  & ( !\ula|ShiftLeft0~24_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )) # 
// (\ula|ShiftLeft0~32_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~4_combout  & \ula|ShiftLeft0~16_combout )))) ) ) ) # ( !\ula|ShiftLeft0~38_combout  & ( !\ula|ShiftLeft0~24_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~4_combout  
// & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~32_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~16_combout ))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\ula|ShiftLeft0~32_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datad(!\ula|ShiftLeft0~16_combout ),
	.datae(!\ula|ShiftLeft0~38_combout ),
	.dataf(!\ula|ShiftLeft0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~0 .extended_lut = "off";
defparam \ula|Mux12~0 .lut_mask = 64'h0207A2A75257F2F7;
defparam \ula|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N51
cyclonev_lcell_comb \ula|Mux12~1 (
// Equation(s):
// \ula|Mux12~1_combout  = ( \ula|Mux12~0_combout  & ( \ula|ShiftLeft0~5_combout  & ( (!\control|aluOp [1] & (!\control|aluOp [0] & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout ))) # (\control|aluOp [1] & ((!\control|aluOp [0] & ((\ulaIn1|ulaIn1MuxOut [31]))) # 
// (\control|aluOp [0] & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout )))) ) ) ) # ( !\ula|Mux12~0_combout  & ( \ula|ShiftLeft0~5_combout  & ( (\control|aluOp [1] & (!\control|aluOp [0] & \ulaIn1|ulaIn1MuxOut [31])) ) ) ) # ( \ula|Mux12~0_combout  & ( 
// !\ula|ShiftLeft0~5_combout  & ( (\control|aluOp [1] & (!\control|aluOp [0] & \ulaIn1|ulaIn1MuxOut [31])) ) ) ) # ( !\ula|Mux12~0_combout  & ( !\ula|ShiftLeft0~5_combout  & ( (\control|aluOp [1] & (!\control|aluOp [0] & \ulaIn1|ulaIn1MuxOut [31])) ) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\control|aluOp [0]),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(!\ula|Mux12~0_combout ),
	.dataf(!\ula|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~1 .extended_lut = "off";
defparam \ula|Mux12~1 .lut_mask = 64'h00440044004490D4;
defparam \ula|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N30
cyclonev_lcell_comb \ula|Mux12~2 (
// Equation(s):
// \ula|Mux12~2_combout  = ( \ula|Add0~92_sumout  & ( \ula|Mux2~0_combout  & ( (!\ula|Mux14~5_combout ) # (((\ula|Mux14~8_combout  & \ula|ShiftLeft0~9_combout )) # (\ula|Mux12~1_combout )) ) ) ) # ( !\ula|Add0~92_sumout  & ( \ula|Mux2~0_combout  & ( 
// (\ula|Mux14~5_combout  & (((\ula|Mux14~8_combout  & \ula|ShiftLeft0~9_combout )) # (\ula|Mux12~1_combout ))) ) ) )

	.dataa(!\ula|Mux14~5_combout ),
	.datab(!\ula|Mux12~1_combout ),
	.datac(!\ula|Mux14~8_combout ),
	.datad(!\ula|ShiftLeft0~9_combout ),
	.datae(!\ula|Add0~92_sumout ),
	.dataf(!\ula|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~2 .extended_lut = "off";
defparam \ula|Mux12~2 .lut_mask = 64'h000000001115BBBF;
defparam \ula|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N42
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[19]~14 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[19]~14_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a19  & ( !\control|in2Mux~combout  & ( (!\regmem|regMemory~1025_combout ) # ((!\regmem|regMemory~1024_combout ) # (\regmem|regMemory_rtl_0_bypass [30])) ) ) ) # ( 
// !\regmem|regMemory_rtl_0|auto_generated|ram_block1a19  & ( !\control|in2Mux~combout  & ( (\regmem|regMemory~1025_combout  & (\regmem|regMemory_rtl_0_bypass [30] & \regmem|regMemory~1024_combout )) ) ) )

	.dataa(!\regmem|regMemory~1025_combout ),
	.datab(!\regmem|regMemory_rtl_0_bypass [30]),
	.datac(!\regmem|regMemory~1024_combout ),
	.datad(gnd),
	.datae(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a19 ),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[19]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[19]~14 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[19]~14 .lut_mask = 64'h0101FBFB00000000;
defparam \ulaIn2|ulaIn2MuxOut[19]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N9
cyclonev_lcell_comb \ula|Mux12~3 (
// Equation(s):
// \ula|Mux12~3_combout  = ( \control|aluOp [1] & ( \ulaIn2|ulaIn2MuxOut[19]~14_combout  & ( (!\control|aluOp [2] & (!\ulaIn1|ulaIn1MuxOut [19] & ((!\control|aluOp [0])))) # (\control|aluOp [2] & (((\ulaIn1|ulaIn1MuxOut [3])))) ) ) ) # ( !\control|aluOp [1] 
// & ( \ulaIn2|ulaIn2MuxOut[19]~14_combout  & ( (!\control|aluOp [0] & (\ulaIn1|ulaIn1MuxOut [19])) # (\control|aluOp [0] & (((!\control|aluOp [2]) # (\ulaIn1|ulaIn1MuxOut [3])))) ) ) ) # ( \control|aluOp [1] & ( !\ulaIn2|ulaIn2MuxOut[19]~14_combout  & ( 
// (!\control|aluOp [2] & (!\ulaIn1|ulaIn1MuxOut [19] $ (((!\control|aluOp [0]))))) # (\control|aluOp [2] & (((\ulaIn1|ulaIn1MuxOut [3])))) ) ) ) # ( !\control|aluOp [1] & ( !\ulaIn2|ulaIn2MuxOut[19]~14_combout  & ( (\control|aluOp [0] & ((!\control|aluOp 
// [2] & (\ulaIn1|ulaIn1MuxOut [19])) # (\control|aluOp [2] & ((\ulaIn1|ulaIn1MuxOut [3]))))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [19]),
	.datab(!\ulaIn1|ulaIn1MuxOut [3]),
	.datac(!\control|aluOp [2]),
	.datad(!\control|aluOp [0]),
	.datae(!\control|aluOp [1]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[19]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~3 .extended_lut = "off";
defparam \ula|Mux12~3 .lut_mask = 64'h005353A355F3A303;
defparam \ula|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N12
cyclonev_lcell_comb \ula|Mux12~4 (
// Equation(s):
// \ula|Mux12~4_combout  = ( \ula|ShiftRight1~6_combout  & ( \ula|ShiftRight0~30_combout  & ( (!\ula|Mux8~1_combout  & (!\ula|Mux8~0_combout  & ((!\ula|Mux12~3_combout ) # (!\ula|Mux14~3_combout )))) ) ) ) # ( !\ula|ShiftRight1~6_combout  & ( 
// \ula|ShiftRight0~30_combout  & ( (!\ula|Mux8~1_combout  & ((!\ula|Mux12~3_combout ) # (!\ula|Mux14~3_combout ))) ) ) ) # ( \ula|ShiftRight1~6_combout  & ( !\ula|ShiftRight0~30_combout  & ( (!\ula|Mux8~0_combout  & ((!\ula|Mux12~3_combout ) # 
// (!\ula|Mux14~3_combout ))) ) ) ) # ( !\ula|ShiftRight1~6_combout  & ( !\ula|ShiftRight0~30_combout  & ( (!\ula|Mux12~3_combout ) # (!\ula|Mux14~3_combout ) ) ) )

	.dataa(!\ula|Mux8~1_combout ),
	.datab(!\ula|Mux12~3_combout ),
	.datac(!\ula|Mux14~3_combout ),
	.datad(!\ula|Mux8~0_combout ),
	.datae(!\ula|ShiftRight1~6_combout ),
	.dataf(!\ula|ShiftRight0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~4 .extended_lut = "off";
defparam \ula|Mux12~4 .lut_mask = 64'hFCFCFC00A8A8A800;
defparam \ula|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N18
cyclonev_lcell_comb \ula|Mux12~5 (
// Equation(s):
// \ula|Mux12~5_combout  = ( \ula|LessThan0~46_combout  & ( \ula|Mux12~4_combout  & ( ((\ula|Mux14~1_combout  & \control|aluOp [3])) # (\ula|Mux12~2_combout ) ) ) ) # ( !\ula|LessThan0~46_combout  & ( \ula|Mux12~4_combout  & ( ((\ula|LessThan0~47_combout  & 
// (\ula|Mux14~1_combout  & \control|aluOp [3]))) # (\ula|Mux12~2_combout ) ) ) ) # ( \ula|LessThan0~46_combout  & ( !\ula|Mux12~4_combout  ) ) # ( !\ula|LessThan0~46_combout  & ( !\ula|Mux12~4_combout  ) )

	.dataa(!\ula|LessThan0~47_combout ),
	.datab(!\ula|Mux14~1_combout ),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|Mux12~2_combout ),
	.datae(!\ula|LessThan0~46_combout ),
	.dataf(!\ula|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux12~5 .extended_lut = "off";
defparam \ula|Mux12~5 .lut_mask = 64'hFFFFFFFF01FF03FF;
defparam \ula|Mux12~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N52
dffeas \regmem|regMemory~947 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~947 .is_wysiwyg = "true";
defparam \regmem|regMemory~947 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N4
dffeas \regmem|regMemory~979 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~979 .is_wysiwyg = "true";
defparam \regmem|regMemory~979 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N49
dffeas \regmem|regMemory~1011 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~1011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~1011 .is_wysiwyg = "true";
defparam \regmem|regMemory~1011 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N38
dffeas \regmem|regMemory~883 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~883 .is_wysiwyg = "true";
defparam \regmem|regMemory~883 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N54
cyclonev_lcell_comb \regmem|regMemory~819feeder (
// Equation(s):
// \regmem|regMemory~819feeder_combout  = ( \ula|Mux12~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~819feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~819feeder .extended_lut = "off";
defparam \regmem|regMemory~819feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~819feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y1_N55
dffeas \regmem|regMemory~819 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~819feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~819 .is_wysiwyg = "true";
defparam \regmem|regMemory~819 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N19
dffeas \regmem|regMemory~851 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ula|Mux12~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~851 .is_wysiwyg = "true";
defparam \regmem|regMemory~851 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N16
dffeas \regmem|regMemory~787 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~787 .is_wysiwyg = "true";
defparam \regmem|regMemory~787 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N6
cyclonev_lcell_comb \regmem|regMemory~1711 (
// Equation(s):
// \regmem|regMemory~1711_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~787_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~819_q )))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~851_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~883_q )))) ) )

	.dataa(!\regmem|regMemory~883_q ),
	.datab(!\regmem|regMemory~819_q ),
	.datac(!\regmem|regMemory~851_q ),
	.datad(!\intMem|instruction[16]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~787_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1711_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1711 .extended_lut = "on";
defparam \regmem|regMemory~1711 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regmem|regMemory~1711 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N17
dffeas \regmem|regMemory~915 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~915 .is_wysiwyg = "true";
defparam \regmem|regMemory~915 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N48
cyclonev_lcell_comb \regmem|regMemory~1174 (
// Equation(s):
// \regmem|regMemory~1174_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1711_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1711_combout  & ((\regmem|regMemory~915_q 
// ))) # (\regmem|regMemory~1711_combout  & (\regmem|regMemory~947_q ))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1711_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\regmem|regMemory~1711_combout  & (\regmem|regMemory~979_q )) # (\regmem|regMemory~1711_combout  & ((\regmem|regMemory~1011_q )))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~947_q ),
	.datac(!\regmem|regMemory~979_q ),
	.datad(!\regmem|regMemory~1011_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1711_combout ),
	.datag(!\regmem|regMemory~915_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1174 .extended_lut = "on";
defparam \regmem|regMemory~1174 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regmem|regMemory~1174 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N50
dffeas \regmem|regMemory~243 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~243 .is_wysiwyg = "true";
defparam \regmem|regMemory~243 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N36
cyclonev_lcell_comb \regmem|regMemory~179feeder (
// Equation(s):
// \regmem|regMemory~179feeder_combout  = ( \ula|Mux12~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~179feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~179feeder .extended_lut = "off";
defparam \regmem|regMemory~179feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~179feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N37
dffeas \regmem|regMemory~179 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~179feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~179 .is_wysiwyg = "true";
defparam \regmem|regMemory~179 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N9
cyclonev_lcell_comb \regmem|regMemory~211feeder (
// Equation(s):
// \regmem|regMemory~211feeder_combout  = ( \ula|Mux12~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~211feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~211feeder .extended_lut = "off";
defparam \regmem|regMemory~211feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~211feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N10
dffeas \regmem|regMemory~211 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~211feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~211 .is_wysiwyg = "true";
defparam \regmem|regMemory~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N43
dffeas \regmem|regMemory~115 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~115 .is_wysiwyg = "true";
defparam \regmem|regMemory~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y1_N25
dffeas \regmem|regMemory~83 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~83 .is_wysiwyg = "true";
defparam \regmem|regMemory~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y1_N19
dffeas \regmem|regMemory~51 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~51 .is_wysiwyg = "true";
defparam \regmem|regMemory~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N22
dffeas \regmem|regMemory~19 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~19 .is_wysiwyg = "true";
defparam \regmem|regMemory~19 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N42
cyclonev_lcell_comb \regmem|regMemory~1699 (
// Equation(s):
// \regmem|regMemory~1699_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~19_q  & (!\intMem|instruction[18]~DUPLICATE_q ))))) # (\intMem|instruction[16]~DUPLICATE_q  & ((((\regmem|regMemory~51_q ) # 
// (\intMem|instruction[18]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~83_q  & (!\intMem|instruction[18]~DUPLICATE_q ))))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// ((((\intMem|instruction[18]~DUPLICATE_q ))) # (\regmem|regMemory~115_q ))) ) )

	.dataa(!\intMem|instruction[16]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~115_q ),
	.datac(!\regmem|regMemory~83_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~51_q ),
	.datag(!\regmem|regMemory~19_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1699_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1699 .extended_lut = "on";
defparam \regmem|regMemory~1699 .lut_mask = 64'h0A551B555F551B55;
defparam \regmem|regMemory~1699 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N10
dffeas \regmem|regMemory~147 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~147 .is_wysiwyg = "true";
defparam \regmem|regMemory~147 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N48
cyclonev_lcell_comb \regmem|regMemory~1162 (
// Equation(s):
// \regmem|regMemory~1162_combout  = ( !\intMem|instruction [17] & ( ((!\regmem|regMemory~1699_combout  & (((\regmem|regMemory~147_q  & \intMem|instruction[18]~DUPLICATE_q )))) # (\regmem|regMemory~1699_combout  & (((!\intMem|instruction[18]~DUPLICATE_q )) # 
// (\regmem|regMemory~179_q )))) ) ) # ( \intMem|instruction [17] & ( ((!\regmem|regMemory~1699_combout  & (((\regmem|regMemory~211_q  & \intMem|instruction[18]~DUPLICATE_q )))) # (\regmem|regMemory~1699_combout  & (((!\intMem|instruction[18]~DUPLICATE_q )) 
// # (\regmem|regMemory~243_q )))) ) )

	.dataa(!\regmem|regMemory~243_q ),
	.datab(!\regmem|regMemory~179_q ),
	.datac(!\regmem|regMemory~211_q ),
	.datad(!\regmem|regMemory~1699_combout ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~147_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1162 .extended_lut = "on";
defparam \regmem|regMemory~1162 .lut_mask = 64'h00FF00FF0F330F55;
defparam \regmem|regMemory~1162 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N2
dffeas \regmem|regMemory~755 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~755 .is_wysiwyg = "true";
defparam \regmem|regMemory~755 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N49
dffeas \regmem|regMemory~691 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~691 .is_wysiwyg = "true";
defparam \regmem|regMemory~691 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N34
dffeas \regmem|regMemory~723 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~723 .is_wysiwyg = "true";
defparam \regmem|regMemory~723 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N56
dffeas \regmem|regMemory~627 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~627 .is_wysiwyg = "true";
defparam \regmem|regMemory~627 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N14
dffeas \regmem|regMemory~563 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~563 .is_wysiwyg = "true";
defparam \regmem|regMemory~563 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N38
dffeas \regmem|regMemory~595 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~595 .is_wysiwyg = "true";
defparam \regmem|regMemory~595 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N52
dffeas \regmem|regMemory~531 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~531 .is_wysiwyg = "true";
defparam \regmem|regMemory~531 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N54
cyclonev_lcell_comb \regmem|regMemory~1707 (
// Equation(s):
// \regmem|regMemory~1707_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction [18] & ((!\intMem|instruction [16] & ((\regmem|regMemory~531_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~563_q )))) # (\intMem|instruction [18] & 
// (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction [18] & ((!\intMem|instruction [16] & ((\regmem|regMemory~595_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~627_q )))) # (\intMem|instruction [18] & 
// (((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~627_q ),
	.datab(!\regmem|regMemory~563_q ),
	.datac(!\regmem|regMemory~595_q ),
	.datad(!\intMem|instruction [18]),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~531_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1707_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1707 .extended_lut = "on";
defparam \regmem|regMemory~1707 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regmem|regMemory~1707 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N29
dffeas \regmem|regMemory~659 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~659 .is_wysiwyg = "true";
defparam \regmem|regMemory~659 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N0
cyclonev_lcell_comb \regmem|regMemory~1170 (
// Equation(s):
// \regmem|regMemory~1170_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1707_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1707_combout  & ((\regmem|regMemory~659_q ))) 
// # (\regmem|regMemory~1707_combout  & (\regmem|regMemory~691_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1707_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1707_combout  & ((\regmem|regMemory~723_q ))) # (\regmem|regMemory~1707_combout  & (\regmem|regMemory~755_q ))))) ) )

	.dataa(!\regmem|regMemory~755_q ),
	.datab(!\regmem|regMemory~691_q ),
	.datac(!\regmem|regMemory~723_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1707_combout ),
	.datag(!\regmem|regMemory~659_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1170 .extended_lut = "on";
defparam \regmem|regMemory~1170 .lut_mask = 64'h000F000FFF33FF55;
defparam \regmem|regMemory~1170 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N2
dffeas \regmem|regMemory~499 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~499 .is_wysiwyg = "true";
defparam \regmem|regMemory~499 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N30
cyclonev_lcell_comb \regmem|regMemory~467feeder (
// Equation(s):
// \regmem|regMemory~467feeder_combout  = ( \ula|Mux12~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~467feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~467feeder .extended_lut = "off";
defparam \regmem|regMemory~467feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~467feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N32
dffeas \regmem|regMemory~467 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~467feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~467 .is_wysiwyg = "true";
defparam \regmem|regMemory~467 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N16
dffeas \regmem|regMemory~435 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~435 .is_wysiwyg = "true";
defparam \regmem|regMemory~435 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N11
dffeas \regmem|regMemory~307 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~307 .is_wysiwyg = "true";
defparam \regmem|regMemory~307 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y1_N49
dffeas \regmem|regMemory~339 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~339 .is_wysiwyg = "true";
defparam \regmem|regMemory~339 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N41
dffeas \regmem|regMemory~371 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~371 .is_wysiwyg = "true";
defparam \regmem|regMemory~371 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N57
cyclonev_lcell_comb \regmem|regMemory~275feeder (
// Equation(s):
// \regmem|regMemory~275feeder_combout  = ( \ula|Mux12~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~275feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~275feeder .extended_lut = "off";
defparam \regmem|regMemory~275feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~275feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N58
dffeas \regmem|regMemory~275 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~275feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~275 .is_wysiwyg = "true";
defparam \regmem|regMemory~275 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N12
cyclonev_lcell_comb \regmem|regMemory~1703 (
// Equation(s):
// \regmem|regMemory~1703_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~275_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory~307_q ))))) # (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory~339_q )) # (\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~371_q )))))) # (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~307_q ),
	.datac(!\regmem|regMemory~339_q ),
	.datad(!\regmem|regMemory~371_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~275_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1703_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1703 .extended_lut = "on";
defparam \regmem|regMemory~1703 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regmem|regMemory~1703 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N4
dffeas \regmem|regMemory~403 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux12~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~403 .is_wysiwyg = "true";
defparam \regmem|regMemory~403 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N0
cyclonev_lcell_comb \regmem|regMemory~1166 (
// Equation(s):
// \regmem|regMemory~1166_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction [18] & (((\regmem|regMemory~1703_combout )))) # (\intMem|instruction [18] & ((!\regmem|regMemory~1703_combout  & (\regmem|regMemory~403_q )) # 
// (\regmem|regMemory~1703_combout  & ((\regmem|regMemory~435_q )))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction [18] & ((((\regmem|regMemory~1703_combout ))))) # (\intMem|instruction [18] & (((!\regmem|regMemory~1703_combout  & 
// ((\regmem|regMemory~467_q ))) # (\regmem|regMemory~1703_combout  & (\regmem|regMemory~499_q ))))) ) )

	.dataa(!\regmem|regMemory~499_q ),
	.datab(!\intMem|instruction [18]),
	.datac(!\regmem|regMemory~467_q ),
	.datad(!\regmem|regMemory~435_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1703_combout ),
	.datag(!\regmem|regMemory~403_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1166 .extended_lut = "on";
defparam \regmem|regMemory~1166 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regmem|regMemory~1166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N42
cyclonev_lcell_comb \regmem|regMemory~1178 (
// Equation(s):
// \regmem|regMemory~1178_combout  = ( \regmem|regMemory~1170_combout  & ( \regmem|regMemory~1166_combout  & ( (!\intMem|instruction [20] & (((\intMem|instruction [19]) # (\regmem|regMemory~1162_combout )))) # (\intMem|instruction [20] & 
// (((!\intMem|instruction [19])) # (\regmem|regMemory~1174_combout ))) ) ) ) # ( !\regmem|regMemory~1170_combout  & ( \regmem|regMemory~1166_combout  & ( (!\intMem|instruction [20] & (((\intMem|instruction [19]) # (\regmem|regMemory~1162_combout )))) # 
// (\intMem|instruction [20] & (\regmem|regMemory~1174_combout  & ((\intMem|instruction [19])))) ) ) ) # ( \regmem|regMemory~1170_combout  & ( !\regmem|regMemory~1166_combout  & ( (!\intMem|instruction [20] & (((\regmem|regMemory~1162_combout  & 
// !\intMem|instruction [19])))) # (\intMem|instruction [20] & (((!\intMem|instruction [19])) # (\regmem|regMemory~1174_combout ))) ) ) ) # ( !\regmem|regMemory~1170_combout  & ( !\regmem|regMemory~1166_combout  & ( (!\intMem|instruction [20] & 
// (((\regmem|regMemory~1162_combout  & !\intMem|instruction [19])))) # (\intMem|instruction [20] & (\regmem|regMemory~1174_combout  & ((\intMem|instruction [19])))) ) ) )

	.dataa(!\regmem|regMemory~1174_combout ),
	.datab(!\intMem|instruction [20]),
	.datac(!\regmem|regMemory~1162_combout ),
	.datad(!\intMem|instruction [19]),
	.datae(!\regmem|regMemory~1170_combout ),
	.dataf(!\regmem|regMemory~1166_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1178 .extended_lut = "off";
defparam \regmem|regMemory~1178 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \regmem|regMemory~1178 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N54
cyclonev_lcell_comb \ulaIn1|Mux19~0 (
// Equation(s):
// \ulaIn1|Mux19~0_combout  = ( \regmem|regMemory~1178_combout  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\intMem|instruction [15]))) ) ) # ( !\regmem|regMemory~1178_combout  & ( (\intMem|instruction [15] & (\control|in1Mux [0] & 
// !\control|in1Mux [1])) ) )

	.dataa(gnd),
	.datab(!\intMem|instruction [15]),
	.datac(!\control|in1Mux [0]),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory~1178_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux19~0 .extended_lut = "off";
defparam \ulaIn1|Mux19~0 .lut_mask = 64'h03000300F300F300;
defparam \ulaIn1|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N39
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[19] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [19] = ( \ulaIn1|Mux19~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [19]) ) ) # ( !\ulaIn1|Mux19~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [19] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [19]),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[19] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[19] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[19] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N54
cyclonev_lcell_comb \ula|ShiftRight0~14 (
// Equation(s):
// \ula|ShiftRight0~14_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [20] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [18] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [19] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [17] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [19]),
	.datab(!\ulaIn1|ulaIn1MuxOut [18]),
	.datac(!\ulaIn1|ulaIn1MuxOut [20]),
	.datad(!\ulaIn1|ulaIn1MuxOut [17]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~14 .extended_lut = "off";
defparam \ula|ShiftRight0~14 .lut_mask = 64'h00FF555533330F0F;
defparam \ula|ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N24
cyclonev_lcell_comb \ula|ShiftRight0~18 (
// Equation(s):
// \ula|ShiftRight0~18_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [14] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [15])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [16]))) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [14] & ( (\ulaIn2|ulaIn2MuxOut[0]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [13]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [14] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & 
// (\ulaIn1|ulaIn1MuxOut [15])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [16]))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [14] & ( (\ulaIn1|ulaIn1MuxOut [13] & !\ulaIn2|ulaIn2MuxOut[0]~2_combout ) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [15]),
	.datab(!\ulaIn1|ulaIn1MuxOut [13]),
	.datac(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [16]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~18 .extended_lut = "off";
defparam \ula|ShiftRight0~18 .lut_mask = 64'h3030505F3F3F505F;
defparam \ula|ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N36
cyclonev_lcell_comb \ula|Mux18~1 (
// Equation(s):
// \ula|Mux18~1_combout  = ( \ula|ShiftRight0~13_combout  & ( \ula|ShiftRight0~12_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~18_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~14_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout ) ) ) ) # ( !\ula|ShiftRight0~13_combout  & ( \ula|ShiftRight0~12_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|ShiftRight0~18_combout  & !\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ula|ShiftRight0~14_combout ))) ) ) ) # ( \ula|ShiftRight0~13_combout  & ( !\ula|ShiftRight0~12_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftRight0~18_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~14_combout  & ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) ) # ( !\ula|ShiftRight0~13_combout  & ( 
// !\ula|ShiftRight0~12_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~18_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~14_combout )))) ) ) )

	.dataa(!\ula|ShiftRight0~14_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datac(!\ula|ShiftRight0~18_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(!\ula|ShiftRight0~13_combout ),
	.dataf(!\ula|ShiftRight0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux18~1 .extended_lut = "off";
defparam \ula|Mux18~1 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \ula|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N36
cyclonev_lcell_comb \ula|ShiftRight1~21 (
// Equation(s):
// \ula|ShiftRight1~21_combout  = ( \ula|ShiftRight0~10_combout  & ( \ula|ShiftRight1~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ula|ShiftRight1~1_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~21 .extended_lut = "off";
defparam \ula|ShiftRight1~21 .lut_mask = 64'h0000000000FF00FF;
defparam \ula|ShiftRight1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N30
cyclonev_lcell_comb \ula|ShiftRight0~38 (
// Equation(s):
// \ula|ShiftRight0~38_combout  = ( \ula|ShiftRight0~11_combout  & ( (\ula|ShiftRight0~10_combout ) # (\ulaIn1|ulaIn1MuxOut [31]) ) ) # ( !\ula|ShiftRight0~11_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & !\ula|ShiftRight0~10_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(!\ula|ShiftRight0~10_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~38 .extended_lut = "off";
defparam \ula|ShiftRight0~38 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ula|ShiftRight0~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N24
cyclonev_lcell_comb \ula|ShiftLeft0~29 (
// Equation(s):
// \ula|ShiftLeft0~29_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftLeft0~7_combout  & ( (\ula|ShiftLeft0~20_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftLeft0~7_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~28_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~12_combout )) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ula|ShiftLeft0~7_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ula|ShiftLeft0~20_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ula|ShiftLeft0~7_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftLeft0~28_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~12_combout )) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\ula|ShiftLeft0~12_combout ),
	.datac(!\ula|ShiftLeft0~28_combout ),
	.datad(!\ula|ShiftLeft0~20_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.dataf(!\ula|ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~29 .extended_lut = "off";
defparam \ula|ShiftLeft0~29 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \ula|ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N18
cyclonev_lcell_comb \ula|Mux18~0 (
// Equation(s):
// \ula|Mux18~0_combout  = ( \ula|Mux28~0_combout  & ( \ula|ShiftLeft0~29_combout  & ( (\ula|Mux28~1_combout ) # (\ulaIn1|ulaIn1MuxOut [31]) ) ) ) # ( !\ula|Mux28~0_combout  & ( \ula|ShiftLeft0~29_combout  & ( (\ula|Mux28~1_combout  & 
// \ula|ShiftRight0~38_combout ) ) ) ) # ( \ula|Mux28~0_combout  & ( !\ula|ShiftLeft0~29_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & !\ula|Mux28~1_combout ) ) ) ) # ( !\ula|Mux28~0_combout  & ( !\ula|ShiftLeft0~29_combout  & ( (\ula|Mux28~1_combout  & 
// \ula|ShiftRight0~38_combout ) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(gnd),
	.datac(!\ula|Mux28~1_combout ),
	.datad(!\ula|ShiftRight0~38_combout ),
	.datae(!\ula|Mux28~0_combout ),
	.dataf(!\ula|ShiftLeft0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux18~0 .extended_lut = "off";
defparam \ula|Mux18~0 .lut_mask = 64'h000F5050000F5F5F;
defparam \ula|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N6
cyclonev_lcell_comb \ula|Mux18~2 (
// Equation(s):
// \ula|Mux18~2_combout  = ( \ula|ShiftRight1~21_combout  & ( \ula|Mux18~0_combout  & ( (!\ula|Mux28~2_combout  & (((!\ula|Mux28~6_combout )) # (\ula|Mux18~1_combout ))) # (\ula|Mux28~2_combout  & (((\ula|Mux28~6_combout ) # (\ula|Add0~63_sumout )))) ) ) ) # 
// ( !\ula|ShiftRight1~21_combout  & ( \ula|Mux18~0_combout  & ( (!\ula|Mux28~2_combout  & (((!\ula|Mux28~6_combout )) # (\ula|Mux18~1_combout ))) # (\ula|Mux28~2_combout  & (((\ula|Add0~63_sumout  & !\ula|Mux28~6_combout )))) ) ) ) # ( 
// \ula|ShiftRight1~21_combout  & ( !\ula|Mux18~0_combout  & ( (!\ula|Mux28~2_combout  & (\ula|Mux18~1_combout  & ((\ula|Mux28~6_combout )))) # (\ula|Mux28~2_combout  & (((\ula|Mux28~6_combout ) # (\ula|Add0~63_sumout )))) ) ) ) # ( 
// !\ula|ShiftRight1~21_combout  & ( !\ula|Mux18~0_combout  & ( (!\ula|Mux28~2_combout  & (\ula|Mux18~1_combout  & ((\ula|Mux28~6_combout )))) # (\ula|Mux28~2_combout  & (((\ula|Add0~63_sumout  & !\ula|Mux28~6_combout )))) ) ) )

	.dataa(!\ula|Mux18~1_combout ),
	.datab(!\ula|Add0~63_sumout ),
	.datac(!\ula|Mux28~2_combout ),
	.datad(!\ula|Mux28~6_combout ),
	.datae(!\ula|ShiftRight1~21_combout ),
	.dataf(!\ula|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux18~2 .extended_lut = "off";
defparam \ula|Mux18~2 .lut_mask = 64'h0350035FF350F35F;
defparam \ula|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N45
cyclonev_lcell_comb \ula|Mux18~4 (
// Equation(s):
// \ula|Mux18~4_combout  = ( \ula|Mux18~2_combout  & ( ((!\control|aluOp [3]) # (\ula|Mux30~4_combout )) # (\ula|Mux18~3_combout ) ) ) # ( !\ula|Mux18~2_combout  & ( (\control|aluOp [3] & ((\ula|Mux30~4_combout ) # (\ula|Mux18~3_combout ))) ) )

	.dataa(!\ula|Mux18~3_combout ),
	.datab(gnd),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|Mux30~4_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux18~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux18~4 .extended_lut = "off";
defparam \ula|Mux18~4 .lut_mask = 64'h050F050FF5FFF5FF;
defparam \ula|Mux18~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N26
dffeas \regmem|regMemory~1005 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux18~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~1005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~1005 .is_wysiwyg = "true";
defparam \regmem|regMemory~1005 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N37
dffeas \regmem|regMemory~941 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux18~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~941 .is_wysiwyg = "true";
defparam \regmem|regMemory~941 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N18
cyclonev_lcell_comb \regmem|regMemory~973feeder (
// Equation(s):
// \regmem|regMemory~973feeder_combout  = ( \ula|Mux18~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~973feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~973feeder .extended_lut = "off";
defparam \regmem|regMemory~973feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~973feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N20
dffeas \regmem|regMemory~973 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~973feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~973 .is_wysiwyg = "true";
defparam \regmem|regMemory~973 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N11
dffeas \regmem|regMemory~877 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux18~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~877 .is_wysiwyg = "true";
defparam \regmem|regMemory~877 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N53
dffeas \regmem|regMemory~845 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux18~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~845 .is_wysiwyg = "true";
defparam \regmem|regMemory~845 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N16
dffeas \regmem|regMemory~813 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux18~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~813 .is_wysiwyg = "true";
defparam \regmem|regMemory~813 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N10
dffeas \regmem|regMemory~781 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux18~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~781 .is_wysiwyg = "true";
defparam \regmem|regMemory~781 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N30
cyclonev_lcell_comb \regmem|regMemory~2063 (
// Equation(s):
// \regmem|regMemory~2063_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~781_q )) # (\intMem|instruction[16]~DUPLICATE_q  & 
// ((\regmem|regMemory~813_q )))))) # (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & 
// (((\regmem|regMemory~845_q )))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~877_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~877_q ),
	.datac(!\regmem|regMemory~845_q ),
	.datad(!\intMem|instruction[16]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~813_q ),
	.datag(!\regmem|regMemory~781_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2063_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2063 .extended_lut = "on";
defparam \regmem|regMemory~2063 .lut_mask = 64'h0A550A770AFF0A77;
defparam \regmem|regMemory~2063 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N55
dffeas \regmem|regMemory~909 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux18~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~909 .is_wysiwyg = "true";
defparam \regmem|regMemory~909 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N24
cyclonev_lcell_comb \regmem|regMemory~1548 (
// Equation(s):
// \regmem|regMemory~1548_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~2063_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~2063_combout  & 
// ((\regmem|regMemory~909_q ))) # (\regmem|regMemory~2063_combout  & (\regmem|regMemory~941_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~2063_combout )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~2063_combout  & ((\regmem|regMemory~973_q ))) # (\regmem|regMemory~2063_combout  & (\regmem|regMemory~1005_q ))))) ) )

	.dataa(!\regmem|regMemory~1005_q ),
	.datab(!\regmem|regMemory~941_q ),
	.datac(!\regmem|regMemory~973_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~2063_combout ),
	.datag(!\regmem|regMemory~909_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1548_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1548 .extended_lut = "on";
defparam \regmem|regMemory~1548 .lut_mask = 64'h000F000FFF33FF55;
defparam \regmem|regMemory~1548 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N25
dffeas \regmem|regMemory~237 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux18~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~237 .is_wysiwyg = "true";
defparam \regmem|regMemory~237 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N45
cyclonev_lcell_comb \regmem|regMemory~205feeder (
// Equation(s):
// \regmem|regMemory~205feeder_combout  = ( \ula|Mux18~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~205feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~205feeder .extended_lut = "off";
defparam \regmem|regMemory~205feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~205feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N46
dffeas \regmem|regMemory~205 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~205feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~205 .is_wysiwyg = "true";
defparam \regmem|regMemory~205 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N58
dffeas \regmem|regMemory~173 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux18~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~173 .is_wysiwyg = "true";
defparam \regmem|regMemory~173 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N50
dffeas \regmem|regMemory~109 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux18~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~109 .is_wysiwyg = "true";
defparam \regmem|regMemory~109 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N57
cyclonev_lcell_comb \regmem|regMemory~77feeder (
// Equation(s):
// \regmem|regMemory~77feeder_combout  = ( \ula|Mux18~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~77feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~77feeder .extended_lut = "off";
defparam \regmem|regMemory~77feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~77feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N58
dffeas \regmem|regMemory~77 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~77feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~77 .is_wysiwyg = "true";
defparam \regmem|regMemory~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N8
dffeas \regmem|regMemory~45 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux18~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~45 .is_wysiwyg = "true";
defparam \regmem|regMemory~45 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N45
cyclonev_lcell_comb \regmem|regMemory~13feeder (
// Equation(s):
// \regmem|regMemory~13feeder_combout  = ( \ula|Mux18~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~13feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~13feeder .extended_lut = "off";
defparam \regmem|regMemory~13feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~13feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N46
dffeas \regmem|regMemory~13 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~13feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~13 .is_wysiwyg = "true";
defparam \regmem|regMemory~13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N18
cyclonev_lcell_comb \regmem|regMemory~2051 (
// Equation(s):
// \regmem|regMemory~2051_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction [16] & (\regmem|regMemory~13_q  & ((!\intMem|instruction[18]~DUPLICATE_q )))) # (\intMem|instruction [16] & (((\intMem|instruction[18]~DUPLICATE_q ) # 
// (\regmem|regMemory~45_q ))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction [16] & (((\regmem|regMemory~77_q  & ((!\intMem|instruction[18]~DUPLICATE_q )))))) # (\intMem|instruction [16] & ((((\intMem|instruction[18]~DUPLICATE_q ))) # 
// (\regmem|regMemory~109_q ))) ) )

	.dataa(!\regmem|regMemory~109_q ),
	.datab(!\intMem|instruction [16]),
	.datac(!\regmem|regMemory~77_q ),
	.datad(!\regmem|regMemory~45_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2051_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2051 .extended_lut = "on";
defparam \regmem|regMemory~2051 .lut_mask = 64'h0C3F1D1D33333333;
defparam \regmem|regMemory~2051 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N12
cyclonev_lcell_comb \regmem|regMemory~141feeder (
// Equation(s):
// \regmem|regMemory~141feeder_combout  = ( \ula|Mux18~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~141feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~141feeder .extended_lut = "off";
defparam \regmem|regMemory~141feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~141feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N13
dffeas \regmem|regMemory~141 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~141feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~141 .is_wysiwyg = "true";
defparam \regmem|regMemory~141 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N42
cyclonev_lcell_comb \regmem|regMemory~1536 (
// Equation(s):
// \regmem|regMemory~1536_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~2051_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~2051_combout  & (\regmem|regMemory~141_q )) 
// # (\regmem|regMemory~2051_combout  & ((\regmem|regMemory~173_q )))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~2051_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\regmem|regMemory~2051_combout  & ((\regmem|regMemory~205_q ))) # (\regmem|regMemory~2051_combout  & (\regmem|regMemory~237_q ))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~237_q ),
	.datac(!\regmem|regMemory~205_q ),
	.datad(!\regmem|regMemory~173_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~2051_combout ),
	.datag(!\regmem|regMemory~141_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1536_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1536 .extended_lut = "on";
defparam \regmem|regMemory~1536 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regmem|regMemory~1536 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N50
dffeas \regmem|regMemory~749 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux18~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~749 .is_wysiwyg = "true";
defparam \regmem|regMemory~749 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N24
cyclonev_lcell_comb \regmem|regMemory~685feeder (
// Equation(s):
// \regmem|regMemory~685feeder_combout  = ( \ula|Mux18~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~685feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~685feeder .extended_lut = "off";
defparam \regmem|regMemory~685feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~685feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N26
dffeas \regmem|regMemory~685 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~685feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~685 .is_wysiwyg = "true";
defparam \regmem|regMemory~685 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N18
cyclonev_lcell_comb \regmem|regMemory~717feeder (
// Equation(s):
// \regmem|regMemory~717feeder_combout  = ( \ula|Mux18~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~717feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~717feeder .extended_lut = "off";
defparam \regmem|regMemory~717feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~717feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N20
dffeas \regmem|regMemory~717 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~717feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~717 .is_wysiwyg = "true";
defparam \regmem|regMemory~717 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N2
dffeas \regmem|regMemory~621 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux18~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~621 .is_wysiwyg = "true";
defparam \regmem|regMemory~621 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N24
cyclonev_lcell_comb \regmem|regMemory~557feeder (
// Equation(s):
// \regmem|regMemory~557feeder_combout  = ( \ula|Mux18~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~557feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~557feeder .extended_lut = "off";
defparam \regmem|regMemory~557feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~557feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N25
dffeas \regmem|regMemory~557 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~557feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~557 .is_wysiwyg = "true";
defparam \regmem|regMemory~557 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N38
dffeas \regmem|regMemory~589 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux18~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~589 .is_wysiwyg = "true";
defparam \regmem|regMemory~589 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N56
dffeas \regmem|regMemory~525 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux18~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~525 .is_wysiwyg = "true";
defparam \regmem|regMemory~525 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N0
cyclonev_lcell_comb \regmem|regMemory~2059 (
// Equation(s):
// \regmem|regMemory~2059_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~525_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~557_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~589_q ))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~621_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~621_q ),
	.datab(!\regmem|regMemory~557_q ),
	.datac(!\regmem|regMemory~589_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~525_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2059_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2059 .extended_lut = "on";
defparam \regmem|regMemory~2059 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regmem|regMemory~2059 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N24
cyclonev_lcell_comb \regmem|regMemory~653feeder (
// Equation(s):
// \regmem|regMemory~653feeder_combout  = ( \ula|Mux18~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~653feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~653feeder .extended_lut = "off";
defparam \regmem|regMemory~653feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~653feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N26
dffeas \regmem|regMemory~653 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~653feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~653 .is_wysiwyg = "true";
defparam \regmem|regMemory~653 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N48
cyclonev_lcell_comb \regmem|regMemory~1544 (
// Equation(s):
// \regmem|regMemory~1544_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~2059_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~2059_combout  & 
// ((\regmem|regMemory~653_q ))) # (\regmem|regMemory~2059_combout  & (\regmem|regMemory~685_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~2059_combout )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~2059_combout  & ((\regmem|regMemory~717_q ))) # (\regmem|regMemory~2059_combout  & (\regmem|regMemory~749_q ))))) ) )

	.dataa(!\regmem|regMemory~749_q ),
	.datab(!\regmem|regMemory~685_q ),
	.datac(!\regmem|regMemory~717_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~2059_combout ),
	.datag(!\regmem|regMemory~653_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1544_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1544 .extended_lut = "on";
defparam \regmem|regMemory~1544 .lut_mask = 64'h000F000FFF33FF55;
defparam \regmem|regMemory~1544 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N38
dffeas \regmem|regMemory~493 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux18~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~493 .is_wysiwyg = "true";
defparam \regmem|regMemory~493 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N0
cyclonev_lcell_comb \regmem|regMemory~429feeder (
// Equation(s):
// \regmem|regMemory~429feeder_combout  = ( \ula|Mux18~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~429feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~429feeder .extended_lut = "off";
defparam \regmem|regMemory~429feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~429feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N1
dffeas \regmem|regMemory~429 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~429feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~429 .is_wysiwyg = "true";
defparam \regmem|regMemory~429 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N48
cyclonev_lcell_comb \regmem|regMemory~461feeder (
// Equation(s):
// \regmem|regMemory~461feeder_combout  = ( \ula|Mux18~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~461feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~461feeder .extended_lut = "off";
defparam \regmem|regMemory~461feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~461feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N50
dffeas \regmem|regMemory~461 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~461feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~461 .is_wysiwyg = "true";
defparam \regmem|regMemory~461 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N38
dffeas \regmem|regMemory~365 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux18~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~365 .is_wysiwyg = "true";
defparam \regmem|regMemory~365 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N15
cyclonev_lcell_comb \regmem|regMemory~301feeder (
// Equation(s):
// \regmem|regMemory~301feeder_combout  = ( \ula|Mux18~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~301feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~301feeder .extended_lut = "off";
defparam \regmem|regMemory~301feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~301feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N16
dffeas \regmem|regMemory~301 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~301feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~301 .is_wysiwyg = "true";
defparam \regmem|regMemory~301 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N48
cyclonev_lcell_comb \regmem|regMemory~333feeder (
// Equation(s):
// \regmem|regMemory~333feeder_combout  = ( \ula|Mux18~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~333feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~333feeder .extended_lut = "off";
defparam \regmem|regMemory~333feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~333feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N49
dffeas \regmem|regMemory~333 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~333feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~333 .is_wysiwyg = "true";
defparam \regmem|regMemory~333 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N43
dffeas \regmem|regMemory~269 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux18~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~269 .is_wysiwyg = "true";
defparam \regmem|regMemory~269 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N36
cyclonev_lcell_comb \regmem|regMemory~2055 (
// Equation(s):
// \regmem|regMemory~2055_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~269_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory~301_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & 
// ((\regmem|regMemory~333_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~365_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~365_q ),
	.datab(!\regmem|regMemory~301_q ),
	.datac(!\regmem|regMemory~333_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~269_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2055_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2055 .extended_lut = "on";
defparam \regmem|regMemory~2055 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regmem|regMemory~2055 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N1
dffeas \regmem|regMemory~397 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux18~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~397 .is_wysiwyg = "true";
defparam \regmem|regMemory~397 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N57
cyclonev_lcell_comb \regmem|regMemory~1540 (
// Equation(s):
// \regmem|regMemory~1540_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~2055_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~2055_combout  & ((\regmem|regMemory~397_q ))) 
// # (\regmem|regMemory~2055_combout  & (\regmem|regMemory~429_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~2055_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~2055_combout  & ((\regmem|regMemory~461_q ))) # (\regmem|regMemory~2055_combout  & (\regmem|regMemory~493_q ))))) ) )

	.dataa(!\regmem|regMemory~493_q ),
	.datab(!\regmem|regMemory~429_q ),
	.datac(!\regmem|regMemory~461_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~2055_combout ),
	.datag(!\regmem|regMemory~397_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1540_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1540 .extended_lut = "on";
defparam \regmem|regMemory~1540 .lut_mask = 64'h000F000FFF33FF55;
defparam \regmem|regMemory~1540 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N39
cyclonev_lcell_comb \regmem|regMemory~1552 (
// Equation(s):
// \regmem|regMemory~1552_combout  = ( \regmem|regMemory~1544_combout  & ( \regmem|regMemory~1540_combout  & ( (!\intMem|instruction [20] & (((\intMem|instruction [19]) # (\regmem|regMemory~1536_combout )))) # (\intMem|instruction [20] & 
// (((!\intMem|instruction [19])) # (\regmem|regMemory~1548_combout ))) ) ) ) # ( !\regmem|regMemory~1544_combout  & ( \regmem|regMemory~1540_combout  & ( (!\intMem|instruction [20] & (((\intMem|instruction [19]) # (\regmem|regMemory~1536_combout )))) # 
// (\intMem|instruction [20] & (\regmem|regMemory~1548_combout  & ((\intMem|instruction [19])))) ) ) ) # ( \regmem|regMemory~1544_combout  & ( !\regmem|regMemory~1540_combout  & ( (!\intMem|instruction [20] & (((\regmem|regMemory~1536_combout  & 
// !\intMem|instruction [19])))) # (\intMem|instruction [20] & (((!\intMem|instruction [19])) # (\regmem|regMemory~1548_combout ))) ) ) ) # ( !\regmem|regMemory~1544_combout  & ( !\regmem|regMemory~1540_combout  & ( (!\intMem|instruction [20] & 
// (((\regmem|regMemory~1536_combout  & !\intMem|instruction [19])))) # (\intMem|instruction [20] & (\regmem|regMemory~1548_combout  & ((\intMem|instruction [19])))) ) ) )

	.dataa(!\intMem|instruction [20]),
	.datab(!\regmem|regMemory~1548_combout ),
	.datac(!\regmem|regMemory~1536_combout ),
	.datad(!\intMem|instruction [19]),
	.datae(!\regmem|regMemory~1544_combout ),
	.dataf(!\regmem|regMemory~1540_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1552_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1552 .extended_lut = "off";
defparam \regmem|regMemory~1552 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \regmem|regMemory~1552 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N54
cyclonev_lcell_comb \ulaIn1|Mux13~0 (
// Equation(s):
// \ulaIn1|Mux13~0_combout  = ( \regmem|regMemory~1552_combout  & ( ((!\control|in1Mux [0] & !\control|in1Mux [1])) # (\intMem|instruction [13]) ) ) # ( !\regmem|regMemory~1552_combout  & ( (\intMem|instruction [13] & ((\control|in1Mux [1]) # 
// (\control|in1Mux [0]))) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(gnd),
	.datac(!\intMem|instruction [13]),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory~1552_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux13~0 .extended_lut = "off";
defparam \ulaIn1|Mux13~0 .lut_mask = 64'h050F050FAF0FAF0F;
defparam \ulaIn1|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N57
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[13] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [13] = ( \ulaIn1|Mux13~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [13]) ) ) # ( !\ulaIn1|Mux13~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [13] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [13]),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[13] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[13] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N54
cyclonev_lcell_comb \ula|Mux18~3 (
// Equation(s):
// \ula|Mux18~3_combout  = ( \ulaIn2|ulaIn2MuxOut[13]~8_combout  & ( (!\control|aluOp [2] & (!\control|aluOp [1] $ (((!\control|aluOp [0] & !\ulaIn1|ulaIn1MuxOut [13]))))) ) ) # ( !\ulaIn2|ulaIn2MuxOut[13]~8_combout  & ( (!\control|aluOp [2] & 
// ((!\control|aluOp [0] & (\ulaIn1|ulaIn1MuxOut [13] & \control|aluOp [1])) # (\control|aluOp [0] & (!\ulaIn1|ulaIn1MuxOut [13] $ (!\control|aluOp [1]))))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [2]),
	.datac(!\ulaIn1|ulaIn1MuxOut [13]),
	.datad(!\control|aluOp [1]),
	.datae(!\ulaIn2|ulaIn2MuxOut[13]~8_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux18~3 .extended_lut = "off";
defparam \ula|Mux18~3 .lut_mask = 64'h04484C8004484C80;
defparam \ula|Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N36
cyclonev_lcell_comb \memToRegMux|memToRegOutput[13]~12 (
// Equation(s):
// \memToRegMux|memToRegOutput[13]~12_combout  = ( !\control|Decoder1~0_combout  & ( \ula|Mux18~2_combout  & ( ((!\control|aluOp [3]) # (\ula|Mux30~4_combout )) # (\ula|Mux18~3_combout ) ) ) ) # ( !\control|Decoder1~0_combout  & ( !\ula|Mux18~2_combout  & ( 
// (\control|aluOp [3] & ((\ula|Mux30~4_combout ) # (\ula|Mux18~3_combout ))) ) ) )

	.dataa(!\ula|Mux18~3_combout ),
	.datab(!\control|aluOp [3]),
	.datac(gnd),
	.datad(!\ula|Mux30~4_combout ),
	.datae(!\control|Decoder1~0_combout ),
	.dataf(!\ula|Mux18~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[13]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[13]~12 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[13]~12 .lut_mask = 64'h11330000DDFF0000;
defparam \memToRegMux|memToRegOutput[13]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N39
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[10]~10 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[10]~10_combout  = ( !\control|in2Mux~combout  & ( (!\regmem|regMemory~1025_combout  & (((\regmem|regMemory_rtl_0|auto_generated|ram_block1a10 )))) # (\regmem|regMemory~1025_combout  & ((!\regmem|regMemory~1024_combout  & 
// ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a10 ))) # (\regmem|regMemory~1024_combout  & (\regmem|regMemory_rtl_0_bypass [21])))) ) )

	.dataa(!\regmem|regMemory~1025_combout ),
	.datab(!\regmem|regMemory~1024_combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [21]),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a10 ),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[10]~10 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[10]~10 .lut_mask = 64'h01EF01EF00000000;
defparam \ulaIn2|ulaIn2MuxOut[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N30
cyclonev_lcell_comb \ula|Mux21~2 (
// Equation(s):
// \ula|Mux21~2_combout  = ( \ulaIn2|ulaIn2MuxOut[10]~10_combout  & ( !\control|aluOp [1] $ (((!\control|aluOp [0] & !\ulaIn1|ulaIn1MuxOut [10]))) ) ) # ( !\ulaIn2|ulaIn2MuxOut[10]~10_combout  & ( (!\control|aluOp [0] & (\control|aluOp [1] & 
// \ulaIn1|ulaIn1MuxOut [10])) # (\control|aluOp [0] & (!\control|aluOp [1] $ (!\ulaIn1|ulaIn1MuxOut [10]))) ) )

	.dataa(gnd),
	.datab(!\control|aluOp [0]),
	.datac(!\control|aluOp [1]),
	.datad(!\ulaIn1|ulaIn1MuxOut [10]),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux21~2 .extended_lut = "off";
defparam \ula|Mux21~2 .lut_mask = 64'h033C033C3CF03CF0;
defparam \ula|Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N51
cyclonev_lcell_comb \ula|Mux21~3 (
// Equation(s):
// \ula|Mux21~3_combout  = ( \ula|Mux21~1_combout  & ( (\control|aluOp [3] & ((!\control|aluOp [2] & ((\ula|Mux21~2_combout ))) # (\control|aluOp [2] & (\ula|Mux31~3_combout )))) ) ) # ( !\ula|Mux21~1_combout  & ( (!\control|aluOp [3]) # ((!\control|aluOp 
// [2] & ((\ula|Mux21~2_combout ))) # (\control|aluOp [2] & (\ula|Mux31~3_combout ))) ) )

	.dataa(!\ula|Mux31~3_combout ),
	.datab(!\control|aluOp [2]),
	.datac(!\ula|Mux21~2_combout ),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\ula|Mux21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux21~3 .extended_lut = "off";
defparam \ula|Mux21~3 .lut_mask = 64'hFF1DFF1D001D001D;
defparam \ula|Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N59
dffeas \regmem|regMemory_rtl_0_bypass[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux21~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N27
cyclonev_lcell_comb \ula|Add0~152 (
// Equation(s):
// \ula|Add0~152_combout  = ( \ulaIn1|ulaIn1MuxOut [10] & ( !\control|aluOp [0] ) ) # ( !\ulaIn1|ulaIn1MuxOut [10] & ( \control|aluOp [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~152 .extended_lut = "off";
defparam \ula|Add0~152 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \ula|Add0~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N24
cyclonev_lcell_comb \ula|Add0~151 (
// Equation(s):
// \ula|Add0~151_combout  = ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [9] ) ) # ( !\control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~151 .extended_lut = "off";
defparam \ula|Add0~151 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \ula|Add0~151 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N2
dffeas \regmem|regMemory_rtl_0_bypass[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux23~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N0
cyclonev_lcell_comb \ula|Add0~150 (
// Equation(s):
// \ula|Add0~150_combout  = ( \control|aluOp [0] & ( !\ulaIn1|ulaIn1MuxOut [8] ) ) # ( !\control|aluOp [0] & ( \ulaIn1|ulaIn1MuxOut [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~150 .extended_lut = "off";
defparam \ula|Add0~150 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \ula|Add0~150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N57
cyclonev_lcell_comb \ula|Add0~38 (
// Equation(s):
// \ula|Add0~38_sumout  = SUM(( \ula|Add0~150_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a8 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass 
// [19])))) ) + ( \ula|Add0~35  ))
// \ula|Add0~39  = CARRY(( \ula|Add0~150_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a8 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass [19])))) 
// ) + ( \ula|Add0~35  ))

	.dataa(!\regmem|regMemory~1570_combout ),
	.datab(!\control|in2Mux~combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [19]),
	.datad(!\ula|Add0~150_combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(\ula|Add0~35 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~38_sumout ),
	.cout(\ula|Add0~39 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~38 .extended_lut = "off";
defparam \ula|Add0~38 .lut_mask = 64'h0000FB73000000FF;
defparam \ula|Add0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N30
cyclonev_lcell_comb \ula|Add0~42 (
// Equation(s):
// \ula|Add0~42_sumout  = SUM(( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a9 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass [20])))) ) + ( 
// \ula|Add0~151_combout  ) + ( \ula|Add0~39  ))
// \ula|Add0~43  = CARRY(( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a9 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass [20])))) ) + ( \ula|Add0~151_combout  
// ) + ( \ula|Add0~39  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\regmem|regMemory~1570_combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [20]),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a9 ),
	.datae(gnd),
	.dataf(!\ula|Add0~151_combout ),
	.datag(gnd),
	.cin(\ula|Add0~39 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~42_sumout ),
	.cout(\ula|Add0~43 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~42 .extended_lut = "off";
defparam \ula|Add0~42 .lut_mask = 64'h0000FF000000028A;
defparam \ula|Add0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N33
cyclonev_lcell_comb \ula|Add0~46 (
// Equation(s):
// \ula|Add0~46_sumout  = SUM(( \ula|Add0~152_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a10 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass 
// [21])))) ) + ( \ula|Add0~43  ))
// \ula|Add0~47  = CARRY(( \ula|Add0~152_combout  ) + ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a10 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass [21])))) 
// ) + ( \ula|Add0~43  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\regmem|regMemory~1570_combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [21]),
	.datad(!\ula|Add0~152_combout ),
	.datae(gnd),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(\ula|Add0~43 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~46_sumout ),
	.cout(\ula|Add0~47 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~46 .extended_lut = "off";
defparam \ula|Add0~46 .lut_mask = 64'h0000FD75000000FF;
defparam \ula|Add0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N36
cyclonev_lcell_comb \ula|Add0~54 (
// Equation(s):
// \ula|Add0~54_sumout  = SUM(( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a11 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass [22])))) ) + ( 
// \ula|Add0~153_combout  ) + ( \ula|Add0~47  ))
// \ula|Add0~55  = CARRY(( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1570_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a11 ))) # (\regmem|regMemory~1570_combout  & (\regmem|regMemory_rtl_0_bypass [22])))) ) + ( \ula|Add0~153_combout  
// ) + ( \ula|Add0~47  ))

	.dataa(!\control|in2Mux~combout ),
	.datab(!\regmem|regMemory~1570_combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [22]),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a11 ),
	.datae(gnd),
	.dataf(!\ula|Add0~153_combout ),
	.datag(gnd),
	.cin(\ula|Add0~47 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ula|Add0~54_sumout ),
	.cout(\ula|Add0~55 ),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~54 .extended_lut = "off";
defparam \ula|Add0~54 .lut_mask = 64'h0000FF000000028A;
defparam \ula|Add0~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N18
cyclonev_lcell_comb \ula|ShiftRight0~8 (
// Equation(s):
// \ula|ShiftRight0~8_combout  = ( \ulaIn1|ulaIn1MuxOut [15] & ( \ulaIn1|ulaIn1MuxOut [14] & ( ((!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [12])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [13])))) # 
// (\ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [15] & ( \ulaIn1|ulaIn1MuxOut [14] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (((\ulaIn1|ulaIn1MuxOut [12])) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout ))) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout 
//  & (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [13])))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [15] & ( !\ulaIn1|ulaIn1MuxOut [14] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [12]))) # 
// (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (((\ulaIn1|ulaIn1MuxOut [13])) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout ))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [15] & ( !\ulaIn1|ulaIn1MuxOut [14] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [12])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [13]))))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [12]),
	.datad(!\ulaIn1|ulaIn1MuxOut [13]),
	.datae(!\ulaIn1|ulaIn1MuxOut [15]),
	.dataf(!\ulaIn1|ulaIn1MuxOut [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~8 .extended_lut = "off";
defparam \ula|ShiftRight0~8 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \ula|ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N45
cyclonev_lcell_comb \ula|Mux19~1 (
// Equation(s):
// \ula|Mux19~1_combout  = ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( \ula|ShiftRight0~3_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftRight0~0_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( \ula|ShiftRight0~3_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~8_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~1_combout ))) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( !\ula|ShiftRight0~3_combout  & ( (\ula|ShiftRight0~0_combout  & 
// !\ulaIn2|ulaIn2MuxOut[2]~4_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( !\ula|ShiftRight0~3_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~8_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// ((\ula|ShiftRight0~1_combout ))) ) ) )

	.dataa(!\ula|ShiftRight0~8_combout ),
	.datab(!\ula|ShiftRight0~1_combout ),
	.datac(!\ula|ShiftRight0~0_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.dataf(!\ula|ShiftRight0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux19~1 .extended_lut = "off";
defparam \ula|Mux19~1 .lut_mask = 64'h55330F0055330FFF;
defparam \ula|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N12
cyclonev_lcell_comb \ula|Mux19~0 (
// Equation(s):
// \ula|Mux19~0_combout  = ( \ula|Mux28~1_combout  & ( \ula|Mux28~0_combout  & ( \ula|ShiftLeft0~27_combout  ) ) ) # ( !\ula|Mux28~1_combout  & ( \ula|Mux28~0_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) ) # ( \ula|Mux28~1_combout  & ( !\ula|Mux28~0_combout  & 
// ( (!\ula|ShiftRight0~10_combout  & (\ulaIn1|ulaIn1MuxOut [31])) # (\ula|ShiftRight0~10_combout  & ((\ula|ShiftRight0~2_combout ))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\ula|ShiftLeft0~27_combout ),
	.datac(!\ula|ShiftRight0~2_combout ),
	.datad(!\ula|ShiftRight0~10_combout ),
	.datae(!\ula|Mux28~1_combout ),
	.dataf(!\ula|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux19~0 .extended_lut = "off";
defparam \ula|Mux19~0 .lut_mask = 64'h0000550F55553333;
defparam \ula|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N24
cyclonev_lcell_comb \ula|Mux19~2 (
// Equation(s):
// \ula|Mux19~2_combout  = ( \ula|Mux19~1_combout  & ( \ula|Mux19~0_combout  & ( (!\ula|Mux28~2_combout ) # ((!\ula|Mux28~6_combout  & (\ula|Add0~59_sumout )) # (\ula|Mux28~6_combout  & ((\ula|ShiftRight1~20_combout )))) ) ) ) # ( !\ula|Mux19~1_combout  & ( 
// \ula|Mux19~0_combout  & ( (!\ula|Mux28~6_combout  & (((!\ula|Mux28~2_combout )) # (\ula|Add0~59_sumout ))) # (\ula|Mux28~6_combout  & (((\ula|ShiftRight1~20_combout  & \ula|Mux28~2_combout )))) ) ) ) # ( \ula|Mux19~1_combout  & ( !\ula|Mux19~0_combout  & 
// ( (!\ula|Mux28~6_combout  & (\ula|Add0~59_sumout  & ((\ula|Mux28~2_combout )))) # (\ula|Mux28~6_combout  & (((!\ula|Mux28~2_combout ) # (\ula|ShiftRight1~20_combout )))) ) ) ) # ( !\ula|Mux19~1_combout  & ( !\ula|Mux19~0_combout  & ( (\ula|Mux28~2_combout 
//  & ((!\ula|Mux28~6_combout  & (\ula|Add0~59_sumout )) # (\ula|Mux28~6_combout  & ((\ula|ShiftRight1~20_combout ))))) ) ) )

	.dataa(!\ula|Add0~59_sumout ),
	.datab(!\ula|Mux28~6_combout ),
	.datac(!\ula|ShiftRight1~20_combout ),
	.datad(!\ula|Mux28~2_combout ),
	.datae(!\ula|Mux19~1_combout ),
	.dataf(!\ula|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux19~2 .extended_lut = "off";
defparam \ula|Mux19~2 .lut_mask = 64'h00473347CC47FF47;
defparam \ula|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N3
cyclonev_lcell_comb \memToRegMux|memToRegOutput[12]~11 (
// Equation(s):
// \memToRegMux|memToRegOutput[12]~11_combout  = ( !\control|Decoder1~0_combout  & ( \ula|Mux19~2_combout  & ( (!\control|aluOp [3]) # ((!\control|aluOp [2] & ((\ula|Mux19~3_combout ))) # (\control|aluOp [2] & (\ula|Mux31~3_combout ))) ) ) ) # ( 
// !\control|Decoder1~0_combout  & ( !\ula|Mux19~2_combout  & ( (\control|aluOp [3] & ((!\control|aluOp [2] & ((\ula|Mux19~3_combout ))) # (\control|aluOp [2] & (\ula|Mux31~3_combout )))) ) ) )

	.dataa(!\ula|Mux31~3_combout ),
	.datab(!\ula|Mux19~3_combout ),
	.datac(!\control|aluOp [2]),
	.datad(!\control|aluOp [3]),
	.datae(!\control|Decoder1~0_combout ),
	.dataf(!\ula|Mux19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[12]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[12]~11 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[12]~11 .lut_mask = 64'h00350000FF350000;
defparam \memToRegMux|memToRegOutput[12]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N48
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[11]~30 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[11]~30_combout  = ( !\control|in2Mux~combout  & ( (!\regmem|regMemory~1025_combout  & (((\regmem|regMemory_rtl_0|auto_generated|ram_block1a11 )))) # (\regmem|regMemory~1025_combout  & ((!\regmem|regMemory~1024_combout  & 
// ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a11 ))) # (\regmem|regMemory~1024_combout  & (\regmem|regMemory_rtl_0_bypass [22])))) ) )

	.dataa(!\regmem|regMemory~1025_combout ),
	.datab(!\regmem|regMemory~1024_combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [22]),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a11 ),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[11]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[11]~30 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[11]~30 .lut_mask = 64'h01EF01EF00000000;
defparam \ulaIn2|ulaIn2MuxOut[11]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N57
cyclonev_lcell_comb \ula|Mux31~4 (
// Equation(s):
// \ula|Mux31~4_combout  = ( \ulaIn2|ulaIn2MuxOut[11]~30_combout  & ( !\control|aluOp [1] $ (((!\control|aluOp [0] & !\ulaIn1|ulaIn1MuxOut [11]))) ) ) # ( !\ulaIn2|ulaIn2MuxOut[11]~30_combout  & ( (!\control|aluOp [1] & (\control|aluOp [0] & 
// \ulaIn1|ulaIn1MuxOut [11])) # (\control|aluOp [1] & (!\control|aluOp [0] $ (!\ulaIn1|ulaIn1MuxOut [11]))) ) )

	.dataa(!\control|aluOp [1]),
	.datab(gnd),
	.datac(!\control|aluOp [0]),
	.datad(!\ulaIn1|ulaIn1MuxOut [11]),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[11]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux31~4 .extended_lut = "off";
defparam \ula|Mux31~4 .lut_mask = 64'h055A055A5AAA5AAA;
defparam \ula|Mux31~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N15
cyclonev_lcell_comb \ula|ShiftRight1~18 (
// Equation(s):
// \ula|ShiftRight1~18_combout  = ( \ula|ShiftRight0~28_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~27_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) ) ) # ( !\ula|ShiftRight0~28_combout  
// & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ula|ShiftRight0~27_combout ))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datad(!\ula|ShiftRight0~27_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~18 .extended_lut = "off";
defparam \ula|ShiftRight1~18 .lut_mask = 64'h00080008040C040C;
defparam \ula|ShiftRight1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N0
cyclonev_lcell_comb \ula|ShiftRight1~17 (
// Equation(s):
// \ula|ShiftRight1~17_combout  = ( \ula|ShiftRight1~5_combout  & ( \ula|ShiftRight0~29_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ulaIn2|ulaIn2MuxOut[4]~0_combout ) ) ) ) # ( !\ula|ShiftRight1~5_combout  & ( \ula|ShiftRight0~29_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & \ulaIn2|ulaIn2MuxOut[4]~0_combout )) ) ) ) # ( \ula|ShiftRight1~5_combout  & ( !\ula|ShiftRight0~29_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & \ulaIn2|ulaIn2MuxOut[4]~0_combout )) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(!\ula|ShiftRight1~5_combout ),
	.dataf(!\ula|ShiftRight0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~17 .extended_lut = "off";
defparam \ula|ShiftRight1~17 .lut_mask = 64'h0000000A00A000AA;
defparam \ula|ShiftRight1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N12
cyclonev_lcell_comb \ula|ShiftRight1~19 (
// Equation(s):
// \ula|ShiftRight1~19_combout  = ( \ula|ShiftRight0~32_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftRight0~33_combout )))) ) ) # ( !\ula|ShiftRight0~32_combout 
//  & ( (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\ula|ShiftRight0~33_combout  & !\ulaIn2|ulaIn2MuxOut[3]~3_combout ))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\ula|ShiftRight0~33_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~19 .extended_lut = "off";
defparam \ula|ShiftRight1~19 .lut_mask = 64'h040004008C008C00;
defparam \ula|ShiftRight1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N54
cyclonev_lcell_comb \ula|Add0~49 (
// Equation(s):
// \ula|Add0~49_combout  = ( \ula|ShiftRight1~19_combout  & ( (!\control|aluOp [1] & \ula|ShiftLeft0~5_combout ) ) ) # ( !\ula|ShiftRight1~19_combout  & ( (!\control|aluOp [1] & (\ula|ShiftLeft0~5_combout  & ((\ula|ShiftRight1~17_combout ) # 
// (\ula|ShiftRight1~18_combout )))) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\ula|ShiftRight1~18_combout ),
	.datac(!\ula|ShiftRight1~17_combout ),
	.datad(!\ula|ShiftLeft0~5_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight1~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~49 .extended_lut = "off";
defparam \ula|Add0~49 .lut_mask = 64'h002A002A00AA00AA;
defparam \ula|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N6
cyclonev_lcell_comb \ula|Add0~50 (
// Equation(s):
// \ula|Add0~50_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftRight0~28_combout  & ( (\ula|ShiftRight0~33_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftRight0~28_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~32_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~27_combout ))) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ula|ShiftRight0~28_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ula|ShiftRight0~33_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ula|ShiftRight0~28_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~32_combout )) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~27_combout ))) ) ) )

	.dataa(!\ula|ShiftRight0~32_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\ula|ShiftRight0~33_combout ),
	.datad(!\ula|ShiftRight0~27_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.dataf(!\ula|ShiftRight0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~50 .extended_lut = "off";
defparam \ula|Add0~50 .lut_mask = 64'h44770C0C44773F3F;
defparam \ula|Add0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N18
cyclonev_lcell_comb \ula|Add0~51 (
// Equation(s):
// \ula|Add0~51_combout  = ( \ula|ShiftLeft0~5_combout  & ( \ula|ShiftRight0~10_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ((\ula|Add0~50_combout ))) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\ula|ShiftRight0~29_combout )) ) ) ) # ( 
// !\ula|ShiftLeft0~5_combout  & ( \ula|ShiftRight0~10_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) ) # ( \ula|ShiftLeft0~5_combout  & ( !\ula|ShiftRight0~10_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ((\ula|Add0~50_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\ulaIn1|ulaIn1MuxOut [31])) ) ) ) # ( !\ula|ShiftLeft0~5_combout  & ( !\ula|ShiftRight0~10_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) )

	.dataa(!\ula|ShiftRight0~29_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(!\ula|Add0~50_combout ),
	.datae(!\ula|ShiftLeft0~5_combout ),
	.dataf(!\ula|ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~51 .extended_lut = "off";
defparam \ula|Add0~51 .lut_mask = 64'h0F0F03CF0F0F11DD;
defparam \ula|Add0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N36
cyclonev_lcell_comb \ula|Add0~52 (
// Equation(s):
// \ula|Add0~52_combout  = ( \ula|Add0~49_combout  & ( \ula|Add0~51_combout  & ( (((\ula|ShiftLeft0~25_combout  & \ula|Mux14~0_combout )) # (\control|aluOp [0])) # (\control|aluOp [1]) ) ) ) # ( !\ula|Add0~49_combout  & ( \ula|Add0~51_combout  & ( 
// (!\control|aluOp [1] & (!\control|aluOp [0] & (\ula|ShiftLeft0~25_combout  & \ula|Mux14~0_combout ))) # (\control|aluOp [1] & ((!\control|aluOp [0]) # ((\ula|ShiftLeft0~25_combout  & \ula|Mux14~0_combout )))) ) ) ) # ( \ula|Add0~49_combout  & ( 
// !\ula|Add0~51_combout  & ( ((!\control|aluOp [1] & (\ula|ShiftLeft0~25_combout  & \ula|Mux14~0_combout ))) # (\control|aluOp [0]) ) ) ) # ( !\ula|Add0~49_combout  & ( !\ula|Add0~51_combout  & ( (\ula|ShiftLeft0~25_combout  & (\ula|Mux14~0_combout  & 
// (!\control|aluOp [1] $ (\control|aluOp [0])))) ) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\control|aluOp [0]),
	.datac(!\ula|ShiftLeft0~25_combout ),
	.datad(!\ula|Mux14~0_combout ),
	.datae(!\ula|Add0~49_combout ),
	.dataf(!\ula|Add0~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~52 .extended_lut = "off";
defparam \ula|Add0~52 .lut_mask = 64'h0009333B444D777F;
defparam \ula|Add0~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N24
cyclonev_lcell_comb \ula|Add0~57 (
// Equation(s):
// \ula|Add0~57_combout  = ( \ula|Add0~54_sumout  & ( \ula|ShiftRight1~18_combout  & ( (\ula|ShiftLeft0~5_combout ) # (\control|aluOp [1]) ) ) ) # ( !\ula|Add0~54_sumout  & ( \ula|ShiftRight1~18_combout  & ( (!\control|aluOp [1] & \ula|ShiftLeft0~5_combout ) 
// ) ) ) # ( \ula|Add0~54_sumout  & ( !\ula|ShiftRight1~18_combout  & ( ((\ula|ShiftLeft0~5_combout  & ((\ula|ShiftRight1~17_combout ) # (\ula|ShiftRight1~19_combout )))) # (\control|aluOp [1]) ) ) ) # ( !\ula|Add0~54_sumout  & ( !\ula|ShiftRight1~18_combout 
//  & ( (!\control|aluOp [1] & (\ula|ShiftLeft0~5_combout  & ((\ula|ShiftRight1~17_combout ) # (\ula|ShiftRight1~19_combout )))) ) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\ula|ShiftRight1~19_combout ),
	.datac(!\ula|ShiftRight1~17_combout ),
	.datad(!\ula|ShiftLeft0~5_combout ),
	.datae(!\ula|Add0~54_sumout ),
	.dataf(!\ula|ShiftRight1~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~57 .extended_lut = "off";
defparam \ula|Add0~57 .lut_mask = 64'h002A557F00AA55FF;
defparam \ula|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N51
cyclonev_lcell_comb \ula|Mux20~0 (
// Equation(s):
// \ula|Mux20~0_combout  = ( \ula|Add0~52_combout  & ( \ula|Add0~57_combout  & ( (!\control|aluOp [3]) # ((!\control|aluOp [2] & (\ula|Mux31~4_combout )) # (\control|aluOp [2] & ((\ula|Mux31~3_combout )))) ) ) ) # ( !\ula|Add0~52_combout  & ( 
// \ula|Add0~57_combout  & ( (!\control|aluOp [2] & (\ula|Mux31~4_combout  & (\control|aluOp [3]))) # (\control|aluOp [2] & (((!\control|aluOp [3]) # (\ula|Mux31~3_combout )))) ) ) ) # ( \ula|Add0~52_combout  & ( !\ula|Add0~57_combout  & ( (!\control|aluOp 
// [2] & (((!\control|aluOp [3])) # (\ula|Mux31~4_combout ))) # (\control|aluOp [2] & (((\control|aluOp [3] & \ula|Mux31~3_combout )))) ) ) ) # ( !\ula|Add0~52_combout  & ( !\ula|Add0~57_combout  & ( (\control|aluOp [3] & ((!\control|aluOp [2] & 
// (\ula|Mux31~4_combout )) # (\control|aluOp [2] & ((\ula|Mux31~3_combout ))))) ) ) )

	.dataa(!\ula|Mux31~4_combout ),
	.datab(!\control|aluOp [2]),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|Mux31~3_combout ),
	.datae(!\ula|Add0~52_combout ),
	.dataf(!\ula|Add0~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux20~0 .extended_lut = "off";
defparam \ula|Mux20~0 .lut_mask = 64'h0407C4C73437F4F7;
defparam \ula|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N57
cyclonev_lcell_comb \memToRegMux|memToRegOutput[11]~10 (
// Equation(s):
// \memToRegMux|memToRegOutput[11]~10_combout  = ( \ula|Mux20~0_combout  & ( !\control|Decoder1~0_combout  ) )

	.dataa(!\control|Decoder1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[11]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[11]~10 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[11]~10 .lut_mask = 64'h00000000AAAAAAAA;
defparam \memToRegMux|memToRegOutput[11]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N3
cyclonev_lcell_comb \ula|ShiftLeft0~50 (
// Equation(s):
// \ula|ShiftLeft0~50_combout  = ( \regmem|regMemory_rtl_0_bypass [19] & ( !\control|in2Mux~combout  ) ) # ( !\regmem|regMemory_rtl_0_bypass [19] & ( !\control|in2Mux~combout  & ( ((!\regmem|regMemory~1025_combout ) # ((!\regmem|regMemory~1024_combout ) # 
// (\regmem|regMemory_rtl_0_bypass [39]))) # (\regmem|regMemory_rtl_0_bypass [38]) ) ) )

	.dataa(!\regmem|regMemory_rtl_0_bypass [38]),
	.datab(!\regmem|regMemory~1025_combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [39]),
	.datad(!\regmem|regMemory~1024_combout ),
	.datae(!\regmem|regMemory_rtl_0_bypass [19]),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~50 .extended_lut = "off";
defparam \ula|ShiftLeft0~50 .lut_mask = 64'hFFDFFFFF00000000;
defparam \ula|ShiftLeft0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N54
cyclonev_lcell_comb \ula|ShiftLeft0~0 (
// Equation(s):
// \ula|ShiftLeft0~0_combout  = ( \ula|ShiftLeft0~50_combout  & ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a27  ) ) # ( \ula|ShiftLeft0~50_combout  & ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a27  & ( (((\regmem|regMemory~1025_combout  & 
// \regmem|regMemory~1024_combout )) # (\regmem|regMemory_rtl_0|auto_generated|ram_block1a28 )) # (\regmem|regMemory_rtl_0|auto_generated|ram_block1a8 ) ) ) )

	.dataa(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a8 ),
	.datab(!\regmem|regMemory~1025_combout ),
	.datac(!\regmem|regMemory~1024_combout ),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a28 ),
	.datae(!\ula|ShiftLeft0~50_combout ),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~0 .extended_lut = "off";
defparam \ula|ShiftLeft0~0 .lut_mask = 64'h000057FF0000FFFF;
defparam \ula|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N30
cyclonev_lcell_comb \ula|Mux22~3 (
// Equation(s):
// \ula|Mux22~3_combout  = ( \ula|ShiftLeft0~4_combout  & ( \ula|ShiftLeft0~1_combout  & ( (\ula|Mux28~3_combout  & (\ula|ShiftLeft0~3_combout  & (!\ula|ShiftLeft0~0_combout  & \ula|ShiftLeft0~2_combout ))) ) ) )

	.dataa(!\ula|Mux28~3_combout ),
	.datab(!\ula|ShiftLeft0~3_combout ),
	.datac(!\ula|ShiftLeft0~0_combout ),
	.datad(!\ula|ShiftLeft0~2_combout ),
	.datae(!\ula|ShiftLeft0~4_combout ),
	.dataf(!\ula|ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~3 .extended_lut = "off";
defparam \ula|Mux22~3 .lut_mask = 64'h0000000000000010;
defparam \ula|Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N45
cyclonev_lcell_comb \ula|Mux14~4 (
// Equation(s):
// \ula|Mux14~4_combout  = ( \ula|Mux22~3_combout  & ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux22~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux14~4 .extended_lut = "off";
defparam \ula|Mux14~4 .lut_mask = 64'h00000000F0F0F0F0;
defparam \ula|Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N36
cyclonev_lcell_comb \ula|ShiftRight0~35 (
// Equation(s):
// \ula|ShiftRight0~35_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftRight0~11_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~12_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))) ) ) ) # 
// ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftRight0~11_combout  & ( (\ula|ShiftRight0~13_combout ) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout ) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ula|ShiftRight0~11_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~12_combout )) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ulaIn1|ulaIn1MuxOut [31]))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ula|ShiftRight0~11_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ula|ShiftRight0~13_combout ) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\ula|ShiftRight0~12_combout ),
	.datac(!\ula|ShiftRight0~13_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.dataf(!\ula|ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~35 .extended_lut = "off";
defparam \ula|ShiftRight0~35 .lut_mask = 64'h0A0A22775F5F2277;
defparam \ula|ShiftRight0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N6
cyclonev_lcell_comb \ula|Mux10~0 (
// Equation(s):
// \ula|Mux10~0_combout  = ( \ula|ShiftRight0~35_combout  & ( \ula|Add0~100_sumout  & ( (!\control|aluOp [3] & (!\ula|Mux14~4_combout  & !\ula|Mux14~5_combout )) ) ) ) # ( !\ula|ShiftRight0~35_combout  & ( \ula|Add0~100_sumout  & ( (!\control|aluOp [3] & 
// (!\ula|Mux14~6_combout  & (!\ula|Mux14~4_combout  & !\ula|Mux14~5_combout ))) ) ) ) # ( \ula|ShiftRight0~35_combout  & ( !\ula|Add0~100_sumout  & ( (!\control|aluOp [3] & (\ula|Mux14~6_combout  & (!\ula|Mux14~4_combout  & !\ula|Mux14~5_combout ))) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux14~6_combout ),
	.datac(!\ula|Mux14~4_combout ),
	.datad(!\ula|Mux14~5_combout ),
	.datae(!\ula|ShiftRight0~35_combout ),
	.dataf(!\ula|Add0~100_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux10~0 .extended_lut = "off";
defparam \ula|Mux10~0 .lut_mask = 64'h000020008000A000;
defparam \ula|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N51
cyclonev_lcell_comb \ula|Mux10~5 (
// Equation(s):
// \ula|Mux10~5_combout  = ( \ula|Mux10~0_combout  & ( \ula|Mux10~4_combout  ) ) # ( !\ula|Mux10~0_combout  & ( \ula|Mux10~4_combout  & ( (\control|aluOp [3] & (\ula|Mux14~1_combout  & ((\ula|LessThan0~46_combout ) # (\ula|LessThan0~47_combout )))) ) ) ) # ( 
// \ula|Mux10~0_combout  & ( !\ula|Mux10~4_combout  ) ) # ( !\ula|Mux10~0_combout  & ( !\ula|Mux10~4_combout  ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|LessThan0~47_combout ),
	.datac(!\ula|LessThan0~46_combout ),
	.datad(!\ula|Mux14~1_combout ),
	.datae(!\ula|Mux10~0_combout ),
	.dataf(!\ula|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux10~5 .extended_lut = "off";
defparam \ula|Mux10~5 .lut_mask = 64'hFFFFFFFF0015FFFF;
defparam \ula|Mux10~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N44
dffeas \regmem|regMemory_rtl_0_bypass[32] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux10~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N51
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[21]~19 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[21]~19_combout  = ( !\control|in2Mux~combout  & ( (!\regmem|regMemory~1024_combout  & (((\regmem|regMemory_rtl_0|auto_generated|ram_block1a21 )))) # (\regmem|regMemory~1024_combout  & ((!\regmem|regMemory~1025_combout  & 
// ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a21 ))) # (\regmem|regMemory~1025_combout  & (\regmem|regMemory_rtl_0_bypass [32])))) ) )

	.dataa(!\regmem|regMemory~1024_combout ),
	.datab(!\regmem|regMemory~1025_combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [32]),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a21 ),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[21]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[21]~19 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[21]~19 .lut_mask = 64'h01EF01EF00000000;
defparam \ulaIn2|ulaIn2MuxOut[21]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N6
cyclonev_lcell_comb \ula|ShiftLeft0~2 (
// Equation(s):
// \ula|ShiftLeft0~2_combout  = ( !\ulaIn2|ulaIn2MuxOut[15]~16_combout  & ( !\ulaIn2|ulaIn2MuxOut[22]~17_combout  & ( (!\ulaIn2|ulaIn2MuxOut[9]~15_combout  & (!\ulaIn2|ulaIn2MuxOut[21]~19_combout  & (!\ulaIn2|ulaIn2MuxOut[19]~14_combout  & 
// !\ulaIn2|ulaIn2MuxOut[20]~18_combout ))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[9]~15_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[21]~19_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[19]~14_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[20]~18_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[15]~16_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[22]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~2 .extended_lut = "off";
defparam \ula|ShiftLeft0~2 .lut_mask = 64'h8000000000000000;
defparam \ula|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N30
cyclonev_lcell_comb \ula|Mux22~7 (
// Equation(s):
// \ula|Mux22~7_combout  = ( \ula|ShiftLeft0~1_combout  & ( !\ula|ShiftLeft0~0_combout  & ( (\ula|ShiftLeft0~2_combout  & (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~4_combout  & \ula|ShiftLeft0~3_combout ))) ) ) )

	.dataa(!\ula|ShiftLeft0~2_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\ula|ShiftLeft0~4_combout ),
	.datad(!\ula|ShiftLeft0~3_combout ),
	.datae(!\ula|ShiftLeft0~1_combout ),
	.dataf(!\ula|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~7 .extended_lut = "off";
defparam \ula|Mux22~7 .lut_mask = 64'h0000000400000000;
defparam \ula|Mux22~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N15
cyclonev_lcell_comb \ula|Mux22~11 (
// Equation(s):
// \ula|Mux22~11_combout  = ( \ula|Mux22~7_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & \ula|Mux28~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\ula|Mux28~4_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux22~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~11 .extended_lut = "off";
defparam \ula|Mux22~11 .lut_mask = 64'h0000000000F000F0;
defparam \ula|Mux22~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N39
cyclonev_lcell_comb \ula|Mux22~8 (
// Equation(s):
// \ula|Mux22~8_combout  = ( \ula|Mux6~0_combout  & ( !\control|aluOp [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~8 .extended_lut = "off";
defparam \ula|Mux22~8 .lut_mask = 64'h00000000F0F0F0F0;
defparam \ula|Mux22~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N54
cyclonev_lcell_comb \ula|Mux22~9 (
// Equation(s):
// \ula|Mux22~9_combout  = ( \ula|ShiftLeft0~4_combout  & ( \ula|Mux22~8_combout  & ( (\ula|ShiftLeft0~2_combout  & (\ula|ShiftLeft0~3_combout  & (\ula|ShiftLeft0~1_combout  & !\ula|ShiftLeft0~0_combout ))) ) ) )

	.dataa(!\ula|ShiftLeft0~2_combout ),
	.datab(!\ula|ShiftLeft0~3_combout ),
	.datac(!\ula|ShiftLeft0~1_combout ),
	.datad(!\ula|ShiftLeft0~0_combout ),
	.datae(!\ula|ShiftLeft0~4_combout ),
	.dataf(!\ula|Mux22~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~9 .extended_lut = "off";
defparam \ula|Mux22~9 .lut_mask = 64'h0000000000000100;
defparam \ula|Mux22~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N6
cyclonev_lcell_comb \ula|Mux22~10 (
// Equation(s):
// \ula|Mux22~10_combout  = ( \ula|Mux22~9_combout  & ( \ula|Mux22~7_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ((!\ula|Mux28~4_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout ))) ) ) ) # ( !\ula|Mux22~9_combout  & ( \ula|Mux22~7_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ((!\ula|Mux28~4_combout  & ((\ula|Mux22~3_combout ))) # (\ula|Mux28~4_combout  & (\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) ) ) ) # ( \ula|Mux22~9_combout  & ( !\ula|Mux22~7_combout  & ( 
// !\ulaIn2|ulaIn2MuxOut[4]~0_combout  ) ) ) # ( !\ula|Mux22~9_combout  & ( !\ula|Mux22~7_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & \ula|Mux22~3_combout ) ) ) )

	.dataa(!\ula|Mux28~4_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datad(!\ula|Mux22~3_combout ),
	.datae(!\ula|Mux22~9_combout ),
	.dataf(!\ula|Mux22~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~10 .extended_lut = "off";
defparam \ula|Mux22~10 .lut_mask = 64'h00CCCCCC048C8C8C;
defparam \ula|Mux22~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N36
cyclonev_lcell_comb \ula|Mux21~5 (
// Equation(s):
// \ula|Mux21~5_combout  = ( \ula|Mux22~10_combout  & ( (!\ula|Mux22~11_combout ) # (\ula|ShiftRight0~26_combout ) ) ) # ( !\ula|Mux22~10_combout  & ( (\ula|Mux22~11_combout  & \ula|ShiftRight0~25_combout ) ) )

	.dataa(!\ula|ShiftRight0~26_combout ),
	.datab(!\ula|Mux22~11_combout ),
	.datac(gnd),
	.datad(!\ula|ShiftRight0~25_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux22~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux21~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux21~5 .extended_lut = "off";
defparam \ula|Mux21~5 .lut_mask = 64'h00330033DDDDDDDD;
defparam \ula|Mux21~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N18
cyclonev_lcell_comb \ula|ShiftRight1~16 (
// Equation(s):
// \ula|ShiftRight1~16_combout  = ( \ula|ShiftRight0~21_combout  & ( (\ula|ShiftRight0~22_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout ) ) ) # ( !\ula|ShiftRight0~21_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & \ula|ShiftRight0~22_combout ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(gnd),
	.datac(!\ula|ShiftRight0~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~16 .extended_lut = "off";
defparam \ula|ShiftRight1~16 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \ula|ShiftRight1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N0
cyclonev_lcell_comb \ula|Mux21~0 (
// Equation(s):
// \ula|Mux21~0_combout  = ( \ula|Mux28~1_combout  & ( \ula|ShiftLeft0~23_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # ((!\control|aluOp [1] $ (\control|aluOp [0])) # (\ulaIn1|ulaIn1MuxOut [31])) ) ) ) # ( !\ula|Mux28~1_combout  & ( 
// \ula|ShiftLeft0~23_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) ) # ( \ula|Mux28~1_combout  & ( !\ula|ShiftLeft0~23_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ulaIn1|ulaIn1MuxOut [31] & (!\control|aluOp [1] $ (!\control|aluOp [0])))) ) ) ) # ( 
// !\ula|Mux28~1_combout  & ( !\ula|ShiftLeft0~23_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\control|aluOp [0]),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(!\ula|Mux28~1_combout ),
	.dataf(!\ula|ShiftLeft0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux21~0 .extended_lut = "off";
defparam \ula|Mux21~0 .lut_mask = 64'h00FF001200FFEDFF;
defparam \ula|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N12
cyclonev_lcell_comb \ula|Mux22~15 (
// Equation(s):
// \ula|Mux22~15_combout  = ( \ula|ShiftLeft0~0_combout  & ( \control|aluOp [0] & ( (\control|aluOp [1] & \control|aluOp [2]) ) ) ) # ( !\ula|ShiftLeft0~0_combout  & ( \control|aluOp [0] & ( (!\control|aluOp [1] & ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # 
// ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) # (\control|aluOp [1] & (((\control|aluOp [2])))) ) ) ) # ( \ula|ShiftLeft0~0_combout  & ( !\control|aluOp [0] & ( (\control|aluOp [1] & \control|aluOp [2]) ) ) ) # ( !\ula|ShiftLeft0~0_combout  & ( 
// !\control|aluOp [0] & ( (\control|aluOp [2] & ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\control|aluOp [1])))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\control|aluOp [1]),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datad(!\control|aluOp [2]),
	.datae(!\ula|ShiftLeft0~0_combout ),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~15 .extended_lut = "off";
defparam \ula|Mux22~15 .lut_mask = 64'h00FB0033C8FB0033;
defparam \ula|Mux22~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N54
cyclonev_lcell_comb \ula|Mux22~6 (
// Equation(s):
// \ula|Mux22~6_combout  = ( \ula|ShiftLeft0~2_combout  & ( \ula|ShiftLeft0~4_combout  & ( (\ula|Mux22~15_combout  & (((\ula|ShiftLeft0~3_combout  & \ula|ShiftLeft0~1_combout )) # (\control|aluOp [1]))) ) ) ) # ( !\ula|ShiftLeft0~2_combout  & ( 
// \ula|ShiftLeft0~4_combout  & ( (\control|aluOp [1] & \ula|Mux22~15_combout ) ) ) ) # ( \ula|ShiftLeft0~2_combout  & ( !\ula|ShiftLeft0~4_combout  & ( (\control|aluOp [1] & \ula|Mux22~15_combout ) ) ) ) # ( !\ula|ShiftLeft0~2_combout  & ( 
// !\ula|ShiftLeft0~4_combout  & ( (\control|aluOp [1] & \ula|Mux22~15_combout ) ) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\ula|Mux22~15_combout ),
	.datac(!\ula|ShiftLeft0~3_combout ),
	.datad(!\ula|ShiftLeft0~1_combout ),
	.datae(!\ula|ShiftLeft0~2_combout ),
	.dataf(!\ula|ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~6 .extended_lut = "off";
defparam \ula|Mux22~6 .lut_mask = 64'h1111111111111113;
defparam \ula|Mux22~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N0
cyclonev_lcell_comb \ula|Mux22~2 (
// Equation(s):
// \ula|Mux22~2_combout  = ( \ula|ShiftLeft0~5_combout  & ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( (!\control|aluOp [2] & ((!\control|aluOp [0] & ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout ) # (\control|aluOp [1]))) # (\control|aluOp [0] & 
// (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & \control|aluOp [1])))) ) ) ) # ( !\ula|ShiftLeft0~5_combout  & ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( (!\control|aluOp [0] & (!\control|aluOp [2] & \control|aluOp [1])) ) ) ) # ( \ula|ShiftLeft0~5_combout  & ( 
// !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( (!\control|aluOp [2] & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (!\control|aluOp [0] $ (\control|aluOp [1])))) ) ) ) # ( !\ula|ShiftLeft0~5_combout  & ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( (!\control|aluOp [0] & 
// (!\control|aluOp [2] & \control|aluOp [1])) ) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [2]),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\control|aluOp [1]),
	.datae(!\ula|ShiftLeft0~5_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~2 .extended_lut = "off";
defparam \ula|Mux22~2 .lut_mask = 64'h00888040008880C8;
defparam \ula|Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N6
cyclonev_lcell_comb \ula|Mux22~14 (
// Equation(s):
// \ula|Mux22~14_combout  = ( !\ula|ShiftLeft0~0_combout  & ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( (\ula|Mux28~3_combout  & \ulaIn2|ulaIn2MuxOut[4]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux28~3_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(!\ula|ShiftLeft0~0_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~14 .extended_lut = "off";
defparam \ula|Mux22~14 .lut_mask = 64'h00000000000F0000;
defparam \ula|Mux22~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N30
cyclonev_lcell_comb \ula|Mux22~5 (
// Equation(s):
// \ula|Mux22~5_combout  = ( \ula|ShiftLeft0~2_combout  & ( \ula|Mux22~14_combout  & ( (!\ula|Mux22~4_combout  & ((!\ula|ShiftLeft0~3_combout ) # ((!\ula|ShiftLeft0~1_combout ) # (!\ula|ShiftLeft0~4_combout )))) ) ) ) # ( !\ula|ShiftLeft0~2_combout  & ( 
// \ula|Mux22~14_combout  & ( !\ula|Mux22~4_combout  ) ) ) # ( \ula|ShiftLeft0~2_combout  & ( !\ula|Mux22~14_combout  & ( !\ula|Mux22~4_combout  ) ) ) # ( !\ula|ShiftLeft0~2_combout  & ( !\ula|Mux22~14_combout  & ( !\ula|Mux22~4_combout  ) ) )

	.dataa(!\ula|ShiftLeft0~3_combout ),
	.datab(!\ula|ShiftLeft0~1_combout ),
	.datac(!\ula|ShiftLeft0~4_combout ),
	.datad(!\ula|Mux22~4_combout ),
	.datae(!\ula|ShiftLeft0~2_combout ),
	.dataf(!\ula|Mux22~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~5 .extended_lut = "off";
defparam \ula|Mux22~5 .lut_mask = 64'hFF00FF00FF00FE00;
defparam \ula|Mux22~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N42
cyclonev_lcell_comb \ula|Mux21~4 (
// Equation(s):
// \ula|Mux21~4_combout  = ( \ula|Mux22~2_combout  & ( \ula|Mux22~5_combout  & ( ((\ula|ShiftRight1~15_combout  & \ula|Mux22~6_combout )) # (\ula|Mux21~0_combout ) ) ) ) # ( !\ula|Mux22~2_combout  & ( \ula|Mux22~5_combout  & ( (\ula|ShiftRight1~15_combout  & 
// \ula|Mux22~6_combout ) ) ) ) # ( \ula|Mux22~2_combout  & ( !\ula|Mux22~5_combout  & ( ((\ula|Add0~46_sumout  & \ula|Mux22~6_combout )) # (\ula|Mux21~0_combout ) ) ) ) # ( !\ula|Mux22~2_combout  & ( !\ula|Mux22~5_combout  & ( (\ula|Add0~46_sumout  & 
// \ula|Mux22~6_combout ) ) ) )

	.dataa(!\ula|Add0~46_sumout ),
	.datab(!\ula|ShiftRight1~15_combout ),
	.datac(!\ula|Mux21~0_combout ),
	.datad(!\ula|Mux22~6_combout ),
	.datae(!\ula|Mux22~2_combout ),
	.dataf(!\ula|Mux22~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux21~4 .extended_lut = "off";
defparam \ula|Mux21~4 .lut_mask = 64'h00550F5F00330F3F;
defparam \ula|Mux21~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N9
cyclonev_lcell_comb \ula|Mux22~0 (
// Equation(s):
// \ula|Mux22~0_combout  = ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( (!\control|aluOp [2] & (!\control|aluOp [0] & (\control|aluOp [1] & \ula|ShiftLeft0~5_combout ))) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [0]),
	.datac(!\control|aluOp [1]),
	.datad(!\ula|ShiftLeft0~5_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~0 .extended_lut = "off";
defparam \ula|Mux22~0 .lut_mask = 64'h0008000800000000;
defparam \ula|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N21
cyclonev_lcell_comb \ula|Mux21~1 (
// Equation(s):
// \ula|Mux21~1_combout  = ( \ula|Mux22~0_combout  & ( \ula|Mux22~11_combout  & ( !\ula|Mux21~5_combout  ) ) ) # ( !\ula|Mux22~0_combout  & ( \ula|Mux22~11_combout  & ( !\ula|Mux21~5_combout  ) ) ) # ( \ula|Mux22~0_combout  & ( !\ula|Mux22~11_combout  & ( 
// (!\ula|Mux21~5_combout  & (((!\ula|Mux21~4_combout  & !\ula|ShiftRight1~14_combout )))) # (\ula|Mux21~5_combout  & (!\ula|ShiftRight1~16_combout )) ) ) ) # ( !\ula|Mux22~0_combout  & ( !\ula|Mux22~11_combout  & ( (!\ula|Mux21~5_combout  & 
// ((!\ula|Mux21~4_combout ))) # (\ula|Mux21~5_combout  & (!\ula|ShiftRight1~16_combout )) ) ) )

	.dataa(!\ula|Mux21~5_combout ),
	.datab(!\ula|ShiftRight1~16_combout ),
	.datac(!\ula|Mux21~4_combout ),
	.datad(!\ula|ShiftRight1~14_combout ),
	.datae(!\ula|Mux22~0_combout ),
	.dataf(!\ula|Mux22~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux21~1 .extended_lut = "off";
defparam \ula|Mux21~1 .lut_mask = 64'hE4E4E444AAAAAAAA;
defparam \ula|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N24
cyclonev_lcell_comb \memToRegMux|memToRegOutput[10]~9 (
// Equation(s):
// \memToRegMux|memToRegOutput[10]~9_combout  = ( \control|aluOp [3] & ( !\control|Decoder1~0_combout  & ( (!\control|aluOp [2] & ((\ula|Mux21~2_combout ))) # (\control|aluOp [2] & (\ula|Mux31~3_combout )) ) ) ) # ( !\control|aluOp [3] & ( 
// !\control|Decoder1~0_combout  & ( !\ula|Mux21~1_combout  ) ) )

	.dataa(!\ula|Mux31~3_combout ),
	.datab(!\ula|Mux21~1_combout ),
	.datac(!\ula|Mux21~2_combout ),
	.datad(!\control|aluOp [2]),
	.datae(!\control|aluOp [3]),
	.dataf(!\control|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[10]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[10]~9 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[10]~9 .lut_mask = 64'hCCCC0F5500000000;
defparam \memToRegMux|memToRegOutput[10]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N18
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[24]~22 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[24]~22_combout  = ( !\control|in2Mux~combout  & ( (!\regmem|regMemory~1025_combout  & (((\regmem|regMemory_rtl_0|auto_generated|ram_block1a24 )))) # (\regmem|regMemory~1025_combout  & ((!\regmem|regMemory~1024_combout  & 
// (\regmem|regMemory_rtl_0|auto_generated|ram_block1a24 )) # (\regmem|regMemory~1024_combout  & ((\regmem|regMemory_rtl_0_bypass [35]))))) ) )

	.dataa(!\regmem|regMemory~1025_combout ),
	.datab(!\regmem|regMemory~1024_combout ),
	.datac(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a24 ),
	.datad(!\regmem|regMemory_rtl_0_bypass [35]),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[24]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[24]~22 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[24]~22 .lut_mask = 64'h0E1F0E1F00000000;
defparam \ulaIn2|ulaIn2MuxOut[24]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N27
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[25]~21 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[25]~21_combout  = ( !\control|in2Mux~combout  & ( (!\regmem|regMemory~1025_combout  & (((\regmem|regMemory_rtl_0|auto_generated|ram_block1a25 )))) # (\regmem|regMemory~1025_combout  & ((!\regmem|regMemory~1024_combout  & 
// (\regmem|regMemory_rtl_0|auto_generated|ram_block1a25 )) # (\regmem|regMemory~1024_combout  & ((\regmem|regMemory_rtl_0_bypass [36]))))) ) )

	.dataa(!\regmem|regMemory~1025_combout ),
	.datab(!\regmem|regMemory~1024_combout ),
	.datac(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a25 ),
	.datad(!\regmem|regMemory_rtl_0_bypass [36]),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[25]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[25]~21 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[25]~21 .lut_mask = 64'h0E1F0E1F00000000;
defparam \ulaIn2|ulaIn2MuxOut[25]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N3
cyclonev_lcell_comb \ula|ShiftLeft0~3 (
// Equation(s):
// \ula|ShiftLeft0~3_combout  = ( !\ulaIn2|ulaIn2MuxOut[26]~20_combout  & ( !\ulaIn2|ulaIn2MuxOut[5]~23_combout  & ( (!\ulaIn2|ulaIn2MuxOut[24]~22_combout  & (!\ulaIn2|ulaIn2MuxOut[16]~25_combout  & (!\ulaIn2|ulaIn2MuxOut[6]~24_combout  & 
// !\ulaIn2|ulaIn2MuxOut[25]~21_combout ))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[24]~22_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[16]~25_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[6]~24_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[25]~21_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[26]~20_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[5]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~3 .extended_lut = "off";
defparam \ula|ShiftLeft0~3 .lut_mask = 64'h8000000000000000;
defparam \ula|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N42
cyclonev_lcell_comb \ula|ShiftLeft0~5 (
// Equation(s):
// \ula|ShiftLeft0~5_combout  = ( \ula|ShiftLeft0~1_combout  & ( (\ula|ShiftLeft0~3_combout  & (\ula|ShiftLeft0~2_combout  & (!\ula|ShiftLeft0~0_combout  & \ula|ShiftLeft0~4_combout ))) ) )

	.dataa(!\ula|ShiftLeft0~3_combout ),
	.datab(!\ula|ShiftLeft0~2_combout ),
	.datac(!\ula|ShiftLeft0~0_combout ),
	.datad(!\ula|ShiftLeft0~4_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~5 .extended_lut = "off";
defparam \ula|ShiftLeft0~5 .lut_mask = 64'h0000000000100010;
defparam \ula|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N54
cyclonev_lcell_comb \ula|Mux8~1 (
// Equation(s):
// \ula|Mux8~1_combout  = ( !\control|aluOp [3] & ( \ula|ShiftLeft0~5_combout  & ( (\control|aluOp [1] & (!\control|aluOp [2] & (!\control|aluOp [0] & !\ulaIn2|ulaIn2MuxOut[4]~0_combout ))) ) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\control|aluOp [2]),
	.datac(!\control|aluOp [0]),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(!\control|aluOp [3]),
	.dataf(!\ula|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux8~1 .extended_lut = "off";
defparam \ula|Mux8~1 .lut_mask = 64'h0000000040000000;
defparam \ula|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N24
cyclonev_lcell_comb \ula|Mux2~9 (
// Equation(s):
// \ula|Mux2~9_combout  = ( !\control|aluOp [2] & ( (\control|aluOp [3] & ((!\control|aluOp [0] & ((!\ulaIn1|ulaIn1MuxOut [29] & (\control|aluOp [1] & \ulaIn2|ulaIn2MuxOut[29]~13_combout )) # (\ulaIn1|ulaIn1MuxOut [29] & (!\control|aluOp [1] $ 
// (!\ulaIn2|ulaIn2MuxOut[29]~13_combout ))))) # (\control|aluOp [0] & (!\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [29] & !\ulaIn2|ulaIn2MuxOut[29]~13_combout ))))))) ) ) # ( \control|aluOp [2] & ( (!\control|aluOp [0] & (\control|aluOp [3] & 
// (\ulaIn1|ulaIn1MuxOut [13] & (\control|aluOp [1])))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [3]),
	.datac(!\ulaIn1|ulaIn1MuxOut [13]),
	.datad(!\control|aluOp [1]),
	.datae(!\control|aluOp [2]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[29]~13_combout ),
	.datag(!\ulaIn1|ulaIn1MuxOut [29]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~9 .extended_lut = "on";
defparam \ula|Mux2~9 .lut_mask = 64'h0112000213200002;
defparam \ula|Mux2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N21
cyclonev_lcell_comb \ula|Mux2~6 (
// Equation(s):
// \ula|Mux2~6_combout  = ( !\ula|Mux2~9_combout  & ( (((!\ula|Mux22~3_combout ) # (!\ula|ShiftRight1~21_combout )) # (\control|aluOp [3])) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Mux22~3_combout ),
	.datad(!\ula|ShiftRight1~21_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~6 .extended_lut = "off";
defparam \ula|Mux2~6 .lut_mask = 64'hFFF7FFF700000000;
defparam \ula|Mux2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N24
cyclonev_lcell_comb \ula|Mux2~3 (
// Equation(s):
// \ula|Mux2~3_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [29] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [28])) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [26]))) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [29] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [27]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn1|ulaIn1MuxOut [29] & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  
// & (\ulaIn1|ulaIn1MuxOut [28])) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [26]))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn1|ulaIn1MuxOut [29] & ( (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & \ulaIn1|ulaIn1MuxOut [27]) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [28]),
	.datab(!\ulaIn1|ulaIn1MuxOut [26]),
	.datac(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [27]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~3 .extended_lut = "off";
defparam \ula|Mux2~3 .lut_mask = 64'h000F5353F0FF5353;
defparam \ula|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N18
cyclonev_lcell_comb \ula|Mux2~4 (
// Equation(s):
// \ula|Mux2~4_combout  = ( \ula|ShiftLeft0~40_combout  & ( \ula|ShiftLeft0~44_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|Mux2~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )) # (\ula|ShiftLeft0~36_combout ))) ) ) ) # ( !\ula|ShiftLeft0~40_combout  & ( \ula|ShiftLeft0~44_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|Mux2~3_combout )))) 
// # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~36_combout  & ((\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) ) ) ) # ( \ula|ShiftLeft0~40_combout  & ( !\ula|ShiftLeft0~44_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|Mux2~3_combout  & 
// !\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )) # (\ula|ShiftLeft0~36_combout ))) ) ) ) # ( !\ula|ShiftLeft0~40_combout  & ( !\ula|ShiftLeft0~44_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|Mux2~3_combout  & !\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftLeft0~36_combout  & ((\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\ula|ShiftLeft0~36_combout ),
	.datac(!\ula|Mux2~3_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(!\ula|ShiftLeft0~40_combout ),
	.dataf(!\ula|ShiftLeft0~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~4 .extended_lut = "off";
defparam \ula|Mux2~4 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \ula|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N54
cyclonev_lcell_comb \ula|Mux2~5 (
// Equation(s):
// \ula|Mux2~5_combout  = ( \control|aluOp [0] & ( \control|aluOp [1] & ( (\ula|ShiftLeft0~5_combout  & (\ula|Mux2~4_combout  & !\ulaIn2|ulaIn2MuxOut[4]~0_combout )) ) ) ) # ( !\control|aluOp [0] & ( \control|aluOp [1] & ( \ulaIn1|ulaIn1MuxOut [31] ) ) ) # ( 
// !\control|aluOp [0] & ( !\control|aluOp [1] & ( (\ula|ShiftLeft0~5_combout  & (\ula|Mux2~4_combout  & !\ulaIn2|ulaIn2MuxOut[4]~0_combout )) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\ula|ShiftLeft0~5_combout ),
	.datac(!\ula|Mux2~4_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datae(!\control|aluOp [0]),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~5 .extended_lut = "off";
defparam \ula|Mux2~5 .lut_mask = 64'h0300000055550300;
defparam \ula|Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N6
cyclonev_lcell_comb \ula|Mux2~2 (
// Equation(s):
// \ula|Mux2~2_combout  = ( \ula|ShiftLeft0~29_combout  & ( (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (\ula|ShiftLeft0~5_combout  & (!\control|aluOp [0] $ (\control|aluOp [1])))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\ula|ShiftLeft0~5_combout ),
	.datad(!\control|aluOp [1]),
	.datae(gnd),
	.dataf(!\ula|ShiftLeft0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~2 .extended_lut = "off";
defparam \ula|Mux2~2 .lut_mask = 64'h0000000002010201;
defparam \ula|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N30
cyclonev_lcell_comb \ula|Mux2~7 (
// Equation(s):
// \ula|Mux2~7_combout  = ( \ula|Mux2~5_combout  & ( \ula|Mux2~2_combout  & ( (!\ula|Mux3~2_combout  & (\ula|Mux2~6_combout  & ((!\ula|Mux8~1_combout ) # (!\ula|ShiftRight0~38_combout )))) ) ) ) # ( !\ula|Mux2~5_combout  & ( \ula|Mux2~2_combout  & ( 
// (!\ula|Mux3~2_combout  & (\ula|Mux2~6_combout  & ((!\ula|Mux8~1_combout ) # (!\ula|ShiftRight0~38_combout )))) ) ) ) # ( \ula|Mux2~5_combout  & ( !\ula|Mux2~2_combout  & ( (!\ula|Mux3~2_combout  & (\ula|Mux2~6_combout  & ((!\ula|Mux8~1_combout ) # 
// (!\ula|ShiftRight0~38_combout )))) ) ) ) # ( !\ula|Mux2~5_combout  & ( !\ula|Mux2~2_combout  & ( (\ula|Mux2~6_combout  & ((!\ula|Mux8~1_combout ) # (!\ula|ShiftRight0~38_combout ))) ) ) )

	.dataa(!\ula|Mux8~1_combout ),
	.datab(!\ula|ShiftRight0~38_combout ),
	.datac(!\ula|Mux3~2_combout ),
	.datad(!\ula|Mux2~6_combout ),
	.datae(!\ula|Mux2~5_combout ),
	.dataf(!\ula|Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~7 .extended_lut = "off";
defparam \ula|Mux2~7 .lut_mask = 64'h00EE00E000E000E0;
defparam \ula|Mux2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N15
cyclonev_lcell_comb \ula|Mux2~8 (
// Equation(s):
// \ula|Mux2~8_combout  = ( \control|aluOp [3] & ( \ula|Mux2~1_combout  ) ) # ( !\control|aluOp [3] & ( \ula|Mux2~1_combout  ) ) # ( \control|aluOp [3] & ( !\ula|Mux2~1_combout  & ( (!\ula|Mux2~7_combout ) # ((\ula|Mux14~1_combout  & 
// ((\ula|LessThan0~46_combout ) # (\ula|LessThan0~47_combout )))) ) ) ) # ( !\control|aluOp [3] & ( !\ula|Mux2~1_combout  & ( !\ula|Mux2~7_combout  ) ) )

	.dataa(!\ula|LessThan0~47_combout ),
	.datab(!\ula|Mux2~7_combout ),
	.datac(!\ula|LessThan0~46_combout ),
	.datad(!\ula|Mux14~1_combout ),
	.datae(!\control|aluOp [3]),
	.dataf(!\ula|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux2~8 .extended_lut = "off";
defparam \ula|Mux2~8 .lut_mask = 64'hCCCCCCDFFFFFFFFF;
defparam \ula|Mux2~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N26
dffeas \regmem|regMemory~1021 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux2~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~1021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~1021 .is_wysiwyg = "true";
defparam \regmem|regMemory~1021 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N42
cyclonev_lcell_comb \regmem|regMemory~957feeder (
// Equation(s):
// \regmem|regMemory~957feeder_combout  = ( \ula|Mux2~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~957feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~957feeder .extended_lut = "off";
defparam \regmem|regMemory~957feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~957feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N43
dffeas \regmem|regMemory~957 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~957feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~957 .is_wysiwyg = "true";
defparam \regmem|regMemory~957 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N28
dffeas \regmem|regMemory~989 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux2~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~989 .is_wysiwyg = "true";
defparam \regmem|regMemory~989 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N13
dffeas \regmem|regMemory~861 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux2~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~861 .is_wysiwyg = "true";
defparam \regmem|regMemory~861 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N42
cyclonev_lcell_comb \regmem|regMemory~829feeder (
// Equation(s):
// \regmem|regMemory~829feeder_combout  = ( \ula|Mux2~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~829feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~829feeder .extended_lut = "off";
defparam \regmem|regMemory~829feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~829feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N44
dffeas \regmem|regMemory~829 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~829feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~829 .is_wysiwyg = "true";
defparam \regmem|regMemory~829 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N31
dffeas \regmem|regMemory~893 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux2~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~893 .is_wysiwyg = "true";
defparam \regmem|regMemory~893 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N9
cyclonev_lcell_comb \regmem|regMemory~797feeder (
// Equation(s):
// \regmem|regMemory~797feeder_combout  = ( \ula|Mux2~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~797feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~797feeder .extended_lut = "off";
defparam \regmem|regMemory~797feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~797feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N10
dffeas \regmem|regMemory~797 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~797feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~797 .is_wysiwyg = "true";
defparam \regmem|regMemory~797 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N30
cyclonev_lcell_comb \regmem|regMemory~1759 (
// Equation(s):
// \regmem|regMemory~1759_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & (\regmem|regMemory~797_q )) # (\intMem|instruction [16] & (((\regmem|regMemory~829_q )))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (\intMem|instruction [16])) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & (\regmem|regMemory~861_q )) # (\intMem|instruction [16] & 
// (((\regmem|regMemory~893_q )))))) # (\intMem|instruction[18]~DUPLICATE_q  & (\intMem|instruction [16])) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\intMem|instruction [16]),
	.datac(!\regmem|regMemory~861_q ),
	.datad(!\regmem|regMemory~829_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~893_q ),
	.datag(!\regmem|regMemory~797_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1759_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1759 .extended_lut = "on";
defparam \regmem|regMemory~1759 .lut_mask = 64'h193B1919193B3B3B;
defparam \regmem|regMemory~1759 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N49
dffeas \regmem|regMemory~925 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux2~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~925 .is_wysiwyg = "true";
defparam \regmem|regMemory~925 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N24
cyclonev_lcell_comb \regmem|regMemory~1225 (
// Equation(s):
// \regmem|regMemory~1225_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1759_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1759_combout  & 
// ((\regmem|regMemory~925_q ))) # (\regmem|regMemory~1759_combout  & (\regmem|regMemory~957_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1759_combout )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1759_combout  & ((\regmem|regMemory~989_q ))) # (\regmem|regMemory~1759_combout  & (\regmem|regMemory~1021_q ))))) ) )

	.dataa(!\regmem|regMemory~1021_q ),
	.datab(!\regmem|regMemory~957_q ),
	.datac(!\regmem|regMemory~989_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1759_combout ),
	.datag(!\regmem|regMemory~925_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1225 .extended_lut = "on";
defparam \regmem|regMemory~1225 .lut_mask = 64'h000F000FFF33FF55;
defparam \regmem|regMemory~1225 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N56
dffeas \regmem|regMemory~253 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux2~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~253 .is_wysiwyg = "true";
defparam \regmem|regMemory~253 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N24
cyclonev_lcell_comb \regmem|regMemory~221feeder (
// Equation(s):
// \regmem|regMemory~221feeder_combout  = ( \ula|Mux2~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~221feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~221feeder .extended_lut = "off";
defparam \regmem|regMemory~221feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~221feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N25
dffeas \regmem|regMemory~221 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~221feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~221 .is_wysiwyg = "true";
defparam \regmem|regMemory~221 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N11
dffeas \regmem|regMemory~189 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux2~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~189 .is_wysiwyg = "true";
defparam \regmem|regMemory~189 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N22
dffeas \regmem|regMemory~61 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux2~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~61 .is_wysiwyg = "true";
defparam \regmem|regMemory~61 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N36
cyclonev_lcell_comb \regmem|regMemory~93feeder (
// Equation(s):
// \regmem|regMemory~93feeder_combout  = ( \ula|Mux2~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~93feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~93feeder .extended_lut = "off";
defparam \regmem|regMemory~93feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~93feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N37
dffeas \regmem|regMemory~93 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~93feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~93 .is_wysiwyg = "true";
defparam \regmem|regMemory~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N31
dffeas \regmem|regMemory~125 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux2~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~125 .is_wysiwyg = "true";
defparam \regmem|regMemory~125 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N54
cyclonev_lcell_comb \regmem|regMemory~29feeder (
// Equation(s):
// \regmem|regMemory~29feeder_combout  = ( \ula|Mux2~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~29feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~29feeder .extended_lut = "off";
defparam \regmem|regMemory~29feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~29feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N55
dffeas \regmem|regMemory~29 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~29feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~29 .is_wysiwyg = "true";
defparam \regmem|regMemory~29 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N30
cyclonev_lcell_comb \regmem|regMemory~1747 (
// Equation(s):
// \regmem|regMemory~1747_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~29_q  & ((!\intMem|instruction[18]~DUPLICATE_q )))))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// ((((\intMem|instruction[18]~DUPLICATE_q ))) # (\regmem|regMemory~61_q ))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~93_q  & ((!\intMem|instruction[18]~DUPLICATE_q )))))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & ((((\intMem|instruction[18]~DUPLICATE_q ) # (\regmem|regMemory~125_q ))))) ) )

	.dataa(!\intMem|instruction[16]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~61_q ),
	.datac(!\regmem|regMemory~93_q ),
	.datad(!\regmem|regMemory~125_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~29_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1747_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1747 .extended_lut = "on";
defparam \regmem|regMemory~1747 .lut_mask = 64'h1B1B0A5F55555555;
defparam \regmem|regMemory~1747 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N52
dffeas \regmem|regMemory~157 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux2~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~157 .is_wysiwyg = "true";
defparam \regmem|regMemory~157 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N54
cyclonev_lcell_comb \regmem|regMemory~1213 (
// Equation(s):
// \regmem|regMemory~1213_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1747_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1747_combout  & (\regmem|regMemory~157_q )) 
// # (\regmem|regMemory~1747_combout  & ((\regmem|regMemory~189_q )))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1747_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\regmem|regMemory~1747_combout  & ((\regmem|regMemory~221_q ))) # (\regmem|regMemory~1747_combout  & (\regmem|regMemory~253_q ))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~253_q ),
	.datac(!\regmem|regMemory~221_q ),
	.datad(!\regmem|regMemory~189_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1747_combout ),
	.datag(!\regmem|regMemory~157_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1213 .extended_lut = "on";
defparam \regmem|regMemory~1213 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regmem|regMemory~1213 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N48
cyclonev_lcell_comb \regmem|regMemory~765feeder (
// Equation(s):
// \regmem|regMemory~765feeder_combout  = ( \ula|Mux2~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~765feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~765feeder .extended_lut = "off";
defparam \regmem|regMemory~765feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~765feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N50
dffeas \regmem|regMemory~765 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~765feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~765 .is_wysiwyg = "true";
defparam \regmem|regMemory~765 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N30
cyclonev_lcell_comb \regmem|regMemory~733feeder (
// Equation(s):
// \regmem|regMemory~733feeder_combout  = ( \ula|Mux2~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~733feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~733feeder .extended_lut = "off";
defparam \regmem|regMemory~733feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~733feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N32
dffeas \regmem|regMemory~733 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~733feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~733 .is_wysiwyg = "true";
defparam \regmem|regMemory~733 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N28
dffeas \regmem|regMemory~701 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux2~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~701 .is_wysiwyg = "true";
defparam \regmem|regMemory~701 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N33
cyclonev_lcell_comb \regmem|regMemory~605feeder (
// Equation(s):
// \regmem|regMemory~605feeder_combout  = ( \ula|Mux2~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~605feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~605feeder .extended_lut = "off";
defparam \regmem|regMemory~605feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~605feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N34
dffeas \regmem|regMemory~605 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~605feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~605 .is_wysiwyg = "true";
defparam \regmem|regMemory~605 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N0
cyclonev_lcell_comb \regmem|regMemory~573feeder (
// Equation(s):
// \regmem|regMemory~573feeder_combout  = ( \ula|Mux2~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~573feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~573feeder .extended_lut = "off";
defparam \regmem|regMemory~573feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~573feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N1
dffeas \regmem|regMemory~573 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~573feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~573 .is_wysiwyg = "true";
defparam \regmem|regMemory~573 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N44
dffeas \regmem|regMemory~637 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux2~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~637 .is_wysiwyg = "true";
defparam \regmem|regMemory~637 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N28
dffeas \regmem|regMemory~541 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux2~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~541 .is_wysiwyg = "true";
defparam \regmem|regMemory~541 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N42
cyclonev_lcell_comb \regmem|regMemory~1755 (
// Equation(s):
// \regmem|regMemory~1755_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction [16] & (!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory~541_q ))) # (\intMem|instruction [16] & ((((\regmem|regMemory~573_q ))) # 
// (\intMem|instruction[18]~DUPLICATE_q ))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction [16] & (!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory~605_q ))) # (\intMem|instruction [16] & ((((\regmem|regMemory~637_q ))) # 
// (\intMem|instruction[18]~DUPLICATE_q ))) ) )

	.dataa(!\intMem|instruction [16]),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~605_q ),
	.datad(!\regmem|regMemory~573_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~637_q ),
	.datag(!\regmem|regMemory~541_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1755_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1755 .extended_lut = "on";
defparam \regmem|regMemory~1755 .lut_mask = 64'h195D1919195D5D5D;
defparam \regmem|regMemory~1755 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N17
dffeas \regmem|regMemory~669 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux2~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~669 .is_wysiwyg = "true";
defparam \regmem|regMemory~669 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N21
cyclonev_lcell_comb \regmem|regMemory~1221 (
// Equation(s):
// \regmem|regMemory~1221_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1755_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1755_combout  & (\regmem|regMemory~669_q )) # 
// (\regmem|regMemory~1755_combout  & ((\regmem|regMemory~701_q )))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1755_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\regmem|regMemory~1755_combout  & ((\regmem|regMemory~733_q ))) # (\regmem|regMemory~1755_combout  & (\regmem|regMemory~765_q ))))) ) )

	.dataa(!\regmem|regMemory~765_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~733_q ),
	.datad(!\regmem|regMemory~701_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1755_combout ),
	.datag(!\regmem|regMemory~669_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1221 .extended_lut = "on";
defparam \regmem|regMemory~1221 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regmem|regMemory~1221 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N49
dffeas \regmem|regMemory~509 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux2~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~509 .is_wysiwyg = "true";
defparam \regmem|regMemory~509 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N51
cyclonev_lcell_comb \regmem|regMemory~477feeder (
// Equation(s):
// \regmem|regMemory~477feeder_combout  = ( \ula|Mux2~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~477feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~477feeder .extended_lut = "off";
defparam \regmem|regMemory~477feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~477feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N52
dffeas \regmem|regMemory~477 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~477feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~477 .is_wysiwyg = "true";
defparam \regmem|regMemory~477 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N27
cyclonev_lcell_comb \regmem|regMemory~445feeder (
// Equation(s):
// \regmem|regMemory~445feeder_combout  = ( \ula|Mux2~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~445feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~445feeder .extended_lut = "off";
defparam \regmem|regMemory~445feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~445feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N28
dffeas \regmem|regMemory~445 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~445feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~445 .is_wysiwyg = "true";
defparam \regmem|regMemory~445 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N36
cyclonev_lcell_comb \regmem|regMemory~381feeder (
// Equation(s):
// \regmem|regMemory~381feeder_combout  = ( \ula|Mux2~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~381feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~381feeder .extended_lut = "off";
defparam \regmem|regMemory~381feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~381feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N38
dffeas \regmem|regMemory~381 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~381feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~381 .is_wysiwyg = "true";
defparam \regmem|regMemory~381 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N8
dffeas \regmem|regMemory~317 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux2~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~317 .is_wysiwyg = "true";
defparam \regmem|regMemory~317 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N6
cyclonev_lcell_comb \regmem|regMemory~349feeder (
// Equation(s):
// \regmem|regMemory~349feeder_combout  = ( \ula|Mux2~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~349feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~349feeder .extended_lut = "off";
defparam \regmem|regMemory~349feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~349feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N7
dffeas \regmem|regMemory~349 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~349feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~349 .is_wysiwyg = "true";
defparam \regmem|regMemory~349 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N36
cyclonev_lcell_comb \regmem|regMemory~285feeder (
// Equation(s):
// \regmem|regMemory~285feeder_combout  = ( \ula|Mux2~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~285feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~285feeder .extended_lut = "off";
defparam \regmem|regMemory~285feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~285feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N38
dffeas \regmem|regMemory~285 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~285feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~285 .is_wysiwyg = "true";
defparam \regmem|regMemory~285 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N42
cyclonev_lcell_comb \regmem|regMemory~1751 (
// Equation(s):
// \regmem|regMemory~1751_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~285_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~317_q )))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~349_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~381_q )))) ) )

	.dataa(!\regmem|regMemory~381_q ),
	.datab(!\regmem|regMemory~317_q ),
	.datac(!\regmem|regMemory~349_q ),
	.datad(!\intMem|instruction[16]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~285_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1751_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1751 .extended_lut = "on";
defparam \regmem|regMemory~1751 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regmem|regMemory~1751 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N21
cyclonev_lcell_comb \regmem|regMemory~413feeder (
// Equation(s):
// \regmem|regMemory~413feeder_combout  = ( \ula|Mux2~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~413feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~413feeder .extended_lut = "off";
defparam \regmem|regMemory~413feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~413feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N22
dffeas \regmem|regMemory~413 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~413feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~413 .is_wysiwyg = "true";
defparam \regmem|regMemory~413 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N48
cyclonev_lcell_comb \regmem|regMemory~1217 (
// Equation(s):
// \regmem|regMemory~1217_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1751_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1751_combout  & 
// (\regmem|regMemory~413_q )) # (\regmem|regMemory~1751_combout  & ((\regmem|regMemory~445_q )))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1751_combout ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1751_combout  & ((\regmem|regMemory~477_q ))) # (\regmem|regMemory~1751_combout  & (\regmem|regMemory~509_q ))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~509_q ),
	.datac(!\regmem|regMemory~477_q ),
	.datad(!\regmem|regMemory~445_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1751_combout ),
	.datag(!\regmem|regMemory~413_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1217 .extended_lut = "on";
defparam \regmem|regMemory~1217 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regmem|regMemory~1217 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N9
cyclonev_lcell_comb \regmem|regMemory~1229 (
// Equation(s):
// \regmem|regMemory~1229_combout  = ( \regmem|regMemory~1221_combout  & ( \regmem|regMemory~1217_combout  & ( (!\intMem|instruction [20] & (((\regmem|regMemory~1213_combout )) # (\intMem|instruction [19]))) # (\intMem|instruction [20] & 
// ((!\intMem|instruction [19]) # ((\regmem|regMemory~1225_combout )))) ) ) ) # ( !\regmem|regMemory~1221_combout  & ( \regmem|regMemory~1217_combout  & ( (!\intMem|instruction [20] & (((\regmem|regMemory~1213_combout )) # (\intMem|instruction [19]))) # 
// (\intMem|instruction [20] & (\intMem|instruction [19] & (\regmem|regMemory~1225_combout ))) ) ) ) # ( \regmem|regMemory~1221_combout  & ( !\regmem|regMemory~1217_combout  & ( (!\intMem|instruction [20] & (!\intMem|instruction [19] & 
// ((\regmem|regMemory~1213_combout )))) # (\intMem|instruction [20] & ((!\intMem|instruction [19]) # ((\regmem|regMemory~1225_combout )))) ) ) ) # ( !\regmem|regMemory~1221_combout  & ( !\regmem|regMemory~1217_combout  & ( (!\intMem|instruction [20] & 
// (!\intMem|instruction [19] & ((\regmem|regMemory~1213_combout )))) # (\intMem|instruction [20] & (\intMem|instruction [19] & (\regmem|regMemory~1225_combout ))) ) ) )

	.dataa(!\intMem|instruction [20]),
	.datab(!\intMem|instruction [19]),
	.datac(!\regmem|regMemory~1225_combout ),
	.datad(!\regmem|regMemory~1213_combout ),
	.datae(!\regmem|regMemory~1221_combout ),
	.dataf(!\regmem|regMemory~1217_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1229 .extended_lut = "off";
defparam \regmem|regMemory~1229 .lut_mask = 64'h018945CD23AB67EF;
defparam \regmem|regMemory~1229 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N39
cyclonev_lcell_comb \ulaIn1|Mux29~0 (
// Equation(s):
// \ulaIn1|Mux29~0_combout  = ( !\control|in1Mux [1] & ( \regmem|regMemory~1229_combout  & ( (!\control|in1Mux [0]) # (\intMem|instruction [15]) ) ) ) # ( !\control|in1Mux [1] & ( !\regmem|regMemory~1229_combout  & ( (\control|in1Mux [0] & 
// \intMem|instruction [15]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|in1Mux [0]),
	.datad(!\intMem|instruction [15]),
	.datae(!\control|in1Mux [1]),
	.dataf(!\regmem|regMemory~1229_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux29~0 .extended_lut = "off";
defparam \ulaIn1|Mux29~0 .lut_mask = 64'h000F0000F0FF0000;
defparam \ulaIn1|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N15
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[29] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [29] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|ulaIn1MuxOut [29] & ( \ulaIn1|Mux29~0_combout  ) ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|ulaIn1MuxOut [29] ) ) # ( \ulaIn1|Mux32~0_combout  & ( !\ulaIn1|ulaIn1MuxOut [29] & ( 
// \ulaIn1|Mux29~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|Mux29~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ulaIn1|Mux32~0_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[29] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[29] .lut_mask = 64'h00003333FFFF3333;
defparam \ulaIn1|ulaIn1MuxOut[29] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N33
cyclonev_lcell_comb \ula|ShiftRight0~11 (
// Equation(s):
// \ula|ShiftRight0~11_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [29]))) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & 
// (\ulaIn1|ulaIn1MuxOut [30])) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\ulaIn1|ulaIn1MuxOut [30]),
	.datac(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [29]),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~11 .extended_lut = "off";
defparam \ula|ShiftRight0~11 .lut_mask = 64'h03F303F355555555;
defparam \ula|ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N15
cyclonev_lcell_comb \ula|ShiftRight1~12 (
// Equation(s):
// \ula|ShiftRight1~12_combout  = ( \ula|ShiftRight0~11_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftRight0~12_combout ) ) ) # ( !\ula|ShiftRight0~11_combout  & ( (\ula|ShiftRight0~12_combout  & !\ulaIn2|ulaIn2MuxOut[2]~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|ShiftRight0~12_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~12 .extended_lut = "off";
defparam \ula|ShiftRight1~12 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ula|ShiftRight1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N12
cyclonev_lcell_comb \ula|Mux22~16 (
// Equation(s):
// \ula|Mux22~16_combout  = ( \ula|Mux22~11_combout  & ( \ula|ShiftRight0~18_combout  ) ) # ( !\ula|Mux22~11_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~14_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (\ula|ShiftRight0~13_combout )) ) )

	.dataa(!\ula|ShiftRight0~13_combout ),
	.datab(!\ula|ShiftRight0~18_combout ),
	.datac(!\ula|ShiftRight0~14_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux22~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~16 .extended_lut = "off";
defparam \ula|Mux22~16 .lut_mask = 64'h0F550F5533333333;
defparam \ula|Mux22~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N3
cyclonev_lcell_comb \ula|Mux22~1 (
// Equation(s):
// \ula|Mux22~1_combout  = ( \ula|Mux28~1_combout  & ( \ula|ShiftLeft0~21_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # ((!\control|aluOp [1] $ (\control|aluOp [0])) # (\ulaIn1|ulaIn1MuxOut [31])) ) ) ) # ( !\ula|Mux28~1_combout  & ( 
// \ula|ShiftLeft0~21_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) ) # ( \ula|Mux28~1_combout  & ( !\ula|ShiftLeft0~21_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ulaIn1|ulaIn1MuxOut [31] & (!\control|aluOp [1] $ (!\control|aluOp [0])))) ) ) ) # ( 
// !\ula|Mux28~1_combout  & ( !\ula|ShiftLeft0~21_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(!\control|aluOp [0]),
	.datae(!\ula|Mux28~1_combout ),
	.dataf(!\ula|ShiftLeft0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~1 .extended_lut = "off";
defparam \ula|Mux22~1 .lut_mask = 64'h0F0F01020F0FEFDF;
defparam \ula|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N42
cyclonev_lcell_comb \ula|Mux22~17 (
// Equation(s):
// \ula|Mux22~17_combout  = ( \ula|Mux22~2_combout  & ( \ula|Mux22~1_combout  ) ) # ( !\ula|Mux22~2_combout  & ( \ula|Mux22~1_combout  & ( (\ula|Mux22~6_combout  & ((!\ula|Mux22~5_combout  & ((\ula|Add0~42_sumout ))) # (\ula|Mux22~5_combout  & 
// (\ula|ShiftRight1~13_combout )))) ) ) ) # ( \ula|Mux22~2_combout  & ( !\ula|Mux22~1_combout  & ( (\ula|Mux22~6_combout  & ((!\ula|Mux22~5_combout  & ((\ula|Add0~42_sumout ))) # (\ula|Mux22~5_combout  & (\ula|ShiftRight1~13_combout )))) ) ) ) # ( 
// !\ula|Mux22~2_combout  & ( !\ula|Mux22~1_combout  & ( (\ula|Mux22~6_combout  & ((!\ula|Mux22~5_combout  & ((\ula|Add0~42_sumout ))) # (\ula|Mux22~5_combout  & (\ula|ShiftRight1~13_combout )))) ) ) )

	.dataa(!\ula|ShiftRight1~13_combout ),
	.datab(!\ula|Add0~42_sumout ),
	.datac(!\ula|Mux22~6_combout ),
	.datad(!\ula|Mux22~5_combout ),
	.datae(!\ula|Mux22~2_combout ),
	.dataf(!\ula|Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~17 .extended_lut = "off";
defparam \ula|Mux22~17 .lut_mask = 64'h030503050305FFFF;
defparam \ula|Mux22~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N18
cyclonev_lcell_comb \ula|Mux22~18 (
// Equation(s):
// \ula|Mux22~18_combout  = ( !\ula|Mux22~11_combout  & ( (!\ula|Mux22~10_combout  & (((\ula|ShiftRight1~12_combout  & (\ula|Mux22~0_combout ))) # (\ula|Mux22~17_combout ))) # (\ula|Mux22~10_combout  & ((((\ula|Mux22~16_combout ))))) ) ) # ( 
// \ula|Mux22~11_combout  & ( (((!\ula|Mux22~10_combout  & (\ula|ShiftRight0~17_combout )) # (\ula|Mux22~10_combout  & ((\ula|Mux22~16_combout ))))) ) )

	.dataa(!\ula|ShiftRight1~12_combout ),
	.datab(!\ula|Mux22~0_combout ),
	.datac(!\ula|ShiftRight0~17_combout ),
	.datad(!\ula|Mux22~10_combout ),
	.datae(!\ula|Mux22~11_combout ),
	.dataf(!\ula|Mux22~16_combout ),
	.datag(!\ula|Mux22~17_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~18 .extended_lut = "on";
defparam \ula|Mux22~18 .lut_mask = 64'h1F000F001FFF0FFF;
defparam \ula|Mux22~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N48
cyclonev_lcell_comb \memToRegMux|memToRegOutput[9]~8 (
// Equation(s):
// \memToRegMux|memToRegOutput[9]~8_combout  = ( \control|aluOp [2] & ( \ula|Mux22~18_combout  & ( (!\control|Decoder1~0_combout  & ((!\control|aluOp [3]) # (\ula|Mux31~3_combout ))) ) ) ) # ( !\control|aluOp [2] & ( \ula|Mux22~18_combout  & ( 
// (!\control|Decoder1~0_combout  & ((!\control|aluOp [3]) # (\ula|Mux22~12_combout ))) ) ) ) # ( \control|aluOp [2] & ( !\ula|Mux22~18_combout  & ( (\control|aluOp [3] & (!\control|Decoder1~0_combout  & \ula|Mux31~3_combout )) ) ) ) # ( !\control|aluOp [2] 
// & ( !\ula|Mux22~18_combout  & ( (\control|aluOp [3] & (!\control|Decoder1~0_combout  & \ula|Mux22~12_combout )) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\control|Decoder1~0_combout ),
	.datac(!\ula|Mux22~12_combout ),
	.datad(!\ula|Mux31~3_combout ),
	.datae(!\control|aluOp [2]),
	.dataf(!\ula|Mux22~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[9]~8 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[9]~8 .lut_mask = 64'h040400448C8C88CC;
defparam \memToRegMux|memToRegOutput[9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N42
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[30]~12 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[30]~12_combout  = ( !\control|in2Mux~combout  & ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a30  & ( (!\regmem|regMemory~1025_combout ) # ((!\regmem|regMemory~1024_combout ) # (\regmem|regMemory_rtl_0_bypass [41])) ) ) ) # ( 
// !\control|in2Mux~combout  & ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a30  & ( (\regmem|regMemory~1025_combout  & (\regmem|regMemory_rtl_0_bypass [41] & \regmem|regMemory~1024_combout )) ) ) )

	.dataa(!\regmem|regMemory~1025_combout ),
	.datab(!\regmem|regMemory_rtl_0_bypass [41]),
	.datac(gnd),
	.datad(!\regmem|regMemory~1024_combout ),
	.datae(!\control|in2Mux~combout ),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[30]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[30]~12 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[30]~12 .lut_mask = 64'h00110000FFBB0000;
defparam \ulaIn2|ulaIn2MuxOut[30]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N21
cyclonev_lcell_comb \ula|LessThan0~45 (
// Equation(s):
// \ula|LessThan0~45_combout  = ( \ulaIn2|ulaIn2MuxOut[31]~11_combout  & ( \ulaIn2|ulaIn2MuxOut[29]~13_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & (\ulaIn1|ulaIn1MuxOut [30] & !\ulaIn2|ulaIn2MuxOut[30]~12_combout )) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[31]~11_combout  & ( \ulaIn2|ulaIn2MuxOut[29]~13_combout  & ( (!\ulaIn1|ulaIn1MuxOut [31] & (\ulaIn1|ulaIn1MuxOut [30] & !\ulaIn2|ulaIn2MuxOut[30]~12_combout )) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[31]~11_combout  & ( 
// !\ulaIn2|ulaIn2MuxOut[29]~13_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & ((!\ulaIn1|ulaIn1MuxOut [30] & (!\ulaIn2|ulaIn2MuxOut[30]~12_combout  & \ulaIn1|ulaIn1MuxOut [29])) # (\ulaIn1|ulaIn1MuxOut [30] & ((!\ulaIn2|ulaIn2MuxOut[30]~12_combout ) # 
// (\ulaIn1|ulaIn1MuxOut [29]))))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[31]~11_combout  & ( !\ulaIn2|ulaIn2MuxOut[29]~13_combout  & ( (!\ulaIn1|ulaIn1MuxOut [31] & ((!\ulaIn1|ulaIn1MuxOut [30] & (!\ulaIn2|ulaIn2MuxOut[30]~12_combout  & \ulaIn1|ulaIn1MuxOut [29])) 
// # (\ulaIn1|ulaIn1MuxOut [30] & ((!\ulaIn2|ulaIn2MuxOut[30]~12_combout ) # (\ulaIn1|ulaIn1MuxOut [29]))))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\ulaIn1|ulaIn1MuxOut [30]),
	.datac(!\ulaIn2|ulaIn2MuxOut[30]~12_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [29]),
	.datae(!\ulaIn2|ulaIn2MuxOut[31]~11_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[29]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~45 .extended_lut = "off";
defparam \ula|LessThan0~45 .lut_mask = 64'h20A2105120201010;
defparam \ula|LessThan0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N0
cyclonev_lcell_comb \ula|LessThan0~41 (
// Equation(s):
// \ula|LessThan0~41_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a24  & ( \control|in2Mux~combout  & ( \ulaIn1|ulaIn1MuxOut [24] ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a24  & ( \control|in2Mux~combout  & ( 
// \ulaIn1|ulaIn1MuxOut [24] ) ) ) # ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a24  & ( !\control|in2Mux~combout  & ( (!\regmem|regMemory_rtl_0_bypass [35] & (\regmem|regMemory~1025_combout  & (\regmem|regMemory~1024_combout  & \ulaIn1|ulaIn1MuxOut 
// [24]))) ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a24  & ( !\control|in2Mux~combout  & ( (\ulaIn1|ulaIn1MuxOut [24] & ((!\regmem|regMemory_rtl_0_bypass [35]) # ((!\regmem|regMemory~1025_combout ) # (!\regmem|regMemory~1024_combout )))) ) 
// ) )

	.dataa(!\regmem|regMemory_rtl_0_bypass [35]),
	.datab(!\regmem|regMemory~1025_combout ),
	.datac(!\regmem|regMemory~1024_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [24]),
	.datae(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a24 ),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~41 .extended_lut = "off";
defparam \ula|LessThan0~41 .lut_mask = 64'h00FE000200FF00FF;
defparam \ula|LessThan0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N30
cyclonev_lcell_comb \ula|LessThan0~35 (
// Equation(s):
// \ula|LessThan0~35_combout  = ( \ulaIn1|ulaIn1MuxOut [26] & ( \control|in2Mux~combout  ) ) # ( \ulaIn1|ulaIn1MuxOut [26] & ( !\control|in2Mux~combout  & ( (!\regmem|regMemory~1025_combout  & (((!\regmem|regMemory_rtl_0|auto_generated|ram_block1a26 )))) # 
// (\regmem|regMemory~1025_combout  & ((!\regmem|regMemory~1024_combout  & ((!\regmem|regMemory_rtl_0|auto_generated|ram_block1a26 ))) # (\regmem|regMemory~1024_combout  & (!\regmem|regMemory_rtl_0_bypass [37])))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [26] & ( 
// !\control|in2Mux~combout  & ( (!\regmem|regMemory~1025_combout  & (((\regmem|regMemory_rtl_0|auto_generated|ram_block1a26 )))) # (\regmem|regMemory~1025_combout  & ((!\regmem|regMemory~1024_combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a26 
// ))) # (\regmem|regMemory~1024_combout  & (\regmem|regMemory_rtl_0_bypass [37])))) ) ) )

	.dataa(!\regmem|regMemory_rtl_0_bypass [37]),
	.datab(!\regmem|regMemory~1025_combout ),
	.datac(!\regmem|regMemory~1024_combout ),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a26 ),
	.datae(!\ulaIn1|ulaIn1MuxOut [26]),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~35 .extended_lut = "off";
defparam \ula|LessThan0~35 .lut_mask = 64'h01FDFE020000FFFF;
defparam \ula|LessThan0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N54
cyclonev_lcell_comb \ula|LessThan0~33 (
// Equation(s):
// \ula|LessThan0~33_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a28  & ( \ulaIn1|ulaIn1MuxOut [28] & ( ((\regmem|regMemory~1024_combout  & (\regmem|regMemory~1025_combout  & !\regmem|regMemory_rtl_0_bypass [39]))) # 
// (\control|in2Mux~combout ) ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a28  & ( \ulaIn1|ulaIn1MuxOut [28] & ( (!\regmem|regMemory~1024_combout ) # ((!\regmem|regMemory~1025_combout ) # ((!\regmem|regMemory_rtl_0_bypass [39]) # 
// (\control|in2Mux~combout ))) ) ) ) # ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a28  & ( !\ulaIn1|ulaIn1MuxOut [28] & ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1024_combout ) # ((!\regmem|regMemory~1025_combout ) # 
// (\regmem|regMemory_rtl_0_bypass [39])))) ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a28  & ( !\ulaIn1|ulaIn1MuxOut [28] & ( (\regmem|regMemory~1024_combout  & (\regmem|regMemory~1025_combout  & (!\control|in2Mux~combout  & 
// \regmem|regMemory_rtl_0_bypass [39]))) ) ) )

	.dataa(!\regmem|regMemory~1024_combout ),
	.datab(!\regmem|regMemory~1025_combout ),
	.datac(!\control|in2Mux~combout ),
	.datad(!\regmem|regMemory_rtl_0_bypass [39]),
	.datae(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a28 ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~33 .extended_lut = "off";
defparam \ula|LessThan0~33 .lut_mask = 64'h0010E0F0FFEF1F0F;
defparam \ula|LessThan0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N48
cyclonev_lcell_comb \ula|LessThan0~42 (
// Equation(s):
// \ula|LessThan0~42_combout  = ( !\ula|LessThan0~33_combout  & ( \ulaIn2|ulaIn2MuxOut[25]~21_combout  & ( (\ulaIn1|ulaIn1MuxOut [25] & (\ula|LessThan0~41_combout  & (!\ula|LessThan0~34_combout  & !\ula|LessThan0~35_combout ))) ) ) ) # ( 
// !\ula|LessThan0~33_combout  & ( !\ulaIn2|ulaIn2MuxOut[25]~21_combout  & ( (!\ula|LessThan0~34_combout  & (!\ula|LessThan0~35_combout  & ((\ula|LessThan0~41_combout ) # (\ulaIn1|ulaIn1MuxOut [25])))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [25]),
	.datab(!\ula|LessThan0~41_combout ),
	.datac(!\ula|LessThan0~34_combout ),
	.datad(!\ula|LessThan0~35_combout ),
	.datae(!\ula|LessThan0~33_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[25]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~42 .extended_lut = "off";
defparam \ula|LessThan0~42 .lut_mask = 64'h7000000010000000;
defparam \ula|LessThan0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N33
cyclonev_lcell_comb \ula|LessThan0~39 (
// Equation(s):
// \ula|LessThan0~39_combout  = ( \regmem|regMemory~1025_combout  & ( \ulaIn1|ulaIn1MuxOut [22] & ( ((!\regmem|regMemory~1024_combout  & ((!\regmem|regMemory_rtl_0|auto_generated|ram_block1a22 ))) # (\regmem|regMemory~1024_combout  & 
// (!\regmem|regMemory_rtl_0_bypass [33]))) # (\control|in2Mux~combout ) ) ) ) # ( !\regmem|regMemory~1025_combout  & ( \ulaIn1|ulaIn1MuxOut [22] & ( (!\regmem|regMemory_rtl_0|auto_generated|ram_block1a22 ) # (\control|in2Mux~combout ) ) ) )

	.dataa(!\control|in2Mux~combout ),
	.datab(!\regmem|regMemory_rtl_0_bypass [33]),
	.datac(!\regmem|regMemory~1024_combout ),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a22 ),
	.datae(!\regmem|regMemory~1025_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~39 .extended_lut = "off";
defparam \ula|LessThan0~39 .lut_mask = 64'h00000000FF55FD5D;
defparam \ula|LessThan0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N0
cyclonev_lcell_comb \ula|LessThan0~40 (
// Equation(s):
// \ula|LessThan0~40_combout  = ( \ulaIn2|ulaIn2MuxOut[28]~5_combout  & ( \ulaIn2|ulaIn2MuxOut[26]~20_combout  & ( (\ulaIn1|ulaIn1MuxOut [28] & (!\ulaIn2|ulaIn2MuxOut[27]~6_combout  & \ulaIn1|ulaIn1MuxOut [27])) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[28]~5_combout  
// & ( \ulaIn2|ulaIn2MuxOut[26]~20_combout  & ( ((!\ulaIn2|ulaIn2MuxOut[27]~6_combout  & \ulaIn1|ulaIn1MuxOut [27])) # (\ulaIn1|ulaIn1MuxOut [28]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[28]~5_combout  & ( !\ulaIn2|ulaIn2MuxOut[26]~20_combout  & ( 
// (\ulaIn1|ulaIn1MuxOut [28] & ((!\ulaIn1|ulaIn1MuxOut [26] & (!\ulaIn2|ulaIn2MuxOut[27]~6_combout  & \ulaIn1|ulaIn1MuxOut [27])) # (\ulaIn1|ulaIn1MuxOut [26] & ((!\ulaIn2|ulaIn2MuxOut[27]~6_combout ) # (\ulaIn1|ulaIn1MuxOut [27]))))) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[28]~5_combout  & ( !\ulaIn2|ulaIn2MuxOut[26]~20_combout  & ( ((!\ulaIn1|ulaIn1MuxOut [26] & (!\ulaIn2|ulaIn2MuxOut[27]~6_combout  & \ulaIn1|ulaIn1MuxOut [27])) # (\ulaIn1|ulaIn1MuxOut [26] & ((!\ulaIn2|ulaIn2MuxOut[27]~6_combout ) # 
// (\ulaIn1|ulaIn1MuxOut [27])))) # (\ulaIn1|ulaIn1MuxOut [28]) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [26]),
	.datab(!\ulaIn1|ulaIn1MuxOut [28]),
	.datac(!\ulaIn2|ulaIn2MuxOut[27]~6_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [27]),
	.datae(!\ulaIn2|ulaIn2MuxOut[28]~5_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[26]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~40 .extended_lut = "off";
defparam \ula|LessThan0~40 .lut_mask = 64'h73F7103133F30030;
defparam \ula|LessThan0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N6
cyclonev_lcell_comb \ula|LessThan0~36 (
// Equation(s):
// \ula|LessThan0~36_combout  = ( \ulaIn1|ulaIn1MuxOut [24] & ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a24  & ( ((\regmem|regMemory~1024_combout  & (!\regmem|regMemory_rtl_0_bypass [35] & \regmem|regMemory~1025_combout ))) # 
// (\control|in2Mux~combout ) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [24] & ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a24  & ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1024_combout ) # ((!\regmem|regMemory~1025_combout ) # 
// (\regmem|regMemory_rtl_0_bypass [35])))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [24] & ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a24  & ( (!\regmem|regMemory~1024_combout ) # ((!\regmem|regMemory_rtl_0_bypass [35]) # ((!\regmem|regMemory~1025_combout ) 
// # (\control|in2Mux~combout ))) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [24] & ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a24  & ( (\regmem|regMemory~1024_combout  & (\regmem|regMemory_rtl_0_bypass [35] & (!\control|in2Mux~combout  & 
// \regmem|regMemory~1025_combout ))) ) ) )

	.dataa(!\regmem|regMemory~1024_combout ),
	.datab(!\regmem|regMemory_rtl_0_bypass [35]),
	.datac(!\control|in2Mux~combout ),
	.datad(!\regmem|regMemory~1025_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [24]),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a24 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~36 .extended_lut = "off";
defparam \ula|LessThan0~36 .lut_mask = 64'h0010FFEFF0B00F4F;
defparam \ula|LessThan0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N12
cyclonev_lcell_comb \ula|LessThan0~37 (
// Equation(s):
// \ula|LessThan0~37_combout  = ( !\ula|LessThan0~33_combout  & ( \ulaIn2|ulaIn2MuxOut[25]~21_combout  & ( (\ulaIn1|ulaIn1MuxOut [25] & (!\ula|LessThan0~36_combout  & (!\ula|LessThan0~34_combout  & !\ula|LessThan0~35_combout ))) ) ) ) # ( 
// !\ula|LessThan0~33_combout  & ( !\ulaIn2|ulaIn2MuxOut[25]~21_combout  & ( (!\ulaIn1|ulaIn1MuxOut [25] & (!\ula|LessThan0~36_combout  & (!\ula|LessThan0~34_combout  & !\ula|LessThan0~35_combout ))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [25]),
	.datab(!\ula|LessThan0~36_combout ),
	.datac(!\ula|LessThan0~34_combout ),
	.datad(!\ula|LessThan0~35_combout ),
	.datae(!\ula|LessThan0~33_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[25]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~37 .extended_lut = "off";
defparam \ula|LessThan0~37 .lut_mask = 64'h8000000040000000;
defparam \ula|LessThan0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N42
cyclonev_lcell_comb \ula|LessThan0~43 (
// Equation(s):
// \ula|LessThan0~43_combout  = ( !\ula|LessThan0~40_combout  & ( \ula|LessThan0~37_combout  & ( (!\ula|LessThan0~42_combout  & ((!\ulaIn1|ulaIn1MuxOut [23] & ((!\ula|LessThan0~39_combout ) # (\ulaIn2|ulaIn2MuxOut[23]~26_combout ))) # (\ulaIn1|ulaIn1MuxOut 
// [23] & (\ulaIn2|ulaIn2MuxOut[23]~26_combout  & !\ula|LessThan0~39_combout )))) ) ) ) # ( !\ula|LessThan0~40_combout  & ( !\ula|LessThan0~37_combout  & ( !\ula|LessThan0~42_combout  ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [23]),
	.datab(!\ulaIn2|ulaIn2MuxOut[23]~26_combout ),
	.datac(!\ula|LessThan0~42_combout ),
	.datad(!\ula|LessThan0~39_combout ),
	.datae(!\ula|LessThan0~40_combout ),
	.dataf(!\ula|LessThan0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~43 .extended_lut = "off";
defparam \ula|LessThan0~43 .lut_mask = 64'hF0F00000B0200000;
defparam \ula|LessThan0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N36
cyclonev_lcell_comb \ula|Mux31~6 (
// Equation(s):
// \ula|Mux31~6_combout  = ( \ula|LessThan0~43_combout  & ( (!\ula|LessThan0~47_combout  & !\ula|LessThan0~45_combout ) ) ) # ( !\ula|LessThan0~43_combout  & ( (!\ula|LessThan0~47_combout  & (!\ula|LessThan0~44_combout  & !\ula|LessThan0~45_combout )) ) )

	.dataa(!\ula|LessThan0~47_combout ),
	.datab(gnd),
	.datac(!\ula|LessThan0~44_combout ),
	.datad(!\ula|LessThan0~45_combout ),
	.datae(gnd),
	.dataf(!\ula|LessThan0~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux31~6 .extended_lut = "off";
defparam \ula|Mux31~6 .lut_mask = 64'hA000A000AA00AA00;
defparam \ula|Mux31~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N36
cyclonev_lcell_comb \ula|LessThan0~38 (
// Equation(s):
// \ula|LessThan0~38_combout  = ( \ula|LessThan0~37_combout  & ( (!\ulaIn1|ulaIn1MuxOut [23] & (!\ulaIn2|ulaIn2MuxOut[23]~26_combout  & (!\ulaIn1|ulaIn1MuxOut [22] $ (\ulaIn2|ulaIn2MuxOut[22]~17_combout )))) # (\ulaIn1|ulaIn1MuxOut [23] & 
// (\ulaIn2|ulaIn2MuxOut[23]~26_combout  & (!\ulaIn1|ulaIn1MuxOut [22] $ (\ulaIn2|ulaIn2MuxOut[22]~17_combout )))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [23]),
	.datab(!\ulaIn1|ulaIn1MuxOut [22]),
	.datac(!\ulaIn2|ulaIn2MuxOut[23]~26_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[22]~17_combout ),
	.datae(gnd),
	.dataf(!\ula|LessThan0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~38 .extended_lut = "off";
defparam \ula|LessThan0~38 .lut_mask = 64'h0000000084218421;
defparam \ula|LessThan0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N6
cyclonev_lcell_comb \ula|LessThan0~7 (
// Equation(s):
// \ula|LessThan0~7_combout  = ( \ulaIn2|ulaIn2MuxOut[15]~16_combout  & ( (\ulaIn1|ulaIn1MuxOut [15] & (!\ulaIn1|ulaIn1MuxOut [14] $ (\ulaIn2|ulaIn2MuxOut[14]~29_combout ))) ) ) # ( !\ulaIn2|ulaIn2MuxOut[15]~16_combout  & ( (!\ulaIn1|ulaIn1MuxOut [15] & 
// (!\ulaIn1|ulaIn1MuxOut [14] $ (\ulaIn2|ulaIn2MuxOut[14]~29_combout ))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [15]),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [14]),
	.datad(!\ulaIn2|ulaIn2MuxOut[14]~29_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[15]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~7 .extended_lut = "off";
defparam \ula|LessThan0~7 .lut_mask = 64'hA00AA00A50055005;
defparam \ula|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N3
cyclonev_lcell_comb \ula|LessThan0~8 (
// Equation(s):
// \ula|LessThan0~8_combout  = ( \ulaIn2|ulaIn2MuxOut[12]~9_combout  & ( (\ulaIn1|ulaIn1MuxOut [12] & (!\ulaIn1|ulaIn1MuxOut [13] $ (\ulaIn2|ulaIn2MuxOut[13]~8_combout ))) ) ) # ( !\ulaIn2|ulaIn2MuxOut[12]~9_combout  & ( (!\ulaIn1|ulaIn1MuxOut [12] & 
// (!\ulaIn1|ulaIn1MuxOut [13] $ (\ulaIn2|ulaIn2MuxOut[13]~8_combout ))) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [13]),
	.datac(!\ulaIn1|ulaIn1MuxOut [12]),
	.datad(!\ulaIn2|ulaIn2MuxOut[13]~8_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[12]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~8 .extended_lut = "off";
defparam \ula|LessThan0~8 .lut_mask = 64'hC030C0300C030C03;
defparam \ula|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N0
cyclonev_lcell_comb \ula|LessThan0~25 (
// Equation(s):
// \ula|LessThan0~25_combout  = ( \ulaIn2|ulaIn2MuxOut[10]~10_combout  & ( (!\ulaIn2|ulaIn2MuxOut[11]~30_combout  & \ulaIn1|ulaIn1MuxOut [11]) ) ) # ( !\ulaIn2|ulaIn2MuxOut[10]~10_combout  & ( (!\ulaIn1|ulaIn1MuxOut [10] & 
// (!\ulaIn2|ulaIn2MuxOut[11]~30_combout  & \ulaIn1|ulaIn1MuxOut [11])) # (\ulaIn1|ulaIn1MuxOut [10] & ((!\ulaIn2|ulaIn2MuxOut[11]~30_combout ) # (\ulaIn1|ulaIn1MuxOut [11]))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [10]),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[11]~30_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [11]),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~25 .extended_lut = "off";
defparam \ula|LessThan0~25 .lut_mask = 64'h50F550F500F000F0;
defparam \ula|LessThan0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N57
cyclonev_lcell_comb \ula|LessThan0~24 (
// Equation(s):
// \ula|LessThan0~24_combout  = ( \ulaIn2|ulaIn2MuxOut[12]~9_combout  & ( (\ulaIn1|ulaIn1MuxOut [13] & !\ulaIn2|ulaIn2MuxOut[13]~8_combout ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[12]~9_combout  & ( (!\ulaIn1|ulaIn1MuxOut [13] & (\ulaIn1|ulaIn1MuxOut [12] & 
// !\ulaIn2|ulaIn2MuxOut[13]~8_combout )) # (\ulaIn1|ulaIn1MuxOut [13] & ((!\ulaIn2|ulaIn2MuxOut[13]~8_combout ) # (\ulaIn1|ulaIn1MuxOut [12]))) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [13]),
	.datac(!\ulaIn1|ulaIn1MuxOut [12]),
	.datad(!\ulaIn2|ulaIn2MuxOut[13]~8_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[12]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~24 .extended_lut = "off";
defparam \ula|LessThan0~24 .lut_mask = 64'h3F033F0333003300;
defparam \ula|LessThan0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N36
cyclonev_lcell_comb \ula|LessThan0~4 (
// Equation(s):
// \ula|LessThan0~4_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a18  & ( \control|in2Mux~combout  & ( \ulaIn1|ulaIn1MuxOut [18] ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a18  & ( \control|in2Mux~combout  & ( 
// \ulaIn1|ulaIn1MuxOut [18] ) ) ) # ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a18  & ( !\control|in2Mux~combout  & ( !\ulaIn1|ulaIn1MuxOut [18] $ (((\regmem|regMemory~1025_combout  & (!\regmem|regMemory_rtl_0_bypass [29] & 
// \regmem|regMemory~1024_combout )))) ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a18  & ( !\control|in2Mux~combout  & ( !\ulaIn1|ulaIn1MuxOut [18] $ (((!\regmem|regMemory~1025_combout ) # ((!\regmem|regMemory_rtl_0_bypass [29]) # 
// (!\regmem|regMemory~1024_combout )))) ) ) )

	.dataa(!\regmem|regMemory~1025_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [18]),
	.datac(!\regmem|regMemory_rtl_0_bypass [29]),
	.datad(!\regmem|regMemory~1024_combout ),
	.datae(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a18 ),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~4 .extended_lut = "off";
defparam \ula|LessThan0~4 .lut_mask = 64'h3336CC9C33333333;
defparam \ula|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N9
cyclonev_lcell_comb \ula|LessThan0~3 (
// Equation(s):
// \ula|LessThan0~3_combout  = ( \regmem|regMemory~1025_combout  & ( \control|in2Mux~combout  & ( \ulaIn1|ulaIn1MuxOut [17] ) ) ) # ( !\regmem|regMemory~1025_combout  & ( \control|in2Mux~combout  & ( \ulaIn1|ulaIn1MuxOut [17] ) ) ) # ( 
// \regmem|regMemory~1025_combout  & ( !\control|in2Mux~combout  & ( !\ulaIn1|ulaIn1MuxOut [17] $ (((!\regmem|regMemory~1024_combout  & ((!\regmem|regMemory_rtl_0|auto_generated|ram_block1a17 ))) # (\regmem|regMemory~1024_combout  & 
// (!\regmem|regMemory_rtl_0_bypass [28])))) ) ) ) # ( !\regmem|regMemory~1025_combout  & ( !\control|in2Mux~combout  & ( !\ulaIn1|ulaIn1MuxOut [17] $ (!\regmem|regMemory_rtl_0|auto_generated|ram_block1a17 ) ) ) )

	.dataa(!\regmem|regMemory_rtl_0_bypass [28]),
	.datab(!\regmem|regMemory~1024_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [17]),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a17 ),
	.datae(!\regmem|regMemory~1025_combout ),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~3 .extended_lut = "off";
defparam \ula|LessThan0~3 .lut_mask = 64'h0FF01ED20F0F0F0F;
defparam \ula|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N27
cyclonev_lcell_comb \ula|LessThan0~2 (
// Equation(s):
// \ula|LessThan0~2_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a20  & ( \control|in2Mux~combout  & ( \ulaIn1|ulaIn1MuxOut [20] ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a20  & ( \control|in2Mux~combout  & ( 
// \ulaIn1|ulaIn1MuxOut [20] ) ) ) # ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a20  & ( !\control|in2Mux~combout  & ( !\ulaIn1|ulaIn1MuxOut [20] $ (((!\regmem|regMemory_rtl_0_bypass [31] & (\regmem|regMemory~1025_combout  & 
// \regmem|regMemory~1024_combout )))) ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a20  & ( !\control|in2Mux~combout  & ( !\ulaIn1|ulaIn1MuxOut [20] $ (((!\regmem|regMemory_rtl_0_bypass [31]) # ((!\regmem|regMemory~1025_combout ) # 
// (!\regmem|regMemory~1024_combout )))) ) ) )

	.dataa(!\regmem|regMemory_rtl_0_bypass [31]),
	.datab(!\regmem|regMemory~1025_combout ),
	.datac(!\regmem|regMemory~1024_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [20]),
	.datae(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a20 ),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~2 .extended_lut = "off";
defparam \ula|LessThan0~2 .lut_mask = 64'h01FEFD0200FF00FF;
defparam \ula|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N57
cyclonev_lcell_comb \ula|LessThan0~0 (
// Equation(s):
// \ula|LessThan0~0_combout  = ( \regmem|regMemory~1024_combout  & ( \control|in2Mux~combout  & ( \ulaIn1|ulaIn1MuxOut [21] ) ) ) # ( !\regmem|regMemory~1024_combout  & ( \control|in2Mux~combout  & ( \ulaIn1|ulaIn1MuxOut [21] ) ) ) # ( 
// \regmem|regMemory~1024_combout  & ( !\control|in2Mux~combout  & ( !\ulaIn1|ulaIn1MuxOut [21] $ (((!\regmem|regMemory~1025_combout  & ((!\regmem|regMemory_rtl_0|auto_generated|ram_block1a21 ))) # (\regmem|regMemory~1025_combout  & 
// (!\regmem|regMemory_rtl_0_bypass [32])))) ) ) ) # ( !\regmem|regMemory~1024_combout  & ( !\control|in2Mux~combout  & ( !\ulaIn1|ulaIn1MuxOut [21] $ (!\regmem|regMemory_rtl_0|auto_generated|ram_block1a21 ) ) ) )

	.dataa(!\regmem|regMemory_rtl_0_bypass [32]),
	.datab(!\ulaIn1|ulaIn1MuxOut [21]),
	.datac(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a21 ),
	.datad(!\regmem|regMemory~1025_combout ),
	.datae(!\regmem|regMemory~1024_combout ),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~0 .extended_lut = "off";
defparam \ula|LessThan0~0 .lut_mask = 64'h3C3C3C6633333333;
defparam \ula|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N12
cyclonev_lcell_comb \ula|LessThan0~1 (
// Equation(s):
// \ula|LessThan0~1_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a19  & ( \ulaIn1|ulaIn1MuxOut [19] & ( ((\regmem|regMemory~1025_combout  & (!\regmem|regMemory_rtl_0_bypass [30] & \regmem|regMemory~1024_combout ))) # (\control|in2Mux~combout 
// ) ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a19  & ( \ulaIn1|ulaIn1MuxOut [19] & ( (!\regmem|regMemory~1025_combout ) # ((!\regmem|regMemory_rtl_0_bypass [30]) # ((!\regmem|regMemory~1024_combout ) # (\control|in2Mux~combout ))) ) ) ) # 
// ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a19  & ( !\ulaIn1|ulaIn1MuxOut [19] & ( (!\control|in2Mux~combout  & ((!\regmem|regMemory~1025_combout ) # ((!\regmem|regMemory~1024_combout ) # (\regmem|regMemory_rtl_0_bypass [30])))) ) ) ) # ( 
// !\regmem|regMemory_rtl_0|auto_generated|ram_block1a19  & ( !\ulaIn1|ulaIn1MuxOut [19] & ( (\regmem|regMemory~1025_combout  & (\regmem|regMemory_rtl_0_bypass [30] & (\regmem|regMemory~1024_combout  & !\control|in2Mux~combout ))) ) ) )

	.dataa(!\regmem|regMemory~1025_combout ),
	.datab(!\regmem|regMemory_rtl_0_bypass [30]),
	.datac(!\regmem|regMemory~1024_combout ),
	.datad(!\control|in2Mux~combout ),
	.datae(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a19 ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~1 .extended_lut = "off";
defparam \ula|LessThan0~1 .lut_mask = 64'h0100FB00FEFF04FF;
defparam \ula|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N51
cyclonev_lcell_comb \ula|LessThan0~6 (
// Equation(s):
// \ula|LessThan0~6_combout  = ( !\ula|LessThan0~0_combout  & ( !\ula|LessThan0~1_combout  & ( (!\ula|LessThan0~4_combout  & (!\ula|LessThan0~5_combout  & (!\ula|LessThan0~3_combout  & !\ula|LessThan0~2_combout ))) ) ) )

	.dataa(!\ula|LessThan0~4_combout ),
	.datab(!\ula|LessThan0~5_combout ),
	.datac(!\ula|LessThan0~3_combout ),
	.datad(!\ula|LessThan0~2_combout ),
	.datae(!\ula|LessThan0~0_combout ),
	.dataf(!\ula|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~6 .extended_lut = "off";
defparam \ula|LessThan0~6 .lut_mask = 64'h8000000000000000;
defparam \ula|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N51
cyclonev_lcell_comb \ula|LessThan0~26 (
// Equation(s):
// \ula|LessThan0~26_combout  = ( \ula|LessThan0~6_combout  & ( (\ula|LessThan0~7_combout  & (((\ula|LessThan0~8_combout  & \ula|LessThan0~25_combout )) # (\ula|LessThan0~24_combout ))) ) )

	.dataa(!\ula|LessThan0~7_combout ),
	.datab(!\ula|LessThan0~8_combout ),
	.datac(!\ula|LessThan0~25_combout ),
	.datad(!\ula|LessThan0~24_combout ),
	.datae(gnd),
	.dataf(!\ula|LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~26 .extended_lut = "off";
defparam \ula|LessThan0~26 .lut_mask = 64'h0000000001550155;
defparam \ula|LessThan0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N48
cyclonev_lcell_comb \ula|LessThan0~15 (
// Equation(s):
// \ula|LessThan0~15_combout  = ( \ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[5]~23_combout  & \ulaIn1|ulaIn1MuxOut [5]) ) ) # ( !\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ( (!\ulaIn1|ulaIn1MuxOut [4] & (!\ulaIn2|ulaIn2MuxOut[5]~23_combout  & 
// \ulaIn1|ulaIn1MuxOut [5])) # (\ulaIn1|ulaIn1MuxOut [4] & ((!\ulaIn2|ulaIn2MuxOut[5]~23_combout ) # (\ulaIn1|ulaIn1MuxOut [5]))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [4]),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[5]~23_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [5]),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~15 .extended_lut = "off";
defparam \ula|LessThan0~15 .lut_mask = 64'h50F550F500F000F0;
defparam \ula|LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N12
cyclonev_lcell_comb \ula|LessThan0~19 (
// Equation(s):
// \ula|LessThan0~19_combout  = ( \ulaIn2|ulaIn2MuxOut[16]~25_combout  & ( \ulaIn1|ulaIn1MuxOut [16] & ( (\ulaIn1|ulaIn1MuxOut [17] & !\ulaIn2|ulaIn2MuxOut[17]~28_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[16]~25_combout  & ( \ulaIn1|ulaIn1MuxOut [16] & ( 
// (!\ulaIn2|ulaIn2MuxOut[17]~28_combout ) # (\ulaIn1|ulaIn1MuxOut [17]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[16]~25_combout  & ( !\ulaIn1|ulaIn1MuxOut [16] & ( (\ulaIn1|ulaIn1MuxOut [17] & !\ulaIn2|ulaIn2MuxOut[17]~28_combout ) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[16]~25_combout  & ( !\ulaIn1|ulaIn1MuxOut [16] & ( (\ulaIn1|ulaIn1MuxOut [17] & !\ulaIn2|ulaIn2MuxOut[17]~28_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [17]),
	.datac(!\ulaIn2|ulaIn2MuxOut[17]~28_combout ),
	.datad(gnd),
	.datae(!\ulaIn2|ulaIn2MuxOut[16]~25_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~19 .extended_lut = "off";
defparam \ula|LessThan0~19 .lut_mask = 64'h30303030F3F33030;
defparam \ula|LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N9
cyclonev_lcell_comb \ula|LessThan0~22 (
// Equation(s):
// \ula|LessThan0~22_combout  = ( \ulaIn2|ulaIn2MuxOut[21]~19_combout  & ( (\ulaIn1|ulaIn1MuxOut [21] & (!\ulaIn2|ulaIn2MuxOut[20]~18_combout  & \ulaIn1|ulaIn1MuxOut [20])) ) ) # ( !\ulaIn2|ulaIn2MuxOut[21]~19_combout  & ( 
// ((!\ulaIn2|ulaIn2MuxOut[20]~18_combout  & \ulaIn1|ulaIn1MuxOut [20])) # (\ulaIn1|ulaIn1MuxOut [21]) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [21]),
	.datac(!\ulaIn2|ulaIn2MuxOut[20]~18_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [20]),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[21]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~22 .extended_lut = "off";
defparam \ula|LessThan0~22 .lut_mask = 64'h33F333F300300030;
defparam \ula|LessThan0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N36
cyclonev_lcell_comb \ula|LessThan0~18 (
// Equation(s):
// \ula|LessThan0~18_combout  = ( \ulaIn2|ulaIn2MuxOut[19]~14_combout  & ( !\ula|LessThan0~0_combout  & ( (!\ula|LessThan0~2_combout  & (\ulaIn1|ulaIn1MuxOut [18] & (!\ulaIn2|ulaIn2MuxOut[18]~31_combout  & \ulaIn1|ulaIn1MuxOut [19]))) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[19]~14_combout  & ( !\ula|LessThan0~0_combout  & ( (!\ula|LessThan0~2_combout  & (((\ulaIn1|ulaIn1MuxOut [18] & !\ulaIn2|ulaIn2MuxOut[18]~31_combout )) # (\ulaIn1|ulaIn1MuxOut [19]))) ) ) )

	.dataa(!\ula|LessThan0~2_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [18]),
	.datac(!\ulaIn2|ulaIn2MuxOut[18]~31_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [19]),
	.datae(!\ulaIn2|ulaIn2MuxOut[19]~14_combout ),
	.dataf(!\ula|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~18 .extended_lut = "off";
defparam \ula|LessThan0~18 .lut_mask = 64'h20AA002000000000;
defparam \ula|LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N42
cyclonev_lcell_comb \ula|LessThan0~21 (
// Equation(s):
// \ula|LessThan0~21_combout  = (!\ulaIn1|ulaIn1MuxOut [15] & (\ulaIn1|ulaIn1MuxOut [14] & (!\ulaIn2|ulaIn2MuxOut[14]~29_combout  & !\ulaIn2|ulaIn2MuxOut[15]~16_combout ))) # (\ulaIn1|ulaIn1MuxOut [15] & ((!\ulaIn2|ulaIn2MuxOut[15]~16_combout ) # 
// ((\ulaIn1|ulaIn1MuxOut [14] & !\ulaIn2|ulaIn2MuxOut[14]~29_combout ))))

	.dataa(!\ulaIn1|ulaIn1MuxOut [14]),
	.datab(!\ulaIn2|ulaIn2MuxOut[14]~29_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [15]),
	.datad(!\ulaIn2|ulaIn2MuxOut[15]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~21 .extended_lut = "off";
defparam \ula|LessThan0~21 .lut_mask = 64'h4F044F044F044F04;
defparam \ula|LessThan0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N39
cyclonev_lcell_comb \ula|LessThan0~20 (
// Equation(s):
// \ula|LessThan0~20_combout  = ( !\ula|LessThan0~1_combout  & ( (!\ula|LessThan0~2_combout  & (!\ula|LessThan0~4_combout  & !\ula|LessThan0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\ula|LessThan0~2_combout ),
	.datac(!\ula|LessThan0~4_combout ),
	.datad(!\ula|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\ula|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~20 .extended_lut = "off";
defparam \ula|LessThan0~20 .lut_mask = 64'hC000C00000000000;
defparam \ula|LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N54
cyclonev_lcell_comb \ula|LessThan0~23 (
// Equation(s):
// \ula|LessThan0~23_combout  = ( \ula|LessThan0~21_combout  & ( \ula|LessThan0~20_combout  & ( (!\ula|LessThan0~19_combout  & (!\ula|LessThan0~22_combout  & (!\ula|LessThan0~6_combout  & !\ula|LessThan0~18_combout ))) ) ) ) # ( !\ula|LessThan0~21_combout  & 
// ( \ula|LessThan0~20_combout  & ( (!\ula|LessThan0~19_combout  & (!\ula|LessThan0~22_combout  & !\ula|LessThan0~18_combout )) ) ) ) # ( \ula|LessThan0~21_combout  & ( !\ula|LessThan0~20_combout  & ( (!\ula|LessThan0~22_combout  & (!\ula|LessThan0~6_combout 
//  & !\ula|LessThan0~18_combout )) ) ) ) # ( !\ula|LessThan0~21_combout  & ( !\ula|LessThan0~20_combout  & ( (!\ula|LessThan0~22_combout  & !\ula|LessThan0~18_combout ) ) ) )

	.dataa(!\ula|LessThan0~19_combout ),
	.datab(!\ula|LessThan0~22_combout ),
	.datac(!\ula|LessThan0~6_combout ),
	.datad(!\ula|LessThan0~18_combout ),
	.datae(!\ula|LessThan0~21_combout ),
	.dataf(!\ula|LessThan0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~23 .extended_lut = "off";
defparam \ula|LessThan0~23 .lut_mask = 64'hCC00C00088008000;
defparam \ula|LessThan0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N54
cyclonev_lcell_comb \ula|LessThan0~10 (
// Equation(s):
// \ula|LessThan0~10_combout  = ( \ulaIn2|ulaIn2MuxOut[10]~10_combout  & ( (\ulaIn1|ulaIn1MuxOut [10] & (!\ulaIn2|ulaIn2MuxOut[11]~30_combout  $ (\ulaIn1|ulaIn1MuxOut [11]))) ) ) # ( !\ulaIn2|ulaIn2MuxOut[10]~10_combout  & ( (!\ulaIn1|ulaIn1MuxOut [10] & 
// (!\ulaIn2|ulaIn2MuxOut[11]~30_combout  $ (\ulaIn1|ulaIn1MuxOut [11]))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [10]),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[11]~30_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [11]),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~10 .extended_lut = "off";
defparam \ula|LessThan0~10 .lut_mask = 64'hA00AA00A50055005;
defparam \ula|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N15
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[8]~7 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[8]~7_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a8  & ( !\control|in2Mux~combout  & ( (!\regmem|regMemory~1024_combout ) # ((!\regmem|regMemory~1025_combout ) # (\regmem|regMemory_rtl_0_bypass [19])) ) ) ) # ( 
// !\regmem|regMemory_rtl_0|auto_generated|ram_block1a8  & ( !\control|in2Mux~combout  & ( (\regmem|regMemory~1024_combout  & (\regmem|regMemory~1025_combout  & \regmem|regMemory_rtl_0_bypass [19])) ) ) )

	.dataa(!\regmem|regMemory~1024_combout ),
	.datab(gnd),
	.datac(!\regmem|regMemory~1025_combout ),
	.datad(!\regmem|regMemory_rtl_0_bypass [19]),
	.datae(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a8 ),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[8]~7 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[8]~7 .lut_mask = 64'h0005FAFF00000000;
defparam \ulaIn2|ulaIn2MuxOut[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N51
cyclonev_lcell_comb \ula|LessThan0~9 (
// Equation(s):
// \ula|LessThan0~9_combout  = ( \ulaIn2|ulaIn2MuxOut[9]~15_combout  & ( \ulaIn1|ulaIn1MuxOut [9] & ( (!\ulaIn2|ulaIn2MuxOut[8]~7_combout  & \ulaIn1|ulaIn1MuxOut [8]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[9]~15_combout  & ( \ulaIn1|ulaIn1MuxOut [9] ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[9]~15_combout  & ( !\ulaIn1|ulaIn1MuxOut [9] & ( (!\ulaIn2|ulaIn2MuxOut[8]~7_combout  & \ulaIn1|ulaIn1MuxOut [8]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[8]~7_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [8]),
	.datae(!\ulaIn2|ulaIn2MuxOut[9]~15_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~9 .extended_lut = "off";
defparam \ula|LessThan0~9 .lut_mask = 64'h00F00000FFFF00F0;
defparam \ula|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N48
cyclonev_lcell_comb \ula|LessThan0~11 (
// Equation(s):
// \ula|LessThan0~11_combout  = ( \ula|LessThan0~6_combout  & ( (\ula|LessThan0~7_combout  & (\ula|LessThan0~8_combout  & (\ula|LessThan0~10_combout  & \ula|LessThan0~9_combout ))) ) )

	.dataa(!\ula|LessThan0~7_combout ),
	.datab(!\ula|LessThan0~8_combout ),
	.datac(!\ula|LessThan0~10_combout ),
	.datad(!\ula|LessThan0~9_combout ),
	.datae(gnd),
	.dataf(!\ula|LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~11 .extended_lut = "off";
defparam \ula|LessThan0~11 .lut_mask = 64'h0000000000010001;
defparam \ula|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N33
cyclonev_lcell_comb \ula|LessThan0~12 (
// Equation(s):
// \ula|LessThan0~12_combout  = ( \ulaIn2|ulaIn2MuxOut[7]~27_combout  & ( (\ulaIn1|ulaIn1MuxOut [6] & (\ulaIn1|ulaIn1MuxOut [7] & !\ulaIn2|ulaIn2MuxOut[6]~24_combout )) ) ) # ( !\ulaIn2|ulaIn2MuxOut[7]~27_combout  & ( ((\ulaIn1|ulaIn1MuxOut [6] & 
// !\ulaIn2|ulaIn2MuxOut[6]~24_combout )) # (\ulaIn1|ulaIn1MuxOut [7]) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [6]),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [7]),
	.datad(!\ulaIn2|ulaIn2MuxOut[6]~24_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[7]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~12 .extended_lut = "off";
defparam \ula|LessThan0~12 .lut_mask = 64'h5F0F5F0F05000500;
defparam \ula|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N33
cyclonev_lcell_comb \ula|LessThan0~13 (
// Equation(s):
// \ula|LessThan0~13_combout  = ( \ulaIn1|ulaIn1MuxOut [9] & ( (\ulaIn2|ulaIn2MuxOut[9]~15_combout  & (!\ulaIn2|ulaIn2MuxOut[8]~7_combout  $ (\ulaIn1|ulaIn1MuxOut [8]))) ) ) # ( !\ulaIn1|ulaIn1MuxOut [9] & ( (!\ulaIn2|ulaIn2MuxOut[9]~15_combout  & 
// (!\ulaIn2|ulaIn2MuxOut[8]~7_combout  $ (\ulaIn1|ulaIn1MuxOut [8]))) ) )

	.dataa(gnd),
	.datab(!\ulaIn2|ulaIn2MuxOut[9]~15_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[8]~7_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [8]),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~13 .extended_lut = "off";
defparam \ula|LessThan0~13 .lut_mask = 64'hC00CC00C30033003;
defparam \ula|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N21
cyclonev_lcell_comb \ula|LessThan0~14 (
// Equation(s):
// \ula|LessThan0~14_combout  = ( \ula|LessThan0~12_combout  & ( \ula|LessThan0~13_combout  & ( (\ula|LessThan0~10_combout  & (\ula|LessThan0~8_combout  & (\ula|LessThan0~7_combout  & \ula|LessThan0~6_combout ))) ) ) )

	.dataa(!\ula|LessThan0~10_combout ),
	.datab(!\ula|LessThan0~8_combout ),
	.datac(!\ula|LessThan0~7_combout ),
	.datad(!\ula|LessThan0~6_combout ),
	.datae(!\ula|LessThan0~12_combout ),
	.dataf(!\ula|LessThan0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~14 .extended_lut = "off";
defparam \ula|LessThan0~14 .lut_mask = 64'h0000000000000001;
defparam \ula|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N51
cyclonev_lcell_comb \ula|LessThan0~16 (
// Equation(s):
// \ula|LessThan0~16_combout  = ( \ulaIn2|ulaIn2MuxOut[7]~27_combout  & ( (\ulaIn1|ulaIn1MuxOut [7] & (!\ulaIn1|ulaIn1MuxOut [6] $ (\ulaIn2|ulaIn2MuxOut[6]~24_combout ))) ) ) # ( !\ulaIn2|ulaIn2MuxOut[7]~27_combout  & ( (!\ulaIn1|ulaIn1MuxOut [7] & 
// (!\ulaIn1|ulaIn1MuxOut [6] $ (\ulaIn2|ulaIn2MuxOut[6]~24_combout ))) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [6]),
	.datac(!\ulaIn1|ulaIn1MuxOut [7]),
	.datad(!\ulaIn2|ulaIn2MuxOut[6]~24_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[7]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~16 .extended_lut = "off";
defparam \ula|LessThan0~16 .lut_mask = 64'hC030C0300C030C03;
defparam \ula|LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N18
cyclonev_lcell_comb \ula|LessThan0~17 (
// Equation(s):
// \ula|LessThan0~17_combout  = ( \ula|LessThan0~16_combout  & ( \ula|LessThan0~13_combout  & ( (\ula|LessThan0~10_combout  & (\ula|LessThan0~8_combout  & (\ula|LessThan0~6_combout  & \ula|LessThan0~7_combout ))) ) ) )

	.dataa(!\ula|LessThan0~10_combout ),
	.datab(!\ula|LessThan0~8_combout ),
	.datac(!\ula|LessThan0~6_combout ),
	.datad(!\ula|LessThan0~7_combout ),
	.datae(!\ula|LessThan0~16_combout ),
	.dataf(!\ula|LessThan0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~17 .extended_lut = "off";
defparam \ula|LessThan0~17 .lut_mask = 64'h0000000000000001;
defparam \ula|LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N24
cyclonev_lcell_comb \ula|LessThan0~27 (
// Equation(s):
// \ula|LessThan0~27_combout  = ( !\ula|LessThan0~14_combout  & ( \ula|LessThan0~17_combout  & ( (!\ula|LessThan0~26_combout  & (!\ula|LessThan0~15_combout  & (\ula|LessThan0~23_combout  & !\ula|LessThan0~11_combout ))) ) ) ) # ( !\ula|LessThan0~14_combout  
// & ( !\ula|LessThan0~17_combout  & ( (!\ula|LessThan0~26_combout  & (\ula|LessThan0~23_combout  & !\ula|LessThan0~11_combout )) ) ) )

	.dataa(!\ula|LessThan0~26_combout ),
	.datab(!\ula|LessThan0~15_combout ),
	.datac(!\ula|LessThan0~23_combout ),
	.datad(!\ula|LessThan0~11_combout ),
	.datae(!\ula|LessThan0~14_combout ),
	.dataf(!\ula|LessThan0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~27 .extended_lut = "off";
defparam \ula|LessThan0~27 .lut_mask = 64'h0A00000008000000;
defparam \ula|LessThan0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N42
cyclonev_lcell_comb \ula|LessThan0~28 (
// Equation(s):
// \ula|LessThan0~28_combout  = ( \ulaIn1|ulaIn1MuxOut [3] & ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  ) ) ) # ( \ulaIn1|ulaIn1MuxOut [3] & ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # 
// (\ulaIn1|ulaIn1MuxOut [2]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [3] & ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( (\ulaIn1|ulaIn1MuxOut [2] & !\ulaIn2|ulaIn2MuxOut[3]~3_combout ) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [2]),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datad(gnd),
	.datae(!\ulaIn1|ulaIn1MuxOut [3]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~28 .extended_lut = "off";
defparam \ula|LessThan0~28 .lut_mask = 64'h5050F5F50000F0F0;
defparam \ula|LessThan0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N33
cyclonev_lcell_comb \ula|LessThan0~30 (
// Equation(s):
// \ula|LessThan0~30_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (\ulaIn1|ulaIn1MuxOut [1] & !\ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn1|ulaIn1MuxOut [1] & (\ulaIn1|ulaIn1MuxOut [0] & 
// !\ulaIn2|ulaIn2MuxOut[1]~1_combout )) # (\ulaIn1|ulaIn1MuxOut [1] & ((!\ulaIn2|ulaIn2MuxOut[1]~1_combout ) # (\ulaIn1|ulaIn1MuxOut [0]))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [1]),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [0]),
	.datad(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~30 .extended_lut = "off";
defparam \ula|LessThan0~30 .lut_mask = 64'h5F055F0555005500;
defparam \ula|LessThan0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N54
cyclonev_lcell_comb \ula|LessThan0~31 (
// Equation(s):
// \ula|LessThan0~31_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( (\ulaIn1|ulaIn1MuxOut [3] & \ulaIn1|ulaIn1MuxOut [2]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( 
// (\ulaIn1|ulaIn1MuxOut [3] & !\ulaIn1|ulaIn1MuxOut [2]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( (!\ulaIn1|ulaIn1MuxOut [3] & \ulaIn1|ulaIn1MuxOut [2]) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( 
// !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( (!\ulaIn1|ulaIn1MuxOut [3] & !\ulaIn1|ulaIn1MuxOut [2]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [3]),
	.datad(!\ulaIn1|ulaIn1MuxOut [2]),
	.datae(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~31 .extended_lut = "off";
defparam \ula|LessThan0~31 .lut_mask = 64'hF00000F00F00000F;
defparam \ula|LessThan0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N30
cyclonev_lcell_comb \ula|LessThan0~29 (
// Equation(s):
// \ula|LessThan0~29_combout  = ( \ulaIn2|ulaIn2MuxOut[5]~23_combout  & ( (\ulaIn1|ulaIn1MuxOut [5] & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  $ (\ulaIn1|ulaIn1MuxOut [4]))) ) ) # ( !\ulaIn2|ulaIn2MuxOut[5]~23_combout  & ( (!\ulaIn1|ulaIn1MuxOut [5] & 
// (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  $ (\ulaIn1|ulaIn1MuxOut [4]))) ) )

	.dataa(gnd),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [4]),
	.datad(!\ulaIn1|ulaIn1MuxOut [5]),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[5]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~29 .extended_lut = "off";
defparam \ula|LessThan0~29 .lut_mask = 64'hC300C30000C300C3;
defparam \ula|LessThan0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N12
cyclonev_lcell_comb \ula|LessThan0~32 (
// Equation(s):
// \ula|LessThan0~32_combout  = ( \ula|LessThan0~29_combout  & ( \ula|LessThan0~17_combout  & ( ((\ula|LessThan0~30_combout  & \ula|LessThan0~31_combout )) # (\ula|LessThan0~28_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ula|LessThan0~28_combout ),
	.datac(!\ula|LessThan0~30_combout ),
	.datad(!\ula|LessThan0~31_combout ),
	.datae(!\ula|LessThan0~29_combout ),
	.dataf(!\ula|LessThan0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~32 .extended_lut = "off";
defparam \ula|LessThan0~32 .lut_mask = 64'h000000000000333F;
defparam \ula|LessThan0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N6
cyclonev_lcell_comb \ula|Mux31~3 (
// Equation(s):
// \ula|Mux31~3_combout  = ( \ula|Add0~12_combout  & ( \ula|LessThan0~32_combout  & ( (!\ula|Mux31~6_combout ) # ((\ula|LessThan0~38_combout  & \ula|LessThan0~44_combout )) ) ) ) # ( \ula|Add0~12_combout  & ( !\ula|LessThan0~32_combout  & ( 
// (!\ula|Mux31~6_combout ) # ((\ula|LessThan0~38_combout  & (!\ula|LessThan0~27_combout  & \ula|LessThan0~44_combout ))) ) ) )

	.dataa(!\ula|Mux31~6_combout ),
	.datab(!\ula|LessThan0~38_combout ),
	.datac(!\ula|LessThan0~27_combout ),
	.datad(!\ula|LessThan0~44_combout ),
	.datae(!\ula|Add0~12_combout ),
	.dataf(!\ula|LessThan0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux31~3 .extended_lut = "off";
defparam \ula|Mux31~3 .lut_mask = 64'h0000AABA0000AABB;
defparam \ula|Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N30
cyclonev_lcell_comb \ula|ShiftRight0~7 (
// Equation(s):
// \ula|ShiftRight0~7_combout  = ( \ulaIn1|ulaIn1MuxOut [9] & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [10])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [11]))) ) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [9] & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [10])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [11]))) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [9] & ( 
// !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( (\ulaIn2|ulaIn2MuxOut[0]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [8]) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [9] & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( (\ulaIn1|ulaIn1MuxOut [8] & !\ulaIn2|ulaIn2MuxOut[0]~2_combout ) ) ) 
// )

	.dataa(!\ulaIn1|ulaIn1MuxOut [8]),
	.datab(!\ulaIn1|ulaIn1MuxOut [10]),
	.datac(!\ulaIn1|ulaIn1MuxOut [11]),
	.datad(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [9]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~7 .extended_lut = "off";
defparam \ula|ShiftRight0~7 .lut_mask = 64'h550055FF330F330F;
defparam \ula|ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N33
cyclonev_lcell_comb \ula|Mux23~1 (
// Equation(s):
// \ula|Mux23~1_combout  = ( \ula|ShiftRight0~8_combout  & ( \ula|ShiftRight0~7_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~1_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (\ula|ShiftRight0~0_combout ))) ) ) ) # ( !\ula|ShiftRight0~8_combout  & ( \ula|ShiftRight0~7_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftRight0~1_combout )))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~0_combout  & (\ulaIn2|ulaIn2MuxOut[3]~3_combout ))) ) ) ) # ( \ula|ShiftRight0~8_combout  & ( !\ula|ShiftRight0~7_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ula|ShiftRight0~1_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ula|ShiftRight0~0_combout ))) ) ) ) # ( !\ula|ShiftRight0~8_combout  & ( 
// !\ula|ShiftRight0~7_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~1_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~0_combout )))) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ula|ShiftRight0~0_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datad(!\ula|ShiftRight0~1_combout ),
	.datae(!\ula|ShiftRight0~8_combout ),
	.dataf(!\ula|ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux23~1 .extended_lut = "off";
defparam \ula|Mux23~1 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \ula|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N30
cyclonev_lcell_comb \ula|Mux23~0 (
// Equation(s):
// \ula|Mux23~0_combout  = ( \ula|Mux28~1_combout  & ( \ula|Mux28~0_combout  & ( \ula|ShiftLeft0~19_combout  ) ) ) # ( !\ula|Mux28~1_combout  & ( \ula|Mux28~0_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) ) # ( \ula|Mux28~1_combout  & ( !\ula|Mux28~0_combout  & 
// ( ((\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ulaIn1|ulaIn1MuxOut [31])) # (\ula|ShiftRight1~11_combout ) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\ula|ShiftRight1~11_combout ),
	.datac(!\ula|ShiftLeft0~19_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(!\ula|Mux28~1_combout ),
	.dataf(!\ula|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux23~0 .extended_lut = "off";
defparam \ula|Mux23~0 .lut_mask = 64'h0000337700FF0F0F;
defparam \ula|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N39
cyclonev_lcell_comb \ula|Mux23~2 (
// Equation(s):
// \ula|Mux23~2_combout  = ( \ula|Mux28~2_combout  & ( \ula|Mux23~0_combout  & ( (!\ula|Mux28~6_combout  & ((\ula|Add0~38_sumout ))) # (\ula|Mux28~6_combout  & (\ula|ShiftRight1~11_combout )) ) ) ) # ( !\ula|Mux28~2_combout  & ( \ula|Mux23~0_combout  & ( 
// (!\ula|Mux28~6_combout ) # (\ula|Mux23~1_combout ) ) ) ) # ( \ula|Mux28~2_combout  & ( !\ula|Mux23~0_combout  & ( (!\ula|Mux28~6_combout  & ((\ula|Add0~38_sumout ))) # (\ula|Mux28~6_combout  & (\ula|ShiftRight1~11_combout )) ) ) ) # ( 
// !\ula|Mux28~2_combout  & ( !\ula|Mux23~0_combout  & ( (\ula|Mux23~1_combout  & \ula|Mux28~6_combout ) ) ) )

	.dataa(!\ula|ShiftRight1~11_combout ),
	.datab(!\ula|Mux23~1_combout ),
	.datac(!\ula|Add0~38_sumout ),
	.datad(!\ula|Mux28~6_combout ),
	.datae(!\ula|Mux28~2_combout ),
	.dataf(!\ula|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux23~2 .extended_lut = "off";
defparam \ula|Mux23~2 .lut_mask = 64'h00330F55FF330F55;
defparam \ula|Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N54
cyclonev_lcell_comb \ula|Mux23~4 (
// Equation(s):
// \ula|Mux23~4_combout  = ( \ula|Mux23~2_combout  & ( (!\control|aluOp [3]) # ((!\control|aluOp [2] & (\ula|Mux23~3_combout )) # (\control|aluOp [2] & ((\ula|Mux31~3_combout )))) ) ) # ( !\ula|Mux23~2_combout  & ( (\control|aluOp [3] & ((!\control|aluOp [2] 
// & (\ula|Mux23~3_combout )) # (\control|aluOp [2] & ((\ula|Mux31~3_combout ))))) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Mux23~3_combout ),
	.datad(!\ula|Mux31~3_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux23~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux23~4 .extended_lut = "off";
defparam \ula|Mux23~4 .lut_mask = 64'h02130213CEDFCEDF;
defparam \ula|Mux23~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N37
dffeas \regmem|regMemory~1000 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux23~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~1000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~1000 .is_wysiwyg = "true";
defparam \regmem|regMemory~1000 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N16
dffeas \regmem|regMemory~968 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux23~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~968 .is_wysiwyg = "true";
defparam \regmem|regMemory~968 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N11
dffeas \regmem|regMemory~936 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux23~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~936 .is_wysiwyg = "true";
defparam \regmem|regMemory~936 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N37
dffeas \regmem|regMemory~808 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux23~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~808 .is_wysiwyg = "true";
defparam \regmem|regMemory~808 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N25
dffeas \regmem|regMemory~872 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux23~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~872 .is_wysiwyg = "true";
defparam \regmem|regMemory~872 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N52
dffeas \regmem|regMemory~840 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux23~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~840 .is_wysiwyg = "true";
defparam \regmem|regMemory~840 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N9
cyclonev_lcell_comb \regmem|regMemory~776feeder (
// Equation(s):
// \regmem|regMemory~776feeder_combout  = ( \ula|Mux23~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux23~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~776feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~776feeder .extended_lut = "off";
defparam \regmem|regMemory~776feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~776feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N10
dffeas \regmem|regMemory~776 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~776feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~776 .is_wysiwyg = "true";
defparam \regmem|regMemory~776 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N48
cyclonev_lcell_comb \regmem|regMemory~1967 (
// Equation(s):
// \regmem|regMemory~1967_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~776_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~808_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~840_q ))) # (\intMem|instruction [16] & 
// (\regmem|regMemory~872_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~808_q ),
	.datab(!\regmem|regMemory~872_q ),
	.datac(!\regmem|regMemory~840_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~776_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1967_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1967 .extended_lut = "on";
defparam \regmem|regMemory~1967 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~1967 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N52
dffeas \regmem|regMemory~904 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux23~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~904 .is_wysiwyg = "true";
defparam \regmem|regMemory~904 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N36
cyclonev_lcell_comb \regmem|regMemory~1446 (
// Equation(s):
// \regmem|regMemory~1446_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1967_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1967_combout  & (\regmem|regMemory~904_q )) # 
// (\regmem|regMemory~1967_combout  & ((\regmem|regMemory~936_q )))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1967_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\regmem|regMemory~1967_combout  & ((\regmem|regMemory~968_q ))) # (\regmem|regMemory~1967_combout  & (\regmem|regMemory~1000_q ))))) ) )

	.dataa(!\regmem|regMemory~1000_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~968_q ),
	.datad(!\regmem|regMemory~936_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1967_combout ),
	.datag(!\regmem|regMemory~904_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1446_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1446 .extended_lut = "on";
defparam \regmem|regMemory~1446 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regmem|regMemory~1446 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N18
cyclonev_lcell_comb \regmem|regMemory~424feeder (
// Equation(s):
// \regmem|regMemory~424feeder_combout  = \ula|Mux23~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ula|Mux23~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~424feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~424feeder .extended_lut = "off";
defparam \regmem|regMemory~424feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \regmem|regMemory~424feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N19
dffeas \regmem|regMemory~424 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~424feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~424 .is_wysiwyg = "true";
defparam \regmem|regMemory~424 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N49
dffeas \regmem|regMemory~456 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux23~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~456 .is_wysiwyg = "true";
defparam \regmem|regMemory~456 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N16
dffeas \regmem|regMemory~488 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux23~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~488 .is_wysiwyg = "true";
defparam \regmem|regMemory~488 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N43
dffeas \regmem|regMemory~360 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux23~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~360 .is_wysiwyg = "true";
defparam \regmem|regMemory~360 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N47
dffeas \regmem|regMemory~296 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux23~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~296 .is_wysiwyg = "true";
defparam \regmem|regMemory~296 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N22
dffeas \regmem|regMemory~328 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux23~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~328 .is_wysiwyg = "true";
defparam \regmem|regMemory~328 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N58
dffeas \regmem|regMemory~264 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux23~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~264 .is_wysiwyg = "true";
defparam \regmem|regMemory~264 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N54
cyclonev_lcell_comb \regmem|regMemory~1959 (
// Equation(s):
// \regmem|regMemory~1959_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~264_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory~296_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & 
// ((\regmem|regMemory~328_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~360_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~360_q ),
	.datab(!\regmem|regMemory~296_q ),
	.datac(!\regmem|regMemory~328_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~264_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1959_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1959 .extended_lut = "on";
defparam \regmem|regMemory~1959 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regmem|regMemory~1959 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N34
dffeas \regmem|regMemory~392 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux23~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~392 .is_wysiwyg = "true";
defparam \regmem|regMemory~392 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N48
cyclonev_lcell_comb \regmem|regMemory~1438 (
// Equation(s):
// \regmem|regMemory~1438_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1959_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1959_combout  & ((\regmem|regMemory~392_q 
// ))) # (\regmem|regMemory~1959_combout  & (\regmem|regMemory~424_q ))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1959_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\regmem|regMemory~1959_combout  & (\regmem|regMemory~456_q )) # (\regmem|regMemory~1959_combout  & ((\regmem|regMemory~488_q )))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~424_q ),
	.datac(!\regmem|regMemory~456_q ),
	.datad(!\regmem|regMemory~488_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1959_combout ),
	.datag(!\regmem|regMemory~392_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1438_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1438 .extended_lut = "on";
defparam \regmem|regMemory~1438 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regmem|regMemory~1438 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N25
dffeas \regmem|regMemory~680 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux23~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~680 .is_wysiwyg = "true";
defparam \regmem|regMemory~680 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N59
dffeas \regmem|regMemory~744 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux23~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~744 .is_wysiwyg = "true";
defparam \regmem|regMemory~744 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N36
cyclonev_lcell_comb \regmem|regMemory~712feeder (
// Equation(s):
// \regmem|regMemory~712feeder_combout  = ( \ula|Mux23~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux23~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~712feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~712feeder .extended_lut = "off";
defparam \regmem|regMemory~712feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~712feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N37
dffeas \regmem|regMemory~712 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~712feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~712 .is_wysiwyg = "true";
defparam \regmem|regMemory~712 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N20
dffeas \regmem|regMemory~616 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux23~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~616 .is_wysiwyg = "true";
defparam \regmem|regMemory~616 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N14
dffeas \regmem|regMemory~552 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux23~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~552 .is_wysiwyg = "true";
defparam \regmem|regMemory~552 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N12
cyclonev_lcell_comb \regmem|regMemory~584feeder (
// Equation(s):
// \regmem|regMemory~584feeder_combout  = \ula|Mux23~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux23~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~584feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~584feeder .extended_lut = "off";
defparam \regmem|regMemory~584feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory~584feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N13
dffeas \regmem|regMemory~584 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~584feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~584 .is_wysiwyg = "true";
defparam \regmem|regMemory~584 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N59
dffeas \regmem|regMemory~520 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux23~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~520 .is_wysiwyg = "true";
defparam \regmem|regMemory~520 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N18
cyclonev_lcell_comb \regmem|regMemory~1963 (
// Equation(s):
// \regmem|regMemory~1963_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~520_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~552_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~584_q ))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~616_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~616_q ),
	.datab(!\regmem|regMemory~552_q ),
	.datac(!\regmem|regMemory~584_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~520_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1963_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1963 .extended_lut = "on";
defparam \regmem|regMemory~1963 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regmem|regMemory~1963 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N44
dffeas \regmem|regMemory~648 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux23~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~648 .is_wysiwyg = "true";
defparam \regmem|regMemory~648 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N57
cyclonev_lcell_comb \regmem|regMemory~1442 (
// Equation(s):
// \regmem|regMemory~1442_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1963_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1963_combout  & 
// ((\regmem|regMemory~648_q ))) # (\regmem|regMemory~1963_combout  & (\regmem|regMemory~680_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1963_combout )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1963_combout  & ((\regmem|regMemory~712_q ))) # (\regmem|regMemory~1963_combout  & (\regmem|regMemory~744_q ))))) ) )

	.dataa(!\regmem|regMemory~680_q ),
	.datab(!\regmem|regMemory~744_q ),
	.datac(!\regmem|regMemory~712_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1963_combout ),
	.datag(!\regmem|regMemory~648_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1442_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1442 .extended_lut = "on";
defparam \regmem|regMemory~1442 .lut_mask = 64'h000F000FFF55FF33;
defparam \regmem|regMemory~1442 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N4
dffeas \regmem|regMemory~168 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux23~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~168 .is_wysiwyg = "true";
defparam \regmem|regMemory~168 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N28
dffeas \regmem|regMemory~200 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux23~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~200 .is_wysiwyg = "true";
defparam \regmem|regMemory~200 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N14
dffeas \regmem|regMemory~232 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux23~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~232 .is_wysiwyg = "true";
defparam \regmem|regMemory~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N38
dffeas \regmem|regMemory~104 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux23~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~104 .is_wysiwyg = "true";
defparam \regmem|regMemory~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N32
dffeas \regmem|regMemory~40 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux23~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~40 .is_wysiwyg = "true";
defparam \regmem|regMemory~40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N48
cyclonev_lcell_comb \regmem|regMemory~72feeder (
// Equation(s):
// \regmem|regMemory~72feeder_combout  = ( \ula|Mux23~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux23~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~72feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~72feeder .extended_lut = "off";
defparam \regmem|regMemory~72feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~72feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N49
dffeas \regmem|regMemory~72 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~72feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~72 .is_wysiwyg = "true";
defparam \regmem|regMemory~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N51
cyclonev_lcell_comb \regmem|regMemory~8feeder (
// Equation(s):
// \regmem|regMemory~8feeder_combout  = ( \ula|Mux23~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux23~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~8feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~8feeder .extended_lut = "off";
defparam \regmem|regMemory~8feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~8feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N52
dffeas \regmem|regMemory~8 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~8 .is_wysiwyg = "true";
defparam \regmem|regMemory~8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N24
cyclonev_lcell_comb \regmem|regMemory~1955 (
// Equation(s):
// \regmem|regMemory~1955_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction [16] & (((\regmem|regMemory~8_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # (\intMem|instruction [16] & (((\intMem|instruction[18]~DUPLICATE_q )) # 
// (\regmem|regMemory~40_q )))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction [16] & (((\regmem|regMemory~72_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # (\intMem|instruction [16] & (((\intMem|instruction[18]~DUPLICATE_q )) # 
// (\regmem|regMemory~104_q )))) ) )

	.dataa(!\regmem|regMemory~104_q ),
	.datab(!\regmem|regMemory~40_q ),
	.datac(!\regmem|regMemory~72_q ),
	.datad(!\intMem|instruction [16]),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1955_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1955 .extended_lut = "on";
defparam \regmem|regMemory~1955 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regmem|regMemory~1955 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N10
dffeas \regmem|regMemory~136 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux23~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~136 .is_wysiwyg = "true";
defparam \regmem|regMemory~136 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N12
cyclonev_lcell_comb \regmem|regMemory~1434 (
// Equation(s):
// \regmem|regMemory~1434_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1955_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1955_combout  & ((\regmem|regMemory~136_q 
// ))) # (\regmem|regMemory~1955_combout  & (\regmem|regMemory~168_q ))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1955_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\regmem|regMemory~1955_combout  & (\regmem|regMemory~200_q )) # (\regmem|regMemory~1955_combout  & ((\regmem|regMemory~232_q )))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~168_q ),
	.datac(!\regmem|regMemory~200_q ),
	.datad(!\regmem|regMemory~232_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1955_combout ),
	.datag(!\regmem|regMemory~136_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1434_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1434 .extended_lut = "on";
defparam \regmem|regMemory~1434 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regmem|regMemory~1434 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N30
cyclonev_lcell_comb \regmem|regMemory~1450 (
// Equation(s):
// \regmem|regMemory~1450_combout  = ( \regmem|regMemory~1442_combout  & ( \regmem|regMemory~1434_combout  & ( (!\intMem|instruction [19]) # ((!\intMem|instruction [20] & ((\regmem|regMemory~1438_combout ))) # (\intMem|instruction [20] & 
// (\regmem|regMemory~1446_combout ))) ) ) ) # ( !\regmem|regMemory~1442_combout  & ( \regmem|regMemory~1434_combout  & ( (!\intMem|instruction [20] & ((!\intMem|instruction [19]) # ((\regmem|regMemory~1438_combout )))) # (\intMem|instruction [20] & 
// (\intMem|instruction [19] & (\regmem|regMemory~1446_combout ))) ) ) ) # ( \regmem|regMemory~1442_combout  & ( !\regmem|regMemory~1434_combout  & ( (!\intMem|instruction [20] & (\intMem|instruction [19] & ((\regmem|regMemory~1438_combout )))) # 
// (\intMem|instruction [20] & ((!\intMem|instruction [19]) # ((\regmem|regMemory~1446_combout )))) ) ) ) # ( !\regmem|regMemory~1442_combout  & ( !\regmem|regMemory~1434_combout  & ( (\intMem|instruction [19] & ((!\intMem|instruction [20] & 
// ((\regmem|regMemory~1438_combout ))) # (\intMem|instruction [20] & (\regmem|regMemory~1446_combout )))) ) ) )

	.dataa(!\intMem|instruction [20]),
	.datab(!\intMem|instruction [19]),
	.datac(!\regmem|regMemory~1446_combout ),
	.datad(!\regmem|regMemory~1438_combout ),
	.datae(!\regmem|regMemory~1442_combout ),
	.dataf(!\regmem|regMemory~1434_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1450_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1450 .extended_lut = "off";
defparam \regmem|regMemory~1450 .lut_mask = 64'h0123456789ABCDEF;
defparam \regmem|regMemory~1450 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N57
cyclonev_lcell_comb \ulaIn1|Mux8~0 (
// Equation(s):
// \ulaIn1|Mux8~0_combout  = ( \control|in1Mux [1] & ( \regmem|regMemory~1450_combout  & ( \intMem|instruction [8] ) ) ) # ( !\control|in1Mux [1] & ( \regmem|regMemory~1450_combout  & ( (!\control|in1Mux [0]) # (\intMem|instruction [8]) ) ) ) # ( 
// \control|in1Mux [1] & ( !\regmem|regMemory~1450_combout  & ( \intMem|instruction [8] ) ) ) # ( !\control|in1Mux [1] & ( !\regmem|regMemory~1450_combout  & ( (\intMem|instruction [8] & \control|in1Mux [0]) ) ) )

	.dataa(!\intMem|instruction [8]),
	.datab(gnd),
	.datac(!\control|in1Mux [0]),
	.datad(gnd),
	.datae(!\control|in1Mux [1]),
	.dataf(!\regmem|regMemory~1450_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux8~0 .extended_lut = "off";
defparam \ulaIn1|Mux8~0 .lut_mask = 64'h05055555F5F55555;
defparam \ulaIn1|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N42
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[8] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [8] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux8~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux8~0_combout  & ( \ulaIn1|ulaIn1MuxOut [8] ) ) ) # ( !\ulaIn1|Mux32~0_combout  & ( !\ulaIn1|Mux8~0_combout  & ( 
// \ulaIn1|ulaIn1MuxOut [8] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [8]),
	.datae(!\ulaIn1|Mux32~0_combout ),
	.dataf(!\ulaIn1|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[8] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[8] .lut_mask = 64'h00FF000000FFFFFF;
defparam \ulaIn1|ulaIn1MuxOut[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N36
cyclonev_lcell_comb \ula|Mux23~3 (
// Equation(s):
// \ula|Mux23~3_combout  = ( \ulaIn2|ulaIn2MuxOut[8]~7_combout  & ( !\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [8] & !\control|aluOp [0]))) ) ) # ( !\ulaIn2|ulaIn2MuxOut[8]~7_combout  & ( (!\ulaIn1|ulaIn1MuxOut [8] & (\control|aluOp [1] & \control|aluOp 
// [0])) # (\ulaIn1|ulaIn1MuxOut [8] & (!\control|aluOp [1] $ (!\control|aluOp [0]))) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [8]),
	.datac(!\control|aluOp [1]),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[8]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux23~3 .extended_lut = "off";
defparam \ula|Mux23~3 .lut_mask = 64'h033C033C3CF03CF0;
defparam \ula|Mux23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N42
cyclonev_lcell_comb \memToRegMux|memToRegOutput[8]~7 (
// Equation(s):
// \memToRegMux|memToRegOutput[8]~7_combout  = ( \control|aluOp [2] & ( \ula|Mux23~2_combout  & ( (!\control|Decoder1~0_combout  & ((!\control|aluOp [3]) # (\ula|Mux31~3_combout ))) ) ) ) # ( !\control|aluOp [2] & ( \ula|Mux23~2_combout  & ( 
// (!\control|Decoder1~0_combout  & ((!\control|aluOp [3]) # (\ula|Mux23~3_combout ))) ) ) ) # ( \control|aluOp [2] & ( !\ula|Mux23~2_combout  & ( (!\control|Decoder1~0_combout  & (\control|aluOp [3] & \ula|Mux31~3_combout )) ) ) ) # ( !\control|aluOp [2] & 
// ( !\ula|Mux23~2_combout  & ( (!\control|Decoder1~0_combout  & (\control|aluOp [3] & \ula|Mux23~3_combout )) ) ) )

	.dataa(!\control|Decoder1~0_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Mux23~3_combout ),
	.datad(!\ula|Mux31~3_combout ),
	.datae(!\control|aluOp [2]),
	.dataf(!\ula|Mux23~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[8]~7 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[8]~7 .lut_mask = 64'h020200228A8A88AA;
defparam \memToRegMux|memToRegOutput[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N39
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[7]~27 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[7]~27_combout  = ( !\control|in2Mux~combout  & ( (!\regmem|regMemory~1025_combout  & (((\regmem|regMemory_rtl_0|auto_generated|ram_block1a7 )))) # (\regmem|regMemory~1025_combout  & ((!\regmem|regMemory~1024_combout  & 
// (\regmem|regMemory_rtl_0|auto_generated|ram_block1a7 )) # (\regmem|regMemory~1024_combout  & ((\regmem|regMemory_rtl_0_bypass [18]))))) ) )

	.dataa(!\regmem|regMemory~1025_combout ),
	.datab(!\regmem|regMemory~1024_combout ),
	.datac(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\regmem|regMemory_rtl_0_bypass [18]),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[7]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[7]~27 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[7]~27 .lut_mask = 64'h0E1F0E1F00000000;
defparam \ulaIn2|ulaIn2MuxOut[7]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N48
cyclonev_lcell_comb \ula|Mux24~4 (
// Equation(s):
// \ula|Mux24~4_combout  = ( !\control|aluOp [2] & ( (!\ulaIn2|ulaIn2MuxOut[7]~27_combout  & ((!\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [7] & (\control|aluOp [0]))) # (\control|aluOp [1] & (!\ulaIn1|ulaIn1MuxOut [7] $ ((!\control|aluOp [0])))))) # 
// (\ulaIn2|ulaIn2MuxOut[7]~27_combout  & (!\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [7] & (!\control|aluOp [0])))))) ) ) # ( \control|aluOp [2] & ( (!\control|aluOp [1] & (((!\control|aluOp [0] & ((\ula|LessThan0~47_combout ) # 
// (\ula|LessThan0~46_combout )))))) ) )

	.dataa(!\control|aluOp [1]),
	.datab(!\ulaIn2|ulaIn2MuxOut[7]~27_combout ),
	.datac(!\ula|LessThan0~46_combout ),
	.datad(!\control|aluOp [0]),
	.datae(!\control|aluOp [2]),
	.dataf(!\ula|LessThan0~47_combout ),
	.datag(!\ulaIn1|ulaIn1MuxOut [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux24~4 .extended_lut = "on";
defparam \ula|Mux24~4 .lut_mask = 64'h166A0A00166AAA00;
defparam \ula|Mux24~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N21
cyclonev_lcell_comb \memToRegMux|memToRegOutput[7]~6 (
// Equation(s):
// \memToRegMux|memToRegOutput[7]~6_combout  = ( \ula|Mux24~2_combout  & ( (!\control|Decoder1~0_combout  & ((!\control|aluOp [3]) # (\ula|Mux24~4_combout ))) ) ) # ( !\ula|Mux24~2_combout  & ( (!\control|Decoder1~0_combout  & (\control|aluOp [3] & 
// \ula|Mux24~4_combout )) ) )

	.dataa(gnd),
	.datab(!\control|Decoder1~0_combout ),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|Mux24~4_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux24~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[7]~6 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[7]~6 .lut_mask = 64'h000C000CC0CCC0CC;
defparam \memToRegMux|memToRegOutput[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N36
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[6]~24 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[6]~24_combout  = ( !\control|in2Mux~combout  & ( (!\regmem|regMemory~1025_combout  & (((\regmem|regMemory_rtl_0|auto_generated|ram_block1a6 )))) # (\regmem|regMemory~1025_combout  & ((!\regmem|regMemory~1024_combout  & 
// (\regmem|regMemory_rtl_0|auto_generated|ram_block1a6 )) # (\regmem|regMemory~1024_combout  & ((\regmem|regMemory_rtl_0_bypass [17]))))) ) )

	.dataa(!\regmem|regMemory~1025_combout ),
	.datab(!\regmem|regMemory~1024_combout ),
	.datac(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a6 ),
	.datad(!\regmem|regMemory_rtl_0_bypass [17]),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[6]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[6]~24 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[6]~24 .lut_mask = 64'h0E1F0E1F00000000;
defparam \ulaIn2|ulaIn2MuxOut[6]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N30
cyclonev_lcell_comb \ula|Mux25~4 (
// Equation(s):
// \ula|Mux25~4_combout  = ( !\control|aluOp [2] & ( (!\ulaIn2|ulaIn2MuxOut[6]~24_combout  & ((!\control|aluOp [0] & (\ulaIn1|ulaIn1MuxOut [6] & ((\control|aluOp [1])))) # (\control|aluOp [0] & (!\ulaIn1|ulaIn1MuxOut [6] $ (((!\control|aluOp [1]))))))) # 
// (\ulaIn2|ulaIn2MuxOut[6]~24_combout  & ((!\control|aluOp [1] $ (((!\control|aluOp [0] & !\ulaIn1|ulaIn1MuxOut [6])))))) ) ) # ( \control|aluOp [2] & ( ((!\control|aluOp [0] & (!\control|aluOp [1] & ((\ula|LessThan0~47_combout ) # 
// (\ula|LessThan0~46_combout ))))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[6]~24_combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\ula|LessThan0~46_combout ),
	.datad(!\ula|LessThan0~47_combout ),
	.datae(!\control|aluOp [2]),
	.dataf(!\control|aluOp [1]),
	.datag(!\ulaIn1|ulaIn1MuxOut [6]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux25~4 .extended_lut = "on";
defparam \ula|Mux25~4 .lut_mask = 64'h17170CCC68680000;
defparam \ula|Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N39
cyclonev_lcell_comb \memToRegMux|memToRegOutput[6]~5 (
// Equation(s):
// \memToRegMux|memToRegOutput[6]~5_combout  = ( \ula|Mux25~2_combout  & ( (!\control|Decoder1~0_combout  & ((!\control|aluOp [3]) # (\ula|Mux25~4_combout ))) ) ) # ( !\ula|Mux25~2_combout  & ( (\control|aluOp [3] & (\ula|Mux25~4_combout  & 
// !\control|Decoder1~0_combout )) ) )

	.dataa(!\control|aluOp [3]),
	.datab(gnd),
	.datac(!\ula|Mux25~4_combout ),
	.datad(!\control|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[6]~5 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[6]~5 .lut_mask = 64'h05000500AF00AF00;
defparam \memToRegMux|memToRegOutput[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N33
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[12]~9 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[12]~9_combout  = ( !\control|in2Mux~combout  & ( (!\regmem|regMemory~1025_combout  & (((\regmem|regMemory_rtl_0|auto_generated|ram_block1a12 )))) # (\regmem|regMemory~1025_combout  & ((!\regmem|regMemory~1024_combout  & 
// (\regmem|regMemory_rtl_0|auto_generated|ram_block1a12 )) # (\regmem|regMemory~1024_combout  & ((\regmem|regMemory_rtl_0_bypass [23]))))) ) )

	.dataa(!\regmem|regMemory~1025_combout ),
	.datab(!\regmem|regMemory~1024_combout ),
	.datac(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a12 ),
	.datad(!\regmem|regMemory_rtl_0_bypass [23]),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[12]~9 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[12]~9 .lut_mask = 64'h0E1F0E1F00000000;
defparam \ulaIn2|ulaIn2MuxOut[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N0
cyclonev_lcell_comb \ula|Mux19~3 (
// Equation(s):
// \ula|Mux19~3_combout  = ( \control|aluOp [0] & ( !\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [12] & !\ulaIn2|ulaIn2MuxOut[12]~9_combout ))) ) ) # ( !\control|aluOp [0] & ( (!\ulaIn1|ulaIn1MuxOut [12] & (\control|aluOp [1] & 
// \ulaIn2|ulaIn2MuxOut[12]~9_combout )) # (\ulaIn1|ulaIn1MuxOut [12] & (!\control|aluOp [1] $ (!\ulaIn2|ulaIn2MuxOut[12]~9_combout ))) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [12]),
	.datab(!\control|aluOp [1]),
	.datac(!\ulaIn2|ulaIn2MuxOut[12]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux19~3 .extended_lut = "off";
defparam \ula|Mux19~3 .lut_mask = 64'h161616166C6C6C6C;
defparam \ula|Mux19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N36
cyclonev_lcell_comb \ula|Mux19~4 (
// Equation(s):
// \ula|Mux19~4_combout  = ( \ula|Mux19~2_combout  & ( (!\control|aluOp [3]) # ((!\control|aluOp [2] & (\ula|Mux19~3_combout )) # (\control|aluOp [2] & ((\ula|Mux31~3_combout )))) ) ) # ( !\ula|Mux19~2_combout  & ( (\control|aluOp [3] & ((!\control|aluOp [2] 
// & (\ula|Mux19~3_combout )) # (\control|aluOp [2] & ((\ula|Mux31~3_combout ))))) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux19~3_combout ),
	.datac(!\ula|Mux31~3_combout ),
	.datad(!\control|aluOp [2]),
	.datae(gnd),
	.dataf(!\ula|Mux19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux19~4 .extended_lut = "off";
defparam \ula|Mux19~4 .lut_mask = 64'h11051105BBAFBBAF;
defparam \ula|Mux19~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N53
dffeas \regmem|regMemory~492 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~492 .is_wysiwyg = "true";
defparam \regmem|regMemory~492 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N55
dffeas \regmem|regMemory~460 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~460 .is_wysiwyg = "true";
defparam \regmem|regMemory~460 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N56
dffeas \regmem|regMemory~428 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~428 .is_wysiwyg = "true";
defparam \regmem|regMemory~428 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N31
dffeas \regmem|regMemory~300 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~300 .is_wysiwyg = "true";
defparam \regmem|regMemory~300 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y8_N15
cyclonev_lcell_comb \regmem|regMemory~364feeder (
// Equation(s):
// \regmem|regMemory~364feeder_combout  = ( \ula|Mux19~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux19~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~364feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~364feeder .extended_lut = "off";
defparam \regmem|regMemory~364feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~364feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N17
dffeas \regmem|regMemory~364 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~364feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~364 .is_wysiwyg = "true";
defparam \regmem|regMemory~364 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N33
cyclonev_lcell_comb \regmem|regMemory~332feeder (
// Equation(s):
// \regmem|regMemory~332feeder_combout  = \ula|Mux19~4_combout 

	.dataa(!\ula|Mux19~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~332feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~332feeder .extended_lut = "off";
defparam \regmem|regMemory~332feeder .lut_mask = 64'h5555555555555555;
defparam \regmem|regMemory~332feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N34
dffeas \regmem|regMemory~332 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~332feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~332 .is_wysiwyg = "true";
defparam \regmem|regMemory~332 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N6
cyclonev_lcell_comb \regmem|regMemory~268feeder (
// Equation(s):
// \regmem|regMemory~268feeder_combout  = \ula|Mux19~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux19~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~268feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~268feeder .extended_lut = "off";
defparam \regmem|regMemory~268feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory~268feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N7
dffeas \regmem|regMemory~268 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~268feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~268 .is_wysiwyg = "true";
defparam \regmem|regMemory~268 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y8_N18
cyclonev_lcell_comb \regmem|regMemory~2023 (
// Equation(s):
// \regmem|regMemory~2023_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~268_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory~300_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & 
// ((\regmem|regMemory~332_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~364_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~300_q ),
	.datab(!\regmem|regMemory~364_q ),
	.datac(!\regmem|regMemory~332_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~268_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2023_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2023 .extended_lut = "on";
defparam \regmem|regMemory~2023 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~2023 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N37
dffeas \regmem|regMemory~396 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~396 .is_wysiwyg = "true";
defparam \regmem|regMemory~396 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y8_N0
cyclonev_lcell_comb \regmem|regMemory~1506 (
// Equation(s):
// \regmem|regMemory~1506_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~2023_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~2023_combout  & 
// (\regmem|regMemory~396_q )) # (\regmem|regMemory~2023_combout  & ((\regmem|regMemory~428_q )))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~2023_combout ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~2023_combout  & ((\regmem|regMemory~460_q ))) # (\regmem|regMemory~2023_combout  & (\regmem|regMemory~492_q ))))) ) )

	.dataa(!\regmem|regMemory~492_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~460_q ),
	.datad(!\regmem|regMemory~428_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~2023_combout ),
	.datag(!\regmem|regMemory~396_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1506_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1506 .extended_lut = "on";
defparam \regmem|regMemory~1506 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regmem|regMemory~1506 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N14
dffeas \regmem|regMemory~684 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~684 .is_wysiwyg = "true";
defparam \regmem|regMemory~684 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N39
cyclonev_lcell_comb \regmem|regMemory~716feeder (
// Equation(s):
// \regmem|regMemory~716feeder_combout  = ( \ula|Mux19~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux19~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~716feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~716feeder .extended_lut = "off";
defparam \regmem|regMemory~716feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~716feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N40
dffeas \regmem|regMemory~716 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~716feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~716 .is_wysiwyg = "true";
defparam \regmem|regMemory~716 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y8_N42
cyclonev_lcell_comb \regmem|regMemory~748feeder (
// Equation(s):
// \regmem|regMemory~748feeder_combout  = ( \ula|Mux19~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux19~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~748feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~748feeder .extended_lut = "off";
defparam \regmem|regMemory~748feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~748feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N44
dffeas \regmem|regMemory~748 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~748feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~748 .is_wysiwyg = "true";
defparam \regmem|regMemory~748 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N8
dffeas \regmem|regMemory~620 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~620 .is_wysiwyg = "true";
defparam \regmem|regMemory~620 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N27
cyclonev_lcell_comb \regmem|regMemory~588feeder (
// Equation(s):
// \regmem|regMemory~588feeder_combout  = ( \ula|Mux19~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux19~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~588feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~588feeder .extended_lut = "off";
defparam \regmem|regMemory~588feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~588feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N29
dffeas \regmem|regMemory~588 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~588feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~588 .is_wysiwyg = "true";
defparam \regmem|regMemory~588 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N15
cyclonev_lcell_comb \regmem|regMemory~556feeder (
// Equation(s):
// \regmem|regMemory~556feeder_combout  = ( \ula|Mux19~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux19~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~556feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~556feeder .extended_lut = "off";
defparam \regmem|regMemory~556feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~556feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N17
dffeas \regmem|regMemory~556 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~556feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~556 .is_wysiwyg = "true";
defparam \regmem|regMemory~556 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N25
dffeas \regmem|regMemory~524 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~524 .is_wysiwyg = "true";
defparam \regmem|regMemory~524 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N30
cyclonev_lcell_comb \regmem|regMemory~2027 (
// Equation(s):
// \regmem|regMemory~2027_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction [16] & (\regmem|regMemory~524_q )) # (\intMem|instruction [16] & ((\regmem|regMemory~556_q )))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction [16] & ((\regmem|regMemory~588_q ))) # (\intMem|instruction [16] & 
// (\regmem|regMemory~620_q ))))) # (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction [16]))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~620_q ),
	.datac(!\regmem|regMemory~588_q ),
	.datad(!\regmem|regMemory~556_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~524_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2027_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2027 .extended_lut = "on";
defparam \regmem|regMemory~2027 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regmem|regMemory~2027 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N1
dffeas \regmem|regMemory~652 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~652 .is_wysiwyg = "true";
defparam \regmem|regMemory~652 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y8_N54
cyclonev_lcell_comb \regmem|regMemory~1510 (
// Equation(s):
// \regmem|regMemory~1510_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~2027_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~2027_combout  & 
// ((\regmem|regMemory~652_q ))) # (\regmem|regMemory~2027_combout  & (\regmem|regMemory~684_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~2027_combout )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~2027_combout  & (\regmem|regMemory~716_q )) # (\regmem|regMemory~2027_combout  & ((\regmem|regMemory~748_q )))))) ) )

	.dataa(!\regmem|regMemory~684_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~716_q ),
	.datad(!\regmem|regMemory~748_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~2027_combout ),
	.datag(!\regmem|regMemory~652_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1510_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1510 .extended_lut = "on";
defparam \regmem|regMemory~1510 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regmem|regMemory~1510 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N36
cyclonev_lcell_comb \regmem|regMemory~172feeder (
// Equation(s):
// \regmem|regMemory~172feeder_combout  = ( \ula|Mux19~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux19~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~172feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~172feeder .extended_lut = "off";
defparam \regmem|regMemory~172feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~172feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y9_N37
dffeas \regmem|regMemory~172 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~172feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~172 .is_wysiwyg = "true";
defparam \regmem|regMemory~172 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y8_N30
cyclonev_lcell_comb \regmem|regMemory~236feeder (
// Equation(s):
// \regmem|regMemory~236feeder_combout  = ( \ula|Mux19~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux19~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~236feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~236feeder .extended_lut = "off";
defparam \regmem|regMemory~236feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~236feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N31
dffeas \regmem|regMemory~236 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~236feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~236 .is_wysiwyg = "true";
defparam \regmem|regMemory~236 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y9_N0
cyclonev_lcell_comb \regmem|regMemory~204feeder (
// Equation(s):
// \regmem|regMemory~204feeder_combout  = ( \ula|Mux19~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux19~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~204feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~204feeder .extended_lut = "off";
defparam \regmem|regMemory~204feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~204feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y9_N1
dffeas \regmem|regMemory~204 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~204feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~204 .is_wysiwyg = "true";
defparam \regmem|regMemory~204 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N33
cyclonev_lcell_comb \regmem|regMemory~44feeder (
// Equation(s):
// \regmem|regMemory~44feeder_combout  = ( \ula|Mux19~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux19~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~44feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~44feeder .extended_lut = "off";
defparam \regmem|regMemory~44feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~44feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N35
dffeas \regmem|regMemory~44 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~44 .is_wysiwyg = "true";
defparam \regmem|regMemory~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N7
dffeas \regmem|regMemory~76 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~76 .is_wysiwyg = "true";
defparam \regmem|regMemory~76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N57
cyclonev_lcell_comb \regmem|regMemory~108feeder (
// Equation(s):
// \regmem|regMemory~108feeder_combout  = ( \ula|Mux19~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux19~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~108feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~108feeder .extended_lut = "off";
defparam \regmem|regMemory~108feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~108feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N59
dffeas \regmem|regMemory~108 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~108feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~108 .is_wysiwyg = "true";
defparam \regmem|regMemory~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N34
dffeas \regmem|regMemory~12 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~12 .is_wysiwyg = "true";
defparam \regmem|regMemory~12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N36
cyclonev_lcell_comb \regmem|regMemory~2019 (
// Equation(s):
// \regmem|regMemory~2019_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~12_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~44_q ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~76_q )) # 
// (\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~108_q ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~44_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~76_q ),
	.datad(!\regmem|regMemory~108_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2019_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2019 .extended_lut = "on";
defparam \regmem|regMemory~2019 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \regmem|regMemory~2019 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N59
dffeas \regmem|regMemory~140 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~140 .is_wysiwyg = "true";
defparam \regmem|regMemory~140 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y8_N36
cyclonev_lcell_comb \regmem|regMemory~1502 (
// Equation(s):
// \regmem|regMemory~1502_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~2019_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~2019_combout  & 
// ((\regmem|regMemory~140_q ))) # (\regmem|regMemory~2019_combout  & (\regmem|regMemory~172_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~2019_combout )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~2019_combout  & ((\regmem|regMemory~204_q ))) # (\regmem|regMemory~2019_combout  & (\regmem|regMemory~236_q ))))) ) )

	.dataa(!\regmem|regMemory~172_q ),
	.datab(!\regmem|regMemory~236_q ),
	.datac(!\regmem|regMemory~204_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~2019_combout ),
	.datag(!\regmem|regMemory~140_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1502_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1502 .extended_lut = "on";
defparam \regmem|regMemory~1502 .lut_mask = 64'h000F000FFF55FF33;
defparam \regmem|regMemory~1502 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N2
dffeas \regmem|regMemory~1004 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~1004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~1004 .is_wysiwyg = "true";
defparam \regmem|regMemory~1004 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N47
dffeas \regmem|regMemory~940 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~940 .is_wysiwyg = "true";
defparam \regmem|regMemory~940 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N50
dffeas \regmem|regMemory~972 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~972 .is_wysiwyg = "true";
defparam \regmem|regMemory~972 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N29
dffeas \regmem|regMemory~812 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~812 .is_wysiwyg = "true";
defparam \regmem|regMemory~812 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N44
dffeas \regmem|regMemory~876 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~876 .is_wysiwyg = "true";
defparam \regmem|regMemory~876 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N52
dffeas \regmem|regMemory~844 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~844 .is_wysiwyg = "true";
defparam \regmem|regMemory~844 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N11
dffeas \regmem|regMemory~780 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~780 .is_wysiwyg = "true";
defparam \regmem|regMemory~780 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y7_N0
cyclonev_lcell_comb \regmem|regMemory~2031 (
// Equation(s):
// \regmem|regMemory~2031_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~780_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory~812_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & 
// ((\regmem|regMemory~844_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~876_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~812_q ),
	.datab(!\regmem|regMemory~876_q ),
	.datac(!\regmem|regMemory~844_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~780_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2031_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2031 .extended_lut = "on";
defparam \regmem|regMemory~2031 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~2031 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N50
dffeas \regmem|regMemory~908 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~908 .is_wysiwyg = "true";
defparam \regmem|regMemory~908 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N0
cyclonev_lcell_comb \regmem|regMemory~1514 (
// Equation(s):
// \regmem|regMemory~1514_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~2031_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~2031_combout  & 
// ((\regmem|regMemory~908_q ))) # (\regmem|regMemory~2031_combout  & (\regmem|regMemory~940_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~2031_combout )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~2031_combout  & ((\regmem|regMemory~972_q ))) # (\regmem|regMemory~2031_combout  & (\regmem|regMemory~1004_q ))))) ) )

	.dataa(!\regmem|regMemory~1004_q ),
	.datab(!\regmem|regMemory~940_q ),
	.datac(!\regmem|regMemory~972_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~2031_combout ),
	.datag(!\regmem|regMemory~908_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1514_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1514 .extended_lut = "on";
defparam \regmem|regMemory~1514 .lut_mask = 64'h000F000FFF33FF55;
defparam \regmem|regMemory~1514 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y8_N6
cyclonev_lcell_comb \regmem|regMemory~1518 (
// Equation(s):
// \regmem|regMemory~1518_combout  = ( \regmem|regMemory~1502_combout  & ( \regmem|regMemory~1514_combout  & ( (!\intMem|instruction [20] & (((!\intMem|instruction [19])) # (\regmem|regMemory~1506_combout ))) # (\intMem|instruction [20] & 
// (((\intMem|instruction [19]) # (\regmem|regMemory~1510_combout )))) ) ) ) # ( !\regmem|regMemory~1502_combout  & ( \regmem|regMemory~1514_combout  & ( (!\intMem|instruction [20] & (\regmem|regMemory~1506_combout  & ((\intMem|instruction [19])))) # 
// (\intMem|instruction [20] & (((\intMem|instruction [19]) # (\regmem|regMemory~1510_combout )))) ) ) ) # ( \regmem|regMemory~1502_combout  & ( !\regmem|regMemory~1514_combout  & ( (!\intMem|instruction [20] & (((!\intMem|instruction [19])) # 
// (\regmem|regMemory~1506_combout ))) # (\intMem|instruction [20] & (((\regmem|regMemory~1510_combout  & !\intMem|instruction [19])))) ) ) ) # ( !\regmem|regMemory~1502_combout  & ( !\regmem|regMemory~1514_combout  & ( (!\intMem|instruction [20] & 
// (\regmem|regMemory~1506_combout  & ((\intMem|instruction [19])))) # (\intMem|instruction [20] & (((\regmem|regMemory~1510_combout  & !\intMem|instruction [19])))) ) ) )

	.dataa(!\regmem|regMemory~1506_combout ),
	.datab(!\intMem|instruction [20]),
	.datac(!\regmem|regMemory~1510_combout ),
	.datad(!\intMem|instruction [19]),
	.datae(!\regmem|regMemory~1502_combout ),
	.dataf(!\regmem|regMemory~1514_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1518_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1518 .extended_lut = "off";
defparam \regmem|regMemory~1518 .lut_mask = 64'h0344CF440377CF77;
defparam \regmem|regMemory~1518 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N21
cyclonev_lcell_comb \ulaIn1|Mux12~0 (
// Equation(s):
// \ulaIn1|Mux12~0_combout  = ( \regmem|regMemory~1518_combout  & ( ((!\control|in1Mux [0] & !\control|in1Mux [1])) # (\intMem|instruction [12]) ) ) # ( !\regmem|regMemory~1518_combout  & ( (\intMem|instruction [12] & ((\control|in1Mux [1]) # 
// (\control|in1Mux [0]))) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(gnd),
	.datac(!\intMem|instruction [12]),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory~1518_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux12~0 .extended_lut = "off";
defparam \ulaIn1|Mux12~0 .lut_mask = 64'h050F050FAF0FAF0F;
defparam \ulaIn1|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N18
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[12] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [12] = ( \ulaIn1|Mux12~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [12]) # (\ulaIn1|Mux32~0_combout ) ) ) # ( !\ulaIn1|Mux12~0_combout  & ( (!\ulaIn1|Mux32~0_combout  & \ulaIn1|ulaIn1MuxOut [12]) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|Mux32~0_combout ),
	.datac(!\ulaIn1|ulaIn1MuxOut [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[12] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[12] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \ulaIn1|ulaIn1MuxOut[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N12
cyclonev_lcell_comb \ula|ShiftRight0~17 (
// Equation(s):
// \ula|ShiftRight0~17_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [12] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [10] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [11] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [9] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [12]),
	.datab(!\ulaIn1|ulaIn1MuxOut [9]),
	.datac(!\ulaIn1|ulaIn1MuxOut [11]),
	.datad(!\ulaIn1|ulaIn1MuxOut [10]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~17 .extended_lut = "off";
defparam \ula|ShiftRight0~17 .lut_mask = 64'h33330F0F00FF5555;
defparam \ula|ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N30
cyclonev_lcell_comb \ula|ShiftRight0~16 (
// Equation(s):
// \ula|ShiftRight0~16_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [8] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [6] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [7] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [5] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [5]),
	.datab(!\ulaIn1|ulaIn1MuxOut [8]),
	.datac(!\ulaIn1|ulaIn1MuxOut [6]),
	.datad(!\ulaIn1|ulaIn1MuxOut [7]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~16 .extended_lut = "off";
defparam \ula|ShiftRight0~16 .lut_mask = 64'h555500FF0F0F3333;
defparam \ula|ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N18
cyclonev_lcell_comb \ula|Mux26~1 (
// Equation(s):
// \ula|Mux26~1_combout  = ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( \ula|ShiftRight0~16_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~18_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~14_combout )) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( \ula|ShiftRight0~16_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftRight0~17_combout ) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( !\ula|ShiftRight0~16_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~18_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~14_combout )) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ( !\ula|ShiftRight0~16_combout  & ( 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & \ula|ShiftRight0~17_combout ) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\ula|ShiftRight0~17_combout ),
	.datac(!\ula|ShiftRight0~14_combout ),
	.datad(!\ula|ShiftRight0~18_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.dataf(!\ula|ShiftRight0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux26~1 .extended_lut = "off";
defparam \ula|Mux26~1 .lut_mask = 64'h111105AFBBBB05AF;
defparam \ula|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N24
cyclonev_lcell_comb \ula|Mux26~0 (
// Equation(s):
// \ula|Mux26~0_combout  = ( \ula|Mux28~1_combout  & ( \ula|Mux28~0_combout  & ( \ula|ShiftLeft0~13_combout  ) ) ) # ( !\ula|Mux28~1_combout  & ( \ula|Mux28~0_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) ) # ( \ula|Mux28~1_combout  & ( !\ula|Mux28~0_combout  & 
// ( \ula|ShiftRight0~35_combout  ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|ShiftRight0~35_combout ),
	.datad(!\ula|ShiftLeft0~13_combout ),
	.datae(!\ula|Mux28~1_combout ),
	.dataf(!\ula|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux26~0 .extended_lut = "off";
defparam \ula|Mux26~0 .lut_mask = 64'h00000F0F333300FF;
defparam \ula|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N0
cyclonev_lcell_comb \ula|Mux26~2 (
// Equation(s):
// \ula|Mux26~2_combout  = ( \ula|Mux28~2_combout  & ( \ula|Mux26~0_combout  & ( (!\ula|Mux28~6_combout  & (\ula|Add0~26_sumout )) # (\ula|Mux28~6_combout  & ((\ula|ShiftRight1~8_combout ))) ) ) ) # ( !\ula|Mux28~2_combout  & ( \ula|Mux26~0_combout  & ( 
// (!\ula|Mux28~6_combout ) # (\ula|Mux26~1_combout ) ) ) ) # ( \ula|Mux28~2_combout  & ( !\ula|Mux26~0_combout  & ( (!\ula|Mux28~6_combout  & (\ula|Add0~26_sumout )) # (\ula|Mux28~6_combout  & ((\ula|ShiftRight1~8_combout ))) ) ) ) # ( !\ula|Mux28~2_combout 
//  & ( !\ula|Mux26~0_combout  & ( (\ula|Mux26~1_combout  & \ula|Mux28~6_combout ) ) ) )

	.dataa(!\ula|Mux26~1_combout ),
	.datab(!\ula|Add0~26_sumout ),
	.datac(!\ula|Mux28~6_combout ),
	.datad(!\ula|ShiftRight1~8_combout ),
	.datae(!\ula|Mux28~2_combout ),
	.dataf(!\ula|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux26~2 .extended_lut = "off";
defparam \ula|Mux26~2 .lut_mask = 64'h0505303FF5F5303F;
defparam \ula|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N42
cyclonev_lcell_comb \ula|Mux26~3 (
// Equation(s):
// \ula|Mux26~3_combout  = ( \ula|Mux26~4_combout  & ( \ula|Mux26~2_combout  ) ) # ( !\ula|Mux26~4_combout  & ( \ula|Mux26~2_combout  & ( !\control|aluOp [3] ) ) ) # ( \ula|Mux26~4_combout  & ( !\ula|Mux26~2_combout  & ( \control|aluOp [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [3]),
	.datad(gnd),
	.datae(!\ula|Mux26~4_combout ),
	.dataf(!\ula|Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux26~3 .extended_lut = "off";
defparam \ula|Mux26~3 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \ula|Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y1_N51
cyclonev_lcell_comb \regmem|regMemory_rtl_0_bypass[16]~feeder (
// Equation(s):
// \regmem|regMemory_rtl_0_bypass[16]~feeder_combout  = ( \ula|Mux26~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory_rtl_0_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[16]~feeder .extended_lut = "off";
defparam \regmem|regMemory_rtl_0_bypass[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory_rtl_0_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y1_N53
dffeas \regmem|regMemory_rtl_0_bypass[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N24
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[5]~23 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[5]~23_combout  = ( !\control|in2Mux~combout  & ( (!\regmem|regMemory~1025_combout  & (((\regmem|regMemory_rtl_0|auto_generated|ram_block1a5 )))) # (\regmem|regMemory~1025_combout  & ((!\regmem|regMemory~1024_combout  & 
// ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a5 ))) # (\regmem|regMemory~1024_combout  & (\regmem|regMemory_rtl_0_bypass [16])))) ) )

	.dataa(!\regmem|regMemory~1025_combout ),
	.datab(!\regmem|regMemory~1024_combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [16]),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a5 ),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[5]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[5]~23 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[5]~23 .lut_mask = 64'h01EF01EF00000000;
defparam \ulaIn2|ulaIn2MuxOut[5]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N36
cyclonev_lcell_comb \ula|Mux26~4 (
// Equation(s):
// \ula|Mux26~4_combout  = ( !\control|aluOp [2] & ( (!\control|aluOp [0] & ((!\ulaIn2|ulaIn2MuxOut[5]~23_combout  & (\ulaIn1|ulaIn1MuxOut [5] & (\control|aluOp [1]))) # (\ulaIn2|ulaIn2MuxOut[5]~23_combout  & (!\ulaIn1|ulaIn1MuxOut [5] $ ((!\control|aluOp 
// [1])))))) # (\control|aluOp [0] & (!\control|aluOp [1] $ (((!\ulaIn2|ulaIn2MuxOut[5]~23_combout  & (!\ulaIn1|ulaIn1MuxOut [5])))))) ) ) # ( \control|aluOp [2] & ( (!\control|aluOp [0] & (((!\control|aluOp [1] & ((\ula|LessThan0~47_combout ) # 
// (\ula|LessThan0~46_combout )))))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\ulaIn2|ulaIn2MuxOut[5]~23_combout ),
	.datac(!\ula|LessThan0~46_combout ),
	.datad(!\control|aluOp [1]),
	.datae(!\control|aluOp [2]),
	.dataf(!\ula|LessThan0~47_combout ),
	.datag(!\ulaIn1|ulaIn1MuxOut [5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux26~4 .extended_lut = "on";
defparam \ula|Mux26~4 .lut_mask = 64'h17680A001768AA00;
defparam \ula|Mux26~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N57
cyclonev_lcell_comb \memToRegMux|memToRegOutput[5]~4 (
// Equation(s):
// \memToRegMux|memToRegOutput[5]~4_combout  = ( !\control|Decoder1~0_combout  & ( \ula|Mux26~2_combout  & ( (!\control|aluOp [3]) # (\ula|Mux26~4_combout ) ) ) ) # ( !\control|Decoder1~0_combout  & ( !\ula|Mux26~2_combout  & ( (\control|aluOp [3] & 
// \ula|Mux26~4_combout ) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ula|Mux26~4_combout ),
	.datae(!\control|Decoder1~0_combout ),
	.dataf(!\ula|Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[5]~4 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[5]~4 .lut_mask = 64'h00550000AAFF0000;
defparam \memToRegMux|memToRegOutput[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N6
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[9]~15 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[9]~15_combout  = ( !\control|in2Mux~combout  & ( (!\regmem|regMemory~1024_combout  & (((\regmem|regMemory_rtl_0|auto_generated|ram_block1a9 )))) # (\regmem|regMemory~1024_combout  & ((!\regmem|regMemory~1025_combout  & 
// ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a9 ))) # (\regmem|regMemory~1025_combout  & (\regmem|regMemory_rtl_0_bypass [20])))) ) )

	.dataa(!\regmem|regMemory~1024_combout ),
	.datab(!\regmem|regMemory~1025_combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [20]),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a9 ),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[9]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[9]~15 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[9]~15 .lut_mask = 64'h01EF01EF00000000;
defparam \ulaIn2|ulaIn2MuxOut[9]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N30
cyclonev_lcell_comb \ula|Mux22~12 (
// Equation(s):
// \ula|Mux22~12_combout  = ( \ulaIn1|ulaIn1MuxOut [9] & ( !\control|aluOp [1] $ (((!\ulaIn2|ulaIn2MuxOut[9]~15_combout  & !\control|aluOp [0]))) ) ) # ( !\ulaIn1|ulaIn1MuxOut [9] & ( (!\control|aluOp [1] & (\ulaIn2|ulaIn2MuxOut[9]~15_combout  & 
// \control|aluOp [0])) # (\control|aluOp [1] & (!\ulaIn2|ulaIn2MuxOut[9]~15_combout  $ (!\control|aluOp [0]))) ) )

	.dataa(!\control|aluOp [1]),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[9]~15_combout ),
	.datad(!\control|aluOp [0]),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~12 .extended_lut = "off";
defparam \ula|Mux22~12 .lut_mask = 64'h055A055A5AAA5AAA;
defparam \ula|Mux22~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N36
cyclonev_lcell_comb \ula|Mux22~13 (
// Equation(s):
// \ula|Mux22~13_combout  = ( \ula|Mux22~18_combout  & ( (!\control|aluOp [3]) # ((!\control|aluOp [2] & (\ula|Mux22~12_combout )) # (\control|aluOp [2] & ((\ula|Mux31~3_combout )))) ) ) # ( !\ula|Mux22~18_combout  & ( (\control|aluOp [3] & ((!\control|aluOp 
// [2] & (\ula|Mux22~12_combout )) # (\control|aluOp [2] & ((\ula|Mux31~3_combout ))))) ) )

	.dataa(!\ula|Mux22~12_combout ),
	.datab(!\ula|Mux31~3_combout ),
	.datac(!\control|aluOp [2]),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\ula|Mux22~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux22~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux22~13 .extended_lut = "off";
defparam \ula|Mux22~13 .lut_mask = 64'h00530053FF53FF53;
defparam \ula|Mux22~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N29
dffeas \regmem|regMemory~233 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux22~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~233 .is_wysiwyg = "true";
defparam \regmem|regMemory~233 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N36
cyclonev_lcell_comb \regmem|regMemory~201feeder (
// Equation(s):
// \regmem|regMemory~201feeder_combout  = ( \ula|Mux22~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux22~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~201feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~201feeder .extended_lut = "off";
defparam \regmem|regMemory~201feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~201feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N37
dffeas \regmem|regMemory~201 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~201feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~201 .is_wysiwyg = "true";
defparam \regmem|regMemory~201 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N39
cyclonev_lcell_comb \regmem|regMemory~169feeder (
// Equation(s):
// \regmem|regMemory~169feeder_combout  = ( \ula|Mux22~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux22~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~169feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~169feeder .extended_lut = "off";
defparam \regmem|regMemory~169feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~169feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N40
dffeas \regmem|regMemory~169 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~169feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~169 .is_wysiwyg = "true";
defparam \regmem|regMemory~169 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N20
dffeas \regmem|regMemory~41 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux22~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~41 .is_wysiwyg = "true";
defparam \regmem|regMemory~41 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N42
cyclonev_lcell_comb \regmem|regMemory~105feeder (
// Equation(s):
// \regmem|regMemory~105feeder_combout  = ( \ula|Mux22~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux22~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~105feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~105feeder .extended_lut = "off";
defparam \regmem|regMemory~105feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~105feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N44
dffeas \regmem|regMemory~105 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~105feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~105 .is_wysiwyg = "true";
defparam \regmem|regMemory~105 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N12
cyclonev_lcell_comb \regmem|regMemory~73feeder (
// Equation(s):
// \regmem|regMemory~73feeder_combout  = ( \ula|Mux22~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux22~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~73feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~73feeder .extended_lut = "off";
defparam \regmem|regMemory~73feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~73feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N13
dffeas \regmem|regMemory~73 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~73feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~73 .is_wysiwyg = "true";
defparam \regmem|regMemory~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N41
dffeas \regmem|regMemory~9 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux22~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~9 .is_wysiwyg = "true";
defparam \regmem|regMemory~9 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N48
cyclonev_lcell_comb \regmem|regMemory~1987 (
// Equation(s):
// \regmem|regMemory~1987_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~9_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~41_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~73_q ))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~105_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~41_q ),
	.datab(!\regmem|regMemory~105_q ),
	.datac(!\regmem|regMemory~73_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1987_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1987 .extended_lut = "on";
defparam \regmem|regMemory~1987 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~1987 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N42
cyclonev_lcell_comb \regmem|regMemory~137feeder (
// Equation(s):
// \regmem|regMemory~137feeder_combout  = ( \ula|Mux22~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux22~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~137feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~137feeder .extended_lut = "off";
defparam \regmem|regMemory~137feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~137feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N44
dffeas \regmem|regMemory~137 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~137feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~137 .is_wysiwyg = "true";
defparam \regmem|regMemory~137 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N27
cyclonev_lcell_comb \regmem|regMemory~1468 (
// Equation(s):
// \regmem|regMemory~1468_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1987_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1987_combout  & (\regmem|regMemory~137_q )) # 
// (\regmem|regMemory~1987_combout  & ((\regmem|regMemory~169_q )))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1987_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\regmem|regMemory~1987_combout  & ((\regmem|regMemory~201_q ))) # (\regmem|regMemory~1987_combout  & (\regmem|regMemory~233_q ))))) ) )

	.dataa(!\regmem|regMemory~233_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~201_q ),
	.datad(!\regmem|regMemory~169_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1987_combout ),
	.datag(!\regmem|regMemory~137_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1468_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1468 .extended_lut = "on";
defparam \regmem|regMemory~1468 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regmem|regMemory~1468 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N55
dffeas \regmem|regMemory~1001 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux22~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~1001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~1001 .is_wysiwyg = "true";
defparam \regmem|regMemory~1001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N15
cyclonev_lcell_comb \regmem|regMemory~969feeder (
// Equation(s):
// \regmem|regMemory~969feeder_combout  = ( \ula|Mux22~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux22~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~969feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~969feeder .extended_lut = "off";
defparam \regmem|regMemory~969feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~969feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N17
dffeas \regmem|regMemory~969 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~969feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~969 .is_wysiwyg = "true";
defparam \regmem|regMemory~969 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N47
dffeas \regmem|regMemory~937 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux22~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~937 .is_wysiwyg = "true";
defparam \regmem|regMemory~937 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N37
dffeas \regmem|regMemory~809 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ula|Mux22~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~809 .is_wysiwyg = "true";
defparam \regmem|regMemory~809 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N4
dffeas \regmem|regMemory~841 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux22~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~841 .is_wysiwyg = "true";
defparam \regmem|regMemory~841 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N49
dffeas \regmem|regMemory~873 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux22~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~873 .is_wysiwyg = "true";
defparam \regmem|regMemory~873 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N58
dffeas \regmem|regMemory~777 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux22~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~777 .is_wysiwyg = "true";
defparam \regmem|regMemory~777 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N48
cyclonev_lcell_comb \regmem|regMemory~1999 (
// Equation(s):
// \regmem|regMemory~1999_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction [16] & (((\regmem|regMemory~777_q  & ((!\intMem|instruction[18]~DUPLICATE_q )))))) # (\intMem|instruction [16] & ((((\intMem|instruction[18]~DUPLICATE_q ))) # 
// (\regmem|regMemory~809_q ))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction [16] & (((\regmem|regMemory~841_q  & ((!\intMem|instruction[18]~DUPLICATE_q )))))) # (\intMem|instruction [16] & ((((\intMem|instruction[18]~DUPLICATE_q ) # 
// (\regmem|regMemory~873_q ))))) ) )

	.dataa(!\intMem|instruction [16]),
	.datab(!\regmem|regMemory~809_q ),
	.datac(!\regmem|regMemory~841_q ),
	.datad(!\regmem|regMemory~873_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~777_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1999_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1999 .extended_lut = "on";
defparam \regmem|regMemory~1999 .lut_mask = 64'h1B1B0A5F55555555;
defparam \regmem|regMemory~1999 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N10
dffeas \regmem|regMemory~905 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux22~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~905 .is_wysiwyg = "true";
defparam \regmem|regMemory~905 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N54
cyclonev_lcell_comb \regmem|regMemory~1480 (
// Equation(s):
// \regmem|regMemory~1480_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1999_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1999_combout  & (\regmem|regMemory~905_q )) 
// # (\regmem|regMemory~1999_combout  & ((\regmem|regMemory~937_q )))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1999_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\regmem|regMemory~1999_combout  & ((\regmem|regMemory~969_q ))) # (\regmem|regMemory~1999_combout  & (\regmem|regMemory~1001_q ))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~1001_q ),
	.datac(!\regmem|regMemory~969_q ),
	.datad(!\regmem|regMemory~937_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1999_combout ),
	.datag(!\regmem|regMemory~905_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1480_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1480 .extended_lut = "on";
defparam \regmem|regMemory~1480 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regmem|regMemory~1480 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N22
dffeas \regmem|regMemory~745 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux22~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~745 .is_wysiwyg = "true";
defparam \regmem|regMemory~745 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N6
cyclonev_lcell_comb \regmem|regMemory~713feeder (
// Equation(s):
// \regmem|regMemory~713feeder_combout  = ( \ula|Mux22~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux22~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~713feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~713feeder .extended_lut = "off";
defparam \regmem|regMemory~713feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~713feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N8
dffeas \regmem|regMemory~713 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~713feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~713 .is_wysiwyg = "true";
defparam \regmem|regMemory~713 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N18
cyclonev_lcell_comb \regmem|regMemory~681feeder (
// Equation(s):
// \regmem|regMemory~681feeder_combout  = ( \ula|Mux22~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux22~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~681feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~681feeder .extended_lut = "off";
defparam \regmem|regMemory~681feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~681feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N19
dffeas \regmem|regMemory~681 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~681feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~681 .is_wysiwyg = "true";
defparam \regmem|regMemory~681 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N56
dffeas \regmem|regMemory~617 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux22~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~617 .is_wysiwyg = "true";
defparam \regmem|regMemory~617 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N21
cyclonev_lcell_comb \regmem|regMemory~585feeder (
// Equation(s):
// \regmem|regMemory~585feeder_combout  = ( \ula|Mux22~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux22~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~585feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~585feeder .extended_lut = "off";
defparam \regmem|regMemory~585feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~585feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N23
dffeas \regmem|regMemory~585 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~585feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~585 .is_wysiwyg = "true";
defparam \regmem|regMemory~585 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N46
dffeas \regmem|regMemory~553 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux22~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~553 .is_wysiwyg = "true";
defparam \regmem|regMemory~553 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N39
cyclonev_lcell_comb \regmem|regMemory~521feeder (
// Equation(s):
// \regmem|regMemory~521feeder_combout  = ( \ula|Mux22~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux22~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~521feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~521feeder .extended_lut = "off";
defparam \regmem|regMemory~521feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~521feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N40
dffeas \regmem|regMemory~521 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~521feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~521 .is_wysiwyg = "true";
defparam \regmem|regMemory~521 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N54
cyclonev_lcell_comb \regmem|regMemory~1995 (
// Equation(s):
// \regmem|regMemory~1995_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & (\regmem|regMemory~521_q )) # (\intMem|instruction [16] & ((\regmem|regMemory~553_q ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction [16] & ((\regmem|regMemory~585_q ))) # (\intMem|instruction [16] & 
// (\regmem|regMemory~617_q ))))) # (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~617_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~585_q ),
	.datad(!\regmem|regMemory~553_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~521_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1995_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1995 .extended_lut = "on";
defparam \regmem|regMemory~1995 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regmem|regMemory~1995 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N46
dffeas \regmem|regMemory~649 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux22~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~649 .is_wysiwyg = "true";
defparam \regmem|regMemory~649 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N21
cyclonev_lcell_comb \regmem|regMemory~1476 (
// Equation(s):
// \regmem|regMemory~1476_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1995_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1995_combout  & 
// (\regmem|regMemory~649_q )) # (\regmem|regMemory~1995_combout  & ((\regmem|regMemory~681_q )))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1995_combout ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1995_combout  & ((\regmem|regMemory~713_q ))) # (\regmem|regMemory~1995_combout  & (\regmem|regMemory~745_q ))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~745_q ),
	.datac(!\regmem|regMemory~713_q ),
	.datad(!\regmem|regMemory~681_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1995_combout ),
	.datag(!\regmem|regMemory~649_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1476_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1476 .extended_lut = "on";
defparam \regmem|regMemory~1476 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regmem|regMemory~1476 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N42
cyclonev_lcell_comb \regmem|regMemory~425feeder (
// Equation(s):
// \regmem|regMemory~425feeder_combout  = ( \ula|Mux22~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux22~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~425feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~425feeder .extended_lut = "off";
defparam \regmem|regMemory~425feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~425feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N43
dffeas \regmem|regMemory~425 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~425feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~425 .is_wysiwyg = "true";
defparam \regmem|regMemory~425 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N21
cyclonev_lcell_comb \regmem|regMemory~457feeder (
// Equation(s):
// \regmem|regMemory~457feeder_combout  = ( \ula|Mux22~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux22~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~457feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~457feeder .extended_lut = "off";
defparam \regmem|regMemory~457feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~457feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N23
dffeas \regmem|regMemory~457 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~457feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~457 .is_wysiwyg = "true";
defparam \regmem|regMemory~457 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N8
dffeas \regmem|regMemory~489 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux22~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~489 .is_wysiwyg = "true";
defparam \regmem|regMemory~489 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N30
cyclonev_lcell_comb \regmem|regMemory~361feeder (
// Equation(s):
// \regmem|regMemory~361feeder_combout  = ( \ula|Mux22~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux22~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~361feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~361feeder .extended_lut = "off";
defparam \regmem|regMemory~361feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~361feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N31
dffeas \regmem|regMemory~361 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~361feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~361 .is_wysiwyg = "true";
defparam \regmem|regMemory~361 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N12
cyclonev_lcell_comb \regmem|regMemory~329feeder (
// Equation(s):
// \regmem|regMemory~329feeder_combout  = ( \ula|Mux22~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux22~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~329feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~329feeder .extended_lut = "off";
defparam \regmem|regMemory~329feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~329feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N13
dffeas \regmem|regMemory~329 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~329feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~329 .is_wysiwyg = "true";
defparam \regmem|regMemory~329 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N12
cyclonev_lcell_comb \regmem|regMemory~297feeder (
// Equation(s):
// \regmem|regMemory~297feeder_combout  = ( \ula|Mux22~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux22~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~297feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~297feeder .extended_lut = "off";
defparam \regmem|regMemory~297feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~297feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N13
dffeas \regmem|regMemory~297 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~297feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~297 .is_wysiwyg = "true";
defparam \regmem|regMemory~297 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N45
cyclonev_lcell_comb \regmem|regMemory~265feeder (
// Equation(s):
// \regmem|regMemory~265feeder_combout  = ( \ula|Mux22~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux22~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~265feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~265feeder .extended_lut = "off";
defparam \regmem|regMemory~265feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~265feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N46
dffeas \regmem|regMemory~265 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~265feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~265 .is_wysiwyg = "true";
defparam \regmem|regMemory~265 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N36
cyclonev_lcell_comb \regmem|regMemory~1991 (
// Equation(s):
// \regmem|regMemory~1991_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & (\regmem|regMemory~265_q )) # (\intMem|instruction [16] & ((\regmem|regMemory~297_q ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction [16] & ((\regmem|regMemory~329_q ))) # (\intMem|instruction [16] & 
// (\regmem|regMemory~361_q ))))) # (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~361_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~329_q ),
	.datad(!\regmem|regMemory~297_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~265_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1991_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1991 .extended_lut = "on";
defparam \regmem|regMemory~1991 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regmem|regMemory~1991 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N36
cyclonev_lcell_comb \regmem|regMemory~393feeder (
// Equation(s):
// \regmem|regMemory~393feeder_combout  = ( \ula|Mux22~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux22~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~393feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~393feeder .extended_lut = "off";
defparam \regmem|regMemory~393feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~393feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N38
dffeas \regmem|regMemory~393 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~393feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~393 .is_wysiwyg = "true";
defparam \regmem|regMemory~393 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N6
cyclonev_lcell_comb \regmem|regMemory~1472 (
// Equation(s):
// \regmem|regMemory~1472_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1991_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1991_combout  & ((\regmem|regMemory~393_q 
// ))) # (\regmem|regMemory~1991_combout  & (\regmem|regMemory~425_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1991_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1991_combout  & (\regmem|regMemory~457_q )) # (\regmem|regMemory~1991_combout  & ((\regmem|regMemory~489_q )))))) ) )

	.dataa(!\regmem|regMemory~425_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~457_q ),
	.datad(!\regmem|regMemory~489_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1991_combout ),
	.datag(!\regmem|regMemory~393_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1472_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1472 .extended_lut = "on";
defparam \regmem|regMemory~1472 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regmem|regMemory~1472 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N21
cyclonev_lcell_comb \regmem|regMemory~1484 (
// Equation(s):
// \regmem|regMemory~1484_combout  = ( \regmem|regMemory~1476_combout  & ( \regmem|regMemory~1472_combout  & ( (!\intMem|instruction [20] & (((\regmem|regMemory~1468_combout )) # (\intMem|instruction [19]))) # (\intMem|instruction [20] & 
// ((!\intMem|instruction [19]) # ((\regmem|regMemory~1480_combout )))) ) ) ) # ( !\regmem|regMemory~1476_combout  & ( \regmem|regMemory~1472_combout  & ( (!\intMem|instruction [20] & (((\regmem|regMemory~1468_combout )) # (\intMem|instruction [19]))) # 
// (\intMem|instruction [20] & (\intMem|instruction [19] & ((\regmem|regMemory~1480_combout )))) ) ) ) # ( \regmem|regMemory~1476_combout  & ( !\regmem|regMemory~1472_combout  & ( (!\intMem|instruction [20] & (!\intMem|instruction [19] & 
// (\regmem|regMemory~1468_combout ))) # (\intMem|instruction [20] & ((!\intMem|instruction [19]) # ((\regmem|regMemory~1480_combout )))) ) ) ) # ( !\regmem|regMemory~1476_combout  & ( !\regmem|regMemory~1472_combout  & ( (!\intMem|instruction [20] & 
// (!\intMem|instruction [19] & (\regmem|regMemory~1468_combout ))) # (\intMem|instruction [20] & (\intMem|instruction [19] & ((\regmem|regMemory~1480_combout )))) ) ) )

	.dataa(!\intMem|instruction [20]),
	.datab(!\intMem|instruction [19]),
	.datac(!\regmem|regMemory~1468_combout ),
	.datad(!\regmem|regMemory~1480_combout ),
	.datae(!\regmem|regMemory~1476_combout ),
	.dataf(!\regmem|regMemory~1472_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1484_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1484 .extended_lut = "off";
defparam \regmem|regMemory~1484 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \regmem|regMemory~1484 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N42
cyclonev_lcell_comb \ulaIn1|Mux9~0 (
// Equation(s):
// \ulaIn1|Mux9~0_combout  = ( \regmem|regMemory~1484_combout  & ( \control|in1Mux [1] & ( \intMem|instruction [8] ) ) ) # ( !\regmem|regMemory~1484_combout  & ( \control|in1Mux [1] & ( \intMem|instruction [8] ) ) ) # ( \regmem|regMemory~1484_combout  & ( 
// !\control|in1Mux [1] & ( (!\control|in1Mux [0]) # (\intMem|instruction [8]) ) ) ) # ( !\regmem|regMemory~1484_combout  & ( !\control|in1Mux [1] & ( (\intMem|instruction [8] & \control|in1Mux [0]) ) ) )

	.dataa(!\intMem|instruction [8]),
	.datab(!\control|in1Mux [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regmem|regMemory~1484_combout ),
	.dataf(!\control|in1Mux [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux9~0 .extended_lut = "off";
defparam \ulaIn1|Mux9~0 .lut_mask = 64'h1111DDDD55555555;
defparam \ulaIn1|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N6
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[9] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [9] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux9~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux9~0_combout  & ( \ulaIn1|ulaIn1MuxOut [9] ) ) ) # ( !\ulaIn1|Mux32~0_combout  & ( !\ulaIn1|Mux9~0_combout  & ( 
// \ulaIn1|ulaIn1MuxOut [9] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [9]),
	.datae(!\ulaIn1|Mux32~0_combout ),
	.dataf(!\ulaIn1|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[9] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[9] .lut_mask = 64'h00FF000000FFFFFF;
defparam \ulaIn1|ulaIn1MuxOut[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N12
cyclonev_lcell_comb \ula|Mux6~1 (
// Equation(s):
// \ula|Mux6~1_combout  = ( \ulaIn2|ulaIn2MuxOut[25]~21_combout  & ( \ulaIn1|ulaIn1MuxOut [25] & ( (!\control|aluOp [2] & (((!\control|aluOp [1])))) # (\control|aluOp [2] & (!\control|aluOp [0] & (\control|aluOp [1] & \ulaIn1|ulaIn1MuxOut [9]))) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[25]~21_combout  & ( \ulaIn1|ulaIn1MuxOut [25] & ( (!\control|aluOp [2] & (!\control|aluOp [0] $ ((!\control|aluOp [1])))) # (\control|aluOp [2] & (!\control|aluOp [0] & (\control|aluOp [1] & \ulaIn1|ulaIn1MuxOut [9]))) ) ) ) # ( 
// \ulaIn2|ulaIn2MuxOut[25]~21_combout  & ( !\ulaIn1|ulaIn1MuxOut [25] & ( (!\control|aluOp [2] & (!\control|aluOp [0] $ ((!\control|aluOp [1])))) # (\control|aluOp [2] & (!\control|aluOp [0] & (\control|aluOp [1] & \ulaIn1|ulaIn1MuxOut [9]))) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[25]~21_combout  & ( !\ulaIn1|ulaIn1MuxOut [25] & ( (\control|aluOp [1] & ((!\control|aluOp [2] & (\control|aluOp [0])) # (\control|aluOp [2] & (!\control|aluOp [0] & \ulaIn1|ulaIn1MuxOut [9])))) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|aluOp [0]),
	.datac(!\control|aluOp [1]),
	.datad(!\ulaIn1|ulaIn1MuxOut [9]),
	.datae(!\ulaIn2|ulaIn2MuxOut[25]~21_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~1 .extended_lut = "off";
defparam \ula|Mux6~1 .lut_mask = 64'h0206282C282CA0A4;
defparam \ula|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N39
cyclonev_lcell_comb \ula|Mux6~7 (
// Equation(s):
// \ula|Mux6~7_combout  = ( \ula|Mux6~6_combout  & ( (\control|aluOp [3] & ((\ula|Mux6~1_combout ) # (\ula|Mux14~11_combout ))) ) ) # ( !\ula|Mux6~6_combout  )

	.dataa(!\ula|Mux14~11_combout ),
	.datab(gnd),
	.datac(!\ula|Mux6~1_combout ),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\ula|Mux6~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux6~7 .extended_lut = "off";
defparam \ula|Mux6~7 .lut_mask = 64'hFFFFFFFF005F005F;
defparam \ula|Mux6~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N34
dffeas \regmem|regMemory~185 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux6~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~185 .is_wysiwyg = "true";
defparam \regmem|regMemory~185 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N54
cyclonev_lcell_comb \regmem|regMemory~217feeder (
// Equation(s):
// \regmem|regMemory~217feeder_combout  = ( \ula|Mux6~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~217feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~217feeder .extended_lut = "off";
defparam \regmem|regMemory~217feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~217feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N55
dffeas \regmem|regMemory~217 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~217feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~217 .is_wysiwyg = "true";
defparam \regmem|regMemory~217 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N59
dffeas \regmem|regMemory~249 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux6~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~249 .is_wysiwyg = "true";
defparam \regmem|regMemory~249 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N20
dffeas \regmem|regMemory~121 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux6~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~121 .is_wysiwyg = "true";
defparam \regmem|regMemory~121 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N30
cyclonev_lcell_comb \regmem|regMemory~57feeder (
// Equation(s):
// \regmem|regMemory~57feeder_combout  = ( \ula|Mux6~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~57feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~57feeder .extended_lut = "off";
defparam \regmem|regMemory~57feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~57feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N32
dffeas \regmem|regMemory~57 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~57feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~57 .is_wysiwyg = "true";
defparam \regmem|regMemory~57 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N45
cyclonev_lcell_comb \regmem|regMemory~89feeder (
// Equation(s):
// \regmem|regMemory~89feeder_combout  = ( \ula|Mux6~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~89feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~89feeder .extended_lut = "off";
defparam \regmem|regMemory~89feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~89feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N46
dffeas \regmem|regMemory~89 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~89feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~89 .is_wysiwyg = "true";
defparam \regmem|regMemory~89 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N15
cyclonev_lcell_comb \regmem|regMemory~25feeder (
// Equation(s):
// \regmem|regMemory~25feeder_combout  = ( \ula|Mux6~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~25feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~25feeder .extended_lut = "off";
defparam \regmem|regMemory~25feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~25feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N17
dffeas \regmem|regMemory~25 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~25feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~25 .is_wysiwyg = "true";
defparam \regmem|regMemory~25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N15
cyclonev_lcell_comb \regmem|regMemory~1795 (
// Equation(s):
// \regmem|regMemory~1795_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~25_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~57_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~89_q ))) # (\intMem|instruction [16] & 
// (\regmem|regMemory~121_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~121_q ),
	.datab(!\regmem|regMemory~57_q ),
	.datac(!\regmem|regMemory~89_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~25_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1795_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1795 .extended_lut = "on";
defparam \regmem|regMemory~1795 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regmem|regMemory~1795 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N41
dffeas \regmem|regMemory~153 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ula|Mux6~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~153 .is_wysiwyg = "true";
defparam \regmem|regMemory~153 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N0
cyclonev_lcell_comb \regmem|regMemory~1264 (
// Equation(s):
// \regmem|regMemory~1264_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1795_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1795_combout  & ((\regmem|regMemory~153_q 
// ))) # (\regmem|regMemory~1795_combout  & (\regmem|regMemory~185_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1795_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1795_combout  & (\regmem|regMemory~217_q )) # (\regmem|regMemory~1795_combout  & ((\regmem|regMemory~249_q )))))) ) )

	.dataa(!\regmem|regMemory~185_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~217_q ),
	.datad(!\regmem|regMemory~249_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1795_combout ),
	.datag(!\regmem|regMemory~153_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1264 .extended_lut = "on";
defparam \regmem|regMemory~1264 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regmem|regMemory~1264 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N4
dffeas \regmem|regMemory~441 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux6~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~441 .is_wysiwyg = "true";
defparam \regmem|regMemory~441 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N33
cyclonev_lcell_comb \regmem|regMemory~473feeder (
// Equation(s):
// \regmem|regMemory~473feeder_combout  = ( \ula|Mux6~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~473feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~473feeder .extended_lut = "off";
defparam \regmem|regMemory~473feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~473feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N34
dffeas \regmem|regMemory~473 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~473feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~473 .is_wysiwyg = "true";
defparam \regmem|regMemory~473 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N55
dffeas \regmem|regMemory~505 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux6~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~505 .is_wysiwyg = "true";
defparam \regmem|regMemory~505 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N39
cyclonev_lcell_comb \regmem|regMemory~377feeder (
// Equation(s):
// \regmem|regMemory~377feeder_combout  = ( \ula|Mux6~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~377feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~377feeder .extended_lut = "off";
defparam \regmem|regMemory~377feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~377feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N40
dffeas \regmem|regMemory~377 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~377feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~377 .is_wysiwyg = "true";
defparam \regmem|regMemory~377 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N6
cyclonev_lcell_comb \regmem|regMemory~313feeder (
// Equation(s):
// \regmem|regMemory~313feeder_combout  = ( \ula|Mux6~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~313feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~313feeder .extended_lut = "off";
defparam \regmem|regMemory~313feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~313feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N8
dffeas \regmem|regMemory~313 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~313feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~313 .is_wysiwyg = "true";
defparam \regmem|regMemory~313 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N6
cyclonev_lcell_comb \regmem|regMemory~345feeder (
// Equation(s):
// \regmem|regMemory~345feeder_combout  = ( \ula|Mux6~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~345feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~345feeder .extended_lut = "off";
defparam \regmem|regMemory~345feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~345feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N8
dffeas \regmem|regMemory~345 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~345feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~345 .is_wysiwyg = "true";
defparam \regmem|regMemory~345 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N42
cyclonev_lcell_comb \regmem|regMemory~281feeder (
// Equation(s):
// \regmem|regMemory~281feeder_combout  = ( \ula|Mux6~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~281feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~281feeder .extended_lut = "off";
defparam \regmem|regMemory~281feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~281feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N43
dffeas \regmem|regMemory~281 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~281feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~281 .is_wysiwyg = "true";
defparam \regmem|regMemory~281 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N18
cyclonev_lcell_comb \regmem|regMemory~1799 (
// Equation(s):
// \regmem|regMemory~1799_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~281_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~313_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~345_q ))) # (\intMem|instruction [16] & 
// (\regmem|regMemory~377_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~377_q ),
	.datab(!\regmem|regMemory~313_q ),
	.datac(!\regmem|regMemory~345_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~281_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1799_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1799 .extended_lut = "on";
defparam \regmem|regMemory~1799 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regmem|regMemory~1799 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N39
cyclonev_lcell_comb \regmem|regMemory~409feeder (
// Equation(s):
// \regmem|regMemory~409feeder_combout  = ( \ula|Mux6~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~409feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~409feeder .extended_lut = "off";
defparam \regmem|regMemory~409feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~409feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N40
dffeas \regmem|regMemory~409 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~409feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~409 .is_wysiwyg = "true";
defparam \regmem|regMemory~409 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N54
cyclonev_lcell_comb \regmem|regMemory~1268 (
// Equation(s):
// \regmem|regMemory~1268_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1799_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1799_combout  & 
// ((\regmem|regMemory~409_q ))) # (\regmem|regMemory~1799_combout  & (\regmem|regMemory~441_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1799_combout ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1799_combout  & (\regmem|regMemory~473_q )) # (\regmem|regMemory~1799_combout  & ((\regmem|regMemory~505_q )))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~441_q ),
	.datac(!\regmem|regMemory~473_q ),
	.datad(!\regmem|regMemory~505_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1799_combout ),
	.datag(!\regmem|regMemory~409_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1268 .extended_lut = "on";
defparam \regmem|regMemory~1268 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regmem|regMemory~1268 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N17
dffeas \regmem|regMemory~1017 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux6~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~1017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~1017 .is_wysiwyg = "true";
defparam \regmem|regMemory~1017 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N36
cyclonev_lcell_comb \regmem|regMemory~985feeder (
// Equation(s):
// \regmem|regMemory~985feeder_combout  = ( \ula|Mux6~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~985feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~985feeder .extended_lut = "off";
defparam \regmem|regMemory~985feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~985feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N38
dffeas \regmem|regMemory~985 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~985feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~985 .is_wysiwyg = "true";
defparam \regmem|regMemory~985 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N34
dffeas \regmem|regMemory~953 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux6~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~953 .is_wysiwyg = "true";
defparam \regmem|regMemory~953 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N53
dffeas \regmem|regMemory~889 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux6~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~889 .is_wysiwyg = "true";
defparam \regmem|regMemory~889 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N52
dffeas \regmem|regMemory~857 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux6~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~857 .is_wysiwyg = "true";
defparam \regmem|regMemory~857 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N45
cyclonev_lcell_comb \regmem|regMemory~825feeder (
// Equation(s):
// \regmem|regMemory~825feeder_combout  = ( \ula|Mux6~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~825feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~825feeder .extended_lut = "off";
defparam \regmem|regMemory~825feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~825feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N46
dffeas \regmem|regMemory~825 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~825feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~825 .is_wysiwyg = "true";
defparam \regmem|regMemory~825 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N48
cyclonev_lcell_comb \regmem|regMemory~793feeder (
// Equation(s):
// \regmem|regMemory~793feeder_combout  = ( \ula|Mux6~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~793feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~793feeder .extended_lut = "off";
defparam \regmem|regMemory~793feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~793feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N49
dffeas \regmem|regMemory~793 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~793feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~793 .is_wysiwyg = "true";
defparam \regmem|regMemory~793 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N18
cyclonev_lcell_comb \regmem|regMemory~1807 (
// Equation(s):
// \regmem|regMemory~1807_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction [18] & ((!\intMem|instruction [16] & (\regmem|regMemory~793_q )) # (\intMem|instruction [16] & ((\regmem|regMemory~825_q ))))) # (\intMem|instruction [18] 
// & (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction [18] & (((!\intMem|instruction [16] & ((\regmem|regMemory~857_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~889_q ))))) # 
// (\intMem|instruction [18] & ((((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~889_q ),
	.datab(!\intMem|instruction [18]),
	.datac(!\regmem|regMemory~857_q ),
	.datad(!\regmem|regMemory~825_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~793_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1807_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1807 .extended_lut = "on";
defparam \regmem|regMemory~1807 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regmem|regMemory~1807 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N27
cyclonev_lcell_comb \regmem|regMemory~921feeder (
// Equation(s):
// \regmem|regMemory~921feeder_combout  = ( \ula|Mux6~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~921feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~921feeder .extended_lut = "off";
defparam \regmem|regMemory~921feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~921feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N28
dffeas \regmem|regMemory~921 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~921feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~921 .is_wysiwyg = "true";
defparam \regmem|regMemory~921 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N54
cyclonev_lcell_comb \regmem|regMemory~1276 (
// Equation(s):
// \regmem|regMemory~1276_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1807_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1807_combout  & 
// (\regmem|regMemory~921_q )) # (\regmem|regMemory~1807_combout  & ((\regmem|regMemory~953_q )))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1807_combout ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1807_combout  & ((\regmem|regMemory~985_q ))) # (\regmem|regMemory~1807_combout  & (\regmem|regMemory~1017_q ))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~1017_q ),
	.datac(!\regmem|regMemory~985_q ),
	.datad(!\regmem|regMemory~953_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1807_combout ),
	.datag(!\regmem|regMemory~921_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1276 .extended_lut = "on";
defparam \regmem|regMemory~1276 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regmem|regMemory~1276 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N51
cyclonev_lcell_comb \regmem|regMemory~697feeder (
// Equation(s):
// \regmem|regMemory~697feeder_combout  = ( \ula|Mux6~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~697feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~697feeder .extended_lut = "off";
defparam \regmem|regMemory~697feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~697feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N52
dffeas \regmem|regMemory~697 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~697feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~697 .is_wysiwyg = "true";
defparam \regmem|regMemory~697 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N0
cyclonev_lcell_comb \regmem|regMemory~729feeder (
// Equation(s):
// \regmem|regMemory~729feeder_combout  = ( \ula|Mux6~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~729feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~729feeder .extended_lut = "off";
defparam \regmem|regMemory~729feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~729feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N1
dffeas \regmem|regMemory~729 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~729feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~729 .is_wysiwyg = "true";
defparam \regmem|regMemory~729 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N42
cyclonev_lcell_comb \regmem|regMemory~761feeder (
// Equation(s):
// \regmem|regMemory~761feeder_combout  = ( \ula|Mux6~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~761feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~761feeder .extended_lut = "off";
defparam \regmem|regMemory~761feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~761feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N44
dffeas \regmem|regMemory~761 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~761feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~761 .is_wysiwyg = "true";
defparam \regmem|regMemory~761 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N45
cyclonev_lcell_comb \regmem|regMemory~569feeder (
// Equation(s):
// \regmem|regMemory~569feeder_combout  = ( \ula|Mux6~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~569feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~569feeder .extended_lut = "off";
defparam \regmem|regMemory~569feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~569feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N47
dffeas \regmem|regMemory~569 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~569feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~569 .is_wysiwyg = "true";
defparam \regmem|regMemory~569 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N36
cyclonev_lcell_comb \regmem|regMemory~601feeder (
// Equation(s):
// \regmem|regMemory~601feeder_combout  = ( \ula|Mux6~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~601feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~601feeder .extended_lut = "off";
defparam \regmem|regMemory~601feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~601feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N37
dffeas \regmem|regMemory~601 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~601feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~601 .is_wysiwyg = "true";
defparam \regmem|regMemory~601 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N14
dffeas \regmem|regMemory~633 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux6~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~633 .is_wysiwyg = "true";
defparam \regmem|regMemory~633 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N36
cyclonev_lcell_comb \regmem|regMemory~537feeder (
// Equation(s):
// \regmem|regMemory~537feeder_combout  = ( \ula|Mux6~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~537feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~537feeder .extended_lut = "off";
defparam \regmem|regMemory~537feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~537feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N38
dffeas \regmem|regMemory~537 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~537feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~537 .is_wysiwyg = "true";
defparam \regmem|regMemory~537 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N12
cyclonev_lcell_comb \regmem|regMemory~1803 (
// Equation(s):
// \regmem|regMemory~1803_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction [16] & (((\regmem|regMemory~537_q  & (!\intMem|instruction[18]~DUPLICATE_q ))))) # (\intMem|instruction [16] & ((((\intMem|instruction[18]~DUPLICATE_q ))) # 
// (\regmem|regMemory~569_q ))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction [16] & (\regmem|regMemory~601_q  & (!\intMem|instruction[18]~DUPLICATE_q ))) # (\intMem|instruction [16] & (((\regmem|regMemory~633_q ) # 
// (\intMem|instruction[18]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~569_q ),
	.datab(!\intMem|instruction [16]),
	.datac(!\regmem|regMemory~601_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~633_q ),
	.datag(!\regmem|regMemory~537_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1803_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1803 .extended_lut = "on";
defparam \regmem|regMemory~1803 .lut_mask = 64'h1D330C331D333F33;
defparam \regmem|regMemory~1803 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N18
cyclonev_lcell_comb \regmem|regMemory~665feeder (
// Equation(s):
// \regmem|regMemory~665feeder_combout  = ( \ula|Mux6~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~665feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~665feeder .extended_lut = "off";
defparam \regmem|regMemory~665feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~665feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N19
dffeas \regmem|regMemory~665 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~665feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~665 .is_wysiwyg = "true";
defparam \regmem|regMemory~665 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N24
cyclonev_lcell_comb \regmem|regMemory~1272 (
// Equation(s):
// \regmem|regMemory~1272_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1803_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1803_combout  & 
// ((\regmem|regMemory~665_q ))) # (\regmem|regMemory~1803_combout  & (\regmem|regMemory~697_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1803_combout )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1803_combout  & (\regmem|regMemory~729_q )) # (\regmem|regMemory~1803_combout  & ((\regmem|regMemory~761_q )))))) ) )

	.dataa(!\regmem|regMemory~697_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~729_q ),
	.datad(!\regmem|regMemory~761_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1803_combout ),
	.datag(!\regmem|regMemory~665_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1272 .extended_lut = "on";
defparam \regmem|regMemory~1272 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regmem|regMemory~1272 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N39
cyclonev_lcell_comb \regmem|regMemory~1280 (
// Equation(s):
// \regmem|regMemory~1280_combout  = ( \regmem|regMemory~1276_combout  & ( \regmem|regMemory~1272_combout  & ( ((!\intMem|instruction [19] & (\regmem|regMemory~1264_combout )) # (\intMem|instruction [19] & ((\regmem|regMemory~1268_combout )))) # 
// (\intMem|instruction [20]) ) ) ) # ( !\regmem|regMemory~1276_combout  & ( \regmem|regMemory~1272_combout  & ( (!\intMem|instruction [19] & (((\intMem|instruction [20])) # (\regmem|regMemory~1264_combout ))) # (\intMem|instruction [19] & 
// (((\regmem|regMemory~1268_combout  & !\intMem|instruction [20])))) ) ) ) # ( \regmem|regMemory~1276_combout  & ( !\regmem|regMemory~1272_combout  & ( (!\intMem|instruction [19] & (\regmem|regMemory~1264_combout  & ((!\intMem|instruction [20])))) # 
// (\intMem|instruction [19] & (((\intMem|instruction [20]) # (\regmem|regMemory~1268_combout )))) ) ) ) # ( !\regmem|regMemory~1276_combout  & ( !\regmem|regMemory~1272_combout  & ( (!\intMem|instruction [20] & ((!\intMem|instruction [19] & 
// (\regmem|regMemory~1264_combout )) # (\intMem|instruction [19] & ((\regmem|regMemory~1268_combout ))))) ) ) )

	.dataa(!\intMem|instruction [19]),
	.datab(!\regmem|regMemory~1264_combout ),
	.datac(!\regmem|regMemory~1268_combout ),
	.datad(!\intMem|instruction [20]),
	.datae(!\regmem|regMemory~1276_combout ),
	.dataf(!\regmem|regMemory~1272_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1280 .extended_lut = "off";
defparam \regmem|regMemory~1280 .lut_mask = 64'h2700275527AA27FF;
defparam \regmem|regMemory~1280 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N21
cyclonev_lcell_comb \ulaIn1|Mux25~0 (
// Equation(s):
// \ulaIn1|Mux25~0_combout  = ( !\control|in1Mux [1] & ( \regmem|regMemory~1280_combout  & ( (!\control|in1Mux [0]) # (\intMem|instruction [15]) ) ) ) # ( !\control|in1Mux [1] & ( !\regmem|regMemory~1280_combout  & ( (\control|in1Mux [0] & 
// \intMem|instruction [15]) ) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\intMem|instruction [15]),
	.datae(!\control|in1Mux [1]),
	.dataf(!\regmem|regMemory~1280_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux25~0 .extended_lut = "off";
defparam \ulaIn1|Mux25~0 .lut_mask = 64'h00550000AAFF0000;
defparam \ulaIn1|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N54
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[25] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [25] = ( \ulaIn1|ulaIn1MuxOut [25] & ( \ulaIn1|Mux25~0_combout  ) ) # ( !\ulaIn1|ulaIn1MuxOut [25] & ( \ulaIn1|Mux25~0_combout  & ( \ulaIn1|Mux32~0_combout  ) ) ) # ( \ulaIn1|ulaIn1MuxOut [25] & ( !\ulaIn1|Mux25~0_combout  & ( 
// !\ulaIn1|Mux32~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(!\ulaIn1|ulaIn1MuxOut [25]),
	.dataf(!\ulaIn1|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[25] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[25] .lut_mask = 64'h0000FF0000FFFFFF;
defparam \ulaIn1|ulaIn1MuxOut[25] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N6
cyclonev_lcell_comb \ula|ShiftRight0~3 (
// Equation(s):
// \ula|ShiftRight0~3_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [27] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [25] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [26] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [24] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [25]),
	.datab(!\ulaIn1|ulaIn1MuxOut [24]),
	.datac(!\ulaIn1|ulaIn1MuxOut [27]),
	.datad(!\ulaIn1|ulaIn1MuxOut [26]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~3 .extended_lut = "off";
defparam \ula|ShiftRight0~3 .lut_mask = 64'h333300FF55550F0F;
defparam \ula|ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N48
cyclonev_lcell_comb \ula|ShiftRight1~7 (
// Equation(s):
// \ula|ShiftRight1~7_combout  = ( \ula|ShiftRight0~2_combout  & ( \ula|ShiftRight0~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # ((\ula|ShiftRight0~3_combout  & !\ulaIn2|ulaIn2MuxOut[3]~3_combout )) ) ) ) # ( !\ula|ShiftRight0~2_combout  & ( 
// \ula|ShiftRight0~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftRight0~3_combout ))) ) ) ) # ( \ula|ShiftRight0~2_combout  & ( !\ula|ShiftRight0~0_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  
// & ((\ulaIn2|ulaIn2MuxOut[3]~3_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~3_combout  & !\ulaIn2|ulaIn2MuxOut[3]~3_combout )) ) ) ) # ( !\ula|ShiftRight0~2_combout  & ( !\ula|ShiftRight0~0_combout  & ( (\ula|ShiftRight0~3_combout  
// & (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & !\ulaIn2|ulaIn2MuxOut[3]~3_combout )) ) ) )

	.dataa(!\ula|ShiftRight0~3_combout ),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(!\ula|ShiftRight0~2_combout ),
	.dataf(!\ula|ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~7 .extended_lut = "off";
defparam \ula|ShiftRight1~7 .lut_mask = 64'h050005F0F500F5F0;
defparam \ula|ShiftRight1~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N57
cyclonev_lcell_comb \ula|ShiftRight0~6 (
// Equation(s):
// \ula|ShiftRight0~6_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [7] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [6] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [5] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [4] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [5]),
	.datab(!\ulaIn1|ulaIn1MuxOut [4]),
	.datac(!\ulaIn1|ulaIn1MuxOut [6]),
	.datad(!\ulaIn1|ulaIn1MuxOut [7]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~6 .extended_lut = "off";
defparam \ula|ShiftRight0~6 .lut_mask = 64'h333355550F0F00FF;
defparam \ula|ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N42
cyclonev_lcell_comb \ula|Mux27~1 (
// Equation(s):
// \ula|Mux27~1_combout  = ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftRight0~7_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftRight0~1_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( \ula|ShiftRight0~7_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~6_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~8_combout )) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ula|ShiftRight0~7_combout  & ( 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & \ula|ShiftRight0~1_combout ) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ( !\ula|ShiftRight0~7_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~6_combout ))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~8_combout )) ) ) )

	.dataa(!\ula|ShiftRight0~8_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\ula|ShiftRight0~6_combout ),
	.datad(!\ula|ShiftRight0~1_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.dataf(!\ula|ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux27~1 .extended_lut = "off";
defparam \ula|Mux27~1 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \ula|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N27
cyclonev_lcell_comb \ula|Mux27~0 (
// Equation(s):
// \ula|Mux27~0_combout  = ( \ula|ShiftLeft0~11_combout  & ( \ula|Mux28~1_combout  & ( (\ula|Mux28~0_combout ) # (\ula|ShiftRight0~34_combout ) ) ) ) # ( !\ula|ShiftLeft0~11_combout  & ( \ula|Mux28~1_combout  & ( (\ula|ShiftRight0~34_combout  & 
// !\ula|Mux28~0_combout ) ) ) ) # ( \ula|ShiftLeft0~11_combout  & ( !\ula|Mux28~1_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & \ula|Mux28~0_combout ) ) ) ) # ( !\ula|ShiftLeft0~11_combout  & ( !\ula|Mux28~1_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & 
// \ula|Mux28~0_combout ) ) ) )

	.dataa(!\ula|ShiftRight0~34_combout ),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [31]),
	.datad(!\ula|Mux28~0_combout ),
	.datae(!\ula|ShiftLeft0~11_combout ),
	.dataf(!\ula|Mux28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux27~0 .extended_lut = "off";
defparam \ula|Mux27~0 .lut_mask = 64'h000F000F550055FF;
defparam \ula|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N18
cyclonev_lcell_comb \ula|Mux27~2 (
// Equation(s):
// \ula|Mux27~2_combout  = ( \ula|Mux27~1_combout  & ( \ula|Mux27~0_combout  & ( (!\ula|Mux28~2_combout ) # ((!\ula|Mux28~6_combout  & ((\ula|Add0~22_sumout ))) # (\ula|Mux28~6_combout  & (\ula|ShiftRight1~7_combout ))) ) ) ) # ( !\ula|Mux27~1_combout  & ( 
// \ula|Mux27~0_combout  & ( (!\ula|Mux28~6_combout  & (((!\ula|Mux28~2_combout ) # (\ula|Add0~22_sumout )))) # (\ula|Mux28~6_combout  & (\ula|ShiftRight1~7_combout  & ((\ula|Mux28~2_combout )))) ) ) ) # ( \ula|Mux27~1_combout  & ( !\ula|Mux27~0_combout  & ( 
// (!\ula|Mux28~6_combout  & (((\ula|Add0~22_sumout  & \ula|Mux28~2_combout )))) # (\ula|Mux28~6_combout  & (((!\ula|Mux28~2_combout )) # (\ula|ShiftRight1~7_combout ))) ) ) ) # ( !\ula|Mux27~1_combout  & ( !\ula|Mux27~0_combout  & ( (\ula|Mux28~2_combout  & 
// ((!\ula|Mux28~6_combout  & ((\ula|Add0~22_sumout ))) # (\ula|Mux28~6_combout  & (\ula|ShiftRight1~7_combout )))) ) ) )

	.dataa(!\ula|ShiftRight1~7_combout ),
	.datab(!\ula|Add0~22_sumout ),
	.datac(!\ula|Mux28~6_combout ),
	.datad(!\ula|Mux28~2_combout ),
	.datae(!\ula|Mux27~1_combout ),
	.dataf(!\ula|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux27~2 .extended_lut = "off";
defparam \ula|Mux27~2 .lut_mask = 64'h00350F35F035FF35;
defparam \ula|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N39
cyclonev_lcell_comb \memToRegMux|memToRegOutput[4]~3 (
// Equation(s):
// \memToRegMux|memToRegOutput[4]~3_combout  = ( !\control|Decoder1~0_combout  & ( \ula|Mux27~2_combout  & ( (!\control|aluOp [3]) # (\ula|Mux27~4_combout ) ) ) ) # ( !\control|Decoder1~0_combout  & ( !\ula|Mux27~2_combout  & ( (\control|aluOp [3] & 
// \ula|Mux27~4_combout ) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(gnd),
	.datac(!\ula|Mux27~4_combout ),
	.datad(gnd),
	.datae(!\control|Decoder1~0_combout ),
	.dataf(!\ula|Mux27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[4]~3 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[4]~3 .lut_mask = 64'h05050000AFAF0000;
defparam \memToRegMux|memToRegOutput[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N48
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[3]~3 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[3]~3_combout  = ( \regmem|regMemory~1025_combout  & ( \regmem|regMemory_rtl_0_bypass [14] & ( (!\control|in2Mux~combout  & (((\regmem|regMemory_rtl_0|auto_generated|ram_block1a3 )) # (\regmem|regMemory~1024_combout ))) # 
// (\control|in2Mux~combout  & (((\intMem|instruction [8])))) ) ) ) # ( !\regmem|regMemory~1025_combout  & ( \regmem|regMemory_rtl_0_bypass [14] & ( (!\control|in2Mux~combout  & ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a3 ))) # 
// (\control|in2Mux~combout  & (\intMem|instruction [8])) ) ) ) # ( \regmem|regMemory~1025_combout  & ( !\regmem|regMemory_rtl_0_bypass [14] & ( (!\control|in2Mux~combout  & (!\regmem|regMemory~1024_combout  & 
// ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a3 )))) # (\control|in2Mux~combout  & (((\intMem|instruction [8])))) ) ) ) # ( !\regmem|regMemory~1025_combout  & ( !\regmem|regMemory_rtl_0_bypass [14] & ( (!\control|in2Mux~combout  & 
// ((\regmem|regMemory_rtl_0|auto_generated|ram_block1a3 ))) # (\control|in2Mux~combout  & (\intMem|instruction [8])) ) ) )

	.dataa(!\regmem|regMemory~1024_combout ),
	.datab(!\intMem|instruction [8]),
	.datac(!\control|in2Mux~combout ),
	.datad(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a3 ),
	.datae(!\regmem|regMemory~1025_combout ),
	.dataf(!\regmem|regMemory_rtl_0_bypass [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[3]~3 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[3]~3 .lut_mask = 64'h03F303A303F353F3;
defparam \ulaIn2|ulaIn2MuxOut[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N12
cyclonev_lcell_comb \ula|Mux28~13 (
// Equation(s):
// \ula|Mux28~13_combout  = ( !\control|aluOp [2] & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\control|aluOp [0] & (\ulaIn1|ulaIn1MuxOut [3] & (\control|aluOp [1]))) # (\control|aluOp [0] & (!\ulaIn1|ulaIn1MuxOut [3] $ ((!\control|aluOp [1])))))) # 
// (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (!\control|aluOp [1] $ (((!\control|aluOp [0] & (!\ulaIn1|ulaIn1MuxOut [3])))))) ) ) # ( \control|aluOp [2] & ( ((!\control|aluOp [0] & (!\control|aluOp [1] & ((\ula|LessThan0~47_combout ) # (\ula|LessThan0~46_combout 
// ))))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\ula|LessThan0~46_combout ),
	.datad(!\control|aluOp [1]),
	.datae(!\control|aluOp [2]),
	.dataf(!\ula|LessThan0~47_combout ),
	.datag(!\ulaIn1|ulaIn1MuxOut [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux28~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux28~13 .extended_lut = "on";
defparam \ula|Mux28~13 .lut_mask = 64'h17680C001768CC00;
defparam \ula|Mux28~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N0
cyclonev_lcell_comb \memToRegMux|memToRegOutput[3]~2 (
// Equation(s):
// \memToRegMux|memToRegOutput[3]~2_combout  = ( \ula|Mux28~10_combout  & ( (!\control|Decoder1~0_combout  & ((!\control|aluOp [3]) # (\ula|Mux28~13_combout ))) ) ) # ( !\ula|Mux28~10_combout  & ( (\ula|Mux28~13_combout  & (!\control|Decoder1~0_combout  & 
// \control|aluOp [3])) ) )

	.dataa(gnd),
	.datab(!\ula|Mux28~13_combout ),
	.datac(!\control|Decoder1~0_combout ),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\ula|Mux28~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[3]~2 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[3]~2 .lut_mask = 64'h00300030F030F030;
defparam \memToRegMux|memToRegOutput[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N48
cyclonev_lcell_comb \ula|LessThan0~5 (
// Equation(s):
// \ula|LessThan0~5_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a16  & ( \control|in2Mux~combout  & ( \ulaIn1|ulaIn1MuxOut [16] ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a16  & ( \control|in2Mux~combout  & ( 
// \ulaIn1|ulaIn1MuxOut [16] ) ) ) # ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a16  & ( !\control|in2Mux~combout  & ( !\ulaIn1|ulaIn1MuxOut [16] $ (((\regmem|regMemory~1025_combout  & (\regmem|regMemory~1024_combout  & 
// !\regmem|regMemory_rtl_0_bypass [27])))) ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a16  & ( !\control|in2Mux~combout  & ( !\ulaIn1|ulaIn1MuxOut [16] $ (((!\regmem|regMemory~1025_combout ) # ((!\regmem|regMemory~1024_combout ) # 
// (!\regmem|regMemory_rtl_0_bypass [27])))) ) ) )

	.dataa(!\regmem|regMemory~1025_combout ),
	.datab(!\regmem|regMemory~1024_combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [27]),
	.datad(!\ulaIn1|ulaIn1MuxOut [16]),
	.datae(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a16 ),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~5 .extended_lut = "off";
defparam \ula|LessThan0~5 .lut_mask = 64'h01FEEF1000FF00FF;
defparam \ula|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N12
cyclonev_lcell_comb \ula|Mux15~4 (
// Equation(s):
// \ula|Mux15~4_combout  = ( \ula|ShiftRight0~4_combout  & ( \ula|Mux14~0_combout  & ( (\ula|Mux6~0_combout  & ((!\control|aluOp [3]) # (\ula|LessThan0~5_combout ))) ) ) ) # ( !\ula|ShiftRight0~4_combout  & ( \ula|Mux14~0_combout  & ( (\ula|Mux6~0_combout  & 
// (\ula|LessThan0~5_combout  & \control|aluOp [3])) ) ) ) # ( \ula|ShiftRight0~4_combout  & ( !\ula|Mux14~0_combout  & ( (\ula|Mux6~0_combout  & ((!\control|aluOp [3] & (\ulaIn1|ulaIn1MuxOut [31])) # (\control|aluOp [3] & ((\ula|LessThan0~5_combout ))))) ) 
// ) ) # ( !\ula|ShiftRight0~4_combout  & ( !\ula|Mux14~0_combout  & ( (\ula|Mux6~0_combout  & ((!\control|aluOp [3] & (\ulaIn1|ulaIn1MuxOut [31])) # (\control|aluOp [3] & ((\ula|LessThan0~5_combout ))))) ) ) )

	.dataa(!\ula|Mux6~0_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|LessThan0~5_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|ShiftRight0~4_combout ),
	.dataf(!\ula|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~4 .extended_lut = "off";
defparam \ula|Mux15~4 .lut_mask = 64'h1105110500055505;
defparam \ula|Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N0
cyclonev_lcell_comb \ula|Mux15~6 (
// Equation(s):
// \ula|Mux15~6_combout  = ( \ula|Mux15~3_combout  & ( (\control|aluOp [2] & !\ula|Mux15~2_combout ) ) ) # ( !\ula|Mux15~3_combout  & ( (!\ula|Mux15~2_combout  & (((!\ula|Mux15~4_combout  & !\ula|Mux15~5_combout )) # (\control|aluOp [2]))) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\ula|Mux15~4_combout ),
	.datac(!\ula|Mux15~5_combout ),
	.datad(!\ula|Mux15~2_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~6 .extended_lut = "off";
defparam \ula|Mux15~6 .lut_mask = 64'hD500D50055005500;
defparam \ula|Mux15~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N6
cyclonev_lcell_comb \ula|Mux15~7 (
// Equation(s):
// \ula|Mux15~7_combout  = ( \ula|Mux15~1_combout  & ( \ula|LessThan0~46_combout  ) ) # ( !\ula|Mux15~1_combout  & ( \ula|LessThan0~46_combout  & ( (!\ula|Mux15~6_combout ) # ((\ula|Add0~12_combout  & \ula|Mux15~0_combout )) ) ) ) # ( \ula|Mux15~1_combout  & 
// ( !\ula|LessThan0~46_combout  ) ) # ( !\ula|Mux15~1_combout  & ( !\ula|LessThan0~46_combout  & ( (!\ula|Mux15~6_combout ) # ((\ula|Add0~12_combout  & (\ula|Mux15~0_combout  & \ula|LessThan0~47_combout ))) ) ) )

	.dataa(!\ula|Add0~12_combout ),
	.datab(!\ula|Mux15~0_combout ),
	.datac(!\ula|Mux15~6_combout ),
	.datad(!\ula|LessThan0~47_combout ),
	.datae(!\ula|Mux15~1_combout ),
	.dataf(!\ula|LessThan0~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux15~7 .extended_lut = "off";
defparam \ula|Mux15~7 .lut_mask = 64'hF0F1FFFFF1F1FFFF;
defparam \ula|Mux15~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N48
cyclonev_lcell_comb \regmem|regMemory~688feeder (
// Equation(s):
// \regmem|regMemory~688feeder_combout  = ( \ula|Mux15~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux15~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~688feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~688feeder .extended_lut = "off";
defparam \regmem|regMemory~688feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~688feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N49
dffeas \regmem|regMemory~688 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~688feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~688 .is_wysiwyg = "true";
defparam \regmem|regMemory~688 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N41
dffeas \regmem|regMemory~720 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux15~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~720 .is_wysiwyg = "true";
defparam \regmem|regMemory~720 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N9
cyclonev_lcell_comb \regmem|regMemory~752feeder (
// Equation(s):
// \regmem|regMemory~752feeder_combout  = ( \ula|Mux15~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux15~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~752feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~752feeder .extended_lut = "off";
defparam \regmem|regMemory~752feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~752feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N11
dffeas \regmem|regMemory~752 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~752feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~752 .is_wysiwyg = "true";
defparam \regmem|regMemory~752 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N50
dffeas \regmem|regMemory~624 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux15~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~624 .is_wysiwyg = "true";
defparam \regmem|regMemory~624 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N46
dffeas \regmem|regMemory~560 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux15~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~560 .is_wysiwyg = "true";
defparam \regmem|regMemory~560 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N20
dffeas \regmem|regMemory~592 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux15~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~592 .is_wysiwyg = "true";
defparam \regmem|regMemory~592 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N5
dffeas \regmem|regMemory~528 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux15~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~528 .is_wysiwyg = "true";
defparam \regmem|regMemory~528 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N30
cyclonev_lcell_comb \regmem|regMemory~1659 (
// Equation(s):
// \regmem|regMemory~1659_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~528_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory~560_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & 
// ((\regmem|regMemory~592_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~624_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~624_q ),
	.datab(!\regmem|regMemory~560_q ),
	.datac(!\regmem|regMemory~592_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~528_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1659_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1659 .extended_lut = "on";
defparam \regmem|regMemory~1659 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regmem|regMemory~1659 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N49
dffeas \regmem|regMemory~656 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux15~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~656 .is_wysiwyg = "true";
defparam \regmem|regMemory~656 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N36
cyclonev_lcell_comb \regmem|regMemory~1119 (
// Equation(s):
// \regmem|regMemory~1119_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1659_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1659_combout  & 
// ((\regmem|regMemory~656_q ))) # (\regmem|regMemory~1659_combout  & (\regmem|regMemory~688_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1659_combout ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1659_combout  & (\regmem|regMemory~720_q )) # (\regmem|regMemory~1659_combout  & ((\regmem|regMemory~752_q )))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~688_q ),
	.datac(!\regmem|regMemory~720_q ),
	.datad(!\regmem|regMemory~752_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1659_combout ),
	.datag(!\regmem|regMemory~656_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1119 .extended_lut = "on";
defparam \regmem|regMemory~1119 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regmem|regMemory~1119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N39
cyclonev_lcell_comb \regmem|regMemory~944feeder (
// Equation(s):
// \regmem|regMemory~944feeder_combout  = ( \ula|Mux15~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux15~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~944feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~944feeder .extended_lut = "off";
defparam \regmem|regMemory~944feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~944feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N40
dffeas \regmem|regMemory~944 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~944feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~944 .is_wysiwyg = "true";
defparam \regmem|regMemory~944 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N15
cyclonev_lcell_comb \regmem|regMemory~1008feeder (
// Equation(s):
// \regmem|regMemory~1008feeder_combout  = ( \ula|Mux15~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux15~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1008feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1008feeder .extended_lut = "off";
defparam \regmem|regMemory~1008feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~1008feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N17
dffeas \regmem|regMemory~1008 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~1008feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~1008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~1008 .is_wysiwyg = "true";
defparam \regmem|regMemory~1008 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N9
cyclonev_lcell_comb \regmem|regMemory~976feeder (
// Equation(s):
// \regmem|regMemory~976feeder_combout  = ( \ula|Mux15~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux15~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~976feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~976feeder .extended_lut = "off";
defparam \regmem|regMemory~976feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~976feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N10
dffeas \regmem|regMemory~976 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~976feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~976 .is_wysiwyg = "true";
defparam \regmem|regMemory~976 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N42
cyclonev_lcell_comb \regmem|regMemory~880feeder (
// Equation(s):
// \regmem|regMemory~880feeder_combout  = ( \ula|Mux15~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux15~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~880feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~880feeder .extended_lut = "off";
defparam \regmem|regMemory~880feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~880feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N43
dffeas \regmem|regMemory~880 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~880feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~880 .is_wysiwyg = "true";
defparam \regmem|regMemory~880 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N28
dffeas \regmem|regMemory~848 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux15~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~848 .is_wysiwyg = "true";
defparam \regmem|regMemory~848 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N19
dffeas \regmem|regMemory~816 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux15~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~816 .is_wysiwyg = "true";
defparam \regmem|regMemory~816 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N33
cyclonev_lcell_comb \regmem|regMemory~784feeder (
// Equation(s):
// \regmem|regMemory~784feeder_combout  = ( \ula|Mux15~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux15~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~784feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~784feeder .extended_lut = "off";
defparam \regmem|regMemory~784feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~784feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N35
dffeas \regmem|regMemory~784 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~784feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~784 .is_wysiwyg = "true";
defparam \regmem|regMemory~784 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N18
cyclonev_lcell_comb \regmem|regMemory~1663 (
// Equation(s):
// \regmem|regMemory~1663_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction [16] & (\regmem|regMemory~784_q  & (!\intMem|instruction[18]~DUPLICATE_q ))) # (\intMem|instruction [16] & (((\regmem|regMemory~816_q ) # 
// (\intMem|instruction[18]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction [16] & (((\regmem|regMemory~848_q  & (!\intMem|instruction[18]~DUPLICATE_q ))))) # (\intMem|instruction [16] & ((((\intMem|instruction[18]~DUPLICATE_q 
// ))) # (\regmem|regMemory~880_q ))) ) )

	.dataa(!\regmem|regMemory~880_q ),
	.datab(!\intMem|instruction [16]),
	.datac(!\regmem|regMemory~848_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~816_q ),
	.datag(!\regmem|regMemory~784_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1663_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1663 .extended_lut = "on";
defparam \regmem|regMemory~1663 .lut_mask = 64'h0C331D333F331D33;
defparam \regmem|regMemory~1663 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N42
cyclonev_lcell_comb \regmem|regMemory~912feeder (
// Equation(s):
// \regmem|regMemory~912feeder_combout  = ( \ula|Mux15~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux15~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~912feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~912feeder .extended_lut = "off";
defparam \regmem|regMemory~912feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~912feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N43
dffeas \regmem|regMemory~912 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~912feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~912 .is_wysiwyg = "true";
defparam \regmem|regMemory~912 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N48
cyclonev_lcell_comb \regmem|regMemory~1123 (
// Equation(s):
// \regmem|regMemory~1123_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1663_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1663_combout  & ((\regmem|regMemory~912_q ))) 
// # (\regmem|regMemory~1663_combout  & (\regmem|regMemory~944_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1663_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1663_combout  & ((\regmem|regMemory~976_q ))) # (\regmem|regMemory~1663_combout  & (\regmem|regMemory~1008_q ))))) ) )

	.dataa(!\regmem|regMemory~944_q ),
	.datab(!\regmem|regMemory~1008_q ),
	.datac(!\regmem|regMemory~976_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1663_combout ),
	.datag(!\regmem|regMemory~912_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1123 .extended_lut = "on";
defparam \regmem|regMemory~1123 .lut_mask = 64'h000F000FFF55FF33;
defparam \regmem|regMemory~1123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N39
cyclonev_lcell_comb \regmem|regMemory~496feeder (
// Equation(s):
// \regmem|regMemory~496feeder_combout  = ( \ula|Mux15~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux15~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~496feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~496feeder .extended_lut = "off";
defparam \regmem|regMemory~496feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~496feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N41
dffeas \regmem|regMemory~496 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~496feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~496 .is_wysiwyg = "true";
defparam \regmem|regMemory~496 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N13
dffeas \regmem|regMemory~464 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux15~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~464 .is_wysiwyg = "true";
defparam \regmem|regMemory~464 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N29
dffeas \regmem|regMemory~432 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux15~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~432 .is_wysiwyg = "true";
defparam \regmem|regMemory~432 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N7
dffeas \regmem|regMemory~304 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux15~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~304 .is_wysiwyg = "true";
defparam \regmem|regMemory~304 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N3
cyclonev_lcell_comb \regmem|regMemory~336feeder (
// Equation(s):
// \regmem|regMemory~336feeder_combout  = ( \ula|Mux15~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux15~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~336feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~336feeder .extended_lut = "off";
defparam \regmem|regMemory~336feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~336feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N5
dffeas \regmem|regMemory~336 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~336feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~336 .is_wysiwyg = "true";
defparam \regmem|regMemory~336 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N19
dffeas \regmem|regMemory~368 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux15~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~368 .is_wysiwyg = "true";
defparam \regmem|regMemory~368 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N12
cyclonev_lcell_comb \regmem|regMemory~272feeder (
// Equation(s):
// \regmem|regMemory~272feeder_combout  = ( \ula|Mux15~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux15~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~272feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~272feeder .extended_lut = "off";
defparam \regmem|regMemory~272feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~272feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N14
dffeas \regmem|regMemory~272 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~272feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~272 .is_wysiwyg = "true";
defparam \regmem|regMemory~272 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N54
cyclonev_lcell_comb \regmem|regMemory~1655 (
// Equation(s):
// \regmem|regMemory~1655_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction [18] & (((!\intMem|instruction [16] & ((\regmem|regMemory~272_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~304_q ))))) # (\intMem|instruction 
// [18] & ((((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction [18] & (((!\intMem|instruction [16] & (\regmem|regMemory~336_q )) # (\intMem|instruction [16] & ((\regmem|regMemory~368_q )))))) # 
// (\intMem|instruction [18] & ((((\intMem|instruction [16]))))) ) )

	.dataa(!\intMem|instruction [18]),
	.datab(!\regmem|regMemory~304_q ),
	.datac(!\regmem|regMemory~336_q ),
	.datad(!\regmem|regMemory~368_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~272_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1655_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1655 .extended_lut = "on";
defparam \regmem|regMemory~1655 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \regmem|regMemory~1655 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N12
cyclonev_lcell_comb \regmem|regMemory~400feeder (
// Equation(s):
// \regmem|regMemory~400feeder_combout  = ( \ula|Mux15~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux15~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~400feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~400feeder .extended_lut = "off";
defparam \regmem|regMemory~400feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~400feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N14
dffeas \regmem|regMemory~400 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~400feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~400 .is_wysiwyg = "true";
defparam \regmem|regMemory~400 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N12
cyclonev_lcell_comb \regmem|regMemory~1115 (
// Equation(s):
// \regmem|regMemory~1115_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1655_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1655_combout  & (\regmem|regMemory~400_q )) 
// # (\regmem|regMemory~1655_combout  & ((\regmem|regMemory~432_q )))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1655_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\regmem|regMemory~1655_combout  & ((\regmem|regMemory~464_q ))) # (\regmem|regMemory~1655_combout  & (\regmem|regMemory~496_q ))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~496_q ),
	.datac(!\regmem|regMemory~464_q ),
	.datad(!\regmem|regMemory~432_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1655_combout ),
	.datag(!\regmem|regMemory~400_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1115 .extended_lut = "on";
defparam \regmem|regMemory~1115 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regmem|regMemory~1115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N19
dffeas \regmem|regMemory~240 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux15~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~240 .is_wysiwyg = "true";
defparam \regmem|regMemory~240 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N24
cyclonev_lcell_comb \regmem|regMemory~208feeder (
// Equation(s):
// \regmem|regMemory~208feeder_combout  = ( \ula|Mux15~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux15~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~208feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~208feeder .extended_lut = "off";
defparam \regmem|regMemory~208feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~208feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N25
dffeas \regmem|regMemory~208 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~208feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~208 .is_wysiwyg = "true";
defparam \regmem|regMemory~208 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N15
cyclonev_lcell_comb \regmem|regMemory~176feeder (
// Equation(s):
// \regmem|regMemory~176feeder_combout  = ( \ula|Mux15~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux15~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~176feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~176feeder .extended_lut = "off";
defparam \regmem|regMemory~176feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~176feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N17
dffeas \regmem|regMemory~176 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~176feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~176 .is_wysiwyg = "true";
defparam \regmem|regMemory~176 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N0
cyclonev_lcell_comb \regmem|regMemory~48feeder (
// Equation(s):
// \regmem|regMemory~48feeder_combout  = ( \ula|Mux15~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux15~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~48feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~48feeder .extended_lut = "off";
defparam \regmem|regMemory~48feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~48feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N2
dffeas \regmem|regMemory~48 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~48feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~48 .is_wysiwyg = "true";
defparam \regmem|regMemory~48 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N36
cyclonev_lcell_comb \regmem|regMemory~112feeder (
// Equation(s):
// \regmem|regMemory~112feeder_combout  = ( \ula|Mux15~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux15~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~112feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~112feeder .extended_lut = "off";
defparam \regmem|regMemory~112feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~112feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N37
dffeas \regmem|regMemory~112 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~112 .is_wysiwyg = "true";
defparam \regmem|regMemory~112 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N3
cyclonev_lcell_comb \regmem|regMemory~80feeder (
// Equation(s):
// \regmem|regMemory~80feeder_combout  = ( \ula|Mux15~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux15~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~80feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~80feeder .extended_lut = "off";
defparam \regmem|regMemory~80feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~80feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N5
dffeas \regmem|regMemory~80 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~80feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~80 .is_wysiwyg = "true";
defparam \regmem|regMemory~80 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N6
cyclonev_lcell_comb \regmem|regMemory~16feeder (
// Equation(s):
// \regmem|regMemory~16feeder_combout  = ( \ula|Mux15~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux15~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~16feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~16feeder .extended_lut = "off";
defparam \regmem|regMemory~16feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~16feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N8
dffeas \regmem|regMemory~16 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~16 .is_wysiwyg = "true";
defparam \regmem|regMemory~16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N12
cyclonev_lcell_comb \regmem|regMemory~1651 (
// Equation(s):
// \regmem|regMemory~1651_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~16_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~48_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~80_q ))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~112_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~48_q ),
	.datab(!\regmem|regMemory~112_q ),
	.datac(!\regmem|regMemory~80_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~16_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1651_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1651 .extended_lut = "on";
defparam \regmem|regMemory~1651 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~1651 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N38
dffeas \regmem|regMemory~144 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux15~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~144 .is_wysiwyg = "true";
defparam \regmem|regMemory~144 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N18
cyclonev_lcell_comb \regmem|regMemory~1111 (
// Equation(s):
// \regmem|regMemory~1111_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1651_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1651_combout  & (\regmem|regMemory~144_q )) 
// # (\regmem|regMemory~1651_combout  & ((\regmem|regMemory~176_q )))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1651_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\regmem|regMemory~1651_combout  & ((\regmem|regMemory~208_q ))) # (\regmem|regMemory~1651_combout  & (\regmem|regMemory~240_q ))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~240_q ),
	.datac(!\regmem|regMemory~208_q ),
	.datad(!\regmem|regMemory~176_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1651_combout ),
	.datag(!\regmem|regMemory~144_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1111 .extended_lut = "on";
defparam \regmem|regMemory~1111 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regmem|regMemory~1111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N18
cyclonev_lcell_comb \regmem|regMemory~1127 (
// Equation(s):
// \regmem|regMemory~1127_combout  = ( \regmem|regMemory~1115_combout  & ( \regmem|regMemory~1111_combout  & ( (!\intMem|instruction[20]~DUPLICATE_q ) # ((!\intMem|instruction [19] & (\regmem|regMemory~1119_combout )) # (\intMem|instruction [19] & 
// ((\regmem|regMemory~1123_combout )))) ) ) ) # ( !\regmem|regMemory~1115_combout  & ( \regmem|regMemory~1111_combout  & ( (!\intMem|instruction [19] & ((!\intMem|instruction[20]~DUPLICATE_q ) # ((\regmem|regMemory~1119_combout )))) # (\intMem|instruction 
// [19] & (\intMem|instruction[20]~DUPLICATE_q  & ((\regmem|regMemory~1123_combout )))) ) ) ) # ( \regmem|regMemory~1115_combout  & ( !\regmem|regMemory~1111_combout  & ( (!\intMem|instruction [19] & (\intMem|instruction[20]~DUPLICATE_q  & 
// (\regmem|regMemory~1119_combout ))) # (\intMem|instruction [19] & ((!\intMem|instruction[20]~DUPLICATE_q ) # ((\regmem|regMemory~1123_combout )))) ) ) ) # ( !\regmem|regMemory~1115_combout  & ( !\regmem|regMemory~1111_combout  & ( 
// (\intMem|instruction[20]~DUPLICATE_q  & ((!\intMem|instruction [19] & (\regmem|regMemory~1119_combout )) # (\intMem|instruction [19] & ((\regmem|regMemory~1123_combout ))))) ) ) )

	.dataa(!\intMem|instruction [19]),
	.datab(!\intMem|instruction[20]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~1119_combout ),
	.datad(!\regmem|regMemory~1123_combout ),
	.datae(!\regmem|regMemory~1115_combout ),
	.dataf(!\regmem|regMemory~1111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1127 .extended_lut = "off";
defparam \regmem|regMemory~1127 .lut_mask = 64'h021346578A9BCEDF;
defparam \regmem|regMemory~1127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N27
cyclonev_lcell_comb \ulaIn1|Mux16~0 (
// Equation(s):
// \ulaIn1|Mux16~0_combout  = ( \control|in1Mux [0] & ( \regmem|regMemory~1127_combout  & ( (\intMem|instruction [15] & !\control|in1Mux [1]) ) ) ) # ( !\control|in1Mux [0] & ( \regmem|regMemory~1127_combout  & ( !\control|in1Mux [1] ) ) ) # ( 
// \control|in1Mux [0] & ( !\regmem|regMemory~1127_combout  & ( (\intMem|instruction [15] & !\control|in1Mux [1]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\intMem|instruction [15]),
	.datad(!\control|in1Mux [1]),
	.datae(!\control|in1Mux [0]),
	.dataf(!\regmem|regMemory~1127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux16~0 .extended_lut = "off";
defparam \ulaIn1|Mux16~0 .lut_mask = 64'h00000F00FF000F00;
defparam \ulaIn1|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N30
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[16] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [16] = ( \ulaIn1|ulaIn1MuxOut [16] & ( (!\ulaIn1|Mux32~0_combout ) # (\ulaIn1|Mux16~0_combout ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [16] & ( (\ulaIn1|Mux16~0_combout  & \ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|Mux16~0_combout ),
	.datac(!\ulaIn1|Mux32~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[16] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[16] .lut_mask = 64'h03030303F3F3F3F3;
defparam \ulaIn1|ulaIn1MuxOut[16] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N12
cyclonev_lcell_comb \ula|ShiftRight0~26 (
// Equation(s):
// \ula|ShiftRight0~26_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [17] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [16] ) ) 
// ) # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [15] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [14] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [16]),
	.datab(!\ulaIn1|ulaIn1MuxOut [17]),
	.datac(!\ulaIn1|ulaIn1MuxOut [15]),
	.datad(!\ulaIn1|ulaIn1MuxOut [14]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~26 .extended_lut = "off";
defparam \ula|ShiftRight0~26 .lut_mask = 64'h00FF0F0F55553333;
defparam \ula|ShiftRight0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N0
cyclonev_lcell_comb \ula|Mux29~1 (
// Equation(s):
// \ula|Mux29~1_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [5] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [4] ) ) ) # ( 
// \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [3] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [2] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [4]),
	.datab(!\ulaIn1|ulaIn1MuxOut [5]),
	.datac(!\ulaIn1|ulaIn1MuxOut [3]),
	.datad(!\ulaIn1|ulaIn1MuxOut [2]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux29~1 .extended_lut = "off";
defparam \ula|Mux29~1 .lut_mask = 64'h00FF0F0F55553333;
defparam \ula|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N54
cyclonev_lcell_comb \ula|Mux29~2 (
// Equation(s):
// \ula|Mux29~2_combout  = ( \ula|Mux29~1_combout  & ( \ula|ShiftRight0~24_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~25_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (\ula|ShiftRight0~26_combout ))) ) ) ) # ( !\ula|Mux29~1_combout  & ( \ula|ShiftRight0~24_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((\ula|ShiftRight0~25_combout  & \ulaIn2|ulaIn2MuxOut[3]~3_combout )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout )) # (\ula|ShiftRight0~26_combout ))) ) ) ) # ( \ula|Mux29~1_combout  & ( !\ula|ShiftRight0~24_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (((!\ulaIn2|ulaIn2MuxOut[3]~3_combout ) # (\ula|ShiftRight0~25_combout 
// )))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~26_combout  & ((\ulaIn2|ulaIn2MuxOut[3]~3_combout )))) ) ) ) # ( !\ula|Mux29~1_combout  & ( !\ula|ShiftRight0~24_combout  & ( (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftRight0~25_combout ))) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftRight0~26_combout )))) ) ) )

	.dataa(!\ula|ShiftRight0~26_combout ),
	.datab(!\ula|ShiftRight0~25_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datae(!\ula|Mux29~1_combout ),
	.dataf(!\ula|ShiftRight0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux29~2 .extended_lut = "off";
defparam \ula|Mux29~2 .lut_mask = 64'h0035F0350F35FF35;
defparam \ula|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N12
cyclonev_lcell_comb \ula|Mux29~0 (
// Equation(s):
// \ula|Mux29~0_combout  = ( \ula|Mux28~0_combout  & ( \ula|ShiftRight0~23_combout  & ( (!\ula|Mux28~1_combout  & (((\ulaIn1|ulaIn1MuxOut [31])))) # (\ula|Mux28~1_combout  & (\ula|ShiftLeft0~8_combout  & ((\ula|ShiftRight0~10_combout )))) ) ) ) # ( 
// !\ula|Mux28~0_combout  & ( \ula|ShiftRight0~23_combout  & ( \ula|Mux28~1_combout  ) ) ) # ( \ula|Mux28~0_combout  & ( !\ula|ShiftRight0~23_combout  & ( (!\ula|Mux28~1_combout  & (((\ulaIn1|ulaIn1MuxOut [31])))) # (\ula|Mux28~1_combout  & 
// (\ula|ShiftLeft0~8_combout  & ((\ula|ShiftRight0~10_combout )))) ) ) )

	.dataa(!\ula|ShiftLeft0~8_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ula|ShiftRight0~10_combout ),
	.datad(!\ula|Mux28~1_combout ),
	.datae(!\ula|Mux28~0_combout ),
	.dataf(!\ula|ShiftRight0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux29~0 .extended_lut = "off";
defparam \ula|Mux29~0 .lut_mask = 64'h0000330500FF3305;
defparam \ula|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N42
cyclonev_lcell_comb \ula|Mux29~3 (
// Equation(s):
// \ula|Mux29~3_combout  = ( \ula|Mux28~2_combout  & ( \ula|Mux29~0_combout  & ( (!\ula|Mux28~6_combout  & (\ula|Add0~14_sumout )) # (\ula|Mux28~6_combout  & ((\ula|ShiftRight1~4_combout ))) ) ) ) # ( !\ula|Mux28~2_combout  & ( \ula|Mux29~0_combout  & ( 
// (!\ula|Mux28~6_combout ) # (\ula|Mux29~2_combout ) ) ) ) # ( \ula|Mux28~2_combout  & ( !\ula|Mux29~0_combout  & ( (!\ula|Mux28~6_combout  & (\ula|Add0~14_sumout )) # (\ula|Mux28~6_combout  & ((\ula|ShiftRight1~4_combout ))) ) ) ) # ( !\ula|Mux28~2_combout 
//  & ( !\ula|Mux29~0_combout  & ( (\ula|Mux29~2_combout  & \ula|Mux28~6_combout ) ) ) )

	.dataa(!\ula|Mux29~2_combout ),
	.datab(!\ula|Add0~14_sumout ),
	.datac(!\ula|Mux28~6_combout ),
	.datad(!\ula|ShiftRight1~4_combout ),
	.datae(!\ula|Mux28~2_combout ),
	.dataf(!\ula|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux29~3 .extended_lut = "off";
defparam \ula|Mux29~3 .lut_mask = 64'h0505303FF5F5303F;
defparam \ula|Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N30
cyclonev_lcell_comb \ula|Mux29~4 (
// Equation(s):
// \ula|Mux29~4_combout  = ( \ula|Mux29~5_combout  & ( (\ula|Mux29~3_combout ) # (\control|aluOp [3]) ) ) # ( !\ula|Mux29~5_combout  & ( (!\control|aluOp [3] & \ula|Mux29~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|aluOp [3]),
	.datad(!\ula|Mux29~3_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux29~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux29~4 .extended_lut = "off";
defparam \ula|Mux29~4 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ula|Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N5
dffeas \regmem|regMemory_rtl_0_bypass[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux29~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N6
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[2]~4 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[2]~4_combout  = ( \control|in2Mux~combout  & ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a2  & ( \intMem|instruction [8] ) ) ) # ( !\control|in2Mux~combout  & ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a2  & ( 
// (!\regmem|regMemory~1024_combout ) # ((!\regmem|regMemory~1025_combout ) # (\regmem|regMemory_rtl_0_bypass [13])) ) ) ) # ( \control|in2Mux~combout  & ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a2  & ( \intMem|instruction [8] ) ) ) # ( 
// !\control|in2Mux~combout  & ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a2  & ( (\regmem|regMemory~1024_combout  & (\regmem|regMemory~1025_combout  & \regmem|regMemory_rtl_0_bypass [13])) ) ) )

	.dataa(!\regmem|regMemory~1024_combout ),
	.datab(!\regmem|regMemory~1025_combout ),
	.datac(!\regmem|regMemory_rtl_0_bypass [13]),
	.datad(!\intMem|instruction [8]),
	.datae(!\control|in2Mux~combout ),
	.dataf(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[2]~4 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[2]~4 .lut_mask = 64'h010100FFEFEF00FF;
defparam \ulaIn2|ulaIn2MuxOut[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N24
cyclonev_lcell_comb \ula|Mux29~5 (
// Equation(s):
// \ula|Mux29~5_combout  = ( !\control|aluOp [2] & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((!\control|aluOp [0] & (\ulaIn1|ulaIn1MuxOut [2] & (\control|aluOp [1]))) # (\control|aluOp [0] & (!\ulaIn1|ulaIn1MuxOut [2] $ ((!\control|aluOp [1])))))) # 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (!\control|aluOp [1] $ (((!\control|aluOp [0] & (!\ulaIn1|ulaIn1MuxOut [2])))))) ) ) # ( \control|aluOp [2] & ( ((!\control|aluOp [0] & (!\control|aluOp [1] & ((\ula|LessThan0~47_combout ) # (\ula|LessThan0~46_combout 
// ))))) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datab(!\control|aluOp [0]),
	.datac(!\ula|LessThan0~46_combout ),
	.datad(!\control|aluOp [1]),
	.datae(!\control|aluOp [2]),
	.dataf(!\ula|LessThan0~47_combout ),
	.datag(!\ulaIn1|ulaIn1MuxOut [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux29~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux29~5 .extended_lut = "on";
defparam \ula|Mux29~5 .lut_mask = 64'h17680C001768CC00;
defparam \ula|Mux29~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N3
cyclonev_lcell_comb \memToRegMux|memToRegOutput[2]~1 (
// Equation(s):
// \memToRegMux|memToRegOutput[2]~1_combout  = ( \control|aluOp [3] & ( (\ula|Mux29~5_combout  & !\control|Decoder1~0_combout ) ) ) # ( !\control|aluOp [3] & ( (!\control|Decoder1~0_combout  & \ula|Mux29~3_combout ) ) )

	.dataa(!\ula|Mux29~5_combout ),
	.datab(!\control|Decoder1~0_combout ),
	.datac(!\ula|Mux29~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[2]~1 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[2]~1 .lut_mask = 64'h0C0C0C0C44444444;
defparam \memToRegMux|memToRegOutput[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N21
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[14]~29 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[14]~29_combout  = ( !\control|in2Mux~combout  & ( (!\regmem|regMemory~1025_combout  & (((\regmem|regMemory_rtl_0|auto_generated|ram_block1a14 )))) # (\regmem|regMemory~1025_combout  & ((!\regmem|regMemory~1024_combout  & 
// (\regmem|regMemory_rtl_0|auto_generated|ram_block1a14 )) # (\regmem|regMemory~1024_combout  & ((\regmem|regMemory_rtl_0_bypass [25]))))) ) )

	.dataa(!\regmem|regMemory~1025_combout ),
	.datab(!\regmem|regMemory~1024_combout ),
	.datac(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a14 ),
	.datad(!\regmem|regMemory_rtl_0_bypass [25]),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[14]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[14]~29 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[14]~29 .lut_mask = 64'h0E1F0E1F00000000;
defparam \ulaIn2|ulaIn2MuxOut[14]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N45
cyclonev_lcell_comb \ula|Mux17~2 (
// Equation(s):
// \ula|Mux17~2_combout  = ( \control|aluOp [1] & ( (!\control|aluOp [2] & ((!\ulaIn1|ulaIn1MuxOut [14] & (!\ulaIn2|ulaIn2MuxOut[14]~29_combout  $ (!\control|aluOp [0]))) # (\ulaIn1|ulaIn1MuxOut [14] & (!\ulaIn2|ulaIn2MuxOut[14]~29_combout  & !\control|aluOp 
// [0])))) ) ) # ( !\control|aluOp [1] & ( (!\control|aluOp [2] & ((!\ulaIn1|ulaIn1MuxOut [14] & (\ulaIn2|ulaIn2MuxOut[14]~29_combout  & \control|aluOp [0])) # (\ulaIn1|ulaIn1MuxOut [14] & ((\control|aluOp [0]) # (\ulaIn2|ulaIn2MuxOut[14]~29_combout ))))) ) 
// )

	.dataa(!\ulaIn1|ulaIn1MuxOut [14]),
	.datab(!\ulaIn2|ulaIn2MuxOut[14]~29_combout ),
	.datac(!\control|aluOp [0]),
	.datad(!\control|aluOp [2]),
	.datae(gnd),
	.dataf(!\control|aluOp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux17~2 .extended_lut = "off";
defparam \ula|Mux17~2 .lut_mask = 64'h1700170068006800;
defparam \ula|Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N39
cyclonev_lcell_comb \ula|Mux17~3 (
// Equation(s):
// \ula|Mux17~3_combout  = ( \ula|Mux30~4_combout  & ( \ula|Mux17~4_combout  ) ) # ( !\ula|Mux30~4_combout  & ( \ula|Mux17~4_combout  & ( (!\control|aluOp [3]) # (\ula|Mux17~2_combout ) ) ) ) # ( \ula|Mux30~4_combout  & ( !\ula|Mux17~4_combout  & ( 
// \control|aluOp [3] ) ) ) # ( !\ula|Mux30~4_combout  & ( !\ula|Mux17~4_combout  & ( (\ula|Mux17~2_combout  & \control|aluOp [3]) ) ) )

	.dataa(!\ula|Mux17~2_combout ),
	.datab(gnd),
	.datac(!\control|aluOp [3]),
	.datad(gnd),
	.datae(!\ula|Mux30~4_combout ),
	.dataf(!\ula|Mux17~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux17~3 .extended_lut = "off";
defparam \ula|Mux17~3 .lut_mask = 64'h05050F0FF5F5FFFF;
defparam \ula|Mux17~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N5
dffeas \regmem|regMemory~174 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux17~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~174 .is_wysiwyg = "true";
defparam \regmem|regMemory~174 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N31
dffeas \regmem|regMemory~206 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux17~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~206 .is_wysiwyg = "true";
defparam \regmem|regMemory~206 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N26
dffeas \regmem|regMemory~238 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux17~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~238 .is_wysiwyg = "true";
defparam \regmem|regMemory~238 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N49
dffeas \regmem|regMemory~110 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux17~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~110 .is_wysiwyg = "true";
defparam \regmem|regMemory~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N17
dffeas \regmem|regMemory~46 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux17~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~46 .is_wysiwyg = "true";
defparam \regmem|regMemory~46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N6
cyclonev_lcell_comb \regmem|regMemory~78feeder (
// Equation(s):
// \regmem|regMemory~78feeder_combout  = ( \ula|Mux17~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~78feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~78feeder .extended_lut = "off";
defparam \regmem|regMemory~78feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~78feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N8
dffeas \regmem|regMemory~78 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~78 .is_wysiwyg = "true";
defparam \regmem|regMemory~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N25
dffeas \regmem|regMemory~14 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux17~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~14 .is_wysiwyg = "true";
defparam \regmem|regMemory~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N48
cyclonev_lcell_comb \regmem|regMemory~2035 (
// Equation(s):
// \regmem|regMemory~2035_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~14_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~46_q )))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~78_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~110_q )))) ) )

	.dataa(!\regmem|regMemory~110_q ),
	.datab(!\regmem|regMemory~46_q ),
	.datac(!\regmem|regMemory~78_q ),
	.datad(!\intMem|instruction[16]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2035_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2035 .extended_lut = "on";
defparam \regmem|regMemory~2035 .lut_mask = 64'h0F330F5500FF00FF;
defparam \regmem|regMemory~2035 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N42
cyclonev_lcell_comb \regmem|regMemory~142feeder (
// Equation(s):
// \regmem|regMemory~142feeder_combout  = ( \ula|Mux17~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~142feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~142feeder .extended_lut = "off";
defparam \regmem|regMemory~142feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~142feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N44
dffeas \regmem|regMemory~142 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~142feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~142 .is_wysiwyg = "true";
defparam \regmem|regMemory~142 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N24
cyclonev_lcell_comb \regmem|regMemory~1519 (
// Equation(s):
// \regmem|regMemory~1519_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~2035_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~2035_combout  & 
// ((\regmem|regMemory~142_q ))) # (\regmem|regMemory~2035_combout  & (\regmem|regMemory~174_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~2035_combout ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~2035_combout  & (\regmem|regMemory~206_q )) # (\regmem|regMemory~2035_combout  & ((\regmem|regMemory~238_q )))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~174_q ),
	.datac(!\regmem|regMemory~206_q ),
	.datad(!\regmem|regMemory~238_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~2035_combout ),
	.datag(!\regmem|regMemory~142_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1519_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1519 .extended_lut = "on";
defparam \regmem|regMemory~1519 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regmem|regMemory~1519 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N55
dffeas \regmem|regMemory~750 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux17~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~750 .is_wysiwyg = "true";
defparam \regmem|regMemory~750 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N31
dffeas \regmem|regMemory~718 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux17~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~718 .is_wysiwyg = "true";
defparam \regmem|regMemory~718 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N47
dffeas \regmem|regMemory~686 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux17~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~686 .is_wysiwyg = "true";
defparam \regmem|regMemory~686 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N26
dffeas \regmem|regMemory~590 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux17~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~590 .is_wysiwyg = "true";
defparam \regmem|regMemory~590 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N17
dffeas \regmem|regMemory~622 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux17~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~622 .is_wysiwyg = "true";
defparam \regmem|regMemory~622 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N46
dffeas \regmem|regMemory~558 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux17~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~558 .is_wysiwyg = "true";
defparam \regmem|regMemory~558 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N2
dffeas \regmem|regMemory~526 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux17~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~526 .is_wysiwyg = "true";
defparam \regmem|regMemory~526 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N6
cyclonev_lcell_comb \regmem|regMemory~2043 (
// Equation(s):
// \regmem|regMemory~2043_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & (!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory~526_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// ((((\regmem|regMemory~558_q ))) # (\intMem|instruction[18]~DUPLICATE_q ))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & (!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory~590_q ))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & ((((\regmem|regMemory~622_q ))) # (\intMem|instruction[18]~DUPLICATE_q ))) ) )

	.dataa(!\intMem|instruction[16]~DUPLICATE_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~590_q ),
	.datad(!\regmem|regMemory~622_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~558_q ),
	.datag(!\regmem|regMemory~526_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2043_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2043 .extended_lut = "on";
defparam \regmem|regMemory~2043 .lut_mask = 64'h1919195D5D5D195D;
defparam \regmem|regMemory~2043 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N46
dffeas \regmem|regMemory~654 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux17~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~654 .is_wysiwyg = "true";
defparam \regmem|regMemory~654 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N54
cyclonev_lcell_comb \regmem|regMemory~1527 (
// Equation(s):
// \regmem|regMemory~1527_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~2043_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~2043_combout  & 
// (\regmem|regMemory~654_q )) # (\regmem|regMemory~2043_combout  & ((\regmem|regMemory~686_q )))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~2043_combout ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~2043_combout  & ((\regmem|regMemory~718_q ))) # (\regmem|regMemory~2043_combout  & (\regmem|regMemory~750_q ))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~750_q ),
	.datac(!\regmem|regMemory~718_q ),
	.datad(!\regmem|regMemory~686_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~2043_combout ),
	.datag(!\regmem|regMemory~654_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1527_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1527 .extended_lut = "on";
defparam \regmem|regMemory~1527 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regmem|regMemory~1527 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N41
dffeas \regmem|regMemory~942 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux17~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~942 .is_wysiwyg = "true";
defparam \regmem|regMemory~942 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N53
dffeas \regmem|regMemory~974 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux17~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~974 .is_wysiwyg = "true";
defparam \regmem|regMemory~974 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N8
dffeas \regmem|regMemory~1006 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux17~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~1006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~1006 .is_wysiwyg = "true";
defparam \regmem|regMemory~1006 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N1
dffeas \regmem|regMemory~878 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux17~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~878 .is_wysiwyg = "true";
defparam \regmem|regMemory~878 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N38
dffeas \regmem|regMemory~846 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux17~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~846 .is_wysiwyg = "true";
defparam \regmem|regMemory~846 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N4
dffeas \regmem|regMemory~814 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux17~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~814 .is_wysiwyg = "true";
defparam \regmem|regMemory~814 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N4
dffeas \regmem|regMemory~782 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux17~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~782 .is_wysiwyg = "true";
defparam \regmem|regMemory~782 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N54
cyclonev_lcell_comb \regmem|regMemory~2047 (
// Equation(s):
// \regmem|regMemory~2047_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~782_q  & ((!\intMem|instruction[18]~DUPLICATE_q )))))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// ((((\intMem|instruction[18]~DUPLICATE_q ) # (\regmem|regMemory~814_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~846_q  & ((!\intMem|instruction[18]~DUPLICATE_q )))))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & ((((\intMem|instruction[18]~DUPLICATE_q ))) # (\regmem|regMemory~878_q ))) ) )

	.dataa(!\intMem|instruction[16]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~878_q ),
	.datac(!\regmem|regMemory~846_q ),
	.datad(!\regmem|regMemory~814_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~782_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2047_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2047 .extended_lut = "on";
defparam \regmem|regMemory~2047 .lut_mask = 64'h0A5F1B1B55555555;
defparam \regmem|regMemory~2047 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N23
dffeas \regmem|regMemory~910 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux17~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~910 .is_wysiwyg = "true";
defparam \regmem|regMemory~910 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N6
cyclonev_lcell_comb \regmem|regMemory~1531 (
// Equation(s):
// \regmem|regMemory~1531_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~2047_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~2047_combout  & 
// ((\regmem|regMemory~910_q ))) # (\regmem|regMemory~2047_combout  & (\regmem|regMemory~942_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~2047_combout ))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~2047_combout  & (\regmem|regMemory~974_q )) # (\regmem|regMemory~2047_combout  & ((\regmem|regMemory~1006_q )))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~942_q ),
	.datac(!\regmem|regMemory~974_q ),
	.datad(!\regmem|regMemory~1006_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~2047_combout ),
	.datag(!\regmem|regMemory~910_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1531_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1531 .extended_lut = "on";
defparam \regmem|regMemory~1531 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regmem|regMemory~1531 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N43
dffeas \regmem|regMemory~494 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux17~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~494 .is_wysiwyg = "true";
defparam \regmem|regMemory~494 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N22
dffeas \regmem|regMemory~430 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux17~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~430 .is_wysiwyg = "true";
defparam \regmem|regMemory~430 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N40
dffeas \regmem|regMemory~462 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux17~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~462 .is_wysiwyg = "true";
defparam \regmem|regMemory~462 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N2
dffeas \regmem|regMemory~366 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux17~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~366 .is_wysiwyg = "true";
defparam \regmem|regMemory~366 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N45
cyclonev_lcell_comb \regmem|regMemory~302feeder (
// Equation(s):
// \regmem|regMemory~302feeder_combout  = ( \ula|Mux17~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~302feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~302feeder .extended_lut = "off";
defparam \regmem|regMemory~302feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~302feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N46
dffeas \regmem|regMemory~302 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~302feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~302 .is_wysiwyg = "true";
defparam \regmem|regMemory~302 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N39
cyclonev_lcell_comb \regmem|regMemory~334feeder (
// Equation(s):
// \regmem|regMemory~334feeder_combout  = ( \ula|Mux17~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~334feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~334feeder .extended_lut = "off";
defparam \regmem|regMemory~334feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~334feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N40
dffeas \regmem|regMemory~334 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~334feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~334 .is_wysiwyg = "true";
defparam \regmem|regMemory~334 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N24
cyclonev_lcell_comb \regmem|regMemory~270feeder (
// Equation(s):
// \regmem|regMemory~270feeder_combout  = ( \ula|Mux17~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~270feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~270feeder .extended_lut = "off";
defparam \regmem|regMemory~270feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~270feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y7_N25
dffeas \regmem|regMemory~270 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~270feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~270 .is_wysiwyg = "true";
defparam \regmem|regMemory~270 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N0
cyclonev_lcell_comb \regmem|regMemory~2039 (
// Equation(s):
// \regmem|regMemory~2039_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~270_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory~302_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & 
// ((\regmem|regMemory~334_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~366_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~366_q ),
	.datab(!\regmem|regMemory~302_q ),
	.datac(!\regmem|regMemory~334_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~270_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~2039_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~2039 .extended_lut = "on";
defparam \regmem|regMemory~2039 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regmem|regMemory~2039 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N52
dffeas \regmem|regMemory~398 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux17~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~398 .is_wysiwyg = "true";
defparam \regmem|regMemory~398 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N36
cyclonev_lcell_comb \regmem|regMemory~1523 (
// Equation(s):
// \regmem|regMemory~1523_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~2039_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~2039_combout  & ((\regmem|regMemory~398_q ))) 
// # (\regmem|regMemory~2039_combout  & (\regmem|regMemory~430_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~2039_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~2039_combout  & ((\regmem|regMemory~462_q ))) # (\regmem|regMemory~2039_combout  & (\regmem|regMemory~494_q ))))) ) )

	.dataa(!\regmem|regMemory~494_q ),
	.datab(!\regmem|regMemory~430_q ),
	.datac(!\regmem|regMemory~462_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~2039_combout ),
	.datag(!\regmem|regMemory~398_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1523_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1523 .extended_lut = "on";
defparam \regmem|regMemory~1523 .lut_mask = 64'h000F000FFF33FF55;
defparam \regmem|regMemory~1523 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N42
cyclonev_lcell_comb \regmem|regMemory~1535 (
// Equation(s):
// \regmem|regMemory~1535_combout  = ( \regmem|regMemory~1531_combout  & ( \regmem|regMemory~1523_combout  & ( ((!\intMem|instruction [20] & (\regmem|regMemory~1519_combout )) # (\intMem|instruction [20] & ((\regmem|regMemory~1527_combout )))) # 
// (\intMem|instruction [19]) ) ) ) # ( !\regmem|regMemory~1531_combout  & ( \regmem|regMemory~1523_combout  & ( (!\intMem|instruction [19] & ((!\intMem|instruction [20] & (\regmem|regMemory~1519_combout )) # (\intMem|instruction [20] & 
// ((\regmem|regMemory~1527_combout ))))) # (\intMem|instruction [19] & (((!\intMem|instruction [20])))) ) ) ) # ( \regmem|regMemory~1531_combout  & ( !\regmem|regMemory~1523_combout  & ( (!\intMem|instruction [19] & ((!\intMem|instruction [20] & 
// (\regmem|regMemory~1519_combout )) # (\intMem|instruction [20] & ((\regmem|regMemory~1527_combout ))))) # (\intMem|instruction [19] & (((\intMem|instruction [20])))) ) ) ) # ( !\regmem|regMemory~1531_combout  & ( !\regmem|regMemory~1523_combout  & ( 
// (!\intMem|instruction [19] & ((!\intMem|instruction [20] & (\regmem|regMemory~1519_combout )) # (\intMem|instruction [20] & ((\regmem|regMemory~1527_combout ))))) ) ) )

	.dataa(!\regmem|regMemory~1519_combout ),
	.datab(!\intMem|instruction [19]),
	.datac(!\regmem|regMemory~1527_combout ),
	.datad(!\intMem|instruction [20]),
	.datae(!\regmem|regMemory~1531_combout ),
	.dataf(!\regmem|regMemory~1523_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1535_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1535 .extended_lut = "off";
defparam \regmem|regMemory~1535 .lut_mask = 64'h440C443F770C773F;
defparam \regmem|regMemory~1535 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N30
cyclonev_lcell_comb \ulaIn1|Mux14~0 (
// Equation(s):
// \ulaIn1|Mux14~0_combout  = ( \control|in1Mux [1] & ( \regmem|regMemory~1535_combout  & ( \intMem|instruction [14] ) ) ) # ( !\control|in1Mux [1] & ( \regmem|regMemory~1535_combout  & ( (!\control|in1Mux [0]) # (\intMem|instruction [14]) ) ) ) # ( 
// \control|in1Mux [1] & ( !\regmem|regMemory~1535_combout  & ( \intMem|instruction [14] ) ) ) # ( !\control|in1Mux [1] & ( !\regmem|regMemory~1535_combout  & ( (\control|in1Mux [0] & \intMem|instruction [14]) ) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(gnd),
	.datac(!\intMem|instruction [14]),
	.datad(gnd),
	.datae(!\control|in1Mux [1]),
	.dataf(!\regmem|regMemory~1535_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux14~0 .extended_lut = "off";
defparam \ulaIn1|Mux14~0 .lut_mask = 64'h05050F0FAFAF0F0F;
defparam \ulaIn1|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N9
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[14] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [14] = ( \ulaIn1|ulaIn1MuxOut [14] & ( (!\ulaIn1|Mux32~0_combout ) # (\ulaIn1|Mux14~0_combout ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [14] & ( (\ulaIn1|Mux14~0_combout  & \ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ulaIn1|Mux14~0_combout ),
	.datac(gnd),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[14] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[14] .lut_mask = 64'h00330033FF33FF33;
defparam \ulaIn1|ulaIn1MuxOut[14] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N48
cyclonev_lcell_comb \ula|Mux1~0 (
// Equation(s):
// \ula|Mux1~0_combout  = ( \control|aluOp [1] & ( \ulaIn2|ulaIn2MuxOut[30]~12_combout  & ( (!\control|aluOp [0] & ((!\control|aluOp [2] & (!\ulaIn1|ulaIn1MuxOut [30])) # (\control|aluOp [2] & ((\ulaIn1|ulaIn1MuxOut [14]))))) ) ) ) # ( !\control|aluOp [1] & 
// ( \ulaIn2|ulaIn2MuxOut[30]~12_combout  & ( (!\control|aluOp [2] & ((\control|aluOp [0]) # (\ulaIn1|ulaIn1MuxOut [30]))) ) ) ) # ( \control|aluOp [1] & ( !\ulaIn2|ulaIn2MuxOut[30]~12_combout  & ( (!\control|aluOp [2] & (!\ulaIn1|ulaIn1MuxOut [30] $ 
// ((!\control|aluOp [0])))) # (\control|aluOp [2] & (((!\control|aluOp [0] & \ulaIn1|ulaIn1MuxOut [14])))) ) ) ) # ( !\control|aluOp [1] & ( !\ulaIn2|ulaIn2MuxOut[30]~12_combout  & ( (\ulaIn1|ulaIn1MuxOut [30] & (\control|aluOp [0] & !\control|aluOp [2])) ) 
// ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [30]),
	.datab(!\control|aluOp [0]),
	.datac(!\control|aluOp [2]),
	.datad(!\ulaIn1|ulaIn1MuxOut [14]),
	.datae(!\control|aluOp [1]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[30]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~0 .extended_lut = "off";
defparam \ula|Mux1~0 .lut_mask = 64'h1010606C7070808C;
defparam \ula|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N3
cyclonev_lcell_comb \ula|Mux1~4 (
// Equation(s):
// \ula|Mux1~4_combout  = ( \ula|Mux1~3_combout  & ( (\control|aluOp [3] & ((\ula|Mux1~0_combout ) # (\ula|Mux14~11_combout ))) ) ) # ( !\ula|Mux1~3_combout  )

	.dataa(!\ula|Mux14~11_combout ),
	.datab(gnd),
	.datac(!\ula|Mux1~0_combout ),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\ula|Mux1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux1~4 .extended_lut = "off";
defparam \ula|Mux1~4 .lut_mask = 64'hFFFFFFFF005F005F;
defparam \ula|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N46
dffeas \regmem|regMemory~190 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~190 .is_wysiwyg = "true";
defparam \regmem|regMemory~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N1
dffeas \regmem|regMemory~254 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~254 .is_wysiwyg = "true";
defparam \regmem|regMemory~254 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N56
dffeas \regmem|regMemory~222 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~222 .is_wysiwyg = "true";
defparam \regmem|regMemory~222 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N24
cyclonev_lcell_comb \regmem|regMemory~62feeder (
// Equation(s):
// \regmem|regMemory~62feeder_combout  = ( \ula|Mux1~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~62feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~62feeder .extended_lut = "off";
defparam \regmem|regMemory~62feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~62feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N25
dffeas \regmem|regMemory~62 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~62feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~62 .is_wysiwyg = "true";
defparam \regmem|regMemory~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N49
dffeas \regmem|regMemory~126 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~126 .is_wysiwyg = "true";
defparam \regmem|regMemory~126 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N54
cyclonev_lcell_comb \regmem|regMemory~94feeder (
// Equation(s):
// \regmem|regMemory~94feeder_combout  = ( \ula|Mux1~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~94feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~94feeder .extended_lut = "off";
defparam \regmem|regMemory~94feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~94feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N55
dffeas \regmem|regMemory~94 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~94 .is_wysiwyg = "true";
defparam \regmem|regMemory~94 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N12
cyclonev_lcell_comb \regmem|regMemory~30feeder (
// Equation(s):
// \regmem|regMemory~30feeder_combout  = ( \ula|Mux1~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~30feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~30feeder .extended_lut = "off";
defparam \regmem|regMemory~30feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~30feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N13
dffeas \regmem|regMemory~30 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~30 .is_wysiwyg = "true";
defparam \regmem|regMemory~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N48
cyclonev_lcell_comb \regmem|regMemory~1715 (
// Equation(s):
// \regmem|regMemory~1715_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~30_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~62_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~94_q ))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~126_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~62_q ),
	.datab(!\regmem|regMemory~126_q ),
	.datac(!\regmem|regMemory~94_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~30_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1715_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1715 .extended_lut = "on";
defparam \regmem|regMemory~1715 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~1715 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N17
dffeas \regmem|regMemory~158 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~158 .is_wysiwyg = "true";
defparam \regmem|regMemory~158 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N0
cyclonev_lcell_comb \regmem|regMemory~1179 (
// Equation(s):
// \regmem|regMemory~1179_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1715_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1715_combout  & ((\regmem|regMemory~158_q ))) 
// # (\regmem|regMemory~1715_combout  & (\regmem|regMemory~190_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1715_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1715_combout  & ((\regmem|regMemory~222_q ))) # (\regmem|regMemory~1715_combout  & (\regmem|regMemory~254_q ))))) ) )

	.dataa(!\regmem|regMemory~190_q ),
	.datab(!\regmem|regMemory~254_q ),
	.datac(!\regmem|regMemory~222_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1715_combout ),
	.datag(!\regmem|regMemory~158_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1179 .extended_lut = "on";
defparam \regmem|regMemory~1179 .lut_mask = 64'h000F000FFF55FF33;
defparam \regmem|regMemory~1179 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N35
dffeas \regmem|regMemory~702 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~702 .is_wysiwyg = "true";
defparam \regmem|regMemory~702 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N8
dffeas \regmem|regMemory~766 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~766 .is_wysiwyg = "true";
defparam \regmem|regMemory~766 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N7
dffeas \regmem|regMemory~734 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~734 .is_wysiwyg = "true";
defparam \regmem|regMemory~734 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N56
dffeas \regmem|regMemory~574 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~574 .is_wysiwyg = "true";
defparam \regmem|regMemory~574 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N19
dffeas \regmem|regMemory~638 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~638 .is_wysiwyg = "true";
defparam \regmem|regMemory~638 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N49
dffeas \regmem|regMemory~606 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~606 .is_wysiwyg = "true";
defparam \regmem|regMemory~606 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N37
dffeas \regmem|regMemory~542 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~542 .is_wysiwyg = "true";
defparam \regmem|regMemory~542 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N18
cyclonev_lcell_comb \regmem|regMemory~1723 (
// Equation(s):
// \regmem|regMemory~1723_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~542_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~574_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~606_q ))) # (\intMem|instruction [16] & 
// (\regmem|regMemory~638_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~574_q ),
	.datab(!\regmem|regMemory~638_q ),
	.datac(!\regmem|regMemory~606_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~542_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1723_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1723 .extended_lut = "on";
defparam \regmem|regMemory~1723 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~1723 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y1_N54
cyclonev_lcell_comb \regmem|regMemory~670feeder (
// Equation(s):
// \regmem|regMemory~670feeder_combout  = ( \ula|Mux1~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~670feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~670feeder .extended_lut = "off";
defparam \regmem|regMemory~670feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~670feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y1_N55
dffeas \regmem|regMemory~670 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~670feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~670 .is_wysiwyg = "true";
defparam \regmem|regMemory~670 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N6
cyclonev_lcell_comb \regmem|regMemory~1187 (
// Equation(s):
// \regmem|regMemory~1187_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1723_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1723_combout  & ((\regmem|regMemory~670_q ))) 
// # (\regmem|regMemory~1723_combout  & (\regmem|regMemory~702_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1723_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1723_combout  & ((\regmem|regMemory~734_q ))) # (\regmem|regMemory~1723_combout  & (\regmem|regMemory~766_q ))))) ) )

	.dataa(!\regmem|regMemory~702_q ),
	.datab(!\regmem|regMemory~766_q ),
	.datac(!\regmem|regMemory~734_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1723_combout ),
	.datag(!\regmem|regMemory~670_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1187 .extended_lut = "on";
defparam \regmem|regMemory~1187 .lut_mask = 64'h000F000FFF55FF33;
defparam \regmem|regMemory~1187 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N19
dffeas \regmem|regMemory~958 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~958 .is_wysiwyg = "true";
defparam \regmem|regMemory~958 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N0
cyclonev_lcell_comb \regmem|regMemory~990feeder (
// Equation(s):
// \regmem|regMemory~990feeder_combout  = ( \ula|Mux1~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~990feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~990feeder .extended_lut = "off";
defparam \regmem|regMemory~990feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~990feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N1
dffeas \regmem|regMemory~990 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~990feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~990 .is_wysiwyg = "true";
defparam \regmem|regMemory~990 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N8
dffeas \regmem|regMemory~1022 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~1022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~1022 .is_wysiwyg = "true";
defparam \regmem|regMemory~1022 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N56
dffeas \regmem|regMemory~894 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~894 .is_wysiwyg = "true";
defparam \regmem|regMemory~894 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N5
dffeas \regmem|regMemory~862 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ula|Mux1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~862 .is_wysiwyg = "true";
defparam \regmem|regMemory~862 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N48
cyclonev_lcell_comb \regmem|regMemory~830feeder (
// Equation(s):
// \regmem|regMemory~830feeder_combout  = ( \ula|Mux1~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~830feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~830feeder .extended_lut = "off";
defparam \regmem|regMemory~830feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~830feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N50
dffeas \regmem|regMemory~830 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~830feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~830 .is_wysiwyg = "true";
defparam \regmem|regMemory~830 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N9
cyclonev_lcell_comb \regmem|regMemory~798feeder (
// Equation(s):
// \regmem|regMemory~798feeder_combout  = ( \ula|Mux1~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~798feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~798feeder .extended_lut = "off";
defparam \regmem|regMemory~798feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~798feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N10
dffeas \regmem|regMemory~798 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~798feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~798 .is_wysiwyg = "true";
defparam \regmem|regMemory~798 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N15
cyclonev_lcell_comb \regmem|regMemory~1727 (
// Equation(s):
// \regmem|regMemory~1727_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction [16] & (\regmem|regMemory~798_q  & (!\intMem|instruction[18]~DUPLICATE_q ))) # (\intMem|instruction [16] & (((\regmem|regMemory~830_q ) # 
// (\intMem|instruction[18]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction [16] & (((\regmem|regMemory~862_q  & (!\intMem|instruction[18]~DUPLICATE_q ))))) # (\intMem|instruction [16] & 
// ((((\intMem|instruction[18]~DUPLICATE_q ))) # (\regmem|regMemory~894_q ))) ) )

	.dataa(!\regmem|regMemory~894_q ),
	.datab(!\intMem|instruction [16]),
	.datac(!\regmem|regMemory~862_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~830_q ),
	.datag(!\regmem|regMemory~798_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1727_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1727 .extended_lut = "on";
defparam \regmem|regMemory~1727 .lut_mask = 64'h0C331D333F331D33;
defparam \regmem|regMemory~1727 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N57
cyclonev_lcell_comb \regmem|regMemory~926feeder (
// Equation(s):
// \regmem|regMemory~926feeder_combout  = ( \ula|Mux1~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~926feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~926feeder .extended_lut = "off";
defparam \regmem|regMemory~926feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~926feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N59
dffeas \regmem|regMemory~926 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~926feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~926 .is_wysiwyg = "true";
defparam \regmem|regMemory~926 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N6
cyclonev_lcell_comb \regmem|regMemory~1191 (
// Equation(s):
// \regmem|regMemory~1191_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1727_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1727_combout  & 
// ((\regmem|regMemory~926_q ))) # (\regmem|regMemory~1727_combout  & (\regmem|regMemory~958_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1727_combout )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1727_combout  & (\regmem|regMemory~990_q )) # (\regmem|regMemory~1727_combout  & ((\regmem|regMemory~1022_q )))))) ) )

	.dataa(!\regmem|regMemory~958_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~990_q ),
	.datad(!\regmem|regMemory~1022_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1727_combout ),
	.datag(!\regmem|regMemory~926_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1191 .extended_lut = "on";
defparam \regmem|regMemory~1191 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regmem|regMemory~1191 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N56
dffeas \regmem|regMemory~510 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~510 .is_wysiwyg = "true";
defparam \regmem|regMemory~510 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N9
cyclonev_lcell_comb \regmem|regMemory~446feeder (
// Equation(s):
// \regmem|regMemory~446feeder_combout  = ( \ula|Mux1~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~446feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~446feeder .extended_lut = "off";
defparam \regmem|regMemory~446feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~446feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N10
dffeas \regmem|regMemory~446 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~446feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~446 .is_wysiwyg = "true";
defparam \regmem|regMemory~446 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N21
cyclonev_lcell_comb \regmem|regMemory~478feeder (
// Equation(s):
// \regmem|regMemory~478feeder_combout  = ( \ula|Mux1~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~478feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~478feeder .extended_lut = "off";
defparam \regmem|regMemory~478feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~478feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N22
dffeas \regmem|regMemory~478 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~478feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~478 .is_wysiwyg = "true";
defparam \regmem|regMemory~478 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N43
dffeas \regmem|regMemory~318 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~318 .is_wysiwyg = "true";
defparam \regmem|regMemory~318 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N32
dffeas \regmem|regMemory~382 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~382 .is_wysiwyg = "true";
defparam \regmem|regMemory~382 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N0
cyclonev_lcell_comb \regmem|regMemory~350feeder (
// Equation(s):
// \regmem|regMemory~350feeder_combout  = ( \ula|Mux1~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~350feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~350feeder .extended_lut = "off";
defparam \regmem|regMemory~350feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~350feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N1
dffeas \regmem|regMemory~350 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~350feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~350 .is_wysiwyg = "true";
defparam \regmem|regMemory~350 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N27
cyclonev_lcell_comb \regmem|regMemory~286feeder (
// Equation(s):
// \regmem|regMemory~286feeder_combout  = ( \ula|Mux1~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~286feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~286feeder .extended_lut = "off";
defparam \regmem|regMemory~286feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~286feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N29
dffeas \regmem|regMemory~286 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~286feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~286 .is_wysiwyg = "true";
defparam \regmem|regMemory~286 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N18
cyclonev_lcell_comb \regmem|regMemory~1719 (
// Equation(s):
// \regmem|regMemory~1719_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~286_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~318_q )))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~350_q  & !\intMem|instruction[18]~DUPLICATE_q )))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (((\intMem|instruction[18]~DUPLICATE_q )) # (\regmem|regMemory~382_q )))) ) )

	.dataa(!\regmem|regMemory~318_q ),
	.datab(!\regmem|regMemory~382_q ),
	.datac(!\regmem|regMemory~350_q ),
	.datad(!\intMem|instruction[16]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~286_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1719_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1719 .extended_lut = "on";
defparam \regmem|regMemory~1719 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regmem|regMemory~1719 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N0
cyclonev_lcell_comb \regmem|regMemory~414feeder (
// Equation(s):
// \regmem|regMemory~414feeder_combout  = ( \ula|Mux1~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~414feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~414feeder .extended_lut = "off";
defparam \regmem|regMemory~414feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~414feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N1
dffeas \regmem|regMemory~414 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~414feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~414 .is_wysiwyg = "true";
defparam \regmem|regMemory~414 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N54
cyclonev_lcell_comb \regmem|regMemory~1183 (
// Equation(s):
// \regmem|regMemory~1183_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction [18] & (((\regmem|regMemory~1719_combout )))) # (\intMem|instruction [18] & ((!\regmem|regMemory~1719_combout  & ((\regmem|regMemory~414_q ))) # 
// (\regmem|regMemory~1719_combout  & (\regmem|regMemory~446_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction [18] & (((\regmem|regMemory~1719_combout )))) # (\intMem|instruction [18] & ((!\regmem|regMemory~1719_combout  & 
// ((\regmem|regMemory~478_q ))) # (\regmem|regMemory~1719_combout  & (\regmem|regMemory~510_q ))))) ) )

	.dataa(!\regmem|regMemory~510_q ),
	.datab(!\regmem|regMemory~446_q ),
	.datac(!\regmem|regMemory~478_q ),
	.datad(!\intMem|instruction [18]),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1719_combout ),
	.datag(!\regmem|regMemory~414_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1183 .extended_lut = "on";
defparam \regmem|regMemory~1183 .lut_mask = 64'h000F000FFF33FF55;
defparam \regmem|regMemory~1183 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N12
cyclonev_lcell_comb \regmem|regMemory~1195 (
// Equation(s):
// \regmem|regMemory~1195_combout  = ( \regmem|regMemory~1191_combout  & ( \regmem|regMemory~1183_combout  & ( ((!\intMem|instruction [20] & (\regmem|regMemory~1179_combout )) # (\intMem|instruction [20] & ((\regmem|regMemory~1187_combout )))) # 
// (\intMem|instruction [19]) ) ) ) # ( !\regmem|regMemory~1191_combout  & ( \regmem|regMemory~1183_combout  & ( (!\intMem|instruction [19] & ((!\intMem|instruction [20] & (\regmem|regMemory~1179_combout )) # (\intMem|instruction [20] & 
// ((\regmem|regMemory~1187_combout ))))) # (\intMem|instruction [19] & (((!\intMem|instruction [20])))) ) ) ) # ( \regmem|regMemory~1191_combout  & ( !\regmem|regMemory~1183_combout  & ( (!\intMem|instruction [19] & ((!\intMem|instruction [20] & 
// (\regmem|regMemory~1179_combout )) # (\intMem|instruction [20] & ((\regmem|regMemory~1187_combout ))))) # (\intMem|instruction [19] & (((\intMem|instruction [20])))) ) ) ) # ( !\regmem|regMemory~1191_combout  & ( !\regmem|regMemory~1183_combout  & ( 
// (!\intMem|instruction [19] & ((!\intMem|instruction [20] & (\regmem|regMemory~1179_combout )) # (\intMem|instruction [20] & ((\regmem|regMemory~1187_combout ))))) ) ) )

	.dataa(!\regmem|regMemory~1179_combout ),
	.datab(!\intMem|instruction [19]),
	.datac(!\intMem|instruction [20]),
	.datad(!\regmem|regMemory~1187_combout ),
	.datae(!\regmem|regMemory~1191_combout ),
	.dataf(!\regmem|regMemory~1183_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1195 .extended_lut = "off";
defparam \regmem|regMemory~1195 .lut_mask = 64'h404C434F707C737F;
defparam \regmem|regMemory~1195 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N21
cyclonev_lcell_comb \ulaIn1|Mux30~0 (
// Equation(s):
// \ulaIn1|Mux30~0_combout  = ( \regmem|regMemory~1195_combout  & ( (!\control|in1Mux [1] & ((!\control|in1Mux [0]) # (\intMem|instruction [15]))) ) ) # ( !\regmem|regMemory~1195_combout  & ( (\control|in1Mux [0] & (\intMem|instruction [15] & 
// !\control|in1Mux [1])) ) )

	.dataa(gnd),
	.datab(!\control|in1Mux [0]),
	.datac(!\intMem|instruction [15]),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory~1195_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux30~0 .extended_lut = "off";
defparam \ulaIn1|Mux30~0 .lut_mask = 64'h03000300CF00CF00;
defparam \ulaIn1|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N45
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[30] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [30] = ( \ulaIn1|Mux30~0_combout  & ( (\ulaIn1|Mux32~0_combout ) # (\ulaIn1|ulaIn1MuxOut [30]) ) ) # ( !\ulaIn1|Mux30~0_combout  & ( (\ulaIn1|ulaIn1MuxOut [30] & !\ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|ulaIn1MuxOut [30]),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[30] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[30] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ulaIn1|ulaIn1MuxOut[30] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N3
cyclonev_lcell_comb \ula|LessThan0~44 (
// Equation(s):
// \ula|LessThan0~44_combout  = ( \ulaIn2|ulaIn2MuxOut[31]~11_combout  & ( \ulaIn2|ulaIn2MuxOut[29]~13_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & (\ulaIn1|ulaIn1MuxOut [29] & (!\ulaIn1|ulaIn1MuxOut [30] $ (\ulaIn2|ulaIn2MuxOut[30]~12_combout )))) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[31]~11_combout  & ( \ulaIn2|ulaIn2MuxOut[29]~13_combout  & ( (!\ulaIn1|ulaIn1MuxOut [31] & (\ulaIn1|ulaIn1MuxOut [29] & (!\ulaIn1|ulaIn1MuxOut [30] $ (\ulaIn2|ulaIn2MuxOut[30]~12_combout )))) ) ) ) # ( 
// \ulaIn2|ulaIn2MuxOut[31]~11_combout  & ( !\ulaIn2|ulaIn2MuxOut[29]~13_combout  & ( (\ulaIn1|ulaIn1MuxOut [31] & (!\ulaIn1|ulaIn1MuxOut [29] & (!\ulaIn1|ulaIn1MuxOut [30] $ (\ulaIn2|ulaIn2MuxOut[30]~12_combout )))) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[31]~11_combout  & ( !\ulaIn2|ulaIn2MuxOut[29]~13_combout  & ( (!\ulaIn1|ulaIn1MuxOut [31] & (!\ulaIn1|ulaIn1MuxOut [29] & (!\ulaIn1|ulaIn1MuxOut [30] $ (\ulaIn2|ulaIn2MuxOut[30]~12_combout )))) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(!\ulaIn1|ulaIn1MuxOut [30]),
	.datac(!\ulaIn2|ulaIn2MuxOut[30]~12_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [29]),
	.datae(!\ulaIn2|ulaIn2MuxOut[31]~11_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[29]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~44 .extended_lut = "off";
defparam \ula|LessThan0~44 .lut_mask = 64'h8200410000820041;
defparam \ula|LessThan0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N0
cyclonev_lcell_comb \ula|LessThan0~46 (
// Equation(s):
// \ula|LessThan0~46_combout  = ( \ula|LessThan0~45_combout  & ( \ula|LessThan0~27_combout  ) ) # ( !\ula|LessThan0~45_combout  & ( \ula|LessThan0~27_combout  & ( (\ula|LessThan0~44_combout  & ((!\ula|LessThan0~43_combout ) # ((\ula|LessThan0~38_combout  & 
// \ula|LessThan0~32_combout )))) ) ) ) # ( \ula|LessThan0~45_combout  & ( !\ula|LessThan0~27_combout  ) ) # ( !\ula|LessThan0~45_combout  & ( !\ula|LessThan0~27_combout  & ( (\ula|LessThan0~44_combout  & ((!\ula|LessThan0~43_combout ) # 
// (\ula|LessThan0~38_combout ))) ) ) )

	.dataa(!\ula|LessThan0~44_combout ),
	.datab(!\ula|LessThan0~38_combout ),
	.datac(!\ula|LessThan0~43_combout ),
	.datad(!\ula|LessThan0~32_combout ),
	.datae(!\ula|LessThan0~45_combout ),
	.dataf(!\ula|LessThan0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~46 .extended_lut = "off";
defparam \ula|LessThan0~46 .lut_mask = 64'h5151FFFF5051FFFF;
defparam \ula|LessThan0~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N54
cyclonev_lcell_comb \ula|Mux4~5 (
// Equation(s):
// \ula|Mux4~5_combout  = ( \ula|Mux4~4_combout  & ( (\ula|Mux15~0_combout  & (\ula|Add0~12_combout  & ((\ula|LessThan0~47_combout ) # (\ula|LessThan0~46_combout )))) ) ) # ( !\ula|Mux4~4_combout  )

	.dataa(!\ula|LessThan0~46_combout ),
	.datab(!\ula|Mux15~0_combout ),
	.datac(!\ula|Add0~12_combout ),
	.datad(!\ula|LessThan0~47_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux4~5 .extended_lut = "off";
defparam \ula|Mux4~5 .lut_mask = 64'hFFFFFFFF01030103;
defparam \ula|Mux4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N14
dffeas \regmem|regMemory~507 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux4~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~507 .is_wysiwyg = "true";
defparam \regmem|regMemory~507 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N33
cyclonev_lcell_comb \regmem|regMemory~475feeder (
// Equation(s):
// \regmem|regMemory~475feeder_combout  = ( \ula|Mux4~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~475feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~475feeder .extended_lut = "off";
defparam \regmem|regMemory~475feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~475feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N34
dffeas \regmem|regMemory~475 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~475feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~475 .is_wysiwyg = "true";
defparam \regmem|regMemory~475 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N44
dffeas \regmem|regMemory~443 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux4~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~443 .is_wysiwyg = "true";
defparam \regmem|regMemory~443 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N2
dffeas \regmem|regMemory~379 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux4~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~379 .is_wysiwyg = "true";
defparam \regmem|regMemory~379 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N27
cyclonev_lcell_comb \regmem|regMemory~315feeder (
// Equation(s):
// \regmem|regMemory~315feeder_combout  = \ula|Mux4~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ula|Mux4~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~315feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~315feeder .extended_lut = "off";
defparam \regmem|regMemory~315feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regmem|regMemory~315feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N29
dffeas \regmem|regMemory~315 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~315feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~315 .is_wysiwyg = "true";
defparam \regmem|regMemory~315 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N30
cyclonev_lcell_comb \regmem|regMemory~347feeder (
// Equation(s):
// \regmem|regMemory~347feeder_combout  = ( \ula|Mux4~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~347feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~347feeder .extended_lut = "off";
defparam \regmem|regMemory~347feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~347feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N32
dffeas \regmem|regMemory~347 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~347feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~347 .is_wysiwyg = "true";
defparam \regmem|regMemory~347 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N15
cyclonev_lcell_comb \regmem|regMemory~283feeder (
// Equation(s):
// \regmem|regMemory~283feeder_combout  = ( \ula|Mux4~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~283feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~283feeder .extended_lut = "off";
defparam \regmem|regMemory~283feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~283feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N17
dffeas \regmem|regMemory~283 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~283feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~283 .is_wysiwyg = "true";
defparam \regmem|regMemory~283 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N0
cyclonev_lcell_comb \regmem|regMemory~1815 (
// Equation(s):
// \regmem|regMemory~1815_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~283_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~315_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~347_q ))) # (\intMem|instruction [16] & 
// (\regmem|regMemory~379_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~379_q ),
	.datab(!\regmem|regMemory~315_q ),
	.datac(!\regmem|regMemory~347_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~283_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1815_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1815 .extended_lut = "on";
defparam \regmem|regMemory~1815 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regmem|regMemory~1815 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N40
dffeas \regmem|regMemory~411 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux4~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~411 .is_wysiwyg = "true";
defparam \regmem|regMemory~411 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N12
cyclonev_lcell_comb \regmem|regMemory~1285 (
// Equation(s):
// \regmem|regMemory~1285_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1815_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1815_combout  & (\regmem|regMemory~411_q )) # 
// (\regmem|regMemory~1815_combout  & ((\regmem|regMemory~443_q )))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1815_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\regmem|regMemory~1815_combout  & ((\regmem|regMemory~475_q ))) # (\regmem|regMemory~1815_combout  & (\regmem|regMemory~507_q ))))) ) )

	.dataa(!\regmem|regMemory~507_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~475_q ),
	.datad(!\regmem|regMemory~443_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1815_combout ),
	.datag(!\regmem|regMemory~411_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1285 .extended_lut = "on";
defparam \regmem|regMemory~1285 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regmem|regMemory~1285 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N55
dffeas \regmem|regMemory~699 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\ula|Mux4~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~699 .is_wysiwyg = "true";
defparam \regmem|regMemory~699 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N3
cyclonev_lcell_comb \regmem|regMemory~731feeder (
// Equation(s):
// \regmem|regMemory~731feeder_combout  = ( \ula|Mux4~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~731feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~731feeder .extended_lut = "off";
defparam \regmem|regMemory~731feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~731feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N5
dffeas \regmem|regMemory~731 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~731feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~731 .is_wysiwyg = "true";
defparam \regmem|regMemory~731 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N14
dffeas \regmem|regMemory~763 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux4~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~763 .is_wysiwyg = "true";
defparam \regmem|regMemory~763 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N2
dffeas \regmem|regMemory~635 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux4~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~635 .is_wysiwyg = "true";
defparam \regmem|regMemory~635 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N22
dffeas \regmem|regMemory~571 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux4~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~571 .is_wysiwyg = "true";
defparam \regmem|regMemory~571 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N40
dffeas \regmem|regMemory~603 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux4~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~603 .is_wysiwyg = "true";
defparam \regmem|regMemory~603 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N0
cyclonev_lcell_comb \regmem|regMemory~539feeder (
// Equation(s):
// \regmem|regMemory~539feeder_combout  = ( \ula|Mux4~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~539feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~539feeder .extended_lut = "off";
defparam \regmem|regMemory~539feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~539feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N1
dffeas \regmem|regMemory~539 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~539feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~539 .is_wysiwyg = "true";
defparam \regmem|regMemory~539 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N0
cyclonev_lcell_comb \regmem|regMemory~1819 (
// Equation(s):
// \regmem|regMemory~1819_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction [18] & ((!\intMem|instruction [16] & ((\regmem|regMemory~539_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~571_q )))) # (\intMem|instruction [18] & 
// (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction [18] & ((!\intMem|instruction [16] & ((\regmem|regMemory~603_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~635_q )))) # (\intMem|instruction [18] & 
// (((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~635_q ),
	.datab(!\regmem|regMemory~571_q ),
	.datac(!\regmem|regMemory~603_q ),
	.datad(!\intMem|instruction [18]),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~539_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1819_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1819 .extended_lut = "on";
defparam \regmem|regMemory~1819 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regmem|regMemory~1819 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N46
dffeas \regmem|regMemory~667 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux4~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~667 .is_wysiwyg = "true";
defparam \regmem|regMemory~667 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N12
cyclonev_lcell_comb \regmem|regMemory~1289 (
// Equation(s):
// \regmem|regMemory~1289_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1819_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1819_combout  & ((\regmem|regMemory~667_q 
// ))) # (\regmem|regMemory~1819_combout  & (\regmem|regMemory~699_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1819_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1819_combout  & (\regmem|regMemory~731_q )) # (\regmem|regMemory~1819_combout  & ((\regmem|regMemory~763_q )))))) ) )

	.dataa(!\regmem|regMemory~699_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~731_q ),
	.datad(!\regmem|regMemory~763_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1819_combout ),
	.datag(!\regmem|regMemory~667_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1289 .extended_lut = "on";
defparam \regmem|regMemory~1289 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regmem|regMemory~1289 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N16
dffeas \regmem|regMemory~187 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux4~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~187 .is_wysiwyg = "true";
defparam \regmem|regMemory~187 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N26
dffeas \regmem|regMemory~219 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux4~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~219 .is_wysiwyg = "true";
defparam \regmem|regMemory~219 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N14
dffeas \regmem|regMemory~251 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux4~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~251 .is_wysiwyg = "true";
defparam \regmem|regMemory~251 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N30
cyclonev_lcell_comb \regmem|regMemory~123feeder (
// Equation(s):
// \regmem|regMemory~123feeder_combout  = ( \ula|Mux4~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~123feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~123feeder .extended_lut = "off";
defparam \regmem|regMemory~123feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~123feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N31
dffeas \regmem|regMemory~123 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~123feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~123 .is_wysiwyg = "true";
defparam \regmem|regMemory~123 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N54
cyclonev_lcell_comb \regmem|regMemory~91feeder (
// Equation(s):
// \regmem|regMemory~91feeder_combout  = ( \ula|Mux4~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~91feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~91feeder .extended_lut = "off";
defparam \regmem|regMemory~91feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~91feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N56
dffeas \regmem|regMemory~91 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~91feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~91 .is_wysiwyg = "true";
defparam \regmem|regMemory~91 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N57
cyclonev_lcell_comb \regmem|regMemory~59feeder (
// Equation(s):
// \regmem|regMemory~59feeder_combout  = ( \ula|Mux4~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~59feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~59feeder .extended_lut = "off";
defparam \regmem|regMemory~59feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~59feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N59
dffeas \regmem|regMemory~59 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~59feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~59 .is_wysiwyg = "true";
defparam \regmem|regMemory~59 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N27
cyclonev_lcell_comb \regmem|regMemory~27feeder (
// Equation(s):
// \regmem|regMemory~27feeder_combout  = ( \ula|Mux4~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~27feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~27feeder .extended_lut = "off";
defparam \regmem|regMemory~27feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~27feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N28
dffeas \regmem|regMemory~27 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~27 .is_wysiwyg = "true";
defparam \regmem|regMemory~27 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N6
cyclonev_lcell_comb \regmem|regMemory~1811 (
// Equation(s):
// \regmem|regMemory~1811_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~27_q  & ((!\intMem|instruction[18]~DUPLICATE_q )))))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// ((((\intMem|instruction[18]~DUPLICATE_q ) # (\regmem|regMemory~59_q ))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[16]~DUPLICATE_q  & (((\regmem|regMemory~91_q  & ((!\intMem|instruction[18]~DUPLICATE_q )))))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & ((((\intMem|instruction[18]~DUPLICATE_q ))) # (\regmem|regMemory~123_q ))) ) )

	.dataa(!\intMem|instruction[16]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~123_q ),
	.datac(!\regmem|regMemory~91_q ),
	.datad(!\regmem|regMemory~59_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction[18]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~27_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1811_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1811 .extended_lut = "on";
defparam \regmem|regMemory~1811 .lut_mask = 64'h0A5F1B1B55555555;
defparam \regmem|regMemory~1811 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N3
cyclonev_lcell_comb \regmem|regMemory~155feeder (
// Equation(s):
// \regmem|regMemory~155feeder_combout  = ( \ula|Mux4~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~155feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~155feeder .extended_lut = "off";
defparam \regmem|regMemory~155feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~155feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N5
dffeas \regmem|regMemory~155 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~155feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~155 .is_wysiwyg = "true";
defparam \regmem|regMemory~155 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N18
cyclonev_lcell_comb \regmem|regMemory~1281 (
// Equation(s):
// \regmem|regMemory~1281_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1811_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1811_combout  & ((\regmem|regMemory~155_q 
// ))) # (\regmem|regMemory~1811_combout  & (\regmem|regMemory~187_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1811_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1811_combout  & (\regmem|regMemory~219_q )) # (\regmem|regMemory~1811_combout  & ((\regmem|regMemory~251_q )))))) ) )

	.dataa(!\regmem|regMemory~187_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~219_q ),
	.datad(!\regmem|regMemory~251_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1811_combout ),
	.datag(!\regmem|regMemory~155_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1281 .extended_lut = "on";
defparam \regmem|regMemory~1281 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regmem|regMemory~1281 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N26
dffeas \regmem|regMemory~1019 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux4~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~1019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~1019 .is_wysiwyg = "true";
defparam \regmem|regMemory~1019 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N42
cyclonev_lcell_comb \regmem|regMemory~987feeder (
// Equation(s):
// \regmem|regMemory~987feeder_combout  = ( \ula|Mux4~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~987feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~987feeder .extended_lut = "off";
defparam \regmem|regMemory~987feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~987feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N43
dffeas \regmem|regMemory~987 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~987feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~987 .is_wysiwyg = "true";
defparam \regmem|regMemory~987 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N20
dffeas \regmem|regMemory~955 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux4~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~955 .is_wysiwyg = "true";
defparam \regmem|regMemory~955 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N7
dffeas \regmem|regMemory~859 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux4~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~859 .is_wysiwyg = "true";
defparam \regmem|regMemory~859 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N0
cyclonev_lcell_comb \regmem|regMemory~891feeder (
// Equation(s):
// \regmem|regMemory~891feeder_combout  = ( \ula|Mux4~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~891feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~891feeder .extended_lut = "off";
defparam \regmem|regMemory~891feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~891feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N2
dffeas \regmem|regMemory~891 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~891feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~891 .is_wysiwyg = "true";
defparam \regmem|regMemory~891 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N10
dffeas \regmem|regMemory~827 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux4~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~827 .is_wysiwyg = "true";
defparam \regmem|regMemory~827 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N18
cyclonev_lcell_comb \regmem|regMemory~795feeder (
// Equation(s):
// \regmem|regMemory~795feeder_combout  = ( \ula|Mux4~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~795feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~795feeder .extended_lut = "off";
defparam \regmem|regMemory~795feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~795feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N19
dffeas \regmem|regMemory~795 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~795feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~795 .is_wysiwyg = "true";
defparam \regmem|regMemory~795 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N39
cyclonev_lcell_comb \regmem|regMemory~1823 (
// Equation(s):
// \regmem|regMemory~1823_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction [16] & (!\intMem|instruction [18] & (\regmem|regMemory~795_q ))) # (\intMem|instruction [16] & ((((\regmem|regMemory~827_q ))) # (\intMem|instruction 
// [18]))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction [16] & (!\intMem|instruction [18] & (\regmem|regMemory~859_q ))) # (\intMem|instruction [16] & ((((\regmem|regMemory~891_q ))) # (\intMem|instruction [18]))) ) )

	.dataa(!\intMem|instruction [16]),
	.datab(!\intMem|instruction [18]),
	.datac(!\regmem|regMemory~859_q ),
	.datad(!\regmem|regMemory~891_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~827_q ),
	.datag(!\regmem|regMemory~795_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1823_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1823 .extended_lut = "on";
defparam \regmem|regMemory~1823 .lut_mask = 64'h1919195D5D5D195D;
defparam \regmem|regMemory~1823 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N33
cyclonev_lcell_comb \regmem|regMemory~923feeder (
// Equation(s):
// \regmem|regMemory~923feeder_combout  = ( \ula|Mux4~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~923feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~923feeder .extended_lut = "off";
defparam \regmem|regMemory~923feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~923feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N34
dffeas \regmem|regMemory~923 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~923feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~923 .is_wysiwyg = "true";
defparam \regmem|regMemory~923 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N24
cyclonev_lcell_comb \regmem|regMemory~1293 (
// Equation(s):
// \regmem|regMemory~1293_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction [18] & (((\regmem|regMemory~1823_combout )))) # (\intMem|instruction [18] & ((!\regmem|regMemory~1823_combout  & (\regmem|regMemory~923_q )) # 
// (\regmem|regMemory~1823_combout  & ((\regmem|regMemory~955_q )))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction [18] & ((((\regmem|regMemory~1823_combout ))))) # (\intMem|instruction [18] & (((!\regmem|regMemory~1823_combout  & 
// ((\regmem|regMemory~987_q ))) # (\regmem|regMemory~1823_combout  & (\regmem|regMemory~1019_q ))))) ) )

	.dataa(!\regmem|regMemory~1019_q ),
	.datab(!\intMem|instruction [18]),
	.datac(!\regmem|regMemory~987_q ),
	.datad(!\regmem|regMemory~955_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1823_combout ),
	.datag(!\regmem|regMemory~923_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1293 .extended_lut = "on";
defparam \regmem|regMemory~1293 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regmem|regMemory~1293 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N39
cyclonev_lcell_comb \regmem|regMemory~1297 (
// Equation(s):
// \regmem|regMemory~1297_combout  = ( \regmem|regMemory~1281_combout  & ( \regmem|regMemory~1293_combout  & ( (!\intMem|instruction [20] & (((!\intMem|instruction [19])) # (\regmem|regMemory~1285_combout ))) # (\intMem|instruction [20] & 
// (((\intMem|instruction [19]) # (\regmem|regMemory~1289_combout )))) ) ) ) # ( !\regmem|regMemory~1281_combout  & ( \regmem|regMemory~1293_combout  & ( (!\intMem|instruction [20] & (\regmem|regMemory~1285_combout  & ((\intMem|instruction [19])))) # 
// (\intMem|instruction [20] & (((\intMem|instruction [19]) # (\regmem|regMemory~1289_combout )))) ) ) ) # ( \regmem|regMemory~1281_combout  & ( !\regmem|regMemory~1293_combout  & ( (!\intMem|instruction [20] & (((!\intMem|instruction [19])) # 
// (\regmem|regMemory~1285_combout ))) # (\intMem|instruction [20] & (((\regmem|regMemory~1289_combout  & !\intMem|instruction [19])))) ) ) ) # ( !\regmem|regMemory~1281_combout  & ( !\regmem|regMemory~1293_combout  & ( (!\intMem|instruction [20] & 
// (\regmem|regMemory~1285_combout  & ((\intMem|instruction [19])))) # (\intMem|instruction [20] & (((\regmem|regMemory~1289_combout  & !\intMem|instruction [19])))) ) ) )

	.dataa(!\intMem|instruction [20]),
	.datab(!\regmem|regMemory~1285_combout ),
	.datac(!\regmem|regMemory~1289_combout ),
	.datad(!\intMem|instruction [19]),
	.datae(!\regmem|regMemory~1281_combout ),
	.dataf(!\regmem|regMemory~1293_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1297 .extended_lut = "off";
defparam \regmem|regMemory~1297 .lut_mask = 64'h0522AF220577AF77;
defparam \regmem|regMemory~1297 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N9
cyclonev_lcell_comb \ulaIn1|Mux27~0 (
// Equation(s):
// \ulaIn1|Mux27~0_combout  = ( !\control|in1Mux [1] & ( \regmem|regMemory~1297_combout  & ( (!\control|in1Mux [0]) # (\intMem|instruction [15]) ) ) ) # ( !\control|in1Mux [1] & ( !\regmem|regMemory~1297_combout  & ( (\intMem|instruction [15] & 
// \control|in1Mux [0]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\intMem|instruction [15]),
	.datad(!\control|in1Mux [0]),
	.datae(!\control|in1Mux [1]),
	.dataf(!\regmem|regMemory~1297_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux27~0 .extended_lut = "off";
defparam \ulaIn1|Mux27~0 .lut_mask = 64'h000F0000FF0F0000;
defparam \ulaIn1|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N39
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[27] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [27] = ( \ulaIn1|ulaIn1MuxOut [27] & ( (!\ulaIn1|Mux32~0_combout ) # (\ulaIn1|Mux27~0_combout ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [27] & ( (\ulaIn1|Mux27~0_combout  & \ulaIn1|Mux32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn1|Mux27~0_combout ),
	.datad(!\ulaIn1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[27] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[27] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ulaIn1|ulaIn1MuxOut[27] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N24
cyclonev_lcell_comb \ula|ShiftRight0~12 (
// Equation(s):
// \ula|ShiftRight0~12_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [26] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & (\ulaIn1|ulaIn1MuxOut [27])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [28]))) ) ) ) # ( 
// !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [26] & ( (\ulaIn2|ulaIn2MuxOut[0]~2_combout ) # (\ulaIn1|ulaIn1MuxOut [25]) ) ) ) # ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [26] & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & 
// (\ulaIn1|ulaIn1MuxOut [27])) # (\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ((\ulaIn1|ulaIn1MuxOut [28]))) ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn1|ulaIn1MuxOut [26] & ( (\ulaIn1|ulaIn1MuxOut [25] & !\ulaIn2|ulaIn2MuxOut[0]~2_combout ) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [27]),
	.datab(!\ulaIn1|ulaIn1MuxOut [28]),
	.datac(!\ulaIn1|ulaIn1MuxOut [25]),
	.datad(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn1|ulaIn1MuxOut [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~12 .extended_lut = "off";
defparam \ula|ShiftRight0~12 .lut_mask = 64'h0F0055330FFF5533;
defparam \ula|ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N39
cyclonev_lcell_comb \ula|ShiftRight1~2 (
// Equation(s):
// \ula|ShiftRight1~2_combout  = ( \ula|ShiftRight0~14_combout  & ( \ula|ShiftRight1~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftRight0~13_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (((\ulaIn2|ulaIn2MuxOut[2]~4_combout )) # (\ula|ShiftRight0~12_combout ))) ) ) ) # ( !\ula|ShiftRight0~14_combout  & ( \ula|ShiftRight1~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|ShiftRight0~13_combout  & 
// \ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ulaIn2|ulaIn2MuxOut[2]~4_combout )) # (\ula|ShiftRight0~12_combout ))) ) ) ) # ( \ula|ShiftRight0~14_combout  & ( !\ula|ShiftRight1~1_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftRight0~13_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~12_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) ) ) ) # ( 
// !\ula|ShiftRight0~14_combout  & ( !\ula|ShiftRight1~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|ShiftRight0~13_combout  & \ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~12_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) ) ) )

	.dataa(!\ula|ShiftRight0~12_combout ),
	.datab(!\ula|ShiftRight0~13_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(!\ula|ShiftRight0~14_combout ),
	.dataf(!\ula|ShiftRight1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~2 .extended_lut = "off";
defparam \ula|ShiftRight1~2 .lut_mask = 64'h0530F530053FF53F;
defparam \ula|ShiftRight1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N54
cyclonev_lcell_comb \ula|Mux30~1 (
// Equation(s):
// \ula|Mux30~1_combout  = ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [4] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [2] ) ) ) # ( 
// \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [3] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn1|ulaIn1MuxOut [1] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [4]),
	.datab(!\ulaIn1|ulaIn1MuxOut [1]),
	.datac(!\ulaIn1|ulaIn1MuxOut [3]),
	.datad(!\ulaIn1|ulaIn1MuxOut [2]),
	.datae(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~1 .extended_lut = "off";
defparam \ula|Mux30~1 .lut_mask = 64'h33330F0F00FF5555;
defparam \ula|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N27
cyclonev_lcell_comb \ula|Mux30~2 (
// Equation(s):
// \ula|Mux30~2_combout  = ( \ula|ShiftRight0~17_combout  & ( \ula|Mux30~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~16_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (\ula|ShiftRight0~18_combout ))) ) ) ) # ( !\ula|ShiftRight0~17_combout  & ( \ula|Mux30~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # (\ula|ShiftRight0~16_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  
// & (\ula|ShiftRight0~18_combout  & ((\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) ) ) ) # ( \ula|ShiftRight0~17_combout  & ( !\ula|Mux30~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|ShiftRight0~16_combout  & \ulaIn2|ulaIn2MuxOut[2]~4_combout 
// )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )) # (\ula|ShiftRight0~18_combout ))) ) ) ) # ( !\ula|ShiftRight0~17_combout  & ( !\ula|Mux30~1_combout  & ( (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// ((!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((\ula|ShiftRight0~16_combout ))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~18_combout )))) ) ) )

	.dataa(!\ula|ShiftRight0~18_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\ula|ShiftRight0~16_combout ),
	.datad(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datae(!\ula|ShiftRight0~17_combout ),
	.dataf(!\ula|Mux30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~2 .extended_lut = "off";
defparam \ula|Mux30~2 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \ula|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N27
cyclonev_lcell_comb \ula|Mux30~0 (
// Equation(s):
// \ula|Mux30~0_combout  = ( \ula|Mux28~0_combout  & ( \ula|Mux28~1_combout  & ( (\ula|ShiftLeft0~7_combout  & \ula|ShiftRight0~10_combout ) ) ) ) # ( !\ula|Mux28~0_combout  & ( \ula|Mux28~1_combout  & ( \ula|ShiftRight0~15_combout  ) ) ) # ( 
// \ula|Mux28~0_combout  & ( !\ula|Mux28~1_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) )

	.dataa(!\ula|ShiftRight0~15_combout ),
	.datab(!\ula|ShiftLeft0~7_combout ),
	.datac(!\ula|ShiftRight0~10_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(!\ula|Mux28~0_combout ),
	.dataf(!\ula|Mux28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~0 .extended_lut = "off";
defparam \ula|Mux30~0 .lut_mask = 64'h000000FF55550303;
defparam \ula|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N45
cyclonev_lcell_comb \ula|Mux30~3 (
// Equation(s):
// \ula|Mux30~3_combout  = ( \ula|Mux28~6_combout  & ( \ula|Mux30~0_combout  & ( (!\ula|Mux28~2_combout  & ((\ula|Mux30~2_combout ))) # (\ula|Mux28~2_combout  & (\ula|ShiftRight1~2_combout )) ) ) ) # ( !\ula|Mux28~6_combout  & ( \ula|Mux30~0_combout  & ( 
// (!\ula|Mux28~2_combout ) # (\ula|Add0~9_sumout ) ) ) ) # ( \ula|Mux28~6_combout  & ( !\ula|Mux30~0_combout  & ( (!\ula|Mux28~2_combout  & ((\ula|Mux30~2_combout ))) # (\ula|Mux28~2_combout  & (\ula|ShiftRight1~2_combout )) ) ) ) # ( !\ula|Mux28~6_combout  
// & ( !\ula|Mux30~0_combout  & ( (\ula|Add0~9_sumout  & \ula|Mux28~2_combout ) ) ) )

	.dataa(!\ula|ShiftRight1~2_combout ),
	.datab(!\ula|Add0~9_sumout ),
	.datac(!\ula|Mux30~2_combout ),
	.datad(!\ula|Mux28~2_combout ),
	.datae(!\ula|Mux28~6_combout ),
	.dataf(!\ula|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~3 .extended_lut = "off";
defparam \ula|Mux30~3 .lut_mask = 64'h00330F55FF330F55;
defparam \ula|Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N30
cyclonev_lcell_comb \ula|Mux30~6 (
// Equation(s):
// \ula|Mux30~6_combout  = ( \ula|Mux30~4_combout  & ( (\control|aluOp [3]) # (\ula|Mux30~3_combout ) ) ) # ( !\ula|Mux30~4_combout  & ( (!\control|aluOp [3] & (\ula|Mux30~3_combout )) # (\control|aluOp [3] & ((\ula|Mux30~5_combout ))) ) )

	.dataa(gnd),
	.datab(!\ula|Mux30~3_combout ),
	.datac(!\ula|Mux30~5_combout ),
	.datad(!\control|aluOp [3]),
	.datae(gnd),
	.dataf(!\ula|Mux30~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~6 .extended_lut = "off";
defparam \ula|Mux30~6 .lut_mask = 64'h330F330F33FF33FF;
defparam \ula|Mux30~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N14
dffeas \regmem|regMemory~225 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~225 .is_wysiwyg = "true";
defparam \regmem|regMemory~225 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N13
dffeas \regmem|regMemory~193 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~193 .is_wysiwyg = "true";
defparam \regmem|regMemory~193 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N40
dffeas \regmem|regMemory~161 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~161 .is_wysiwyg = "true";
defparam \regmem|regMemory~161 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N50
dffeas \regmem|regMemory~33 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~33 .is_wysiwyg = "true";
defparam \regmem|regMemory~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N19
dffeas \regmem|regMemory~97 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~97 .is_wysiwyg = "true";
defparam \regmem|regMemory~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N10
dffeas \regmem|regMemory~65 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~65 .is_wysiwyg = "true";
defparam \regmem|regMemory~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N46
dffeas \regmem|regMemory~1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~1 .is_wysiwyg = "true";
defparam \regmem|regMemory~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N18
cyclonev_lcell_comb \regmem|regMemory~1859 (
// Equation(s):
// \regmem|regMemory~1859_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~1_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~33_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~65_q ))) # 
// (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~97_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~33_q ),
	.datab(!\regmem|regMemory~97_q ),
	.datac(!\regmem|regMemory~65_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1859_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1859 .extended_lut = "on";
defparam \regmem|regMemory~1859 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~1859 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N38
dffeas \regmem|regMemory~129 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~129 .is_wysiwyg = "true";
defparam \regmem|regMemory~129 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N12
cyclonev_lcell_comb \regmem|regMemory~1332 (
// Equation(s):
// \regmem|regMemory~1332_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1859_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1859_combout  & (\regmem|regMemory~129_q )) # 
// (\regmem|regMemory~1859_combout  & ((\regmem|regMemory~161_q )))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1859_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\regmem|regMemory~1859_combout  & ((\regmem|regMemory~193_q ))) # (\regmem|regMemory~1859_combout  & (\regmem|regMemory~225_q ))))) ) )

	.dataa(!\regmem|regMemory~225_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~193_q ),
	.datad(!\regmem|regMemory~161_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1859_combout ),
	.datag(!\regmem|regMemory~129_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1332 .extended_lut = "on";
defparam \regmem|regMemory~1332 .lut_mask = 64'h03030303CCFFDDDD;
defparam \regmem|regMemory~1332 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N42
cyclonev_lcell_comb \regmem|regMemory~737feeder (
// Equation(s):
// \regmem|regMemory~737feeder_combout  = ( \ula|Mux30~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux30~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~737feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~737feeder .extended_lut = "off";
defparam \regmem|regMemory~737feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~737feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N44
dffeas \regmem|regMemory~737 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~737feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~737 .is_wysiwyg = "true";
defparam \regmem|regMemory~737 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N21
cyclonev_lcell_comb \regmem|regMemory~705feeder (
// Equation(s):
// \regmem|regMemory~705feeder_combout  = ( \ula|Mux30~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux30~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~705feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~705feeder .extended_lut = "off";
defparam \regmem|regMemory~705feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~705feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N22
dffeas \regmem|regMemory~705 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~705feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~705 .is_wysiwyg = "true";
defparam \regmem|regMemory~705 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N15
cyclonev_lcell_comb \regmem|regMemory~673feeder (
// Equation(s):
// \regmem|regMemory~673feeder_combout  = ( \ula|Mux30~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux30~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~673feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~673feeder .extended_lut = "off";
defparam \regmem|regMemory~673feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~673feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N17
dffeas \regmem|regMemory~673 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~673feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~673 .is_wysiwyg = "true";
defparam \regmem|regMemory~673 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N30
cyclonev_lcell_comb \regmem|regMemory~609feeder (
// Equation(s):
// \regmem|regMemory~609feeder_combout  = ( \ula|Mux30~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux30~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~609feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~609feeder .extended_lut = "off";
defparam \regmem|regMemory~609feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~609feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N32
dffeas \regmem|regMemory~609 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~609feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~609 .is_wysiwyg = "true";
defparam \regmem|regMemory~609 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N6
cyclonev_lcell_comb \regmem|regMemory~577feeder (
// Equation(s):
// \regmem|regMemory~577feeder_combout  = ( \ula|Mux30~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux30~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~577feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~577feeder .extended_lut = "off";
defparam \regmem|regMemory~577feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~577feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N7
dffeas \regmem|regMemory~577 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~577feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~577 .is_wysiwyg = "true";
defparam \regmem|regMemory~577 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N0
cyclonev_lcell_comb \regmem|regMemory~545feeder (
// Equation(s):
// \regmem|regMemory~545feeder_combout  = ( \ula|Mux30~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux30~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~545feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~545feeder .extended_lut = "off";
defparam \regmem|regMemory~545feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~545feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N1
dffeas \regmem|regMemory~545 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~545feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~545 .is_wysiwyg = "true";
defparam \regmem|regMemory~545 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N40
dffeas \regmem|regMemory~513 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~513 .is_wysiwyg = "true";
defparam \regmem|regMemory~513 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N12
cyclonev_lcell_comb \regmem|regMemory~1867 (
// Equation(s):
// \regmem|regMemory~1867_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction [16] & (\regmem|regMemory~513_q )) # (\intMem|instruction [16] & ((\regmem|regMemory~545_q )))))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & (((!\intMem|instruction [16] & ((\regmem|regMemory~577_q ))) # (\intMem|instruction [16] & 
// (\regmem|regMemory~609_q ))))) # (\intMem|instruction[18]~DUPLICATE_q  & ((((\intMem|instruction [16]))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~609_q ),
	.datac(!\regmem|regMemory~577_q ),
	.datad(!\regmem|regMemory~545_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~513_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1867_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1867 .extended_lut = "on";
defparam \regmem|regMemory~1867 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \regmem|regMemory~1867 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N27
cyclonev_lcell_comb \regmem|regMemory~641feeder (
// Equation(s):
// \regmem|regMemory~641feeder_combout  = ( \ula|Mux30~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux30~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~641feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~641feeder .extended_lut = "off";
defparam \regmem|regMemory~641feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~641feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N28
dffeas \regmem|regMemory~641 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~641feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~641 .is_wysiwyg = "true";
defparam \regmem|regMemory~641 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N0
cyclonev_lcell_comb \regmem|regMemory~1340 (
// Equation(s):
// \regmem|regMemory~1340_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1867_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1867_combout  & (\regmem|regMemory~641_q )) 
// # (\regmem|regMemory~1867_combout  & ((\regmem|regMemory~673_q )))))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1867_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// (((!\regmem|regMemory~1867_combout  & ((\regmem|regMemory~705_q ))) # (\regmem|regMemory~1867_combout  & (\regmem|regMemory~737_q ))))) ) )

	.dataa(!\intMem|instruction[18]~DUPLICATE_q ),
	.datab(!\regmem|regMemory~737_q ),
	.datac(!\regmem|regMemory~705_q ),
	.datad(!\regmem|regMemory~673_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1867_combout ),
	.datag(!\regmem|regMemory~641_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1340 .extended_lut = "on";
defparam \regmem|regMemory~1340 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regmem|regMemory~1340 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N26
dffeas \regmem|regMemory~481 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~481 .is_wysiwyg = "true";
defparam \regmem|regMemory~481 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N3
cyclonev_lcell_comb \regmem|regMemory~417feeder (
// Equation(s):
// \regmem|regMemory~417feeder_combout  = ( \ula|Mux30~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux30~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~417feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~417feeder .extended_lut = "off";
defparam \regmem|regMemory~417feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~417feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N4
dffeas \regmem|regMemory~417 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~417feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~417 .is_wysiwyg = "true";
defparam \regmem|regMemory~417 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N4
dffeas \regmem|regMemory~449 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~449 .is_wysiwyg = "true";
defparam \regmem|regMemory~449 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N42
cyclonev_lcell_comb \regmem|regMemory~289feeder (
// Equation(s):
// \regmem|regMemory~289feeder_combout  = ( \ula|Mux30~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux30~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~289feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~289feeder .extended_lut = "off";
defparam \regmem|regMemory~289feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~289feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N44
dffeas \regmem|regMemory~289 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~289feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~289 .is_wysiwyg = "true";
defparam \regmem|regMemory~289 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N9
cyclonev_lcell_comb \regmem|regMemory~353feeder (
// Equation(s):
// \regmem|regMemory~353feeder_combout  = ( \ula|Mux30~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux30~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~353feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~353feeder .extended_lut = "off";
defparam \regmem|regMemory~353feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~353feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N11
dffeas \regmem|regMemory~353 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~353feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~353 .is_wysiwyg = "true";
defparam \regmem|regMemory~353 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N18
cyclonev_lcell_comb \regmem|regMemory~321feeder (
// Equation(s):
// \regmem|regMemory~321feeder_combout  = ( \ula|Mux30~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux30~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~321feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~321feeder .extended_lut = "off";
defparam \regmem|regMemory~321feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~321feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N20
dffeas \regmem|regMemory~321 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~321feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~321 .is_wysiwyg = "true";
defparam \regmem|regMemory~321 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N2
dffeas \regmem|regMemory~257 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~257 .is_wysiwyg = "true";
defparam \regmem|regMemory~257 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N42
cyclonev_lcell_comb \regmem|regMemory~1863 (
// Equation(s):
// \regmem|regMemory~1863_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~257_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory~289_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & 
// ((\regmem|regMemory~321_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~353_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~289_q ),
	.datab(!\regmem|regMemory~353_q ),
	.datac(!\regmem|regMemory~321_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~257_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1863_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1863 .extended_lut = "on";
defparam \regmem|regMemory~1863 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~1863 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N53
dffeas \regmem|regMemory~385 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~385 .is_wysiwyg = "true";
defparam \regmem|regMemory~385 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N24
cyclonev_lcell_comb \regmem|regMemory~1336 (
// Equation(s):
// \regmem|regMemory~1336_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1863_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1863_combout  & 
// ((\regmem|regMemory~385_q ))) # (\regmem|regMemory~1863_combout  & (\regmem|regMemory~417_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1863_combout )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1863_combout  & ((\regmem|regMemory~449_q ))) # (\regmem|regMemory~1863_combout  & (\regmem|regMemory~481_q ))))) ) )

	.dataa(!\regmem|regMemory~481_q ),
	.datab(!\regmem|regMemory~417_q ),
	.datac(!\regmem|regMemory~449_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1863_combout ),
	.datag(!\regmem|regMemory~385_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1336 .extended_lut = "on";
defparam \regmem|regMemory~1336 .lut_mask = 64'h000F000FFF33FF55;
defparam \regmem|regMemory~1336 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N56
dffeas \regmem|regMemory~993 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~993 .is_wysiwyg = "true";
defparam \regmem|regMemory~993 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N17
dffeas \regmem|regMemory~929 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~929 .is_wysiwyg = "true";
defparam \regmem|regMemory~929 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N21
cyclonev_lcell_comb \regmem|regMemory~961feeder (
// Equation(s):
// \regmem|regMemory~961feeder_combout  = \ula|Mux30~6_combout 

	.dataa(!\ula|Mux30~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~961feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~961feeder .extended_lut = "off";
defparam \regmem|regMemory~961feeder .lut_mask = 64'h5555555555555555;
defparam \regmem|regMemory~961feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N23
dffeas \regmem|regMemory~961 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~961feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~961 .is_wysiwyg = "true";
defparam \regmem|regMemory~961 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N33
cyclonev_lcell_comb \regmem|regMemory~801feeder (
// Equation(s):
// \regmem|regMemory~801feeder_combout  = ( \ula|Mux30~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux30~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~801feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~801feeder .extended_lut = "off";
defparam \regmem|regMemory~801feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~801feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N35
dffeas \regmem|regMemory~801 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~801feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~801 .is_wysiwyg = "true";
defparam \regmem|regMemory~801 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N15
cyclonev_lcell_comb \regmem|regMemory~865feeder (
// Equation(s):
// \regmem|regMemory~865feeder_combout  = ( \ula|Mux30~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux30~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~865feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~865feeder .extended_lut = "off";
defparam \regmem|regMemory~865feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~865feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N17
dffeas \regmem|regMemory~865 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~865feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~865 .is_wysiwyg = "true";
defparam \regmem|regMemory~865 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N41
dffeas \regmem|regMemory~833 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux30~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~833 .is_wysiwyg = "true";
defparam \regmem|regMemory~833 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N48
cyclonev_lcell_comb \regmem|regMemory~769feeder (
// Equation(s):
// \regmem|regMemory~769feeder_combout  = ( \ula|Mux30~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux30~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~769feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~769feeder .extended_lut = "off";
defparam \regmem|regMemory~769feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~769feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N49
dffeas \regmem|regMemory~769 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~769feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~769 .is_wysiwyg = "true";
defparam \regmem|regMemory~769 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N42
cyclonev_lcell_comb \regmem|regMemory~1871 (
// Equation(s):
// \regmem|regMemory~1871_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~769_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory~801_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & 
// ((\regmem|regMemory~833_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~865_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~801_q ),
	.datab(!\regmem|regMemory~865_q ),
	.datac(!\regmem|regMemory~833_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~769_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1871_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1871 .extended_lut = "on";
defparam \regmem|regMemory~1871 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~1871 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N9
cyclonev_lcell_comb \regmem|regMemory~897feeder (
// Equation(s):
// \regmem|regMemory~897feeder_combout  = ( \ula|Mux30~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux30~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~897feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~897feeder .extended_lut = "off";
defparam \regmem|regMemory~897feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~897feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N10
dffeas \regmem|regMemory~897 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~897feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~897 .is_wysiwyg = "true";
defparam \regmem|regMemory~897 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N54
cyclonev_lcell_comb \regmem|regMemory~1344 (
// Equation(s):
// \regmem|regMemory~1344_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1871_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1871_combout  & 
// ((\regmem|regMemory~897_q ))) # (\regmem|regMemory~1871_combout  & (\regmem|regMemory~929_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1871_combout )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1871_combout  & ((\regmem|regMemory~961_q ))) # (\regmem|regMemory~1871_combout  & (\regmem|regMemory~993_q ))))) ) )

	.dataa(!\regmem|regMemory~993_q ),
	.datab(!\regmem|regMemory~929_q ),
	.datac(!\regmem|regMemory~961_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\regmem|regMemory~1871_combout ),
	.datag(!\regmem|regMemory~897_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1344 .extended_lut = "on";
defparam \regmem|regMemory~1344 .lut_mask = 64'h000F000FFF33FF55;
defparam \regmem|regMemory~1344 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N57
cyclonev_lcell_comb \regmem|regMemory~1348 (
// Equation(s):
// \regmem|regMemory~1348_combout  = ( \regmem|regMemory~1336_combout  & ( \regmem|regMemory~1344_combout  & ( ((!\intMem|instruction [20] & (\regmem|regMemory~1332_combout )) # (\intMem|instruction [20] & ((\regmem|regMemory~1340_combout )))) # 
// (\intMem|instruction [19]) ) ) ) # ( !\regmem|regMemory~1336_combout  & ( \regmem|regMemory~1344_combout  & ( (!\intMem|instruction [19] & ((!\intMem|instruction [20] & (\regmem|regMemory~1332_combout )) # (\intMem|instruction [20] & 
// ((\regmem|regMemory~1340_combout ))))) # (\intMem|instruction [19] & (\intMem|instruction [20])) ) ) ) # ( \regmem|regMemory~1336_combout  & ( !\regmem|regMemory~1344_combout  & ( (!\intMem|instruction [19] & ((!\intMem|instruction [20] & 
// (\regmem|regMemory~1332_combout )) # (\intMem|instruction [20] & ((\regmem|regMemory~1340_combout ))))) # (\intMem|instruction [19] & (!\intMem|instruction [20])) ) ) ) # ( !\regmem|regMemory~1336_combout  & ( !\regmem|regMemory~1344_combout  & ( 
// (!\intMem|instruction [19] & ((!\intMem|instruction [20] & (\regmem|regMemory~1332_combout )) # (\intMem|instruction [20] & ((\regmem|regMemory~1340_combout ))))) ) ) )

	.dataa(!\intMem|instruction [19]),
	.datab(!\intMem|instruction [20]),
	.datac(!\regmem|regMemory~1332_combout ),
	.datad(!\regmem|regMemory~1340_combout ),
	.datae(!\regmem|regMemory~1336_combout ),
	.dataf(!\regmem|regMemory~1344_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1348 .extended_lut = "off";
defparam \regmem|regMemory~1348 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \regmem|regMemory~1348 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N30
cyclonev_lcell_comb \ulaIn1|Mux1~0 (
// Equation(s):
// \ulaIn1|Mux1~0_combout  = ( \regmem|regMemory~1348_combout  & ( ((!\control|in1Mux [0] & !\control|in1Mux [1])) # (\intMem|instruction [1]) ) ) # ( !\regmem|regMemory~1348_combout  & ( (\intMem|instruction [1] & ((\control|in1Mux [1]) # (\control|in1Mux 
// [0]))) ) )

	.dataa(gnd),
	.datab(!\control|in1Mux [0]),
	.datac(!\intMem|instruction [1]),
	.datad(!\control|in1Mux [1]),
	.datae(gnd),
	.dataf(!\regmem|regMemory~1348_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux1~0 .extended_lut = "off";
defparam \ulaIn1|Mux1~0 .lut_mask = 64'h030F030FCF0FCF0F;
defparam \ulaIn1|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N33
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[1] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [1] = ( \ulaIn1|ulaIn1MuxOut [1] & ( (!\ulaIn1|Mux32~0_combout ) # (\ulaIn1|Mux1~0_combout ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [1] & ( (\ulaIn1|Mux1~0_combout  & \ulaIn1|Mux32~0_combout ) ) )

	.dataa(!\ulaIn1|Mux1~0_combout ),
	.datab(gnd),
	.datac(!\ulaIn1|Mux32~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn1|ulaIn1MuxOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[1] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[1] .lut_mask = 64'h05050505F5F5F5F5;
defparam \ulaIn1|ulaIn1MuxOut[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N54
cyclonev_lcell_comb \ula|Mux30~5 (
// Equation(s):
// \ula|Mux30~5_combout  = ( \control|aluOp [0] & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( (!\control|aluOp [2] & !\control|aluOp [1]) ) ) ) # ( !\control|aluOp [0] & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( (!\control|aluOp [2] & (!\ulaIn1|ulaIn1MuxOut [1] 
// $ (!\control|aluOp [1]))) ) ) ) # ( \control|aluOp [0] & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( (!\control|aluOp [2] & (!\ulaIn1|ulaIn1MuxOut [1] $ (!\control|aluOp [1]))) ) ) ) # ( !\control|aluOp [0] & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( 
// (\ulaIn1|ulaIn1MuxOut [1] & (!\control|aluOp [2] & \control|aluOp [1])) ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [1]),
	.datab(!\control|aluOp [2]),
	.datac(!\control|aluOp [1]),
	.datad(gnd),
	.datae(!\control|aluOp [0]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux30~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux30~5 .extended_lut = "off";
defparam \ula|Mux30~5 .lut_mask = 64'h040448484848C0C0;
defparam \ula|Mux30~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N21
cyclonev_lcell_comb \memToRegMux|memToRegOutput[1]~0 (
// Equation(s):
// \memToRegMux|memToRegOutput[1]~0_combout  = ( \ula|Mux30~4_combout  & ( (!\control|Decoder1~0_combout  & ((\control|aluOp [3]) # (\ula|Mux30~3_combout ))) ) ) # ( !\ula|Mux30~4_combout  & ( (!\control|Decoder1~0_combout  & ((!\control|aluOp [3] & 
// ((\ula|Mux30~3_combout ))) # (\control|aluOp [3] & (\ula|Mux30~5_combout )))) ) )

	.dataa(!\ula|Mux30~5_combout ),
	.datab(!\ula|Mux30~3_combout ),
	.datac(!\control|aluOp [3]),
	.datad(!\control|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux30~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[1]~0 .extended_lut = "off";
defparam \memToRegMux|memToRegOutput[1]~0 .lut_mask = 64'h350035003F003F00;
defparam \memToRegMux|memToRegOutput[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N51
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[31]~11 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[31]~11_combout  = ( !\control|in2Mux~combout  & ( (!\regmem|regMemory~1025_combout  & (((\regmem|regMemory_rtl_0|auto_generated|ram_block1a31 )))) # (\regmem|regMemory~1025_combout  & ((!\regmem|regMemory~1024_combout  & 
// (\regmem|regMemory_rtl_0|auto_generated|ram_block1a31 )) # (\regmem|regMemory~1024_combout  & ((\regmem|regMemory_rtl_0_bypass [42]))))) ) )

	.dataa(!\regmem|regMemory~1025_combout ),
	.datab(!\regmem|regMemory~1024_combout ),
	.datac(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a31 ),
	.datad(!\regmem|regMemory_rtl_0_bypass [42]),
	.datae(gnd),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[31]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[31]~11 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[31]~11 .lut_mask = 64'h0E1F0E1F00000000;
defparam \ulaIn2|ulaIn2MuxOut[31]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N12
cyclonev_lcell_comb \ula|Mux31~1 (
// Equation(s):
// \ula|Mux31~1_combout  = ( \ula|LessThan0~46_combout  & ( !\control|aluOp [1] ) ) # ( !\ula|LessThan0~46_combout  & ( (!\control|aluOp [1] & ((!\control|aluOp [0] & (!\ulaIn1|ulaIn1MuxOut [31] & \ulaIn2|ulaIn2MuxOut[31]~11_combout )) # (\control|aluOp [0] 
// & (\ulaIn1|ulaIn1MuxOut [31] & !\ulaIn2|ulaIn2MuxOut[31]~11_combout )))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\ulaIn2|ulaIn2MuxOut[31]~11_combout ),
	.datad(!\control|aluOp [1]),
	.datae(gnd),
	.dataf(!\ula|LessThan0~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux31~1 .extended_lut = "off";
defparam \ula|Mux31~1 .lut_mask = 64'h18001800FF00FF00;
defparam \ula|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N21
cyclonev_lcell_comb \ula|Add0~1 (
// Equation(s):
// \ula|Add0~1_combout  = ( \ula|ShiftRight0~10_combout  & ( (\ula|Add0~0_combout  & (\ula|Mux14~0_combout  & \ula|ShiftLeft0~6_combout )) ) )

	.dataa(!\ula|Add0~0_combout ),
	.datab(gnd),
	.datac(!\ula|Mux14~0_combout ),
	.datad(!\ula|ShiftLeft0~6_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~1 .extended_lut = "off";
defparam \ula|Add0~1 .lut_mask = 64'h0000000000050005;
defparam \ula|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N36
cyclonev_lcell_comb \ula|ShiftRight0~5 (
// Equation(s):
// \ula|ShiftRight0~5_combout  = ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [3] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( \ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [2] ) ) ) 
// # ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [1] ) ) ) # ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( \ulaIn1|ulaIn1MuxOut [0] ) ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [1]),
	.datab(!\ulaIn1|ulaIn1MuxOut [3]),
	.datac(!\ulaIn1|ulaIn1MuxOut [2]),
	.datad(!\ulaIn1|ulaIn1MuxOut [0]),
	.datae(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~5 .extended_lut = "off";
defparam \ula|ShiftRight0~5 .lut_mask = 64'h00FF55550F0F3333;
defparam \ula|ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N6
cyclonev_lcell_comb \ula|ShiftRight0~9 (
// Equation(s):
// \ula|ShiftRight0~9_combout  = ( \ula|ShiftRight0~6_combout  & ( \ula|ShiftRight0~7_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|ShiftRight0~5_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )) # (\ula|ShiftRight0~8_combout ))) ) ) ) # ( !\ula|ShiftRight0~6_combout  & ( \ula|ShiftRight0~7_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & 
// \ula|ShiftRight0~5_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout )) # (\ula|ShiftRight0~8_combout ))) ) ) ) # ( \ula|ShiftRight0~6_combout  & ( !\ula|ShiftRight0~7_combout  & ( 
// (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|ShiftRight0~5_combout ) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~8_combout  & (\ulaIn2|ulaIn2MuxOut[2]~4_combout ))) ) ) ) # ( 
// !\ula|ShiftRight0~6_combout  & ( !\ula|ShiftRight0~7_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & \ula|ShiftRight0~5_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ula|ShiftRight0~8_combout  & 
// (\ulaIn2|ulaIn2MuxOut[2]~4_combout ))) ) ) )

	.dataa(!\ula|ShiftRight0~8_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datad(!\ula|ShiftRight0~5_combout ),
	.datae(!\ula|ShiftRight0~6_combout ),
	.dataf(!\ula|ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight0~9 .extended_lut = "off";
defparam \ula|ShiftRight0~9 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \ula|ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N15
cyclonev_lcell_comb \ula|ShiftRight1~0 (
// Equation(s):
// \ula|ShiftRight1~0_combout  = ( \ula|ShiftRight0~4_combout  & ( (\ula|ShiftRight0~9_combout ) # (\ulaIn2|ulaIn2MuxOut[4]~0_combout ) ) ) # ( !\ula|ShiftRight0~4_combout  & ( (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & \ula|ShiftRight0~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\ula|ShiftRight0~9_combout ),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~0 .extended_lut = "off";
defparam \ula|ShiftRight1~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ula|ShiftRight1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N54
cyclonev_lcell_comb \ula|Add0~2 (
// Equation(s):
// \ula|Add0~2_combout  = ( \ula|Add0~1_combout  & ( \ula|ShiftRight1~0_combout  ) ) # ( !\ula|Add0~1_combout  & ( \ula|ShiftRight1~0_combout  & ( (!\control|aluOp [0] & (\control|aluOp [1] & ((\ula|ShiftLeft0~5_combout ) # (\ulaIn1|ulaIn1MuxOut [31])))) # 
// (\control|aluOp [0] & (((!\control|aluOp [1] & \ula|ShiftLeft0~5_combout )))) ) ) ) # ( \ula|Add0~1_combout  & ( !\ula|ShiftRight1~0_combout  ) ) # ( !\ula|Add0~1_combout  & ( !\ula|ShiftRight1~0_combout  & ( (!\control|aluOp [0] & (\ulaIn1|ulaIn1MuxOut 
// [31] & (\control|aluOp [1] & !\ula|ShiftLeft0~5_combout ))) ) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\ulaIn1|ulaIn1MuxOut [31]),
	.datac(!\control|aluOp [1]),
	.datad(!\ula|ShiftLeft0~5_combout ),
	.datae(!\ula|Add0~1_combout ),
	.dataf(!\ula|ShiftRight1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~2 .extended_lut = "off";
defparam \ula|Add0~2 .lut_mask = 64'h0200FFFF025AFFFF;
defparam \ula|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N36
cyclonev_lcell_comb \memToRegMux|memToRegOutput[0]~31 (
// Equation(s):
// \memToRegMux|memToRegOutput[0]~31_combout  = ( !\control|aluOp [3] & ( (!\control|Decoder1~0_combout  & ((!\control|aluOp [2] & (\ula|Add0~2_combout )) # (\control|aluOp [2] & (((\ula|Add0~7_combout )))))) ) ) # ( \control|aluOp [3] & ( 
// (!\control|Decoder1~0_combout  & ((!\control|aluOp [2] & (\ula|Mux31~0_combout )) # (\control|aluOp [2] & (((\ula|Mux31~1_combout )))))) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\control|Decoder1~0_combout ),
	.datac(!\ula|Mux31~0_combout ),
	.datad(!\ula|Add0~7_combout ),
	.datae(!\control|aluOp [3]),
	.dataf(!\ula|Mux31~1_combout ),
	.datag(!\ula|Add0~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memToRegMux|memToRegOutput[0]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memToRegMux|memToRegOutput[0]~31 .extended_lut = "on";
defparam \memToRegMux|memToRegOutput[0]~31 .lut_mask = 64'h084C0808084C4C4C;
defparam \memToRegMux|memToRegOutput[0]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N6
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[0]~2 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[0]~2_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \control|in2Mux~combout  & ( \intMem|instruction [6] ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( 
// \control|in2Mux~combout  & ( \intMem|instruction [6] ) ) ) # ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\control|in2Mux~combout  & ( (!\regmem|regMemory~1025_combout ) # ((!\regmem|regMemory~1024_combout ) # 
// (\regmem|regMemory_rtl_0_bypass [11])) ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\control|in2Mux~combout  & ( (\regmem|regMemory~1025_combout  & (\regmem|regMemory_rtl_0_bypass [11] & \regmem|regMemory~1024_combout 
// )) ) ) )

	.dataa(!\regmem|regMemory~1025_combout ),
	.datab(!\regmem|regMemory_rtl_0_bypass [11]),
	.datac(!\regmem|regMemory~1024_combout ),
	.datad(!\intMem|instruction [6]),
	.datae(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[0]~2 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[0]~2 .lut_mask = 64'h0101FBFB00FF00FF;
defparam \ulaIn2|ulaIn2MuxOut[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N9
cyclonev_lcell_comb \ula|ShiftRight1~5 (
// Equation(s):
// \ula|ShiftRight1~5_combout  = ( !\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ( (!\ulaIn2|ulaIn2MuxOut[0]~2_combout  & \ulaIn1|ulaIn1MuxOut [31]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftRight1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftRight1~5 .extended_lut = "off";
defparam \ula|ShiftRight1~5 .lut_mask = 64'h00F000F000000000;
defparam \ula|ShiftRight1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N21
cyclonev_lcell_comb \ula|Mux0~2 (
// Equation(s):
// \ula|Mux0~2_combout  = ( \ula|ShiftRight0~10_combout  & ( (\ula|Mux28~3_combout  & (\ula|ShiftRight1~5_combout  & !\ulaIn2|ulaIn2MuxOut[4]~0_combout )) ) )

	.dataa(!\ula|Mux28~3_combout ),
	.datab(!\ula|ShiftRight1~5_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux0~2 .extended_lut = "off";
defparam \ula|Mux0~2 .lut_mask = 64'h0000000010101010;
defparam \ula|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N54
cyclonev_lcell_comb \ula|Mux0~5 (
// Equation(s):
// \ula|Mux0~5_combout  = ( !\control|aluOp [2] & ( (!\control|aluOp [0] & ((!\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [31] & (\control|aluOp [3] & \ulaIn2|ulaIn2MuxOut[31]~11_combout ))) # (\control|aluOp [1] & (!\ulaIn1|ulaIn1MuxOut [31] $ 
// (((!\control|aluOp [3]) # (!\ulaIn2|ulaIn2MuxOut[31]~11_combout ))))))) # (\control|aluOp [0] & (\control|aluOp [3] & (!\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [31] & !\ulaIn2|ulaIn2MuxOut[31]~11_combout )))))) ) ) # ( \control|aluOp [2] & ( 
// (!\control|aluOp [0] & (\control|aluOp [1] & (\ulaIn1|ulaIn1MuxOut [15] & (\control|aluOp [3])))) ) )

	.dataa(!\control|aluOp [0]),
	.datab(!\control|aluOp [1]),
	.datac(!\ulaIn1|ulaIn1MuxOut [15]),
	.datad(!\control|aluOp [3]),
	.datae(!\control|aluOp [2]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[31]~11_combout ),
	.datag(!\ulaIn1|ulaIn1MuxOut [31]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux0~5 .extended_lut = "on";
defparam \ula|Mux0~5 .lut_mask = 64'h02160002026C0002;
defparam \ula|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N48
cyclonev_lcell_comb \ula|ShiftLeft0~48 (
// Equation(s):
// \ula|ShiftLeft0~48_combout  = ( \ulaIn1|ulaIn1MuxOut [29] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [30]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [28])) ) ) ) # ( 
// !\ulaIn1|ulaIn1MuxOut [29] & ( \ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & ((\ulaIn1|ulaIn1MuxOut [30]))) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout  & (\ulaIn1|ulaIn1MuxOut [28])) ) ) ) # ( \ulaIn1|ulaIn1MuxOut [29] & ( 
// !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (\ulaIn1|ulaIn1MuxOut [31]) # (\ulaIn2|ulaIn2MuxOut[1]~1_combout ) ) ) ) # ( !\ulaIn1|ulaIn1MuxOut [29] & ( !\ulaIn2|ulaIn2MuxOut[0]~2_combout  & ( (!\ulaIn2|ulaIn2MuxOut[1]~1_combout  & \ulaIn1|ulaIn1MuxOut [31]) ) 
// ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[1]~1_combout ),
	.datab(!\ulaIn1|ulaIn1MuxOut [28]),
	.datac(!\ulaIn1|ulaIn1MuxOut [30]),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(!\ulaIn1|ulaIn1MuxOut [29]),
	.dataf(!\ulaIn2|ulaIn2MuxOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~48 .extended_lut = "off";
defparam \ula|ShiftLeft0~48 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \ula|ShiftLeft0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N12
cyclonev_lcell_comb \ula|ShiftLeft0~49 (
// Equation(s):
// \ula|ShiftLeft0~49_combout  = ( \ula|ShiftLeft0~38_combout  & ( \ula|ShiftLeft0~48_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # ((\ula|ShiftLeft0~46_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & 
// (((\ula|ShiftLeft0~42_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout ))) ) ) ) # ( !\ula|ShiftLeft0~38_combout  & ( \ula|ShiftLeft0~48_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & ((!\ulaIn2|ulaIn2MuxOut[2]~4_combout ) # 
// ((\ula|ShiftLeft0~46_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~42_combout ))) ) ) ) # ( \ula|ShiftLeft0~38_combout  & ( !\ula|ShiftLeft0~48_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout 
//  & (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~46_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (((\ula|ShiftLeft0~42_combout )) # (\ulaIn2|ulaIn2MuxOut[2]~4_combout ))) ) ) ) # ( !\ula|ShiftLeft0~38_combout  & ( 
// !\ula|ShiftLeft0~48_combout  & ( (!\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (\ulaIn2|ulaIn2MuxOut[2]~4_combout  & ((\ula|ShiftLeft0~46_combout )))) # (\ulaIn2|ulaIn2MuxOut[3]~3_combout  & (!\ulaIn2|ulaIn2MuxOut[2]~4_combout  & (\ula|ShiftLeft0~42_combout ))) 
// ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[3]~3_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[2]~4_combout ),
	.datac(!\ula|ShiftLeft0~42_combout ),
	.datad(!\ula|ShiftLeft0~46_combout ),
	.datae(!\ula|ShiftLeft0~38_combout ),
	.dataf(!\ula|ShiftLeft0~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|ShiftLeft0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|ShiftLeft0~49 .extended_lut = "off";
defparam \ula|ShiftLeft0~49 .lut_mask = 64'h042615378CAE9DBF;
defparam \ula|ShiftLeft0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N6
cyclonev_lcell_comb \ula|Mux0~1 (
// Equation(s):
// \ula|Mux0~1_combout  = ( \ula|ShiftLeft0~33_combout  & ( \ula|ShiftLeft0~49_combout  & ( (\ula|Add0~0_combout  & !\control|aluOp [2]) ) ) ) # ( !\ula|ShiftLeft0~33_combout  & ( \ula|ShiftLeft0~49_combout  & ( (\ula|Add0~0_combout  & 
// (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & !\control|aluOp [2])) ) ) ) # ( \ula|ShiftLeft0~33_combout  & ( !\ula|ShiftLeft0~49_combout  & ( (\ula|Add0~0_combout  & (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & !\control|aluOp [2])) ) ) )

	.dataa(gnd),
	.datab(!\ula|Add0~0_combout ),
	.datac(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datad(!\control|aluOp [2]),
	.datae(!\ula|ShiftLeft0~33_combout ),
	.dataf(!\ula|ShiftLeft0~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux0~1 .extended_lut = "off";
defparam \ula|Mux0~1 .lut_mask = 64'h0000030030003300;
defparam \ula|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N3
cyclonev_lcell_comb \ula|Mux0~3 (
// Equation(s):
// \ula|Mux0~3_combout  = ( \ula|Mux0~1_combout  & ( (!\ula|Mux0~0_combout  & !\ula|Mux0~5_combout ) ) ) # ( !\ula|Mux0~1_combout  & ( (!\ula|Mux0~5_combout  & ((!\ula|Mux0~2_combout ) # (!\ula|Mux0~0_combout ))) ) )

	.dataa(!\ula|Mux0~2_combout ),
	.datab(gnd),
	.datac(!\ula|Mux0~0_combout ),
	.datad(!\ula|Mux0~5_combout ),
	.datae(gnd),
	.dataf(!\ula|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux0~3 .extended_lut = "off";
defparam \ula|Mux0~3 .lut_mask = 64'hFA00FA00F000F000;
defparam \ula|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N33
cyclonev_lcell_comb \ula|Mux0~4 (
// Equation(s):
// \ula|Mux0~4_combout  = ( \ula|Mux15~8_combout  ) # ( !\ula|Mux15~8_combout  & ( (!\ula|Mux0~3_combout ) # ((\ula|Mux4~0_combout  & \ula|Add0~140_sumout )) ) )

	.dataa(!\ula|Mux0~3_combout ),
	.datab(!\ula|Mux4~0_combout ),
	.datac(!\ula|Add0~140_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux15~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux0~4 .extended_lut = "off";
defparam \ula|Mux0~4 .lut_mask = 64'hABABABABFFFFFFFF;
defparam \ula|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N3
cyclonev_lcell_comb \regmem|regMemory~959feeder (
// Equation(s):
// \regmem|regMemory~959feeder_combout  = ( \ula|Mux0~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~959feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~959feeder .extended_lut = "off";
defparam \regmem|regMemory~959feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~959feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y8_N4
dffeas \regmem|regMemory~959 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~959feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2101_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~959 .is_wysiwyg = "true";
defparam \regmem|regMemory~959 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N21
cyclonev_lcell_comb \regmem|regMemory~991feeder (
// Equation(s):
// \regmem|regMemory~991feeder_combout  = ( \ula|Mux0~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~991feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~991feeder .extended_lut = "off";
defparam \regmem|regMemory~991feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~991feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y8_N22
dffeas \regmem|regMemory~991 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~991feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2104_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~991 .is_wysiwyg = "true";
defparam \regmem|regMemory~991 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N4
dffeas \regmem|regMemory~1023 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2102_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~1023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~1023 .is_wysiwyg = "true";
defparam \regmem|regMemory~1023 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N0
cyclonev_lcell_comb \regmem|regMemory~895feeder (
// Equation(s):
// \regmem|regMemory~895feeder_combout  = ( \ula|Mux0~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~895feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~895feeder .extended_lut = "off";
defparam \regmem|regMemory~895feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~895feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N2
dffeas \regmem|regMemory~895 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~895feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~895 .is_wysiwyg = "true";
defparam \regmem|regMemory~895 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N39
cyclonev_lcell_comb \regmem|regMemory~831feeder (
// Equation(s):
// \regmem|regMemory~831feeder_combout  = ( \ula|Mux0~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~831feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~831feeder .extended_lut = "off";
defparam \regmem|regMemory~831feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~831feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N41
dffeas \regmem|regMemory~831 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~831feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~831 .is_wysiwyg = "true";
defparam \regmem|regMemory~831 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N11
dffeas \regmem|regMemory~863 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~863 .is_wysiwyg = "true";
defparam \regmem|regMemory~863 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N15
cyclonev_lcell_comb \regmem|regMemory~799feeder (
// Equation(s):
// \regmem|regMemory~799feeder_combout  = ( \ula|Mux0~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~799feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~799feeder .extended_lut = "off";
defparam \regmem|regMemory~799feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~799feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N16
dffeas \regmem|regMemory~799 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~799feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~799 .is_wysiwyg = "true";
defparam \regmem|regMemory~799 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N6
cyclonev_lcell_comb \regmem|regMemory~1583 (
// Equation(s):
// \regmem|regMemory~1583_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~799_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~831_q )))) # 
// (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction [16] & ((\regmem|regMemory~863_q ))) # (\intMem|instruction [16] & 
// (\regmem|regMemory~895_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~895_q ),
	.datab(!\regmem|regMemory~831_q ),
	.datac(!\regmem|regMemory~863_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~799_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1583_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1583 .extended_lut = "on";
defparam \regmem|regMemory~1583 .lut_mask = 64'h0F000F0033FF55FF;
defparam \regmem|regMemory~1583 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N46
dffeas \regmem|regMemory~927 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2103_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~927 .is_wysiwyg = "true";
defparam \regmem|regMemory~927 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N0
cyclonev_lcell_comb \regmem|regMemory~1038 (
// Equation(s):
// \regmem|regMemory~1038_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1583_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1583_combout  & ((\regmem|regMemory~927_q 
// ))) # (\regmem|regMemory~1583_combout  & (\regmem|regMemory~959_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1583_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1583_combout  & (\regmem|regMemory~991_q )) # (\regmem|regMemory~1583_combout  & ((\regmem|regMemory~1023_q )))))) ) )

	.dataa(!\regmem|regMemory~959_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~991_q ),
	.datad(!\regmem|regMemory~1023_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1583_combout ),
	.datag(!\regmem|regMemory~927_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1038_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1038 .extended_lut = "on";
defparam \regmem|regMemory~1038 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regmem|regMemory~1038 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N3
cyclonev_lcell_comb \regmem|regMemory~703feeder (
// Equation(s):
// \regmem|regMemory~703feeder_combout  = ( \ula|Mux0~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~703feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~703feeder .extended_lut = "off";
defparam \regmem|regMemory~703feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~703feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N4
dffeas \regmem|regMemory~703 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~703feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2097_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~703 .is_wysiwyg = "true";
defparam \regmem|regMemory~703 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N35
dffeas \regmem|regMemory~735 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~735 .is_wysiwyg = "true";
defparam \regmem|regMemory~735 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N36
cyclonev_lcell_comb \regmem|regMemory~767feeder (
// Equation(s):
// \regmem|regMemory~767feeder_combout  = ( \ula|Mux0~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~767feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~767feeder .extended_lut = "off";
defparam \regmem|regMemory~767feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~767feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N38
dffeas \regmem|regMemory~767 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~767feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2098_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~767 .is_wysiwyg = "true";
defparam \regmem|regMemory~767 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N33
cyclonev_lcell_comb \regmem|regMemory~575feeder (
// Equation(s):
// \regmem|regMemory~575feeder_combout  = ( \ula|Mux0~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~575feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~575feeder .extended_lut = "off";
defparam \regmem|regMemory~575feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~575feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N35
dffeas \regmem|regMemory~575 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~575feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~575 .is_wysiwyg = "true";
defparam \regmem|regMemory~575 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N14
dffeas \regmem|regMemory~639 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~639 .is_wysiwyg = "true";
defparam \regmem|regMemory~639 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N27
cyclonev_lcell_comb \regmem|regMemory~607feeder (
// Equation(s):
// \regmem|regMemory~607feeder_combout  = ( \ula|Mux0~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~607feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~607feeder .extended_lut = "off";
defparam \regmem|regMemory~607feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~607feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N29
dffeas \regmem|regMemory~607 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~607feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~607 .is_wysiwyg = "true";
defparam \regmem|regMemory~607 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N54
cyclonev_lcell_comb \regmem|regMemory~543feeder (
// Equation(s):
// \regmem|regMemory~543feeder_combout  = ( \ula|Mux0~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~543feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~543feeder .extended_lut = "off";
defparam \regmem|regMemory~543feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~543feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N56
dffeas \regmem|regMemory~543 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~543feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~543 .is_wysiwyg = "true";
defparam \regmem|regMemory~543 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N48
cyclonev_lcell_comb \regmem|regMemory~1579 (
// Equation(s):
// \regmem|regMemory~1579_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & ((\regmem|regMemory~543_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// (\regmem|regMemory~575_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction[18]~DUPLICATE_q  & ((!\intMem|instruction[16]~DUPLICATE_q  & 
// ((\regmem|regMemory~607_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & (\regmem|regMemory~639_q )))) # (\intMem|instruction[18]~DUPLICATE_q  & (((\intMem|instruction[16]~DUPLICATE_q ))))) ) )

	.dataa(!\regmem|regMemory~575_q ),
	.datab(!\regmem|regMemory~639_q ),
	.datac(!\regmem|regMemory~607_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction[16]~DUPLICATE_q ),
	.datag(!\regmem|regMemory~543_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1579_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1579 .extended_lut = "on";
defparam \regmem|regMemory~1579 .lut_mask = 64'h0F000F0055FF33FF;
defparam \regmem|regMemory~1579 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N41
dffeas \regmem|regMemory~671 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2099_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~671 .is_wysiwyg = "true";
defparam \regmem|regMemory~671 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N15
cyclonev_lcell_comb \regmem|regMemory~1034 (
// Equation(s):
// \regmem|regMemory~1034_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[18]~DUPLICATE_q  & ((((\regmem|regMemory~1579_combout ))))) # (\intMem|instruction[18]~DUPLICATE_q  & (((!\regmem|regMemory~1579_combout  & ((\regmem|regMemory~671_q 
// ))) # (\regmem|regMemory~1579_combout  & (\regmem|regMemory~703_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1579_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1579_combout  & (\regmem|regMemory~735_q )) # (\regmem|regMemory~1579_combout  & ((\regmem|regMemory~767_q )))))) ) )

	.dataa(!\regmem|regMemory~703_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~735_q ),
	.datad(!\regmem|regMemory~767_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1579_combout ),
	.datag(!\regmem|regMemory~671_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1034_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1034 .extended_lut = "on";
defparam \regmem|regMemory~1034 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regmem|regMemory~1034 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N59
dffeas \regmem|regMemory~191 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2084_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~191 .is_wysiwyg = "true";
defparam \regmem|regMemory~191 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N30
cyclonev_lcell_comb \regmem|regMemory~255feeder (
// Equation(s):
// \regmem|regMemory~255feeder_combout  = ( \ula|Mux0~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~255feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~255feeder .extended_lut = "off";
defparam \regmem|regMemory~255feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~255feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N31
dffeas \regmem|regMemory~255 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~255feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2087_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~255 .is_wysiwyg = "true";
defparam \regmem|regMemory~255 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N1
dffeas \regmem|regMemory~223 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2092_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~223 .is_wysiwyg = "true";
defparam \regmem|regMemory~223 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y10_N54
cyclonev_lcell_comb \regmem|regMemory~95feeder (
// Equation(s):
// \regmem|regMemory~95feeder_combout  = ( \ula|Mux0~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~95feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~95feeder .extended_lut = "off";
defparam \regmem|regMemory~95feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~95feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y10_N56
dffeas \regmem|regMemory~95 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~95 .is_wysiwyg = "true";
defparam \regmem|regMemory~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N25
dffeas \regmem|regMemory~127 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~127 .is_wysiwyg = "true";
defparam \regmem|regMemory~127 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N30
cyclonev_lcell_comb \regmem|regMemory~63feeder (
// Equation(s):
// \regmem|regMemory~63feeder_combout  = ( \ula|Mux0~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~63feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~63feeder .extended_lut = "off";
defparam \regmem|regMemory~63feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~63feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N32
dffeas \regmem|regMemory~63 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~63 .is_wysiwyg = "true";
defparam \regmem|regMemory~63 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N39
cyclonev_lcell_comb \regmem|regMemory~31feeder (
// Equation(s):
// \regmem|regMemory~31feeder_combout  = ( \ula|Mux0~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~31feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~31feeder .extended_lut = "off";
defparam \regmem|regMemory~31feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~31feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N41
dffeas \regmem|regMemory~31 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~31 .is_wysiwyg = "true";
defparam \regmem|regMemory~31 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N24
cyclonev_lcell_comb \regmem|regMemory~1571 (
// Equation(s):
// \regmem|regMemory~1571_combout  = ( !\intMem|instruction [17] & ( (!\intMem|instruction[16]~DUPLICATE_q  & (!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory~31_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & ((((\regmem|regMemory~63_q ))) # 
// (\intMem|instruction[18]~DUPLICATE_q ))) ) ) # ( \intMem|instruction [17] & ( (!\intMem|instruction[16]~DUPLICATE_q  & (!\intMem|instruction[18]~DUPLICATE_q  & (\regmem|regMemory~95_q ))) # (\intMem|instruction[16]~DUPLICATE_q  & 
// ((((\regmem|regMemory~127_q ))) # (\intMem|instruction[18]~DUPLICATE_q ))) ) )

	.dataa(!\intMem|instruction[16]~DUPLICATE_q ),
	.datab(!\intMem|instruction[18]~DUPLICATE_q ),
	.datac(!\regmem|regMemory~95_q ),
	.datad(!\regmem|regMemory~127_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~63_q ),
	.datag(!\regmem|regMemory~31_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1571_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1571 .extended_lut = "on";
defparam \regmem|regMemory~1571 .lut_mask = 64'h1919195D5D5D195D;
defparam \regmem|regMemory~1571 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N0
cyclonev_lcell_comb \regmem|regMemory~159feeder (
// Equation(s):
// \regmem|regMemory~159feeder_combout  = ( \ula|Mux0~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~159feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~159feeder .extended_lut = "off";
defparam \regmem|regMemory~159feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~159feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N1
dffeas \regmem|regMemory~159 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~159feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2089_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~159 .is_wysiwyg = "true";
defparam \regmem|regMemory~159 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N0
cyclonev_lcell_comb \regmem|regMemory~1026 (
// Equation(s):
// \regmem|regMemory~1026_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1571_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1571_combout  & ((\regmem|regMemory~159_q ))) 
// # (\regmem|regMemory~1571_combout  & (\regmem|regMemory~191_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1571_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1571_combout  & ((\regmem|regMemory~223_q ))) # (\regmem|regMemory~1571_combout  & (\regmem|regMemory~255_q ))))) ) )

	.dataa(!\regmem|regMemory~191_q ),
	.datab(!\regmem|regMemory~255_q ),
	.datac(!\regmem|regMemory~223_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1571_combout ),
	.datag(!\regmem|regMemory~159_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1026_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1026 .extended_lut = "on";
defparam \regmem|regMemory~1026 .lut_mask = 64'h000F000FFF55FF33;
defparam \regmem|regMemory~1026 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N50
dffeas \regmem|regMemory~447 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2093_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~447 .is_wysiwyg = "true";
defparam \regmem|regMemory~447 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N59
dffeas \regmem|regMemory~511 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2094_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~511 .is_wysiwyg = "true";
defparam \regmem|regMemory~511 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N30
cyclonev_lcell_comb \regmem|regMemory~479feeder (
// Equation(s):
// \regmem|regMemory~479feeder_combout  = ( \ula|Mux0~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~479feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~479feeder .extended_lut = "off";
defparam \regmem|regMemory~479feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~479feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N32
dffeas \regmem|regMemory~479 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~479feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2096_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~479 .is_wysiwyg = "true";
defparam \regmem|regMemory~479 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N53
dffeas \regmem|regMemory~383 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(\regmem|regMemory~2110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~383 .is_wysiwyg = "true";
defparam \regmem|regMemory~383 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N0
cyclonev_lcell_comb \regmem|regMemory~351feeder (
// Equation(s):
// \regmem|regMemory~351feeder_combout  = ( \ula|Mux0~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~351feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~351feeder .extended_lut = "off";
defparam \regmem|regMemory~351feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~351feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N2
dffeas \regmem|regMemory~351 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~351feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~351 .is_wysiwyg = "true";
defparam \regmem|regMemory~351 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N9
cyclonev_lcell_comb \regmem|regMemory~319feeder (
// Equation(s):
// \regmem|regMemory~319feeder_combout  = ( \ula|Mux0~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~319feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~319feeder .extended_lut = "off";
defparam \regmem|regMemory~319feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~319feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N10
dffeas \regmem|regMemory~319 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~319feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~319 .is_wysiwyg = "true";
defparam \regmem|regMemory~319 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N30
cyclonev_lcell_comb \regmem|regMemory~287feeder (
// Equation(s):
// \regmem|regMemory~287feeder_combout  = ( \ula|Mux0~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~287feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~287feeder .extended_lut = "off";
defparam \regmem|regMemory~287feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~287feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N32
dffeas \regmem|regMemory~287 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~287feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~287 .is_wysiwyg = "true";
defparam \regmem|regMemory~287 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N51
cyclonev_lcell_comb \regmem|regMemory~1575 (
// Equation(s):
// \regmem|regMemory~1575_combout  = ( !\intMem|instruction[17]~DUPLICATE_q  & ( ((!\intMem|instruction [18] & ((!\intMem|instruction [16] & (\regmem|regMemory~287_q )) # (\intMem|instruction [16] & ((\regmem|regMemory~319_q ))))) # (\intMem|instruction [18] 
// & (((\intMem|instruction [16]))))) ) ) # ( \intMem|instruction[17]~DUPLICATE_q  & ( (!\intMem|instruction [18] & (((!\intMem|instruction [16] & ((\regmem|regMemory~351_q ))) # (\intMem|instruction [16] & (\regmem|regMemory~383_q ))))) # 
// (\intMem|instruction [18] & ((((\intMem|instruction [16]))))) ) )

	.dataa(!\regmem|regMemory~383_q ),
	.datab(!\intMem|instruction [18]),
	.datac(!\regmem|regMemory~351_q ),
	.datad(!\regmem|regMemory~319_q ),
	.datae(!\intMem|instruction[17]~DUPLICATE_q ),
	.dataf(!\intMem|instruction [16]),
	.datag(!\regmem|regMemory~287_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1575_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1575 .extended_lut = "on";
defparam \regmem|regMemory~1575 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \regmem|regMemory~1575 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N12
cyclonev_lcell_comb \regmem|regMemory~415feeder (
// Equation(s):
// \regmem|regMemory~415feeder_combout  = ( \ula|Mux0~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~415feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~415feeder .extended_lut = "off";
defparam \regmem|regMemory~415feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regmem|regMemory~415feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N14
dffeas \regmem|regMemory~415 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\regmem|regMemory~415feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(gnd),
	.ena(\regmem|regMemory~2095_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory~415 .is_wysiwyg = "true";
defparam \regmem|regMemory~415 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N18
cyclonev_lcell_comb \regmem|regMemory~1030 (
// Equation(s):
// \regmem|regMemory~1030_combout  = ( !\intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1575_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & ((!\regmem|regMemory~1575_combout  & ((\regmem|regMemory~415_q ))) 
// # (\regmem|regMemory~1575_combout  & (\regmem|regMemory~447_q ))))) ) ) # ( \intMem|instruction [17] & ( ((!\intMem|instruction[18]~DUPLICATE_q  & (((\regmem|regMemory~1575_combout )))) # (\intMem|instruction[18]~DUPLICATE_q  & 
// ((!\regmem|regMemory~1575_combout  & ((\regmem|regMemory~479_q ))) # (\regmem|regMemory~1575_combout  & (\regmem|regMemory~511_q ))))) ) )

	.dataa(!\regmem|regMemory~447_q ),
	.datab(!\regmem|regMemory~511_q ),
	.datac(!\regmem|regMemory~479_q ),
	.datad(!\intMem|instruction[18]~DUPLICATE_q ),
	.datae(!\intMem|instruction [17]),
	.dataf(!\regmem|regMemory~1575_combout ),
	.datag(!\regmem|regMemory~415_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1030_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1030 .extended_lut = "on";
defparam \regmem|regMemory~1030 .lut_mask = 64'h000F000FFF55FF33;
defparam \regmem|regMemory~1030 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N6
cyclonev_lcell_comb \regmem|regMemory~1042 (
// Equation(s):
// \regmem|regMemory~1042_combout  = ( \regmem|regMemory~1026_combout  & ( \regmem|regMemory~1030_combout  & ( (!\intMem|instruction[20]~DUPLICATE_q ) # ((!\intMem|instruction [19] & ((\regmem|regMemory~1034_combout ))) # (\intMem|instruction [19] & 
// (\regmem|regMemory~1038_combout ))) ) ) ) # ( !\regmem|regMemory~1026_combout  & ( \regmem|regMemory~1030_combout  & ( (!\intMem|instruction[20]~DUPLICATE_q  & (\intMem|instruction [19])) # (\intMem|instruction[20]~DUPLICATE_q  & ((!\intMem|instruction 
// [19] & ((\regmem|regMemory~1034_combout ))) # (\intMem|instruction [19] & (\regmem|regMemory~1038_combout )))) ) ) ) # ( \regmem|regMemory~1026_combout  & ( !\regmem|regMemory~1030_combout  & ( (!\intMem|instruction[20]~DUPLICATE_q  & 
// (!\intMem|instruction [19])) # (\intMem|instruction[20]~DUPLICATE_q  & ((!\intMem|instruction [19] & ((\regmem|regMemory~1034_combout ))) # (\intMem|instruction [19] & (\regmem|regMemory~1038_combout )))) ) ) ) # ( !\regmem|regMemory~1026_combout  & ( 
// !\regmem|regMemory~1030_combout  & ( (\intMem|instruction[20]~DUPLICATE_q  & ((!\intMem|instruction [19] & ((\regmem|regMemory~1034_combout ))) # (\intMem|instruction [19] & (\regmem|regMemory~1038_combout )))) ) ) )

	.dataa(!\intMem|instruction[20]~DUPLICATE_q ),
	.datab(!\intMem|instruction [19]),
	.datac(!\regmem|regMemory~1038_combout ),
	.datad(!\regmem|regMemory~1034_combout ),
	.datae(!\regmem|regMemory~1026_combout ),
	.dataf(!\regmem|regMemory~1030_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regmem|regMemory~1042_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regmem|regMemory~1042 .extended_lut = "off";
defparam \regmem|regMemory~1042 .lut_mask = 64'h014589CD2367ABEF;
defparam \regmem|regMemory~1042 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N51
cyclonev_lcell_comb \ulaIn1|Mux31~0 (
// Equation(s):
// \ulaIn1|Mux31~0_combout  = ( !\control|in1Mux [1] & ( \regmem|regMemory~1042_combout  & ( (!\control|in1Mux [0]) # (\intMem|instruction [15]) ) ) ) # ( !\control|in1Mux [1] & ( !\regmem|regMemory~1042_combout  & ( (\control|in1Mux [0] & 
// \intMem|instruction [15]) ) ) )

	.dataa(!\control|in1Mux [0]),
	.datab(gnd),
	.datac(!\intMem|instruction [15]),
	.datad(gnd),
	.datae(!\control|in1Mux [1]),
	.dataf(!\regmem|regMemory~1042_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|Mux31~0 .extended_lut = "off";
defparam \ulaIn1|Mux31~0 .lut_mask = 64'h05050000AFAF0000;
defparam \ulaIn1|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N30
cyclonev_lcell_comb \ulaIn1|ulaIn1MuxOut[31] (
// Equation(s):
// \ulaIn1|ulaIn1MuxOut [31] = ( \ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux31~0_combout  ) ) # ( !\ulaIn1|Mux32~0_combout  & ( \ulaIn1|Mux31~0_combout  & ( \ulaIn1|ulaIn1MuxOut [31] ) ) ) # ( !\ulaIn1|Mux32~0_combout  & ( !\ulaIn1|Mux31~0_combout  & ( 
// \ulaIn1|ulaIn1MuxOut [31] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ulaIn1|ulaIn1MuxOut [31]),
	.datae(!\ulaIn1|Mux32~0_combout ),
	.dataf(!\ulaIn1|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn1|ulaIn1MuxOut [31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn1|ulaIn1MuxOut[31] .extended_lut = "off";
defparam \ulaIn1|ulaIn1MuxOut[31] .lut_mask = 64'h00FF000000FFFFFF;
defparam \ulaIn1|ulaIn1MuxOut[31] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N45
cyclonev_lcell_comb \ula|LessThan0~47 (
// Equation(s):
// \ula|LessThan0~47_combout  = ( \ulaIn2|ulaIn2MuxOut[31]~11_combout  & ( !\ulaIn1|ulaIn1MuxOut [31] ) )

	.dataa(!\ulaIn1|ulaIn1MuxOut [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ulaIn2|ulaIn2MuxOut[31]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|LessThan0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|LessThan0~47 .extended_lut = "off";
defparam \ula|LessThan0~47 .lut_mask = 64'h00000000AAAAAAAA;
defparam \ula|LessThan0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N12
cyclonev_lcell_comb \ula|Mux27~4 (
// Equation(s):
// \ula|Mux27~4_combout  = ( !\control|aluOp [2] & ( ((!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ((!\ulaIn1|ulaIn1MuxOut [4] & (\control|aluOp [1] & \control|aluOp [0])) # (\ulaIn1|ulaIn1MuxOut [4] & (!\control|aluOp [1] $ (!\control|aluOp [0]))))) # 
// (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & (!\control|aluOp [1] $ (((!\ulaIn1|ulaIn1MuxOut [4] & !\control|aluOp [0])))))) ) ) # ( \control|aluOp [2] & ( ((!\control|aluOp [1] & (!\control|aluOp [0] & ((\ula|LessThan0~46_combout ) # (\ula|LessThan0~47_combout 
// ))))) ) )

	.dataa(!\ula|LessThan0~47_combout ),
	.datab(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datac(!\ula|LessThan0~46_combout ),
	.datad(!\control|aluOp [1]),
	.datae(!\control|aluOp [2]),
	.dataf(!\control|aluOp [0]),
	.datag(!\ulaIn1|ulaIn1MuxOut [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux27~4 .extended_lut = "on";
defparam \ula|Mux27~4 .lut_mask = 64'h033C5F003FC00000;
defparam \ula|Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N3
cyclonev_lcell_comb \ula|Mux27~3 (
// Equation(s):
// \ula|Mux27~3_combout  = ( \ula|Mux27~2_combout  & ( (!\control|aluOp [3]) # (\ula|Mux27~4_combout ) ) ) # ( !\ula|Mux27~2_combout  & ( (\control|aluOp [3] & \ula|Mux27~4_combout ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(gnd),
	.datac(!\ula|Mux27~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ula|Mux27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux27~3 .extended_lut = "off";
defparam \ula|Mux27~3 .lut_mask = 64'h05050505AFAFAFAF;
defparam \ula|Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N38
dffeas \regmem|regMemory_rtl_0_bypass[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ula|Mux27~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Decoder1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regmem|regMemory_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regmem|regMemory_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \regmem|regMemory_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N15
cyclonev_lcell_comb \ulaIn2|ulaIn2MuxOut[4]~0 (
// Equation(s):
// \ulaIn2|ulaIn2MuxOut[4]~0_combout  = ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a4  & ( \control|in2Mux~combout  & ( \intMem|instruction [10] ) ) ) # ( !\regmem|regMemory_rtl_0|auto_generated|ram_block1a4  & ( \control|in2Mux~combout  & ( 
// \intMem|instruction [10] ) ) ) # ( \regmem|regMemory_rtl_0|auto_generated|ram_block1a4  & ( !\control|in2Mux~combout  & ( ((!\regmem|regMemory~1025_combout ) # (!\regmem|regMemory~1024_combout )) # (\regmem|regMemory_rtl_0_bypass [15]) ) ) ) # ( 
// !\regmem|regMemory_rtl_0|auto_generated|ram_block1a4  & ( !\control|in2Mux~combout  & ( (\regmem|regMemory_rtl_0_bypass [15] & (\regmem|regMemory~1025_combout  & \regmem|regMemory~1024_combout )) ) ) )

	.dataa(!\regmem|regMemory_rtl_0_bypass [15]),
	.datab(!\regmem|regMemory~1025_combout ),
	.datac(!\regmem|regMemory~1024_combout ),
	.datad(!\intMem|instruction [10]),
	.datae(!\regmem|regMemory_rtl_0|auto_generated|ram_block1a4 ),
	.dataf(!\control|in2Mux~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ulaIn2|ulaIn2MuxOut[4]~0 .extended_lut = "off";
defparam \ulaIn2|ulaIn2MuxOut[4]~0 .lut_mask = 64'h0101FDFD00FF00FF;
defparam \ulaIn2|ulaIn2MuxOut[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N6
cyclonev_lcell_comb \ula|Add0~7 (
// Equation(s):
// \ula|Add0~7_combout  = ( \ula|ShiftRight0~9_combout  & ( \ula|ShiftRight0~4_combout  & ( (!\control|aluOp [1] & ((\ula|ShiftLeft0~5_combout ))) # (\control|aluOp [1] & (\ula|Add0~4_sumout )) ) ) ) # ( !\ula|ShiftRight0~9_combout  & ( 
// \ula|ShiftRight0~4_combout  & ( (!\control|aluOp [1] & (\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ((\ula|ShiftLeft0~5_combout )))) # (\control|aluOp [1] & (((\ula|Add0~4_sumout )))) ) ) ) # ( \ula|ShiftRight0~9_combout  & ( !\ula|ShiftRight0~4_combout  & ( 
// (!\control|aluOp [1] & (!\ulaIn2|ulaIn2MuxOut[4]~0_combout  & ((\ula|ShiftLeft0~5_combout )))) # (\control|aluOp [1] & (((\ula|Add0~4_sumout )))) ) ) ) # ( !\ula|ShiftRight0~9_combout  & ( !\ula|ShiftRight0~4_combout  & ( (\ula|Add0~4_sumout  & 
// \control|aluOp [1]) ) ) )

	.dataa(!\ulaIn2|ulaIn2MuxOut[4]~0_combout ),
	.datab(!\ula|Add0~4_sumout ),
	.datac(!\control|aluOp [1]),
	.datad(!\ula|ShiftLeft0~5_combout ),
	.datae(!\ula|ShiftRight0~9_combout ),
	.dataf(!\ula|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Add0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Add0~7 .extended_lut = "off";
defparam \ula|Add0~7 .lut_mask = 64'h030303A3035303F3;
defparam \ula|Add0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N24
cyclonev_lcell_comb \ula|Mux31~2 (
// Equation(s):
// \ula|Mux31~2_combout  = ( \ula|Mux31~0_combout  & ( \ula|Mux31~1_combout  & ( ((!\control|aluOp [2] & ((\ula|Add0~2_combout ))) # (\control|aluOp [2] & (\ula|Add0~7_combout ))) # (\control|aluOp [3]) ) ) ) # ( !\ula|Mux31~0_combout  & ( 
// \ula|Mux31~1_combout  & ( (!\control|aluOp [2] & (((\ula|Add0~2_combout  & !\control|aluOp [3])))) # (\control|aluOp [2] & (((\control|aluOp [3])) # (\ula|Add0~7_combout ))) ) ) ) # ( \ula|Mux31~0_combout  & ( !\ula|Mux31~1_combout  & ( (!\control|aluOp 
// [2] & (((\control|aluOp [3]) # (\ula|Add0~2_combout )))) # (\control|aluOp [2] & (\ula|Add0~7_combout  & ((!\control|aluOp [3])))) ) ) ) # ( !\ula|Mux31~0_combout  & ( !\ula|Mux31~1_combout  & ( (!\control|aluOp [3] & ((!\control|aluOp [2] & 
// ((\ula|Add0~2_combout ))) # (\control|aluOp [2] & (\ula|Add0~7_combout )))) ) ) )

	.dataa(!\control|aluOp [2]),
	.datab(!\ula|Add0~7_combout ),
	.datac(!\ula|Add0~2_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|Mux31~0_combout ),
	.dataf(!\ula|Mux31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Mux31~2 .extended_lut = "off";
defparam \ula|Mux31~2 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \ula|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N51
cyclonev_lcell_comb \ula|Equal0~11 (
// Equation(s):
// \ula|Equal0~11_combout  = ( !\ula|Mux16~0_combout  & ( !\ula|Mux1~4_combout  & ( (!\ula|Mux3~12_combout  & (!\ula|Mux5~7_combout  & (!\ula|Mux19~4_combout  & !\ula|Mux6~7_combout ))) ) ) )

	.dataa(!\ula|Mux3~12_combout ),
	.datab(!\ula|Mux5~7_combout ),
	.datac(!\ula|Mux19~4_combout ),
	.datad(!\ula|Mux6~7_combout ),
	.datae(!\ula|Mux16~0_combout ),
	.dataf(!\ula|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~11 .extended_lut = "off";
defparam \ula|Equal0~11 .lut_mask = 64'h8000000000000000;
defparam \ula|Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N39
cyclonev_lcell_comb \ula|Equal0~2 (
// Equation(s):
// \ula|Equal0~2_combout  = ( \ula|Mux14~11_combout  & ( \ula|Mux27~4_combout  & ( (!\ula|Mux27~2_combout  & (!\control|aluOp [3] & !\ula|Mux11~1_combout )) ) ) ) # ( !\ula|Mux14~11_combout  & ( \ula|Mux27~4_combout  & ( (!\ula|Mux27~2_combout  & 
// (!\control|aluOp [3] & !\ula|Mux11~1_combout )) ) ) ) # ( \ula|Mux14~11_combout  & ( !\ula|Mux27~4_combout  & ( (!\ula|Mux27~2_combout  & (!\control|aluOp [3] & !\ula|Mux11~1_combout )) ) ) ) # ( !\ula|Mux14~11_combout  & ( !\ula|Mux27~4_combout  & ( 
// (!\control|aluOp [3] & (!\ula|Mux27~2_combout  & ((!\ula|Mux11~1_combout )))) # (\control|aluOp [3] & (((!\ula|Mux11~2_combout )))) ) ) )

	.dataa(!\ula|Mux27~2_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Mux11~2_combout ),
	.datad(!\ula|Mux11~1_combout ),
	.datae(!\ula|Mux14~11_combout ),
	.dataf(!\ula|Mux27~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~2 .extended_lut = "off";
defparam \ula|Equal0~2 .lut_mask = 64'hB830880088008800;
defparam \ula|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N45
cyclonev_lcell_comb \ula|Equal0~3 (
// Equation(s):
// \ula|Equal0~3_combout  = ( \ula|Mux26~2_combout  & ( \ula|Mux14~13_combout  & ( (\control|aluOp [3] & (!\ula|Mux14~2_combout  & (!\ula|Mux14~17_combout  & !\ula|Mux26~4_combout ))) ) ) ) # ( !\ula|Mux26~2_combout  & ( \ula|Mux14~13_combout  & ( 
// (\control|aluOp [3] & (!\ula|Mux14~2_combout  & (!\ula|Mux14~17_combout  & !\ula|Mux26~4_combout ))) ) ) ) # ( \ula|Mux26~2_combout  & ( !\ula|Mux14~13_combout  & ( (\control|aluOp [3] & (!\ula|Mux14~2_combout  & (!\ula|Mux14~17_combout  & 
// !\ula|Mux26~4_combout ))) ) ) ) # ( !\ula|Mux26~2_combout  & ( !\ula|Mux14~13_combout  & ( (!\ula|Mux14~2_combout  & (!\ula|Mux14~17_combout  & ((!\control|aluOp [3]) # (!\ula|Mux26~4_combout )))) ) ) )

	.dataa(!\control|aluOp [3]),
	.datab(!\ula|Mux14~2_combout ),
	.datac(!\ula|Mux14~17_combout ),
	.datad(!\ula|Mux26~4_combout ),
	.datae(!\ula|Mux26~2_combout ),
	.dataf(!\ula|Mux14~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~3 .extended_lut = "off";
defparam \ula|Equal0~3 .lut_mask = 64'hC080400040004000;
defparam \ula|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N12
cyclonev_lcell_comb \ula|Equal0~5 (
// Equation(s):
// \ula|Equal0~5_combout  = ( !\ula|Mux15~8_combout  & ( \ula|Mux4~0_combout  & ( (!\ula|Add0~140_sumout  & (\ula|Mux0~3_combout  & (!\ula|Mux15~7_combout  & \ula|Mux4~4_combout ))) ) ) ) # ( !\ula|Mux15~8_combout  & ( !\ula|Mux4~0_combout  & ( 
// (\ula|Mux0~3_combout  & (!\ula|Mux15~7_combout  & \ula|Mux4~4_combout )) ) ) )

	.dataa(!\ula|Add0~140_sumout ),
	.datab(!\ula|Mux0~3_combout ),
	.datac(!\ula|Mux15~7_combout ),
	.datad(!\ula|Mux4~4_combout ),
	.datae(!\ula|Mux15~8_combout ),
	.dataf(!\ula|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~5 .extended_lut = "off";
defparam \ula|Equal0~5 .lut_mask = 64'h0030000000200000;
defparam \ula|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N33
cyclonev_lcell_comb \ula|Equal0~1 (
// Equation(s):
// \ula|Equal0~1_combout  = ( !\ula|Mux13~5_combout  & ( \ula|Mux30~4_combout  & ( (!\ula|Mux30~3_combout  & (!\ula|Mux12~5_combout  & !\control|aluOp [3])) ) ) ) # ( !\ula|Mux13~5_combout  & ( !\ula|Mux30~4_combout  & ( (!\ula|Mux12~5_combout  & 
// ((!\control|aluOp [3] & (!\ula|Mux30~3_combout )) # (\control|aluOp [3] & ((!\ula|Mux30~5_combout ))))) ) ) )

	.dataa(!\ula|Mux30~3_combout ),
	.datab(!\ula|Mux12~5_combout ),
	.datac(!\ula|Mux30~5_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|Mux13~5_combout ),
	.dataf(!\ula|Mux30~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~1 .extended_lut = "off";
defparam \ula|Equal0~1 .lut_mask = 64'h88C0000088000000;
defparam \ula|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N36
cyclonev_lcell_comb \ula|Equal0~4 (
// Equation(s):
// \ula|Equal0~4_combout  = ( \ula|Mux17~4_combout  & ( \ula|Mux18~2_combout  & ( (!\ula|Mux30~4_combout  & (!\ula|Mux17~2_combout  & (!\ula|Mux18~3_combout  & \control|aluOp [3]))) ) ) ) # ( !\ula|Mux17~4_combout  & ( \ula|Mux18~2_combout  & ( 
// (!\ula|Mux30~4_combout  & (!\ula|Mux17~2_combout  & (!\ula|Mux18~3_combout  & \control|aluOp [3]))) ) ) ) # ( \ula|Mux17~4_combout  & ( !\ula|Mux18~2_combout  & ( (!\ula|Mux30~4_combout  & (!\ula|Mux17~2_combout  & (!\ula|Mux18~3_combout  & \control|aluOp 
// [3]))) ) ) ) # ( !\ula|Mux17~4_combout  & ( !\ula|Mux18~2_combout  & ( (!\control|aluOp [3]) # ((!\ula|Mux30~4_combout  & (!\ula|Mux17~2_combout  & !\ula|Mux18~3_combout ))) ) ) )

	.dataa(!\ula|Mux30~4_combout ),
	.datab(!\ula|Mux17~2_combout ),
	.datac(!\ula|Mux18~3_combout ),
	.datad(!\control|aluOp [3]),
	.datae(!\ula|Mux17~4_combout ),
	.dataf(!\ula|Mux18~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~4 .extended_lut = "off";
defparam \ula|Equal0~4 .lut_mask = 64'hFF80008000800080;
defparam \ula|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N6
cyclonev_lcell_comb \ula|Equal0~6 (
// Equation(s):
// \ula|Equal0~6_combout  = ( \ula|Equal0~4_combout  & ( !\ula|Mux31~2_combout  & ( (\ula|Equal0~2_combout  & (\ula|Equal0~3_combout  & (\ula|Equal0~5_combout  & \ula|Equal0~1_combout ))) ) ) )

	.dataa(!\ula|Equal0~2_combout ),
	.datab(!\ula|Equal0~3_combout ),
	.datac(!\ula|Equal0~5_combout ),
	.datad(!\ula|Equal0~1_combout ),
	.datae(!\ula|Equal0~4_combout ),
	.dataf(!\ula|Mux31~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~6 .extended_lut = "off";
defparam \ula|Equal0~6 .lut_mask = 64'h0000000100000000;
defparam \ula|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N0
cyclonev_lcell_comb \ula|Equal0~9 (
// Equation(s):
// \ula|Equal0~9_combout  = ( \control|aluOp [3] & ( !\ula|Mux14~2_combout  & ( (\ula|Mux9~5_combout  & (!\ula|Mux9~0_combout  & !\ula|Mux25~4_combout )) ) ) ) # ( !\control|aluOp [3] & ( !\ula|Mux14~2_combout  & ( (\ula|Mux9~5_combout  & 
// (!\ula|Mux9~0_combout  & !\ula|Mux25~2_combout )) ) ) )

	.dataa(!\ula|Mux9~5_combout ),
	.datab(!\ula|Mux9~0_combout ),
	.datac(!\ula|Mux25~2_combout ),
	.datad(!\ula|Mux25~4_combout ),
	.datae(!\control|aluOp [3]),
	.dataf(!\ula|Mux14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~9 .extended_lut = "off";
defparam \ula|Equal0~9 .lut_mask = 64'h4040440000000000;
defparam \ula|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N24
cyclonev_lcell_comb \ula|Equal0~7 (
// Equation(s):
// \ula|Equal0~7_combout  = ( !\ula|Mux29~5_combout  & ( \control|aluOp [3] & ( (!\ula|Mux7~2_combout  & (!\ula|Mux14~2_combout  & \ula|Mux7~5_combout )) ) ) ) # ( \ula|Mux29~5_combout  & ( !\control|aluOp [3] & ( (!\ula|Mux29~3_combout  & 
// (!\ula|Mux7~2_combout  & (!\ula|Mux14~2_combout  & \ula|Mux7~5_combout ))) ) ) ) # ( !\ula|Mux29~5_combout  & ( !\control|aluOp [3] & ( (!\ula|Mux29~3_combout  & (!\ula|Mux7~2_combout  & (!\ula|Mux14~2_combout  & \ula|Mux7~5_combout ))) ) ) )

	.dataa(!\ula|Mux29~3_combout ),
	.datab(!\ula|Mux7~2_combout ),
	.datac(!\ula|Mux14~2_combout ),
	.datad(!\ula|Mux7~5_combout ),
	.datae(!\ula|Mux29~5_combout ),
	.dataf(!\control|aluOp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~7 .extended_lut = "off";
defparam \ula|Equal0~7 .lut_mask = 64'h0080008000C00000;
defparam \ula|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N6
cyclonev_lcell_comb \ula|Equal0~8 (
// Equation(s):
// \ula|Equal0~8_combout  = ( \control|aluOp [3] & ( !\ula|Mux14~2_combout  & ( (!\ula|Mux28~13_combout  & (!\ula|Mux8~4_combout  & \ula|Mux8~6_combout )) ) ) ) # ( !\control|aluOp [3] & ( !\ula|Mux14~2_combout  & ( (!\ula|Mux28~10_combout  & 
// (!\ula|Mux8~4_combout  & \ula|Mux8~6_combout )) ) ) )

	.dataa(!\ula|Mux28~10_combout ),
	.datab(!\ula|Mux28~13_combout ),
	.datac(!\ula|Mux8~4_combout ),
	.datad(!\ula|Mux8~6_combout ),
	.datae(!\control|aluOp [3]),
	.dataf(!\ula|Mux14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~8 .extended_lut = "off";
defparam \ula|Equal0~8 .lut_mask = 64'h00A000C000000000;
defparam \ula|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N21
cyclonev_lcell_comb \ula|Equal0~10 (
// Equation(s):
// \ula|Equal0~10_combout  = ( \ula|Equal0~7_combout  & ( \ula|Equal0~8_combout  & ( (!\ula|Mux23~4_combout  & (!\ula|Mux10~5_combout  & (!\ula|Mux20~0_combout  & \ula|Equal0~9_combout ))) ) ) )

	.dataa(!\ula|Mux23~4_combout ),
	.datab(!\ula|Mux10~5_combout ),
	.datac(!\ula|Mux20~0_combout ),
	.datad(!\ula|Equal0~9_combout ),
	.datae(!\ula|Equal0~7_combout ),
	.dataf(!\ula|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~10 .extended_lut = "off";
defparam \ula|Equal0~10 .lut_mask = 64'h0000000000000080;
defparam \ula|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N45
cyclonev_lcell_comb \ula|Equal0~0 (
// Equation(s):
// \ula|Equal0~0_combout  = ( \ula|Mux24~4_combout  & ( !\ula|Mux2~1_combout  & ( (!\ula|Mux14~2_combout  & (!\control|aluOp [3] & (\ula|Mux2~7_combout  & !\ula|Mux24~2_combout ))) ) ) ) # ( !\ula|Mux24~4_combout  & ( !\ula|Mux2~1_combout  & ( 
// (!\ula|Mux14~2_combout  & (\ula|Mux2~7_combout  & ((!\ula|Mux24~2_combout ) # (\control|aluOp [3])))) ) ) )

	.dataa(!\ula|Mux14~2_combout ),
	.datab(!\control|aluOp [3]),
	.datac(!\ula|Mux2~7_combout ),
	.datad(!\ula|Mux24~2_combout ),
	.datae(!\ula|Mux24~4_combout ),
	.dataf(!\ula|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~0 .extended_lut = "off";
defparam \ula|Equal0~0 .lut_mask = 64'h0A02080000000000;
defparam \ula|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N24
cyclonev_lcell_comb \ula|Equal0~12 (
// Equation(s):
// \ula|Equal0~12_combout  = ( !\ula|Mux22~13_combout  & ( \ula|Equal0~0_combout  & ( (\ula|Equal0~11_combout  & (\ula|Equal0~6_combout  & (\ula|Equal0~10_combout  & !\ula|Mux21~3_combout ))) ) ) )

	.dataa(!\ula|Equal0~11_combout ),
	.datab(!\ula|Equal0~6_combout ),
	.datac(!\ula|Equal0~10_combout ),
	.datad(!\ula|Mux21~3_combout ),
	.datae(!\ula|Mux22~13_combout ),
	.dataf(!\ula|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ula|Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ula|Equal0~12 .extended_lut = "off";
defparam \ula|Equal0~12 .lut_mask = 64'h0000000001000000;
defparam \ula|Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
