{
    "description": "Only LUT benchmarks where LUT > 100",
    "tool": "vivado",
    "yosys_path": "yosys/install/bin/yosys",
    "abc_script": "scripts/synth/abc/abc_base6.v2.scr",
    "yosys_template_script": "scripts/synth/yosys/yosys_template.ys",
    "vivado_template_script": "scripts/synth/vivado/vivado_v1_template.tcl",
    "diamond_template_script": "scripts/synth/diamond/diamond_template.tcl",
    "num_process": 32,
    "timeout": 21600,
    "verific": true,
    "benchmarks": [
        {
            "name": "cavlc",
            "rtl_path": "benchmarks/verilog/RTL_Benchmark/cavlc/rtl",
            "top_module": "cavlc"
        },
        {
            "name": "des_ao",
            "rtl_path": "benchmarks/verilog/RTL_Benchmark/des_area_opt",
            "top_module": "des_top"
        },
        {
            "name": "i2c_master",
            "rtl_path": "benchmarks/verilog/RTL_Benchmark/i2c_master/rtl",
            "top_module": "i2c_master"
        },
        {
            "name": "ata_ocidec-1",
            "rtl_path": "benchmarks/verilog/RTL_Benchmark/ocidec-1",
            "top_module": "atahost_top"
        },
        {
            "name": "ata_ocidec-2",
            "rtl_path": "benchmarks/verilog/RTL_Benchmark/ocidec-2",
            "top_module": "atahost_top"
        }
    ]
}
