<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="d" filename="/usr/share/verilator/include/verilated_std.sv" language="1800-2017"/>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2017"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2017"/>
    <file id="c" filename="filelist.f" language="1800-2017"/>
    <file id="f" filename="src/fpga_scale.v" language="1800-2017"/>
    <file id="g" filename="src/has_side_ch_flag.v" language="1800-2017"/>
    <file id="o" filename="src/lib/xpm_fifo_sync.v" language="1800-2017"/>
    <file id="n" filename="src/ram_2port.v" language="1800-2017"/>
    <file id="e" filename="src/side_ch.v" language="1800-2017"/>
    <file id="k" filename="src/side_ch_control.v" language="1800-2017"/>
    <file id="j" filename="src/side_ch_counter.v" language="1800-2017"/>
    <file id="i" filename="src/side_ch_counter_event_cfg.v" language="1800-2017"/>
    <file id="l" filename="src/side_ch_m_axis.v" language="1800-2017"/>
    <file id="h" filename="src/side_ch_pre_def.v" language="1800-2017"/>
    <file id="m" filename="src/side_ch_s_axi.v" language="1800-2017"/>
  </files>
  <module_files>
    <file id="e" filename="src/side_ch.v" language="1800-2017"/>
    <file id="i" filename="src/side_ch_counter_event_cfg.v" language="1800-2017"/>
    <file id="j" filename="src/side_ch_counter.v" language="1800-2017"/>
    <file id="m" filename="src/side_ch_s_axi.v" language="1800-2017"/>
    <file id="k" filename="src/side_ch_control.v" language="1800-2017"/>
    <file id="l" filename="src/side_ch_m_axis.v" language="1800-2017"/>
    <file id="n" filename="src/ram_2port.v" language="1800-2017"/>
    <file id="o" filename="src/lib/xpm_fifo_sync.v" language="1800-2017"/>
  </module_files>
  <cells>
    <cell loc="e,15,9,15,16" name="side_ch" submodname="side_ch" hier="side_ch">
      <cell loc="e,216,4,216,31" name="side_ch_counter_event_cfg_i" submodname="side_ch_counter_event_cfg" hier="side_ch.side_ch_counter_event_cfg_i"/>
      <cell loc="e,263,4,263,21" name="side_ch_counter_i" submodname="side_ch_counter" hier="side_ch.side_ch_counter_i"/>
      <cell loc="e,296,4,296,21" name="side_ch_control_i" submodname="side_ch_control__M1000_MBd" hier="side_ch.side_ch_control_i">
        <cell loc="k,382,64,382,70" name="iq_buf" submodname="ram_2port__D40_Ac" hier="side_ch.side_ch_control_i.iq_buf"/>
        <cell loc="k,555,2,555,20" name="xpm_fifo_sync_inst" submodname="xpm_fifo_sync__FC200_Ra_WCa" hier="side_ch.side_ch_control_i.xpm_fifo_sync_inst"/>
      </cell>
      <cell loc="e,399,4,399,20" name="side_ch_m_axis_i" submodname="side_ch_m_axis__M1000_MBd" hier="side_ch.side_ch_m_axis_i">
        <cell loc="l,197,4,197,25" name="m_axis_xpm_fifo_sync0" submodname="xpm_fifo_sync__pi1" hier="side_ch.side_ch_m_axis_i.m_axis_xpm_fifo_sync0"/>
      </cell>
      <cell loc="e,446,4,446,19" name="side_ch_s_axi_i" submodname="side_ch_s_axi" hier="side_ch.side_ch_s_axi_i"/>
    </cell>
  </cells>
  <netlist>
    <module loc="e,15,9,15,16" name="side_ch" origName="side_ch" topModule="1">
      <var loc="e,17,21,17,36" name="TSF_TIMER_WIDTH" dtype_id="1" vartype="integer" origName="TSF_TIMER_WIDTH" param="true">
        <const loc="e,17,39,17,41" name="32&apos;sh40" dtype_id="2"/>
      </var>
      <var loc="e,19,23,19,40" name="GPIO_STATUS_WIDTH" dtype_id="1" vartype="integer" origName="GPIO_STATUS_WIDTH" param="true">
        <const loc="e,19,43,19,44" name="32&apos;sh8" dtype_id="2"/>
      </var>
      <var loc="e,20,23,20,41" name="RSSI_HALF_DB_WIDTH" dtype_id="1" vartype="integer" origName="RSSI_HALF_DB_WIDTH" param="true">
        <const loc="e,20,44,20,46" name="32&apos;shb" dtype_id="2"/>
      </var>
      <var loc="e,22,21,22,40" name="ADC_PACK_DATA_WIDTH" dtype_id="1" vartype="integer" origName="ADC_PACK_DATA_WIDTH" param="true">
        <const loc="e,22,43,22,45" name="32&apos;sh40" dtype_id="2"/>
      </var>
      <var loc="e,23,21,23,34" name="IQ_DATA_WIDTH" dtype_id="1" vartype="integer" origName="IQ_DATA_WIDTH" param="true">
        <const loc="e,23,41,23,43" name="32&apos;sh10" dtype_id="2"/>
      </var>
      <var loc="e,24,21,24,36" name="RSSI_DATA_WIDTH" dtype_id="1" vartype="integer" origName="RSSI_DATA_WIDTH" param="true">
        <const loc="e,24,43,24,45" name="32&apos;sha" dtype_id="2"/>
      </var>
      <var loc="e,26,21,26,41" name="C_S00_AXI_DATA_WIDTH" dtype_id="1" vartype="integer" origName="C_S00_AXI_DATA_WIDTH" param="true">
        <const loc="e,26,44,26,46" name="32&apos;sh20" dtype_id="2"/>
      </var>
      <var loc="e,27,21,27,41" name="C_S00_AXI_ADDR_WIDTH" dtype_id="1" vartype="integer" origName="C_S00_AXI_ADDR_WIDTH" param="true">
        <const loc="e,27,44,27,45" name="32&apos;sh7" dtype_id="2"/>
      </var>
      <var loc="e,29,21,29,43" name="C_S00_AXIS_TDATA_WIDTH" dtype_id="1" vartype="integer" origName="C_S00_AXIS_TDATA_WIDTH" param="true">
        <const loc="e,29,46,29,48" name="32&apos;sh40" dtype_id="2"/>
      </var>
      <var loc="e,30,21,30,43" name="C_M00_AXIS_TDATA_WIDTH" dtype_id="1" vartype="integer" origName="C_M00_AXIS_TDATA_WIDTH" param="true">
        <const loc="e,30,46,30,48" name="32&apos;sh40" dtype_id="2"/>
      </var>
      <var loc="e,33,21,33,39" name="MAX_NUM_DMA_SYMBOL" dtype_id="1" vartype="integer" origName="MAX_NUM_DMA_SYMBOL" param="true">
        <const loc="e,33,42,33,46" name="32&apos;sh1000" dtype_id="2"/>
      </var>
      <var loc="e,37,23,37,38" name="WAIT_COUNT_BITS" dtype_id="1" vartype="integer" origName="WAIT_COUNT_BITS" param="true">
        <const loc="e,37,41,37,42" name="32&apos;sh5" dtype_id="2"/>
      </var>
      <var loc="e,39,21,39,34" name="COUNTER_WIDTH" dtype_id="1" vartype="integer" origName="COUNTER_WIDTH" param="true">
        <const loc="e,39,37,39,39" name="32&apos;sh10" dtype_id="2"/>
      </var>
      <var loc="e,43,41,43,52" name="gpio_status" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="gpio_status"/>
      <var loc="e,44,50,44,62" name="rssi_half_db" dtype_id="4" dir="input" pinIndex="2" vartype="logic" origName="rssi_half_db"/>
      <var loc="e,45,39,45,54" name="tsf_runtime_val" dtype_id="5" dir="input" pinIndex="3" vartype="logic" origName="tsf_runtime_val"/>
      <var loc="e,46,38,46,53" name="openofdm_tx_iq0" dtype_id="6" dir="input" pinIndex="4" vartype="logic" origName="openofdm_tx_iq0"/>
      <var loc="e,47,38,47,53" name="openofdm_tx_iq1" dtype_id="6" dir="input" pinIndex="5" vartype="logic" origName="openofdm_tx_iq1"/>
      <var loc="e,48,16,48,36" name="openofdm_tx_iq_valid" dtype_id="7" dir="input" pinIndex="6" vartype="logic" origName="openofdm_tx_iq_valid"/>
      <var loc="e,49,38,49,49" name="tx_intf_iq0" dtype_id="6" dir="input" pinIndex="7" vartype="logic" origName="tx_intf_iq0"/>
      <var loc="e,50,38,50,49" name="tx_intf_iq1" dtype_id="6" dir="input" pinIndex="8" vartype="logic" origName="tx_intf_iq1"/>
      <var loc="e,51,16,51,32" name="tx_intf_iq_valid" dtype_id="7" dir="input" pinIndex="9" vartype="logic" origName="tx_intf_iq_valid"/>
      <var loc="e,52,38,52,48" name="sample0_in" dtype_id="6" dir="input" pinIndex="10" vartype="logic" origName="sample0_in"/>
      <var loc="e,53,38,53,48" name="sample1_in" dtype_id="6" dir="input" pinIndex="11" vartype="logic" origName="sample1_in"/>
      <var loc="e,54,16,54,32" name="sample_in_strobe" dtype_id="7" dir="input" pinIndex="12" vartype="logic" origName="sample_in_strobe"/>
      <var loc="e,56,14,56,30" name="demod_is_ongoing" dtype_id="7" dir="input" pinIndex="13" vartype="logic" origName="demod_is_ongoing"/>
      <var loc="e,57,14,57,38" name="ofdm_symbol_eq_out_pulse" dtype_id="7" dir="input" pinIndex="14" vartype="logic" origName="ofdm_symbol_eq_out_pulse"/>
      <var loc="e,58,14,58,36" name="long_preamble_detected" dtype_id="7" dir="input" pinIndex="15" vartype="logic" origName="long_preamble_detected"/>
      <var loc="e,59,14,59,37" name="short_preamble_detected" dtype_id="7" dir="input" pinIndex="16" vartype="logic" origName="short_preamble_detected"/>
      <var loc="e,60,14,60,26" name="ht_unsupport" dtype_id="7" dir="input" pinIndex="17" vartype="logic" origName="ht_unsupport"/>
      <var loc="e,61,20,61,28" name="pkt_rate" dtype_id="3" dir="input" pinIndex="18" vartype="logic" origName="pkt_rate"/>
      <var loc="e,62,21,62,28" name="pkt_len" dtype_id="8" dir="input" pinIndex="19" vartype="logic" origName="pkt_len"/>
      <var loc="e,63,38,63,41" name="csi" dtype_id="6" dir="input" pinIndex="20" vartype="logic" origName="csi"/>
      <var loc="e,64,14,64,23" name="csi_valid" dtype_id="7" dir="input" pinIndex="21" vartype="logic" origName="csi_valid"/>
      <var loc="e,65,28,65,46" name="phase_offset_taken" dtype_id="2" dir="input" pinIndex="22" vartype="logic" origName="phase_offset_taken"/>
      <var loc="e,66,38,66,47" name="equalizer" dtype_id="6" dir="input" pinIndex="23" vartype="logic" origName="equalizer"/>
      <var loc="e,67,14,67,29" name="equalizer_valid" dtype_id="7" dir="input" pinIndex="24" vartype="logic" origName="equalizer_valid"/>
      <var loc="e,69,14,69,30" name="pkt_header_valid" dtype_id="7" dir="input" pinIndex="25" vartype="logic" origName="pkt_header_valid"/>
      <var loc="e,70,14,70,37" name="pkt_header_valid_strobe" dtype_id="7" dir="input" pinIndex="26" vartype="logic" origName="pkt_header_valid_strobe"/>
      <var loc="e,71,21,71,26" name="FC_DI" dtype_id="6" dir="input" pinIndex="27" vartype="logic" origName="FC_DI"/>
      <var loc="e,72,14,72,25" name="FC_DI_valid" dtype_id="7" dir="input" pinIndex="28" vartype="logic" origName="FC_DI_valid"/>
      <var loc="e,73,21,73,26" name="addr1" dtype_id="9" dir="input" pinIndex="29" vartype="logic" origName="addr1"/>
      <var loc="e,74,14,74,25" name="addr1_valid" dtype_id="7" dir="input" pinIndex="30" vartype="logic" origName="addr1_valid"/>
      <var loc="e,75,21,75,26" name="addr2" dtype_id="9" dir="input" pinIndex="31" vartype="logic" origName="addr2"/>
      <var loc="e,76,14,76,25" name="addr2_valid" dtype_id="7" dir="input" pinIndex="32" vartype="logic" origName="addr2_valid"/>
      <var loc="e,77,21,77,26" name="addr3" dtype_id="9" dir="input" pinIndex="33" vartype="logic" origName="addr3"/>
      <var loc="e,78,14,78,25" name="addr3_valid" dtype_id="7" dir="input" pinIndex="34" vartype="logic" origName="addr3_valid"/>
      <var loc="e,79,14,79,24" name="pkt_for_me" dtype_id="7" dir="input" pinIndex="35" vartype="logic" origName="pkt_for_me"/>
      <var loc="e,81,14,81,27" name="fcs_in_strobe" dtype_id="7" dir="input" pinIndex="36" vartype="logic" origName="fcs_in_strobe"/>
      <var loc="e,82,14,82,20" name="fcs_ok" dtype_id="7" dir="input" pinIndex="37" vartype="logic" origName="fcs_ok"/>
      <var loc="e,83,14,83,32" name="block_rx_dma_to_ps" dtype_id="7" dir="input" pinIndex="38" vartype="logic" origName="block_rx_dma_to_ps"/>
      <var loc="e,84,16,84,40" name="block_rx_dma_to_ps_valid" dtype_id="7" dir="input" pinIndex="39" vartype="logic" origName="block_rx_dma_to_ps_valid"/>
      <var loc="e,87,14,87,26" name="phy_tx_start" dtype_id="7" dir="input" pinIndex="40" vartype="logic" origName="phy_tx_start"/>
      <var loc="e,88,14,88,29" name="tx_pkt_need_ack" dtype_id="7" dir="input" pinIndex="41" vartype="logic" origName="tx_pkt_need_ack"/>
      <var loc="e,89,14,89,28" name="phy_tx_started" dtype_id="7" dir="input" pinIndex="42" vartype="logic" origName="phy_tx_started"/>
      <var loc="e,90,14,90,25" name="phy_tx_done" dtype_id="7" dir="input" pinIndex="43" vartype="logic" origName="phy_tx_done"/>
      <var loc="e,91,14,91,30" name="tx_bb_is_ongoing" dtype_id="7" dir="input" pinIndex="44" vartype="logic" origName="tx_bb_is_ongoing"/>
      <var loc="e,92,14,92,30" name="tx_rf_is_ongoing" dtype_id="7" dir="input" pinIndex="45" vartype="logic" origName="tx_rf_is_ongoing"/>
      <var loc="e,95,15,95,28" name="m00_axis_aclk" dtype_id="7" dir="input" pinIndex="46" vartype="logic" origName="m00_axis_aclk"/>
      <var loc="e,96,15,96,31" name="m00_axis_aresetn" dtype_id="7" dir="input" pinIndex="47" vartype="logic" origName="m00_axis_aresetn"/>
      <var loc="e,97,17,97,32" name="m00_axis_tvalid" dtype_id="7" dir="output" pinIndex="48" vartype="logic" origName="m00_axis_tvalid"/>
      <var loc="e,98,47,98,61" name="m00_axis_tdata" dtype_id="5" dir="output" pinIndex="49" vartype="logic" origName="m00_axis_tdata"/>
      <var loc="e,99,50,99,64" name="m00_axis_tstrb" dtype_id="3" dir="output" pinIndex="50" vartype="logic" origName="m00_axis_tstrb"/>
      <var loc="e,100,17,100,31" name="m00_axis_tlast" dtype_id="7" dir="output" pinIndex="51" vartype="logic" origName="m00_axis_tlast"/>
      <var loc="e,101,16,101,31" name="m00_axis_tready" dtype_id="7" dir="input" pinIndex="52" vartype="logic" origName="m00_axis_tready"/>
      <var loc="e,104,15,104,28" name="s00_axis_aclk" dtype_id="7" dir="input" pinIndex="53" vartype="logic" origName="s00_axis_aclk"/>
      <var loc="e,105,15,105,31" name="s00_axis_aresetn" dtype_id="7" dir="input" pinIndex="54" vartype="logic" origName="s00_axis_aresetn"/>
      <var loc="e,106,16,106,31" name="s00_axis_tready" dtype_id="7" dir="output" pinIndex="55" vartype="logic" origName="s00_axis_tready"/>
      <var loc="e,107,45,107,59" name="s00_axis_tdata" dtype_id="5" dir="input" pinIndex="56" vartype="logic" origName="s00_axis_tdata"/>
      <var loc="e,108,49,108,63" name="s00_axis_tstrb" dtype_id="3" dir="input" pinIndex="57" vartype="logic" origName="s00_axis_tstrb"/>
      <var loc="e,109,15,109,29" name="s00_axis_tlast" dtype_id="7" dir="input" pinIndex="58" vartype="logic" origName="s00_axis_tlast"/>
      <var loc="e,110,15,110,30" name="s00_axis_tvalid" dtype_id="7" dir="input" pinIndex="59" vartype="logic" origName="s00_axis_tvalid"/>
      <var loc="e,113,15,113,27" name="s00_axi_aclk" dtype_id="7" dir="input" pinIndex="60" vartype="logic" origName="s00_axi_aclk"/>
      <var loc="e,114,15,114,30" name="s00_axi_aresetn" dtype_id="7" dir="input" pinIndex="61" vartype="logic" origName="s00_axi_aresetn"/>
      <var loc="e,115,43,115,57" name="s00_axi_awaddr" dtype_id="10" dir="input" pinIndex="62" vartype="logic" origName="s00_axi_awaddr"/>
      <var loc="e,116,22,116,36" name="s00_axi_awprot" dtype_id="11" dir="input" pinIndex="63" vartype="logic" origName="s00_axi_awprot"/>
      <var loc="e,117,15,117,30" name="s00_axi_awvalid" dtype_id="7" dir="input" pinIndex="64" vartype="logic" origName="s00_axi_awvalid"/>
      <var loc="e,118,16,118,31" name="s00_axi_awready" dtype_id="7" dir="output" pinIndex="65" vartype="logic" origName="s00_axi_awready"/>
      <var loc="e,119,43,119,56" name="s00_axi_wdata" dtype_id="6" dir="input" pinIndex="66" vartype="logic" origName="s00_axi_wdata"/>
      <var loc="e,120,47,120,60" name="s00_axi_wstrb" dtype_id="12" dir="input" pinIndex="67" vartype="logic" origName="s00_axi_wstrb"/>
      <var loc="e,121,15,121,29" name="s00_axi_wvalid" dtype_id="7" dir="input" pinIndex="68" vartype="logic" origName="s00_axi_wvalid"/>
      <var loc="e,122,16,122,30" name="s00_axi_wready" dtype_id="7" dir="output" pinIndex="69" vartype="logic" origName="s00_axi_wready"/>
      <var loc="e,123,23,123,36" name="s00_axi_bresp" dtype_id="13" dir="output" pinIndex="70" vartype="logic" origName="s00_axi_bresp"/>
      <var loc="e,124,16,124,30" name="s00_axi_bvalid" dtype_id="7" dir="output" pinIndex="71" vartype="logic" origName="s00_axi_bvalid"/>
      <var loc="e,125,15,125,29" name="s00_axi_bready" dtype_id="7" dir="input" pinIndex="72" vartype="logic" origName="s00_axi_bready"/>
      <var loc="e,126,43,126,57" name="s00_axi_araddr" dtype_id="10" dir="input" pinIndex="73" vartype="logic" origName="s00_axi_araddr"/>
      <var loc="e,127,22,127,36" name="s00_axi_arprot" dtype_id="11" dir="input" pinIndex="74" vartype="logic" origName="s00_axi_arprot"/>
      <var loc="e,128,15,128,30" name="s00_axi_arvalid" dtype_id="7" dir="input" pinIndex="75" vartype="logic" origName="s00_axi_arvalid"/>
      <var loc="e,129,16,129,31" name="s00_axi_arready" dtype_id="7" dir="output" pinIndex="76" vartype="logic" origName="s00_axi_arready"/>
      <var loc="e,130,44,130,57" name="s00_axi_rdata" dtype_id="6" dir="output" pinIndex="77" vartype="logic" origName="s00_axi_rdata"/>
      <var loc="e,131,23,131,36" name="s00_axi_rresp" dtype_id="13" dir="output" pinIndex="78" vartype="logic" origName="s00_axi_rresp"/>
      <var loc="e,132,16,132,30" name="s00_axi_rvalid" dtype_id="7" dir="output" pinIndex="79" vartype="logic" origName="s00_axi_rvalid"/>
      <var loc="e,133,15,133,29" name="s00_axi_rready" dtype_id="7" dir="input" pinIndex="80" vartype="logic" origName="s00_axi_rready"/>
      <func loc="e,138,19,138,25" name="clogb2" dtype_id="1">
        <var loc="e,138,19,138,25" name="clogb2" dtype_id="1" dir="output" vartype="integer" origName="clogb2"/>
        <var loc="e,138,41,138,50" name="bit_depth" dtype_id="1" dir="input" vartype="integer" origName="bit_depth"/>
        <begin loc="e,139,3,139,8">
          <begin loc="e,140,4,140,7">
            <assign loc="e,140,14,140,15" dtype_id="1">
              <const loc="e,140,15,140,16" name="32&apos;sh0" dtype_id="2"/>
              <varref loc="e,140,8,140,14" name="clogb2" dtype_id="1"/>
            </assign>
            <while loc="e,140,4,140,7">
              <begin>
              </begin>
              <begin>
                <lts loc="e,140,27,140,28" dtype_id="7">
                  <const loc="e,140,28,140,29" name="32&apos;sh0" dtype_id="2"/>
                  <varref loc="e,140,18,140,27" name="bit_depth" dtype_id="1"/>
                </lts>
              </begin>
              <begin>
                <assign loc="e,141,15,141,16" dtype_id="1">
                  <shiftr loc="e,141,27,141,29" dtype_id="1">
                    <varref loc="e,141,17,141,26" name="bit_depth" dtype_id="1"/>
                    <const loc="e,141,30,141,31" name="32&apos;sh1" dtype_id="2"/>
                  </shiftr>
                  <varref loc="e,141,5,141,14" name="bit_depth" dtype_id="1"/>
                </assign>
              </begin>
              <begin>
                <assign loc="e,140,37,140,38" dtype_id="1">
                  <add loc="e,140,44,140,45" dtype_id="1">
                    <const loc="e,140,45,140,46" name="32&apos;sh1" dtype_id="2"/>
                    <varref loc="e,140,38,140,44" name="clogb2" dtype_id="1"/>
                  </add>
                  <varref loc="e,140,31,140,37" name="clogb2" dtype_id="1"/>
                </assign>
              </begin>
            </while>
          </begin>
        </begin>
      </func>
      <var loc="e,145,21,145,43" name="MAX_BIT_NUM_DMA_SYMBOL" dtype_id="1" vartype="integer" origName="MAX_BIT_NUM_DMA_SYMBOL" localparam="true">
        <const loc="e,145,47,145,53" name="32&apos;hd" dtype_id="1"/>
      </var>
      <var loc="e,147,13,147,32" name="slv_reg_wren_signal" dtype_id="7" vartype="logic" origName="slv_reg_wren_signal"/>
      <var loc="e,148,13,148,28" name="axi_awaddr_core" dtype_id="14" vartype="logic" origName="axi_awaddr_core"/>
      <var loc="e,150,39,150,47" name="slv_reg0" dtype_id="6" vartype="logic" origName="slv_reg0"/>
      <var loc="e,151,39,151,47" name="slv_reg1" dtype_id="6" vartype="logic" origName="slv_reg1"/>
      <var loc="e,152,39,152,47" name="slv_reg2" dtype_id="6" vartype="logic" origName="slv_reg2"/>
      <var loc="e,153,39,153,47" name="slv_reg3" dtype_id="6" vartype="logic" origName="slv_reg3"/>
      <var loc="e,154,39,154,47" name="slv_reg4" dtype_id="6" vartype="logic" origName="slv_reg4"/>
      <var loc="e,155,39,155,47" name="slv_reg5" dtype_id="6" vartype="logic" origName="slv_reg5"/>
      <var loc="e,156,39,156,47" name="slv_reg6" dtype_id="6" vartype="logic" origName="slv_reg6"/>
      <var loc="e,157,39,157,47" name="slv_reg7" dtype_id="6" vartype="logic" origName="slv_reg7"/>
      <var loc="e,158,39,158,47" name="slv_reg8" dtype_id="6" vartype="logic" origName="slv_reg8"/>
      <var loc="e,159,39,159,47" name="slv_reg9" dtype_id="6" vartype="logic" origName="slv_reg9"/>
      <var loc="e,160,39,160,48" name="slv_reg10" dtype_id="6" vartype="logic" origName="slv_reg10"/>
      <var loc="e,161,39,161,48" name="slv_reg11" dtype_id="6" vartype="logic" origName="slv_reg11"/>
      <var loc="e,162,39,162,48" name="slv_reg12" dtype_id="6" vartype="logic" origName="slv_reg12"/>
      <var loc="e,169,39,169,48" name="slv_reg19" dtype_id="6" vartype="logic" origName="slv_reg19"/>
      <var loc="e,170,39,170,48" name="slv_reg20" dtype_id="6" vartype="logic" origName="slv_reg20"/>
      <var loc="e,171,39,171,48" name="slv_reg21" dtype_id="6" vartype="logic" origName="slv_reg21"/>
      <var loc="e,172,39,172,48" name="slv_reg22" dtype_id="6" vartype="logic" origName="slv_reg22"/>
      <var loc="e,176,39,176,48" name="slv_reg26" dtype_id="6" vartype="logic" origName="slv_reg26"/>
      <var loc="e,177,39,177,48" name="slv_reg27" dtype_id="6" vartype="logic" origName="slv_reg27"/>
      <var loc="e,178,39,178,48" name="slv_reg28" dtype_id="6" vartype="logic" origName="slv_reg28"/>
      <var loc="e,179,39,179,48" name="slv_reg29" dtype_id="6" vartype="logic" origName="slv_reg29"/>
      <var loc="e,180,39,180,48" name="slv_reg30" dtype_id="6" vartype="logic" origName="slv_reg30"/>
      <var loc="e,181,39,181,48" name="slv_reg31" dtype_id="6" vartype="logic" origName="slv_reg31"/>
      <var loc="e,183,7,183,19" name="s_axis_state" dtype_id="7" vartype="logic" origName="s_axis_state"/>
      <var loc="e,185,39,185,49" name="data_to_pl" dtype_id="5" vartype="logic" origName="data_to_pl"/>
      <var loc="e,186,7,186,18" name="pl_ask_data" dtype_id="7" vartype="logic" origName="pl_ask_data"/>
      <var loc="e,187,39,187,56" name="s_axis_data_count" dtype_id="15" vartype="logic" origName="s_axis_data_count"/>
      <var loc="e,188,8,188,20" name="emptyn_to_pl" dtype_id="7" vartype="logic" origName="emptyn_to_pl"/>
      <var loc="e,190,7,190,26" name="m_axis_start_1trans" dtype_id="7" vartype="logic" origName="m_axis_start_1trans"/>
      <var loc="e,192,38,192,48" name="data_to_ps" dtype_id="5" vartype="logic" origName="data_to_ps"/>
      <var loc="e,193,7,193,23" name="data_to_ps_valid" dtype_id="7" vartype="logic" origName="data_to_ps_valid"/>
      <var loc="e,194,38,194,55" name="m_axis_data_count" dtype_id="15" vartype="logic" origName="m_axis_data_count"/>
      <var loc="e,195,7,195,18" name="fulln_to_pl" dtype_id="7" vartype="logic" origName="fulln_to_pl"/>
      <var loc="e,198,7,198,14" name="is_data" dtype_id="7" vartype="logic" origName="is_data"/>
      <var loc="e,200,7,200,13" name="event0" dtype_id="7" vartype="logic" origName="event0"/>
      <var loc="e,201,7,201,13" name="event1" dtype_id="7" vartype="logic" origName="event1"/>
      <var loc="e,202,7,202,13" name="event2" dtype_id="7" vartype="logic" origName="event2"/>
      <var loc="e,203,7,203,13" name="event3" dtype_id="7" vartype="logic" origName="event3"/>
      <var loc="e,204,7,204,13" name="event4" dtype_id="7" vartype="logic" origName="event4"/>
      <var loc="e,205,7,205,13" name="event5" dtype_id="7" vartype="logic" origName="event5"/>
      <instance loc="e,216,4,216,31" name="side_ch_counter_event_cfg_i" defName="side_ch_counter_event_cfg" origName="side_ch_counter_event_cfg_i">
        <port loc="e,217,4,217,7" name="clk" direction="in" portIndex="1">
          <varref loc="e,217,8,217,21" name="m00_axis_aclk" dtype_id="7"/>
        </port>
        <port loc="e,218,4,218,8" name="rstn" direction="in" portIndex="2">
          <varref loc="e,218,9,218,25" name="m00_axis_aresetn" dtype_id="7"/>
        </port>
        <port loc="e,221,4,221,11" name="gain_th" direction="in" portIndex="3">
          <sel loc="e,221,21,221,22" dtype_id="10">
            <varref loc="e,221,12,221,21" name="slv_reg10" dtype_id="6"/>
            <const loc="e,221,44,221,45" name="5&apos;h0" dtype_id="16"/>
            <const loc="e,221,40,221,41" name="32&apos;h7" dtype_id="6"/>
          </sel>
        </port>
        <port loc="e,222,4,222,19" name="rssi_half_db_th" direction="in" portIndex="4">
          <sel loc="e,222,28,222,29" dtype_id="17">
            <varref loc="e,222,20,222,28" name="slv_reg9" dtype_id="6"/>
            <const loc="e,222,52,222,53" name="5&apos;h0" dtype_id="16"/>
            <const loc="e,222,48,222,49" name="32&apos;hb" dtype_id="6"/>
          </sel>
        </port>
        <port loc="e,223,4,223,15" name="gpio_status" direction="in" portIndex="5">
          <varref loc="e,223,16,223,27" name="gpio_status" dtype_id="3"/>
        </port>
        <port loc="e,224,4,224,16" name="rssi_half_db" direction="in" portIndex="6">
          <varref loc="e,224,17,224,29" name="rssi_half_db" dtype_id="4"/>
        </port>
        <port loc="e,226,4,226,27" name="short_preamble_detected" direction="in" portIndex="7">
          <varref loc="e,226,28,226,51" name="short_preamble_detected" dtype_id="7"/>
        </port>
        <port loc="e,227,4,227,26" name="long_preamble_detected" direction="in" portIndex="8">
          <varref loc="e,227,27,227,49" name="long_preamble_detected" dtype_id="7"/>
        </port>
        <port loc="e,229,4,229,27" name="pkt_header_valid_strobe" direction="in" portIndex="9">
          <varref loc="e,229,28,229,51" name="pkt_header_valid_strobe" dtype_id="7"/>
        </port>
        <port loc="e,230,4,230,20" name="pkt_header_valid" direction="in" portIndex="10">
          <varref loc="e,230,21,230,37" name="pkt_header_valid" dtype_id="7"/>
        </port>
        <port loc="e,232,4,232,16" name="addr2_target" direction="in" portIndex="11">
          <varref loc="e,232,17,232,25" name="slv_reg7" dtype_id="6"/>
        </port>
        <port loc="e,233,4,233,9" name="addr2" direction="in" portIndex="12">
          <varref loc="e,233,10,233,15" name="addr2" dtype_id="9"/>
        </port>
        <port loc="e,234,4,234,14" name="pkt_for_me" direction="in" portIndex="13">
          <varref loc="e,234,15,234,25" name="pkt_for_me" dtype_id="7"/>
        </port>
        <port loc="e,235,4,235,11" name="is_data" direction="in" portIndex="14">
          <varref loc="e,235,12,235,19" name="is_data" dtype_id="7"/>
        </port>
        <port loc="e,237,4,237,17" name="fcs_in_strobe" direction="in" portIndex="15">
          <varref loc="e,237,18,237,31" name="fcs_in_strobe" dtype_id="7"/>
        </port>
        <port loc="e,238,4,238,10" name="fcs_ok" direction="in" portIndex="16">
          <varref loc="e,238,11,238,17" name="fcs_ok" dtype_id="7"/>
        </port>
        <port loc="e,240,4,240,16" name="phy_tx_start" direction="in" portIndex="17">
          <varref loc="e,240,17,240,29" name="phy_tx_start" dtype_id="7"/>
        </port>
        <port loc="e,241,4,241,15" name="phy_tx_done" direction="in" portIndex="18">
          <varref loc="e,241,16,241,27" name="phy_tx_done" dtype_id="7"/>
        </port>
        <port loc="e,242,4,242,19" name="tx_pkt_need_ack" direction="in" portIndex="19">
          <varref loc="e,242,20,242,35" name="tx_pkt_need_ack" dtype_id="7"/>
        </port>
        <port loc="e,245,5,245,15" name="event0_sel" direction="in" portIndex="20">
          <sel loc="e,245,25,245,26" dtype_id="7">
            <varref loc="e,245,16,245,25" name="slv_reg19" dtype_id="6"/>
            <const loc="e,245,26,245,27" name="5&apos;h0" dtype_id="16"/>
            <const loc="e,245,25,245,26" name="32&apos;h1" dtype_id="6"/>
          </sel>
        </port>
        <port loc="e,246,5,246,15" name="event1_sel" direction="in" portIndex="21">
          <sel loc="e,246,25,246,26" dtype_id="7">
            <varref loc="e,246,16,246,25" name="slv_reg19" dtype_id="6"/>
            <const loc="e,246,26,246,27" name="5&apos;h4" dtype_id="16"/>
            <const loc="e,246,25,246,26" name="32&apos;h1" dtype_id="6"/>
          </sel>
        </port>
        <port loc="e,247,5,247,15" name="event2_sel" direction="in" portIndex="22">
          <sel loc="e,247,25,247,26" dtype_id="7">
            <varref loc="e,247,16,247,25" name="slv_reg19" dtype_id="6"/>
            <const loc="e,247,26,247,27" name="5&apos;h8" dtype_id="16"/>
            <const loc="e,247,25,247,26" name="32&apos;h1" dtype_id="6"/>
          </sel>
        </port>
        <port loc="e,248,5,248,15" name="event3_sel" direction="in" portIndex="23">
          <sel loc="e,248,25,248,26" dtype_id="7">
            <varref loc="e,248,16,248,25" name="slv_reg19" dtype_id="6"/>
            <const loc="e,248,26,248,28" name="5&apos;hc" dtype_id="16"/>
            <const loc="e,248,25,248,26" name="32&apos;h1" dtype_id="6"/>
          </sel>
        </port>
        <port loc="e,249,5,249,15" name="event4_sel" direction="in" portIndex="24">
          <sel loc="e,249,25,249,26" dtype_id="7">
            <varref loc="e,249,16,249,25" name="slv_reg19" dtype_id="6"/>
            <const loc="e,249,26,249,28" name="5&apos;h10" dtype_id="16"/>
            <const loc="e,249,25,249,26" name="32&apos;h1" dtype_id="6"/>
          </sel>
        </port>
        <port loc="e,250,5,250,15" name="event5_sel" direction="in" portIndex="25">
          <sel loc="e,250,25,250,26" dtype_id="7">
            <varref loc="e,250,16,250,25" name="slv_reg19" dtype_id="6"/>
            <const loc="e,250,26,250,28" name="5&apos;h14" dtype_id="16"/>
            <const loc="e,250,25,250,26" name="32&apos;h1" dtype_id="6"/>
          </sel>
        </port>
        <port loc="e,253,4,253,10" name="event0" direction="out" portIndex="26">
          <varref loc="e,253,11,253,17" name="event0" dtype_id="7"/>
        </port>
        <port loc="e,254,4,254,10" name="event1" direction="out" portIndex="27">
          <varref loc="e,254,11,254,17" name="event1" dtype_id="7"/>
        </port>
        <port loc="e,255,4,255,10" name="event2" direction="out" portIndex="28">
          <varref loc="e,255,11,255,17" name="event2" dtype_id="7"/>
        </port>
        <port loc="e,256,4,256,10" name="event3" direction="out" portIndex="29">
          <varref loc="e,256,11,256,17" name="event3" dtype_id="7"/>
        </port>
        <port loc="e,257,4,257,10" name="event4" direction="out" portIndex="30">
          <varref loc="e,257,11,257,17" name="event4" dtype_id="7"/>
        </port>
        <port loc="e,258,4,258,10" name="event5" direction="out" portIndex="31">
          <varref loc="e,258,11,258,17" name="event5" dtype_id="7"/>
        </port>
      </instance>
      <instance loc="e,263,4,263,21" name="side_ch_counter_i" defName="side_ch_counter" origName="side_ch_counter_i">
        <port loc="e,264,4,264,7" name="clk" direction="in" portIndex="1">
          <varref loc="e,264,8,264,21" name="m00_axis_aclk" dtype_id="7"/>
        </port>
        <port loc="e,268,4,268,23" name="slv_reg_wren_signal" direction="in" portIndex="2">
          <varref loc="e,268,24,268,43" name="slv_reg_wren_signal" dtype_id="7"/>
        </port>
        <port loc="e,269,4,269,19" name="axi_awaddr_core" direction="in" portIndex="3">
          <varref loc="e,269,20,269,35" name="axi_awaddr_core" dtype_id="14"/>
        </port>
        <port loc="e,271,4,271,10" name="event0" direction="in" portIndex="4">
          <varref loc="e,271,11,271,17" name="event0" dtype_id="7"/>
        </port>
        <port loc="e,272,4,272,10" name="event1" direction="in" portIndex="5">
          <varref loc="e,272,11,272,17" name="event1" dtype_id="7"/>
        </port>
        <port loc="e,273,4,273,10" name="event2" direction="in" portIndex="6">
          <varref loc="e,273,11,273,17" name="event2" dtype_id="7"/>
        </port>
        <port loc="e,274,4,274,10" name="event3" direction="in" portIndex="7">
          <varref loc="e,274,11,274,17" name="event3" dtype_id="7"/>
        </port>
        <port loc="e,275,4,275,10" name="event4" direction="in" portIndex="8">
          <varref loc="e,275,11,275,17" name="event4" dtype_id="7"/>
        </port>
        <port loc="e,276,4,276,10" name="event5" direction="in" portIndex="9">
          <varref loc="e,276,11,276,17" name="event5" dtype_id="7"/>
        </port>
        <port loc="e,279,4,279,12" name="counter0" direction="out" portIndex="10">
          <sel loc="e,279,22,279,23" dtype_id="8">
            <varref loc="e,279,13,279,22" name="slv_reg26" dtype_id="6"/>
            <const loc="e,279,41,279,42" name="5&apos;h0" dtype_id="16"/>
            <const loc="e,279,37,279,38" name="32&apos;h10" dtype_id="6"/>
          </sel>
        </port>
        <port loc="e,280,4,280,12" name="counter1" direction="out" portIndex="11">
          <sel loc="e,280,22,280,23" dtype_id="8">
            <varref loc="e,280,13,280,22" name="slv_reg27" dtype_id="6"/>
            <const loc="e,280,41,280,42" name="5&apos;h0" dtype_id="16"/>
            <const loc="e,280,37,280,38" name="32&apos;h10" dtype_id="6"/>
          </sel>
        </port>
        <port loc="e,281,4,281,12" name="counter2" direction="out" portIndex="12">
          <sel loc="e,281,22,281,23" dtype_id="8">
            <varref loc="e,281,13,281,22" name="slv_reg28" dtype_id="6"/>
            <const loc="e,281,41,281,42" name="5&apos;h0" dtype_id="16"/>
            <const loc="e,281,37,281,38" name="32&apos;h10" dtype_id="6"/>
          </sel>
        </port>
        <port loc="e,282,4,282,12" name="counter3" direction="out" portIndex="13">
          <sel loc="e,282,22,282,23" dtype_id="8">
            <varref loc="e,282,13,282,22" name="slv_reg29" dtype_id="6"/>
            <const loc="e,282,41,282,42" name="5&apos;h0" dtype_id="16"/>
            <const loc="e,282,37,282,38" name="32&apos;h10" dtype_id="6"/>
          </sel>
        </port>
        <port loc="e,283,4,283,12" name="counter4" direction="out" portIndex="14">
          <sel loc="e,283,22,283,23" dtype_id="8">
            <varref loc="e,283,13,283,22" name="slv_reg30" dtype_id="6"/>
            <const loc="e,283,41,283,42" name="5&apos;h0" dtype_id="16"/>
            <const loc="e,283,37,283,38" name="32&apos;h10" dtype_id="6"/>
          </sel>
        </port>
        <port loc="e,284,4,284,12" name="counter5" direction="out" portIndex="15">
          <sel loc="e,284,22,284,23" dtype_id="8">
            <varref loc="e,284,13,284,22" name="slv_reg31" dtype_id="6"/>
            <const loc="e,284,41,284,42" name="5&apos;h0" dtype_id="16"/>
            <const loc="e,284,37,284,38" name="32&apos;h10" dtype_id="6"/>
          </sel>
        </port>
      </instance>
      <instance loc="e,296,4,296,21" name="side_ch_control_i" defName="side_ch_control__M1000_MBd" origName="side_ch_control_i">
        <port loc="e,297,4,297,7" name="clk" direction="in" portIndex="1">
          <varref loc="e,297,8,297,21" name="m00_axis_aclk" dtype_id="7"/>
        </port>
        <port loc="e,298,4,298,8" name="rstn" direction="in" portIndex="2">
          <and loc="e,298,25,298,26" dtype_id="7">
            <varref loc="e,298,9,298,25" name="m00_axis_aresetn" dtype_id="7"/>
            <not loc="e,298,27,298,28" dtype_id="7">
              <sel loc="e,298,36,298,37" dtype_id="7">
                <varref loc="e,298,28,298,36" name="slv_reg0" dtype_id="6"/>
                <const loc="e,298,37,298,38" name="5&apos;h2" dtype_id="16"/>
                <const loc="e,298,36,298,37" name="32&apos;h1" dtype_id="6"/>
              </sel>
            </not>
          </and>
        </port>
        <port loc="e,301,4,301,15" name="gpio_status" direction="in" portIndex="3">
          <varref loc="e,301,16,301,27" name="gpio_status" dtype_id="3"/>
        </port>
        <port loc="e,302,4,302,16" name="rssi_half_db" direction="in" portIndex="4">
          <varref loc="e,302,17,302,29" name="rssi_half_db" dtype_id="4"/>
        </port>
        <port loc="e,303,4,303,19" name="tsf_runtime_val" direction="in" portIndex="5">
          <varref loc="e,303,20,303,35" name="tsf_runtime_val" dtype_id="5"/>
        </port>
        <port loc="e,304,4,304,19" name="openofdm_tx_iq0" direction="in" portIndex="6">
          <varref loc="e,304,20,304,35" name="openofdm_tx_iq0" dtype_id="6"/>
        </port>
        <port loc="e,305,4,305,19" name="openofdm_tx_iq1" direction="in" portIndex="7">
          <varref loc="e,305,20,305,35" name="openofdm_tx_iq1" dtype_id="6"/>
        </port>
        <port loc="e,306,4,306,24" name="openofdm_tx_iq_valid" direction="in" portIndex="8">
          <varref loc="e,306,25,306,45" name="openofdm_tx_iq_valid" dtype_id="7"/>
        </port>
        <port loc="e,307,4,307,15" name="tx_intf_iq0" direction="in" portIndex="9">
          <varref loc="e,307,16,307,27" name="tx_intf_iq0" dtype_id="6"/>
        </port>
        <port loc="e,308,4,308,15" name="tx_intf_iq1" direction="in" portIndex="10">
          <varref loc="e,308,16,308,27" name="tx_intf_iq1" dtype_id="6"/>
        </port>
        <port loc="e,309,4,309,20" name="tx_intf_iq_valid" direction="in" portIndex="11">
          <varref loc="e,309,21,309,37" name="tx_intf_iq_valid" dtype_id="7"/>
        </port>
        <port loc="e,310,4,310,7" name="iq0" direction="in" portIndex="12">
          <concat loc="e,310,40,310,41" dtype_id="6">
            <sel loc="e,310,19,310,20" dtype_id="8">
              <varref loc="e,310,9,310,19" name="sample0_in" dtype_id="6"/>
              <const loc="e,310,38,310,39" name="5&apos;h0" dtype_id="16"/>
              <const loc="e,310,34,310,35" name="32&apos;h10" dtype_id="6"/>
            </sel>
            <sel loc="e,310,52,310,53" dtype_id="8">
              <varref loc="e,310,42,310,52" name="sample0_in" dtype_id="6"/>
              <const loc="e,310,73,310,86" name="5&apos;h10" dtype_id="16"/>
              <const loc="e,310,69,310,70" name="32&apos;h10" dtype_id="6"/>
            </sel>
          </concat>
        </port>
        <port loc="e,311,4,311,7" name="iq1" direction="in" portIndex="13">
          <concat loc="e,311,40,311,41" dtype_id="6">
            <sel loc="e,311,19,311,20" dtype_id="8">
              <varref loc="e,311,9,311,19" name="sample1_in" dtype_id="6"/>
              <const loc="e,311,38,311,39" name="5&apos;h0" dtype_id="16"/>
              <const loc="e,311,34,311,35" name="32&apos;h10" dtype_id="6"/>
            </sel>
            <sel loc="e,311,52,311,53" dtype_id="8">
              <varref loc="e,311,42,311,52" name="sample1_in" dtype_id="6"/>
              <const loc="e,311,73,311,86" name="5&apos;h10" dtype_id="16"/>
              <const loc="e,311,69,311,70" name="32&apos;h10" dtype_id="6"/>
            </sel>
          </concat>
        </port>
        <port loc="e,312,4,312,13" name="iq_strobe" direction="in" portIndex="14">
          <varref loc="e,312,14,312,30" name="sample_in_strobe" dtype_id="7"/>
        </port>
        <port loc="e,313,4,313,20" name="demod_is_ongoing" direction="in" portIndex="15">
          <varref loc="e,313,21,313,37" name="demod_is_ongoing" dtype_id="7"/>
        </port>
        <port loc="e,314,4,314,28" name="ofdm_symbol_eq_out_pulse" direction="in" portIndex="16">
          <varref loc="e,314,29,314,53" name="ofdm_symbol_eq_out_pulse" dtype_id="7"/>
        </port>
        <port loc="e,315,4,315,26" name="long_preamble_detected" direction="in" portIndex="17">
          <varref loc="e,315,27,315,49" name="long_preamble_detected" dtype_id="7"/>
        </port>
        <port loc="e,316,4,316,27" name="short_preamble_detected" direction="in" portIndex="18">
          <varref loc="e,316,28,316,51" name="short_preamble_detected" dtype_id="7"/>
        </port>
        <port loc="e,317,4,317,16" name="ht_unsupport" direction="in" portIndex="19">
          <varref loc="e,317,17,317,29" name="ht_unsupport" dtype_id="7"/>
        </port>
        <port loc="e,318,4,318,12" name="pkt_rate" direction="in" portIndex="20">
          <varref loc="e,318,13,318,21" name="pkt_rate" dtype_id="3"/>
        </port>
        <port loc="e,319,4,319,11" name="pkt_len" direction="in" portIndex="21">
          <varref loc="e,319,12,319,19" name="pkt_len" dtype_id="8"/>
        </port>
        <port loc="e,320,4,320,7" name="csi" direction="in" portIndex="22">
          <varref loc="e,320,8,320,11" name="csi" dtype_id="6"/>
        </port>
        <port loc="e,321,4,321,13" name="csi_valid" direction="in" portIndex="23">
          <varref loc="e,321,14,321,23" name="csi_valid" dtype_id="7"/>
        </port>
        <port loc="e,322,4,322,22" name="phase_offset_taken" direction="in" portIndex="24">
          <varref loc="e,322,23,322,41" name="phase_offset_taken" dtype_id="2"/>
        </port>
        <port loc="e,323,4,323,13" name="equalizer" direction="in" portIndex="25">
          <varref loc="e,323,14,323,23" name="equalizer" dtype_id="6"/>
        </port>
        <port loc="e,324,4,324,19" name="equalizer_valid" direction="in" portIndex="26">
          <varref loc="e,324,20,324,35" name="equalizer_valid" dtype_id="7"/>
        </port>
        <port loc="e,326,4,326,20" name="pkt_header_valid" direction="in" portIndex="27">
          <varref loc="e,326,21,326,37" name="pkt_header_valid" dtype_id="7"/>
        </port>
        <port loc="e,327,4,327,27" name="pkt_header_valid_strobe" direction="in" portIndex="28">
          <varref loc="e,327,28,327,51" name="pkt_header_valid_strobe" dtype_id="7"/>
        </port>
        <port loc="e,328,4,328,9" name="FC_DI" direction="in" portIndex="29">
          <varref loc="e,328,10,328,15" name="FC_DI" dtype_id="6"/>
        </port>
        <port loc="e,329,4,329,15" name="FC_DI_valid" direction="in" portIndex="30">
          <varref loc="e,329,16,329,27" name="FC_DI_valid" dtype_id="7"/>
        </port>
        <port loc="e,330,4,330,9" name="addr1" direction="in" portIndex="31">
          <varref loc="e,330,10,330,15" name="addr1" dtype_id="9"/>
        </port>
        <port loc="e,331,4,331,15" name="addr1_valid" direction="in" portIndex="32">
          <varref loc="e,331,16,331,27" name="addr1_valid" dtype_id="7"/>
        </port>
        <port loc="e,332,4,332,9" name="addr2" direction="in" portIndex="33">
          <varref loc="e,332,10,332,15" name="addr2" dtype_id="9"/>
        </port>
        <port loc="e,333,4,333,15" name="addr2_valid" direction="in" portIndex="34">
          <varref loc="e,333,16,333,27" name="addr2_valid" dtype_id="7"/>
        </port>
        <port loc="e,334,4,334,9" name="addr3" direction="in" portIndex="35">
          <varref loc="e,334,10,334,15" name="addr3" dtype_id="9"/>
        </port>
        <port loc="e,335,4,335,15" name="addr3_valid" direction="in" portIndex="36">
          <varref loc="e,335,16,335,27" name="addr3_valid" dtype_id="7"/>
        </port>
        <port loc="e,337,4,337,17" name="fcs_in_strobe" direction="in" portIndex="37">
          <varref loc="e,337,18,337,31" name="fcs_in_strobe" dtype_id="7"/>
        </port>
        <port loc="e,338,4,338,10" name="fcs_ok" direction="in" portIndex="38">
          <varref loc="e,338,11,338,17" name="fcs_ok" dtype_id="7"/>
        </port>
        <port loc="e,339,4,339,22" name="block_rx_dma_to_ps" direction="in" portIndex="39">
          <varref loc="e,339,23,339,41" name="block_rx_dma_to_ps" dtype_id="7"/>
        </port>
        <port loc="e,340,4,340,28" name="block_rx_dma_to_ps_valid" direction="in" portIndex="40">
          <varref loc="e,340,29,340,53" name="block_rx_dma_to_ps_valid" dtype_id="7"/>
        </port>
        <port loc="e,342,4,342,16" name="phy_tx_start" direction="in" portIndex="41">
          <varref loc="e,342,17,342,29" name="phy_tx_start" dtype_id="7"/>
        </port>
        <port loc="e,343,4,343,19" name="tx_pkt_need_ack" direction="in" portIndex="42">
          <varref loc="e,343,20,343,35" name="tx_pkt_need_ack" dtype_id="7"/>
        </port>
        <port loc="e,344,4,344,18" name="phy_tx_started" direction="in" portIndex="43">
          <varref loc="e,344,19,344,33" name="phy_tx_started" dtype_id="7"/>
        </port>
        <port loc="e,345,4,345,15" name="phy_tx_done" direction="in" portIndex="44">
          <varref loc="e,345,16,345,27" name="phy_tx_done" dtype_id="7"/>
        </port>
        <port loc="e,346,4,346,20" name="tx_bb_is_ongoing" direction="in" portIndex="45">
          <varref loc="e,346,21,346,37" name="tx_bb_is_ongoing" dtype_id="7"/>
        </port>
        <port loc="e,347,4,347,20" name="tx_rf_is_ongoing" direction="in" portIndex="46">
          <varref loc="e,347,21,347,37" name="tx_rf_is_ongoing" dtype_id="7"/>
        </port>
        <port loc="e,350,4,350,23" name="slv_reg_wren_signal" direction="in" portIndex="47">
          <varref loc="e,350,24,350,43" name="slv_reg_wren_signal" dtype_id="7"/>
        </port>
        <port loc="e,351,4,351,19" name="axi_awaddr_core" direction="in" portIndex="48">
          <varref loc="e,351,20,351,35" name="axi_awaddr_core" dtype_id="14"/>
        </port>
        <port loc="e,352,4,352,14" name="iq_capture" direction="in" portIndex="49">
          <sel loc="e,352,23,352,24" dtype_id="7">
            <varref loc="e,352,15,352,23" name="slv_reg3" dtype_id="6"/>
            <const loc="e,352,24,352,25" name="5&apos;h0" dtype_id="16"/>
            <const loc="e,352,23,352,24" name="32&apos;h1" dtype_id="6"/>
          </sel>
        </port>
        <port loc="e,353,4,353,18" name="iq_capture_cfg" direction="in" portIndex="50">
          <sel loc="e,353,27,353,28" dtype_id="13">
            <varref loc="e,353,19,353,27" name="slv_reg3" dtype_id="6"/>
            <const loc="e,353,30,353,31" name="5&apos;h4" dtype_id="16"/>
            <const loc="e,353,28,353,29" name="32&apos;h2" dtype_id="6"/>
          </sel>
        </port>
        <port loc="e,354,4,354,21" name="iq_trigger_select" direction="in" portIndex="51">
          <sel loc="e,354,30,354,31" dtype_id="14">
            <varref loc="e,354,22,354,30" name="slv_reg8" dtype_id="6"/>
            <const loc="e,354,33,354,34" name="5&apos;h0" dtype_id="16"/>
            <const loc="e,354,31,354,32" name="32&apos;h5" dtype_id="6"/>
          </sel>
        </port>
        <port loc="e,355,4,355,28" name="iq_trigger_free_run_flag" direction="in" portIndex="52">
          <sel loc="e,355,37,355,38" dtype_id="7">
            <varref loc="e,355,29,355,37" name="slv_reg5" dtype_id="6"/>
            <const loc="e,355,38,355,39" name="5&apos;h0" dtype_id="16"/>
            <const loc="e,355,37,355,38" name="32&apos;h1" dtype_id="6"/>
          </sel>
        </port>
        <port loc="e,356,4,356,20" name="iq_source_select" direction="in" portIndex="53">
          <sel loc="e,356,29,356,30" dtype_id="13">
            <varref loc="e,356,21,356,29" name="slv_reg5" dtype_id="6"/>
            <const loc="e,356,32,356,33" name="5&apos;h1" dtype_id="16"/>
            <const loc="e,356,30,356,31" name="32&apos;h2" dtype_id="6"/>
          </sel>
        </port>
        <port loc="e,357,4,357,17" name="rssi_or_iq_th" direction="in" portIndex="54">
          <sel loc="e,357,26,357,27" dtype_id="8">
            <varref loc="e,357,18,357,26" name="slv_reg9" dtype_id="6"/>
            <const loc="e,357,45,357,46" name="5&apos;h0" dtype_id="16"/>
            <const loc="e,357,41,357,42" name="32&apos;h10" dtype_id="6"/>
          </sel>
        </port>
        <port loc="e,358,4,358,11" name="gain_th" direction="in" portIndex="55">
          <sel loc="e,358,21,358,22" dtype_id="10">
            <varref loc="e,358,12,358,21" name="slv_reg10" dtype_id="6"/>
            <const loc="e,358,44,358,45" name="5&apos;h0" dtype_id="16"/>
            <const loc="e,358,40,358,41" name="32&apos;h7" dtype_id="6"/>
          </sel>
        </port>
        <port loc="e,359,4,359,19" name="pre_trigger_len" direction="in" portIndex="56">
          <sel loc="e,359,29,359,30" dtype_id="15">
            <varref loc="e,359,20,359,29" name="slv_reg11" dtype_id="6"/>
            <const loc="e,359,57,359,58" name="5&apos;h0" dtype_id="16"/>
            <const loc="e,359,53,359,54" name="32&apos;hd" dtype_id="6"/>
          </sel>
        </port>
        <port loc="e,360,4,360,17" name="iq_len_target" direction="in" portIndex="57">
          <sel loc="e,360,27,360,28" dtype_id="15">
            <varref loc="e,360,18,360,27" name="slv_reg12" dtype_id="6"/>
            <const loc="e,360,55,360,56" name="5&apos;h0" dtype_id="16"/>
            <const loc="e,360,51,360,52" name="32&apos;hd" dtype_id="6"/>
          </sel>
        </port>
        <port loc="e,361,4,361,13" name="FC_target" direction="in" portIndex="58">
          <sel loc="e,361,22,361,23" dtype_id="8">
            <varref loc="e,361,14,361,22" name="slv_reg5" dtype_id="6"/>
            <const loc="e,361,26,361,27" name="5&apos;h0" dtype_id="16"/>
            <const loc="e,361,23,361,25" name="32&apos;h10" dtype_id="6"/>
          </sel>
        </port>
        <port loc="e,362,4,362,16" name="addr1_target" direction="in" portIndex="59">
          <varref loc="e,362,17,362,25" name="slv_reg6" dtype_id="6"/>
        </port>
        <port loc="e,363,4,363,16" name="addr2_target" direction="in" portIndex="60">
          <varref loc="e,363,17,363,25" name="slv_reg7" dtype_id="6"/>
        </port>
        <port loc="e,364,4,364,13" name="match_cfg" direction="in" portIndex="61">
          <sel loc="e,364,22,364,23" dtype_id="12">
            <varref loc="e,364,14,364,22" name="slv_reg1" dtype_id="6"/>
            <const loc="e,364,26,364,28" name="5&apos;hc" dtype_id="16"/>
            <const loc="e,364,23,364,25" name="32&apos;h4" dtype_id="6"/>
          </sel>
        </port>
        <port loc="e,365,4,365,10" name="num_eq" direction="in" portIndex="62">
          <sel loc="e,365,19,365,20" dtype_id="12">
            <varref loc="e,365,11,365,19" name="slv_reg4" dtype_id="6"/>
            <const loc="e,365,22,365,23" name="5&apos;h0" dtype_id="16"/>
            <const loc="e,365,20,365,21" name="32&apos;h4" dtype_id="6"/>
          </sel>
        </port>
        <port loc="e,366,4,366,21" name="m_axis_start_mode" direction="in" portIndex="63">
          <sel loc="e,366,30,366,31" dtype_id="13">
            <varref loc="e,366,22,366,30" name="slv_reg1" dtype_id="6"/>
            <const loc="e,366,33,366,34" name="5&apos;h0" dtype_id="16"/>
            <const loc="e,366,31,366,32" name="32&apos;h2" dtype_id="6"/>
          </sel>
        </port>
        <port loc="e,367,4,367,28" name="m_axis_start_ext_trigger" direction="in" portIndex="64"/>
        <port loc="e,371,4,371,14" name="data_to_pl" direction="in" portIndex="65">
          <varref loc="e,371,15,371,25" name="data_to_pl" dtype_id="5"/>
        </port>
        <port loc="e,372,4,372,15" name="pl_ask_data" direction="out" portIndex="66">
          <varref loc="e,372,16,372,27" name="pl_ask_data" dtype_id="7"/>
        </port>
        <port loc="e,373,4,373,21" name="s_axis_data_count" direction="in" portIndex="67">
          <varref loc="e,373,22,373,39" name="s_axis_data_count" dtype_id="15"/>
        </port>
        <port loc="e,374,4,374,16" name="emptyn_to_pl" direction="in" portIndex="68">
          <varref loc="e,374,17,374,29" name="emptyn_to_pl" dtype_id="7"/>
        </port>
        <port loc="e,376,4,376,17" name="S_AXIS_TVALID" direction="in" portIndex="69">
          <varref loc="e,376,18,376,33" name="s00_axis_tvalid" dtype_id="7"/>
        </port>
        <port loc="e,377,4,377,16" name="S_AXIS_TLAST" direction="in" portIndex="70">
          <varref loc="e,377,17,377,31" name="s00_axis_tlast" dtype_id="7"/>
        </port>
        <port loc="e,380,4,380,23" name="m_axis_start_1trans" direction="out" portIndex="71">
          <varref loc="e,380,24,380,43" name="m_axis_start_1trans" dtype_id="7"/>
        </port>
        <port loc="e,382,4,382,14" name="data_to_ps" direction="out" portIndex="72">
          <varref loc="e,382,15,382,25" name="data_to_ps" dtype_id="5"/>
        </port>
        <port loc="e,383,4,383,20" name="data_to_ps_valid" direction="out" portIndex="73">
          <varref loc="e,383,21,383,37" name="data_to_ps_valid" dtype_id="7"/>
        </port>
        <port loc="e,384,4,384,21" name="m_axis_data_count" direction="in" portIndex="74">
          <varref loc="e,384,22,384,39" name="m_axis_data_count" dtype_id="15"/>
        </port>
        <port loc="e,385,4,385,15" name="fulln_to_pl" direction="in" portIndex="75">
          <varref loc="e,385,16,385,27" name="fulln_to_pl" dtype_id="7"/>
        </port>
        <port loc="e,387,4,387,32" name="MAX_NUM_DMA_SYMBOL_UDP_debug" direction="out" portIndex="76">
          <varref loc="e,387,33,387,42" name="slv_reg21" dtype_id="6"/>
        </port>
        <port loc="e,388,4,388,28" name="MAX_NUM_DMA_SYMBOL_debug" direction="out" portIndex="77">
          <varref loc="e,388,29,388,38" name="slv_reg22" dtype_id="6"/>
        </port>
        <port loc="e,390,4,390,17" name="M_AXIS_TVALID" direction="in" portIndex="78">
          <varref loc="e,390,18,390,33" name="m00_axis_tvalid" dtype_id="7"/>
        </port>
        <port loc="e,391,4,391,16" name="M_AXIS_TLAST" direction="in" portIndex="79">
          <varref loc="e,391,17,391,31" name="m00_axis_tlast" dtype_id="7"/>
        </port>
      </instance>
      <instance loc="e,399,4,399,20" name="side_ch_m_axis_i" defName="side_ch_m_axis__M1000_MBd" origName="side_ch_m_axis_i">
        <port loc="e,400,4,400,23" name="m_axis_endless_mode" direction="in" portIndex="1">
          <sel loc="e,400,32,400,33" dtype_id="7">
            <varref loc="e,400,24,400,32" name="slv_reg1" dtype_id="6"/>
            <const loc="e,400,33,400,34" name="5&apos;h4" dtype_id="16"/>
            <const loc="e,400,32,400,33" name="32&apos;h1" dtype_id="6"/>
          </sel>
        </port>
        <port loc="e,401,4,401,25" name="M_AXIS_NUM_DMA_SYMBOL" direction="in" portIndex="2">
          <sub loc="e,401,70,401,71" dtype_id="15">
            <sel loc="e,401,34,401,35" dtype_id="15">
              <varref loc="e,401,26,401,34" name="slv_reg2" dtype_id="6"/>
              <const loc="e,401,68,401,69" name="5&apos;h0" dtype_id="16"/>
              <const loc="e,401,61,401,62" name="32&apos;hd" dtype_id="6"/>
            </sel>
            <const loc="e,401,71,401,75" name="13&apos;h1" dtype_id="15"/>
          </sub>
        </port>
        <port loc="e,403,4,403,23" name="m_axis_start_1trans" direction="in" portIndex="3">
          <varref loc="e,403,24,403,43" name="m_axis_start_1trans" dtype_id="7"/>
        </port>
        <port loc="e,405,4,405,14" name="data_to_ps" direction="in" portIndex="4">
          <varref loc="e,405,15,405,25" name="data_to_ps" dtype_id="5"/>
        </port>
        <port loc="e,406,4,406,20" name="data_to_ps_valid" direction="in" portIndex="5">
          <varref loc="e,406,21,406,37" name="data_to_ps_valid" dtype_id="7"/>
        </port>
        <port loc="e,407,4,407,21" name="m_axis_data_count" direction="out" portIndex="6">
          <varref loc="e,407,22,407,39" name="m_axis_data_count" dtype_id="15"/>
        </port>
        <port loc="e,408,4,408,15" name="fulln_to_pl" direction="out" portIndex="7">
          <varref loc="e,408,16,408,27" name="fulln_to_pl" dtype_id="7"/>
        </port>
        <port loc="e,410,4,410,15" name="M_AXIS_ACLK" direction="in" portIndex="8">
          <varref loc="e,410,16,410,29" name="m00_axis_aclk" dtype_id="7"/>
        </port>
        <port loc="e,411,4,411,18" name="M_AXIS_ARESETN" direction="in" portIndex="9">
          <and loc="e,411,36,411,37" dtype_id="7">
            <varref loc="e,411,20,411,36" name="m00_axis_aresetn" dtype_id="7"/>
            <not loc="e,411,38,411,39" dtype_id="7">
              <sel loc="e,411,47,411,48" dtype_id="7">
                <varref loc="e,411,39,411,47" name="slv_reg0" dtype_id="6"/>
                <const loc="e,411,48,411,49" name="5&apos;h0" dtype_id="16"/>
                <const loc="e,411,47,411,48" name="32&apos;h1" dtype_id="6"/>
              </sel>
            </not>
          </and>
        </port>
        <port loc="e,412,4,412,17" name="M_AXIS_TVALID" direction="out" portIndex="10">
          <varref loc="e,412,18,412,33" name="m00_axis_tvalid" dtype_id="7"/>
        </port>
        <port loc="e,413,4,413,16" name="M_AXIS_TDATA" direction="out" portIndex="11">
          <varref loc="e,413,17,413,31" name="m00_axis_tdata" dtype_id="5"/>
        </port>
        <port loc="e,414,4,414,16" name="M_AXIS_TSTRB" direction="out" portIndex="12">
          <varref loc="e,414,17,414,31" name="m00_axis_tstrb" dtype_id="3"/>
        </port>
        <port loc="e,415,4,415,16" name="M_AXIS_TLAST" direction="out" portIndex="13">
          <varref loc="e,415,17,415,31" name="m00_axis_tlast" dtype_id="7"/>
        </port>
        <port loc="e,416,4,416,17" name="M_AXIS_TREADY" direction="in" portIndex="14">
          <varref loc="e,416,18,416,33" name="m00_axis_tready" dtype_id="7"/>
        </port>
      </instance>
      <instance loc="e,446,4,446,19" name="side_ch_s_axi_i" defName="side_ch_s_axi" origName="side_ch_s_axi_i">
        <port loc="e,447,4,447,23" name="slv_reg_wren_signal" direction="out" portIndex="1">
          <varref loc="e,447,24,447,43" name="slv_reg_wren_signal" dtype_id="7"/>
        </port>
        <port loc="e,448,4,448,19" name="axi_awaddr_core" direction="out" portIndex="2">
          <varref loc="e,448,20,448,35" name="axi_awaddr_core" dtype_id="14"/>
        </port>
        <port loc="e,449,4,449,14" name="S_AXI_ACLK" direction="in" portIndex="3">
          <varref loc="e,449,15,449,27" name="s00_axi_aclk" dtype_id="7"/>
        </port>
        <port loc="e,450,4,450,17" name="S_AXI_ARESETN" direction="in" portIndex="4">
          <varref loc="e,450,18,450,33" name="s00_axi_aresetn" dtype_id="7"/>
        </port>
        <port loc="e,451,4,451,16" name="S_AXI_AWADDR" direction="in" portIndex="5">
          <varref loc="e,451,17,451,31" name="s00_axi_awaddr" dtype_id="10"/>
        </port>
        <port loc="e,452,4,452,16" name="S_AXI_AWPROT" direction="in" portIndex="6">
          <varref loc="e,452,17,452,31" name="s00_axi_awprot" dtype_id="11"/>
        </port>
        <port loc="e,453,4,453,17" name="S_AXI_AWVALID" direction="in" portIndex="7">
          <varref loc="e,453,18,453,33" name="s00_axi_awvalid" dtype_id="7"/>
        </port>
        <port loc="e,454,4,454,17" name="S_AXI_AWREADY" direction="out" portIndex="8">
          <varref loc="e,454,18,454,33" name="s00_axi_awready" dtype_id="7"/>
        </port>
        <port loc="e,455,4,455,15" name="S_AXI_WDATA" direction="in" portIndex="9">
          <varref loc="e,455,16,455,29" name="s00_axi_wdata" dtype_id="6"/>
        </port>
        <port loc="e,456,4,456,15" name="S_AXI_WSTRB" direction="in" portIndex="10">
          <varref loc="e,456,16,456,29" name="s00_axi_wstrb" dtype_id="12"/>
        </port>
        <port loc="e,457,4,457,16" name="S_AXI_WVALID" direction="in" portIndex="11">
          <varref loc="e,457,17,457,31" name="s00_axi_wvalid" dtype_id="7"/>
        </port>
        <port loc="e,458,4,458,16" name="S_AXI_WREADY" direction="out" portIndex="12">
          <varref loc="e,458,17,458,31" name="s00_axi_wready" dtype_id="7"/>
        </port>
        <port loc="e,459,4,459,15" name="S_AXI_BRESP" direction="out" portIndex="13">
          <varref loc="e,459,16,459,29" name="s00_axi_bresp" dtype_id="13"/>
        </port>
        <port loc="e,460,4,460,16" name="S_AXI_BVALID" direction="out" portIndex="14">
          <varref loc="e,460,17,460,31" name="s00_axi_bvalid" dtype_id="7"/>
        </port>
        <port loc="e,461,4,461,16" name="S_AXI_BREADY" direction="in" portIndex="15">
          <varref loc="e,461,17,461,31" name="s00_axi_bready" dtype_id="7"/>
        </port>
        <port loc="e,462,4,462,16" name="S_AXI_ARADDR" direction="in" portIndex="16">
          <varref loc="e,462,17,462,31" name="s00_axi_araddr" dtype_id="10"/>
        </port>
        <port loc="e,463,4,463,16" name="S_AXI_ARPROT" direction="in" portIndex="17">
          <varref loc="e,463,17,463,31" name="s00_axi_arprot" dtype_id="11"/>
        </port>
        <port loc="e,464,4,464,17" name="S_AXI_ARVALID" direction="in" portIndex="18">
          <varref loc="e,464,18,464,33" name="s00_axi_arvalid" dtype_id="7"/>
        </port>
        <port loc="e,465,4,465,17" name="S_AXI_ARREADY" direction="out" portIndex="19">
          <varref loc="e,465,18,465,33" name="s00_axi_arready" dtype_id="7"/>
        </port>
        <port loc="e,466,4,466,15" name="S_AXI_RDATA" direction="out" portIndex="20">
          <varref loc="e,466,16,466,29" name="s00_axi_rdata" dtype_id="6"/>
        </port>
        <port loc="e,467,4,467,15" name="S_AXI_RRESP" direction="out" portIndex="21">
          <varref loc="e,467,16,467,29" name="s00_axi_rresp" dtype_id="13"/>
        </port>
        <port loc="e,468,4,468,16" name="S_AXI_RVALID" direction="out" portIndex="22">
          <varref loc="e,468,17,468,31" name="s00_axi_rvalid" dtype_id="7"/>
        </port>
        <port loc="e,469,4,469,16" name="S_AXI_RREADY" direction="in" portIndex="23">
          <varref loc="e,469,17,469,31" name="s00_axi_rready" dtype_id="7"/>
        </port>
        <port loc="e,471,4,471,12" name="SLV_REG0" direction="out" portIndex="24">
          <varref loc="e,471,13,471,21" name="slv_reg0" dtype_id="6"/>
        </port>
        <port loc="e,472,4,472,12" name="SLV_REG1" direction="out" portIndex="25">
          <varref loc="e,472,13,472,21" name="slv_reg1" dtype_id="6"/>
        </port>
        <port loc="e,473,4,473,12" name="SLV_REG2" direction="out" portIndex="26">
          <varref loc="e,473,13,473,21" name="slv_reg2" dtype_id="6"/>
        </port>
        <port loc="e,474,4,474,12" name="SLV_REG3" direction="out" portIndex="27">
          <varref loc="e,474,13,474,21" name="slv_reg3" dtype_id="6"/>
        </port>
        <port loc="e,475,4,475,12" name="SLV_REG4" direction="out" portIndex="28">
          <varref loc="e,475,13,475,21" name="slv_reg4" dtype_id="6"/>
        </port>
        <port loc="e,476,10,476,18" name="SLV_REG5" direction="out" portIndex="29">
          <varref loc="e,476,19,476,27" name="slv_reg5" dtype_id="6"/>
        </port>
        <port loc="e,477,10,477,18" name="SLV_REG6" direction="out" portIndex="30">
          <varref loc="e,477,19,477,27" name="slv_reg6" dtype_id="6"/>
        </port>
        <port loc="e,478,10,478,18" name="SLV_REG7" direction="out" portIndex="31">
          <varref loc="e,478,19,478,27" name="slv_reg7" dtype_id="6"/>
        </port>
        <port loc="e,479,4,479,12" name="SLV_REG8" direction="out" portIndex="32">
          <varref loc="e,479,13,479,21" name="slv_reg8" dtype_id="6"/>
        </port>
        <port loc="e,480,10,480,18" name="SLV_REG9" direction="out" portIndex="33">
          <varref loc="e,480,19,480,27" name="slv_reg9" dtype_id="6"/>
        </port>
        <port loc="e,481,10,481,19" name="SLV_REG10" direction="out" portIndex="34">
          <varref loc="e,481,20,481,29" name="slv_reg10" dtype_id="6"/>
        </port>
        <port loc="e,482,10,482,19" name="SLV_REG11" direction="out" portIndex="35">
          <varref loc="e,482,20,482,29" name="slv_reg11" dtype_id="6"/>
        </port>
        <port loc="e,483,10,483,19" name="SLV_REG12" direction="out" portIndex="36">
          <varref loc="e,483,20,483,29" name="slv_reg12" dtype_id="6"/>
        </port>
        <port loc="e,490,10,490,19" name="SLV_REG19" direction="out" portIndex="37">
          <varref loc="e,490,20,490,29" name="slv_reg19" dtype_id="6"/>
        </port>
        <port loc="e,491,10,491,19" name="SLV_REG20" direction="in" portIndex="38">
          <varref loc="e,491,20,491,29" name="slv_reg20" dtype_id="6"/>
        </port>
        <port loc="e,492,10,492,19" name="SLV_REG21" direction="in" portIndex="39">
          <varref loc="e,492,20,492,29" name="slv_reg21" dtype_id="6"/>
        </port>
        <port loc="e,493,10,493,19" name="SLV_REG22" direction="in" portIndex="40">
          <varref loc="e,493,20,493,29" name="slv_reg22" dtype_id="6"/>
        </port>
        <port loc="e,497,10,497,19" name="SLV_REG26" direction="in" portIndex="41">
          <varref loc="e,497,20,497,29" name="slv_reg26" dtype_id="6"/>
        </port>
        <port loc="e,498,10,498,19" name="SLV_REG27" direction="in" portIndex="42">
          <varref loc="e,498,20,498,29" name="slv_reg27" dtype_id="6"/>
        </port>
        <port loc="e,499,10,499,19" name="SLV_REG28" direction="in" portIndex="43">
          <varref loc="e,499,20,499,29" name="slv_reg28" dtype_id="6"/>
        </port>
        <port loc="e,500,10,500,19" name="SLV_REG29" direction="in" portIndex="44">
          <varref loc="e,500,20,500,29" name="slv_reg29" dtype_id="6"/>
        </port>
        <port loc="e,501,10,501,19" name="SLV_REG30" direction="in" portIndex="45">
          <varref loc="e,501,20,501,29" name="slv_reg30" dtype_id="6"/>
        </port>
        <port loc="e,502,10,502,19" name="SLV_REG31" direction="in" portIndex="46">
          <varref loc="e,502,20,502,29" name="slv_reg31" dtype_id="6"/>
        </port>
      </instance>
      <contassign loc="e,210,17,210,18" dtype_id="7">
        <eq loc="e,210,27,210,29" dtype_id="7">
          <const loc="e,210,29,210,34" name="2&apos;h2" dtype_id="13"/>
          <sel loc="e,209,27,209,28" dtype_id="13">
            <varref loc="e,71,21,71,26" name="FC_DI" dtype_id="6"/>
            <const loc="e,209,27,209,28" name="32&apos;h2" dtype_id="6"/>
            <const loc="e,209,27,209,28" name="32&apos;h2" dtype_id="6"/>
          </sel>
        </eq>
        <varref loc="e,198,7,198,14" name="is_data" dtype_id="7"/>
      </contassign>
      <contassign loc="e,194,38,194,55" dtype_id="6">
        <extend loc="e,194,38,194,55" dtype_id="6" width="32" widthminv="13">
          <varref loc="e,194,38,194,55" name="m_axis_data_count" dtype_id="15"/>
        </extend>
        <varref loc="e,170,39,170,48" name="slv_reg20" dtype_id="6"/>
      </contassign>
    </module>
    <module loc="i,14,9,14,34" name="side_ch_counter_event_cfg" origName="side_ch_counter_event_cfg">
      <var loc="i,18,21,18,38" name="GPIO_STATUS_WIDTH" dtype_id="1" vartype="integer" origName="GPIO_STATUS_WIDTH" param="true">
        <const loc="i,18,41,18,42" name="32&apos;sh8" dtype_id="2"/>
      </var>
      <var loc="i,19,21,19,39" name="RSSI_HALF_DB_WIDTH" dtype_id="1" vartype="integer" origName="RSSI_HALF_DB_WIDTH" param="true">
        <const loc="i,19,42,19,44" name="32&apos;shb" dtype_id="2"/>
      </var>
      <var loc="i,20,21,20,39" name="C_S_AXI_DATA_WIDTH" dtype_id="1" vartype="integer" origName="C_S_AXI_DATA_WIDTH" param="true">
        <const loc="i,20,42,20,44" name="32&apos;sh20" dtype_id="2"/>
      </var>
      <var loc="i,28,20,28,23" name="clk" dtype_id="7" dir="input" pinIndex="1" vartype="logic" origName="clk"/>
      <var loc="i,29,20,29,24" name="rstn" dtype_id="7" dir="input" pinIndex="2" vartype="logic" origName="rstn"/>
      <var loc="i,32,40,32,47" name="gain_th" dtype_id="10" dir="input" pinIndex="3" vartype="logic" origName="gain_th"/>
      <var loc="i,33,48,33,63" name="rssi_half_db_th" dtype_id="4" dir="input" pinIndex="4" vartype="logic" origName="rssi_half_db_th"/>
      <var loc="i,34,43,34,54" name="gpio_status" dtype_id="3" dir="input" pinIndex="5" vartype="logic" origName="gpio_status"/>
      <var loc="i,35,54,35,66" name="rssi_half_db" dtype_id="4" dir="input" pinIndex="6" vartype="logic" origName="rssi_half_db"/>
      <var loc="i,37,14,37,37" name="short_preamble_detected" dtype_id="7" dir="input" pinIndex="7" vartype="logic" origName="short_preamble_detected"/>
      <var loc="i,38,14,38,36" name="long_preamble_detected" dtype_id="7" dir="input" pinIndex="8" vartype="logic" origName="long_preamble_detected"/>
      <var loc="i,40,14,40,37" name="pkt_header_valid_strobe" dtype_id="7" dir="input" pinIndex="9" vartype="logic" origName="pkt_header_valid_strobe"/>
      <var loc="i,41,14,41,30" name="pkt_header_valid" dtype_id="7" dir="input" pinIndex="10" vartype="logic" origName="pkt_header_valid"/>
      <var loc="i,43,41,43,53" name="addr2_target" dtype_id="6" dir="input" pinIndex="11" vartype="logic" origName="addr2_target"/>
      <var loc="i,44,21,44,26" name="addr2" dtype_id="9" dir="input" pinIndex="12" vartype="logic" origName="addr2"/>
      <var loc="i,45,14,45,24" name="pkt_for_me" dtype_id="7" dir="input" pinIndex="13" vartype="logic" origName="pkt_for_me"/>
      <var loc="i,46,14,46,21" name="is_data" dtype_id="7" dir="input" pinIndex="14" vartype="logic" origName="is_data"/>
      <var loc="i,48,14,48,27" name="fcs_in_strobe" dtype_id="7" dir="input" pinIndex="15" vartype="logic" origName="fcs_in_strobe"/>
      <var loc="i,49,14,49,20" name="fcs_ok" dtype_id="7" dir="input" pinIndex="16" vartype="logic" origName="fcs_ok"/>
      <var loc="i,51,14,51,26" name="phy_tx_start" dtype_id="7" dir="input" pinIndex="17" vartype="logic" origName="phy_tx_start"/>
      <var loc="i,52,14,52,25" name="phy_tx_done" dtype_id="7" dir="input" pinIndex="18" vartype="logic" origName="phy_tx_done"/>
      <var loc="i,53,14,53,29" name="tx_pkt_need_ack" dtype_id="7" dir="input" pinIndex="19" vartype="logic" origName="tx_pkt_need_ack"/>
      <var loc="i,56,15,56,25" name="event0_sel" dtype_id="7" dir="input" pinIndex="20" vartype="logic" origName="event0_sel"/>
      <var loc="i,57,15,57,25" name="event1_sel" dtype_id="7" dir="input" pinIndex="21" vartype="logic" origName="event1_sel"/>
      <var loc="i,58,15,58,25" name="event2_sel" dtype_id="7" dir="input" pinIndex="22" vartype="logic" origName="event2_sel"/>
      <var loc="i,59,15,59,25" name="event3_sel" dtype_id="7" dir="input" pinIndex="23" vartype="logic" origName="event3_sel"/>
      <var loc="i,60,15,60,25" name="event4_sel" dtype_id="7" dir="input" pinIndex="24" vartype="logic" origName="event4_sel"/>
      <var loc="i,61,15,61,25" name="event5_sel" dtype_id="7" dir="input" pinIndex="25" vartype="logic" origName="event5_sel"/>
      <var loc="i,64,14,64,20" name="event0" dtype_id="7" dir="output" pinIndex="26" vartype="logic" origName="event0"/>
      <var loc="i,65,14,65,20" name="event1" dtype_id="7" dir="output" pinIndex="27" vartype="logic" origName="event1"/>
      <var loc="i,66,14,66,20" name="event2" dtype_id="7" dir="output" pinIndex="28" vartype="logic" origName="event2"/>
      <var loc="i,67,14,67,20" name="event3" dtype_id="7" dir="output" pinIndex="29" vartype="logic" origName="event3"/>
      <var loc="i,68,14,68,20" name="event4" dtype_id="7" dir="output" pinIndex="30" vartype="logic" origName="event4"/>
      <var loc="i,69,14,69,20" name="event5" dtype_id="7" dir="output" pinIndex="31" vartype="logic" origName="event5"/>
      <var loc="i,72,32,72,47" name="gpio_status_reg" dtype_id="10" vartype="logic" origName="gpio_status_reg"/>
      <var loc="i,73,7,73,15" name="agc_lock" dtype_id="7" vartype="logic" origName="agc_lock"/>
      <var loc="i,74,7,74,18" name="gain_change" dtype_id="7" vartype="logic" origName="gain_change"/>
      <var loc="i,75,7,75,20" name="rssi_above_th" dtype_id="7" vartype="logic" origName="rssi_above_th"/>
      <var loc="i,76,7,76,18" name="addr2_match" dtype_id="7" vartype="logic" origName="addr2_match"/>
      <always loc="i,83,5,83,11">
        <sentree loc="i,83,12,83,13">
          <senitem loc="i,83,14,83,21" edgeType="POS">
            <varref loc="i,83,22,83,25" name="clk" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="i,83,27,83,32">
          <if loc="i,84,3,84,5">
            <varref loc="i,84,8,84,12" name="rstn" dtype_id="7"/>
            <begin>
              <begin loc="i,86,12,86,17">
                <assigndly loc="i,87,20,87,22" dtype_id="10">
                  <sel loc="i,87,34,87,35" dtype_id="10">
                    <varref loc="i,87,23,87,34" name="gpio_status" dtype_id="3"/>
                    <const loc="i,87,57,87,58" name="3&apos;h0" dtype_id="18"/>
                    <const loc="i,87,53,87,54" name="32&apos;h7" dtype_id="6"/>
                  </sel>
                  <varref loc="i,87,4,87,19" name="gpio_status_reg" dtype_id="10"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="i,84,14,84,19">
                <assigndly loc="i,85,20,85,22" dtype_id="10">
                  <const loc="i,85,23,85,24" name="7&apos;h0" dtype_id="10"/>
                  <varref loc="i,85,4,85,19" name="gpio_status_reg" dtype_id="10"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="i,91,2,91,8">
        <sentree loc="i,91,9,91,10">
          <senitem loc="i,91,12,91,22" edgeType="CHANGED">
            <varref loc="i,91,12,91,22" name="event0_sel" dtype_id="7"/>
          </senitem>
          <senitem loc="i,91,49,91,61" edgeType="CHANGED">
            <varref loc="i,91,49,91,61" name="phy_tx_start" dtype_id="7"/>
          </senitem>
          <senitem loc="i,91,24,91,47" edgeType="CHANGED">
            <varref loc="i,91,24,91,47" name="short_preamble_detected" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="i,92,2,92,7">
          <case loc="i,93,7,93,11">
            <extend loc="i,93,13,93,23" dtype_id="6" width="32" widthminv="1">
              <varref loc="i,93,13,93,23" name="event0_sel" dtype_id="7"/>
            </extend>
            <caseitem loc="i,94,10,94,11">
              <const loc="i,94,9,94,10" name="32&apos;sh0" dtype_id="2"/>
              <begin loc="i,94,12,94,17">
                <assigndly loc="i,94,26,94,28" dtype_id="7">
                  <varref loc="i,94,29,94,52" name="short_preamble_detected" dtype_id="7"/>
                  <varref loc="i,94,19,94,25" name="event0" dtype_id="7"/>
                </assigndly>
              </begin>
            </caseitem>
            <caseitem loc="i,95,4,95,5">
              <const loc="i,95,3,95,4" name="32&apos;sh1" dtype_id="2"/>
              <begin loc="i,95,6,95,11">
                <assigndly loc="i,95,20,95,22" dtype_id="7">
                  <varref loc="i,95,23,95,35" name="phy_tx_start" dtype_id="7"/>
                  <varref loc="i,95,13,95,19" name="event0" dtype_id="7"/>
                </assigndly>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
      <always loc="i,99,2,99,8">
        <sentree loc="i,99,9,99,10">
          <senitem loc="i,99,12,99,22" edgeType="CHANGED">
            <varref loc="i,99,12,99,22" name="event1_sel" dtype_id="7"/>
          </senitem>
          <senitem loc="i,99,24,99,46" edgeType="CHANGED">
            <varref loc="i,99,24,99,46" name="long_preamble_detected" dtype_id="7"/>
          </senitem>
          <senitem loc="i,99,48,99,59" edgeType="CHANGED">
            <varref loc="i,99,48,99,59" name="phy_tx_done" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="i,100,2,100,7">
          <case loc="i,101,7,101,11">
            <extend loc="i,101,13,101,23" dtype_id="6" width="32" widthminv="1">
              <varref loc="i,101,13,101,23" name="event1_sel" dtype_id="7"/>
            </extend>
            <caseitem loc="i,102,10,102,11">
              <const loc="i,102,9,102,10" name="32&apos;sh0" dtype_id="2"/>
              <begin loc="i,102,12,102,17">
                <assigndly loc="i,102,26,102,28" dtype_id="7">
                  <varref loc="i,102,29,102,51" name="long_preamble_detected" dtype_id="7"/>
                  <varref loc="i,102,19,102,25" name="event1" dtype_id="7"/>
                </assigndly>
              </begin>
            </caseitem>
            <caseitem loc="i,103,4,103,5">
              <const loc="i,103,3,103,4" name="32&apos;sh1" dtype_id="2"/>
              <begin loc="i,103,6,103,11">
                <assigndly loc="i,103,20,103,22" dtype_id="7">
                  <varref loc="i,103,23,103,34" name="phy_tx_done" dtype_id="7"/>
                  <varref loc="i,103,13,103,19" name="event1" dtype_id="7"/>
                </assigndly>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
      <always loc="i,107,2,107,8">
        <sentree loc="i,107,9,107,10">
          <senitem loc="i,107,12,107,22" edgeType="CHANGED">
            <varref loc="i,107,12,107,22" name="event2_sel" dtype_id="7"/>
          </senitem>
          <senitem loc="i,107,24,107,47" edgeType="CHANGED">
            <varref loc="i,107,24,107,47" name="pkt_header_valid_strobe" dtype_id="7"/>
          </senitem>
          <senitem loc="i,107,49,107,62" edgeType="CHANGED">
            <varref loc="i,107,49,107,62" name="rssi_above_th" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="i,108,2,108,7">
          <case loc="i,109,7,109,11">
            <extend loc="i,109,13,109,23" dtype_id="6" width="32" widthminv="1">
              <varref loc="i,109,13,109,23" name="event2_sel" dtype_id="7"/>
            </extend>
            <caseitem loc="i,110,10,110,11">
              <const loc="i,110,9,110,10" name="32&apos;sh0" dtype_id="2"/>
              <begin loc="i,110,12,110,17">
                <assigndly loc="i,110,26,110,28" dtype_id="7">
                  <varref loc="i,110,29,110,52" name="pkt_header_valid_strobe" dtype_id="7"/>
                  <varref loc="i,110,19,110,25" name="event2" dtype_id="7"/>
                </assigndly>
              </begin>
            </caseitem>
            <caseitem loc="i,111,4,111,5">
              <const loc="i,111,3,111,4" name="32&apos;sh1" dtype_id="2"/>
              <begin loc="i,111,6,111,11">
                <assigndly loc="i,111,20,111,22" dtype_id="7">
                  <varref loc="i,111,23,111,36" name="rssi_above_th" dtype_id="7"/>
                  <varref loc="i,111,13,111,19" name="event2" dtype_id="7"/>
                </assigndly>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
      <always loc="i,115,2,115,8">
        <sentree loc="i,115,9,115,10">
          <senitem loc="i,115,12,115,22" edgeType="CHANGED">
            <varref loc="i,115,12,115,22" name="event3_sel" dtype_id="7"/>
          </senitem>
          <senitem loc="i,115,67,115,78" edgeType="CHANGED">
            <varref loc="i,115,67,115,78" name="gain_change" dtype_id="7"/>
          </senitem>
          <senitem loc="i,115,49,115,65" edgeType="CHANGED">
            <varref loc="i,115,49,115,65" name="pkt_header_valid" dtype_id="7"/>
          </senitem>
          <senitem loc="i,115,24,115,47" edgeType="CHANGED">
            <varref loc="i,115,24,115,47" name="pkt_header_valid_strobe" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="i,116,2,116,7">
          <case loc="i,117,7,117,11">
            <extend loc="i,117,13,117,23" dtype_id="6" width="32" widthminv="1">
              <varref loc="i,117,13,117,23" name="event3_sel" dtype_id="7"/>
            </extend>
            <caseitem loc="i,118,10,118,11">
              <const loc="i,118,9,118,10" name="32&apos;sh0" dtype_id="2"/>
              <begin loc="i,118,12,118,17">
                <assigndly loc="i,118,26,118,28" dtype_id="7">
                  <and loc="i,118,53,118,54" dtype_id="7">
                    <varref loc="i,118,30,118,53" name="pkt_header_valid_strobe" dtype_id="7"/>
                    <varref loc="i,118,54,118,70" name="pkt_header_valid" dtype_id="7"/>
                  </and>
                  <varref loc="i,118,19,118,25" name="event3" dtype_id="7"/>
                </assigndly>
              </begin>
            </caseitem>
            <caseitem loc="i,119,4,119,5">
              <const loc="i,119,3,119,4" name="32&apos;sh1" dtype_id="2"/>
              <begin loc="i,119,6,119,11">
                <assigndly loc="i,119,20,119,22" dtype_id="7">
                  <varref loc="i,119,23,119,34" name="gain_change" dtype_id="7"/>
                  <varref loc="i,119,13,119,19" name="event3" dtype_id="7"/>
                </assigndly>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
      <always loc="i,123,2,123,8">
        <sentree loc="i,123,9,123,10">
          <senitem loc="i,123,39,123,50" edgeType="CHANGED">
            <varref loc="i,123,39,123,50" name="addr2_match" dtype_id="7"/>
          </senitem>
          <senitem loc="i,123,73,123,81" edgeType="CHANGED">
            <varref loc="i,123,73,123,81" name="agc_lock" dtype_id="7"/>
          </senitem>
          <senitem loc="i,123,12,123,22" edgeType="CHANGED">
            <varref loc="i,123,12,123,22" name="event4_sel" dtype_id="7"/>
          </senitem>
          <senitem loc="i,123,24,123,37" edgeType="CHANGED">
            <varref loc="i,123,24,123,37" name="fcs_in_strobe" dtype_id="7"/>
          </senitem>
          <senitem loc="i,123,64,123,71" edgeType="CHANGED">
            <varref loc="i,123,64,123,71" name="is_data" dtype_id="7"/>
          </senitem>
          <senitem loc="i,123,52,123,62" edgeType="CHANGED">
            <varref loc="i,123,52,123,62" name="pkt_for_me" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="i,124,2,124,7">
          <case loc="i,125,7,125,11">
            <extend loc="i,125,13,125,23" dtype_id="6" width="32" widthminv="1">
              <varref loc="i,125,13,125,23" name="event4_sel" dtype_id="7"/>
            </extend>
            <caseitem loc="i,126,10,126,11">
              <const loc="i,126,9,126,10" name="32&apos;sh0" dtype_id="2"/>
              <begin loc="i,126,12,126,17">
                <assigndly loc="i,126,26,126,28" dtype_id="7">
                  <and loc="i,126,70,126,71" dtype_id="7">
                    <and loc="i,126,58,126,59" dtype_id="7">
                      <and loc="i,126,45,126,46" dtype_id="7">
                        <varref loc="i,126,32,126,45" name="fcs_in_strobe" dtype_id="7"/>
                        <varref loc="i,126,46,126,57" name="addr2_match" dtype_id="7"/>
                      </and>
                      <varref loc="i,126,59,126,69" name="pkt_for_me" dtype_id="7"/>
                    </and>
                    <varref loc="i,126,71,126,78" name="is_data" dtype_id="7"/>
                  </and>
                  <varref loc="i,126,19,126,25" name="event4" dtype_id="7"/>
                </assigndly>
              </begin>
            </caseitem>
            <caseitem loc="i,127,4,127,5">
              <const loc="i,127,3,127,4" name="32&apos;sh1" dtype_id="2"/>
              <begin loc="i,127,6,127,11">
                <assigndly loc="i,127,20,127,22" dtype_id="7">
                  <varref loc="i,127,23,127,31" name="agc_lock" dtype_id="7"/>
                  <varref loc="i,127,13,127,19" name="event4" dtype_id="7"/>
                </assigndly>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
      <always loc="i,131,2,131,8">
        <sentree loc="i,131,9,131,10">
          <senitem loc="i,131,47,131,58" edgeType="CHANGED">
            <varref loc="i,131,47,131,58" name="addr2_match" dtype_id="7"/>
          </senitem>
          <senitem loc="i,131,12,131,22" edgeType="CHANGED">
            <varref loc="i,131,12,131,22" name="event5_sel" dtype_id="7"/>
          </senitem>
          <senitem loc="i,131,24,131,37" edgeType="CHANGED">
            <varref loc="i,131,24,131,37" name="fcs_in_strobe" dtype_id="7"/>
          </senitem>
          <senitem loc="i,131,39,131,45" edgeType="CHANGED">
            <varref loc="i,131,39,131,45" name="fcs_ok" dtype_id="7"/>
          </senitem>
          <senitem loc="i,131,72,131,79" edgeType="CHANGED">
            <varref loc="i,131,72,131,79" name="is_data" dtype_id="7"/>
          </senitem>
          <senitem loc="i,131,60,131,70" edgeType="CHANGED">
            <varref loc="i,131,60,131,70" name="pkt_for_me" dtype_id="7"/>
          </senitem>
          <senitem loc="i,131,81,131,96" edgeType="CHANGED">
            <varref loc="i,131,81,131,96" name="tx_pkt_need_ack" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="i,132,2,132,7">
          <case loc="i,133,7,133,11">
            <extend loc="i,133,13,133,23" dtype_id="6" width="32" widthminv="1">
              <varref loc="i,133,13,133,23" name="event5_sel" dtype_id="7"/>
            </extend>
            <caseitem loc="i,134,10,134,11">
              <const loc="i,134,9,134,10" name="32&apos;sh0" dtype_id="2"/>
              <begin loc="i,134,12,134,17">
                <assigndly loc="i,134,26,134,28" dtype_id="7">
                  <and loc="i,134,79,134,80" dtype_id="7">
                    <and loc="i,134,67,134,68" dtype_id="7">
                      <and loc="i,134,54,134,55" dtype_id="7">
                        <and loc="i,134,46,134,47" dtype_id="7">
                          <varref loc="i,134,33,134,46" name="fcs_in_strobe" dtype_id="7"/>
                          <varref loc="i,134,47,134,53" name="fcs_ok" dtype_id="7"/>
                        </and>
                        <varref loc="i,134,55,134,66" name="addr2_match" dtype_id="7"/>
                      </and>
                      <varref loc="i,134,68,134,78" name="pkt_for_me" dtype_id="7"/>
                    </and>
                    <varref loc="i,134,80,134,87" name="is_data" dtype_id="7"/>
                  </and>
                  <varref loc="i,134,19,134,25" name="event5" dtype_id="7"/>
                </assigndly>
              </begin>
            </caseitem>
            <caseitem loc="i,135,4,135,5">
              <const loc="i,135,3,135,4" name="32&apos;sh1" dtype_id="2"/>
              <begin loc="i,135,6,135,11">
                <assigndly loc="i,135,20,135,22" dtype_id="7">
                  <varref loc="i,135,23,135,38" name="tx_pkt_need_ack" dtype_id="7"/>
                  <varref loc="i,135,13,135,19" name="event5" dtype_id="7"/>
                </assigndly>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
      <contassign loc="i,80,23,80,24" dtype_id="7">
        <gts loc="i,80,38,80,39" dtype_id="7">
          <varref loc="i,35,54,35,66" name="rssi_half_db" dtype_id="4"/>
          <varref loc="i,33,48,33,63" name="rssi_half_db_th" dtype_id="4"/>
        </gts>
        <varref loc="i,75,7,75,20" name="rssi_above_th" dtype_id="7"/>
      </contassign>
      <contassign loc="i,79,21,79,22" dtype_id="7">
        <neq loc="i,79,61,79,63" dtype_id="7">
          <sel loc="i,79,35,79,36" dtype_id="10">
            <varref loc="i,34,43,34,54" name="gpio_status" dtype_id="3"/>
            <const loc="i,79,35,79,36" name="32&apos;h0" dtype_id="6"/>
            <const loc="i,79,35,79,36" name="32&apos;h7" dtype_id="6"/>
          </sel>
          <varref loc="i,72,32,72,47" name="gpio_status_reg" dtype_id="10"/>
        </neq>
        <varref loc="i,74,7,74,18" name="gain_change" dtype_id="7"/>
      </contassign>
      <contassign loc="i,78,18,78,19" dtype_id="7">
        <sel loc="i,78,31,78,32" dtype_id="7">
          <varref loc="i,34,43,34,54" name="gpio_status" dtype_id="3"/>
          <const loc="i,78,31,78,32" name="32&apos;h7" dtype_id="6"/>
          <const loc="i,78,31,78,32" name="32&apos;h1" dtype_id="6"/>
        </sel>
        <varref loc="i,73,7,73,15" name="agc_lock" dtype_id="7"/>
      </contassign>
      <contassign loc="i,81,21,81,22" dtype_id="7">
        <eq loc="i,81,78,81,80" dtype_id="7">
          <concat loc="i,81,63,81,64" dtype_id="6">
            <sel loc="i,81,30,81,31" dtype_id="3">
              <varref loc="i,44,21,44,26" name="addr2" dtype_id="9"/>
              <const loc="i,81,30,81,31" name="32&apos;h10" dtype_id="6"/>
              <const loc="i,81,30,81,31" name="32&apos;h8" dtype_id="6"/>
            </sel>
            <concat loc="i,81,50,81,51" dtype_id="19">
              <sel loc="i,81,43,81,44" dtype_id="3">
                <varref loc="i,44,21,44,26" name="addr2" dtype_id="9"/>
                <const loc="i,81,43,81,44" name="32&apos;h18" dtype_id="6"/>
                <const loc="i,81,43,81,44" name="32&apos;h8" dtype_id="6"/>
              </sel>
              <concat loc="i,81,37,81,38" dtype_id="8">
                <sel loc="i,81,56,81,57" dtype_id="3">
                  <varref loc="i,44,21,44,26" name="addr2" dtype_id="9"/>
                  <const loc="i,81,56,81,57" name="32&apos;h20" dtype_id="6"/>
                  <const loc="i,81,56,81,57" name="32&apos;h8" dtype_id="6"/>
                </sel>
                <sel loc="i,81,69,81,70" dtype_id="3">
                  <varref loc="i,44,21,44,26" name="addr2" dtype_id="9"/>
                  <const loc="i,81,69,81,70" name="32&apos;h28" dtype_id="6"/>
                  <const loc="i,81,69,81,70" name="32&apos;h8" dtype_id="6"/>
                </sel>
              </concat>
            </concat>
          </concat>
          <varref loc="i,43,41,43,53" name="addr2_target" dtype_id="6"/>
        </eq>
        <varref loc="i,76,7,76,18" name="addr2_match" dtype_id="7"/>
      </contassign>
    </module>
    <module loc="j,14,9,14,24" name="side_ch_counter" origName="side_ch_counter">
      <var loc="j,25,21,25,34" name="COUNTER_WIDTH" dtype_id="1" vartype="integer" origName="COUNTER_WIDTH" param="true">
        <const loc="j,25,37,25,39" name="32&apos;sh10" dtype_id="2"/>
      </var>
      <var loc="j,28,20,28,23" name="clk" dtype_id="7" dir="input" pinIndex="1" vartype="logic" origName="clk"/>
      <var loc="j,32,15,32,34" name="slv_reg_wren_signal" dtype_id="7" dir="input" pinIndex="2" vartype="logic" origName="slv_reg_wren_signal"/>
      <var loc="j,33,21,33,36" name="axi_awaddr_core" dtype_id="14" dir="input" pinIndex="3" vartype="logic" origName="axi_awaddr_core"/>
      <var loc="j,36,14,36,20" name="event0" dtype_id="7" dir="input" pinIndex="4" vartype="logic" origName="event0"/>
      <var loc="j,37,14,37,20" name="event1" dtype_id="7" dir="input" pinIndex="5" vartype="logic" origName="event1"/>
      <var loc="j,38,14,38,20" name="event2" dtype_id="7" dir="input" pinIndex="6" vartype="logic" origName="event2"/>
      <var loc="j,39,14,39,20" name="event3" dtype_id="7" dir="input" pinIndex="7" vartype="logic" origName="event3"/>
      <var loc="j,40,14,40,20" name="event4" dtype_id="7" dir="input" pinIndex="8" vartype="logic" origName="event4"/>
      <var loc="j,41,14,41,20" name="event5" dtype_id="7" dir="input" pinIndex="9" vartype="logic" origName="event5"/>
      <var loc="j,43,36,43,44" name="counter0" dtype_id="8" dir="output" pinIndex="10" vartype="logic" origName="counter0"/>
      <var loc="j,44,36,44,44" name="counter1" dtype_id="8" dir="output" pinIndex="11" vartype="logic" origName="counter1"/>
      <var loc="j,45,36,45,44" name="counter2" dtype_id="8" dir="output" pinIndex="12" vartype="logic" origName="counter2"/>
      <var loc="j,46,36,46,44" name="counter3" dtype_id="8" dir="output" pinIndex="13" vartype="logic" origName="counter3"/>
      <var loc="j,47,36,47,44" name="counter4" dtype_id="8" dir="output" pinIndex="14" vartype="logic" origName="counter4"/>
      <var loc="j,48,36,48,44" name="counter5" dtype_id="8" dir="output" pinIndex="15" vartype="logic" origName="counter5"/>
      <var loc="j,51,6,51,16" name="event0_reg" dtype_id="7" vartype="logic" origName="event0_reg"/>
      <var loc="j,52,6,52,16" name="event1_reg" dtype_id="7" vartype="logic" origName="event1_reg"/>
      <var loc="j,53,6,53,16" name="event2_reg" dtype_id="7" vartype="logic" origName="event2_reg"/>
      <var loc="j,54,6,54,16" name="event3_reg" dtype_id="7" vartype="logic" origName="event3_reg"/>
      <var loc="j,55,6,55,16" name="event4_reg" dtype_id="7" vartype="logic" origName="event4_reg"/>
      <var loc="j,56,6,56,16" name="event5_reg" dtype_id="7" vartype="logic" origName="event5_reg"/>
      <var loc="j,58,7,58,19" name="counter0_rst" dtype_id="7" vartype="logic" origName="counter0_rst"/>
      <var loc="j,59,7,59,19" name="counter1_rst" dtype_id="7" vartype="logic" origName="counter1_rst"/>
      <var loc="j,60,7,60,19" name="counter2_rst" dtype_id="7" vartype="logic" origName="counter2_rst"/>
      <var loc="j,61,7,61,19" name="counter3_rst" dtype_id="7" vartype="logic" origName="counter3_rst"/>
      <var loc="j,62,7,62,19" name="counter4_rst" dtype_id="7" vartype="logic" origName="counter4_rst"/>
      <var loc="j,63,7,63,19" name="counter5_rst" dtype_id="7" vartype="logic" origName="counter5_rst"/>
      <always loc="j,72,5,72,11">
        <sentree loc="j,72,12,72,13">
          <senitem loc="j,72,14,72,21" edgeType="POS">
            <varref loc="j,72,22,72,25" name="clk" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="j,72,27,72,32">
          <if loc="j,73,3,73,5">
            <varref loc="j,73,7,73,19" name="counter0_rst" dtype_id="7"/>
            <begin>
              <begin loc="j,73,21,73,26">
                <assigndly loc="j,74,13,74,15" dtype_id="8">
                  <const loc="j,74,16,74,17" name="16&apos;h0" dtype_id="8"/>
                  <varref loc="j,74,4,74,12" name="counter0" dtype_id="8"/>
                </assigndly>
                <assigndly loc="j,75,15,75,17" dtype_id="7">
                  <const loc="j,75,18,75,19" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="j,75,4,75,14" name="event0_reg" dtype_id="7"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="j,76,12,76,17">
                <assigndly loc="j,77,15,77,17" dtype_id="7">
                  <varref loc="j,77,18,77,24" name="event0" dtype_id="7"/>
                  <varref loc="j,77,4,77,14" name="event0_reg" dtype_id="7"/>
                </assigndly>
                <if loc="j,78,4,78,6">
                  <and loc="j,78,18,78,20" dtype_id="7">
                    <varref loc="j,78,8,78,14" name="event0" dtype_id="7"/>
                    <not loc="j,78,31,78,33" dtype_id="7">
                      <varref loc="j,78,21,78,31" name="event0_reg" dtype_id="7"/>
                    </not>
                  </and>
                  <begin>
                    <begin loc="j,78,36,78,41">
                      <assigndly loc="j,79,14,79,16" dtype_id="8">
                        <add loc="j,79,26,79,27" dtype_id="8">
                          <const loc="j,79,26,79,27" name="16&apos;h1" dtype_id="8"/>
                          <varref loc="j,79,17,79,25" name="counter0" dtype_id="8"/>
                        </add>
                        <varref loc="j,79,5,79,13" name="counter0" dtype_id="8"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="j,83,5,83,11">
        <sentree loc="j,83,12,83,13">
          <senitem loc="j,83,14,83,21" edgeType="POS">
            <varref loc="j,83,22,83,25" name="clk" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="j,83,27,83,32">
          <if loc="j,84,3,84,5">
            <varref loc="j,84,7,84,19" name="counter1_rst" dtype_id="7"/>
            <begin>
              <begin loc="j,84,21,84,26">
                <assigndly loc="j,85,13,85,15" dtype_id="8">
                  <const loc="j,85,16,85,17" name="16&apos;h0" dtype_id="8"/>
                  <varref loc="j,85,4,85,12" name="counter1" dtype_id="8"/>
                </assigndly>
                <assigndly loc="j,86,15,86,17" dtype_id="7">
                  <const loc="j,86,18,86,19" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="j,86,4,86,14" name="event1_reg" dtype_id="7"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="j,87,12,87,17">
                <assigndly loc="j,88,15,88,17" dtype_id="7">
                  <varref loc="j,88,18,88,24" name="event1" dtype_id="7"/>
                  <varref loc="j,88,4,88,14" name="event1_reg" dtype_id="7"/>
                </assigndly>
                <if loc="j,89,4,89,6">
                  <and loc="j,89,18,89,20" dtype_id="7">
                    <varref loc="j,89,8,89,14" name="event1" dtype_id="7"/>
                    <not loc="j,89,31,89,33" dtype_id="7">
                      <varref loc="j,89,21,89,31" name="event1_reg" dtype_id="7"/>
                    </not>
                  </and>
                  <begin>
                    <begin loc="j,89,36,89,41">
                      <assigndly loc="j,90,14,90,16" dtype_id="8">
                        <add loc="j,90,26,90,27" dtype_id="8">
                          <const loc="j,90,26,90,27" name="16&apos;h1" dtype_id="8"/>
                          <varref loc="j,90,17,90,25" name="counter1" dtype_id="8"/>
                        </add>
                        <varref loc="j,90,5,90,13" name="counter1" dtype_id="8"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="j,94,5,94,11">
        <sentree loc="j,94,12,94,13">
          <senitem loc="j,94,14,94,21" edgeType="POS">
            <varref loc="j,94,22,94,25" name="clk" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="j,94,27,94,32">
          <if loc="j,95,3,95,5">
            <varref loc="j,95,7,95,19" name="counter2_rst" dtype_id="7"/>
            <begin>
              <begin loc="j,95,21,95,26">
                <assigndly loc="j,96,13,96,15" dtype_id="8">
                  <const loc="j,96,16,96,17" name="16&apos;h0" dtype_id="8"/>
                  <varref loc="j,96,4,96,12" name="counter2" dtype_id="8"/>
                </assigndly>
                <assigndly loc="j,97,15,97,17" dtype_id="7">
                  <const loc="j,97,18,97,19" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="j,97,4,97,14" name="event2_reg" dtype_id="7"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="j,98,12,98,17">
                <assigndly loc="j,99,15,99,17" dtype_id="7">
                  <varref loc="j,99,18,99,24" name="event2" dtype_id="7"/>
                  <varref loc="j,99,4,99,14" name="event2_reg" dtype_id="7"/>
                </assigndly>
                <if loc="j,100,4,100,6">
                  <and loc="j,100,18,100,20" dtype_id="7">
                    <varref loc="j,100,8,100,14" name="event2" dtype_id="7"/>
                    <not loc="j,100,31,100,33" dtype_id="7">
                      <varref loc="j,100,21,100,31" name="event2_reg" dtype_id="7"/>
                    </not>
                  </and>
                  <begin>
                    <begin loc="j,100,36,100,41">
                      <assigndly loc="j,101,14,101,16" dtype_id="8">
                        <add loc="j,101,26,101,27" dtype_id="8">
                          <const loc="j,101,26,101,27" name="16&apos;h1" dtype_id="8"/>
                          <varref loc="j,101,17,101,25" name="counter2" dtype_id="8"/>
                        </add>
                        <varref loc="j,101,5,101,13" name="counter2" dtype_id="8"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="j,105,5,105,11">
        <sentree loc="j,105,12,105,13">
          <senitem loc="j,105,14,105,21" edgeType="POS">
            <varref loc="j,105,22,105,25" name="clk" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="j,105,27,105,32">
          <if loc="j,106,3,106,5">
            <varref loc="j,106,7,106,19" name="counter3_rst" dtype_id="7"/>
            <begin>
              <begin loc="j,106,21,106,26">
                <assigndly loc="j,107,13,107,15" dtype_id="8">
                  <const loc="j,107,16,107,17" name="16&apos;h0" dtype_id="8"/>
                  <varref loc="j,107,4,107,12" name="counter3" dtype_id="8"/>
                </assigndly>
                <assigndly loc="j,108,15,108,17" dtype_id="7">
                  <const loc="j,108,18,108,19" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="j,108,4,108,14" name="event3_reg" dtype_id="7"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="j,109,12,109,17">
                <assigndly loc="j,110,15,110,17" dtype_id="7">
                  <varref loc="j,110,18,110,24" name="event3" dtype_id="7"/>
                  <varref loc="j,110,4,110,14" name="event3_reg" dtype_id="7"/>
                </assigndly>
                <if loc="j,111,4,111,6">
                  <and loc="j,111,18,111,20" dtype_id="7">
                    <varref loc="j,111,8,111,14" name="event3" dtype_id="7"/>
                    <not loc="j,111,31,111,33" dtype_id="7">
                      <varref loc="j,111,21,111,31" name="event3_reg" dtype_id="7"/>
                    </not>
                  </and>
                  <begin>
                    <begin loc="j,111,36,111,41">
                      <assigndly loc="j,112,14,112,16" dtype_id="8">
                        <add loc="j,112,26,112,27" dtype_id="8">
                          <const loc="j,112,26,112,27" name="16&apos;h1" dtype_id="8"/>
                          <varref loc="j,112,17,112,25" name="counter3" dtype_id="8"/>
                        </add>
                        <varref loc="j,112,5,112,13" name="counter3" dtype_id="8"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="j,116,5,116,11">
        <sentree loc="j,116,12,116,13">
          <senitem loc="j,116,14,116,21" edgeType="POS">
            <varref loc="j,116,22,116,25" name="clk" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="j,116,27,116,32">
          <if loc="j,117,3,117,5">
            <varref loc="j,117,7,117,19" name="counter4_rst" dtype_id="7"/>
            <begin>
              <begin loc="j,117,21,117,26">
                <assigndly loc="j,118,13,118,15" dtype_id="8">
                  <const loc="j,118,16,118,17" name="16&apos;h0" dtype_id="8"/>
                  <varref loc="j,118,4,118,12" name="counter4" dtype_id="8"/>
                </assigndly>
                <assigndly loc="j,119,15,119,17" dtype_id="7">
                  <const loc="j,119,18,119,19" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="j,119,4,119,14" name="event4_reg" dtype_id="7"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="j,120,12,120,17">
                <assigndly loc="j,121,15,121,17" dtype_id="7">
                  <varref loc="j,121,18,121,24" name="event4" dtype_id="7"/>
                  <varref loc="j,121,4,121,14" name="event4_reg" dtype_id="7"/>
                </assigndly>
                <if loc="j,122,4,122,6">
                  <and loc="j,122,18,122,20" dtype_id="7">
                    <varref loc="j,122,8,122,14" name="event4" dtype_id="7"/>
                    <not loc="j,122,31,122,33" dtype_id="7">
                      <varref loc="j,122,21,122,31" name="event4_reg" dtype_id="7"/>
                    </not>
                  </and>
                  <begin>
                    <begin loc="j,122,36,122,41">
                      <assigndly loc="j,123,14,123,16" dtype_id="8">
                        <add loc="j,123,26,123,27" dtype_id="8">
                          <const loc="j,123,26,123,27" name="16&apos;h1" dtype_id="8"/>
                          <varref loc="j,123,17,123,25" name="counter4" dtype_id="8"/>
                        </add>
                        <varref loc="j,123,5,123,13" name="counter4" dtype_id="8"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="j,127,5,127,11">
        <sentree loc="j,127,12,127,13">
          <senitem loc="j,127,14,127,21" edgeType="POS">
            <varref loc="j,127,22,127,25" name="clk" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="j,127,27,127,32">
          <if loc="j,128,3,128,5">
            <varref loc="j,128,7,128,19" name="counter5_rst" dtype_id="7"/>
            <begin>
              <begin loc="j,128,21,128,26">
                <assigndly loc="j,129,13,129,15" dtype_id="8">
                  <const loc="j,129,16,129,17" name="16&apos;h0" dtype_id="8"/>
                  <varref loc="j,129,4,129,12" name="counter5" dtype_id="8"/>
                </assigndly>
                <assigndly loc="j,130,15,130,17" dtype_id="7">
                  <const loc="j,130,18,130,19" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="j,130,4,130,14" name="event5_reg" dtype_id="7"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="j,131,12,131,17">
                <assigndly loc="j,132,15,132,17" dtype_id="7">
                  <varref loc="j,132,18,132,24" name="event5" dtype_id="7"/>
                  <varref loc="j,132,4,132,14" name="event5_reg" dtype_id="7"/>
                </assigndly>
                <if loc="j,133,4,133,6">
                  <and loc="j,133,18,133,20" dtype_id="7">
                    <varref loc="j,133,8,133,14" name="event5" dtype_id="7"/>
                    <not loc="j,133,31,133,33" dtype_id="7">
                      <varref loc="j,133,21,133,31" name="event5_reg" dtype_id="7"/>
                    </not>
                  </and>
                  <begin>
                    <begin loc="j,133,36,133,41">
                      <assigndly loc="j,134,14,134,16" dtype_id="8">
                        <add loc="j,134,26,134,27" dtype_id="8">
                          <const loc="j,134,26,134,27" name="16&apos;h1" dtype_id="8"/>
                          <varref loc="j,134,17,134,25" name="counter5" dtype_id="8"/>
                        </add>
                        <varref loc="j,134,5,134,13" name="counter5" dtype_id="8"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="j,65,22,65,23" dtype_id="7">
        <and loc="j,65,48,65,50" dtype_id="7">
          <varref loc="j,32,15,32,34" name="slv_reg_wren_signal" dtype_id="7"/>
          <eq loc="j,65,66,65,68" dtype_id="7">
            <const loc="j,65,68,65,70" name="5&apos;h1a" dtype_id="14"/>
            <varref loc="j,33,21,33,36" name="axi_awaddr_core" dtype_id="14"/>
          </eq>
        </and>
        <varref loc="j,58,7,58,19" name="counter0_rst" dtype_id="7"/>
      </contassign>
      <contassign loc="j,66,22,66,23" dtype_id="7">
        <and loc="j,66,48,66,50" dtype_id="7">
          <varref loc="j,32,15,32,34" name="slv_reg_wren_signal" dtype_id="7"/>
          <eq loc="j,66,66,66,68" dtype_id="7">
            <const loc="j,66,68,66,70" name="5&apos;h1b" dtype_id="14"/>
            <varref loc="j,33,21,33,36" name="axi_awaddr_core" dtype_id="14"/>
          </eq>
        </and>
        <varref loc="j,59,7,59,19" name="counter1_rst" dtype_id="7"/>
      </contassign>
      <contassign loc="j,67,22,67,23" dtype_id="7">
        <and loc="j,67,48,67,50" dtype_id="7">
          <varref loc="j,32,15,32,34" name="slv_reg_wren_signal" dtype_id="7"/>
          <eq loc="j,67,66,67,68" dtype_id="7">
            <const loc="j,67,68,67,70" name="5&apos;h1c" dtype_id="14"/>
            <varref loc="j,33,21,33,36" name="axi_awaddr_core" dtype_id="14"/>
          </eq>
        </and>
        <varref loc="j,60,7,60,19" name="counter2_rst" dtype_id="7"/>
      </contassign>
      <contassign loc="j,68,22,68,23" dtype_id="7">
        <and loc="j,68,48,68,50" dtype_id="7">
          <varref loc="j,32,15,32,34" name="slv_reg_wren_signal" dtype_id="7"/>
          <eq loc="j,68,66,68,68" dtype_id="7">
            <const loc="j,68,68,68,70" name="5&apos;h1d" dtype_id="14"/>
            <varref loc="j,33,21,33,36" name="axi_awaddr_core" dtype_id="14"/>
          </eq>
        </and>
        <varref loc="j,61,7,61,19" name="counter3_rst" dtype_id="7"/>
      </contassign>
      <contassign loc="j,69,22,69,23" dtype_id="7">
        <and loc="j,69,48,69,50" dtype_id="7">
          <varref loc="j,32,15,32,34" name="slv_reg_wren_signal" dtype_id="7"/>
          <eq loc="j,69,66,69,68" dtype_id="7">
            <const loc="j,69,68,69,70" name="5&apos;h1e" dtype_id="14"/>
            <varref loc="j,33,21,33,36" name="axi_awaddr_core" dtype_id="14"/>
          </eq>
        </and>
        <varref loc="j,62,7,62,19" name="counter4_rst" dtype_id="7"/>
      </contassign>
      <contassign loc="j,70,22,70,23" dtype_id="7">
        <and loc="j,70,48,70,50" dtype_id="7">
          <varref loc="j,32,15,32,34" name="slv_reg_wren_signal" dtype_id="7"/>
          <eq loc="j,70,66,70,68" dtype_id="7">
            <const loc="j,70,68,70,70" name="5&apos;h1f" dtype_id="14"/>
            <varref loc="j,33,21,33,36" name="axi_awaddr_core" dtype_id="14"/>
          </eq>
        </and>
        <varref loc="j,63,7,63,19" name="counter5_rst" dtype_id="7"/>
      </contassign>
    </module>
    <module loc="m,6,9,6,22" name="side_ch_s_axi" origName="side_ch_s_axi">
      <var loc="m,14,21,14,39" name="C_S_AXI_DATA_WIDTH" dtype_id="1" vartype="integer" origName="C_S_AXI_DATA_WIDTH" param="true">
        <const loc="m,14,42,14,44" name="32&apos;sh20" dtype_id="2"/>
      </var>
      <var loc="m,16,21,16,39" name="C_S_AXI_ADDR_WIDTH" dtype_id="1" vartype="integer" origName="C_S_AXI_ADDR_WIDTH" param="true">
        <const loc="m,16,42,16,43" name="32&apos;sh7" dtype_id="2"/>
      </var>
      <var loc="m,19,15,19,34" name="slv_reg_wren_signal" dtype_id="7" dir="output" pinIndex="1" vartype="logic" origName="slv_reg_wren_signal"/>
      <var loc="m,20,21,20,36" name="axi_awaddr_core" dtype_id="14" dir="output" pinIndex="2" vartype="logic" origName="axi_awaddr_core"/>
      <var loc="m,22,46,22,54" name="SLV_REG0" dtype_id="6" dir="output" pinIndex="3" vartype="logic" origName="SLV_REG0"/>
      <var loc="m,23,46,23,54" name="SLV_REG1" dtype_id="6" dir="output" pinIndex="4" vartype="logic" origName="SLV_REG1"/>
      <var loc="m,24,46,24,54" name="SLV_REG2" dtype_id="6" dir="output" pinIndex="5" vartype="logic" origName="SLV_REG2"/>
      <var loc="m,25,46,25,54" name="SLV_REG3" dtype_id="6" dir="output" pinIndex="6" vartype="logic" origName="SLV_REG3"/>
      <var loc="m,26,46,26,54" name="SLV_REG4" dtype_id="6" dir="output" pinIndex="7" vartype="logic" origName="SLV_REG4"/>
      <var loc="m,27,46,27,54" name="SLV_REG5" dtype_id="6" dir="output" pinIndex="8" vartype="logic" origName="SLV_REG5"/>
      <var loc="m,28,46,28,54" name="SLV_REG6" dtype_id="6" dir="output" pinIndex="9" vartype="logic" origName="SLV_REG6"/>
      <var loc="m,29,46,29,54" name="SLV_REG7" dtype_id="6" dir="output" pinIndex="10" vartype="logic" origName="SLV_REG7"/>
      <var loc="m,30,46,30,54" name="SLV_REG8" dtype_id="6" dir="output" pinIndex="11" vartype="logic" origName="SLV_REG8"/>
      <var loc="m,31,46,31,54" name="SLV_REG9" dtype_id="6" dir="output" pinIndex="12" vartype="logic" origName="SLV_REG9"/>
      <var loc="m,32,46,32,55" name="SLV_REG10" dtype_id="6" dir="output" pinIndex="13" vartype="logic" origName="SLV_REG10"/>
      <var loc="m,33,46,33,55" name="SLV_REG11" dtype_id="6" dir="output" pinIndex="14" vartype="logic" origName="SLV_REG11"/>
      <var loc="m,34,46,34,55" name="SLV_REG12" dtype_id="6" dir="output" pinIndex="15" vartype="logic" origName="SLV_REG12"/>
      <var loc="m,41,46,41,55" name="SLV_REG19" dtype_id="6" dir="output" pinIndex="16" vartype="logic" origName="SLV_REG19"/>
      <var loc="m,42,46,42,55" name="SLV_REG20" dtype_id="6" dir="input" pinIndex="17" vartype="logic" origName="SLV_REG20"/>
      <var loc="m,43,46,43,55" name="SLV_REG21" dtype_id="6" dir="input" pinIndex="18" vartype="logic" origName="SLV_REG21"/>
      <var loc="m,44,46,44,55" name="SLV_REG22" dtype_id="6" dir="input" pinIndex="19" vartype="logic" origName="SLV_REG22"/>
      <var loc="m,48,46,48,55" name="SLV_REG26" dtype_id="6" dir="input" pinIndex="20" vartype="logic" origName="SLV_REG26"/>
      <var loc="m,49,46,49,55" name="SLV_REG27" dtype_id="6" dir="input" pinIndex="21" vartype="logic" origName="SLV_REG27"/>
      <var loc="m,50,46,50,55" name="SLV_REG28" dtype_id="6" dir="input" pinIndex="22" vartype="logic" origName="SLV_REG28"/>
      <var loc="m,51,46,51,55" name="SLV_REG29" dtype_id="6" dir="input" pinIndex="23" vartype="logic" origName="SLV_REG29"/>
      <var loc="m,52,46,52,55" name="SLV_REG30" dtype_id="6" dir="input" pinIndex="24" vartype="logic" origName="SLV_REG30"/>
      <var loc="m,53,46,53,55" name="SLV_REG31" dtype_id="6" dir="input" pinIndex="25" vartype="logic" origName="SLV_REG31"/>
      <var loc="m,58,15,58,25" name="S_AXI_ACLK" dtype_id="7" dir="input" pinIndex="26" vartype="logic" origName="S_AXI_ACLK"/>
      <var loc="m,60,15,60,28" name="S_AXI_ARESETN" dtype_id="7" dir="input" pinIndex="27" vartype="logic" origName="S_AXI_ARESETN"/>
      <var loc="m,62,41,62,53" name="S_AXI_AWADDR" dtype_id="10" dir="input" pinIndex="28" vartype="logic" origName="S_AXI_AWADDR"/>
      <var loc="m,66,22,66,34" name="S_AXI_AWPROT" dtype_id="11" dir="input" pinIndex="29" vartype="logic" origName="S_AXI_AWPROT"/>
      <var loc="m,69,15,69,28" name="S_AXI_AWVALID" dtype_id="7" dir="input" pinIndex="30" vartype="logic" origName="S_AXI_AWVALID"/>
      <var loc="m,72,16,72,29" name="S_AXI_AWREADY" dtype_id="7" dir="output" pinIndex="31" vartype="logic" origName="S_AXI_AWREADY"/>
      <var loc="m,74,41,74,52" name="S_AXI_WDATA" dtype_id="6" dir="input" pinIndex="32" vartype="logic" origName="S_AXI_WDATA"/>
      <var loc="m,78,45,78,56" name="S_AXI_WSTRB" dtype_id="12" dir="input" pinIndex="33" vartype="logic" origName="S_AXI_WSTRB"/>
      <var loc="m,81,15,81,27" name="S_AXI_WVALID" dtype_id="7" dir="input" pinIndex="34" vartype="logic" origName="S_AXI_WVALID"/>
      <var loc="m,84,16,84,28" name="S_AXI_WREADY" dtype_id="7" dir="output" pinIndex="35" vartype="logic" origName="S_AXI_WREADY"/>
      <var loc="m,87,23,87,34" name="S_AXI_BRESP" dtype_id="13" dir="output" pinIndex="36" vartype="logic" origName="S_AXI_BRESP"/>
      <var loc="m,90,16,90,28" name="S_AXI_BVALID" dtype_id="7" dir="output" pinIndex="37" vartype="logic" origName="S_AXI_BVALID"/>
      <var loc="m,93,15,93,27" name="S_AXI_BREADY" dtype_id="7" dir="input" pinIndex="38" vartype="logic" origName="S_AXI_BREADY"/>
      <var loc="m,95,41,95,53" name="S_AXI_ARADDR" dtype_id="10" dir="input" pinIndex="39" vartype="logic" origName="S_AXI_ARADDR"/>
      <var loc="m,99,22,99,34" name="S_AXI_ARPROT" dtype_id="11" dir="input" pinIndex="40" vartype="logic" origName="S_AXI_ARPROT"/>
      <var loc="m,102,15,102,28" name="S_AXI_ARVALID" dtype_id="7" dir="input" pinIndex="41" vartype="logic" origName="S_AXI_ARVALID"/>
      <var loc="m,105,16,105,29" name="S_AXI_ARREADY" dtype_id="7" dir="output" pinIndex="42" vartype="logic" origName="S_AXI_ARREADY"/>
      <var loc="m,107,42,107,53" name="S_AXI_RDATA" dtype_id="6" dir="output" pinIndex="43" vartype="logic" origName="S_AXI_RDATA"/>
      <var loc="m,110,23,110,34" name="S_AXI_RRESP" dtype_id="13" dir="output" pinIndex="44" vartype="logic" origName="S_AXI_RRESP"/>
      <var loc="m,113,16,113,28" name="S_AXI_RVALID" dtype_id="7" dir="output" pinIndex="45" vartype="logic" origName="S_AXI_RVALID"/>
      <var loc="m,116,15,116,27" name="S_AXI_RREADY" dtype_id="7" dir="input" pinIndex="46" vartype="logic" origName="S_AXI_RREADY"/>
      <var loc="m,120,34,120,44" name="axi_awaddr" dtype_id="10" vartype="logic" origName="axi_awaddr"/>
      <var loc="m,121,8,121,19" name="axi_awready" dtype_id="7" vartype="logic" origName="axi_awready"/>
      <var loc="m,122,8,122,18" name="axi_wready" dtype_id="7" vartype="logic" origName="axi_wready"/>
      <var loc="m,123,15,123,24" name="axi_bresp" dtype_id="13" vartype="logic" origName="axi_bresp"/>
      <var loc="m,124,8,124,18" name="axi_bvalid" dtype_id="7" vartype="logic" origName="axi_bvalid"/>
      <var loc="m,125,34,125,44" name="axi_araddr" dtype_id="10" vartype="logic" origName="axi_araddr"/>
      <var loc="m,126,8,126,19" name="axi_arready" dtype_id="7" vartype="logic" origName="axi_arready"/>
      <var loc="m,127,34,127,43" name="axi_rdata" dtype_id="6" vartype="logic" origName="axi_rdata"/>
      <var loc="m,128,15,128,24" name="axi_rresp" dtype_id="13" vartype="logic" origName="axi_rresp"/>
      <var loc="m,129,8,129,18" name="axi_rvalid" dtype_id="7" vartype="logic" origName="axi_rvalid"/>
      <var loc="m,136,21,136,29" name="ADDR_LSB" dtype_id="1" vartype="integer" origName="ADDR_LSB" localparam="true">
        <const loc="m,136,56,136,57" name="32&apos;h2" dtype_id="1"/>
      </var>
      <var loc="m,137,21,137,38" name="OPT_MEM_ADDR_BITS" dtype_id="1" vartype="integer" origName="OPT_MEM_ADDR_BITS" localparam="true">
        <const loc="m,137,41,137,42" name="32&apos;sh4" dtype_id="2"/>
      </var>
      <var loc="m,142,31,142,39" name="slv_reg0" dtype_id="6" vartype="logic" origName="slv_reg0"/>
      <var loc="m,143,31,143,39" name="slv_reg1" dtype_id="6" vartype="logic" origName="slv_reg1"/>
      <var loc="m,144,31,144,39" name="slv_reg2" dtype_id="6" vartype="logic" origName="slv_reg2"/>
      <var loc="m,145,31,145,39" name="slv_reg3" dtype_id="6" vartype="logic" origName="slv_reg3"/>
      <var loc="m,146,31,146,39" name="slv_reg4" dtype_id="6" vartype="logic" origName="slv_reg4"/>
      <var loc="m,147,31,147,39" name="slv_reg5" dtype_id="6" vartype="logic" origName="slv_reg5"/>
      <var loc="m,148,31,148,39" name="slv_reg6" dtype_id="6" vartype="logic" origName="slv_reg6"/>
      <var loc="m,149,31,149,39" name="slv_reg7" dtype_id="6" vartype="logic" origName="slv_reg7"/>
      <var loc="m,150,31,150,39" name="slv_reg8" dtype_id="6" vartype="logic" origName="slv_reg8"/>
      <var loc="m,151,31,151,39" name="slv_reg9" dtype_id="6" vartype="logic" origName="slv_reg9"/>
      <var loc="m,152,31,152,40" name="slv_reg10" dtype_id="6" vartype="logic" origName="slv_reg10"/>
      <var loc="m,153,31,153,40" name="slv_reg11" dtype_id="6" vartype="logic" origName="slv_reg11"/>
      <var loc="m,154,31,154,40" name="slv_reg12" dtype_id="6" vartype="logic" origName="slv_reg12"/>
      <var loc="m,161,31,161,40" name="slv_reg19" dtype_id="6" vartype="logic" origName="slv_reg19"/>
      <var loc="m,162,31,162,40" name="slv_reg20" dtype_id="6" vartype="logic" origName="slv_reg20"/>
      <var loc="m,163,31,163,40" name="slv_reg21" dtype_id="6" vartype="logic" origName="slv_reg21"/>
      <var loc="m,164,31,164,40" name="slv_reg22" dtype_id="6" vartype="logic" origName="slv_reg22"/>
      <var loc="m,168,31,168,40" name="slv_reg26" dtype_id="6" vartype="logic" origName="slv_reg26"/>
      <var loc="m,169,31,169,40" name="slv_reg27" dtype_id="6" vartype="logic" origName="slv_reg27"/>
      <var loc="m,170,31,170,40" name="slv_reg28" dtype_id="6" vartype="logic" origName="slv_reg28"/>
      <var loc="m,171,31,171,40" name="slv_reg29" dtype_id="6" vartype="logic" origName="slv_reg29"/>
      <var loc="m,172,31,172,40" name="slv_reg30" dtype_id="6" vartype="logic" origName="slv_reg30"/>
      <var loc="m,173,31,173,40" name="slv_reg31" dtype_id="6" vartype="logic" origName="slv_reg31"/>
      <var loc="m,174,8,174,20" name="slv_reg_rden" dtype_id="7" vartype="logic" origName="slv_reg_rden"/>
      <var loc="m,175,8,175,20" name="slv_reg_wren" dtype_id="7" vartype="logic" origName="slv_reg_wren"/>
      <var loc="m,176,32,176,44" name="reg_data_out" dtype_id="6" vartype="logic" origName="reg_data_out"/>
      <var loc="m,177,11,177,21" name="byte_index" dtype_id="1" vartype="integer" origName="byte_index"/>
      <always loc="m,215,2,215,8">
        <sentree loc="m,215,9,215,10">
          <senitem loc="m,215,12,215,19" edgeType="POS">
            <varref loc="m,215,20,215,30" name="S_AXI_ACLK" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="m,216,2,216,7">
          <if loc="m,217,4,217,6">
            <varref loc="m,217,9,217,22" name="S_AXI_ARESETN" dtype_id="7"/>
            <begin>
              <begin loc="m,222,6,222,11">
                <if loc="m,223,8,223,10">
                  <and loc="m,223,42,223,44" dtype_id="7">
                    <and loc="m,223,25,223,27" dtype_id="7">
                      <not loc="m,223,12,223,13" dtype_id="7">
                        <varref loc="m,223,13,223,24" name="axi_awready" dtype_id="7"/>
                      </not>
                      <varref loc="m,223,28,223,41" name="S_AXI_AWVALID" dtype_id="7"/>
                    </and>
                    <varref loc="m,223,45,223,57" name="S_AXI_WVALID" dtype_id="7"/>
                  </and>
                  <begin>
                    <begin loc="m,224,10,224,15">
                      <assigndly loc="m,229,24,229,26" dtype_id="7">
                        <const loc="m,229,27,229,31" name="1&apos;h1" dtype_id="7"/>
                        <varref loc="m,229,12,229,23" name="axi_awready" dtype_id="7"/>
                      </assigndly>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="m,232,10,232,15">
                      <assigndly loc="m,233,24,233,26" dtype_id="7">
                        <const loc="m,233,27,233,31" name="1&apos;h0" dtype_id="7"/>
                        <varref loc="m,233,12,233,23" name="axi_awready" dtype_id="7"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="m,218,6,218,11">
                <assigndly loc="m,219,20,219,22" dtype_id="7">
                  <const loc="m,219,23,219,27" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="m,219,8,219,19" name="axi_awready" dtype_id="7"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="m,242,2,242,8">
        <sentree loc="m,242,9,242,10">
          <senitem loc="m,242,12,242,19" edgeType="POS">
            <varref loc="m,242,20,242,30" name="S_AXI_ACLK" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="m,243,2,243,7">
          <if loc="m,244,4,244,6">
            <varref loc="m,244,9,244,22" name="S_AXI_ARESETN" dtype_id="7"/>
            <begin>
              <begin loc="m,249,6,249,11">
                <if loc="m,250,8,250,10">
                  <and loc="m,250,42,250,44" dtype_id="7">
                    <and loc="m,250,25,250,27" dtype_id="7">
                      <not loc="m,250,12,250,13" dtype_id="7">
                        <varref loc="m,250,13,250,24" name="axi_awready" dtype_id="7"/>
                      </not>
                      <varref loc="m,250,28,250,41" name="S_AXI_AWVALID" dtype_id="7"/>
                    </and>
                    <varref loc="m,250,45,250,57" name="S_AXI_WVALID" dtype_id="7"/>
                  </and>
                  <begin>
                    <begin loc="m,251,10,251,15">
                      <assigndly loc="m,253,23,253,25" dtype_id="10">
                        <varref loc="m,253,26,253,38" name="S_AXI_AWADDR" dtype_id="10"/>
                        <varref loc="m,253,12,253,22" name="axi_awaddr" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="m,245,6,245,11">
                <assigndly loc="m,246,19,246,21" dtype_id="10">
                  <const loc="m,246,22,246,23" name="7&apos;h0" dtype_id="10"/>
                  <varref loc="m,246,8,246,18" name="axi_awaddr" dtype_id="10"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="m,263,2,263,8">
        <sentree loc="m,263,9,263,10">
          <senitem loc="m,263,12,263,19" edgeType="POS">
            <varref loc="m,263,20,263,30" name="S_AXI_ACLK" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="m,264,2,264,7">
          <if loc="m,265,4,265,6">
            <varref loc="m,265,9,265,22" name="S_AXI_ARESETN" dtype_id="7"/>
            <begin>
              <begin loc="m,270,6,270,11">
                <if loc="m,271,8,271,10">
                  <and loc="m,271,40,271,42" dtype_id="7">
                    <and loc="m,271,24,271,26" dtype_id="7">
                      <not loc="m,271,12,271,13" dtype_id="7">
                        <varref loc="m,271,13,271,23" name="axi_wready" dtype_id="7"/>
                      </not>
                      <varref loc="m,271,27,271,39" name="S_AXI_WVALID" dtype_id="7"/>
                    </and>
                    <varref loc="m,271,43,271,56" name="S_AXI_AWVALID" dtype_id="7"/>
                  </and>
                  <begin>
                    <begin loc="m,272,10,272,15">
                      <assigndly loc="m,277,23,277,25" dtype_id="7">
                        <const loc="m,277,26,277,30" name="1&apos;h1" dtype_id="7"/>
                        <varref loc="m,277,12,277,22" name="axi_wready" dtype_id="7"/>
                      </assigndly>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="m,280,10,280,15">
                      <assigndly loc="m,281,23,281,25" dtype_id="7">
                        <const loc="m,281,26,281,30" name="1&apos;h0" dtype_id="7"/>
                        <varref loc="m,281,12,281,22" name="axi_wready" dtype_id="7"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="m,266,6,266,11">
                <assigndly loc="m,267,19,267,21" dtype_id="7">
                  <const loc="m,267,22,267,26" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="m,267,8,267,18" name="axi_wready" dtype_id="7"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="m,296,2,296,8">
        <sentree loc="m,296,9,296,10">
          <senitem loc="m,296,12,296,19" edgeType="POS">
            <varref loc="m,296,20,296,30" name="S_AXI_ACLK" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="m,297,2,297,7">
          <if loc="m,298,4,298,6">
            <varref loc="m,298,9,298,22" name="S_AXI_ARESETN" dtype_id="7"/>
            <begin>
              <begin loc="m,322,9,322,14">
                <assigndly loc="m,323,23,323,25" dtype_id="7">
                  <varref loc="m,323,26,323,38" name="slv_reg_wren" dtype_id="7"/>
                  <varref loc="m,323,3,323,22" name="slv_reg_wren_signal" dtype_id="7"/>
                </assigndly>
                <if loc="m,324,6,324,8">
                  <varref loc="m,324,10,324,22" name="slv_reg_wren" dtype_id="7"/>
                  <begin>
                    <begin loc="m,325,8,325,13">
                      <case loc="m,326,10,326,14">
                        <sel loc="m,326,27,326,28" dtype_id="14">
                          <varref loc="m,326,17,326,27" name="axi_awaddr" dtype_id="10"/>
                          <const loc="m,326,55,326,63" name="3&apos;h2" dtype_id="18"/>
                          <const loc="m,326,36,326,37" name="32&apos;h5" dtype_id="6"/>
                        </sel>
                        <caseitem loc="m,327,17,327,18">
                          <const loc="m,327,12,327,17" name="5&apos;h0" dtype_id="14"/>
                          <begin loc="m,328,14,328,17">
                            <assign loc="m,328,31,328,32" dtype_id="1">
                              <const loc="m,328,33,328,34" name="32&apos;sh0" dtype_id="2"/>
                              <varref loc="m,328,20,328,30" name="byte_index" dtype_id="1"/>
                            </assign>
                            <while loc="m,328,14,328,17">
                              <begin>
                              </begin>
                              <begin>
                                <gtes loc="m,328,47,328,49" dtype_id="7">
                                  <const loc="m,328,72,328,73" name="32&apos;h3" dtype_id="2"/>
                                  <varref loc="m,328,36,328,46" name="byte_index" dtype_id="1"/>
                                </gtes>
                              </begin>
                              <begin>
                                <if loc="m,329,16,329,18">
                                  <sel loc="m,329,32,329,33" dtype_id="7">
                                    <varref loc="m,329,21,329,32" name="S_AXI_WSTRB" dtype_id="12"/>
                                    <sel loc="m,329,33,329,43" dtype_id="20">
                                      <varref loc="m,329,33,329,43" name="byte_index" dtype_id="1"/>
                                      <const loc="m,329,33,329,43" name="32&apos;h0" dtype_id="6"/>
                                      <const loc="m,329,33,329,43" name="32&apos;h2" dtype_id="6"/>
                                    </sel>
                                    <const loc="m,329,32,329,33" name="32&apos;h1" dtype_id="6"/>
                                  </sel>
                                  <begin>
                                    <begin loc="m,329,52,329,57">
                                      <assigndly loc="m,332,48,332,50" dtype_id="3">
                                        <sel loc="m,332,62,332,63" dtype_id="3">
                                          <varref loc="m,332,51,332,62" name="S_AXI_WDATA" dtype_id="6"/>
                                          <sel loc="m,332,74,332,75" dtype_id="16">
                                            <muls loc="m,332,74,332,75" dtype_id="2">
                                              <const loc="m,332,75,332,76" name="32&apos;sh8" dtype_id="2"/>
                                              <varref loc="m,332,64,332,74" name="byte_index" dtype_id="1"/>
                                            </muls>
                                            <const loc="m,332,74,332,75" name="32&apos;h0" dtype_id="6"/>
                                            <const loc="m,332,74,332,75" name="32&apos;h5" dtype_id="6"/>
                                          </sel>
                                          <const loc="m,332,81,332,82" name="32&apos;sh8" dtype_id="2"/>
                                        </sel>
                                        <sel loc="m,332,26,332,27" dtype_id="3">
                                          <varref loc="m,332,18,332,26" name="slv_reg0" dtype_id="6"/>
                                          <sel loc="m,332,38,332,39" dtype_id="16">
                                            <muls loc="m,332,38,332,39" dtype_id="2">
                                              <const loc="m,332,39,332,40" name="32&apos;sh8" dtype_id="2"/>
                                              <varref loc="m,332,28,332,38" name="byte_index" dtype_id="1"/>
                                            </muls>
                                            <const loc="m,332,38,332,39" name="32&apos;h0" dtype_id="6"/>
                                            <const loc="m,332,38,332,39" name="32&apos;h5" dtype_id="6"/>
                                          </sel>
                                          <const loc="m,332,45,332,46" name="32&apos;sh8" dtype_id="2"/>
                                        </sel>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                </if>
                              </begin>
                              <begin>
                                <assign loc="m,328,87,328,88" dtype_id="1">
                                  <add loc="m,328,99,328,100" dtype_id="1">
                                    <const loc="m,328,100,328,101" name="32&apos;sh1" dtype_id="2"/>
                                    <varref loc="m,328,89,328,99" name="byte_index" dtype_id="1"/>
                                  </add>
                                  <varref loc="m,328,76,328,86" name="byte_index" dtype_id="1"/>
                                </assign>
                              </begin>
                            </while>
                          </begin>
                        </caseitem>
                        <caseitem loc="m,334,17,334,18">
                          <const loc="m,334,12,334,17" name="5&apos;h1" dtype_id="14"/>
                          <begin loc="m,335,14,335,17">
                            <assign loc="m,335,31,335,32" dtype_id="1">
                              <const loc="m,335,33,335,34" name="32&apos;sh0" dtype_id="2"/>
                              <varref loc="m,335,20,335,30" name="byte_index" dtype_id="1"/>
                            </assign>
                            <while loc="m,335,14,335,17">
                              <begin>
                              </begin>
                              <begin>
                                <gtes loc="m,335,47,335,49" dtype_id="7">
                                  <const loc="m,335,72,335,73" name="32&apos;h3" dtype_id="2"/>
                                  <varref loc="m,335,36,335,46" name="byte_index" dtype_id="1"/>
                                </gtes>
                              </begin>
                              <begin>
                                <if loc="m,336,16,336,18">
                                  <sel loc="m,336,32,336,33" dtype_id="7">
                                    <varref loc="m,336,21,336,32" name="S_AXI_WSTRB" dtype_id="12"/>
                                    <sel loc="m,336,33,336,43" dtype_id="20">
                                      <varref loc="m,336,33,336,43" name="byte_index" dtype_id="1"/>
                                      <const loc="m,336,33,336,43" name="32&apos;h0" dtype_id="6"/>
                                      <const loc="m,336,33,336,43" name="32&apos;h2" dtype_id="6"/>
                                    </sel>
                                    <const loc="m,336,32,336,33" name="32&apos;h1" dtype_id="6"/>
                                  </sel>
                                  <begin>
                                    <begin loc="m,336,52,336,57">
                                      <assigndly loc="m,339,48,339,50" dtype_id="3">
                                        <sel loc="m,339,62,339,63" dtype_id="3">
                                          <varref loc="m,339,51,339,62" name="S_AXI_WDATA" dtype_id="6"/>
                                          <sel loc="m,339,74,339,75" dtype_id="16">
                                            <muls loc="m,339,74,339,75" dtype_id="2">
                                              <const loc="m,339,75,339,76" name="32&apos;sh8" dtype_id="2"/>
                                              <varref loc="m,339,64,339,74" name="byte_index" dtype_id="1"/>
                                            </muls>
                                            <const loc="m,339,74,339,75" name="32&apos;h0" dtype_id="6"/>
                                            <const loc="m,339,74,339,75" name="32&apos;h5" dtype_id="6"/>
                                          </sel>
                                          <const loc="m,339,81,339,82" name="32&apos;sh8" dtype_id="2"/>
                                        </sel>
                                        <sel loc="m,339,26,339,27" dtype_id="3">
                                          <varref loc="m,339,18,339,26" name="slv_reg1" dtype_id="6"/>
                                          <sel loc="m,339,38,339,39" dtype_id="16">
                                            <muls loc="m,339,38,339,39" dtype_id="2">
                                              <const loc="m,339,39,339,40" name="32&apos;sh8" dtype_id="2"/>
                                              <varref loc="m,339,28,339,38" name="byte_index" dtype_id="1"/>
                                            </muls>
                                            <const loc="m,339,38,339,39" name="32&apos;h0" dtype_id="6"/>
                                            <const loc="m,339,38,339,39" name="32&apos;h5" dtype_id="6"/>
                                          </sel>
                                          <const loc="m,339,45,339,46" name="32&apos;sh8" dtype_id="2"/>
                                        </sel>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                </if>
                              </begin>
                              <begin>
                                <assign loc="m,335,87,335,88" dtype_id="1">
                                  <add loc="m,335,99,335,100" dtype_id="1">
                                    <const loc="m,335,100,335,101" name="32&apos;sh1" dtype_id="2"/>
                                    <varref loc="m,335,89,335,99" name="byte_index" dtype_id="1"/>
                                  </add>
                                  <varref loc="m,335,76,335,86" name="byte_index" dtype_id="1"/>
                                </assign>
                              </begin>
                            </while>
                          </begin>
                        </caseitem>
                        <caseitem loc="m,341,17,341,18">
                          <const loc="m,341,12,341,17" name="5&apos;h2" dtype_id="14"/>
                          <begin loc="m,342,14,342,17">
                            <assign loc="m,342,31,342,32" dtype_id="1">
                              <const loc="m,342,33,342,34" name="32&apos;sh0" dtype_id="2"/>
                              <varref loc="m,342,20,342,30" name="byte_index" dtype_id="1"/>
                            </assign>
                            <while loc="m,342,14,342,17">
                              <begin>
                              </begin>
                              <begin>
                                <gtes loc="m,342,47,342,49" dtype_id="7">
                                  <const loc="m,342,72,342,73" name="32&apos;h3" dtype_id="2"/>
                                  <varref loc="m,342,36,342,46" name="byte_index" dtype_id="1"/>
                                </gtes>
                              </begin>
                              <begin>
                                <if loc="m,343,16,343,18">
                                  <sel loc="m,343,32,343,33" dtype_id="7">
                                    <varref loc="m,343,21,343,32" name="S_AXI_WSTRB" dtype_id="12"/>
                                    <sel loc="m,343,33,343,43" dtype_id="20">
                                      <varref loc="m,343,33,343,43" name="byte_index" dtype_id="1"/>
                                      <const loc="m,343,33,343,43" name="32&apos;h0" dtype_id="6"/>
                                      <const loc="m,343,33,343,43" name="32&apos;h2" dtype_id="6"/>
                                    </sel>
                                    <const loc="m,343,32,343,33" name="32&apos;h1" dtype_id="6"/>
                                  </sel>
                                  <begin>
                                    <begin loc="m,343,52,343,57">
                                      <assigndly loc="m,346,48,346,50" dtype_id="3">
                                        <sel loc="m,346,62,346,63" dtype_id="3">
                                          <varref loc="m,346,51,346,62" name="S_AXI_WDATA" dtype_id="6"/>
                                          <sel loc="m,346,74,346,75" dtype_id="16">
                                            <muls loc="m,346,74,346,75" dtype_id="2">
                                              <const loc="m,346,75,346,76" name="32&apos;sh8" dtype_id="2"/>
                                              <varref loc="m,346,64,346,74" name="byte_index" dtype_id="1"/>
                                            </muls>
                                            <const loc="m,346,74,346,75" name="32&apos;h0" dtype_id="6"/>
                                            <const loc="m,346,74,346,75" name="32&apos;h5" dtype_id="6"/>
                                          </sel>
                                          <const loc="m,346,81,346,82" name="32&apos;sh8" dtype_id="2"/>
                                        </sel>
                                        <sel loc="m,346,26,346,27" dtype_id="3">
                                          <varref loc="m,346,18,346,26" name="slv_reg2" dtype_id="6"/>
                                          <sel loc="m,346,38,346,39" dtype_id="16">
                                            <muls loc="m,346,38,346,39" dtype_id="2">
                                              <const loc="m,346,39,346,40" name="32&apos;sh8" dtype_id="2"/>
                                              <varref loc="m,346,28,346,38" name="byte_index" dtype_id="1"/>
                                            </muls>
                                            <const loc="m,346,38,346,39" name="32&apos;h0" dtype_id="6"/>
                                            <const loc="m,346,38,346,39" name="32&apos;h5" dtype_id="6"/>
                                          </sel>
                                          <const loc="m,346,45,346,46" name="32&apos;sh8" dtype_id="2"/>
                                        </sel>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                </if>
                              </begin>
                              <begin>
                                <assign loc="m,342,87,342,88" dtype_id="1">
                                  <add loc="m,342,99,342,100" dtype_id="1">
                                    <const loc="m,342,100,342,101" name="32&apos;sh1" dtype_id="2"/>
                                    <varref loc="m,342,89,342,99" name="byte_index" dtype_id="1"/>
                                  </add>
                                  <varref loc="m,342,76,342,86" name="byte_index" dtype_id="1"/>
                                </assign>
                              </begin>
                            </while>
                          </begin>
                        </caseitem>
                        <caseitem loc="m,348,17,348,18">
                          <const loc="m,348,12,348,17" name="5&apos;h3" dtype_id="14"/>
                          <begin loc="m,349,14,349,17">
                            <assign loc="m,349,31,349,32" dtype_id="1">
                              <const loc="m,349,33,349,34" name="32&apos;sh0" dtype_id="2"/>
                              <varref loc="m,349,20,349,30" name="byte_index" dtype_id="1"/>
                            </assign>
                            <while loc="m,349,14,349,17">
                              <begin>
                              </begin>
                              <begin>
                                <gtes loc="m,349,47,349,49" dtype_id="7">
                                  <const loc="m,349,72,349,73" name="32&apos;h3" dtype_id="2"/>
                                  <varref loc="m,349,36,349,46" name="byte_index" dtype_id="1"/>
                                </gtes>
                              </begin>
                              <begin>
                                <if loc="m,350,16,350,18">
                                  <sel loc="m,350,32,350,33" dtype_id="7">
                                    <varref loc="m,350,21,350,32" name="S_AXI_WSTRB" dtype_id="12"/>
                                    <sel loc="m,350,33,350,43" dtype_id="20">
                                      <varref loc="m,350,33,350,43" name="byte_index" dtype_id="1"/>
                                      <const loc="m,350,33,350,43" name="32&apos;h0" dtype_id="6"/>
                                      <const loc="m,350,33,350,43" name="32&apos;h2" dtype_id="6"/>
                                    </sel>
                                    <const loc="m,350,32,350,33" name="32&apos;h1" dtype_id="6"/>
                                  </sel>
                                  <begin>
                                    <begin loc="m,350,52,350,57">
                                      <assigndly loc="m,353,48,353,50" dtype_id="3">
                                        <sel loc="m,353,62,353,63" dtype_id="3">
                                          <varref loc="m,353,51,353,62" name="S_AXI_WDATA" dtype_id="6"/>
                                          <sel loc="m,353,74,353,75" dtype_id="16">
                                            <muls loc="m,353,74,353,75" dtype_id="2">
                                              <const loc="m,353,75,353,76" name="32&apos;sh8" dtype_id="2"/>
                                              <varref loc="m,353,64,353,74" name="byte_index" dtype_id="1"/>
                                            </muls>
                                            <const loc="m,353,74,353,75" name="32&apos;h0" dtype_id="6"/>
                                            <const loc="m,353,74,353,75" name="32&apos;h5" dtype_id="6"/>
                                          </sel>
                                          <const loc="m,353,81,353,82" name="32&apos;sh8" dtype_id="2"/>
                                        </sel>
                                        <sel loc="m,353,26,353,27" dtype_id="3">
                                          <varref loc="m,353,18,353,26" name="slv_reg3" dtype_id="6"/>
                                          <sel loc="m,353,38,353,39" dtype_id="16">
                                            <muls loc="m,353,38,353,39" dtype_id="2">
                                              <const loc="m,353,39,353,40" name="32&apos;sh8" dtype_id="2"/>
                                              <varref loc="m,353,28,353,38" name="byte_index" dtype_id="1"/>
                                            </muls>
                                            <const loc="m,353,38,353,39" name="32&apos;h0" dtype_id="6"/>
                                            <const loc="m,353,38,353,39" name="32&apos;h5" dtype_id="6"/>
                                          </sel>
                                          <const loc="m,353,45,353,46" name="32&apos;sh8" dtype_id="2"/>
                                        </sel>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                </if>
                              </begin>
                              <begin>
                                <assign loc="m,349,87,349,88" dtype_id="1">
                                  <add loc="m,349,99,349,100" dtype_id="1">
                                    <const loc="m,349,100,349,101" name="32&apos;sh1" dtype_id="2"/>
                                    <varref loc="m,349,89,349,99" name="byte_index" dtype_id="1"/>
                                  </add>
                                  <varref loc="m,349,76,349,86" name="byte_index" dtype_id="1"/>
                                </assign>
                              </begin>
                            </while>
                          </begin>
                        </caseitem>
                        <caseitem loc="m,355,17,355,18">
                          <const loc="m,355,12,355,17" name="5&apos;h4" dtype_id="14"/>
                          <begin loc="m,356,14,356,17">
                            <assign loc="m,356,31,356,32" dtype_id="1">
                              <const loc="m,356,33,356,34" name="32&apos;sh0" dtype_id="2"/>
                              <varref loc="m,356,20,356,30" name="byte_index" dtype_id="1"/>
                            </assign>
                            <while loc="m,356,14,356,17">
                              <begin>
                              </begin>
                              <begin>
                                <gtes loc="m,356,47,356,49" dtype_id="7">
                                  <const loc="m,356,72,356,73" name="32&apos;h3" dtype_id="2"/>
                                  <varref loc="m,356,36,356,46" name="byte_index" dtype_id="1"/>
                                </gtes>
                              </begin>
                              <begin>
                                <if loc="m,357,16,357,18">
                                  <sel loc="m,357,32,357,33" dtype_id="7">
                                    <varref loc="m,357,21,357,32" name="S_AXI_WSTRB" dtype_id="12"/>
                                    <sel loc="m,357,33,357,43" dtype_id="20">
                                      <varref loc="m,357,33,357,43" name="byte_index" dtype_id="1"/>
                                      <const loc="m,357,33,357,43" name="32&apos;h0" dtype_id="6"/>
                                      <const loc="m,357,33,357,43" name="32&apos;h2" dtype_id="6"/>
                                    </sel>
                                    <const loc="m,357,32,357,33" name="32&apos;h1" dtype_id="6"/>
                                  </sel>
                                  <begin>
                                    <begin loc="m,357,52,357,57">
                                      <assigndly loc="m,360,48,360,50" dtype_id="3">
                                        <sel loc="m,360,62,360,63" dtype_id="3">
                                          <varref loc="m,360,51,360,62" name="S_AXI_WDATA" dtype_id="6"/>
                                          <sel loc="m,360,74,360,75" dtype_id="16">
                                            <muls loc="m,360,74,360,75" dtype_id="2">
                                              <const loc="m,360,75,360,76" name="32&apos;sh8" dtype_id="2"/>
                                              <varref loc="m,360,64,360,74" name="byte_index" dtype_id="1"/>
                                            </muls>
                                            <const loc="m,360,74,360,75" name="32&apos;h0" dtype_id="6"/>
                                            <const loc="m,360,74,360,75" name="32&apos;h5" dtype_id="6"/>
                                          </sel>
                                          <const loc="m,360,81,360,82" name="32&apos;sh8" dtype_id="2"/>
                                        </sel>
                                        <sel loc="m,360,26,360,27" dtype_id="3">
                                          <varref loc="m,360,18,360,26" name="slv_reg4" dtype_id="6"/>
                                          <sel loc="m,360,38,360,39" dtype_id="16">
                                            <muls loc="m,360,38,360,39" dtype_id="2">
                                              <const loc="m,360,39,360,40" name="32&apos;sh8" dtype_id="2"/>
                                              <varref loc="m,360,28,360,38" name="byte_index" dtype_id="1"/>
                                            </muls>
                                            <const loc="m,360,38,360,39" name="32&apos;h0" dtype_id="6"/>
                                            <const loc="m,360,38,360,39" name="32&apos;h5" dtype_id="6"/>
                                          </sel>
                                          <const loc="m,360,45,360,46" name="32&apos;sh8" dtype_id="2"/>
                                        </sel>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                </if>
                              </begin>
                              <begin>
                                <assign loc="m,356,87,356,88" dtype_id="1">
                                  <add loc="m,356,99,356,100" dtype_id="1">
                                    <const loc="m,356,100,356,101" name="32&apos;sh1" dtype_id="2"/>
                                    <varref loc="m,356,89,356,99" name="byte_index" dtype_id="1"/>
                                  </add>
                                  <varref loc="m,356,76,356,86" name="byte_index" dtype_id="1"/>
                                </assign>
                              </begin>
                            </while>
                          </begin>
                        </caseitem>
                        <caseitem loc="m,362,17,362,18">
                          <const loc="m,362,12,362,17" name="5&apos;h5" dtype_id="14"/>
                          <begin loc="m,363,14,363,17">
                            <assign loc="m,363,31,363,32" dtype_id="1">
                              <const loc="m,363,33,363,34" name="32&apos;sh0" dtype_id="2"/>
                              <varref loc="m,363,20,363,30" name="byte_index" dtype_id="1"/>
                            </assign>
                            <while loc="m,363,14,363,17">
                              <begin>
                              </begin>
                              <begin>
                                <gtes loc="m,363,47,363,49" dtype_id="7">
                                  <const loc="m,363,72,363,73" name="32&apos;h3" dtype_id="2"/>
                                  <varref loc="m,363,36,363,46" name="byte_index" dtype_id="1"/>
                                </gtes>
                              </begin>
                              <begin>
                                <if loc="m,364,16,364,18">
                                  <sel loc="m,364,32,364,33" dtype_id="7">
                                    <varref loc="m,364,21,364,32" name="S_AXI_WSTRB" dtype_id="12"/>
                                    <sel loc="m,364,33,364,43" dtype_id="20">
                                      <varref loc="m,364,33,364,43" name="byte_index" dtype_id="1"/>
                                      <const loc="m,364,33,364,43" name="32&apos;h0" dtype_id="6"/>
                                      <const loc="m,364,33,364,43" name="32&apos;h2" dtype_id="6"/>
                                    </sel>
                                    <const loc="m,364,32,364,33" name="32&apos;h1" dtype_id="6"/>
                                  </sel>
                                  <begin>
                                    <begin loc="m,364,52,364,57">
                                      <assigndly loc="m,367,48,367,50" dtype_id="3">
                                        <sel loc="m,367,62,367,63" dtype_id="3">
                                          <varref loc="m,367,51,367,62" name="S_AXI_WDATA" dtype_id="6"/>
                                          <sel loc="m,367,74,367,75" dtype_id="16">
                                            <muls loc="m,367,74,367,75" dtype_id="2">
                                              <const loc="m,367,75,367,76" name="32&apos;sh8" dtype_id="2"/>
                                              <varref loc="m,367,64,367,74" name="byte_index" dtype_id="1"/>
                                            </muls>
                                            <const loc="m,367,74,367,75" name="32&apos;h0" dtype_id="6"/>
                                            <const loc="m,367,74,367,75" name="32&apos;h5" dtype_id="6"/>
                                          </sel>
                                          <const loc="m,367,81,367,82" name="32&apos;sh8" dtype_id="2"/>
                                        </sel>
                                        <sel loc="m,367,26,367,27" dtype_id="3">
                                          <varref loc="m,367,18,367,26" name="slv_reg5" dtype_id="6"/>
                                          <sel loc="m,367,38,367,39" dtype_id="16">
                                            <muls loc="m,367,38,367,39" dtype_id="2">
                                              <const loc="m,367,39,367,40" name="32&apos;sh8" dtype_id="2"/>
                                              <varref loc="m,367,28,367,38" name="byte_index" dtype_id="1"/>
                                            </muls>
                                            <const loc="m,367,38,367,39" name="32&apos;h0" dtype_id="6"/>
                                            <const loc="m,367,38,367,39" name="32&apos;h5" dtype_id="6"/>
                                          </sel>
                                          <const loc="m,367,45,367,46" name="32&apos;sh8" dtype_id="2"/>
                                        </sel>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                </if>
                              </begin>
                              <begin>
                                <assign loc="m,363,87,363,88" dtype_id="1">
                                  <add loc="m,363,99,363,100" dtype_id="1">
                                    <const loc="m,363,100,363,101" name="32&apos;sh1" dtype_id="2"/>
                                    <varref loc="m,363,89,363,99" name="byte_index" dtype_id="1"/>
                                  </add>
                                  <varref loc="m,363,76,363,86" name="byte_index" dtype_id="1"/>
                                </assign>
                              </begin>
                            </while>
                          </begin>
                        </caseitem>
                        <caseitem loc="m,369,17,369,18">
                          <const loc="m,369,12,369,17" name="5&apos;h6" dtype_id="14"/>
                          <begin loc="m,370,14,370,17">
                            <assign loc="m,370,31,370,32" dtype_id="1">
                              <const loc="m,370,33,370,34" name="32&apos;sh0" dtype_id="2"/>
                              <varref loc="m,370,20,370,30" name="byte_index" dtype_id="1"/>
                            </assign>
                            <while loc="m,370,14,370,17">
                              <begin>
                              </begin>
                              <begin>
                                <gtes loc="m,370,47,370,49" dtype_id="7">
                                  <const loc="m,370,72,370,73" name="32&apos;h3" dtype_id="2"/>
                                  <varref loc="m,370,36,370,46" name="byte_index" dtype_id="1"/>
                                </gtes>
                              </begin>
                              <begin>
                                <if loc="m,371,16,371,18">
                                  <sel loc="m,371,32,371,33" dtype_id="7">
                                    <varref loc="m,371,21,371,32" name="S_AXI_WSTRB" dtype_id="12"/>
                                    <sel loc="m,371,33,371,43" dtype_id="20">
                                      <varref loc="m,371,33,371,43" name="byte_index" dtype_id="1"/>
                                      <const loc="m,371,33,371,43" name="32&apos;h0" dtype_id="6"/>
                                      <const loc="m,371,33,371,43" name="32&apos;h2" dtype_id="6"/>
                                    </sel>
                                    <const loc="m,371,32,371,33" name="32&apos;h1" dtype_id="6"/>
                                  </sel>
                                  <begin>
                                    <begin loc="m,371,52,371,57">
                                      <assigndly loc="m,374,48,374,50" dtype_id="3">
                                        <sel loc="m,374,62,374,63" dtype_id="3">
                                          <varref loc="m,374,51,374,62" name="S_AXI_WDATA" dtype_id="6"/>
                                          <sel loc="m,374,74,374,75" dtype_id="16">
                                            <muls loc="m,374,74,374,75" dtype_id="2">
                                              <const loc="m,374,75,374,76" name="32&apos;sh8" dtype_id="2"/>
                                              <varref loc="m,374,64,374,74" name="byte_index" dtype_id="1"/>
                                            </muls>
                                            <const loc="m,374,74,374,75" name="32&apos;h0" dtype_id="6"/>
                                            <const loc="m,374,74,374,75" name="32&apos;h5" dtype_id="6"/>
                                          </sel>
                                          <const loc="m,374,81,374,82" name="32&apos;sh8" dtype_id="2"/>
                                        </sel>
                                        <sel loc="m,374,26,374,27" dtype_id="3">
                                          <varref loc="m,374,18,374,26" name="slv_reg6" dtype_id="6"/>
                                          <sel loc="m,374,38,374,39" dtype_id="16">
                                            <muls loc="m,374,38,374,39" dtype_id="2">
                                              <const loc="m,374,39,374,40" name="32&apos;sh8" dtype_id="2"/>
                                              <varref loc="m,374,28,374,38" name="byte_index" dtype_id="1"/>
                                            </muls>
                                            <const loc="m,374,38,374,39" name="32&apos;h0" dtype_id="6"/>
                                            <const loc="m,374,38,374,39" name="32&apos;h5" dtype_id="6"/>
                                          </sel>
                                          <const loc="m,374,45,374,46" name="32&apos;sh8" dtype_id="2"/>
                                        </sel>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                </if>
                              </begin>
                              <begin>
                                <assign loc="m,370,87,370,88" dtype_id="1">
                                  <add loc="m,370,99,370,100" dtype_id="1">
                                    <const loc="m,370,100,370,101" name="32&apos;sh1" dtype_id="2"/>
                                    <varref loc="m,370,89,370,99" name="byte_index" dtype_id="1"/>
                                  </add>
                                  <varref loc="m,370,76,370,86" name="byte_index" dtype_id="1"/>
                                </assign>
                              </begin>
                            </while>
                          </begin>
                        </caseitem>
                        <caseitem loc="m,376,17,376,18">
                          <const loc="m,376,12,376,17" name="5&apos;h7" dtype_id="14"/>
                          <begin loc="m,377,14,377,17">
                            <assign loc="m,377,31,377,32" dtype_id="1">
                              <const loc="m,377,33,377,34" name="32&apos;sh0" dtype_id="2"/>
                              <varref loc="m,377,20,377,30" name="byte_index" dtype_id="1"/>
                            </assign>
                            <while loc="m,377,14,377,17">
                              <begin>
                              </begin>
                              <begin>
                                <gtes loc="m,377,47,377,49" dtype_id="7">
                                  <const loc="m,377,72,377,73" name="32&apos;h3" dtype_id="2"/>
                                  <varref loc="m,377,36,377,46" name="byte_index" dtype_id="1"/>
                                </gtes>
                              </begin>
                              <begin>
                                <if loc="m,378,16,378,18">
                                  <sel loc="m,378,32,378,33" dtype_id="7">
                                    <varref loc="m,378,21,378,32" name="S_AXI_WSTRB" dtype_id="12"/>
                                    <sel loc="m,378,33,378,43" dtype_id="20">
                                      <varref loc="m,378,33,378,43" name="byte_index" dtype_id="1"/>
                                      <const loc="m,378,33,378,43" name="32&apos;h0" dtype_id="6"/>
                                      <const loc="m,378,33,378,43" name="32&apos;h2" dtype_id="6"/>
                                    </sel>
                                    <const loc="m,378,32,378,33" name="32&apos;h1" dtype_id="6"/>
                                  </sel>
                                  <begin>
                                    <begin loc="m,378,52,378,57">
                                      <assigndly loc="m,381,48,381,50" dtype_id="3">
                                        <sel loc="m,381,62,381,63" dtype_id="3">
                                          <varref loc="m,381,51,381,62" name="S_AXI_WDATA" dtype_id="6"/>
                                          <sel loc="m,381,74,381,75" dtype_id="16">
                                            <muls loc="m,381,74,381,75" dtype_id="2">
                                              <const loc="m,381,75,381,76" name="32&apos;sh8" dtype_id="2"/>
                                              <varref loc="m,381,64,381,74" name="byte_index" dtype_id="1"/>
                                            </muls>
                                            <const loc="m,381,74,381,75" name="32&apos;h0" dtype_id="6"/>
                                            <const loc="m,381,74,381,75" name="32&apos;h5" dtype_id="6"/>
                                          </sel>
                                          <const loc="m,381,81,381,82" name="32&apos;sh8" dtype_id="2"/>
                                        </sel>
                                        <sel loc="m,381,26,381,27" dtype_id="3">
                                          <varref loc="m,381,18,381,26" name="slv_reg7" dtype_id="6"/>
                                          <sel loc="m,381,38,381,39" dtype_id="16">
                                            <muls loc="m,381,38,381,39" dtype_id="2">
                                              <const loc="m,381,39,381,40" name="32&apos;sh8" dtype_id="2"/>
                                              <varref loc="m,381,28,381,38" name="byte_index" dtype_id="1"/>
                                            </muls>
                                            <const loc="m,381,38,381,39" name="32&apos;h0" dtype_id="6"/>
                                            <const loc="m,381,38,381,39" name="32&apos;h5" dtype_id="6"/>
                                          </sel>
                                          <const loc="m,381,45,381,46" name="32&apos;sh8" dtype_id="2"/>
                                        </sel>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                </if>
                              </begin>
                              <begin>
                                <assign loc="m,377,87,377,88" dtype_id="1">
                                  <add loc="m,377,99,377,100" dtype_id="1">
                                    <const loc="m,377,100,377,101" name="32&apos;sh1" dtype_id="2"/>
                                    <varref loc="m,377,89,377,99" name="byte_index" dtype_id="1"/>
                                  </add>
                                  <varref loc="m,377,76,377,86" name="byte_index" dtype_id="1"/>
                                </assign>
                              </begin>
                            </while>
                          </begin>
                        </caseitem>
                        <caseitem loc="m,383,17,383,18">
                          <const loc="m,383,12,383,17" name="5&apos;h8" dtype_id="14"/>
                          <begin loc="m,384,14,384,17">
                            <assign loc="m,384,31,384,32" dtype_id="1">
                              <const loc="m,384,33,384,34" name="32&apos;sh0" dtype_id="2"/>
                              <varref loc="m,384,20,384,30" name="byte_index" dtype_id="1"/>
                            </assign>
                            <while loc="m,384,14,384,17">
                              <begin>
                              </begin>
                              <begin>
                                <gtes loc="m,384,47,384,49" dtype_id="7">
                                  <const loc="m,384,72,384,73" name="32&apos;h3" dtype_id="2"/>
                                  <varref loc="m,384,36,384,46" name="byte_index" dtype_id="1"/>
                                </gtes>
                              </begin>
                              <begin>
                                <if loc="m,385,16,385,18">
                                  <sel loc="m,385,32,385,33" dtype_id="7">
                                    <varref loc="m,385,21,385,32" name="S_AXI_WSTRB" dtype_id="12"/>
                                    <sel loc="m,385,33,385,43" dtype_id="20">
                                      <varref loc="m,385,33,385,43" name="byte_index" dtype_id="1"/>
                                      <const loc="m,385,33,385,43" name="32&apos;h0" dtype_id="6"/>
                                      <const loc="m,385,33,385,43" name="32&apos;h2" dtype_id="6"/>
                                    </sel>
                                    <const loc="m,385,32,385,33" name="32&apos;h1" dtype_id="6"/>
                                  </sel>
                                  <begin>
                                    <begin loc="m,385,52,385,57">
                                      <assigndly loc="m,388,48,388,50" dtype_id="3">
                                        <sel loc="m,388,62,388,63" dtype_id="3">
                                          <varref loc="m,388,51,388,62" name="S_AXI_WDATA" dtype_id="6"/>
                                          <sel loc="m,388,74,388,75" dtype_id="16">
                                            <muls loc="m,388,74,388,75" dtype_id="2">
                                              <const loc="m,388,75,388,76" name="32&apos;sh8" dtype_id="2"/>
                                              <varref loc="m,388,64,388,74" name="byte_index" dtype_id="1"/>
                                            </muls>
                                            <const loc="m,388,74,388,75" name="32&apos;h0" dtype_id="6"/>
                                            <const loc="m,388,74,388,75" name="32&apos;h5" dtype_id="6"/>
                                          </sel>
                                          <const loc="m,388,81,388,82" name="32&apos;sh8" dtype_id="2"/>
                                        </sel>
                                        <sel loc="m,388,26,388,27" dtype_id="3">
                                          <varref loc="m,388,18,388,26" name="slv_reg8" dtype_id="6"/>
                                          <sel loc="m,388,38,388,39" dtype_id="16">
                                            <muls loc="m,388,38,388,39" dtype_id="2">
                                              <const loc="m,388,39,388,40" name="32&apos;sh8" dtype_id="2"/>
                                              <varref loc="m,388,28,388,38" name="byte_index" dtype_id="1"/>
                                            </muls>
                                            <const loc="m,388,38,388,39" name="32&apos;h0" dtype_id="6"/>
                                            <const loc="m,388,38,388,39" name="32&apos;h5" dtype_id="6"/>
                                          </sel>
                                          <const loc="m,388,45,388,46" name="32&apos;sh8" dtype_id="2"/>
                                        </sel>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                </if>
                              </begin>
                              <begin>
                                <assign loc="m,384,87,384,88" dtype_id="1">
                                  <add loc="m,384,99,384,100" dtype_id="1">
                                    <const loc="m,384,100,384,101" name="32&apos;sh1" dtype_id="2"/>
                                    <varref loc="m,384,89,384,99" name="byte_index" dtype_id="1"/>
                                  </add>
                                  <varref loc="m,384,76,384,86" name="byte_index" dtype_id="1"/>
                                </assign>
                              </begin>
                            </while>
                          </begin>
                        </caseitem>
                        <caseitem loc="m,390,17,390,18">
                          <const loc="m,390,12,390,17" name="5&apos;h9" dtype_id="14"/>
                          <begin loc="m,391,14,391,17">
                            <assign loc="m,391,31,391,32" dtype_id="1">
                              <const loc="m,391,33,391,34" name="32&apos;sh0" dtype_id="2"/>
                              <varref loc="m,391,20,391,30" name="byte_index" dtype_id="1"/>
                            </assign>
                            <while loc="m,391,14,391,17">
                              <begin>
                              </begin>
                              <begin>
                                <gtes loc="m,391,47,391,49" dtype_id="7">
                                  <const loc="m,391,72,391,73" name="32&apos;h3" dtype_id="2"/>
                                  <varref loc="m,391,36,391,46" name="byte_index" dtype_id="1"/>
                                </gtes>
                              </begin>
                              <begin>
                                <if loc="m,392,16,392,18">
                                  <sel loc="m,392,32,392,33" dtype_id="7">
                                    <varref loc="m,392,21,392,32" name="S_AXI_WSTRB" dtype_id="12"/>
                                    <sel loc="m,392,33,392,43" dtype_id="20">
                                      <varref loc="m,392,33,392,43" name="byte_index" dtype_id="1"/>
                                      <const loc="m,392,33,392,43" name="32&apos;h0" dtype_id="6"/>
                                      <const loc="m,392,33,392,43" name="32&apos;h2" dtype_id="6"/>
                                    </sel>
                                    <const loc="m,392,32,392,33" name="32&apos;h1" dtype_id="6"/>
                                  </sel>
                                  <begin>
                                    <begin loc="m,392,52,392,57">
                                      <assigndly loc="m,395,48,395,50" dtype_id="3">
                                        <sel loc="m,395,62,395,63" dtype_id="3">
                                          <varref loc="m,395,51,395,62" name="S_AXI_WDATA" dtype_id="6"/>
                                          <sel loc="m,395,74,395,75" dtype_id="16">
                                            <muls loc="m,395,74,395,75" dtype_id="2">
                                              <const loc="m,395,75,395,76" name="32&apos;sh8" dtype_id="2"/>
                                              <varref loc="m,395,64,395,74" name="byte_index" dtype_id="1"/>
                                            </muls>
                                            <const loc="m,395,74,395,75" name="32&apos;h0" dtype_id="6"/>
                                            <const loc="m,395,74,395,75" name="32&apos;h5" dtype_id="6"/>
                                          </sel>
                                          <const loc="m,395,81,395,82" name="32&apos;sh8" dtype_id="2"/>
                                        </sel>
                                        <sel loc="m,395,26,395,27" dtype_id="3">
                                          <varref loc="m,395,18,395,26" name="slv_reg9" dtype_id="6"/>
                                          <sel loc="m,395,38,395,39" dtype_id="16">
                                            <muls loc="m,395,38,395,39" dtype_id="2">
                                              <const loc="m,395,39,395,40" name="32&apos;sh8" dtype_id="2"/>
                                              <varref loc="m,395,28,395,38" name="byte_index" dtype_id="1"/>
                                            </muls>
                                            <const loc="m,395,38,395,39" name="32&apos;h0" dtype_id="6"/>
                                            <const loc="m,395,38,395,39" name="32&apos;h5" dtype_id="6"/>
                                          </sel>
                                          <const loc="m,395,45,395,46" name="32&apos;sh8" dtype_id="2"/>
                                        </sel>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                </if>
                              </begin>
                              <begin>
                                <assign loc="m,391,87,391,88" dtype_id="1">
                                  <add loc="m,391,99,391,100" dtype_id="1">
                                    <const loc="m,391,100,391,101" name="32&apos;sh1" dtype_id="2"/>
                                    <varref loc="m,391,89,391,99" name="byte_index" dtype_id="1"/>
                                  </add>
                                  <varref loc="m,391,76,391,86" name="byte_index" dtype_id="1"/>
                                </assign>
                              </begin>
                            </while>
                          </begin>
                        </caseitem>
                        <caseitem loc="m,397,17,397,18">
                          <const loc="m,397,12,397,17" name="5&apos;ha" dtype_id="14"/>
                          <begin loc="m,398,14,398,17">
                            <assign loc="m,398,31,398,32" dtype_id="1">
                              <const loc="m,398,33,398,34" name="32&apos;sh0" dtype_id="2"/>
                              <varref loc="m,398,20,398,30" name="byte_index" dtype_id="1"/>
                            </assign>
                            <while loc="m,398,14,398,17">
                              <begin>
                              </begin>
                              <begin>
                                <gtes loc="m,398,47,398,49" dtype_id="7">
                                  <const loc="m,398,72,398,73" name="32&apos;h3" dtype_id="2"/>
                                  <varref loc="m,398,36,398,46" name="byte_index" dtype_id="1"/>
                                </gtes>
                              </begin>
                              <begin>
                                <if loc="m,399,16,399,18">
                                  <sel loc="m,399,32,399,33" dtype_id="7">
                                    <varref loc="m,399,21,399,32" name="S_AXI_WSTRB" dtype_id="12"/>
                                    <sel loc="m,399,33,399,43" dtype_id="20">
                                      <varref loc="m,399,33,399,43" name="byte_index" dtype_id="1"/>
                                      <const loc="m,399,33,399,43" name="32&apos;h0" dtype_id="6"/>
                                      <const loc="m,399,33,399,43" name="32&apos;h2" dtype_id="6"/>
                                    </sel>
                                    <const loc="m,399,32,399,33" name="32&apos;h1" dtype_id="6"/>
                                  </sel>
                                  <begin>
                                    <begin loc="m,399,52,399,57">
                                      <assigndly loc="m,402,49,402,51" dtype_id="3">
                                        <sel loc="m,402,63,402,64" dtype_id="3">
                                          <varref loc="m,402,52,402,63" name="S_AXI_WDATA" dtype_id="6"/>
                                          <sel loc="m,402,75,402,76" dtype_id="16">
                                            <muls loc="m,402,75,402,76" dtype_id="2">
                                              <const loc="m,402,76,402,77" name="32&apos;sh8" dtype_id="2"/>
                                              <varref loc="m,402,65,402,75" name="byte_index" dtype_id="1"/>
                                            </muls>
                                            <const loc="m,402,75,402,76" name="32&apos;h0" dtype_id="6"/>
                                            <const loc="m,402,75,402,76" name="32&apos;h5" dtype_id="6"/>
                                          </sel>
                                          <const loc="m,402,82,402,83" name="32&apos;sh8" dtype_id="2"/>
                                        </sel>
                                        <sel loc="m,402,27,402,28" dtype_id="3">
                                          <varref loc="m,402,18,402,27" name="slv_reg10" dtype_id="6"/>
                                          <sel loc="m,402,39,402,40" dtype_id="16">
                                            <muls loc="m,402,39,402,40" dtype_id="2">
                                              <const loc="m,402,40,402,41" name="32&apos;sh8" dtype_id="2"/>
                                              <varref loc="m,402,29,402,39" name="byte_index" dtype_id="1"/>
                                            </muls>
                                            <const loc="m,402,39,402,40" name="32&apos;h0" dtype_id="6"/>
                                            <const loc="m,402,39,402,40" name="32&apos;h5" dtype_id="6"/>
                                          </sel>
                                          <const loc="m,402,46,402,47" name="32&apos;sh8" dtype_id="2"/>
                                        </sel>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                </if>
                              </begin>
                              <begin>
                                <assign loc="m,398,87,398,88" dtype_id="1">
                                  <add loc="m,398,99,398,100" dtype_id="1">
                                    <const loc="m,398,100,398,101" name="32&apos;sh1" dtype_id="2"/>
                                    <varref loc="m,398,89,398,99" name="byte_index" dtype_id="1"/>
                                  </add>
                                  <varref loc="m,398,76,398,86" name="byte_index" dtype_id="1"/>
                                </assign>
                              </begin>
                            </while>
                          </begin>
                        </caseitem>
                        <caseitem loc="m,404,17,404,18">
                          <const loc="m,404,12,404,17" name="5&apos;hb" dtype_id="14"/>
                          <begin loc="m,405,14,405,17">
                            <assign loc="m,405,31,405,32" dtype_id="1">
                              <const loc="m,405,33,405,34" name="32&apos;sh0" dtype_id="2"/>
                              <varref loc="m,405,20,405,30" name="byte_index" dtype_id="1"/>
                            </assign>
                            <while loc="m,405,14,405,17">
                              <begin>
                              </begin>
                              <begin>
                                <gtes loc="m,405,47,405,49" dtype_id="7">
                                  <const loc="m,405,72,405,73" name="32&apos;h3" dtype_id="2"/>
                                  <varref loc="m,405,36,405,46" name="byte_index" dtype_id="1"/>
                                </gtes>
                              </begin>
                              <begin>
                                <if loc="m,406,16,406,18">
                                  <sel loc="m,406,32,406,33" dtype_id="7">
                                    <varref loc="m,406,21,406,32" name="S_AXI_WSTRB" dtype_id="12"/>
                                    <sel loc="m,406,33,406,43" dtype_id="20">
                                      <varref loc="m,406,33,406,43" name="byte_index" dtype_id="1"/>
                                      <const loc="m,406,33,406,43" name="32&apos;h0" dtype_id="6"/>
                                      <const loc="m,406,33,406,43" name="32&apos;h2" dtype_id="6"/>
                                    </sel>
                                    <const loc="m,406,32,406,33" name="32&apos;h1" dtype_id="6"/>
                                  </sel>
                                  <begin>
                                    <begin loc="m,406,52,406,57">
                                      <assigndly loc="m,409,49,409,51" dtype_id="3">
                                        <sel loc="m,409,63,409,64" dtype_id="3">
                                          <varref loc="m,409,52,409,63" name="S_AXI_WDATA" dtype_id="6"/>
                                          <sel loc="m,409,75,409,76" dtype_id="16">
                                            <muls loc="m,409,75,409,76" dtype_id="2">
                                              <const loc="m,409,76,409,77" name="32&apos;sh8" dtype_id="2"/>
                                              <varref loc="m,409,65,409,75" name="byte_index" dtype_id="1"/>
                                            </muls>
                                            <const loc="m,409,75,409,76" name="32&apos;h0" dtype_id="6"/>
                                            <const loc="m,409,75,409,76" name="32&apos;h5" dtype_id="6"/>
                                          </sel>
                                          <const loc="m,409,82,409,83" name="32&apos;sh8" dtype_id="2"/>
                                        </sel>
                                        <sel loc="m,409,27,409,28" dtype_id="3">
                                          <varref loc="m,409,18,409,27" name="slv_reg11" dtype_id="6"/>
                                          <sel loc="m,409,39,409,40" dtype_id="16">
                                            <muls loc="m,409,39,409,40" dtype_id="2">
                                              <const loc="m,409,40,409,41" name="32&apos;sh8" dtype_id="2"/>
                                              <varref loc="m,409,29,409,39" name="byte_index" dtype_id="1"/>
                                            </muls>
                                            <const loc="m,409,39,409,40" name="32&apos;h0" dtype_id="6"/>
                                            <const loc="m,409,39,409,40" name="32&apos;h5" dtype_id="6"/>
                                          </sel>
                                          <const loc="m,409,46,409,47" name="32&apos;sh8" dtype_id="2"/>
                                        </sel>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                </if>
                              </begin>
                              <begin>
                                <assign loc="m,405,87,405,88" dtype_id="1">
                                  <add loc="m,405,99,405,100" dtype_id="1">
                                    <const loc="m,405,100,405,101" name="32&apos;sh1" dtype_id="2"/>
                                    <varref loc="m,405,89,405,99" name="byte_index" dtype_id="1"/>
                                  </add>
                                  <varref loc="m,405,76,405,86" name="byte_index" dtype_id="1"/>
                                </assign>
                              </begin>
                            </while>
                          </begin>
                        </caseitem>
                        <caseitem loc="m,411,17,411,18">
                          <const loc="m,411,12,411,17" name="5&apos;hc" dtype_id="14"/>
                          <begin loc="m,412,14,412,17">
                            <assign loc="m,412,31,412,32" dtype_id="1">
                              <const loc="m,412,33,412,34" name="32&apos;sh0" dtype_id="2"/>
                              <varref loc="m,412,20,412,30" name="byte_index" dtype_id="1"/>
                            </assign>
                            <while loc="m,412,14,412,17">
                              <begin>
                              </begin>
                              <begin>
                                <gtes loc="m,412,47,412,49" dtype_id="7">
                                  <const loc="m,412,72,412,73" name="32&apos;h3" dtype_id="2"/>
                                  <varref loc="m,412,36,412,46" name="byte_index" dtype_id="1"/>
                                </gtes>
                              </begin>
                              <begin>
                                <if loc="m,413,16,413,18">
                                  <sel loc="m,413,32,413,33" dtype_id="7">
                                    <varref loc="m,413,21,413,32" name="S_AXI_WSTRB" dtype_id="12"/>
                                    <sel loc="m,413,33,413,43" dtype_id="20">
                                      <varref loc="m,413,33,413,43" name="byte_index" dtype_id="1"/>
                                      <const loc="m,413,33,413,43" name="32&apos;h0" dtype_id="6"/>
                                      <const loc="m,413,33,413,43" name="32&apos;h2" dtype_id="6"/>
                                    </sel>
                                    <const loc="m,413,32,413,33" name="32&apos;h1" dtype_id="6"/>
                                  </sel>
                                  <begin>
                                    <begin loc="m,413,52,413,57">
                                      <assigndly loc="m,416,49,416,51" dtype_id="3">
                                        <sel loc="m,416,63,416,64" dtype_id="3">
                                          <varref loc="m,416,52,416,63" name="S_AXI_WDATA" dtype_id="6"/>
                                          <sel loc="m,416,75,416,76" dtype_id="16">
                                            <muls loc="m,416,75,416,76" dtype_id="2">
                                              <const loc="m,416,76,416,77" name="32&apos;sh8" dtype_id="2"/>
                                              <varref loc="m,416,65,416,75" name="byte_index" dtype_id="1"/>
                                            </muls>
                                            <const loc="m,416,75,416,76" name="32&apos;h0" dtype_id="6"/>
                                            <const loc="m,416,75,416,76" name="32&apos;h5" dtype_id="6"/>
                                          </sel>
                                          <const loc="m,416,82,416,83" name="32&apos;sh8" dtype_id="2"/>
                                        </sel>
                                        <sel loc="m,416,27,416,28" dtype_id="3">
                                          <varref loc="m,416,18,416,27" name="slv_reg12" dtype_id="6"/>
                                          <sel loc="m,416,39,416,40" dtype_id="16">
                                            <muls loc="m,416,39,416,40" dtype_id="2">
                                              <const loc="m,416,40,416,41" name="32&apos;sh8" dtype_id="2"/>
                                              <varref loc="m,416,29,416,39" name="byte_index" dtype_id="1"/>
                                            </muls>
                                            <const loc="m,416,39,416,40" name="32&apos;h0" dtype_id="6"/>
                                            <const loc="m,416,39,416,40" name="32&apos;h5" dtype_id="6"/>
                                          </sel>
                                          <const loc="m,416,46,416,47" name="32&apos;sh8" dtype_id="2"/>
                                        </sel>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                </if>
                              </begin>
                              <begin>
                                <assign loc="m,412,87,412,88" dtype_id="1">
                                  <add loc="m,412,99,412,100" dtype_id="1">
                                    <const loc="m,412,100,412,101" name="32&apos;sh1" dtype_id="2"/>
                                    <varref loc="m,412,89,412,99" name="byte_index" dtype_id="1"/>
                                  </add>
                                  <varref loc="m,412,76,412,86" name="byte_index" dtype_id="1"/>
                                </assign>
                              </begin>
                            </while>
                          </begin>
                        </caseitem>
                        <caseitem loc="m,460,17,460,18">
                          <const loc="m,460,12,460,17" name="5&apos;h13" dtype_id="14"/>
                          <begin loc="m,461,14,461,17">
                            <assign loc="m,461,31,461,32" dtype_id="1">
                              <const loc="m,461,33,461,34" name="32&apos;sh0" dtype_id="2"/>
                              <varref loc="m,461,20,461,30" name="byte_index" dtype_id="1"/>
                            </assign>
                            <while loc="m,461,14,461,17">
                              <begin>
                              </begin>
                              <begin>
                                <gtes loc="m,461,47,461,49" dtype_id="7">
                                  <const loc="m,461,72,461,73" name="32&apos;h3" dtype_id="2"/>
                                  <varref loc="m,461,36,461,46" name="byte_index" dtype_id="1"/>
                                </gtes>
                              </begin>
                              <begin>
                                <if loc="m,462,16,462,18">
                                  <sel loc="m,462,32,462,33" dtype_id="7">
                                    <varref loc="m,462,21,462,32" name="S_AXI_WSTRB" dtype_id="12"/>
                                    <sel loc="m,462,33,462,43" dtype_id="20">
                                      <varref loc="m,462,33,462,43" name="byte_index" dtype_id="1"/>
                                      <const loc="m,462,33,462,43" name="32&apos;h0" dtype_id="6"/>
                                      <const loc="m,462,33,462,43" name="32&apos;h2" dtype_id="6"/>
                                    </sel>
                                    <const loc="m,462,32,462,33" name="32&apos;h1" dtype_id="6"/>
                                  </sel>
                                  <begin>
                                    <begin loc="m,462,52,462,57">
                                      <assigndly loc="m,465,49,465,51" dtype_id="3">
                                        <sel loc="m,465,63,465,64" dtype_id="3">
                                          <varref loc="m,465,52,465,63" name="S_AXI_WDATA" dtype_id="6"/>
                                          <sel loc="m,465,75,465,76" dtype_id="16">
                                            <muls loc="m,465,75,465,76" dtype_id="2">
                                              <const loc="m,465,76,465,77" name="32&apos;sh8" dtype_id="2"/>
                                              <varref loc="m,465,65,465,75" name="byte_index" dtype_id="1"/>
                                            </muls>
                                            <const loc="m,465,75,465,76" name="32&apos;h0" dtype_id="6"/>
                                            <const loc="m,465,75,465,76" name="32&apos;h5" dtype_id="6"/>
                                          </sel>
                                          <const loc="m,465,82,465,83" name="32&apos;sh8" dtype_id="2"/>
                                        </sel>
                                        <sel loc="m,465,27,465,28" dtype_id="3">
                                          <varref loc="m,465,18,465,27" name="slv_reg19" dtype_id="6"/>
                                          <sel loc="m,465,39,465,40" dtype_id="16">
                                            <muls loc="m,465,39,465,40" dtype_id="2">
                                              <const loc="m,465,40,465,41" name="32&apos;sh8" dtype_id="2"/>
                                              <varref loc="m,465,29,465,39" name="byte_index" dtype_id="1"/>
                                            </muls>
                                            <const loc="m,465,39,465,40" name="32&apos;h0" dtype_id="6"/>
                                            <const loc="m,465,39,465,40" name="32&apos;h5" dtype_id="6"/>
                                          </sel>
                                          <const loc="m,465,46,465,47" name="32&apos;sh8" dtype_id="2"/>
                                        </sel>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                </if>
                              </begin>
                              <begin>
                                <assign loc="m,461,87,461,88" dtype_id="1">
                                  <add loc="m,461,99,461,100" dtype_id="1">
                                    <const loc="m,461,100,461,101" name="32&apos;sh1" dtype_id="2"/>
                                    <varref loc="m,461,89,461,99" name="byte_index" dtype_id="1"/>
                                  </add>
                                  <varref loc="m,461,76,461,86" name="byte_index" dtype_id="1"/>
                                </assign>
                              </begin>
                            </while>
                          </begin>
                        </caseitem>
                        <caseitem loc="m,551,12,551,19">
                          <begin loc="m,551,22,551,27">
                            <assigndly loc="m,552,33,552,35" dtype_id="6">
                              <varref loc="m,552,36,552,44" name="slv_reg0" dtype_id="6"/>
                              <varref loc="m,552,24,552,32" name="slv_reg0" dtype_id="6"/>
                            </assigndly>
                            <assigndly loc="m,553,33,553,35" dtype_id="6">
                              <varref loc="m,553,36,553,44" name="slv_reg1" dtype_id="6"/>
                              <varref loc="m,553,24,553,32" name="slv_reg1" dtype_id="6"/>
                            </assigndly>
                            <assigndly loc="m,554,33,554,35" dtype_id="6">
                              <varref loc="m,554,36,554,44" name="slv_reg2" dtype_id="6"/>
                              <varref loc="m,554,24,554,32" name="slv_reg2" dtype_id="6"/>
                            </assigndly>
                            <assigndly loc="m,555,33,555,35" dtype_id="6">
                              <varref loc="m,555,36,555,44" name="slv_reg3" dtype_id="6"/>
                              <varref loc="m,555,24,555,32" name="slv_reg3" dtype_id="6"/>
                            </assigndly>
                            <assigndly loc="m,556,33,556,35" dtype_id="6">
                              <varref loc="m,556,36,556,44" name="slv_reg4" dtype_id="6"/>
                              <varref loc="m,556,24,556,32" name="slv_reg4" dtype_id="6"/>
                            </assigndly>
                            <assigndly loc="m,557,33,557,35" dtype_id="6">
                              <varref loc="m,557,36,557,44" name="slv_reg5" dtype_id="6"/>
                              <varref loc="m,557,24,557,32" name="slv_reg5" dtype_id="6"/>
                            </assigndly>
                            <assigndly loc="m,558,33,558,35" dtype_id="6">
                              <varref loc="m,558,36,558,44" name="slv_reg6" dtype_id="6"/>
                              <varref loc="m,558,24,558,32" name="slv_reg6" dtype_id="6"/>
                            </assigndly>
                            <assigndly loc="m,559,33,559,35" dtype_id="6">
                              <varref loc="m,559,36,559,44" name="slv_reg7" dtype_id="6"/>
                              <varref loc="m,559,24,559,32" name="slv_reg7" dtype_id="6"/>
                            </assigndly>
                            <assigndly loc="m,560,33,560,35" dtype_id="6">
                              <varref loc="m,560,36,560,44" name="slv_reg8" dtype_id="6"/>
                              <varref loc="m,560,24,560,32" name="slv_reg8" dtype_id="6"/>
                            </assigndly>
                            <assigndly loc="m,561,33,561,35" dtype_id="6">
                              <varref loc="m,561,36,561,44" name="slv_reg9" dtype_id="6"/>
                              <varref loc="m,561,24,561,32" name="slv_reg9" dtype_id="6"/>
                            </assigndly>
                            <assigndly loc="m,562,34,562,36" dtype_id="6">
                              <varref loc="m,562,37,562,46" name="slv_reg10" dtype_id="6"/>
                              <varref loc="m,562,24,562,33" name="slv_reg10" dtype_id="6"/>
                            </assigndly>
                            <assigndly loc="m,563,34,563,36" dtype_id="6">
                              <varref loc="m,563,37,563,46" name="slv_reg11" dtype_id="6"/>
                              <varref loc="m,563,24,563,33" name="slv_reg11" dtype_id="6"/>
                            </assigndly>
                            <assigndly loc="m,564,34,564,36" dtype_id="6">
                              <varref loc="m,564,37,564,46" name="slv_reg12" dtype_id="6"/>
                              <varref loc="m,564,24,564,33" name="slv_reg12" dtype_id="6"/>
                            </assigndly>
                            <assigndly loc="m,571,34,571,36" dtype_id="6">
                              <varref loc="m,571,37,571,46" name="slv_reg19" dtype_id="6"/>
                              <varref loc="m,571,24,571,33" name="slv_reg19" dtype_id="6"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                      </case>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="m,299,6,299,11">
                <assigndly loc="m,300,25,300,27" dtype_id="7">
                  <const loc="m,300,28,300,29" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="m,300,5,300,24" name="slv_reg_wren_signal" dtype_id="7"/>
                </assigndly>
                <assigndly loc="m,301,17,301,19" dtype_id="6">
                  <const loc="m,301,20,301,25" name="32&apos;h0" dtype_id="6"/>
                  <varref loc="m,301,8,301,16" name="slv_reg0" dtype_id="6"/>
                </assigndly>
                <assigndly loc="m,302,17,302,19" dtype_id="6">
                  <const loc="m,302,20,302,25" name="32&apos;h0" dtype_id="6"/>
                  <varref loc="m,302,8,302,16" name="slv_reg1" dtype_id="6"/>
                </assigndly>
                <assigndly loc="m,303,17,303,19" dtype_id="6">
                  <const loc="m,303,20,303,25" name="32&apos;h0" dtype_id="6"/>
                  <varref loc="m,303,8,303,16" name="slv_reg2" dtype_id="6"/>
                </assigndly>
                <assigndly loc="m,304,17,304,19" dtype_id="6">
                  <const loc="m,304,20,304,25" name="32&apos;h0" dtype_id="6"/>
                  <varref loc="m,304,8,304,16" name="slv_reg3" dtype_id="6"/>
                </assigndly>
                <assigndly loc="m,305,17,305,19" dtype_id="6">
                  <const loc="m,305,20,305,25" name="32&apos;h0" dtype_id="6"/>
                  <varref loc="m,305,8,305,16" name="slv_reg4" dtype_id="6"/>
                </assigndly>
                <assigndly loc="m,306,17,306,19" dtype_id="6">
                  <const loc="m,306,20,306,25" name="32&apos;h0" dtype_id="6"/>
                  <varref loc="m,306,8,306,16" name="slv_reg5" dtype_id="6"/>
                </assigndly>
                <assigndly loc="m,307,17,307,19" dtype_id="6">
                  <const loc="m,307,20,307,25" name="32&apos;h0" dtype_id="6"/>
                  <varref loc="m,307,8,307,16" name="slv_reg6" dtype_id="6"/>
                </assigndly>
                <assigndly loc="m,308,17,308,19" dtype_id="6">
                  <const loc="m,308,20,308,25" name="32&apos;h0" dtype_id="6"/>
                  <varref loc="m,308,8,308,16" name="slv_reg7" dtype_id="6"/>
                </assigndly>
                <assigndly loc="m,309,17,309,19" dtype_id="6">
                  <const loc="m,309,20,309,25" name="32&apos;h0" dtype_id="6"/>
                  <varref loc="m,309,8,309,16" name="slv_reg8" dtype_id="6"/>
                </assigndly>
                <assigndly loc="m,310,17,310,19" dtype_id="6">
                  <const loc="m,310,20,310,25" name="32&apos;h0" dtype_id="6"/>
                  <varref loc="m,310,8,310,16" name="slv_reg9" dtype_id="6"/>
                </assigndly>
                <assigndly loc="m,311,18,311,20" dtype_id="6">
                  <const loc="m,311,21,311,26" name="32&apos;h0" dtype_id="6"/>
                  <varref loc="m,311,8,311,17" name="slv_reg10" dtype_id="6"/>
                </assigndly>
                <assigndly loc="m,312,18,312,20" dtype_id="6">
                  <const loc="m,312,21,312,26" name="32&apos;h0" dtype_id="6"/>
                  <varref loc="m,312,8,312,17" name="slv_reg11" dtype_id="6"/>
                </assigndly>
                <assigndly loc="m,313,18,313,20" dtype_id="6">
                  <const loc="m,313,21,313,26" name="32&apos;h0" dtype_id="6"/>
                  <varref loc="m,313,8,313,17" name="slv_reg12" dtype_id="6"/>
                </assigndly>
                <assigndly loc="m,320,18,320,20" dtype_id="6">
                  <const loc="m,320,21,320,26" name="32&apos;h0" dtype_id="6"/>
                  <varref loc="m,320,8,320,17" name="slv_reg19" dtype_id="6"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="m,596,2,596,8">
        <sentree loc="m,596,9,596,10">
          <senitem loc="m,596,12,596,19" edgeType="POS">
            <varref loc="m,596,20,596,30" name="S_AXI_ACLK" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="m,597,2,597,7">
          <if loc="m,598,4,598,6">
            <varref loc="m,598,9,598,22" name="S_AXI_ARESETN" dtype_id="7"/>
            <begin>
              <begin loc="m,604,6,604,11">
                <if loc="m,605,8,605,10">
                  <and loc="m,605,70,605,72" dtype_id="7">
                    <and loc="m,605,56,605,58" dtype_id="7">
                      <and loc="m,605,41,605,43" dtype_id="7">
                        <and loc="m,605,24,605,26" dtype_id="7">
                          <varref loc="m,605,12,605,23" name="axi_awready" dtype_id="7"/>
                          <varref loc="m,605,27,605,40" name="S_AXI_AWVALID" dtype_id="7"/>
                        </and>
                        <not loc="m,605,44,605,45" dtype_id="7">
                          <varref loc="m,605,45,605,55" name="axi_bvalid" dtype_id="7"/>
                        </not>
                      </and>
                      <varref loc="m,605,59,605,69" name="axi_wready" dtype_id="7"/>
                    </and>
                    <varref loc="m,605,73,605,85" name="S_AXI_WVALID" dtype_id="7"/>
                  </and>
                  <begin>
                    <begin loc="m,606,10,606,15">
                      <assigndly loc="m,608,23,608,25" dtype_id="7">
                        <const loc="m,608,26,608,30" name="1&apos;h1" dtype_id="7"/>
                        <varref loc="m,608,12,608,22" name="axi_bvalid" dtype_id="7"/>
                      </assigndly>
                      <assigndly loc="m,609,23,609,25" dtype_id="13">
                        <const loc="m,609,26,609,30" name="2&apos;h0" dtype_id="13"/>
                        <varref loc="m,609,12,609,21" name="axi_bresp" dtype_id="13"/>
                      </assigndly>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="m,612,10,612,15">
                      <if loc="m,613,12,613,14">
                        <and loc="m,613,29,613,31" dtype_id="7">
                          <varref loc="m,613,16,613,28" name="S_AXI_BREADY" dtype_id="7"/>
                          <varref loc="m,613,32,613,42" name="axi_bvalid" dtype_id="7"/>
                        </and>
                        <begin>
                          <begin loc="m,616,14,616,19">
                            <assigndly loc="m,617,27,617,29" dtype_id="7">
                              <const loc="m,617,30,617,34" name="1&apos;h0" dtype_id="7"/>
                              <varref loc="m,617,16,617,26" name="axi_bvalid" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="m,599,6,599,11">
                <assigndly loc="m,600,20,600,22" dtype_id="7">
                  <const loc="m,600,23,600,24" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="m,600,8,600,18" name="axi_bvalid" dtype_id="7"/>
                </assigndly>
                <assigndly loc="m,601,20,601,22" dtype_id="13">
                  <const loc="m,601,23,601,27" name="2&apos;h0" dtype_id="13"/>
                  <varref loc="m,601,8,601,17" name="axi_bresp" dtype_id="13"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="m,630,2,630,8">
        <sentree loc="m,630,9,630,10">
          <senitem loc="m,630,12,630,19" edgeType="POS">
            <varref loc="m,630,20,630,30" name="S_AXI_ACLK" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="m,631,2,631,7">
          <if loc="m,632,4,632,6">
            <varref loc="m,632,9,632,22" name="S_AXI_ARESETN" dtype_id="7"/>
            <begin>
              <begin loc="m,638,6,638,11">
                <if loc="m,639,8,639,10">
                  <and loc="m,639,25,639,27" dtype_id="7">
                    <not loc="m,639,12,639,13" dtype_id="7">
                      <varref loc="m,639,13,639,24" name="axi_arready" dtype_id="7"/>
                    </not>
                    <varref loc="m,639,28,639,41" name="S_AXI_ARVALID" dtype_id="7"/>
                  </and>
                  <begin>
                    <begin loc="m,640,10,640,15">
                      <assigndly loc="m,642,24,642,26" dtype_id="7">
                        <const loc="m,642,27,642,31" name="1&apos;h1" dtype_id="7"/>
                        <varref loc="m,642,12,642,23" name="axi_arready" dtype_id="7"/>
                      </assigndly>
                      <assigndly loc="m,644,24,644,26" dtype_id="10">
                        <varref loc="m,644,27,644,39" name="S_AXI_ARADDR" dtype_id="10"/>
                        <varref loc="m,644,12,644,22" name="axi_araddr" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="m,647,10,647,15">
                      <assigndly loc="m,648,24,648,26" dtype_id="7">
                        <const loc="m,648,27,648,31" name="1&apos;h0" dtype_id="7"/>
                        <varref loc="m,648,12,648,23" name="axi_arready" dtype_id="7"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="m,633,6,633,11">
                <assigndly loc="m,634,20,634,22" dtype_id="7">
                  <const loc="m,634,23,634,27" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="m,634,8,634,19" name="axi_arready" dtype_id="7"/>
                </assigndly>
                <assigndly loc="m,635,20,635,22" dtype_id="10">
                  <const loc="m,635,23,635,28" name="7&apos;h0" dtype_id="10"/>
                  <varref loc="m,635,8,635,18" name="axi_araddr" dtype_id="10"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="m,661,2,661,8">
        <sentree loc="m,661,9,661,10">
          <senitem loc="m,661,12,661,19" edgeType="POS">
            <varref loc="m,661,20,661,30" name="S_AXI_ACLK" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="m,662,2,662,7">
          <if loc="m,663,4,663,6">
            <varref loc="m,663,9,663,22" name="S_AXI_ARESETN" dtype_id="7"/>
            <begin>
              <begin loc="m,669,6,669,11">
                <if loc="m,670,8,670,10">
                  <and loc="m,670,41,670,43" dtype_id="7">
                    <and loc="m,670,24,670,26" dtype_id="7">
                      <varref loc="m,670,12,670,23" name="axi_arready" dtype_id="7"/>
                      <varref loc="m,670,27,670,40" name="S_AXI_ARVALID" dtype_id="7"/>
                    </and>
                    <not loc="m,670,44,670,45" dtype_id="7">
                      <varref loc="m,670,45,670,55" name="axi_rvalid" dtype_id="7"/>
                    </not>
                  </and>
                  <begin>
                    <begin loc="m,671,10,671,15">
                      <assigndly loc="m,673,23,673,25" dtype_id="7">
                        <const loc="m,673,26,673,30" name="1&apos;h1" dtype_id="7"/>
                        <varref loc="m,673,12,673,22" name="axi_rvalid" dtype_id="7"/>
                      </assigndly>
                      <assigndly loc="m,674,23,674,25" dtype_id="13">
                        <const loc="m,674,26,674,30" name="2&apos;h0" dtype_id="13"/>
                        <varref loc="m,674,12,674,21" name="axi_rresp" dtype_id="13"/>
                      </assigndly>
                    </begin>
                  </begin>
                  <begin>
                    <if loc="m,676,13,676,15">
                      <and loc="m,676,28,676,30" dtype_id="7">
                        <varref loc="m,676,17,676,27" name="axi_rvalid" dtype_id="7"/>
                        <varref loc="m,676,31,676,43" name="S_AXI_RREADY" dtype_id="7"/>
                      </and>
                      <begin>
                        <begin loc="m,677,10,677,15">
                          <assigndly loc="m,679,23,679,25" dtype_id="7">
                            <const loc="m,679,26,679,30" name="1&apos;h0" dtype_id="7"/>
                            <varref loc="m,679,12,679,22" name="axi_rvalid" dtype_id="7"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="m,664,6,664,11">
                <assigndly loc="m,665,19,665,21" dtype_id="7">
                  <const loc="m,665,22,665,23" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="m,665,8,665,18" name="axi_rvalid" dtype_id="7"/>
                </assigndly>
                <assigndly loc="m,666,19,666,21" dtype_id="13">
                  <const loc="m,666,22,666,23" name="2&apos;h0" dtype_id="13"/>
                  <varref loc="m,666,8,666,17" name="axi_rresp" dtype_id="13"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="m,688,2,688,8">
        <begin loc="m,689,2,689,7">
          <case loc="m,691,8,691,12">
            <sel loc="m,691,25,691,26" dtype_id="14">
              <varref loc="m,691,15,691,25" name="axi_araddr" dtype_id="10"/>
              <const loc="m,691,53,691,61" name="3&apos;h2" dtype_id="18"/>
              <const loc="m,691,34,691,35" name="32&apos;h5" dtype_id="6"/>
            </sel>
            <caseitem loc="m,692,18,692,19">
              <const loc="m,692,10,692,15" name="5&apos;h0" dtype_id="14"/>
              <assigndly loc="m,692,33,692,35" dtype_id="6">
                <varref loc="m,692,36,692,44" name="slv_reg0" dtype_id="6"/>
                <varref loc="m,692,20,692,32" name="reg_data_out" dtype_id="6"/>
              </assigndly>
            </caseitem>
            <caseitem loc="m,693,18,693,19">
              <const loc="m,693,10,693,15" name="5&apos;h1" dtype_id="14"/>
              <assigndly loc="m,693,33,693,35" dtype_id="6">
                <varref loc="m,693,36,693,44" name="slv_reg1" dtype_id="6"/>
                <varref loc="m,693,20,693,32" name="reg_data_out" dtype_id="6"/>
              </assigndly>
            </caseitem>
            <caseitem loc="m,694,18,694,19">
              <const loc="m,694,10,694,15" name="5&apos;h2" dtype_id="14"/>
              <assigndly loc="m,694,33,694,35" dtype_id="6">
                <varref loc="m,694,36,694,44" name="slv_reg2" dtype_id="6"/>
                <varref loc="m,694,20,694,32" name="reg_data_out" dtype_id="6"/>
              </assigndly>
            </caseitem>
            <caseitem loc="m,695,18,695,19">
              <const loc="m,695,10,695,15" name="5&apos;h3" dtype_id="14"/>
              <assigndly loc="m,695,33,695,35" dtype_id="6">
                <varref loc="m,695,36,695,44" name="slv_reg3" dtype_id="6"/>
                <varref loc="m,695,20,695,32" name="reg_data_out" dtype_id="6"/>
              </assigndly>
            </caseitem>
            <caseitem loc="m,696,18,696,19">
              <const loc="m,696,10,696,15" name="5&apos;h4" dtype_id="14"/>
              <assigndly loc="m,696,33,696,35" dtype_id="6">
                <varref loc="m,696,36,696,44" name="slv_reg4" dtype_id="6"/>
                <varref loc="m,696,20,696,32" name="reg_data_out" dtype_id="6"/>
              </assigndly>
            </caseitem>
            <caseitem loc="m,697,18,697,19">
              <const loc="m,697,10,697,15" name="5&apos;h5" dtype_id="14"/>
              <assigndly loc="m,697,33,697,35" dtype_id="6">
                <varref loc="m,697,36,697,44" name="slv_reg5" dtype_id="6"/>
                <varref loc="m,697,20,697,32" name="reg_data_out" dtype_id="6"/>
              </assigndly>
            </caseitem>
            <caseitem loc="m,698,18,698,19">
              <const loc="m,698,10,698,15" name="5&apos;h6" dtype_id="14"/>
              <assigndly loc="m,698,33,698,35" dtype_id="6">
                <varref loc="m,698,36,698,44" name="slv_reg6" dtype_id="6"/>
                <varref loc="m,698,20,698,32" name="reg_data_out" dtype_id="6"/>
              </assigndly>
            </caseitem>
            <caseitem loc="m,699,18,699,19">
              <const loc="m,699,10,699,15" name="5&apos;h7" dtype_id="14"/>
              <assigndly loc="m,699,33,699,35" dtype_id="6">
                <varref loc="m,699,36,699,44" name="slv_reg7" dtype_id="6"/>
                <varref loc="m,699,20,699,32" name="reg_data_out" dtype_id="6"/>
              </assigndly>
            </caseitem>
            <caseitem loc="m,700,18,700,19">
              <const loc="m,700,10,700,15" name="5&apos;h8" dtype_id="14"/>
              <assigndly loc="m,700,33,700,35" dtype_id="6">
                <varref loc="m,700,36,700,44" name="slv_reg8" dtype_id="6"/>
                <varref loc="m,700,20,700,32" name="reg_data_out" dtype_id="6"/>
              </assigndly>
            </caseitem>
            <caseitem loc="m,701,18,701,19">
              <const loc="m,701,10,701,15" name="5&apos;h9" dtype_id="14"/>
              <assigndly loc="m,701,33,701,35" dtype_id="6">
                <varref loc="m,701,36,701,44" name="slv_reg9" dtype_id="6"/>
                <varref loc="m,701,20,701,32" name="reg_data_out" dtype_id="6"/>
              </assigndly>
            </caseitem>
            <caseitem loc="m,702,18,702,19">
              <const loc="m,702,10,702,15" name="5&apos;ha" dtype_id="14"/>
              <assigndly loc="m,702,33,702,35" dtype_id="6">
                <varref loc="m,702,36,702,45" name="slv_reg10" dtype_id="6"/>
                <varref loc="m,702,20,702,32" name="reg_data_out" dtype_id="6"/>
              </assigndly>
            </caseitem>
            <caseitem loc="m,703,18,703,19">
              <const loc="m,703,10,703,15" name="5&apos;hb" dtype_id="14"/>
              <assigndly loc="m,703,33,703,35" dtype_id="6">
                <varref loc="m,703,36,703,45" name="slv_reg11" dtype_id="6"/>
                <varref loc="m,703,20,703,32" name="reg_data_out" dtype_id="6"/>
              </assigndly>
            </caseitem>
            <caseitem loc="m,704,18,704,19">
              <const loc="m,704,10,704,15" name="5&apos;hc" dtype_id="14"/>
              <assigndly loc="m,704,33,704,35" dtype_id="6">
                <varref loc="m,704,36,704,45" name="slv_reg12" dtype_id="6"/>
                <varref loc="m,704,20,704,32" name="reg_data_out" dtype_id="6"/>
              </assigndly>
            </caseitem>
            <caseitem loc="m,711,18,711,19">
              <const loc="m,711,10,711,15" name="5&apos;h13" dtype_id="14"/>
              <assigndly loc="m,711,33,711,35" dtype_id="6">
                <varref loc="m,711,36,711,45" name="slv_reg19" dtype_id="6"/>
                <varref loc="m,711,20,711,32" name="reg_data_out" dtype_id="6"/>
              </assigndly>
            </caseitem>
            <caseitem loc="m,712,18,712,19">
              <const loc="m,712,10,712,15" name="5&apos;h14" dtype_id="14"/>
              <assigndly loc="m,712,33,712,35" dtype_id="6">
                <varref loc="m,712,36,712,45" name="slv_reg20" dtype_id="6"/>
                <varref loc="m,712,20,712,32" name="reg_data_out" dtype_id="6"/>
              </assigndly>
            </caseitem>
            <caseitem loc="m,713,18,713,19">
              <const loc="m,713,10,713,15" name="5&apos;h15" dtype_id="14"/>
              <assigndly loc="m,713,33,713,35" dtype_id="6">
                <varref loc="m,713,36,713,45" name="slv_reg21" dtype_id="6"/>
                <varref loc="m,713,20,713,32" name="reg_data_out" dtype_id="6"/>
              </assigndly>
            </caseitem>
            <caseitem loc="m,714,18,714,19">
              <const loc="m,714,10,714,15" name="5&apos;h16" dtype_id="14"/>
              <assigndly loc="m,714,33,714,35" dtype_id="6">
                <varref loc="m,714,36,714,45" name="slv_reg22" dtype_id="6"/>
                <varref loc="m,714,20,714,32" name="reg_data_out" dtype_id="6"/>
              </assigndly>
            </caseitem>
            <caseitem loc="m,718,18,718,19">
              <const loc="m,718,10,718,15" name="5&apos;h1a" dtype_id="14"/>
              <assigndly loc="m,718,33,718,35" dtype_id="6">
                <varref loc="m,718,36,718,45" name="slv_reg26" dtype_id="6"/>
                <varref loc="m,718,20,718,32" name="reg_data_out" dtype_id="6"/>
              </assigndly>
            </caseitem>
            <caseitem loc="m,719,18,719,19">
              <const loc="m,719,10,719,15" name="5&apos;h1b" dtype_id="14"/>
              <assigndly loc="m,719,33,719,35" dtype_id="6">
                <varref loc="m,719,36,719,45" name="slv_reg27" dtype_id="6"/>
                <varref loc="m,719,20,719,32" name="reg_data_out" dtype_id="6"/>
              </assigndly>
            </caseitem>
            <caseitem loc="m,720,18,720,19">
              <const loc="m,720,10,720,15" name="5&apos;h1c" dtype_id="14"/>
              <assigndly loc="m,720,33,720,35" dtype_id="6">
                <varref loc="m,720,36,720,45" name="slv_reg28" dtype_id="6"/>
                <varref loc="m,720,20,720,32" name="reg_data_out" dtype_id="6"/>
              </assigndly>
            </caseitem>
            <caseitem loc="m,721,18,721,19">
              <const loc="m,721,10,721,15" name="5&apos;h1d" dtype_id="14"/>
              <assigndly loc="m,721,33,721,35" dtype_id="6">
                <varref loc="m,721,36,721,45" name="slv_reg29" dtype_id="6"/>
                <varref loc="m,721,20,721,32" name="reg_data_out" dtype_id="6"/>
              </assigndly>
            </caseitem>
            <caseitem loc="m,722,18,722,19">
              <const loc="m,722,10,722,15" name="5&apos;h1e" dtype_id="14"/>
              <assigndly loc="m,722,33,722,35" dtype_id="6">
                <varref loc="m,722,36,722,45" name="slv_reg30" dtype_id="6"/>
                <varref loc="m,722,20,722,32" name="reg_data_out" dtype_id="6"/>
              </assigndly>
            </caseitem>
            <caseitem loc="m,723,18,723,19">
              <const loc="m,723,10,723,15" name="5&apos;h1f" dtype_id="14"/>
              <assigndly loc="m,723,33,723,35" dtype_id="6">
                <varref loc="m,723,36,723,45" name="slv_reg31" dtype_id="6"/>
                <varref loc="m,723,20,723,32" name="reg_data_out" dtype_id="6"/>
              </assigndly>
            </caseitem>
            <caseitem loc="m,724,10,724,17">
              <assigndly loc="m,724,33,724,35" dtype_id="6">
                <const loc="m,724,36,724,37" name="32&apos;sh0" dtype_id="2"/>
                <varref loc="m,724,20,724,32" name="reg_data_out" dtype_id="6"/>
              </assigndly>
            </caseitem>
          </case>
        </begin>
      </always>
      <always loc="m,729,2,729,8">
        <sentree loc="m,729,9,729,10">
          <senitem loc="m,729,12,729,19" edgeType="POS">
            <varref loc="m,729,20,729,30" name="S_AXI_ACLK" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="m,730,2,730,7">
          <if loc="m,731,4,731,6">
            <varref loc="m,731,9,731,22" name="S_AXI_ARESETN" dtype_id="7"/>
            <begin>
              <begin loc="m,736,6,736,11">
                <if loc="m,740,8,740,10">
                  <varref loc="m,740,12,740,24" name="slv_reg_rden" dtype_id="7"/>
                  <begin>
                    <begin loc="m,741,10,741,15">
                      <assigndly loc="m,742,22,742,24" dtype_id="6">
                        <varref loc="m,742,25,742,37" name="reg_data_out" dtype_id="6"/>
                        <varref loc="m,742,12,742,21" name="axi_rdata" dtype_id="6"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="m,732,6,732,11">
                <assigndly loc="m,733,19,733,21" dtype_id="6">
                  <const loc="m,733,22,733,23" name="32&apos;sh0" dtype_id="2"/>
                  <varref loc="m,733,8,733,17" name="axi_rdata" dtype_id="6"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="m,748,5,748,11">
        <sentree loc="m,748,12,748,13">
          <senitem loc="m,748,15,748,22" edgeType="POS">
            <varref loc="m,748,23,748,33" name="S_AXI_ACLK" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="m,749,5,749,10">
          <if loc="m,750,7,750,9">
            <varref loc="m,750,12,750,25" name="S_AXI_ARESETN" dtype_id="7"/>
            <begin>
              <begin loc="m,766,9,766,14">
                <assigndly loc="m,767,21,767,23" dtype_id="6">
                  <varref loc="m,767,24,767,33" name="SLV_REG20" dtype_id="6"/>
                  <varref loc="m,767,11,767,20" name="slv_reg20" dtype_id="6"/>
                </assigndly>
                <assigndly loc="m,768,21,768,23" dtype_id="6">
                  <varref loc="m,768,24,768,33" name="SLV_REG21" dtype_id="6"/>
                  <varref loc="m,768,11,768,20" name="slv_reg21" dtype_id="6"/>
                </assigndly>
                <assigndly loc="m,769,21,769,23" dtype_id="6">
                  <varref loc="m,769,24,769,33" name="SLV_REG22" dtype_id="6"/>
                  <varref loc="m,769,11,769,20" name="slv_reg22" dtype_id="6"/>
                </assigndly>
                <assigndly loc="m,773,21,773,23" dtype_id="6">
                  <varref loc="m,773,24,773,33" name="SLV_REG26" dtype_id="6"/>
                  <varref loc="m,773,11,773,20" name="slv_reg26" dtype_id="6"/>
                </assigndly>
                <assigndly loc="m,774,21,774,23" dtype_id="6">
                  <varref loc="m,774,24,774,33" name="SLV_REG27" dtype_id="6"/>
                  <varref loc="m,774,11,774,20" name="slv_reg27" dtype_id="6"/>
                </assigndly>
                <assigndly loc="m,775,21,775,23" dtype_id="6">
                  <varref loc="m,775,24,775,33" name="SLV_REG28" dtype_id="6"/>
                  <varref loc="m,775,11,775,20" name="slv_reg28" dtype_id="6"/>
                </assigndly>
                <assigndly loc="m,776,21,776,23" dtype_id="6">
                  <varref loc="m,776,24,776,33" name="SLV_REG29" dtype_id="6"/>
                  <varref loc="m,776,11,776,20" name="slv_reg29" dtype_id="6"/>
                </assigndly>
                <assigndly loc="m,777,21,777,23" dtype_id="6">
                  <varref loc="m,777,24,777,33" name="SLV_REG30" dtype_id="6"/>
                  <varref loc="m,777,11,777,20" name="slv_reg30" dtype_id="6"/>
                </assigndly>
                <assigndly loc="m,778,21,778,23" dtype_id="6">
                  <varref loc="m,778,24,778,33" name="SLV_REG31" dtype_id="6"/>
                  <varref loc="m,778,11,778,20" name="slv_reg31" dtype_id="6"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="m,751,9,751,14">
                <assigndly loc="m,752,21,752,23" dtype_id="6">
                  <const loc="m,752,24,752,29" name="32&apos;h0" dtype_id="6"/>
                  <varref loc="m,752,11,752,20" name="slv_reg20" dtype_id="6"/>
                </assigndly>
                <assigndly loc="m,753,21,753,23" dtype_id="6">
                  <const loc="m,753,24,753,29" name="32&apos;h0" dtype_id="6"/>
                  <varref loc="m,753,11,753,20" name="slv_reg21" dtype_id="6"/>
                </assigndly>
                <assigndly loc="m,754,21,754,23" dtype_id="6">
                  <const loc="m,754,24,754,29" name="32&apos;h0" dtype_id="6"/>
                  <varref loc="m,754,11,754,20" name="slv_reg22" dtype_id="6"/>
                </assigndly>
                <assigndly loc="m,758,21,758,23" dtype_id="6">
                  <const loc="m,758,24,758,29" name="32&apos;h0" dtype_id="6"/>
                  <varref loc="m,758,11,758,20" name="slv_reg26" dtype_id="6"/>
                </assigndly>
                <assigndly loc="m,759,21,759,23" dtype_id="6">
                  <const loc="m,759,24,759,29" name="32&apos;h0" dtype_id="6"/>
                  <varref loc="m,759,11,759,20" name="slv_reg27" dtype_id="6"/>
                </assigndly>
                <assigndly loc="m,760,21,760,23" dtype_id="6">
                  <const loc="m,760,24,760,29" name="32&apos;h0" dtype_id="6"/>
                  <varref loc="m,760,11,760,20" name="slv_reg28" dtype_id="6"/>
                </assigndly>
                <assigndly loc="m,761,21,761,23" dtype_id="6">
                  <const loc="m,761,24,761,29" name="32&apos;h0" dtype_id="6"/>
                  <varref loc="m,761,11,761,20" name="slv_reg29" dtype_id="6"/>
                </assigndly>
                <assigndly loc="m,762,21,762,23" dtype_id="6">
                  <const loc="m,762,24,762,29" name="32&apos;h0" dtype_id="6"/>
                  <varref loc="m,762,11,762,20" name="slv_reg30" dtype_id="6"/>
                </assigndly>
                <assigndly loc="m,763,21,763,23" dtype_id="6">
                  <const loc="m,763,24,763,29" name="32&apos;h0" dtype_id="6"/>
                  <varref loc="m,763,11,763,20" name="slv_reg31" dtype_id="6"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="m,294,25,294,26" dtype_id="14">
        <sel loc="m,294,37,294,38" dtype_id="14">
          <varref loc="m,120,34,120,44" name="axi_awaddr" dtype_id="10"/>
          <const loc="m,294,37,294,38" name="32&apos;h2" dtype_id="6"/>
          <const loc="m,294,37,294,38" name="32&apos;h5" dtype_id="6"/>
        </sel>
        <varref loc="m,20,21,20,36" name="axi_awaddr_core" dtype_id="14"/>
      </contassign>
      <contassign loc="m,190,21,190,22" dtype_id="6">
        <varref loc="m,142,31,142,39" name="slv_reg0" dtype_id="6"/>
        <varref loc="m,22,46,22,54" name="SLV_REG0" dtype_id="6"/>
      </contassign>
      <contassign loc="m,191,21,191,22" dtype_id="6">
        <varref loc="m,143,31,143,39" name="slv_reg1" dtype_id="6"/>
        <varref loc="m,23,46,23,54" name="SLV_REG1" dtype_id="6"/>
      </contassign>
      <contassign loc="m,192,21,192,22" dtype_id="6">
        <varref loc="m,144,31,144,39" name="slv_reg2" dtype_id="6"/>
        <varref loc="m,24,46,24,54" name="SLV_REG2" dtype_id="6"/>
      </contassign>
      <contassign loc="m,193,21,193,22" dtype_id="6">
        <varref loc="m,145,31,145,39" name="slv_reg3" dtype_id="6"/>
        <varref loc="m,25,46,25,54" name="SLV_REG3" dtype_id="6"/>
      </contassign>
      <contassign loc="m,194,21,194,22" dtype_id="6">
        <varref loc="m,146,31,146,39" name="slv_reg4" dtype_id="6"/>
        <varref loc="m,26,46,26,54" name="SLV_REG4" dtype_id="6"/>
      </contassign>
      <contassign loc="m,195,21,195,22" dtype_id="6">
        <varref loc="m,147,31,147,39" name="slv_reg5" dtype_id="6"/>
        <varref loc="m,27,46,27,54" name="SLV_REG5" dtype_id="6"/>
      </contassign>
      <contassign loc="m,196,21,196,22" dtype_id="6">
        <varref loc="m,148,31,148,39" name="slv_reg6" dtype_id="6"/>
        <varref loc="m,28,46,28,54" name="SLV_REG6" dtype_id="6"/>
      </contassign>
      <contassign loc="m,197,21,197,22" dtype_id="6">
        <varref loc="m,149,31,149,39" name="slv_reg7" dtype_id="6"/>
        <varref loc="m,29,46,29,54" name="SLV_REG7" dtype_id="6"/>
      </contassign>
      <contassign loc="m,198,21,198,22" dtype_id="6">
        <varref loc="m,150,31,150,39" name="slv_reg8" dtype_id="6"/>
        <varref loc="m,30,46,30,54" name="SLV_REG8" dtype_id="6"/>
      </contassign>
      <contassign loc="m,199,21,199,22" dtype_id="6">
        <varref loc="m,151,31,151,39" name="slv_reg9" dtype_id="6"/>
        <varref loc="m,31,46,31,54" name="SLV_REG9" dtype_id="6"/>
      </contassign>
      <contassign loc="m,200,22,200,23" dtype_id="6">
        <varref loc="m,152,31,152,40" name="slv_reg10" dtype_id="6"/>
        <varref loc="m,32,46,32,55" name="SLV_REG10" dtype_id="6"/>
      </contassign>
      <contassign loc="m,201,22,201,23" dtype_id="6">
        <varref loc="m,153,31,153,40" name="slv_reg11" dtype_id="6"/>
        <varref loc="m,33,46,33,55" name="SLV_REG11" dtype_id="6"/>
      </contassign>
      <contassign loc="m,202,22,202,23" dtype_id="6">
        <varref loc="m,154,31,154,40" name="slv_reg12" dtype_id="6"/>
        <varref loc="m,34,46,34,55" name="SLV_REG12" dtype_id="6"/>
      </contassign>
      <contassign loc="m,209,22,209,23" dtype_id="6">
        <varref loc="m,161,31,161,40" name="slv_reg19" dtype_id="6"/>
        <varref loc="m,41,46,41,55" name="SLV_REG19" dtype_id="6"/>
      </contassign>
      <contassign loc="m,181,23,181,24" dtype_id="7">
        <varref loc="m,121,8,121,19" name="axi_awready" dtype_id="7"/>
        <varref loc="m,72,16,72,29" name="S_AXI_AWREADY" dtype_id="7"/>
      </contassign>
      <contassign loc="m,182,22,182,23" dtype_id="7">
        <varref loc="m,122,8,122,18" name="axi_wready" dtype_id="7"/>
        <varref loc="m,84,16,84,28" name="S_AXI_WREADY" dtype_id="7"/>
      </contassign>
      <contassign loc="m,293,22,293,23" dtype_id="7">
        <and loc="m,293,35,293,37" dtype_id="7">
          <varref loc="m,122,8,122,18" name="axi_wready" dtype_id="7"/>
          <and loc="m,293,51,293,53" dtype_id="7">
            <varref loc="m,81,15,81,27" name="S_AXI_WVALID" dtype_id="7"/>
            <and loc="m,293,66,293,68" dtype_id="7">
              <varref loc="m,69,15,69,28" name="S_AXI_AWVALID" dtype_id="7"/>
              <varref loc="m,121,8,121,19" name="axi_awready" dtype_id="7"/>
            </and>
          </and>
        </and>
        <varref loc="m,175,8,175,20" name="slv_reg_wren" dtype_id="7"/>
      </contassign>
      <contassign loc="m,183,21,183,22" dtype_id="13">
        <varref loc="m,123,15,123,24" name="axi_bresp" dtype_id="13"/>
        <varref loc="m,87,23,87,34" name="S_AXI_BRESP" dtype_id="13"/>
      </contassign>
      <contassign loc="m,184,22,184,23" dtype_id="7">
        <varref loc="m,124,8,124,18" name="axi_bvalid" dtype_id="7"/>
        <varref loc="m,90,16,90,28" name="S_AXI_BVALID" dtype_id="7"/>
      </contassign>
      <contassign loc="m,185,23,185,24" dtype_id="7">
        <varref loc="m,126,8,126,19" name="axi_arready" dtype_id="7"/>
        <varref loc="m,105,16,105,29" name="S_AXI_ARREADY" dtype_id="7"/>
      </contassign>
      <contassign loc="m,188,22,188,23" dtype_id="7">
        <varref loc="m,129,8,129,18" name="axi_rvalid" dtype_id="7"/>
        <varref loc="m,113,16,113,28" name="S_AXI_RVALID" dtype_id="7"/>
      </contassign>
      <contassign loc="m,687,22,687,23" dtype_id="7">
        <and loc="m,687,36,687,37" dtype_id="7">
          <varref loc="m,126,8,126,19" name="axi_arready" dtype_id="7"/>
          <and loc="m,687,52,687,53" dtype_id="7">
            <not loc="m,687,54,687,55" dtype_id="7">
              <varref loc="m,129,8,129,18" name="axi_rvalid" dtype_id="7"/>
            </not>
            <varref loc="m,102,15,102,28" name="S_AXI_ARVALID" dtype_id="7"/>
          </and>
        </and>
        <varref loc="m,174,8,174,20" name="slv_reg_rden" dtype_id="7"/>
      </contassign>
      <contassign loc="m,186,21,186,22" dtype_id="6">
        <varref loc="m,127,34,127,43" name="axi_rdata" dtype_id="6"/>
        <varref loc="m,107,42,107,53" name="S_AXI_RDATA" dtype_id="6"/>
      </contassign>
      <contassign loc="m,187,21,187,22" dtype_id="13">
        <varref loc="m,128,15,128,24" name="axi_rresp" dtype_id="13"/>
        <varref loc="m,110,23,110,34" name="S_AXI_RRESP" dtype_id="13"/>
      </contassign>
    </module>
    <module loc="k,14,9,14,24" name="side_ch_control__M1000_MBd" origName="side_ch_control">
      <var loc="k,16,21,16,36" name="TSF_TIMER_WIDTH" dtype_id="1" vartype="integer" origName="TSF_TIMER_WIDTH" param="true">
        <const loc="e,288,20,288,35" name="32&apos;sh40" dtype_id="2"/>
      </var>
      <var loc="k,18,21,18,38" name="GPIO_STATUS_WIDTH" dtype_id="1" vartype="integer" origName="GPIO_STATUS_WIDTH" param="true">
        <const loc="e,289,22,289,39" name="32&apos;sh8" dtype_id="2"/>
      </var>
      <var loc="k,19,21,19,39" name="RSSI_HALF_DB_WIDTH" dtype_id="1" vartype="integer" origName="RSSI_HALF_DB_WIDTH" param="true">
        <const loc="e,290,23,290,41" name="32&apos;shb" dtype_id="2"/>
      </var>
      <var loc="k,20,21,20,39" name="C_S_AXI_DATA_WIDTH" dtype_id="1" vartype="integer" origName="C_S_AXI_DATA_WIDTH" param="true">
        <const loc="e,291,23,291,43" name="32&apos;sh20" dtype_id="2"/>
      </var>
      <var loc="k,21,21,21,34" name="IQ_DATA_WIDTH" dtype_id="1" vartype="integer" origName="IQ_DATA_WIDTH" param="true">
        <const loc="e,292,18,292,31" name="32&apos;sh10" dtype_id="2"/>
      </var>
      <var loc="k,22,22,22,42" name="C_S_AXIS_TDATA_WIDTH" dtype_id="1" vartype="integer" origName="C_S_AXIS_TDATA_WIDTH" param="true">
        <const loc="e,293,25,293,47" name="32&apos;sh40" dtype_id="2"/>
      </var>
      <var loc="k,23,23,23,41" name="MAX_NUM_DMA_SYMBOL" dtype_id="1" vartype="integer" origName="MAX_NUM_DMA_SYMBOL" param="true">
        <const loc="e,294,23,294,41" name="32&apos;sh1000" dtype_id="2"/>
      </var>
      <var loc="k,24,23,24,45" name="MAX_BIT_NUM_DMA_SYMBOL" dtype_id="1" vartype="integer" origName="MAX_BIT_NUM_DMA_SYMBOL" param="true">
        <const loc="e,295,27,295,49" name="32&apos;hd" dtype_id="1"/>
      </var>
      <var loc="k,27,16,27,19" name="clk" dtype_id="7" dir="input" pinIndex="1" vartype="logic" origName="clk"/>
      <var loc="k,28,16,28,20" name="rstn" dtype_id="7" dir="input" pinIndex="2" vartype="logic" origName="rstn"/>
      <var loc="k,31,41,31,52" name="gpio_status" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="gpio_status"/>
      <var loc="k,32,49,32,61" name="rssi_half_db" dtype_id="4" dir="input" pinIndex="4" vartype="logic" origName="rssi_half_db"/>
      <var loc="k,34,38,34,53" name="tsf_runtime_val" dtype_id="5" dir="input" pinIndex="5" vartype="logic" origName="tsf_runtime_val"/>
      <var loc="k,36,38,36,53" name="openofdm_tx_iq0" dtype_id="6" dir="input" pinIndex="6" vartype="logic" origName="openofdm_tx_iq0"/>
      <var loc="k,37,38,37,53" name="openofdm_tx_iq1" dtype_id="6" dir="input" pinIndex="7" vartype="logic" origName="openofdm_tx_iq1"/>
      <var loc="k,38,17,38,37" name="openofdm_tx_iq_valid" dtype_id="7" dir="input" pinIndex="8" vartype="logic" origName="openofdm_tx_iq_valid"/>
      <var loc="k,39,38,39,49" name="tx_intf_iq0" dtype_id="6" dir="input" pinIndex="9" vartype="logic" origName="tx_intf_iq0"/>
      <var loc="k,40,38,40,49" name="tx_intf_iq1" dtype_id="6" dir="input" pinIndex="10" vartype="logic" origName="tx_intf_iq1"/>
      <var loc="k,41,17,41,33" name="tx_intf_iq_valid" dtype_id="7" dir="input" pinIndex="11" vartype="logic" origName="tx_intf_iq_valid"/>
      <var loc="k,42,38,42,41" name="iq0" dtype_id="6" dir="input" pinIndex="12" vartype="logic" origName="iq0"/>
      <var loc="k,43,38,43,41" name="iq1" dtype_id="6" dir="input" pinIndex="13" vartype="logic" origName="iq1"/>
      <var loc="k,44,15,44,24" name="iq_strobe" dtype_id="7" dir="input" pinIndex="14" vartype="logic" origName="iq_strobe"/>
      <var loc="k,45,14,45,30" name="demod_is_ongoing" dtype_id="7" dir="input" pinIndex="15" vartype="logic" origName="demod_is_ongoing"/>
      <var loc="k,46,15,46,39" name="ofdm_symbol_eq_out_pulse" dtype_id="7" dir="input" pinIndex="16" vartype="logic" origName="ofdm_symbol_eq_out_pulse"/>
      <var loc="k,47,15,47,37" name="long_preamble_detected" dtype_id="7" dir="input" pinIndex="17" vartype="logic" origName="long_preamble_detected"/>
      <var loc="k,48,15,48,38" name="short_preamble_detected" dtype_id="7" dir="input" pinIndex="18" vartype="logic" origName="short_preamble_detected"/>
      <var loc="k,49,16,49,28" name="ht_unsupport" dtype_id="7" dir="input" pinIndex="19" vartype="logic" origName="ht_unsupport"/>
      <var loc="k,50,22,50,30" name="pkt_rate" dtype_id="3" dir="input" pinIndex="20" vartype="logic" origName="pkt_rate"/>
      <var loc="k,51,21,51,28" name="pkt_len" dtype_id="8" dir="input" pinIndex="21" vartype="logic" origName="pkt_len"/>
      <var loc="k,52,38,52,41" name="csi" dtype_id="6" dir="input" pinIndex="22" vartype="logic" origName="csi"/>
      <var loc="k,53,15,53,24" name="csi_valid" dtype_id="7" dir="input" pinIndex="23" vartype="logic" origName="csi_valid"/>
      <var loc="k,54,28,54,46" name="phase_offset_taken" dtype_id="2" dir="input" pinIndex="24" vartype="logic" origName="phase_offset_taken"/>
      <var loc="k,55,38,55,47" name="equalizer" dtype_id="6" dir="input" pinIndex="25" vartype="logic" origName="equalizer"/>
      <var loc="k,56,15,56,30" name="equalizer_valid" dtype_id="7" dir="input" pinIndex="26" vartype="logic" origName="equalizer_valid"/>
      <var loc="k,58,15,58,31" name="pkt_header_valid" dtype_id="7" dir="input" pinIndex="27" vartype="logic" origName="pkt_header_valid"/>
      <var loc="k,59,17,59,40" name="pkt_header_valid_strobe" dtype_id="7" dir="input" pinIndex="28" vartype="logic" origName="pkt_header_valid_strobe"/>
      <var loc="k,60,21,60,26" name="FC_DI" dtype_id="6" dir="input" pinIndex="29" vartype="logic" origName="FC_DI"/>
      <var loc="k,61,17,61,28" name="FC_DI_valid" dtype_id="7" dir="input" pinIndex="30" vartype="logic" origName="FC_DI_valid"/>
      <var loc="k,62,21,62,26" name="addr1" dtype_id="9" dir="input" pinIndex="31" vartype="logic" origName="addr1"/>
      <var loc="k,63,15,63,26" name="addr1_valid" dtype_id="7" dir="input" pinIndex="32" vartype="logic" origName="addr1_valid"/>
      <var loc="k,64,21,64,26" name="addr2" dtype_id="9" dir="input" pinIndex="33" vartype="logic" origName="addr2"/>
      <var loc="k,65,15,65,26" name="addr2_valid" dtype_id="7" dir="input" pinIndex="34" vartype="logic" origName="addr2_valid"/>
      <var loc="k,66,21,66,26" name="addr3" dtype_id="9" dir="input" pinIndex="35" vartype="logic" origName="addr3"/>
      <var loc="k,67,15,67,26" name="addr3_valid" dtype_id="7" dir="input" pinIndex="36" vartype="logic" origName="addr3_valid"/>
      <var loc="k,69,15,69,28" name="fcs_in_strobe" dtype_id="7" dir="input" pinIndex="37" vartype="logic" origName="fcs_in_strobe"/>
      <var loc="k,70,15,70,21" name="fcs_ok" dtype_id="7" dir="input" pinIndex="38" vartype="logic" origName="fcs_ok"/>
      <var loc="k,71,15,71,33" name="block_rx_dma_to_ps" dtype_id="7" dir="input" pinIndex="39" vartype="logic" origName="block_rx_dma_to_ps"/>
      <var loc="k,72,17,72,41" name="block_rx_dma_to_ps_valid" dtype_id="7" dir="input" pinIndex="40" vartype="logic" origName="block_rx_dma_to_ps_valid"/>
      <var loc="k,75,15,75,27" name="phy_tx_start" dtype_id="7" dir="input" pinIndex="41" vartype="logic" origName="phy_tx_start"/>
      <var loc="k,76,15,76,30" name="tx_pkt_need_ack" dtype_id="7" dir="input" pinIndex="42" vartype="logic" origName="tx_pkt_need_ack"/>
      <var loc="k,77,15,77,29" name="phy_tx_started" dtype_id="7" dir="input" pinIndex="43" vartype="logic" origName="phy_tx_started"/>
      <var loc="k,78,15,78,26" name="phy_tx_done" dtype_id="7" dir="input" pinIndex="44" vartype="logic" origName="phy_tx_done"/>
      <var loc="k,79,14,79,30" name="tx_bb_is_ongoing" dtype_id="7" dir="input" pinIndex="45" vartype="logic" origName="tx_bb_is_ongoing"/>
      <var loc="k,80,14,80,30" name="tx_rf_is_ongoing" dtype_id="7" dir="input" pinIndex="46" vartype="logic" origName="tx_rf_is_ongoing"/>
      <var loc="k,83,15,83,34" name="slv_reg_wren_signal" dtype_id="7" dir="input" pinIndex="47" vartype="logic" origName="slv_reg_wren_signal"/>
      <var loc="k,84,21,84,36" name="axi_awaddr_core" dtype_id="14" dir="input" pinIndex="48" vartype="logic" origName="axi_awaddr_core"/>
      <var loc="k,85,15,85,25" name="iq_capture" dtype_id="7" dir="input" pinIndex="49" vartype="logic" origName="iq_capture"/>
      <var loc="k,86,21,86,35" name="iq_capture_cfg" dtype_id="13" dir="input" pinIndex="50" vartype="logic" origName="iq_capture_cfg"/>
      <var loc="k,87,21,87,38" name="iq_trigger_select" dtype_id="14" dir="input" pinIndex="51" vartype="logic" origName="iq_trigger_select"/>
      <var loc="k,88,14,88,38" name="iq_trigger_free_run_flag" dtype_id="7" dir="input" pinIndex="52" vartype="logic" origName="iq_trigger_free_run_flag"/>
      <var loc="k,89,21,89,37" name="iq_source_select" dtype_id="13" dir="input" pinIndex="53" vartype="logic" origName="iq_source_select"/>
      <var loc="k,90,36,90,49" name="rssi_or_iq_th" dtype_id="8" dir="input" pinIndex="54" vartype="logic" origName="rssi_or_iq_th"/>
      <var loc="k,91,40,91,47" name="gain_th" dtype_id="10" dir="input" pinIndex="55" vartype="logic" origName="gain_th"/>
      <var loc="k,92,46,92,61" name="pre_trigger_len" dtype_id="15" dir="input" pinIndex="56" vartype="logic" origName="pre_trigger_len"/>
      <var loc="k,93,46,93,59" name="iq_len_target" dtype_id="15" dir="input" pinIndex="57" vartype="logic" origName="iq_len_target"/>
      <var loc="k,94,23,94,32" name="FC_target" dtype_id="8" dir="input" pinIndex="58" vartype="logic" origName="FC_target"/>
      <var loc="k,95,41,95,53" name="addr1_target" dtype_id="6" dir="input" pinIndex="59" vartype="logic" origName="addr1_target"/>
      <var loc="k,96,41,96,53" name="addr2_target" dtype_id="6" dir="input" pinIndex="60" vartype="logic" origName="addr2_target"/>
      <var loc="k,97,21,97,30" name="match_cfg" dtype_id="12" dir="input" pinIndex="61" vartype="logic" origName="match_cfg"/>
      <var loc="k,98,21,98,27" name="num_eq" dtype_id="12" dir="input" pinIndex="62" vartype="logic" origName="num_eq"/>
      <var loc="k,99,21,99,38" name="m_axis_start_mode" dtype_id="13" dir="input" pinIndex="63" vartype="logic" origName="m_axis_start_mode"/>
      <var loc="k,100,15,100,39" name="m_axis_start_ext_trigger" dtype_id="7" dir="input" pinIndex="64" vartype="logic" origName="m_axis_start_ext_trigger"/>
      <var loc="k,103,46,103,56" name="data_to_pl" dtype_id="5" dir="input" pinIndex="65" vartype="logic" origName="data_to_pl"/>
      <var loc="k,104,17,104,28" name="pl_ask_data" dtype_id="7" dir="output" pinIndex="66" vartype="logic" origName="pl_ask_data"/>
      <var loc="k,105,48,105,65" name="s_axis_data_count" dtype_id="15" dir="input" pinIndex="67" vartype="logic" origName="s_axis_data_count"/>
      <var loc="k,106,17,106,29" name="emptyn_to_pl" dtype_id="7" dir="input" pinIndex="68" vartype="logic" origName="emptyn_to_pl"/>
      <var loc="k,108,15,108,28" name="S_AXIS_TVALID" dtype_id="7" dir="input" pinIndex="69" vartype="logic" origName="S_AXIS_TVALID"/>
      <var loc="k,109,15,109,27" name="S_AXIS_TLAST" dtype_id="7" dir="input" pinIndex="70" vartype="logic" origName="S_AXIS_TLAST"/>
      <var loc="k,112,17,112,36" name="m_axis_start_1trans" dtype_id="7" dir="output" pinIndex="71" vartype="logic" origName="m_axis_start_1trans"/>
      <var loc="k,114,47,114,57" name="data_to_ps" dtype_id="5" dir="output" pinIndex="72" vartype="logic" origName="data_to_ps"/>
      <var loc="k,115,18,115,34" name="data_to_ps_valid" dtype_id="7" dir="output" pinIndex="73" vartype="logic" origName="data_to_ps_valid"/>
      <var loc="k,116,48,116,65" name="m_axis_data_count" dtype_id="15" dir="input" pinIndex="74" vartype="logic" origName="m_axis_data_count"/>
      <var loc="k,117,17,117,28" name="fulln_to_pl" dtype_id="7" dir="input" pinIndex="75" vartype="logic" origName="fulln_to_pl"/>
      <var loc="k,119,22,119,50" name="MAX_NUM_DMA_SYMBOL_UDP_debug" dtype_id="6" dir="output" pinIndex="76" vartype="logic" origName="MAX_NUM_DMA_SYMBOL_UDP_debug">
        <const loc="k,263,40,263,62" name="32&apos;sh1000" dtype_id="1"/>
      </var>
      <var loc="k,120,22,120,46" name="MAX_NUM_DMA_SYMBOL_debug" dtype_id="6" dir="output" pinIndex="77" vartype="logic" origName="MAX_NUM_DMA_SYMBOL_debug">
        <const loc="k,264,36,264,54" name="32&apos;sh1000" dtype_id="1"/>
      </var>
      <var loc="k,122,15,122,28" name="M_AXIS_TVALID" dtype_id="7" dir="input" pinIndex="78" vartype="logic" origName="M_AXIS_TVALID"/>
      <var loc="k,123,15,123,27" name="M_AXIS_TLAST" dtype_id="7" dir="input" pinIndex="79" vartype="logic" origName="M_AXIS_TLAST"/>
      <func loc="k,126,19,126,25" name="clogb2" dtype_id="1">
        <var loc="k,126,19,126,25" name="clogb2" dtype_id="1" dir="output" vartype="integer" origName="clogb2"/>
        <var loc="k,126,41,126,50" name="bit_depth" dtype_id="1" dir="input" vartype="integer" origName="bit_depth"/>
        <begin loc="k,127,5,127,10">
          <begin loc="k,128,7,128,10">
            <assign loc="k,128,17,128,18" dtype_id="1">
              <const loc="k,128,18,128,19" name="32&apos;sh0" dtype_id="2"/>
              <varref loc="k,128,11,128,17" name="clogb2" dtype_id="1"/>
            </assign>
            <while loc="k,128,7,128,10">
              <begin>
              </begin>
              <begin>
                <lts loc="k,128,30,128,31" dtype_id="7">
                  <const loc="k,128,31,128,32" name="32&apos;sh0" dtype_id="2"/>
                  <varref loc="k,128,21,128,30" name="bit_depth" dtype_id="1"/>
                </lts>
              </begin>
              <begin>
                <assign loc="k,129,19,129,20" dtype_id="1">
                  <shiftr loc="k,129,31,129,33" dtype_id="1">
                    <varref loc="k,129,21,129,30" name="bit_depth" dtype_id="1"/>
                    <const loc="k,129,34,129,35" name="32&apos;sh1" dtype_id="2"/>
                  </shiftr>
                  <varref loc="k,129,9,129,18" name="bit_depth" dtype_id="1"/>
                </assign>
              </begin>
              <begin>
                <assign loc="k,128,40,128,41" dtype_id="1">
                  <add loc="k,128,47,128,48" dtype_id="1">
                    <const loc="k,128,48,128,49" name="32&apos;sh1" dtype_id="2"/>
                    <varref loc="k,128,41,128,47" name="clogb2" dtype_id="1"/>
                  </add>
                  <varref loc="k,128,34,128,40" name="clogb2" dtype_id="1"/>
                </assign>
              </begin>
            </while>
          </begin>
        </begin>
      </func>
      <var loc="k,134,21,134,43" name="MAX_NUM_DMA_SYMBOL_UDP" dtype_id="1" vartype="integer" origName="MAX_NUM_DMA_SYMBOL_UDP" localparam="true">
        <const loc="k,134,76,134,94" name="32&apos;sh1000" dtype_id="2"/>
      </var>
      <var loc="k,136,22,136,29" name="bit_num" dtype_id="1" vartype="integer" origName="bit_num" localparam="true">
        <const loc="k,136,59,136,60" name="32&apos;hc" dtype_id="1"/>
      </var>
      <var loc="k,140,13,140,28" name="SUBCARRIER_MASK" dtype_id="5" vartype="logic" origName="SUBCARRIER_MASK" localparam="true">
        <const loc="k,141,3,141,71" name="64&apos;hffffffc007fffffe" dtype_id="5"/>
      </var>
      <var loc="k,142,13,142,31" name="HT_SUBCARRIER_MASK" dtype_id="5" vartype="logic" origName="HT_SUBCARRIER_MASK" localparam="true">
        <const loc="k,143,3,143,71" name="64&apos;hfffffff01ffffffe" dtype_id="5"/>
      </var>
      <var loc="k,145,13,145,23" name="PILOT_MASK" dtype_id="5" vartype="logic" origName="PILOT_MASK" localparam="true">
        <const loc="k,146,3,146,71" name="64&apos;h200080000200080" dtype_id="5"/>
      </var>
      <var loc="k,147,13,147,33" name="DATA_SUBCARRIER_MASK" dtype_id="5" vartype="logic" origName="DATA_SUBCARRIER_MASK" localparam="true">
        <const loc="k,148,19,148,20" name="64&apos;hfdfff7c007dfff7e" dtype_id="5"/>
      </var>
      <var loc="k,149,13,149,36" name="HT_DATA_SUBCARRIER_MASK" dtype_id="5" vartype="logic" origName="HT_DATA_SUBCARRIER_MASK" localparam="true">
        <const loc="k,150,22,150,23" name="64&apos;hfdfff7f01fdfff7e" dtype_id="5"/>
      </var>
      <var loc="k,152,21,152,28" name="CSI_LEN" dtype_id="1" vartype="integer" origName="CSI_LEN" localparam="true">
        <const loc="k,152,31,152,33" name="32&apos;sh38" dtype_id="2"/>
      </var>
      <var loc="k,153,21,153,34" name="EQUALIZER_LEN" dtype_id="1" vartype="integer" origName="EQUALIZER_LEN" localparam="true">
        <const loc="k,153,40,153,41" name="32&apos;h34" dtype_id="1"/>
      </var>
      <var loc="k,154,21,154,31" name="HEADER_LEN" dtype_id="1" vartype="integer" origName="HEADER_LEN" localparam="true">
        <const loc="k,154,34,154,35" name="32&apos;sh2" dtype_id="2"/>
      </var>
      <var loc="k,156,21,156,33" name="OFDM_RX_INIT" dtype_id="13" vartype="logic" origName="OFDM_RX_INIT" localparam="true">
        <const loc="k,156,49,156,54" name="2&apos;h0" dtype_id="13"/>
      </var>
      <var loc="k,157,9,157,22" name="OFDM_RX_COUNT" dtype_id="13" vartype="logic" origName="OFDM_RX_COUNT" localparam="true">
        <const loc="k,157,37,157,42" name="2&apos;h1" dtype_id="13"/>
      </var>
      <var loc="k,158,9,158,20" name="OFDM_RX_END" dtype_id="13" vartype="logic" origName="OFDM_RX_END" localparam="true">
        <const loc="k,158,37,158,42" name="2&apos;h2" dtype_id="13"/>
      </var>
      <var loc="k,160,21,160,42" name="IQ_WAIT_FOR_CONDITION" dtype_id="13" vartype="logic" origName="IQ_WAIT_FOR_CONDITION" localparam="true">
        <const loc="k,160,50,160,55" name="2&apos;h0" dtype_id="13"/>
      </var>
      <var loc="k,161,9,161,29" name="IQ_PREPARE_TO_M_AXIS" dtype_id="13" vartype="logic" origName="IQ_PREPARE_TO_M_AXIS" localparam="true">
        <const loc="k,161,38,161,43" name="2&apos;h1" dtype_id="13"/>
      </var>
      <var loc="k,162,9,162,28" name="IQ_HEADER_TO_M_AXIS" dtype_id="13" vartype="logic" origName="IQ_HEADER_TO_M_AXIS" localparam="true">
        <const loc="k,162,38,162,43" name="2&apos;h2" dtype_id="13"/>
      </var>
      <var loc="k,163,9,163,26" name="IQ_INFO_TO_M_AXIS" dtype_id="13" vartype="logic" origName="IQ_INFO_TO_M_AXIS" localparam="true">
        <const loc="k,163,38,163,43" name="2&apos;h3" dtype_id="13"/>
      </var>
      <var loc="k,165,21,165,39" name="WAIT_FOR_CONDITION" dtype_id="12" vartype="logic" origName="WAIT_FOR_CONDITION" localparam="true">
        <const loc="k,165,49,165,56" name="4&apos;h0" dtype_id="12"/>
      </var>
      <var loc="k,166,9,166,28" name="WAIT_FOR_CONDITION1" dtype_id="12" vartype="logic" origName="WAIT_FOR_CONDITION1" localparam="true">
        <const loc="k,166,37,166,44" name="4&apos;h1" dtype_id="12"/>
      </var>
      <var loc="k,167,9,167,28" name="WAIT_FOR_CONDITION2" dtype_id="12" vartype="logic" origName="WAIT_FOR_CONDITION2" localparam="true">
        <const loc="k,167,37,167,44" name="4&apos;h2" dtype_id="12"/>
      </var>
      <var loc="k,168,9,168,30" name="WAIT_FOR_CAPTURE_DONE" dtype_id="12" vartype="logic" origName="WAIT_FOR_CAPTURE_DONE" localparam="true">
        <const loc="k,168,37,168,44" name="4&apos;h3" dtype_id="12"/>
      </var>
      <var loc="k,169,9,169,26" name="PREPARE_TO_M_AXIS" dtype_id="12" vartype="logic" origName="PREPARE_TO_M_AXIS" localparam="true">
        <const loc="k,169,37,169,44" name="4&apos;h4" dtype_id="12"/>
      </var>
      <var loc="k,170,9,170,25" name="HEADER_TO_M_AXIS" dtype_id="12" vartype="logic" origName="HEADER_TO_M_AXIS" localparam="true">
        <const loc="k,170,37,170,44" name="4&apos;h5" dtype_id="12"/>
      </var>
      <var loc="k,171,9,171,26" name="HEADER1_TO_M_AXIS" dtype_id="12" vartype="logic" origName="HEADER1_TO_M_AXIS" localparam="true">
        <const loc="k,171,37,171,44" name="4&apos;h6" dtype_id="12"/>
      </var>
      <var loc="k,172,24,172,42" name="CSI_INFO_TO_M_AXIS" dtype_id="12" vartype="logic" origName="CSI_INFO_TO_M_AXIS" localparam="true">
        <const loc="k,172,52,172,59" name="4&apos;h7" dtype_id="12"/>
      </var>
      <var loc="k,173,9,173,26" name="EQ_INFO_TO_M_AXIS" dtype_id="12" vartype="logic" origName="EQ_INFO_TO_M_AXIS" localparam="true">
        <const loc="k,173,37,173,44" name="4&apos;h8" dtype_id="12"/>
      </var>
      <var loc="k,175,7,175,14" name="ht_flag" dtype_id="7" vartype="logic" origName="ht_flag"/>
      <var loc="k,176,8,176,23" name="ht_flag_capture" dtype_id="7" vartype="logic" origName="ht_flag_capture"/>
      <var loc="k,177,14,177,22" name="rate_mcs" dtype_id="12" vartype="logic" origName="rate_mcs"/>
      <var loc="k,178,14,178,20" name="N_DBPS" dtype_id="21" vartype="logic" origName="N_DBPS"/>
      <var loc="k,179,8,179,14" name="ht_rst" dtype_id="7" vartype="logic" origName="ht_rst"/>
      <var loc="k,180,8,180,29" name="last_ofdm_symbol_flag" dtype_id="7" vartype="logic" origName="last_ofdm_symbol_flag"/>
      <var loc="k,181,15,181,30" name="num_bit_decoded" dtype_id="22" vartype="logic" origName="num_bit_decoded"/>
      <var loc="k,182,15,182,29" name="num_bit_target" dtype_id="22" vartype="logic" origName="num_bit_target"/>
      <var loc="k,183,14,183,27" name="ofdm_rx_state" dtype_id="13" vartype="logic" origName="ofdm_rx_state"/>
      <var loc="k,185,7,185,20" name="csi_valid_reg" dtype_id="7" vartype="logic" origName="csi_valid_reg"/>
      <var loc="k,186,7,186,23" name="capture_src_flag" dtype_id="7" vartype="logic" origName="capture_src_flag"/>
      <var loc="k,188,13,188,28" name="side_info_count" dtype_id="21" vartype="logic" origName="side_info_count"/>
      <var loc="k,189,13,189,25" name="num_eq_count" dtype_id="12" vartype="logic" origName="num_eq_count"/>
      <var loc="k,190,13,190,26" name="side_ch_state" dtype_id="12" vartype="logic" origName="side_ch_state"/>
      <var loc="k,191,13,191,30" name="side_ch_state_old" dtype_id="12" vartype="logic" origName="side_ch_state_old"/>
      <var loc="k,192,39,192,63" name="num_dma_symbol_per_trans" dtype_id="15" vartype="logic" origName="num_dma_symbol_per_trans"/>
      <var loc="k,194,8,194,39" name="num_dma_symbol_reg_wr_is_onging" dtype_id="7" vartype="logic" origName="num_dma_symbol_reg_wr_is_onging"/>
      <var loc="k,195,6,195,41" name="num_dma_symbol_reg_wr_is_onging_reg" dtype_id="7" vartype="logic" origName="num_dma_symbol_reg_wr_is_onging_reg"/>
      <var loc="k,196,6,196,42" name="num_dma_symbol_reg_wr_is_onging_reg1" dtype_id="7" vartype="logic" origName="num_dma_symbol_reg_wr_is_onging_reg1"/>
      <var loc="k,197,8,197,33" name="m_axis_start_auto_trigger" dtype_id="7" vartype="logic" origName="m_axis_start_auto_trigger"/>
      <var loc="k,199,30,199,49" name="tsf_val_lock_by_sig" dtype_id="5" vartype="logic" origName="tsf_val_lock_by_sig"/>
      <var loc="k,200,6,200,26" name="demod_is_ongoing_reg" dtype_id="7" vartype="logic" origName="demod_is_ongoing_reg"/>
      <var loc="k,201,6,201,21" name="FC_DI_valid_reg" dtype_id="7" vartype="logic" origName="FC_DI_valid_reg"/>
      <var loc="k,202,6,202,21" name="addr1_valid_reg" dtype_id="7" vartype="logic" origName="addr1_valid_reg"/>
      <var loc="k,203,6,203,21" name="addr2_valid_reg" dtype_id="7" vartype="logic" origName="addr2_valid_reg"/>
      <var loc="k,204,7,204,30" name="m_axis_start_1trans_reg" dtype_id="7" vartype="logic" origName="m_axis_start_1trans_reg"/>
      <var loc="k,205,7,205,22" name="pl_ask_data_reg" dtype_id="7" vartype="logic" origName="pl_ask_data_reg"/>
      <var loc="k,206,36,206,50" name="data_to_ps_reg" dtype_id="5" vartype="logic" origName="data_to_ps_reg"/>
      <var loc="k,207,7,207,27" name="data_to_ps_valid_reg" dtype_id="7" vartype="logic" origName="data_to_ps_valid_reg"/>
      <var loc="k,209,8,209,21" name="pkt_begin_rst" dtype_id="7" vartype="logic" origName="pkt_begin_rst"/>
      <var loc="k,210,8,210,26" name="side_info_fifo_rst" dtype_id="7" vartype="logic" origName="side_info_fifo_rst"/>
      <var loc="k,211,31,211,50" name="side_info_fifo_dout" dtype_id="6" vartype="logic" origName="side_info_fifo_dout"/>
      <var loc="k,212,31,212,49" name="side_info_fifo_din" dtype_id="6" vartype="logic" origName="side_info_fifo_din"/>
      <var loc="k,213,8,213,28" name="side_info_fifo_empty" dtype_id="7" vartype="logic" origName="side_info_fifo_empty"/>
      <var loc="k,214,8,214,27" name="side_info_fifo_full" dtype_id="7" vartype="logic" origName="side_info_fifo_full"/>
      <var loc="k,215,8,215,28" name="side_info_fifo_rd_en" dtype_id="7" vartype="logic" origName="side_info_fifo_rd_en"/>
      <var loc="k,216,8,216,28" name="side_info_fifo_wr_en" dtype_id="7" vartype="logic" origName="side_info_fifo_wr_en"/>
      <var loc="k,217,14,217,42" name="side_info_fifo_rd_data_count" dtype_id="23" vartype="logic" origName="side_info_fifo_rd_data_count"/>
      <var loc="k,218,14,218,42" name="side_info_fifo_wr_data_count" dtype_id="23" vartype="logic" origName="side_info_fifo_wr_data_count"/>
      <var loc="k,220,37,220,50" name="side_info_csi" dtype_id="5" vartype="logic" origName="side_info_csi"/>
      <var loc="k,221,8,221,27" name="side_info_csi_valid" dtype_id="7" vartype="logic" origName="side_info_csi_valid"/>
      <var loc="k,222,37,222,58" name="side_info_iq_dpram_in" dtype_id="5" vartype="logic" origName="side_info_iq_dpram_in"/>
      <var loc="k,223,37,223,55" name="side_info_iq_dpram" dtype_id="5" vartype="logic" origName="side_info_iq_dpram"/>
      <var loc="k,224,37,224,49" name="side_info_iq" dtype_id="5" vartype="logic" origName="side_info_iq"/>
      <var loc="k,225,8,225,26" name="side_info_iq_valid" dtype_id="7" vartype="logic" origName="side_info_iq_valid"/>
      <var loc="k,226,37,226,46" name="side_info" dtype_id="5" vartype="logic" origName="side_info"/>
      <var loc="k,227,8,227,23" name="side_info_valid" dtype_id="7" vartype="logic" origName="side_info_valid"/>
      <var loc="k,229,32,229,41" name="iq0_inner" dtype_id="6" vartype="logic" origName="iq0_inner"/>
      <var loc="k,231,8,231,23" name="iq_strobe_inner" dtype_id="7" vartype="logic" origName="iq_strobe_inner"/>
      <var loc="k,233,23,233,31" name="iq_waddr" dtype_id="24" vartype="logic" origName="iq_waddr"/>
      <var loc="k,234,23,234,31" name="iq_raddr" dtype_id="24" vartype="logic" origName="iq_raddr"/>
      <var loc="k,236,29,236,38" name="iq1_i_abs" dtype_id="8" vartype="logic" origName="iq1_i_abs"/>
      <var loc="k,237,41,237,48" name="rssi_th" dtype_id="4" vartype="logic" origName="rssi_th"/>
      <var loc="k,238,6,238,18" name="rssi_posedge" dtype_id="7" vartype="logic" origName="rssi_posedge"/>
      <var loc="k,239,6,239,18" name="rssi_negedge" dtype_id="7" vartype="logic" origName="rssi_negedge"/>
      <var loc="k,240,6,240,24" name="agc_lock_to_unlock" dtype_id="7" vartype="logic" origName="agc_lock_to_unlock"/>
      <var loc="k,241,6,241,24" name="agc_unlock_to_lock" dtype_id="7" vartype="logic" origName="agc_unlock_to_lock"/>
      <var loc="k,242,6,242,18" name="gain_posedge" dtype_id="7" vartype="logic" origName="gain_posedge"/>
      <var loc="k,243,6,243,18" name="gain_negedge" dtype_id="7" vartype="logic" origName="gain_negedge"/>
      <var loc="k,244,6,244,16" name="iq_trigger" dtype_id="7" vartype="logic" origName="iq_trigger"/>
      <var loc="k,245,30,245,56" name="tsf_val_lock_by_iq_trigger" dtype_id="5" vartype="logic" origName="tsf_val_lock_by_iq_trigger"/>
      <var loc="k,246,23,246,31" name="iq_count" dtype_id="24" vartype="logic" origName="iq_count"/>
      <var loc="k,247,13,247,21" name="iq_state" dtype_id="13" vartype="logic" origName="iq_state"/>
      <var loc="k,248,32,248,47" name="gpio_status_reg" dtype_id="3" vartype="logic" origName="gpio_status_reg"/>
      <var loc="k,249,41,249,57" name="rssi_half_db_reg" dtype_id="4" vartype="logic" origName="rssi_half_db_reg"/>
      <var loc="k,251,6,251,26" name="tx_bb_is_ongoing_reg" dtype_id="7" vartype="logic" origName="tx_bb_is_ongoing_reg"/>
      <var loc="k,252,6,252,26" name="tx_rf_is_ongoing_reg" dtype_id="7" vartype="logic" origName="tx_rf_is_ongoing_reg"/>
      <var loc="k,253,6,253,30" name="tx_bb_is_ongoing_posedge" dtype_id="7" vartype="logic" origName="tx_bb_is_ongoing_posedge"/>
      <var loc="k,254,6,254,30" name="tx_bb_is_ongoing_negedge" dtype_id="7" vartype="logic" origName="tx_bb_is_ongoing_negedge"/>
      <var loc="k,255,6,255,30" name="tx_rf_is_ongoing_posedge" dtype_id="7" vartype="logic" origName="tx_rf_is_ongoing_posedge"/>
      <var loc="k,256,6,256,30" name="tx_rf_is_ongoing_negedge" dtype_id="7" vartype="logic" origName="tx_rf_is_ongoing_negedge"/>
      <var loc="k,258,31,258,46" name="tx_intf_iq0_reg" dtype_id="6" vartype="logic" origName="tx_intf_iq0_reg"/>
      <var loc="k,259,7,259,27" name="tx_intf_iq0_non_zero" dtype_id="7" vartype="logic" origName="tx_intf_iq0_non_zero"/>
      <var loc="k,261,13,261,28" name="subcarrier_mask" dtype_id="5" vartype="logic" origName="subcarrier_mask"/>
      <always loc="k,298,2,298,8">
        <sentree loc="k,298,9,298,10">
          <senitem loc="k,298,12,298,19" edgeType="CHANGED">
            <varref loc="k,298,12,298,19" name="ht_flag" dtype_id="7"/>
          </senitem>
          <senitem loc="k,298,21,298,29" edgeType="CHANGED">
            <varref loc="k,298,21,298,29" name="rate_mcs" dtype_id="12"/>
          </senitem>
        </sentree>
        <begin loc="k,299,2,299,7">
          <case loc="k,300,7,300,11">
            <concat loc="k,300,21,300,22" dtype_id="14">
              <varref loc="k,300,14,300,21" name="ht_flag" dtype_id="7"/>
              <varref loc="k,300,22,300,30" name="rate_mcs" dtype_id="12"/>
            </concat>
            <caseitem loc="k,301,17,301,18">
              <const loc="k,301,9,301,17" name="5&apos;hb" dtype_id="14"/>
              <begin loc="k,301,19,301,24">
                <assigndly loc="k,301,33,301,35" dtype_id="21">
                  <const loc="k,301,36,301,38" name="9&apos;h18" dtype_id="21"/>
                  <varref loc="k,301,26,301,32" name="N_DBPS" dtype_id="21"/>
                </assigndly>
              </begin>
            </caseitem>
            <caseitem loc="k,302,17,302,18">
              <const loc="k,302,9,302,17" name="5&apos;hf" dtype_id="14"/>
              <begin loc="k,302,19,302,24">
                <assigndly loc="k,302,33,302,35" dtype_id="21">
                  <const loc="k,302,36,302,38" name="9&apos;h24" dtype_id="21"/>
                  <varref loc="k,302,26,302,32" name="N_DBPS" dtype_id="21"/>
                </assigndly>
              </begin>
            </caseitem>
            <caseitem loc="k,303,17,303,18">
              <const loc="k,303,9,303,17" name="5&apos;ha" dtype_id="14"/>
              <begin loc="k,303,19,303,24">
                <assigndly loc="k,303,33,303,35" dtype_id="21">
                  <const loc="k,303,36,303,38" name="9&apos;h30" dtype_id="21"/>
                  <varref loc="k,303,26,303,32" name="N_DBPS" dtype_id="21"/>
                </assigndly>
              </begin>
            </caseitem>
            <caseitem loc="k,304,17,304,18">
              <const loc="k,304,9,304,17" name="5&apos;he" dtype_id="14"/>
              <begin loc="k,304,19,304,24">
                <assigndly loc="k,304,33,304,35" dtype_id="21">
                  <const loc="k,304,36,304,38" name="9&apos;h48" dtype_id="21"/>
                  <varref loc="k,304,26,304,32" name="N_DBPS" dtype_id="21"/>
                </assigndly>
              </begin>
            </caseitem>
            <caseitem loc="k,305,17,305,18">
              <const loc="k,305,9,305,17" name="5&apos;h9" dtype_id="14"/>
              <begin loc="k,305,19,305,24">
                <assigndly loc="k,305,33,305,35" dtype_id="21">
                  <const loc="k,305,36,305,38" name="9&apos;h60" dtype_id="21"/>
                  <varref loc="k,305,26,305,32" name="N_DBPS" dtype_id="21"/>
                </assigndly>
              </begin>
            </caseitem>
            <caseitem loc="k,306,17,306,18">
              <const loc="k,306,9,306,17" name="5&apos;hd" dtype_id="14"/>
              <begin loc="k,306,19,306,24">
                <assigndly loc="k,306,33,306,35" dtype_id="21">
                  <const loc="k,306,36,306,39" name="9&apos;h90" dtype_id="21"/>
                  <varref loc="k,306,26,306,32" name="N_DBPS" dtype_id="21"/>
                </assigndly>
              </begin>
            </caseitem>
            <caseitem loc="k,307,17,307,18">
              <const loc="k,307,9,307,17" name="5&apos;h8" dtype_id="14"/>
              <begin loc="k,307,19,307,24">
                <assigndly loc="k,307,33,307,35" dtype_id="21">
                  <const loc="k,307,36,307,39" name="9&apos;hc0" dtype_id="21"/>
                  <varref loc="k,307,26,307,32" name="N_DBPS" dtype_id="21"/>
                </assigndly>
              </begin>
            </caseitem>
            <caseitem loc="k,308,17,308,18">
              <const loc="k,308,9,308,17" name="5&apos;hc" dtype_id="14"/>
              <begin loc="k,308,19,308,24">
                <assigndly loc="k,308,33,308,35" dtype_id="21">
                  <const loc="k,308,36,308,39" name="9&apos;hd8" dtype_id="21"/>
                  <varref loc="k,308,26,308,32" name="N_DBPS" dtype_id="21"/>
                </assigndly>
              </begin>
            </caseitem>
            <caseitem loc="k,309,17,309,18">
              <const loc="k,309,9,309,17" name="5&apos;h10" dtype_id="14"/>
              <begin loc="k,309,19,309,24">
                <assigndly loc="k,309,33,309,35" dtype_id="21">
                  <const loc="k,309,36,309,38" name="9&apos;h1a" dtype_id="21"/>
                  <varref loc="k,309,26,309,32" name="N_DBPS" dtype_id="21"/>
                </assigndly>
              </begin>
            </caseitem>
            <caseitem loc="k,310,17,310,18">
              <const loc="k,310,9,310,17" name="5&apos;h11" dtype_id="14"/>
              <begin loc="k,310,19,310,24">
                <assigndly loc="k,310,33,310,35" dtype_id="21">
                  <const loc="k,310,36,310,38" name="9&apos;h34" dtype_id="21"/>
                  <varref loc="k,310,26,310,32" name="N_DBPS" dtype_id="21"/>
                </assigndly>
              </begin>
            </caseitem>
            <caseitem loc="k,311,17,311,18">
              <const loc="k,311,9,311,17" name="5&apos;h12" dtype_id="14"/>
              <begin loc="k,311,19,311,24">
                <assigndly loc="k,311,33,311,35" dtype_id="21">
                  <const loc="k,311,36,311,38" name="9&apos;h4e" dtype_id="21"/>
                  <varref loc="k,311,26,311,32" name="N_DBPS" dtype_id="21"/>
                </assigndly>
              </begin>
            </caseitem>
            <caseitem loc="k,312,17,312,18">
              <const loc="k,312,9,312,17" name="5&apos;h13" dtype_id="14"/>
              <begin loc="k,312,19,312,24">
                <assigndly loc="k,312,33,312,35" dtype_id="21">
                  <const loc="k,312,36,312,39" name="9&apos;h68" dtype_id="21"/>
                  <varref loc="k,312,26,312,32" name="N_DBPS" dtype_id="21"/>
                </assigndly>
              </begin>
            </caseitem>
            <caseitem loc="k,313,17,313,18">
              <const loc="k,313,9,313,17" name="5&apos;h14" dtype_id="14"/>
              <begin loc="k,313,19,313,24">
                <assigndly loc="k,313,33,313,35" dtype_id="21">
                  <const loc="k,313,36,313,39" name="9&apos;h9c" dtype_id="21"/>
                  <varref loc="k,313,26,313,32" name="N_DBPS" dtype_id="21"/>
                </assigndly>
              </begin>
            </caseitem>
            <caseitem loc="k,314,17,314,18">
              <const loc="k,314,9,314,17" name="5&apos;h15" dtype_id="14"/>
              <begin loc="k,314,19,314,24">
                <assigndly loc="k,314,33,314,35" dtype_id="21">
                  <const loc="k,314,36,314,39" name="9&apos;hd0" dtype_id="21"/>
                  <varref loc="k,314,26,314,32" name="N_DBPS" dtype_id="21"/>
                </assigndly>
              </begin>
            </caseitem>
            <caseitem loc="k,315,17,315,18">
              <const loc="k,315,9,315,17" name="5&apos;h16" dtype_id="14"/>
              <begin loc="k,315,19,315,24">
                <assigndly loc="k,315,33,315,35" dtype_id="21">
                  <const loc="k,315,36,315,39" name="9&apos;hea" dtype_id="21"/>
                  <varref loc="k,315,26,315,32" name="N_DBPS" dtype_id="21"/>
                </assigndly>
              </begin>
            </caseitem>
            <caseitem loc="k,316,17,316,18">
              <const loc="k,316,9,316,17" name="5&apos;h17" dtype_id="14"/>
              <begin loc="k,316,19,316,24">
                <assigndly loc="k,316,33,316,35" dtype_id="21">
                  <const loc="k,316,36,316,39" name="9&apos;h104" dtype_id="21"/>
                  <varref loc="k,316,26,316,32" name="N_DBPS" dtype_id="21"/>
                </assigndly>
              </begin>
            </caseitem>
            <caseitem loc="k,317,9,317,16">
              <begin loc="k,317,19,317,24">
                <assigndly loc="k,317,33,317,35" dtype_id="21">
                  <const loc="k,317,36,317,38" name="9&apos;h18" dtype_id="21"/>
                  <varref loc="k,317,26,317,32" name="N_DBPS" dtype_id="21"/>
                </assigndly>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
      <always loc="k,323,3,323,9">
        <sentree loc="k,323,10,323,11">
          <senitem loc="k,323,12,323,19" edgeType="POS">
            <varref loc="k,323,20,323,23" name="clk" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="k,323,25,323,30">
          <if loc="k,324,3,324,5">
            <varref loc="k,324,7,324,20" name="pkt_begin_rst" dtype_id="7"/>
            <begin>
              <begin loc="k,324,22,324,27">
                <assigndly loc="k,325,11,325,13" dtype_id="7">
                  <const loc="k,325,14,325,15" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,325,4,325,10" name="ht_rst" dtype_id="7"/>
                </assigndly>
                <assigndly loc="k,326,20,326,22" dtype_id="22">
                  <const loc="k,326,23,326,24" name="20&apos;h0" dtype_id="22"/>
                  <varref loc="k,326,4,326,19" name="num_bit_decoded" dtype_id="22"/>
                </assigndly>
                <assigndly loc="k,327,18,327,20" dtype_id="13">
                  <const loc="k,327,21,327,33" name="2&apos;h0" dtype_id="13"/>
                  <varref loc="k,327,4,327,17" name="ofdm_rx_state" dtype_id="13"/>
                </assigndly>
                <assigndly loc="k,328,26,328,28" dtype_id="7">
                  <const loc="k,328,29,328,30" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,328,4,328,25" name="last_ofdm_symbol_flag" dtype_id="7"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="k,329,12,329,17">
                <if loc="k,330,4,330,6">
                  <not loc="k,330,18,330,20" dtype_id="7">
                    <varref loc="k,330,8,330,18" name="iq_capture" dtype_id="7"/>
                  </not>
                  <begin>
                    <begin loc="k,330,23,330,28">
                      <case loc="k,331,5,331,9">
                        <varref loc="k,331,11,331,24" name="ofdm_rx_state" dtype_id="13"/>
                        <caseitem loc="k,332,18,332,19">
                          <const loc="k,332,6,332,18" name="2&apos;h0" dtype_id="13"/>
                          <begin loc="k,332,20,332,25">
                            <assigndly loc="k,333,14,333,16" dtype_id="7">
                              <const loc="k,333,17,333,18" name="1&apos;h0" dtype_id="7"/>
                              <varref loc="k,333,7,333,13" name="ht_rst" dtype_id="7"/>
                            </assigndly>
                            <assigndly loc="k,334,23,334,25" dtype_id="22">
                              <sel loc="k,334,34,334,35" dtype_id="22">
                                <cond loc="k,334,34,334,35" dtype_id="6">
                                  <varref loc="k,334,27,334,34" name="ht_flag" dtype_id="7"/>
                                  <extend loc="k,334,35,334,41" dtype_id="6" width="32" widthminv="9">
                                    <varref loc="k,334,35,334,41" name="N_DBPS" dtype_id="21"/>
                                  </extend>
                                  <const loc="k,334,42,334,43" name="32&apos;sh0" dtype_id="2"/>
                                </cond>
                                <const loc="k,334,34,334,35" name="32&apos;h0" dtype_id="6"/>
                                <const loc="k,334,34,334,35" name="32&apos;h14" dtype_id="6"/>
                              </sel>
                              <varref loc="k,334,7,334,22" name="num_bit_decoded" dtype_id="22"/>
                            </assigndly>
                            <assigndly loc="k,335,21,335,23" dtype_id="13">
                              <cond loc="k,335,49,335,50" dtype_id="13">
                                <varref loc="k,335,25,335,49" name="ofdm_symbol_eq_out_pulse" dtype_id="7"/>
                                <const loc="k,335,50,335,63" name="2&apos;h1" dtype_id="13"/>
                                <varref loc="k,335,64,335,77" name="ofdm_rx_state" dtype_id="13"/>
                              </cond>
                              <varref loc="k,335,7,335,20" name="ofdm_rx_state" dtype_id="13"/>
                            </assigndly>
                            <assigndly loc="k,336,29,336,31" dtype_id="7">
                              <varref loc="k,336,32,336,53" name="last_ofdm_symbol_flag" dtype_id="7"/>
                              <varref loc="k,336,7,336,28" name="last_ofdm_symbol_flag" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,339,19,339,20">
                          <const loc="k,339,6,339,19" name="2&apos;h1" dtype_id="13"/>
                          <begin loc="k,339,21,339,26">
                            <assigndly loc="k,340,29,340,31" dtype_id="7">
                              <varref loc="k,340,32,340,53" name="last_ofdm_symbol_flag" dtype_id="7"/>
                              <varref loc="k,340,7,340,28" name="last_ofdm_symbol_flag" dtype_id="7"/>
                            </assigndly>
                            <if loc="k,341,7,341,9">
                              <and loc="k,341,36,341,38" dtype_id="7">
                                <varref loc="k,341,12,341,35" name="pkt_header_valid_strobe" dtype_id="7"/>
                                <or loc="k,341,60,341,62" dtype_id="7">
                                  <not loc="k,341,56,341,58" dtype_id="7">
                                    <varref loc="k,341,40,341,56" name="pkt_header_valid" dtype_id="7"/>
                                  </not>
                                  <varref loc="k,341,63,341,75" name="ht_unsupport" dtype_id="7"/>
                                </or>
                              </and>
                              <begin>
                                <begin loc="k,341,82,341,87">
                                  <assigndly loc="k,342,15,342,17" dtype_id="7">
                                    <varref loc="k,342,18,342,24" name="ht_rst" dtype_id="7"/>
                                    <varref loc="k,342,8,342,14" name="ht_rst" dtype_id="7"/>
                                  </assigndly>
                                  <assigndly loc="k,343,24,343,26" dtype_id="22">
                                    <varref loc="k,343,27,343,42" name="num_bit_decoded" dtype_id="22"/>
                                    <varref loc="k,343,8,343,23" name="num_bit_decoded" dtype_id="22"/>
                                  </assigndly>
                                  <assigndly loc="k,344,22,344,24" dtype_id="13">
                                    <const loc="k,344,25,344,36" name="2&apos;h2" dtype_id="13"/>
                                    <varref loc="k,344,8,344,21" name="ofdm_rx_state" dtype_id="13"/>
                                  </assigndly>
                                </begin>
                              </begin>
                              <begin>
                                <if loc="k,345,16,345,18">
                                  <and loc="k,345,44,345,46" dtype_id="7">
                                    <varref loc="k,345,20,345,43" name="pkt_header_valid_strobe" dtype_id="7"/>
                                    <varref loc="k,345,47,345,54" name="ht_flag" dtype_id="7"/>
                                  </and>
                                  <begin>
                                    <begin loc="k,345,56,345,61">
                                      <assigndly loc="k,346,15,346,17" dtype_id="7">
                                        <const loc="k,346,18,346,19" name="1&apos;h1" dtype_id="7"/>
                                        <varref loc="k,346,8,346,14" name="ht_rst" dtype_id="7"/>
                                      </assigndly>
                                      <assigndly loc="k,347,24,347,26" dtype_id="22">
                                        <varref loc="k,347,27,347,42" name="num_bit_decoded" dtype_id="22"/>
                                        <varref loc="k,347,8,347,23" name="num_bit_decoded" dtype_id="22"/>
                                      </assigndly>
                                      <assigndly loc="k,348,22,348,24" dtype_id="13">
                                        <const loc="k,348,25,348,37" name="2&apos;h0" dtype_id="13"/>
                                        <varref loc="k,348,8,348,21" name="ofdm_rx_state" dtype_id="13"/>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                  <begin>
                                    <begin loc="k,349,16,349,21">
                                      <assigndly loc="k,350,15,350,17" dtype_id="7">
                                        <varref loc="k,350,18,350,24" name="ht_rst" dtype_id="7"/>
                                        <varref loc="k,350,8,350,14" name="ht_rst" dtype_id="7"/>
                                      </assigndly>
                                      <assigndly loc="k,351,24,351,26" dtype_id="22">
                                        <cond loc="k,351,53,351,54" dtype_id="22">
                                          <varref loc="k,351,29,351,53" name="ofdm_symbol_eq_out_pulse" dtype_id="7"/>
                                          <add loc="k,351,70,351,71" dtype_id="22">
                                            <varref loc="k,351,55,351,70" name="num_bit_decoded" dtype_id="22"/>
                                            <extend loc="k,351,71,351,77" dtype_id="22" width="20" widthminv="9">
                                              <varref loc="k,351,71,351,77" name="N_DBPS" dtype_id="21"/>
                                            </extend>
                                          </add>
                                          <varref loc="k,351,79,351,94" name="num_bit_decoded" dtype_id="22"/>
                                        </cond>
                                        <varref loc="k,351,8,351,23" name="num_bit_decoded" dtype_id="22"/>
                                      </assigndly>
                                      <assigndly loc="k,352,22,352,24" dtype_id="13">
                                        <cond loc="k,352,57,352,58" dtype_id="13">
                                          <gte loc="k,352,41,352,43" dtype_id="7">
                                            <varref loc="k,352,26,352,41" name="num_bit_decoded" dtype_id="22"/>
                                            <varref loc="k,352,43,352,57" name="num_bit_target" dtype_id="22"/>
                                          </gte>
                                          <const loc="k,352,58,352,69" name="2&apos;h2" dtype_id="13"/>
                                          <varref loc="k,352,70,352,83" name="ofdm_rx_state" dtype_id="13"/>
                                        </cond>
                                        <varref loc="k,352,8,352,21" name="ofdm_rx_state" dtype_id="13"/>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                </if>
                              </begin>
                            </if>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,356,17,356,18">
                          <const loc="k,356,6,356,17" name="2&apos;h2" dtype_id="13"/>
                          <begin loc="k,356,19,356,24">
                            <assigndly loc="k,357,14,357,16" dtype_id="7">
                              <varref loc="k,357,17,357,23" name="ht_rst" dtype_id="7"/>
                              <varref loc="k,357,7,357,13" name="ht_rst" dtype_id="7"/>
                            </assigndly>
                            <assigndly loc="k,358,21,358,23" dtype_id="13">
                              <varref loc="k,358,24,358,37" name="ofdm_rx_state" dtype_id="13"/>
                              <varref loc="k,358,7,358,20" name="ofdm_rx_state" dtype_id="13"/>
                            </assigndly>
                            <assigndly loc="k,359,29,359,31" dtype_id="7">
                              <const loc="k,359,32,359,33" name="1&apos;h1" dtype_id="7"/>
                              <varref loc="k,359,7,359,28" name="last_ofdm_symbol_flag" dtype_id="7"/>
                            </assigndly>
                            <assigndly loc="k,360,23,360,25" dtype_id="22">
                              <varref loc="k,360,26,360,41" name="num_bit_decoded" dtype_id="22"/>
                              <varref loc="k,360,7,360,22" name="num_bit_decoded" dtype_id="22"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                      </case>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="k,368,3,368,9">
        <sentree loc="k,368,10,368,11">
          <senitem loc="k,368,12,368,19" edgeType="POS">
            <varref loc="k,368,20,368,23" name="clk" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="k,368,25,368,30">
          <if loc="k,369,3,369,5">
            <or loc="k,369,20,369,21" dtype_id="7">
              <varref loc="k,369,7,369,20" name="pkt_begin_rst" dtype_id="7"/>
              <varref loc="k,369,21,369,27" name="ht_rst" dtype_id="7"/>
            </or>
            <begin>
              <begin loc="k,369,29,369,34">
                <assigndly loc="k,370,21,370,23" dtype_id="7">
                  <const loc="k,370,24,370,25" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,370,4,370,20" name="capture_src_flag" dtype_id="7"/>
                </assigndly>
                <assigndly loc="k,371,18,371,20" dtype_id="7">
                  <const loc="k,371,21,371,22" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,371,4,371,17" name="csi_valid_reg" dtype_id="7"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="k,372,12,372,17">
                <if loc="k,373,4,373,6">
                  <not loc="k,373,18,373,20" dtype_id="7">
                    <varref loc="k,373,8,373,18" name="iq_capture" dtype_id="7"/>
                  </not>
                  <begin>
                    <begin loc="k,373,23,373,28">
                      <assigndly loc="k,374,19,374,21" dtype_id="7">
                        <varref loc="k,374,22,374,31" name="csi_valid" dtype_id="7"/>
                        <varref loc="k,374,5,374,18" name="csi_valid_reg" dtype_id="7"/>
                      </assigndly>
                      <if loc="k,375,5,375,7">
                        <and loc="k,375,24,375,26" dtype_id="7">
                          <not loc="k,375,19,375,21" dtype_id="7">
                            <varref loc="k,375,9,375,18" name="csi_valid" dtype_id="7"/>
                          </not>
                          <varref loc="k,375,27,375,40" name="csi_valid_reg" dtype_id="7"/>
                        </and>
                        <begin>
                          <assigndly loc="k,376,23,376,25" dtype_id="7">
                            <const loc="k,376,26,376,27" name="1&apos;h1" dtype_id="7"/>
                            <varref loc="k,376,6,376,22" name="capture_src_flag" dtype_id="7"/>
                          </assigndly>
                        </begin>
                      </if>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <instance loc="k,382,64,382,70" name="iq_buf" defName="ram_2port__D40_Ac" origName="iq_buf">
        <port loc="k,383,4,383,8" name="clka" direction="in" portIndex="1">
          <varref loc="k,383,9,383,12" name="clk" dtype_id="7"/>
        </port>
        <port loc="k,384,4,384,7" name="ena" direction="in" portIndex="2">
          <varref loc="k,384,8,384,18" name="iq_capture" dtype_id="7"/>
        </port>
        <port loc="k,385,4,385,7" name="wea" direction="in" portIndex="3">
          <varref loc="k,385,8,385,23" name="iq_strobe_inner" dtype_id="7"/>
        </port>
        <port loc="k,386,4,386,9" name="addra" direction="in" portIndex="4">
          <varref loc="k,386,10,386,18" name="iq_waddr" dtype_id="24"/>
        </port>
        <port loc="k,387,4,387,7" name="dia" direction="in" portIndex="5">
          <varref loc="k,387,8,387,29" name="side_info_iq_dpram_in" dtype_id="5"/>
        </port>
        <port loc="k,388,4,388,7" name="doa" direction="out" portIndex="6"/>
        <port loc="k,389,4,389,8" name="clkb" direction="in" portIndex="7">
          <varref loc="k,389,9,389,12" name="clk" dtype_id="7"/>
        </port>
        <port loc="k,390,4,390,7" name="enb" direction="in" portIndex="8">
          <varref loc="k,390,8,390,18" name="iq_capture" dtype_id="7"/>
        </port>
        <port loc="k,391,4,391,7" name="web" direction="in" portIndex="9">
          <const loc="k,391,8,391,12" name="1&apos;h0" dtype_id="7"/>
        </port>
        <port loc="k,392,4,392,9" name="addrb" direction="in" portIndex="10">
          <varref loc="k,392,10,392,18" name="iq_raddr" dtype_id="24"/>
        </port>
        <port loc="k,393,4,393,7" name="dib" direction="in" portIndex="11">
          <const loc="k,393,8,393,16" name="64&apos;hffff" dtype_id="5"/>
        </port>
        <port loc="k,394,4,394,7" name="dob" direction="out" portIndex="12">
          <varref loc="k,394,8,394,26" name="side_info_iq_dpram" dtype_id="5"/>
        </port>
      </instance>
      <always loc="k,399,2,399,8">
        <sentree loc="k,399,9,399,10">
          <senitem loc="k,399,11,399,18" edgeType="POS">
            <varref loc="k,399,19,399,22" name="clk" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="k,399,24,399,29">
          <if loc="k,400,3,400,5">
            <varref loc="k,400,8,400,12" name="rstn" dtype_id="7"/>
            <begin>
              <begin loc="k,432,12,432,17">
                <assigndly loc="k,433,20,433,22" dtype_id="6">
                  <varref loc="k,433,23,433,34" name="tx_intf_iq0" dtype_id="6"/>
                  <varref loc="k,433,4,433,19" name="tx_intf_iq0_reg" dtype_id="6"/>
                </assigndly>
                <if loc="k,435,4,435,6">
                  <varref loc="k,435,8,435,18" name="iq_capture" dtype_id="7"/>
                  <begin>
                    <begin loc="k,435,20,435,25">
                      <assigndly loc="k,437,14,437,16" dtype_id="24">
                        <sel loc="k,437,33,437,34" dtype_id="24">
                          <cond loc="k,437,33,437,34" dtype_id="6">
                            <varref loc="k,437,18,437,33" name="iq_strobe_inner" dtype_id="7"/>
                            <add loc="k,437,43,437,44" dtype_id="6">
                              <const loc="k,437,44,437,45" name="32&apos;sh1" dtype_id="2"/>
                              <extend loc="k,437,35,437,43" dtype_id="6" width="32" widthminv="12">
                                <varref loc="k,437,35,437,43" name="iq_waddr" dtype_id="24"/>
                              </extend>
                            </add>
                            <extend loc="k,437,47,437,55" dtype_id="6" width="32" widthminv="12">
                              <varref loc="k,437,47,437,55" name="iq_waddr" dtype_id="24"/>
                            </extend>
                          </cond>
                          <const loc="k,437,33,437,34" name="32&apos;h0" dtype_id="6"/>
                          <const loc="k,437,33,437,34" name="32&apos;hc" dtype_id="6"/>
                        </sel>
                        <varref loc="k,437,5,437,13" name="iq_waddr" dtype_id="24"/>
                      </assigndly>
                      <assigndly loc="k,440,22,440,24" dtype_id="4">
                        <varref loc="k,440,25,440,37" name="rssi_half_db" dtype_id="4"/>
                        <varref loc="k,440,5,440,21" name="rssi_half_db_reg" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="k,441,21,441,23" dtype_id="3">
                        <varref loc="k,441,24,441,35" name="gpio_status" dtype_id="3"/>
                        <varref loc="k,441,5,441,20" name="gpio_status_reg" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="k,442,18,442,20" dtype_id="7">
                        <and loc="k,442,50,442,52" dtype_id="7">
                          <lts loc="k,442,39,442,40" dtype_id="7">
                            <varref loc="k,442,22,442,38" name="rssi_half_db_reg" dtype_id="4"/>
                            <varref loc="k,442,42,442,49" name="rssi_th" dtype_id="4"/>
                          </lts>
                          <gtes loc="k,442,66,442,68" dtype_id="7">
                            <varref loc="k,442,53,442,65" name="rssi_half_db" dtype_id="4"/>
                            <varref loc="k,442,69,442,76" name="rssi_th" dtype_id="4"/>
                          </gtes>
                        </and>
                        <varref loc="k,442,5,442,17" name="rssi_posedge" dtype_id="7"/>
                      </assigndly>
                      <assigndly loc="k,443,18,443,20" dtype_id="7">
                        <and loc="k,443,50,443,52" dtype_id="7">
                          <gtes loc="k,443,39,443,41" dtype_id="7">
                            <varref loc="k,443,22,443,38" name="rssi_half_db_reg" dtype_id="4"/>
                            <varref loc="k,443,42,443,49" name="rssi_th" dtype_id="4"/>
                          </gtes>
                          <lts loc="k,443,67,443,68" dtype_id="7">
                            <varref loc="k,443,53,443,65" name="rssi_half_db" dtype_id="4"/>
                            <varref loc="k,443,69,443,76" name="rssi_th" dtype_id="4"/>
                          </lts>
                        </and>
                        <varref loc="k,443,5,443,17" name="rssi_negedge" dtype_id="7"/>
                      </assigndly>
                      <assigndly loc="k,444,24,444,26" dtype_id="7">
                        <and loc="k,444,68,444,70" dtype_id="7">
                          <not loc="k,444,63,444,65" dtype_id="7">
                            <sel loc="k,444,39,444,40" dtype_id="7">
                              <varref loc="k,444,28,444,39" name="gpio_status" dtype_id="3"/>
                              <const loc="k,444,58,444,59" name="3&apos;h7" dtype_id="18"/>
                              <const loc="k,444,39,444,40" name="32&apos;h1" dtype_id="6"/>
                            </sel>
                          </not>
                          <sel loc="k,444,86,444,87" dtype_id="7">
                            <varref loc="k,444,71,444,86" name="gpio_status_reg" dtype_id="3"/>
                            <const loc="k,444,105,444,106" name="3&apos;h7" dtype_id="18"/>
                            <const loc="k,444,86,444,87" name="32&apos;h1" dtype_id="6"/>
                          </sel>
                        </and>
                        <varref loc="k,444,5,444,23" name="agc_lock_to_unlock" dtype_id="7"/>
                      </assigndly>
                      <assigndly loc="k,445,24,445,26" dtype_id="7">
                        <and loc="k,445,68,445,70" dtype_id="7">
                          <sel loc="k,445,39,445,40" dtype_id="7">
                            <varref loc="k,445,28,445,39" name="gpio_status" dtype_id="3"/>
                            <const loc="k,445,58,445,59" name="3&apos;h7" dtype_id="18"/>
                            <const loc="k,445,39,445,40" name="32&apos;h1" dtype_id="6"/>
                          </sel>
                          <not loc="k,445,110,445,112" dtype_id="7">
                            <sel loc="k,445,86,445,87" dtype_id="7">
                              <varref loc="k,445,71,445,86" name="gpio_status_reg" dtype_id="3"/>
                              <const loc="k,445,105,445,106" name="3&apos;h7" dtype_id="18"/>
                              <const loc="k,445,86,445,87" name="32&apos;h1" dtype_id="6"/>
                            </sel>
                          </not>
                        </and>
                        <varref loc="k,445,5,445,23" name="agc_unlock_to_lock" dtype_id="7"/>
                      </assigndly>
                      <assigndly loc="k,446,18,446,20" dtype_id="7">
                        <and loc="k,446,70,446,72" dtype_id="7">
                          <gte loc="k,446,59,446,61" dtype_id="7">
                            <sel loc="k,446,33,446,34" dtype_id="10">
                              <varref loc="k,446,22,446,33" name="gpio_status" dtype_id="3"/>
                              <const loc="k,446,56,446,57" name="3&apos;h0" dtype_id="18"/>
                              <const loc="k,446,52,446,53" name="32&apos;h7" dtype_id="6"/>
                            </sel>
                            <varref loc="k,446,62,446,69" name="gain_th" dtype_id="10"/>
                          </gte>
                          <lt loc="k,446,114,446,115" dtype_id="7">
                            <sel loc="k,446,88,446,89" dtype_id="10">
                              <varref loc="k,446,73,446,88" name="gpio_status_reg" dtype_id="3"/>
                              <const loc="k,446,111,446,112" name="3&apos;h0" dtype_id="18"/>
                              <const loc="k,446,107,446,108" name="32&apos;h7" dtype_id="6"/>
                            </sel>
                            <varref loc="k,446,117,446,124" name="gain_th" dtype_id="10"/>
                          </lt>
                        </and>
                        <varref loc="k,446,5,446,17" name="gain_posedge" dtype_id="7"/>
                      </assigndly>
                      <assigndly loc="k,447,18,447,20" dtype_id="7">
                        <and loc="k,447,70,447,72" dtype_id="7">
                          <lt loc="k,447,59,447,60" dtype_id="7">
                            <sel loc="k,447,33,447,34" dtype_id="10">
                              <varref loc="k,447,22,447,33" name="gpio_status" dtype_id="3"/>
                              <const loc="k,447,56,447,57" name="3&apos;h0" dtype_id="18"/>
                              <const loc="k,447,52,447,53" name="32&apos;h7" dtype_id="6"/>
                            </sel>
                            <varref loc="k,447,62,447,69" name="gain_th" dtype_id="10"/>
                          </lt>
                          <gte loc="k,447,114,447,116" dtype_id="7">
                            <sel loc="k,447,88,447,89" dtype_id="10">
                              <varref loc="k,447,73,447,88" name="gpio_status_reg" dtype_id="3"/>
                              <const loc="k,447,111,447,112" name="3&apos;h0" dtype_id="18"/>
                              <const loc="k,447,107,447,108" name="32&apos;h7" dtype_id="6"/>
                            </sel>
                            <varref loc="k,447,117,447,124" name="gain_th" dtype_id="10"/>
                          </gte>
                        </and>
                        <varref loc="k,447,5,447,17" name="gain_negedge" dtype_id="7"/>
                      </assigndly>
                      <assigndly loc="k,449,26,449,28" dtype_id="7">
                        <varref loc="k,449,29,449,45" name="tx_bb_is_ongoing" dtype_id="7"/>
                        <varref loc="k,449,5,449,25" name="tx_bb_is_ongoing_reg" dtype_id="7"/>
                      </assigndly>
                      <assigndly loc="k,450,26,450,28" dtype_id="7">
                        <varref loc="k,450,29,450,45" name="tx_rf_is_ongoing" dtype_id="7"/>
                        <varref loc="k,450,5,450,25" name="tx_rf_is_ongoing_reg" dtype_id="7"/>
                      </assigndly>
                      <assigndly loc="k,451,30,451,32" dtype_id="7">
                        <and loc="k,451,56,451,58" dtype_id="7">
                          <varref loc="k,451,34,451,50" name="tx_bb_is_ongoing" dtype_id="7"/>
                          <not loc="k,451,80,451,82" dtype_id="7">
                            <varref loc="k,451,59,451,79" name="tx_bb_is_ongoing_reg" dtype_id="7"/>
                          </not>
                        </and>
                        <varref loc="k,451,5,451,29" name="tx_bb_is_ongoing_posedge" dtype_id="7"/>
                      </assigndly>
                      <assigndly loc="k,452,30,452,32" dtype_id="7">
                        <and loc="k,452,56,452,58" dtype_id="7">
                          <not loc="k,452,51,452,53" dtype_id="7">
                            <varref loc="k,452,34,452,50" name="tx_bb_is_ongoing" dtype_id="7"/>
                          </not>
                          <varref loc="k,452,59,452,79" name="tx_bb_is_ongoing_reg" dtype_id="7"/>
                        </and>
                        <varref loc="k,452,5,452,29" name="tx_bb_is_ongoing_negedge" dtype_id="7"/>
                      </assigndly>
                      <assigndly loc="k,453,30,453,32" dtype_id="7">
                        <and loc="k,453,56,453,58" dtype_id="7">
                          <varref loc="k,453,34,453,50" name="tx_rf_is_ongoing" dtype_id="7"/>
                          <not loc="k,453,80,453,82" dtype_id="7">
                            <varref loc="k,453,59,453,79" name="tx_rf_is_ongoing_reg" dtype_id="7"/>
                          </not>
                        </and>
                        <varref loc="k,453,5,453,29" name="tx_rf_is_ongoing_posedge" dtype_id="7"/>
                      </assigndly>
                      <assigndly loc="k,454,30,454,32" dtype_id="7">
                        <and loc="k,454,56,454,58" dtype_id="7">
                          <not loc="k,454,51,454,53" dtype_id="7">
                            <varref loc="k,454,34,454,50" name="tx_rf_is_ongoing" dtype_id="7"/>
                          </not>
                          <varref loc="k,454,59,454,79" name="tx_rf_is_ongoing_reg" dtype_id="7"/>
                        </and>
                        <varref loc="k,454,5,454,29" name="tx_rf_is_ongoing_negedge" dtype_id="7"/>
                      </assigndly>
                      <case loc="k,456,5,456,9">
                        <varref loc="k,456,11,456,28" name="iq_trigger_select" dtype_id="14"/>
                        <caseitem loc="k,457,10,457,11">
                          <const loc="k,457,6,457,10" name="5&apos;h0" dtype_id="14"/>
                          <begin loc="k,457,13,457,18">
                            <assigndly loc="k,457,31,457,33" dtype_id="7">
                              <or loc="k,457,48,457,49" dtype_id="7">
                                <varref loc="k,457,35,457,48" name="fcs_in_strobe" dtype_id="7"/>
                                <varref loc="k,457,49,457,73" name="iq_trigger_free_run_flag" dtype_id="7"/>
                              </or>
                              <varref loc="k,457,20,457,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,458,10,458,11">
                          <const loc="k,458,6,458,10" name="5&apos;h1" dtype_id="14"/>
                          <begin loc="k,458,13,458,18">
                            <assigndly loc="k,458,31,458,33" dtype_id="7">
                              <and loc="k,458,48,458,50" dtype_id="7">
                                <varref loc="k,458,35,458,48" name="fcs_in_strobe" dtype_id="7"/>
                                <varref loc="k,458,51,458,57" name="fcs_ok" dtype_id="7"/>
                              </and>
                              <varref loc="k,458,20,458,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,459,10,459,11">
                          <const loc="k,459,6,459,10" name="5&apos;h2" dtype_id="14"/>
                          <begin loc="k,459,13,459,18">
                            <assigndly loc="k,459,31,459,33" dtype_id="7">
                              <and loc="k,459,48,459,50" dtype_id="7">
                                <varref loc="k,459,35,459,48" name="fcs_in_strobe" dtype_id="7"/>
                                <not loc="k,459,57,459,59" dtype_id="7">
                                  <varref loc="k,459,51,459,57" name="fcs_ok" dtype_id="7"/>
                                </not>
                              </and>
                              <varref loc="k,459,20,459,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,460,10,460,11">
                          <const loc="k,460,6,460,10" name="5&apos;h3" dtype_id="14"/>
                          <begin loc="k,460,13,460,18">
                            <assigndly loc="k,460,31,460,33" dtype_id="7">
                              <varref loc="k,460,35,460,55" name="tx_intf_iq0_non_zero" dtype_id="7"/>
                              <varref loc="k,460,20,460,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,461,10,461,11">
                          <const loc="k,461,6,461,10" name="5&apos;h4" dtype_id="14"/>
                          <begin loc="k,461,13,461,18">
                            <assigndly loc="k,461,31,461,33" dtype_id="7">
                              <and loc="k,461,58,461,60" dtype_id="7">
                                <varref loc="k,461,35,461,58" name="pkt_header_valid_strobe" dtype_id="7"/>
                                <varref loc="k,461,61,461,77" name="pkt_header_valid" dtype_id="7"/>
                              </and>
                              <varref loc="k,461,20,461,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,462,10,462,11">
                          <const loc="k,462,6,462,10" name="5&apos;h5" dtype_id="14"/>
                          <begin loc="k,462,13,462,18">
                            <assigndly loc="k,462,31,462,33" dtype_id="7">
                              <and loc="k,462,58,462,60" dtype_id="7">
                                <varref loc="k,462,35,462,58" name="pkt_header_valid_strobe" dtype_id="7"/>
                                <not loc="k,462,77,462,79" dtype_id="7">
                                  <varref loc="k,462,61,462,77" name="pkt_header_valid" dtype_id="7"/>
                                </not>
                              </and>
                              <varref loc="k,462,20,462,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,463,10,463,11">
                          <const loc="k,463,6,463,10" name="5&apos;h6" dtype_id="14"/>
                          <begin loc="k,463,13,463,18">
                            <assigndly loc="k,463,31,463,33" dtype_id="7">
                              <and loc="k,463,58,463,60" dtype_id="7">
                                <varref loc="k,463,35,463,58" name="pkt_header_valid_strobe" dtype_id="7"/>
                                <varref loc="k,463,61,463,68" name="ht_flag" dtype_id="7"/>
                              </and>
                              <varref loc="k,463,20,463,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,464,10,464,11">
                          <const loc="k,464,6,464,10" name="5&apos;h7" dtype_id="14"/>
                          <begin loc="k,464,13,464,18">
                            <assigndly loc="k,464,31,464,33" dtype_id="7">
                              <and loc="k,464,58,464,60" dtype_id="7">
                                <varref loc="k,464,35,464,58" name="pkt_header_valid_strobe" dtype_id="7"/>
                                <not loc="k,464,68,464,70" dtype_id="7">
                                  <varref loc="k,464,61,464,68" name="ht_flag" dtype_id="7"/>
                                </not>
                              </and>
                              <varref loc="k,464,20,464,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,465,10,465,11">
                          <const loc="k,465,6,465,10" name="5&apos;h8" dtype_id="14"/>
                          <begin loc="k,465,13,465,18">
                            <assigndly loc="k,465,31,465,33" dtype_id="7">
                              <varref loc="k,465,35,465,57" name="long_preamble_detected" dtype_id="7"/>
                              <varref loc="k,465,20,465,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,466,10,466,11">
                          <const loc="k,466,6,466,10" name="5&apos;h9" dtype_id="14"/>
                          <begin loc="k,466,13,466,18">
                            <assigndly loc="k,466,31,466,33" dtype_id="7">
                              <varref loc="k,466,34,466,57" name="short_preamble_detected" dtype_id="7"/>
                              <varref loc="k,466,20,466,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,467,11,467,12">
                          <const loc="k,467,6,467,11" name="5&apos;ha" dtype_id="14"/>
                          <begin loc="k,467,13,467,18">
                            <assigndly loc="k,467,31,467,33" dtype_id="7">
                              <varref loc="k,467,34,467,46" name="rssi_posedge" dtype_id="7"/>
                              <varref loc="k,467,20,467,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,468,11,468,12">
                          <const loc="k,468,6,468,11" name="5&apos;hb" dtype_id="14"/>
                          <begin loc="k,468,13,468,18">
                            <assigndly loc="k,468,31,468,33" dtype_id="7">
                              <varref loc="k,468,34,468,46" name="rssi_negedge" dtype_id="7"/>
                              <varref loc="k,468,20,468,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,469,11,469,12">
                          <const loc="k,469,6,469,11" name="5&apos;hc" dtype_id="14"/>
                          <begin loc="k,469,13,469,18">
                            <assigndly loc="k,469,31,469,33" dtype_id="7">
                              <varref loc="k,469,34,469,52" name="agc_lock_to_unlock" dtype_id="7"/>
                              <varref loc="k,469,20,469,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,470,11,470,12">
                          <const loc="k,470,6,470,11" name="5&apos;hd" dtype_id="14"/>
                          <begin loc="k,470,13,470,18">
                            <assigndly loc="k,470,31,470,33" dtype_id="7">
                              <varref loc="k,470,34,470,52" name="agc_unlock_to_lock" dtype_id="7"/>
                              <varref loc="k,470,20,470,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,471,11,471,12">
                          <const loc="k,471,6,471,11" name="5&apos;he" dtype_id="14"/>
                          <begin loc="k,471,13,471,18">
                            <assigndly loc="k,471,31,471,33" dtype_id="7">
                              <varref loc="k,471,34,471,46" name="gain_posedge" dtype_id="7"/>
                              <varref loc="k,471,20,471,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,472,11,472,12">
                          <const loc="k,472,6,472,11" name="5&apos;hf" dtype_id="14"/>
                          <begin loc="k,472,13,472,18">
                            <assigndly loc="k,472,31,472,33" dtype_id="7">
                              <varref loc="k,472,34,472,46" name="gain_negedge" dtype_id="7"/>
                              <varref loc="k,472,20,472,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,473,11,473,12">
                          <const loc="k,473,6,473,11" name="5&apos;h10" dtype_id="14"/>
                          <begin loc="k,473,13,473,18">
                            <assigndly loc="k,473,31,473,33" dtype_id="7">
                              <varref loc="k,473,34,473,48" name="phy_tx_started" dtype_id="7"/>
                              <varref loc="k,473,20,473,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,474,11,474,12">
                          <const loc="k,474,6,474,11" name="5&apos;h11" dtype_id="14"/>
                          <begin loc="k,474,13,474,18">
                            <assigndly loc="k,474,31,474,33" dtype_id="7">
                              <varref loc="k,474,34,474,45" name="phy_tx_done" dtype_id="7"/>
                              <varref loc="k,474,20,474,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,475,11,475,12">
                          <const loc="k,475,6,475,11" name="5&apos;h12" dtype_id="14"/>
                          <begin loc="k,475,13,475,18">
                            <assigndly loc="k,475,31,475,33" dtype_id="7">
                              <varref loc="k,475,34,475,58" name="tx_bb_is_ongoing_posedge" dtype_id="7"/>
                              <varref loc="k,475,20,475,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,476,11,476,12">
                          <const loc="k,476,6,476,11" name="5&apos;h13" dtype_id="14"/>
                          <begin loc="k,476,13,476,18">
                            <assigndly loc="k,476,31,476,33" dtype_id="7">
                              <varref loc="k,476,34,476,58" name="tx_bb_is_ongoing_negedge" dtype_id="7"/>
                              <varref loc="k,476,20,476,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,477,11,477,12">
                          <const loc="k,477,6,477,11" name="5&apos;h14" dtype_id="14"/>
                          <begin loc="k,477,13,477,18">
                            <assigndly loc="k,477,31,477,33" dtype_id="7">
                              <varref loc="k,477,34,477,58" name="tx_rf_is_ongoing_posedge" dtype_id="7"/>
                              <varref loc="k,477,20,477,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,478,11,478,12">
                          <const loc="k,478,6,478,11" name="5&apos;h15" dtype_id="14"/>
                          <begin loc="k,478,13,478,18">
                            <assigndly loc="k,478,31,478,33" dtype_id="7">
                              <varref loc="k,478,34,478,58" name="tx_rf_is_ongoing_negedge" dtype_id="7"/>
                              <varref loc="k,478,20,478,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,479,11,479,12">
                          <const loc="k,479,6,479,11" name="5&apos;h16" dtype_id="14"/>
                          <begin loc="k,479,13,479,18">
                            <assigndly loc="k,479,31,479,33" dtype_id="7">
                              <and loc="k,479,49,479,50" dtype_id="7">
                                <varref loc="k,479,35,479,49" name="phy_tx_started" dtype_id="7"/>
                                <varref loc="k,479,50,479,65" name="tx_pkt_need_ack" dtype_id="7"/>
                              </and>
                              <varref loc="k,479,20,479,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,480,11,480,12">
                          <const loc="k,480,6,480,11" name="5&apos;h17" dtype_id="14"/>
                          <begin loc="k,480,13,480,18">
                            <assigndly loc="k,480,31,480,33" dtype_id="7">
                              <and loc="k,480,46,480,47" dtype_id="7">
                                <varref loc="k,480,35,480,46" name="phy_tx_done" dtype_id="7"/>
                                <varref loc="k,480,47,480,62" name="tx_pkt_need_ack" dtype_id="7"/>
                              </and>
                              <varref loc="k,480,20,480,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,481,11,481,12">
                          <const loc="k,481,6,481,11" name="5&apos;h18" dtype_id="14"/>
                          <begin loc="k,481,13,481,18">
                            <assigndly loc="k,481,31,481,33" dtype_id="7">
                              <and loc="k,481,59,481,60" dtype_id="7">
                                <varref loc="k,481,35,481,59" name="tx_bb_is_ongoing_posedge" dtype_id="7"/>
                                <varref loc="k,481,60,481,75" name="tx_pkt_need_ack" dtype_id="7"/>
                              </and>
                              <varref loc="k,481,20,481,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,482,11,482,12">
                          <const loc="k,482,6,482,11" name="5&apos;h19" dtype_id="14"/>
                          <begin loc="k,482,13,482,18">
                            <assigndly loc="k,482,31,482,33" dtype_id="7">
                              <and loc="k,482,59,482,60" dtype_id="7">
                                <varref loc="k,482,35,482,59" name="tx_bb_is_ongoing_negedge" dtype_id="7"/>
                                <varref loc="k,482,60,482,75" name="tx_pkt_need_ack" dtype_id="7"/>
                              </and>
                              <varref loc="k,482,20,482,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,483,11,483,12">
                          <const loc="k,483,6,483,11" name="5&apos;h1a" dtype_id="14"/>
                          <begin loc="k,483,13,483,18">
                            <assigndly loc="k,483,31,483,33" dtype_id="7">
                              <and loc="k,483,59,483,60" dtype_id="7">
                                <varref loc="k,483,35,483,59" name="tx_rf_is_ongoing_posedge" dtype_id="7"/>
                                <varref loc="k,483,60,483,75" name="tx_pkt_need_ack" dtype_id="7"/>
                              </and>
                              <varref loc="k,483,20,483,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,484,11,484,12">
                          <const loc="k,484,6,484,11" name="5&apos;h1b" dtype_id="14"/>
                          <begin loc="k,484,13,484,18">
                            <assigndly loc="k,484,31,484,33" dtype_id="7">
                              <and loc="k,484,59,484,60" dtype_id="7">
                                <varref loc="k,484,35,484,59" name="tx_rf_is_ongoing_negedge" dtype_id="7"/>
                                <varref loc="k,484,60,484,75" name="tx_pkt_need_ack" dtype_id="7"/>
                              </and>
                              <varref loc="k,484,20,484,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,485,11,485,12">
                          <const loc="k,485,6,485,11" name="5&apos;h1c" dtype_id="14"/>
                          <begin loc="k,485,13,485,18">
                            <assigndly loc="k,485,31,485,33" dtype_id="7">
                              <and loc="k,485,55,485,56" dtype_id="7">
                                <varref loc="k,485,35,485,55" name="tx_bb_is_ongoing_reg" dtype_id="7"/>
                                <gt loc="k,485,66,485,67" dtype_id="7">
                                  <varref loc="k,485,57,485,66" name="iq1_i_abs" dtype_id="8"/>
                                  <varref loc="k,485,67,485,80" name="rssi_or_iq_th" dtype_id="8"/>
                                </gt>
                              </and>
                              <varref loc="k,485,20,485,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,486,11,486,12">
                          <const loc="k,486,6,486,11" name="5&apos;h1d" dtype_id="14"/>
                          <begin loc="k,486,13,486,18">
                            <assigndly loc="k,486,31,486,33" dtype_id="7">
                              <and loc="k,486,55,486,56" dtype_id="7">
                                <varref loc="k,486,35,486,55" name="tx_rf_is_ongoing_reg" dtype_id="7"/>
                                <gt loc="k,486,66,486,67" dtype_id="7">
                                  <varref loc="k,486,57,486,66" name="iq1_i_abs" dtype_id="8"/>
                                  <varref loc="k,486,67,486,80" name="rssi_or_iq_th" dtype_id="8"/>
                                </gt>
                              </and>
                              <varref loc="k,486,20,486,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,487,11,487,12">
                          <const loc="k,487,6,487,11" name="5&apos;h1e" dtype_id="14"/>
                          <begin loc="k,487,13,487,18">
                            <assigndly loc="k,487,31,487,33" dtype_id="7">
                              <and loc="k,487,47,487,48" dtype_id="7">
                                <varref loc="k,487,35,487,47" name="phy_tx_start" dtype_id="7"/>
                                <gt loc="k,487,58,487,59" dtype_id="7">
                                  <varref loc="k,487,49,487,58" name="iq1_i_abs" dtype_id="8"/>
                                  <varref loc="k,487,59,487,72" name="rssi_or_iq_th" dtype_id="8"/>
                                </gt>
                              </and>
                              <varref loc="k,487,20,487,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,488,11,488,12">
                          <const loc="k,488,6,488,11" name="5&apos;h1f" dtype_id="14"/>
                          <begin loc="k,488,13,488,18">
                            <assigndly loc="k,488,31,488,33" dtype_id="7">
                              <and loc="k,488,63,488,64" dtype_id="7">
                                <and loc="k,488,47,488,48" dtype_id="7">
                                  <varref loc="k,488,35,488,47" name="phy_tx_start" dtype_id="7"/>
                                  <varref loc="k,488,48,488,63" name="tx_pkt_need_ack" dtype_id="7"/>
                                </and>
                                <gt loc="k,488,74,488,75" dtype_id="7">
                                  <varref loc="k,488,65,488,74" name="iq1_i_abs" dtype_id="8"/>
                                  <varref loc="k,488,75,488,88" name="rssi_or_iq_th" dtype_id="8"/>
                                </gt>
                              </and>
                              <varref loc="k,488,20,488,30" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,489,6,489,13">
                          <begin loc="k,489,15,489,20">
                            <assigndly loc="k,489,33,489,35" dtype_id="7">
                              <varref loc="k,489,37,489,50" name="fcs_in_strobe" dtype_id="7"/>
                              <varref loc="k,489,22,489,32" name="iq_trigger" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                      </case>
                      <case loc="k,492,5,492,9">
                        <varref loc="k,492,11,492,19" name="iq_state" dtype_id="13"/>
                        <caseitem loc="k,493,27,493,28">
                          <const loc="k,493,6,493,27" name="2&apos;h0" dtype_id="13"/>
                          <begin loc="k,493,29,493,34">
                            <assigndly loc="k,494,20,494,22" dtype_id="5">
                              <const loc="k,494,23,494,24" name="64&apos;h0" dtype_id="5"/>
                              <varref loc="k,494,7,494,19" name="side_info_iq" dtype_id="5"/>
                            </assigndly>
                            <assigndly loc="k,495,26,495,28" dtype_id="7">
                              <const loc="k,495,29,495,30" name="1&apos;h0" dtype_id="7"/>
                              <varref loc="k,495,7,495,25" name="side_info_iq_valid" dtype_id="7"/>
                            </assigndly>
                            <assigndly loc="k,496,16,496,18" dtype_id="24">
                              <const loc="k,496,19,496,20" name="12&apos;h0" dtype_id="24"/>
                              <varref loc="k,496,7,496,15" name="iq_count" dtype_id="24"/>
                            </assigndly>
                            <if loc="k,497,7,497,9">
                              <varref loc="k,497,11,497,21" name="iq_trigger" dtype_id="7"/>
                              <begin>
                                <begin loc="k,497,23,497,28">
                                  <assigndly loc="k,498,17,498,19" dtype_id="24">
                                    <sub loc="k,498,29,498,30" dtype_id="24">
                                      <varref loc="k,498,20,498,28" name="iq_waddr" dtype_id="24"/>
                                      <sel loc="k,498,29,498,30" dtype_id="24">
                                        <varref loc="k,498,31,498,46" name="pre_trigger_len" dtype_id="15"/>
                                        <const loc="k,498,29,498,30" name="32&apos;h0" dtype_id="6"/>
                                        <const loc="k,498,29,498,30" name="32&apos;hc" dtype_id="6"/>
                                      </sel>
                                    </sub>
                                    <varref loc="k,498,8,498,16" name="iq_raddr" dtype_id="24"/>
                                  </assigndly>
                                  <assigndly loc="k,499,35,499,37" dtype_id="5">
                                    <varref loc="k,499,38,499,53" name="tsf_runtime_val" dtype_id="5"/>
                                    <varref loc="k,499,8,499,34" name="tsf_val_lock_by_iq_trigger" dtype_id="5"/>
                                  </assigndly>
                                  <assigndly loc="k,500,17,500,19" dtype_id="13">
                                    <const loc="k,500,20,500,40" name="2&apos;h1" dtype_id="13"/>
                                    <varref loc="k,500,8,500,16" name="iq_state" dtype_id="13"/>
                                  </assigndly>
                                </begin>
                              </begin>
                            </if>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,504,26,504,27">
                          <const loc="k,504,6,504,26" name="2&apos;h1" dtype_id="13"/>
                          <begin loc="k,504,28,504,33">
                            <assigndly loc="k,505,16,505,18" dtype_id="13">
                              <cond loc="k,505,81,505,82" dtype_id="13">
                                <gte loc="k,505,62,505,64" dtype_id="7">
                                  <sub loc="k,505,43,505,44" dtype_id="6">
                                    <const loc="k,505,21,505,43" name="32&apos;sh1000" dtype_id="1"/>
                                    <extend loc="k,505,44,505,61" dtype_id="6" width="32" widthminv="13">
                                      <varref loc="k,505,44,505,61" name="m_axis_data_count" dtype_id="15"/>
                                    </extend>
                                  </sub>
                                  <add loc="k,505,78,505,79" dtype_id="6">
                                    <const loc="k,505,79,505,80" name="32&apos;sh1" dtype_id="2"/>
                                    <extend loc="k,505,65,505,78" dtype_id="6" width="32" widthminv="13">
                                      <varref loc="k,505,65,505,78" name="iq_len_target" dtype_id="15"/>
                                    </extend>
                                  </add>
                                </gte>
                                <const loc="k,505,82,505,101" name="2&apos;h2" dtype_id="13"/>
                                <const loc="k,505,102,505,123" name="2&apos;h0" dtype_id="13"/>
                              </cond>
                              <varref loc="k,505,7,505,15" name="iq_state" dtype_id="13"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,508,25,508,26">
                          <const loc="k,508,6,508,25" name="2&apos;h2" dtype_id="13"/>
                          <begin loc="k,508,27,508,32">
                            <assigndly loc="k,509,20,509,22" dtype_id="5">
                              <varref loc="k,509,23,509,49" name="tsf_val_lock_by_iq_trigger" dtype_id="5"/>
                              <varref loc="k,509,7,509,19" name="side_info_iq" dtype_id="5"/>
                            </assigndly>
                            <assigndly loc="k,510,26,510,28" dtype_id="7">
                              <const loc="k,510,29,510,30" name="1&apos;h1" dtype_id="7"/>
                              <varref loc="k,510,7,510,25" name="side_info_iq_valid" dtype_id="7"/>
                            </assigndly>
                            <assigndly loc="k,512,16,512,18" dtype_id="13">
                              <const loc="k,512,19,512,36" name="2&apos;h3" dtype_id="13"/>
                              <varref loc="k,512,7,512,15" name="iq_state" dtype_id="13"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,515,23,515,24">
                          <const loc="k,515,6,515,23" name="2&apos;h3" dtype_id="13"/>
                          <begin loc="k,515,25,515,30">
                            <assigndly loc="k,516,20,516,22" dtype_id="5">
                              <varref loc="k,516,23,516,41" name="side_info_iq_dpram" dtype_id="5"/>
                              <varref loc="k,516,7,516,19" name="side_info_iq" dtype_id="5"/>
                            </assigndly>
                            <assigndly loc="k,517,26,517,28" dtype_id="7">
                              <varref loc="k,517,29,517,44" name="iq_strobe_inner" dtype_id="7"/>
                              <varref loc="k,517,7,517,25" name="side_info_iq_valid" dtype_id="7"/>
                            </assigndly>
                            <if loc="k,519,7,519,9">
                              <varref loc="k,519,11,519,26" name="iq_strobe_inner" dtype_id="7"/>
                              <begin>
                                <begin loc="k,519,28,519,33">
                                  <assigndly loc="k,520,17,520,19" dtype_id="24">
                                    <add loc="k,520,29,520,30" dtype_id="24">
                                      <const loc="k,520,29,520,30" name="12&apos;h1" dtype_id="24"/>
                                      <varref loc="k,520,20,520,28" name="iq_raddr" dtype_id="24"/>
                                    </add>
                                    <varref loc="k,520,8,520,16" name="iq_raddr" dtype_id="24"/>
                                  </assigndly>
                                  <assigndly loc="k,521,17,521,19" dtype_id="24">
                                    <add loc="k,521,29,521,30" dtype_id="24">
                                      <const loc="k,521,29,521,30" name="12&apos;h1" dtype_id="24"/>
                                      <varref loc="k,521,20,521,28" name="iq_count" dtype_id="24"/>
                                    </add>
                                    <varref loc="k,521,8,521,16" name="iq_count" dtype_id="24"/>
                                  </assigndly>
                                </begin>
                              </begin>
                            </if>
                            <if loc="k,523,7,523,9">
                              <eq loc="k,523,20,523,22" dtype_id="7">
                                <extend loc="k,523,11,523,19" dtype_id="15" width="13" widthminv="12">
                                  <varref loc="k,523,11,523,19" name="iq_count" dtype_id="24"/>
                                </extend>
                                <varref loc="k,523,23,523,36" name="iq_len_target" dtype_id="15"/>
                              </eq>
                              <begin>
                                <begin loc="k,523,38,523,43">
                                  <assigndly loc="k,524,17,524,19" dtype_id="13">
                                    <const loc="k,524,20,524,41" name="2&apos;h0" dtype_id="13"/>
                                    <varref loc="k,524,8,524,16" name="iq_state" dtype_id="13"/>
                                  </assigndly>
                                </begin>
                              </begin>
                            </if>
                          </begin>
                        </caseitem>
                      </case>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="k,400,14,400,19">
                <assigndly loc="k,401,13,401,15" dtype_id="24">
                  <const loc="k,401,16,401,17" name="12&apos;h0" dtype_id="24"/>
                  <varref loc="k,401,4,401,12" name="iq_waddr" dtype_id="24"/>
                </assigndly>
                <assigndly loc="k,402,13,402,15" dtype_id="24">
                  <const loc="k,402,16,402,17" name="12&apos;h0" dtype_id="24"/>
                  <varref loc="k,402,4,402,12" name="iq_raddr" dtype_id="24"/>
                </assigndly>
                <assigndly loc="k,404,17,404,19" dtype_id="5">
                  <const loc="k,404,20,404,21" name="64&apos;h0" dtype_id="5"/>
                  <varref loc="k,404,4,404,16" name="side_info_iq" dtype_id="5"/>
                </assigndly>
                <assigndly loc="k,405,23,405,25" dtype_id="7">
                  <const loc="k,405,26,405,27" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,405,4,405,22" name="side_info_iq_valid" dtype_id="7"/>
                </assigndly>
                <assigndly loc="k,407,21,407,23" dtype_id="4">
                  <const loc="k,407,24,407,25" name="11&apos;h0" dtype_id="4"/>
                  <varref loc="k,407,4,407,20" name="rssi_half_db_reg" dtype_id="4"/>
                </assigndly>
                <assigndly loc="k,408,20,408,22" dtype_id="3">
                  <const loc="k,408,23,408,24" name="8&apos;h0" dtype_id="3"/>
                  <varref loc="k,408,4,408,19" name="gpio_status_reg" dtype_id="3"/>
                </assigndly>
                <assigndly loc="k,410,17,410,19" dtype_id="7">
                  <const loc="k,410,20,410,21" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,410,4,410,16" name="rssi_posedge" dtype_id="7"/>
                </assigndly>
                <assigndly loc="k,411,17,411,19" dtype_id="7">
                  <const loc="k,411,20,411,21" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,411,4,411,16" name="rssi_negedge" dtype_id="7"/>
                </assigndly>
                <assigndly loc="k,412,23,412,25" dtype_id="7">
                  <const loc="k,412,26,412,27" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,412,4,412,22" name="agc_lock_to_unlock" dtype_id="7"/>
                </assigndly>
                <assigndly loc="k,413,23,413,25" dtype_id="7">
                  <const loc="k,413,26,413,27" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,413,4,413,22" name="agc_unlock_to_lock" dtype_id="7"/>
                </assigndly>
                <assigndly loc="k,414,17,414,19" dtype_id="7">
                  <const loc="k,414,20,414,21" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,414,4,414,16" name="gain_posedge" dtype_id="7"/>
                </assigndly>
                <assigndly loc="k,415,17,415,19" dtype_id="7">
                  <const loc="k,415,20,415,21" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,415,4,415,16" name="gain_negedge" dtype_id="7"/>
                </assigndly>
                <assigndly loc="k,417,25,417,27" dtype_id="7">
                  <const loc="k,417,28,417,29" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,417,4,417,24" name="tx_bb_is_ongoing_reg" dtype_id="7"/>
                </assigndly>
                <assigndly loc="k,418,25,418,27" dtype_id="7">
                  <const loc="k,418,28,418,29" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,418,4,418,24" name="tx_rf_is_ongoing_reg" dtype_id="7"/>
                </assigndly>
                <assigndly loc="k,419,29,419,31" dtype_id="7">
                  <const loc="k,419,32,419,33" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,419,4,419,28" name="tx_bb_is_ongoing_posedge" dtype_id="7"/>
                </assigndly>
                <assigndly loc="k,420,29,420,31" dtype_id="7">
                  <const loc="k,420,32,420,33" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,420,4,420,28" name="tx_bb_is_ongoing_negedge" dtype_id="7"/>
                </assigndly>
                <assigndly loc="k,421,29,421,31" dtype_id="7">
                  <const loc="k,421,32,421,33" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,421,4,421,28" name="tx_rf_is_ongoing_posedge" dtype_id="7"/>
                </assigndly>
                <assigndly loc="k,422,29,422,31" dtype_id="7">
                  <const loc="k,422,32,422,33" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,422,4,422,28" name="tx_rf_is_ongoing_negedge" dtype_id="7"/>
                </assigndly>
                <assigndly loc="k,424,20,424,22" dtype_id="6">
                  <varref loc="k,424,23,424,34" name="tx_intf_iq0" dtype_id="6"/>
                  <varref loc="k,424,4,424,19" name="tx_intf_iq0_reg" dtype_id="6"/>
                </assigndly>
                <assigndly loc="k,426,15,426,17" dtype_id="7">
                  <const loc="k,426,18,426,19" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,426,4,426,14" name="iq_trigger" dtype_id="7"/>
                </assigndly>
                <assigndly loc="k,428,31,428,33" dtype_id="5">
                  <const loc="k,428,34,428,35" name="64&apos;h0" dtype_id="5"/>
                  <varref loc="k,428,4,428,30" name="tsf_val_lock_by_iq_trigger" dtype_id="5"/>
                </assigndly>
                <assigndly loc="k,429,13,429,15" dtype_id="24">
                  <const loc="k,429,16,429,17" name="12&apos;h0" dtype_id="24"/>
                  <varref loc="k,429,4,429,12" name="iq_count" dtype_id="24"/>
                </assigndly>
                <assigndly loc="k,431,13,431,15" dtype_id="13">
                  <const loc="k,431,16,431,37" name="2&apos;h0" dtype_id="13"/>
                  <varref loc="k,431,4,431,12" name="iq_state" dtype_id="13"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="k,533,7,533,18" name="ALMOSTEMPTY" dtype_id="7" vartype="logic" origName="ALMOSTEMPTY"/>
      <var loc="k,534,7,534,17" name="ALMOSTFULL" dtype_id="7" vartype="logic" origName="ALMOSTFULL"/>
      <var loc="k,535,7,535,12" name="RDERR" dtype_id="7" vartype="logic" origName="RDERR"/>
      <var loc="k,536,7,536,12" name="WRERR" dtype_id="7" vartype="logic" origName="WRERR"/>
      <var loc="k,537,13,537,20" name="WRCOUNT" dtype_id="21" vartype="logic" origName="WRCOUNT"/>
      <instance loc="k,555,2,555,20" name="xpm_fifo_sync_inst" defName="xpm_fifo_sync__FC200_Ra_WCa" origName="xpm_fifo_sync_inst">
        <port loc="k,556,4,556,16" name="almost_empty" direction="out" portIndex="1"/>
        <port loc="k,557,4,557,15" name="almost_full" direction="out" portIndex="2"/>
        <port loc="k,558,4,558,14" name="data_valid" direction="out" portIndex="3"/>
        <port loc="k,559,4,559,11" name="dbiterr" direction="out" portIndex="4"/>
        <port loc="k,560,4,560,8" name="dout" direction="out" portIndex="5">
          <varref loc="k,560,9,560,28" name="side_info_fifo_dout" dtype_id="6"/>
        </port>
        <port loc="k,561,4,561,9" name="empty" direction="out" portIndex="6">
          <varref loc="k,561,10,561,30" name="side_info_fifo_empty" dtype_id="7"/>
        </port>
        <port loc="k,562,4,562,8" name="full" direction="out" portIndex="7">
          <varref loc="k,562,9,562,28" name="side_info_fifo_full" dtype_id="7"/>
        </port>
        <port loc="k,563,4,563,12" name="overflow" direction="out" portIndex="8"/>
        <port loc="k,564,4,564,14" name="prog_empty" direction="out" portIndex="9"/>
        <port loc="k,565,4,565,13" name="prog_full" direction="out" portIndex="10"/>
        <port loc="k,566,4,566,17" name="rd_data_count" direction="out" portIndex="11">
          <varref loc="k,566,18,566,46" name="side_info_fifo_rd_data_count" dtype_id="23"/>
        </port>
        <port loc="k,567,4,567,15" name="rd_rst_busy" direction="out" portIndex="12"/>
        <port loc="k,568,4,568,11" name="sbiterr" direction="out" portIndex="13"/>
        <port loc="k,569,4,569,13" name="underflow" direction="out" portIndex="14"/>
        <port loc="k,570,4,570,10" name="wr_ack" direction="out" portIndex="15"/>
        <port loc="k,571,4,571,17" name="wr_data_count" direction="out" portIndex="16">
          <varref loc="k,571,18,571,46" name="side_info_fifo_wr_data_count" dtype_id="23"/>
        </port>
        <port loc="k,572,4,572,15" name="wr_rst_busy" direction="out" portIndex="17"/>
        <port loc="k,573,4,573,7" name="din" direction="in" portIndex="18">
          <varref loc="k,573,8,573,26" name="side_info_fifo_din" dtype_id="6"/>
        </port>
        <port loc="k,574,4,574,17" name="injectdbiterr" direction="in" portIndex="19"/>
        <port loc="k,575,4,575,17" name="injectsbiterr" direction="in" portIndex="20"/>
        <port loc="k,576,4,576,9" name="rd_en" direction="in" portIndex="21">
          <varref loc="k,576,10,576,30" name="side_info_fifo_rd_en" dtype_id="7"/>
        </port>
        <port loc="k,577,4,577,7" name="rst" direction="in" portIndex="22">
          <or loc="k,577,28,577,29" dtype_id="7">
            <or loc="k,577,21,577,22" dtype_id="7">
              <varref loc="k,577,8,577,21" name="pkt_begin_rst" dtype_id="7"/>
              <varref loc="k,577,22,577,28" name="ht_rst" dtype_id="7"/>
            </or>
            <varref loc="k,577,29,577,39" name="iq_capture" dtype_id="7"/>
          </or>
        </port>
        <port loc="k,578,4,578,9" name="sleep" direction="in" portIndex="23"/>
        <port loc="k,579,4,579,10" name="wr_clk" direction="in" portIndex="24">
          <varref loc="k,579,11,579,14" name="clk" dtype_id="7"/>
        </port>
        <port loc="k,580,4,580,9" name="wr_en" direction="in" portIndex="25">
          <and loc="k,580,30,580,31" dtype_id="7">
            <varref loc="k,580,10,580,30" name="side_info_fifo_wr_en" dtype_id="7"/>
            <not loc="k,580,42,580,44" dtype_id="7">
              <varref loc="k,580,32,580,42" name="iq_capture" dtype_id="7"/>
            </not>
          </and>
        </port>
      </instance>
      <always loc="k,584,5,584,11">
        <sentree loc="k,584,12,584,13">
          <senitem loc="k,584,14,584,21" edgeType="POS">
            <varref loc="k,584,22,584,25" name="clk" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="k,584,27,584,32">
          <if loc="k,585,3,585,5">
            <varref loc="k,585,8,585,12" name="rstn" dtype_id="7"/>
            <begin>
              <begin loc="k,602,12,602,17">
                <if loc="k,603,4,603,6">
                  <not loc="k,603,18,603,20" dtype_id="7">
                    <varref loc="k,603,8,603,18" name="iq_capture" dtype_id="7"/>
                  </not>
                  <begin>
                    <begin loc="k,603,23,603,28">
                      <if loc="k,604,5,604,7">
                        <varref loc="k,604,9,604,32" name="pkt_header_valid_strobe" dtype_id="7"/>
                        <begin>
                          <assigndly loc="k,605,25,605,27" dtype_id="5">
                            <varref loc="k,605,27,605,42" name="tsf_runtime_val" dtype_id="5"/>
                            <varref loc="k,605,6,605,25" name="tsf_val_lock_by_sig" dtype_id="5"/>
                          </assigndly>
                        </begin>
                      </if>
                      <assigndly loc="k,607,26,607,28" dtype_id="7">
                        <varref loc="k,607,29,607,45" name="demod_is_ongoing" dtype_id="7"/>
                        <varref loc="k,607,5,607,25" name="demod_is_ongoing_reg" dtype_id="7"/>
                      </assigndly>
                      <assigndly loc="k,608,21,608,23" dtype_id="7">
                        <varref loc="k,608,24,608,35" name="FC_DI_valid" dtype_id="7"/>
                        <varref loc="k,608,5,608,20" name="FC_DI_valid_reg" dtype_id="7"/>
                      </assigndly>
                      <assigndly loc="k,609,21,609,23" dtype_id="7">
                        <varref loc="k,609,24,609,35" name="addr1_valid" dtype_id="7"/>
                        <varref loc="k,609,5,609,20" name="addr1_valid_reg" dtype_id="7"/>
                      </assigndly>
                      <assigndly loc="k,610,21,610,23" dtype_id="7">
                        <varref loc="k,610,24,610,35" name="addr2_valid" dtype_id="7"/>
                        <varref loc="k,610,5,610,20" name="addr2_valid_reg" dtype_id="7"/>
                      </assigndly>
                      <assigndly loc="k,612,23,612,25" dtype_id="12">
                        <varref loc="k,612,26,612,39" name="side_ch_state" dtype_id="12"/>
                        <varref loc="k,612,5,612,22" name="side_ch_state_old" dtype_id="12"/>
                      </assigndly>
                      <case loc="k,613,5,613,9">
                        <varref loc="k,613,11,613,24" name="side_ch_state" dtype_id="12"/>
                        <caseitem loc="k,614,24,614,25">
                          <const loc="k,614,6,614,24" name="4&apos;h0" dtype_id="12"/>
                          <begin loc="k,614,26,614,31">
                            <assigndly loc="k,615,23,615,25" dtype_id="5">
                              <const loc="k,615,26,615,44" name="64&apos;hfffffff01ffffffe" dtype_id="5"/>
                              <varref loc="k,615,7,615,22" name="subcarrier_mask" dtype_id="5"/>
                            </assigndly>
                            <assigndly loc="k,616,23,616,25" dtype_id="7">
                              <const loc="k,616,26,616,27" name="1&apos;h0" dtype_id="7"/>
                              <varref loc="k,616,7,616,22" name="ht_flag_capture" dtype_id="7"/>
                            </assigndly>
                            <assigndly loc="k,617,23,617,25" dtype_id="21">
                              <const loc="k,617,26,617,27" name="9&apos;h0" dtype_id="21"/>
                              <varref loc="k,617,7,617,22" name="side_info_count" dtype_id="21"/>
                            </assigndly>
                            <assigndly loc="k,618,20,618,22" dtype_id="12">
                              <const loc="k,618,23,618,24" name="4&apos;h0" dtype_id="12"/>
                              <varref loc="k,618,7,618,19" name="num_eq_count" dtype_id="12"/>
                            </assigndly>
                            <assigndly loc="k,620,28,620,30" dtype_id="7">
                              <const loc="k,620,31,620,32" name="1&apos;h0" dtype_id="7"/>
                              <varref loc="k,620,7,620,27" name="side_info_fifo_rd_en" dtype_id="7"/>
                            </assigndly>
                            <assigndly loc="k,621,21,621,23" dtype_id="5">
                              <const loc="k,621,24,621,25" name="64&apos;h0" dtype_id="5"/>
                              <varref loc="k,621,7,621,20" name="side_info_csi" dtype_id="5"/>
                            </assigndly>
                            <assigndly loc="k,622,27,622,29" dtype_id="7">
                              <const loc="k,622,30,622,31" name="1&apos;h0" dtype_id="7"/>
                              <varref loc="k,622,7,622,26" name="side_info_csi_valid" dtype_id="7"/>
                            </assigndly>
                            <if loc="k,623,7,623,9">
                              <and loc="k,623,53,623,55" dtype_id="7">
                                <and loc="k,623,30,623,32" dtype_id="7">
                                  <varref loc="k,623,13,623,24" name="FC_DI_valid" dtype_id="7"/>
                                  <not loc="k,623,48,623,50" dtype_id="7">
                                    <varref loc="k,623,33,623,48" name="FC_DI_valid_reg" dtype_id="7"/>
                                  </not>
                                </and>
                                <or loc="k,623,84,623,86" dtype_id="7">
                                  <eq loc="k,623,71,623,73" dtype_id="7">
                                    <sel loc="k,623,62,623,63" dtype_id="8">
                                      <varref loc="k,623,57,623,62" name="FC_DI" dtype_id="6"/>
                                      <const loc="k,623,68,623,69" name="5&apos;h0" dtype_id="16"/>
                                      <const loc="k,623,63,623,65" name="32&apos;h10" dtype_id="6"/>
                                    </sel>
                                    <varref loc="k,623,74,623,83" name="FC_target" dtype_id="8"/>
                                  </eq>
                                  <not loc="k,623,99,623,101" dtype_id="7">
                                    <sel loc="k,623,96,623,97" dtype_id="7">
                                      <varref loc="k,623,87,623,96" name="match_cfg" dtype_id="12"/>
                                      <const loc="k,623,97,623,98" name="2&apos;h0" dtype_id="20"/>
                                      <const loc="k,623,96,623,97" name="32&apos;h1" dtype_id="6"/>
                                    </sel>
                                  </not>
                                </or>
                              </and>
                              <begin>
                                <begin loc="k,623,106,623,111">
                                  <if loc="k,624,8,624,10">
                                    <lte loc="k,624,20,624,22" dtype_id="7">
                                      <const loc="k,624,23,624,25" name="16&apos;he" dtype_id="8"/>
                                      <varref loc="k,624,12,624,19" name="pkt_len" dtype_id="8"/>
                                    </lte>
                                    <begin>
                                      <begin loc="k,624,27,624,32">
                                        <assigndly loc="k,625,25,625,27" dtype_id="7">
                                          <varref loc="k,625,28,625,35" name="ht_flag" dtype_id="7"/>
                                          <varref loc="k,625,9,625,24" name="ht_flag_capture" dtype_id="7"/>
                                        </assigndly>
                                        <assigndly loc="k,626,23,626,25" dtype_id="12">
                                          <const loc="k,626,26,626,45" name="4&apos;h1" dtype_id="12"/>
                                          <varref loc="k,626,9,626,22" name="side_ch_state" dtype_id="12"/>
                                        </assigndly>
                                      </begin>
                                    </begin>
                                  </if>
                                </begin>
                              </begin>
                            </if>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,631,25,631,26">
                          <const loc="k,631,6,631,25" name="4&apos;h1" dtype_id="12"/>
                          <begin loc="k,631,27,631,32">
                            <if loc="k,632,7,632,9">
                              <and loc="k,632,53,632,55" dtype_id="7">
                                <and loc="k,632,30,632,32" dtype_id="7">
                                  <varref loc="k,632,13,632,24" name="addr1_valid" dtype_id="7"/>
                                  <not loc="k,632,48,632,50" dtype_id="7">
                                    <varref loc="k,632,33,632,48" name="addr1_valid_reg" dtype_id="7"/>
                                  </not>
                                </and>
                                <or loc="k,632,127,632,129" dtype_id="7">
                                  <eq loc="k,632,111,632,113" dtype_id="7">
                                    <concat loc="k,632,96,632,97" dtype_id="6">
                                      <sel loc="k,632,63,632,64" dtype_id="3">
                                        <varref loc="k,632,58,632,63" name="addr1" dtype_id="9"/>
                                        <const loc="k,632,67,632,69" name="6&apos;h10" dtype_id="25"/>
                                        <const loc="k,632,64,632,66" name="32&apos;h8" dtype_id="6"/>
                                      </sel>
                                      <concat loc="k,632,83,632,84" dtype_id="19">
                                        <sel loc="k,632,76,632,77" dtype_id="3">
                                          <varref loc="k,632,71,632,76" name="addr1" dtype_id="9"/>
                                          <const loc="k,632,80,632,82" name="6&apos;h18" dtype_id="25"/>
                                          <const loc="k,632,77,632,79" name="32&apos;h8" dtype_id="6"/>
                                        </sel>
                                        <concat loc="k,632,70,632,71" dtype_id="8">
                                          <sel loc="k,632,89,632,90" dtype_id="3">
                                            <varref loc="k,632,84,632,89" name="addr1" dtype_id="9"/>
                                            <const loc="k,632,93,632,95" name="6&apos;h20" dtype_id="25"/>
                                            <const loc="k,632,90,632,92" name="32&apos;h8" dtype_id="6"/>
                                          </sel>
                                          <sel loc="k,632,102,632,103" dtype_id="3">
                                            <varref loc="k,632,97,632,102" name="addr1" dtype_id="9"/>
                                            <const loc="k,632,106,632,108" name="6&apos;h28" dtype_id="25"/>
                                            <const loc="k,632,103,632,105" name="32&apos;h8" dtype_id="6"/>
                                          </sel>
                                        </concat>
                                      </concat>
                                    </concat>
                                    <varref loc="k,632,114,632,126" name="addr1_target" dtype_id="6"/>
                                  </eq>
                                  <not loc="k,632,142,632,144" dtype_id="7">
                                    <sel loc="k,632,139,632,140" dtype_id="7">
                                      <varref loc="k,632,130,632,139" name="match_cfg" dtype_id="12"/>
                                      <const loc="k,632,140,632,141" name="2&apos;h1" dtype_id="20"/>
                                      <const loc="k,632,139,632,140" name="32&apos;h1" dtype_id="6"/>
                                    </sel>
                                  </not>
                                </or>
                              </and>
                              <begin>
                                <begin loc="k,632,149,632,154">
                                  <if loc="k,633,8,633,10">
                                    <lte loc="k,633,20,633,22" dtype_id="7">
                                      <const loc="k,633,23,633,25" name="16&apos;h14" dtype_id="8"/>
                                      <varref loc="k,633,12,633,19" name="pkt_len" dtype_id="8"/>
                                    </lte>
                                    <begin>
                                      <begin loc="k,633,27,633,32">
                                        <assigndly loc="k,634,23,634,25" dtype_id="12">
                                          <const loc="k,634,26,634,45" name="4&apos;h2" dtype_id="12"/>
                                          <varref loc="k,634,9,634,22" name="side_ch_state" dtype_id="12"/>
                                        </assigndly>
                                      </begin>
                                    </begin>
                                    <begin>
                                      <begin loc="k,635,17,635,22">
                                        <assigndly loc="k,636,23,636,25" dtype_id="12">
                                          <const loc="k,636,26,636,47" name="4&apos;h3" dtype_id="12"/>
                                          <varref loc="k,636,9,636,22" name="side_ch_state" dtype_id="12"/>
                                        </assigndly>
                                      </begin>
                                    </begin>
                                  </if>
                                </begin>
                              </begin>
                            </if>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,641,25,641,26">
                          <const loc="k,641,6,641,25" name="4&apos;h2" dtype_id="12"/>
                          <begin loc="k,641,27,641,32">
                            <if loc="k,642,7,642,9">
                              <and loc="k,642,53,642,55" dtype_id="7">
                                <and loc="k,642,30,642,32" dtype_id="7">
                                  <varref loc="k,642,13,642,24" name="addr2_valid" dtype_id="7"/>
                                  <not loc="k,642,48,642,50" dtype_id="7">
                                    <varref loc="k,642,33,642,48" name="addr2_valid_reg" dtype_id="7"/>
                                  </not>
                                </and>
                                <or loc="k,642,127,642,129" dtype_id="7">
                                  <eq loc="k,642,111,642,113" dtype_id="7">
                                    <concat loc="k,642,96,642,97" dtype_id="6">
                                      <sel loc="k,642,63,642,64" dtype_id="3">
                                        <varref loc="k,642,58,642,63" name="addr2" dtype_id="9"/>
                                        <const loc="k,642,67,642,69" name="6&apos;h10" dtype_id="25"/>
                                        <const loc="k,642,64,642,66" name="32&apos;h8" dtype_id="6"/>
                                      </sel>
                                      <concat loc="k,642,83,642,84" dtype_id="19">
                                        <sel loc="k,642,76,642,77" dtype_id="3">
                                          <varref loc="k,642,71,642,76" name="addr2" dtype_id="9"/>
                                          <const loc="k,642,80,642,82" name="6&apos;h18" dtype_id="25"/>
                                          <const loc="k,642,77,642,79" name="32&apos;h8" dtype_id="6"/>
                                        </sel>
                                        <concat loc="k,642,70,642,71" dtype_id="8">
                                          <sel loc="k,642,89,642,90" dtype_id="3">
                                            <varref loc="k,642,84,642,89" name="addr2" dtype_id="9"/>
                                            <const loc="k,642,93,642,95" name="6&apos;h20" dtype_id="25"/>
                                            <const loc="k,642,90,642,92" name="32&apos;h8" dtype_id="6"/>
                                          </sel>
                                          <sel loc="k,642,102,642,103" dtype_id="3">
                                            <varref loc="k,642,97,642,102" name="addr2" dtype_id="9"/>
                                            <const loc="k,642,106,642,108" name="6&apos;h28" dtype_id="25"/>
                                            <const loc="k,642,103,642,105" name="32&apos;h8" dtype_id="6"/>
                                          </sel>
                                        </concat>
                                      </concat>
                                    </concat>
                                    <varref loc="k,642,114,642,126" name="addr2_target" dtype_id="6"/>
                                  </eq>
                                  <not loc="k,642,142,642,144" dtype_id="7">
                                    <sel loc="k,642,139,642,140" dtype_id="7">
                                      <varref loc="k,642,130,642,139" name="match_cfg" dtype_id="12"/>
                                      <const loc="k,642,140,642,141" name="2&apos;h2" dtype_id="20"/>
                                      <const loc="k,642,139,642,140" name="32&apos;h1" dtype_id="6"/>
                                    </sel>
                                  </not>
                                </or>
                              </and>
                              <begin>
                                <begin loc="k,642,149,642,154">
                                  <assigndly loc="k,643,22,643,24" dtype_id="12">
                                    <const loc="k,643,25,643,46" name="4&apos;h3" dtype_id="12"/>
                                    <varref loc="k,643,8,643,21" name="side_ch_state" dtype_id="12"/>
                                  </assigndly>
                                </begin>
                              </begin>
                            </if>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,647,27,647,28">
                          <const loc="k,647,6,647,27" name="4&apos;h3" dtype_id="12"/>
                          <begin loc="k,647,29,647,34">
                            <assigndly loc="k,648,21,648,23" dtype_id="12">
                              <cond loc="k,648,46,648,47" dtype_id="12">
                                <varref loc="k,648,25,648,46" name="last_ofdm_symbol_flag" dtype_id="7"/>
                                <const loc="k,648,47,648,64" name="4&apos;h4" dtype_id="12"/>
                                <varref loc="k,648,65,648,78" name="side_ch_state" dtype_id="12"/>
                              </cond>
                              <varref loc="k,648,7,648,20" name="side_ch_state" dtype_id="12"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,651,23,651,24">
                          <const loc="k,651,6,651,23" name="4&apos;h4" dtype_id="12"/>
                          <begin loc="k,651,25,651,30">
                            <assigndly loc="k,652,21,652,23" dtype_id="12">
                              <cond loc="k,652,93,652,94" dtype_id="12">
                                <gte loc="k,652,67,652,69" dtype_id="7">
                                  <sub loc="k,652,48,652,49" dtype_id="6">
                                    <const loc="k,652,26,652,48" name="32&apos;sh1000" dtype_id="1"/>
                                    <extend loc="k,652,49,652,66" dtype_id="6" width="32" widthminv="13">
                                      <varref loc="k,652,49,652,66" name="m_axis_data_count" dtype_id="15"/>
                                    </extend>
                                  </sub>
                                  <extend loc="k,652,69,652,93" dtype_id="6" width="32" widthminv="13">
                                    <varref loc="k,652,69,652,93" name="num_dma_symbol_per_trans" dtype_id="15"/>
                                  </extend>
                                </gte>
                                <const loc="k,652,94,652,110" name="4&apos;h5" dtype_id="12"/>
                                <const loc="k,652,111,652,129" name="4&apos;h0" dtype_id="12"/>
                              </cond>
                              <varref loc="k,652,7,652,20" name="side_ch_state" dtype_id="12"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,655,22,655,23">
                          <const loc="k,655,6,655,22" name="4&apos;h5" dtype_id="12"/>
                          <begin loc="k,655,24,655,29">
                            <assigndly loc="k,656,21,656,23" dtype_id="5">
                              <varref loc="k,656,24,656,43" name="tsf_val_lock_by_sig" dtype_id="5"/>
                              <varref loc="k,656,7,656,20" name="side_info_csi" dtype_id="5"/>
                            </assigndly>
                            <assigndly loc="k,657,27,657,29" dtype_id="7">
                              <const loc="k,657,30,657,31" name="1&apos;h1" dtype_id="7"/>
                              <varref loc="k,657,7,657,26" name="side_info_csi_valid" dtype_id="7"/>
                            </assigndly>
                            <assigndly loc="k,659,21,659,23" dtype_id="12">
                              <const loc="k,659,24,659,41" name="4&apos;h6" dtype_id="12"/>
                              <varref loc="k,659,7,659,20" name="side_ch_state" dtype_id="12"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,662,23,662,24">
                          <const loc="k,662,6,662,23" name="4&apos;h6" dtype_id="12"/>
                          <begin loc="k,662,25,662,30">
                            <assigndly loc="k,663,21,663,23" dtype_id="5">
                              <extends loc="k,663,24,663,42" dtype_id="5" width="64" widthminv="32">
                                <varref loc="k,663,24,663,42" name="phase_offset_taken" dtype_id="2"/>
                              </extends>
                              <varref loc="k,663,7,663,20" name="side_info_csi" dtype_id="5"/>
                            </assigndly>
                            <assigndly loc="k,665,28,665,30" dtype_id="7">
                              <const loc="k,665,31,665,32" name="1&apos;h1" dtype_id="7"/>
                              <varref loc="k,665,7,665,27" name="side_info_fifo_rd_en" dtype_id="7"/>
                            </assigndly>
                            <assigndly loc="k,666,21,666,23" dtype_id="12">
                              <const loc="k,666,24,666,42" name="4&apos;h7" dtype_id="12"/>
                              <varref loc="k,666,7,666,20" name="side_ch_state" dtype_id="12"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,669,24,669,25">
                          <const loc="k,669,6,669,24" name="4&apos;h7" dtype_id="12"/>
                          <begin loc="k,669,26,669,31">
                            <assigndly loc="k,670,23,670,25" dtype_id="21">
                              <sel loc="k,670,46,670,47" dtype_id="21">
                                <cond loc="k,670,46,670,47" dtype_id="6">
                                  <eq loc="k,670,42,670,44" dtype_id="7">
                                    <const loc="k,670,44,670,46" name="9&apos;h40" dtype_id="21"/>
                                    <varref loc="k,670,27,670,42" name="side_info_count" dtype_id="21"/>
                                  </eq>
                                  <const loc="k,670,47,670,48" name="32&apos;sh0" dtype_id="2"/>
                                  <add loc="k,670,66,670,67" dtype_id="6">
                                    <const loc="k,670,68,670,69" name="32&apos;sh1" dtype_id="2"/>
                                    <extend loc="k,670,50,670,65" dtype_id="6" width="32" widthminv="9">
                                      <varref loc="k,670,50,670,65" name="side_info_count" dtype_id="21"/>
                                    </extend>
                                  </add>
                                </cond>
                                <const loc="k,670,46,670,47" name="32&apos;h0" dtype_id="6"/>
                                <const loc="k,670,46,670,47" name="32&apos;h9" dtype_id="6"/>
                              </sel>
                              <varref loc="k,670,7,670,22" name="side_info_count" dtype_id="21"/>
                            </assigndly>
                            <assigndly loc="k,671,21,671,23" dtype_id="5">
                              <extend loc="k,671,30,671,31" dtype_id="5" width="64" widthminv="32">
                                <varref loc="k,671,32,671,51" name="side_info_fifo_dout" dtype_id="6"/>
                              </extend>
                              <varref loc="k,671,7,671,20" name="side_info_csi" dtype_id="5"/>
                            </assigndly>
                            <assigndly loc="k,673,23,673,25" dtype_id="5">
                              <concat loc="k,673,45,673,46" dtype_id="5">
                                <sel loc="k,673,42,673,43" dtype_id="7">
                                  <varref loc="k,673,27,673,42" name="subcarrier_mask" dtype_id="5"/>
                                  <const loc="k,673,43,673,44" name="6&apos;h0" dtype_id="25"/>
                                  <const loc="k,673,42,673,43" name="32&apos;h1" dtype_id="6"/>
                                </sel>
                                <sel loc="k,673,62,673,63" dtype_id="26">
                                  <varref loc="k,673,47,673,62" name="subcarrier_mask" dtype_id="5"/>
                                  <const loc="k,673,66,673,67" name="6&apos;h1" dtype_id="25"/>
                                  <const loc="k,673,63,673,65" name="32&apos;h3f" dtype_id="6"/>
                                </sel>
                              </concat>
                              <varref loc="k,673,7,673,22" name="subcarrier_mask" dtype_id="5"/>
                            </assigndly>
                            <assigndly loc="k,675,28,675,30" dtype_id="7">
                              <sel loc="k,674,26,674,27" dtype_id="7">
                                <varref loc="k,674,11,674,26" name="subcarrier_mask" dtype_id="5"/>
                                <const loc="k,674,27,674,28" name="6&apos;h0" dtype_id="25"/>
                                <const loc="k,674,26,674,27" name="32&apos;h1" dtype_id="6"/>
                              </sel>
                              <varref loc="k,675,8,675,27" name="side_info_csi_valid" dtype_id="7"/>
                            </assigndly>
                            <assigndly loc="k,679,21,679,23" dtype_id="12">
                              <cond loc="k,679,44,679,45" dtype_id="12">
                                <eq loc="k,679,40,679,42" dtype_id="7">
                                  <const loc="k,679,42,679,44" name="9&apos;h40" dtype_id="21"/>
                                  <varref loc="k,679,25,679,40" name="side_info_count" dtype_id="21"/>
                                </eq>
                                <cond loc="k,679,55,679,56" dtype_id="12">
                                  <eq loc="k,679,52,679,54" dtype_id="7">
                                    <const loc="k,679,54,679,55" name="4&apos;h0" dtype_id="12"/>
                                    <varref loc="k,679,46,679,52" name="num_eq" dtype_id="12"/>
                                  </eq>
                                  <const loc="k,679,56,679,74" name="4&apos;h0" dtype_id="12"/>
                                  <const loc="k,679,75,679,92" name="4&apos;h8" dtype_id="12"/>
                                </cond>
                                <varref loc="k,679,94,679,107" name="side_ch_state" dtype_id="12"/>
                              </cond>
                              <varref loc="k,679,7,679,20" name="side_ch_state" dtype_id="12"/>
                            </assigndly>
                            <assigndly loc="k,680,28,680,30" dtype_id="7">
                              <sel loc="k,680,51,680,52" dtype_id="7">
                                <cond loc="k,680,51,680,52" dtype_id="2">
                                  <eq loc="k,680,47,680,49" dtype_id="7">
                                    <const loc="k,680,49,680,51" name="9&apos;h3f" dtype_id="21"/>
                                    <varref loc="k,680,32,680,47" name="side_info_count" dtype_id="21"/>
                                  </eq>
                                  <const loc="k,680,52,680,53" name="32&apos;sh0" dtype_id="2"/>
                                  <const loc="k,680,54,680,55" name="32&apos;sh1" dtype_id="2"/>
                                </cond>
                                <const loc="k,680,51,680,52" name="32&apos;h0" dtype_id="6"/>
                                <const loc="k,680,51,680,52" name="32&apos;h1" dtype_id="6"/>
                              </sel>
                              <varref loc="k,680,7,680,27" name="side_info_fifo_rd_en" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                        <caseitem loc="k,683,23,683,24">
                          <const loc="k,683,6,683,23" name="4&apos;h8" dtype_id="12"/>
                          <begin loc="k,683,25,683,30">
                            <assigndly loc="k,684,27,684,29" dtype_id="7">
                              <const loc="k,684,30,684,31" name="1&apos;h1" dtype_id="7"/>
                              <varref loc="k,684,7,684,26" name="side_info_csi_valid" dtype_id="7"/>
                            </assigndly>
                            <assigndly loc="k,686,23,686,25" dtype_id="21">
                              <sel loc="k,686,61,686,62" dtype_id="21">
                                <cond loc="k,686,61,686,62" dtype_id="6">
                                  <eq loc="k,686,42,686,44" dtype_id="7">
                                    <const loc="k,686,58,686,59" name="9&apos;h33" dtype_id="21"/>
                                    <varref loc="k,686,27,686,42" name="side_info_count" dtype_id="21"/>
                                  </eq>
                                  <const loc="k,686,62,686,63" name="32&apos;sh0" dtype_id="2"/>
                                  <add loc="k,686,81,686,82" dtype_id="6">
                                    <const loc="k,686,83,686,84" name="32&apos;sh1" dtype_id="2"/>
                                    <extend loc="k,686,65,686,80" dtype_id="6" width="32" widthminv="9">
                                      <varref loc="k,686,65,686,80" name="side_info_count" dtype_id="21"/>
                                    </extend>
                                  </add>
                                </cond>
                                <const loc="k,686,61,686,62" name="32&apos;h0" dtype_id="6"/>
                                <const loc="k,686,61,686,62" name="32&apos;h9" dtype_id="6"/>
                              </sel>
                              <varref loc="k,686,7,686,22" name="side_info_count" dtype_id="21"/>
                            </assigndly>
                            <assigndly loc="k,687,20,687,22" dtype_id="12">
                              <sel loc="k,687,58,687,59" dtype_id="12">
                                <cond loc="k,687,58,687,59" dtype_id="6">
                                  <eq loc="k,687,39,687,41" dtype_id="7">
                                    <const loc="k,687,55,687,56" name="9&apos;h33" dtype_id="21"/>
                                    <varref loc="k,687,24,687,39" name="side_info_count" dtype_id="21"/>
                                  </eq>
                                  <add loc="k,687,73,687,74" dtype_id="6">
                                    <const loc="k,687,75,687,76" name="32&apos;sh1" dtype_id="2"/>
                                    <extend loc="k,687,60,687,72" dtype_id="6" width="32" widthminv="4">
                                      <varref loc="k,687,60,687,72" name="num_eq_count" dtype_id="12"/>
                                    </extend>
                                  </add>
                                  <extend loc="k,687,78,687,90" dtype_id="6" width="32" widthminv="4">
                                    <varref loc="k,687,78,687,90" name="num_eq_count" dtype_id="12"/>
                                  </extend>
                                </cond>
                                <const loc="k,687,58,687,59" name="32&apos;h0" dtype_id="6"/>
                                <const loc="k,687,58,687,59" name="32&apos;h4" dtype_id="6"/>
                              </sel>
                              <varref loc="k,687,7,687,19" name="num_eq_count" dtype_id="12"/>
                            </assigndly>
                            <if loc="k,689,7,689,9">
                              <varref loc="k,689,11,689,26" name="ht_flag_capture" dtype_id="7"/>
                              <begin>
                                <begin loc="k,700,16,700,21">
                                  <assigndly loc="k,701,22,701,24" dtype_id="5">
                                    <extend loc="k,701,31,701,32" dtype_id="5" width="64" widthminv="32">
                                      <varref loc="k,701,33,701,52" name="side_info_fifo_dout" dtype_id="6"/>
                                    </extend>
                                    <varref loc="k,701,8,701,21" name="side_info_csi" dtype_id="5"/>
                                  </assigndly>
                                  <assigndly loc="k,702,29,702,31" dtype_id="7">
                                    <const loc="k,702,32,702,33" name="1&apos;h1" dtype_id="7"/>
                                    <varref loc="k,702,8,702,28" name="side_info_fifo_rd_en" dtype_id="7"/>
                                  </assigndly>
                                </begin>
                              </begin>
                              <begin>
                                <begin loc="k,689,31,689,36">
                                  <if loc="k,690,8,690,10">
                                    <and loc="k,690,32,690,34" dtype_id="7">
                                      <lte loc="k,690,27,690,29" dtype_id="7">
                                        <const loc="k,690,29,690,31" name="9&apos;h2f" dtype_id="21"/>
                                        <varref loc="k,690,12,690,27" name="side_info_count" dtype_id="21"/>
                                      </lte>
                                      <gt loc="k,690,50,690,51" dtype_id="7">
                                        <const loc="k,690,51,690,53" name="9&apos;h33" dtype_id="21"/>
                                        <varref loc="k,690,35,690,50" name="side_info_count" dtype_id="21"/>
                                      </gt>
                                    </and>
                                    <begin>
                                      <begin loc="k,690,55,690,60">
                                        <assigndly loc="k,691,30,691,32" dtype_id="7">
                                          <const loc="k,691,33,691,34" name="1&apos;h0" dtype_id="7"/>
                                          <varref loc="k,691,9,691,29" name="side_info_fifo_rd_en" dtype_id="7"/>
                                        </assigndly>
                                      </begin>
                                    </begin>
                                    <begin>
                                      <begin loc="k,692,17,692,22">
                                        <assigndly loc="k,693,30,693,32" dtype_id="7">
                                          <const loc="k,693,33,693,34" name="1&apos;h1" dtype_id="7"/>
                                          <varref loc="k,693,9,693,29" name="side_info_fifo_rd_en" dtype_id="7"/>
                                        </assigndly>
                                      </begin>
                                    </begin>
                                  </if>
                                  <if loc="k,695,8,695,10">
                                    <and loc="k,695,31,695,33" dtype_id="7">
                                      <lt loc="k,695,27,695,28" dtype_id="7">
                                        <const loc="k,695,28,695,30" name="9&apos;h2f" dtype_id="21"/>
                                        <varref loc="k,695,12,695,27" name="side_info_count" dtype_id="21"/>
                                      </lt>
                                      <gte loc="k,695,49,695,51" dtype_id="7">
                                        <const loc="k,695,51,695,53" name="9&apos;h33" dtype_id="21"/>
                                        <varref loc="k,695,34,695,49" name="side_info_count" dtype_id="21"/>
                                      </gte>
                                    </and>
                                    <begin>
                                      <begin loc="k,695,55,695,60">
                                        <assigndly loc="k,696,23,696,25" dtype_id="5">
                                          <const loc="k,696,26,696,27" name="64&apos;h7fff7fff" dtype_id="5"/>
                                          <varref loc="k,696,9,696,22" name="side_info_csi" dtype_id="5"/>
                                        </assigndly>
                                      </begin>
                                    </begin>
                                    <begin>
                                      <begin loc="k,697,17,697,22">
                                        <assigndly loc="k,698,23,698,25" dtype_id="5">
                                          <extend loc="k,698,32,698,33" dtype_id="5" width="64" widthminv="32">
                                            <varref loc="k,698,34,698,53" name="side_info_fifo_dout" dtype_id="6"/>
                                          </extend>
                                          <varref loc="k,698,9,698,22" name="side_info_csi" dtype_id="5"/>
                                        </assigndly>
                                      </begin>
                                    </begin>
                                  </if>
                                </begin>
                              </begin>
                            </if>
                            <assigndly loc="k,705,21,705,23" dtype_id="12">
                              <cond loc="k,705,89,705,90" dtype_id="12">
                                <and loc="k,705,51,705,53" dtype_id="7">
                                  <eq loc="k,705,38,705,40" dtype_id="7">
                                    <extend loc="k,705,26,705,38" dtype_id="6" width="32" widthminv="4">
                                      <varref loc="k,705,26,705,38" name="num_eq_count" dtype_id="12"/>
                                    </extend>
                                    <sub loc="k,705,47,705,48" dtype_id="6">
                                      <extend loc="k,705,41,705,47" dtype_id="6" width="32" widthminv="4">
                                        <varref loc="k,705,41,705,47" name="num_eq" dtype_id="12"/>
                                      </extend>
                                      <const loc="k,705,48,705,49" name="32&apos;sh1" dtype_id="2"/>
                                    </sub>
                                  </eq>
                                  <eq loc="k,705,69,705,71" dtype_id="7">
                                    <const loc="k,705,85,705,86" name="9&apos;h33" dtype_id="21"/>
                                    <varref loc="k,705,54,705,69" name="side_info_count" dtype_id="21"/>
                                  </eq>
                                </and>
                                <const loc="k,705,90,705,108" name="4&apos;h0" dtype_id="12"/>
                                <varref loc="k,705,109,705,122" name="side_ch_state" dtype_id="12"/>
                              </cond>
                              <varref loc="k,705,7,705,20" name="side_ch_state" dtype_id="12"/>
                            </assigndly>
                          </begin>
                        </caseitem>
                      </case>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="k,585,14,585,19">
                <assigndly loc="k,586,24,586,26" dtype_id="5">
                  <const loc="k,586,27,586,28" name="64&apos;h0" dtype_id="5"/>
                  <varref loc="k,586,4,586,23" name="tsf_val_lock_by_sig" dtype_id="5"/>
                </assigndly>
                <assigndly loc="k,587,25,587,27" dtype_id="7">
                  <const loc="k,587,28,587,29" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,587,4,587,24" name="demod_is_ongoing_reg" dtype_id="7"/>
                </assigndly>
                <assigndly loc="k,588,21,588,23" dtype_id="7">
                  <const loc="k,588,24,588,25" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,588,5,588,20" name="FC_DI_valid_reg" dtype_id="7"/>
                </assigndly>
                <assigndly loc="k,589,20,589,22" dtype_id="7">
                  <const loc="k,589,23,589,24" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,589,4,589,19" name="addr1_valid_reg" dtype_id="7"/>
                </assigndly>
                <assigndly loc="k,590,20,590,22" dtype_id="7">
                  <const loc="k,590,23,590,24" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,590,4,590,19" name="addr2_valid_reg" dtype_id="7"/>
                </assigndly>
                <assigndly loc="k,592,20,592,22" dtype_id="7">
                  <const loc="k,592,23,592,24" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,592,4,592,19" name="ht_flag_capture" dtype_id="7"/>
                </assigndly>
                <assigndly loc="k,593,20,593,22" dtype_id="21">
                  <const loc="k,593,23,593,24" name="9&apos;h0" dtype_id="21"/>
                  <varref loc="k,593,4,593,19" name="side_info_count" dtype_id="21"/>
                </assigndly>
                <assigndly loc="k,594,17,594,19" dtype_id="12">
                  <const loc="k,594,20,594,21" name="4&apos;h0" dtype_id="12"/>
                  <varref loc="k,594,4,594,16" name="num_eq_count" dtype_id="12"/>
                </assigndly>
                <assigndly loc="k,596,25,596,27" dtype_id="7">
                  <const loc="k,596,28,596,29" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,596,4,596,24" name="side_info_fifo_rd_en" dtype_id="7"/>
                </assigndly>
                <assigndly loc="k,597,18,597,20" dtype_id="5">
                  <const loc="k,597,21,597,22" name="64&apos;h0" dtype_id="5"/>
                  <varref loc="k,597,4,597,17" name="side_info_csi" dtype_id="5"/>
                </assigndly>
                <assigndly loc="k,598,24,598,26" dtype_id="7">
                  <const loc="k,598,27,598,28" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,598,4,598,23" name="side_info_csi_valid" dtype_id="7"/>
                </assigndly>
                <assigndly loc="k,599,20,599,22" dtype_id="5">
                  <const loc="k,599,23,599,41" name="64&apos;hfffffff01ffffffe" dtype_id="5"/>
                  <varref loc="k,599,4,599,19" name="subcarrier_mask" dtype_id="5"/>
                </assigndly>
                <assigndly loc="k,600,18,600,20" dtype_id="12">
                  <const loc="k,600,21,600,39" name="4&apos;h0" dtype_id="12"/>
                  <varref loc="k,600,4,600,17" name="side_ch_state" dtype_id="12"/>
                </assigndly>
                <assigndly loc="k,601,22,601,24" dtype_id="12">
                  <const loc="k,601,25,601,43" name="4&apos;h0" dtype_id="12"/>
                  <varref loc="k,601,4,601,21" name="side_ch_state_old" dtype_id="12"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="k,713,5,713,11">
        <sentree loc="k,713,12,713,13">
          <senitem loc="k,713,14,713,21" edgeType="POS">
            <varref loc="k,713,22,713,25" name="clk" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="k,713,27,713,32">
          <if loc="k,714,3,714,5">
            <varref loc="k,714,8,714,12" name="rstn" dtype_id="7"/>
            <begin>
              <begin loc="k,717,12,717,17">
                <assigndly loc="k,718,40,718,42" dtype_id="7">
                  <varref loc="k,718,43,718,74" name="num_dma_symbol_reg_wr_is_onging" dtype_id="7"/>
                  <varref loc="k,718,4,718,39" name="num_dma_symbol_reg_wr_is_onging_reg" dtype_id="7"/>
                </assigndly>
                <assigndly loc="k,719,41,719,43" dtype_id="7">
                  <varref loc="k,719,44,719,79" name="num_dma_symbol_reg_wr_is_onging_reg" dtype_id="7"/>
                  <varref loc="k,719,4,719,40" name="num_dma_symbol_reg_wr_is_onging_reg1" dtype_id="7"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="k,714,14,714,19">
                <assigndly loc="k,715,40,715,42" dtype_id="7">
                  <const loc="k,715,43,715,44" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,715,4,715,39" name="num_dma_symbol_reg_wr_is_onging_reg" dtype_id="7"/>
                </assigndly>
                <assigndly loc="k,716,41,716,43" dtype_id="7">
                  <const loc="k,716,44,716,45" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,716,4,716,40" name="num_dma_symbol_reg_wr_is_onging_reg1" dtype_id="7"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="k,724,5,724,11">
        <sentree loc="k,724,12,724,13">
          <senitem loc="k,724,58,724,70" edgeType="CHANGED">
            <varref loc="k,724,58,724,70" name="S_AXIS_TLAST" dtype_id="7"/>
          </senitem>
          <senitem loc="k,724,84,724,94" edgeType="CHANGED">
            <varref loc="k,724,84,724,94" name="data_to_pl" dtype_id="5"/>
          </senitem>
          <senitem loc="k,724,71,724,83" edgeType="CHANGED">
            <varref loc="k,724,71,724,83" name="emptyn_to_pl" dtype_id="7"/>
          </senitem>
          <senitem loc="k,724,121,724,146" edgeType="CHANGED">
            <varref loc="k,724,121,724,146" name="m_axis_start_auto_trigger" dtype_id="7"/>
          </senitem>
          <senitem loc="k,724,33,724,57" edgeType="CHANGED">
            <varref loc="k,724,33,724,57" name="m_axis_start_ext_trigger" dtype_id="7"/>
          </senitem>
          <senitem loc="k,724,15,724,32" edgeType="CHANGED">
            <varref loc="k,724,15,724,32" name="m_axis_start_mode" dtype_id="13"/>
          </senitem>
          <senitem loc="k,724,95,724,104" edgeType="CHANGED">
            <varref loc="k,724,95,724,104" name="side_info" dtype_id="5"/>
          </senitem>
          <senitem loc="k,724,105,724,120" edgeType="CHANGED">
            <varref loc="k,724,105,724,120" name="side_info_valid" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="k,725,5,725,10">
          <case loc="k,726,8,726,12">
            <varref loc="k,726,14,726,31" name="m_axis_start_mode" dtype_id="13"/>
            <caseitem loc="k,727,17,727,18">
              <const loc="k,727,11,727,16" name="2&apos;h0" dtype_id="13"/>
              <begin loc="k,727,19,727,24">
                <assign loc="k,728,45,728,46" dtype_id="7">
                  <varref loc="k,728,47,728,59" name="S_AXIS_TLAST" dtype_id="7"/>
                  <varref loc="k,728,21,728,44" name="m_axis_start_1trans_reg" dtype_id="7"/>
                </assign>
                <assign loc="k,729,36,729,37" dtype_id="5">
                  <varref loc="k,729,38,729,48" name="data_to_pl" dtype_id="5"/>
                  <varref loc="k,729,21,729,35" name="data_to_ps_reg" dtype_id="5"/>
                </assign>
                <assign loc="k,730,42,730,43" dtype_id="7">
                  <varref loc="k,730,44,730,56" name="emptyn_to_pl" dtype_id="7"/>
                  <varref loc="k,730,21,730,41" name="data_to_ps_valid_reg" dtype_id="7"/>
                </assign>
                <assign loc="k,731,37,731,38" dtype_id="7">
                  <const loc="k,731,39,731,40" name="1&apos;h1" dtype_id="7"/>
                  <varref loc="k,731,21,731,36" name="pl_ask_data_reg" dtype_id="7"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="k,733,17,733,18">
              <const loc="k,733,11,733,16" name="2&apos;h1" dtype_id="13"/>
              <begin loc="k,733,19,733,24">
                <assign loc="k,734,45,734,46" dtype_id="7">
                  <varref loc="k,734,47,734,72" name="m_axis_start_auto_trigger" dtype_id="7"/>
                  <varref loc="k,734,21,734,44" name="m_axis_start_1trans_reg" dtype_id="7"/>
                </assign>
                <assign loc="k,735,36,735,37" dtype_id="5">
                  <varref loc="k,735,38,735,47" name="side_info" dtype_id="5"/>
                  <varref loc="k,735,21,735,35" name="data_to_ps_reg" dtype_id="5"/>
                </assign>
                <assign loc="k,736,42,736,43" dtype_id="7">
                  <varref loc="k,736,44,736,59" name="side_info_valid" dtype_id="7"/>
                  <varref loc="k,736,21,736,41" name="data_to_ps_valid_reg" dtype_id="7"/>
                </assign>
                <assign loc="k,737,37,737,38" dtype_id="7">
                  <const loc="k,737,39,737,40" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,737,21,737,36" name="pl_ask_data_reg" dtype_id="7"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="k,739,17,739,18">
              <const loc="k,739,11,739,16" name="2&apos;h2" dtype_id="13"/>
              <begin loc="k,739,19,739,24">
                <assign loc="k,740,45,740,46" dtype_id="7">
                  <varref loc="k,740,47,740,71" name="m_axis_start_ext_trigger" dtype_id="7"/>
                  <varref loc="k,740,21,740,44" name="m_axis_start_1trans_reg" dtype_id="7"/>
                </assign>
                <assign loc="k,741,36,741,37" dtype_id="5">
                  <varref loc="k,741,38,741,47" name="side_info" dtype_id="5"/>
                  <varref loc="k,741,21,741,35" name="data_to_ps_reg" dtype_id="5"/>
                </assign>
                <assign loc="k,742,42,742,43" dtype_id="7">
                  <varref loc="k,742,44,742,59" name="side_info_valid" dtype_id="7"/>
                  <varref loc="k,742,21,742,41" name="data_to_ps_valid_reg" dtype_id="7"/>
                </assign>
                <assign loc="k,743,37,743,38" dtype_id="7">
                  <const loc="k,743,39,743,40" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,743,21,743,36" name="pl_ask_data_reg" dtype_id="7"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="k,745,17,745,18">
              <const loc="k,745,11,745,16" name="2&apos;h3" dtype_id="13"/>
              <begin loc="k,745,19,745,24">
                <assign loc="k,750,45,750,46" dtype_id="7">
                  <const loc="k,750,47,750,48" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,750,21,750,44" name="m_axis_start_1trans_reg" dtype_id="7"/>
                </assign>
                <assign loc="k,751,36,751,37" dtype_id="5">
                  <const loc="k,751,38,751,39" name="64&apos;h0" dtype_id="5"/>
                  <varref loc="k,751,21,751,35" name="data_to_ps_reg" dtype_id="5"/>
                </assign>
                <assign loc="k,752,42,752,43" dtype_id="7">
                  <const loc="k,752,44,752,45" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,752,21,752,41" name="data_to_ps_valid_reg" dtype_id="7"/>
                </assign>
                <assign loc="k,753,37,753,38" dtype_id="7">
                  <const loc="k,753,39,753,40" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="k,753,21,753,36" name="pl_ask_data_reg" dtype_id="7"/>
                </assign>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
      <initial loc="k,263,38,263,39">
        <assign loc="k,263,38,263,39" dtype_id="6">
          <const loc="k,263,40,263,62" name="32&apos;sh1000" dtype_id="1"/>
          <varref loc="k,263,9,263,37" name="MAX_NUM_DMA_SYMBOL_UDP_debug" dtype_id="6"/>
        </assign>
      </initial>
      <initial loc="k,264,34,264,35">
        <assign loc="k,264,34,264,35" dtype_id="6">
          <const loc="k,264,36,264,54" name="32&apos;sh1000" dtype_id="1"/>
          <varref loc="k,264,9,264,33" name="MAX_NUM_DMA_SYMBOL_debug" dtype_id="6"/>
        </assign>
      </initial>
      <var loc="k,276,38,276,40" name="__VdfgTmp_h8e2b5b9f__0" dtype_id="27" vartype="bit" origName="__VdfgTmp_h8e2b5b9f__0"/>
      <var loc="k,276,63,276,65" name="__VdfgTmp_h8e372b82__0" dtype_id="27" vartype="bit" origName="__VdfgTmp_h8e372b82__0"/>
      <var loc="k,282,49,282,51" name="__VdfgTmp_hd3b8fd4f__0" dtype_id="27" vartype="bit" origName="__VdfgTmp_hd3b8fd4f__0"/>
      <var loc="k,285,38,285,40" name="__VdfgTmp_h492b4c2a__0" dtype_id="27" vartype="bit" origName="__VdfgTmp_h492b4c2a__0"/>
      <contassign loc="k,278,25,278,26" dtype_id="7">
        <cond loc="k,278,47,278,48" dtype_id="7">
          <varref loc="k,276,38,276,40" name="__VdfgTmp_h8e2b5b9f__0" dtype_id="27"/>
          <varref loc="k,44,15,44,24" name="iq_strobe" dtype_id="7"/>
          <cond loc="k,278,78,278,79" dtype_id="7">
            <varref loc="k,276,63,276,65" name="__VdfgTmp_h8e372b82__0" dtype_id="27"/>
            <varref loc="k,38,17,38,37" name="openofdm_tx_iq_valid" dtype_id="7"/>
            <varref loc="k,41,17,41,33" name="tx_intf_iq_valid" dtype_id="7"/>
          </cond>
        </cond>
        <varref loc="k,231,8,231,23" name="iq_strobe_inner" dtype_id="7"/>
      </contassign>
      <contassign loc="k,280,31,280,32" dtype_id="5">
        <cond loc="k,280,54,280,55" dtype_id="5">
          <sel loc="k,280,48,280,49" dtype_id="7">
            <varref loc="k,86,21,86,35" name="iq_capture_cfg" dtype_id="13"/>
            <const loc="k,280,48,280,49" name="32&apos;h0" dtype_id="6"/>
            <const loc="k,280,48,280,49" name="32&apos;h1" dtype_id="6"/>
          </sel>
          <concat loc="k,280,112,280,113" dtype_id="5">
            <cond loc="k,277,41,277,42" dtype_id="6">
              <varref loc="k,276,38,276,40" name="__VdfgTmp_h8e2b5b9f__0" dtype_id="27"/>
              <varref loc="k,43,38,43,41" name="iq1" dtype_id="6"/>
              <cond loc="k,277,66,277,67" dtype_id="6">
                <varref loc="k,276,63,276,65" name="__VdfgTmp_h8e372b82__0" dtype_id="27"/>
                <varref loc="k,37,38,37,53" name="openofdm_tx_iq1" dtype_id="6"/>
                <varref loc="k,40,38,40,49" name="tx_intf_iq1" dtype_id="6"/>
              </cond>
            </cond>
            <varref loc="k,276,41,276,42" name="iq0_inner" dtype_id="6"/>
          </concat>
          <extend loc="k,280,60,280,61" dtype_id="5" width="64" widthminv="59">
            <concat loc="k,280,78,280,79" dtype_id="28">
              <varref loc="k,32,49,32,61" name="rssi_half_db" dtype_id="4"/>
              <extend loc="k,280,73,280,74" dtype_id="9" width="48" widthminv="40">
                <concat loc="k,280,90,280,91" dtype_id="29">
                  <varref loc="k,31,41,31,52" name="gpio_status" dtype_id="3"/>
                  <varref loc="k,276,41,276,42" name="iq0_inner" dtype_id="6"/>
                </concat>
              </extend>
            </concat>
          </extend>
        </cond>
        <varref loc="k,222,37,222,58" name="side_info_iq_dpram_in" dtype_id="5"/>
      </contassign>
      <contassign loc="k,296,30,296,31" dtype_id="7">
        <and loc="k,296,50,296,52" dtype_id="7">
          <neq loc="k,296,45,296,47" dtype_id="7">
            <const loc="k,296,48,296,49" name="32&apos;sh0" dtype_id="2"/>
            <varref loc="k,39,38,39,49" name="tx_intf_iq0" dtype_id="6"/>
          </neq>
          <eq loc="k,296,69,296,71" dtype_id="7">
            <const loc="k,296,72,296,73" name="32&apos;sh0" dtype_id="2"/>
            <varref loc="k,258,31,258,46" name="tx_intf_iq0_reg" dtype_id="6"/>
          </eq>
        </and>
        <varref loc="k,259,7,259,27" name="tx_intf_iq0_non_zero" dtype_id="7"/>
      </contassign>
      <contassign loc="k,294,19,294,20" dtype_id="8">
        <sel loc="k,294,44,294,45" dtype_id="8">
          <cond loc="k,294,44,294,45" dtype_id="2">
            <sel loc="k,294,25,294,26" dtype_id="7">
              <varref loc="k,43,38,43,41" name="iq1" dtype_id="6"/>
              <const loc="k,294,25,294,26" name="32&apos;hf" dtype_id="6"/>
              <const loc="k,294,25,294,26" name="32&apos;h1" dtype_id="6"/>
            </sel>
            <add loc="k,294,50,294,51" dtype_id="2">
              <const loc="k,294,51,294,52" name="32&apos;sh1" dtype_id="2"/>
              <not loc="k,294,46,294,47" dtype_id="6">
                <varref loc="k,43,38,43,41" name="iq1" dtype_id="6"/>
              </not>
            </add>
            <varref loc="k,43,38,43,41" name="iq1" dtype_id="6"/>
          </cond>
          <const loc="k,294,44,294,45" name="32&apos;h0" dtype_id="6"/>
          <const loc="k,294,44,294,45" name="32&apos;h10" dtype_id="6"/>
        </sel>
        <varref loc="k,236,29,236,38" name="iq1_i_abs" dtype_id="8"/>
      </contassign>
      <contassign loc="k,276,38,276,40" dtype_id="27">
        <eq loc="k,276,38,276,40" dtype_id="7">
          <const loc="k,276,40,276,41" name="2&apos;h0" dtype_id="13"/>
          <varref loc="k,89,21,89,37" name="iq_source_select" dtype_id="13"/>
        </eq>
        <varref loc="k,276,38,276,40" name="__VdfgTmp_h8e2b5b9f__0" dtype_id="27"/>
      </contassign>
      <contassign loc="k,276,63,276,65" dtype_id="27">
        <eq loc="k,276,63,276,65" dtype_id="7">
          <const loc="k,276,65,276,66" name="2&apos;h1" dtype_id="13"/>
          <varref loc="k,89,21,89,37" name="iq_source_select" dtype_id="13"/>
        </eq>
        <varref loc="k,276,63,276,65" name="__VdfgTmp_h8e372b82__0" dtype_id="27"/>
      </contassign>
      <contassign loc="k,276,19,276,20" dtype_id="6">
        <cond loc="k,276,41,276,42" dtype_id="6">
          <varref loc="k,276,38,276,40" name="__VdfgTmp_h8e2b5b9f__0" dtype_id="27"/>
          <varref loc="k,42,38,42,41" name="iq0" dtype_id="6"/>
          <cond loc="k,276,66,276,67" dtype_id="6">
            <varref loc="k,276,63,276,65" name="__VdfgTmp_h8e372b82__0" dtype_id="27"/>
            <varref loc="k,36,38,36,53" name="openofdm_tx_iq0" dtype_id="6"/>
            <varref loc="k,39,38,39,49" name="tx_intf_iq0" dtype_id="6"/>
          </cond>
        </cond>
        <varref loc="k,229,32,229,41" name="iq0_inner" dtype_id="6"/>
      </contassign>
      <contassign loc="k,274,23,274,24" dtype_id="7">
        <and loc="k,274,47,274,49" dtype_id="7">
          <not loc="k,274,70,274,72" dtype_id="7">
            <varref loc="k,200,6,200,26" name="demod_is_ongoing_reg" dtype_id="7"/>
          </not>
          <varref loc="k,45,14,45,30" name="demod_is_ongoing" dtype_id="7"/>
        </and>
        <varref loc="k,209,8,209,21" name="pkt_begin_rst" dtype_id="7"/>
      </contassign>
      <contassign loc="k,270,17,270,18" dtype_id="7">
        <sel loc="k,270,27,270,28" dtype_id="7">
          <varref loc="k,50,22,50,30" name="pkt_rate" dtype_id="3"/>
          <const loc="k,270,27,270,28" name="32&apos;h7" dtype_id="6"/>
          <const loc="k,270,27,270,28" name="32&apos;h1" dtype_id="6"/>
        </sel>
        <varref loc="k,175,7,175,14" name="ht_flag" dtype_id="7"/>
      </contassign>
      <contassign loc="k,271,18,271,19" dtype_id="12">
        <sel loc="k,271,28,271,29" dtype_id="12">
          <varref loc="k,50,22,50,30" name="pkt_rate" dtype_id="3"/>
          <const loc="k,271,28,271,29" name="32&apos;h0" dtype_id="6"/>
          <const loc="k,271,28,271,29" name="32&apos;h4" dtype_id="6"/>
        </sel>
        <varref loc="k,177,14,177,22" name="rate_mcs" dtype_id="12"/>
      </contassign>
      <contassign loc="k,272,24,272,25" dtype_id="22">
        <add loc="k,272,29,272,30" dtype_id="22">
          <const loc="k,272,29,272,30" name="20&apos;h16" dtype_id="22"/>
          <extend loc="k,272,31,272,32" dtype_id="22" width="20" widthminv="19">
            <concat loc="k,272,39,272,40" dtype_id="30">
              <varref loc="k,51,21,51,28" name="pkt_len" dtype_id="8"/>
              <const loc="k,272,40,272,44" name="3&apos;h0" dtype_id="11"/>
            </concat>
          </extend>
        </add>
        <varref loc="k,182,15,182,29" name="num_bit_target" dtype_id="22"/>
      </contassign>
      <contassign loc="k,283,30,283,31" dtype_id="6">
        <cond loc="k,283,52,283,53" dtype_id="6">
          <varref loc="k,282,49,282,51" name="__VdfgTmp_hd3b8fd4f__0" dtype_id="27"/>
          <varref loc="k,52,38,52,41" name="csi" dtype_id="6"/>
          <cond loc="k,283,79,283,80" dtype_id="2">
            <varref loc="k,180,8,180,29" name="last_ofdm_symbol_flag" dtype_id="7"/>
            <const loc="k,283,80,283,81" name="32&apos;sh0" dtype_id="2"/>
            <varref loc="k,55,38,55,47" name="equalizer" dtype_id="6"/>
          </cond>
        </cond>
        <varref loc="k,212,31,212,49" name="side_info_fifo_din" dtype_id="6"/>
      </contassign>
      <contassign loc="k,282,30,282,31" dtype_id="7">
        <sel loc="k,282,52,282,53" dtype_id="7">
          <cond loc="k,282,52,282,53" dtype_id="6">
            <varref loc="k,282,49,282,51" name="__VdfgTmp_hd3b8fd4f__0" dtype_id="27"/>
            <extend loc="k,282,53,282,62" dtype_id="6" width="32" widthminv="1">
              <varref loc="k,53,15,53,24" name="csi_valid" dtype_id="7"/>
            </extend>
            <cond loc="k,282,85,282,86" dtype_id="2">
              <varref loc="k,180,8,180,29" name="last_ofdm_symbol_flag" dtype_id="7"/>
              <const loc="k,282,86,282,87" name="32&apos;sh1" dtype_id="2"/>
              <extend loc="k,282,88,282,103" dtype_id="6" width="32" widthminv="1">
                <varref loc="k,56,15,56,30" name="equalizer_valid" dtype_id="7"/>
              </extend>
            </cond>
          </cond>
          <const loc="k,282,52,282,53" name="32&apos;h0" dtype_id="6"/>
          <const loc="k,282,52,282,53" name="32&apos;h1" dtype_id="6"/>
        </sel>
        <varref loc="k,216,8,216,28" name="side_info_fifo_wr_en" dtype_id="7"/>
      </contassign>
      <contassign loc="k,282,49,282,51" dtype_id="27">
        <not loc="k,282,49,282,51" dtype_id="7">
          <varref loc="k,186,7,186,23" name="capture_src_flag" dtype_id="7"/>
        </not>
        <varref loc="k,282,49,282,51" name="__VdfgTmp_hd3b8fd4f__0" dtype_id="27"/>
      </contassign>
      <contassign loc="k,267,41,267,42" dtype_id="7">
        <and loc="k,267,67,267,69" dtype_id="7">
          <varref loc="k,83,15,83,34" name="slv_reg_wren_signal" dtype_id="7"/>
          <eq loc="k,267,85,267,87" dtype_id="7">
            <const loc="k,267,87,267,88" name="5&apos;h2" dtype_id="14"/>
            <varref loc="k,84,21,84,36" name="axi_awaddr_core" dtype_id="14"/>
          </eq>
        </and>
        <varref loc="k,194,8,194,39" name="num_dma_symbol_reg_wr_is_onging" dtype_id="7"/>
      </contassign>
      <contassign loc="k,285,25,285,26" dtype_id="5">
        <cond loc="k,285,41,285,42" dtype_id="5">
          <varref loc="k,285,38,285,40" name="__VdfgTmp_h492b4c2a__0" dtype_id="27"/>
          <varref loc="k,220,37,220,50" name="side_info_csi" dtype_id="5"/>
          <varref loc="k,224,37,224,49" name="side_info_iq" dtype_id="5"/>
        </cond>
        <varref loc="k,226,37,226,46" name="side_info" dtype_id="5"/>
      </contassign>
      <contassign loc="k,286,25,286,26" dtype_id="7">
        <cond loc="k,286,41,286,42" dtype_id="7">
          <varref loc="k,285,38,285,40" name="__VdfgTmp_h492b4c2a__0" dtype_id="27"/>
          <varref loc="k,221,8,221,27" name="side_info_csi_valid" dtype_id="7"/>
          <varref loc="k,225,8,225,26" name="side_info_iq_valid" dtype_id="7"/>
        </cond>
        <varref loc="k,227,8,227,23" name="side_info_valid" dtype_id="7"/>
      </contassign>
      <contassign loc="k,285,38,285,40" dtype_id="27">
        <not loc="k,285,38,285,40" dtype_id="7">
          <varref loc="k,85,15,85,25" name="iq_capture" dtype_id="7"/>
        </not>
        <varref loc="k,285,38,285,40" name="__VdfgTmp_h492b4c2a__0" dtype_id="27"/>
      </contassign>
      <contassign loc="k,293,17,293,18" dtype_id="4">
        <sel loc="k,293,32,293,33" dtype_id="17">
          <varref loc="k,90,36,90,49" name="rssi_or_iq_th" dtype_id="8"/>
          <const loc="k,293,32,293,33" name="32&apos;h0" dtype_id="6"/>
          <const loc="k,293,32,293,33" name="32&apos;hb" dtype_id="6"/>
        </sel>
        <varref loc="k,237,41,237,48" name="rssi_th" dtype_id="4"/>
      </contassign>
      <contassign loc="k,266,34,266,35" dtype_id="15">
        <add loc="k,266,57,266,58" dtype_id="15">
          <const loc="k,266,57,266,58" name="13&apos;h3a" dtype_id="15"/>
          <sel loc="k,266,57,266,58" dtype_id="15">
            <mul loc="k,266,65,266,66" dtype_id="6">
              <const loc="k,266,66,266,79" name="32&apos;h34" dtype_id="6"/>
              <extend loc="k,266,59,266,65" dtype_id="6" width="32" widthminv="4">
                <varref loc="k,98,21,98,27" name="num_eq" dtype_id="12"/>
              </extend>
            </mul>
            <const loc="k,266,57,266,58" name="32&apos;h0" dtype_id="6"/>
            <const loc="k,266,57,266,58" name="32&apos;hd" dtype_id="6"/>
          </sel>
        </add>
        <varref loc="k,192,39,192,63" name="num_dma_symbol_per_trans" dtype_id="15"/>
      </contassign>
      <contassign loc="k,289,21,289,22" dtype_id="7">
        <varref loc="k,205,7,205,22" name="pl_ask_data_reg" dtype_id="7"/>
        <varref loc="k,104,17,104,28" name="pl_ask_data" dtype_id="7"/>
      </contassign>
      <contassign loc="k,288,29,288,30" dtype_id="7">
        <varref loc="k,204,7,204,30" name="m_axis_start_1trans_reg" dtype_id="7"/>
        <varref loc="k,112,17,112,36" name="m_axis_start_1trans" dtype_id="7"/>
      </contassign>
      <contassign loc="k,290,20,290,21" dtype_id="5">
        <varref loc="k,206,36,206,50" name="data_to_ps_reg" dtype_id="5"/>
        <varref loc="k,114,47,114,57" name="data_to_ps" dtype_id="5"/>
      </contassign>
      <contassign loc="k,291,26,291,27" dtype_id="7">
        <varref loc="k,207,7,207,27" name="data_to_ps_valid_reg" dtype_id="7"/>
        <varref loc="k,115,18,115,34" name="data_to_ps_valid" dtype_id="7"/>
      </contassign>
      <contassign loc="k,268,35,268,36" dtype_id="7">
        <and loc="k,268,77,268,79" dtype_id="7">
          <not loc="k,268,116,268,118" dtype_id="7">
            <varref loc="k,196,6,196,42" name="num_dma_symbol_reg_wr_is_onging_reg1" dtype_id="7"/>
          </not>
          <varref loc="k,195,6,195,41" name="num_dma_symbol_reg_wr_is_onging_reg" dtype_id="7"/>
        </and>
        <varref loc="k,197,8,197,33" name="m_axis_start_auto_trigger" dtype_id="7"/>
      </contassign>
    </module>
    <module loc="l,6,9,6,23" name="side_ch_m_axis__M1000_MBd" origName="side_ch_m_axis">
      <var loc="l,10,21,10,39" name="MAX_NUM_DMA_SYMBOL" dtype_id="1" vartype="integer" origName="MAX_NUM_DMA_SYMBOL" param="true">
        <const loc="e,396,23,396,41" name="32&apos;sh1000" dtype_id="2"/>
      </var>
      <var loc="l,11,21,11,43" name="MAX_BIT_NUM_DMA_SYMBOL" dtype_id="1" vartype="integer" origName="MAX_BIT_NUM_DMA_SYMBOL" param="true">
        <const loc="e,397,27,397,49" name="32&apos;hd" dtype_id="1"/>
      </var>
      <var loc="l,13,21,13,41" name="C_M_AXIS_TDATA_WIDTH" dtype_id="1" vartype="integer" origName="C_M_AXIS_TDATA_WIDTH" param="true">
        <const loc="e,398,25,398,47" name="32&apos;sh40" dtype_id="2"/>
      </var>
      <var loc="l,16,14,16,33" name="m_axis_endless_mode" dtype_id="7" dir="input" pinIndex="1" vartype="logic" origName="m_axis_endless_mode"/>
      <var loc="l,17,45,17,66" name="M_AXIS_NUM_DMA_SYMBOL" dtype_id="15" dir="input" pinIndex="2" vartype="logic" origName="M_AXIS_NUM_DMA_SYMBOL"/>
      <var loc="l,19,14,19,33" name="m_axis_start_1trans" dtype_id="7" dir="input" pinIndex="3" vartype="logic" origName="m_axis_start_1trans"/>
      <var loc="l,21,45,21,55" name="data_to_ps" dtype_id="5" dir="input" pinIndex="4" vartype="logic" origName="data_to_ps"/>
      <var loc="l,22,16,22,32" name="data_to_ps_valid" dtype_id="7" dir="input" pinIndex="5" vartype="logic" origName="data_to_ps_valid"/>
      <var loc="l,23,48,23,65" name="m_axis_data_count" dtype_id="15" dir="output" pinIndex="6" vartype="logic" origName="m_axis_data_count"/>
      <var loc="l,24,17,24,28" name="fulln_to_pl" dtype_id="7" dir="output" pinIndex="7" vartype="logic" origName="fulln_to_pl"/>
      <var loc="l,26,15,26,26" name="M_AXIS_ACLK" dtype_id="7" dir="input" pinIndex="8" vartype="logic" origName="M_AXIS_ACLK"/>
      <var loc="l,27,15,27,29" name="M_AXIS_ARESETN" dtype_id="7" dir="input" pinIndex="9" vartype="logic" origName="M_AXIS_ARESETN"/>
      <var loc="l,28,16,28,29" name="M_AXIS_TVALID" dtype_id="7" dir="output" pinIndex="10" vartype="logic" origName="M_AXIS_TVALID"/>
      <var loc="l,29,44,29,56" name="M_AXIS_TDATA" dtype_id="5" dir="output" pinIndex="11" vartype="logic" origName="M_AXIS_TDATA"/>
      <var loc="l,30,48,30,60" name="M_AXIS_TSTRB" dtype_id="3" dir="output" pinIndex="12" vartype="logic" origName="M_AXIS_TSTRB">
        <const loc="l,64,53,64,54" name="8&apos;hff" dtype_id="3"/>
      </var>
      <var loc="l,31,16,31,28" name="M_AXIS_TLAST" dtype_id="7" dir="output" pinIndex="13" vartype="logic" origName="M_AXIS_TLAST"/>
      <var loc="l,32,15,32,28" name="M_AXIS_TREADY" dtype_id="7" dir="input" pinIndex="14" vartype="logic" origName="M_AXIS_TREADY"/>
      <func loc="l,35,19,35,25" name="clogb2" dtype_id="1">
        <var loc="l,35,19,35,25" name="clogb2" dtype_id="1" dir="output" vartype="integer" origName="clogb2"/>
        <var loc="l,35,41,35,50" name="bit_depth" dtype_id="1" dir="input" vartype="integer" origName="bit_depth"/>
        <begin loc="l,36,4,36,9">
          <begin loc="l,37,6,37,9">
            <assign loc="l,37,16,37,17" dtype_id="1">
              <const loc="l,37,17,37,18" name="32&apos;sh0" dtype_id="2"/>
              <varref loc="l,37,10,37,16" name="clogb2" dtype_id="1"/>
            </assign>
            <while loc="l,37,6,37,9">
              <begin>
              </begin>
              <begin>
                <lts loc="l,37,29,37,30" dtype_id="7">
                  <const loc="l,37,30,37,31" name="32&apos;sh0" dtype_id="2"/>
                  <varref loc="l,37,20,37,29" name="bit_depth" dtype_id="1"/>
                </lts>
              </begin>
              <begin>
                <assign loc="l,38,18,38,19" dtype_id="1">
                  <shiftr loc="l,38,30,38,32" dtype_id="1">
                    <varref loc="l,38,20,38,29" name="bit_depth" dtype_id="1"/>
                    <const loc="l,38,33,38,34" name="32&apos;sh1" dtype_id="2"/>
                  </shiftr>
                  <varref loc="l,38,8,38,17" name="bit_depth" dtype_id="1"/>
                </assign>
              </begin>
              <begin>
                <assign loc="l,37,39,37,40" dtype_id="1">
                  <add loc="l,37,46,37,47" dtype_id="1">
                    <const loc="l,37,47,37,48" name="32&apos;sh1" dtype_id="2"/>
                    <varref loc="l,37,40,37,46" name="clogb2" dtype_id="1"/>
                  </add>
                  <varref loc="l,37,33,37,39" name="clogb2" dtype_id="1"/>
                </assign>
              </begin>
            </while>
          </begin>
        </begin>
      </func>
      <var loc="l,42,21,42,28" name="bit_num" dtype_id="1" vartype="integer" origName="bit_num" localparam="true">
        <const loc="l,42,32,42,38" name="32&apos;hd" dtype_id="1"/>
      </var>
      <var loc="l,44,19,44,23" name="IDLE" dtype_id="13" vartype="logic" origName="IDLE" localparam="true">
        <const loc="l,44,26,44,31" name="2&apos;h0" dtype_id="13"/>
      </var>
      <var loc="l,45,18,45,30" name="INIT_COUNTER" dtype_id="13" vartype="logic" origName="INIT_COUNTER" localparam="true">
        <const loc="l,45,34,45,39" name="2&apos;h1" dtype_id="13"/>
      </var>
      <var loc="l,46,18,46,29" name="SEND_STREAM" dtype_id="13" vartype="logic" origName="SEND_STREAM" localparam="true">
        <const loc="l,46,34,46,39" name="2&apos;h2" dtype_id="13"/>
      </var>
      <var loc="l,48,12,48,26" name="mst_exec_state" dtype_id="13" vartype="logic" origName="mst_exec_state"/>
      <var loc="l,49,20,49,32" name="read_pointer" dtype_id="15" vartype="logic" origName="read_pointer"/>
      <var loc="l,52,9,52,19" name="axis_tlast" dtype_id="7" vartype="logic" origName="axis_tlast"/>
      <var loc="l,53,11,53,27" name="axis_tlast_delay" dtype_id="7" vartype="logic" origName="axis_tlast_delay"/>
      <var loc="l,54,9,54,14" name="tx_en" dtype_id="7" vartype="logic" origName="tx_en"/>
      <var loc="l,55,10,55,17" name="tx_done" dtype_id="7" vartype="logic" origName="tx_done"/>
      <var loc="l,56,10,56,15" name="EMPTY" dtype_id="7" vartype="logic" origName="EMPTY"/>
      <var loc="l,57,13,57,24" name="init_txn_ff" dtype_id="7" vartype="logic" origName="init_txn_ff"/>
      <var loc="l,58,13,58,27" name="init_txn_pulse" dtype_id="7" vartype="logic" origName="init_txn_pulse"/>
      <var loc="l,59,13,59,17" name="FULL" dtype_id="7" vartype="logic" origName="FULL"/>
      <always loc="l,73,3,73,9">
        <sentree loc="l,73,10,73,11">
          <senitem loc="l,73,12,73,19" edgeType="POS">
            <varref loc="l,73,20,73,31" name="M_AXIS_ACLK" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="l,74,5,74,10">
          <if loc="l,76,7,76,9">
            <varref loc="l,76,12,76,26" name="M_AXIS_ARESETN" dtype_id="7"/>
            <begin>
              <begin loc="l,82,9,82,14">
                <assigndly loc="l,83,23,83,25" dtype_id="7">
                  <varref loc="l,83,26,83,45" name="m_axis_start_1trans" dtype_id="7"/>
                  <varref loc="l,83,11,83,22" name="init_txn_ff" dtype_id="7"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="l,77,9,77,14">
                <assigndly loc="l,78,23,78,25" dtype_id="7">
                  <const loc="l,78,26,78,30" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="l,78,11,78,22" name="init_txn_ff" dtype_id="7"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="l,88,2,88,8">
        <sentree loc="l,88,9,88,10">
          <senitem loc="l,88,11,88,18" edgeType="POS">
            <varref loc="l,88,19,88,30" name="M_AXIS_ACLK" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="l,89,2,89,7">
          <if loc="l,90,4,90,6">
            <varref loc="l,90,9,90,23" name="M_AXIS_ARESETN" dtype_id="7"/>
            <begin>
              <case loc="l,97,6,97,10">
                <varref loc="l,97,12,97,26" name="mst_exec_state" dtype_id="13"/>
                <caseitem loc="l,98,12,98,13">
                  <const loc="l,98,8,98,12" name="2&apos;h0" dtype_id="13"/>
                  <if loc="l,99,13,99,15">
                    <varref loc="l,99,18,99,32" name="init_txn_pulse" dtype_id="7"/>
                    <begin>
                      <begin loc="l,100,15,100,20">
                        <assigndly loc="l,101,35,101,37" dtype_id="13">
                          <const loc="l,101,38,101,50" name="2&apos;h1" dtype_id="13"/>
                          <varref loc="l,101,19,101,33" name="mst_exec_state" dtype_id="13"/>
                        </assigndly>
                      </begin>
                    </begin>
                    <begin>
                      <begin loc="l,104,15,104,20">
                        <assigndly loc="l,105,35,105,37" dtype_id="13">
                          <const loc="l,105,38,105,42" name="2&apos;h0" dtype_id="13"/>
                          <varref loc="l,105,19,105,33" name="mst_exec_state" dtype_id="13"/>
                        </assigndly>
                      </begin>
                    </begin>
                  </if>
                </caseitem>
                <caseitem loc="l,108,20,108,21">
                  <const loc="l,108,8,108,20" name="2&apos;h1" dtype_id="13"/>
                  <assigndly loc="l,109,22,109,24" dtype_id="13">
                    <const loc="l,109,25,109,36" name="2&apos;h2" dtype_id="13"/>
                    <varref loc="l,109,6,109,20" name="mst_exec_state" dtype_id="13"/>
                  </assigndly>
                </caseitem>
                <caseitem loc="l,121,19,121,20">
                  <const loc="l,121,8,121,19" name="2&apos;h2" dtype_id="13"/>
                  <if loc="l,122,10,122,12">
                    <varref loc="l,122,14,122,21" name="tx_done" dtype_id="7"/>
                    <begin>
                      <begin loc="l,123,12,123,17">
                        <assigndly loc="l,124,29,124,31" dtype_id="13">
                          <const loc="l,124,32,124,36" name="2&apos;h0" dtype_id="13"/>
                          <varref loc="l,124,14,124,28" name="mst_exec_state" dtype_id="13"/>
                        </assigndly>
                      </begin>
                    </begin>
                    <begin>
                      <begin loc="l,127,12,127,17">
                        <assigndly loc="l,128,29,128,31" dtype_id="13">
                          <const loc="l,128,32,128,43" name="2&apos;h2" dtype_id="13"/>
                          <varref loc="l,128,14,128,28" name="mst_exec_state" dtype_id="13"/>
                        </assigndly>
                      </begin>
                    </begin>
                  </if>
                </caseitem>
              </case>
            </begin>
            <begin>
              <begin loc="l,92,6,92,11">
                <assigndly loc="l,93,23,93,25" dtype_id="13">
                  <const loc="l,93,26,93,30" name="2&apos;h0" dtype_id="13"/>
                  <varref loc="l,93,8,93,22" name="mst_exec_state" dtype_id="13"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="l,135,3,135,9">
        <sentree loc="l,135,10,135,11">
          <senitem loc="l,135,12,135,19" edgeType="POS">
            <varref loc="l,135,20,135,31" name="M_AXIS_ACLK" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="l,136,3,136,8">
          <if loc="l,137,5,137,7">
            <or loc="l,137,25,137,27" dtype_id="7">
              <not loc="l,137,9,137,10" dtype_id="7">
                <varref loc="l,137,10,137,24" name="M_AXIS_ARESETN" dtype_id="7"/>
              </not>
              <varref loc="l,137,28,137,42" name="init_txn_pulse" dtype_id="7"/>
            </or>
            <begin>
              <begin loc="l,138,7,138,12">
                <assigndly loc="l,139,26,139,28" dtype_id="7">
                  <const loc="l,139,29,139,33" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="l,139,9,139,25" name="axis_tlast_delay" dtype_id="7"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="l,142,7,142,12">
                <assigndly loc="l,143,26,143,28" dtype_id="7">
                  <varref loc="l,143,29,143,39" name="axis_tlast" dtype_id="7"/>
                  <varref loc="l,143,9,143,25" name="axis_tlast_delay" dtype_id="7"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="l,147,2,147,8">
        <sentree loc="l,147,8,147,9">
          <senitem loc="l,147,10,147,17" edgeType="POS">
            <varref loc="l,147,18,147,29" name="M_AXIS_ACLK" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="l,148,2,148,7">
          <if loc="l,149,4,149,6">
            <or loc="l,149,27,149,29" dtype_id="7">
              <not loc="l,149,10,149,11" dtype_id="7">
                <varref loc="l,149,11,149,25" name="M_AXIS_ARESETN" dtype_id="7"/>
              </not>
              <varref loc="l,149,30,149,44" name="init_txn_pulse" dtype_id="7"/>
            </or>
            <begin>
              <begin loc="l,150,6,150,11">
                <assigndly loc="l,151,21,151,23" dtype_id="15">
                  <const loc="l,151,24,151,25" name="13&apos;h0" dtype_id="15"/>
                  <varref loc="l,151,8,151,20" name="read_pointer" dtype_id="15"/>
                </assigndly>
                <assigndly loc="l,152,16,152,18" dtype_id="7">
                  <const loc="l,152,19,152,23" name="1&apos;h0" dtype_id="7"/>
                  <varref loc="l,152,8,152,15" name="tx_done" dtype_id="7"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <if loc="l,155,6,155,8">
                <or loc="l,155,49,155,51" dtype_id="7">
                  <lte loc="l,155,24,155,26" dtype_id="7">
                    <varref loc="l,155,11,155,23" name="read_pointer" dtype_id="15"/>
                    <varref loc="l,155,27,155,48" name="M_AXIS_NUM_DMA_SYMBOL" dtype_id="15"/>
                  </lte>
                  <varref loc="l,155,53,155,72" name="m_axis_endless_mode" dtype_id="7"/>
                </or>
                <begin>
                  <begin loc="l,156,8,156,13">
                    <if loc="l,157,10,157,12">
                      <varref loc="l,157,14,157,19" name="tx_en" dtype_id="7"/>
                      <begin>
                        <begin loc="l,158,12,158,17">
                          <assigndly loc="l,159,27,159,29" dtype_id="15">
                            <add loc="l,159,43,159,44" dtype_id="15">
                              <const loc="l,159,43,159,44" name="13&apos;h1" dtype_id="15"/>
                              <varref loc="l,159,30,159,42" name="read_pointer" dtype_id="15"/>
                            </add>
                            <varref loc="l,159,14,159,26" name="read_pointer" dtype_id="15"/>
                          </assigndly>
                          <assigndly loc="l,160,22,160,24" dtype_id="7">
                            <const loc="l,160,25,160,29" name="1&apos;h0" dtype_id="7"/>
                            <varref loc="l,160,14,160,21" name="tx_done" dtype_id="7"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </begin>
                <begin>
                  <if loc="l,163,11,163,13">
                    <eq loc="l,163,29,163,31" dtype_id="7">
                      <extend loc="l,163,16,163,28" dtype_id="6" width="32" widthminv="13">
                        <varref loc="l,163,16,163,28" name="read_pointer" dtype_id="15"/>
                      </extend>
                      <add loc="l,163,55,163,56" dtype_id="6">
                        <const loc="l,163,57,163,58" name="32&apos;sh1" dtype_id="2"/>
                        <extend loc="l,163,33,163,54" dtype_id="6" width="32" widthminv="13">
                          <varref loc="l,163,33,163,54" name="M_AXIS_NUM_DMA_SYMBOL" dtype_id="15"/>
                        </extend>
                      </add>
                    </eq>
                    <begin>
                      <begin loc="l,164,8,164,13">
                        <assigndly loc="l,165,18,165,20" dtype_id="7">
                          <const loc="l,165,21,165,25" name="1&apos;h1" dtype_id="7"/>
                          <varref loc="l,165,10,165,17" name="tx_done" dtype_id="7"/>
                        </assigndly>
                      </begin>
                    </begin>
                  </if>
                </begin>
              </if>
            </begin>
          </if>
        </begin>
      </always>
      <instance loc="l,197,4,197,25" name="m_axis_xpm_fifo_sync0" defName="xpm_fifo_sync__pi1" origName="m_axis_xpm_fifo_sync0">
        <port loc="l,198,4,198,16" name="almost_empty" direction="out" portIndex="1"/>
        <port loc="l,199,4,199,15" name="almost_full" direction="out" portIndex="2"/>
        <port loc="l,200,4,200,14" name="data_valid" direction="out" portIndex="3"/>
        <port loc="l,201,4,201,11" name="dbiterr" direction="out" portIndex="4"/>
        <port loc="l,202,4,202,8" name="dout" direction="out" portIndex="5">
          <varref loc="l,202,9,202,21" name="M_AXIS_TDATA" dtype_id="5"/>
        </port>
        <port loc="l,203,4,203,9" name="empty" direction="out" portIndex="6">
          <varref loc="l,203,10,203,15" name="EMPTY" dtype_id="7"/>
        </port>
        <port loc="l,204,4,204,8" name="full" direction="out" portIndex="7">
          <varref loc="l,204,9,204,13" name="FULL" dtype_id="7"/>
        </port>
        <port loc="l,205,4,205,12" name="overflow" direction="out" portIndex="8"/>
        <port loc="l,206,4,206,14" name="prog_empty" direction="out" portIndex="9"/>
        <port loc="l,207,4,207,13" name="prog_full" direction="out" portIndex="10"/>
        <port loc="l,208,4,208,17" name="rd_data_count" direction="out" portIndex="11">
          <varref loc="l,208,18,208,35" name="m_axis_data_count" dtype_id="15"/>
        </port>
        <port loc="l,209,4,209,15" name="rd_rst_busy" direction="out" portIndex="12"/>
        <port loc="l,210,4,210,11" name="sbiterr" direction="out" portIndex="13"/>
        <port loc="l,211,4,211,13" name="underflow" direction="out" portIndex="14"/>
        <port loc="l,212,4,212,10" name="wr_ack" direction="out" portIndex="15"/>
        <port loc="l,213,4,213,17" name="wr_data_count" direction="out" portIndex="16"/>
        <port loc="l,214,4,214,15" name="wr_rst_busy" direction="out" portIndex="17"/>
        <port loc="l,215,4,215,7" name="din" direction="in" portIndex="18">
          <varref loc="l,215,8,215,18" name="data_to_ps" dtype_id="5"/>
        </port>
        <port loc="l,216,4,216,17" name="injectdbiterr" direction="in" portIndex="19"/>
        <port loc="l,217,4,217,17" name="injectsbiterr" direction="in" portIndex="20"/>
        <port loc="l,218,4,218,9" name="rd_en" direction="in" portIndex="21">
          <varref loc="l,218,10,218,15" name="tx_en" dtype_id="7"/>
        </port>
        <port loc="l,219,4,219,7" name="rst" direction="in" portIndex="22">
          <not loc="l,219,8,219,9" dtype_id="7">
            <varref loc="l,219,9,219,23" name="M_AXIS_ARESETN" dtype_id="7"/>
          </not>
        </port>
        <port loc="l,220,4,220,9" name="sleep" direction="in" portIndex="23"/>
        <port loc="l,221,4,221,10" name="wr_clk" direction="in" portIndex="24">
          <varref loc="l,221,11,221,22" name="M_AXIS_ACLK" dtype_id="7"/>
        </port>
        <port loc="l,222,4,222,9" name="wr_en" direction="in" portIndex="25">
          <varref loc="l,222,10,222,26" name="data_to_ps_valid" dtype_id="7"/>
        </port>
      </instance>
      <initial loc="l,64,26,64,27">
        <assign loc="l,64,26,64,27" dtype_id="3">
          <const loc="l,64,53,64,54" name="8&apos;hff" dtype_id="3"/>
          <varref loc="l,64,9,64,21" name="M_AXIS_TSTRB" dtype_id="3"/>
        </assign>
      </initial>
      <contassign loc="l,62,23,62,24" dtype_id="7">
        <and loc="l,66,56,66,58" dtype_id="7">
          <eq loc="l,66,40,66,42" dtype_id="7">
            <const loc="l,66,43,66,54" name="2&apos;h2" dtype_id="13"/>
            <varref loc="l,48,12,48,26" name="mst_exec_state" dtype_id="13"/>
          </eq>
          <and loc="l,66,128,66,130" dtype_id="7">
            <not loc="l,66,132,66,133" dtype_id="7">
              <varref loc="l,56,10,56,15" name="EMPTY" dtype_id="7"/>
            </not>
            <or loc="l,66,98,66,100" dtype_id="7">
              <lte loc="l,66,73,66,75" dtype_id="7">
                <varref loc="l,49,20,49,32" name="read_pointer" dtype_id="15"/>
                <varref loc="l,17,45,17,66" name="M_AXIS_NUM_DMA_SYMBOL" dtype_id="15"/>
              </lte>
              <varref loc="l,16,14,16,33" name="m_axis_endless_mode" dtype_id="7"/>
            </or>
          </and>
        </and>
        <varref loc="l,28,16,28,29" name="M_AXIS_TVALID" dtype_id="7"/>
      </contassign>
      <contassign loc="l,63,26,63,27" dtype_id="7">
        <and loc="l,63,38,63,40" dtype_id="7">
          <not loc="l,63,41,63,42" dtype_id="7">
            <varref loc="l,53,11,53,27" name="axis_tlast_delay" dtype_id="7"/>
          </not>
          <varref loc="l,67,64,67,66" name="axis_tlast" dtype_id="7"/>
        </and>
        <varref loc="l,31,16,31,28" name="M_AXIS_TLAST" dtype_id="7"/>
      </contassign>
      <contassign loc="l,67,20,67,21" dtype_id="7">
        <and loc="l,67,64,67,66" dtype_id="7">
          <eq loc="l,67,38,67,40" dtype_id="7">
            <varref loc="l,17,45,17,66" name="M_AXIS_NUM_DMA_SYMBOL" dtype_id="15"/>
            <varref loc="l,49,20,49,32" name="read_pointer" dtype_id="15"/>
          </eq>
          <and loc="l,67,75,67,77" dtype_id="7">
            <not loc="l,67,98,67,100" dtype_id="7">
              <varref loc="l,16,14,16,33" name="m_axis_endless_mode" dtype_id="7"/>
            </not>
            <varref loc="l,68,33,68,35" name="tx_en" dtype_id="7"/>
          </and>
        </and>
        <varref loc="l,52,9,52,19" name="axis_tlast" dtype_id="7"/>
      </contassign>
      <contassign loc="l,68,15,68,16" dtype_id="7">
        <and loc="l,68,33,68,35" dtype_id="7">
          <varref loc="l,32,15,32,28" name="M_AXIS_TREADY" dtype_id="7"/>
          <varref loc="l,66,56,66,58" name="M_AXIS_TVALID" dtype_id="7"/>
        </and>
        <varref loc="l,54,9,54,14" name="tx_en" dtype_id="7"/>
      </contassign>
      <contassign loc="l,70,28,70,29" dtype_id="7">
        <and loc="l,70,45,70,47" dtype_id="7">
          <not loc="l,70,31,70,32" dtype_id="7">
            <varref loc="l,57,13,57,24" name="init_txn_ff" dtype_id="7"/>
          </not>
          <varref loc="l,19,14,19,33" name="m_axis_start_1trans" dtype_id="7"/>
        </and>
        <varref loc="l,58,13,58,27" name="init_txn_pulse" dtype_id="7"/>
      </contassign>
      <contassign loc="l,61,26,61,27" dtype_id="7">
        <not loc="l,61,29,61,30" dtype_id="7">
          <varref loc="l,59,13,59,17" name="FULL" dtype_id="7"/>
        </not>
        <varref loc="l,24,17,24,28" name="fulln_to_pl" dtype_id="7"/>
      </contassign>
    </module>
    <module loc="n,21,8,21,17" name="ram_2port__D40_Ac" origName="ram_2port">
      <var loc="n,23,15,23,21" name="DWIDTH" dtype_id="2" vartype="logic" origName="DWIDTH" param="true">
        <const loc="k,382,23,382,43" name="32&apos;sh40" dtype_id="2"/>
      </var>
      <var loc="n,24,15,24,21" name="AWIDTH" dtype_id="2" vartype="logic" origName="AWIDTH" param="true">
        <const loc="k,382,54,382,61" name="32&apos;hc" dtype_id="1"/>
      </var>
      <var loc="n,27,11,27,15" name="clka" dtype_id="7" dir="input" pinIndex="1" vartype="logic" origName="clka"/>
      <var loc="n,28,11,28,14" name="ena" dtype_id="7" dir="input" pinIndex="2" vartype="logic" origName="ena"/>
      <var loc="n,29,11,29,14" name="wea" dtype_id="7" dir="input" pinIndex="3" vartype="logic" origName="wea"/>
      <var loc="n,30,24,30,29" name="addra" dtype_id="24" dir="input" pinIndex="4" vartype="logic" origName="addra"/>
      <var loc="n,31,24,31,27" name="dia" dtype_id="5" dir="input" pinIndex="5" vartype="logic" origName="dia"/>
      <var loc="n,32,29,32,32" name="doa" dtype_id="5" dir="output" pinIndex="6" vartype="logic" origName="doa"/>
      <var loc="n,34,11,34,15" name="clkb" dtype_id="7" dir="input" pinIndex="7" vartype="logic" origName="clkb"/>
      <var loc="n,35,11,35,14" name="enb" dtype_id="7" dir="input" pinIndex="8" vartype="logic" origName="enb"/>
      <var loc="n,36,11,36,14" name="web" dtype_id="7" dir="input" pinIndex="9" vartype="logic" origName="web"/>
      <var loc="n,37,24,37,29" name="addrb" dtype_id="24" dir="input" pinIndex="10" vartype="logic" origName="addrb"/>
      <var loc="n,38,24,38,27" name="dib" dtype_id="5" dir="input" pinIndex="11" vartype="logic" origName="dib"/>
      <var loc="n,39,29,39,32" name="dob" dtype_id="5" dir="output" pinIndex="12" vartype="logic" origName="dob"/>
      <var loc="n,42,18,42,21" name="ram" dtype_id="31" vartype="" origName="ram"/>
      <var loc="n,43,14,43,15" name="i" dtype_id="1" vartype="integer" origName="i"/>
      <initial loc="n,44,1,44,8">
        <begin loc="n,44,9,44,14">
          <begin loc="n,45,5,45,8">
            <assign loc="n,45,10,45,11" dtype_id="1">
              <const loc="n,45,11,45,12" name="32&apos;sh0" dtype_id="2"/>
              <varref loc="n,45,9,45,10" name="i" dtype_id="1"/>
            </assign>
            <while loc="n,45,5,45,8">
              <begin>
              </begin>
              <begin>
                <gts loc="n,45,14,45,15" dtype_id="7">
                  <const loc="n,45,17,45,19" name="32&apos;h1000" dtype_id="2"/>
                  <varref loc="n,45,13,45,14" name="i" dtype_id="1"/>
                </gts>
              </begin>
              <begin>
                <assigndly loc="n,46,16,46,18" dtype_id="5">
                  <const loc="n,46,26,46,27" name="64&apos;h0" dtype_id="5"/>
                  <arraysel loc="n,46,12,46,13" dtype_id="5">
                    <varref loc="n,46,9,46,12" name="ram" dtype_id="31"/>
                    <sel loc="n,46,13,46,14" dtype_id="32">
                      <varref loc="n,46,13,46,14" name="i" dtype_id="1"/>
                      <const loc="n,46,13,46,14" name="32&apos;h0" dtype_id="6"/>
                      <const loc="n,46,13,46,14" name="32&apos;hc" dtype_id="6"/>
                    </sel>
                  </arraysel>
                </assigndly>
              </begin>
              <begin>
                <assign loc="n,45,28,45,29" dtype_id="1">
                  <add loc="n,45,30,45,31" dtype_id="1">
                    <const loc="n,45,31,45,32" name="32&apos;sh1" dtype_id="2"/>
                    <varref loc="n,45,29,45,30" name="i" dtype_id="1"/>
                  </add>
                  <varref loc="n,45,27,45,28" name="i" dtype_id="1"/>
                </assign>
              </begin>
            </while>
          </begin>
          <assigndly loc="n,47,9,47,11" dtype_id="5">
            <const loc="n,47,12,47,13" name="64&apos;h0" dtype_id="5"/>
            <varref loc="n,47,5,47,8" name="doa" dtype_id="5"/>
          </assigndly>
          <assigndly loc="n,48,9,48,11" dtype_id="5">
            <const loc="n,48,12,48,13" name="64&apos;h0" dtype_id="5"/>
            <varref loc="n,48,5,48,8" name="dob" dtype_id="5"/>
          </assigndly>
        </begin>
      </initial>
      <always loc="n,51,1,51,7">
        <sentree loc="n,51,8,51,9">
          <senitem loc="n,51,10,51,17" edgeType="POS">
            <varref loc="n,51,18,51,22" name="clka" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="n,51,24,51,29">
          <if loc="n,52,5,52,7">
            <varref loc="n,52,9,52,12" name="ena" dtype_id="7"/>
            <begin>
              <begin loc="n,53,5,53,10">
                <if loc="n,54,9,54,11">
                  <varref loc="n,54,13,54,16" name="wea" dtype_id="7"/>
                  <begin>
                    <assigndly loc="n,55,24,55,26" dtype_id="5">
                      <varref loc="n,55,27,55,30" name="dia" dtype_id="5"/>
                      <arraysel loc="n,55,16,55,17" dtype_id="5">
                        <varref loc="n,55,13,55,16" name="ram" dtype_id="31"/>
                        <varref loc="n,55,17,55,22" name="addra" dtype_id="24"/>
                      </arraysel>
                    </assigndly>
                  </begin>
                </if>
                <assigndly loc="n,56,13,56,15" dtype_id="5">
                  <arraysel loc="n,56,19,56,20" dtype_id="5">
                    <varref loc="n,56,16,56,19" name="ram" dtype_id="31"/>
                    <varref loc="n,56,20,56,25" name="addra" dtype_id="24"/>
                  </arraysel>
                  <varref loc="n,56,9,56,12" name="doa" dtype_id="5"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="n,59,1,59,7">
        <sentree loc="n,59,8,59,9">
          <senitem loc="n,59,10,59,17" edgeType="POS">
            <varref loc="n,59,18,59,22" name="clkb" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="n,59,24,59,29">
          <if loc="n,60,5,60,7">
            <varref loc="n,60,9,60,12" name="enb" dtype_id="7"/>
            <begin>
              <begin loc="n,61,5,61,10">
                <if loc="n,62,9,62,11">
                  <varref loc="n,62,13,62,16" name="web" dtype_id="7"/>
                  <begin>
                    <assigndly loc="n,63,24,63,26" dtype_id="5">
                      <varref loc="n,63,27,63,30" name="dib" dtype_id="5"/>
                      <arraysel loc="n,63,16,63,17" dtype_id="5">
                        <varref loc="n,63,13,63,16" name="ram" dtype_id="31"/>
                        <varref loc="n,63,17,63,22" name="addrb" dtype_id="24"/>
                      </arraysel>
                    </assigndly>
                  </begin>
                </if>
                <assigndly loc="n,64,13,64,15" dtype_id="5">
                  <arraysel loc="n,64,19,64,20" dtype_id="5">
                    <varref loc="n,64,16,64,19" name="ram" dtype_id="31"/>
                    <varref loc="n,64,20,64,25" name="addrb" dtype_id="24"/>
                  </arraysel>
                  <varref loc="n,64,9,64,12" name="dob" dtype_id="5"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
    </module>
    <module loc="o,6,8,6,21" name="xpm_fifo_sync__FC200_Ra_WCa" origName="xpm_fifo_sync">
      <var loc="o,7,13,7,29" name="DOUT_RESET_VALUE" dtype_id="3" vartype="logic" origName="DOUT_RESET_VALUE" param="true">
        <const loc="k,539,21,539,24" name="8&apos;h30" dtype_id="3"/>
      </var>
      <var loc="o,8,13,8,21" name="ECC_MODE" dtype_id="9" vartype="logic" origName="ECC_MODE" param="true">
        <const loc="k,540,13,540,21" name="48&apos;h6e6f5f656363" dtype_id="9"/>
      </var>
      <var loc="o,9,13,9,29" name="FIFO_MEMORY_TYPE" dtype_id="6" vartype="logic" origName="FIFO_MEMORY_TYPE" param="true">
        <const loc="k,541,21,541,27" name="32&apos;h6175746f" dtype_id="6"/>
      </var>
      <var loc="o,10,13,10,30" name="FIFO_READ_LATENCY" dtype_id="2" vartype="logic" origName="FIFO_READ_LATENCY" param="true">
        <const loc="k,542,22,542,23" name="32&apos;sh0" dtype_id="2"/>
      </var>
      <var loc="o,11,13,11,29" name="FIFO_WRITE_DEPTH" dtype_id="2" vartype="logic" origName="FIFO_WRITE_DEPTH" param="true">
        <const loc="k,543,21,543,24" name="32&apos;sh200" dtype_id="2"/>
      </var>
      <var loc="o,12,13,12,29" name="FULL_RESET_VALUE" dtype_id="2" vartype="logic" origName="FULL_RESET_VALUE" param="true">
        <const loc="k,544,21,544,22" name="32&apos;sh0" dtype_id="2"/>
      </var>
      <var loc="o,13,13,13,30" name="PROG_EMPTY_THRESH" dtype_id="2" vartype="logic" origName="PROG_EMPTY_THRESH" param="true">
        <const loc="k,545,22,545,24" name="32&apos;sha" dtype_id="2"/>
      </var>
      <var loc="o,14,13,14,29" name="PROG_FULL_THRESH" dtype_id="2" vartype="logic" origName="PROG_FULL_THRESH" param="true">
        <const loc="k,546,21,546,23" name="32&apos;sha" dtype_id="2"/>
      </var>
      <var loc="o,15,13,15,32" name="RD_DATA_COUNT_WIDTH" dtype_id="2" vartype="logic" origName="RD_DATA_COUNT_WIDTH" param="true">
        <const loc="k,547,24,547,26" name="32&apos;sha" dtype_id="2"/>
      </var>
      <var loc="o,16,13,16,28" name="READ_DATA_WIDTH" dtype_id="2" vartype="logic" origName="READ_DATA_WIDTH" param="true">
        <const loc="k,548,20,548,22" name="32&apos;sh20" dtype_id="2"/>
      </var>
      <var loc="o,17,13,17,22" name="READ_MODE" dtype_id="6" vartype="logic" origName="READ_MODE" param="true">
        <const loc="k,549,14,549,20" name="32&apos;h66776674" dtype_id="6"/>
      </var>
      <var loc="o,18,13,18,29" name="USE_ADV_FEATURES" dtype_id="6" vartype="logic" origName="USE_ADV_FEATURES" param="true">
        <const loc="k,550,21,550,27" name="32&apos;h30343034" dtype_id="6"/>
      </var>
      <var loc="o,19,13,19,24" name="WAKEUP_TIME" dtype_id="2" vartype="logic" origName="WAKEUP_TIME" param="true">
        <const loc="k,551,16,551,17" name="32&apos;sh0" dtype_id="2"/>
      </var>
      <var loc="o,20,13,20,29" name="WRITE_DATA_WIDTH" dtype_id="2" vartype="logic" origName="WRITE_DATA_WIDTH" param="true">
        <const loc="k,552,21,552,23" name="32&apos;sh20" dtype_id="2"/>
      </var>
      <var loc="o,21,13,21,32" name="WR_DATA_COUNT_WIDTH" dtype_id="2" vartype="logic" origName="WR_DATA_COUNT_WIDTH" param="true">
        <const loc="k,553,24,553,26" name="32&apos;sha" dtype_id="2"/>
      </var>
      <var loc="o,23,10,23,22" name="almost_empty" dtype_id="7" dir="output" pinIndex="1" vartype="logic" origName="almost_empty">
        <const loc="o,51,25,51,26" name="1&apos;h0" dtype_id="7"/>
      </var>
      <var loc="o,24,10,24,21" name="almost_full" dtype_id="7" dir="output" pinIndex="2" vartype="logic" origName="almost_full">
        <const loc="o,52,24,52,25" name="1&apos;h0" dtype_id="7"/>
      </var>
      <var loc="o,25,10,25,20" name="data_valid" dtype_id="7" dir="output" pinIndex="3" vartype="logic" origName="data_valid">
        <const loc="o,53,23,53,24" name="1&apos;h0" dtype_id="7"/>
      </var>
      <var loc="o,26,10,26,17" name="dbiterr" dtype_id="7" dir="output" pinIndex="4" vartype="logic" origName="dbiterr">
        <const loc="o,54,20,54,21" name="1&apos;h0" dtype_id="7"/>
      </var>
      <var loc="o,27,32,27,36" name="dout" dtype_id="6" dir="output" pinIndex="5" vartype="logic" origName="dout">
        <const loc="o,55,33,55,34" name="32&apos;h0" dtype_id="6"/>
      </var>
      <var loc="o,28,10,28,15" name="empty" dtype_id="7" dir="output" pinIndex="6" vartype="logic" origName="empty">
        <const loc="o,56,18,56,19" name="1&apos;h0" dtype_id="7"/>
      </var>
      <var loc="o,29,10,29,14" name="full" dtype_id="7" dir="output" pinIndex="7" vartype="logic" origName="full">
        <const loc="o,57,17,57,18" name="1&apos;h0" dtype_id="7"/>
      </var>
      <var loc="o,30,10,30,18" name="overflow" dtype_id="7" dir="output" pinIndex="8" vartype="logic" origName="overflow">
        <const loc="o,58,21,58,22" name="1&apos;h0" dtype_id="7"/>
      </var>
      <var loc="o,31,10,31,20" name="prog_empty" dtype_id="7" dir="output" pinIndex="9" vartype="logic" origName="prog_empty">
        <const loc="o,59,23,59,24" name="1&apos;h0" dtype_id="7"/>
      </var>
      <var loc="o,32,10,32,19" name="prog_full" dtype_id="7" dir="output" pinIndex="10" vartype="logic" origName="prog_full">
        <const loc="o,60,22,60,23" name="1&apos;h0" dtype_id="7"/>
      </var>
      <var loc="o,33,36,33,49" name="rd_data_count" dtype_id="23" dir="output" pinIndex="11" vartype="logic" origName="rd_data_count">
        <const loc="o,61,46,61,47" name="10&apos;h0" dtype_id="23"/>
      </var>
      <var loc="o,34,10,34,21" name="rd_rst_busy" dtype_id="7" dir="output" pinIndex="12" vartype="logic" origName="rd_rst_busy">
        <const loc="o,62,24,62,25" name="1&apos;h0" dtype_id="7"/>
      </var>
      <var loc="o,35,10,35,17" name="sbiterr" dtype_id="7" dir="output" pinIndex="13" vartype="logic" origName="sbiterr">
        <const loc="o,63,20,63,21" name="1&apos;h0" dtype_id="7"/>
      </var>
      <var loc="o,36,10,36,19" name="underflow" dtype_id="7" dir="output" pinIndex="14" vartype="logic" origName="underflow">
        <const loc="o,64,22,64,23" name="1&apos;h0" dtype_id="7"/>
      </var>
      <var loc="o,37,10,37,16" name="wr_ack" dtype_id="7" dir="output" pinIndex="15" vartype="logic" origName="wr_ack">
        <const loc="o,65,19,65,20" name="1&apos;h0" dtype_id="7"/>
      </var>
      <var loc="o,38,36,38,49" name="wr_data_count" dtype_id="23" dir="output" pinIndex="16" vartype="logic" origName="wr_data_count">
        <const loc="o,66,46,66,47" name="10&apos;h0" dtype_id="23"/>
      </var>
      <var loc="o,39,10,39,21" name="wr_rst_busy" dtype_id="7" dir="output" pinIndex="17" vartype="logic" origName="wr_rst_busy">
        <const loc="o,67,24,67,25" name="1&apos;h0" dtype_id="7"/>
      </var>
      <var loc="o,40,32,40,35" name="din" dtype_id="6" dir="input" pinIndex="18" vartype="logic" origName="din"/>
      <var loc="o,41,9,41,22" name="injectdbiterr" dtype_id="7" dir="input" pinIndex="19" vartype="logic" origName="injectdbiterr"/>
      <var loc="o,42,9,42,22" name="injectsbiterr" dtype_id="7" dir="input" pinIndex="20" vartype="logic" origName="injectsbiterr"/>
      <var loc="o,43,9,43,14" name="rd_en" dtype_id="7" dir="input" pinIndex="21" vartype="logic" origName="rd_en"/>
      <var loc="o,44,9,44,12" name="rst" dtype_id="7" dir="input" pinIndex="22" vartype="logic" origName="rst"/>
      <var loc="o,45,9,45,14" name="sleep" dtype_id="7" dir="input" pinIndex="23" vartype="logic" origName="sleep"/>
      <var loc="o,46,9,46,15" name="wr_clk" dtype_id="7" dir="input" pinIndex="24" vartype="logic" origName="wr_clk"/>
      <var loc="o,47,9,47,14" name="wr_en" dtype_id="7" dir="input" pinIndex="25" vartype="logic" origName="wr_en"/>
      <initial loc="o,51,23,51,24">
        <assign loc="o,51,23,51,24" dtype_id="7">
          <const loc="o,51,25,51,26" name="1&apos;h0" dtype_id="7"/>
          <varref loc="o,51,10,51,22" name="almost_empty" dtype_id="7"/>
        </assign>
      </initial>
      <initial loc="o,52,22,52,23">
        <assign loc="o,52,22,52,23" dtype_id="7">
          <const loc="o,52,24,52,25" name="1&apos;h0" dtype_id="7"/>
          <varref loc="o,52,10,52,21" name="almost_full" dtype_id="7"/>
        </assign>
      </initial>
      <initial loc="o,53,21,53,22">
        <assign loc="o,53,21,53,22" dtype_id="7">
          <const loc="o,53,23,53,24" name="1&apos;h0" dtype_id="7"/>
          <varref loc="o,53,10,53,20" name="data_valid" dtype_id="7"/>
        </assign>
      </initial>
      <initial loc="o,54,18,54,19">
        <assign loc="o,54,18,54,19" dtype_id="7">
          <const loc="o,54,20,54,21" name="1&apos;h0" dtype_id="7"/>
          <varref loc="o,54,10,54,17" name="dbiterr" dtype_id="7"/>
        </assign>
      </initial>
      <initial loc="o,55,15,55,16">
        <assign loc="o,55,15,55,16" dtype_id="6">
          <const loc="o,55,33,55,34" name="32&apos;h0" dtype_id="6"/>
          <varref loc="o,55,10,55,14" name="dout" dtype_id="6"/>
        </assign>
      </initial>
      <initial loc="o,56,16,56,17">
        <assign loc="o,56,16,56,17" dtype_id="7">
          <const loc="o,56,18,56,19" name="1&apos;h0" dtype_id="7"/>
          <varref loc="o,56,10,56,15" name="empty" dtype_id="7"/>
        </assign>
      </initial>
      <initial loc="o,57,15,57,16">
        <assign loc="o,57,15,57,16" dtype_id="7">
          <const loc="o,57,17,57,18" name="1&apos;h0" dtype_id="7"/>
          <varref loc="o,57,10,57,14" name="full" dtype_id="7"/>
        </assign>
      </initial>
      <initial loc="o,58,19,58,20">
        <assign loc="o,58,19,58,20" dtype_id="7">
          <const loc="o,58,21,58,22" name="1&apos;h0" dtype_id="7"/>
          <varref loc="o,58,10,58,18" name="overflow" dtype_id="7"/>
        </assign>
      </initial>
      <initial loc="o,59,21,59,22">
        <assign loc="o,59,21,59,22" dtype_id="7">
          <const loc="o,59,23,59,24" name="1&apos;h0" dtype_id="7"/>
          <varref loc="o,59,10,59,20" name="prog_empty" dtype_id="7"/>
        </assign>
      </initial>
      <initial loc="o,60,20,60,21">
        <assign loc="o,60,20,60,21" dtype_id="7">
          <const loc="o,60,22,60,23" name="1&apos;h0" dtype_id="7"/>
          <varref loc="o,60,10,60,19" name="prog_full" dtype_id="7"/>
        </assign>
      </initial>
      <initial loc="o,61,24,61,25">
        <assign loc="o,61,24,61,25" dtype_id="23">
          <const loc="o,61,46,61,47" name="10&apos;h0" dtype_id="23"/>
          <varref loc="o,61,10,61,23" name="rd_data_count" dtype_id="23"/>
        </assign>
      </initial>
      <initial loc="o,62,22,62,23">
        <assign loc="o,62,22,62,23" dtype_id="7">
          <const loc="o,62,24,62,25" name="1&apos;h0" dtype_id="7"/>
          <varref loc="o,62,10,62,21" name="rd_rst_busy" dtype_id="7"/>
        </assign>
      </initial>
      <initial loc="o,63,18,63,19">
        <assign loc="o,63,18,63,19" dtype_id="7">
          <const loc="o,63,20,63,21" name="1&apos;h0" dtype_id="7"/>
          <varref loc="o,63,10,63,17" name="sbiterr" dtype_id="7"/>
        </assign>
      </initial>
      <initial loc="o,64,20,64,21">
        <assign loc="o,64,20,64,21" dtype_id="7">
          <const loc="o,64,22,64,23" name="1&apos;h0" dtype_id="7"/>
          <varref loc="o,64,10,64,19" name="underflow" dtype_id="7"/>
        </assign>
      </initial>
      <initial loc="o,65,17,65,18">
        <assign loc="o,65,17,65,18" dtype_id="7">
          <const loc="o,65,19,65,20" name="1&apos;h0" dtype_id="7"/>
          <varref loc="o,65,10,65,16" name="wr_ack" dtype_id="7"/>
        </assign>
      </initial>
      <initial loc="o,66,24,66,25">
        <assign loc="o,66,24,66,25" dtype_id="23">
          <const loc="o,66,46,66,47" name="10&apos;h0" dtype_id="23"/>
          <varref loc="o,66,10,66,23" name="wr_data_count" dtype_id="23"/>
        </assign>
      </initial>
      <initial loc="o,67,22,67,23">
        <assign loc="o,67,22,67,23" dtype_id="7">
          <const loc="o,67,24,67,25" name="1&apos;h0" dtype_id="7"/>
          <varref loc="o,67,10,67,21" name="wr_rst_busy" dtype_id="7"/>
        </assign>
      </initial>
    </module>
    <module loc="o,6,8,6,21" name="xpm_fifo_sync__pi1" origName="xpm_fifo_sync">
      <var loc="o,7,13,7,29" name="DOUT_RESET_VALUE" dtype_id="3" vartype="logic" origName="DOUT_RESET_VALUE" param="true">
        <const loc="l,182,21,182,24" name="8&apos;h30" dtype_id="3"/>
      </var>
      <var loc="o,8,13,8,21" name="ECC_MODE" dtype_id="9" vartype="logic" origName="ECC_MODE" param="true">
        <const loc="l,183,13,183,21" name="48&apos;h6e6f5f656363" dtype_id="9"/>
      </var>
      <var loc="o,9,13,9,29" name="FIFO_MEMORY_TYPE" dtype_id="6" vartype="logic" origName="FIFO_MEMORY_TYPE" param="true">
        <const loc="l,184,21,184,27" name="32&apos;h6175746f" dtype_id="6"/>
      </var>
      <var loc="o,10,13,10,30" name="FIFO_READ_LATENCY" dtype_id="2" vartype="logic" origName="FIFO_READ_LATENCY" param="true">
        <const loc="l,185,22,185,23" name="32&apos;sh0" dtype_id="2"/>
      </var>
      <var loc="o,11,13,11,29" name="FIFO_WRITE_DEPTH" dtype_id="2" vartype="logic" origName="FIFO_WRITE_DEPTH" param="true">
        <const loc="l,186,21,186,39" name="32&apos;sh1000" dtype_id="2"/>
      </var>
      <var loc="o,12,13,12,29" name="FULL_RESET_VALUE" dtype_id="2" vartype="logic" origName="FULL_RESET_VALUE" param="true">
        <const loc="l,187,21,187,22" name="32&apos;sh0" dtype_id="2"/>
      </var>
      <var loc="o,13,13,13,30" name="PROG_EMPTY_THRESH" dtype_id="2" vartype="logic" origName="PROG_EMPTY_THRESH" param="true">
        <const loc="l,188,22,188,24" name="32&apos;sha" dtype_id="2"/>
      </var>
      <var loc="o,14,13,14,29" name="PROG_FULL_THRESH" dtype_id="2" vartype="logic" origName="PROG_FULL_THRESH" param="true">
        <const loc="l,189,21,189,23" name="32&apos;sha" dtype_id="2"/>
      </var>
      <var loc="o,15,13,15,32" name="RD_DATA_COUNT_WIDTH" dtype_id="2" vartype="logic" origName="RD_DATA_COUNT_WIDTH" param="true">
        <const loc="l,190,24,190,31" name="32&apos;hd" dtype_id="1"/>
      </var>
      <var loc="o,16,13,16,28" name="READ_DATA_WIDTH" dtype_id="2" vartype="logic" origName="READ_DATA_WIDTH" param="true">
        <const loc="l,191,20,191,40" name="32&apos;sh40" dtype_id="2"/>
      </var>
      <var loc="o,17,13,17,22" name="READ_MODE" dtype_id="6" vartype="logic" origName="READ_MODE" param="true">
        <const loc="l,192,14,192,20" name="32&apos;h66776674" dtype_id="6"/>
      </var>
      <var loc="o,18,13,18,29" name="USE_ADV_FEATURES" dtype_id="6" vartype="logic" origName="USE_ADV_FEATURES" param="true">
        <const loc="l,193,21,193,27" name="32&apos;h30343034" dtype_id="6"/>
      </var>
      <var loc="o,19,13,19,24" name="WAKEUP_TIME" dtype_id="2" vartype="logic" origName="WAKEUP_TIME" param="true">
        <const loc="l,194,16,194,17" name="32&apos;sh0" dtype_id="2"/>
      </var>
      <var loc="o,20,13,20,29" name="WRITE_DATA_WIDTH" dtype_id="2" vartype="logic" origName="WRITE_DATA_WIDTH" param="true">
        <const loc="l,195,21,195,41" name="32&apos;sh40" dtype_id="2"/>
      </var>
      <var loc="o,21,13,21,32" name="WR_DATA_COUNT_WIDTH" dtype_id="2" vartype="logic" origName="WR_DATA_COUNT_WIDTH" param="true">
        <const loc="l,196,24,196,31" name="32&apos;hd" dtype_id="1"/>
      </var>
      <var loc="o,23,10,23,22" name="almost_empty" dtype_id="7" dir="output" pinIndex="1" vartype="logic" origName="almost_empty">
        <const loc="o,51,25,51,26" name="1&apos;h0" dtype_id="7"/>
      </var>
      <var loc="o,24,10,24,21" name="almost_full" dtype_id="7" dir="output" pinIndex="2" vartype="logic" origName="almost_full">
        <const loc="o,52,24,52,25" name="1&apos;h0" dtype_id="7"/>
      </var>
      <var loc="o,25,10,25,20" name="data_valid" dtype_id="7" dir="output" pinIndex="3" vartype="logic" origName="data_valid">
        <const loc="o,53,23,53,24" name="1&apos;h0" dtype_id="7"/>
      </var>
      <var loc="o,26,10,26,17" name="dbiterr" dtype_id="7" dir="output" pinIndex="4" vartype="logic" origName="dbiterr">
        <const loc="o,54,20,54,21" name="1&apos;h0" dtype_id="7"/>
      </var>
      <var loc="o,27,32,27,36" name="dout" dtype_id="5" dir="output" pinIndex="5" vartype="logic" origName="dout">
        <const loc="o,55,33,55,34" name="64&apos;h0" dtype_id="5"/>
      </var>
      <var loc="o,28,10,28,15" name="empty" dtype_id="7" dir="output" pinIndex="6" vartype="logic" origName="empty">
        <const loc="o,56,18,56,19" name="1&apos;h0" dtype_id="7"/>
      </var>
      <var loc="o,29,10,29,14" name="full" dtype_id="7" dir="output" pinIndex="7" vartype="logic" origName="full">
        <const loc="o,57,17,57,18" name="1&apos;h0" dtype_id="7"/>
      </var>
      <var loc="o,30,10,30,18" name="overflow" dtype_id="7" dir="output" pinIndex="8" vartype="logic" origName="overflow">
        <const loc="o,58,21,58,22" name="1&apos;h0" dtype_id="7"/>
      </var>
      <var loc="o,31,10,31,20" name="prog_empty" dtype_id="7" dir="output" pinIndex="9" vartype="logic" origName="prog_empty">
        <const loc="o,59,23,59,24" name="1&apos;h0" dtype_id="7"/>
      </var>
      <var loc="o,32,10,32,19" name="prog_full" dtype_id="7" dir="output" pinIndex="10" vartype="logic" origName="prog_full">
        <const loc="o,60,22,60,23" name="1&apos;h0" dtype_id="7"/>
      </var>
      <var loc="o,33,36,33,49" name="rd_data_count" dtype_id="15" dir="output" pinIndex="11" vartype="logic" origName="rd_data_count">
        <const loc="o,61,46,61,47" name="13&apos;h0" dtype_id="15"/>
      </var>
      <var loc="o,34,10,34,21" name="rd_rst_busy" dtype_id="7" dir="output" pinIndex="12" vartype="logic" origName="rd_rst_busy">
        <const loc="o,62,24,62,25" name="1&apos;h0" dtype_id="7"/>
      </var>
      <var loc="o,35,10,35,17" name="sbiterr" dtype_id="7" dir="output" pinIndex="13" vartype="logic" origName="sbiterr">
        <const loc="o,63,20,63,21" name="1&apos;h0" dtype_id="7"/>
      </var>
      <var loc="o,36,10,36,19" name="underflow" dtype_id="7" dir="output" pinIndex="14" vartype="logic" origName="underflow">
        <const loc="o,64,22,64,23" name="1&apos;h0" dtype_id="7"/>
      </var>
      <var loc="o,37,10,37,16" name="wr_ack" dtype_id="7" dir="output" pinIndex="15" vartype="logic" origName="wr_ack">
        <const loc="o,65,19,65,20" name="1&apos;h0" dtype_id="7"/>
      </var>
      <var loc="o,38,36,38,49" name="wr_data_count" dtype_id="15" dir="output" pinIndex="16" vartype="logic" origName="wr_data_count">
        <const loc="o,66,46,66,47" name="13&apos;h0" dtype_id="15"/>
      </var>
      <var loc="o,39,10,39,21" name="wr_rst_busy" dtype_id="7" dir="output" pinIndex="17" vartype="logic" origName="wr_rst_busy">
        <const loc="o,67,24,67,25" name="1&apos;h0" dtype_id="7"/>
      </var>
      <var loc="o,40,32,40,35" name="din" dtype_id="5" dir="input" pinIndex="18" vartype="logic" origName="din"/>
      <var loc="o,41,9,41,22" name="injectdbiterr" dtype_id="7" dir="input" pinIndex="19" vartype="logic" origName="injectdbiterr"/>
      <var loc="o,42,9,42,22" name="injectsbiterr" dtype_id="7" dir="input" pinIndex="20" vartype="logic" origName="injectsbiterr"/>
      <var loc="o,43,9,43,14" name="rd_en" dtype_id="7" dir="input" pinIndex="21" vartype="logic" origName="rd_en"/>
      <var loc="o,44,9,44,12" name="rst" dtype_id="7" dir="input" pinIndex="22" vartype="logic" origName="rst"/>
      <var loc="o,45,9,45,14" name="sleep" dtype_id="7" dir="input" pinIndex="23" vartype="logic" origName="sleep"/>
      <var loc="o,46,9,46,15" name="wr_clk" dtype_id="7" dir="input" pinIndex="24" vartype="logic" origName="wr_clk"/>
      <var loc="o,47,9,47,14" name="wr_en" dtype_id="7" dir="input" pinIndex="25" vartype="logic" origName="wr_en"/>
      <initial loc="o,51,23,51,24">
        <assign loc="o,51,23,51,24" dtype_id="7">
          <const loc="o,51,25,51,26" name="1&apos;h0" dtype_id="7"/>
          <varref loc="o,51,10,51,22" name="almost_empty" dtype_id="7"/>
        </assign>
      </initial>
      <initial loc="o,52,22,52,23">
        <assign loc="o,52,22,52,23" dtype_id="7">
          <const loc="o,52,24,52,25" name="1&apos;h0" dtype_id="7"/>
          <varref loc="o,52,10,52,21" name="almost_full" dtype_id="7"/>
        </assign>
      </initial>
      <initial loc="o,53,21,53,22">
        <assign loc="o,53,21,53,22" dtype_id="7">
          <const loc="o,53,23,53,24" name="1&apos;h0" dtype_id="7"/>
          <varref loc="o,53,10,53,20" name="data_valid" dtype_id="7"/>
        </assign>
      </initial>
      <initial loc="o,54,18,54,19">
        <assign loc="o,54,18,54,19" dtype_id="7">
          <const loc="o,54,20,54,21" name="1&apos;h0" dtype_id="7"/>
          <varref loc="o,54,10,54,17" name="dbiterr" dtype_id="7"/>
        </assign>
      </initial>
      <initial loc="o,55,15,55,16">
        <assign loc="o,55,15,55,16" dtype_id="5">
          <const loc="o,55,33,55,34" name="64&apos;h0" dtype_id="5"/>
          <varref loc="o,55,10,55,14" name="dout" dtype_id="5"/>
        </assign>
      </initial>
      <initial loc="o,56,16,56,17">
        <assign loc="o,56,16,56,17" dtype_id="7">
          <const loc="o,56,18,56,19" name="1&apos;h0" dtype_id="7"/>
          <varref loc="o,56,10,56,15" name="empty" dtype_id="7"/>
        </assign>
      </initial>
      <initial loc="o,57,15,57,16">
        <assign loc="o,57,15,57,16" dtype_id="7">
          <const loc="o,57,17,57,18" name="1&apos;h0" dtype_id="7"/>
          <varref loc="o,57,10,57,14" name="full" dtype_id="7"/>
        </assign>
      </initial>
      <initial loc="o,58,19,58,20">
        <assign loc="o,58,19,58,20" dtype_id="7">
          <const loc="o,58,21,58,22" name="1&apos;h0" dtype_id="7"/>
          <varref loc="o,58,10,58,18" name="overflow" dtype_id="7"/>
        </assign>
      </initial>
      <initial loc="o,59,21,59,22">
        <assign loc="o,59,21,59,22" dtype_id="7">
          <const loc="o,59,23,59,24" name="1&apos;h0" dtype_id="7"/>
          <varref loc="o,59,10,59,20" name="prog_empty" dtype_id="7"/>
        </assign>
      </initial>
      <initial loc="o,60,20,60,21">
        <assign loc="o,60,20,60,21" dtype_id="7">
          <const loc="o,60,22,60,23" name="1&apos;h0" dtype_id="7"/>
          <varref loc="o,60,10,60,19" name="prog_full" dtype_id="7"/>
        </assign>
      </initial>
      <initial loc="o,61,24,61,25">
        <assign loc="o,61,24,61,25" dtype_id="15">
          <const loc="o,61,46,61,47" name="13&apos;h0" dtype_id="15"/>
          <varref loc="o,61,10,61,23" name="rd_data_count" dtype_id="15"/>
        </assign>
      </initial>
      <initial loc="o,62,22,62,23">
        <assign loc="o,62,22,62,23" dtype_id="7">
          <const loc="o,62,24,62,25" name="1&apos;h0" dtype_id="7"/>
          <varref loc="o,62,10,62,21" name="rd_rst_busy" dtype_id="7"/>
        </assign>
      </initial>
      <initial loc="o,63,18,63,19">
        <assign loc="o,63,18,63,19" dtype_id="7">
          <const loc="o,63,20,63,21" name="1&apos;h0" dtype_id="7"/>
          <varref loc="o,63,10,63,17" name="sbiterr" dtype_id="7"/>
        </assign>
      </initial>
      <initial loc="o,64,20,64,21">
        <assign loc="o,64,20,64,21" dtype_id="7">
          <const loc="o,64,22,64,23" name="1&apos;h0" dtype_id="7"/>
          <varref loc="o,64,10,64,19" name="underflow" dtype_id="7"/>
        </assign>
      </initial>
      <initial loc="o,65,17,65,18">
        <assign loc="o,65,17,65,18" dtype_id="7">
          <const loc="o,65,19,65,20" name="1&apos;h0" dtype_id="7"/>
          <varref loc="o,65,10,65,16" name="wr_ack" dtype_id="7"/>
        </assign>
      </initial>
      <initial loc="o,66,24,66,25">
        <assign loc="o,66,24,66,25" dtype_id="15">
          <const loc="o,66,46,66,47" name="13&apos;h0" dtype_id="15"/>
          <varref loc="o,66,10,66,23" name="wr_data_count" dtype_id="15"/>
        </assign>
      </initial>
      <initial loc="o,67,22,67,23">
        <assign loc="o,67,22,67,23" dtype_id="7">
          <const loc="o,67,24,67,25" name="1&apos;h0" dtype_id="7"/>
          <varref loc="o,67,10,67,21" name="wr_rst_busy" dtype_id="7"/>
        </assign>
      </initial>
    </module>
    <typetable loc="a,0,0,0,0">
      <basicdtype loc="d,43,22,43,24" id="7" name="logic"/>
      <voiddtype loc="d,45,18,45,27" id="33"/>
      <basicdtype loc="e,17,13,17,20" id="1" name="integer" left="31" right="0" signed="true"/>
      <unpackarraydtype loc="n,42,22,42,23" id="31" sub_dtype_id="5">
        <range loc="n,42,22,42,23">
          <const loc="n,42,34,42,35" name="32&apos;hfff" dtype_id="2"/>
          <const loc="n,42,37,42,38" name="32&apos;sh0" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <basicdtype loc="n,46,12,46,13" id="32" name="logic" left="11" right="0" signed="true"/>
      <basicdtype loc="k,178,3,178,6" id="21" name="logic" left="8" right="0"/>
      <basicdtype loc="k,181,3,181,6" id="22" name="logic" left="19" right="0"/>
      <basicdtype loc="k,217,8,217,9" id="23" name="logic" left="9" right="0"/>
      <basicdtype loc="k,233,3,233,6" id="24" name="logic" left="11" right="0"/>
      <basicdtype loc="k,270,27,270,28" id="18" name="logic" left="2" right="0" signed="true"/>
      <basicdtype loc="k,272,39,272,40" id="30" name="logic" left="18" right="0"/>
      <basicdtype loc="k,280,73,280,74" id="19" name="logic" left="23" right="0"/>
      <basicdtype loc="k,293,32,293,33" id="17" name="logic" left="10" right="0"/>
      <basicdtype loc="k,294,25,294,26" id="16" name="logic" left="4" right="0" signed="true"/>
      <basicdtype loc="k,623,96,623,97" id="20" name="logic" left="1" right="0" signed="true"/>
      <basicdtype loc="k,632,63,632,64" id="25" name="logic" left="5" right="0" signed="true"/>
      <basicdtype loc="k,673,62,673,63" id="26" name="logic" left="62" right="0"/>
      <basicdtype loc="e,43,15,43,16" id="3" name="logic" left="7" right="0"/>
      <basicdtype loc="e,44,23,44,24" id="4" name="logic" left="10" right="0" signed="true"/>
      <basicdtype loc="e,45,14,45,15" id="5" name="logic" left="63" right="0"/>
      <basicdtype loc="e,46,14,46,15" id="6" name="logic" left="31" right="0"/>
      <basicdtype loc="e,62,14,62,15" id="8" name="logic" left="15" right="0"/>
      <basicdtype loc="e,73,14,73,15" id="9" name="logic" left="47" right="0"/>
      <basicdtype loc="e,115,14,115,15" id="10" name="logic" left="6" right="0"/>
      <basicdtype loc="e,116,14,116,15" id="11" name="logic" left="2" right="0"/>
      <basicdtype loc="e,120,14,120,15" id="12" name="logic" left="3" right="0"/>
      <basicdtype loc="e,123,15,123,16" id="13" name="logic" left="1" right="0"/>
      <basicdtype loc="e,148,7,148,8" id="14" name="logic" left="4" right="0"/>
      <basicdtype loc="e,187,8,187,9" id="15" name="logic" left="12" right="0"/>
      <basicdtype loc="e,17,39,17,41" id="2" name="logic" left="31" right="0" signed="true"/>
      <basicdtype loc="a,0,0,0,0" id="29" name="logic" left="39" right="0"/>
      <basicdtype loc="a,0,0,0,0" id="28" name="logic" left="58" right="0"/>
      <basicdtype loc="a,0,0,0,0" id="27" name="bit"/>
    </typetable>
  </netlist>
</verilator_xml>
