// Seed: 186632385
module module_0 (
    input tri1 id_0,
    output wor id_1,
    output supply1 id_2,
    output supply0 id_3,
    input tri1 id_4,
    output wor id_5,
    input supply0 id_6,
    input tri0 id_7,
    input tri1 id_8,
    input wor id_9,
    output wire id_10,
    input uwire id_11,
    input supply0 id_12,
    input tri0 id_13,
    input tri0 id_14
    , id_18,
    output wire id_15,
    output wand id_16
);
  logic id_19;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output uwire id_2,
    input wand id_3,
    input tri0 id_4,
    input supply1 id_5,
    input supply1 id_6,
    input supply1 id_7,
    inout wire id_8,
    input wand id_9,
    output supply1 id_10,
    output wire id_11,
    input wire id_12,
    output wand id_13,
    input supply0 id_14,
    output supply1 id_15,
    input supply0 id_16,
    output supply1 id_17,
    input tri id_18,
    output tri id_19,
    output uwire id_20
);
  wire [(  1  ) : 1] id_22;
  wire id_23;
  wire id_24;
  ;
  wire  id_25;
  logic id_26 = id_26;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_8,
      id_10,
      id_8,
      id_2,
      id_14,
      id_8,
      id_14,
      id_0,
      id_10,
      id_5,
      id_8,
      id_16,
      id_4,
      id_2,
      id_19
  );
  wire id_27;
  assign id_11 = id_24;
endmodule
