Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/tago/Dropbox/OUT/EE52/quartus/ --output-directory=C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys/ --report-file=bsf:C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys.bsf --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25Q240C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/tago/Dropbox/OUT/EE52/quartus/sopc_scope_sys.qsys
Progress: Loading quartus/sopc_scope_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios
Progress: Adding jtag [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag
Progress: Adding ram [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module ram
Progress: Adding pin_sharer [altera_tristate_conduit_pin_sharer 13.1]
Progress: Parameterizing module pin_sharer
Progress: Adding bridge [altera_tristate_conduit_bridge 13.1]
Progress: Parameterizing module bridge
Progress: Adding rom [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module rom
Progress: Adding pio_0 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_0
Progress: Adding i2c_ctrl [i2c_opencores 13.0]
Progress: Parameterizing module i2c_ctrl
Progress: Adding i2c_irq [altera_avalon_pio 13.1]
Progress: Parameterizing module i2c_irq
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sopc_scope_sys.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: sopc_scope_sys.i2c_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Stopping: Create block symbol file (.bsf)
