#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jun 27 14:18:29 2024
# Process ID: 13732
# Current directory: C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.runs/design_1_XOR_64bit_0_0_synth_1
# Command line: vivado.exe -log design_1_XOR_64bit_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_XOR_64bit_0_0.tcl
# Log file: C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.runs/design_1_XOR_64bit_0_0_synth_1/design_1_XOR_64bit_0_0.vds
# Journal file: C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.runs/design_1_XOR_64bit_0_0_synth_1\vivado.jou
# Running On: ECIT80703, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 33995 MB
#-----------------------------------------------------------
source design_1_XOR_64bit_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1504.648 ; gain = 195.871
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_XOR_64bit_0_0
Command: synth_design -top design_1_XOR_64bit_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 45924
INFO: [Synth 8-11241] undeclared symbol 'O_0', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/XOR_64bit.v:32]
INFO: [Synth 8-11241] undeclared symbol 'O_1', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/XOR_64bit.v:45]
INFO: [Synth 8-11241] undeclared symbol 'O_2', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/XOR_64bit.v:57]
INFO: [Synth 8-11241] undeclared symbol 'O_3', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/XOR_64bit.v:69]
INFO: [Synth 8-11241] undeclared symbol 'O_4', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/XOR_64bit.v:81]
INFO: [Synth 8-11241] undeclared symbol 'O_5', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/XOR_64bit.v:93]
INFO: [Synth 8-11241] undeclared symbol 'O_6', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/XOR_64bit.v:105]
INFO: [Synth 8-11241] undeclared symbol 'O_7', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/XOR_64bit.v:117]
INFO: [Synth 8-11241] undeclared symbol 'O_8', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/XOR_64bit.v:129]
INFO: [Synth 8-11241] undeclared symbol 'O_9', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/XOR_64bit.v:141]
INFO: [Synth 8-11241] undeclared symbol 'O_10', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/XOR_64bit.v:153]
INFO: [Synth 8-11241] undeclared symbol 'O_11', assumed default net type 'wire' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/XOR_64bit.v:165]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2329.980 ; gain = 410.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_XOR_64bit_0_0' [c:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.gen/sources_1/bd/design_1/ip/design_1_XOR_64bit_0_0/synth/design_1_XOR_64bit_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'XOR_64bit' [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/XOR_64bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'LUT6' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79640]
INFO: [Synth 8-6155] done synthesizing module 'LUT6' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79640]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79544]
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79544]
INFO: [Synth 8-6155] done synthesizing module 'XOR_64bit' (0#1) [C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.srcs/sources_1/new/XOR_64bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_XOR_64bit_0_0' (0#1) [c:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.gen/sources_1/bd/design_1/ip/design_1_XOR_64bit_0_0/synth/design_1_XOR_64bit_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2423.727 ; gain = 503.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2441.621 ; gain = 521.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2441.621 ; gain = 521.723
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2453.699 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2536.125 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2536.125 ; gain = 616.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2536.125 ; gain = 616.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2536.125 ; gain = 616.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2536.125 ; gain = 616.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2536.125 ; gain = 616.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2536.125 ; gain = 616.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2536.125 ; gain = 616.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2536.125 ; gain = 616.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2536.125 ; gain = 616.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2536.125 ; gain = 616.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2536.125 ; gain = 616.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2536.125 ; gain = 616.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2536.125 ; gain = 616.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2536.125 ; gain = 616.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     1|
|2     |LUT6 |    12|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2536.125 ; gain = 616.227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2536.125 ; gain = 521.723
Synthesis Optimization Complete : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 2536.125 ; gain = 616.227
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.125 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 62011253
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 2536.125 ; gain = 993.035
INFO: [Common 17-1381] The checkpoint 'C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.runs/design_1_XOR_64bit_0_0_synth_1/design_1_XOR_64bit_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_XOR_64bit_0_0, cache-ID = 999686c191bc067a
INFO: [Common 17-1381] The checkpoint 'C:/Users/40227910/16_bit_puf_new_balancing/16_bit_puf_new_balancing.runs/design_1_XOR_64bit_0_0_synth_1/design_1_XOR_64bit_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_XOR_64bit_0_0_utilization_synth.rpt -pb design_1_XOR_64bit_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 27 14:19:17 2024...
