** Name: SimpleTwoStageOpAmp_SimpleOpAmp37_7

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp37_7 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=8e-6 W=8e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX1 outVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=7e-6 W=9e-6
mDiodeTransistorPmos3 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=4e-6 W=5e-6
mDiodeTransistorPmos4 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=4e-6 W=24e-6
mNormalTransistorNmos5 inputVoltageBiasXXpXX1 ibias sourceNmos sourceNmos nmos4 L=8e-6 W=10e-6
mNormalTransistorNmos6 out ibias sourceNmos sourceNmos nmos4 L=8e-6 W=190e-6
mNormalTransistorNmos7 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=9e-6 W=21e-6
mNormalTransistorNmos8 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=8e-6 W=9e-6
mNormalTransistorNmos9 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=9e-6 W=21e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=8e-6 W=8e-6
mNormalTransistorNmos11 FirstStageYsourceTransconductance outVoltageBiasXXnXX1 FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=7e-6 W=34e-6
mNormalTransistorPmos12 out outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=40e-6
mNormalTransistorPmos13 outFirstStage inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=4e-6 W=31e-6
mNormalTransistorPmos14 outVoltageBiasXXnXX1 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=4e-6 W=57e-6
mNormalTransistorPmos15 FirstStageYinnerSourceLoad1 inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=4e-6 W=31e-6
mNormalTransistorPmos16 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=7e-6 W=7e-6
mNormalTransistorPmos17 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=7e-6 W=7e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp37_7

** Expected Performance Values: 
** Gain: 91 dB
** Power consumption: 1.51501 mW
** Area: 3209 (mu_m)^2
** Transit frequency: 4.28001 MHz
** Transit frequency with error factor: 4.27649 MHz
** Slew rate: 4.23588 V/mu_s
** Phase margin: 57.8688Â°
** CMRR: 98 dB
** negPSRR: 101 dB
** posPSRR: 96 dB
** VoutMax: 4.43001 V
** VoutMin: 0.340001 V
** VcmMax: 4.88001 V
** VcmMin: 1.46001 V


** Expected Currents: 
** NormalTransistorNmos: 11.0291 muA
** NormalTransistorNmos: 12.5011 muA
** NormalTransistorPmos: -26.6689 muA
** NormalTransistorPmos: -4.90199 muA
** NormalTransistorPmos: -4.90299 muA
** NormalTransistorPmos: -4.90199 muA
** NormalTransistorPmos: -4.90299 muA
** NormalTransistorNmos: 9.80201 muA
** NormalTransistorNmos: 9.80301 muA
** NormalTransistorNmos: 4.90101 muA
** NormalTransistorNmos: 4.90101 muA
** NormalTransistorNmos: 232.941 muA
** NormalTransistorPmos: -232.94 muA
** DiodeTransistorNmos: 26.6681 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -11.0299 muA
** DiodeTransistorPmos: -12.5019 muA


** Expected Voltages: 
** ibias: 0.747001  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 3.68601  V
** out: 2.5  V
** outFirstStage: 3.86801  V
** outVoltageBiasXXnXX1: 0.901001  V
** outVoltageBiasXXpXX0: 4.11401  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 3.91001  V
** innerStageBias: 0.342001  V
** innerTransistorStack1Load1: 4.43801  V
** innerTransistorStack2Load1: 4.43801  V
** sourceTransconductance: 1.93701  V


.END