{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699222765080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699222765080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  5 22:19:25 2023 " "Processing started: Sun Nov  5 22:19:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699222765080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699222765080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GDP_DIV -c GDP_DIV " "Command: quartus_map --read_settings_files=on --write_settings_files=off GDP_DIV -c GDP_DIV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699222765080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699222765401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699222765401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab/part iv/elec6200/gdp33/ppu/gdp_divider/arithmetic_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lab/part iv/elec6200/gdp33/ppu/gdp_divider/arithmetic_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Div " "Found entity 1: Div" {  } { { "../Arithmetic_DIV.sv" "" { Text "H:/Lab/PART IV/ELEC6200/GDP33/PPU/GDP_Divider/Arithmetic_DIV.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699222772477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699222772477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab/part iv/elec6200/gdp33/ppu/gdp_divider/leading_bit_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lab/part iv/elec6200/gdp33/ppu/gdp_divider/leading_bit_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Leading_Bit_Detector " "Found entity 1: Leading_Bit_Detector" {  } { { "../Leading_Bit_Detector.sv" "" { Text "H:/Lab/PART IV/ELEC6200/GDP33/PPU/GDP_Divider/Leading_Bit_Detector.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699222772479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699222772479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab/part iv/elec6200/gdp33/ppu/gdp_divider/posit_extraction.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lab/part iv/elec6200/gdp33/ppu/gdp_divider/posit_extraction.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Extraction " "Found entity 1: Data_Extraction" {  } { { "../Posit_Extraction.sv" "" { Text "H:/Lab/PART IV/ELEC6200/GDP33/PPU/GDP_Divider/Posit_Extraction.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699222772480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699222772480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab/part iv/elec6200/gdp33/ppu/gdp_divider/top_level_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lab/part iv/elec6200/gdp33/ppu/gdp_divider/top_level_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GDP_DIV " "Found entity 1: GDP_DIV" {  } { { "../Top_Level_Divider.sv" "" { Text "H:/Lab/PART IV/ELEC6200/GDP33/PPU/GDP_Divider/Top_Level_Divider.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699222772481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699222772481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab/part iv/elec6200/gdp33/ppu/gdp_divider/rounding2.3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lab/part iv/elec6200/gdp33/ppu/gdp_divider/rounding2.3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Rounding2_3 " "Found entity 1: Rounding2_3" {  } { { "../Rounding2.3.sv" "" { Text "H:/Lab/PART IV/ELEC6200/GDP33/PPU/GDP_Divider/Rounding2.3.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699222772483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699222772483 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GDP_DIV " "Elaborating entity \"GDP_DIV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699222772511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Extraction Data_Extraction:Extract_IN1 " "Elaborating entity \"Data_Extraction\" for hierarchy \"Data_Extraction:Extract_IN1\"" {  } { { "../Top_Level_Divider.sv" "Extract_IN1" { Text "H:/Lab/PART IV/ELEC6200/GDP33/PPU/GDP_Divider/Top_Level_Divider.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699222772513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Leading_Bit_Detector Data_Extraction:Extract_IN1\|Leading_Bit_Detector:LBD1 " "Elaborating entity \"Leading_Bit_Detector\" for hierarchy \"Data_Extraction:Extract_IN1\|Leading_Bit_Detector:LBD1\"" {  } { { "../Posit_Extraction.sv" "LBD1" { Text "H:/Lab/PART IV/ELEC6200/GDP33/PPU/GDP_Divider/Posit_Extraction.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699222772514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div Div:Divide " "Elaborating entity \"Div\" for hierarchy \"Div:Divide\"" {  } { { "../Top_Level_Divider.sv" "Divide" { Text "H:/Lab/PART IV/ELEC6200/GDP33/PPU/GDP_Divider/Top_Level_Divider.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699222772517 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sumE_Ovf Arithmetic_DIV.sv(38) " "Verilog HDL or VHDL warning at Arithmetic_DIV.sv(38): object \"sumE_Ovf\" assigned a value but never read" {  } { { "../Arithmetic_DIV.sv" "" { Text "H:/Lab/PART IV/ELEC6200/GDP33/PPU/GDP_Divider/Arithmetic_DIV.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699222772518 "|GDP_DIV|Div:Divide"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "66 64 Arithmetic_DIV.sv(62) " "Verilog HDL assignment warning at Arithmetic_DIV.sv(62): truncated value with size 66 to match size of target (64)" {  } { { "../Arithmetic_DIV.sv" "" { Text "H:/Lab/PART IV/ELEC6200/GDP33/PPU/GDP_Divider/Arithmetic_DIV.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699222772518 "|GDP_DIV|Div:Divide"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Arithmetic_DIV.sv(103) " "Verilog HDL assignment warning at Arithmetic_DIV.sv(103): truncated value with size 32 to match size of target (10)" {  } { { "../Arithmetic_DIV.sv" "" { Text "H:/Lab/PART IV/ELEC6200/GDP33/PPU/GDP_Divider/Arithmetic_DIV.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699222772518 "|GDP_DIV|Div:Divide"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Arithmetic_DIV.sv(105) " "Verilog HDL assignment warning at Arithmetic_DIV.sv(105): truncated value with size 32 to match size of target (10)" {  } { { "../Arithmetic_DIV.sv" "" { Text "H:/Lab/PART IV/ELEC6200/GDP33/PPU/GDP_Divider/Arithmetic_DIV.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699222772518 "|GDP_DIV|Div:Divide"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rounding2_3 Rounding2_3:Round " "Elaborating entity \"Rounding2_3\" for hierarchy \"Rounding2_3:Round\"" {  } { { "../Top_Level_Divider.sv" "Round" { Text "H:/Lab/PART IV/ELEC6200/GDP33/PPU/GDP_Divider/Top_Level_Divider.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699222772519 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp1 Rounding2.3.sv(52) " "Verilog HDL or VHDL warning at Rounding2.3.sv(52): object \"temp1\" assigned a value but never read" {  } { { "../Rounding2.3.sv" "" { Text "H:/Lab/PART IV/ELEC6200/GDP33/PPU/GDP_Divider/Rounding2.3.sv" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699222772520 "|GDP_DIV|Rounding2_3:Round"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp2 Rounding2.3.sv(53) " "Verilog HDL or VHDL warning at Rounding2.3.sv(53): object \"temp2\" assigned a value but never read" {  } { { "../Rounding2.3.sv" "" { Text "H:/Lab/PART IV/ELEC6200/GDP33/PPU/GDP_Divider/Rounding2.3.sv" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699222772520 "|GDP_DIV|Rounding2_3:Round"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div:Divide\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div:Divide\|Div0\"" {  } { { "../Arithmetic_DIV.sv" "Div0" { Text "H:/Lab/PART IV/ELEC6200/GDP33/PPU/GDP_Divider/Arithmetic_DIV.sv" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699222775580 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1699222775580 ""}
{ "Error" "ECBX_LPM_DIVIDE_CBX_LPM_DIVIDE_WIDTHN_EXCEEDS_LIMIT" "" "In lpm_divide megafunction, LPM_WIDTHN must be less than or equals to 64" {  } { { "../Arithmetic_DIV.sv" "Div0" { Text "H:/Lab/PART IV/ELEC6200/GDP33/PPU/GDP_Divider/Arithmetic_DIV.sv" 60 -1 0 } }  } 0 272006 "Error message" 0 0 "Analysis & Synthesis" 0 -1 1699222775618 ""}
{ "Error" "ESGN_NON_USER_HIER_ELABORATION_FAILURE" "Div:Divide\|lpm_divide:Div0 " "Can't elaborate inferred hierarchy \"Div:Divide\|lpm_divide:Div0\"" {  } { { "../Arithmetic_DIV.sv" "Div0" { Text "H:/Lab/PART IV/ELEC6200/GDP33/PPU/GDP_Divider/Arithmetic_DIV.sv" 60 -1 0 } }  } 0 12154 "Can't elaborate inferred hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699222775621 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699222775689 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov  5 22:19:35 2023 " "Processing ended: Sun Nov  5 22:19:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699222775689 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699222775689 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699222775689 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699222775689 ""}
