|top
clk => clk.IN5
sys_rst_n => sys_rst_n.IN3
key1 => key1.IN1
PS2_CLK <> PS2_Controller:u_PS2_Controller.PS2_CLK
PS2_DAT <> PS2_Controller:u_PS2_Controller.PS2_DAT
PS2_CLK2 <> <VCC>
PS2_DAT2 <> <VCC>
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_ADCLRCK <> audio_8731_top:u_audio_8731_top.AUD_ADCLRCK
AUD_BCLK <> audio_8731_top:u_audio_8731_top.AUD_BCLK
AUD_DACDAT <= audio_8731_top:u_audio_8731_top.AUD_DACDAT
AUD_DACLRCK <> fsm_ctl:u_fsm_ctl.AUD_DACLRCK
AUD_DACLRCK <> audio_8731_top:u_audio_8731_top.AUD_DACLRCK
AUD_XCK <= audio_8731_top:u_audio_8731_top.AUD_XCK
I2C_SCLK <= audio_8731_top:u_audio_8731_top.I2C_SCLK
I2C_SDAT <> audio_8731_top:u_audio_8731_top.I2C_SDAT
LEDR <= fsm_ctl:u_fsm_ctl.start_stop
HEX0[0] <= seg7:u0.display
HEX0[1] <= seg7:u0.display
HEX0[2] <= seg7:u0.display
HEX0[3] <= seg7:u0.display
HEX0[4] <= seg7:u0.display
HEX0[5] <= seg7:u0.display
HEX0[6] <= seg7:u0.display
HEX1[0] <= seg7:u1.display
HEX1[1] <= seg7:u1.display
HEX1[2] <= seg7:u1.display
HEX1[3] <= seg7:u1.display
HEX1[4] <= seg7:u1.display
HEX1[5] <= seg7:u1.display
HEX1[6] <= seg7:u1.display
HEX5[0] <= seg7:u5.display
HEX5[1] <= seg7:u5.display
HEX5[2] <= seg7:u5.display
HEX5[3] <= seg7:u5.display
HEX5[4] <= seg7:u5.display
HEX5[5] <= seg7:u5.display
HEX5[6] <= seg7:u5.display
vga_clk <= vga_clk.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC_N <= vga_driver:u_vga_driver.VGA_SYNC_N
VGA_BLANK_N <= vga_driver:u_vga_driver.VGA_BLANK_N
vga_hs <= vga_driver:u_vga_driver.vga_hs
vga_vs <= vga_driver:u_vga_driver.vga_vs
VGA_R[0] <= vga_driver:u_vga_driver.VGA_R
VGA_R[1] <= vga_driver:u_vga_driver.VGA_R
VGA_R[2] <= vga_driver:u_vga_driver.VGA_R
VGA_R[3] <= vga_driver:u_vga_driver.VGA_R
VGA_R[4] <= vga_driver:u_vga_driver.VGA_R
VGA_R[5] <= vga_driver:u_vga_driver.VGA_R
VGA_R[6] <= vga_driver:u_vga_driver.VGA_R
VGA_R[7] <= vga_driver:u_vga_driver.VGA_R
VGA_G[0] <= vga_driver:u_vga_driver.VGA_G
VGA_G[1] <= vga_driver:u_vga_driver.VGA_G
VGA_G[2] <= vga_driver:u_vga_driver.VGA_G
VGA_G[3] <= vga_driver:u_vga_driver.VGA_G
VGA_G[4] <= vga_driver:u_vga_driver.VGA_G
VGA_G[5] <= vga_driver:u_vga_driver.VGA_G
VGA_G[6] <= vga_driver:u_vga_driver.VGA_G
VGA_G[7] <= vga_driver:u_vga_driver.VGA_G
VGA_B[0] <= vga_driver:u_vga_driver.VGA_B
VGA_B[1] <= vga_driver:u_vga_driver.VGA_B
VGA_B[2] <= vga_driver:u_vga_driver.VGA_B
VGA_B[3] <= vga_driver:u_vga_driver.VGA_B
VGA_B[4] <= vga_driver:u_vga_driver.VGA_B
VGA_B[5] <= vga_driver:u_vga_driver.VGA_B
VGA_B[6] <= vga_driver:u_vga_driver.VGA_B
VGA_B[7] <= vga_driver:u_vga_driver.VGA_B


|top|pll:pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= pll_0002:pll_inst.outclk_0
outclk_1 <= pll_0002:pll_inst.outclk_1
locked <= pll_0002:pll_inst.locked


|top|pll:pll_inst|pll_0002:pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|top|pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
zdbfbclk <> <GND>


|top|PS2_Controller:u_PS2_Controller
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w[0].IN1
the_command[1] => the_command_w[1].IN1
the_command[2] => the_command_w[2].IN1
the_command[3] => the_command_w[3].IN1
the_command[4] => the_command_w[4].IN1
the_command[5] => the_command_w[5].IN1
the_command[6] => the_command_w[6].IN1
the_command[7] => the_command_w[7].IN1
send_command => send_command_w.IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT
command_was_sent <= Altera_UP_PS2_Command_Out:PS2_Command_Out.command_was_sent
error_communication_timed_out <= Altera_UP_PS2_Command_Out:PS2_Command_Out.error_communication_timed_out
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_vaild <= data_vaild~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|top|PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|PS2_Controller:u_PS2_Controller|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|bt_debounce:u_bt_debounce
clk => keyout_d0.CLK
clk => keyout_d1.CLK
clk => keyo.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
clk => count[31].CLK
rst_n => keyo.ACLR
rst_n => count[0].ACLR
rst_n => count[1].ACLR
rst_n => count[2].ACLR
rst_n => count[3].ACLR
rst_n => count[4].ACLR
rst_n => count[5].ACLR
rst_n => count[6].ACLR
rst_n => count[7].ACLR
rst_n => count[8].ACLR
rst_n => count[9].ACLR
rst_n => count[10].ACLR
rst_n => count[11].ACLR
rst_n => count[12].ACLR
rst_n => count[13].ACLR
rst_n => count[14].ACLR
rst_n => count[15].ACLR
rst_n => count[16].ACLR
rst_n => count[17].ACLR
rst_n => count[18].ACLR
rst_n => count[19].ACLR
rst_n => count[20].ACLR
rst_n => count[21].ACLR
rst_n => count[22].ACLR
rst_n => count[23].ACLR
rst_n => count[24].ACLR
rst_n => count[25].ACLR
rst_n => count[26].ACLR
rst_n => count[27].ACLR
rst_n => count[28].ACLR
rst_n => count[29].ACLR
rst_n => count[30].ACLR
rst_n => count[31].ACLR
rst_n => keyout_d0.ACLR
rst_n => keyout_d1.ACLR
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => count.OUTPUTSELECT
bt => keyo.ENA
bt_d <= bt_d.DB_MAX_OUTPUT_PORT_TYPE


|top|fsm_ctl:u_fsm_ctl
clk => clk.IN4
AUD_DACLRCK => ~NO_FANOUT~
rst_n => comb.IN0
rst_n => comb.IN0
rst_n => comb.IN0
rst_n => comb.IN0
rst_n => frq~reg0.ACLR
rst_n => start_stop~reg0.PRESET
rst_n => play_en3.ACLR
rst_n => play_en2.ACLR
rst_n => play_en1.ACLR
rst_n => play_en0.ACLR
rst_n => c_state~3.DATAIN
stop => start_stop.OUTPUTSELECT
start => start_stop.OUTPUTSELECT
next_song => next_state.OUTPUTSELECT
next_song => next_state.OUTPUTSELECT
next_song => Selector1.IN4
next_song => Selector2.IN4
next_song => Selector3.IN4
next_song => Selector0.IN4
pre_song => next_state.DATAA
pre_song => next_state.DATAA
pixel_data0[0] => o_pixel_data.DATAB
pixel_data0[1] => o_pixel_data.DATAB
pixel_data0[2] => o_pixel_data.DATAB
pixel_data0[3] => o_pixel_data.DATAB
pixel_data0[4] => o_pixel_data.DATAB
pixel_data0[5] => o_pixel_data.DATAB
pixel_data0[6] => o_pixel_data.DATAB
pixel_data0[7] => o_pixel_data.DATAB
pixel_data0[8] => o_pixel_data.DATAB
pixel_data0[9] => o_pixel_data.DATAB
pixel_data0[10] => o_pixel_data.DATAB
pixel_data0[11] => o_pixel_data.DATAB
pixel_data0[12] => o_pixel_data.DATAB
pixel_data0[13] => o_pixel_data.DATAB
pixel_data0[14] => o_pixel_data.DATAB
pixel_data0[15] => o_pixel_data.DATAB
pixel_data1[0] => o_pixel_data.DATAB
pixel_data1[1] => o_pixel_data.DATAB
pixel_data1[2] => o_pixel_data.DATAB
pixel_data1[3] => o_pixel_data.DATAB
pixel_data1[4] => o_pixel_data.DATAB
pixel_data1[5] => o_pixel_data.DATAB
pixel_data1[6] => o_pixel_data.DATAB
pixel_data1[7] => o_pixel_data.DATAB
pixel_data1[8] => o_pixel_data.DATAB
pixel_data1[9] => o_pixel_data.DATAB
pixel_data1[10] => o_pixel_data.DATAB
pixel_data1[11] => o_pixel_data.DATAB
pixel_data1[12] => o_pixel_data.DATAB
pixel_data1[13] => o_pixel_data.DATAB
pixel_data1[14] => o_pixel_data.DATAB
pixel_data1[15] => o_pixel_data.DATAB
pixel_data2[0] => o_pixel_data.DATAB
pixel_data2[1] => o_pixel_data.DATAB
pixel_data2[2] => o_pixel_data.DATAB
pixel_data2[3] => o_pixel_data.DATAB
pixel_data2[4] => o_pixel_data.DATAB
pixel_data2[5] => o_pixel_data.DATAB
pixel_data2[6] => o_pixel_data.DATAB
pixel_data2[7] => o_pixel_data.DATAB
pixel_data2[8] => o_pixel_data.DATAB
pixel_data2[9] => o_pixel_data.DATAB
pixel_data2[10] => o_pixel_data.DATAB
pixel_data2[11] => o_pixel_data.DATAB
pixel_data2[12] => o_pixel_data.DATAB
pixel_data2[13] => o_pixel_data.DATAB
pixel_data2[14] => o_pixel_data.DATAB
pixel_data2[15] => o_pixel_data.DATAB
pixel_data3[0] => o_pixel_data.DATAB
pixel_data3[1] => o_pixel_data.DATAB
pixel_data3[2] => o_pixel_data.DATAB
pixel_data3[3] => o_pixel_data.DATAB
pixel_data3[4] => o_pixel_data.DATAB
pixel_data3[5] => o_pixel_data.DATAB
pixel_data3[6] => o_pixel_data.DATAB
pixel_data3[7] => o_pixel_data.DATAB
pixel_data3[8] => o_pixel_data.DATAB
pixel_data3[9] => o_pixel_data.DATAB
pixel_data3[10] => o_pixel_data.DATAB
pixel_data3[11] => o_pixel_data.DATAB
pixel_data3[12] => o_pixel_data.DATAB
pixel_data3[13] => o_pixel_data.DATAB
pixel_data3[14] => o_pixel_data.DATAB
pixel_data3[15] => o_pixel_data.DATAB
o_pixel_data[0] <= o_pixel_data.DB_MAX_OUTPUT_PORT_TYPE
o_pixel_data[1] <= o_pixel_data.DB_MAX_OUTPUT_PORT_TYPE
o_pixel_data[2] <= o_pixel_data.DB_MAX_OUTPUT_PORT_TYPE
o_pixel_data[3] <= o_pixel_data.DB_MAX_OUTPUT_PORT_TYPE
o_pixel_data[4] <= o_pixel_data.DB_MAX_OUTPUT_PORT_TYPE
o_pixel_data[5] <= o_pixel_data.DB_MAX_OUTPUT_PORT_TYPE
o_pixel_data[6] <= o_pixel_data.DB_MAX_OUTPUT_PORT_TYPE
o_pixel_data[7] <= o_pixel_data.DB_MAX_OUTPUT_PORT_TYPE
o_pixel_data[8] <= o_pixel_data.DB_MAX_OUTPUT_PORT_TYPE
o_pixel_data[9] <= o_pixel_data.DB_MAX_OUTPUT_PORT_TYPE
o_pixel_data[10] <= o_pixel_data.DB_MAX_OUTPUT_PORT_TYPE
o_pixel_data[11] <= o_pixel_data.DB_MAX_OUTPUT_PORT_TYPE
o_pixel_data[12] <= o_pixel_data.DB_MAX_OUTPUT_PORT_TYPE
o_pixel_data[13] <= o_pixel_data.DB_MAX_OUTPUT_PORT_TYPE
o_pixel_data[14] <= o_pixel_data.DB_MAX_OUTPUT_PORT_TYPE
o_pixel_data[15] <= o_pixel_data.DB_MAX_OUTPUT_PORT_TYPE
frq <= frq~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_stop <= start_stop.DB_MAX_OUTPUT_PORT_TYPE
o_hex_Data[0] <= o_hex_Data.DB_MAX_OUTPUT_PORT_TYPE
o_hex_Data[1] <= o_hex_Data.DB_MAX_OUTPUT_PORT_TYPE
o_hex_Data[2] <= o_hex_Data.DB_MAX_OUTPUT_PORT_TYPE
o_hex_Data[3] <= <GND>


|top|fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst
clk => clk.IN2
rst_n => music_time[0].PRESET
rst_n => music_time[1].PRESET
rst_n => music_time[2].PRESET
rst_n => music_time[3].PRESET
rst_n => music_time[4].PRESET
rst_n => music_time[5].PRESET
rst_n => music_time[6].PRESET
rst_n => music_time[7].PRESET
rst_n => music_time[8].PRESET
rst_n => music_time[9].PRESET
rst_n => music_time[10].PRESET
rst_n => music_time[11].PRESET
rst_n => music_time[12].PRESET
rst_n => music_time[13].PRESET
rst_n => music_time[14].PRESET
rst_n => music_time[15].PRESET
rst_n => music_time[16].PRESET
rst_n => music_time[17].PRESET
rst_n => music_time[18].PRESET
rst_n => music_time[19].PRESET
rst_n => music_time[20].PRESET
rst_n => music_time[21].PRESET
rst_n => music_time[22].PRESET
rst_n => music_time[23].PRESET
rst_n => music_time[24].PRESET
rst_n => music_time[25].PRESET
rst_n => music_time[26].PRESET
rst_n => music_time[27].PRESET
rst_n => music_time[28].PRESET
rst_n => music_time[29].PRESET
rst_n => music_time[30].PRESET
rst_n => music_time[31].PRESET
rst_n => buzzer~reg0.PRESET
rst_n => hz_cnt[0].ACLR
rst_n => hz_cnt[1].ACLR
rst_n => hz_cnt[2].ACLR
rst_n => hz_cnt[3].ACLR
rst_n => hz_cnt[4].ACLR
rst_n => hz_cnt[5].ACLR
rst_n => hz_cnt[6].ACLR
rst_n => hz_cnt[7].ACLR
rst_n => hz_cnt[8].ACLR
rst_n => hz_cnt[9].ACLR
rst_n => hz_cnt[10].ACLR
rst_n => hz_cnt[11].ACLR
rst_n => hz_cnt[12].ACLR
rst_n => hz_cnt[13].ACLR
rst_n => hz_cnt[14].ACLR
rst_n => hz_cnt[15].ACLR
rst_n => hz_cnt[16].ACLR
rst_n => hz_cnt[17].ACLR
rst_n => hz_cnt[18].ACLR
rst_n => hz_cnt[19].ACLR
rst_n => music_cnt[0].ACLR
rst_n => music_cnt[1].ACLR
rst_n => music_cnt[2].ACLR
rst_n => music_cnt[3].ACLR
rst_n => music_cnt[4].ACLR
rst_n => music_cnt[5].ACLR
rst_n => music_cnt[6].ACLR
rst_n => music_cnt[7].ACLR
rst_n => music_cnt[8].ACLR
rst_n => music_cnt[9].ACLR
rst_n => music_cnt[10].ACLR
rst_n => music_cnt[11].ACLR
rst_n => music_cnt[12].ACLR
rst_n => music_cnt[13].ACLR
rst_n => music_cnt[14].ACLR
rst_n => music_cnt[15].ACLR
rst_n => music_cnt[16].ACLR
rst_n => music_cnt[17].ACLR
rst_n => music_cnt[18].ACLR
rst_n => music_cnt[19].ACLR
rst_n => music_cnt[20].ACLR
rst_n => music_cnt[21].ACLR
rst_n => music_cnt[22].ACLR
rst_n => music_cnt[23].ACLR
rst_n => music_cnt[24].ACLR
rst_n => music_cnt[25].ACLR
rst_n => music_cnt[26].ACLR
rst_n => music_cnt[27].ACLR
rst_n => music_cnt[28].ACLR
rst_n => music_cnt[29].ACLR
rst_n => music_cnt[30].ACLR
rst_n => music_cnt[31].ACLR
rst_n => play_cnt[0].ACLR
rst_n => play_cnt[1].ACLR
rst_n => play_cnt[2].ACLR
rst_n => play_cnt[3].ACLR
rst_n => play_cnt[4].ACLR
rst_n => play_cnt[5].ACLR
rst_n => play_cnt[6].ACLR
rst_n => play_cnt[7].ACLR
rst_n => play_cnt[8].ACLR
rst_n => play_cnt[9].ACLR
rst_n => play_cnt[10].ACLR
rst_n => play_cnt[11].ACLR
rst_n => play_cnt[12].ACLR
rst_n => play_cnt[13].ACLR
rst_n => play_cnt[14].ACLR
rst_n => play_cnt[15].ACLR
rst_n => play_cnt[16].ACLR
rst_n => play_cnt[17].ACLR
rst_n => play_cnt[18].ACLR
rst_n => play_cnt[19].ACLR
rst_n => play_cnt[20].ACLR
rst_n => play_cnt[21].ACLR
rst_n => play_cnt[22].ACLR
rst_n => play_cnt[23].ACLR
rst_n => play_cnt[24].ACLR
rst_n => play_cnt[25].ACLR
rst_n => play_cnt[26].ACLR
rst_n => play_cnt[27].ACLR
rst_n => play_cnt[28].ACLR
rst_n => play_cnt[29].ACLR
rst_n => play_cnt[30].ACLR
rst_n => play_cnt[31].ACLR
rst_n => state~3.DATAIN
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
play_en => Selector1.IN3
play_en => Selector0.IN2
play_done <= play_done.DB_MAX_OUTPUT_PORT_TYPE
buzzer <= buzzer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_hz:hz0
hz_sel[0] => Decoder0.IN7
hz_sel[1] => Decoder0.IN6
hz_sel[2] => Decoder0.IN5
hz_sel[3] => Decoder0.IN4
hz_sel[4] => Decoder0.IN3
hz_sel[5] => Decoder0.IN2
hz_sel[6] => Decoder0.IN1
hz_sel[7] => Decoder0.IN0
cycle[0] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
cycle[1] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
cycle[2] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
cycle[3] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
cycle[4] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
cycle[5] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
cycle[6] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
cycle[7] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
cycle[8] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
cycle[9] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
cycle[10] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
cycle[11] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
cycle[12] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
cycle[13] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
cycle[14] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
cycle[15] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
cycle[16] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
cycle[17] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
cycle[18] <= <GND>
cycle[19] <= <GND>


|top|fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_rom0:hz_rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top|fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_rom0:hz_rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_umf1:auto_generated.address_a[0]
address_a[1] => altsyncram_umf1:auto_generated.address_a[1]
address_a[2] => altsyncram_umf1:auto_generated.address_a[2]
address_a[3] => altsyncram_umf1:auto_generated.address_a[3]
address_a[4] => altsyncram_umf1:auto_generated.address_a[4]
address_a[5] => altsyncram_umf1:auto_generated.address_a[5]
address_a[6] => altsyncram_umf1:auto_generated.address_a[6]
address_a[7] => altsyncram_umf1:auto_generated.address_a[7]
address_a[8] => altsyncram_umf1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_umf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_umf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_umf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_umf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_umf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_umf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_umf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_umf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_umf1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_rom0:hz_rom|altsyncram:altsyncram_component|altsyncram_umf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|top|fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time_rom0:time_rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top|fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time_rom0:time_rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_btf1:auto_generated.address_a[0]
address_a[1] => altsyncram_btf1:auto_generated.address_a[1]
address_a[2] => altsyncram_btf1:auto_generated.address_a[2]
address_a[3] => altsyncram_btf1:auto_generated.address_a[3]
address_a[4] => altsyncram_btf1:auto_generated.address_a[4]
address_a[5] => altsyncram_btf1:auto_generated.address_a[5]
address_a[6] => altsyncram_btf1:auto_generated.address_a[6]
address_a[7] => altsyncram_btf1:auto_generated.address_a[7]
address_a[8] => altsyncram_btf1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_btf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_btf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_btf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_btf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_btf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_btf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_btf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_btf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_btf1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|fsm_ctl:u_fsm_ctl|music_top0:music_top0_inst|music_time_rom0:time_rom|altsyncram:altsyncram_component|altsyncram_btf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|top|fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst
clk => clk.IN2
rst_n => music_time[0].PRESET
rst_n => music_time[1].PRESET
rst_n => music_time[2].PRESET
rst_n => music_time[3].PRESET
rst_n => music_time[4].PRESET
rst_n => music_time[5].PRESET
rst_n => music_time[6].PRESET
rst_n => music_time[7].PRESET
rst_n => music_time[8].PRESET
rst_n => music_time[9].PRESET
rst_n => music_time[10].PRESET
rst_n => music_time[11].PRESET
rst_n => music_time[12].PRESET
rst_n => music_time[13].PRESET
rst_n => music_time[14].PRESET
rst_n => music_time[15].PRESET
rst_n => music_time[16].PRESET
rst_n => music_time[17].PRESET
rst_n => music_time[18].PRESET
rst_n => music_time[19].PRESET
rst_n => music_time[20].PRESET
rst_n => music_time[21].PRESET
rst_n => music_time[22].PRESET
rst_n => music_time[23].PRESET
rst_n => music_time[24].PRESET
rst_n => music_time[25].PRESET
rst_n => music_time[26].PRESET
rst_n => music_time[27].PRESET
rst_n => music_time[28].PRESET
rst_n => music_time[29].PRESET
rst_n => music_time[30].PRESET
rst_n => music_time[31].PRESET
rst_n => buzzer~reg0.PRESET
rst_n => hz_cnt[0].ACLR
rst_n => hz_cnt[1].ACLR
rst_n => hz_cnt[2].ACLR
rst_n => hz_cnt[3].ACLR
rst_n => hz_cnt[4].ACLR
rst_n => hz_cnt[5].ACLR
rst_n => hz_cnt[6].ACLR
rst_n => hz_cnt[7].ACLR
rst_n => hz_cnt[8].ACLR
rst_n => hz_cnt[9].ACLR
rst_n => hz_cnt[10].ACLR
rst_n => hz_cnt[11].ACLR
rst_n => hz_cnt[12].ACLR
rst_n => hz_cnt[13].ACLR
rst_n => hz_cnt[14].ACLR
rst_n => hz_cnt[15].ACLR
rst_n => hz_cnt[16].ACLR
rst_n => hz_cnt[17].ACLR
rst_n => hz_cnt[18].ACLR
rst_n => hz_cnt[19].ACLR
rst_n => music_cnt[0].ACLR
rst_n => music_cnt[1].ACLR
rst_n => music_cnt[2].ACLR
rst_n => music_cnt[3].ACLR
rst_n => music_cnt[4].ACLR
rst_n => music_cnt[5].ACLR
rst_n => music_cnt[6].ACLR
rst_n => music_cnt[7].ACLR
rst_n => music_cnt[8].ACLR
rst_n => music_cnt[9].ACLR
rst_n => music_cnt[10].ACLR
rst_n => music_cnt[11].ACLR
rst_n => music_cnt[12].ACLR
rst_n => music_cnt[13].ACLR
rst_n => music_cnt[14].ACLR
rst_n => music_cnt[15].ACLR
rst_n => music_cnt[16].ACLR
rst_n => music_cnt[17].ACLR
rst_n => music_cnt[18].ACLR
rst_n => music_cnt[19].ACLR
rst_n => music_cnt[20].ACLR
rst_n => music_cnt[21].ACLR
rst_n => music_cnt[22].ACLR
rst_n => music_cnt[23].ACLR
rst_n => music_cnt[24].ACLR
rst_n => music_cnt[25].ACLR
rst_n => music_cnt[26].ACLR
rst_n => music_cnt[27].ACLR
rst_n => music_cnt[28].ACLR
rst_n => music_cnt[29].ACLR
rst_n => music_cnt[30].ACLR
rst_n => music_cnt[31].ACLR
rst_n => play_cnt[0].ACLR
rst_n => play_cnt[1].ACLR
rst_n => play_cnt[2].ACLR
rst_n => play_cnt[3].ACLR
rst_n => play_cnt[4].ACLR
rst_n => play_cnt[5].ACLR
rst_n => play_cnt[6].ACLR
rst_n => play_cnt[7].ACLR
rst_n => play_cnt[8].ACLR
rst_n => play_cnt[9].ACLR
rst_n => play_cnt[10].ACLR
rst_n => play_cnt[11].ACLR
rst_n => play_cnt[12].ACLR
rst_n => play_cnt[13].ACLR
rst_n => play_cnt[14].ACLR
rst_n => play_cnt[15].ACLR
rst_n => play_cnt[16].ACLR
rst_n => play_cnt[17].ACLR
rst_n => play_cnt[18].ACLR
rst_n => play_cnt[19].ACLR
rst_n => play_cnt[20].ACLR
rst_n => play_cnt[21].ACLR
rst_n => play_cnt[22].ACLR
rst_n => play_cnt[23].ACLR
rst_n => play_cnt[24].ACLR
rst_n => play_cnt[25].ACLR
rst_n => play_cnt[26].ACLR
rst_n => play_cnt[27].ACLR
rst_n => play_cnt[28].ACLR
rst_n => play_cnt[29].ACLR
rst_n => play_cnt[30].ACLR
rst_n => play_cnt[31].ACLR
rst_n => state~3.DATAIN
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
play_en => Selector1.IN3
play_en => Selector0.IN2
play_done <= play_done.DB_MAX_OUTPUT_PORT_TYPE
buzzer <= buzzer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_hz:hz0
hz_sel[0] => Decoder0.IN7
hz_sel[1] => Decoder0.IN6
hz_sel[2] => Decoder0.IN5
hz_sel[3] => Decoder0.IN4
hz_sel[4] => Decoder0.IN3
hz_sel[5] => Decoder0.IN2
hz_sel[6] => Decoder0.IN1
hz_sel[7] => Decoder0.IN0
cycle[0] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
cycle[1] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
cycle[2] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
cycle[3] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
cycle[4] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
cycle[5] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
cycle[6] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
cycle[7] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
cycle[8] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
cycle[9] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
cycle[10] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
cycle[11] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
cycle[12] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
cycle[13] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
cycle[14] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
cycle[15] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
cycle[16] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
cycle[17] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
cycle[18] <= <GND>
cycle[19] <= <GND>


|top|fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_rom1:hz_rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top|fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_rom1:hz_rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_65h1:auto_generated.address_a[0]
address_a[1] => altsyncram_65h1:auto_generated.address_a[1]
address_a[2] => altsyncram_65h1:auto_generated.address_a[2]
address_a[3] => altsyncram_65h1:auto_generated.address_a[3]
address_a[4] => altsyncram_65h1:auto_generated.address_a[4]
address_a[5] => altsyncram_65h1:auto_generated.address_a[5]
address_a[6] => altsyncram_65h1:auto_generated.address_a[6]
address_a[7] => altsyncram_65h1:auto_generated.address_a[7]
address_a[8] => altsyncram_65h1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_65h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_65h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_65h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_65h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_65h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_65h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_65h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_65h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_65h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|music_rom1:hz_rom|altsyncram:altsyncram_component|altsyncram_65h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|top|fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|rom_time1:rom_time1_u
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top|fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|rom_time1:rom_time1_u|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jbh1:auto_generated.address_a[0]
address_a[1] => altsyncram_jbh1:auto_generated.address_a[1]
address_a[2] => altsyncram_jbh1:auto_generated.address_a[2]
address_a[3] => altsyncram_jbh1:auto_generated.address_a[3]
address_a[4] => altsyncram_jbh1:auto_generated.address_a[4]
address_a[5] => altsyncram_jbh1:auto_generated.address_a[5]
address_a[6] => altsyncram_jbh1:auto_generated.address_a[6]
address_a[7] => altsyncram_jbh1:auto_generated.address_a[7]
address_a[8] => altsyncram_jbh1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jbh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jbh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jbh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_jbh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_jbh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_jbh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_jbh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_jbh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_jbh1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|fsm_ctl:u_fsm_ctl|music_top1:music_top1_inst|rom_time1:rom_time1_u|altsyncram:altsyncram_component|altsyncram_jbh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|top|fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst
clk => clk.IN2
rst_n => music_time[0].PRESET
rst_n => music_time[1].PRESET
rst_n => music_time[2].PRESET
rst_n => music_time[3].PRESET
rst_n => music_time[4].PRESET
rst_n => music_time[5].PRESET
rst_n => music_time[6].PRESET
rst_n => music_time[7].PRESET
rst_n => music_time[8].PRESET
rst_n => music_time[9].PRESET
rst_n => music_time[10].PRESET
rst_n => music_time[11].PRESET
rst_n => music_time[12].PRESET
rst_n => music_time[13].PRESET
rst_n => music_time[14].PRESET
rst_n => music_time[15].PRESET
rst_n => music_time[16].PRESET
rst_n => music_time[17].PRESET
rst_n => music_time[18].PRESET
rst_n => music_time[19].PRESET
rst_n => music_time[20].PRESET
rst_n => music_time[21].PRESET
rst_n => music_time[22].PRESET
rst_n => music_time[23].PRESET
rst_n => music_time[24].PRESET
rst_n => music_time[25].PRESET
rst_n => music_time[26].PRESET
rst_n => music_time[27].PRESET
rst_n => music_time[28].PRESET
rst_n => music_time[29].PRESET
rst_n => music_time[30].PRESET
rst_n => music_time[31].PRESET
rst_n => buzzer~reg0.PRESET
rst_n => hz_cnt[0].ACLR
rst_n => hz_cnt[1].ACLR
rst_n => hz_cnt[2].ACLR
rst_n => hz_cnt[3].ACLR
rst_n => hz_cnt[4].ACLR
rst_n => hz_cnt[5].ACLR
rst_n => hz_cnt[6].ACLR
rst_n => hz_cnt[7].ACLR
rst_n => hz_cnt[8].ACLR
rst_n => hz_cnt[9].ACLR
rst_n => hz_cnt[10].ACLR
rst_n => hz_cnt[11].ACLR
rst_n => hz_cnt[12].ACLR
rst_n => hz_cnt[13].ACLR
rst_n => hz_cnt[14].ACLR
rst_n => hz_cnt[15].ACLR
rst_n => hz_cnt[16].ACLR
rst_n => hz_cnt[17].ACLR
rst_n => hz_cnt[18].ACLR
rst_n => hz_cnt[19].ACLR
rst_n => music_cnt[0].ACLR
rst_n => music_cnt[1].ACLR
rst_n => music_cnt[2].ACLR
rst_n => music_cnt[3].ACLR
rst_n => music_cnt[4].ACLR
rst_n => music_cnt[5].ACLR
rst_n => music_cnt[6].ACLR
rst_n => music_cnt[7].ACLR
rst_n => music_cnt[8].ACLR
rst_n => music_cnt[9].ACLR
rst_n => music_cnt[10].ACLR
rst_n => music_cnt[11].ACLR
rst_n => music_cnt[12].ACLR
rst_n => music_cnt[13].ACLR
rst_n => music_cnt[14].ACLR
rst_n => music_cnt[15].ACLR
rst_n => music_cnt[16].ACLR
rst_n => music_cnt[17].ACLR
rst_n => music_cnt[18].ACLR
rst_n => music_cnt[19].ACLR
rst_n => music_cnt[20].ACLR
rst_n => music_cnt[21].ACLR
rst_n => music_cnt[22].ACLR
rst_n => music_cnt[23].ACLR
rst_n => music_cnt[24].ACLR
rst_n => music_cnt[25].ACLR
rst_n => music_cnt[26].ACLR
rst_n => music_cnt[27].ACLR
rst_n => music_cnt[28].ACLR
rst_n => music_cnt[29].ACLR
rst_n => music_cnt[30].ACLR
rst_n => music_cnt[31].ACLR
rst_n => play_cnt[0].ACLR
rst_n => play_cnt[1].ACLR
rst_n => play_cnt[2].ACLR
rst_n => play_cnt[3].ACLR
rst_n => play_cnt[4].ACLR
rst_n => play_cnt[5].ACLR
rst_n => play_cnt[6].ACLR
rst_n => play_cnt[7].ACLR
rst_n => play_cnt[8].ACLR
rst_n => play_cnt[9].ACLR
rst_n => play_cnt[10].ACLR
rst_n => play_cnt[11].ACLR
rst_n => play_cnt[12].ACLR
rst_n => play_cnt[13].ACLR
rst_n => play_cnt[14].ACLR
rst_n => play_cnt[15].ACLR
rst_n => play_cnt[16].ACLR
rst_n => play_cnt[17].ACLR
rst_n => play_cnt[18].ACLR
rst_n => play_cnt[19].ACLR
rst_n => play_cnt[20].ACLR
rst_n => play_cnt[21].ACLR
rst_n => play_cnt[22].ACLR
rst_n => play_cnt[23].ACLR
rst_n => play_cnt[24].ACLR
rst_n => play_cnt[25].ACLR
rst_n => play_cnt[26].ACLR
rst_n => play_cnt[27].ACLR
rst_n => play_cnt[28].ACLR
rst_n => play_cnt[29].ACLR
rst_n => play_cnt[30].ACLR
rst_n => play_cnt[31].ACLR
rst_n => state~3.DATAIN
play_en => Selector1.IN3
play_en => Selector0.IN2
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
play_done <= play_done.DB_MAX_OUTPUT_PORT_TYPE
buzzer <= buzzer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|music_hz:hz0
hz_sel[0] => Decoder0.IN7
hz_sel[1] => Decoder0.IN6
hz_sel[2] => Decoder0.IN5
hz_sel[3] => Decoder0.IN4
hz_sel[4] => Decoder0.IN3
hz_sel[5] => Decoder0.IN2
hz_sel[6] => Decoder0.IN1
hz_sel[7] => Decoder0.IN0
cycle[0] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
cycle[1] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
cycle[2] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
cycle[3] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
cycle[4] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
cycle[5] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
cycle[6] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
cycle[7] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
cycle[8] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
cycle[9] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
cycle[10] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
cycle[11] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
cycle[12] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
cycle[13] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
cycle[14] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
cycle[15] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
cycle[16] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
cycle[17] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
cycle[18] <= <GND>
cycle[19] <= <GND>


|top|fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|music_rom2:hz_rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top|fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|music_rom2:hz_rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_75h1:auto_generated.address_a[0]
address_a[1] => altsyncram_75h1:auto_generated.address_a[1]
address_a[2] => altsyncram_75h1:auto_generated.address_a[2]
address_a[3] => altsyncram_75h1:auto_generated.address_a[3]
address_a[4] => altsyncram_75h1:auto_generated.address_a[4]
address_a[5] => altsyncram_75h1:auto_generated.address_a[5]
address_a[6] => altsyncram_75h1:auto_generated.address_a[6]
address_a[7] => altsyncram_75h1:auto_generated.address_a[7]
address_a[8] => altsyncram_75h1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_75h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_75h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_75h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_75h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_75h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_75h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_75h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_75h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_75h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|music_rom2:hz_rom|altsyncram:altsyncram_component|altsyncram_75h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|top|fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|rom_time2:rom_time1_u
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top|fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|rom_time2:rom_time1_u|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kbh1:auto_generated.address_a[0]
address_a[1] => altsyncram_kbh1:auto_generated.address_a[1]
address_a[2] => altsyncram_kbh1:auto_generated.address_a[2]
address_a[3] => altsyncram_kbh1:auto_generated.address_a[3]
address_a[4] => altsyncram_kbh1:auto_generated.address_a[4]
address_a[5] => altsyncram_kbh1:auto_generated.address_a[5]
address_a[6] => altsyncram_kbh1:auto_generated.address_a[6]
address_a[7] => altsyncram_kbh1:auto_generated.address_a[7]
address_a[8] => altsyncram_kbh1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kbh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kbh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_kbh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_kbh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_kbh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_kbh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_kbh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_kbh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_kbh1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|fsm_ctl:u_fsm_ctl|music_top2:music_top2_inst|rom_time2:rom_time1_u|altsyncram:altsyncram_component|altsyncram_kbh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|top|fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst
clk => clk.IN2
rst_n => music_time[0].PRESET
rst_n => music_time[1].PRESET
rst_n => music_time[2].PRESET
rst_n => music_time[3].PRESET
rst_n => music_time[4].PRESET
rst_n => music_time[5].PRESET
rst_n => music_time[6].PRESET
rst_n => music_time[7].PRESET
rst_n => music_time[8].PRESET
rst_n => music_time[9].PRESET
rst_n => music_time[10].PRESET
rst_n => music_time[11].PRESET
rst_n => music_time[12].PRESET
rst_n => music_time[13].PRESET
rst_n => music_time[14].PRESET
rst_n => music_time[15].PRESET
rst_n => music_time[16].PRESET
rst_n => music_time[17].PRESET
rst_n => music_time[18].PRESET
rst_n => music_time[19].PRESET
rst_n => music_time[20].PRESET
rst_n => music_time[21].PRESET
rst_n => music_time[22].PRESET
rst_n => music_time[23].PRESET
rst_n => music_time[24].PRESET
rst_n => music_time[25].PRESET
rst_n => music_time[26].PRESET
rst_n => music_time[27].PRESET
rst_n => music_time[28].PRESET
rst_n => music_time[29].PRESET
rst_n => music_time[30].PRESET
rst_n => music_time[31].PRESET
rst_n => buzzer~reg0.PRESET
rst_n => hz_cnt[0].ACLR
rst_n => hz_cnt[1].ACLR
rst_n => hz_cnt[2].ACLR
rst_n => hz_cnt[3].ACLR
rst_n => hz_cnt[4].ACLR
rst_n => hz_cnt[5].ACLR
rst_n => hz_cnt[6].ACLR
rst_n => hz_cnt[7].ACLR
rst_n => hz_cnt[8].ACLR
rst_n => hz_cnt[9].ACLR
rst_n => hz_cnt[10].ACLR
rst_n => hz_cnt[11].ACLR
rst_n => hz_cnt[12].ACLR
rst_n => hz_cnt[13].ACLR
rst_n => hz_cnt[14].ACLR
rst_n => hz_cnt[15].ACLR
rst_n => hz_cnt[16].ACLR
rst_n => hz_cnt[17].ACLR
rst_n => hz_cnt[18].ACLR
rst_n => hz_cnt[19].ACLR
rst_n => music_cnt[0].ACLR
rst_n => music_cnt[1].ACLR
rst_n => music_cnt[2].ACLR
rst_n => music_cnt[3].ACLR
rst_n => music_cnt[4].ACLR
rst_n => music_cnt[5].ACLR
rst_n => music_cnt[6].ACLR
rst_n => music_cnt[7].ACLR
rst_n => music_cnt[8].ACLR
rst_n => music_cnt[9].ACLR
rst_n => music_cnt[10].ACLR
rst_n => music_cnt[11].ACLR
rst_n => music_cnt[12].ACLR
rst_n => music_cnt[13].ACLR
rst_n => music_cnt[14].ACLR
rst_n => music_cnt[15].ACLR
rst_n => music_cnt[16].ACLR
rst_n => music_cnt[17].ACLR
rst_n => music_cnt[18].ACLR
rst_n => music_cnt[19].ACLR
rst_n => music_cnt[20].ACLR
rst_n => music_cnt[21].ACLR
rst_n => music_cnt[22].ACLR
rst_n => music_cnt[23].ACLR
rst_n => music_cnt[24].ACLR
rst_n => music_cnt[25].ACLR
rst_n => music_cnt[26].ACLR
rst_n => music_cnt[27].ACLR
rst_n => music_cnt[28].ACLR
rst_n => music_cnt[29].ACLR
rst_n => music_cnt[30].ACLR
rst_n => music_cnt[31].ACLR
rst_n => play_cnt[0].ACLR
rst_n => play_cnt[1].ACLR
rst_n => play_cnt[2].ACLR
rst_n => play_cnt[3].ACLR
rst_n => play_cnt[4].ACLR
rst_n => play_cnt[5].ACLR
rst_n => play_cnt[6].ACLR
rst_n => play_cnt[7].ACLR
rst_n => play_cnt[8].ACLR
rst_n => play_cnt[9].ACLR
rst_n => play_cnt[10].ACLR
rst_n => play_cnt[11].ACLR
rst_n => play_cnt[12].ACLR
rst_n => play_cnt[13].ACLR
rst_n => play_cnt[14].ACLR
rst_n => play_cnt[15].ACLR
rst_n => play_cnt[16].ACLR
rst_n => play_cnt[17].ACLR
rst_n => play_cnt[18].ACLR
rst_n => play_cnt[19].ACLR
rst_n => play_cnt[20].ACLR
rst_n => play_cnt[21].ACLR
rst_n => play_cnt[22].ACLR
rst_n => play_cnt[23].ACLR
rst_n => play_cnt[24].ACLR
rst_n => play_cnt[25].ACLR
rst_n => play_cnt[26].ACLR
rst_n => play_cnt[27].ACLR
rst_n => play_cnt[28].ACLR
rst_n => play_cnt[29].ACLR
rst_n => play_cnt[30].ACLR
rst_n => play_cnt[31].ACLR
rst_n => state~3.DATAIN
play_en => Selector1.IN3
play_en => Selector0.IN2
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => play_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
start_stop => music_cnt.OUTPUTSELECT
play_done <= play_done.DB_MAX_OUTPUT_PORT_TYPE
buzzer <= buzzer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|music_hz:hz0
hz_sel[0] => Decoder0.IN7
hz_sel[1] => Decoder0.IN6
hz_sel[2] => Decoder0.IN5
hz_sel[3] => Decoder0.IN4
hz_sel[4] => Decoder0.IN3
hz_sel[5] => Decoder0.IN2
hz_sel[6] => Decoder0.IN1
hz_sel[7] => Decoder0.IN0
cycle[0] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
cycle[1] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
cycle[2] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
cycle[3] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
cycle[4] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
cycle[5] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
cycle[6] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
cycle[7] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
cycle[8] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
cycle[9] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
cycle[10] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
cycle[11] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
cycle[12] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
cycle[13] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
cycle[14] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
cycle[15] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
cycle[16] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
cycle[17] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
cycle[18] <= <GND>
cycle[19] <= <GND>


|top|fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|music_rom3:hz_rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top|fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|music_rom3:hz_rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_85h1:auto_generated.address_a[0]
address_a[1] => altsyncram_85h1:auto_generated.address_a[1]
address_a[2] => altsyncram_85h1:auto_generated.address_a[2]
address_a[3] => altsyncram_85h1:auto_generated.address_a[3]
address_a[4] => altsyncram_85h1:auto_generated.address_a[4]
address_a[5] => altsyncram_85h1:auto_generated.address_a[5]
address_a[6] => altsyncram_85h1:auto_generated.address_a[6]
address_a[7] => altsyncram_85h1:auto_generated.address_a[7]
address_a[8] => altsyncram_85h1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_85h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_85h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_85h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_85h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_85h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_85h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_85h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_85h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_85h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|music_rom3:hz_rom|altsyncram:altsyncram_component|altsyncram_85h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|top|fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|rom_time3:rom_time1_u
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top|fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|rom_time3:rom_time1_u|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lbh1:auto_generated.address_a[0]
address_a[1] => altsyncram_lbh1:auto_generated.address_a[1]
address_a[2] => altsyncram_lbh1:auto_generated.address_a[2]
address_a[3] => altsyncram_lbh1:auto_generated.address_a[3]
address_a[4] => altsyncram_lbh1:auto_generated.address_a[4]
address_a[5] => altsyncram_lbh1:auto_generated.address_a[5]
address_a[6] => altsyncram_lbh1:auto_generated.address_a[6]
address_a[7] => altsyncram_lbh1:auto_generated.address_a[7]
address_a[8] => altsyncram_lbh1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lbh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lbh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_lbh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_lbh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_lbh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_lbh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_lbh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_lbh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_lbh1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|fsm_ctl:u_fsm_ctl|music_top3:music_top3_inst|rom_time3:rom_time1_u|altsyncram:altsyncram_component|altsyncram_lbh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|top|audio_8731_top:u_audio_8731_top
sys_clk => sys_clk.IN2
sys_rst_n => sys_rst_n.IN1
frq => frq.IN1
vol_add => SPK_VOL.OUTPUTSELECT
vol_add => SPK_VOL.OUTPUTSELECT
vol_add => SPK_VOL.OUTPUTSELECT
vol_add => SPK_VOL.OUTPUTSELECT
vol_add => SPK_VOL.OUTPUTSELECT
vol_add => SPK_VOL.OUTPUTSELECT
vol_add => SPK_VOL.OUTPUTSELECT
vol_add => I2C_RST_N.IN0
vol_sub => SPK_VOL.OUTPUTSELECT
vol_sub => SPK_VOL.OUTPUTSELECT
vol_sub => SPK_VOL.OUTPUTSELECT
vol_sub => SPK_VOL.OUTPUTSELECT
vol_sub => SPK_VOL.OUTPUTSELECT
vol_sub => SPK_VOL.OUTPUTSELECT
vol_sub => SPK_VOL.OUTPUTSELECT
vol_sub => I2C_RST_N.IN1
AUD_ADCDAT => ~NO_FANOUT~
AUD_ADCLRCK <> AUD_ADCLRCK
AUD_BCLK <> adio_codec:ad1.oAUD_BCK
AUD_DACDAT <= adio_codec:ad1.oAUD_DATA
AUD_DACLRCK <> adio_codec:ad1.oAUD_LRCK
AUD_XCK <= AUD_CTRL_CLK.DB_MAX_OUTPUT_PORT_TYPE
I2C_SCLK <= I2C_AV_Config:I2C_AV_Config_u.I2C_SCLK
I2C_SDAT <> I2C_AV_Config:I2C_AV_Config_u.I2C_SDAT


|top|audio_8731_top:u_audio_8731_top|clk_gen:clk_gen_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= clk_gen_0002:clk_gen_inst.outclk_0


|top|audio_8731_top:u_audio_8731_top|clk_gen:clk_gen_inst|clk_gen_0002:clk_gen_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|top|audio_8731_top:u_audio_8731_top|clk_gen:clk_gen_inst|clk_gen_0002:clk_gen_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|top|audio_8731_top:u_audio_8731_top|adio_codec:ad1
oAUD_DATA <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
oAUD_LRCK <= LRCK_1X.DB_MAX_OUTPUT_PORT_TYPE
oAUD_BCK <= oAUD_BCK~reg0.DB_MAX_OUTPUT_PORT_TYPE
iCLK_18_4 => LRCK_1X.CLK
iCLK_18_4 => LRCK_1X_DIV[0].CLK
iCLK_18_4 => LRCK_1X_DIV[1].CLK
iCLK_18_4 => LRCK_1X_DIV[2].CLK
iCLK_18_4 => LRCK_1X_DIV[3].CLK
iCLK_18_4 => LRCK_1X_DIV[4].CLK
iCLK_18_4 => LRCK_1X_DIV[5].CLK
iCLK_18_4 => LRCK_1X_DIV[6].CLK
iCLK_18_4 => LRCK_1X_DIV[7].CLK
iCLK_18_4 => LRCK_1X_DIV[8].CLK
iCLK_18_4 => oAUD_BCK~reg0.CLK
iCLK_18_4 => BCK_DIV[0].CLK
iCLK_18_4 => BCK_DIV[1].CLK
iCLK_18_4 => BCK_DIV[2].CLK
iCLK_18_4 => BCK_DIV[3].CLK
frq => frq0.DATAIN
sys_rst_n => LRCK_1X.ACLR
sys_rst_n => LRCK_1X_DIV[0].ACLR
sys_rst_n => LRCK_1X_DIV[1].ACLR
sys_rst_n => LRCK_1X_DIV[2].ACLR
sys_rst_n => LRCK_1X_DIV[3].ACLR
sys_rst_n => LRCK_1X_DIV[4].ACLR
sys_rst_n => LRCK_1X_DIV[5].ACLR
sys_rst_n => LRCK_1X_DIV[6].ACLR
sys_rst_n => LRCK_1X_DIV[7].ACLR
sys_rst_n => LRCK_1X_DIV[8].ACLR
sys_rst_n => oAUD_BCK~reg0.ACLR
sys_rst_n => BCK_DIV[0].ACLR
sys_rst_n => BCK_DIV[1].ACLR
sys_rst_n => BCK_DIV[2].ACLR
sys_rst_n => BCK_DIV[3].ACLR
sys_rst_n => SEL_Cont[0].ACLR
sys_rst_n => SEL_Cont[1].ACLR
sys_rst_n => SEL_Cont[2].ACLR
sys_rst_n => SEL_Cont[3].ACLR
sys_rst_n => frq1.ACLR
sys_rst_n => frq0.ACLR


|top|audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u
iCLK => mI2C_CLK_DIV[0].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CTRL_CLK.CLK
iRST_N => iRST_N.IN1
o_I2C_END <= o_I2C_END~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPK_VOL[0] => Mux15.IN62
SPK_VOL[0] => Mux15.IN63
SPK_VOL[1] => Mux14.IN62
SPK_VOL[1] => Mux14.IN63
SPK_VOL[2] => Mux13.IN62
SPK_VOL[2] => Mux13.IN63
SPK_VOL[3] => Mux12.IN62
SPK_VOL[3] => Mux12.IN63
SPK_VOL[4] => Mux11.IN62
SPK_VOL[4] => Mux11.IN63
SPK_VOL[5] => Mux10.IN62
SPK_VOL[5] => Mux10.IN63
SPK_VOL[6] => Mux9.IN62
SPK_VOL[6] => Mux9.IN63
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|top|audio_8731_top:u_audio_8731_top|I2C_AV_Config:I2C_AV_Config_u|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO~reg0.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|vga_driver:u_vga_driver
vga_clk => vs_cnter[0].CLK
vga_clk => vs_cnter[1].CLK
vga_clk => vs_cnter[2].CLK
vga_clk => vs_cnter[3].CLK
vga_clk => vs_cnter[4].CLK
vga_clk => vs_cnter[5].CLK
vga_clk => vs_cnter[6].CLK
vga_clk => vs_cnter[7].CLK
vga_clk => vs_cnter[8].CLK
vga_clk => vs_cnter[9].CLK
vga_clk => hs_cnter[0].CLK
vga_clk => hs_cnter[1].CLK
vga_clk => hs_cnter[2].CLK
vga_clk => hs_cnter[3].CLK
vga_clk => hs_cnter[4].CLK
vga_clk => hs_cnter[5].CLK
vga_clk => hs_cnter[6].CLK
vga_clk => hs_cnter[7].CLK
vga_clk => hs_cnter[8].CLK
vga_clk => hs_cnter[9].CLK
rst_n => hs_cnter[0].ACLR
rst_n => hs_cnter[1].ACLR
rst_n => hs_cnter[2].ACLR
rst_n => hs_cnter[3].ACLR
rst_n => hs_cnter[4].ACLR
rst_n => hs_cnter[5].ACLR
rst_n => hs_cnter[6].ACLR
rst_n => hs_cnter[7].ACLR
rst_n => hs_cnter[8].ACLR
rst_n => hs_cnter[9].ACLR
rst_n => vs_cnter[0].ACLR
rst_n => vs_cnter[1].ACLR
rst_n => vs_cnter[2].ACLR
rst_n => vs_cnter[3].ACLR
rst_n => vs_cnter[4].ACLR
rst_n => vs_cnter[5].ACLR
rst_n => vs_cnter[6].ACLR
rst_n => vs_cnter[7].ACLR
rst_n => vs_cnter[8].ACLR
rst_n => vs_cnter[9].ACLR
VGA_SYNC_N <= vga_req.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK_N <= vga_req.DB_MAX_OUTPUT_PORT_TYPE
vga_hs <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
vga_vs <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_data[0] => vga_rgb.DATAB
vga_data[1] => vga_rgb.DATAB
vga_data[2] => vga_rgb.DATAB
vga_data[3] => vga_rgb.DATAB
vga_data[4] => vga_rgb.DATAB
vga_data[5] => vga_rgb.DATAB
vga_data[6] => vga_rgb.DATAB
vga_data[7] => vga_rgb.DATAB
vga_data[8] => vga_rgb.DATAB
vga_data[9] => vga_rgb.DATAB
vga_data[10] => vga_rgb.DATAB
vga_data[11] => vga_rgb.DATAB
vga_data[12] => vga_rgb.DATAB
vga_data[13] => vga_rgb.DATAB
vga_data[14] => vga_rgb.DATAB
vga_data[15] => vga_rgb.DATAB
vga_xpos[0] <= vga_xpos.DB_MAX_OUTPUT_PORT_TYPE
vga_xpos[1] <= vga_xpos.DB_MAX_OUTPUT_PORT_TYPE
vga_xpos[2] <= vga_xpos.DB_MAX_OUTPUT_PORT_TYPE
vga_xpos[3] <= vga_xpos.DB_MAX_OUTPUT_PORT_TYPE
vga_xpos[4] <= vga_xpos.DB_MAX_OUTPUT_PORT_TYPE
vga_xpos[5] <= vga_xpos.DB_MAX_OUTPUT_PORT_TYPE
vga_xpos[6] <= vga_xpos.DB_MAX_OUTPUT_PORT_TYPE
vga_xpos[7] <= vga_xpos.DB_MAX_OUTPUT_PORT_TYPE
vga_xpos[8] <= vga_xpos.DB_MAX_OUTPUT_PORT_TYPE
vga_xpos[9] <= vga_xpos.DB_MAX_OUTPUT_PORT_TYPE
vga_ypos[0] <= vga_ypos.DB_MAX_OUTPUT_PORT_TYPE
vga_ypos[1] <= vga_ypos.DB_MAX_OUTPUT_PORT_TYPE
vga_ypos[2] <= vga_ypos.DB_MAX_OUTPUT_PORT_TYPE
vga_ypos[3] <= vga_ypos.DB_MAX_OUTPUT_PORT_TYPE
vga_ypos[4] <= vga_ypos.DB_MAX_OUTPUT_PORT_TYPE
vga_ypos[5] <= vga_ypos.DB_MAX_OUTPUT_PORT_TYPE
vga_ypos[6] <= vga_ypos.DB_MAX_OUTPUT_PORT_TYPE
vga_ypos[7] <= vga_ypos.DB_MAX_OUTPUT_PORT_TYPE
vga_ypos[8] <= vga_ypos.DB_MAX_OUTPUT_PORT_TYPE
vga_ypos[9] <= vga_ypos.DB_MAX_OUTPUT_PORT_TYPE


|top|vga_display0:vga_display_U0
vga_clk => pixel_data[0]~reg0.CLK
vga_clk => pixel_data[1]~reg0.CLK
vga_clk => pixel_data[2]~reg0.CLK
vga_clk => pixel_data[3]~reg0.CLK
vga_clk => pixel_data[4]~reg0.CLK
vga_clk => pixel_data[5]~reg0.CLK
vga_clk => pixel_data[6]~reg0.CLK
vga_clk => pixel_data[7]~reg0.CLK
vga_clk => pixel_data[8]~reg0.CLK
vga_clk => pixel_data[9]~reg0.CLK
vga_clk => pixel_data[10]~reg0.CLK
vga_clk => pixel_data[11]~reg0.CLK
vga_clk => pixel_data[12]~reg0.CLK
vga_clk => pixel_data[13]~reg0.CLK
vga_clk => pixel_data[14]~reg0.CLK
vga_clk => pixel_data[15]~reg0.CLK
vga_clk => block_y[0].CLK
vga_clk => block_y[1].CLK
vga_clk => block_y[2].CLK
vga_clk => block_y[3].CLK
vga_clk => block_y[4].CLK
vga_clk => block_y[5].CLK
vga_clk => block_y[6].CLK
vga_clk => block_y[7].CLK
vga_clk => block_y[8].CLK
vga_clk => block_y[9].CLK
vga_clk => block_x[0].CLK
vga_clk => block_x[1].CLK
vga_clk => block_x[2].CLK
vga_clk => block_x[3].CLK
vga_clk => block_x[4].CLK
vga_clk => block_x[5].CLK
vga_clk => block_x[6].CLK
vga_clk => block_x[7].CLK
vga_clk => block_x[8].CLK
vga_clk => block_x[9].CLK
vga_clk => v_direct.CLK
vga_clk => h_direct.CLK
vga_clk => div_cnt[0].CLK
vga_clk => div_cnt[1].CLK
vga_clk => div_cnt[2].CLK
vga_clk => div_cnt[3].CLK
vga_clk => div_cnt[4].CLK
vga_clk => div_cnt[5].CLK
vga_clk => div_cnt[6].CLK
vga_clk => div_cnt[7].CLK
vga_clk => div_cnt[8].CLK
vga_clk => div_cnt[9].CLK
vga_clk => div_cnt[10].CLK
vga_clk => div_cnt[11].CLK
vga_clk => div_cnt[12].CLK
vga_clk => div_cnt[13].CLK
vga_clk => div_cnt[14].CLK
vga_clk => div_cnt[15].CLK
vga_clk => div_cnt[16].CLK
vga_clk => div_cnt[17].CLK
vga_clk => div_cnt[18].CLK
vga_clk => div_cnt[19].CLK
vga_clk => div_cnt[20].CLK
vga_clk => div_cnt[21].CLK
sys_rst_n => div_cnt[0].ACLR
sys_rst_n => div_cnt[1].ACLR
sys_rst_n => div_cnt[2].ACLR
sys_rst_n => div_cnt[3].ACLR
sys_rst_n => div_cnt[4].ACLR
sys_rst_n => div_cnt[5].ACLR
sys_rst_n => div_cnt[6].ACLR
sys_rst_n => div_cnt[7].ACLR
sys_rst_n => div_cnt[8].ACLR
sys_rst_n => div_cnt[9].ACLR
sys_rst_n => div_cnt[10].ACLR
sys_rst_n => div_cnt[11].ACLR
sys_rst_n => div_cnt[12].ACLR
sys_rst_n => div_cnt[13].ACLR
sys_rst_n => div_cnt[14].ACLR
sys_rst_n => div_cnt[15].ACLR
sys_rst_n => div_cnt[16].ACLR
sys_rst_n => div_cnt[17].ACLR
sys_rst_n => div_cnt[18].ACLR
sys_rst_n => div_cnt[19].ACLR
sys_rst_n => div_cnt[20].ACLR
sys_rst_n => div_cnt[21].ACLR
sys_rst_n => pixel_data[0]~reg0.ACLR
sys_rst_n => pixel_data[1]~reg0.ACLR
sys_rst_n => pixel_data[2]~reg0.ACLR
sys_rst_n => pixel_data[3]~reg0.ACLR
sys_rst_n => pixel_data[4]~reg0.ACLR
sys_rst_n => pixel_data[5]~reg0.ACLR
sys_rst_n => pixel_data[6]~reg0.ACLR
sys_rst_n => pixel_data[7]~reg0.ACLR
sys_rst_n => pixel_data[8]~reg0.ACLR
sys_rst_n => pixel_data[9]~reg0.ACLR
sys_rst_n => pixel_data[10]~reg0.ACLR
sys_rst_n => pixel_data[11]~reg0.ACLR
sys_rst_n => pixel_data[12]~reg0.ACLR
sys_rst_n => pixel_data[13]~reg0.ACLR
sys_rst_n => pixel_data[14]~reg0.ACLR
sys_rst_n => pixel_data[15]~reg0.ACLR
sys_rst_n => v_direct.PRESET
sys_rst_n => h_direct.PRESET
sys_rst_n => block_y[0].ACLR
sys_rst_n => block_y[1].ACLR
sys_rst_n => block_y[2].PRESET
sys_rst_n => block_y[3].ACLR
sys_rst_n => block_y[4].ACLR
sys_rst_n => block_y[5].PRESET
sys_rst_n => block_y[6].PRESET
sys_rst_n => block_y[7].ACLR
sys_rst_n => block_y[8].ACLR
sys_rst_n => block_y[9].ACLR
sys_rst_n => block_x[0].ACLR
sys_rst_n => block_x[1].ACLR
sys_rst_n => block_x[2].PRESET
sys_rst_n => block_x[3].ACLR
sys_rst_n => block_x[4].ACLR
sys_rst_n => block_x[5].PRESET
sys_rst_n => block_x[6].PRESET
sys_rst_n => block_x[7].ACLR
sys_rst_n => block_x[8].ACLR
sys_rst_n => block_x[9].ACLR
pixel_xpos[0] => LessThan1.IN20
pixel_xpos[0] => LessThan2.IN20
pixel_xpos[0] => LessThan5.IN10
pixel_xpos[0] => LessThan6.IN17
pixel_xpos[1] => LessThan1.IN19
pixel_xpos[1] => LessThan2.IN19
pixel_xpos[1] => LessThan5.IN9
pixel_xpos[1] => LessThan6.IN16
pixel_xpos[2] => LessThan1.IN18
pixel_xpos[2] => LessThan2.IN18
pixel_xpos[2] => LessThan5.IN8
pixel_xpos[2] => LessThan6.IN15
pixel_xpos[3] => LessThan1.IN17
pixel_xpos[3] => LessThan2.IN17
pixel_xpos[3] => LessThan5.IN7
pixel_xpos[3] => LessThan6.IN14
pixel_xpos[4] => LessThan1.IN16
pixel_xpos[4] => LessThan2.IN16
pixel_xpos[4] => LessThan5.IN6
pixel_xpos[4] => LessThan6.IN13
pixel_xpos[5] => LessThan1.IN15
pixel_xpos[5] => LessThan2.IN15
pixel_xpos[5] => LessThan5.IN5
pixel_xpos[5] => LessThan6.IN12
pixel_xpos[6] => LessThan1.IN14
pixel_xpos[6] => LessThan2.IN14
pixel_xpos[6] => LessThan5.IN4
pixel_xpos[6] => LessThan6.IN11
pixel_xpos[7] => LessThan1.IN13
pixel_xpos[7] => LessThan2.IN13
pixel_xpos[7] => LessThan5.IN3
pixel_xpos[7] => LessThan6.IN10
pixel_xpos[8] => LessThan1.IN12
pixel_xpos[8] => LessThan2.IN12
pixel_xpos[8] => LessThan5.IN2
pixel_xpos[8] => LessThan6.IN9
pixel_xpos[9] => LessThan1.IN11
pixel_xpos[9] => LessThan2.IN11
pixel_xpos[9] => LessThan5.IN1
pixel_xpos[9] => LessThan6.IN8
pixel_ypos[0] => LessThan3.IN20
pixel_ypos[0] => LessThan4.IN20
pixel_ypos[0] => LessThan7.IN10
pixel_ypos[0] => LessThan8.IN17
pixel_ypos[1] => LessThan3.IN19
pixel_ypos[1] => LessThan4.IN19
pixel_ypos[1] => LessThan7.IN9
pixel_ypos[1] => LessThan8.IN16
pixel_ypos[2] => LessThan3.IN18
pixel_ypos[2] => LessThan4.IN18
pixel_ypos[2] => LessThan7.IN8
pixel_ypos[2] => LessThan8.IN15
pixel_ypos[3] => LessThan3.IN17
pixel_ypos[3] => LessThan4.IN17
pixel_ypos[3] => LessThan7.IN7
pixel_ypos[3] => LessThan8.IN14
pixel_ypos[4] => LessThan3.IN16
pixel_ypos[4] => LessThan4.IN16
pixel_ypos[4] => LessThan7.IN6
pixel_ypos[4] => LessThan8.IN13
pixel_ypos[5] => LessThan3.IN15
pixel_ypos[5] => LessThan4.IN15
pixel_ypos[5] => LessThan7.IN5
pixel_ypos[5] => LessThan8.IN12
pixel_ypos[6] => LessThan3.IN14
pixel_ypos[6] => LessThan4.IN14
pixel_ypos[6] => LessThan7.IN4
pixel_ypos[6] => LessThan8.IN11
pixel_ypos[7] => LessThan3.IN13
pixel_ypos[7] => LessThan4.IN13
pixel_ypos[7] => LessThan7.IN3
pixel_ypos[7] => LessThan8.IN10
pixel_ypos[8] => LessThan3.IN12
pixel_ypos[8] => LessThan4.IN12
pixel_ypos[8] => LessThan7.IN2
pixel_ypos[8] => LessThan8.IN9
pixel_ypos[9] => LessThan3.IN11
pixel_ypos[9] => LessThan4.IN11
pixel_ypos[9] => LessThan7.IN1
pixel_ypos[9] => LessThan8.IN8
pixel_data[0] <= pixel_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[1] <= pixel_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[2] <= pixel_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[3] <= pixel_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[4] <= pixel_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[5] <= pixel_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[6] <= pixel_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[7] <= pixel_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[8] <= pixel_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[9] <= pixel_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[10] <= pixel_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[11] <= pixel_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[12] <= pixel_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[13] <= pixel_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[14] <= pixel_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[15] <= pixel_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|vga_display1:vga_display_U1
vga_clk => pixel_data[0]~reg0.CLK
vga_clk => pixel_data[1]~reg0.CLK
vga_clk => pixel_data[2]~reg0.CLK
vga_clk => pixel_data[3]~reg0.CLK
vga_clk => pixel_data[4]~reg0.CLK
vga_clk => pixel_data[5]~reg0.CLK
vga_clk => pixel_data[6]~reg0.CLK
vga_clk => pixel_data[7]~reg0.CLK
vga_clk => pixel_data[8]~reg0.CLK
vga_clk => pixel_data[9]~reg0.CLK
vga_clk => pixel_data[10]~reg0.CLK
vga_clk => pixel_data[11]~reg0.CLK
vga_clk => pixel_data[12]~reg0.CLK
vga_clk => pixel_data[13]~reg0.CLK
vga_clk => pixel_data[14]~reg0.CLK
vga_clk => pixel_data[15]~reg0.CLK
vga_clk => block_y[0].CLK
vga_clk => block_y[1].CLK
vga_clk => block_y[2].CLK
vga_clk => block_y[3].CLK
vga_clk => block_y[4].CLK
vga_clk => block_y[5].CLK
vga_clk => block_y[6].CLK
vga_clk => block_y[7].CLK
vga_clk => block_y[8].CLK
vga_clk => block_y[9].CLK
vga_clk => block_x[0].CLK
vga_clk => block_x[1].CLK
vga_clk => block_x[2].CLK
vga_clk => block_x[3].CLK
vga_clk => block_x[4].CLK
vga_clk => block_x[5].CLK
vga_clk => block_x[6].CLK
vga_clk => block_x[7].CLK
vga_clk => block_x[8].CLK
vga_clk => block_x[9].CLK
vga_clk => v_direct.CLK
vga_clk => h_direct.CLK
vga_clk => div_cnt[0].CLK
vga_clk => div_cnt[1].CLK
vga_clk => div_cnt[2].CLK
vga_clk => div_cnt[3].CLK
vga_clk => div_cnt[4].CLK
vga_clk => div_cnt[5].CLK
vga_clk => div_cnt[6].CLK
vga_clk => div_cnt[7].CLK
vga_clk => div_cnt[8].CLK
vga_clk => div_cnt[9].CLK
vga_clk => div_cnt[10].CLK
vga_clk => div_cnt[11].CLK
vga_clk => div_cnt[12].CLK
vga_clk => div_cnt[13].CLK
vga_clk => div_cnt[14].CLK
vga_clk => div_cnt[15].CLK
vga_clk => div_cnt[16].CLK
vga_clk => div_cnt[17].CLK
vga_clk => div_cnt[18].CLK
vga_clk => div_cnt[19].CLK
vga_clk => div_cnt[20].CLK
vga_clk => div_cnt[21].CLK
sys_rst_n => div_cnt[0].ACLR
sys_rst_n => div_cnt[1].ACLR
sys_rst_n => div_cnt[2].ACLR
sys_rst_n => div_cnt[3].ACLR
sys_rst_n => div_cnt[4].ACLR
sys_rst_n => div_cnt[5].ACLR
sys_rst_n => div_cnt[6].ACLR
sys_rst_n => div_cnt[7].ACLR
sys_rst_n => div_cnt[8].ACLR
sys_rst_n => div_cnt[9].ACLR
sys_rst_n => div_cnt[10].ACLR
sys_rst_n => div_cnt[11].ACLR
sys_rst_n => div_cnt[12].ACLR
sys_rst_n => div_cnt[13].ACLR
sys_rst_n => div_cnt[14].ACLR
sys_rst_n => div_cnt[15].ACLR
sys_rst_n => div_cnt[16].ACLR
sys_rst_n => div_cnt[17].ACLR
sys_rst_n => div_cnt[18].ACLR
sys_rst_n => div_cnt[19].ACLR
sys_rst_n => div_cnt[20].ACLR
sys_rst_n => div_cnt[21].ACLR
sys_rst_n => pixel_data[0]~reg0.ACLR
sys_rst_n => pixel_data[1]~reg0.ACLR
sys_rst_n => pixel_data[2]~reg0.ACLR
sys_rst_n => pixel_data[3]~reg0.ACLR
sys_rst_n => pixel_data[4]~reg0.ACLR
sys_rst_n => pixel_data[5]~reg0.ACLR
sys_rst_n => pixel_data[6]~reg0.ACLR
sys_rst_n => pixel_data[7]~reg0.ACLR
sys_rst_n => pixel_data[8]~reg0.ACLR
sys_rst_n => pixel_data[9]~reg0.ACLR
sys_rst_n => pixel_data[10]~reg0.ACLR
sys_rst_n => pixel_data[11]~reg0.ACLR
sys_rst_n => pixel_data[12]~reg0.ACLR
sys_rst_n => pixel_data[13]~reg0.ACLR
sys_rst_n => pixel_data[14]~reg0.ACLR
sys_rst_n => pixel_data[15]~reg0.ACLR
sys_rst_n => v_direct.PRESET
sys_rst_n => h_direct.PRESET
sys_rst_n => block_y[0].ACLR
sys_rst_n => block_y[1].ACLR
sys_rst_n => block_y[2].PRESET
sys_rst_n => block_y[3].ACLR
sys_rst_n => block_y[4].ACLR
sys_rst_n => block_y[5].PRESET
sys_rst_n => block_y[6].PRESET
sys_rst_n => block_y[7].ACLR
sys_rst_n => block_y[8].ACLR
sys_rst_n => block_y[9].ACLR
sys_rst_n => block_x[0].ACLR
sys_rst_n => block_x[1].ACLR
sys_rst_n => block_x[2].PRESET
sys_rst_n => block_x[3].ACLR
sys_rst_n => block_x[4].ACLR
sys_rst_n => block_x[5].PRESET
sys_rst_n => block_x[6].PRESET
sys_rst_n => block_x[7].ACLR
sys_rst_n => block_x[8].ACLR
sys_rst_n => block_x[9].ACLR
pixel_xpos[0] => LessThan1.IN20
pixel_xpos[0] => LessThan2.IN20
pixel_xpos[0] => Add5.IN20
pixel_xpos[1] => LessThan1.IN19
pixel_xpos[1] => LessThan2.IN19
pixel_xpos[1] => Add5.IN19
pixel_xpos[2] => LessThan1.IN18
pixel_xpos[2] => LessThan2.IN18
pixel_xpos[2] => Add5.IN18
pixel_xpos[3] => LessThan1.IN17
pixel_xpos[3] => LessThan2.IN17
pixel_xpos[3] => Add5.IN17
pixel_xpos[4] => LessThan1.IN16
pixel_xpos[4] => LessThan2.IN16
pixel_xpos[4] => Add5.IN16
pixel_xpos[5] => LessThan1.IN15
pixel_xpos[5] => LessThan2.IN15
pixel_xpos[5] => Add5.IN15
pixel_xpos[6] => LessThan1.IN14
pixel_xpos[6] => LessThan2.IN14
pixel_xpos[6] => Add5.IN14
pixel_xpos[7] => LessThan1.IN13
pixel_xpos[7] => LessThan2.IN13
pixel_xpos[7] => Add5.IN13
pixel_xpos[8] => LessThan1.IN12
pixel_xpos[8] => LessThan2.IN12
pixel_xpos[8] => Add5.IN12
pixel_xpos[9] => LessThan1.IN11
pixel_xpos[9] => LessThan2.IN11
pixel_xpos[9] => Add5.IN11
pixel_ypos[0] => LessThan3.IN20
pixel_ypos[0] => LessThan4.IN20
pixel_ypos[0] => Add6.IN20
pixel_ypos[1] => LessThan3.IN19
pixel_ypos[1] => LessThan4.IN19
pixel_ypos[1] => Add6.IN19
pixel_ypos[2] => LessThan3.IN18
pixel_ypos[2] => LessThan4.IN18
pixel_ypos[2] => Add6.IN18
pixel_ypos[3] => LessThan3.IN17
pixel_ypos[3] => LessThan4.IN17
pixel_ypos[3] => Add6.IN17
pixel_ypos[4] => LessThan3.IN16
pixel_ypos[4] => LessThan4.IN16
pixel_ypos[4] => Add6.IN16
pixel_ypos[5] => LessThan3.IN15
pixel_ypos[5] => LessThan4.IN15
pixel_ypos[5] => Add6.IN15
pixel_ypos[6] => LessThan3.IN14
pixel_ypos[6] => LessThan4.IN14
pixel_ypos[6] => Add6.IN14
pixel_ypos[7] => LessThan3.IN13
pixel_ypos[7] => LessThan4.IN13
pixel_ypos[7] => Add6.IN13
pixel_ypos[8] => LessThan3.IN12
pixel_ypos[8] => LessThan4.IN12
pixel_ypos[8] => Add6.IN12
pixel_ypos[9] => LessThan3.IN11
pixel_ypos[9] => LessThan4.IN11
pixel_ypos[9] => Add6.IN11
pixel_data[0] <= pixel_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[1] <= pixel_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[2] <= pixel_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[3] <= pixel_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[4] <= pixel_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[5] <= pixel_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[6] <= pixel_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[7] <= pixel_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[8] <= pixel_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[9] <= pixel_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[10] <= pixel_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[11] <= pixel_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[12] <= pixel_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[13] <= pixel_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[14] <= pixel_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[15] <= pixel_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|vga_display2:vga_display_U2
vga_clk => pixel_data[0]~reg0.CLK
vga_clk => pixel_data[1]~reg0.CLK
vga_clk => pixel_data[2]~reg0.CLK
vga_clk => pixel_data[3]~reg0.CLK
vga_clk => pixel_data[4]~reg0.CLK
vga_clk => pixel_data[5]~reg0.CLK
vga_clk => pixel_data[6]~reg0.CLK
vga_clk => pixel_data[7]~reg0.CLK
vga_clk => pixel_data[8]~reg0.CLK
vga_clk => pixel_data[9]~reg0.CLK
vga_clk => pixel_data[10]~reg0.CLK
vga_clk => pixel_data[11]~reg0.CLK
vga_clk => pixel_data[12]~reg0.CLK
vga_clk => pixel_data[13]~reg0.CLK
vga_clk => pixel_data[14]~reg0.CLK
vga_clk => pixel_data[15]~reg0.CLK
vga_clk => block_y[0].CLK
vga_clk => block_y[1].CLK
vga_clk => block_y[2].CLK
vga_clk => block_y[3].CLK
vga_clk => block_y[4].CLK
vga_clk => block_y[5].CLK
vga_clk => block_y[6].CLK
vga_clk => block_y[7].CLK
vga_clk => block_y[8].CLK
vga_clk => block_y[9].CLK
vga_clk => block_x[0].CLK
vga_clk => block_x[1].CLK
vga_clk => block_x[2].CLK
vga_clk => block_x[3].CLK
vga_clk => block_x[4].CLK
vga_clk => block_x[5].CLK
vga_clk => block_x[6].CLK
vga_clk => block_x[7].CLK
vga_clk => block_x[8].CLK
vga_clk => block_x[9].CLK
vga_clk => v_direct.CLK
vga_clk => h_direct.CLK
vga_clk => div_cnt[0].CLK
vga_clk => div_cnt[1].CLK
vga_clk => div_cnt[2].CLK
vga_clk => div_cnt[3].CLK
vga_clk => div_cnt[4].CLK
vga_clk => div_cnt[5].CLK
vga_clk => div_cnt[6].CLK
vga_clk => div_cnt[7].CLK
vga_clk => div_cnt[8].CLK
vga_clk => div_cnt[9].CLK
vga_clk => div_cnt[10].CLK
vga_clk => div_cnt[11].CLK
vga_clk => div_cnt[12].CLK
vga_clk => div_cnt[13].CLK
vga_clk => div_cnt[14].CLK
vga_clk => div_cnt[15].CLK
vga_clk => div_cnt[16].CLK
vga_clk => div_cnt[17].CLK
vga_clk => div_cnt[18].CLK
vga_clk => div_cnt[19].CLK
vga_clk => div_cnt[20].CLK
vga_clk => div_cnt[21].CLK
sys_rst_n => div_cnt[0].ACLR
sys_rst_n => div_cnt[1].ACLR
sys_rst_n => div_cnt[2].ACLR
sys_rst_n => div_cnt[3].ACLR
sys_rst_n => div_cnt[4].ACLR
sys_rst_n => div_cnt[5].ACLR
sys_rst_n => div_cnt[6].ACLR
sys_rst_n => div_cnt[7].ACLR
sys_rst_n => div_cnt[8].ACLR
sys_rst_n => div_cnt[9].ACLR
sys_rst_n => div_cnt[10].ACLR
sys_rst_n => div_cnt[11].ACLR
sys_rst_n => div_cnt[12].ACLR
sys_rst_n => div_cnt[13].ACLR
sys_rst_n => div_cnt[14].ACLR
sys_rst_n => div_cnt[15].ACLR
sys_rst_n => div_cnt[16].ACLR
sys_rst_n => div_cnt[17].ACLR
sys_rst_n => div_cnt[18].ACLR
sys_rst_n => div_cnt[19].ACLR
sys_rst_n => div_cnt[20].ACLR
sys_rst_n => div_cnt[21].ACLR
sys_rst_n => pixel_data[0]~reg0.ACLR
sys_rst_n => pixel_data[1]~reg0.ACLR
sys_rst_n => pixel_data[2]~reg0.ACLR
sys_rst_n => pixel_data[3]~reg0.ACLR
sys_rst_n => pixel_data[4]~reg0.ACLR
sys_rst_n => pixel_data[5]~reg0.ACLR
sys_rst_n => pixel_data[6]~reg0.ACLR
sys_rst_n => pixel_data[7]~reg0.ACLR
sys_rst_n => pixel_data[8]~reg0.ACLR
sys_rst_n => pixel_data[9]~reg0.ACLR
sys_rst_n => pixel_data[10]~reg0.ACLR
sys_rst_n => pixel_data[11]~reg0.ACLR
sys_rst_n => pixel_data[12]~reg0.ACLR
sys_rst_n => pixel_data[13]~reg0.ACLR
sys_rst_n => pixel_data[14]~reg0.ACLR
sys_rst_n => pixel_data[15]~reg0.ACLR
sys_rst_n => v_direct.PRESET
sys_rst_n => h_direct.PRESET
sys_rst_n => block_y[0].ACLR
sys_rst_n => block_y[1].ACLR
sys_rst_n => block_y[2].PRESET
sys_rst_n => block_y[3].ACLR
sys_rst_n => block_y[4].ACLR
sys_rst_n => block_y[5].PRESET
sys_rst_n => block_y[6].PRESET
sys_rst_n => block_y[7].ACLR
sys_rst_n => block_y[8].ACLR
sys_rst_n => block_y[9].ACLR
sys_rst_n => block_x[0].ACLR
sys_rst_n => block_x[1].ACLR
sys_rst_n => block_x[2].PRESET
sys_rst_n => block_x[3].ACLR
sys_rst_n => block_x[4].ACLR
sys_rst_n => block_x[5].PRESET
sys_rst_n => block_x[6].PRESET
sys_rst_n => block_x[7].ACLR
sys_rst_n => block_x[8].ACLR
sys_rst_n => block_x[9].ACLR
pixel_xpos[0] => LessThan1.IN20
pixel_xpos[0] => LessThan2.IN20
pixel_xpos[0] => LessThan5.IN16
pixel_xpos[0] => LessThan6.IN16
pixel_xpos[0] => LessThan9.IN63
pixel_xpos[0] => LessThan10.IN21
pixel_xpos[1] => LessThan1.IN19
pixel_xpos[1] => LessThan2.IN19
pixel_xpos[1] => LessThan5.IN15
pixel_xpos[1] => LessThan6.IN15
pixel_xpos[1] => LessThan9.IN62
pixel_xpos[1] => LessThan10.IN20
pixel_xpos[2] => LessThan1.IN18
pixel_xpos[2] => LessThan2.IN18
pixel_xpos[2] => LessThan5.IN14
pixel_xpos[2] => LessThan6.IN14
pixel_xpos[2] => LessThan9.IN61
pixel_xpos[2] => LessThan10.IN19
pixel_xpos[3] => LessThan1.IN17
pixel_xpos[3] => LessThan2.IN17
pixel_xpos[3] => LessThan5.IN13
pixel_xpos[3] => LessThan6.IN13
pixel_xpos[3] => LessThan9.IN60
pixel_xpos[3] => LessThan10.IN18
pixel_xpos[4] => LessThan1.IN16
pixel_xpos[4] => LessThan2.IN16
pixel_xpos[4] => LessThan5.IN12
pixel_xpos[4] => LessThan6.IN12
pixel_xpos[4] => LessThan9.IN59
pixel_xpos[4] => LessThan10.IN17
pixel_xpos[5] => LessThan1.IN15
pixel_xpos[5] => LessThan2.IN15
pixel_xpos[5] => LessThan5.IN11
pixel_xpos[5] => LessThan6.IN11
pixel_xpos[5] => LessThan9.IN58
pixel_xpos[5] => LessThan10.IN16
pixel_xpos[6] => LessThan1.IN14
pixel_xpos[6] => LessThan2.IN14
pixel_xpos[6] => LessThan5.IN10
pixel_xpos[6] => LessThan6.IN10
pixel_xpos[6] => LessThan9.IN57
pixel_xpos[6] => LessThan10.IN15
pixel_xpos[7] => LessThan1.IN13
pixel_xpos[7] => LessThan2.IN13
pixel_xpos[7] => LessThan5.IN9
pixel_xpos[7] => LessThan6.IN9
pixel_xpos[7] => LessThan9.IN56
pixel_xpos[7] => LessThan10.IN14
pixel_xpos[8] => LessThan1.IN12
pixel_xpos[8] => LessThan2.IN12
pixel_xpos[8] => LessThan5.IN8
pixel_xpos[8] => LessThan6.IN8
pixel_xpos[8] => LessThan9.IN55
pixel_xpos[8] => LessThan10.IN13
pixel_xpos[9] => LessThan1.IN11
pixel_xpos[9] => LessThan2.IN11
pixel_xpos[9] => LessThan5.IN7
pixel_xpos[9] => LessThan6.IN7
pixel_xpos[9] => LessThan9.IN54
pixel_xpos[9] => LessThan10.IN12
pixel_ypos[0] => LessThan3.IN20
pixel_ypos[0] => LessThan4.IN20
pixel_ypos[0] => LessThan7.IN63
pixel_ypos[0] => LessThan8.IN21
pixel_ypos[0] => LessThan11.IN16
pixel_ypos[0] => LessThan12.IN16
pixel_ypos[1] => LessThan3.IN19
pixel_ypos[1] => LessThan4.IN19
pixel_ypos[1] => LessThan7.IN62
pixel_ypos[1] => LessThan8.IN20
pixel_ypos[1] => LessThan11.IN15
pixel_ypos[1] => LessThan12.IN15
pixel_ypos[2] => LessThan3.IN18
pixel_ypos[2] => LessThan4.IN18
pixel_ypos[2] => LessThan7.IN61
pixel_ypos[2] => LessThan8.IN19
pixel_ypos[2] => LessThan11.IN14
pixel_ypos[2] => LessThan12.IN14
pixel_ypos[3] => LessThan3.IN17
pixel_ypos[3] => LessThan4.IN17
pixel_ypos[3] => LessThan7.IN60
pixel_ypos[3] => LessThan8.IN18
pixel_ypos[3] => LessThan11.IN13
pixel_ypos[3] => LessThan12.IN13
pixel_ypos[4] => LessThan3.IN16
pixel_ypos[4] => LessThan4.IN16
pixel_ypos[4] => LessThan7.IN59
pixel_ypos[4] => LessThan8.IN17
pixel_ypos[4] => LessThan11.IN12
pixel_ypos[4] => LessThan12.IN12
pixel_ypos[5] => LessThan3.IN15
pixel_ypos[5] => LessThan4.IN15
pixel_ypos[5] => LessThan7.IN58
pixel_ypos[5] => LessThan8.IN16
pixel_ypos[5] => LessThan11.IN11
pixel_ypos[5] => LessThan12.IN11
pixel_ypos[6] => LessThan3.IN14
pixel_ypos[6] => LessThan4.IN14
pixel_ypos[6] => LessThan7.IN57
pixel_ypos[6] => LessThan8.IN15
pixel_ypos[6] => LessThan11.IN10
pixel_ypos[6] => LessThan12.IN10
pixel_ypos[7] => LessThan3.IN13
pixel_ypos[7] => LessThan4.IN13
pixel_ypos[7] => LessThan7.IN56
pixel_ypos[7] => LessThan8.IN14
pixel_ypos[7] => LessThan11.IN9
pixel_ypos[7] => LessThan12.IN9
pixel_ypos[8] => LessThan3.IN12
pixel_ypos[8] => LessThan4.IN12
pixel_ypos[8] => LessThan7.IN55
pixel_ypos[8] => LessThan8.IN13
pixel_ypos[8] => LessThan11.IN8
pixel_ypos[8] => LessThan12.IN8
pixel_ypos[9] => LessThan3.IN11
pixel_ypos[9] => LessThan4.IN11
pixel_ypos[9] => LessThan7.IN54
pixel_ypos[9] => LessThan8.IN12
pixel_ypos[9] => LessThan11.IN7
pixel_ypos[9] => LessThan12.IN7
pixel_data[0] <= pixel_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[1] <= pixel_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[2] <= pixel_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[3] <= pixel_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[4] <= pixel_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[5] <= pixel_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[6] <= pixel_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[7] <= pixel_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[8] <= pixel_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[9] <= pixel_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[10] <= pixel_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[11] <= pixel_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[12] <= pixel_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[13] <= pixel_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[14] <= pixel_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[15] <= pixel_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|vga_display3:vga_display_U3
vga_clk => pixel_data[0]~reg0.CLK
vga_clk => pixel_data[1]~reg0.CLK
vga_clk => pixel_data[2]~reg0.CLK
vga_clk => pixel_data[3]~reg0.CLK
vga_clk => pixel_data[4]~reg0.CLK
vga_clk => pixel_data[5]~reg0.CLK
vga_clk => pixel_data[6]~reg0.CLK
vga_clk => pixel_data[7]~reg0.CLK
vga_clk => pixel_data[8]~reg0.CLK
vga_clk => pixel_data[9]~reg0.CLK
vga_clk => pixel_data[10]~reg0.CLK
vga_clk => pixel_data[11]~reg0.CLK
vga_clk => pixel_data[12]~reg0.CLK
vga_clk => pixel_data[13]~reg0.CLK
vga_clk => pixel_data[14]~reg0.CLK
vga_clk => pixel_data[15]~reg0.CLK
vga_clk => block_y[0].CLK
vga_clk => block_y[1].CLK
vga_clk => block_y[2].CLK
vga_clk => block_y[3].CLK
vga_clk => block_y[4].CLK
vga_clk => block_y[5].CLK
vga_clk => block_y[6].CLK
vga_clk => block_y[7].CLK
vga_clk => block_y[8].CLK
vga_clk => block_y[9].CLK
vga_clk => block_x[0].CLK
vga_clk => block_x[1].CLK
vga_clk => block_x[2].CLK
vga_clk => block_x[3].CLK
vga_clk => block_x[4].CLK
vga_clk => block_x[5].CLK
vga_clk => block_x[6].CLK
vga_clk => block_x[7].CLK
vga_clk => block_x[8].CLK
vga_clk => block_x[9].CLK
vga_clk => v_direct.CLK
vga_clk => h_direct.CLK
vga_clk => div_cnt[0].CLK
vga_clk => div_cnt[1].CLK
vga_clk => div_cnt[2].CLK
vga_clk => div_cnt[3].CLK
vga_clk => div_cnt[4].CLK
vga_clk => div_cnt[5].CLK
vga_clk => div_cnt[6].CLK
vga_clk => div_cnt[7].CLK
vga_clk => div_cnt[8].CLK
vga_clk => div_cnt[9].CLK
vga_clk => div_cnt[10].CLK
vga_clk => div_cnt[11].CLK
vga_clk => div_cnt[12].CLK
vga_clk => div_cnt[13].CLK
vga_clk => div_cnt[14].CLK
vga_clk => div_cnt[15].CLK
vga_clk => div_cnt[16].CLK
vga_clk => div_cnt[17].CLK
vga_clk => div_cnt[18].CLK
vga_clk => div_cnt[19].CLK
vga_clk => div_cnt[20].CLK
vga_clk => div_cnt[21].CLK
sys_rst_n => div_cnt[0].ACLR
sys_rst_n => div_cnt[1].ACLR
sys_rst_n => div_cnt[2].ACLR
sys_rst_n => div_cnt[3].ACLR
sys_rst_n => div_cnt[4].ACLR
sys_rst_n => div_cnt[5].ACLR
sys_rst_n => div_cnt[6].ACLR
sys_rst_n => div_cnt[7].ACLR
sys_rst_n => div_cnt[8].ACLR
sys_rst_n => div_cnt[9].ACLR
sys_rst_n => div_cnt[10].ACLR
sys_rst_n => div_cnt[11].ACLR
sys_rst_n => div_cnt[12].ACLR
sys_rst_n => div_cnt[13].ACLR
sys_rst_n => div_cnt[14].ACLR
sys_rst_n => div_cnt[15].ACLR
sys_rst_n => div_cnt[16].ACLR
sys_rst_n => div_cnt[17].ACLR
sys_rst_n => div_cnt[18].ACLR
sys_rst_n => div_cnt[19].ACLR
sys_rst_n => div_cnt[20].ACLR
sys_rst_n => div_cnt[21].ACLR
sys_rst_n => pixel_data[0]~reg0.ACLR
sys_rst_n => pixel_data[1]~reg0.ACLR
sys_rst_n => pixel_data[2]~reg0.ACLR
sys_rst_n => pixel_data[3]~reg0.ACLR
sys_rst_n => pixel_data[4]~reg0.ACLR
sys_rst_n => pixel_data[5]~reg0.ACLR
sys_rst_n => pixel_data[6]~reg0.ACLR
sys_rst_n => pixel_data[7]~reg0.ACLR
sys_rst_n => pixel_data[8]~reg0.ACLR
sys_rst_n => pixel_data[9]~reg0.ACLR
sys_rst_n => pixel_data[10]~reg0.ACLR
sys_rst_n => pixel_data[11]~reg0.ACLR
sys_rst_n => pixel_data[12]~reg0.ACLR
sys_rst_n => pixel_data[13]~reg0.ACLR
sys_rst_n => pixel_data[14]~reg0.ACLR
sys_rst_n => pixel_data[15]~reg0.ACLR
sys_rst_n => v_direct.PRESET
sys_rst_n => h_direct.PRESET
sys_rst_n => block_y[0].ACLR
sys_rst_n => block_y[1].ACLR
sys_rst_n => block_y[2].PRESET
sys_rst_n => block_y[3].ACLR
sys_rst_n => block_y[4].ACLR
sys_rst_n => block_y[5].PRESET
sys_rst_n => block_y[6].PRESET
sys_rst_n => block_y[7].ACLR
sys_rst_n => block_y[8].ACLR
sys_rst_n => block_y[9].ACLR
sys_rst_n => block_x[0].ACLR
sys_rst_n => block_x[1].ACLR
sys_rst_n => block_x[2].PRESET
sys_rst_n => block_x[3].ACLR
sys_rst_n => block_x[4].ACLR
sys_rst_n => block_x[5].PRESET
sys_rst_n => block_x[6].PRESET
sys_rst_n => block_x[7].ACLR
sys_rst_n => block_x[8].ACLR
sys_rst_n => block_x[9].ACLR
pixel_xpos[0] => LessThan1.IN20
pixel_xpos[0] => LessThan2.IN20
pixel_xpos[0] => Add5.IN20
pixel_xpos[1] => LessThan1.IN19
pixel_xpos[1] => LessThan2.IN19
pixel_xpos[1] => Add5.IN19
pixel_xpos[2] => LessThan1.IN18
pixel_xpos[2] => LessThan2.IN18
pixel_xpos[2] => Add5.IN18
pixel_xpos[3] => LessThan1.IN17
pixel_xpos[3] => LessThan2.IN17
pixel_xpos[3] => Add5.IN17
pixel_xpos[4] => LessThan1.IN16
pixel_xpos[4] => LessThan2.IN16
pixel_xpos[4] => Add5.IN16
pixel_xpos[5] => LessThan1.IN15
pixel_xpos[5] => LessThan2.IN15
pixel_xpos[5] => Add5.IN15
pixel_xpos[6] => LessThan1.IN14
pixel_xpos[6] => LessThan2.IN14
pixel_xpos[6] => Add5.IN14
pixel_xpos[7] => LessThan1.IN13
pixel_xpos[7] => LessThan2.IN13
pixel_xpos[7] => Add5.IN13
pixel_xpos[8] => LessThan1.IN12
pixel_xpos[8] => LessThan2.IN12
pixel_xpos[8] => Add5.IN12
pixel_xpos[9] => LessThan1.IN11
pixel_xpos[9] => LessThan2.IN11
pixel_xpos[9] => Add5.IN11
pixel_ypos[0] => LessThan3.IN20
pixel_ypos[0] => LessThan4.IN20
pixel_ypos[0] => Add6.IN20
pixel_ypos[1] => LessThan3.IN19
pixel_ypos[1] => LessThan4.IN19
pixel_ypos[1] => Add6.IN19
pixel_ypos[2] => LessThan3.IN18
pixel_ypos[2] => LessThan4.IN18
pixel_ypos[2] => Add6.IN18
pixel_ypos[3] => LessThan3.IN17
pixel_ypos[3] => LessThan4.IN17
pixel_ypos[3] => Add6.IN17
pixel_ypos[4] => LessThan3.IN16
pixel_ypos[4] => LessThan4.IN16
pixel_ypos[4] => Add6.IN16
pixel_ypos[5] => LessThan3.IN15
pixel_ypos[5] => LessThan4.IN15
pixel_ypos[5] => Add6.IN15
pixel_ypos[6] => LessThan3.IN14
pixel_ypos[6] => LessThan4.IN14
pixel_ypos[6] => Add6.IN14
pixel_ypos[7] => LessThan3.IN13
pixel_ypos[7] => LessThan4.IN13
pixel_ypos[7] => Add6.IN13
pixel_ypos[8] => LessThan3.IN12
pixel_ypos[8] => LessThan4.IN12
pixel_ypos[8] => Add6.IN12
pixel_ypos[9] => LessThan3.IN11
pixel_ypos[9] => LessThan4.IN11
pixel_ypos[9] => Add6.IN11
pixel_data[0] <= pixel_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[1] <= pixel_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[2] <= pixel_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[3] <= pixel_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[4] <= pixel_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[5] <= pixel_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[6] <= pixel_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[7] <= pixel_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[8] <= pixel_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[9] <= pixel_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[10] <= pixel_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[11] <= pixel_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[12] <= pixel_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[13] <= pixel_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[14] <= pixel_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[15] <= pixel_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|seg7:u0
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN0
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN0
c[0] => display.IN0
c[0] => display.IN1
c[0] => display.IN0
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN0
c[2] => display.IN1
c[2] => display.IN0
c[2] => display.IN0
c[2] => display.IN1
c[2] => display.IN0
c[2] => display.IN0
c[2] => display.IN1
c[2] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
display[0] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= display.DB_MAX_OUTPUT_PORT_TYPE


|top|seg7:u1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN0
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN0
c[0] => display.IN0
c[0] => display.IN1
c[0] => display.IN0
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN0
c[2] => display.IN1
c[2] => display.IN0
c[2] => display.IN0
c[2] => display.IN1
c[2] => display.IN0
c[2] => display.IN0
c[2] => display.IN1
c[2] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
display[0] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= display.DB_MAX_OUTPUT_PORT_TYPE


|top|seg7:u5
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN0
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN0
c[0] => display.IN0
c[0] => display.IN1
c[0] => display.IN0
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[0] => display.IN1
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN1
c[1] => display.IN1
c[1] => display.IN0
c[1] => display.IN0
c[2] => display.IN1
c[2] => display.IN0
c[2] => display.IN0
c[2] => display.IN1
c[2] => display.IN0
c[2] => display.IN0
c[2] => display.IN1
c[2] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
c[3] => display.IN1
display[0] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= display.DB_MAX_OUTPUT_PORT_TYPE


