
BRICK6_CUBE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016ed4  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000728  08017174  08017174  00018174  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801789c  0801789c  0001889c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080178a4  080178a4  000188a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080178a8  080178a8  000188a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000174  24000000  080178ac  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00011ee8  24000180  08017a20  00019180  2**5
                  ALLOC
  8 ._user_heap_stack 00000600  24012068  08017a20  0001a068  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00019174  2**0
                  CONTENTS, READONLY
 10 .debug_info   00033dce  00000000  00000000  000191a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000076c8  00000000  00000000  0004cf70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002190  00000000  00000000  00054638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000019ba  00000000  00000000  000567c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003fda2  00000000  00000000  00058182  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00035013  00000000  00000000  00097f24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00167b54  00000000  00000000  000ccf37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00234a8b  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008f2c  00000000  00000000  00234ad0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000070  00000000  00000000  0023d9fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000180 	.word	0x24000180
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0801715c 	.word	0x0801715c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000184 	.word	0x24000184
 80002dc:	0801715c 	.word	0x0801715c

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <USBD_MIDI_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_MIDI_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b084      	sub	sp, #16
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
 80006c4:	460b      	mov	r3, r1
 80006c6:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0;
 80006c8:	2300      	movs	r3, #0
 80006ca:	73fb      	strb	r3, [r7, #15]
  
  USBD_LL_OpenEP(pdev,
 80006cc:	2340      	movs	r3, #64	@ 0x40
 80006ce:	2202      	movs	r2, #2
 80006d0:	2181      	movs	r1, #129	@ 0x81
 80006d2:	6878      	ldr	r0, [r7, #4]
 80006d4:	f003 fbad 	bl	8003e32 <USBD_LL_OpenEP>
                 MIDI_EPIN_ADDR,
                 USBD_EP_TYPE_BULK,
                 MIDI_EPIN_SIZE);  

  USBD_LL_OpenEP(pdev,
 80006d8:	2340      	movs	r3, #64	@ 0x40
 80006da:	2202      	movs	r2, #2
 80006dc:	2101      	movs	r1, #1
 80006de:	6878      	ldr	r0, [r7, #4]
 80006e0:	f003 fba7 	bl	8003e32 <USBD_LL_OpenEP>
               MIDI_EPOUT_ADDR,
               USBD_EP_TYPE_BULK,
               MIDI_EPOUT_SIZE);
  
  USBD_LL_PrepareReceive(pdev, 
 80006e4:	2340      	movs	r3, #64	@ 0x40
 80006e6:	4a0f      	ldr	r2, [pc, #60]	@ (8000724 <USBD_MIDI_Init+0x68>)
 80006e8:	2101      	movs	r1, #1
 80006ea:	6878      	ldr	r0, [r7, #4]
 80006ec:	f003 fc90 	bl	8004010 <USBD_LL_PrepareReceive>
               MIDI_EPOUT_ADDR,                                      
               usb_rx_buffer,
               MIDI_EPOUT_SIZE);    
  
  pdev->pClassData = USBD_malloc(sizeof (USBD_MIDI_HandleTypeDef));
 80006f0:	2010      	movs	r0, #16
 80006f2:	f003 fcaf 	bl	8004054 <USBD_static_malloc>
 80006f6:	4602      	mov	r2, r0
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  
  if(pdev->pClassData == NULL)
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8000704:	2b00      	cmp	r3, #0
 8000706:	d102      	bne.n	800070e <USBD_MIDI_Init+0x52>
  {
    ret = 1; 
 8000708:	2301      	movs	r3, #1
 800070a:	73fb      	strb	r3, [r7, #15]
 800070c:	e004      	b.n	8000718 <USBD_MIDI_Init+0x5c>
  }
  else
  {
    ((USBD_MIDI_HandleTypeDef *)pdev->pClassData)->state = MIDI_IDLE;
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8000714:	2200      	movs	r2, #0
 8000716:	731a      	strb	r2, [r3, #12]
  }
  return ret;
 8000718:	7bfb      	ldrb	r3, [r7, #15]
}
 800071a:	4618      	mov	r0, r3
 800071c:	3710      	adds	r7, #16
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	2400019c 	.word	0x2400019c

08000728 <USBD_MIDI_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_MIDI_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
 8000730:	460b      	mov	r3, r1
 8000732:	70fb      	strb	r3, [r7, #3]
  /* Close MIDI EPs */
  USBD_LL_CloseEP(pdev, MIDI_EPIN_SIZE);
 8000734:	2140      	movs	r1, #64	@ 0x40
 8000736:	6878      	ldr	r0, [r7, #4]
 8000738:	f003 fba1 	bl	8003e7e <USBD_LL_CloseEP>
  
  /* FRee allocated memory */
  if(pdev->pClassData != NULL)
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8000742:	2b00      	cmp	r3, #0
 8000744:	d009      	beq.n	800075a <USBD_MIDI_DeInit+0x32>
  {
    USBD_free(pdev->pClassData);
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800074c:	4618      	mov	r0, r3
 800074e:	f003 fc8f 	bl	8004070 <USBD_static_free>
    pdev->pClassData = NULL;
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	2200      	movs	r2, #0
 8000756:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  } 
  
  return USBD_OK;
 800075a:	2300      	movs	r3, #0
}
 800075c:	4618      	mov	r0, r3
 800075e:	3708      	adds	r7, #8
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}

08000764 <USBD_MIDI_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_MIDI_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b086      	sub	sp, #24
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
 800076c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0;
 800076e:	2300      	movs	r3, #0
 8000770:	82fb      	strh	r3, [r7, #22]
  uint8_t  *pbuf = NULL;
 8000772:	2300      	movs	r3, #0
 8000774:	613b      	str	r3, [r7, #16]
  USBD_MIDI_HandleTypeDef     *hmidi = pdev->pClassData;
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800077c:	60fb      	str	r3, [r7, #12]
  
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800077e:	683b      	ldr	r3, [r7, #0]
 8000780:	781b      	ldrb	r3, [r3, #0]
 8000782:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8000786:	2b00      	cmp	r3, #0
 8000788:	d044      	beq.n	8000814 <USBD_MIDI_Setup+0xb0>
 800078a:	2b20      	cmp	r3, #32
 800078c:	d171      	bne.n	8000872 <USBD_MIDI_Setup+0x10e>
  {
  case USB_REQ_TYPE_CLASS :  
    switch (req->bRequest)
 800078e:	683b      	ldr	r3, [r7, #0]
 8000790:	785b      	ldrb	r3, [r3, #1]
 8000792:	3b02      	subs	r3, #2
 8000794:	2b09      	cmp	r3, #9
 8000796:	d836      	bhi.n	8000806 <USBD_MIDI_Setup+0xa2>
 8000798:	a201      	add	r2, pc, #4	@ (adr r2, 80007a0 <USBD_MIDI_Setup+0x3c>)
 800079a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800079e:	bf00      	nop
 80007a0:	080007f7 	.word	0x080007f7
 80007a4:	080007d7 	.word	0x080007d7
 80007a8:	08000807 	.word	0x08000807
 80007ac:	08000807 	.word	0x08000807
 80007b0:	08000807 	.word	0x08000807
 80007b4:	08000807 	.word	0x08000807
 80007b8:	08000807 	.word	0x08000807
 80007bc:	08000807 	.word	0x08000807
 80007c0:	080007e5 	.word	0x080007e5
 80007c4:	080007c9 	.word	0x080007c9
    {
      case MIDI_REQ_SET_PROTOCOL:
        hmidi->Protocol = (uint8_t)(req->wValue);
 80007c8:	683b      	ldr	r3, [r7, #0]
 80007ca:	885b      	ldrh	r3, [r3, #2]
 80007cc:	b2db      	uxtb	r3, r3
 80007ce:	461a      	mov	r2, r3
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	601a      	str	r2, [r3, #0]
        break;
 80007d4:	e01d      	b.n	8000812 <USBD_MIDI_Setup+0xae>
        
      case MIDI_REQ_GET_PROTOCOL:
        USBD_CtlSendData (pdev, 
                          (uint8_t *)&hmidi->Protocol,
 80007d6:	68fb      	ldr	r3, [r7, #12]
        USBD_CtlSendData (pdev, 
 80007d8:	2201      	movs	r2, #1
 80007da:	4619      	mov	r1, r3
 80007dc:	6878      	ldr	r0, [r7, #4]
 80007de:	f001 fb33 	bl	8001e48 <USBD_CtlSendData>
                          1);    
        break;
 80007e2:	e016      	b.n	8000812 <USBD_MIDI_Setup+0xae>
        
      case MIDI_REQ_SET_IDLE:
        hmidi->IdleState = (uint8_t)(req->wValue >> 8);
 80007e4:	683b      	ldr	r3, [r7, #0]
 80007e6:	885b      	ldrh	r3, [r3, #2]
 80007e8:	0a1b      	lsrs	r3, r3, #8
 80007ea:	b29b      	uxth	r3, r3
 80007ec:	b2db      	uxtb	r3, r3
 80007ee:	461a      	mov	r2, r3
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	605a      	str	r2, [r3, #4]
        break;
 80007f4:	e00d      	b.n	8000812 <USBD_MIDI_Setup+0xae>
        
      case MIDI_REQ_GET_IDLE:
        USBD_CtlSendData (pdev, 
                          (uint8_t *)&hmidi->IdleState,
 80007f6:	68fb      	ldr	r3, [r7, #12]
 80007f8:	3304      	adds	r3, #4
        USBD_CtlSendData (pdev, 
 80007fa:	2201      	movs	r2, #1
 80007fc:	4619      	mov	r1, r3
 80007fe:	6878      	ldr	r0, [r7, #4]
 8000800:	f001 fb22 	bl	8001e48 <USBD_CtlSendData>
                          1);        
        break;      
 8000804:	e005      	b.n	8000812 <USBD_MIDI_Setup+0xae>
        
      default:
        USBD_CtlError (pdev, req);
 8000806:	6839      	ldr	r1, [r7, #0]
 8000808:	6878      	ldr	r0, [r7, #4]
 800080a:	f001 faa0 	bl	8001d4e <USBD_CtlError>
        return USBD_FAIL; 
 800080e:	2303      	movs	r3, #3
 8000810:	e030      	b.n	8000874 <USBD_MIDI_Setup+0x110>
    }
    break;
 8000812:	e02e      	b.n	8000872 <USBD_MIDI_Setup+0x10e>
    
  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8000814:	683b      	ldr	r3, [r7, #0]
 8000816:	785b      	ldrb	r3, [r3, #1]
 8000818:	2b0b      	cmp	r3, #11
 800081a:	d023      	beq.n	8000864 <USBD_MIDI_Setup+0x100>
 800081c:	2b0b      	cmp	r3, #11
 800081e:	dc28      	bgt.n	8000872 <USBD_MIDI_Setup+0x10e>
 8000820:	2b06      	cmp	r3, #6
 8000822:	d002      	beq.n	800082a <USBD_MIDI_Setup+0xc6>
 8000824:	2b0a      	cmp	r3, #10
 8000826:	d015      	beq.n	8000854 <USBD_MIDI_Setup+0xf0>
 8000828:	e023      	b.n	8000872 <USBD_MIDI_Setup+0x10e>
    {
      case USB_REQ_GET_DESCRIPTOR: 
        if( req->wValue >> 8 == MIDI_DESCRIPTOR_TYPE)
 800082a:	683b      	ldr	r3, [r7, #0]
 800082c:	885b      	ldrh	r3, [r3, #2]
 800082e:	0a1b      	lsrs	r3, r3, #8
 8000830:	b29b      	uxth	r3, r3
 8000832:	2b21      	cmp	r3, #33	@ 0x21
 8000834:	d107      	bne.n	8000846 <USBD_MIDI_Setup+0xe2>
        {
          pbuf = USBD_MIDI_CfgDesc + USB_MIDI_CLASS_DESC_SHIFT;
 8000836:	4b11      	ldr	r3, [pc, #68]	@ (800087c <USBD_MIDI_Setup+0x118>)
 8000838:	613b      	str	r3, [r7, #16]
          len = MIN(USB_MIDI_DESC_SIZE , req->wLength);
 800083a:	683b      	ldr	r3, [r7, #0]
 800083c:	88db      	ldrh	r3, [r3, #6]
 800083e:	2b07      	cmp	r3, #7
 8000840:	bf28      	it	cs
 8000842:	2307      	movcs	r3, #7
 8000844:	82fb      	strh	r3, [r7, #22]
        }
        
        USBD_CtlSendData (pdev, pbuf, len);
 8000846:	8afb      	ldrh	r3, [r7, #22]
 8000848:	461a      	mov	r2, r3
 800084a:	6939      	ldr	r1, [r7, #16]
 800084c:	6878      	ldr	r0, [r7, #4]
 800084e:	f001 fafb 	bl	8001e48 <USBD_CtlSendData>
        break;
 8000852:	e00e      	b.n	8000872 <USBD_MIDI_Setup+0x10e>
        
      case USB_REQ_GET_INTERFACE :
        USBD_CtlSendData (pdev,
                          (uint8_t *)&hmidi->AltSetting,
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	3308      	adds	r3, #8
        USBD_CtlSendData (pdev,
 8000858:	2201      	movs	r2, #1
 800085a:	4619      	mov	r1, r3
 800085c:	6878      	ldr	r0, [r7, #4]
 800085e:	f001 faf3 	bl	8001e48 <USBD_CtlSendData>
                          1);
        break;
 8000862:	e006      	b.n	8000872 <USBD_MIDI_Setup+0x10e>
        
      case USB_REQ_SET_INTERFACE :
        hmidi->AltSetting = (uint8_t)(req->wValue);
 8000864:	683b      	ldr	r3, [r7, #0]
 8000866:	885b      	ldrh	r3, [r3, #2]
 8000868:	b2db      	uxtb	r3, r3
 800086a:	461a      	mov	r2, r3
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	609a      	str	r2, [r3, #8]
        break;
 8000870:	bf00      	nop
    }
  }
  return USBD_OK;
 8000872:	2300      	movs	r3, #0
}
 8000874:	4618      	mov	r0, r3
 8000876:	3718      	adds	r7, #24
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}
 800087c:	2400004a 	.word	0x2400004a

08000880 <USBD_MIDI_GetState>:
  *         Get MIDI State
  * @param  pdev: device instance
  * @retval usb state  (MIDI_IDLE, MIDI_BUSY)
  */
uint8_t USBD_MIDI_GetState(USBD_HandleTypeDef  *pdev)
{
 8000880:	b480      	push	{r7}
 8000882:	b083      	sub	sp, #12
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
  return ((USBD_MIDI_HandleTypeDef *)pdev->pClassData)->state;
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800088e:	7b1b      	ldrb	r3, [r3, #12]
}
 8000890:	4618      	mov	r0, r3
 8000892:	370c      	adds	r7, #12
 8000894:	46bd      	mov	sp, r7
 8000896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089a:	4770      	bx	lr

0800089c <USBD_MIDI_SendPackets>:
  * @retval status
  */
uint8_t USBD_MIDI_SendPackets(USBD_HandleTypeDef  *pdev, 
                                 uint8_t *data,
                                 uint16_t len)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b086      	sub	sp, #24
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	60f8      	str	r0, [r7, #12]
 80008a4:	60b9      	str	r1, [r7, #8]
 80008a6:	4613      	mov	r3, r2
 80008a8:	80fb      	strh	r3, [r7, #6]
  USBD_MIDI_HandleTypeDef *hmidi = pdev->pClassData;
 80008aa:	68fb      	ldr	r3, [r7, #12]
 80008ac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80008b0:	617b      	str	r3, [r7, #20]
  
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80008b2:	68fb      	ldr	r3, [r7, #12]
 80008b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80008b8:	b2db      	uxtb	r3, r3
 80008ba:	2b03      	cmp	r3, #3
 80008bc:	d10c      	bne.n	80008d8 <USBD_MIDI_SendPackets+0x3c>
  {
    if(hmidi->state == MIDI_IDLE)
 80008be:	697b      	ldr	r3, [r7, #20]
 80008c0:	7b1b      	ldrb	r3, [r3, #12]
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d108      	bne.n	80008d8 <USBD_MIDI_SendPackets+0x3c>
    {
      hmidi->state = MIDI_BUSY;
 80008c6:	697b      	ldr	r3, [r7, #20]
 80008c8:	2201      	movs	r2, #1
 80008ca:	731a      	strb	r2, [r3, #12]
      USBD_LL_Transmit(pdev, MIDI_EPIN_ADDR, data, len);
 80008cc:	88fb      	ldrh	r3, [r7, #6]
 80008ce:	68ba      	ldr	r2, [r7, #8]
 80008d0:	2181      	movs	r1, #129	@ 0x81
 80008d2:	68f8      	ldr	r0, [r7, #12]
 80008d4:	f003 fb7b 	bl	8003fce <USBD_LL_Transmit>
    }
  }
  return USBD_OK;
 80008d8:	2300      	movs	r3, #0
}
 80008da:	4618      	mov	r0, r3
 80008dc:	3718      	adds	r7, #24
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
	...

080008e4 <USBD_MIDI_GetCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_MIDI_GetCfgDesc (uint16_t *length)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b083      	sub	sp, #12
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_MIDI_CfgDesc);
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	2253      	movs	r2, #83	@ 0x53
 80008f0:	801a      	strh	r2, [r3, #0]
  return USBD_MIDI_CfgDesc;
 80008f2:	4b03      	ldr	r3, [pc, #12]	@ (8000900 <USBD_MIDI_GetCfgDesc+0x1c>)
}
 80008f4:	4618      	mov	r0, r3
 80008f6:	370c      	adds	r7, #12
 80008f8:	46bd      	mov	sp, r7
 80008fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fe:	4770      	bx	lr
 8000900:	24000038 	.word	0x24000038

08000904 <USBD_MIDI_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_MIDI_DataIn (USBD_HandleTypeDef *pdev, 
                              uint8_t epnum)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
 800090c:	460b      	mov	r3, r1
 800090e:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could 
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_MIDI_HandleTypeDef *)pdev->pClassData)->state = MIDI_IDLE;
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8000916:	2200      	movs	r2, #0
 8000918:	731a      	strb	r2, [r3, #12]

  USBD_MIDI_OnPacketsSent();
 800091a:	f014 fcab 	bl	8015274 <USBD_MIDI_OnPacketsSent>

  return USBD_OK;
 800091e:	2300      	movs	r3, #0
}
 8000920:	4618      	mov	r0, r3
 8000922:	3708      	adds	r7, #8
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}

08000928 <USBD_MIDI_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_MIDI_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b084      	sub	sp, #16
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
 8000930:	460b      	mov	r3, r1
 8000932:	70fb      	strb	r3, [r7, #3]
  uint8_t len;

  if (epnum != (MIDI_EPOUT_ADDR & 0x0F)) return USBD_FAIL;
 8000934:	78fb      	ldrb	r3, [r7, #3]
 8000936:	2b01      	cmp	r3, #1
 8000938:	d001      	beq.n	800093e <USBD_MIDI_DataOut+0x16>
 800093a:	2303      	movs	r3, #3
 800093c:	e015      	b.n	800096a <USBD_MIDI_DataOut+0x42>
  
  len = (uint8_t)HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, epnum);
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8000944:	78fa      	ldrb	r2, [r7, #3]
 8000946:	4611      	mov	r1, r2
 8000948:	4618      	mov	r0, r3
 800094a:	f00a faf4 	bl	800af36 <HAL_PCD_EP_GetRxCount>
 800094e:	4603      	mov	r3, r0
 8000950:	73fb      	strb	r3, [r7, #15]

  USBD_MIDI_OnPacketsReceived(usb_rx_buffer, len);
 8000952:	7bfb      	ldrb	r3, [r7, #15]
 8000954:	4619      	mov	r1, r3
 8000956:	4807      	ldr	r0, [pc, #28]	@ (8000974 <USBD_MIDI_DataOut+0x4c>)
 8000958:	f014 fc7c 	bl	8015254 <USBD_MIDI_OnPacketsReceived>
  
  USBD_LL_PrepareReceive(pdev, MIDI_EPOUT_ADDR, usb_rx_buffer, MIDI_EPOUT_SIZE);  
 800095c:	2340      	movs	r3, #64	@ 0x40
 800095e:	4a05      	ldr	r2, [pc, #20]	@ (8000974 <USBD_MIDI_DataOut+0x4c>)
 8000960:	2101      	movs	r1, #1
 8000962:	6878      	ldr	r0, [r7, #4]
 8000964:	f003 fb54 	bl	8004010 <USBD_LL_PrepareReceive>
  
  return USBD_OK;
 8000968:	2300      	movs	r3, #0
}
 800096a:	4618      	mov	r0, r3
 800096c:	3710      	adds	r7, #16
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	2400019c 	.word	0x2400019c

08000978 <USBD_MIDI_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_MIDI_GetDeviceQualifierDesc (uint16_t *length)
{
 8000978:	b480      	push	{r7}
 800097a:	b083      	sub	sp, #12
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_MIDI_DeviceQualifierDesc);
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	220a      	movs	r2, #10
 8000984:	801a      	strh	r2, [r3, #0]
  return USBD_MIDI_DeviceQualifierDesc;
 8000986:	4b03      	ldr	r3, [pc, #12]	@ (8000994 <USBD_MIDI_GetDeviceQualifierDesc+0x1c>)
}
 8000988:	4618      	mov	r0, r3
 800098a:	370c      	adds	r7, #12
 800098c:	46bd      	mov	sp, r7
 800098e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000992:	4770      	bx	lr
 8000994:	2400008c 	.word	0x2400008c

08000998 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b086      	sub	sp, #24
 800099c:	af00      	add	r7, sp, #0
 800099e:	60f8      	str	r0, [r7, #12]
 80009a0:	60b9      	str	r1, [r7, #8]
 80009a2:	4613      	mov	r3, r2
 80009a4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d101      	bne.n	80009b0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80009ac:	2303      	movs	r3, #3
 80009ae:	e01f      	b.n	80009f0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	2200      	movs	r2, #0
 80009b4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	2200      	movs	r2, #0
 80009bc:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	2200      	movs	r2, #0
 80009c4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80009c8:	68bb      	ldr	r3, [r7, #8]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d003      	beq.n	80009d6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	68ba      	ldr	r2, [r7, #8]
 80009d2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	2201      	movs	r2, #1
 80009da:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	79fa      	ldrb	r2, [r7, #7]
 80009e2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80009e4:	68f8      	ldr	r0, [r7, #12]
 80009e6:	f003 f9b9 	bl	8003d5c <USBD_LL_Init>
 80009ea:	4603      	mov	r3, r0
 80009ec:	75fb      	strb	r3, [r7, #23]

  return ret;
 80009ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80009f0:	4618      	mov	r0, r3
 80009f2:	3718      	adds	r7, #24
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}

080009f8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b084      	sub	sp, #16
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
 8000a00:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8000a02:	2300      	movs	r3, #0
 8000a04:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8000a06:	683b      	ldr	r3, [r7, #0]
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d101      	bne.n	8000a10 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8000a0c:	2303      	movs	r3, #3
 8000a0e:	e025      	b.n	8000a5c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	683a      	ldr	r2, [r7, #0]
 8000a14:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	32ae      	adds	r2, #174	@ 0xae
 8000a22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d00f      	beq.n	8000a4c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	32ae      	adds	r2, #174	@ 0xae
 8000a36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a3c:	f107 020e 	add.w	r2, r7, #14
 8000a40:	4610      	mov	r0, r2
 8000a42:	4798      	blx	r3
 8000a44:	4602      	mov	r2, r0
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8000a52:	1c5a      	adds	r2, r3, #1
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8000a5a:	2300      	movs	r3, #0
}
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	3710      	adds	r7, #16
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}

08000a64 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b082      	sub	sp, #8
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8000a6c:	6878      	ldr	r0, [r7, #4]
 8000a6e:	f003 f9c5 	bl	8003dfc <USBD_LL_Start>
 8000a72:	4603      	mov	r3, r0
}
 8000a74:	4618      	mov	r0, r3
 8000a76:	3708      	adds	r7, #8
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}

08000a7c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	b083      	sub	sp, #12
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8000a84:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8000a86:	4618      	mov	r0, r3
 8000a88:	370c      	adds	r7, #12
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr

08000a92 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8000a92:	b580      	push	{r7, lr}
 8000a94:	b084      	sub	sp, #16
 8000a96:	af00      	add	r7, sp, #0
 8000a98:	6078      	str	r0, [r7, #4]
 8000a9a:	460b      	mov	r3, r1
 8000a9c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d009      	beq.n	8000ac0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	78fa      	ldrb	r2, [r7, #3]
 8000ab6:	4611      	mov	r1, r2
 8000ab8:	6878      	ldr	r0, [r7, #4]
 8000aba:	4798      	blx	r3
 8000abc:	4603      	mov	r3, r0
 8000abe:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8000ac0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	3710      	adds	r7, #16
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}

08000aca <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8000aca:	b580      	push	{r7, lr}
 8000acc:	b084      	sub	sp, #16
 8000ace:	af00      	add	r7, sp, #0
 8000ad0:	6078      	str	r0, [r7, #4]
 8000ad2:	460b      	mov	r3, r1
 8000ad4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000ae0:	685b      	ldr	r3, [r3, #4]
 8000ae2:	78fa      	ldrb	r2, [r7, #3]
 8000ae4:	4611      	mov	r1, r2
 8000ae6:	6878      	ldr	r0, [r7, #4]
 8000ae8:	4798      	blx	r3
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d001      	beq.n	8000af4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8000af0:	2303      	movs	r3, #3
 8000af2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8000af4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000af6:	4618      	mov	r0, r3
 8000af8:	3710      	adds	r7, #16
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}

08000afe <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8000afe:	b580      	push	{r7, lr}
 8000b00:	b084      	sub	sp, #16
 8000b02:	af00      	add	r7, sp, #0
 8000b04:	6078      	str	r0, [r7, #4]
 8000b06:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8000b0e:	6839      	ldr	r1, [r7, #0]
 8000b10:	4618      	mov	r0, r3
 8000b12:	f001 f8e2 	bl	8001cda <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	2201      	movs	r2, #1
 8000b1a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8000b24:	461a      	mov	r2, r3
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8000b32:	f003 031f 	and.w	r3, r3, #31
 8000b36:	2b02      	cmp	r3, #2
 8000b38:	d01a      	beq.n	8000b70 <USBD_LL_SetupStage+0x72>
 8000b3a:	2b02      	cmp	r3, #2
 8000b3c:	d822      	bhi.n	8000b84 <USBD_LL_SetupStage+0x86>
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d002      	beq.n	8000b48 <USBD_LL_SetupStage+0x4a>
 8000b42:	2b01      	cmp	r3, #1
 8000b44:	d00a      	beq.n	8000b5c <USBD_LL_SetupStage+0x5e>
 8000b46:	e01d      	b.n	8000b84 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8000b4e:	4619      	mov	r1, r3
 8000b50:	6878      	ldr	r0, [r7, #4]
 8000b52:	f000 fb0f 	bl	8001174 <USBD_StdDevReq>
 8000b56:	4603      	mov	r3, r0
 8000b58:	73fb      	strb	r3, [r7, #15]
      break;
 8000b5a:	e020      	b.n	8000b9e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8000b62:	4619      	mov	r1, r3
 8000b64:	6878      	ldr	r0, [r7, #4]
 8000b66:	f000 fb77 	bl	8001258 <USBD_StdItfReq>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	73fb      	strb	r3, [r7, #15]
      break;
 8000b6e:	e016      	b.n	8000b9e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8000b76:	4619      	mov	r1, r3
 8000b78:	6878      	ldr	r0, [r7, #4]
 8000b7a:	f000 fbd9 	bl	8001330 <USBD_StdEPReq>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	73fb      	strb	r3, [r7, #15]
      break;
 8000b82:	e00c      	b.n	8000b9e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8000b8a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8000b8e:	b2db      	uxtb	r3, r3
 8000b90:	4619      	mov	r1, r3
 8000b92:	6878      	ldr	r0, [r7, #4]
 8000b94:	f003 f992 	bl	8003ebc <USBD_LL_StallEP>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	73fb      	strb	r3, [r7, #15]
      break;
 8000b9c:	bf00      	nop
  }

  return ret;
 8000b9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	3710      	adds	r7, #16
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bd80      	pop	{r7, pc}

08000ba8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b086      	sub	sp, #24
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	60f8      	str	r0, [r7, #12]
 8000bb0:	460b      	mov	r3, r1
 8000bb2:	607a      	str	r2, [r7, #4]
 8000bb4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8000bba:	7afb      	ldrb	r3, [r7, #11]
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d16e      	bne.n	8000c9e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8000bc6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8000bce:	2b03      	cmp	r3, #3
 8000bd0:	f040 8098 	bne.w	8000d04 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8000bd4:	693b      	ldr	r3, [r7, #16]
 8000bd6:	689a      	ldr	r2, [r3, #8]
 8000bd8:	693b      	ldr	r3, [r7, #16]
 8000bda:	68db      	ldr	r3, [r3, #12]
 8000bdc:	429a      	cmp	r2, r3
 8000bde:	d913      	bls.n	8000c08 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8000be0:	693b      	ldr	r3, [r7, #16]
 8000be2:	689a      	ldr	r2, [r3, #8]
 8000be4:	693b      	ldr	r3, [r7, #16]
 8000be6:	68db      	ldr	r3, [r3, #12]
 8000be8:	1ad2      	subs	r2, r2, r3
 8000bea:	693b      	ldr	r3, [r7, #16]
 8000bec:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8000bee:	693b      	ldr	r3, [r7, #16]
 8000bf0:	68da      	ldr	r2, [r3, #12]
 8000bf2:	693b      	ldr	r3, [r7, #16]
 8000bf4:	689b      	ldr	r3, [r3, #8]
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	bf28      	it	cs
 8000bfa:	4613      	movcs	r3, r2
 8000bfc:	461a      	mov	r2, r3
 8000bfe:	6879      	ldr	r1, [r7, #4]
 8000c00:	68f8      	ldr	r0, [r7, #12]
 8000c02:	f001 f94d 	bl	8001ea0 <USBD_CtlContinueRx>
 8000c06:	e07d      	b.n	8000d04 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8000c0e:	f003 031f 	and.w	r3, r3, #31
 8000c12:	2b02      	cmp	r3, #2
 8000c14:	d014      	beq.n	8000c40 <USBD_LL_DataOutStage+0x98>
 8000c16:	2b02      	cmp	r3, #2
 8000c18:	d81d      	bhi.n	8000c56 <USBD_LL_DataOutStage+0xae>
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d002      	beq.n	8000c24 <USBD_LL_DataOutStage+0x7c>
 8000c1e:	2b01      	cmp	r3, #1
 8000c20:	d003      	beq.n	8000c2a <USBD_LL_DataOutStage+0x82>
 8000c22:	e018      	b.n	8000c56 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8000c24:	2300      	movs	r3, #0
 8000c26:	75bb      	strb	r3, [r7, #22]
            break;
 8000c28:	e018      	b.n	8000c5c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8000c30:	b2db      	uxtb	r3, r3
 8000c32:	4619      	mov	r1, r3
 8000c34:	68f8      	ldr	r0, [r7, #12]
 8000c36:	f000 fa64 	bl	8001102 <USBD_CoreFindIF>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	75bb      	strb	r3, [r7, #22]
            break;
 8000c3e:	e00d      	b.n	8000c5c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8000c46:	b2db      	uxtb	r3, r3
 8000c48:	4619      	mov	r1, r3
 8000c4a:	68f8      	ldr	r0, [r7, #12]
 8000c4c:	f000 fa66 	bl	800111c <USBD_CoreFindEP>
 8000c50:	4603      	mov	r3, r0
 8000c52:	75bb      	strb	r3, [r7, #22]
            break;
 8000c54:	e002      	b.n	8000c5c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8000c56:	2300      	movs	r3, #0
 8000c58:	75bb      	strb	r3, [r7, #22]
            break;
 8000c5a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8000c5c:	7dbb      	ldrb	r3, [r7, #22]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d119      	bne.n	8000c96 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000c68:	b2db      	uxtb	r3, r3
 8000c6a:	2b03      	cmp	r3, #3
 8000c6c:	d113      	bne.n	8000c96 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8000c6e:	7dba      	ldrb	r2, [r7, #22]
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	32ae      	adds	r2, #174	@ 0xae
 8000c74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c78:	691b      	ldr	r3, [r3, #16]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d00b      	beq.n	8000c96 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8000c7e:	7dba      	ldrb	r2, [r7, #22]
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8000c86:	7dba      	ldrb	r2, [r7, #22]
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	32ae      	adds	r2, #174	@ 0xae
 8000c8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c90:	691b      	ldr	r3, [r3, #16]
 8000c92:	68f8      	ldr	r0, [r7, #12]
 8000c94:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8000c96:	68f8      	ldr	r0, [r7, #12]
 8000c98:	f001 f913 	bl	8001ec2 <USBD_CtlSendStatus>
 8000c9c:	e032      	b.n	8000d04 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8000c9e:	7afb      	ldrb	r3, [r7, #11]
 8000ca0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000ca4:	b2db      	uxtb	r3, r3
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	68f8      	ldr	r0, [r7, #12]
 8000caa:	f000 fa37 	bl	800111c <USBD_CoreFindEP>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8000cb2:	7dbb      	ldrb	r3, [r7, #22]
 8000cb4:	2bff      	cmp	r3, #255	@ 0xff
 8000cb6:	d025      	beq.n	8000d04 <USBD_LL_DataOutStage+0x15c>
 8000cb8:	7dbb      	ldrb	r3, [r7, #22]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d122      	bne.n	8000d04 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	2b03      	cmp	r3, #3
 8000cc8:	d117      	bne.n	8000cfa <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8000cca:	7dba      	ldrb	r2, [r7, #22]
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	32ae      	adds	r2, #174	@ 0xae
 8000cd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cd4:	699b      	ldr	r3, [r3, #24]
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d00f      	beq.n	8000cfa <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8000cda:	7dba      	ldrb	r2, [r7, #22]
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8000ce2:	7dba      	ldrb	r2, [r7, #22]
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	32ae      	adds	r2, #174	@ 0xae
 8000ce8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cec:	699b      	ldr	r3, [r3, #24]
 8000cee:	7afa      	ldrb	r2, [r7, #11]
 8000cf0:	4611      	mov	r1, r2
 8000cf2:	68f8      	ldr	r0, [r7, #12]
 8000cf4:	4798      	blx	r3
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8000cfa:	7dfb      	ldrb	r3, [r7, #23]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d001      	beq.n	8000d04 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8000d00:	7dfb      	ldrb	r3, [r7, #23]
 8000d02:	e000      	b.n	8000d06 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8000d04:	2300      	movs	r3, #0
}
 8000d06:	4618      	mov	r0, r3
 8000d08:	3718      	adds	r7, #24
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}

08000d0e <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8000d0e:	b580      	push	{r7, lr}
 8000d10:	b086      	sub	sp, #24
 8000d12:	af00      	add	r7, sp, #0
 8000d14:	60f8      	str	r0, [r7, #12]
 8000d16:	460b      	mov	r3, r1
 8000d18:	607a      	str	r2, [r7, #4]
 8000d1a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8000d1c:	7afb      	ldrb	r3, [r7, #11]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d16f      	bne.n	8000e02 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	3314      	adds	r3, #20
 8000d26:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8000d2e:	2b02      	cmp	r3, #2
 8000d30:	d15a      	bne.n	8000de8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8000d32:	693b      	ldr	r3, [r7, #16]
 8000d34:	689a      	ldr	r2, [r3, #8]
 8000d36:	693b      	ldr	r3, [r7, #16]
 8000d38:	68db      	ldr	r3, [r3, #12]
 8000d3a:	429a      	cmp	r2, r3
 8000d3c:	d914      	bls.n	8000d68 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8000d3e:	693b      	ldr	r3, [r7, #16]
 8000d40:	689a      	ldr	r2, [r3, #8]
 8000d42:	693b      	ldr	r3, [r7, #16]
 8000d44:	68db      	ldr	r3, [r3, #12]
 8000d46:	1ad2      	subs	r2, r2, r3
 8000d48:	693b      	ldr	r3, [r7, #16]
 8000d4a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8000d4c:	693b      	ldr	r3, [r7, #16]
 8000d4e:	689b      	ldr	r3, [r3, #8]
 8000d50:	461a      	mov	r2, r3
 8000d52:	6879      	ldr	r1, [r7, #4]
 8000d54:	68f8      	ldr	r0, [r7, #12]
 8000d56:	f001 f892 	bl	8001e7e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	2100      	movs	r1, #0
 8000d60:	68f8      	ldr	r0, [r7, #12]
 8000d62:	f003 f955 	bl	8004010 <USBD_LL_PrepareReceive>
 8000d66:	e03f      	b.n	8000de8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8000d68:	693b      	ldr	r3, [r7, #16]
 8000d6a:	68da      	ldr	r2, [r3, #12]
 8000d6c:	693b      	ldr	r3, [r7, #16]
 8000d6e:	689b      	ldr	r3, [r3, #8]
 8000d70:	429a      	cmp	r2, r3
 8000d72:	d11c      	bne.n	8000dae <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8000d74:	693b      	ldr	r3, [r7, #16]
 8000d76:	685a      	ldr	r2, [r3, #4]
 8000d78:	693b      	ldr	r3, [r7, #16]
 8000d7a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	d316      	bcc.n	8000dae <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8000d80:	693b      	ldr	r3, [r7, #16]
 8000d82:	685a      	ldr	r2, [r3, #4]
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8000d8a:	429a      	cmp	r2, r3
 8000d8c:	d20f      	bcs.n	8000dae <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8000d8e:	2200      	movs	r2, #0
 8000d90:	2100      	movs	r1, #0
 8000d92:	68f8      	ldr	r0, [r7, #12]
 8000d94:	f001 f873 	bl	8001e7e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8000da0:	2300      	movs	r3, #0
 8000da2:	2200      	movs	r2, #0
 8000da4:	2100      	movs	r1, #0
 8000da6:	68f8      	ldr	r0, [r7, #12]
 8000da8:	f003 f932 	bl	8004010 <USBD_LL_PrepareReceive>
 8000dac:	e01c      	b.n	8000de8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000db4:	b2db      	uxtb	r3, r3
 8000db6:	2b03      	cmp	r3, #3
 8000db8:	d10f      	bne.n	8000dda <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000dc0:	68db      	ldr	r3, [r3, #12]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d009      	beq.n	8000dda <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	2200      	movs	r2, #0
 8000dca:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8000dce:	68fb      	ldr	r3, [r7, #12]
 8000dd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000dd4:	68db      	ldr	r3, [r3, #12]
 8000dd6:	68f8      	ldr	r0, [r7, #12]
 8000dd8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8000dda:	2180      	movs	r1, #128	@ 0x80
 8000ddc:	68f8      	ldr	r0, [r7, #12]
 8000dde:	f003 f86d 	bl	8003ebc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8000de2:	68f8      	ldr	r0, [r7, #12]
 8000de4:	f001 f880 	bl	8001ee8 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d03a      	beq.n	8000e68 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8000df2:	68f8      	ldr	r0, [r7, #12]
 8000df4:	f7ff fe42 	bl	8000a7c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8000e00:	e032      	b.n	8000e68 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8000e02:	7afb      	ldrb	r3, [r7, #11]
 8000e04:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000e08:	b2db      	uxtb	r3, r3
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	68f8      	ldr	r0, [r7, #12]
 8000e0e:	f000 f985 	bl	800111c <USBD_CoreFindEP>
 8000e12:	4603      	mov	r3, r0
 8000e14:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8000e16:	7dfb      	ldrb	r3, [r7, #23]
 8000e18:	2bff      	cmp	r3, #255	@ 0xff
 8000e1a:	d025      	beq.n	8000e68 <USBD_LL_DataInStage+0x15a>
 8000e1c:	7dfb      	ldrb	r3, [r7, #23]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d122      	bne.n	8000e68 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000e28:	b2db      	uxtb	r3, r3
 8000e2a:	2b03      	cmp	r3, #3
 8000e2c:	d11c      	bne.n	8000e68 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8000e2e:	7dfa      	ldrb	r2, [r7, #23]
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	32ae      	adds	r2, #174	@ 0xae
 8000e34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e38:	695b      	ldr	r3, [r3, #20]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d014      	beq.n	8000e68 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8000e3e:	7dfa      	ldrb	r2, [r7, #23]
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8000e46:	7dfa      	ldrb	r2, [r7, #23]
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	32ae      	adds	r2, #174	@ 0xae
 8000e4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e50:	695b      	ldr	r3, [r3, #20]
 8000e52:	7afa      	ldrb	r2, [r7, #11]
 8000e54:	4611      	mov	r1, r2
 8000e56:	68f8      	ldr	r0, [r7, #12]
 8000e58:	4798      	blx	r3
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8000e5e:	7dbb      	ldrb	r3, [r7, #22]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d001      	beq.n	8000e68 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8000e64:	7dbb      	ldrb	r3, [r7, #22]
 8000e66:	e000      	b.n	8000e6a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8000e68:	2300      	movs	r3, #0
}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	3718      	adds	r7, #24
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}

08000e72 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8000e72:	b580      	push	{r7, lr}
 8000e74:	b084      	sub	sp, #16
 8000e76:	af00      	add	r7, sp, #0
 8000e78:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	2201      	movs	r2, #1
 8000e82:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	2200      	movs	r2, #0
 8000e8a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	2200      	movs	r2, #0
 8000e92:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	2200      	movs	r2, #0
 8000e98:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d014      	beq.n	8000ed8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d00e      	beq.n	8000ed8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000ec0:	685b      	ldr	r3, [r3, #4]
 8000ec2:	687a      	ldr	r2, [r7, #4]
 8000ec4:	6852      	ldr	r2, [r2, #4]
 8000ec6:	b2d2      	uxtb	r2, r2
 8000ec8:	4611      	mov	r1, r2
 8000eca:	6878      	ldr	r0, [r7, #4]
 8000ecc:	4798      	blx	r3
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8000ed4:	2303      	movs	r3, #3
 8000ed6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8000ed8:	2340      	movs	r3, #64	@ 0x40
 8000eda:	2200      	movs	r2, #0
 8000edc:	2100      	movs	r1, #0
 8000ede:	6878      	ldr	r0, [r7, #4]
 8000ee0:	f002 ffa7 	bl	8003e32 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	2240      	movs	r2, #64	@ 0x40
 8000ef0:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8000ef4:	2340      	movs	r3, #64	@ 0x40
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	2180      	movs	r1, #128	@ 0x80
 8000efa:	6878      	ldr	r0, [r7, #4]
 8000efc:	f002 ff99 	bl	8003e32 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	2201      	movs	r2, #1
 8000f04:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	2240      	movs	r2, #64	@ 0x40
 8000f0a:	621a      	str	r2, [r3, #32]

  return ret;
 8000f0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	3710      	adds	r7, #16
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}

08000f16 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8000f16:	b480      	push	{r7}
 8000f18:	b083      	sub	sp, #12
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	6078      	str	r0, [r7, #4]
 8000f1e:	460b      	mov	r3, r1
 8000f20:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	78fa      	ldrb	r2, [r7, #3]
 8000f26:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8000f28:	2300      	movs	r3, #0
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	370c      	adds	r7, #12
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr

08000f36 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8000f36:	b480      	push	{r7}
 8000f38:	b083      	sub	sp, #12
 8000f3a:	af00      	add	r7, sp, #0
 8000f3c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	2b04      	cmp	r3, #4
 8000f48:	d006      	beq.n	8000f58 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000f50:	b2da      	uxtb	r2, r3
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2204      	movs	r2, #4
 8000f5c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8000f60:	2300      	movs	r3, #0
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	370c      	adds	r7, #12
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr

08000f6e <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8000f6e:	b480      	push	{r7}
 8000f70:	b083      	sub	sp, #12
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	2b04      	cmp	r3, #4
 8000f80:	d106      	bne.n	8000f90 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8000f88:	b2da      	uxtb	r2, r3
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8000f90:	2300      	movs	r3, #0
}
 8000f92:	4618      	mov	r0, r3
 8000f94:	370c      	adds	r7, #12
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr

08000f9e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8000f9e:	b580      	push	{r7, lr}
 8000fa0:	b082      	sub	sp, #8
 8000fa2:	af00      	add	r7, sp, #0
 8000fa4:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	2b03      	cmp	r3, #3
 8000fb0:	d110      	bne.n	8000fd4 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d00b      	beq.n	8000fd4 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000fc2:	69db      	ldr	r3, [r3, #28]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d005      	beq.n	8000fd4 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000fce:	69db      	ldr	r3, [r3, #28]
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8000fd4:	2300      	movs	r3, #0
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b082      	sub	sp, #8
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	6078      	str	r0, [r7, #4]
 8000fe6:	460b      	mov	r3, r1
 8000fe8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	32ae      	adds	r2, #174	@ 0xae
 8000ff4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d101      	bne.n	8001000 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8000ffc:	2303      	movs	r3, #3
 8000ffe:	e01c      	b.n	800103a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001006:	b2db      	uxtb	r3, r3
 8001008:	2b03      	cmp	r3, #3
 800100a:	d115      	bne.n	8001038 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	32ae      	adds	r2, #174	@ 0xae
 8001016:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800101a:	6a1b      	ldr	r3, [r3, #32]
 800101c:	2b00      	cmp	r3, #0
 800101e:	d00b      	beq.n	8001038 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	32ae      	adds	r2, #174	@ 0xae
 800102a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800102e:	6a1b      	ldr	r3, [r3, #32]
 8001030:	78fa      	ldrb	r2, [r7, #3]
 8001032:	4611      	mov	r1, r2
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8001038:	2300      	movs	r3, #0
}
 800103a:	4618      	mov	r0, r3
 800103c:	3708      	adds	r7, #8
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}

08001042 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8001042:	b580      	push	{r7, lr}
 8001044:	b082      	sub	sp, #8
 8001046:	af00      	add	r7, sp, #0
 8001048:	6078      	str	r0, [r7, #4]
 800104a:	460b      	mov	r3, r1
 800104c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	32ae      	adds	r2, #174	@ 0xae
 8001058:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d101      	bne.n	8001064 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8001060:	2303      	movs	r3, #3
 8001062:	e01c      	b.n	800109e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800106a:	b2db      	uxtb	r3, r3
 800106c:	2b03      	cmp	r3, #3
 800106e:	d115      	bne.n	800109c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	32ae      	adds	r2, #174	@ 0xae
 800107a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800107e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001080:	2b00      	cmp	r3, #0
 8001082:	d00b      	beq.n	800109c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	32ae      	adds	r2, #174	@ 0xae
 800108e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001094:	78fa      	ldrb	r2, [r7, #3]
 8001096:	4611      	mov	r1, r2
 8001098:	6878      	ldr	r0, [r7, #4]
 800109a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800109c:	2300      	movs	r3, #0
}
 800109e:	4618      	mov	r0, r3
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}

080010a6 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80010a6:	b480      	push	{r7}
 80010a8:	b083      	sub	sp, #12
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80010ae:	2300      	movs	r3, #0
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	370c      	adds	r7, #12
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr

080010bc <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b084      	sub	sp, #16
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80010c4:	2300      	movs	r3, #0
 80010c6:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	2201      	movs	r2, #1
 80010cc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d00e      	beq.n	80010f8 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	687a      	ldr	r2, [r7, #4]
 80010e4:	6852      	ldr	r2, [r2, #4]
 80010e6:	b2d2      	uxtb	r2, r2
 80010e8:	4611      	mov	r1, r2
 80010ea:	6878      	ldr	r0, [r7, #4]
 80010ec:	4798      	blx	r3
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80010f4:	2303      	movs	r3, #3
 80010f6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80010f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	3710      	adds	r7, #16
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}

08001102 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8001102:	b480      	push	{r7}
 8001104:	b083      	sub	sp, #12
 8001106:	af00      	add	r7, sp, #0
 8001108:	6078      	str	r0, [r7, #4]
 800110a:	460b      	mov	r3, r1
 800110c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800110e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8001110:	4618      	mov	r0, r3
 8001112:	370c      	adds	r7, #12
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr

0800111c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	460b      	mov	r3, r1
 8001126:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8001128:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800112a:	4618      	mov	r0, r3
 800112c:	370c      	adds	r7, #12
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr

08001136 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8001136:	b480      	push	{r7}
 8001138:	b087      	sub	sp, #28
 800113a:	af00      	add	r7, sp, #0
 800113c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	3301      	adds	r3, #1
 800114c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8001154:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001158:	021b      	lsls	r3, r3, #8
 800115a:	b21a      	sxth	r2, r3
 800115c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001160:	4313      	orrs	r3, r2
 8001162:	b21b      	sxth	r3, r3
 8001164:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8001166:	89fb      	ldrh	r3, [r7, #14]
}
 8001168:	4618      	mov	r0, r3
 800116a:	371c      	adds	r7, #28
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr

08001174 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b084      	sub	sp, #16
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
 800117c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800117e:	2300      	movs	r3, #0
 8001180:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800118a:	2b40      	cmp	r3, #64	@ 0x40
 800118c:	d005      	beq.n	800119a <USBD_StdDevReq+0x26>
 800118e:	2b40      	cmp	r3, #64	@ 0x40
 8001190:	d857      	bhi.n	8001242 <USBD_StdDevReq+0xce>
 8001192:	2b00      	cmp	r3, #0
 8001194:	d00f      	beq.n	80011b6 <USBD_StdDevReq+0x42>
 8001196:	2b20      	cmp	r3, #32
 8001198:	d153      	bne.n	8001242 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	32ae      	adds	r2, #174	@ 0xae
 80011a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011a8:	689b      	ldr	r3, [r3, #8]
 80011aa:	6839      	ldr	r1, [r7, #0]
 80011ac:	6878      	ldr	r0, [r7, #4]
 80011ae:	4798      	blx	r3
 80011b0:	4603      	mov	r3, r0
 80011b2:	73fb      	strb	r3, [r7, #15]
      break;
 80011b4:	e04a      	b.n	800124c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	785b      	ldrb	r3, [r3, #1]
 80011ba:	2b09      	cmp	r3, #9
 80011bc:	d83b      	bhi.n	8001236 <USBD_StdDevReq+0xc2>
 80011be:	a201      	add	r2, pc, #4	@ (adr r2, 80011c4 <USBD_StdDevReq+0x50>)
 80011c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011c4:	08001219 	.word	0x08001219
 80011c8:	0800122d 	.word	0x0800122d
 80011cc:	08001237 	.word	0x08001237
 80011d0:	08001223 	.word	0x08001223
 80011d4:	08001237 	.word	0x08001237
 80011d8:	080011f7 	.word	0x080011f7
 80011dc:	080011ed 	.word	0x080011ed
 80011e0:	08001237 	.word	0x08001237
 80011e4:	0800120f 	.word	0x0800120f
 80011e8:	08001201 	.word	0x08001201
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80011ec:	6839      	ldr	r1, [r7, #0]
 80011ee:	6878      	ldr	r0, [r7, #4]
 80011f0:	f000 fa3c 	bl	800166c <USBD_GetDescriptor>
          break;
 80011f4:	e024      	b.n	8001240 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80011f6:	6839      	ldr	r1, [r7, #0]
 80011f8:	6878      	ldr	r0, [r7, #4]
 80011fa:	f000 fbcb 	bl	8001994 <USBD_SetAddress>
          break;
 80011fe:	e01f      	b.n	8001240 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8001200:	6839      	ldr	r1, [r7, #0]
 8001202:	6878      	ldr	r0, [r7, #4]
 8001204:	f000 fc0a 	bl	8001a1c <USBD_SetConfig>
 8001208:	4603      	mov	r3, r0
 800120a:	73fb      	strb	r3, [r7, #15]
          break;
 800120c:	e018      	b.n	8001240 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800120e:	6839      	ldr	r1, [r7, #0]
 8001210:	6878      	ldr	r0, [r7, #4]
 8001212:	f000 fcad 	bl	8001b70 <USBD_GetConfig>
          break;
 8001216:	e013      	b.n	8001240 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8001218:	6839      	ldr	r1, [r7, #0]
 800121a:	6878      	ldr	r0, [r7, #4]
 800121c:	f000 fcde 	bl	8001bdc <USBD_GetStatus>
          break;
 8001220:	e00e      	b.n	8001240 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8001222:	6839      	ldr	r1, [r7, #0]
 8001224:	6878      	ldr	r0, [r7, #4]
 8001226:	f000 fd0d 	bl	8001c44 <USBD_SetFeature>
          break;
 800122a:	e009      	b.n	8001240 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800122c:	6839      	ldr	r1, [r7, #0]
 800122e:	6878      	ldr	r0, [r7, #4]
 8001230:	f000 fd31 	bl	8001c96 <USBD_ClrFeature>
          break;
 8001234:	e004      	b.n	8001240 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8001236:	6839      	ldr	r1, [r7, #0]
 8001238:	6878      	ldr	r0, [r7, #4]
 800123a:	f000 fd88 	bl	8001d4e <USBD_CtlError>
          break;
 800123e:	bf00      	nop
      }
      break;
 8001240:	e004      	b.n	800124c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8001242:	6839      	ldr	r1, [r7, #0]
 8001244:	6878      	ldr	r0, [r7, #4]
 8001246:	f000 fd82 	bl	8001d4e <USBD_CtlError>
      break;
 800124a:	bf00      	nop
  }

  return ret;
 800124c:	7bfb      	ldrb	r3, [r7, #15]
}
 800124e:	4618      	mov	r0, r3
 8001250:	3710      	adds	r7, #16
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop

08001258 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
 8001260:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8001262:	2300      	movs	r3, #0
 8001264:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800126e:	2b40      	cmp	r3, #64	@ 0x40
 8001270:	d005      	beq.n	800127e <USBD_StdItfReq+0x26>
 8001272:	2b40      	cmp	r3, #64	@ 0x40
 8001274:	d852      	bhi.n	800131c <USBD_StdItfReq+0xc4>
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <USBD_StdItfReq+0x26>
 800127a:	2b20      	cmp	r3, #32
 800127c:	d14e      	bne.n	800131c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001284:	b2db      	uxtb	r3, r3
 8001286:	3b01      	subs	r3, #1
 8001288:	2b02      	cmp	r3, #2
 800128a:	d840      	bhi.n	800130e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	889b      	ldrh	r3, [r3, #4]
 8001290:	b2db      	uxtb	r3, r3
 8001292:	2b01      	cmp	r3, #1
 8001294:	d836      	bhi.n	8001304 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	889b      	ldrh	r3, [r3, #4]
 800129a:	b2db      	uxtb	r3, r3
 800129c:	4619      	mov	r1, r3
 800129e:	6878      	ldr	r0, [r7, #4]
 80012a0:	f7ff ff2f 	bl	8001102 <USBD_CoreFindIF>
 80012a4:	4603      	mov	r3, r0
 80012a6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80012a8:	7bbb      	ldrb	r3, [r7, #14]
 80012aa:	2bff      	cmp	r3, #255	@ 0xff
 80012ac:	d01d      	beq.n	80012ea <USBD_StdItfReq+0x92>
 80012ae:	7bbb      	ldrb	r3, [r7, #14]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d11a      	bne.n	80012ea <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80012b4:	7bba      	ldrb	r2, [r7, #14]
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	32ae      	adds	r2, #174	@ 0xae
 80012ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012be:	689b      	ldr	r3, [r3, #8]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d00f      	beq.n	80012e4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80012c4:	7bba      	ldrb	r2, [r7, #14]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80012cc:	7bba      	ldrb	r2, [r7, #14]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	32ae      	adds	r2, #174	@ 0xae
 80012d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012d6:	689b      	ldr	r3, [r3, #8]
 80012d8:	6839      	ldr	r1, [r7, #0]
 80012da:	6878      	ldr	r0, [r7, #4]
 80012dc:	4798      	blx	r3
 80012de:	4603      	mov	r3, r0
 80012e0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80012e2:	e004      	b.n	80012ee <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80012e4:	2303      	movs	r3, #3
 80012e6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80012e8:	e001      	b.n	80012ee <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80012ea:	2303      	movs	r3, #3
 80012ec:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	88db      	ldrh	r3, [r3, #6]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d110      	bne.n	8001318 <USBD_StdItfReq+0xc0>
 80012f6:	7bfb      	ldrb	r3, [r7, #15]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d10d      	bne.n	8001318 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80012fc:	6878      	ldr	r0, [r7, #4]
 80012fe:	f000 fde0 	bl	8001ec2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8001302:	e009      	b.n	8001318 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8001304:	6839      	ldr	r1, [r7, #0]
 8001306:	6878      	ldr	r0, [r7, #4]
 8001308:	f000 fd21 	bl	8001d4e <USBD_CtlError>
          break;
 800130c:	e004      	b.n	8001318 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800130e:	6839      	ldr	r1, [r7, #0]
 8001310:	6878      	ldr	r0, [r7, #4]
 8001312:	f000 fd1c 	bl	8001d4e <USBD_CtlError>
          break;
 8001316:	e000      	b.n	800131a <USBD_StdItfReq+0xc2>
          break;
 8001318:	bf00      	nop
      }
      break;
 800131a:	e004      	b.n	8001326 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800131c:	6839      	ldr	r1, [r7, #0]
 800131e:	6878      	ldr	r0, [r7, #4]
 8001320:	f000 fd15 	bl	8001d4e <USBD_CtlError>
      break;
 8001324:	bf00      	nop
  }

  return ret;
 8001326:	7bfb      	ldrb	r3, [r7, #15]
}
 8001328:	4618      	mov	r0, r3
 800132a:	3710      	adds	r7, #16
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}

08001330 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
 8001338:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800133a:	2300      	movs	r3, #0
 800133c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	889b      	ldrh	r3, [r3, #4]
 8001342:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800134c:	2b40      	cmp	r3, #64	@ 0x40
 800134e:	d007      	beq.n	8001360 <USBD_StdEPReq+0x30>
 8001350:	2b40      	cmp	r3, #64	@ 0x40
 8001352:	f200 817f 	bhi.w	8001654 <USBD_StdEPReq+0x324>
 8001356:	2b00      	cmp	r3, #0
 8001358:	d02a      	beq.n	80013b0 <USBD_StdEPReq+0x80>
 800135a:	2b20      	cmp	r3, #32
 800135c:	f040 817a 	bne.w	8001654 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8001360:	7bbb      	ldrb	r3, [r7, #14]
 8001362:	4619      	mov	r1, r3
 8001364:	6878      	ldr	r0, [r7, #4]
 8001366:	f7ff fed9 	bl	800111c <USBD_CoreFindEP>
 800136a:	4603      	mov	r3, r0
 800136c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800136e:	7b7b      	ldrb	r3, [r7, #13]
 8001370:	2bff      	cmp	r3, #255	@ 0xff
 8001372:	f000 8174 	beq.w	800165e <USBD_StdEPReq+0x32e>
 8001376:	7b7b      	ldrb	r3, [r7, #13]
 8001378:	2b00      	cmp	r3, #0
 800137a:	f040 8170 	bne.w	800165e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800137e:	7b7a      	ldrb	r2, [r7, #13]
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8001386:	7b7a      	ldrb	r2, [r7, #13]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	32ae      	adds	r2, #174	@ 0xae
 800138c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001390:	689b      	ldr	r3, [r3, #8]
 8001392:	2b00      	cmp	r3, #0
 8001394:	f000 8163 	beq.w	800165e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8001398:	7b7a      	ldrb	r2, [r7, #13]
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	32ae      	adds	r2, #174	@ 0xae
 800139e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013a2:	689b      	ldr	r3, [r3, #8]
 80013a4:	6839      	ldr	r1, [r7, #0]
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	4798      	blx	r3
 80013aa:	4603      	mov	r3, r0
 80013ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80013ae:	e156      	b.n	800165e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	785b      	ldrb	r3, [r3, #1]
 80013b4:	2b03      	cmp	r3, #3
 80013b6:	d008      	beq.n	80013ca <USBD_StdEPReq+0x9a>
 80013b8:	2b03      	cmp	r3, #3
 80013ba:	f300 8145 	bgt.w	8001648 <USBD_StdEPReq+0x318>
 80013be:	2b00      	cmp	r3, #0
 80013c0:	f000 809b 	beq.w	80014fa <USBD_StdEPReq+0x1ca>
 80013c4:	2b01      	cmp	r3, #1
 80013c6:	d03c      	beq.n	8001442 <USBD_StdEPReq+0x112>
 80013c8:	e13e      	b.n	8001648 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80013d0:	b2db      	uxtb	r3, r3
 80013d2:	2b02      	cmp	r3, #2
 80013d4:	d002      	beq.n	80013dc <USBD_StdEPReq+0xac>
 80013d6:	2b03      	cmp	r3, #3
 80013d8:	d016      	beq.n	8001408 <USBD_StdEPReq+0xd8>
 80013da:	e02c      	b.n	8001436 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80013dc:	7bbb      	ldrb	r3, [r7, #14]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d00d      	beq.n	80013fe <USBD_StdEPReq+0xce>
 80013e2:	7bbb      	ldrb	r3, [r7, #14]
 80013e4:	2b80      	cmp	r3, #128	@ 0x80
 80013e6:	d00a      	beq.n	80013fe <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80013e8:	7bbb      	ldrb	r3, [r7, #14]
 80013ea:	4619      	mov	r1, r3
 80013ec:	6878      	ldr	r0, [r7, #4]
 80013ee:	f002 fd65 	bl	8003ebc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80013f2:	2180      	movs	r1, #128	@ 0x80
 80013f4:	6878      	ldr	r0, [r7, #4]
 80013f6:	f002 fd61 	bl	8003ebc <USBD_LL_StallEP>
 80013fa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80013fc:	e020      	b.n	8001440 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80013fe:	6839      	ldr	r1, [r7, #0]
 8001400:	6878      	ldr	r0, [r7, #4]
 8001402:	f000 fca4 	bl	8001d4e <USBD_CtlError>
              break;
 8001406:	e01b      	b.n	8001440 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	885b      	ldrh	r3, [r3, #2]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d10e      	bne.n	800142e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8001410:	7bbb      	ldrb	r3, [r7, #14]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d00b      	beq.n	800142e <USBD_StdEPReq+0xfe>
 8001416:	7bbb      	ldrb	r3, [r7, #14]
 8001418:	2b80      	cmp	r3, #128	@ 0x80
 800141a:	d008      	beq.n	800142e <USBD_StdEPReq+0xfe>
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	88db      	ldrh	r3, [r3, #6]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d104      	bne.n	800142e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8001424:	7bbb      	ldrb	r3, [r7, #14]
 8001426:	4619      	mov	r1, r3
 8001428:	6878      	ldr	r0, [r7, #4]
 800142a:	f002 fd47 	bl	8003ebc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800142e:	6878      	ldr	r0, [r7, #4]
 8001430:	f000 fd47 	bl	8001ec2 <USBD_CtlSendStatus>

              break;
 8001434:	e004      	b.n	8001440 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8001436:	6839      	ldr	r1, [r7, #0]
 8001438:	6878      	ldr	r0, [r7, #4]
 800143a:	f000 fc88 	bl	8001d4e <USBD_CtlError>
              break;
 800143e:	bf00      	nop
          }
          break;
 8001440:	e107      	b.n	8001652 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001448:	b2db      	uxtb	r3, r3
 800144a:	2b02      	cmp	r3, #2
 800144c:	d002      	beq.n	8001454 <USBD_StdEPReq+0x124>
 800144e:	2b03      	cmp	r3, #3
 8001450:	d016      	beq.n	8001480 <USBD_StdEPReq+0x150>
 8001452:	e04b      	b.n	80014ec <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8001454:	7bbb      	ldrb	r3, [r7, #14]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d00d      	beq.n	8001476 <USBD_StdEPReq+0x146>
 800145a:	7bbb      	ldrb	r3, [r7, #14]
 800145c:	2b80      	cmp	r3, #128	@ 0x80
 800145e:	d00a      	beq.n	8001476 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8001460:	7bbb      	ldrb	r3, [r7, #14]
 8001462:	4619      	mov	r1, r3
 8001464:	6878      	ldr	r0, [r7, #4]
 8001466:	f002 fd29 	bl	8003ebc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800146a:	2180      	movs	r1, #128	@ 0x80
 800146c:	6878      	ldr	r0, [r7, #4]
 800146e:	f002 fd25 	bl	8003ebc <USBD_LL_StallEP>
 8001472:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8001474:	e040      	b.n	80014f8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8001476:	6839      	ldr	r1, [r7, #0]
 8001478:	6878      	ldr	r0, [r7, #4]
 800147a:	f000 fc68 	bl	8001d4e <USBD_CtlError>
              break;
 800147e:	e03b      	b.n	80014f8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	885b      	ldrh	r3, [r3, #2]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d136      	bne.n	80014f6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8001488:	7bbb      	ldrb	r3, [r7, #14]
 800148a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800148e:	2b00      	cmp	r3, #0
 8001490:	d004      	beq.n	800149c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8001492:	7bbb      	ldrb	r3, [r7, #14]
 8001494:	4619      	mov	r1, r3
 8001496:	6878      	ldr	r0, [r7, #4]
 8001498:	f002 fd2f 	bl	8003efa <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800149c:	6878      	ldr	r0, [r7, #4]
 800149e:	f000 fd10 	bl	8001ec2 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80014a2:	7bbb      	ldrb	r3, [r7, #14]
 80014a4:	4619      	mov	r1, r3
 80014a6:	6878      	ldr	r0, [r7, #4]
 80014a8:	f7ff fe38 	bl	800111c <USBD_CoreFindEP>
 80014ac:	4603      	mov	r3, r0
 80014ae:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80014b0:	7b7b      	ldrb	r3, [r7, #13]
 80014b2:	2bff      	cmp	r3, #255	@ 0xff
 80014b4:	d01f      	beq.n	80014f6 <USBD_StdEPReq+0x1c6>
 80014b6:	7b7b      	ldrb	r3, [r7, #13]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d11c      	bne.n	80014f6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80014bc:	7b7a      	ldrb	r2, [r7, #13]
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80014c4:	7b7a      	ldrb	r2, [r7, #13]
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	32ae      	adds	r2, #174	@ 0xae
 80014ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d010      	beq.n	80014f6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80014d4:	7b7a      	ldrb	r2, [r7, #13]
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	32ae      	adds	r2, #174	@ 0xae
 80014da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014de:	689b      	ldr	r3, [r3, #8]
 80014e0:	6839      	ldr	r1, [r7, #0]
 80014e2:	6878      	ldr	r0, [r7, #4]
 80014e4:	4798      	blx	r3
 80014e6:	4603      	mov	r3, r0
 80014e8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80014ea:	e004      	b.n	80014f6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80014ec:	6839      	ldr	r1, [r7, #0]
 80014ee:	6878      	ldr	r0, [r7, #4]
 80014f0:	f000 fc2d 	bl	8001d4e <USBD_CtlError>
              break;
 80014f4:	e000      	b.n	80014f8 <USBD_StdEPReq+0x1c8>
              break;
 80014f6:	bf00      	nop
          }
          break;
 80014f8:	e0ab      	b.n	8001652 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001500:	b2db      	uxtb	r3, r3
 8001502:	2b02      	cmp	r3, #2
 8001504:	d002      	beq.n	800150c <USBD_StdEPReq+0x1dc>
 8001506:	2b03      	cmp	r3, #3
 8001508:	d032      	beq.n	8001570 <USBD_StdEPReq+0x240>
 800150a:	e097      	b.n	800163c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800150c:	7bbb      	ldrb	r3, [r7, #14]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d007      	beq.n	8001522 <USBD_StdEPReq+0x1f2>
 8001512:	7bbb      	ldrb	r3, [r7, #14]
 8001514:	2b80      	cmp	r3, #128	@ 0x80
 8001516:	d004      	beq.n	8001522 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8001518:	6839      	ldr	r1, [r7, #0]
 800151a:	6878      	ldr	r0, [r7, #4]
 800151c:	f000 fc17 	bl	8001d4e <USBD_CtlError>
                break;
 8001520:	e091      	b.n	8001646 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8001522:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001526:	2b00      	cmp	r3, #0
 8001528:	da0b      	bge.n	8001542 <USBD_StdEPReq+0x212>
 800152a:	7bbb      	ldrb	r3, [r7, #14]
 800152c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001530:	4613      	mov	r3, r2
 8001532:	009b      	lsls	r3, r3, #2
 8001534:	4413      	add	r3, r2
 8001536:	009b      	lsls	r3, r3, #2
 8001538:	3310      	adds	r3, #16
 800153a:	687a      	ldr	r2, [r7, #4]
 800153c:	4413      	add	r3, r2
 800153e:	3304      	adds	r3, #4
 8001540:	e00b      	b.n	800155a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8001542:	7bbb      	ldrb	r3, [r7, #14]
 8001544:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8001548:	4613      	mov	r3, r2
 800154a:	009b      	lsls	r3, r3, #2
 800154c:	4413      	add	r3, r2
 800154e:	009b      	lsls	r3, r3, #2
 8001550:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001554:	687a      	ldr	r2, [r7, #4]
 8001556:	4413      	add	r3, r2
 8001558:	3304      	adds	r3, #4
 800155a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	2200      	movs	r2, #0
 8001560:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8001562:	68bb      	ldr	r3, [r7, #8]
 8001564:	2202      	movs	r2, #2
 8001566:	4619      	mov	r1, r3
 8001568:	6878      	ldr	r0, [r7, #4]
 800156a:	f000 fc6d 	bl	8001e48 <USBD_CtlSendData>
              break;
 800156e:	e06a      	b.n	8001646 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8001570:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001574:	2b00      	cmp	r3, #0
 8001576:	da11      	bge.n	800159c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8001578:	7bbb      	ldrb	r3, [r7, #14]
 800157a:	f003 020f 	and.w	r2, r3, #15
 800157e:	6879      	ldr	r1, [r7, #4]
 8001580:	4613      	mov	r3, r2
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	4413      	add	r3, r2
 8001586:	009b      	lsls	r3, r3, #2
 8001588:	440b      	add	r3, r1
 800158a:	3324      	adds	r3, #36	@ 0x24
 800158c:	881b      	ldrh	r3, [r3, #0]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d117      	bne.n	80015c2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8001592:	6839      	ldr	r1, [r7, #0]
 8001594:	6878      	ldr	r0, [r7, #4]
 8001596:	f000 fbda 	bl	8001d4e <USBD_CtlError>
                  break;
 800159a:	e054      	b.n	8001646 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800159c:	7bbb      	ldrb	r3, [r7, #14]
 800159e:	f003 020f 	and.w	r2, r3, #15
 80015a2:	6879      	ldr	r1, [r7, #4]
 80015a4:	4613      	mov	r3, r2
 80015a6:	009b      	lsls	r3, r3, #2
 80015a8:	4413      	add	r3, r2
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	440b      	add	r3, r1
 80015ae:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80015b2:	881b      	ldrh	r3, [r3, #0]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d104      	bne.n	80015c2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80015b8:	6839      	ldr	r1, [r7, #0]
 80015ba:	6878      	ldr	r0, [r7, #4]
 80015bc:	f000 fbc7 	bl	8001d4e <USBD_CtlError>
                  break;
 80015c0:	e041      	b.n	8001646 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80015c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	da0b      	bge.n	80015e2 <USBD_StdEPReq+0x2b2>
 80015ca:	7bbb      	ldrb	r3, [r7, #14]
 80015cc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80015d0:	4613      	mov	r3, r2
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	4413      	add	r3, r2
 80015d6:	009b      	lsls	r3, r3, #2
 80015d8:	3310      	adds	r3, #16
 80015da:	687a      	ldr	r2, [r7, #4]
 80015dc:	4413      	add	r3, r2
 80015de:	3304      	adds	r3, #4
 80015e0:	e00b      	b.n	80015fa <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80015e2:	7bbb      	ldrb	r3, [r7, #14]
 80015e4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80015e8:	4613      	mov	r3, r2
 80015ea:	009b      	lsls	r3, r3, #2
 80015ec:	4413      	add	r3, r2
 80015ee:	009b      	lsls	r3, r3, #2
 80015f0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80015f4:	687a      	ldr	r2, [r7, #4]
 80015f6:	4413      	add	r3, r2
 80015f8:	3304      	adds	r3, #4
 80015fa:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80015fc:	7bbb      	ldrb	r3, [r7, #14]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d002      	beq.n	8001608 <USBD_StdEPReq+0x2d8>
 8001602:	7bbb      	ldrb	r3, [r7, #14]
 8001604:	2b80      	cmp	r3, #128	@ 0x80
 8001606:	d103      	bne.n	8001610 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8001608:	68bb      	ldr	r3, [r7, #8]
 800160a:	2200      	movs	r2, #0
 800160c:	601a      	str	r2, [r3, #0]
 800160e:	e00e      	b.n	800162e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8001610:	7bbb      	ldrb	r3, [r7, #14]
 8001612:	4619      	mov	r1, r3
 8001614:	6878      	ldr	r0, [r7, #4]
 8001616:	f002 fc8f 	bl	8003f38 <USBD_LL_IsStallEP>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d003      	beq.n	8001628 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8001620:	68bb      	ldr	r3, [r7, #8]
 8001622:	2201      	movs	r2, #1
 8001624:	601a      	str	r2, [r3, #0]
 8001626:	e002      	b.n	800162e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	2200      	movs	r2, #0
 800162c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800162e:	68bb      	ldr	r3, [r7, #8]
 8001630:	2202      	movs	r2, #2
 8001632:	4619      	mov	r1, r3
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f000 fc07 	bl	8001e48 <USBD_CtlSendData>
              break;
 800163a:	e004      	b.n	8001646 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800163c:	6839      	ldr	r1, [r7, #0]
 800163e:	6878      	ldr	r0, [r7, #4]
 8001640:	f000 fb85 	bl	8001d4e <USBD_CtlError>
              break;
 8001644:	bf00      	nop
          }
          break;
 8001646:	e004      	b.n	8001652 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8001648:	6839      	ldr	r1, [r7, #0]
 800164a:	6878      	ldr	r0, [r7, #4]
 800164c:	f000 fb7f 	bl	8001d4e <USBD_CtlError>
          break;
 8001650:	bf00      	nop
      }
      break;
 8001652:	e005      	b.n	8001660 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8001654:	6839      	ldr	r1, [r7, #0]
 8001656:	6878      	ldr	r0, [r7, #4]
 8001658:	f000 fb79 	bl	8001d4e <USBD_CtlError>
      break;
 800165c:	e000      	b.n	8001660 <USBD_StdEPReq+0x330>
      break;
 800165e:	bf00      	nop
  }

  return ret;
 8001660:	7bfb      	ldrb	r3, [r7, #15]
}
 8001662:	4618      	mov	r0, r3
 8001664:	3710      	adds	r7, #16
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
	...

0800166c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
 8001674:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8001676:	2300      	movs	r3, #0
 8001678:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800167a:	2300      	movs	r3, #0
 800167c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800167e:	2300      	movs	r3, #0
 8001680:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	885b      	ldrh	r3, [r3, #2]
 8001686:	0a1b      	lsrs	r3, r3, #8
 8001688:	b29b      	uxth	r3, r3
 800168a:	3b01      	subs	r3, #1
 800168c:	2b0e      	cmp	r3, #14
 800168e:	f200 8152 	bhi.w	8001936 <USBD_GetDescriptor+0x2ca>
 8001692:	a201      	add	r2, pc, #4	@ (adr r2, 8001698 <USBD_GetDescriptor+0x2c>)
 8001694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001698:	08001709 	.word	0x08001709
 800169c:	08001721 	.word	0x08001721
 80016a0:	08001761 	.word	0x08001761
 80016a4:	08001937 	.word	0x08001937
 80016a8:	08001937 	.word	0x08001937
 80016ac:	080018d7 	.word	0x080018d7
 80016b0:	08001903 	.word	0x08001903
 80016b4:	08001937 	.word	0x08001937
 80016b8:	08001937 	.word	0x08001937
 80016bc:	08001937 	.word	0x08001937
 80016c0:	08001937 	.word	0x08001937
 80016c4:	08001937 	.word	0x08001937
 80016c8:	08001937 	.word	0x08001937
 80016cc:	08001937 	.word	0x08001937
 80016d0:	080016d5 	.word	0x080016d5
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80016da:	69db      	ldr	r3, [r3, #28]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d00b      	beq.n	80016f8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80016e6:	69db      	ldr	r3, [r3, #28]
 80016e8:	687a      	ldr	r2, [r7, #4]
 80016ea:	7c12      	ldrb	r2, [r2, #16]
 80016ec:	f107 0108 	add.w	r1, r7, #8
 80016f0:	4610      	mov	r0, r2
 80016f2:	4798      	blx	r3
 80016f4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80016f6:	e126      	b.n	8001946 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80016f8:	6839      	ldr	r1, [r7, #0]
 80016fa:	6878      	ldr	r0, [r7, #4]
 80016fc:	f000 fb27 	bl	8001d4e <USBD_CtlError>
        err++;
 8001700:	7afb      	ldrb	r3, [r7, #11]
 8001702:	3301      	adds	r3, #1
 8001704:	72fb      	strb	r3, [r7, #11]
      break;
 8001706:	e11e      	b.n	8001946 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	687a      	ldr	r2, [r7, #4]
 8001712:	7c12      	ldrb	r2, [r2, #16]
 8001714:	f107 0108 	add.w	r1, r7, #8
 8001718:	4610      	mov	r0, r2
 800171a:	4798      	blx	r3
 800171c:	60f8      	str	r0, [r7, #12]
      break;
 800171e:	e112      	b.n	8001946 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	7c1b      	ldrb	r3, [r3, #16]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d10d      	bne.n	8001744 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800172e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001730:	f107 0208 	add.w	r2, r7, #8
 8001734:	4610      	mov	r0, r2
 8001736:	4798      	blx	r3
 8001738:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	3301      	adds	r3, #1
 800173e:	2202      	movs	r2, #2
 8001740:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8001742:	e100      	b.n	8001946 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800174a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800174c:	f107 0208 	add.w	r2, r7, #8
 8001750:	4610      	mov	r0, r2
 8001752:	4798      	blx	r3
 8001754:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	3301      	adds	r3, #1
 800175a:	2202      	movs	r2, #2
 800175c:	701a      	strb	r2, [r3, #0]
      break;
 800175e:	e0f2      	b.n	8001946 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	885b      	ldrh	r3, [r3, #2]
 8001764:	b2db      	uxtb	r3, r3
 8001766:	2b05      	cmp	r3, #5
 8001768:	f200 80ac 	bhi.w	80018c4 <USBD_GetDescriptor+0x258>
 800176c:	a201      	add	r2, pc, #4	@ (adr r2, 8001774 <USBD_GetDescriptor+0x108>)
 800176e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001772:	bf00      	nop
 8001774:	0800178d 	.word	0x0800178d
 8001778:	080017c1 	.word	0x080017c1
 800177c:	080017f5 	.word	0x080017f5
 8001780:	08001829 	.word	0x08001829
 8001784:	0800185d 	.word	0x0800185d
 8001788:	08001891 	.word	0x08001891
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d00b      	beq.n	80017b0 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	687a      	ldr	r2, [r7, #4]
 80017a2:	7c12      	ldrb	r2, [r2, #16]
 80017a4:	f107 0108 	add.w	r1, r7, #8
 80017a8:	4610      	mov	r0, r2
 80017aa:	4798      	blx	r3
 80017ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80017ae:	e091      	b.n	80018d4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80017b0:	6839      	ldr	r1, [r7, #0]
 80017b2:	6878      	ldr	r0, [r7, #4]
 80017b4:	f000 facb 	bl	8001d4e <USBD_CtlError>
            err++;
 80017b8:	7afb      	ldrb	r3, [r7, #11]
 80017ba:	3301      	adds	r3, #1
 80017bc:	72fb      	strb	r3, [r7, #11]
          break;
 80017be:	e089      	b.n	80018d4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d00b      	beq.n	80017e4 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80017d2:	689b      	ldr	r3, [r3, #8]
 80017d4:	687a      	ldr	r2, [r7, #4]
 80017d6:	7c12      	ldrb	r2, [r2, #16]
 80017d8:	f107 0108 	add.w	r1, r7, #8
 80017dc:	4610      	mov	r0, r2
 80017de:	4798      	blx	r3
 80017e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80017e2:	e077      	b.n	80018d4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80017e4:	6839      	ldr	r1, [r7, #0]
 80017e6:	6878      	ldr	r0, [r7, #4]
 80017e8:	f000 fab1 	bl	8001d4e <USBD_CtlError>
            err++;
 80017ec:	7afb      	ldrb	r3, [r7, #11]
 80017ee:	3301      	adds	r3, #1
 80017f0:	72fb      	strb	r3, [r7, #11]
          break;
 80017f2:	e06f      	b.n	80018d4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80017fa:	68db      	ldr	r3, [r3, #12]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d00b      	beq.n	8001818 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8001806:	68db      	ldr	r3, [r3, #12]
 8001808:	687a      	ldr	r2, [r7, #4]
 800180a:	7c12      	ldrb	r2, [r2, #16]
 800180c:	f107 0108 	add.w	r1, r7, #8
 8001810:	4610      	mov	r0, r2
 8001812:	4798      	blx	r3
 8001814:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8001816:	e05d      	b.n	80018d4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8001818:	6839      	ldr	r1, [r7, #0]
 800181a:	6878      	ldr	r0, [r7, #4]
 800181c:	f000 fa97 	bl	8001d4e <USBD_CtlError>
            err++;
 8001820:	7afb      	ldrb	r3, [r7, #11]
 8001822:	3301      	adds	r3, #1
 8001824:	72fb      	strb	r3, [r7, #11]
          break;
 8001826:	e055      	b.n	80018d4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800182e:	691b      	ldr	r3, [r3, #16]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d00b      	beq.n	800184c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800183a:	691b      	ldr	r3, [r3, #16]
 800183c:	687a      	ldr	r2, [r7, #4]
 800183e:	7c12      	ldrb	r2, [r2, #16]
 8001840:	f107 0108 	add.w	r1, r7, #8
 8001844:	4610      	mov	r0, r2
 8001846:	4798      	blx	r3
 8001848:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800184a:	e043      	b.n	80018d4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800184c:	6839      	ldr	r1, [r7, #0]
 800184e:	6878      	ldr	r0, [r7, #4]
 8001850:	f000 fa7d 	bl	8001d4e <USBD_CtlError>
            err++;
 8001854:	7afb      	ldrb	r3, [r7, #11]
 8001856:	3301      	adds	r3, #1
 8001858:	72fb      	strb	r3, [r7, #11]
          break;
 800185a:	e03b      	b.n	80018d4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8001862:	695b      	ldr	r3, [r3, #20]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d00b      	beq.n	8001880 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800186e:	695b      	ldr	r3, [r3, #20]
 8001870:	687a      	ldr	r2, [r7, #4]
 8001872:	7c12      	ldrb	r2, [r2, #16]
 8001874:	f107 0108 	add.w	r1, r7, #8
 8001878:	4610      	mov	r0, r2
 800187a:	4798      	blx	r3
 800187c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800187e:	e029      	b.n	80018d4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8001880:	6839      	ldr	r1, [r7, #0]
 8001882:	6878      	ldr	r0, [r7, #4]
 8001884:	f000 fa63 	bl	8001d4e <USBD_CtlError>
            err++;
 8001888:	7afb      	ldrb	r3, [r7, #11]
 800188a:	3301      	adds	r3, #1
 800188c:	72fb      	strb	r3, [r7, #11]
          break;
 800188e:	e021      	b.n	80018d4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8001896:	699b      	ldr	r3, [r3, #24]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d00b      	beq.n	80018b4 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80018a2:	699b      	ldr	r3, [r3, #24]
 80018a4:	687a      	ldr	r2, [r7, #4]
 80018a6:	7c12      	ldrb	r2, [r2, #16]
 80018a8:	f107 0108 	add.w	r1, r7, #8
 80018ac:	4610      	mov	r0, r2
 80018ae:	4798      	blx	r3
 80018b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80018b2:	e00f      	b.n	80018d4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80018b4:	6839      	ldr	r1, [r7, #0]
 80018b6:	6878      	ldr	r0, [r7, #4]
 80018b8:	f000 fa49 	bl	8001d4e <USBD_CtlError>
            err++;
 80018bc:	7afb      	ldrb	r3, [r7, #11]
 80018be:	3301      	adds	r3, #1
 80018c0:	72fb      	strb	r3, [r7, #11]
          break;
 80018c2:	e007      	b.n	80018d4 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80018c4:	6839      	ldr	r1, [r7, #0]
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	f000 fa41 	bl	8001d4e <USBD_CtlError>
          err++;
 80018cc:	7afb      	ldrb	r3, [r7, #11]
 80018ce:	3301      	adds	r3, #1
 80018d0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80018d2:	bf00      	nop
      }
      break;
 80018d4:	e037      	b.n	8001946 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	7c1b      	ldrb	r3, [r3, #16]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d109      	bne.n	80018f2 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80018e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018e6:	f107 0208 	add.w	r2, r7, #8
 80018ea:	4610      	mov	r0, r2
 80018ec:	4798      	blx	r3
 80018ee:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80018f0:	e029      	b.n	8001946 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80018f2:	6839      	ldr	r1, [r7, #0]
 80018f4:	6878      	ldr	r0, [r7, #4]
 80018f6:	f000 fa2a 	bl	8001d4e <USBD_CtlError>
        err++;
 80018fa:	7afb      	ldrb	r3, [r7, #11]
 80018fc:	3301      	adds	r3, #1
 80018fe:	72fb      	strb	r3, [r7, #11]
      break;
 8001900:	e021      	b.n	8001946 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	7c1b      	ldrb	r3, [r3, #16]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d10d      	bne.n	8001926 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8001910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001912:	f107 0208 	add.w	r2, r7, #8
 8001916:	4610      	mov	r0, r2
 8001918:	4798      	blx	r3
 800191a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	3301      	adds	r3, #1
 8001920:	2207      	movs	r2, #7
 8001922:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8001924:	e00f      	b.n	8001946 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8001926:	6839      	ldr	r1, [r7, #0]
 8001928:	6878      	ldr	r0, [r7, #4]
 800192a:	f000 fa10 	bl	8001d4e <USBD_CtlError>
        err++;
 800192e:	7afb      	ldrb	r3, [r7, #11]
 8001930:	3301      	adds	r3, #1
 8001932:	72fb      	strb	r3, [r7, #11]
      break;
 8001934:	e007      	b.n	8001946 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8001936:	6839      	ldr	r1, [r7, #0]
 8001938:	6878      	ldr	r0, [r7, #4]
 800193a:	f000 fa08 	bl	8001d4e <USBD_CtlError>
      err++;
 800193e:	7afb      	ldrb	r3, [r7, #11]
 8001940:	3301      	adds	r3, #1
 8001942:	72fb      	strb	r3, [r7, #11]
      break;
 8001944:	bf00      	nop
  }

  if (err != 0U)
 8001946:	7afb      	ldrb	r3, [r7, #11]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d11e      	bne.n	800198a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	88db      	ldrh	r3, [r3, #6]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d016      	beq.n	8001982 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8001954:	893b      	ldrh	r3, [r7, #8]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d00e      	beq.n	8001978 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	88da      	ldrh	r2, [r3, #6]
 800195e:	893b      	ldrh	r3, [r7, #8]
 8001960:	4293      	cmp	r3, r2
 8001962:	bf28      	it	cs
 8001964:	4613      	movcs	r3, r2
 8001966:	b29b      	uxth	r3, r3
 8001968:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800196a:	893b      	ldrh	r3, [r7, #8]
 800196c:	461a      	mov	r2, r3
 800196e:	68f9      	ldr	r1, [r7, #12]
 8001970:	6878      	ldr	r0, [r7, #4]
 8001972:	f000 fa69 	bl	8001e48 <USBD_CtlSendData>
 8001976:	e009      	b.n	800198c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8001978:	6839      	ldr	r1, [r7, #0]
 800197a:	6878      	ldr	r0, [r7, #4]
 800197c:	f000 f9e7 	bl	8001d4e <USBD_CtlError>
 8001980:	e004      	b.n	800198c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8001982:	6878      	ldr	r0, [r7, #4]
 8001984:	f000 fa9d 	bl	8001ec2 <USBD_CtlSendStatus>
 8001988:	e000      	b.n	800198c <USBD_GetDescriptor+0x320>
    return;
 800198a:	bf00      	nop
  }
}
 800198c:	3710      	adds	r7, #16
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop

08001994 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b084      	sub	sp, #16
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
 800199c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	889b      	ldrh	r3, [r3, #4]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d131      	bne.n	8001a0a <USBD_SetAddress+0x76>
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	88db      	ldrh	r3, [r3, #6]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d12d      	bne.n	8001a0a <USBD_SetAddress+0x76>
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	885b      	ldrh	r3, [r3, #2]
 80019b2:	2b7f      	cmp	r3, #127	@ 0x7f
 80019b4:	d829      	bhi.n	8001a0a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	885b      	ldrh	r3, [r3, #2]
 80019ba:	b2db      	uxtb	r3, r3
 80019bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80019c0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	2b03      	cmp	r3, #3
 80019cc:	d104      	bne.n	80019d8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80019ce:	6839      	ldr	r1, [r7, #0]
 80019d0:	6878      	ldr	r0, [r7, #4]
 80019d2:	f000 f9bc 	bl	8001d4e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80019d6:	e01d      	b.n	8001a14 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	7bfa      	ldrb	r2, [r7, #15]
 80019dc:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80019e0:	7bfb      	ldrb	r3, [r7, #15]
 80019e2:	4619      	mov	r1, r3
 80019e4:	6878      	ldr	r0, [r7, #4]
 80019e6:	f002 fad3 	bl	8003f90 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80019ea:	6878      	ldr	r0, [r7, #4]
 80019ec:	f000 fa69 	bl	8001ec2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80019f0:	7bfb      	ldrb	r3, [r7, #15]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d004      	beq.n	8001a00 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2202      	movs	r2, #2
 80019fa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80019fe:	e009      	b.n	8001a14 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2201      	movs	r2, #1
 8001a04:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8001a08:	e004      	b.n	8001a14 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8001a0a:	6839      	ldr	r1, [r7, #0]
 8001a0c:	6878      	ldr	r0, [r7, #4]
 8001a0e:	f000 f99e 	bl	8001d4e <USBD_CtlError>
  }
}
 8001a12:	bf00      	nop
 8001a14:	bf00      	nop
 8001a16:	3710      	adds	r7, #16
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}

08001a1c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b084      	sub	sp, #16
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
 8001a24:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8001a26:	2300      	movs	r3, #0
 8001a28:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	885b      	ldrh	r3, [r3, #2]
 8001a2e:	b2da      	uxtb	r2, r3
 8001a30:	4b4e      	ldr	r3, [pc, #312]	@ (8001b6c <USBD_SetConfig+0x150>)
 8001a32:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8001a34:	4b4d      	ldr	r3, [pc, #308]	@ (8001b6c <USBD_SetConfig+0x150>)
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d905      	bls.n	8001a48 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8001a3c:	6839      	ldr	r1, [r7, #0]
 8001a3e:	6878      	ldr	r0, [r7, #4]
 8001a40:	f000 f985 	bl	8001d4e <USBD_CtlError>
    return USBD_FAIL;
 8001a44:	2303      	movs	r3, #3
 8001a46:	e08c      	b.n	8001b62 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001a4e:	b2db      	uxtb	r3, r3
 8001a50:	2b02      	cmp	r3, #2
 8001a52:	d002      	beq.n	8001a5a <USBD_SetConfig+0x3e>
 8001a54:	2b03      	cmp	r3, #3
 8001a56:	d029      	beq.n	8001aac <USBD_SetConfig+0x90>
 8001a58:	e075      	b.n	8001b46 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8001a5a:	4b44      	ldr	r3, [pc, #272]	@ (8001b6c <USBD_SetConfig+0x150>)
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d020      	beq.n	8001aa4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8001a62:	4b42      	ldr	r3, [pc, #264]	@ (8001b6c <USBD_SetConfig+0x150>)
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	461a      	mov	r2, r3
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8001a6c:	4b3f      	ldr	r3, [pc, #252]	@ (8001b6c <USBD_SetConfig+0x150>)
 8001a6e:	781b      	ldrb	r3, [r3, #0]
 8001a70:	4619      	mov	r1, r3
 8001a72:	6878      	ldr	r0, [r7, #4]
 8001a74:	f7ff f80d 	bl	8000a92 <USBD_SetClassConfig>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8001a7c:	7bfb      	ldrb	r3, [r7, #15]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d008      	beq.n	8001a94 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8001a82:	6839      	ldr	r1, [r7, #0]
 8001a84:	6878      	ldr	r0, [r7, #4]
 8001a86:	f000 f962 	bl	8001d4e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2202      	movs	r2, #2
 8001a8e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8001a92:	e065      	b.n	8001b60 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8001a94:	6878      	ldr	r0, [r7, #4]
 8001a96:	f000 fa14 	bl	8001ec2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2203      	movs	r2, #3
 8001a9e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8001aa2:	e05d      	b.n	8001b60 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8001aa4:	6878      	ldr	r0, [r7, #4]
 8001aa6:	f000 fa0c 	bl	8001ec2 <USBD_CtlSendStatus>
      break;
 8001aaa:	e059      	b.n	8001b60 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8001aac:	4b2f      	ldr	r3, [pc, #188]	@ (8001b6c <USBD_SetConfig+0x150>)
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d112      	bne.n	8001ada <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2202      	movs	r2, #2
 8001ab8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8001abc:	4b2b      	ldr	r3, [pc, #172]	@ (8001b6c <USBD_SetConfig+0x150>)
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8001ac6:	4b29      	ldr	r3, [pc, #164]	@ (8001b6c <USBD_SetConfig+0x150>)
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	4619      	mov	r1, r3
 8001acc:	6878      	ldr	r0, [r7, #4]
 8001ace:	f7fe fffc 	bl	8000aca <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f000 f9f5 	bl	8001ec2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8001ad8:	e042      	b.n	8001b60 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8001ada:	4b24      	ldr	r3, [pc, #144]	@ (8001b6c <USBD_SetConfig+0x150>)
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	461a      	mov	r2, r3
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d02a      	beq.n	8001b3e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	4619      	mov	r1, r3
 8001af0:	6878      	ldr	r0, [r7, #4]
 8001af2:	f7fe ffea 	bl	8000aca <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8001af6:	4b1d      	ldr	r3, [pc, #116]	@ (8001b6c <USBD_SetConfig+0x150>)
 8001af8:	781b      	ldrb	r3, [r3, #0]
 8001afa:	461a      	mov	r2, r3
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8001b00:	4b1a      	ldr	r3, [pc, #104]	@ (8001b6c <USBD_SetConfig+0x150>)
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	4619      	mov	r1, r3
 8001b06:	6878      	ldr	r0, [r7, #4]
 8001b08:	f7fe ffc3 	bl	8000a92 <USBD_SetClassConfig>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8001b10:	7bfb      	ldrb	r3, [r7, #15]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d00f      	beq.n	8001b36 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8001b16:	6839      	ldr	r1, [r7, #0]
 8001b18:	6878      	ldr	r0, [r7, #4]
 8001b1a:	f000 f918 	bl	8001d4e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	b2db      	uxtb	r3, r3
 8001b24:	4619      	mov	r1, r3
 8001b26:	6878      	ldr	r0, [r7, #4]
 8001b28:	f7fe ffcf 	bl	8000aca <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2202      	movs	r2, #2
 8001b30:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8001b34:	e014      	b.n	8001b60 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8001b36:	6878      	ldr	r0, [r7, #4]
 8001b38:	f000 f9c3 	bl	8001ec2 <USBD_CtlSendStatus>
      break;
 8001b3c:	e010      	b.n	8001b60 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8001b3e:	6878      	ldr	r0, [r7, #4]
 8001b40:	f000 f9bf 	bl	8001ec2 <USBD_CtlSendStatus>
      break;
 8001b44:	e00c      	b.n	8001b60 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8001b46:	6839      	ldr	r1, [r7, #0]
 8001b48:	6878      	ldr	r0, [r7, #4]
 8001b4a:	f000 f900 	bl	8001d4e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8001b4e:	4b07      	ldr	r3, [pc, #28]	@ (8001b6c <USBD_SetConfig+0x150>)
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	4619      	mov	r1, r3
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	f7fe ffb8 	bl	8000aca <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8001b5a:	2303      	movs	r3, #3
 8001b5c:	73fb      	strb	r3, [r7, #15]
      break;
 8001b5e:	bf00      	nop
  }

  return ret;
 8001b60:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	3710      	adds	r7, #16
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	240001dc 	.word	0x240001dc

08001b70 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	88db      	ldrh	r3, [r3, #6]
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d004      	beq.n	8001b8c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8001b82:	6839      	ldr	r1, [r7, #0]
 8001b84:	6878      	ldr	r0, [r7, #4]
 8001b86:	f000 f8e2 	bl	8001d4e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8001b8a:	e023      	b.n	8001bd4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	2b02      	cmp	r3, #2
 8001b96:	dc02      	bgt.n	8001b9e <USBD_GetConfig+0x2e>
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	dc03      	bgt.n	8001ba4 <USBD_GetConfig+0x34>
 8001b9c:	e015      	b.n	8001bca <USBD_GetConfig+0x5a>
 8001b9e:	2b03      	cmp	r3, #3
 8001ba0:	d00b      	beq.n	8001bba <USBD_GetConfig+0x4a>
 8001ba2:	e012      	b.n	8001bca <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	3308      	adds	r3, #8
 8001bae:	2201      	movs	r2, #1
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	6878      	ldr	r0, [r7, #4]
 8001bb4:	f000 f948 	bl	8001e48 <USBD_CtlSendData>
        break;
 8001bb8:	e00c      	b.n	8001bd4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	3304      	adds	r3, #4
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	6878      	ldr	r0, [r7, #4]
 8001bc4:	f000 f940 	bl	8001e48 <USBD_CtlSendData>
        break;
 8001bc8:	e004      	b.n	8001bd4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8001bca:	6839      	ldr	r1, [r7, #0]
 8001bcc:	6878      	ldr	r0, [r7, #4]
 8001bce:	f000 f8be 	bl	8001d4e <USBD_CtlError>
        break;
 8001bd2:	bf00      	nop
}
 8001bd4:	bf00      	nop
 8001bd6:	3708      	adds	r7, #8
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}

08001bdc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
 8001be4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001bec:	b2db      	uxtb	r3, r3
 8001bee:	3b01      	subs	r3, #1
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d81e      	bhi.n	8001c32 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	88db      	ldrh	r3, [r3, #6]
 8001bf8:	2b02      	cmp	r3, #2
 8001bfa:	d004      	beq.n	8001c06 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8001bfc:	6839      	ldr	r1, [r7, #0]
 8001bfe:	6878      	ldr	r0, [r7, #4]
 8001c00:	f000 f8a5 	bl	8001d4e <USBD_CtlError>
        break;
 8001c04:	e01a      	b.n	8001c3c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2201      	movs	r2, #1
 8001c0a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d005      	beq.n	8001c22 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	68db      	ldr	r3, [r3, #12]
 8001c1a:	f043 0202 	orr.w	r2, r3, #2
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	330c      	adds	r3, #12
 8001c26:	2202      	movs	r2, #2
 8001c28:	4619      	mov	r1, r3
 8001c2a:	6878      	ldr	r0, [r7, #4]
 8001c2c:	f000 f90c 	bl	8001e48 <USBD_CtlSendData>
      break;
 8001c30:	e004      	b.n	8001c3c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8001c32:	6839      	ldr	r1, [r7, #0]
 8001c34:	6878      	ldr	r0, [r7, #4]
 8001c36:	f000 f88a 	bl	8001d4e <USBD_CtlError>
      break;
 8001c3a:	bf00      	nop
  }
}
 8001c3c:	bf00      	nop
 8001c3e:	3708      	adds	r7, #8
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}

08001c44 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
 8001c4c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	885b      	ldrh	r3, [r3, #2]
 8001c52:	2b01      	cmp	r3, #1
 8001c54:	d107      	bne.n	8001c66 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	2201      	movs	r2, #1
 8001c5a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8001c5e:	6878      	ldr	r0, [r7, #4]
 8001c60:	f000 f92f 	bl	8001ec2 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8001c64:	e013      	b.n	8001c8e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	885b      	ldrh	r3, [r3, #2]
 8001c6a:	2b02      	cmp	r3, #2
 8001c6c:	d10b      	bne.n	8001c86 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	889b      	ldrh	r3, [r3, #4]
 8001c72:	0a1b      	lsrs	r3, r3, #8
 8001c74:	b29b      	uxth	r3, r3
 8001c76:	b2da      	uxtb	r2, r3
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8001c7e:	6878      	ldr	r0, [r7, #4]
 8001c80:	f000 f91f 	bl	8001ec2 <USBD_CtlSendStatus>
}
 8001c84:	e003      	b.n	8001c8e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8001c86:	6839      	ldr	r1, [r7, #0]
 8001c88:	6878      	ldr	r0, [r7, #4]
 8001c8a:	f000 f860 	bl	8001d4e <USBD_CtlError>
}
 8001c8e:	bf00      	nop
 8001c90:	3708      	adds	r7, #8
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}

08001c96 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b082      	sub	sp, #8
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
 8001c9e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	3b01      	subs	r3, #1
 8001caa:	2b02      	cmp	r3, #2
 8001cac:	d80b      	bhi.n	8001cc6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	885b      	ldrh	r3, [r3, #2]
 8001cb2:	2b01      	cmp	r3, #1
 8001cb4:	d10c      	bne.n	8001cd0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	2200      	movs	r2, #0
 8001cba:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8001cbe:	6878      	ldr	r0, [r7, #4]
 8001cc0:	f000 f8ff 	bl	8001ec2 <USBD_CtlSendStatus>
      }
      break;
 8001cc4:	e004      	b.n	8001cd0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8001cc6:	6839      	ldr	r1, [r7, #0]
 8001cc8:	6878      	ldr	r0, [r7, #4]
 8001cca:	f000 f840 	bl	8001d4e <USBD_CtlError>
      break;
 8001cce:	e000      	b.n	8001cd2 <USBD_ClrFeature+0x3c>
      break;
 8001cd0:	bf00      	nop
  }
}
 8001cd2:	bf00      	nop
 8001cd4:	3708      	adds	r7, #8
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}

08001cda <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8001cda:	b580      	push	{r7, lr}
 8001cdc:	b084      	sub	sp, #16
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	6078      	str	r0, [r7, #4]
 8001ce2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	781a      	ldrb	r2, [r3, #0]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	781a      	ldrb	r2, [r3, #0]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	3301      	adds	r3, #1
 8001d02:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8001d04:	68f8      	ldr	r0, [r7, #12]
 8001d06:	f7ff fa16 	bl	8001136 <SWAPBYTE>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	461a      	mov	r2, r3
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	3301      	adds	r3, #1
 8001d16:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	3301      	adds	r3, #1
 8001d1c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8001d1e:	68f8      	ldr	r0, [r7, #12]
 8001d20:	f7ff fa09 	bl	8001136 <SWAPBYTE>
 8001d24:	4603      	mov	r3, r0
 8001d26:	461a      	mov	r2, r3
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	3301      	adds	r3, #1
 8001d30:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	3301      	adds	r3, #1
 8001d36:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8001d38:	68f8      	ldr	r0, [r7, #12]
 8001d3a:	f7ff f9fc 	bl	8001136 <SWAPBYTE>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	461a      	mov	r2, r3
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	80da      	strh	r2, [r3, #6]
}
 8001d46:	bf00      	nop
 8001d48:	3710      	adds	r7, #16
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}

08001d4e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	b082      	sub	sp, #8
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	6078      	str	r0, [r7, #4]
 8001d56:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8001d58:	2180      	movs	r1, #128	@ 0x80
 8001d5a:	6878      	ldr	r0, [r7, #4]
 8001d5c:	f002 f8ae 	bl	8003ebc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8001d60:	2100      	movs	r1, #0
 8001d62:	6878      	ldr	r0, [r7, #4]
 8001d64:	f002 f8aa 	bl	8003ebc <USBD_LL_StallEP>
}
 8001d68:	bf00      	nop
 8001d6a:	3708      	adds	r7, #8
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}

08001d70 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b086      	sub	sp, #24
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	60f8      	str	r0, [r7, #12]
 8001d78:	60b9      	str	r1, [r7, #8]
 8001d7a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d042      	beq.n	8001e0c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8001d8a:	6938      	ldr	r0, [r7, #16]
 8001d8c:	f000 f842 	bl	8001e14 <USBD_GetLen>
 8001d90:	4603      	mov	r3, r0
 8001d92:	3301      	adds	r3, #1
 8001d94:	005b      	lsls	r3, r3, #1
 8001d96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001d9a:	d808      	bhi.n	8001dae <USBD_GetString+0x3e>
 8001d9c:	6938      	ldr	r0, [r7, #16]
 8001d9e:	f000 f839 	bl	8001e14 <USBD_GetLen>
 8001da2:	4603      	mov	r3, r0
 8001da4:	3301      	adds	r3, #1
 8001da6:	b29b      	uxth	r3, r3
 8001da8:	005b      	lsls	r3, r3, #1
 8001daa:	b29a      	uxth	r2, r3
 8001dac:	e001      	b.n	8001db2 <USBD_GetString+0x42>
 8001dae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8001db6:	7dfb      	ldrb	r3, [r7, #23]
 8001db8:	68ba      	ldr	r2, [r7, #8]
 8001dba:	4413      	add	r3, r2
 8001dbc:	687a      	ldr	r2, [r7, #4]
 8001dbe:	7812      	ldrb	r2, [r2, #0]
 8001dc0:	701a      	strb	r2, [r3, #0]
  idx++;
 8001dc2:	7dfb      	ldrb	r3, [r7, #23]
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8001dc8:	7dfb      	ldrb	r3, [r7, #23]
 8001dca:	68ba      	ldr	r2, [r7, #8]
 8001dcc:	4413      	add	r3, r2
 8001dce:	2203      	movs	r2, #3
 8001dd0:	701a      	strb	r2, [r3, #0]
  idx++;
 8001dd2:	7dfb      	ldrb	r3, [r7, #23]
 8001dd4:	3301      	adds	r3, #1
 8001dd6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8001dd8:	e013      	b.n	8001e02 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8001dda:	7dfb      	ldrb	r3, [r7, #23]
 8001ddc:	68ba      	ldr	r2, [r7, #8]
 8001dde:	4413      	add	r3, r2
 8001de0:	693a      	ldr	r2, [r7, #16]
 8001de2:	7812      	ldrb	r2, [r2, #0]
 8001de4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	3301      	adds	r3, #1
 8001dea:	613b      	str	r3, [r7, #16]
    idx++;
 8001dec:	7dfb      	ldrb	r3, [r7, #23]
 8001dee:	3301      	adds	r3, #1
 8001df0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8001df2:	7dfb      	ldrb	r3, [r7, #23]
 8001df4:	68ba      	ldr	r2, [r7, #8]
 8001df6:	4413      	add	r3, r2
 8001df8:	2200      	movs	r2, #0
 8001dfa:	701a      	strb	r2, [r3, #0]
    idx++;
 8001dfc:	7dfb      	ldrb	r3, [r7, #23]
 8001dfe:	3301      	adds	r3, #1
 8001e00:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8001e02:	693b      	ldr	r3, [r7, #16]
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d1e7      	bne.n	8001dda <USBD_GetString+0x6a>
 8001e0a:	e000      	b.n	8001e0e <USBD_GetString+0x9e>
    return;
 8001e0c:	bf00      	nop
  }
}
 8001e0e:	3718      	adds	r7, #24
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}

08001e14 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b085      	sub	sp, #20
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8001e24:	e005      	b.n	8001e32 <USBD_GetLen+0x1e>
  {
    len++;
 8001e26:	7bfb      	ldrb	r3, [r7, #15]
 8001e28:	3301      	adds	r3, #1
 8001e2a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	3301      	adds	r3, #1
 8001e30:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8001e32:	68bb      	ldr	r3, [r7, #8]
 8001e34:	781b      	ldrb	r3, [r3, #0]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d1f5      	bne.n	8001e26 <USBD_GetLen+0x12>
  }

  return len;
 8001e3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	3714      	adds	r7, #20
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr

08001e48 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b084      	sub	sp, #16
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	60f8      	str	r0, [r7, #12]
 8001e50:	60b9      	str	r1, [r7, #8]
 8001e52:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	2202      	movs	r2, #2
 8001e58:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	687a      	ldr	r2, [r7, #4]
 8001e60:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	687a      	ldr	r2, [r7, #4]
 8001e66:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	68ba      	ldr	r2, [r7, #8]
 8001e6c:	2100      	movs	r1, #0
 8001e6e:	68f8      	ldr	r0, [r7, #12]
 8001e70:	f002 f8ad 	bl	8003fce <USBD_LL_Transmit>

  return USBD_OK;
 8001e74:	2300      	movs	r3, #0
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3710      	adds	r7, #16
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}

08001e7e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8001e7e:	b580      	push	{r7, lr}
 8001e80:	b084      	sub	sp, #16
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	60f8      	str	r0, [r7, #12]
 8001e86:	60b9      	str	r1, [r7, #8]
 8001e88:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	68ba      	ldr	r2, [r7, #8]
 8001e8e:	2100      	movs	r1, #0
 8001e90:	68f8      	ldr	r0, [r7, #12]
 8001e92:	f002 f89c 	bl	8003fce <USBD_LL_Transmit>

  return USBD_OK;
 8001e96:	2300      	movs	r3, #0
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3710      	adds	r7, #16
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b084      	sub	sp, #16
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	60f8      	str	r0, [r7, #12]
 8001ea8:	60b9      	str	r1, [r7, #8]
 8001eaa:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	68ba      	ldr	r2, [r7, #8]
 8001eb0:	2100      	movs	r1, #0
 8001eb2:	68f8      	ldr	r0, [r7, #12]
 8001eb4:	f002 f8ac 	bl	8004010 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8001eb8:	2300      	movs	r3, #0
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3710      	adds	r7, #16
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}

08001ec2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8001ec2:	b580      	push	{r7, lr}
 8001ec4:	b082      	sub	sp, #8
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2204      	movs	r2, #4
 8001ece:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	2100      	movs	r1, #0
 8001ed8:	6878      	ldr	r0, [r7, #4]
 8001eda:	f002 f878 	bl	8003fce <USBD_LL_Transmit>

  return USBD_OK;
 8001ede:	2300      	movs	r3, #0
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	3708      	adds	r7, #8
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}

08001ee8 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2205      	movs	r2, #5
 8001ef4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8001ef8:	2300      	movs	r3, #0
 8001efa:	2200      	movs	r2, #0
 8001efc:	2100      	movs	r1, #0
 8001efe:	6878      	ldr	r0, [r7, #4]
 8001f00:	f002 f886 	bl	8004010 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8001f04:	2300      	movs	r3, #0
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}

08001f0e <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8001f0e:	b580      	push	{r7, lr}
 8001f10:	b084      	sub	sp, #16
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	60f8      	str	r0, [r7, #12]
 8001f16:	60b9      	str	r1, [r7, #8]
 8001f18:	4613      	mov	r3, r2
 8001f1a:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d101      	bne.n	8001f26 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8001f22:	2302      	movs	r3, #2
 8001f24:	e029      	b.n	8001f7a <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	79fa      	ldrb	r2, [r7, #7]
 8001f2a:	f883 24a4 	strb.w	r2, [r3, #1188]	@ 0x4a4

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	2200      	movs	r2, #0
 8001f32:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454
  phost->ClassNumber = 0U;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	2200      	movs	r2, #0
 8001f3a:	f8c3 2458 	str.w	r2, [r3, #1112]	@ 0x458

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8001f3e:	68f8      	ldr	r0, [r7, #12]
 8001f40:	f000 f81f 	bl	8001f82 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	2200      	movs	r2, #0
 8001f48:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	2200      	movs	r2, #0
 8001f58:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	2200      	movs	r2, #0
 8001f60:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8001f64:	68bb      	ldr	r3, [r7, #8]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d003      	beq.n	8001f72 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	68ba      	ldr	r2, [r7, #8]
 8001f6e:	f8c3 24ac 	str.w	r2, [r3, #1196]	@ 0x4ac

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8001f72:	68f8      	ldr	r0, [r7, #12]
 8001f74:	f002 fa8a 	bl	800448c <USBH_LL_Init>

  return USBH_OK;
 8001f78:	2300      	movs	r3, #0
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3710      	adds	r7, #16
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}

08001f82 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8001f82:	b580      	push	{r7, lr}
 8001f84:	b084      	sub	sp, #16
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	60fb      	str	r3, [r7, #12]
 8001f8e:	e00a      	b.n	8001fa6 <DeInitStateMachine+0x24>
  {
    phost->Pipes[i] = 0U;
 8001f90:	687a      	ldr	r2, [r7, #4]
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 8001f98:	009b      	lsls	r3, r3, #2
 8001f9a:	4413      	add	r3, r2
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	3301      	adds	r3, #1
 8001fa4:	60fb      	str	r3, [r7, #12]
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	2b0f      	cmp	r3, #15
 8001faa:	d9f1      	bls.n	8001f90 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8001fac:	2300      	movs	r3, #0
 8001fae:	60fb      	str	r3, [r7, #12]
 8001fb0:	e009      	b.n	8001fc6 <DeInitStateMachine+0x44>
  {
    phost->device.Data[i] = 0U;
 8001fb2:	687a      	ldr	r2, [r7, #4]
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	4413      	add	r3, r2
 8001fb8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	3301      	adds	r3, #1
 8001fc4:	60fb      	str	r3, [r7, #12]
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001fcc:	d3f1      	bcc.n	8001fb2 <DeInitStateMachine+0x30>
  }

  phost->gState = HOST_IDLE;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2201      	movs	r2, #1
 8001fde:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	f8c3 249c 	str.w	r2, [r3, #1180]	@ 0x49c

  phost->Control.state = CTRL_SETUP;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2201      	movs	r2, #1
 8001fec:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2240      	movs	r2, #64	@ 0x40
 8001ff2:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2201      	movs	r2, #1
 8002006:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2200      	movs	r2, #0
 800200e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2200      	movs	r2, #0
 8002016:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	331c      	adds	r3, #28
 800201e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002022:	2100      	movs	r1, #0
 8002024:	4618      	mov	r0, r3
 8002026:	f014 fc1b 	bl	8016860 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8002030:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002034:	2100      	movs	r1, #0
 8002036:	4618      	mov	r0, r3
 8002038:	f014 fc12 	bl	8016860 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8002042:	2212      	movs	r2, #18
 8002044:	2100      	movs	r1, #0
 8002046:	4618      	mov	r0, r3
 8002048:	f014 fc0a 	bl	8016860 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8002052:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002056:	2100      	movs	r1, #0
 8002058:	4618      	mov	r0, r3
 800205a:	f014 fc01 	bl	8016860 <memset>

  return USBH_OK;
 800205e:	2300      	movs	r3, #0
}
 8002060:	4618      	mov	r0, r3
 8002062:	3710      	adds	r7, #16
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}

08002068 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8002068:	b480      	push	{r7}
 800206a:	b085      	sub	sp, #20
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8002072:	2300      	movs	r3, #0
 8002074:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d018      	beq.n	80020ae <USBH_RegisterClass+0x46>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	f8d3 3458 	ldr.w	r3, [r3, #1112]	@ 0x458
 8002082:	2b05      	cmp	r3, #5
 8002084:	d810      	bhi.n	80020a8 <USBH_RegisterClass+0x40>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	f8d3 3458 	ldr.w	r3, [r3, #1112]	@ 0x458
 800208c:	1c59      	adds	r1, r3, #1
 800208e:	687a      	ldr	r2, [r7, #4]
 8002090:	f8c2 1458 	str.w	r1, [r2, #1112]	@ 0x458
 8002094:	687a      	ldr	r2, [r7, #4]
 8002096:	f503 7387 	add.w	r3, r3, #270	@ 0x10e
 800209a:	009b      	lsls	r3, r3, #2
 800209c:	4413      	add	r3, r2
 800209e:	683a      	ldr	r2, [r7, #0]
 80020a0:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 80020a2:	2300      	movs	r3, #0
 80020a4:	73fb      	strb	r3, [r7, #15]
 80020a6:	e004      	b.n	80020b2 <USBH_RegisterClass+0x4a>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80020a8:	2302      	movs	r3, #2
 80020aa:	73fb      	strb	r3, [r7, #15]
 80020ac:	e001      	b.n	80020b2 <USBH_RegisterClass+0x4a>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80020ae:	2302      	movs	r3, #2
 80020b0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80020b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3714      	adds	r7, #20
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr

080020c0 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b085      	sub	sp, #20
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
 80020c8:	460b      	mov	r3, r1
 80020ca:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 80020cc:	2300      	movs	r3, #0
 80020ce:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 80020d6:	78fa      	ldrb	r2, [r7, #3]
 80020d8:	429a      	cmp	r2, r3
 80020da:	d204      	bcs.n	80020e6 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	78fa      	ldrb	r2, [r7, #3]
 80020e0:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 80020e4:	e001      	b.n	80020ea <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80020e6:	2302      	movs	r3, #2
 80020e8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80020ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3714      	adds	r7, #20
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr

080020f8 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8002100:	6878      	ldr	r0, [r7, #4]
 8002102:	f002 fa05 	bl	8004510 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8002106:	2101      	movs	r1, #1
 8002108:	6878      	ldr	r0, [r7, #4]
 800210a:	f002 fb1e 	bl	800474a <USBH_LL_DriverVBUS>

  return USBH_OK;
 800210e:	2300      	movs	r3, #0
}
 8002110:	4618      	mov	r0, r3
 8002112:	3708      	adds	r7, #8
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}

08002118 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b088      	sub	sp, #32
 800211c:	af04      	add	r7, sp, #16
 800211e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8002120:	2302      	movs	r3, #2
 8002122:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8002124:	2300      	movs	r3, #0
 8002126:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800212e:	b2db      	uxtb	r3, r3
 8002130:	2b01      	cmp	r3, #1
 8002132:	d102      	bne.n	800213a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2203      	movs	r2, #3
 8002138:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	781b      	ldrb	r3, [r3, #0]
 800213e:	b2db      	uxtb	r3, r3
 8002140:	2b0b      	cmp	r3, #11
 8002142:	f200 81c0 	bhi.w	80024c6 <USBH_Process+0x3ae>
 8002146:	a201      	add	r2, pc, #4	@ (adr r2, 800214c <USBH_Process+0x34>)
 8002148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800214c:	0800217d 	.word	0x0800217d
 8002150:	080021af 	.word	0x080021af
 8002154:	08002219 	.word	0x08002219
 8002158:	08002461 	.word	0x08002461
 800215c:	080024c7 	.word	0x080024c7
 8002160:	080022b9 	.word	0x080022b9
 8002164:	08002407 	.word	0x08002407
 8002168:	080022ef 	.word	0x080022ef
 800216c:	0800230f 	.word	0x0800230f
 8002170:	0800232d 	.word	0x0800232d
 8002174:	08002371 	.word	0x08002371
 8002178:	08002449 	.word	0x08002449
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8002182:	b2db      	uxtb	r3, r3
 8002184:	2b00      	cmp	r3, #0
 8002186:	f000 81a0 	beq.w	80024ca <USBH_Process+0x3b2>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2201      	movs	r2, #1
 800218e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8002190:	20c8      	movs	r0, #200	@ 0xc8
 8002192:	f002 fb1b 	bl	80047cc <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8002196:	6878      	ldr	r0, [r7, #4]
 8002198:	f002 fa17 	bl	80045ca <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2200      	movs	r2, #0
 80021a0:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2200      	movs	r2, #0
 80021a8:	f8c3 24a0 	str.w	r2, [r3, #1184]	@ 0x4a0

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80021ac:	e18d      	b.n	80024ca <USBH_Process+0x3b2>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 80021b4:	b2db      	uxtb	r3, r3
 80021b6:	2b01      	cmp	r3, #1
 80021b8:	d107      	bne.n	80021ca <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2200      	movs	r2, #0
 80021be:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2202      	movs	r2, #2
 80021c6:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80021c8:	e18e      	b.n	80024e8 <USBH_Process+0x3d0>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	@ 0x4a0
 80021d0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80021d4:	d914      	bls.n	8002200 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80021dc:	3301      	adds	r3, #1
 80021de:	b2da      	uxtb	r2, r3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80021ec:	2b03      	cmp	r3, #3
 80021ee:	d903      	bls.n	80021f8 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	220d      	movs	r2, #13
 80021f4:	701a      	strb	r2, [r3, #0]
      break;
 80021f6:	e177      	b.n	80024e8 <USBH_Process+0x3d0>
            phost->gState = HOST_IDLE;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2200      	movs	r2, #0
 80021fc:	701a      	strb	r2, [r3, #0]
      break;
 80021fe:	e173      	b.n	80024e8 <USBH_Process+0x3d0>
          phost->Timeout += 10U;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	@ 0x4a0
 8002206:	f103 020a 	add.w	r2, r3, #10
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	f8c3 24a0 	str.w	r2, [r3, #1184]	@ 0x4a0
          USBH_Delay(10U);
 8002210:	200a      	movs	r0, #10
 8002212:	f002 fadb 	bl	80047cc <USBH_Delay>
      break;
 8002216:	e167      	b.n	80024e8 <USBH_Process+0x3d0>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 800221e:	2b00      	cmp	r3, #0
 8002220:	d005      	beq.n	800222e <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8002228:	2104      	movs	r1, #4
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800222e:	2064      	movs	r0, #100	@ 0x64
 8002230:	f002 facc 	bl	80047cc <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8002234:	6878      	ldr	r0, [r7, #4]
 8002236:	f002 f9a1 	bl	800457c <USBH_LL_GetSpeed>
 800223a:	4603      	mov	r3, r0
 800223c:	461a      	mov	r2, r3
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2205      	movs	r2, #5
 8002248:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800224a:	2100      	movs	r1, #0
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	f001 faa6 	bl	800379e <USBH_AllocPipe>
 8002252:	4603      	mov	r3, r0
 8002254:	461a      	mov	r2, r3
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800225a:	2180      	movs	r1, #128	@ 0x80
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	f001 fa9e 	bl	800379e <USBH_AllocPipe>
 8002262:	4603      	mov	r3, r0
 8002264:	461a      	mov	r2, r3
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	7919      	ldrb	r1, [r3, #4]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800227a:	687a      	ldr	r2, [r7, #4]
 800227c:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800227e:	9202      	str	r2, [sp, #8]
 8002280:	2200      	movs	r2, #0
 8002282:	9201      	str	r2, [sp, #4]
 8002284:	9300      	str	r3, [sp, #0]
 8002286:	4603      	mov	r3, r0
 8002288:	2280      	movs	r2, #128	@ 0x80
 800228a:	6878      	ldr	r0, [r7, #4]
 800228c:	f001 fa58 	bl	8003740 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	7959      	ldrb	r1, [r3, #5]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80022a0:	687a      	ldr	r2, [r7, #4]
 80022a2:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80022a4:	9202      	str	r2, [sp, #8]
 80022a6:	2200      	movs	r2, #0
 80022a8:	9201      	str	r2, [sp, #4]
 80022aa:	9300      	str	r3, [sp, #0]
 80022ac:	4603      	mov	r3, r0
 80022ae:	2200      	movs	r2, #0
 80022b0:	6878      	ldr	r0, [r7, #4]
 80022b2:	f001 fa45 	bl	8003740 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80022b6:	e117      	b.n	80024e8 <USBH_Process+0x3d0>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80022b8:	6878      	ldr	r0, [r7, #4]
 80022ba:	f000 f91b 	bl	80024f4 <USBH_HandleEnum>
 80022be:	4603      	mov	r3, r0
 80022c0:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80022c2:	7bbb      	ldrb	r3, [r7, #14]
 80022c4:	b2db      	uxtb	r3, r3
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	f040 8101 	bne.w	80024ce <USBH_Process+0x3b6>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2200      	movs	r2, #0
 80022d0:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d103      	bne.n	80022e6 <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2208      	movs	r2, #8
 80022e2:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80022e4:	e0f3      	b.n	80024ce <USBH_Process+0x3b6>
          phost->gState = HOST_INPUT;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2207      	movs	r2, #7
 80022ea:	701a      	strb	r2, [r3, #0]
      break;
 80022ec:	e0ef      	b.n	80024ce <USBH_Process+0x3b6>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	f000 80ec 	beq.w	80024d2 <USBH_Process+0x3ba>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8002300:	2101      	movs	r1, #1
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2208      	movs	r2, #8
 800230a:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 800230c:	e0e1      	b.n	80024d2 <USBH_Process+0x3ba>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8002314:	4619      	mov	r1, r3
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	f000 fc43 	bl	8002ba2 <USBH_SetCfg>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	f040 80d9 	bne.w	80024d6 <USBH_Process+0x3be>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2209      	movs	r2, #9
 8002328:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800232a:	e0d4      	b.n	80024d6 <USBH_Process+0x3be>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8002332:	f003 0320 	and.w	r3, r3, #32
 8002336:	2b00      	cmp	r3, #0
 8002338:	d016      	beq.n	8002368 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800233a:	2101      	movs	r1, #1
 800233c:	6878      	ldr	r0, [r7, #4]
 800233e:	f000 fc53 	bl	8002be8 <USBH_SetFeature>
 8002342:	4603      	mov	r3, r0
 8002344:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8002346:	7bbb      	ldrb	r3, [r7, #14]
 8002348:	b2db      	uxtb	r3, r3
 800234a:	2b00      	cmp	r3, #0
 800234c:	d103      	bne.n	8002356 <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	220a      	movs	r2, #10
 8002352:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8002354:	e0c1      	b.n	80024da <USBH_Process+0x3c2>
        else if (status == USBH_NOT_SUPPORTED)
 8002356:	7bbb      	ldrb	r3, [r7, #14]
 8002358:	b2db      	uxtb	r3, r3
 800235a:	2b03      	cmp	r3, #3
 800235c:	f040 80bd 	bne.w	80024da <USBH_Process+0x3c2>
          phost->gState = HOST_CHECK_CLASS;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	220a      	movs	r2, #10
 8002364:	701a      	strb	r2, [r3, #0]
      break;
 8002366:	e0b8      	b.n	80024da <USBH_Process+0x3c2>
        phost->gState = HOST_CHECK_CLASS;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	220a      	movs	r2, #10
 800236c:	701a      	strb	r2, [r3, #0]
      break;
 800236e:	e0b4      	b.n	80024da <USBH_Process+0x3c2>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	f8d3 3458 	ldr.w	r3, [r3, #1112]	@ 0x458
 8002376:	2b00      	cmp	r3, #0
 8002378:	f000 80b1 	beq.w	80024de <USBH_Process+0x3c6>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2200      	movs	r2, #0
 8002380:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8002384:	2300      	movs	r3, #0
 8002386:	73fb      	strb	r3, [r7, #15]
 8002388:	e01a      	b.n	80023c0 <USBH_Process+0x2a8>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800238a:	7bfb      	ldrb	r3, [r7, #15]
 800238c:	687a      	ldr	r2, [r7, #4]
 800238e:	f503 7387 	add.w	r3, r3, #270	@ 0x10e
 8002392:	009b      	lsls	r3, r3, #2
 8002394:	4413      	add	r3, r2
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	791a      	ldrb	r2, [r3, #4]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d10a      	bne.n	80023ba <USBH_Process+0x2a2>
          {
            phost->pActiveClass = phost->pClass[idx];
 80023a4:	7bfb      	ldrb	r3, [r7, #15]
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	f503 7387 	add.w	r3, r3, #270	@ 0x10e
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	4413      	add	r3, r2
 80023b0:	685a      	ldr	r2, [r3, #4]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454
            break;
 80023b8:	e005      	b.n	80023c6 <USBH_Process+0x2ae>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80023ba:	7bfb      	ldrb	r3, [r7, #15]
 80023bc:	3301      	adds	r3, #1
 80023be:	73fb      	strb	r3, [r7, #15]
 80023c0:	7bfb      	ldrb	r3, [r7, #15]
 80023c2:	2b05      	cmp	r3, #5
 80023c4:	d9e1      	bls.n	800238a <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d016      	beq.n	80023fe <USBH_Process+0x2e6>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 80023d6:	689b      	ldr	r3, [r3, #8]
 80023d8:	6878      	ldr	r0, [r7, #4]
 80023da:	4798      	blx	r3
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d109      	bne.n	80023f6 <USBH_Process+0x2de>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2206      	movs	r2, #6
 80023e6:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 80023ee:	2103      	movs	r1, #3
 80023f0:	6878      	ldr	r0, [r7, #4]
 80023f2:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80023f4:	e073      	b.n	80024de <USBH_Process+0x3c6>
            phost->gState = HOST_ABORT_STATE;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	220d      	movs	r2, #13
 80023fa:	701a      	strb	r2, [r3, #0]
      break;
 80023fc:	e06f      	b.n	80024de <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	220d      	movs	r2, #13
 8002402:	701a      	strb	r2, [r3, #0]
      break;
 8002404:	e06b      	b.n	80024de <USBH_Process+0x3c6>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 800240c:	2b00      	cmp	r3, #0
 800240e:	d017      	beq.n	8002440 <USBH_Process+0x328>
      {
        status = phost->pActiveClass->Requests(phost);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8002416:	691b      	ldr	r3, [r3, #16]
 8002418:	6878      	ldr	r0, [r7, #4]
 800241a:	4798      	blx	r3
 800241c:	4603      	mov	r3, r0
 800241e:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8002420:	7bbb      	ldrb	r3, [r7, #14]
 8002422:	b2db      	uxtb	r3, r3
 8002424:	2b00      	cmp	r3, #0
 8002426:	d103      	bne.n	8002430 <USBH_Process+0x318>
        {
          phost->gState = HOST_CLASS;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	220b      	movs	r2, #11
 800242c:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800242e:	e058      	b.n	80024e2 <USBH_Process+0x3ca>
        else if (status == USBH_FAIL)
 8002430:	7bbb      	ldrb	r3, [r7, #14]
 8002432:	b2db      	uxtb	r3, r3
 8002434:	2b02      	cmp	r3, #2
 8002436:	d154      	bne.n	80024e2 <USBH_Process+0x3ca>
          phost->gState = HOST_ABORT_STATE;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	220d      	movs	r2, #13
 800243c:	701a      	strb	r2, [r3, #0]
      break;
 800243e:	e050      	b.n	80024e2 <USBH_Process+0x3ca>
        phost->gState = HOST_ABORT_STATE;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	220d      	movs	r2, #13
 8002444:	701a      	strb	r2, [r3, #0]
      break;
 8002446:	e04c      	b.n	80024e2 <USBH_Process+0x3ca>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 800244e:	2b00      	cmp	r3, #0
 8002450:	d049      	beq.n	80024e6 <USBH_Process+0x3ce>
      {
        phost->pActiveClass->BgndProcess(phost);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8002458:	695b      	ldr	r3, [r3, #20]
 800245a:	6878      	ldr	r0, [r7, #4]
 800245c:	4798      	blx	r3
      }
      break;
 800245e:	e042      	b.n	80024e6 <USBH_Process+0x3ce>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2200      	movs	r2, #0
 8002464:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8002468:	6878      	ldr	r0, [r7, #4]
 800246a:	f7ff fd8a 	bl	8001f82 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8002474:	2b00      	cmp	r3, #0
 8002476:	d009      	beq.n	800248c <USBH_Process+0x374>
      {
        phost->pActiveClass->DeInit(phost);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 800247e:	68db      	ldr	r3, [r3, #12]
 8002480:	6878      	ldr	r0, [r7, #4]
 8002482:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2200      	movs	r2, #0
 8002488:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454
      }

      if (phost->pUser != NULL)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8002492:	2b00      	cmp	r3, #0
 8002494:	d005      	beq.n	80024a2 <USBH_Process+0x38a>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 800249c:	2105      	movs	r1, #5
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d107      	bne.n	80024be <USBH_Process+0x3a6>
      {
        phost->device.is_ReEnumerated = 0U;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2200      	movs	r2, #0
 80024b2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 80024b6:	6878      	ldr	r0, [r7, #4]
 80024b8:	f7ff fe1e 	bl	80020f8 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80024bc:	e014      	b.n	80024e8 <USBH_Process+0x3d0>
        (void)USBH_LL_Start(phost);
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	f002 f826 	bl	8004510 <USBH_LL_Start>
      break;
 80024c4:	e010      	b.n	80024e8 <USBH_Process+0x3d0>

    case HOST_ABORT_STATE:
    default :
      break;
 80024c6:	bf00      	nop
 80024c8:	e00e      	b.n	80024e8 <USBH_Process+0x3d0>
      break;
 80024ca:	bf00      	nop
 80024cc:	e00c      	b.n	80024e8 <USBH_Process+0x3d0>
      break;
 80024ce:	bf00      	nop
 80024d0:	e00a      	b.n	80024e8 <USBH_Process+0x3d0>
    break;
 80024d2:	bf00      	nop
 80024d4:	e008      	b.n	80024e8 <USBH_Process+0x3d0>
      break;
 80024d6:	bf00      	nop
 80024d8:	e006      	b.n	80024e8 <USBH_Process+0x3d0>
      break;
 80024da:	bf00      	nop
 80024dc:	e004      	b.n	80024e8 <USBH_Process+0x3d0>
      break;
 80024de:	bf00      	nop
 80024e0:	e002      	b.n	80024e8 <USBH_Process+0x3d0>
      break;
 80024e2:	bf00      	nop
 80024e4:	e000      	b.n	80024e8 <USBH_Process+0x3d0>
      break;
 80024e6:	bf00      	nop
  }
  return USBH_OK;
 80024e8:	2300      	movs	r3, #0
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3710      	adds	r7, #16
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop

080024f4 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b088      	sub	sp, #32
 80024f8:	af04      	add	r7, sp, #16
 80024fa:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80024fc:	2301      	movs	r3, #1
 80024fe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8002500:	2301      	movs	r3, #1
 8002502:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	785b      	ldrb	r3, [r3, #1]
 8002508:	2b07      	cmp	r3, #7
 800250a:	f200 81bd 	bhi.w	8002888 <USBH_HandleEnum+0x394>
 800250e:	a201      	add	r2, pc, #4	@ (adr r2, 8002514 <USBH_HandleEnum+0x20>)
 8002510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002514:	08002535 	.word	0x08002535
 8002518:	080025ef 	.word	0x080025ef
 800251c:	08002659 	.word	0x08002659
 8002520:	080026e3 	.word	0x080026e3
 8002524:	0800274d 	.word	0x0800274d
 8002528:	080027bd 	.word	0x080027bd
 800252c:	08002803 	.word	0x08002803
 8002530:	08002849 	.word	0x08002849
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8002534:	2108      	movs	r1, #8
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f000 fa50 	bl	80029dc <USBH_Get_DevDesc>
 800253c:	4603      	mov	r3, r0
 800253e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8002540:	7bbb      	ldrb	r3, [r7, #14]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d12e      	bne.n	80025a4 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2201      	movs	r2, #1
 8002554:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	7919      	ldrb	r1, [r3, #4]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8002566:	687a      	ldr	r2, [r7, #4]
 8002568:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800256a:	9202      	str	r2, [sp, #8]
 800256c:	2200      	movs	r2, #0
 800256e:	9201      	str	r2, [sp, #4]
 8002570:	9300      	str	r3, [sp, #0]
 8002572:	4603      	mov	r3, r0
 8002574:	2280      	movs	r2, #128	@ 0x80
 8002576:	6878      	ldr	r0, [r7, #4]
 8002578:	f001 f8e2 	bl	8003740 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	7959      	ldrb	r1, [r3, #5]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800258c:	687a      	ldr	r2, [r7, #4]
 800258e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8002590:	9202      	str	r2, [sp, #8]
 8002592:	2200      	movs	r2, #0
 8002594:	9201      	str	r2, [sp, #4]
 8002596:	9300      	str	r3, [sp, #0]
 8002598:	4603      	mov	r3, r0
 800259a:	2200      	movs	r2, #0
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	f001 f8cf 	bl	8003740 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80025a2:	e173      	b.n	800288c <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80025a4:	7bbb      	ldrb	r3, [r7, #14]
 80025a6:	2b03      	cmp	r3, #3
 80025a8:	f040 8170 	bne.w	800288c <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80025b2:	3301      	adds	r3, #1
 80025b4:	b2da      	uxtb	r2, r3
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80025c2:	2b03      	cmp	r3, #3
 80025c4:	d903      	bls.n	80025ce <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	220d      	movs	r2, #13
 80025ca:	701a      	strb	r2, [r3, #0]
      break;
 80025cc:	e15e      	b.n	800288c <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	795b      	ldrb	r3, [r3, #5]
 80025d2:	4619      	mov	r1, r3
 80025d4:	6878      	ldr	r0, [r7, #4]
 80025d6:	f001 f904 	bl	80037e2 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	791b      	ldrb	r3, [r3, #4]
 80025de:	4619      	mov	r1, r3
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	f001 f8fe 	bl	80037e2 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2200      	movs	r2, #0
 80025ea:	701a      	strb	r2, [r3, #0]
      break;
 80025ec:	e14e      	b.n	800288c <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80025ee:	2112      	movs	r1, #18
 80025f0:	6878      	ldr	r0, [r7, #4]
 80025f2:	f000 f9f3 	bl	80029dc <USBH_Get_DevDesc>
 80025f6:	4603      	mov	r3, r0
 80025f8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80025fa:	7bbb      	ldrb	r3, [r7, #14]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d103      	bne.n	8002608 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2202      	movs	r2, #2
 8002604:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8002606:	e143      	b.n	8002890 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8002608:	7bbb      	ldrb	r3, [r7, #14]
 800260a:	2b03      	cmp	r3, #3
 800260c:	f040 8140 	bne.w	8002890 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8002616:	3301      	adds	r3, #1
 8002618:	b2da      	uxtb	r2, r3
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8002626:	2b03      	cmp	r3, #3
 8002628:	d903      	bls.n	8002632 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	220d      	movs	r2, #13
 800262e:	701a      	strb	r2, [r3, #0]
      break;
 8002630:	e12e      	b.n	8002890 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	795b      	ldrb	r3, [r3, #5]
 8002636:	4619      	mov	r1, r3
 8002638:	6878      	ldr	r0, [r7, #4]
 800263a:	f001 f8d2 	bl	80037e2 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	791b      	ldrb	r3, [r3, #4]
 8002642:	4619      	mov	r1, r3
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	f001 f8cc 	bl	80037e2 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2200      	movs	r2, #0
 800264e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2200      	movs	r2, #0
 8002654:	701a      	strb	r2, [r3, #0]
      break;
 8002656:	e11b      	b.n	8002890 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8002658:	2101      	movs	r1, #1
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	f000 fa7d 	bl	8002b5a <USBH_SetAddress>
 8002660:	4603      	mov	r3, r0
 8002662:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8002664:	7bbb      	ldrb	r3, [r7, #14]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d130      	bne.n	80026cc <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800266a:	2002      	movs	r0, #2
 800266c:	f002 f8ae 	bl	80047cc <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2201      	movs	r2, #1
 8002674:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2203      	movs	r2, #3
 800267c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	7919      	ldrb	r1, [r3, #4]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800268e:	687a      	ldr	r2, [r7, #4]
 8002690:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8002692:	9202      	str	r2, [sp, #8]
 8002694:	2200      	movs	r2, #0
 8002696:	9201      	str	r2, [sp, #4]
 8002698:	9300      	str	r3, [sp, #0]
 800269a:	4603      	mov	r3, r0
 800269c:	2280      	movs	r2, #128	@ 0x80
 800269e:	6878      	ldr	r0, [r7, #4]
 80026a0:	f001 f84e 	bl	8003740 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	7959      	ldrb	r1, [r3, #5]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80026b4:	687a      	ldr	r2, [r7, #4]
 80026b6:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80026b8:	9202      	str	r2, [sp, #8]
 80026ba:	2200      	movs	r2, #0
 80026bc:	9201      	str	r2, [sp, #4]
 80026be:	9300      	str	r3, [sp, #0]
 80026c0:	4603      	mov	r3, r0
 80026c2:	2200      	movs	r2, #0
 80026c4:	6878      	ldr	r0, [r7, #4]
 80026c6:	f001 f83b 	bl	8003740 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80026ca:	e0e3      	b.n	8002894 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80026cc:	7bbb      	ldrb	r3, [r7, #14]
 80026ce:	2b03      	cmp	r3, #3
 80026d0:	f040 80e0 	bne.w	8002894 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	220d      	movs	r2, #13
 80026d8:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2200      	movs	r2, #0
 80026de:	705a      	strb	r2, [r3, #1]
      break;
 80026e0:	e0d8      	b.n	8002894 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80026e2:	2109      	movs	r1, #9
 80026e4:	6878      	ldr	r0, [r7, #4]
 80026e6:	f000 f9a5 	bl	8002a34 <USBH_Get_CfgDesc>
 80026ea:	4603      	mov	r3, r0
 80026ec:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80026ee:	7bbb      	ldrb	r3, [r7, #14]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d103      	bne.n	80026fc <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2204      	movs	r2, #4
 80026f8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80026fa:	e0cd      	b.n	8002898 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80026fc:	7bbb      	ldrb	r3, [r7, #14]
 80026fe:	2b03      	cmp	r3, #3
 8002700:	f040 80ca 	bne.w	8002898 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800270a:	3301      	adds	r3, #1
 800270c:	b2da      	uxtb	r2, r3
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800271a:	2b03      	cmp	r3, #3
 800271c:	d903      	bls.n	8002726 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	220d      	movs	r2, #13
 8002722:	701a      	strb	r2, [r3, #0]
      break;
 8002724:	e0b8      	b.n	8002898 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	795b      	ldrb	r3, [r3, #5]
 800272a:	4619      	mov	r1, r3
 800272c:	6878      	ldr	r0, [r7, #4]
 800272e:	f001 f858 	bl	80037e2 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	791b      	ldrb	r3, [r3, #4]
 8002736:	4619      	mov	r1, r3
 8002738:	6878      	ldr	r0, [r7, #4]
 800273a:	f001 f852 	bl	80037e2 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2200      	movs	r2, #0
 8002742:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2200      	movs	r2, #0
 8002748:	701a      	strb	r2, [r3, #0]
      break;
 800274a:	e0a5      	b.n	8002898 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8002752:	4619      	mov	r1, r3
 8002754:	6878      	ldr	r0, [r7, #4]
 8002756:	f000 f96d 	bl	8002a34 <USBH_Get_CfgDesc>
 800275a:	4603      	mov	r3, r0
 800275c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800275e:	7bbb      	ldrb	r3, [r7, #14]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d103      	bne.n	800276c <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2205      	movs	r2, #5
 8002768:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800276a:	e097      	b.n	800289c <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800276c:	7bbb      	ldrb	r3, [r7, #14]
 800276e:	2b03      	cmp	r3, #3
 8002770:	f040 8094 	bne.w	800289c <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800277a:	3301      	adds	r3, #1
 800277c:	b2da      	uxtb	r2, r3
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800278a:	2b03      	cmp	r3, #3
 800278c:	d903      	bls.n	8002796 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	220d      	movs	r2, #13
 8002792:	701a      	strb	r2, [r3, #0]
      break;
 8002794:	e082      	b.n	800289c <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	795b      	ldrb	r3, [r3, #5]
 800279a:	4619      	mov	r1, r3
 800279c:	6878      	ldr	r0, [r7, #4]
 800279e:	f001 f820 	bl	80037e2 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	791b      	ldrb	r3, [r3, #4]
 80027a6:	4619      	mov	r1, r3
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	f001 f81a 	bl	80037e2 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2200      	movs	r2, #0
 80027b2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2200      	movs	r2, #0
 80027b8:	701a      	strb	r2, [r3, #0]
      break;
 80027ba:	e06f      	b.n	800289c <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d019      	beq.n	80027fa <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80027d2:	23ff      	movs	r3, #255	@ 0xff
 80027d4:	6878      	ldr	r0, [r7, #4]
 80027d6:	f000 f957 	bl	8002a88 <USBH_Get_StringDesc>
 80027da:	4603      	mov	r3, r0
 80027dc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80027de:	7bbb      	ldrb	r3, [r7, #14]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d103      	bne.n	80027ec <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2206      	movs	r2, #6
 80027e8:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80027ea:	e059      	b.n	80028a0 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80027ec:	7bbb      	ldrb	r3, [r7, #14]
 80027ee:	2b03      	cmp	r3, #3
 80027f0:	d156      	bne.n	80028a0 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2206      	movs	r2, #6
 80027f6:	705a      	strb	r2, [r3, #1]
      break;
 80027f8:	e052      	b.n	80028a0 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2206      	movs	r2, #6
 80027fe:	705a      	strb	r2, [r3, #1]
      break;
 8002800:	e04e      	b.n	80028a0 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8002808:	2b00      	cmp	r3, #0
 800280a:	d019      	beq.n	8002840 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8002818:	23ff      	movs	r3, #255	@ 0xff
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f000 f934 	bl	8002a88 <USBH_Get_StringDesc>
 8002820:	4603      	mov	r3, r0
 8002822:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8002824:	7bbb      	ldrb	r3, [r7, #14]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d103      	bne.n	8002832 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2207      	movs	r2, #7
 800282e:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8002830:	e038      	b.n	80028a4 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8002832:	7bbb      	ldrb	r3, [r7, #14]
 8002834:	2b03      	cmp	r3, #3
 8002836:	d135      	bne.n	80028a4 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2207      	movs	r2, #7
 800283c:	705a      	strb	r2, [r3, #1]
      break;
 800283e:	e031      	b.n	80028a4 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2207      	movs	r2, #7
 8002844:	705a      	strb	r2, [r3, #1]
      break;
 8002846:	e02d      	b.n	80028a4 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800284e:	2b00      	cmp	r3, #0
 8002850:	d017      	beq.n	8002882 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800285e:	23ff      	movs	r3, #255	@ 0xff
 8002860:	6878      	ldr	r0, [r7, #4]
 8002862:	f000 f911 	bl	8002a88 <USBH_Get_StringDesc>
 8002866:	4603      	mov	r3, r0
 8002868:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800286a:	7bbb      	ldrb	r3, [r7, #14]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d102      	bne.n	8002876 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8002870:	2300      	movs	r3, #0
 8002872:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8002874:	e018      	b.n	80028a8 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8002876:	7bbb      	ldrb	r3, [r7, #14]
 8002878:	2b03      	cmp	r3, #3
 800287a:	d115      	bne.n	80028a8 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 800287c:	2300      	movs	r3, #0
 800287e:	73fb      	strb	r3, [r7, #15]
      break;
 8002880:	e012      	b.n	80028a8 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8002882:	2300      	movs	r3, #0
 8002884:	73fb      	strb	r3, [r7, #15]
      break;
 8002886:	e00f      	b.n	80028a8 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8002888:	bf00      	nop
 800288a:	e00e      	b.n	80028aa <USBH_HandleEnum+0x3b6>
      break;
 800288c:	bf00      	nop
 800288e:	e00c      	b.n	80028aa <USBH_HandleEnum+0x3b6>
      break;
 8002890:	bf00      	nop
 8002892:	e00a      	b.n	80028aa <USBH_HandleEnum+0x3b6>
      break;
 8002894:	bf00      	nop
 8002896:	e008      	b.n	80028aa <USBH_HandleEnum+0x3b6>
      break;
 8002898:	bf00      	nop
 800289a:	e006      	b.n	80028aa <USBH_HandleEnum+0x3b6>
      break;
 800289c:	bf00      	nop
 800289e:	e004      	b.n	80028aa <USBH_HandleEnum+0x3b6>
      break;
 80028a0:	bf00      	nop
 80028a2:	e002      	b.n	80028aa <USBH_HandleEnum+0x3b6>
      break;
 80028a4:	bf00      	nop
 80028a6:	e000      	b.n	80028aa <USBH_HandleEnum+0x3b6>
      break;
 80028a8:	bf00      	nop
  }
  return Status;
 80028aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	3710      	adds	r7, #16
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}

080028b4 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
 80028bc:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	683a      	ldr	r2, [r7, #0]
 80028c2:	f8c3 249c 	str.w	r2, [r3, #1180]	@ 0x49c
}
 80028c6:	bf00      	nop
 80028c8:	370c      	adds	r7, #12
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr

080028d2 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80028d2:	b580      	push	{r7, lr}
 80028d4:	b082      	sub	sp, #8
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 80028e0:	1c5a      	adds	r2, r3, #1
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	f8c3 249c 	str.w	r2, [r3, #1180]	@ 0x49c
  USBH_HandleSof(phost);
 80028e8:	6878      	ldr	r0, [r7, #4]
 80028ea:	f000 f804 	bl	80028f6 <USBH_HandleSof>
}
 80028ee:	bf00      	nop
 80028f0:	3708      	adds	r7, #8
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}

080028f6 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80028f6:	b580      	push	{r7, lr}
 80028f8:	b082      	sub	sp, #8
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	781b      	ldrb	r3, [r3, #0]
 8002902:	b2db      	uxtb	r3, r3
 8002904:	2b0b      	cmp	r3, #11
 8002906:	d10a      	bne.n	800291e <USBH_HandleSof+0x28>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 800290e:	2b00      	cmp	r3, #0
 8002910:	d005      	beq.n	800291e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8002918:	699b      	ldr	r3, [r3, #24]
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	4798      	blx	r3
  }
}
 800291e:	bf00      	nop
 8002920:	3708      	adds	r7, #8
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}

08002926 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8002926:	b480      	push	{r7}
 8002928:	b083      	sub	sp, #12
 800292a:	af00      	add	r7, sp, #0
 800292c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2201      	movs	r2, #1
 8002932:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 8002936:	bf00      	nop
}
 8002938:	370c      	adds	r7, #12
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr

08002942 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8002942:	b480      	push	{r7}
 8002944:	b083      	sub	sp, #12
 8002946:	af00      	add	r7, sp, #0
 8002948:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2201      	movs	r2, #1
 8002956:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 800295a:	bf00      	nop
}
 800295c:	370c      	adds	r7, #12
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr

08002966 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8002966:	b480      	push	{r7}
 8002968:	b083      	sub	sp, #12
 800296a:	af00      	add	r7, sp, #0
 800296c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2201      	movs	r2, #1
 8002972:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2200      	movs	r2, #0
 800297a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2200      	movs	r2, #0
 8002982:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8002986:	2300      	movs	r3, #0
}
 8002988:	4618      	mov	r0, r3
 800298a:	370c      	adds	r7, #12
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr

08002994 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b082      	sub	sp, #8
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2201      	movs	r2, #1
 80029a0:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2200      	movs	r2, #0
 80029a8:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2200      	movs	r2, #0
 80029b0:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80029b4:	6878      	ldr	r0, [r7, #4]
 80029b6:	f001 fdc6 	bl	8004546 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	791b      	ldrb	r3, [r3, #4]
 80029be:	4619      	mov	r1, r3
 80029c0:	6878      	ldr	r0, [r7, #4]
 80029c2:	f000 ff0e 	bl	80037e2 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	795b      	ldrb	r3, [r3, #5]
 80029ca:	4619      	mov	r1, r3
 80029cc:	6878      	ldr	r0, [r7, #4]
 80029ce:	f000 ff08 	bl	80037e2 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80029d2:	2300      	movs	r3, #0
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	3708      	adds	r7, #8
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}

080029dc <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b086      	sub	sp, #24
 80029e0:	af02      	add	r7, sp, #8
 80029e2:	6078      	str	r0, [r7, #4]
 80029e4:	460b      	mov	r3, r1
 80029e6:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 80029e8:	887b      	ldrh	r3, [r7, #2]
 80029ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80029ee:	d901      	bls.n	80029f4 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80029f0:	2303      	movs	r3, #3
 80029f2:	e01b      	b.n	8002a2c <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80029fa:	887b      	ldrh	r3, [r7, #2]
 80029fc:	9300      	str	r3, [sp, #0]
 80029fe:	4613      	mov	r3, r2
 8002a00:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a04:	2100      	movs	r1, #0
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f000 f872 	bl	8002af0 <USBH_GetDescriptor>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8002a10:	7bfb      	ldrb	r3, [r7, #15]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d109      	bne.n	8002a2a <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8002a1c:	887a      	ldrh	r2, [r7, #2]
 8002a1e:	4619      	mov	r1, r3
 8002a20:	6878      	ldr	r0, [r7, #4]
 8002a22:	f000 f929 	bl	8002c78 <USBH_ParseDevDesc>
 8002a26:	4603      	mov	r3, r0
 8002a28:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8002a2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	3710      	adds	r7, #16
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bd80      	pop	{r7, pc}

08002a34 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b086      	sub	sp, #24
 8002a38:	af02      	add	r7, sp, #8
 8002a3a:	6078      	str	r0, [r7, #4]
 8002a3c:	460b      	mov	r3, r1
 8002a3e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	331c      	adds	r3, #28
 8002a44:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8002a46:	887b      	ldrh	r3, [r7, #2]
 8002a48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a4c:	d901      	bls.n	8002a52 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	e016      	b.n	8002a80 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8002a52:	887b      	ldrh	r3, [r7, #2]
 8002a54:	9300      	str	r3, [sp, #0]
 8002a56:	68bb      	ldr	r3, [r7, #8]
 8002a58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a5c:	2100      	movs	r1, #0
 8002a5e:	6878      	ldr	r0, [r7, #4]
 8002a60:	f000 f846 	bl	8002af0 <USBH_GetDescriptor>
 8002a64:	4603      	mov	r3, r0
 8002a66:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8002a68:	7bfb      	ldrb	r3, [r7, #15]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d107      	bne.n	8002a7e <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8002a6e:	887b      	ldrh	r3, [r7, #2]
 8002a70:	461a      	mov	r2, r3
 8002a72:	68b9      	ldr	r1, [r7, #8]
 8002a74:	6878      	ldr	r0, [r7, #4]
 8002a76:	f000 f9af 	bl	8002dd8 <USBH_ParseCfgDesc>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8002a7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3710      	adds	r7, #16
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}

08002a88 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b088      	sub	sp, #32
 8002a8c:	af02      	add	r7, sp, #8
 8002a8e:	60f8      	str	r0, [r7, #12]
 8002a90:	607a      	str	r2, [r7, #4]
 8002a92:	461a      	mov	r2, r3
 8002a94:	460b      	mov	r3, r1
 8002a96:	72fb      	strb	r3, [r7, #11]
 8002a98:	4613      	mov	r3, r2
 8002a9a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8002a9c:	893b      	ldrh	r3, [r7, #8]
 8002a9e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002aa2:	d802      	bhi.n	8002aaa <USBH_Get_StringDesc+0x22>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d101      	bne.n	8002aae <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	e01c      	b.n	8002ae8 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8002aae:	7afb      	ldrb	r3, [r7, #11]
 8002ab0:	b29b      	uxth	r3, r3
 8002ab2:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8002ab6:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8002abe:	893b      	ldrh	r3, [r7, #8]
 8002ac0:	9300      	str	r3, [sp, #0]
 8002ac2:	460b      	mov	r3, r1
 8002ac4:	2100      	movs	r1, #0
 8002ac6:	68f8      	ldr	r0, [r7, #12]
 8002ac8:	f000 f812 	bl	8002af0 <USBH_GetDescriptor>
 8002acc:	4603      	mov	r3, r0
 8002ace:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8002ad0:	7dfb      	ldrb	r3, [r7, #23]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d107      	bne.n	8002ae6 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8002adc:	893a      	ldrh	r2, [r7, #8]
 8002ade:	6879      	ldr	r1, [r7, #4]
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f000 fb8c 	bl	80031fe <USBH_ParseStringDesc>
  }

  return status;
 8002ae6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	3718      	adds	r7, #24
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}

08002af0 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b084      	sub	sp, #16
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	60f8      	str	r0, [r7, #12]
 8002af8:	607b      	str	r3, [r7, #4]
 8002afa:	460b      	mov	r3, r1
 8002afc:	72fb      	strb	r3, [r7, #11]
 8002afe:	4613      	mov	r3, r2
 8002b00:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	789b      	ldrb	r3, [r3, #2]
 8002b06:	2b01      	cmp	r3, #1
 8002b08:	d11c      	bne.n	8002b44 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8002b0a:	7afb      	ldrb	r3, [r7, #11]
 8002b0c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002b10:	b2da      	uxtb	r2, r3
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	2206      	movs	r2, #6
 8002b1a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	893a      	ldrh	r2, [r7, #8]
 8002b20:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8002b22:	893b      	ldrh	r3, [r7, #8]
 8002b24:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8002b28:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002b2c:	d104      	bne.n	8002b38 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	f240 4209 	movw	r2, #1033	@ 0x409
 8002b34:	829a      	strh	r2, [r3, #20]
 8002b36:	e002      	b.n	8002b3e <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	8b3a      	ldrh	r2, [r7, #24]
 8002b42:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8002b44:	8b3b      	ldrh	r3, [r7, #24]
 8002b46:	461a      	mov	r2, r3
 8002b48:	6879      	ldr	r1, [r7, #4]
 8002b4a:	68f8      	ldr	r0, [r7, #12]
 8002b4c:	f000 fba4 	bl	8003298 <USBH_CtlReq>
 8002b50:	4603      	mov	r3, r0
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	3710      	adds	r7, #16
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}

08002b5a <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8002b5a:	b580      	push	{r7, lr}
 8002b5c:	b082      	sub	sp, #8
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	6078      	str	r0, [r7, #4]
 8002b62:	460b      	mov	r3, r1
 8002b64:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	789b      	ldrb	r3, [r3, #2]
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d10f      	bne.n	8002b8e <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2200      	movs	r2, #0
 8002b72:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2205      	movs	r2, #5
 8002b78:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8002b7a:	78fb      	ldrb	r3, [r7, #3]
 8002b7c:	b29a      	uxth	r2, r3
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2200      	movs	r2, #0
 8002b86:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8002b8e:	2200      	movs	r2, #0
 8002b90:	2100      	movs	r1, #0
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	f000 fb80 	bl	8003298 <USBH_CtlReq>
 8002b98:	4603      	mov	r3, r0
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3708      	adds	r7, #8
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}

08002ba2 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8002ba2:	b580      	push	{r7, lr}
 8002ba4:	b082      	sub	sp, #8
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	6078      	str	r0, [r7, #4]
 8002baa:	460b      	mov	r3, r1
 8002bac:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	789b      	ldrb	r3, [r3, #2]
 8002bb2:	2b01      	cmp	r3, #1
 8002bb4:	d10e      	bne.n	8002bd4 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2209      	movs	r2, #9
 8002bc0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	887a      	ldrh	r2, [r7, #2]
 8002bc6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	2100      	movs	r1, #0
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f000 fb5d 	bl	8003298 <USBH_CtlReq>
 8002bde:	4603      	mov	r3, r0
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	3708      	adds	r7, #8
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}

08002be8 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b082      	sub	sp, #8
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	460b      	mov	r3, r1
 8002bf2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	789b      	ldrb	r3, [r3, #2]
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d10f      	bne.n	8002c1c <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2203      	movs	r2, #3
 8002c06:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8002c08:	78fb      	ldrb	r3, [r7, #3]
 8002c0a:	b29a      	uxth	r2, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2200      	movs	r2, #0
 8002c14:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	2100      	movs	r1, #0
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	f000 fb39 	bl	8003298 <USBH_CtlReq>
 8002c26:	4603      	mov	r3, r0
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	3708      	adds	r7, #8
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}

08002c30 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
 8002c38:	460b      	mov	r3, r1
 8002c3a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	789b      	ldrb	r3, [r3, #2]
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	d10f      	bne.n	8002c64 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2202      	movs	r2, #2
 8002c48:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2200      	movs	r2, #0
 8002c54:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8002c56:	78fb      	ldrb	r3, [r7, #3]
 8002c58:	b29a      	uxth	r2, r3
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2200      	movs	r2, #0
 8002c62:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8002c64:	2200      	movs	r2, #0
 8002c66:	2100      	movs	r1, #0
 8002c68:	6878      	ldr	r0, [r7, #4]
 8002c6a:	f000 fb15 	bl	8003298 <USBH_CtlReq>
 8002c6e:	4603      	mov	r3, r0
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	3708      	adds	r7, #8
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}

08002c78 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b087      	sub	sp, #28
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	60f8      	str	r0, [r7, #12]
 8002c80:	60b9      	str	r1, [r7, #8]
 8002c82:	4613      	mov	r3, r2
 8002c84:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8002c8c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8002c92:	68bb      	ldr	r3, [r7, #8]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d101      	bne.n	8002c9c <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8002c98:	2302      	movs	r3, #2
 8002c9a:	e094      	b.n	8002dc6 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	781a      	ldrb	r2, [r3, #0]
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	785a      	ldrb	r2, [r3, #1]
 8002ca8:	693b      	ldr	r3, [r7, #16]
 8002caa:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	3302      	adds	r3, #2
 8002cb0:	781b      	ldrb	r3, [r3, #0]
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	3303      	adds	r3, #3
 8002cb8:	781b      	ldrb	r3, [r3, #0]
 8002cba:	021b      	lsls	r3, r3, #8
 8002cbc:	b29b      	uxth	r3, r3
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	b29a      	uxth	r2, r3
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	791a      	ldrb	r2, [r3, #4]
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	795a      	ldrb	r2, [r3, #5]
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	799a      	ldrb	r2, [r3, #6]
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	79da      	ldrb	r2, [r3, #7]
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d004      	beq.n	8002cfa <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	d11b      	bne.n	8002d32 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	79db      	ldrb	r3, [r3, #7]
 8002cfe:	2b20      	cmp	r3, #32
 8002d00:	dc0f      	bgt.n	8002d22 <USBH_ParseDevDesc+0xaa>
 8002d02:	2b08      	cmp	r3, #8
 8002d04:	db0f      	blt.n	8002d26 <USBH_ParseDevDesc+0xae>
 8002d06:	3b08      	subs	r3, #8
 8002d08:	4a32      	ldr	r2, [pc, #200]	@ (8002dd4 <USBH_ParseDevDesc+0x15c>)
 8002d0a:	fa22 f303 	lsr.w	r3, r2, r3
 8002d0e:	f003 0301 	and.w	r3, r3, #1
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	bf14      	ite	ne
 8002d16:	2301      	movne	r3, #1
 8002d18:	2300      	moveq	r3, #0
 8002d1a:	b2db      	uxtb	r3, r3
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d106      	bne.n	8002d2e <USBH_ParseDevDesc+0xb6>
 8002d20:	e001      	b.n	8002d26 <USBH_ParseDevDesc+0xae>
 8002d22:	2b40      	cmp	r3, #64	@ 0x40
 8002d24:	d003      	beq.n	8002d2e <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	2208      	movs	r2, #8
 8002d2a:	71da      	strb	r2, [r3, #7]
        break;
 8002d2c:	e000      	b.n	8002d30 <USBH_ParseDevDesc+0xb8>
        break;
 8002d2e:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8002d30:	e00e      	b.n	8002d50 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8002d38:	2b02      	cmp	r3, #2
 8002d3a:	d107      	bne.n	8002d4c <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	79db      	ldrb	r3, [r3, #7]
 8002d40:	2b08      	cmp	r3, #8
 8002d42:	d005      	beq.n	8002d50 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	2208      	movs	r2, #8
 8002d48:	71da      	strb	r2, [r3, #7]
 8002d4a:	e001      	b.n	8002d50 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8002d4c:	2303      	movs	r3, #3
 8002d4e:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8002d50:	88fb      	ldrh	r3, [r7, #6]
 8002d52:	2b08      	cmp	r3, #8
 8002d54:	d936      	bls.n	8002dc4 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	3308      	adds	r3, #8
 8002d5a:	781b      	ldrb	r3, [r3, #0]
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	3309      	adds	r3, #9
 8002d62:	781b      	ldrb	r3, [r3, #0]
 8002d64:	021b      	lsls	r3, r3, #8
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	b29a      	uxth	r2, r3
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	330a      	adds	r3, #10
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	461a      	mov	r2, r3
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	330b      	adds	r3, #11
 8002d7c:	781b      	ldrb	r3, [r3, #0]
 8002d7e:	021b      	lsls	r3, r3, #8
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	4313      	orrs	r3, r2
 8002d84:	b29a      	uxth	r2, r3
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	330c      	adds	r3, #12
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	461a      	mov	r2, r3
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	330d      	adds	r3, #13
 8002d96:	781b      	ldrb	r3, [r3, #0]
 8002d98:	021b      	lsls	r3, r3, #8
 8002d9a:	b29b      	uxth	r3, r3
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	b29a      	uxth	r2, r3
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	7b9a      	ldrb	r2, [r3, #14]
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	7bda      	ldrb	r2, [r3, #15]
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	7c1a      	ldrb	r2, [r3, #16]
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	7c5a      	ldrb	r2, [r3, #17]
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8002dc4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	371c      	adds	r7, #28
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	01000101 	.word	0x01000101

08002dd8 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b08c      	sub	sp, #48	@ 0x30
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	60f8      	str	r0, [r7, #12]
 8002de0:	60b9      	str	r1, [r7, #8]
 8002de2:	4613      	mov	r3, r2
 8002de4:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8002dec:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8002dee:	2300      	movs	r3, #0
 8002df0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8002df4:	2300      	movs	r3, #0
 8002df6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d101      	bne.n	8002e0a <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8002e06:	2302      	movs	r3, #2
 8002e08:	e0de      	b.n	8002fc8 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8002e0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	2b09      	cmp	r3, #9
 8002e14:	d002      	beq.n	8002e1c <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8002e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e18:	2209      	movs	r2, #9
 8002e1a:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	781a      	ldrb	r2, [r3, #0]
 8002e20:	6a3b      	ldr	r3, [r7, #32]
 8002e22:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	785a      	ldrb	r2, [r3, #1]
 8002e28:	6a3b      	ldr	r3, [r7, #32]
 8002e2a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	3302      	adds	r3, #2
 8002e30:	781b      	ldrb	r3, [r3, #0]
 8002e32:	461a      	mov	r2, r3
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	3303      	adds	r3, #3
 8002e38:	781b      	ldrb	r3, [r3, #0]
 8002e3a:	021b      	lsls	r3, r3, #8
 8002e3c:	b29b      	uxth	r3, r3
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	b29b      	uxth	r3, r3
 8002e42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e46:	bf28      	it	cs
 8002e48:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8002e4c:	b29a      	uxth	r2, r3
 8002e4e:	6a3b      	ldr	r3, [r7, #32]
 8002e50:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	791a      	ldrb	r2, [r3, #4]
 8002e56:	6a3b      	ldr	r3, [r7, #32]
 8002e58:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	795a      	ldrb	r2, [r3, #5]
 8002e5e:	6a3b      	ldr	r3, [r7, #32]
 8002e60:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	799a      	ldrb	r2, [r3, #6]
 8002e66:	6a3b      	ldr	r3, [r7, #32]
 8002e68:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	79da      	ldrb	r2, [r3, #7]
 8002e6e:	6a3b      	ldr	r3, [r7, #32]
 8002e70:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	7a1a      	ldrb	r2, [r3, #8]
 8002e76:	6a3b      	ldr	r3, [r7, #32]
 8002e78:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8002e7a:	88fb      	ldrh	r3, [r7, #6]
 8002e7c:	2b09      	cmp	r3, #9
 8002e7e:	f240 80a1 	bls.w	8002fc4 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8002e82:	2309      	movs	r3, #9
 8002e84:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8002e86:	2300      	movs	r3, #0
 8002e88:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8002e8a:	e085      	b.n	8002f98 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8002e8c:	f107 0316 	add.w	r3, r7, #22
 8002e90:	4619      	mov	r1, r3
 8002e92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002e94:	f000 f9e6 	bl	8003264 <USBH_GetNextDesc>
 8002e98:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8002e9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e9c:	785b      	ldrb	r3, [r3, #1]
 8002e9e:	2b04      	cmp	r3, #4
 8002ea0:	d17a      	bne.n	8002f98 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8002ea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ea4:	781b      	ldrb	r3, [r3, #0]
 8002ea6:	2b09      	cmp	r3, #9
 8002ea8:	d002      	beq.n	8002eb0 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8002eaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002eac:	2209      	movs	r2, #9
 8002eae:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8002eb0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002eb4:	2232      	movs	r2, #50	@ 0x32
 8002eb6:	fb02 f303 	mul.w	r3, r2, r3
 8002eba:	3308      	adds	r3, #8
 8002ebc:	6a3a      	ldr	r2, [r7, #32]
 8002ebe:	4413      	add	r3, r2
 8002ec0:	3302      	adds	r3, #2
 8002ec2:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8002ec4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ec6:	69f8      	ldr	r0, [r7, #28]
 8002ec8:	f000 f882 	bl	8002fd0 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8002ed6:	e043      	b.n	8002f60 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8002ed8:	f107 0316 	add.w	r3, r7, #22
 8002edc:	4619      	mov	r1, r3
 8002ede:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002ee0:	f000 f9c0 	bl	8003264 <USBH_GetNextDesc>
 8002ee4:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8002ee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ee8:	785b      	ldrb	r3, [r3, #1]
 8002eea:	2b05      	cmp	r3, #5
 8002eec:	d138      	bne.n	8002f60 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	795b      	ldrb	r3, [r3, #5]
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	d113      	bne.n	8002f1e <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8002ef6:	69fb      	ldr	r3, [r7, #28]
 8002ef8:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8002efa:	2b02      	cmp	r3, #2
 8002efc:	d003      	beq.n	8002f06 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	799b      	ldrb	r3, [r3, #6]
 8002f02:	2b03      	cmp	r3, #3
 8002f04:	d10b      	bne.n	8002f1e <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	79db      	ldrb	r3, [r3, #7]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d10b      	bne.n	8002f26 <USBH_ParseCfgDesc+0x14e>
 8002f0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f10:	781b      	ldrb	r3, [r3, #0]
 8002f12:	2b09      	cmp	r3, #9
 8002f14:	d007      	beq.n	8002f26 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8002f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f18:	2209      	movs	r2, #9
 8002f1a:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8002f1c:	e003      	b.n	8002f26 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8002f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f20:	2207      	movs	r2, #7
 8002f22:	701a      	strb	r2, [r3, #0]
 8002f24:	e000      	b.n	8002f28 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8002f26:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8002f28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002f2c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002f30:	3201      	adds	r2, #1
 8002f32:	00d2      	lsls	r2, r2, #3
 8002f34:	2132      	movs	r1, #50	@ 0x32
 8002f36:	fb01 f303 	mul.w	r3, r1, r3
 8002f3a:	4413      	add	r3, r2
 8002f3c:	3308      	adds	r3, #8
 8002f3e:	6a3a      	ldr	r2, [r7, #32]
 8002f40:	4413      	add	r3, r2
 8002f42:	3304      	adds	r3, #4
 8002f44:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8002f46:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002f48:	69b9      	ldr	r1, [r7, #24]
 8002f4a:	68f8      	ldr	r0, [r7, #12]
 8002f4c:	f000 f86f 	bl	800302e <USBH_ParseEPDesc>
 8002f50:	4603      	mov	r3, r0
 8002f52:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8002f56:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002f5a:	3301      	adds	r3, #1
 8002f5c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8002f60:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002f64:	2b04      	cmp	r3, #4
 8002f66:	d80a      	bhi.n	8002f7e <USBH_ParseCfgDesc+0x1a6>
 8002f68:	69fb      	ldr	r3, [r7, #28]
 8002f6a:	791b      	ldrb	r3, [r3, #4]
 8002f6c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002f70:	429a      	cmp	r2, r3
 8002f72:	d204      	bcs.n	8002f7e <USBH_ParseCfgDesc+0x1a6>
 8002f74:	6a3b      	ldr	r3, [r7, #32]
 8002f76:	885a      	ldrh	r2, [r3, #2]
 8002f78:	8afb      	ldrh	r3, [r7, #22]
 8002f7a:	429a      	cmp	r2, r3
 8002f7c:	d8ac      	bhi.n	8002ed8 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8002f7e:	69fb      	ldr	r3, [r7, #28]
 8002f80:	791b      	ldrb	r3, [r3, #4]
 8002f82:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002f86:	429a      	cmp	r2, r3
 8002f88:	d201      	bcs.n	8002f8e <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	e01c      	b.n	8002fc8 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8002f8e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002f92:	3301      	adds	r3, #1
 8002f94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8002f98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002f9c:	2b04      	cmp	r3, #4
 8002f9e:	d805      	bhi.n	8002fac <USBH_ParseCfgDesc+0x1d4>
 8002fa0:	6a3b      	ldr	r3, [r7, #32]
 8002fa2:	885a      	ldrh	r2, [r3, #2]
 8002fa4:	8afb      	ldrh	r3, [r7, #22]
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	f63f af70 	bhi.w	8002e8c <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8002fac:	6a3b      	ldr	r3, [r7, #32]
 8002fae:	791b      	ldrb	r3, [r3, #4]
 8002fb0:	2b05      	cmp	r3, #5
 8002fb2:	bf28      	it	cs
 8002fb4:	2305      	movcs	r3, #5
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d201      	bcs.n	8002fc4 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8002fc0:	2303      	movs	r3, #3
 8002fc2:	e001      	b.n	8002fc8 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8002fc4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	3730      	adds	r7, #48	@ 0x30
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bd80      	pop	{r7, pc}

08002fd0 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
 8002fd8:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	781a      	ldrb	r2, [r3, #0]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	785a      	ldrb	r2, [r3, #1]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	789a      	ldrb	r2, [r3, #2]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	78da      	ldrb	r2, [r3, #3]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	791a      	ldrb	r2, [r3, #4]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	795a      	ldrb	r2, [r3, #5]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	799a      	ldrb	r2, [r3, #6]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	79da      	ldrb	r2, [r3, #7]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	7a1a      	ldrb	r2, [r3, #8]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	721a      	strb	r2, [r3, #8]
}
 8003022:	bf00      	nop
 8003024:	370c      	adds	r7, #12
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr

0800302e <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800302e:	b480      	push	{r7}
 8003030:	b087      	sub	sp, #28
 8003032:	af00      	add	r7, sp, #0
 8003034:	60f8      	str	r0, [r7, #12]
 8003036:	60b9      	str	r1, [r7, #8]
 8003038:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800303a:	2300      	movs	r3, #0
 800303c:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	781a      	ldrb	r2, [r3, #0]
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	785a      	ldrb	r2, [r3, #1]
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	789a      	ldrb	r2, [r3, #2]
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	78da      	ldrb	r2, [r3, #3]
 800305a:	68bb      	ldr	r3, [r7, #8]
 800305c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	3304      	adds	r3, #4
 8003062:	781b      	ldrb	r3, [r3, #0]
 8003064:	461a      	mov	r2, r3
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	3305      	adds	r3, #5
 800306a:	781b      	ldrb	r3, [r3, #0]
 800306c:	021b      	lsls	r3, r3, #8
 800306e:	b29b      	uxth	r3, r3
 8003070:	4313      	orrs	r3, r2
 8003072:	b29a      	uxth	r2, r3
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	799a      	ldrb	r2, [r3, #6]
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	889b      	ldrh	r3, [r3, #4]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d009      	beq.n	800309c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800308c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003090:	d804      	bhi.n	800309c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8003096:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800309a:	d901      	bls.n	80030a0 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800309c:	2303      	movs	r3, #3
 800309e:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d136      	bne.n	8003118 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	78db      	ldrb	r3, [r3, #3]
 80030ae:	f003 0303 	and.w	r3, r3, #3
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d108      	bne.n	80030c8 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 80030b6:	68bb      	ldr	r3, [r7, #8]
 80030b8:	889b      	ldrh	r3, [r3, #4]
 80030ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80030be:	f240 8097 	bls.w	80031f0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80030c2:	2303      	movs	r3, #3
 80030c4:	75fb      	strb	r3, [r7, #23]
 80030c6:	e093      	b.n	80031f0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	78db      	ldrb	r3, [r3, #3]
 80030cc:	f003 0303 	and.w	r3, r3, #3
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d107      	bne.n	80030e4 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	889b      	ldrh	r3, [r3, #4]
 80030d8:	2b40      	cmp	r3, #64	@ 0x40
 80030da:	f240 8089 	bls.w	80031f0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80030de:	2303      	movs	r3, #3
 80030e0:	75fb      	strb	r3, [r7, #23]
 80030e2:	e085      	b.n	80031f0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80030e4:	68bb      	ldr	r3, [r7, #8]
 80030e6:	78db      	ldrb	r3, [r3, #3]
 80030e8:	f003 0303 	and.w	r3, r3, #3
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d005      	beq.n	80030fc <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	78db      	ldrb	r3, [r3, #3]
 80030f4:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80030f8:	2b03      	cmp	r3, #3
 80030fa:	d10a      	bne.n	8003112 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	799b      	ldrb	r3, [r3, #6]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d003      	beq.n	800310c <USBH_ParseEPDesc+0xde>
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	799b      	ldrb	r3, [r3, #6]
 8003108:	2b10      	cmp	r3, #16
 800310a:	d970      	bls.n	80031ee <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800310c:	2303      	movs	r3, #3
 800310e:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8003110:	e06d      	b.n	80031ee <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8003112:	2303      	movs	r3, #3
 8003114:	75fb      	strb	r3, [r7, #23]
 8003116:	e06b      	b.n	80031f0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800311e:	2b01      	cmp	r3, #1
 8003120:	d13c      	bne.n	800319c <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	78db      	ldrb	r3, [r3, #3]
 8003126:	f003 0303 	and.w	r3, r3, #3
 800312a:	2b02      	cmp	r3, #2
 800312c:	d005      	beq.n	800313a <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	78db      	ldrb	r3, [r3, #3]
 8003132:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8003136:	2b00      	cmp	r3, #0
 8003138:	d106      	bne.n	8003148 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	889b      	ldrh	r3, [r3, #4]
 800313e:	2b40      	cmp	r3, #64	@ 0x40
 8003140:	d956      	bls.n	80031f0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8003142:	2303      	movs	r3, #3
 8003144:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8003146:	e053      	b.n	80031f0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	78db      	ldrb	r3, [r3, #3]
 800314c:	f003 0303 	and.w	r3, r3, #3
 8003150:	2b01      	cmp	r3, #1
 8003152:	d10e      	bne.n	8003172 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	799b      	ldrb	r3, [r3, #6]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d007      	beq.n	800316c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8003160:	2b10      	cmp	r3, #16
 8003162:	d803      	bhi.n	800316c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8003168:	2b40      	cmp	r3, #64	@ 0x40
 800316a:	d941      	bls.n	80031f0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800316c:	2303      	movs	r3, #3
 800316e:	75fb      	strb	r3, [r7, #23]
 8003170:	e03e      	b.n	80031f0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	78db      	ldrb	r3, [r3, #3]
 8003176:	f003 0303 	and.w	r3, r3, #3
 800317a:	2b03      	cmp	r3, #3
 800317c:	d10b      	bne.n	8003196 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800317e:	68bb      	ldr	r3, [r7, #8]
 8003180:	799b      	ldrb	r3, [r3, #6]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d004      	beq.n	8003190 <USBH_ParseEPDesc+0x162>
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	889b      	ldrh	r3, [r3, #4]
 800318a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800318e:	d32f      	bcc.n	80031f0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8003190:	2303      	movs	r3, #3
 8003192:	75fb      	strb	r3, [r7, #23]
 8003194:	e02c      	b.n	80031f0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8003196:	2303      	movs	r3, #3
 8003198:	75fb      	strb	r3, [r7, #23]
 800319a:	e029      	b.n	80031f0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	d120      	bne.n	80031e8 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	78db      	ldrb	r3, [r3, #3]
 80031aa:	f003 0303 	and.w	r3, r3, #3
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d106      	bne.n	80031c0 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	889b      	ldrh	r3, [r3, #4]
 80031b6:	2b08      	cmp	r3, #8
 80031b8:	d01a      	beq.n	80031f0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80031ba:	2303      	movs	r3, #3
 80031bc:	75fb      	strb	r3, [r7, #23]
 80031be:	e017      	b.n	80031f0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	78db      	ldrb	r3, [r3, #3]
 80031c4:	f003 0303 	and.w	r3, r3, #3
 80031c8:	2b03      	cmp	r3, #3
 80031ca:	d10a      	bne.n	80031e2 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	799b      	ldrb	r3, [r3, #6]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d003      	beq.n	80031dc <USBH_ParseEPDesc+0x1ae>
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	889b      	ldrh	r3, [r3, #4]
 80031d8:	2b08      	cmp	r3, #8
 80031da:	d909      	bls.n	80031f0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80031dc:	2303      	movs	r3, #3
 80031de:	75fb      	strb	r3, [r7, #23]
 80031e0:	e006      	b.n	80031f0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80031e2:	2303      	movs	r3, #3
 80031e4:	75fb      	strb	r3, [r7, #23]
 80031e6:	e003      	b.n	80031f0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80031e8:	2303      	movs	r3, #3
 80031ea:	75fb      	strb	r3, [r7, #23]
 80031ec:	e000      	b.n	80031f0 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80031ee:	bf00      	nop
  }

  return status;
 80031f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80031f2:	4618      	mov	r0, r3
 80031f4:	371c      	adds	r7, #28
 80031f6:	46bd      	mov	sp, r7
 80031f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fc:	4770      	bx	lr

080031fe <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80031fe:	b480      	push	{r7}
 8003200:	b087      	sub	sp, #28
 8003202:	af00      	add	r7, sp, #0
 8003204:	60f8      	str	r0, [r7, #12]
 8003206:	60b9      	str	r1, [r7, #8]
 8003208:	4613      	mov	r3, r2
 800320a:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	3301      	adds	r3, #1
 8003210:	781b      	ldrb	r3, [r3, #0]
 8003212:	2b03      	cmp	r3, #3
 8003214:	d120      	bne.n	8003258 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	781b      	ldrb	r3, [r3, #0]
 800321a:	1e9a      	subs	r2, r3, #2
 800321c:	88fb      	ldrh	r3, [r7, #6]
 800321e:	4293      	cmp	r3, r2
 8003220:	bf28      	it	cs
 8003222:	4613      	movcs	r3, r2
 8003224:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	3302      	adds	r3, #2
 800322a:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800322c:	2300      	movs	r3, #0
 800322e:	82fb      	strh	r3, [r7, #22]
 8003230:	e00b      	b.n	800324a <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8003232:	8afb      	ldrh	r3, [r7, #22]
 8003234:	68fa      	ldr	r2, [r7, #12]
 8003236:	4413      	add	r3, r2
 8003238:	781a      	ldrb	r2, [r3, #0]
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	701a      	strb	r2, [r3, #0]
      pdest++;
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	3301      	adds	r3, #1
 8003242:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8003244:	8afb      	ldrh	r3, [r7, #22]
 8003246:	3302      	adds	r3, #2
 8003248:	82fb      	strh	r3, [r7, #22]
 800324a:	8afa      	ldrh	r2, [r7, #22]
 800324c:	8abb      	ldrh	r3, [r7, #20]
 800324e:	429a      	cmp	r2, r3
 8003250:	d3ef      	bcc.n	8003232 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8003252:	68bb      	ldr	r3, [r7, #8]
 8003254:	2200      	movs	r2, #0
 8003256:	701a      	strb	r2, [r3, #0]
  }
}
 8003258:	bf00      	nop
 800325a:	371c      	adds	r7, #28
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr

08003264 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8003264:	b480      	push	{r7}
 8003266:	b085      	sub	sp, #20
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
 800326c:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	881b      	ldrh	r3, [r3, #0]
 8003272:	687a      	ldr	r2, [r7, #4]
 8003274:	7812      	ldrb	r2, [r2, #0]
 8003276:	4413      	add	r3, r2
 8003278:	b29a      	uxth	r2, r3
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	781b      	ldrb	r3, [r3, #0]
 8003282:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	4413      	add	r3, r2
 8003288:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800328a:	68fb      	ldr	r3, [r7, #12]
}
 800328c:	4618      	mov	r0, r3
 800328e:	3714      	adds	r7, #20
 8003290:	46bd      	mov	sp, r7
 8003292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003296:	4770      	bx	lr

08003298 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b086      	sub	sp, #24
 800329c:	af00      	add	r7, sp, #0
 800329e:	60f8      	str	r0, [r7, #12]
 80032a0:	60b9      	str	r1, [r7, #8]
 80032a2:	4613      	mov	r3, r2
 80032a4:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 80032a6:	2301      	movs	r3, #1
 80032a8:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	789b      	ldrb	r3, [r3, #2]
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	d002      	beq.n	80032b8 <USBH_CtlReq+0x20>
 80032b2:	2b02      	cmp	r3, #2
 80032b4:	d00f      	beq.n	80032d6 <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 80032b6:	e027      	b.n	8003308 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	68ba      	ldr	r2, [r7, #8]
 80032bc:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	88fa      	ldrh	r2, [r7, #6]
 80032c2:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2201      	movs	r2, #1
 80032c8:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2202      	movs	r2, #2
 80032ce:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 80032d0:	2301      	movs	r3, #1
 80032d2:	75fb      	strb	r3, [r7, #23]
      break;
 80032d4:	e018      	b.n	8003308 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 80032d6:	68f8      	ldr	r0, [r7, #12]
 80032d8:	f000 f81c 	bl	8003314 <USBH_HandleControl>
 80032dc:	4603      	mov	r3, r0
 80032de:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 80032e0:	7dfb      	ldrb	r3, [r7, #23]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d002      	beq.n	80032ec <USBH_CtlReq+0x54>
 80032e6:	7dfb      	ldrb	r3, [r7, #23]
 80032e8:	2b03      	cmp	r3, #3
 80032ea:	d106      	bne.n	80032fa <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	2201      	movs	r2, #1
 80032f0:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	2200      	movs	r2, #0
 80032f6:	761a      	strb	r2, [r3, #24]
      break;
 80032f8:	e005      	b.n	8003306 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 80032fa:	7dfb      	ldrb	r3, [r7, #23]
 80032fc:	2b02      	cmp	r3, #2
 80032fe:	d102      	bne.n	8003306 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	2201      	movs	r2, #1
 8003304:	709a      	strb	r2, [r3, #2]
      break;
 8003306:	bf00      	nop
  }
  return status;
 8003308:	7dfb      	ldrb	r3, [r7, #23]
}
 800330a:	4618      	mov	r0, r3
 800330c:	3718      	adds	r7, #24
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
	...

08003314 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b086      	sub	sp, #24
 8003318:	af02      	add	r7, sp, #8
 800331a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800331c:	2301      	movs	r3, #1
 800331e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8003320:	2300      	movs	r3, #0
 8003322:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	7e1b      	ldrb	r3, [r3, #24]
 8003328:	3b01      	subs	r3, #1
 800332a:	2b0a      	cmp	r3, #10
 800332c:	f200 8157 	bhi.w	80035de <USBH_HandleControl+0x2ca>
 8003330:	a201      	add	r2, pc, #4	@ (adr r2, 8003338 <USBH_HandleControl+0x24>)
 8003332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003336:	bf00      	nop
 8003338:	08003365 	.word	0x08003365
 800333c:	0800337f 	.word	0x0800337f
 8003340:	080033e9 	.word	0x080033e9
 8003344:	0800340f 	.word	0x0800340f
 8003348:	08003449 	.word	0x08003449
 800334c:	08003473 	.word	0x08003473
 8003350:	080034c5 	.word	0x080034c5
 8003354:	080034e7 	.word	0x080034e7
 8003358:	08003523 	.word	0x08003523
 800335c:	08003549 	.word	0x08003549
 8003360:	08003587 	.word	0x08003587
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	f103 0110 	add.w	r1, r3, #16
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	795b      	ldrb	r3, [r3, #5]
 800336e:	461a      	mov	r2, r3
 8003370:	6878      	ldr	r0, [r7, #4]
 8003372:	f000 f945 	bl	8003600 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2202      	movs	r2, #2
 800337a:	761a      	strb	r2, [r3, #24]
      break;
 800337c:	e13a      	b.n	80035f4 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	795b      	ldrb	r3, [r3, #5]
 8003382:	4619      	mov	r1, r3
 8003384:	6878      	ldr	r0, [r7, #4]
 8003386:	f001 f9cd 	bl	8004724 <USBH_LL_GetURBState>
 800338a:	4603      	mov	r3, r0
 800338c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800338e:	7bbb      	ldrb	r3, [r7, #14]
 8003390:	2b01      	cmp	r3, #1
 8003392:	d11e      	bne.n	80033d2 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	7c1b      	ldrb	r3, [r3, #16]
 8003398:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800339c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	8adb      	ldrh	r3, [r3, #22]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d00a      	beq.n	80033bc <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80033a6:	7b7b      	ldrb	r3, [r7, #13]
 80033a8:	2b80      	cmp	r3, #128	@ 0x80
 80033aa:	d103      	bne.n	80033b4 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2203      	movs	r2, #3
 80033b0:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80033b2:	e116      	b.n	80035e2 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2205      	movs	r2, #5
 80033b8:	761a      	strb	r2, [r3, #24]
      break;
 80033ba:	e112      	b.n	80035e2 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 80033bc:	7b7b      	ldrb	r3, [r7, #13]
 80033be:	2b80      	cmp	r3, #128	@ 0x80
 80033c0:	d103      	bne.n	80033ca <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2209      	movs	r2, #9
 80033c6:	761a      	strb	r2, [r3, #24]
      break;
 80033c8:	e10b      	b.n	80035e2 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2207      	movs	r2, #7
 80033ce:	761a      	strb	r2, [r3, #24]
      break;
 80033d0:	e107      	b.n	80035e2 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80033d2:	7bbb      	ldrb	r3, [r7, #14]
 80033d4:	2b04      	cmp	r3, #4
 80033d6:	d003      	beq.n	80033e0 <USBH_HandleControl+0xcc>
 80033d8:	7bbb      	ldrb	r3, [r7, #14]
 80033da:	2b02      	cmp	r3, #2
 80033dc:	f040 8101 	bne.w	80035e2 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	220b      	movs	r2, #11
 80033e4:	761a      	strb	r2, [r3, #24]
      break;
 80033e6:	e0fc      	b.n	80035e2 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 80033ee:	b29a      	uxth	r2, r3
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6899      	ldr	r1, [r3, #8]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	899a      	ldrh	r2, [r3, #12]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	791b      	ldrb	r3, [r3, #4]
 8003400:	6878      	ldr	r0, [r7, #4]
 8003402:	f000 f93c 	bl	800367e <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2204      	movs	r2, #4
 800340a:	761a      	strb	r2, [r3, #24]
      break;
 800340c:	e0f2      	b.n	80035f4 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	791b      	ldrb	r3, [r3, #4]
 8003412:	4619      	mov	r1, r3
 8003414:	6878      	ldr	r0, [r7, #4]
 8003416:	f001 f985 	bl	8004724 <USBH_LL_GetURBState>
 800341a:	4603      	mov	r3, r0
 800341c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800341e:	7bbb      	ldrb	r3, [r7, #14]
 8003420:	2b01      	cmp	r3, #1
 8003422:	d103      	bne.n	800342c <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2209      	movs	r2, #9
 8003428:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800342a:	e0dc      	b.n	80035e6 <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 800342c:	7bbb      	ldrb	r3, [r7, #14]
 800342e:	2b05      	cmp	r3, #5
 8003430:	d102      	bne.n	8003438 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 8003432:	2303      	movs	r3, #3
 8003434:	73fb      	strb	r3, [r7, #15]
      break;
 8003436:	e0d6      	b.n	80035e6 <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 8003438:	7bbb      	ldrb	r3, [r7, #14]
 800343a:	2b04      	cmp	r3, #4
 800343c:	f040 80d3 	bne.w	80035e6 <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	220b      	movs	r2, #11
 8003444:	761a      	strb	r2, [r3, #24]
      break;
 8003446:	e0ce      	b.n	80035e6 <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6899      	ldr	r1, [r3, #8]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	899a      	ldrh	r2, [r3, #12]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	795b      	ldrb	r3, [r3, #5]
 8003454:	2001      	movs	r0, #1
 8003456:	9000      	str	r0, [sp, #0]
 8003458:	6878      	ldr	r0, [r7, #4]
 800345a:	f000 f8eb 	bl	8003634 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 8003464:	b29a      	uxth	r2, r3
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2206      	movs	r2, #6
 800346e:	761a      	strb	r2, [r3, #24]
      break;
 8003470:	e0c0      	b.n	80035f4 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	795b      	ldrb	r3, [r3, #5]
 8003476:	4619      	mov	r1, r3
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	f001 f953 	bl	8004724 <USBH_LL_GetURBState>
 800347e:	4603      	mov	r3, r0
 8003480:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8003482:	7bbb      	ldrb	r3, [r7, #14]
 8003484:	2b01      	cmp	r3, #1
 8003486:	d103      	bne.n	8003490 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2207      	movs	r2, #7
 800348c:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800348e:	e0ac      	b.n	80035ea <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 8003490:	7bbb      	ldrb	r3, [r7, #14]
 8003492:	2b05      	cmp	r3, #5
 8003494:	d105      	bne.n	80034a2 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	220c      	movs	r2, #12
 800349a:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800349c:	2303      	movs	r3, #3
 800349e:	73fb      	strb	r3, [r7, #15]
      break;
 80034a0:	e0a3      	b.n	80035ea <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 80034a2:	7bbb      	ldrb	r3, [r7, #14]
 80034a4:	2b02      	cmp	r3, #2
 80034a6:	d103      	bne.n	80034b0 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2205      	movs	r2, #5
 80034ac:	761a      	strb	r2, [r3, #24]
      break;
 80034ae:	e09c      	b.n	80035ea <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 80034b0:	7bbb      	ldrb	r3, [r7, #14]
 80034b2:	2b04      	cmp	r3, #4
 80034b4:	f040 8099 	bne.w	80035ea <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	220b      	movs	r2, #11
 80034bc:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 80034be:	2302      	movs	r3, #2
 80034c0:	73fb      	strb	r3, [r7, #15]
      break;
 80034c2:	e092      	b.n	80035ea <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	791b      	ldrb	r3, [r3, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	2100      	movs	r1, #0
 80034cc:	6878      	ldr	r0, [r7, #4]
 80034ce:	f000 f8d6 	bl	800367e <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 80034d8:	b29a      	uxth	r2, r3
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2208      	movs	r2, #8
 80034e2:	761a      	strb	r2, [r3, #24]

      break;
 80034e4:	e086      	b.n	80035f4 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	791b      	ldrb	r3, [r3, #4]
 80034ea:	4619      	mov	r1, r3
 80034ec:	6878      	ldr	r0, [r7, #4]
 80034ee:	f001 f919 	bl	8004724 <USBH_LL_GetURBState>
 80034f2:	4603      	mov	r3, r0
 80034f4:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80034f6:	7bbb      	ldrb	r3, [r7, #14]
 80034f8:	2b01      	cmp	r3, #1
 80034fa:	d105      	bne.n	8003508 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	220d      	movs	r2, #13
 8003500:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8003502:	2300      	movs	r3, #0
 8003504:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8003506:	e072      	b.n	80035ee <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 8003508:	7bbb      	ldrb	r3, [r7, #14]
 800350a:	2b04      	cmp	r3, #4
 800350c:	d103      	bne.n	8003516 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	220b      	movs	r2, #11
 8003512:	761a      	strb	r2, [r3, #24]
      break;
 8003514:	e06b      	b.n	80035ee <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 8003516:	7bbb      	ldrb	r3, [r7, #14]
 8003518:	2b05      	cmp	r3, #5
 800351a:	d168      	bne.n	80035ee <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 800351c:	2303      	movs	r3, #3
 800351e:	73fb      	strb	r3, [r7, #15]
      break;
 8003520:	e065      	b.n	80035ee <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	795b      	ldrb	r3, [r3, #5]
 8003526:	2201      	movs	r2, #1
 8003528:	9200      	str	r2, [sp, #0]
 800352a:	2200      	movs	r2, #0
 800352c:	2100      	movs	r1, #0
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	f000 f880 	bl	8003634 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 800353a:	b29a      	uxth	r2, r3
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	220a      	movs	r2, #10
 8003544:	761a      	strb	r2, [r3, #24]
      break;
 8003546:	e055      	b.n	80035f4 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	795b      	ldrb	r3, [r3, #5]
 800354c:	4619      	mov	r1, r3
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f001 f8e8 	bl	8004724 <USBH_LL_GetURBState>
 8003554:	4603      	mov	r3, r0
 8003556:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8003558:	7bbb      	ldrb	r3, [r7, #14]
 800355a:	2b01      	cmp	r3, #1
 800355c:	d105      	bne.n	800356a <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800355e:	2300      	movs	r3, #0
 8003560:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	220d      	movs	r2, #13
 8003566:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8003568:	e043      	b.n	80035f2 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800356a:	7bbb      	ldrb	r3, [r7, #14]
 800356c:	2b02      	cmp	r3, #2
 800356e:	d103      	bne.n	8003578 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2209      	movs	r2, #9
 8003574:	761a      	strb	r2, [r3, #24]
      break;
 8003576:	e03c      	b.n	80035f2 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 8003578:	7bbb      	ldrb	r3, [r7, #14]
 800357a:	2b04      	cmp	r3, #4
 800357c:	d139      	bne.n	80035f2 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	220b      	movs	r2, #11
 8003582:	761a      	strb	r2, [r3, #24]
      break;
 8003584:	e035      	b.n	80035f2 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	7e5b      	ldrb	r3, [r3, #25]
 800358a:	3301      	adds	r3, #1
 800358c:	b2da      	uxtb	r2, r3
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	765a      	strb	r2, [r3, #25]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	7e5b      	ldrb	r3, [r3, #25]
 8003596:	2b02      	cmp	r3, #2
 8003598:	d806      	bhi.n	80035a8 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2201      	movs	r2, #1
 800359e:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2201      	movs	r2, #1
 80035a4:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 80035a6:	e025      	b.n	80035f4 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 80035ae:	2106      	movs	r1, #6
 80035b0:	6878      	ldr	r0, [r7, #4]
 80035b2:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2200      	movs	r2, #0
 80035b8:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	795b      	ldrb	r3, [r3, #5]
 80035be:	4619      	mov	r1, r3
 80035c0:	6878      	ldr	r0, [r7, #4]
 80035c2:	f000 f90e 	bl	80037e2 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	791b      	ldrb	r3, [r3, #4]
 80035ca:	4619      	mov	r1, r3
 80035cc:	6878      	ldr	r0, [r7, #4]
 80035ce:	f000 f908 	bl	80037e2 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2200      	movs	r2, #0
 80035d6:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 80035d8:	2302      	movs	r3, #2
 80035da:	73fb      	strb	r3, [r7, #15]
      break;
 80035dc:	e00a      	b.n	80035f4 <USBH_HandleControl+0x2e0>

    default:
      break;
 80035de:	bf00      	nop
 80035e0:	e008      	b.n	80035f4 <USBH_HandleControl+0x2e0>
      break;
 80035e2:	bf00      	nop
 80035e4:	e006      	b.n	80035f4 <USBH_HandleControl+0x2e0>
      break;
 80035e6:	bf00      	nop
 80035e8:	e004      	b.n	80035f4 <USBH_HandleControl+0x2e0>
      break;
 80035ea:	bf00      	nop
 80035ec:	e002      	b.n	80035f4 <USBH_HandleControl+0x2e0>
      break;
 80035ee:	bf00      	nop
 80035f0:	e000      	b.n	80035f4 <USBH_HandleControl+0x2e0>
      break;
 80035f2:	bf00      	nop
  }

  return status;
 80035f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	3710      	adds	r7, #16
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}
 80035fe:	bf00      	nop

08003600 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b088      	sub	sp, #32
 8003604:	af04      	add	r7, sp, #16
 8003606:	60f8      	str	r0, [r7, #12]
 8003608:	60b9      	str	r1, [r7, #8]
 800360a:	4613      	mov	r3, r2
 800360c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800360e:	79f9      	ldrb	r1, [r7, #7]
 8003610:	2300      	movs	r3, #0
 8003612:	9303      	str	r3, [sp, #12]
 8003614:	2308      	movs	r3, #8
 8003616:	9302      	str	r3, [sp, #8]
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	9301      	str	r3, [sp, #4]
 800361c:	2300      	movs	r3, #0
 800361e:	9300      	str	r3, [sp, #0]
 8003620:	2300      	movs	r3, #0
 8003622:	2200      	movs	r2, #0
 8003624:	68f8      	ldr	r0, [r7, #12]
 8003626:	f001 f84c 	bl	80046c2 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800362a:	2300      	movs	r3, #0
}
 800362c:	4618      	mov	r0, r3
 800362e:	3710      	adds	r7, #16
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}

08003634 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b088      	sub	sp, #32
 8003638:	af04      	add	r7, sp, #16
 800363a:	60f8      	str	r0, [r7, #12]
 800363c:	60b9      	str	r1, [r7, #8]
 800363e:	4611      	mov	r1, r2
 8003640:	461a      	mov	r2, r3
 8003642:	460b      	mov	r3, r1
 8003644:	80fb      	strh	r3, [r7, #6]
 8003646:	4613      	mov	r3, r2
 8003648:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8003650:	2b00      	cmp	r3, #0
 8003652:	d001      	beq.n	8003658 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8003654:	2300      	movs	r3, #0
 8003656:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8003658:	7979      	ldrb	r1, [r7, #5]
 800365a:	7e3b      	ldrb	r3, [r7, #24]
 800365c:	9303      	str	r3, [sp, #12]
 800365e:	88fb      	ldrh	r3, [r7, #6]
 8003660:	9302      	str	r3, [sp, #8]
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	9301      	str	r3, [sp, #4]
 8003666:	2301      	movs	r3, #1
 8003668:	9300      	str	r3, [sp, #0]
 800366a:	2300      	movs	r3, #0
 800366c:	2200      	movs	r2, #0
 800366e:	68f8      	ldr	r0, [r7, #12]
 8003670:	f001 f827 	bl	80046c2 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8003674:	2300      	movs	r3, #0
}
 8003676:	4618      	mov	r0, r3
 8003678:	3710      	adds	r7, #16
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}

0800367e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800367e:	b580      	push	{r7, lr}
 8003680:	b088      	sub	sp, #32
 8003682:	af04      	add	r7, sp, #16
 8003684:	60f8      	str	r0, [r7, #12]
 8003686:	60b9      	str	r1, [r7, #8]
 8003688:	4611      	mov	r1, r2
 800368a:	461a      	mov	r2, r3
 800368c:	460b      	mov	r3, r1
 800368e:	80fb      	strh	r3, [r7, #6]
 8003690:	4613      	mov	r3, r2
 8003692:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8003694:	7979      	ldrb	r1, [r7, #5]
 8003696:	2300      	movs	r3, #0
 8003698:	9303      	str	r3, [sp, #12]
 800369a:	88fb      	ldrh	r3, [r7, #6]
 800369c:	9302      	str	r3, [sp, #8]
 800369e:	68bb      	ldr	r3, [r7, #8]
 80036a0:	9301      	str	r3, [sp, #4]
 80036a2:	2301      	movs	r3, #1
 80036a4:	9300      	str	r3, [sp, #0]
 80036a6:	2300      	movs	r3, #0
 80036a8:	2201      	movs	r2, #1
 80036aa:	68f8      	ldr	r0, [r7, #12]
 80036ac:	f001 f809 	bl	80046c2 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80036b0:	2300      	movs	r3, #0

}
 80036b2:	4618      	mov	r0, r3
 80036b4:	3710      	adds	r7, #16
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}

080036ba <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 80036ba:	b580      	push	{r7, lr}
 80036bc:	b088      	sub	sp, #32
 80036be:	af04      	add	r7, sp, #16
 80036c0:	60f8      	str	r0, [r7, #12]
 80036c2:	60b9      	str	r1, [r7, #8]
 80036c4:	4611      	mov	r1, r2
 80036c6:	461a      	mov	r2, r3
 80036c8:	460b      	mov	r3, r1
 80036ca:	80fb      	strh	r3, [r7, #6]
 80036cc:	4613      	mov	r3, r2
 80036ce:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d001      	beq.n	80036de <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 80036da:	2300      	movs	r3, #0
 80036dc:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80036de:	7979      	ldrb	r1, [r7, #5]
 80036e0:	7e3b      	ldrb	r3, [r7, #24]
 80036e2:	9303      	str	r3, [sp, #12]
 80036e4:	88fb      	ldrh	r3, [r7, #6]
 80036e6:	9302      	str	r3, [sp, #8]
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	9301      	str	r3, [sp, #4]
 80036ec:	2301      	movs	r3, #1
 80036ee:	9300      	str	r3, [sp, #0]
 80036f0:	2302      	movs	r3, #2
 80036f2:	2200      	movs	r2, #0
 80036f4:	68f8      	ldr	r0, [r7, #12]
 80036f6:	f000 ffe4 	bl	80046c2 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 80036fa:	2300      	movs	r3, #0
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	3710      	adds	r7, #16
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}

08003704 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b088      	sub	sp, #32
 8003708:	af04      	add	r7, sp, #16
 800370a:	60f8      	str	r0, [r7, #12]
 800370c:	60b9      	str	r1, [r7, #8]
 800370e:	4611      	mov	r1, r2
 8003710:	461a      	mov	r2, r3
 8003712:	460b      	mov	r3, r1
 8003714:	80fb      	strh	r3, [r7, #6]
 8003716:	4613      	mov	r3, r2
 8003718:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800371a:	7979      	ldrb	r1, [r7, #5]
 800371c:	2300      	movs	r3, #0
 800371e:	9303      	str	r3, [sp, #12]
 8003720:	88fb      	ldrh	r3, [r7, #6]
 8003722:	9302      	str	r3, [sp, #8]
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	9301      	str	r3, [sp, #4]
 8003728:	2301      	movs	r3, #1
 800372a:	9300      	str	r3, [sp, #0]
 800372c:	2302      	movs	r3, #2
 800372e:	2201      	movs	r2, #1
 8003730:	68f8      	ldr	r0, [r7, #12]
 8003732:	f000 ffc6 	bl	80046c2 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8003736:	2300      	movs	r3, #0
}
 8003738:	4618      	mov	r0, r3
 800373a:	3710      	adds	r7, #16
 800373c:	46bd      	mov	sp, r7
 800373e:	bd80      	pop	{r7, pc}

08003740 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b086      	sub	sp, #24
 8003744:	af04      	add	r7, sp, #16
 8003746:	6078      	str	r0, [r7, #4]
 8003748:	4608      	mov	r0, r1
 800374a:	4611      	mov	r1, r2
 800374c:	461a      	mov	r2, r3
 800374e:	4603      	mov	r3, r0
 8003750:	70fb      	strb	r3, [r7, #3]
 8003752:	460b      	mov	r3, r1
 8003754:	70bb      	strb	r3, [r7, #2]
 8003756:	4613      	mov	r3, r2
 8003758:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800375a:	7878      	ldrb	r0, [r7, #1]
 800375c:	78ba      	ldrb	r2, [r7, #2]
 800375e:	78f9      	ldrb	r1, [r7, #3]
 8003760:	8b3b      	ldrh	r3, [r7, #24]
 8003762:	9302      	str	r3, [sp, #8]
 8003764:	7d3b      	ldrb	r3, [r7, #20]
 8003766:	9301      	str	r3, [sp, #4]
 8003768:	7c3b      	ldrb	r3, [r7, #16]
 800376a:	9300      	str	r3, [sp, #0]
 800376c:	4603      	mov	r3, r0
 800376e:	6878      	ldr	r0, [r7, #4]
 8003770:	f000 ff59 	bl	8004626 <USBH_LL_OpenPipe>

  return USBH_OK;
 8003774:	2300      	movs	r3, #0
}
 8003776:	4618      	mov	r0, r3
 8003778:	3708      	adds	r7, #8
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}

0800377e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800377e:	b580      	push	{r7, lr}
 8003780:	b082      	sub	sp, #8
 8003782:	af00      	add	r7, sp, #0
 8003784:	6078      	str	r0, [r7, #4]
 8003786:	460b      	mov	r3, r1
 8003788:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800378a:	78fb      	ldrb	r3, [r7, #3]
 800378c:	4619      	mov	r1, r3
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	f000 ff78 	bl	8004684 <USBH_LL_ClosePipe>

  return USBH_OK;
 8003794:	2300      	movs	r3, #0
}
 8003796:	4618      	mov	r0, r3
 8003798:	3708      	adds	r7, #8
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}

0800379e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800379e:	b580      	push	{r7, lr}
 80037a0:	b084      	sub	sp, #16
 80037a2:	af00      	add	r7, sp, #0
 80037a4:	6078      	str	r0, [r7, #4]
 80037a6:	460b      	mov	r3, r1
 80037a8:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80037aa:	6878      	ldr	r0, [r7, #4]
 80037ac:	f000 f839 	bl	8003822 <USBH_GetFreePipe>
 80037b0:	4603      	mov	r3, r0
 80037b2:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 80037b4:	89fb      	ldrh	r3, [r7, #14]
 80037b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d00b      	beq.n	80037d6 <USBH_AllocPipe+0x38>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 80037be:	78fa      	ldrb	r2, [r7, #3]
 80037c0:	89fb      	ldrh	r3, [r7, #14]
 80037c2:	f003 030f 	and.w	r3, r3, #15
 80037c6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80037ca:	6879      	ldr	r1, [r7, #4]
 80037cc:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 80037d0:	009b      	lsls	r3, r3, #2
 80037d2:	440b      	add	r3, r1
 80037d4:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 80037d6:	89fb      	ldrh	r3, [r7, #14]
 80037d8:	b2db      	uxtb	r3, r3
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3710      	adds	r7, #16
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}

080037e2 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80037e2:	b480      	push	{r7}
 80037e4:	b083      	sub	sp, #12
 80037e6:	af00      	add	r7, sp, #0
 80037e8:	6078      	str	r0, [r7, #4]
 80037ea:	460b      	mov	r3, r1
 80037ec:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 80037ee:	78fb      	ldrb	r3, [r7, #3]
 80037f0:	2b0f      	cmp	r3, #15
 80037f2:	d80f      	bhi.n	8003814 <USBH_FreePipe+0x32>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80037f4:	78fb      	ldrb	r3, [r7, #3]
 80037f6:	687a      	ldr	r2, [r7, #4]
 80037f8:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 80037fc:	009b      	lsls	r3, r3, #2
 80037fe:	4413      	add	r3, r2
 8003800:	685a      	ldr	r2, [r3, #4]
 8003802:	78fb      	ldrb	r3, [r7, #3]
 8003804:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8003808:	6879      	ldr	r1, [r7, #4]
 800380a:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 800380e:	009b      	lsls	r3, r3, #2
 8003810:	440b      	add	r3, r1
 8003812:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8003814:	2300      	movs	r3, #0
}
 8003816:	4618      	mov	r0, r3
 8003818:	370c      	adds	r7, #12
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr

08003822 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8003822:	b480      	push	{r7}
 8003824:	b085      	sub	sp, #20
 8003826:	af00      	add	r7, sp, #0
 8003828:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800382a:	2300      	movs	r3, #0
 800382c:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800382e:	2300      	movs	r3, #0
 8003830:	73fb      	strb	r3, [r7, #15]
 8003832:	e010      	b.n	8003856 <USBH_GetFreePipe+0x34>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8003834:	7bfb      	ldrb	r3, [r7, #15]
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 800383c:	009b      	lsls	r3, r3, #2
 800383e:	4413      	add	r3, r2
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003846:	2b00      	cmp	r3, #0
 8003848:	d102      	bne.n	8003850 <USBH_GetFreePipe+0x2e>
    {
      return (uint16_t)idx;
 800384a:	7bfb      	ldrb	r3, [r7, #15]
 800384c:	b29b      	uxth	r3, r3
 800384e:	e007      	b.n	8003860 <USBH_GetFreePipe+0x3e>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8003850:	7bfb      	ldrb	r3, [r7, #15]
 8003852:	3301      	adds	r3, #1
 8003854:	73fb      	strb	r3, [r7, #15]
 8003856:	7bfb      	ldrb	r3, [r7, #15]
 8003858:	2b0f      	cmp	r3, #15
 800385a:	d9eb      	bls.n	8003834 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800385c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8003860:	4618      	mov	r0, r3
 8003862:	3714      	adds	r7, #20
 8003864:	46bd      	mov	sp, r7
 8003866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386a:	4770      	bx	lr

0800386c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8003870:	2200      	movs	r2, #0
 8003872:	490f      	ldr	r1, [pc, #60]	@ (80038b0 <MX_USB_DEVICE_Init+0x44>)
 8003874:	480f      	ldr	r0, [pc, #60]	@ (80038b4 <MX_USB_DEVICE_Init+0x48>)
 8003876:	f7fd f88f 	bl	8000998 <USBD_Init>
 800387a:	4603      	mov	r3, r0
 800387c:	2b00      	cmp	r3, #0
 800387e:	d001      	beq.n	8003884 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8003880:	f011 f8ac 	bl	80149dc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MIDI) != USBD_OK)
 8003884:	490c      	ldr	r1, [pc, #48]	@ (80038b8 <MX_USB_DEVICE_Init+0x4c>)
 8003886:	480b      	ldr	r0, [pc, #44]	@ (80038b4 <MX_USB_DEVICE_Init+0x48>)
 8003888:	f7fd f8b6 	bl	80009f8 <USBD_RegisterClass>
 800388c:	4603      	mov	r3, r0
 800388e:	2b00      	cmp	r3, #0
 8003890:	d001      	beq.n	8003896 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8003892:	f011 f8a3 	bl	80149dc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8003896:	4807      	ldr	r0, [pc, #28]	@ (80038b4 <MX_USB_DEVICE_Init+0x48>)
 8003898:	f7fd f8e4 	bl	8000a64 <USBD_Start>
 800389c:	4603      	mov	r3, r0
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d001      	beq.n	80038a6 <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 80038a2:	f011 f89b 	bl	80149dc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 80038a6:	f007 feff 	bl	800b6a8 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80038aa:	bf00      	nop
 80038ac:	bd80      	pop	{r7, pc}
 80038ae:	bf00      	nop
 80038b0:	24000098 	.word	0x24000098
 80038b4:	240001e0 	.word	0x240001e0
 80038b8:	24000000 	.word	0x24000000

080038bc <uart_log>:
USBH_HandleTypeDef hUsbHostHS;
ApplicationTypeDef Appli_state = APPLICATION_IDLE;

/* USER CODE BEGIN 0 */
static void uart_log(const char *message)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)message, (uint16_t)strlen(message), 10);
 80038c4:	6878      	ldr	r0, [r7, #4]
 80038c6:	f7fc fd0b 	bl	80002e0 <strlen>
 80038ca:	4603      	mov	r3, r0
 80038cc:	b29a      	uxth	r2, r3
 80038ce:	230a      	movs	r3, #10
 80038d0:	6879      	ldr	r1, [r7, #4]
 80038d2:	4803      	ldr	r0, [pc, #12]	@ (80038e0 <uart_log+0x24>)
 80038d4:	f00c fc6b 	bl	80101ae <HAL_UART_Transmit>
}
 80038d8:	bf00      	nop
 80038da:	3708      	adds	r7, #8
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	24011b98 	.word	0x24011b98

080038e4 <uart_log_status>:

static void uart_log_status(const char *label, USBH_StatusTypeDef status)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b09c      	sub	sp, #112	@ 0x70
 80038e8:	af02      	add	r7, sp, #8
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	460b      	mov	r3, r1
 80038ee:	70fb      	strb	r3, [r7, #3]
  char buffer[96];
  snprintf(buffer, sizeof(buffer), "%s status=%d\r\n", label, (int)status);
 80038f0:	78fb      	ldrb	r3, [r7, #3]
 80038f2:	f107 0008 	add.w	r0, r7, #8
 80038f6:	9300      	str	r3, [sp, #0]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	4a06      	ldr	r2, [pc, #24]	@ (8003914 <uart_log_status+0x30>)
 80038fc:	2160      	movs	r1, #96	@ 0x60
 80038fe:	f012 ff79 	bl	80167f4 <sniprintf>
  uart_log(buffer);
 8003902:	f107 0308 	add.w	r3, r7, #8
 8003906:	4618      	mov	r0, r3
 8003908:	f7ff ffd8 	bl	80038bc <uart_log>
}
 800390c:	bf00      	nop
 800390e:	3768      	adds	r7, #104	@ 0x68
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}
 8003914:	08017174 	.word	0x08017174

08003918 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b082      	sub	sp, #8
 800391c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  uart_log("USBH: MX_USB_HOST_Init begin\r\n");
 800391e:	4821      	ldr	r0, [pc, #132]	@ (80039a4 <MX_USB_HOST_Init+0x8c>)
 8003920:	f7ff ffcc 	bl	80038bc <uart_log>
  /* USER CODE END USB_HOST_Init_PreTreatment */

  USBH_StatusTypeDef status;

  uart_log("USBH: USBH_Init begin\r\n");
 8003924:	4820      	ldr	r0, [pc, #128]	@ (80039a8 <MX_USB_HOST_Init+0x90>)
 8003926:	f7ff ffc9 	bl	80038bc <uart_log>
  status = USBH_Init(&hUsbHostHS, USBH_UserProcess, HOST_HS);
 800392a:	2200      	movs	r2, #0
 800392c:	491f      	ldr	r1, [pc, #124]	@ (80039ac <MX_USB_HOST_Init+0x94>)
 800392e:	4820      	ldr	r0, [pc, #128]	@ (80039b0 <MX_USB_HOST_Init+0x98>)
 8003930:	f7fe faed 	bl	8001f0e <USBH_Init>
 8003934:	4603      	mov	r3, r0
 8003936:	71fb      	strb	r3, [r7, #7]
  uart_log_status("USBH: USBH_Init end", status);
 8003938:	79fb      	ldrb	r3, [r7, #7]
 800393a:	4619      	mov	r1, r3
 800393c:	481d      	ldr	r0, [pc, #116]	@ (80039b4 <MX_USB_HOST_Init+0x9c>)
 800393e:	f7ff ffd1 	bl	80038e4 <uart_log_status>
  if (status != USBH_OK)
 8003942:	79fb      	ldrb	r3, [r7, #7]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d001      	beq.n	800394c <MX_USB_HOST_Init+0x34>
  {
    Error_Handler();
 8003948:	f011 f848 	bl	80149dc <Error_Handler>
  }

  uart_log("USBH: RegisterClass MIDI begin\r\n");
 800394c:	481a      	ldr	r0, [pc, #104]	@ (80039b8 <MX_USB_HOST_Init+0xa0>)
 800394e:	f7ff ffb5 	bl	80038bc <uart_log>
  status = USBH_RegisterClass(&hUsbHostHS, &USBH_MIDI_Class);
 8003952:	491a      	ldr	r1, [pc, #104]	@ (80039bc <MX_USB_HOST_Init+0xa4>)
 8003954:	4816      	ldr	r0, [pc, #88]	@ (80039b0 <MX_USB_HOST_Init+0x98>)
 8003956:	f7fe fb87 	bl	8002068 <USBH_RegisterClass>
 800395a:	4603      	mov	r3, r0
 800395c:	71fb      	strb	r3, [r7, #7]
  uart_log_status("USBH: RegisterClass MIDI end", status);
 800395e:	79fb      	ldrb	r3, [r7, #7]
 8003960:	4619      	mov	r1, r3
 8003962:	4817      	ldr	r0, [pc, #92]	@ (80039c0 <MX_USB_HOST_Init+0xa8>)
 8003964:	f7ff ffbe 	bl	80038e4 <uart_log_status>
  if (status != USBH_OK)
 8003968:	79fb      	ldrb	r3, [r7, #7]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d001      	beq.n	8003972 <MX_USB_HOST_Init+0x5a>
  {
    Error_Handler();
 800396e:	f011 f835 	bl	80149dc <Error_Handler>
  }

  uart_log("USBH: USBH_Start begin\r\n");
 8003972:	4814      	ldr	r0, [pc, #80]	@ (80039c4 <MX_USB_HOST_Init+0xac>)
 8003974:	f7ff ffa2 	bl	80038bc <uart_log>
  status = USBH_Start(&hUsbHostHS);
 8003978:	480d      	ldr	r0, [pc, #52]	@ (80039b0 <MX_USB_HOST_Init+0x98>)
 800397a:	f7fe fbbd 	bl	80020f8 <USBH_Start>
 800397e:	4603      	mov	r3, r0
 8003980:	71fb      	strb	r3, [r7, #7]
  uart_log_status("USBH: USBH_Start end", status);
 8003982:	79fb      	ldrb	r3, [r7, #7]
 8003984:	4619      	mov	r1, r3
 8003986:	4810      	ldr	r0, [pc, #64]	@ (80039c8 <MX_USB_HOST_Init+0xb0>)
 8003988:	f7ff ffac 	bl	80038e4 <uart_log_status>
  if (status != USBH_OK)
 800398c:	79fb      	ldrb	r3, [r7, #7]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d001      	beq.n	8003996 <MX_USB_HOST_Init+0x7e>
  {
    Error_Handler();
 8003992:	f011 f823 	bl	80149dc <Error_Handler>
  }

  uart_log("USBH: MX_USB_HOST_Init end\r\n");
 8003996:	480d      	ldr	r0, [pc, #52]	@ (80039cc <MX_USB_HOST_Init+0xb4>)
 8003998:	f7ff ff90 	bl	80038bc <uart_log>
}
 800399c:	bf00      	nop
 800399e:	3708      	adds	r7, #8
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}
 80039a4:	08017184 	.word	0x08017184
 80039a8:	080171a4 	.word	0x080171a4
 80039ac:	080039e5 	.word	0x080039e5
 80039b0:	240004bc 	.word	0x240004bc
 80039b4:	080171bc 	.word	0x080171bc
 80039b8:	080171d0 	.word	0x080171d0
 80039bc:	24000104 	.word	0x24000104
 80039c0:	080171f4 	.word	0x080171f4
 80039c4:	08017214 	.word	0x08017214
 80039c8:	08017230 	.word	0x08017230
 80039cc:	08017248 	.word	0x08017248

080039d0 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	af00      	add	r7, sp, #0
  USBH_Process(&hUsbHostHS);
 80039d4:	4802      	ldr	r0, [pc, #8]	@ (80039e0 <MX_USB_HOST_Process+0x10>)
 80039d6:	f7fe fb9f 	bl	8002118 <USBH_Process>
}
 80039da:	bf00      	nop
 80039dc:	bd80      	pop	{r7, pc}
 80039de:	bf00      	nop
 80039e0:	240004bc 	.word	0x240004bc

080039e4 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess(USBH_HandleTypeDef *phost, uint8_t id)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b082      	sub	sp, #8
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
 80039ec:	460b      	mov	r3, r1
 80039ee:	70fb      	strb	r3, [r7, #3]
  (void)phost;

  switch(id)
 80039f0:	78fb      	ldrb	r3, [r7, #3]
 80039f2:	3b01      	subs	r3, #1
 80039f4:	2b05      	cmp	r3, #5
 80039f6:	d833      	bhi.n	8003a60 <USBH_UserProcess+0x7c>
 80039f8:	a201      	add	r2, pc, #4	@ (adr r2, 8003a00 <USBH_UserProcess+0x1c>)
 80039fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039fe:	bf00      	nop
 8003a00:	08003a19 	.word	0x08003a19
 8003a04:	08003a2f 	.word	0x08003a2f
 8003a08:	08003a3d 	.word	0x08003a3d
 8003a0c:	08003a45 	.word	0x08003a45
 8003a10:	08003a21 	.word	0x08003a21
 8003a14:	08003a53 	.word	0x08003a53
  {
  case HOST_USER_SELECT_CONFIGURATION:
    uart_log("USBH: USER_SELECT_CONFIGURATION\r\n");
 8003a18:	4815      	ldr	r0, [pc, #84]	@ (8003a70 <USBH_UserProcess+0x8c>)
 8003a1a:	f7ff ff4f 	bl	80038bc <uart_log>
    break;
 8003a1e:	e023      	b.n	8003a68 <USBH_UserProcess+0x84>

  case HOST_USER_DISCONNECTION:
    uart_log("USBH: USER_DISCONNECTION\r\n");
 8003a20:	4814      	ldr	r0, [pc, #80]	@ (8003a74 <USBH_UserProcess+0x90>)
 8003a22:	f7ff ff4b 	bl	80038bc <uart_log>
    Appli_state = APPLICATION_DISCONNECT;
 8003a26:	4b14      	ldr	r3, [pc, #80]	@ (8003a78 <USBH_UserProcess+0x94>)
 8003a28:	2203      	movs	r2, #3
 8003a2a:	701a      	strb	r2, [r3, #0]
    break;
 8003a2c:	e01c      	b.n	8003a68 <USBH_UserProcess+0x84>

  case HOST_USER_CLASS_ACTIVE:
    uart_log("USBH: USER_CLASS_ACTIVE\r\n");
 8003a2e:	4813      	ldr	r0, [pc, #76]	@ (8003a7c <USBH_UserProcess+0x98>)
 8003a30:	f7ff ff44 	bl	80038bc <uart_log>
    Appli_state = APPLICATION_READY;
 8003a34:	4b10      	ldr	r3, [pc, #64]	@ (8003a78 <USBH_UserProcess+0x94>)
 8003a36:	2202      	movs	r2, #2
 8003a38:	701a      	strb	r2, [r3, #0]
    break;
 8003a3a:	e015      	b.n	8003a68 <USBH_UserProcess+0x84>

  case HOST_USER_CLASS_SELECTED:
    uart_log("USBH: USER_CLASS_SELECTED\r\n");
 8003a3c:	4810      	ldr	r0, [pc, #64]	@ (8003a80 <USBH_UserProcess+0x9c>)
 8003a3e:	f7ff ff3d 	bl	80038bc <uart_log>
    break;
 8003a42:	e011      	b.n	8003a68 <USBH_UserProcess+0x84>

  case HOST_USER_CONNECTION:
    uart_log("USBH: USER_CONNECTION\r\n");
 8003a44:	480f      	ldr	r0, [pc, #60]	@ (8003a84 <USBH_UserProcess+0xa0>)
 8003a46:	f7ff ff39 	bl	80038bc <uart_log>
    Appli_state = APPLICATION_START;
 8003a4a:	4b0b      	ldr	r3, [pc, #44]	@ (8003a78 <USBH_UserProcess+0x94>)
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	701a      	strb	r2, [r3, #0]
    break;
 8003a50:	e00a      	b.n	8003a68 <USBH_UserProcess+0x84>

  case HOST_USER_UNRECOVERED_ERROR:
    uart_log("USBH: USER_UNRECOVERED_ERROR\r\n");
 8003a52:	480d      	ldr	r0, [pc, #52]	@ (8003a88 <USBH_UserProcess+0xa4>)
 8003a54:	f7ff ff32 	bl	80038bc <uart_log>
    Appli_state = APPLICATION_DISCONNECT;
 8003a58:	4b07      	ldr	r3, [pc, #28]	@ (8003a78 <USBH_UserProcess+0x94>)
 8003a5a:	2203      	movs	r2, #3
 8003a5c:	701a      	strb	r2, [r3, #0]
    break;
 8003a5e:	e003      	b.n	8003a68 <USBH_UserProcess+0x84>

  default:
    uart_log("USBH: USER_EVENT_UNKNOWN\r\n");
 8003a60:	480a      	ldr	r0, [pc, #40]	@ (8003a8c <USBH_UserProcess+0xa8>)
 8003a62:	f7ff ff2b 	bl	80038bc <uart_log>
    break;
 8003a66:	bf00      	nop
  }
}
 8003a68:	bf00      	nop
 8003a6a:	3708      	adds	r7, #8
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}
 8003a70:	08017268 	.word	0x08017268
 8003a74:	0801728c 	.word	0x0801728c
 8003a78:	2400096c 	.word	0x2400096c
 8003a7c:	080172a8 	.word	0x080172a8
 8003a80:	080172c4 	.word	0x080172c4
 8003a84:	080172e0 	.word	0x080172e0
 8003a88:	080172f8 	.word	0x080172f8
 8003a8c:	08017318 	.word	0x08017318

08003a90 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b0ba      	sub	sp, #232	@ 0xe8
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a98:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	601a      	str	r2, [r3, #0]
 8003aa0:	605a      	str	r2, [r3, #4]
 8003aa2:	609a      	str	r2, [r3, #8]
 8003aa4:	60da      	str	r2, [r3, #12]
 8003aa6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003aa8:	f107 0310 	add.w	r3, r7, #16
 8003aac:	22c0      	movs	r2, #192	@ 0xc0
 8003aae:	2100      	movs	r1, #0
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f012 fed5 	bl	8016860 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4a2c      	ldr	r2, [pc, #176]	@ (8003b6c <HAL_PCD_MspInit+0xdc>)
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d151      	bne.n	8003b64 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8003ac0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8003ac4:	f04f 0300 	mov.w	r3, #0
 8003ac8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8003acc:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8003ad0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003ad4:	f107 0310 	add.w	r3, r7, #16
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f008 fddb 	bl	800c694 <HAL_RCCEx_PeriphCLKConfig>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d001      	beq.n	8003ae8 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8003ae4:	f010 ff7a 	bl	80149dc <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8003ae8:	f007 fdde 	bl	800b6a8 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003aec:	4b20      	ldr	r3, [pc, #128]	@ (8003b70 <HAL_PCD_MspInit+0xe0>)
 8003aee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003af2:	4a1f      	ldr	r2, [pc, #124]	@ (8003b70 <HAL_PCD_MspInit+0xe0>)
 8003af4:	f043 0301 	orr.w	r3, r3, #1
 8003af8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003afc:	4b1c      	ldr	r3, [pc, #112]	@ (8003b70 <HAL_PCD_MspInit+0xe0>)
 8003afe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b02:	f003 0301 	and.w	r3, r3, #1
 8003b06:	60fb      	str	r3, [r7, #12]
 8003b08:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8003b0a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8003b0e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b12:	2302      	movs	r3, #2
 8003b14:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b1e:	2300      	movs	r3, #0
 8003b20:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8003b24:	230a      	movs	r3, #10
 8003b26:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b2a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003b2e:	4619      	mov	r1, r3
 8003b30:	4810      	ldr	r0, [pc, #64]	@ (8003b74 <HAL_PCD_MspInit+0xe4>)
 8003b32:	f003 fe9d 	bl	8007870 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8003b36:	4b0e      	ldr	r3, [pc, #56]	@ (8003b70 <HAL_PCD_MspInit+0xe0>)
 8003b38:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003b3c:	4a0c      	ldr	r2, [pc, #48]	@ (8003b70 <HAL_PCD_MspInit+0xe0>)
 8003b3e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003b42:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003b46:	4b0a      	ldr	r3, [pc, #40]	@ (8003b70 <HAL_PCD_MspInit+0xe0>)
 8003b48:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003b4c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b50:	60bb      	str	r3, [r7, #8]
 8003b52:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8003b54:	2200      	movs	r2, #0
 8003b56:	2100      	movs	r1, #0
 8003b58:	2065      	movs	r0, #101	@ 0x65
 8003b5a:	f001 f80c 	bl	8004b76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8003b5e:	2065      	movs	r0, #101	@ 0x65
 8003b60:	f001 f823 	bl	8004baa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8003b64:	bf00      	nop
 8003b66:	37e8      	adds	r7, #232	@ 0xe8
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}
 8003b6c:	40080000 	.word	0x40080000
 8003b70:	58024400 	.word	0x58024400
 8003b74:	58020000 	.word	0x58020000

08003b78 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b082      	sub	sp, #8
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003b8c:	4619      	mov	r1, r3
 8003b8e:	4610      	mov	r0, r2
 8003b90:	f7fc ffb5 	bl	8000afe <USBD_LL_SetupStage>
}
 8003b94:	bf00      	nop
 8003b96:	3708      	adds	r7, #8
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}

08003b9c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b082      	sub	sp, #8
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
 8003ba4:	460b      	mov	r3, r1
 8003ba6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8003bae:	78fa      	ldrb	r2, [r7, #3]
 8003bb0:	6879      	ldr	r1, [r7, #4]
 8003bb2:	4613      	mov	r3, r2
 8003bb4:	00db      	lsls	r3, r3, #3
 8003bb6:	4413      	add	r3, r2
 8003bb8:	009b      	lsls	r3, r3, #2
 8003bba:	440b      	add	r3, r1
 8003bbc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003bc0:	681a      	ldr	r2, [r3, #0]
 8003bc2:	78fb      	ldrb	r3, [r7, #3]
 8003bc4:	4619      	mov	r1, r3
 8003bc6:	f7fc ffef 	bl	8000ba8 <USBD_LL_DataOutStage>
}
 8003bca:	bf00      	nop
 8003bcc:	3708      	adds	r7, #8
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bd80      	pop	{r7, pc}

08003bd2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003bd2:	b580      	push	{r7, lr}
 8003bd4:	b082      	sub	sp, #8
 8003bd6:	af00      	add	r7, sp, #0
 8003bd8:	6078      	str	r0, [r7, #4]
 8003bda:	460b      	mov	r3, r1
 8003bdc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8003be4:	78fa      	ldrb	r2, [r7, #3]
 8003be6:	6879      	ldr	r1, [r7, #4]
 8003be8:	4613      	mov	r3, r2
 8003bea:	00db      	lsls	r3, r3, #3
 8003bec:	4413      	add	r3, r2
 8003bee:	009b      	lsls	r3, r3, #2
 8003bf0:	440b      	add	r3, r1
 8003bf2:	3320      	adds	r3, #32
 8003bf4:	681a      	ldr	r2, [r3, #0]
 8003bf6:	78fb      	ldrb	r3, [r7, #3]
 8003bf8:	4619      	mov	r1, r3
 8003bfa:	f7fd f888 	bl	8000d0e <USBD_LL_DataInStage>
}
 8003bfe:	bf00      	nop
 8003c00:	3708      	adds	r7, #8
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}

08003c06 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003c06:	b580      	push	{r7, lr}
 8003c08:	b082      	sub	sp, #8
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003c14:	4618      	mov	r0, r3
 8003c16:	f7fd f9c2 	bl	8000f9e <USBD_LL_SOF>
}
 8003c1a:	bf00      	nop
 8003c1c:	3708      	adds	r7, #8
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}

08003c22 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003c22:	b580      	push	{r7, lr}
 8003c24:	b084      	sub	sp, #16
 8003c26:	af00      	add	r7, sp, #0
 8003c28:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	79db      	ldrb	r3, [r3, #7]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d102      	bne.n	8003c3c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8003c36:	2300      	movs	r3, #0
 8003c38:	73fb      	strb	r3, [r7, #15]
 8003c3a:	e008      	b.n	8003c4e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	79db      	ldrb	r3, [r3, #7]
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d102      	bne.n	8003c4a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8003c44:	2301      	movs	r3, #1
 8003c46:	73fb      	strb	r3, [r7, #15]
 8003c48:	e001      	b.n	8003c4e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8003c4a:	f010 fec7 	bl	80149dc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003c54:	7bfa      	ldrb	r2, [r7, #15]
 8003c56:	4611      	mov	r1, r2
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f7fd f95c 	bl	8000f16 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003c64:	4618      	mov	r0, r3
 8003c66:	f7fd f904 	bl	8000e72 <USBD_LL_Reset>
}
 8003c6a:	bf00      	nop
 8003c6c:	3710      	adds	r7, #16
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}
	...

08003c74 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b082      	sub	sp, #8
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003c82:	4618      	mov	r0, r3
 8003c84:	f7fd f957 	bl	8000f36 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	687a      	ldr	r2, [r7, #4]
 8003c94:	6812      	ldr	r2, [r2, #0]
 8003c96:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8003c9a:	f043 0301 	orr.w	r3, r3, #1
 8003c9e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	7adb      	ldrb	r3, [r3, #11]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d005      	beq.n	8003cb4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8003ca8:	4b04      	ldr	r3, [pc, #16]	@ (8003cbc <HAL_PCD_SuspendCallback+0x48>)
 8003caa:	691b      	ldr	r3, [r3, #16]
 8003cac:	4a03      	ldr	r2, [pc, #12]	@ (8003cbc <HAL_PCD_SuspendCallback+0x48>)
 8003cae:	f043 0306 	orr.w	r3, r3, #6
 8003cb2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8003cb4:	bf00      	nop
 8003cb6:	3708      	adds	r7, #8
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}
 8003cbc:	e000ed00 	.word	0xe000ed00

08003cc0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b082      	sub	sp, #8
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f7fd f94d 	bl	8000f6e <USBD_LL_Resume>
}
 8003cd4:	bf00      	nop
 8003cd6:	3708      	adds	r7, #8
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}

08003cdc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b082      	sub	sp, #8
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
 8003ce4:	460b      	mov	r3, r1
 8003ce6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003cee:	78fa      	ldrb	r2, [r7, #3]
 8003cf0:	4611      	mov	r1, r2
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f7fd f9a5 	bl	8001042 <USBD_LL_IsoOUTIncomplete>
}
 8003cf8:	bf00      	nop
 8003cfa:	3708      	adds	r7, #8
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}

08003d00 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b082      	sub	sp, #8
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
 8003d08:	460b      	mov	r3, r1
 8003d0a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003d12:	78fa      	ldrb	r2, [r7, #3]
 8003d14:	4611      	mov	r1, r2
 8003d16:	4618      	mov	r0, r3
 8003d18:	f7fd f961 	bl	8000fde <USBD_LL_IsoINIncomplete>
}
 8003d1c:	bf00      	nop
 8003d1e:	3708      	adds	r7, #8
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}

08003d24 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b082      	sub	sp, #8
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003d32:	4618      	mov	r0, r3
 8003d34:	f7fd f9b7 	bl	80010a6 <USBD_LL_DevConnected>
}
 8003d38:	bf00      	nop
 8003d3a:	3708      	adds	r7, #8
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}

08003d40 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b082      	sub	sp, #8
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f7fd f9b4 	bl	80010bc <USBD_LL_DevDisconnected>
}
 8003d54:	bf00      	nop
 8003d56:	3708      	adds	r7, #8
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bd80      	pop	{r7, pc}

08003d5c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b082      	sub	sp, #8
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	781b      	ldrb	r3, [r3, #0]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d13e      	bne.n	8003dea <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8003d6c:	4a21      	ldr	r2, [pc, #132]	@ (8003df4 <USBD_LL_Init+0x98>)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	4a1f      	ldr	r2, [pc, #124]	@ (8003df4 <USBD_LL_Init+0x98>)
 8003d78:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8003d7c:	4b1d      	ldr	r3, [pc, #116]	@ (8003df4 <USBD_LL_Init+0x98>)
 8003d7e:	4a1e      	ldr	r2, [pc, #120]	@ (8003df8 <USBD_LL_Init+0x9c>)
 8003d80:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8003d82:	4b1c      	ldr	r3, [pc, #112]	@ (8003df4 <USBD_LL_Init+0x98>)
 8003d84:	2209      	movs	r2, #9
 8003d86:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8003d88:	4b1a      	ldr	r3, [pc, #104]	@ (8003df4 <USBD_LL_Init+0x98>)
 8003d8a:	2202      	movs	r2, #2
 8003d8c:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8003d8e:	4b19      	ldr	r3, [pc, #100]	@ (8003df4 <USBD_LL_Init+0x98>)
 8003d90:	2200      	movs	r2, #0
 8003d92:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8003d94:	4b17      	ldr	r3, [pc, #92]	@ (8003df4 <USBD_LL_Init+0x98>)
 8003d96:	2202      	movs	r2, #2
 8003d98:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8003d9a:	4b16      	ldr	r3, [pc, #88]	@ (8003df4 <USBD_LL_Init+0x98>)
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8003da0:	4b14      	ldr	r3, [pc, #80]	@ (8003df4 <USBD_LL_Init+0x98>)
 8003da2:	2200      	movs	r2, #0
 8003da4:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8003da6:	4b13      	ldr	r3, [pc, #76]	@ (8003df4 <USBD_LL_Init+0x98>)
 8003da8:	2200      	movs	r2, #0
 8003daa:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8003dac:	4b11      	ldr	r3, [pc, #68]	@ (8003df4 <USBD_LL_Init+0x98>)
 8003dae:	2200      	movs	r2, #0
 8003db0:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8003db2:	4b10      	ldr	r3, [pc, #64]	@ (8003df4 <USBD_LL_Init+0x98>)
 8003db4:	2200      	movs	r2, #0
 8003db6:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8003db8:	4b0e      	ldr	r3, [pc, #56]	@ (8003df4 <USBD_LL_Init+0x98>)
 8003dba:	2200      	movs	r2, #0
 8003dbc:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8003dbe:	480d      	ldr	r0, [pc, #52]	@ (8003df4 <USBD_LL_Init+0x98>)
 8003dc0:	f006 f997 	bl	800a0f2 <HAL_PCD_Init>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d001      	beq.n	8003dce <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8003dca:	f010 fe07 	bl	80149dc <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8003dce:	2180      	movs	r1, #128	@ 0x80
 8003dd0:	4808      	ldr	r0, [pc, #32]	@ (8003df4 <USBD_LL_Init+0x98>)
 8003dd2:	f007 fbee 	bl	800b5b2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8003dd6:	2240      	movs	r2, #64	@ 0x40
 8003dd8:	2100      	movs	r1, #0
 8003dda:	4806      	ldr	r0, [pc, #24]	@ (8003df4 <USBD_LL_Init+0x98>)
 8003ddc:	f007 fba2 	bl	800b524 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8003de0:	2280      	movs	r2, #128	@ 0x80
 8003de2:	2101      	movs	r1, #1
 8003de4:	4803      	ldr	r0, [pc, #12]	@ (8003df4 <USBD_LL_Init+0x98>)
 8003de6:	f007 fb9d 	bl	800b524 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 8003dea:	2300      	movs	r3, #0
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	3708      	adds	r7, #8
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}
 8003df4:	24000970 	.word	0x24000970
 8003df8:	40080000 	.word	0x40080000

08003dfc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b084      	sub	sp, #16
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8003e04:	2300      	movs	r3, #0
 8003e06:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8003e12:	4618      	mov	r0, r3
 8003e14:	f006 fa79 	bl	800a30a <HAL_PCD_Start>
 8003e18:	4603      	mov	r3, r0
 8003e1a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8003e1c:	7bfb      	ldrb	r3, [r7, #15]
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f000 f930 	bl	8004084 <USBD_Get_USB_Status>
 8003e24:	4603      	mov	r3, r0
 8003e26:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8003e28:	7bbb      	ldrb	r3, [r7, #14]
}
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	3710      	adds	r7, #16
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}

08003e32 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8003e32:	b580      	push	{r7, lr}
 8003e34:	b084      	sub	sp, #16
 8003e36:	af00      	add	r7, sp, #0
 8003e38:	6078      	str	r0, [r7, #4]
 8003e3a:	4608      	mov	r0, r1
 8003e3c:	4611      	mov	r1, r2
 8003e3e:	461a      	mov	r2, r3
 8003e40:	4603      	mov	r3, r0
 8003e42:	70fb      	strb	r3, [r7, #3]
 8003e44:	460b      	mov	r3, r1
 8003e46:	70bb      	strb	r3, [r7, #2]
 8003e48:	4613      	mov	r3, r2
 8003e4a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8003e50:	2300      	movs	r3, #0
 8003e52:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8003e5a:	78bb      	ldrb	r3, [r7, #2]
 8003e5c:	883a      	ldrh	r2, [r7, #0]
 8003e5e:	78f9      	ldrb	r1, [r7, #3]
 8003e60:	f006 ff7a 	bl	800ad58 <HAL_PCD_EP_Open>
 8003e64:	4603      	mov	r3, r0
 8003e66:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8003e68:	7bfb      	ldrb	r3, [r7, #15]
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	f000 f90a 	bl	8004084 <USBD_Get_USB_Status>
 8003e70:	4603      	mov	r3, r0
 8003e72:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8003e74:	7bbb      	ldrb	r3, [r7, #14]
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3710      	adds	r7, #16
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}

08003e7e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8003e7e:	b580      	push	{r7, lr}
 8003e80:	b084      	sub	sp, #16
 8003e82:	af00      	add	r7, sp, #0
 8003e84:	6078      	str	r0, [r7, #4]
 8003e86:	460b      	mov	r3, r1
 8003e88:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8003e98:	78fa      	ldrb	r2, [r7, #3]
 8003e9a:	4611      	mov	r1, r2
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f006 ffc5 	bl	800ae2c <HAL_PCD_EP_Close>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8003ea6:	7bfb      	ldrb	r3, [r7, #15]
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	f000 f8eb 	bl	8004084 <USBD_Get_USB_Status>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8003eb2:	7bbb      	ldrb	r3, [r7, #14]
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	3710      	adds	r7, #16
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}

08003ebc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b084      	sub	sp, #16
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
 8003ec4:	460b      	mov	r3, r1
 8003ec6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8003ed6:	78fa      	ldrb	r2, [r7, #3]
 8003ed8:	4611      	mov	r1, r2
 8003eda:	4618      	mov	r0, r3
 8003edc:	f007 f87d 	bl	800afda <HAL_PCD_EP_SetStall>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8003ee4:	7bfb      	ldrb	r3, [r7, #15]
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f000 f8cc 	bl	8004084 <USBD_Get_USB_Status>
 8003eec:	4603      	mov	r3, r0
 8003eee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8003ef0:	7bbb      	ldrb	r3, [r7, #14]
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3710      	adds	r7, #16
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}

08003efa <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8003efa:	b580      	push	{r7, lr}
 8003efc:	b084      	sub	sp, #16
 8003efe:	af00      	add	r7, sp, #0
 8003f00:	6078      	str	r0, [r7, #4]
 8003f02:	460b      	mov	r3, r1
 8003f04:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8003f06:	2300      	movs	r3, #0
 8003f08:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8003f14:	78fa      	ldrb	r2, [r7, #3]
 8003f16:	4611      	mov	r1, r2
 8003f18:	4618      	mov	r0, r3
 8003f1a:	f007 f8c1 	bl	800b0a0 <HAL_PCD_EP_ClrStall>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8003f22:	7bfb      	ldrb	r3, [r7, #15]
 8003f24:	4618      	mov	r0, r3
 8003f26:	f000 f8ad 	bl	8004084 <USBD_Get_USB_Status>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8003f2e:	7bbb      	ldrb	r3, [r7, #14]
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	3710      	adds	r7, #16
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}

08003f38 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b085      	sub	sp, #20
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
 8003f40:	460b      	mov	r3, r1
 8003f42:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8003f4a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8003f4c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	da0b      	bge.n	8003f6c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8003f54:	78fb      	ldrb	r3, [r7, #3]
 8003f56:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003f5a:	68f9      	ldr	r1, [r7, #12]
 8003f5c:	4613      	mov	r3, r2
 8003f5e:	00db      	lsls	r3, r3, #3
 8003f60:	4413      	add	r3, r2
 8003f62:	009b      	lsls	r3, r3, #2
 8003f64:	440b      	add	r3, r1
 8003f66:	3316      	adds	r3, #22
 8003f68:	781b      	ldrb	r3, [r3, #0]
 8003f6a:	e00b      	b.n	8003f84 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8003f6c:	78fb      	ldrb	r3, [r7, #3]
 8003f6e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003f72:	68f9      	ldr	r1, [r7, #12]
 8003f74:	4613      	mov	r3, r2
 8003f76:	00db      	lsls	r3, r3, #3
 8003f78:	4413      	add	r3, r2
 8003f7a:	009b      	lsls	r3, r3, #2
 8003f7c:	440b      	add	r3, r1
 8003f7e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8003f82:	781b      	ldrb	r3, [r3, #0]
  }
}
 8003f84:	4618      	mov	r0, r3
 8003f86:	3714      	adds	r7, #20
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr

08003f90 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b084      	sub	sp, #16
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
 8003f98:	460b      	mov	r3, r1
 8003f9a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8003faa:	78fa      	ldrb	r2, [r7, #3]
 8003fac:	4611      	mov	r1, r2
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f006 feae 	bl	800ad10 <HAL_PCD_SetAddress>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8003fb8:	7bfb      	ldrb	r3, [r7, #15]
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f000 f862 	bl	8004084 <USBD_Get_USB_Status>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8003fc4:	7bbb      	ldrb	r3, [r7, #14]
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3710      	adds	r7, #16
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}

08003fce <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8003fce:	b580      	push	{r7, lr}
 8003fd0:	b086      	sub	sp, #24
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	60f8      	str	r0, [r7, #12]
 8003fd6:	607a      	str	r2, [r7, #4]
 8003fd8:	603b      	str	r3, [r7, #0]
 8003fda:	460b      	mov	r3, r1
 8003fdc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8003fec:	7af9      	ldrb	r1, [r7, #11]
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	687a      	ldr	r2, [r7, #4]
 8003ff2:	f006 ffb8 	bl	800af66 <HAL_PCD_EP_Transmit>
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8003ffa:	7dfb      	ldrb	r3, [r7, #23]
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	f000 f841 	bl	8004084 <USBD_Get_USB_Status>
 8004002:	4603      	mov	r3, r0
 8004004:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8004006:	7dbb      	ldrb	r3, [r7, #22]
}
 8004008:	4618      	mov	r0, r3
 800400a:	3718      	adds	r7, #24
 800400c:	46bd      	mov	sp, r7
 800400e:	bd80      	pop	{r7, pc}

08004010 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b086      	sub	sp, #24
 8004014:	af00      	add	r7, sp, #0
 8004016:	60f8      	str	r0, [r7, #12]
 8004018:	607a      	str	r2, [r7, #4]
 800401a:	603b      	str	r3, [r7, #0]
 800401c:	460b      	mov	r3, r1
 800401e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8004020:	2300      	movs	r3, #0
 8004022:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8004024:	2300      	movs	r3, #0
 8004026:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800402e:	7af9      	ldrb	r1, [r7, #11]
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	687a      	ldr	r2, [r7, #4]
 8004034:	f006 ff44 	bl	800aec0 <HAL_PCD_EP_Receive>
 8004038:	4603      	mov	r3, r0
 800403a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800403c:	7dfb      	ldrb	r3, [r7, #23]
 800403e:	4618      	mov	r0, r3
 8004040:	f000 f820 	bl	8004084 <USBD_Get_USB_Status>
 8004044:	4603      	mov	r3, r0
 8004046:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8004048:	7dbb      	ldrb	r3, [r7, #22]
}
 800404a:	4618      	mov	r0, r3
 800404c:	3718      	adds	r7, #24
 800404e:	46bd      	mov	sp, r7
 8004050:	bd80      	pop	{r7, pc}
	...

08004054 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8004054:	b480      	push	{r7}
 8004056:	b083      	sub	sp, #12
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_MIDI_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800405c:	4b03      	ldr	r3, [pc, #12]	@ (800406c <USBD_static_malloc+0x18>)
}
 800405e:	4618      	mov	r0, r3
 8004060:	370c      	adds	r7, #12
 8004062:	46bd      	mov	sp, r7
 8004064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004068:	4770      	bx	lr
 800406a:	bf00      	nop
 800406c:	24000e54 	.word	0x24000e54

08004070 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8004070:	b480      	push	{r7}
 8004072:	b083      	sub	sp, #12
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8004078:	bf00      	nop
 800407a:	370c      	adds	r7, #12
 800407c:	46bd      	mov	sp, r7
 800407e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004082:	4770      	bx	lr

08004084 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8004084:	b480      	push	{r7}
 8004086:	b085      	sub	sp, #20
 8004088:	af00      	add	r7, sp, #0
 800408a:	4603      	mov	r3, r0
 800408c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800408e:	2300      	movs	r3, #0
 8004090:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8004092:	79fb      	ldrb	r3, [r7, #7]
 8004094:	2b03      	cmp	r3, #3
 8004096:	d817      	bhi.n	80040c8 <USBD_Get_USB_Status+0x44>
 8004098:	a201      	add	r2, pc, #4	@ (adr r2, 80040a0 <USBD_Get_USB_Status+0x1c>)
 800409a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800409e:	bf00      	nop
 80040a0:	080040b1 	.word	0x080040b1
 80040a4:	080040b7 	.word	0x080040b7
 80040a8:	080040bd 	.word	0x080040bd
 80040ac:	080040c3 	.word	0x080040c3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80040b0:	2300      	movs	r3, #0
 80040b2:	73fb      	strb	r3, [r7, #15]
    break;
 80040b4:	e00b      	b.n	80040ce <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80040b6:	2303      	movs	r3, #3
 80040b8:	73fb      	strb	r3, [r7, #15]
    break;
 80040ba:	e008      	b.n	80040ce <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80040bc:	2301      	movs	r3, #1
 80040be:	73fb      	strb	r3, [r7, #15]
    break;
 80040c0:	e005      	b.n	80040ce <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80040c2:	2303      	movs	r3, #3
 80040c4:	73fb      	strb	r3, [r7, #15]
    break;
 80040c6:	e002      	b.n	80040ce <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80040c8:	2303      	movs	r3, #3
 80040ca:	73fb      	strb	r3, [r7, #15]
    break;
 80040cc:	bf00      	nop
  }
  return usb_status;
 80040ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80040d0:	4618      	mov	r0, r3
 80040d2:	3714      	adds	r7, #20
 80040d4:	46bd      	mov	sp, r7
 80040d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040da:	4770      	bx	lr

080040dc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80040dc:	b480      	push	{r7}
 80040de:	b083      	sub	sp, #12
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	4603      	mov	r3, r0
 80040e4:	6039      	str	r1, [r7, #0]
 80040e6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	2212      	movs	r2, #18
 80040ec:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80040ee:	4b03      	ldr	r3, [pc, #12]	@ (80040fc <USBD_FS_DeviceDescriptor+0x20>)
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	370c      	adds	r7, #12
 80040f4:	46bd      	mov	sp, r7
 80040f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fa:	4770      	bx	lr
 80040fc:	240000b8 	.word	0x240000b8

08004100 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004100:	b480      	push	{r7}
 8004102:	b083      	sub	sp, #12
 8004104:	af00      	add	r7, sp, #0
 8004106:	4603      	mov	r3, r0
 8004108:	6039      	str	r1, [r7, #0]
 800410a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	2204      	movs	r2, #4
 8004110:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8004112:	4b03      	ldr	r3, [pc, #12]	@ (8004120 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8004114:	4618      	mov	r0, r3
 8004116:	370c      	adds	r7, #12
 8004118:	46bd      	mov	sp, r7
 800411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411e:	4770      	bx	lr
 8004120:	240000cc 	.word	0x240000cc

08004124 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b082      	sub	sp, #8
 8004128:	af00      	add	r7, sp, #0
 800412a:	4603      	mov	r3, r0
 800412c:	6039      	str	r1, [r7, #0]
 800412e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8004130:	79fb      	ldrb	r3, [r7, #7]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d105      	bne.n	8004142 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8004136:	683a      	ldr	r2, [r7, #0]
 8004138:	4907      	ldr	r1, [pc, #28]	@ (8004158 <USBD_FS_ProductStrDescriptor+0x34>)
 800413a:	4808      	ldr	r0, [pc, #32]	@ (800415c <USBD_FS_ProductStrDescriptor+0x38>)
 800413c:	f7fd fe18 	bl	8001d70 <USBD_GetString>
 8004140:	e004      	b.n	800414c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8004142:	683a      	ldr	r2, [r7, #0]
 8004144:	4904      	ldr	r1, [pc, #16]	@ (8004158 <USBD_FS_ProductStrDescriptor+0x34>)
 8004146:	4805      	ldr	r0, [pc, #20]	@ (800415c <USBD_FS_ProductStrDescriptor+0x38>)
 8004148:	f7fd fe12 	bl	8001d70 <USBD_GetString>
  }
  return USBD_StrDesc;
 800414c:	4b02      	ldr	r3, [pc, #8]	@ (8004158 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800414e:	4618      	mov	r0, r3
 8004150:	3708      	adds	r7, #8
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}
 8004156:	bf00      	nop
 8004158:	24000e68 	.word	0x24000e68
 800415c:	08017334 	.word	0x08017334

08004160 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b082      	sub	sp, #8
 8004164:	af00      	add	r7, sp, #0
 8004166:	4603      	mov	r3, r0
 8004168:	6039      	str	r1, [r7, #0]
 800416a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800416c:	683a      	ldr	r2, [r7, #0]
 800416e:	4904      	ldr	r1, [pc, #16]	@ (8004180 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8004170:	4804      	ldr	r0, [pc, #16]	@ (8004184 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8004172:	f7fd fdfd 	bl	8001d70 <USBD_GetString>
  return USBD_StrDesc;
 8004176:	4b02      	ldr	r3, [pc, #8]	@ (8004180 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8004178:	4618      	mov	r0, r3
 800417a:	3708      	adds	r7, #8
 800417c:	46bd      	mov	sp, r7
 800417e:	bd80      	pop	{r7, pc}
 8004180:	24000e68 	.word	0x24000e68
 8004184:	08017344 	.word	0x08017344

08004188 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b082      	sub	sp, #8
 800418c:	af00      	add	r7, sp, #0
 800418e:	4603      	mov	r3, r0
 8004190:	6039      	str	r1, [r7, #0]
 8004192:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	221a      	movs	r2, #26
 8004198:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800419a:	f000 f843 	bl	8004224 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800419e:	4b02      	ldr	r3, [pc, #8]	@ (80041a8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	3708      	adds	r7, #8
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}
 80041a8:	240000d0 	.word	0x240000d0

080041ac <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b082      	sub	sp, #8
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	4603      	mov	r3, r0
 80041b4:	6039      	str	r1, [r7, #0]
 80041b6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80041b8:	79fb      	ldrb	r3, [r7, #7]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d105      	bne.n	80041ca <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80041be:	683a      	ldr	r2, [r7, #0]
 80041c0:	4907      	ldr	r1, [pc, #28]	@ (80041e0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80041c2:	4808      	ldr	r0, [pc, #32]	@ (80041e4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80041c4:	f7fd fdd4 	bl	8001d70 <USBD_GetString>
 80041c8:	e004      	b.n	80041d4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80041ca:	683a      	ldr	r2, [r7, #0]
 80041cc:	4904      	ldr	r1, [pc, #16]	@ (80041e0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80041ce:	4805      	ldr	r0, [pc, #20]	@ (80041e4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80041d0:	f7fd fdce 	bl	8001d70 <USBD_GetString>
  }
  return USBD_StrDesc;
 80041d4:	4b02      	ldr	r3, [pc, #8]	@ (80041e0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	3708      	adds	r7, #8
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}
 80041de:	bf00      	nop
 80041e0:	24000e68 	.word	0x24000e68
 80041e4:	08017358 	.word	0x08017358

080041e8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b082      	sub	sp, #8
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	4603      	mov	r3, r0
 80041f0:	6039      	str	r1, [r7, #0]
 80041f2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80041f4:	79fb      	ldrb	r3, [r7, #7]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d105      	bne.n	8004206 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80041fa:	683a      	ldr	r2, [r7, #0]
 80041fc:	4907      	ldr	r1, [pc, #28]	@ (800421c <USBD_FS_InterfaceStrDescriptor+0x34>)
 80041fe:	4808      	ldr	r0, [pc, #32]	@ (8004220 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8004200:	f7fd fdb6 	bl	8001d70 <USBD_GetString>
 8004204:	e004      	b.n	8004210 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8004206:	683a      	ldr	r2, [r7, #0]
 8004208:	4904      	ldr	r1, [pc, #16]	@ (800421c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800420a:	4805      	ldr	r0, [pc, #20]	@ (8004220 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800420c:	f7fd fdb0 	bl	8001d70 <USBD_GetString>
  }
  return USBD_StrDesc;
 8004210:	4b02      	ldr	r3, [pc, #8]	@ (800421c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8004212:	4618      	mov	r0, r3
 8004214:	3708      	adds	r7, #8
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}
 800421a:	bf00      	nop
 800421c:	24000e68 	.word	0x24000e68
 8004220:	08017364 	.word	0x08017364

08004224 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b084      	sub	sp, #16
 8004228:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800422a:	4b0f      	ldr	r3, [pc, #60]	@ (8004268 <Get_SerialNum+0x44>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8004230:	4b0e      	ldr	r3, [pc, #56]	@ (800426c <Get_SerialNum+0x48>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8004236:	4b0e      	ldr	r3, [pc, #56]	@ (8004270 <Get_SerialNum+0x4c>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800423c:	68fa      	ldr	r2, [r7, #12]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	4413      	add	r3, r2
 8004242:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d009      	beq.n	800425e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800424a:	2208      	movs	r2, #8
 800424c:	4909      	ldr	r1, [pc, #36]	@ (8004274 <Get_SerialNum+0x50>)
 800424e:	68f8      	ldr	r0, [r7, #12]
 8004250:	f000 f814 	bl	800427c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8004254:	2204      	movs	r2, #4
 8004256:	4908      	ldr	r1, [pc, #32]	@ (8004278 <Get_SerialNum+0x54>)
 8004258:	68b8      	ldr	r0, [r7, #8]
 800425a:	f000 f80f 	bl	800427c <IntToUnicode>
  }
}
 800425e:	bf00      	nop
 8004260:	3710      	adds	r7, #16
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
 8004266:	bf00      	nop
 8004268:	1ff1e800 	.word	0x1ff1e800
 800426c:	1ff1e804 	.word	0x1ff1e804
 8004270:	1ff1e808 	.word	0x1ff1e808
 8004274:	240000d2 	.word	0x240000d2
 8004278:	240000e2 	.word	0x240000e2

0800427c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800427c:	b480      	push	{r7}
 800427e:	b087      	sub	sp, #28
 8004280:	af00      	add	r7, sp, #0
 8004282:	60f8      	str	r0, [r7, #12]
 8004284:	60b9      	str	r1, [r7, #8]
 8004286:	4613      	mov	r3, r2
 8004288:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800428a:	2300      	movs	r3, #0
 800428c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800428e:	2300      	movs	r3, #0
 8004290:	75fb      	strb	r3, [r7, #23]
 8004292:	e027      	b.n	80042e4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	0f1b      	lsrs	r3, r3, #28
 8004298:	2b09      	cmp	r3, #9
 800429a:	d80b      	bhi.n	80042b4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	0f1b      	lsrs	r3, r3, #28
 80042a0:	b2da      	uxtb	r2, r3
 80042a2:	7dfb      	ldrb	r3, [r7, #23]
 80042a4:	005b      	lsls	r3, r3, #1
 80042a6:	4619      	mov	r1, r3
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	440b      	add	r3, r1
 80042ac:	3230      	adds	r2, #48	@ 0x30
 80042ae:	b2d2      	uxtb	r2, r2
 80042b0:	701a      	strb	r2, [r3, #0]
 80042b2:	e00a      	b.n	80042ca <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	0f1b      	lsrs	r3, r3, #28
 80042b8:	b2da      	uxtb	r2, r3
 80042ba:	7dfb      	ldrb	r3, [r7, #23]
 80042bc:	005b      	lsls	r3, r3, #1
 80042be:	4619      	mov	r1, r3
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	440b      	add	r3, r1
 80042c4:	3237      	adds	r2, #55	@ 0x37
 80042c6:	b2d2      	uxtb	r2, r2
 80042c8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	011b      	lsls	r3, r3, #4
 80042ce:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80042d0:	7dfb      	ldrb	r3, [r7, #23]
 80042d2:	005b      	lsls	r3, r3, #1
 80042d4:	3301      	adds	r3, #1
 80042d6:	68ba      	ldr	r2, [r7, #8]
 80042d8:	4413      	add	r3, r2
 80042da:	2200      	movs	r2, #0
 80042dc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80042de:	7dfb      	ldrb	r3, [r7, #23]
 80042e0:	3301      	adds	r3, #1
 80042e2:	75fb      	strb	r3, [r7, #23]
 80042e4:	7dfa      	ldrb	r2, [r7, #23]
 80042e6:	79fb      	ldrb	r3, [r7, #7]
 80042e8:	429a      	cmp	r2, r3
 80042ea:	d3d3      	bcc.n	8004294 <IntToUnicode+0x18>
  }
}
 80042ec:	bf00      	nop
 80042ee:	bf00      	nop
 80042f0:	371c      	adds	r7, #28
 80042f2:	46bd      	mov	sp, r7
 80042f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f8:	4770      	bx	lr
	...

080042fc <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b0ba      	sub	sp, #232	@ 0xe8
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004304:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004308:	2200      	movs	r2, #0
 800430a:	601a      	str	r2, [r3, #0]
 800430c:	605a      	str	r2, [r3, #4]
 800430e:	609a      	str	r2, [r3, #8]
 8004310:	60da      	str	r2, [r3, #12]
 8004312:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004314:	f107 0310 	add.w	r3, r7, #16
 8004318:	22c0      	movs	r2, #192	@ 0xc0
 800431a:	2100      	movs	r1, #0
 800431c:	4618      	mov	r0, r3
 800431e:	f012 fa9f 	bl	8016860 <memset>
  if(hcdHandle->Instance==USB_OTG_HS)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a2c      	ldr	r2, [pc, #176]	@ (80043d8 <HAL_HCD_MspInit+0xdc>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d151      	bne.n	80043d0 <HAL_HCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800432c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004330:	f04f 0300 	mov.w	r3, #0
 8004334:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8004338:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 800433c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004340:	f107 0310 	add.w	r3, r7, #16
 8004344:	4618      	mov	r0, r3
 8004346:	f008 f9a5 	bl	800c694 <HAL_RCCEx_PeriphCLKConfig>
 800434a:	4603      	mov	r3, r0
 800434c:	2b00      	cmp	r3, #0
 800434e:	d001      	beq.n	8004354 <HAL_HCD_MspInit+0x58>
    {
      Error_Handler();
 8004350:	f010 fb44 	bl	80149dc <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8004354:	f007 f9a8 	bl	800b6a8 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004358:	4b20      	ldr	r3, [pc, #128]	@ (80043dc <HAL_HCD_MspInit+0xe0>)
 800435a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800435e:	4a1f      	ldr	r2, [pc, #124]	@ (80043dc <HAL_HCD_MspInit+0xe0>)
 8004360:	f043 0302 	orr.w	r3, r3, #2
 8004364:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004368:	4b1c      	ldr	r3, [pc, #112]	@ (80043dc <HAL_HCD_MspInit+0xe0>)
 800436a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800436e:	f003 0302 	and.w	r3, r3, #2
 8004372:	60fb      	str	r3, [r7, #12]
 8004374:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_HS GPIO Configuration
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8004376:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800437a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800437e:	2302      	movs	r3, #2
 8004380:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004384:	2300      	movs	r3, #0
 8004386:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800438a:	2300      	movs	r3, #0
 800438c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG2_FS;
 8004390:	230c      	movs	r3, #12
 8004392:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004396:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800439a:	4619      	mov	r1, r3
 800439c:	4810      	ldr	r0, [pc, #64]	@ (80043e0 <HAL_HCD_MspInit+0xe4>)
 800439e:	f003 fa67 	bl	8007870 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 80043a2:	4b0e      	ldr	r3, [pc, #56]	@ (80043dc <HAL_HCD_MspInit+0xe0>)
 80043a4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80043a8:	4a0c      	ldr	r2, [pc, #48]	@ (80043dc <HAL_HCD_MspInit+0xe0>)
 80043aa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80043ae:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80043b2:	4b0a      	ldr	r3, [pc, #40]	@ (80043dc <HAL_HCD_MspInit+0xe0>)
 80043b4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80043b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043bc:	60bb      	str	r3, [r7, #8]
 80043be:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 80043c0:	2200      	movs	r2, #0
 80043c2:	2100      	movs	r1, #0
 80043c4:	204d      	movs	r0, #77	@ 0x4d
 80043c6:	f000 fbd6 	bl	8004b76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 80043ca:	204d      	movs	r0, #77	@ 0x4d
 80043cc:	f000 fbed 	bl	8004baa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 80043d0:	bf00      	nop
 80043d2:	37e8      	adds	r7, #232	@ 0xe8
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}
 80043d8:	40040000 	.word	0x40040000
 80043dc:	58024400 	.word	0x58024400
 80043e0:	58020400 	.word	0x58020400

080043e4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b082      	sub	sp, #8
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80043f2:	4618      	mov	r0, r3
 80043f4:	f7fe fa6d 	bl	80028d2 <USBH_LL_IncTimer>
}
 80043f8:	bf00      	nop
 80043fa:	3708      	adds	r7, #8
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd80      	pop	{r7, pc}

08004400 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b082      	sub	sp, #8
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800440e:	4618      	mov	r0, r3
 8004410:	f7fe faa9 	bl	8002966 <USBH_LL_Connect>
}
 8004414:	bf00      	nop
 8004416:	3708      	adds	r7, #8
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}

0800441c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b082      	sub	sp, #8
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800442a:	4618      	mov	r0, r3
 800442c:	f7fe fab2 	bl	8002994 <USBH_LL_Disconnect>
}
 8004430:	bf00      	nop
 8004432:	3708      	adds	r7, #8
 8004434:	46bd      	mov	sp, r7
 8004436:	bd80      	pop	{r7, pc}

08004438 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8004438:	b480      	push	{r7}
 800443a:	b083      	sub	sp, #12
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
 8004440:	460b      	mov	r3, r1
 8004442:	70fb      	strb	r3, [r7, #3]
 8004444:	4613      	mov	r3, r2
 8004446:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8004448:	bf00      	nop
 800444a:	370c      	adds	r7, #12
 800444c:	46bd      	mov	sp, r7
 800444e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004452:	4770      	bx	lr

08004454 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b082      	sub	sp, #8
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8004462:	4618      	mov	r0, r3
 8004464:	f7fe fa5f 	bl	8002926 <USBH_LL_PortEnabled>
}
 8004468:	bf00      	nop
 800446a:	3708      	adds	r7, #8
 800446c:	46bd      	mov	sp, r7
 800446e:	bd80      	pop	{r7, pc}

08004470 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b082      	sub	sp, #8
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800447e:	4618      	mov	r0, r3
 8004480:	f7fe fa5f 	bl	8002942 <USBH_LL_PortDisabled>
}
 8004484:	bf00      	nop
 8004486:	3708      	adds	r7, #8
 8004488:	46bd      	mov	sp, r7
 800448a:	bd80      	pop	{r7, pc}

0800448c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b082      	sub	sp, #8
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_HS) {
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	f893 34a4 	ldrb.w	r3, [r3, #1188]	@ 0x4a4
 800449a:	2b00      	cmp	r3, #0
 800449c:	d12f      	bne.n	80044fe <USBH_LL_Init+0x72>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_HS.pData = phost;
 800449e:	4a1a      	ldr	r2, [pc, #104]	@ (8004508 <USBH_LL_Init+0x7c>)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_HS;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	4a17      	ldr	r2, [pc, #92]	@ (8004508 <USBH_LL_Init+0x7c>)
 80044aa:	f8c3 24a8 	str.w	r2, [r3, #1192]	@ 0x4a8

  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 80044ae:	4b16      	ldr	r3, [pc, #88]	@ (8004508 <USBH_LL_Init+0x7c>)
 80044b0:	4a16      	ldr	r2, [pc, #88]	@ (800450c <USBH_LL_Init+0x80>)
 80044b2:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 16;
 80044b4:	4b14      	ldr	r3, [pc, #80]	@ (8004508 <USBH_LL_Init+0x7c>)
 80044b6:	2210      	movs	r2, #16
 80044b8:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 80044ba:	4b13      	ldr	r3, [pc, #76]	@ (8004508 <USBH_LL_Init+0x7c>)
 80044bc:	2201      	movs	r2, #1
 80044be:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 80044c0:	4b11      	ldr	r3, [pc, #68]	@ (8004508 <USBH_LL_Init+0x7c>)
 80044c2:	2200      	movs	r2, #0
 80044c4:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 80044c6:	4b10      	ldr	r3, [pc, #64]	@ (8004508 <USBH_LL_Init+0x7c>)
 80044c8:	2202      	movs	r2, #2
 80044ca:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 80044cc:	4b0e      	ldr	r3, [pc, #56]	@ (8004508 <USBH_LL_Init+0x7c>)
 80044ce:	2200      	movs	r2, #0
 80044d0:	729a      	strb	r2, [r3, #10]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 80044d2:	4b0d      	ldr	r3, [pc, #52]	@ (8004508 <USBH_LL_Init+0x7c>)
 80044d4:	2200      	movs	r2, #0
 80044d6:	72da      	strb	r2, [r3, #11]
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 80044d8:	4b0b      	ldr	r3, [pc, #44]	@ (8004508 <USBH_LL_Init+0x7c>)
 80044da:	2200      	movs	r2, #0
 80044dc:	741a      	strb	r2, [r3, #16]
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 80044de:	480a      	ldr	r0, [pc, #40]	@ (8004508 <USBH_LL_Init+0x7c>)
 80044e0:	f003 fba9 	bl	8007c36 <HAL_HCD_Init>
 80044e4:	4603      	mov	r3, r0
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d001      	beq.n	80044ee <USBH_LL_Init+0x62>
  {
    Error_Handler( );
 80044ea:	f010 fa77 	bl	80149dc <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_HS));
 80044ee:	4806      	ldr	r0, [pc, #24]	@ (8004508 <USBH_LL_Init+0x7c>)
 80044f0:	f004 f800 	bl	80084f4 <HAL_HCD_GetCurrentFrame>
 80044f4:	4603      	mov	r3, r0
 80044f6:	4619      	mov	r1, r3
 80044f8:	6878      	ldr	r0, [r7, #4]
 80044fa:	f7fe f9db 	bl	80028b4 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 80044fe:	2300      	movs	r3, #0
}
 8004500:	4618      	mov	r0, r3
 8004502:	3708      	adds	r7, #8
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}
 8004508:	24001068 	.word	0x24001068
 800450c:	40040000 	.word	0x40040000

08004510 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b084      	sub	sp, #16
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8004518:	2300      	movs	r3, #0
 800451a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800451c:	2300      	movs	r3, #0
 800451e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 8004526:	4618      	mov	r0, r3
 8004528:	f003 ff6c 	bl	8008404 <HAL_HCD_Start>
 800452c:	4603      	mov	r3, r0
 800452e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8004530:	7bfb      	ldrb	r3, [r7, #15]
 8004532:	4618      	mov	r0, r3
 8004534:	f000 f956 	bl	80047e4 <USBH_Get_USB_Status>
 8004538:	4603      	mov	r3, r0
 800453a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800453c:	7bbb      	ldrb	r3, [r7, #14]
}
 800453e:	4618      	mov	r0, r3
 8004540:	3710      	adds	r7, #16
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}

08004546 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8004546:	b580      	push	{r7, lr}
 8004548:	b084      	sub	sp, #16
 800454a:	af00      	add	r7, sp, #0
 800454c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800454e:	2300      	movs	r3, #0
 8004550:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8004552:	2300      	movs	r3, #0
 8004554:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 800455c:	4618      	mov	r0, r3
 800455e:	f003 ff74 	bl	800844a <HAL_HCD_Stop>
 8004562:	4603      	mov	r3, r0
 8004564:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8004566:	7bfb      	ldrb	r3, [r7, #15]
 8004568:	4618      	mov	r0, r3
 800456a:	f000 f93b 	bl	80047e4 <USBH_Get_USB_Status>
 800456e:	4603      	mov	r3, r0
 8004570:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8004572:	7bbb      	ldrb	r3, [r7, #14]
}
 8004574:	4618      	mov	r0, r3
 8004576:	3710      	adds	r7, #16
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}

0800457c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b084      	sub	sp, #16
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8004584:	2301      	movs	r3, #1
 8004586:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 800458e:	4618      	mov	r0, r3
 8004590:	f003 ffbe 	bl	8008510 <HAL_HCD_GetCurrentSpeed>
 8004594:	4603      	mov	r3, r0
 8004596:	2b02      	cmp	r3, #2
 8004598:	d00c      	beq.n	80045b4 <USBH_LL_GetSpeed+0x38>
 800459a:	2b02      	cmp	r3, #2
 800459c:	d80d      	bhi.n	80045ba <USBH_LL_GetSpeed+0x3e>
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d002      	beq.n	80045a8 <USBH_LL_GetSpeed+0x2c>
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d003      	beq.n	80045ae <USBH_LL_GetSpeed+0x32>
 80045a6:	e008      	b.n	80045ba <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80045a8:	2300      	movs	r3, #0
 80045aa:	73fb      	strb	r3, [r7, #15]
    break;
 80045ac:	e008      	b.n	80045c0 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 80045ae:	2301      	movs	r3, #1
 80045b0:	73fb      	strb	r3, [r7, #15]
    break;
 80045b2:	e005      	b.n	80045c0 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 80045b4:	2302      	movs	r3, #2
 80045b6:	73fb      	strb	r3, [r7, #15]
    break;
 80045b8:	e002      	b.n	80045c0 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 80045ba:	2301      	movs	r3, #1
 80045bc:	73fb      	strb	r3, [r7, #15]
    break;
 80045be:	bf00      	nop
  }
  return  speed;
 80045c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80045c2:	4618      	mov	r0, r3
 80045c4:	3710      	adds	r7, #16
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}

080045ca <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 80045ca:	b580      	push	{r7, lr}
 80045cc:	b084      	sub	sp, #16
 80045ce:	af00      	add	r7, sp, #0
 80045d0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80045d2:	2300      	movs	r3, #0
 80045d4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80045d6:	2300      	movs	r3, #0
 80045d8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 80045e0:	4618      	mov	r0, r3
 80045e2:	f003 ff4f 	bl	8008484 <HAL_HCD_ResetPort>
 80045e6:	4603      	mov	r3, r0
 80045e8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80045ea:	7bfb      	ldrb	r3, [r7, #15]
 80045ec:	4618      	mov	r0, r3
 80045ee:	f000 f8f9 	bl	80047e4 <USBH_Get_USB_Status>
 80045f2:	4603      	mov	r3, r0
 80045f4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80045f6:	7bbb      	ldrb	r3, [r7, #14]
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	3710      	adds	r7, #16
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}

08004600 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b082      	sub	sp, #8
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
 8004608:	460b      	mov	r3, r1
 800460a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 8004612:	78fa      	ldrb	r2, [r7, #3]
 8004614:	4611      	mov	r1, r2
 8004616:	4618      	mov	r0, r3
 8004618:	f003 ff57 	bl	80084ca <HAL_HCD_HC_GetXferCount>
 800461c:	4603      	mov	r3, r0
}
 800461e:	4618      	mov	r0, r3
 8004620:	3708      	adds	r7, #8
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}

08004626 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8004626:	b590      	push	{r4, r7, lr}
 8004628:	b089      	sub	sp, #36	@ 0x24
 800462a:	af04      	add	r7, sp, #16
 800462c:	6078      	str	r0, [r7, #4]
 800462e:	4608      	mov	r0, r1
 8004630:	4611      	mov	r1, r2
 8004632:	461a      	mov	r2, r3
 8004634:	4603      	mov	r3, r0
 8004636:	70fb      	strb	r3, [r7, #3]
 8004638:	460b      	mov	r3, r1
 800463a:	70bb      	strb	r3, [r7, #2]
 800463c:	4613      	mov	r3, r2
 800463e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8004640:	2300      	movs	r3, #0
 8004642:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8004644:	2300      	movs	r3, #0
 8004646:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	f8d3 04a8 	ldr.w	r0, [r3, #1192]	@ 0x4a8
 800464e:	787c      	ldrb	r4, [r7, #1]
 8004650:	78ba      	ldrb	r2, [r7, #2]
 8004652:	78f9      	ldrb	r1, [r7, #3]
 8004654:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004656:	9302      	str	r3, [sp, #8]
 8004658:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800465c:	9301      	str	r3, [sp, #4]
 800465e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004662:	9300      	str	r3, [sp, #0]
 8004664:	4623      	mov	r3, r4
 8004666:	f003 fb43 	bl	8007cf0 <HAL_HCD_HC_Init>
 800466a:	4603      	mov	r3, r0
 800466c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800466e:	7bfb      	ldrb	r3, [r7, #15]
 8004670:	4618      	mov	r0, r3
 8004672:	f000 f8b7 	bl	80047e4 <USBH_Get_USB_Status>
 8004676:	4603      	mov	r3, r0
 8004678:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800467a:	7bbb      	ldrb	r3, [r7, #14]
}
 800467c:	4618      	mov	r0, r3
 800467e:	3714      	adds	r7, #20
 8004680:	46bd      	mov	sp, r7
 8004682:	bd90      	pop	{r4, r7, pc}

08004684 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b084      	sub	sp, #16
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
 800468c:	460b      	mov	r3, r1
 800468e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8004690:	2300      	movs	r3, #0
 8004692:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8004694:	2300      	movs	r3, #0
 8004696:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 800469e:	78fa      	ldrb	r2, [r7, #3]
 80046a0:	4611      	mov	r1, r2
 80046a2:	4618      	mov	r0, r3
 80046a4:	f003 fbdc 	bl	8007e60 <HAL_HCD_HC_Halt>
 80046a8:	4603      	mov	r3, r0
 80046aa:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80046ac:	7bfb      	ldrb	r3, [r7, #15]
 80046ae:	4618      	mov	r0, r3
 80046b0:	f000 f898 	bl	80047e4 <USBH_Get_USB_Status>
 80046b4:	4603      	mov	r3, r0
 80046b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80046b8:	7bbb      	ldrb	r3, [r7, #14]
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3710      	adds	r7, #16
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}

080046c2 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 80046c2:	b590      	push	{r4, r7, lr}
 80046c4:	b089      	sub	sp, #36	@ 0x24
 80046c6:	af04      	add	r7, sp, #16
 80046c8:	6078      	str	r0, [r7, #4]
 80046ca:	4608      	mov	r0, r1
 80046cc:	4611      	mov	r1, r2
 80046ce:	461a      	mov	r2, r3
 80046d0:	4603      	mov	r3, r0
 80046d2:	70fb      	strb	r3, [r7, #3]
 80046d4:	460b      	mov	r3, r1
 80046d6:	70bb      	strb	r3, [r7, #2]
 80046d8:	4613      	mov	r3, r2
 80046da:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80046dc:	2300      	movs	r3, #0
 80046de:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80046e0:	2300      	movs	r3, #0
 80046e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	f8d3 04a8 	ldr.w	r0, [r3, #1192]	@ 0x4a8
 80046ea:	787c      	ldrb	r4, [r7, #1]
 80046ec:	78ba      	ldrb	r2, [r7, #2]
 80046ee:	78f9      	ldrb	r1, [r7, #3]
 80046f0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80046f4:	9303      	str	r3, [sp, #12]
 80046f6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80046f8:	9302      	str	r3, [sp, #8]
 80046fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046fc:	9301      	str	r3, [sp, #4]
 80046fe:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004702:	9300      	str	r3, [sp, #0]
 8004704:	4623      	mov	r3, r4
 8004706:	f003 fbcf 	bl	8007ea8 <HAL_HCD_HC_SubmitRequest>
 800470a:	4603      	mov	r3, r0
 800470c:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800470e:	7bfb      	ldrb	r3, [r7, #15]
 8004710:	4618      	mov	r0, r3
 8004712:	f000 f867 	bl	80047e4 <USBH_Get_USB_Status>
 8004716:	4603      	mov	r3, r0
 8004718:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800471a:	7bbb      	ldrb	r3, [r7, #14]
}
 800471c:	4618      	mov	r0, r3
 800471e:	3714      	adds	r7, #20
 8004720:	46bd      	mov	sp, r7
 8004722:	bd90      	pop	{r4, r7, pc}

08004724 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b082      	sub	sp, #8
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	460b      	mov	r3, r1
 800472e:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 8004736:	78fa      	ldrb	r2, [r7, #3]
 8004738:	4611      	mov	r1, r2
 800473a:	4618      	mov	r0, r3
 800473c:	f003 feb0 	bl	80084a0 <HAL_HCD_HC_GetURBState>
 8004740:	4603      	mov	r3, r0
}
 8004742:	4618      	mov	r0, r3
 8004744:	3708      	adds	r7, #8
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}

0800474a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800474a:	b580      	push	{r7, lr}
 800474c:	b082      	sub	sp, #8
 800474e:	af00      	add	r7, sp, #0
 8004750:	6078      	str	r0, [r7, #4]
 8004752:	460b      	mov	r3, r1
 8004754:	70fb      	strb	r3, [r7, #3]
      /* USER CODE BEGIN DRIVE_LOW_CHARGE_FOR_HS */

      /* USER CODE END DRIVE_LOW_CHARGE_FOR_HS */
    }
  }
  HAL_Delay(200);
 8004756:	20c8      	movs	r0, #200	@ 0xc8
 8004758:	f000 f902 	bl	8004960 <HAL_Delay>
  return USBH_OK;
 800475c:	2300      	movs	r3, #0
}
 800475e:	4618      	mov	r0, r3
 8004760:	3708      	adds	r7, #8
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}

08004766 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8004766:	b480      	push	{r7}
 8004768:	b085      	sub	sp, #20
 800476a:	af00      	add	r7, sp, #0
 800476c:	6078      	str	r0, [r7, #4]
 800476e:	460b      	mov	r3, r1
 8004770:	70fb      	strb	r3, [r7, #3]
 8004772:	4613      	mov	r3, r2
 8004774:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 800477c:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800477e:	78fa      	ldrb	r2, [r7, #3]
 8004780:	68f9      	ldr	r1, [r7, #12]
 8004782:	4613      	mov	r3, r2
 8004784:	011b      	lsls	r3, r3, #4
 8004786:	1a9b      	subs	r3, r3, r2
 8004788:	009b      	lsls	r3, r3, #2
 800478a:	440b      	add	r3, r1
 800478c:	3317      	adds	r3, #23
 800478e:	781b      	ldrb	r3, [r3, #0]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d00a      	beq.n	80047aa <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8004794:	78fa      	ldrb	r2, [r7, #3]
 8004796:	68f9      	ldr	r1, [r7, #12]
 8004798:	4613      	mov	r3, r2
 800479a:	011b      	lsls	r3, r3, #4
 800479c:	1a9b      	subs	r3, r3, r2
 800479e:	009b      	lsls	r3, r3, #2
 80047a0:	440b      	add	r3, r1
 80047a2:	333c      	adds	r3, #60	@ 0x3c
 80047a4:	78ba      	ldrb	r2, [r7, #2]
 80047a6:	701a      	strb	r2, [r3, #0]
 80047a8:	e009      	b.n	80047be <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80047aa:	78fa      	ldrb	r2, [r7, #3]
 80047ac:	68f9      	ldr	r1, [r7, #12]
 80047ae:	4613      	mov	r3, r2
 80047b0:	011b      	lsls	r3, r3, #4
 80047b2:	1a9b      	subs	r3, r3, r2
 80047b4:	009b      	lsls	r3, r3, #2
 80047b6:	440b      	add	r3, r1
 80047b8:	333d      	adds	r3, #61	@ 0x3d
 80047ba:	78ba      	ldrb	r2, [r7, #2]
 80047bc:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 80047be:	2300      	movs	r3, #0
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3714      	adds	r7, #20
 80047c4:	46bd      	mov	sp, r7
 80047c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ca:	4770      	bx	lr

080047cc <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b082      	sub	sp, #8
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80047d4:	6878      	ldr	r0, [r7, #4]
 80047d6:	f000 f8c3 	bl	8004960 <HAL_Delay>
}
 80047da:	bf00      	nop
 80047dc:	3708      	adds	r7, #8
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}
	...

080047e4 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80047e4:	b480      	push	{r7}
 80047e6:	b085      	sub	sp, #20
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	4603      	mov	r3, r0
 80047ec:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80047ee:	2300      	movs	r3, #0
 80047f0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80047f2:	79fb      	ldrb	r3, [r7, #7]
 80047f4:	2b03      	cmp	r3, #3
 80047f6:	d817      	bhi.n	8004828 <USBH_Get_USB_Status+0x44>
 80047f8:	a201      	add	r2, pc, #4	@ (adr r2, 8004800 <USBH_Get_USB_Status+0x1c>)
 80047fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047fe:	bf00      	nop
 8004800:	08004811 	.word	0x08004811
 8004804:	08004817 	.word	0x08004817
 8004808:	0800481d 	.word	0x0800481d
 800480c:	08004823 	.word	0x08004823
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8004810:	2300      	movs	r3, #0
 8004812:	73fb      	strb	r3, [r7, #15]
    break;
 8004814:	e00b      	b.n	800482e <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8004816:	2302      	movs	r3, #2
 8004818:	73fb      	strb	r3, [r7, #15]
    break;
 800481a:	e008      	b.n	800482e <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800481c:	2301      	movs	r3, #1
 800481e:	73fb      	strb	r3, [r7, #15]
    break;
 8004820:	e005      	b.n	800482e <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8004822:	2302      	movs	r3, #2
 8004824:	73fb      	strb	r3, [r7, #15]
    break;
 8004826:	e002      	b.n	800482e <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8004828:	2302      	movs	r3, #2
 800482a:	73fb      	strb	r3, [r7, #15]
    break;
 800482c:	bf00      	nop
  }
  return usb_status;
 800482e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004830:	4618      	mov	r0, r3
 8004832:	3714      	adds	r7, #20
 8004834:	46bd      	mov	sp, r7
 8004836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483a:	4770      	bx	lr

0800483c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b082      	sub	sp, #8
 8004840:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004842:	2003      	movs	r0, #3
 8004844:	f000 f98c 	bl	8004b60 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004848:	f007 fd4e 	bl	800c2e8 <HAL_RCC_GetSysClockFreq>
 800484c:	4602      	mov	r2, r0
 800484e:	4b15      	ldr	r3, [pc, #84]	@ (80048a4 <HAL_Init+0x68>)
 8004850:	699b      	ldr	r3, [r3, #24]
 8004852:	0a1b      	lsrs	r3, r3, #8
 8004854:	f003 030f 	and.w	r3, r3, #15
 8004858:	4913      	ldr	r1, [pc, #76]	@ (80048a8 <HAL_Init+0x6c>)
 800485a:	5ccb      	ldrb	r3, [r1, r3]
 800485c:	f003 031f 	and.w	r3, r3, #31
 8004860:	fa22 f303 	lsr.w	r3, r2, r3
 8004864:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004866:	4b0f      	ldr	r3, [pc, #60]	@ (80048a4 <HAL_Init+0x68>)
 8004868:	699b      	ldr	r3, [r3, #24]
 800486a:	f003 030f 	and.w	r3, r3, #15
 800486e:	4a0e      	ldr	r2, [pc, #56]	@ (80048a8 <HAL_Init+0x6c>)
 8004870:	5cd3      	ldrb	r3, [r2, r3]
 8004872:	f003 031f 	and.w	r3, r3, #31
 8004876:	687a      	ldr	r2, [r7, #4]
 8004878:	fa22 f303 	lsr.w	r3, r2, r3
 800487c:	4a0b      	ldr	r2, [pc, #44]	@ (80048ac <HAL_Init+0x70>)
 800487e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004880:	4a0b      	ldr	r2, [pc, #44]	@ (80048b0 <HAL_Init+0x74>)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004886:	200f      	movs	r0, #15
 8004888:	f000 f814 	bl	80048b4 <HAL_InitTick>
 800488c:	4603      	mov	r3, r0
 800488e:	2b00      	cmp	r3, #0
 8004890:	d001      	beq.n	8004896 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	e002      	b.n	800489c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004896:	f011 f8fd 	bl	8015a94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800489a:	2300      	movs	r3, #0
}
 800489c:	4618      	mov	r0, r3
 800489e:	3708      	adds	r7, #8
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}
 80048a4:	58024400 	.word	0x58024400
 80048a8:	08017858 	.word	0x08017858
 80048ac:	24000100 	.word	0x24000100
 80048b0:	240000fc 	.word	0x240000fc

080048b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b082      	sub	sp, #8
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80048bc:	4b15      	ldr	r3, [pc, #84]	@ (8004914 <HAL_InitTick+0x60>)
 80048be:	781b      	ldrb	r3, [r3, #0]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d101      	bne.n	80048c8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	e021      	b.n	800490c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80048c8:	4b13      	ldr	r3, [pc, #76]	@ (8004918 <HAL_InitTick+0x64>)
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	4b11      	ldr	r3, [pc, #68]	@ (8004914 <HAL_InitTick+0x60>)
 80048ce:	781b      	ldrb	r3, [r3, #0]
 80048d0:	4619      	mov	r1, r3
 80048d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80048d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80048da:	fbb2 f3f3 	udiv	r3, r2, r3
 80048de:	4618      	mov	r0, r3
 80048e0:	f000 f971 	bl	8004bc6 <HAL_SYSTICK_Config>
 80048e4:	4603      	mov	r3, r0
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d001      	beq.n	80048ee <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	e00e      	b.n	800490c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2b0f      	cmp	r3, #15
 80048f2:	d80a      	bhi.n	800490a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80048f4:	2200      	movs	r2, #0
 80048f6:	6879      	ldr	r1, [r7, #4]
 80048f8:	f04f 30ff 	mov.w	r0, #4294967295
 80048fc:	f000 f93b 	bl	8004b76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004900:	4a06      	ldr	r2, [pc, #24]	@ (800491c <HAL_InitTick+0x68>)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004906:	2300      	movs	r3, #0
 8004908:	e000      	b.n	800490c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
}
 800490c:	4618      	mov	r0, r3
 800490e:	3708      	adds	r7, #8
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}
 8004914:	240000f0 	.word	0x240000f0
 8004918:	240000fc 	.word	0x240000fc
 800491c:	240000ec 	.word	0x240000ec

08004920 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004920:	b480      	push	{r7}
 8004922:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004924:	4b06      	ldr	r3, [pc, #24]	@ (8004940 <HAL_IncTick+0x20>)
 8004926:	781b      	ldrb	r3, [r3, #0]
 8004928:	461a      	mov	r2, r3
 800492a:	4b06      	ldr	r3, [pc, #24]	@ (8004944 <HAL_IncTick+0x24>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4413      	add	r3, r2
 8004930:	4a04      	ldr	r2, [pc, #16]	@ (8004944 <HAL_IncTick+0x24>)
 8004932:	6013      	str	r3, [r2, #0]
}
 8004934:	bf00      	nop
 8004936:	46bd      	mov	sp, r7
 8004938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493c:	4770      	bx	lr
 800493e:	bf00      	nop
 8004940:	240000f0 	.word	0x240000f0
 8004944:	24001448 	.word	0x24001448

08004948 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004948:	b480      	push	{r7}
 800494a:	af00      	add	r7, sp, #0
  return uwTick;
 800494c:	4b03      	ldr	r3, [pc, #12]	@ (800495c <HAL_GetTick+0x14>)
 800494e:	681b      	ldr	r3, [r3, #0]
}
 8004950:	4618      	mov	r0, r3
 8004952:	46bd      	mov	sp, r7
 8004954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004958:	4770      	bx	lr
 800495a:	bf00      	nop
 800495c:	24001448 	.word	0x24001448

08004960 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b084      	sub	sp, #16
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004968:	f7ff ffee 	bl	8004948 <HAL_GetTick>
 800496c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004978:	d005      	beq.n	8004986 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800497a:	4b0a      	ldr	r3, [pc, #40]	@ (80049a4 <HAL_Delay+0x44>)
 800497c:	781b      	ldrb	r3, [r3, #0]
 800497e:	461a      	mov	r2, r3
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	4413      	add	r3, r2
 8004984:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004986:	bf00      	nop
 8004988:	f7ff ffde 	bl	8004948 <HAL_GetTick>
 800498c:	4602      	mov	r2, r0
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	1ad3      	subs	r3, r2, r3
 8004992:	68fa      	ldr	r2, [r7, #12]
 8004994:	429a      	cmp	r2, r3
 8004996:	d8f7      	bhi.n	8004988 <HAL_Delay+0x28>
  {
  }
}
 8004998:	bf00      	nop
 800499a:	bf00      	nop
 800499c:	3710      	adds	r7, #16
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}
 80049a2:	bf00      	nop
 80049a4:	240000f0 	.word	0x240000f0

080049a8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80049a8:	b480      	push	{r7}
 80049aa:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80049ac:	4b03      	ldr	r3, [pc, #12]	@ (80049bc <HAL_GetREVID+0x14>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	0c1b      	lsrs	r3, r3, #16
}
 80049b2:	4618      	mov	r0, r3
 80049b4:	46bd      	mov	sp, r7
 80049b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ba:	4770      	bx	lr
 80049bc:	5c001000 	.word	0x5c001000

080049c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b085      	sub	sp, #20
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	f003 0307 	and.w	r3, r3, #7
 80049ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80049d0:	4b0b      	ldr	r3, [pc, #44]	@ (8004a00 <__NVIC_SetPriorityGrouping+0x40>)
 80049d2:	68db      	ldr	r3, [r3, #12]
 80049d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80049d6:	68ba      	ldr	r2, [r7, #8]
 80049d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80049dc:	4013      	ands	r3, r2
 80049de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80049e4:	68bb      	ldr	r3, [r7, #8]
 80049e6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80049e8:	4b06      	ldr	r3, [pc, #24]	@ (8004a04 <__NVIC_SetPriorityGrouping+0x44>)
 80049ea:	4313      	orrs	r3, r2
 80049ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80049ee:	4a04      	ldr	r2, [pc, #16]	@ (8004a00 <__NVIC_SetPriorityGrouping+0x40>)
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	60d3      	str	r3, [r2, #12]
}
 80049f4:	bf00      	nop
 80049f6:	3714      	adds	r7, #20
 80049f8:	46bd      	mov	sp, r7
 80049fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fe:	4770      	bx	lr
 8004a00:	e000ed00 	.word	0xe000ed00
 8004a04:	05fa0000 	.word	0x05fa0000

08004a08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a0c:	4b04      	ldr	r3, [pc, #16]	@ (8004a20 <__NVIC_GetPriorityGrouping+0x18>)
 8004a0e:	68db      	ldr	r3, [r3, #12]
 8004a10:	0a1b      	lsrs	r3, r3, #8
 8004a12:	f003 0307 	and.w	r3, r3, #7
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1e:	4770      	bx	lr
 8004a20:	e000ed00 	.word	0xe000ed00

08004a24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b083      	sub	sp, #12
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004a2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	db0b      	blt.n	8004a4e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a36:	88fb      	ldrh	r3, [r7, #6]
 8004a38:	f003 021f 	and.w	r2, r3, #31
 8004a3c:	4907      	ldr	r1, [pc, #28]	@ (8004a5c <__NVIC_EnableIRQ+0x38>)
 8004a3e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a42:	095b      	lsrs	r3, r3, #5
 8004a44:	2001      	movs	r0, #1
 8004a46:	fa00 f202 	lsl.w	r2, r0, r2
 8004a4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004a4e:	bf00      	nop
 8004a50:	370c      	adds	r7, #12
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr
 8004a5a:	bf00      	nop
 8004a5c:	e000e100 	.word	0xe000e100

08004a60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b083      	sub	sp, #12
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	4603      	mov	r3, r0
 8004a68:	6039      	str	r1, [r7, #0]
 8004a6a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004a6c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	db0a      	blt.n	8004a8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	b2da      	uxtb	r2, r3
 8004a78:	490c      	ldr	r1, [pc, #48]	@ (8004aac <__NVIC_SetPriority+0x4c>)
 8004a7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a7e:	0112      	lsls	r2, r2, #4
 8004a80:	b2d2      	uxtb	r2, r2
 8004a82:	440b      	add	r3, r1
 8004a84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004a88:	e00a      	b.n	8004aa0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	b2da      	uxtb	r2, r3
 8004a8e:	4908      	ldr	r1, [pc, #32]	@ (8004ab0 <__NVIC_SetPriority+0x50>)
 8004a90:	88fb      	ldrh	r3, [r7, #6]
 8004a92:	f003 030f 	and.w	r3, r3, #15
 8004a96:	3b04      	subs	r3, #4
 8004a98:	0112      	lsls	r2, r2, #4
 8004a9a:	b2d2      	uxtb	r2, r2
 8004a9c:	440b      	add	r3, r1
 8004a9e:	761a      	strb	r2, [r3, #24]
}
 8004aa0:	bf00      	nop
 8004aa2:	370c      	adds	r7, #12
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aaa:	4770      	bx	lr
 8004aac:	e000e100 	.word	0xe000e100
 8004ab0:	e000ed00 	.word	0xe000ed00

08004ab4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b089      	sub	sp, #36	@ 0x24
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	60f8      	str	r0, [r7, #12]
 8004abc:	60b9      	str	r1, [r7, #8]
 8004abe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	f003 0307 	and.w	r3, r3, #7
 8004ac6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004ac8:	69fb      	ldr	r3, [r7, #28]
 8004aca:	f1c3 0307 	rsb	r3, r3, #7
 8004ace:	2b04      	cmp	r3, #4
 8004ad0:	bf28      	it	cs
 8004ad2:	2304      	movcs	r3, #4
 8004ad4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004ad6:	69fb      	ldr	r3, [r7, #28]
 8004ad8:	3304      	adds	r3, #4
 8004ada:	2b06      	cmp	r3, #6
 8004adc:	d902      	bls.n	8004ae4 <NVIC_EncodePriority+0x30>
 8004ade:	69fb      	ldr	r3, [r7, #28]
 8004ae0:	3b03      	subs	r3, #3
 8004ae2:	e000      	b.n	8004ae6 <NVIC_EncodePriority+0x32>
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ae8:	f04f 32ff 	mov.w	r2, #4294967295
 8004aec:	69bb      	ldr	r3, [r7, #24]
 8004aee:	fa02 f303 	lsl.w	r3, r2, r3
 8004af2:	43da      	mvns	r2, r3
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	401a      	ands	r2, r3
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004afc:	f04f 31ff 	mov.w	r1, #4294967295
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	fa01 f303 	lsl.w	r3, r1, r3
 8004b06:	43d9      	mvns	r1, r3
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b0c:	4313      	orrs	r3, r2
         );
}
 8004b0e:	4618      	mov	r0, r3
 8004b10:	3724      	adds	r7, #36	@ 0x24
 8004b12:	46bd      	mov	sp, r7
 8004b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b18:	4770      	bx	lr
	...

08004b1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b082      	sub	sp, #8
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	3b01      	subs	r3, #1
 8004b28:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004b2c:	d301      	bcc.n	8004b32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e00f      	b.n	8004b52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004b32:	4a0a      	ldr	r2, [pc, #40]	@ (8004b5c <SysTick_Config+0x40>)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	3b01      	subs	r3, #1
 8004b38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004b3a:	210f      	movs	r1, #15
 8004b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8004b40:	f7ff ff8e 	bl	8004a60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b44:	4b05      	ldr	r3, [pc, #20]	@ (8004b5c <SysTick_Config+0x40>)
 8004b46:	2200      	movs	r2, #0
 8004b48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b4a:	4b04      	ldr	r3, [pc, #16]	@ (8004b5c <SysTick_Config+0x40>)
 8004b4c:	2207      	movs	r2, #7
 8004b4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004b50:	2300      	movs	r3, #0
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3708      	adds	r7, #8
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}
 8004b5a:	bf00      	nop
 8004b5c:	e000e010 	.word	0xe000e010

08004b60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b082      	sub	sp, #8
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004b68:	6878      	ldr	r0, [r7, #4]
 8004b6a:	f7ff ff29 	bl	80049c0 <__NVIC_SetPriorityGrouping>
}
 8004b6e:	bf00      	nop
 8004b70:	3708      	adds	r7, #8
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}

08004b76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b76:	b580      	push	{r7, lr}
 8004b78:	b086      	sub	sp, #24
 8004b7a:	af00      	add	r7, sp, #0
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	60b9      	str	r1, [r7, #8]
 8004b80:	607a      	str	r2, [r7, #4]
 8004b82:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004b84:	f7ff ff40 	bl	8004a08 <__NVIC_GetPriorityGrouping>
 8004b88:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004b8a:	687a      	ldr	r2, [r7, #4]
 8004b8c:	68b9      	ldr	r1, [r7, #8]
 8004b8e:	6978      	ldr	r0, [r7, #20]
 8004b90:	f7ff ff90 	bl	8004ab4 <NVIC_EncodePriority>
 8004b94:	4602      	mov	r2, r0
 8004b96:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004b9a:	4611      	mov	r1, r2
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	f7ff ff5f 	bl	8004a60 <__NVIC_SetPriority>
}
 8004ba2:	bf00      	nop
 8004ba4:	3718      	adds	r7, #24
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}

08004baa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004baa:	b580      	push	{r7, lr}
 8004bac:	b082      	sub	sp, #8
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004bb4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004bb8:	4618      	mov	r0, r3
 8004bba:	f7ff ff33 	bl	8004a24 <__NVIC_EnableIRQ>
}
 8004bbe:	bf00      	nop
 8004bc0:	3708      	adds	r7, #8
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}

08004bc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004bc6:	b580      	push	{r7, lr}
 8004bc8:	b082      	sub	sp, #8
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	f7ff ffa4 	bl	8004b1c <SysTick_Config>
 8004bd4:	4603      	mov	r3, r0
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	3708      	adds	r7, #8
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}
	...

08004be0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b086      	sub	sp, #24
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004be8:	f7ff feae 	bl	8004948 <HAL_GetTick>
 8004bec:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d101      	bne.n	8004bf8 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	e316      	b.n	8005226 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a66      	ldr	r2, [pc, #408]	@ (8004d98 <HAL_DMA_Init+0x1b8>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d04a      	beq.n	8004c98 <HAL_DMA_Init+0xb8>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4a65      	ldr	r2, [pc, #404]	@ (8004d9c <HAL_DMA_Init+0x1bc>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d045      	beq.n	8004c98 <HAL_DMA_Init+0xb8>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4a63      	ldr	r2, [pc, #396]	@ (8004da0 <HAL_DMA_Init+0x1c0>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d040      	beq.n	8004c98 <HAL_DMA_Init+0xb8>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a62      	ldr	r2, [pc, #392]	@ (8004da4 <HAL_DMA_Init+0x1c4>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d03b      	beq.n	8004c98 <HAL_DMA_Init+0xb8>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	4a60      	ldr	r2, [pc, #384]	@ (8004da8 <HAL_DMA_Init+0x1c8>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d036      	beq.n	8004c98 <HAL_DMA_Init+0xb8>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a5f      	ldr	r2, [pc, #380]	@ (8004dac <HAL_DMA_Init+0x1cc>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d031      	beq.n	8004c98 <HAL_DMA_Init+0xb8>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a5d      	ldr	r2, [pc, #372]	@ (8004db0 <HAL_DMA_Init+0x1d0>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d02c      	beq.n	8004c98 <HAL_DMA_Init+0xb8>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4a5c      	ldr	r2, [pc, #368]	@ (8004db4 <HAL_DMA_Init+0x1d4>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d027      	beq.n	8004c98 <HAL_DMA_Init+0xb8>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4a5a      	ldr	r2, [pc, #360]	@ (8004db8 <HAL_DMA_Init+0x1d8>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d022      	beq.n	8004c98 <HAL_DMA_Init+0xb8>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a59      	ldr	r2, [pc, #356]	@ (8004dbc <HAL_DMA_Init+0x1dc>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d01d      	beq.n	8004c98 <HAL_DMA_Init+0xb8>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a57      	ldr	r2, [pc, #348]	@ (8004dc0 <HAL_DMA_Init+0x1e0>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d018      	beq.n	8004c98 <HAL_DMA_Init+0xb8>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a56      	ldr	r2, [pc, #344]	@ (8004dc4 <HAL_DMA_Init+0x1e4>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d013      	beq.n	8004c98 <HAL_DMA_Init+0xb8>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a54      	ldr	r2, [pc, #336]	@ (8004dc8 <HAL_DMA_Init+0x1e8>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d00e      	beq.n	8004c98 <HAL_DMA_Init+0xb8>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a53      	ldr	r2, [pc, #332]	@ (8004dcc <HAL_DMA_Init+0x1ec>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d009      	beq.n	8004c98 <HAL_DMA_Init+0xb8>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a51      	ldr	r2, [pc, #324]	@ (8004dd0 <HAL_DMA_Init+0x1f0>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d004      	beq.n	8004c98 <HAL_DMA_Init+0xb8>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a50      	ldr	r2, [pc, #320]	@ (8004dd4 <HAL_DMA_Init+0x1f4>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d101      	bne.n	8004c9c <HAL_DMA_Init+0xbc>
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e000      	b.n	8004c9e <HAL_DMA_Init+0xbe>
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	f000 813b 	beq.w	8004f1a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2202      	movs	r2, #2
 8004ca8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a37      	ldr	r2, [pc, #220]	@ (8004d98 <HAL_DMA_Init+0x1b8>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d04a      	beq.n	8004d54 <HAL_DMA_Init+0x174>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4a36      	ldr	r2, [pc, #216]	@ (8004d9c <HAL_DMA_Init+0x1bc>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d045      	beq.n	8004d54 <HAL_DMA_Init+0x174>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a34      	ldr	r2, [pc, #208]	@ (8004da0 <HAL_DMA_Init+0x1c0>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d040      	beq.n	8004d54 <HAL_DMA_Init+0x174>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a33      	ldr	r2, [pc, #204]	@ (8004da4 <HAL_DMA_Init+0x1c4>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d03b      	beq.n	8004d54 <HAL_DMA_Init+0x174>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a31      	ldr	r2, [pc, #196]	@ (8004da8 <HAL_DMA_Init+0x1c8>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d036      	beq.n	8004d54 <HAL_DMA_Init+0x174>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4a30      	ldr	r2, [pc, #192]	@ (8004dac <HAL_DMA_Init+0x1cc>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d031      	beq.n	8004d54 <HAL_DMA_Init+0x174>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a2e      	ldr	r2, [pc, #184]	@ (8004db0 <HAL_DMA_Init+0x1d0>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d02c      	beq.n	8004d54 <HAL_DMA_Init+0x174>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a2d      	ldr	r2, [pc, #180]	@ (8004db4 <HAL_DMA_Init+0x1d4>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d027      	beq.n	8004d54 <HAL_DMA_Init+0x174>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a2b      	ldr	r2, [pc, #172]	@ (8004db8 <HAL_DMA_Init+0x1d8>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d022      	beq.n	8004d54 <HAL_DMA_Init+0x174>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a2a      	ldr	r2, [pc, #168]	@ (8004dbc <HAL_DMA_Init+0x1dc>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d01d      	beq.n	8004d54 <HAL_DMA_Init+0x174>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a28      	ldr	r2, [pc, #160]	@ (8004dc0 <HAL_DMA_Init+0x1e0>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d018      	beq.n	8004d54 <HAL_DMA_Init+0x174>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a27      	ldr	r2, [pc, #156]	@ (8004dc4 <HAL_DMA_Init+0x1e4>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d013      	beq.n	8004d54 <HAL_DMA_Init+0x174>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a25      	ldr	r2, [pc, #148]	@ (8004dc8 <HAL_DMA_Init+0x1e8>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d00e      	beq.n	8004d54 <HAL_DMA_Init+0x174>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a24      	ldr	r2, [pc, #144]	@ (8004dcc <HAL_DMA_Init+0x1ec>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d009      	beq.n	8004d54 <HAL_DMA_Init+0x174>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a22      	ldr	r2, [pc, #136]	@ (8004dd0 <HAL_DMA_Init+0x1f0>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d004      	beq.n	8004d54 <HAL_DMA_Init+0x174>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a21      	ldr	r2, [pc, #132]	@ (8004dd4 <HAL_DMA_Init+0x1f4>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d108      	bne.n	8004d66 <HAL_DMA_Init+0x186>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f022 0201 	bic.w	r2, r2, #1
 8004d62:	601a      	str	r2, [r3, #0]
 8004d64:	e007      	b.n	8004d76 <HAL_DMA_Init+0x196>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	681a      	ldr	r2, [r3, #0]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f022 0201 	bic.w	r2, r2, #1
 8004d74:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004d76:	e02f      	b.n	8004dd8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004d78:	f7ff fde6 	bl	8004948 <HAL_GetTick>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	1ad3      	subs	r3, r2, r3
 8004d82:	2b05      	cmp	r3, #5
 8004d84:	d928      	bls.n	8004dd8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2220      	movs	r2, #32
 8004d8a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2203      	movs	r2, #3
 8004d90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8004d94:	2301      	movs	r3, #1
 8004d96:	e246      	b.n	8005226 <HAL_DMA_Init+0x646>
 8004d98:	40020010 	.word	0x40020010
 8004d9c:	40020028 	.word	0x40020028
 8004da0:	40020040 	.word	0x40020040
 8004da4:	40020058 	.word	0x40020058
 8004da8:	40020070 	.word	0x40020070
 8004dac:	40020088 	.word	0x40020088
 8004db0:	400200a0 	.word	0x400200a0
 8004db4:	400200b8 	.word	0x400200b8
 8004db8:	40020410 	.word	0x40020410
 8004dbc:	40020428 	.word	0x40020428
 8004dc0:	40020440 	.word	0x40020440
 8004dc4:	40020458 	.word	0x40020458
 8004dc8:	40020470 	.word	0x40020470
 8004dcc:	40020488 	.word	0x40020488
 8004dd0:	400204a0 	.word	0x400204a0
 8004dd4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f003 0301 	and.w	r3, r3, #1
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d1c8      	bne.n	8004d78 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004dee:	697a      	ldr	r2, [r7, #20]
 8004df0:	4b83      	ldr	r3, [pc, #524]	@ (8005000 <HAL_DMA_Init+0x420>)
 8004df2:	4013      	ands	r3, r2
 8004df4:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8004dfe:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	691b      	ldr	r3, [r3, #16]
 8004e04:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e0a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	699b      	ldr	r3, [r3, #24]
 8004e10:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e16:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6a1b      	ldr	r3, [r3, #32]
 8004e1c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8004e1e:	697a      	ldr	r2, [r7, #20]
 8004e20:	4313      	orrs	r3, r2
 8004e22:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e28:	2b04      	cmp	r3, #4
 8004e2a:	d107      	bne.n	8004e3c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e34:	4313      	orrs	r3, r2
 8004e36:	697a      	ldr	r2, [r7, #20]
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8004e3c:	4b71      	ldr	r3, [pc, #452]	@ (8005004 <HAL_DMA_Init+0x424>)
 8004e3e:	681a      	ldr	r2, [r3, #0]
 8004e40:	4b71      	ldr	r3, [pc, #452]	@ (8005008 <HAL_DMA_Init+0x428>)
 8004e42:	4013      	ands	r3, r2
 8004e44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e48:	d328      	bcc.n	8004e9c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	2b28      	cmp	r3, #40	@ 0x28
 8004e50:	d903      	bls.n	8004e5a <HAL_DMA_Init+0x27a>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	2b2e      	cmp	r3, #46	@ 0x2e
 8004e58:	d917      	bls.n	8004e8a <HAL_DMA_Init+0x2aa>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	2b3e      	cmp	r3, #62	@ 0x3e
 8004e60:	d903      	bls.n	8004e6a <HAL_DMA_Init+0x28a>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	2b42      	cmp	r3, #66	@ 0x42
 8004e68:	d90f      	bls.n	8004e8a <HAL_DMA_Init+0x2aa>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	2b46      	cmp	r3, #70	@ 0x46
 8004e70:	d903      	bls.n	8004e7a <HAL_DMA_Init+0x29a>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	2b48      	cmp	r3, #72	@ 0x48
 8004e78:	d907      	bls.n	8004e8a <HAL_DMA_Init+0x2aa>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	2b4e      	cmp	r3, #78	@ 0x4e
 8004e80:	d905      	bls.n	8004e8e <HAL_DMA_Init+0x2ae>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	2b52      	cmp	r3, #82	@ 0x52
 8004e88:	d801      	bhi.n	8004e8e <HAL_DMA_Init+0x2ae>
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e000      	b.n	8004e90 <HAL_DMA_Init+0x2b0>
 8004e8e:	2300      	movs	r3, #0
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d003      	beq.n	8004e9c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004e9a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	697a      	ldr	r2, [r7, #20]
 8004ea2:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	695b      	ldr	r3, [r3, #20]
 8004eaa:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	f023 0307 	bic.w	r3, r3, #7
 8004eb2:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eb8:	697a      	ldr	r2, [r7, #20]
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ec2:	2b04      	cmp	r3, #4
 8004ec4:	d117      	bne.n	8004ef6 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eca:	697a      	ldr	r2, [r7, #20]
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d00e      	beq.n	8004ef6 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004ed8:	6878      	ldr	r0, [r7, #4]
 8004eda:	f002 fb3f 	bl	800755c <DMA_CheckFifoParam>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d008      	beq.n	8004ef6 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2240      	movs	r2, #64	@ 0x40
 8004ee8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2201      	movs	r2, #1
 8004eee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	e197      	b.n	8005226 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	697a      	ldr	r2, [r7, #20]
 8004efc:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004efe:	6878      	ldr	r0, [r7, #4]
 8004f00:	f002 fa7a 	bl	80073f8 <DMA_CalcBaseAndBitshift>
 8004f04:	4603      	mov	r3, r0
 8004f06:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f0c:	f003 031f 	and.w	r3, r3, #31
 8004f10:	223f      	movs	r2, #63	@ 0x3f
 8004f12:	409a      	lsls	r2, r3
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	609a      	str	r2, [r3, #8]
 8004f18:	e0cd      	b.n	80050b6 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a3b      	ldr	r2, [pc, #236]	@ (800500c <HAL_DMA_Init+0x42c>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d022      	beq.n	8004f6a <HAL_DMA_Init+0x38a>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4a39      	ldr	r2, [pc, #228]	@ (8005010 <HAL_DMA_Init+0x430>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d01d      	beq.n	8004f6a <HAL_DMA_Init+0x38a>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4a38      	ldr	r2, [pc, #224]	@ (8005014 <HAL_DMA_Init+0x434>)
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d018      	beq.n	8004f6a <HAL_DMA_Init+0x38a>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a36      	ldr	r2, [pc, #216]	@ (8005018 <HAL_DMA_Init+0x438>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d013      	beq.n	8004f6a <HAL_DMA_Init+0x38a>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a35      	ldr	r2, [pc, #212]	@ (800501c <HAL_DMA_Init+0x43c>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d00e      	beq.n	8004f6a <HAL_DMA_Init+0x38a>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a33      	ldr	r2, [pc, #204]	@ (8005020 <HAL_DMA_Init+0x440>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d009      	beq.n	8004f6a <HAL_DMA_Init+0x38a>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a32      	ldr	r2, [pc, #200]	@ (8005024 <HAL_DMA_Init+0x444>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d004      	beq.n	8004f6a <HAL_DMA_Init+0x38a>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a30      	ldr	r2, [pc, #192]	@ (8005028 <HAL_DMA_Init+0x448>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d101      	bne.n	8004f6e <HAL_DMA_Init+0x38e>
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e000      	b.n	8004f70 <HAL_DMA_Init+0x390>
 8004f6e:	2300      	movs	r3, #0
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	f000 8097 	beq.w	80050a4 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4a24      	ldr	r2, [pc, #144]	@ (800500c <HAL_DMA_Init+0x42c>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d021      	beq.n	8004fc4 <HAL_DMA_Init+0x3e4>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a22      	ldr	r2, [pc, #136]	@ (8005010 <HAL_DMA_Init+0x430>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d01c      	beq.n	8004fc4 <HAL_DMA_Init+0x3e4>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a21      	ldr	r2, [pc, #132]	@ (8005014 <HAL_DMA_Init+0x434>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d017      	beq.n	8004fc4 <HAL_DMA_Init+0x3e4>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4a1f      	ldr	r2, [pc, #124]	@ (8005018 <HAL_DMA_Init+0x438>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d012      	beq.n	8004fc4 <HAL_DMA_Init+0x3e4>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a1e      	ldr	r2, [pc, #120]	@ (800501c <HAL_DMA_Init+0x43c>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d00d      	beq.n	8004fc4 <HAL_DMA_Init+0x3e4>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a1c      	ldr	r2, [pc, #112]	@ (8005020 <HAL_DMA_Init+0x440>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d008      	beq.n	8004fc4 <HAL_DMA_Init+0x3e4>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a1b      	ldr	r2, [pc, #108]	@ (8005024 <HAL_DMA_Init+0x444>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d003      	beq.n	8004fc4 <HAL_DMA_Init+0x3e4>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a19      	ldr	r2, [pc, #100]	@ (8005028 <HAL_DMA_Init+0x448>)
 8004fc2:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2202      	movs	r2, #2
 8004fc8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004fdc:	697a      	ldr	r2, [r7, #20]
 8004fde:	4b13      	ldr	r3, [pc, #76]	@ (800502c <HAL_DMA_Init+0x44c>)
 8004fe0:	4013      	ands	r3, r2
 8004fe2:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	689b      	ldr	r3, [r3, #8]
 8004fe8:	2b40      	cmp	r3, #64	@ 0x40
 8004fea:	d021      	beq.n	8005030 <HAL_DMA_Init+0x450>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	689b      	ldr	r3, [r3, #8]
 8004ff0:	2b80      	cmp	r3, #128	@ 0x80
 8004ff2:	d102      	bne.n	8004ffa <HAL_DMA_Init+0x41a>
 8004ff4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004ff8:	e01b      	b.n	8005032 <HAL_DMA_Init+0x452>
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	e019      	b.n	8005032 <HAL_DMA_Init+0x452>
 8004ffe:	bf00      	nop
 8005000:	fe10803f 	.word	0xfe10803f
 8005004:	5c001000 	.word	0x5c001000
 8005008:	ffff0000 	.word	0xffff0000
 800500c:	58025408 	.word	0x58025408
 8005010:	5802541c 	.word	0x5802541c
 8005014:	58025430 	.word	0x58025430
 8005018:	58025444 	.word	0x58025444
 800501c:	58025458 	.word	0x58025458
 8005020:	5802546c 	.word	0x5802546c
 8005024:	58025480 	.word	0x58025480
 8005028:	58025494 	.word	0x58025494
 800502c:	fffe000f 	.word	0xfffe000f
 8005030:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	68d2      	ldr	r2, [r2, #12]
 8005036:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005038:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	691b      	ldr	r3, [r3, #16]
 800503e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005040:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	695b      	ldr	r3, [r3, #20]
 8005046:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005048:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	699b      	ldr	r3, [r3, #24]
 800504e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005050:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	69db      	ldr	r3, [r3, #28]
 8005056:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005058:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6a1b      	ldr	r3, [r3, #32]
 800505e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005060:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005062:	697a      	ldr	r2, [r7, #20]
 8005064:	4313      	orrs	r3, r2
 8005066:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	697a      	ldr	r2, [r7, #20]
 800506e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	461a      	mov	r2, r3
 8005076:	4b6e      	ldr	r3, [pc, #440]	@ (8005230 <HAL_DMA_Init+0x650>)
 8005078:	4413      	add	r3, r2
 800507a:	4a6e      	ldr	r2, [pc, #440]	@ (8005234 <HAL_DMA_Init+0x654>)
 800507c:	fba2 2303 	umull	r2, r3, r2, r3
 8005080:	091b      	lsrs	r3, r3, #4
 8005082:	009a      	lsls	r2, r3, #2
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005088:	6878      	ldr	r0, [r7, #4]
 800508a:	f002 f9b5 	bl	80073f8 <DMA_CalcBaseAndBitshift>
 800508e:	4603      	mov	r3, r0
 8005090:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005096:	f003 031f 	and.w	r3, r3, #31
 800509a:	2201      	movs	r2, #1
 800509c:	409a      	lsls	r2, r3
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	605a      	str	r2, [r3, #4]
 80050a2:	e008      	b.n	80050b6 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2240      	movs	r2, #64	@ 0x40
 80050a8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2203      	movs	r2, #3
 80050ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e0b7      	b.n	8005226 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a5f      	ldr	r2, [pc, #380]	@ (8005238 <HAL_DMA_Init+0x658>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d072      	beq.n	80051a6 <HAL_DMA_Init+0x5c6>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a5d      	ldr	r2, [pc, #372]	@ (800523c <HAL_DMA_Init+0x65c>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d06d      	beq.n	80051a6 <HAL_DMA_Init+0x5c6>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a5c      	ldr	r2, [pc, #368]	@ (8005240 <HAL_DMA_Init+0x660>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d068      	beq.n	80051a6 <HAL_DMA_Init+0x5c6>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a5a      	ldr	r2, [pc, #360]	@ (8005244 <HAL_DMA_Init+0x664>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d063      	beq.n	80051a6 <HAL_DMA_Init+0x5c6>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4a59      	ldr	r2, [pc, #356]	@ (8005248 <HAL_DMA_Init+0x668>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d05e      	beq.n	80051a6 <HAL_DMA_Init+0x5c6>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4a57      	ldr	r2, [pc, #348]	@ (800524c <HAL_DMA_Init+0x66c>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d059      	beq.n	80051a6 <HAL_DMA_Init+0x5c6>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a56      	ldr	r2, [pc, #344]	@ (8005250 <HAL_DMA_Init+0x670>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d054      	beq.n	80051a6 <HAL_DMA_Init+0x5c6>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	4a54      	ldr	r2, [pc, #336]	@ (8005254 <HAL_DMA_Init+0x674>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d04f      	beq.n	80051a6 <HAL_DMA_Init+0x5c6>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a53      	ldr	r2, [pc, #332]	@ (8005258 <HAL_DMA_Init+0x678>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d04a      	beq.n	80051a6 <HAL_DMA_Init+0x5c6>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a51      	ldr	r2, [pc, #324]	@ (800525c <HAL_DMA_Init+0x67c>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d045      	beq.n	80051a6 <HAL_DMA_Init+0x5c6>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	4a50      	ldr	r2, [pc, #320]	@ (8005260 <HAL_DMA_Init+0x680>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d040      	beq.n	80051a6 <HAL_DMA_Init+0x5c6>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4a4e      	ldr	r2, [pc, #312]	@ (8005264 <HAL_DMA_Init+0x684>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d03b      	beq.n	80051a6 <HAL_DMA_Init+0x5c6>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a4d      	ldr	r2, [pc, #308]	@ (8005268 <HAL_DMA_Init+0x688>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d036      	beq.n	80051a6 <HAL_DMA_Init+0x5c6>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4a4b      	ldr	r2, [pc, #300]	@ (800526c <HAL_DMA_Init+0x68c>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d031      	beq.n	80051a6 <HAL_DMA_Init+0x5c6>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a4a      	ldr	r2, [pc, #296]	@ (8005270 <HAL_DMA_Init+0x690>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d02c      	beq.n	80051a6 <HAL_DMA_Init+0x5c6>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a48      	ldr	r2, [pc, #288]	@ (8005274 <HAL_DMA_Init+0x694>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d027      	beq.n	80051a6 <HAL_DMA_Init+0x5c6>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a47      	ldr	r2, [pc, #284]	@ (8005278 <HAL_DMA_Init+0x698>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d022      	beq.n	80051a6 <HAL_DMA_Init+0x5c6>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a45      	ldr	r2, [pc, #276]	@ (800527c <HAL_DMA_Init+0x69c>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d01d      	beq.n	80051a6 <HAL_DMA_Init+0x5c6>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4a44      	ldr	r2, [pc, #272]	@ (8005280 <HAL_DMA_Init+0x6a0>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d018      	beq.n	80051a6 <HAL_DMA_Init+0x5c6>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a42      	ldr	r2, [pc, #264]	@ (8005284 <HAL_DMA_Init+0x6a4>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d013      	beq.n	80051a6 <HAL_DMA_Init+0x5c6>
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4a41      	ldr	r2, [pc, #260]	@ (8005288 <HAL_DMA_Init+0x6a8>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d00e      	beq.n	80051a6 <HAL_DMA_Init+0x5c6>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a3f      	ldr	r2, [pc, #252]	@ (800528c <HAL_DMA_Init+0x6ac>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d009      	beq.n	80051a6 <HAL_DMA_Init+0x5c6>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	4a3e      	ldr	r2, [pc, #248]	@ (8005290 <HAL_DMA_Init+0x6b0>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d004      	beq.n	80051a6 <HAL_DMA_Init+0x5c6>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a3c      	ldr	r2, [pc, #240]	@ (8005294 <HAL_DMA_Init+0x6b4>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d101      	bne.n	80051aa <HAL_DMA_Init+0x5ca>
 80051a6:	2301      	movs	r3, #1
 80051a8:	e000      	b.n	80051ac <HAL_DMA_Init+0x5cc>
 80051aa:	2300      	movs	r3, #0
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d032      	beq.n	8005216 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80051b0:	6878      	ldr	r0, [r7, #4]
 80051b2:	f002 fa4f 	bl	8007654 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	2b80      	cmp	r3, #128	@ 0x80
 80051bc:	d102      	bne.n	80051c4 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2200      	movs	r2, #0
 80051c2:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	685a      	ldr	r2, [r3, #4]
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051cc:	b2d2      	uxtb	r2, r2
 80051ce:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80051d4:	687a      	ldr	r2, [r7, #4]
 80051d6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80051d8:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d010      	beq.n	8005204 <HAL_DMA_Init+0x624>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	2b08      	cmp	r3, #8
 80051e8:	d80c      	bhi.n	8005204 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f002 facc 	bl	8007788 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80051f4:	2200      	movs	r2, #0
 80051f6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051fc:	687a      	ldr	r2, [r7, #4]
 80051fe:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005200:	605a      	str	r2, [r3, #4]
 8005202:	e008      	b.n	8005216 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2200      	movs	r2, #0
 8005208:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2200      	movs	r2, #0
 800520e:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2200      	movs	r2, #0
 8005214:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2200      	movs	r2, #0
 800521a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2201      	movs	r2, #1
 8005220:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005224:	2300      	movs	r3, #0
}
 8005226:	4618      	mov	r0, r3
 8005228:	3718      	adds	r7, #24
 800522a:	46bd      	mov	sp, r7
 800522c:	bd80      	pop	{r7, pc}
 800522e:	bf00      	nop
 8005230:	a7fdabf8 	.word	0xa7fdabf8
 8005234:	cccccccd 	.word	0xcccccccd
 8005238:	40020010 	.word	0x40020010
 800523c:	40020028 	.word	0x40020028
 8005240:	40020040 	.word	0x40020040
 8005244:	40020058 	.word	0x40020058
 8005248:	40020070 	.word	0x40020070
 800524c:	40020088 	.word	0x40020088
 8005250:	400200a0 	.word	0x400200a0
 8005254:	400200b8 	.word	0x400200b8
 8005258:	40020410 	.word	0x40020410
 800525c:	40020428 	.word	0x40020428
 8005260:	40020440 	.word	0x40020440
 8005264:	40020458 	.word	0x40020458
 8005268:	40020470 	.word	0x40020470
 800526c:	40020488 	.word	0x40020488
 8005270:	400204a0 	.word	0x400204a0
 8005274:	400204b8 	.word	0x400204b8
 8005278:	58025408 	.word	0x58025408
 800527c:	5802541c 	.word	0x5802541c
 8005280:	58025430 	.word	0x58025430
 8005284:	58025444 	.word	0x58025444
 8005288:	58025458 	.word	0x58025458
 800528c:	5802546c 	.word	0x5802546c
 8005290:	58025480 	.word	0x58025480
 8005294:	58025494 	.word	0x58025494

08005298 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b086      	sub	sp, #24
 800529c:	af00      	add	r7, sp, #0
 800529e:	60f8      	str	r0, [r7, #12]
 80052a0:	60b9      	str	r1, [r7, #8]
 80052a2:	607a      	str	r2, [r7, #4]
 80052a4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80052a6:	2300      	movs	r3, #0
 80052a8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d101      	bne.n	80052b4 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80052b0:	2301      	movs	r3, #1
 80052b2:	e226      	b.n	8005702 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80052ba:	2b01      	cmp	r3, #1
 80052bc:	d101      	bne.n	80052c2 <HAL_DMA_Start_IT+0x2a>
 80052be:	2302      	movs	r3, #2
 80052c0:	e21f      	b.n	8005702 <HAL_DMA_Start_IT+0x46a>
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	2201      	movs	r2, #1
 80052c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80052d0:	b2db      	uxtb	r3, r3
 80052d2:	2b01      	cmp	r3, #1
 80052d4:	f040 820a 	bne.w	80056ec <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2202      	movs	r2, #2
 80052dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2200      	movs	r2, #0
 80052e4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4a68      	ldr	r2, [pc, #416]	@ (800548c <HAL_DMA_Start_IT+0x1f4>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d04a      	beq.n	8005386 <HAL_DMA_Start_IT+0xee>
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	4a66      	ldr	r2, [pc, #408]	@ (8005490 <HAL_DMA_Start_IT+0x1f8>)
 80052f6:	4293      	cmp	r3, r2
 80052f8:	d045      	beq.n	8005386 <HAL_DMA_Start_IT+0xee>
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	4a65      	ldr	r2, [pc, #404]	@ (8005494 <HAL_DMA_Start_IT+0x1fc>)
 8005300:	4293      	cmp	r3, r2
 8005302:	d040      	beq.n	8005386 <HAL_DMA_Start_IT+0xee>
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	4a63      	ldr	r2, [pc, #396]	@ (8005498 <HAL_DMA_Start_IT+0x200>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d03b      	beq.n	8005386 <HAL_DMA_Start_IT+0xee>
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4a62      	ldr	r2, [pc, #392]	@ (800549c <HAL_DMA_Start_IT+0x204>)
 8005314:	4293      	cmp	r3, r2
 8005316:	d036      	beq.n	8005386 <HAL_DMA_Start_IT+0xee>
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a60      	ldr	r2, [pc, #384]	@ (80054a0 <HAL_DMA_Start_IT+0x208>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d031      	beq.n	8005386 <HAL_DMA_Start_IT+0xee>
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4a5f      	ldr	r2, [pc, #380]	@ (80054a4 <HAL_DMA_Start_IT+0x20c>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d02c      	beq.n	8005386 <HAL_DMA_Start_IT+0xee>
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a5d      	ldr	r2, [pc, #372]	@ (80054a8 <HAL_DMA_Start_IT+0x210>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d027      	beq.n	8005386 <HAL_DMA_Start_IT+0xee>
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a5c      	ldr	r2, [pc, #368]	@ (80054ac <HAL_DMA_Start_IT+0x214>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d022      	beq.n	8005386 <HAL_DMA_Start_IT+0xee>
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4a5a      	ldr	r2, [pc, #360]	@ (80054b0 <HAL_DMA_Start_IT+0x218>)
 8005346:	4293      	cmp	r3, r2
 8005348:	d01d      	beq.n	8005386 <HAL_DMA_Start_IT+0xee>
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4a59      	ldr	r2, [pc, #356]	@ (80054b4 <HAL_DMA_Start_IT+0x21c>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d018      	beq.n	8005386 <HAL_DMA_Start_IT+0xee>
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a57      	ldr	r2, [pc, #348]	@ (80054b8 <HAL_DMA_Start_IT+0x220>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d013      	beq.n	8005386 <HAL_DMA_Start_IT+0xee>
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	4a56      	ldr	r2, [pc, #344]	@ (80054bc <HAL_DMA_Start_IT+0x224>)
 8005364:	4293      	cmp	r3, r2
 8005366:	d00e      	beq.n	8005386 <HAL_DMA_Start_IT+0xee>
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4a54      	ldr	r2, [pc, #336]	@ (80054c0 <HAL_DMA_Start_IT+0x228>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d009      	beq.n	8005386 <HAL_DMA_Start_IT+0xee>
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4a53      	ldr	r2, [pc, #332]	@ (80054c4 <HAL_DMA_Start_IT+0x22c>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d004      	beq.n	8005386 <HAL_DMA_Start_IT+0xee>
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	4a51      	ldr	r2, [pc, #324]	@ (80054c8 <HAL_DMA_Start_IT+0x230>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d108      	bne.n	8005398 <HAL_DMA_Start_IT+0x100>
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f022 0201 	bic.w	r2, r2, #1
 8005394:	601a      	str	r2, [r3, #0]
 8005396:	e007      	b.n	80053a8 <HAL_DMA_Start_IT+0x110>
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	681a      	ldr	r2, [r3, #0]
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f022 0201 	bic.w	r2, r2, #1
 80053a6:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	687a      	ldr	r2, [r7, #4]
 80053ac:	68b9      	ldr	r1, [r7, #8]
 80053ae:	68f8      	ldr	r0, [r7, #12]
 80053b0:	f001 fe76 	bl	80070a0 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4a34      	ldr	r2, [pc, #208]	@ (800548c <HAL_DMA_Start_IT+0x1f4>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d04a      	beq.n	8005454 <HAL_DMA_Start_IT+0x1bc>
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a33      	ldr	r2, [pc, #204]	@ (8005490 <HAL_DMA_Start_IT+0x1f8>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d045      	beq.n	8005454 <HAL_DMA_Start_IT+0x1bc>
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a31      	ldr	r2, [pc, #196]	@ (8005494 <HAL_DMA_Start_IT+0x1fc>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d040      	beq.n	8005454 <HAL_DMA_Start_IT+0x1bc>
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a30      	ldr	r2, [pc, #192]	@ (8005498 <HAL_DMA_Start_IT+0x200>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d03b      	beq.n	8005454 <HAL_DMA_Start_IT+0x1bc>
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a2e      	ldr	r2, [pc, #184]	@ (800549c <HAL_DMA_Start_IT+0x204>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d036      	beq.n	8005454 <HAL_DMA_Start_IT+0x1bc>
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4a2d      	ldr	r2, [pc, #180]	@ (80054a0 <HAL_DMA_Start_IT+0x208>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d031      	beq.n	8005454 <HAL_DMA_Start_IT+0x1bc>
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4a2b      	ldr	r2, [pc, #172]	@ (80054a4 <HAL_DMA_Start_IT+0x20c>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d02c      	beq.n	8005454 <HAL_DMA_Start_IT+0x1bc>
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4a2a      	ldr	r2, [pc, #168]	@ (80054a8 <HAL_DMA_Start_IT+0x210>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d027      	beq.n	8005454 <HAL_DMA_Start_IT+0x1bc>
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a28      	ldr	r2, [pc, #160]	@ (80054ac <HAL_DMA_Start_IT+0x214>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d022      	beq.n	8005454 <HAL_DMA_Start_IT+0x1bc>
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4a27      	ldr	r2, [pc, #156]	@ (80054b0 <HAL_DMA_Start_IT+0x218>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d01d      	beq.n	8005454 <HAL_DMA_Start_IT+0x1bc>
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4a25      	ldr	r2, [pc, #148]	@ (80054b4 <HAL_DMA_Start_IT+0x21c>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d018      	beq.n	8005454 <HAL_DMA_Start_IT+0x1bc>
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4a24      	ldr	r2, [pc, #144]	@ (80054b8 <HAL_DMA_Start_IT+0x220>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d013      	beq.n	8005454 <HAL_DMA_Start_IT+0x1bc>
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4a22      	ldr	r2, [pc, #136]	@ (80054bc <HAL_DMA_Start_IT+0x224>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d00e      	beq.n	8005454 <HAL_DMA_Start_IT+0x1bc>
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4a21      	ldr	r2, [pc, #132]	@ (80054c0 <HAL_DMA_Start_IT+0x228>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d009      	beq.n	8005454 <HAL_DMA_Start_IT+0x1bc>
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4a1f      	ldr	r2, [pc, #124]	@ (80054c4 <HAL_DMA_Start_IT+0x22c>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d004      	beq.n	8005454 <HAL_DMA_Start_IT+0x1bc>
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4a1e      	ldr	r2, [pc, #120]	@ (80054c8 <HAL_DMA_Start_IT+0x230>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d101      	bne.n	8005458 <HAL_DMA_Start_IT+0x1c0>
 8005454:	2301      	movs	r3, #1
 8005456:	e000      	b.n	800545a <HAL_DMA_Start_IT+0x1c2>
 8005458:	2300      	movs	r3, #0
 800545a:	2b00      	cmp	r3, #0
 800545c:	d036      	beq.n	80054cc <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f023 021e 	bic.w	r2, r3, #30
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f042 0216 	orr.w	r2, r2, #22
 8005470:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005476:	2b00      	cmp	r3, #0
 8005478:	d03e      	beq.n	80054f8 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	681a      	ldr	r2, [r3, #0]
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f042 0208 	orr.w	r2, r2, #8
 8005488:	601a      	str	r2, [r3, #0]
 800548a:	e035      	b.n	80054f8 <HAL_DMA_Start_IT+0x260>
 800548c:	40020010 	.word	0x40020010
 8005490:	40020028 	.word	0x40020028
 8005494:	40020040 	.word	0x40020040
 8005498:	40020058 	.word	0x40020058
 800549c:	40020070 	.word	0x40020070
 80054a0:	40020088 	.word	0x40020088
 80054a4:	400200a0 	.word	0x400200a0
 80054a8:	400200b8 	.word	0x400200b8
 80054ac:	40020410 	.word	0x40020410
 80054b0:	40020428 	.word	0x40020428
 80054b4:	40020440 	.word	0x40020440
 80054b8:	40020458 	.word	0x40020458
 80054bc:	40020470 	.word	0x40020470
 80054c0:	40020488 	.word	0x40020488
 80054c4:	400204a0 	.word	0x400204a0
 80054c8:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f023 020e 	bic.w	r2, r3, #14
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f042 020a 	orr.w	r2, r2, #10
 80054de:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d007      	beq.n	80054f8 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	681a      	ldr	r2, [r3, #0]
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f042 0204 	orr.w	r2, r2, #4
 80054f6:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a83      	ldr	r2, [pc, #524]	@ (800570c <HAL_DMA_Start_IT+0x474>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d072      	beq.n	80055e8 <HAL_DMA_Start_IT+0x350>
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a82      	ldr	r2, [pc, #520]	@ (8005710 <HAL_DMA_Start_IT+0x478>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d06d      	beq.n	80055e8 <HAL_DMA_Start_IT+0x350>
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a80      	ldr	r2, [pc, #512]	@ (8005714 <HAL_DMA_Start_IT+0x47c>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d068      	beq.n	80055e8 <HAL_DMA_Start_IT+0x350>
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4a7f      	ldr	r2, [pc, #508]	@ (8005718 <HAL_DMA_Start_IT+0x480>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d063      	beq.n	80055e8 <HAL_DMA_Start_IT+0x350>
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a7d      	ldr	r2, [pc, #500]	@ (800571c <HAL_DMA_Start_IT+0x484>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d05e      	beq.n	80055e8 <HAL_DMA_Start_IT+0x350>
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	4a7c      	ldr	r2, [pc, #496]	@ (8005720 <HAL_DMA_Start_IT+0x488>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d059      	beq.n	80055e8 <HAL_DMA_Start_IT+0x350>
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a7a      	ldr	r2, [pc, #488]	@ (8005724 <HAL_DMA_Start_IT+0x48c>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d054      	beq.n	80055e8 <HAL_DMA_Start_IT+0x350>
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4a79      	ldr	r2, [pc, #484]	@ (8005728 <HAL_DMA_Start_IT+0x490>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d04f      	beq.n	80055e8 <HAL_DMA_Start_IT+0x350>
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a77      	ldr	r2, [pc, #476]	@ (800572c <HAL_DMA_Start_IT+0x494>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d04a      	beq.n	80055e8 <HAL_DMA_Start_IT+0x350>
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	4a76      	ldr	r2, [pc, #472]	@ (8005730 <HAL_DMA_Start_IT+0x498>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d045      	beq.n	80055e8 <HAL_DMA_Start_IT+0x350>
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a74      	ldr	r2, [pc, #464]	@ (8005734 <HAL_DMA_Start_IT+0x49c>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d040      	beq.n	80055e8 <HAL_DMA_Start_IT+0x350>
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4a73      	ldr	r2, [pc, #460]	@ (8005738 <HAL_DMA_Start_IT+0x4a0>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d03b      	beq.n	80055e8 <HAL_DMA_Start_IT+0x350>
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a71      	ldr	r2, [pc, #452]	@ (800573c <HAL_DMA_Start_IT+0x4a4>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d036      	beq.n	80055e8 <HAL_DMA_Start_IT+0x350>
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4a70      	ldr	r2, [pc, #448]	@ (8005740 <HAL_DMA_Start_IT+0x4a8>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d031      	beq.n	80055e8 <HAL_DMA_Start_IT+0x350>
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a6e      	ldr	r2, [pc, #440]	@ (8005744 <HAL_DMA_Start_IT+0x4ac>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d02c      	beq.n	80055e8 <HAL_DMA_Start_IT+0x350>
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a6d      	ldr	r2, [pc, #436]	@ (8005748 <HAL_DMA_Start_IT+0x4b0>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d027      	beq.n	80055e8 <HAL_DMA_Start_IT+0x350>
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a6b      	ldr	r2, [pc, #428]	@ (800574c <HAL_DMA_Start_IT+0x4b4>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d022      	beq.n	80055e8 <HAL_DMA_Start_IT+0x350>
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a6a      	ldr	r2, [pc, #424]	@ (8005750 <HAL_DMA_Start_IT+0x4b8>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d01d      	beq.n	80055e8 <HAL_DMA_Start_IT+0x350>
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a68      	ldr	r2, [pc, #416]	@ (8005754 <HAL_DMA_Start_IT+0x4bc>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d018      	beq.n	80055e8 <HAL_DMA_Start_IT+0x350>
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a67      	ldr	r2, [pc, #412]	@ (8005758 <HAL_DMA_Start_IT+0x4c0>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d013      	beq.n	80055e8 <HAL_DMA_Start_IT+0x350>
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a65      	ldr	r2, [pc, #404]	@ (800575c <HAL_DMA_Start_IT+0x4c4>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d00e      	beq.n	80055e8 <HAL_DMA_Start_IT+0x350>
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a64      	ldr	r2, [pc, #400]	@ (8005760 <HAL_DMA_Start_IT+0x4c8>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d009      	beq.n	80055e8 <HAL_DMA_Start_IT+0x350>
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a62      	ldr	r2, [pc, #392]	@ (8005764 <HAL_DMA_Start_IT+0x4cc>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d004      	beq.n	80055e8 <HAL_DMA_Start_IT+0x350>
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a61      	ldr	r2, [pc, #388]	@ (8005768 <HAL_DMA_Start_IT+0x4d0>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d101      	bne.n	80055ec <HAL_DMA_Start_IT+0x354>
 80055e8:	2301      	movs	r3, #1
 80055ea:	e000      	b.n	80055ee <HAL_DMA_Start_IT+0x356>
 80055ec:	2300      	movs	r3, #0
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d01a      	beq.n	8005628 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d007      	beq.n	8005610 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800560a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800560e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005614:	2b00      	cmp	r3, #0
 8005616:	d007      	beq.n	8005628 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800561c:	681a      	ldr	r2, [r3, #0]
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005622:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005626:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a37      	ldr	r2, [pc, #220]	@ (800570c <HAL_DMA_Start_IT+0x474>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d04a      	beq.n	80056c8 <HAL_DMA_Start_IT+0x430>
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a36      	ldr	r2, [pc, #216]	@ (8005710 <HAL_DMA_Start_IT+0x478>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d045      	beq.n	80056c8 <HAL_DMA_Start_IT+0x430>
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a34      	ldr	r2, [pc, #208]	@ (8005714 <HAL_DMA_Start_IT+0x47c>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d040      	beq.n	80056c8 <HAL_DMA_Start_IT+0x430>
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a33      	ldr	r2, [pc, #204]	@ (8005718 <HAL_DMA_Start_IT+0x480>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d03b      	beq.n	80056c8 <HAL_DMA_Start_IT+0x430>
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a31      	ldr	r2, [pc, #196]	@ (800571c <HAL_DMA_Start_IT+0x484>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d036      	beq.n	80056c8 <HAL_DMA_Start_IT+0x430>
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a30      	ldr	r2, [pc, #192]	@ (8005720 <HAL_DMA_Start_IT+0x488>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d031      	beq.n	80056c8 <HAL_DMA_Start_IT+0x430>
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a2e      	ldr	r2, [pc, #184]	@ (8005724 <HAL_DMA_Start_IT+0x48c>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d02c      	beq.n	80056c8 <HAL_DMA_Start_IT+0x430>
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a2d      	ldr	r2, [pc, #180]	@ (8005728 <HAL_DMA_Start_IT+0x490>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d027      	beq.n	80056c8 <HAL_DMA_Start_IT+0x430>
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a2b      	ldr	r2, [pc, #172]	@ (800572c <HAL_DMA_Start_IT+0x494>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d022      	beq.n	80056c8 <HAL_DMA_Start_IT+0x430>
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a2a      	ldr	r2, [pc, #168]	@ (8005730 <HAL_DMA_Start_IT+0x498>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d01d      	beq.n	80056c8 <HAL_DMA_Start_IT+0x430>
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a28      	ldr	r2, [pc, #160]	@ (8005734 <HAL_DMA_Start_IT+0x49c>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d018      	beq.n	80056c8 <HAL_DMA_Start_IT+0x430>
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a27      	ldr	r2, [pc, #156]	@ (8005738 <HAL_DMA_Start_IT+0x4a0>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d013      	beq.n	80056c8 <HAL_DMA_Start_IT+0x430>
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a25      	ldr	r2, [pc, #148]	@ (800573c <HAL_DMA_Start_IT+0x4a4>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d00e      	beq.n	80056c8 <HAL_DMA_Start_IT+0x430>
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a24      	ldr	r2, [pc, #144]	@ (8005740 <HAL_DMA_Start_IT+0x4a8>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d009      	beq.n	80056c8 <HAL_DMA_Start_IT+0x430>
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a22      	ldr	r2, [pc, #136]	@ (8005744 <HAL_DMA_Start_IT+0x4ac>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d004      	beq.n	80056c8 <HAL_DMA_Start_IT+0x430>
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a21      	ldr	r2, [pc, #132]	@ (8005748 <HAL_DMA_Start_IT+0x4b0>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d108      	bne.n	80056da <HAL_DMA_Start_IT+0x442>
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	681a      	ldr	r2, [r3, #0]
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f042 0201 	orr.w	r2, r2, #1
 80056d6:	601a      	str	r2, [r3, #0]
 80056d8:	e012      	b.n	8005700 <HAL_DMA_Start_IT+0x468>
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	681a      	ldr	r2, [r3, #0]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f042 0201 	orr.w	r2, r2, #1
 80056e8:	601a      	str	r2, [r3, #0]
 80056ea:	e009      	b.n	8005700 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80056f2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2200      	movs	r2, #0
 80056f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 80056fc:	2301      	movs	r3, #1
 80056fe:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005700:	7dfb      	ldrb	r3, [r7, #23]
}
 8005702:	4618      	mov	r0, r3
 8005704:	3718      	adds	r7, #24
 8005706:	46bd      	mov	sp, r7
 8005708:	bd80      	pop	{r7, pc}
 800570a:	bf00      	nop
 800570c:	40020010 	.word	0x40020010
 8005710:	40020028 	.word	0x40020028
 8005714:	40020040 	.word	0x40020040
 8005718:	40020058 	.word	0x40020058
 800571c:	40020070 	.word	0x40020070
 8005720:	40020088 	.word	0x40020088
 8005724:	400200a0 	.word	0x400200a0
 8005728:	400200b8 	.word	0x400200b8
 800572c:	40020410 	.word	0x40020410
 8005730:	40020428 	.word	0x40020428
 8005734:	40020440 	.word	0x40020440
 8005738:	40020458 	.word	0x40020458
 800573c:	40020470 	.word	0x40020470
 8005740:	40020488 	.word	0x40020488
 8005744:	400204a0 	.word	0x400204a0
 8005748:	400204b8 	.word	0x400204b8
 800574c:	58025408 	.word	0x58025408
 8005750:	5802541c 	.word	0x5802541c
 8005754:	58025430 	.word	0x58025430
 8005758:	58025444 	.word	0x58025444
 800575c:	58025458 	.word	0x58025458
 8005760:	5802546c 	.word	0x5802546c
 8005764:	58025480 	.word	0x58025480
 8005768:	58025494 	.word	0x58025494

0800576c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b086      	sub	sp, #24
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8005774:	f7ff f8e8 	bl	8004948 <HAL_GetTick>
 8005778:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d101      	bne.n	8005784 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8005780:	2301      	movs	r3, #1
 8005782:	e2dc      	b.n	8005d3e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800578a:	b2db      	uxtb	r3, r3
 800578c:	2b02      	cmp	r3, #2
 800578e:	d008      	beq.n	80057a2 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2280      	movs	r2, #128	@ 0x80
 8005794:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2200      	movs	r2, #0
 800579a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	e2cd      	b.n	8005d3e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4a76      	ldr	r2, [pc, #472]	@ (8005980 <HAL_DMA_Abort+0x214>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d04a      	beq.n	8005842 <HAL_DMA_Abort+0xd6>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a74      	ldr	r2, [pc, #464]	@ (8005984 <HAL_DMA_Abort+0x218>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d045      	beq.n	8005842 <HAL_DMA_Abort+0xd6>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4a73      	ldr	r2, [pc, #460]	@ (8005988 <HAL_DMA_Abort+0x21c>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d040      	beq.n	8005842 <HAL_DMA_Abort+0xd6>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a71      	ldr	r2, [pc, #452]	@ (800598c <HAL_DMA_Abort+0x220>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d03b      	beq.n	8005842 <HAL_DMA_Abort+0xd6>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a70      	ldr	r2, [pc, #448]	@ (8005990 <HAL_DMA_Abort+0x224>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d036      	beq.n	8005842 <HAL_DMA_Abort+0xd6>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a6e      	ldr	r2, [pc, #440]	@ (8005994 <HAL_DMA_Abort+0x228>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d031      	beq.n	8005842 <HAL_DMA_Abort+0xd6>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a6d      	ldr	r2, [pc, #436]	@ (8005998 <HAL_DMA_Abort+0x22c>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d02c      	beq.n	8005842 <HAL_DMA_Abort+0xd6>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a6b      	ldr	r2, [pc, #428]	@ (800599c <HAL_DMA_Abort+0x230>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d027      	beq.n	8005842 <HAL_DMA_Abort+0xd6>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4a6a      	ldr	r2, [pc, #424]	@ (80059a0 <HAL_DMA_Abort+0x234>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d022      	beq.n	8005842 <HAL_DMA_Abort+0xd6>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a68      	ldr	r2, [pc, #416]	@ (80059a4 <HAL_DMA_Abort+0x238>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d01d      	beq.n	8005842 <HAL_DMA_Abort+0xd6>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a67      	ldr	r2, [pc, #412]	@ (80059a8 <HAL_DMA_Abort+0x23c>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d018      	beq.n	8005842 <HAL_DMA_Abort+0xd6>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a65      	ldr	r2, [pc, #404]	@ (80059ac <HAL_DMA_Abort+0x240>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d013      	beq.n	8005842 <HAL_DMA_Abort+0xd6>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a64      	ldr	r2, [pc, #400]	@ (80059b0 <HAL_DMA_Abort+0x244>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d00e      	beq.n	8005842 <HAL_DMA_Abort+0xd6>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a62      	ldr	r2, [pc, #392]	@ (80059b4 <HAL_DMA_Abort+0x248>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d009      	beq.n	8005842 <HAL_DMA_Abort+0xd6>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a61      	ldr	r2, [pc, #388]	@ (80059b8 <HAL_DMA_Abort+0x24c>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d004      	beq.n	8005842 <HAL_DMA_Abort+0xd6>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a5f      	ldr	r2, [pc, #380]	@ (80059bc <HAL_DMA_Abort+0x250>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d101      	bne.n	8005846 <HAL_DMA_Abort+0xda>
 8005842:	2301      	movs	r3, #1
 8005844:	e000      	b.n	8005848 <HAL_DMA_Abort+0xdc>
 8005846:	2300      	movs	r3, #0
 8005848:	2b00      	cmp	r3, #0
 800584a:	d013      	beq.n	8005874 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	681a      	ldr	r2, [r3, #0]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f022 021e 	bic.w	r2, r2, #30
 800585a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	695a      	ldr	r2, [r3, #20]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800586a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	617b      	str	r3, [r7, #20]
 8005872:	e00a      	b.n	800588a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	681a      	ldr	r2, [r3, #0]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f022 020e 	bic.w	r2, r2, #14
 8005882:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4a3c      	ldr	r2, [pc, #240]	@ (8005980 <HAL_DMA_Abort+0x214>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d072      	beq.n	800597a <HAL_DMA_Abort+0x20e>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a3a      	ldr	r2, [pc, #232]	@ (8005984 <HAL_DMA_Abort+0x218>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d06d      	beq.n	800597a <HAL_DMA_Abort+0x20e>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a39      	ldr	r2, [pc, #228]	@ (8005988 <HAL_DMA_Abort+0x21c>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d068      	beq.n	800597a <HAL_DMA_Abort+0x20e>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a37      	ldr	r2, [pc, #220]	@ (800598c <HAL_DMA_Abort+0x220>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d063      	beq.n	800597a <HAL_DMA_Abort+0x20e>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a36      	ldr	r2, [pc, #216]	@ (8005990 <HAL_DMA_Abort+0x224>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d05e      	beq.n	800597a <HAL_DMA_Abort+0x20e>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4a34      	ldr	r2, [pc, #208]	@ (8005994 <HAL_DMA_Abort+0x228>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d059      	beq.n	800597a <HAL_DMA_Abort+0x20e>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a33      	ldr	r2, [pc, #204]	@ (8005998 <HAL_DMA_Abort+0x22c>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d054      	beq.n	800597a <HAL_DMA_Abort+0x20e>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4a31      	ldr	r2, [pc, #196]	@ (800599c <HAL_DMA_Abort+0x230>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d04f      	beq.n	800597a <HAL_DMA_Abort+0x20e>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a30      	ldr	r2, [pc, #192]	@ (80059a0 <HAL_DMA_Abort+0x234>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d04a      	beq.n	800597a <HAL_DMA_Abort+0x20e>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a2e      	ldr	r2, [pc, #184]	@ (80059a4 <HAL_DMA_Abort+0x238>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d045      	beq.n	800597a <HAL_DMA_Abort+0x20e>
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a2d      	ldr	r2, [pc, #180]	@ (80059a8 <HAL_DMA_Abort+0x23c>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d040      	beq.n	800597a <HAL_DMA_Abort+0x20e>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a2b      	ldr	r2, [pc, #172]	@ (80059ac <HAL_DMA_Abort+0x240>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d03b      	beq.n	800597a <HAL_DMA_Abort+0x20e>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	4a2a      	ldr	r2, [pc, #168]	@ (80059b0 <HAL_DMA_Abort+0x244>)
 8005908:	4293      	cmp	r3, r2
 800590a:	d036      	beq.n	800597a <HAL_DMA_Abort+0x20e>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a28      	ldr	r2, [pc, #160]	@ (80059b4 <HAL_DMA_Abort+0x248>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d031      	beq.n	800597a <HAL_DMA_Abort+0x20e>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4a27      	ldr	r2, [pc, #156]	@ (80059b8 <HAL_DMA_Abort+0x24c>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d02c      	beq.n	800597a <HAL_DMA_Abort+0x20e>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a25      	ldr	r2, [pc, #148]	@ (80059bc <HAL_DMA_Abort+0x250>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d027      	beq.n	800597a <HAL_DMA_Abort+0x20e>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4a24      	ldr	r2, [pc, #144]	@ (80059c0 <HAL_DMA_Abort+0x254>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d022      	beq.n	800597a <HAL_DMA_Abort+0x20e>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	4a22      	ldr	r2, [pc, #136]	@ (80059c4 <HAL_DMA_Abort+0x258>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d01d      	beq.n	800597a <HAL_DMA_Abort+0x20e>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	4a21      	ldr	r2, [pc, #132]	@ (80059c8 <HAL_DMA_Abort+0x25c>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d018      	beq.n	800597a <HAL_DMA_Abort+0x20e>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a1f      	ldr	r2, [pc, #124]	@ (80059cc <HAL_DMA_Abort+0x260>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d013      	beq.n	800597a <HAL_DMA_Abort+0x20e>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a1e      	ldr	r2, [pc, #120]	@ (80059d0 <HAL_DMA_Abort+0x264>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d00e      	beq.n	800597a <HAL_DMA_Abort+0x20e>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a1c      	ldr	r2, [pc, #112]	@ (80059d4 <HAL_DMA_Abort+0x268>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d009      	beq.n	800597a <HAL_DMA_Abort+0x20e>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a1b      	ldr	r2, [pc, #108]	@ (80059d8 <HAL_DMA_Abort+0x26c>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d004      	beq.n	800597a <HAL_DMA_Abort+0x20e>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a19      	ldr	r2, [pc, #100]	@ (80059dc <HAL_DMA_Abort+0x270>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d132      	bne.n	80059e0 <HAL_DMA_Abort+0x274>
 800597a:	2301      	movs	r3, #1
 800597c:	e031      	b.n	80059e2 <HAL_DMA_Abort+0x276>
 800597e:	bf00      	nop
 8005980:	40020010 	.word	0x40020010
 8005984:	40020028 	.word	0x40020028
 8005988:	40020040 	.word	0x40020040
 800598c:	40020058 	.word	0x40020058
 8005990:	40020070 	.word	0x40020070
 8005994:	40020088 	.word	0x40020088
 8005998:	400200a0 	.word	0x400200a0
 800599c:	400200b8 	.word	0x400200b8
 80059a0:	40020410 	.word	0x40020410
 80059a4:	40020428 	.word	0x40020428
 80059a8:	40020440 	.word	0x40020440
 80059ac:	40020458 	.word	0x40020458
 80059b0:	40020470 	.word	0x40020470
 80059b4:	40020488 	.word	0x40020488
 80059b8:	400204a0 	.word	0x400204a0
 80059bc:	400204b8 	.word	0x400204b8
 80059c0:	58025408 	.word	0x58025408
 80059c4:	5802541c 	.word	0x5802541c
 80059c8:	58025430 	.word	0x58025430
 80059cc:	58025444 	.word	0x58025444
 80059d0:	58025458 	.word	0x58025458
 80059d4:	5802546c 	.word	0x5802546c
 80059d8:	58025480 	.word	0x58025480
 80059dc:	58025494 	.word	0x58025494
 80059e0:	2300      	movs	r3, #0
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d007      	beq.n	80059f6 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059ea:	681a      	ldr	r2, [r3, #0]
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059f0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80059f4:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a6d      	ldr	r2, [pc, #436]	@ (8005bb0 <HAL_DMA_Abort+0x444>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d04a      	beq.n	8005a96 <HAL_DMA_Abort+0x32a>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a6b      	ldr	r2, [pc, #428]	@ (8005bb4 <HAL_DMA_Abort+0x448>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d045      	beq.n	8005a96 <HAL_DMA_Abort+0x32a>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a6a      	ldr	r2, [pc, #424]	@ (8005bb8 <HAL_DMA_Abort+0x44c>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d040      	beq.n	8005a96 <HAL_DMA_Abort+0x32a>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4a68      	ldr	r2, [pc, #416]	@ (8005bbc <HAL_DMA_Abort+0x450>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d03b      	beq.n	8005a96 <HAL_DMA_Abort+0x32a>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4a67      	ldr	r2, [pc, #412]	@ (8005bc0 <HAL_DMA_Abort+0x454>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d036      	beq.n	8005a96 <HAL_DMA_Abort+0x32a>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a65      	ldr	r2, [pc, #404]	@ (8005bc4 <HAL_DMA_Abort+0x458>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d031      	beq.n	8005a96 <HAL_DMA_Abort+0x32a>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a64      	ldr	r2, [pc, #400]	@ (8005bc8 <HAL_DMA_Abort+0x45c>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d02c      	beq.n	8005a96 <HAL_DMA_Abort+0x32a>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a62      	ldr	r2, [pc, #392]	@ (8005bcc <HAL_DMA_Abort+0x460>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d027      	beq.n	8005a96 <HAL_DMA_Abort+0x32a>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a61      	ldr	r2, [pc, #388]	@ (8005bd0 <HAL_DMA_Abort+0x464>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d022      	beq.n	8005a96 <HAL_DMA_Abort+0x32a>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	4a5f      	ldr	r2, [pc, #380]	@ (8005bd4 <HAL_DMA_Abort+0x468>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d01d      	beq.n	8005a96 <HAL_DMA_Abort+0x32a>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a5e      	ldr	r2, [pc, #376]	@ (8005bd8 <HAL_DMA_Abort+0x46c>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d018      	beq.n	8005a96 <HAL_DMA_Abort+0x32a>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	4a5c      	ldr	r2, [pc, #368]	@ (8005bdc <HAL_DMA_Abort+0x470>)
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d013      	beq.n	8005a96 <HAL_DMA_Abort+0x32a>
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4a5b      	ldr	r2, [pc, #364]	@ (8005be0 <HAL_DMA_Abort+0x474>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d00e      	beq.n	8005a96 <HAL_DMA_Abort+0x32a>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4a59      	ldr	r2, [pc, #356]	@ (8005be4 <HAL_DMA_Abort+0x478>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d009      	beq.n	8005a96 <HAL_DMA_Abort+0x32a>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	4a58      	ldr	r2, [pc, #352]	@ (8005be8 <HAL_DMA_Abort+0x47c>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d004      	beq.n	8005a96 <HAL_DMA_Abort+0x32a>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4a56      	ldr	r2, [pc, #344]	@ (8005bec <HAL_DMA_Abort+0x480>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d108      	bne.n	8005aa8 <HAL_DMA_Abort+0x33c>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	681a      	ldr	r2, [r3, #0]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f022 0201 	bic.w	r2, r2, #1
 8005aa4:	601a      	str	r2, [r3, #0]
 8005aa6:	e007      	b.n	8005ab8 <HAL_DMA_Abort+0x34c>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f022 0201 	bic.w	r2, r2, #1
 8005ab6:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005ab8:	e013      	b.n	8005ae2 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005aba:	f7fe ff45 	bl	8004948 <HAL_GetTick>
 8005abe:	4602      	mov	r2, r0
 8005ac0:	693b      	ldr	r3, [r7, #16]
 8005ac2:	1ad3      	subs	r3, r2, r3
 8005ac4:	2b05      	cmp	r3, #5
 8005ac6:	d90c      	bls.n	8005ae2 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2220      	movs	r2, #32
 8005acc:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2203      	movs	r2, #3
 8005ad2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	e12d      	b.n	8005d3e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f003 0301 	and.w	r3, r3, #1
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d1e5      	bne.n	8005aba <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a2f      	ldr	r2, [pc, #188]	@ (8005bb0 <HAL_DMA_Abort+0x444>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d04a      	beq.n	8005b8e <HAL_DMA_Abort+0x422>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4a2d      	ldr	r2, [pc, #180]	@ (8005bb4 <HAL_DMA_Abort+0x448>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d045      	beq.n	8005b8e <HAL_DMA_Abort+0x422>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a2c      	ldr	r2, [pc, #176]	@ (8005bb8 <HAL_DMA_Abort+0x44c>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d040      	beq.n	8005b8e <HAL_DMA_Abort+0x422>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a2a      	ldr	r2, [pc, #168]	@ (8005bbc <HAL_DMA_Abort+0x450>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d03b      	beq.n	8005b8e <HAL_DMA_Abort+0x422>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a29      	ldr	r2, [pc, #164]	@ (8005bc0 <HAL_DMA_Abort+0x454>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d036      	beq.n	8005b8e <HAL_DMA_Abort+0x422>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4a27      	ldr	r2, [pc, #156]	@ (8005bc4 <HAL_DMA_Abort+0x458>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d031      	beq.n	8005b8e <HAL_DMA_Abort+0x422>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4a26      	ldr	r2, [pc, #152]	@ (8005bc8 <HAL_DMA_Abort+0x45c>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d02c      	beq.n	8005b8e <HAL_DMA_Abort+0x422>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a24      	ldr	r2, [pc, #144]	@ (8005bcc <HAL_DMA_Abort+0x460>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d027      	beq.n	8005b8e <HAL_DMA_Abort+0x422>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4a23      	ldr	r2, [pc, #140]	@ (8005bd0 <HAL_DMA_Abort+0x464>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d022      	beq.n	8005b8e <HAL_DMA_Abort+0x422>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a21      	ldr	r2, [pc, #132]	@ (8005bd4 <HAL_DMA_Abort+0x468>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d01d      	beq.n	8005b8e <HAL_DMA_Abort+0x422>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a20      	ldr	r2, [pc, #128]	@ (8005bd8 <HAL_DMA_Abort+0x46c>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d018      	beq.n	8005b8e <HAL_DMA_Abort+0x422>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a1e      	ldr	r2, [pc, #120]	@ (8005bdc <HAL_DMA_Abort+0x470>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d013      	beq.n	8005b8e <HAL_DMA_Abort+0x422>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a1d      	ldr	r2, [pc, #116]	@ (8005be0 <HAL_DMA_Abort+0x474>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d00e      	beq.n	8005b8e <HAL_DMA_Abort+0x422>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a1b      	ldr	r2, [pc, #108]	@ (8005be4 <HAL_DMA_Abort+0x478>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d009      	beq.n	8005b8e <HAL_DMA_Abort+0x422>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a1a      	ldr	r2, [pc, #104]	@ (8005be8 <HAL_DMA_Abort+0x47c>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d004      	beq.n	8005b8e <HAL_DMA_Abort+0x422>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4a18      	ldr	r2, [pc, #96]	@ (8005bec <HAL_DMA_Abort+0x480>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d101      	bne.n	8005b92 <HAL_DMA_Abort+0x426>
 8005b8e:	2301      	movs	r3, #1
 8005b90:	e000      	b.n	8005b94 <HAL_DMA_Abort+0x428>
 8005b92:	2300      	movs	r3, #0
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d02b      	beq.n	8005bf0 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b9c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ba2:	f003 031f 	and.w	r3, r3, #31
 8005ba6:	223f      	movs	r2, #63	@ 0x3f
 8005ba8:	409a      	lsls	r2, r3
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	609a      	str	r2, [r3, #8]
 8005bae:	e02a      	b.n	8005c06 <HAL_DMA_Abort+0x49a>
 8005bb0:	40020010 	.word	0x40020010
 8005bb4:	40020028 	.word	0x40020028
 8005bb8:	40020040 	.word	0x40020040
 8005bbc:	40020058 	.word	0x40020058
 8005bc0:	40020070 	.word	0x40020070
 8005bc4:	40020088 	.word	0x40020088
 8005bc8:	400200a0 	.word	0x400200a0
 8005bcc:	400200b8 	.word	0x400200b8
 8005bd0:	40020410 	.word	0x40020410
 8005bd4:	40020428 	.word	0x40020428
 8005bd8:	40020440 	.word	0x40020440
 8005bdc:	40020458 	.word	0x40020458
 8005be0:	40020470 	.word	0x40020470
 8005be4:	40020488 	.word	0x40020488
 8005be8:	400204a0 	.word	0x400204a0
 8005bec:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bf4:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bfa:	f003 031f 	and.w	r3, r3, #31
 8005bfe:	2201      	movs	r2, #1
 8005c00:	409a      	lsls	r2, r3
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4a4f      	ldr	r2, [pc, #316]	@ (8005d48 <HAL_DMA_Abort+0x5dc>)
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d072      	beq.n	8005cf6 <HAL_DMA_Abort+0x58a>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4a4d      	ldr	r2, [pc, #308]	@ (8005d4c <HAL_DMA_Abort+0x5e0>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d06d      	beq.n	8005cf6 <HAL_DMA_Abort+0x58a>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	4a4c      	ldr	r2, [pc, #304]	@ (8005d50 <HAL_DMA_Abort+0x5e4>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d068      	beq.n	8005cf6 <HAL_DMA_Abort+0x58a>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	4a4a      	ldr	r2, [pc, #296]	@ (8005d54 <HAL_DMA_Abort+0x5e8>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d063      	beq.n	8005cf6 <HAL_DMA_Abort+0x58a>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a49      	ldr	r2, [pc, #292]	@ (8005d58 <HAL_DMA_Abort+0x5ec>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d05e      	beq.n	8005cf6 <HAL_DMA_Abort+0x58a>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	4a47      	ldr	r2, [pc, #284]	@ (8005d5c <HAL_DMA_Abort+0x5f0>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d059      	beq.n	8005cf6 <HAL_DMA_Abort+0x58a>
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4a46      	ldr	r2, [pc, #280]	@ (8005d60 <HAL_DMA_Abort+0x5f4>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d054      	beq.n	8005cf6 <HAL_DMA_Abort+0x58a>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	4a44      	ldr	r2, [pc, #272]	@ (8005d64 <HAL_DMA_Abort+0x5f8>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d04f      	beq.n	8005cf6 <HAL_DMA_Abort+0x58a>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4a43      	ldr	r2, [pc, #268]	@ (8005d68 <HAL_DMA_Abort+0x5fc>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d04a      	beq.n	8005cf6 <HAL_DMA_Abort+0x58a>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a41      	ldr	r2, [pc, #260]	@ (8005d6c <HAL_DMA_Abort+0x600>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d045      	beq.n	8005cf6 <HAL_DMA_Abort+0x58a>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4a40      	ldr	r2, [pc, #256]	@ (8005d70 <HAL_DMA_Abort+0x604>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d040      	beq.n	8005cf6 <HAL_DMA_Abort+0x58a>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4a3e      	ldr	r2, [pc, #248]	@ (8005d74 <HAL_DMA_Abort+0x608>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d03b      	beq.n	8005cf6 <HAL_DMA_Abort+0x58a>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4a3d      	ldr	r2, [pc, #244]	@ (8005d78 <HAL_DMA_Abort+0x60c>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d036      	beq.n	8005cf6 <HAL_DMA_Abort+0x58a>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a3b      	ldr	r2, [pc, #236]	@ (8005d7c <HAL_DMA_Abort+0x610>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d031      	beq.n	8005cf6 <HAL_DMA_Abort+0x58a>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a3a      	ldr	r2, [pc, #232]	@ (8005d80 <HAL_DMA_Abort+0x614>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d02c      	beq.n	8005cf6 <HAL_DMA_Abort+0x58a>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a38      	ldr	r2, [pc, #224]	@ (8005d84 <HAL_DMA_Abort+0x618>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d027      	beq.n	8005cf6 <HAL_DMA_Abort+0x58a>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a37      	ldr	r2, [pc, #220]	@ (8005d88 <HAL_DMA_Abort+0x61c>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d022      	beq.n	8005cf6 <HAL_DMA_Abort+0x58a>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a35      	ldr	r2, [pc, #212]	@ (8005d8c <HAL_DMA_Abort+0x620>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d01d      	beq.n	8005cf6 <HAL_DMA_Abort+0x58a>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a34      	ldr	r2, [pc, #208]	@ (8005d90 <HAL_DMA_Abort+0x624>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d018      	beq.n	8005cf6 <HAL_DMA_Abort+0x58a>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4a32      	ldr	r2, [pc, #200]	@ (8005d94 <HAL_DMA_Abort+0x628>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d013      	beq.n	8005cf6 <HAL_DMA_Abort+0x58a>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a31      	ldr	r2, [pc, #196]	@ (8005d98 <HAL_DMA_Abort+0x62c>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d00e      	beq.n	8005cf6 <HAL_DMA_Abort+0x58a>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a2f      	ldr	r2, [pc, #188]	@ (8005d9c <HAL_DMA_Abort+0x630>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d009      	beq.n	8005cf6 <HAL_DMA_Abort+0x58a>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	4a2e      	ldr	r2, [pc, #184]	@ (8005da0 <HAL_DMA_Abort+0x634>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d004      	beq.n	8005cf6 <HAL_DMA_Abort+0x58a>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4a2c      	ldr	r2, [pc, #176]	@ (8005da4 <HAL_DMA_Abort+0x638>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d101      	bne.n	8005cfa <HAL_DMA_Abort+0x58e>
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	e000      	b.n	8005cfc <HAL_DMA_Abort+0x590>
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d015      	beq.n	8005d2c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d04:	687a      	ldr	r2, [r7, #4]
 8005d06:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005d08:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d00c      	beq.n	8005d2c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d16:	681a      	ldr	r2, [r3, #0]
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d1c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005d20:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d26:	687a      	ldr	r2, [r7, #4]
 8005d28:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005d2a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2201      	movs	r2, #1
 8005d30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2200      	movs	r2, #0
 8005d38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8005d3c:	2300      	movs	r3, #0
}
 8005d3e:	4618      	mov	r0, r3
 8005d40:	3718      	adds	r7, #24
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}
 8005d46:	bf00      	nop
 8005d48:	40020010 	.word	0x40020010
 8005d4c:	40020028 	.word	0x40020028
 8005d50:	40020040 	.word	0x40020040
 8005d54:	40020058 	.word	0x40020058
 8005d58:	40020070 	.word	0x40020070
 8005d5c:	40020088 	.word	0x40020088
 8005d60:	400200a0 	.word	0x400200a0
 8005d64:	400200b8 	.word	0x400200b8
 8005d68:	40020410 	.word	0x40020410
 8005d6c:	40020428 	.word	0x40020428
 8005d70:	40020440 	.word	0x40020440
 8005d74:	40020458 	.word	0x40020458
 8005d78:	40020470 	.word	0x40020470
 8005d7c:	40020488 	.word	0x40020488
 8005d80:	400204a0 	.word	0x400204a0
 8005d84:	400204b8 	.word	0x400204b8
 8005d88:	58025408 	.word	0x58025408
 8005d8c:	5802541c 	.word	0x5802541c
 8005d90:	58025430 	.word	0x58025430
 8005d94:	58025444 	.word	0x58025444
 8005d98:	58025458 	.word	0x58025458
 8005d9c:	5802546c 	.word	0x5802546c
 8005da0:	58025480 	.word	0x58025480
 8005da4:	58025494 	.word	0x58025494

08005da8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b084      	sub	sp, #16
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d101      	bne.n	8005dba <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8005db6:	2301      	movs	r3, #1
 8005db8:	e237      	b.n	800622a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005dc0:	b2db      	uxtb	r3, r3
 8005dc2:	2b02      	cmp	r3, #2
 8005dc4:	d004      	beq.n	8005dd0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2280      	movs	r2, #128	@ 0x80
 8005dca:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005dcc:	2301      	movs	r3, #1
 8005dce:	e22c      	b.n	800622a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4a5c      	ldr	r2, [pc, #368]	@ (8005f48 <HAL_DMA_Abort_IT+0x1a0>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d04a      	beq.n	8005e70 <HAL_DMA_Abort_IT+0xc8>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	4a5b      	ldr	r2, [pc, #364]	@ (8005f4c <HAL_DMA_Abort_IT+0x1a4>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d045      	beq.n	8005e70 <HAL_DMA_Abort_IT+0xc8>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4a59      	ldr	r2, [pc, #356]	@ (8005f50 <HAL_DMA_Abort_IT+0x1a8>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d040      	beq.n	8005e70 <HAL_DMA_Abort_IT+0xc8>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	4a58      	ldr	r2, [pc, #352]	@ (8005f54 <HAL_DMA_Abort_IT+0x1ac>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d03b      	beq.n	8005e70 <HAL_DMA_Abort_IT+0xc8>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4a56      	ldr	r2, [pc, #344]	@ (8005f58 <HAL_DMA_Abort_IT+0x1b0>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d036      	beq.n	8005e70 <HAL_DMA_Abort_IT+0xc8>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4a55      	ldr	r2, [pc, #340]	@ (8005f5c <HAL_DMA_Abort_IT+0x1b4>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d031      	beq.n	8005e70 <HAL_DMA_Abort_IT+0xc8>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	4a53      	ldr	r2, [pc, #332]	@ (8005f60 <HAL_DMA_Abort_IT+0x1b8>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d02c      	beq.n	8005e70 <HAL_DMA_Abort_IT+0xc8>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4a52      	ldr	r2, [pc, #328]	@ (8005f64 <HAL_DMA_Abort_IT+0x1bc>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d027      	beq.n	8005e70 <HAL_DMA_Abort_IT+0xc8>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a50      	ldr	r2, [pc, #320]	@ (8005f68 <HAL_DMA_Abort_IT+0x1c0>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d022      	beq.n	8005e70 <HAL_DMA_Abort_IT+0xc8>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	4a4f      	ldr	r2, [pc, #316]	@ (8005f6c <HAL_DMA_Abort_IT+0x1c4>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d01d      	beq.n	8005e70 <HAL_DMA_Abort_IT+0xc8>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4a4d      	ldr	r2, [pc, #308]	@ (8005f70 <HAL_DMA_Abort_IT+0x1c8>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d018      	beq.n	8005e70 <HAL_DMA_Abort_IT+0xc8>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4a4c      	ldr	r2, [pc, #304]	@ (8005f74 <HAL_DMA_Abort_IT+0x1cc>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d013      	beq.n	8005e70 <HAL_DMA_Abort_IT+0xc8>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4a4a      	ldr	r2, [pc, #296]	@ (8005f78 <HAL_DMA_Abort_IT+0x1d0>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d00e      	beq.n	8005e70 <HAL_DMA_Abort_IT+0xc8>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4a49      	ldr	r2, [pc, #292]	@ (8005f7c <HAL_DMA_Abort_IT+0x1d4>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d009      	beq.n	8005e70 <HAL_DMA_Abort_IT+0xc8>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a47      	ldr	r2, [pc, #284]	@ (8005f80 <HAL_DMA_Abort_IT+0x1d8>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d004      	beq.n	8005e70 <HAL_DMA_Abort_IT+0xc8>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a46      	ldr	r2, [pc, #280]	@ (8005f84 <HAL_DMA_Abort_IT+0x1dc>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d101      	bne.n	8005e74 <HAL_DMA_Abort_IT+0xcc>
 8005e70:	2301      	movs	r3, #1
 8005e72:	e000      	b.n	8005e76 <HAL_DMA_Abort_IT+0xce>
 8005e74:	2300      	movs	r3, #0
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	f000 8086 	beq.w	8005f88 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2204      	movs	r2, #4
 8005e80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a2f      	ldr	r2, [pc, #188]	@ (8005f48 <HAL_DMA_Abort_IT+0x1a0>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d04a      	beq.n	8005f24 <HAL_DMA_Abort_IT+0x17c>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4a2e      	ldr	r2, [pc, #184]	@ (8005f4c <HAL_DMA_Abort_IT+0x1a4>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d045      	beq.n	8005f24 <HAL_DMA_Abort_IT+0x17c>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a2c      	ldr	r2, [pc, #176]	@ (8005f50 <HAL_DMA_Abort_IT+0x1a8>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d040      	beq.n	8005f24 <HAL_DMA_Abort_IT+0x17c>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a2b      	ldr	r2, [pc, #172]	@ (8005f54 <HAL_DMA_Abort_IT+0x1ac>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d03b      	beq.n	8005f24 <HAL_DMA_Abort_IT+0x17c>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a29      	ldr	r2, [pc, #164]	@ (8005f58 <HAL_DMA_Abort_IT+0x1b0>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d036      	beq.n	8005f24 <HAL_DMA_Abort_IT+0x17c>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4a28      	ldr	r2, [pc, #160]	@ (8005f5c <HAL_DMA_Abort_IT+0x1b4>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d031      	beq.n	8005f24 <HAL_DMA_Abort_IT+0x17c>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a26      	ldr	r2, [pc, #152]	@ (8005f60 <HAL_DMA_Abort_IT+0x1b8>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d02c      	beq.n	8005f24 <HAL_DMA_Abort_IT+0x17c>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4a25      	ldr	r2, [pc, #148]	@ (8005f64 <HAL_DMA_Abort_IT+0x1bc>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d027      	beq.n	8005f24 <HAL_DMA_Abort_IT+0x17c>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	4a23      	ldr	r2, [pc, #140]	@ (8005f68 <HAL_DMA_Abort_IT+0x1c0>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d022      	beq.n	8005f24 <HAL_DMA_Abort_IT+0x17c>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4a22      	ldr	r2, [pc, #136]	@ (8005f6c <HAL_DMA_Abort_IT+0x1c4>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d01d      	beq.n	8005f24 <HAL_DMA_Abort_IT+0x17c>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a20      	ldr	r2, [pc, #128]	@ (8005f70 <HAL_DMA_Abort_IT+0x1c8>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d018      	beq.n	8005f24 <HAL_DMA_Abort_IT+0x17c>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4a1f      	ldr	r2, [pc, #124]	@ (8005f74 <HAL_DMA_Abort_IT+0x1cc>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d013      	beq.n	8005f24 <HAL_DMA_Abort_IT+0x17c>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4a1d      	ldr	r2, [pc, #116]	@ (8005f78 <HAL_DMA_Abort_IT+0x1d0>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d00e      	beq.n	8005f24 <HAL_DMA_Abort_IT+0x17c>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a1c      	ldr	r2, [pc, #112]	@ (8005f7c <HAL_DMA_Abort_IT+0x1d4>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d009      	beq.n	8005f24 <HAL_DMA_Abort_IT+0x17c>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a1a      	ldr	r2, [pc, #104]	@ (8005f80 <HAL_DMA_Abort_IT+0x1d8>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d004      	beq.n	8005f24 <HAL_DMA_Abort_IT+0x17c>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4a19      	ldr	r2, [pc, #100]	@ (8005f84 <HAL_DMA_Abort_IT+0x1dc>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d108      	bne.n	8005f36 <HAL_DMA_Abort_IT+0x18e>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	681a      	ldr	r2, [r3, #0]
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f022 0201 	bic.w	r2, r2, #1
 8005f32:	601a      	str	r2, [r3, #0]
 8005f34:	e178      	b.n	8006228 <HAL_DMA_Abort_IT+0x480>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f022 0201 	bic.w	r2, r2, #1
 8005f44:	601a      	str	r2, [r3, #0]
 8005f46:	e16f      	b.n	8006228 <HAL_DMA_Abort_IT+0x480>
 8005f48:	40020010 	.word	0x40020010
 8005f4c:	40020028 	.word	0x40020028
 8005f50:	40020040 	.word	0x40020040
 8005f54:	40020058 	.word	0x40020058
 8005f58:	40020070 	.word	0x40020070
 8005f5c:	40020088 	.word	0x40020088
 8005f60:	400200a0 	.word	0x400200a0
 8005f64:	400200b8 	.word	0x400200b8
 8005f68:	40020410 	.word	0x40020410
 8005f6c:	40020428 	.word	0x40020428
 8005f70:	40020440 	.word	0x40020440
 8005f74:	40020458 	.word	0x40020458
 8005f78:	40020470 	.word	0x40020470
 8005f7c:	40020488 	.word	0x40020488
 8005f80:	400204a0 	.word	0x400204a0
 8005f84:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	681a      	ldr	r2, [r3, #0]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f022 020e 	bic.w	r2, r2, #14
 8005f96:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	4a6c      	ldr	r2, [pc, #432]	@ (8006150 <HAL_DMA_Abort_IT+0x3a8>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d04a      	beq.n	8006038 <HAL_DMA_Abort_IT+0x290>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	4a6b      	ldr	r2, [pc, #428]	@ (8006154 <HAL_DMA_Abort_IT+0x3ac>)
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d045      	beq.n	8006038 <HAL_DMA_Abort_IT+0x290>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4a69      	ldr	r2, [pc, #420]	@ (8006158 <HAL_DMA_Abort_IT+0x3b0>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d040      	beq.n	8006038 <HAL_DMA_Abort_IT+0x290>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4a68      	ldr	r2, [pc, #416]	@ (800615c <HAL_DMA_Abort_IT+0x3b4>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d03b      	beq.n	8006038 <HAL_DMA_Abort_IT+0x290>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4a66      	ldr	r2, [pc, #408]	@ (8006160 <HAL_DMA_Abort_IT+0x3b8>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d036      	beq.n	8006038 <HAL_DMA_Abort_IT+0x290>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4a65      	ldr	r2, [pc, #404]	@ (8006164 <HAL_DMA_Abort_IT+0x3bc>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d031      	beq.n	8006038 <HAL_DMA_Abort_IT+0x290>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	4a63      	ldr	r2, [pc, #396]	@ (8006168 <HAL_DMA_Abort_IT+0x3c0>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d02c      	beq.n	8006038 <HAL_DMA_Abort_IT+0x290>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4a62      	ldr	r2, [pc, #392]	@ (800616c <HAL_DMA_Abort_IT+0x3c4>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d027      	beq.n	8006038 <HAL_DMA_Abort_IT+0x290>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a60      	ldr	r2, [pc, #384]	@ (8006170 <HAL_DMA_Abort_IT+0x3c8>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d022      	beq.n	8006038 <HAL_DMA_Abort_IT+0x290>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a5f      	ldr	r2, [pc, #380]	@ (8006174 <HAL_DMA_Abort_IT+0x3cc>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d01d      	beq.n	8006038 <HAL_DMA_Abort_IT+0x290>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	4a5d      	ldr	r2, [pc, #372]	@ (8006178 <HAL_DMA_Abort_IT+0x3d0>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d018      	beq.n	8006038 <HAL_DMA_Abort_IT+0x290>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4a5c      	ldr	r2, [pc, #368]	@ (800617c <HAL_DMA_Abort_IT+0x3d4>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d013      	beq.n	8006038 <HAL_DMA_Abort_IT+0x290>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a5a      	ldr	r2, [pc, #360]	@ (8006180 <HAL_DMA_Abort_IT+0x3d8>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d00e      	beq.n	8006038 <HAL_DMA_Abort_IT+0x290>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	4a59      	ldr	r2, [pc, #356]	@ (8006184 <HAL_DMA_Abort_IT+0x3dc>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d009      	beq.n	8006038 <HAL_DMA_Abort_IT+0x290>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a57      	ldr	r2, [pc, #348]	@ (8006188 <HAL_DMA_Abort_IT+0x3e0>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d004      	beq.n	8006038 <HAL_DMA_Abort_IT+0x290>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a56      	ldr	r2, [pc, #344]	@ (800618c <HAL_DMA_Abort_IT+0x3e4>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d108      	bne.n	800604a <HAL_DMA_Abort_IT+0x2a2>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	681a      	ldr	r2, [r3, #0]
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f022 0201 	bic.w	r2, r2, #1
 8006046:	601a      	str	r2, [r3, #0]
 8006048:	e007      	b.n	800605a <HAL_DMA_Abort_IT+0x2b2>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	681a      	ldr	r2, [r3, #0]
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f022 0201 	bic.w	r2, r2, #1
 8006058:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4a3c      	ldr	r2, [pc, #240]	@ (8006150 <HAL_DMA_Abort_IT+0x3a8>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d072      	beq.n	800614a <HAL_DMA_Abort_IT+0x3a2>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a3a      	ldr	r2, [pc, #232]	@ (8006154 <HAL_DMA_Abort_IT+0x3ac>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d06d      	beq.n	800614a <HAL_DMA_Abort_IT+0x3a2>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	4a39      	ldr	r2, [pc, #228]	@ (8006158 <HAL_DMA_Abort_IT+0x3b0>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d068      	beq.n	800614a <HAL_DMA_Abort_IT+0x3a2>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a37      	ldr	r2, [pc, #220]	@ (800615c <HAL_DMA_Abort_IT+0x3b4>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d063      	beq.n	800614a <HAL_DMA_Abort_IT+0x3a2>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a36      	ldr	r2, [pc, #216]	@ (8006160 <HAL_DMA_Abort_IT+0x3b8>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d05e      	beq.n	800614a <HAL_DMA_Abort_IT+0x3a2>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a34      	ldr	r2, [pc, #208]	@ (8006164 <HAL_DMA_Abort_IT+0x3bc>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d059      	beq.n	800614a <HAL_DMA_Abort_IT+0x3a2>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4a33      	ldr	r2, [pc, #204]	@ (8006168 <HAL_DMA_Abort_IT+0x3c0>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d054      	beq.n	800614a <HAL_DMA_Abort_IT+0x3a2>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a31      	ldr	r2, [pc, #196]	@ (800616c <HAL_DMA_Abort_IT+0x3c4>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d04f      	beq.n	800614a <HAL_DMA_Abort_IT+0x3a2>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a30      	ldr	r2, [pc, #192]	@ (8006170 <HAL_DMA_Abort_IT+0x3c8>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d04a      	beq.n	800614a <HAL_DMA_Abort_IT+0x3a2>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a2e      	ldr	r2, [pc, #184]	@ (8006174 <HAL_DMA_Abort_IT+0x3cc>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d045      	beq.n	800614a <HAL_DMA_Abort_IT+0x3a2>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4a2d      	ldr	r2, [pc, #180]	@ (8006178 <HAL_DMA_Abort_IT+0x3d0>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d040      	beq.n	800614a <HAL_DMA_Abort_IT+0x3a2>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4a2b      	ldr	r2, [pc, #172]	@ (800617c <HAL_DMA_Abort_IT+0x3d4>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d03b      	beq.n	800614a <HAL_DMA_Abort_IT+0x3a2>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	4a2a      	ldr	r2, [pc, #168]	@ (8006180 <HAL_DMA_Abort_IT+0x3d8>)
 80060d8:	4293      	cmp	r3, r2
 80060da:	d036      	beq.n	800614a <HAL_DMA_Abort_IT+0x3a2>
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4a28      	ldr	r2, [pc, #160]	@ (8006184 <HAL_DMA_Abort_IT+0x3dc>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d031      	beq.n	800614a <HAL_DMA_Abort_IT+0x3a2>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	4a27      	ldr	r2, [pc, #156]	@ (8006188 <HAL_DMA_Abort_IT+0x3e0>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d02c      	beq.n	800614a <HAL_DMA_Abort_IT+0x3a2>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	4a25      	ldr	r2, [pc, #148]	@ (800618c <HAL_DMA_Abort_IT+0x3e4>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d027      	beq.n	800614a <HAL_DMA_Abort_IT+0x3a2>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4a24      	ldr	r2, [pc, #144]	@ (8006190 <HAL_DMA_Abort_IT+0x3e8>)
 8006100:	4293      	cmp	r3, r2
 8006102:	d022      	beq.n	800614a <HAL_DMA_Abort_IT+0x3a2>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4a22      	ldr	r2, [pc, #136]	@ (8006194 <HAL_DMA_Abort_IT+0x3ec>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d01d      	beq.n	800614a <HAL_DMA_Abort_IT+0x3a2>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	4a21      	ldr	r2, [pc, #132]	@ (8006198 <HAL_DMA_Abort_IT+0x3f0>)
 8006114:	4293      	cmp	r3, r2
 8006116:	d018      	beq.n	800614a <HAL_DMA_Abort_IT+0x3a2>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	4a1f      	ldr	r2, [pc, #124]	@ (800619c <HAL_DMA_Abort_IT+0x3f4>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d013      	beq.n	800614a <HAL_DMA_Abort_IT+0x3a2>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4a1e      	ldr	r2, [pc, #120]	@ (80061a0 <HAL_DMA_Abort_IT+0x3f8>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d00e      	beq.n	800614a <HAL_DMA_Abort_IT+0x3a2>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4a1c      	ldr	r2, [pc, #112]	@ (80061a4 <HAL_DMA_Abort_IT+0x3fc>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d009      	beq.n	800614a <HAL_DMA_Abort_IT+0x3a2>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a1b      	ldr	r2, [pc, #108]	@ (80061a8 <HAL_DMA_Abort_IT+0x400>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d004      	beq.n	800614a <HAL_DMA_Abort_IT+0x3a2>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4a19      	ldr	r2, [pc, #100]	@ (80061ac <HAL_DMA_Abort_IT+0x404>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d132      	bne.n	80061b0 <HAL_DMA_Abort_IT+0x408>
 800614a:	2301      	movs	r3, #1
 800614c:	e031      	b.n	80061b2 <HAL_DMA_Abort_IT+0x40a>
 800614e:	bf00      	nop
 8006150:	40020010 	.word	0x40020010
 8006154:	40020028 	.word	0x40020028
 8006158:	40020040 	.word	0x40020040
 800615c:	40020058 	.word	0x40020058
 8006160:	40020070 	.word	0x40020070
 8006164:	40020088 	.word	0x40020088
 8006168:	400200a0 	.word	0x400200a0
 800616c:	400200b8 	.word	0x400200b8
 8006170:	40020410 	.word	0x40020410
 8006174:	40020428 	.word	0x40020428
 8006178:	40020440 	.word	0x40020440
 800617c:	40020458 	.word	0x40020458
 8006180:	40020470 	.word	0x40020470
 8006184:	40020488 	.word	0x40020488
 8006188:	400204a0 	.word	0x400204a0
 800618c:	400204b8 	.word	0x400204b8
 8006190:	58025408 	.word	0x58025408
 8006194:	5802541c 	.word	0x5802541c
 8006198:	58025430 	.word	0x58025430
 800619c:	58025444 	.word	0x58025444
 80061a0:	58025458 	.word	0x58025458
 80061a4:	5802546c 	.word	0x5802546c
 80061a8:	58025480 	.word	0x58025480
 80061ac:	58025494 	.word	0x58025494
 80061b0:	2300      	movs	r3, #0
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d028      	beq.n	8006208 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061ba:	681a      	ldr	r2, [r3, #0]
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80061c4:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061ca:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061d0:	f003 031f 	and.w	r3, r3, #31
 80061d4:	2201      	movs	r2, #1
 80061d6:	409a      	lsls	r2, r3
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80061e0:	687a      	ldr	r2, [r7, #4]
 80061e2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80061e4:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d00c      	beq.n	8006208 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80061f2:	681a      	ldr	r2, [r3, #0]
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80061f8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80061fc:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006202:	687a      	ldr	r2, [r7, #4]
 8006204:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006206:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2201      	movs	r2, #1
 800620c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2200      	movs	r2, #0
 8006214:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800621c:	2b00      	cmp	r3, #0
 800621e:	d003      	beq.n	8006228 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006224:	6878      	ldr	r0, [r7, #4]
 8006226:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8006228:	2300      	movs	r3, #0
}
 800622a:	4618      	mov	r0, r3
 800622c:	3710      	adds	r7, #16
 800622e:	46bd      	mov	sp, r7
 8006230:	bd80      	pop	{r7, pc}
 8006232:	bf00      	nop

08006234 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b08a      	sub	sp, #40	@ 0x28
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 800623c:	2300      	movs	r3, #0
 800623e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006240:	4b67      	ldr	r3, [pc, #412]	@ (80063e0 <HAL_DMA_IRQHandler+0x1ac>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	4a67      	ldr	r2, [pc, #412]	@ (80063e4 <HAL_DMA_IRQHandler+0x1b0>)
 8006246:	fba2 2303 	umull	r2, r3, r2, r3
 800624a:	0a9b      	lsrs	r3, r3, #10
 800624c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006252:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006258:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800625a:	6a3b      	ldr	r3, [r7, #32]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8006260:	69fb      	ldr	r3, [r7, #28]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a5f      	ldr	r2, [pc, #380]	@ (80063e8 <HAL_DMA_IRQHandler+0x1b4>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d04a      	beq.n	8006306 <HAL_DMA_IRQHandler+0xd2>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4a5d      	ldr	r2, [pc, #372]	@ (80063ec <HAL_DMA_IRQHandler+0x1b8>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d045      	beq.n	8006306 <HAL_DMA_IRQHandler+0xd2>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4a5c      	ldr	r2, [pc, #368]	@ (80063f0 <HAL_DMA_IRQHandler+0x1bc>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d040      	beq.n	8006306 <HAL_DMA_IRQHandler+0xd2>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	4a5a      	ldr	r2, [pc, #360]	@ (80063f4 <HAL_DMA_IRQHandler+0x1c0>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d03b      	beq.n	8006306 <HAL_DMA_IRQHandler+0xd2>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4a59      	ldr	r2, [pc, #356]	@ (80063f8 <HAL_DMA_IRQHandler+0x1c4>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d036      	beq.n	8006306 <HAL_DMA_IRQHandler+0xd2>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4a57      	ldr	r2, [pc, #348]	@ (80063fc <HAL_DMA_IRQHandler+0x1c8>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d031      	beq.n	8006306 <HAL_DMA_IRQHandler+0xd2>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4a56      	ldr	r2, [pc, #344]	@ (8006400 <HAL_DMA_IRQHandler+0x1cc>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d02c      	beq.n	8006306 <HAL_DMA_IRQHandler+0xd2>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a54      	ldr	r2, [pc, #336]	@ (8006404 <HAL_DMA_IRQHandler+0x1d0>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d027      	beq.n	8006306 <HAL_DMA_IRQHandler+0xd2>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4a53      	ldr	r2, [pc, #332]	@ (8006408 <HAL_DMA_IRQHandler+0x1d4>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d022      	beq.n	8006306 <HAL_DMA_IRQHandler+0xd2>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	4a51      	ldr	r2, [pc, #324]	@ (800640c <HAL_DMA_IRQHandler+0x1d8>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d01d      	beq.n	8006306 <HAL_DMA_IRQHandler+0xd2>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	4a50      	ldr	r2, [pc, #320]	@ (8006410 <HAL_DMA_IRQHandler+0x1dc>)
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d018      	beq.n	8006306 <HAL_DMA_IRQHandler+0xd2>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	4a4e      	ldr	r2, [pc, #312]	@ (8006414 <HAL_DMA_IRQHandler+0x1e0>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d013      	beq.n	8006306 <HAL_DMA_IRQHandler+0xd2>
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	4a4d      	ldr	r2, [pc, #308]	@ (8006418 <HAL_DMA_IRQHandler+0x1e4>)
 80062e4:	4293      	cmp	r3, r2
 80062e6:	d00e      	beq.n	8006306 <HAL_DMA_IRQHandler+0xd2>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4a4b      	ldr	r2, [pc, #300]	@ (800641c <HAL_DMA_IRQHandler+0x1e8>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d009      	beq.n	8006306 <HAL_DMA_IRQHandler+0xd2>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	4a4a      	ldr	r2, [pc, #296]	@ (8006420 <HAL_DMA_IRQHandler+0x1ec>)
 80062f8:	4293      	cmp	r3, r2
 80062fa:	d004      	beq.n	8006306 <HAL_DMA_IRQHandler+0xd2>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	4a48      	ldr	r2, [pc, #288]	@ (8006424 <HAL_DMA_IRQHandler+0x1f0>)
 8006302:	4293      	cmp	r3, r2
 8006304:	d101      	bne.n	800630a <HAL_DMA_IRQHandler+0xd6>
 8006306:	2301      	movs	r3, #1
 8006308:	e000      	b.n	800630c <HAL_DMA_IRQHandler+0xd8>
 800630a:	2300      	movs	r3, #0
 800630c:	2b00      	cmp	r3, #0
 800630e:	f000 842b 	beq.w	8006b68 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006316:	f003 031f 	and.w	r3, r3, #31
 800631a:	2208      	movs	r2, #8
 800631c:	409a      	lsls	r2, r3
 800631e:	69bb      	ldr	r3, [r7, #24]
 8006320:	4013      	ands	r3, r2
 8006322:	2b00      	cmp	r3, #0
 8006324:	f000 80a2 	beq.w	800646c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a2e      	ldr	r2, [pc, #184]	@ (80063e8 <HAL_DMA_IRQHandler+0x1b4>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d04a      	beq.n	80063c8 <HAL_DMA_IRQHandler+0x194>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4a2d      	ldr	r2, [pc, #180]	@ (80063ec <HAL_DMA_IRQHandler+0x1b8>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d045      	beq.n	80063c8 <HAL_DMA_IRQHandler+0x194>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a2b      	ldr	r2, [pc, #172]	@ (80063f0 <HAL_DMA_IRQHandler+0x1bc>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d040      	beq.n	80063c8 <HAL_DMA_IRQHandler+0x194>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a2a      	ldr	r2, [pc, #168]	@ (80063f4 <HAL_DMA_IRQHandler+0x1c0>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d03b      	beq.n	80063c8 <HAL_DMA_IRQHandler+0x194>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a28      	ldr	r2, [pc, #160]	@ (80063f8 <HAL_DMA_IRQHandler+0x1c4>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d036      	beq.n	80063c8 <HAL_DMA_IRQHandler+0x194>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a27      	ldr	r2, [pc, #156]	@ (80063fc <HAL_DMA_IRQHandler+0x1c8>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d031      	beq.n	80063c8 <HAL_DMA_IRQHandler+0x194>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a25      	ldr	r2, [pc, #148]	@ (8006400 <HAL_DMA_IRQHandler+0x1cc>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d02c      	beq.n	80063c8 <HAL_DMA_IRQHandler+0x194>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4a24      	ldr	r2, [pc, #144]	@ (8006404 <HAL_DMA_IRQHandler+0x1d0>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d027      	beq.n	80063c8 <HAL_DMA_IRQHandler+0x194>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a22      	ldr	r2, [pc, #136]	@ (8006408 <HAL_DMA_IRQHandler+0x1d4>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d022      	beq.n	80063c8 <HAL_DMA_IRQHandler+0x194>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a21      	ldr	r2, [pc, #132]	@ (800640c <HAL_DMA_IRQHandler+0x1d8>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d01d      	beq.n	80063c8 <HAL_DMA_IRQHandler+0x194>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a1f      	ldr	r2, [pc, #124]	@ (8006410 <HAL_DMA_IRQHandler+0x1dc>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d018      	beq.n	80063c8 <HAL_DMA_IRQHandler+0x194>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4a1e      	ldr	r2, [pc, #120]	@ (8006414 <HAL_DMA_IRQHandler+0x1e0>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d013      	beq.n	80063c8 <HAL_DMA_IRQHandler+0x194>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a1c      	ldr	r2, [pc, #112]	@ (8006418 <HAL_DMA_IRQHandler+0x1e4>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d00e      	beq.n	80063c8 <HAL_DMA_IRQHandler+0x194>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a1b      	ldr	r2, [pc, #108]	@ (800641c <HAL_DMA_IRQHandler+0x1e8>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d009      	beq.n	80063c8 <HAL_DMA_IRQHandler+0x194>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4a19      	ldr	r2, [pc, #100]	@ (8006420 <HAL_DMA_IRQHandler+0x1ec>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d004      	beq.n	80063c8 <HAL_DMA_IRQHandler+0x194>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4a18      	ldr	r2, [pc, #96]	@ (8006424 <HAL_DMA_IRQHandler+0x1f0>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d12f      	bne.n	8006428 <HAL_DMA_IRQHandler+0x1f4>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f003 0304 	and.w	r3, r3, #4
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	bf14      	ite	ne
 80063d6:	2301      	movne	r3, #1
 80063d8:	2300      	moveq	r3, #0
 80063da:	b2db      	uxtb	r3, r3
 80063dc:	e02e      	b.n	800643c <HAL_DMA_IRQHandler+0x208>
 80063de:	bf00      	nop
 80063e0:	240000fc 	.word	0x240000fc
 80063e4:	1b4e81b5 	.word	0x1b4e81b5
 80063e8:	40020010 	.word	0x40020010
 80063ec:	40020028 	.word	0x40020028
 80063f0:	40020040 	.word	0x40020040
 80063f4:	40020058 	.word	0x40020058
 80063f8:	40020070 	.word	0x40020070
 80063fc:	40020088 	.word	0x40020088
 8006400:	400200a0 	.word	0x400200a0
 8006404:	400200b8 	.word	0x400200b8
 8006408:	40020410 	.word	0x40020410
 800640c:	40020428 	.word	0x40020428
 8006410:	40020440 	.word	0x40020440
 8006414:	40020458 	.word	0x40020458
 8006418:	40020470 	.word	0x40020470
 800641c:	40020488 	.word	0x40020488
 8006420:	400204a0 	.word	0x400204a0
 8006424:	400204b8 	.word	0x400204b8
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f003 0308 	and.w	r3, r3, #8
 8006432:	2b00      	cmp	r3, #0
 8006434:	bf14      	ite	ne
 8006436:	2301      	movne	r3, #1
 8006438:	2300      	moveq	r3, #0
 800643a:	b2db      	uxtb	r3, r3
 800643c:	2b00      	cmp	r3, #0
 800643e:	d015      	beq.n	800646c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	681a      	ldr	r2, [r3, #0]
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f022 0204 	bic.w	r2, r2, #4
 800644e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006454:	f003 031f 	and.w	r3, r3, #31
 8006458:	2208      	movs	r2, #8
 800645a:	409a      	lsls	r2, r3
 800645c:	6a3b      	ldr	r3, [r7, #32]
 800645e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006464:	f043 0201 	orr.w	r2, r3, #1
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006470:	f003 031f 	and.w	r3, r3, #31
 8006474:	69ba      	ldr	r2, [r7, #24]
 8006476:	fa22 f303 	lsr.w	r3, r2, r3
 800647a:	f003 0301 	and.w	r3, r3, #1
 800647e:	2b00      	cmp	r3, #0
 8006480:	d06e      	beq.n	8006560 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4a69      	ldr	r2, [pc, #420]	@ (800662c <HAL_DMA_IRQHandler+0x3f8>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d04a      	beq.n	8006522 <HAL_DMA_IRQHandler+0x2ee>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a67      	ldr	r2, [pc, #412]	@ (8006630 <HAL_DMA_IRQHandler+0x3fc>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d045      	beq.n	8006522 <HAL_DMA_IRQHandler+0x2ee>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a66      	ldr	r2, [pc, #408]	@ (8006634 <HAL_DMA_IRQHandler+0x400>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d040      	beq.n	8006522 <HAL_DMA_IRQHandler+0x2ee>
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4a64      	ldr	r2, [pc, #400]	@ (8006638 <HAL_DMA_IRQHandler+0x404>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d03b      	beq.n	8006522 <HAL_DMA_IRQHandler+0x2ee>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4a63      	ldr	r2, [pc, #396]	@ (800663c <HAL_DMA_IRQHandler+0x408>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d036      	beq.n	8006522 <HAL_DMA_IRQHandler+0x2ee>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a61      	ldr	r2, [pc, #388]	@ (8006640 <HAL_DMA_IRQHandler+0x40c>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d031      	beq.n	8006522 <HAL_DMA_IRQHandler+0x2ee>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	4a60      	ldr	r2, [pc, #384]	@ (8006644 <HAL_DMA_IRQHandler+0x410>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d02c      	beq.n	8006522 <HAL_DMA_IRQHandler+0x2ee>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a5e      	ldr	r2, [pc, #376]	@ (8006648 <HAL_DMA_IRQHandler+0x414>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d027      	beq.n	8006522 <HAL_DMA_IRQHandler+0x2ee>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a5d      	ldr	r2, [pc, #372]	@ (800664c <HAL_DMA_IRQHandler+0x418>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d022      	beq.n	8006522 <HAL_DMA_IRQHandler+0x2ee>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	4a5b      	ldr	r2, [pc, #364]	@ (8006650 <HAL_DMA_IRQHandler+0x41c>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d01d      	beq.n	8006522 <HAL_DMA_IRQHandler+0x2ee>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4a5a      	ldr	r2, [pc, #360]	@ (8006654 <HAL_DMA_IRQHandler+0x420>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d018      	beq.n	8006522 <HAL_DMA_IRQHandler+0x2ee>
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4a58      	ldr	r2, [pc, #352]	@ (8006658 <HAL_DMA_IRQHandler+0x424>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d013      	beq.n	8006522 <HAL_DMA_IRQHandler+0x2ee>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	4a57      	ldr	r2, [pc, #348]	@ (800665c <HAL_DMA_IRQHandler+0x428>)
 8006500:	4293      	cmp	r3, r2
 8006502:	d00e      	beq.n	8006522 <HAL_DMA_IRQHandler+0x2ee>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	4a55      	ldr	r2, [pc, #340]	@ (8006660 <HAL_DMA_IRQHandler+0x42c>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d009      	beq.n	8006522 <HAL_DMA_IRQHandler+0x2ee>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	4a54      	ldr	r2, [pc, #336]	@ (8006664 <HAL_DMA_IRQHandler+0x430>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d004      	beq.n	8006522 <HAL_DMA_IRQHandler+0x2ee>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	4a52      	ldr	r2, [pc, #328]	@ (8006668 <HAL_DMA_IRQHandler+0x434>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d10a      	bne.n	8006538 <HAL_DMA_IRQHandler+0x304>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	695b      	ldr	r3, [r3, #20]
 8006528:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800652c:	2b00      	cmp	r3, #0
 800652e:	bf14      	ite	ne
 8006530:	2301      	movne	r3, #1
 8006532:	2300      	moveq	r3, #0
 8006534:	b2db      	uxtb	r3, r3
 8006536:	e003      	b.n	8006540 <HAL_DMA_IRQHandler+0x30c>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	2300      	movs	r3, #0
 8006540:	2b00      	cmp	r3, #0
 8006542:	d00d      	beq.n	8006560 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006548:	f003 031f 	and.w	r3, r3, #31
 800654c:	2201      	movs	r2, #1
 800654e:	409a      	lsls	r2, r3
 8006550:	6a3b      	ldr	r3, [r7, #32]
 8006552:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006558:	f043 0202 	orr.w	r2, r3, #2
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006564:	f003 031f 	and.w	r3, r3, #31
 8006568:	2204      	movs	r2, #4
 800656a:	409a      	lsls	r2, r3
 800656c:	69bb      	ldr	r3, [r7, #24]
 800656e:	4013      	ands	r3, r2
 8006570:	2b00      	cmp	r3, #0
 8006572:	f000 808f 	beq.w	8006694 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4a2c      	ldr	r2, [pc, #176]	@ (800662c <HAL_DMA_IRQHandler+0x3f8>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d04a      	beq.n	8006616 <HAL_DMA_IRQHandler+0x3e2>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a2a      	ldr	r2, [pc, #168]	@ (8006630 <HAL_DMA_IRQHandler+0x3fc>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d045      	beq.n	8006616 <HAL_DMA_IRQHandler+0x3e2>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4a29      	ldr	r2, [pc, #164]	@ (8006634 <HAL_DMA_IRQHandler+0x400>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d040      	beq.n	8006616 <HAL_DMA_IRQHandler+0x3e2>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4a27      	ldr	r2, [pc, #156]	@ (8006638 <HAL_DMA_IRQHandler+0x404>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d03b      	beq.n	8006616 <HAL_DMA_IRQHandler+0x3e2>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4a26      	ldr	r2, [pc, #152]	@ (800663c <HAL_DMA_IRQHandler+0x408>)
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d036      	beq.n	8006616 <HAL_DMA_IRQHandler+0x3e2>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	4a24      	ldr	r2, [pc, #144]	@ (8006640 <HAL_DMA_IRQHandler+0x40c>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d031      	beq.n	8006616 <HAL_DMA_IRQHandler+0x3e2>
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	4a23      	ldr	r2, [pc, #140]	@ (8006644 <HAL_DMA_IRQHandler+0x410>)
 80065b8:	4293      	cmp	r3, r2
 80065ba:	d02c      	beq.n	8006616 <HAL_DMA_IRQHandler+0x3e2>
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	4a21      	ldr	r2, [pc, #132]	@ (8006648 <HAL_DMA_IRQHandler+0x414>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d027      	beq.n	8006616 <HAL_DMA_IRQHandler+0x3e2>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4a20      	ldr	r2, [pc, #128]	@ (800664c <HAL_DMA_IRQHandler+0x418>)
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d022      	beq.n	8006616 <HAL_DMA_IRQHandler+0x3e2>
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4a1e      	ldr	r2, [pc, #120]	@ (8006650 <HAL_DMA_IRQHandler+0x41c>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d01d      	beq.n	8006616 <HAL_DMA_IRQHandler+0x3e2>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	4a1d      	ldr	r2, [pc, #116]	@ (8006654 <HAL_DMA_IRQHandler+0x420>)
 80065e0:	4293      	cmp	r3, r2
 80065e2:	d018      	beq.n	8006616 <HAL_DMA_IRQHandler+0x3e2>
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	4a1b      	ldr	r2, [pc, #108]	@ (8006658 <HAL_DMA_IRQHandler+0x424>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d013      	beq.n	8006616 <HAL_DMA_IRQHandler+0x3e2>
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	4a1a      	ldr	r2, [pc, #104]	@ (800665c <HAL_DMA_IRQHandler+0x428>)
 80065f4:	4293      	cmp	r3, r2
 80065f6:	d00e      	beq.n	8006616 <HAL_DMA_IRQHandler+0x3e2>
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	4a18      	ldr	r2, [pc, #96]	@ (8006660 <HAL_DMA_IRQHandler+0x42c>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d009      	beq.n	8006616 <HAL_DMA_IRQHandler+0x3e2>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4a17      	ldr	r2, [pc, #92]	@ (8006664 <HAL_DMA_IRQHandler+0x430>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d004      	beq.n	8006616 <HAL_DMA_IRQHandler+0x3e2>
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	4a15      	ldr	r2, [pc, #84]	@ (8006668 <HAL_DMA_IRQHandler+0x434>)
 8006612:	4293      	cmp	r3, r2
 8006614:	d12a      	bne.n	800666c <HAL_DMA_IRQHandler+0x438>
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f003 0302 	and.w	r3, r3, #2
 8006620:	2b00      	cmp	r3, #0
 8006622:	bf14      	ite	ne
 8006624:	2301      	movne	r3, #1
 8006626:	2300      	moveq	r3, #0
 8006628:	b2db      	uxtb	r3, r3
 800662a:	e023      	b.n	8006674 <HAL_DMA_IRQHandler+0x440>
 800662c:	40020010 	.word	0x40020010
 8006630:	40020028 	.word	0x40020028
 8006634:	40020040 	.word	0x40020040
 8006638:	40020058 	.word	0x40020058
 800663c:	40020070 	.word	0x40020070
 8006640:	40020088 	.word	0x40020088
 8006644:	400200a0 	.word	0x400200a0
 8006648:	400200b8 	.word	0x400200b8
 800664c:	40020410 	.word	0x40020410
 8006650:	40020428 	.word	0x40020428
 8006654:	40020440 	.word	0x40020440
 8006658:	40020458 	.word	0x40020458
 800665c:	40020470 	.word	0x40020470
 8006660:	40020488 	.word	0x40020488
 8006664:	400204a0 	.word	0x400204a0
 8006668:	400204b8 	.word	0x400204b8
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	2300      	movs	r3, #0
 8006674:	2b00      	cmp	r3, #0
 8006676:	d00d      	beq.n	8006694 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800667c:	f003 031f 	and.w	r3, r3, #31
 8006680:	2204      	movs	r2, #4
 8006682:	409a      	lsls	r2, r3
 8006684:	6a3b      	ldr	r3, [r7, #32]
 8006686:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800668c:	f043 0204 	orr.w	r2, r3, #4
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006698:	f003 031f 	and.w	r3, r3, #31
 800669c:	2210      	movs	r2, #16
 800669e:	409a      	lsls	r2, r3
 80066a0:	69bb      	ldr	r3, [r7, #24]
 80066a2:	4013      	ands	r3, r2
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	f000 80a6 	beq.w	80067f6 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4a85      	ldr	r2, [pc, #532]	@ (80068c4 <HAL_DMA_IRQHandler+0x690>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d04a      	beq.n	800674a <HAL_DMA_IRQHandler+0x516>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a83      	ldr	r2, [pc, #524]	@ (80068c8 <HAL_DMA_IRQHandler+0x694>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d045      	beq.n	800674a <HAL_DMA_IRQHandler+0x516>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	4a82      	ldr	r2, [pc, #520]	@ (80068cc <HAL_DMA_IRQHandler+0x698>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d040      	beq.n	800674a <HAL_DMA_IRQHandler+0x516>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	4a80      	ldr	r2, [pc, #512]	@ (80068d0 <HAL_DMA_IRQHandler+0x69c>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d03b      	beq.n	800674a <HAL_DMA_IRQHandler+0x516>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	4a7f      	ldr	r2, [pc, #508]	@ (80068d4 <HAL_DMA_IRQHandler+0x6a0>)
 80066d8:	4293      	cmp	r3, r2
 80066da:	d036      	beq.n	800674a <HAL_DMA_IRQHandler+0x516>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4a7d      	ldr	r2, [pc, #500]	@ (80068d8 <HAL_DMA_IRQHandler+0x6a4>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d031      	beq.n	800674a <HAL_DMA_IRQHandler+0x516>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	4a7c      	ldr	r2, [pc, #496]	@ (80068dc <HAL_DMA_IRQHandler+0x6a8>)
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d02c      	beq.n	800674a <HAL_DMA_IRQHandler+0x516>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4a7a      	ldr	r2, [pc, #488]	@ (80068e0 <HAL_DMA_IRQHandler+0x6ac>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d027      	beq.n	800674a <HAL_DMA_IRQHandler+0x516>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	4a79      	ldr	r2, [pc, #484]	@ (80068e4 <HAL_DMA_IRQHandler+0x6b0>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d022      	beq.n	800674a <HAL_DMA_IRQHandler+0x516>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	4a77      	ldr	r2, [pc, #476]	@ (80068e8 <HAL_DMA_IRQHandler+0x6b4>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d01d      	beq.n	800674a <HAL_DMA_IRQHandler+0x516>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	4a76      	ldr	r2, [pc, #472]	@ (80068ec <HAL_DMA_IRQHandler+0x6b8>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d018      	beq.n	800674a <HAL_DMA_IRQHandler+0x516>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4a74      	ldr	r2, [pc, #464]	@ (80068f0 <HAL_DMA_IRQHandler+0x6bc>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d013      	beq.n	800674a <HAL_DMA_IRQHandler+0x516>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	4a73      	ldr	r2, [pc, #460]	@ (80068f4 <HAL_DMA_IRQHandler+0x6c0>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d00e      	beq.n	800674a <HAL_DMA_IRQHandler+0x516>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4a71      	ldr	r2, [pc, #452]	@ (80068f8 <HAL_DMA_IRQHandler+0x6c4>)
 8006732:	4293      	cmp	r3, r2
 8006734:	d009      	beq.n	800674a <HAL_DMA_IRQHandler+0x516>
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	4a70      	ldr	r2, [pc, #448]	@ (80068fc <HAL_DMA_IRQHandler+0x6c8>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d004      	beq.n	800674a <HAL_DMA_IRQHandler+0x516>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	4a6e      	ldr	r2, [pc, #440]	@ (8006900 <HAL_DMA_IRQHandler+0x6cc>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d10a      	bne.n	8006760 <HAL_DMA_IRQHandler+0x52c>
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f003 0308 	and.w	r3, r3, #8
 8006754:	2b00      	cmp	r3, #0
 8006756:	bf14      	ite	ne
 8006758:	2301      	movne	r3, #1
 800675a:	2300      	moveq	r3, #0
 800675c:	b2db      	uxtb	r3, r3
 800675e:	e009      	b.n	8006774 <HAL_DMA_IRQHandler+0x540>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f003 0304 	and.w	r3, r3, #4
 800676a:	2b00      	cmp	r3, #0
 800676c:	bf14      	ite	ne
 800676e:	2301      	movne	r3, #1
 8006770:	2300      	moveq	r3, #0
 8006772:	b2db      	uxtb	r3, r3
 8006774:	2b00      	cmp	r3, #0
 8006776:	d03e      	beq.n	80067f6 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800677c:	f003 031f 	and.w	r3, r3, #31
 8006780:	2210      	movs	r2, #16
 8006782:	409a      	lsls	r2, r3
 8006784:	6a3b      	ldr	r3, [r7, #32]
 8006786:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006792:	2b00      	cmp	r3, #0
 8006794:	d018      	beq.n	80067c8 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d108      	bne.n	80067b6 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d024      	beq.n	80067f6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067b0:	6878      	ldr	r0, [r7, #4]
 80067b2:	4798      	blx	r3
 80067b4:	e01f      	b.n	80067f6 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d01b      	beq.n	80067f6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	4798      	blx	r3
 80067c6:	e016      	b.n	80067f6 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d107      	bne.n	80067e6 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	681a      	ldr	r2, [r3, #0]
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f022 0208 	bic.w	r2, r2, #8
 80067e4:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d003      	beq.n	80067f6 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067fa:	f003 031f 	and.w	r3, r3, #31
 80067fe:	2220      	movs	r2, #32
 8006800:	409a      	lsls	r2, r3
 8006802:	69bb      	ldr	r3, [r7, #24]
 8006804:	4013      	ands	r3, r2
 8006806:	2b00      	cmp	r3, #0
 8006808:	f000 8110 	beq.w	8006a2c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4a2c      	ldr	r2, [pc, #176]	@ (80068c4 <HAL_DMA_IRQHandler+0x690>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d04a      	beq.n	80068ac <HAL_DMA_IRQHandler+0x678>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4a2b      	ldr	r2, [pc, #172]	@ (80068c8 <HAL_DMA_IRQHandler+0x694>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d045      	beq.n	80068ac <HAL_DMA_IRQHandler+0x678>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4a29      	ldr	r2, [pc, #164]	@ (80068cc <HAL_DMA_IRQHandler+0x698>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d040      	beq.n	80068ac <HAL_DMA_IRQHandler+0x678>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	4a28      	ldr	r2, [pc, #160]	@ (80068d0 <HAL_DMA_IRQHandler+0x69c>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d03b      	beq.n	80068ac <HAL_DMA_IRQHandler+0x678>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4a26      	ldr	r2, [pc, #152]	@ (80068d4 <HAL_DMA_IRQHandler+0x6a0>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d036      	beq.n	80068ac <HAL_DMA_IRQHandler+0x678>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	4a25      	ldr	r2, [pc, #148]	@ (80068d8 <HAL_DMA_IRQHandler+0x6a4>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d031      	beq.n	80068ac <HAL_DMA_IRQHandler+0x678>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4a23      	ldr	r2, [pc, #140]	@ (80068dc <HAL_DMA_IRQHandler+0x6a8>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d02c      	beq.n	80068ac <HAL_DMA_IRQHandler+0x678>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4a22      	ldr	r2, [pc, #136]	@ (80068e0 <HAL_DMA_IRQHandler+0x6ac>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d027      	beq.n	80068ac <HAL_DMA_IRQHandler+0x678>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	4a20      	ldr	r2, [pc, #128]	@ (80068e4 <HAL_DMA_IRQHandler+0x6b0>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d022      	beq.n	80068ac <HAL_DMA_IRQHandler+0x678>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4a1f      	ldr	r2, [pc, #124]	@ (80068e8 <HAL_DMA_IRQHandler+0x6b4>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d01d      	beq.n	80068ac <HAL_DMA_IRQHandler+0x678>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	4a1d      	ldr	r2, [pc, #116]	@ (80068ec <HAL_DMA_IRQHandler+0x6b8>)
 8006876:	4293      	cmp	r3, r2
 8006878:	d018      	beq.n	80068ac <HAL_DMA_IRQHandler+0x678>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	4a1c      	ldr	r2, [pc, #112]	@ (80068f0 <HAL_DMA_IRQHandler+0x6bc>)
 8006880:	4293      	cmp	r3, r2
 8006882:	d013      	beq.n	80068ac <HAL_DMA_IRQHandler+0x678>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	4a1a      	ldr	r2, [pc, #104]	@ (80068f4 <HAL_DMA_IRQHandler+0x6c0>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d00e      	beq.n	80068ac <HAL_DMA_IRQHandler+0x678>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	4a19      	ldr	r2, [pc, #100]	@ (80068f8 <HAL_DMA_IRQHandler+0x6c4>)
 8006894:	4293      	cmp	r3, r2
 8006896:	d009      	beq.n	80068ac <HAL_DMA_IRQHandler+0x678>
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	4a17      	ldr	r2, [pc, #92]	@ (80068fc <HAL_DMA_IRQHandler+0x6c8>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d004      	beq.n	80068ac <HAL_DMA_IRQHandler+0x678>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	4a16      	ldr	r2, [pc, #88]	@ (8006900 <HAL_DMA_IRQHandler+0x6cc>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d12b      	bne.n	8006904 <HAL_DMA_IRQHandler+0x6d0>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f003 0310 	and.w	r3, r3, #16
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	bf14      	ite	ne
 80068ba:	2301      	movne	r3, #1
 80068bc:	2300      	moveq	r3, #0
 80068be:	b2db      	uxtb	r3, r3
 80068c0:	e02a      	b.n	8006918 <HAL_DMA_IRQHandler+0x6e4>
 80068c2:	bf00      	nop
 80068c4:	40020010 	.word	0x40020010
 80068c8:	40020028 	.word	0x40020028
 80068cc:	40020040 	.word	0x40020040
 80068d0:	40020058 	.word	0x40020058
 80068d4:	40020070 	.word	0x40020070
 80068d8:	40020088 	.word	0x40020088
 80068dc:	400200a0 	.word	0x400200a0
 80068e0:	400200b8 	.word	0x400200b8
 80068e4:	40020410 	.word	0x40020410
 80068e8:	40020428 	.word	0x40020428
 80068ec:	40020440 	.word	0x40020440
 80068f0:	40020458 	.word	0x40020458
 80068f4:	40020470 	.word	0x40020470
 80068f8:	40020488 	.word	0x40020488
 80068fc:	400204a0 	.word	0x400204a0
 8006900:	400204b8 	.word	0x400204b8
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f003 0302 	and.w	r3, r3, #2
 800690e:	2b00      	cmp	r3, #0
 8006910:	bf14      	ite	ne
 8006912:	2301      	movne	r3, #1
 8006914:	2300      	moveq	r3, #0
 8006916:	b2db      	uxtb	r3, r3
 8006918:	2b00      	cmp	r3, #0
 800691a:	f000 8087 	beq.w	8006a2c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006922:	f003 031f 	and.w	r3, r3, #31
 8006926:	2220      	movs	r2, #32
 8006928:	409a      	lsls	r2, r3
 800692a:	6a3b      	ldr	r3, [r7, #32]
 800692c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006934:	b2db      	uxtb	r3, r3
 8006936:	2b04      	cmp	r3, #4
 8006938:	d139      	bne.n	80069ae <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	681a      	ldr	r2, [r3, #0]
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f022 0216 	bic.w	r2, r2, #22
 8006948:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	695a      	ldr	r2, [r3, #20]
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006958:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800695e:	2b00      	cmp	r3, #0
 8006960:	d103      	bne.n	800696a <HAL_DMA_IRQHandler+0x736>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006966:	2b00      	cmp	r3, #0
 8006968:	d007      	beq.n	800697a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	681a      	ldr	r2, [r3, #0]
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f022 0208 	bic.w	r2, r2, #8
 8006978:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800697e:	f003 031f 	and.w	r3, r3, #31
 8006982:	223f      	movs	r2, #63	@ 0x3f
 8006984:	409a      	lsls	r2, r3
 8006986:	6a3b      	ldr	r3, [r7, #32]
 8006988:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2201      	movs	r2, #1
 800698e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2200      	movs	r2, #0
 8006996:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800699e:	2b00      	cmp	r3, #0
 80069a0:	f000 834a 	beq.w	8007038 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069a8:	6878      	ldr	r0, [r7, #4]
 80069aa:	4798      	blx	r3
          }
          return;
 80069ac:	e344      	b.n	8007038 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d018      	beq.n	80069ee <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d108      	bne.n	80069dc <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d02c      	beq.n	8006a2c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	4798      	blx	r3
 80069da:	e027      	b.n	8006a2c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d023      	beq.n	8006a2c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069e8:	6878      	ldr	r0, [r7, #4]
 80069ea:	4798      	blx	r3
 80069ec:	e01e      	b.n	8006a2c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d10f      	bne.n	8006a1c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	681a      	ldr	r2, [r3, #0]
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f022 0210 	bic.w	r2, r2, #16
 8006a0a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2201      	movs	r2, #1
 8006a10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2200      	movs	r2, #0
 8006a18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d003      	beq.n	8006a2c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a28:	6878      	ldr	r0, [r7, #4]
 8006a2a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	f000 8306 	beq.w	8007042 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a3a:	f003 0301 	and.w	r3, r3, #1
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	f000 8088 	beq.w	8006b54 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2204      	movs	r2, #4
 8006a48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4a7a      	ldr	r2, [pc, #488]	@ (8006c3c <HAL_DMA_IRQHandler+0xa08>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d04a      	beq.n	8006aec <HAL_DMA_IRQHandler+0x8b8>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	4a79      	ldr	r2, [pc, #484]	@ (8006c40 <HAL_DMA_IRQHandler+0xa0c>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d045      	beq.n	8006aec <HAL_DMA_IRQHandler+0x8b8>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	4a77      	ldr	r2, [pc, #476]	@ (8006c44 <HAL_DMA_IRQHandler+0xa10>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d040      	beq.n	8006aec <HAL_DMA_IRQHandler+0x8b8>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	4a76      	ldr	r2, [pc, #472]	@ (8006c48 <HAL_DMA_IRQHandler+0xa14>)
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d03b      	beq.n	8006aec <HAL_DMA_IRQHandler+0x8b8>
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	4a74      	ldr	r2, [pc, #464]	@ (8006c4c <HAL_DMA_IRQHandler+0xa18>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d036      	beq.n	8006aec <HAL_DMA_IRQHandler+0x8b8>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	4a73      	ldr	r2, [pc, #460]	@ (8006c50 <HAL_DMA_IRQHandler+0xa1c>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d031      	beq.n	8006aec <HAL_DMA_IRQHandler+0x8b8>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	4a71      	ldr	r2, [pc, #452]	@ (8006c54 <HAL_DMA_IRQHandler+0xa20>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d02c      	beq.n	8006aec <HAL_DMA_IRQHandler+0x8b8>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	4a70      	ldr	r2, [pc, #448]	@ (8006c58 <HAL_DMA_IRQHandler+0xa24>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d027      	beq.n	8006aec <HAL_DMA_IRQHandler+0x8b8>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	4a6e      	ldr	r2, [pc, #440]	@ (8006c5c <HAL_DMA_IRQHandler+0xa28>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d022      	beq.n	8006aec <HAL_DMA_IRQHandler+0x8b8>
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	4a6d      	ldr	r2, [pc, #436]	@ (8006c60 <HAL_DMA_IRQHandler+0xa2c>)
 8006aac:	4293      	cmp	r3, r2
 8006aae:	d01d      	beq.n	8006aec <HAL_DMA_IRQHandler+0x8b8>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	4a6b      	ldr	r2, [pc, #428]	@ (8006c64 <HAL_DMA_IRQHandler+0xa30>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d018      	beq.n	8006aec <HAL_DMA_IRQHandler+0x8b8>
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	4a6a      	ldr	r2, [pc, #424]	@ (8006c68 <HAL_DMA_IRQHandler+0xa34>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d013      	beq.n	8006aec <HAL_DMA_IRQHandler+0x8b8>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	4a68      	ldr	r2, [pc, #416]	@ (8006c6c <HAL_DMA_IRQHandler+0xa38>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d00e      	beq.n	8006aec <HAL_DMA_IRQHandler+0x8b8>
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	4a67      	ldr	r2, [pc, #412]	@ (8006c70 <HAL_DMA_IRQHandler+0xa3c>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d009      	beq.n	8006aec <HAL_DMA_IRQHandler+0x8b8>
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	4a65      	ldr	r2, [pc, #404]	@ (8006c74 <HAL_DMA_IRQHandler+0xa40>)
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d004      	beq.n	8006aec <HAL_DMA_IRQHandler+0x8b8>
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	4a64      	ldr	r2, [pc, #400]	@ (8006c78 <HAL_DMA_IRQHandler+0xa44>)
 8006ae8:	4293      	cmp	r3, r2
 8006aea:	d108      	bne.n	8006afe <HAL_DMA_IRQHandler+0x8ca>
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	681a      	ldr	r2, [r3, #0]
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f022 0201 	bic.w	r2, r2, #1
 8006afa:	601a      	str	r2, [r3, #0]
 8006afc:	e007      	b.n	8006b0e <HAL_DMA_IRQHandler+0x8da>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	681a      	ldr	r2, [r3, #0]
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f022 0201 	bic.w	r2, r2, #1
 8006b0c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	3301      	adds	r3, #1
 8006b12:	60fb      	str	r3, [r7, #12]
 8006b14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b16:	429a      	cmp	r2, r3
 8006b18:	d307      	bcc.n	8006b2a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f003 0301 	and.w	r3, r3, #1
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d1f2      	bne.n	8006b0e <HAL_DMA_IRQHandler+0x8da>
 8006b28:	e000      	b.n	8006b2c <HAL_DMA_IRQHandler+0x8f8>
            break;
 8006b2a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f003 0301 	and.w	r3, r3, #1
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d004      	beq.n	8006b44 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2203      	movs	r2, #3
 8006b3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8006b42:	e003      	b.n	8006b4c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2201      	movs	r2, #1
 8006b48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	f000 8272 	beq.w	8007042 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b62:	6878      	ldr	r0, [r7, #4]
 8006b64:	4798      	blx	r3
 8006b66:	e26c      	b.n	8007042 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	4a43      	ldr	r2, [pc, #268]	@ (8006c7c <HAL_DMA_IRQHandler+0xa48>)
 8006b6e:	4293      	cmp	r3, r2
 8006b70:	d022      	beq.n	8006bb8 <HAL_DMA_IRQHandler+0x984>
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	4a42      	ldr	r2, [pc, #264]	@ (8006c80 <HAL_DMA_IRQHandler+0xa4c>)
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d01d      	beq.n	8006bb8 <HAL_DMA_IRQHandler+0x984>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	4a40      	ldr	r2, [pc, #256]	@ (8006c84 <HAL_DMA_IRQHandler+0xa50>)
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d018      	beq.n	8006bb8 <HAL_DMA_IRQHandler+0x984>
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	4a3f      	ldr	r2, [pc, #252]	@ (8006c88 <HAL_DMA_IRQHandler+0xa54>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d013      	beq.n	8006bb8 <HAL_DMA_IRQHandler+0x984>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	4a3d      	ldr	r2, [pc, #244]	@ (8006c8c <HAL_DMA_IRQHandler+0xa58>)
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d00e      	beq.n	8006bb8 <HAL_DMA_IRQHandler+0x984>
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	4a3c      	ldr	r2, [pc, #240]	@ (8006c90 <HAL_DMA_IRQHandler+0xa5c>)
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d009      	beq.n	8006bb8 <HAL_DMA_IRQHandler+0x984>
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	4a3a      	ldr	r2, [pc, #232]	@ (8006c94 <HAL_DMA_IRQHandler+0xa60>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d004      	beq.n	8006bb8 <HAL_DMA_IRQHandler+0x984>
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	4a39      	ldr	r2, [pc, #228]	@ (8006c98 <HAL_DMA_IRQHandler+0xa64>)
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d101      	bne.n	8006bbc <HAL_DMA_IRQHandler+0x988>
 8006bb8:	2301      	movs	r3, #1
 8006bba:	e000      	b.n	8006bbe <HAL_DMA_IRQHandler+0x98a>
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	f000 823f 	beq.w	8007042 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bd0:	f003 031f 	and.w	r3, r3, #31
 8006bd4:	2204      	movs	r2, #4
 8006bd6:	409a      	lsls	r2, r3
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	4013      	ands	r3, r2
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	f000 80cd 	beq.w	8006d7c <HAL_DMA_IRQHandler+0xb48>
 8006be2:	693b      	ldr	r3, [r7, #16]
 8006be4:	f003 0304 	and.w	r3, r3, #4
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	f000 80c7 	beq.w	8006d7c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bf2:	f003 031f 	and.w	r3, r3, #31
 8006bf6:	2204      	movs	r2, #4
 8006bf8:	409a      	lsls	r2, r3
 8006bfa:	69fb      	ldr	r3, [r7, #28]
 8006bfc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006bfe:	693b      	ldr	r3, [r7, #16]
 8006c00:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d049      	beq.n	8006c9c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006c08:	693b      	ldr	r3, [r7, #16]
 8006c0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d109      	bne.n	8006c26 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	f000 8210 	beq.w	800703c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c20:	6878      	ldr	r0, [r7, #4]
 8006c22:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006c24:	e20a      	b.n	800703c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	f000 8206 	beq.w	800703c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c34:	6878      	ldr	r0, [r7, #4]
 8006c36:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006c38:	e200      	b.n	800703c <HAL_DMA_IRQHandler+0xe08>
 8006c3a:	bf00      	nop
 8006c3c:	40020010 	.word	0x40020010
 8006c40:	40020028 	.word	0x40020028
 8006c44:	40020040 	.word	0x40020040
 8006c48:	40020058 	.word	0x40020058
 8006c4c:	40020070 	.word	0x40020070
 8006c50:	40020088 	.word	0x40020088
 8006c54:	400200a0 	.word	0x400200a0
 8006c58:	400200b8 	.word	0x400200b8
 8006c5c:	40020410 	.word	0x40020410
 8006c60:	40020428 	.word	0x40020428
 8006c64:	40020440 	.word	0x40020440
 8006c68:	40020458 	.word	0x40020458
 8006c6c:	40020470 	.word	0x40020470
 8006c70:	40020488 	.word	0x40020488
 8006c74:	400204a0 	.word	0x400204a0
 8006c78:	400204b8 	.word	0x400204b8
 8006c7c:	58025408 	.word	0x58025408
 8006c80:	5802541c 	.word	0x5802541c
 8006c84:	58025430 	.word	0x58025430
 8006c88:	58025444 	.word	0x58025444
 8006c8c:	58025458 	.word	0x58025458
 8006c90:	5802546c 	.word	0x5802546c
 8006c94:	58025480 	.word	0x58025480
 8006c98:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006c9c:	693b      	ldr	r3, [r7, #16]
 8006c9e:	f003 0320 	and.w	r3, r3, #32
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d160      	bne.n	8006d68 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4a7f      	ldr	r2, [pc, #508]	@ (8006ea8 <HAL_DMA_IRQHandler+0xc74>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d04a      	beq.n	8006d46 <HAL_DMA_IRQHandler+0xb12>
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4a7d      	ldr	r2, [pc, #500]	@ (8006eac <HAL_DMA_IRQHandler+0xc78>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d045      	beq.n	8006d46 <HAL_DMA_IRQHandler+0xb12>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4a7c      	ldr	r2, [pc, #496]	@ (8006eb0 <HAL_DMA_IRQHandler+0xc7c>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d040      	beq.n	8006d46 <HAL_DMA_IRQHandler+0xb12>
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	4a7a      	ldr	r2, [pc, #488]	@ (8006eb4 <HAL_DMA_IRQHandler+0xc80>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d03b      	beq.n	8006d46 <HAL_DMA_IRQHandler+0xb12>
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a79      	ldr	r2, [pc, #484]	@ (8006eb8 <HAL_DMA_IRQHandler+0xc84>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d036      	beq.n	8006d46 <HAL_DMA_IRQHandler+0xb12>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	4a77      	ldr	r2, [pc, #476]	@ (8006ebc <HAL_DMA_IRQHandler+0xc88>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d031      	beq.n	8006d46 <HAL_DMA_IRQHandler+0xb12>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	4a76      	ldr	r2, [pc, #472]	@ (8006ec0 <HAL_DMA_IRQHandler+0xc8c>)
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d02c      	beq.n	8006d46 <HAL_DMA_IRQHandler+0xb12>
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4a74      	ldr	r2, [pc, #464]	@ (8006ec4 <HAL_DMA_IRQHandler+0xc90>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d027      	beq.n	8006d46 <HAL_DMA_IRQHandler+0xb12>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4a73      	ldr	r2, [pc, #460]	@ (8006ec8 <HAL_DMA_IRQHandler+0xc94>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d022      	beq.n	8006d46 <HAL_DMA_IRQHandler+0xb12>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4a71      	ldr	r2, [pc, #452]	@ (8006ecc <HAL_DMA_IRQHandler+0xc98>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d01d      	beq.n	8006d46 <HAL_DMA_IRQHandler+0xb12>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	4a70      	ldr	r2, [pc, #448]	@ (8006ed0 <HAL_DMA_IRQHandler+0xc9c>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d018      	beq.n	8006d46 <HAL_DMA_IRQHandler+0xb12>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4a6e      	ldr	r2, [pc, #440]	@ (8006ed4 <HAL_DMA_IRQHandler+0xca0>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d013      	beq.n	8006d46 <HAL_DMA_IRQHandler+0xb12>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4a6d      	ldr	r2, [pc, #436]	@ (8006ed8 <HAL_DMA_IRQHandler+0xca4>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d00e      	beq.n	8006d46 <HAL_DMA_IRQHandler+0xb12>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4a6b      	ldr	r2, [pc, #428]	@ (8006edc <HAL_DMA_IRQHandler+0xca8>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d009      	beq.n	8006d46 <HAL_DMA_IRQHandler+0xb12>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4a6a      	ldr	r2, [pc, #424]	@ (8006ee0 <HAL_DMA_IRQHandler+0xcac>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d004      	beq.n	8006d46 <HAL_DMA_IRQHandler+0xb12>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4a68      	ldr	r2, [pc, #416]	@ (8006ee4 <HAL_DMA_IRQHandler+0xcb0>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d108      	bne.n	8006d58 <HAL_DMA_IRQHandler+0xb24>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	681a      	ldr	r2, [r3, #0]
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f022 0208 	bic.w	r2, r2, #8
 8006d54:	601a      	str	r2, [r3, #0]
 8006d56:	e007      	b.n	8006d68 <HAL_DMA_IRQHandler+0xb34>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	681a      	ldr	r2, [r3, #0]
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f022 0204 	bic.w	r2, r2, #4
 8006d66:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	f000 8165 	beq.w	800703c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d76:	6878      	ldr	r0, [r7, #4]
 8006d78:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006d7a:	e15f      	b.n	800703c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d80:	f003 031f 	and.w	r3, r3, #31
 8006d84:	2202      	movs	r2, #2
 8006d86:	409a      	lsls	r2, r3
 8006d88:	697b      	ldr	r3, [r7, #20]
 8006d8a:	4013      	ands	r3, r2
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	f000 80c5 	beq.w	8006f1c <HAL_DMA_IRQHandler+0xce8>
 8006d92:	693b      	ldr	r3, [r7, #16]
 8006d94:	f003 0302 	and.w	r3, r3, #2
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	f000 80bf 	beq.w	8006f1c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006da2:	f003 031f 	and.w	r3, r3, #31
 8006da6:	2202      	movs	r2, #2
 8006da8:	409a      	lsls	r2, r3
 8006daa:	69fb      	ldr	r3, [r7, #28]
 8006dac:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006dae:	693b      	ldr	r3, [r7, #16]
 8006db0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d018      	beq.n	8006dea <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006db8:	693b      	ldr	r3, [r7, #16]
 8006dba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d109      	bne.n	8006dd6 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	f000 813a 	beq.w	8007040 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dd0:	6878      	ldr	r0, [r7, #4]
 8006dd2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006dd4:	e134      	b.n	8007040 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	f000 8130 	beq.w	8007040 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006de4:	6878      	ldr	r0, [r7, #4]
 8006de6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006de8:	e12a      	b.n	8007040 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006dea:	693b      	ldr	r3, [r7, #16]
 8006dec:	f003 0320 	and.w	r3, r3, #32
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	f040 8089 	bne.w	8006f08 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	4a2b      	ldr	r2, [pc, #172]	@ (8006ea8 <HAL_DMA_IRQHandler+0xc74>)
 8006dfc:	4293      	cmp	r3, r2
 8006dfe:	d04a      	beq.n	8006e96 <HAL_DMA_IRQHandler+0xc62>
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4a29      	ldr	r2, [pc, #164]	@ (8006eac <HAL_DMA_IRQHandler+0xc78>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d045      	beq.n	8006e96 <HAL_DMA_IRQHandler+0xc62>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	4a28      	ldr	r2, [pc, #160]	@ (8006eb0 <HAL_DMA_IRQHandler+0xc7c>)
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d040      	beq.n	8006e96 <HAL_DMA_IRQHandler+0xc62>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	4a26      	ldr	r2, [pc, #152]	@ (8006eb4 <HAL_DMA_IRQHandler+0xc80>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d03b      	beq.n	8006e96 <HAL_DMA_IRQHandler+0xc62>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	4a25      	ldr	r2, [pc, #148]	@ (8006eb8 <HAL_DMA_IRQHandler+0xc84>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d036      	beq.n	8006e96 <HAL_DMA_IRQHandler+0xc62>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	4a23      	ldr	r2, [pc, #140]	@ (8006ebc <HAL_DMA_IRQHandler+0xc88>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d031      	beq.n	8006e96 <HAL_DMA_IRQHandler+0xc62>
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	4a22      	ldr	r2, [pc, #136]	@ (8006ec0 <HAL_DMA_IRQHandler+0xc8c>)
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	d02c      	beq.n	8006e96 <HAL_DMA_IRQHandler+0xc62>
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	4a20      	ldr	r2, [pc, #128]	@ (8006ec4 <HAL_DMA_IRQHandler+0xc90>)
 8006e42:	4293      	cmp	r3, r2
 8006e44:	d027      	beq.n	8006e96 <HAL_DMA_IRQHandler+0xc62>
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	4a1f      	ldr	r2, [pc, #124]	@ (8006ec8 <HAL_DMA_IRQHandler+0xc94>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d022      	beq.n	8006e96 <HAL_DMA_IRQHandler+0xc62>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	4a1d      	ldr	r2, [pc, #116]	@ (8006ecc <HAL_DMA_IRQHandler+0xc98>)
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d01d      	beq.n	8006e96 <HAL_DMA_IRQHandler+0xc62>
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	4a1c      	ldr	r2, [pc, #112]	@ (8006ed0 <HAL_DMA_IRQHandler+0xc9c>)
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d018      	beq.n	8006e96 <HAL_DMA_IRQHandler+0xc62>
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	4a1a      	ldr	r2, [pc, #104]	@ (8006ed4 <HAL_DMA_IRQHandler+0xca0>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d013      	beq.n	8006e96 <HAL_DMA_IRQHandler+0xc62>
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	4a19      	ldr	r2, [pc, #100]	@ (8006ed8 <HAL_DMA_IRQHandler+0xca4>)
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d00e      	beq.n	8006e96 <HAL_DMA_IRQHandler+0xc62>
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	4a17      	ldr	r2, [pc, #92]	@ (8006edc <HAL_DMA_IRQHandler+0xca8>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d009      	beq.n	8006e96 <HAL_DMA_IRQHandler+0xc62>
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	4a16      	ldr	r2, [pc, #88]	@ (8006ee0 <HAL_DMA_IRQHandler+0xcac>)
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d004      	beq.n	8006e96 <HAL_DMA_IRQHandler+0xc62>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	4a14      	ldr	r2, [pc, #80]	@ (8006ee4 <HAL_DMA_IRQHandler+0xcb0>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d128      	bne.n	8006ee8 <HAL_DMA_IRQHandler+0xcb4>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	681a      	ldr	r2, [r3, #0]
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f022 0214 	bic.w	r2, r2, #20
 8006ea4:	601a      	str	r2, [r3, #0]
 8006ea6:	e027      	b.n	8006ef8 <HAL_DMA_IRQHandler+0xcc4>
 8006ea8:	40020010 	.word	0x40020010
 8006eac:	40020028 	.word	0x40020028
 8006eb0:	40020040 	.word	0x40020040
 8006eb4:	40020058 	.word	0x40020058
 8006eb8:	40020070 	.word	0x40020070
 8006ebc:	40020088 	.word	0x40020088
 8006ec0:	400200a0 	.word	0x400200a0
 8006ec4:	400200b8 	.word	0x400200b8
 8006ec8:	40020410 	.word	0x40020410
 8006ecc:	40020428 	.word	0x40020428
 8006ed0:	40020440 	.word	0x40020440
 8006ed4:	40020458 	.word	0x40020458
 8006ed8:	40020470 	.word	0x40020470
 8006edc:	40020488 	.word	0x40020488
 8006ee0:	400204a0 	.word	0x400204a0
 8006ee4:	400204b8 	.word	0x400204b8
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	681a      	ldr	r2, [r3, #0]
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f022 020a 	bic.w	r2, r2, #10
 8006ef6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2201      	movs	r2, #1
 8006efc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2200      	movs	r2, #0
 8006f04:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	f000 8097 	beq.w	8007040 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f16:	6878      	ldr	r0, [r7, #4]
 8006f18:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006f1a:	e091      	b.n	8007040 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f20:	f003 031f 	and.w	r3, r3, #31
 8006f24:	2208      	movs	r2, #8
 8006f26:	409a      	lsls	r2, r3
 8006f28:	697b      	ldr	r3, [r7, #20]
 8006f2a:	4013      	ands	r3, r2
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	f000 8088 	beq.w	8007042 <HAL_DMA_IRQHandler+0xe0e>
 8006f32:	693b      	ldr	r3, [r7, #16]
 8006f34:	f003 0308 	and.w	r3, r3, #8
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	f000 8082 	beq.w	8007042 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	4a41      	ldr	r2, [pc, #260]	@ (8007048 <HAL_DMA_IRQHandler+0xe14>)
 8006f44:	4293      	cmp	r3, r2
 8006f46:	d04a      	beq.n	8006fde <HAL_DMA_IRQHandler+0xdaa>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4a3f      	ldr	r2, [pc, #252]	@ (800704c <HAL_DMA_IRQHandler+0xe18>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d045      	beq.n	8006fde <HAL_DMA_IRQHandler+0xdaa>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4a3e      	ldr	r2, [pc, #248]	@ (8007050 <HAL_DMA_IRQHandler+0xe1c>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d040      	beq.n	8006fde <HAL_DMA_IRQHandler+0xdaa>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4a3c      	ldr	r2, [pc, #240]	@ (8007054 <HAL_DMA_IRQHandler+0xe20>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d03b      	beq.n	8006fde <HAL_DMA_IRQHandler+0xdaa>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4a3b      	ldr	r2, [pc, #236]	@ (8007058 <HAL_DMA_IRQHandler+0xe24>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d036      	beq.n	8006fde <HAL_DMA_IRQHandler+0xdaa>
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	4a39      	ldr	r2, [pc, #228]	@ (800705c <HAL_DMA_IRQHandler+0xe28>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d031      	beq.n	8006fde <HAL_DMA_IRQHandler+0xdaa>
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	4a38      	ldr	r2, [pc, #224]	@ (8007060 <HAL_DMA_IRQHandler+0xe2c>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d02c      	beq.n	8006fde <HAL_DMA_IRQHandler+0xdaa>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	4a36      	ldr	r2, [pc, #216]	@ (8007064 <HAL_DMA_IRQHandler+0xe30>)
 8006f8a:	4293      	cmp	r3, r2
 8006f8c:	d027      	beq.n	8006fde <HAL_DMA_IRQHandler+0xdaa>
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	4a35      	ldr	r2, [pc, #212]	@ (8007068 <HAL_DMA_IRQHandler+0xe34>)
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d022      	beq.n	8006fde <HAL_DMA_IRQHandler+0xdaa>
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	4a33      	ldr	r2, [pc, #204]	@ (800706c <HAL_DMA_IRQHandler+0xe38>)
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d01d      	beq.n	8006fde <HAL_DMA_IRQHandler+0xdaa>
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	4a32      	ldr	r2, [pc, #200]	@ (8007070 <HAL_DMA_IRQHandler+0xe3c>)
 8006fa8:	4293      	cmp	r3, r2
 8006faa:	d018      	beq.n	8006fde <HAL_DMA_IRQHandler+0xdaa>
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	4a30      	ldr	r2, [pc, #192]	@ (8007074 <HAL_DMA_IRQHandler+0xe40>)
 8006fb2:	4293      	cmp	r3, r2
 8006fb4:	d013      	beq.n	8006fde <HAL_DMA_IRQHandler+0xdaa>
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	4a2f      	ldr	r2, [pc, #188]	@ (8007078 <HAL_DMA_IRQHandler+0xe44>)
 8006fbc:	4293      	cmp	r3, r2
 8006fbe:	d00e      	beq.n	8006fde <HAL_DMA_IRQHandler+0xdaa>
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	4a2d      	ldr	r2, [pc, #180]	@ (800707c <HAL_DMA_IRQHandler+0xe48>)
 8006fc6:	4293      	cmp	r3, r2
 8006fc8:	d009      	beq.n	8006fde <HAL_DMA_IRQHandler+0xdaa>
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	4a2c      	ldr	r2, [pc, #176]	@ (8007080 <HAL_DMA_IRQHandler+0xe4c>)
 8006fd0:	4293      	cmp	r3, r2
 8006fd2:	d004      	beq.n	8006fde <HAL_DMA_IRQHandler+0xdaa>
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	4a2a      	ldr	r2, [pc, #168]	@ (8007084 <HAL_DMA_IRQHandler+0xe50>)
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d108      	bne.n	8006ff0 <HAL_DMA_IRQHandler+0xdbc>
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	681a      	ldr	r2, [r3, #0]
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f022 021c 	bic.w	r2, r2, #28
 8006fec:	601a      	str	r2, [r3, #0]
 8006fee:	e007      	b.n	8007000 <HAL_DMA_IRQHandler+0xdcc>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	681a      	ldr	r2, [r3, #0]
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f022 020e 	bic.w	r2, r2, #14
 8006ffe:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007004:	f003 031f 	and.w	r3, r3, #31
 8007008:	2201      	movs	r2, #1
 800700a:	409a      	lsls	r2, r3
 800700c:	69fb      	ldr	r3, [r7, #28]
 800700e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2201      	movs	r2, #1
 8007014:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	2201      	movs	r2, #1
 800701a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2200      	movs	r2, #0
 8007022:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800702a:	2b00      	cmp	r3, #0
 800702c:	d009      	beq.n	8007042 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	4798      	blx	r3
 8007036:	e004      	b.n	8007042 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8007038:	bf00      	nop
 800703a:	e002      	b.n	8007042 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800703c:	bf00      	nop
 800703e:	e000      	b.n	8007042 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007040:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8007042:	3728      	adds	r7, #40	@ 0x28
 8007044:	46bd      	mov	sp, r7
 8007046:	bd80      	pop	{r7, pc}
 8007048:	40020010 	.word	0x40020010
 800704c:	40020028 	.word	0x40020028
 8007050:	40020040 	.word	0x40020040
 8007054:	40020058 	.word	0x40020058
 8007058:	40020070 	.word	0x40020070
 800705c:	40020088 	.word	0x40020088
 8007060:	400200a0 	.word	0x400200a0
 8007064:	400200b8 	.word	0x400200b8
 8007068:	40020410 	.word	0x40020410
 800706c:	40020428 	.word	0x40020428
 8007070:	40020440 	.word	0x40020440
 8007074:	40020458 	.word	0x40020458
 8007078:	40020470 	.word	0x40020470
 800707c:	40020488 	.word	0x40020488
 8007080:	400204a0 	.word	0x400204a0
 8007084:	400204b8 	.word	0x400204b8

08007088 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 8007088:	b480      	push	{r7}
 800708a:	b083      	sub	sp, #12
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8007094:	4618      	mov	r0, r3
 8007096:	370c      	adds	r7, #12
 8007098:	46bd      	mov	sp, r7
 800709a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709e:	4770      	bx	lr

080070a0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80070a0:	b480      	push	{r7}
 80070a2:	b087      	sub	sp, #28
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	60f8      	str	r0, [r7, #12]
 80070a8:	60b9      	str	r1, [r7, #8]
 80070aa:	607a      	str	r2, [r7, #4]
 80070ac:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070b2:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070b8:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	4a7f      	ldr	r2, [pc, #508]	@ (80072bc <DMA_SetConfig+0x21c>)
 80070c0:	4293      	cmp	r3, r2
 80070c2:	d072      	beq.n	80071aa <DMA_SetConfig+0x10a>
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	4a7d      	ldr	r2, [pc, #500]	@ (80072c0 <DMA_SetConfig+0x220>)
 80070ca:	4293      	cmp	r3, r2
 80070cc:	d06d      	beq.n	80071aa <DMA_SetConfig+0x10a>
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	4a7c      	ldr	r2, [pc, #496]	@ (80072c4 <DMA_SetConfig+0x224>)
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d068      	beq.n	80071aa <DMA_SetConfig+0x10a>
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	4a7a      	ldr	r2, [pc, #488]	@ (80072c8 <DMA_SetConfig+0x228>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d063      	beq.n	80071aa <DMA_SetConfig+0x10a>
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	4a79      	ldr	r2, [pc, #484]	@ (80072cc <DMA_SetConfig+0x22c>)
 80070e8:	4293      	cmp	r3, r2
 80070ea:	d05e      	beq.n	80071aa <DMA_SetConfig+0x10a>
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	4a77      	ldr	r2, [pc, #476]	@ (80072d0 <DMA_SetConfig+0x230>)
 80070f2:	4293      	cmp	r3, r2
 80070f4:	d059      	beq.n	80071aa <DMA_SetConfig+0x10a>
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	4a76      	ldr	r2, [pc, #472]	@ (80072d4 <DMA_SetConfig+0x234>)
 80070fc:	4293      	cmp	r3, r2
 80070fe:	d054      	beq.n	80071aa <DMA_SetConfig+0x10a>
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	4a74      	ldr	r2, [pc, #464]	@ (80072d8 <DMA_SetConfig+0x238>)
 8007106:	4293      	cmp	r3, r2
 8007108:	d04f      	beq.n	80071aa <DMA_SetConfig+0x10a>
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	4a73      	ldr	r2, [pc, #460]	@ (80072dc <DMA_SetConfig+0x23c>)
 8007110:	4293      	cmp	r3, r2
 8007112:	d04a      	beq.n	80071aa <DMA_SetConfig+0x10a>
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	4a71      	ldr	r2, [pc, #452]	@ (80072e0 <DMA_SetConfig+0x240>)
 800711a:	4293      	cmp	r3, r2
 800711c:	d045      	beq.n	80071aa <DMA_SetConfig+0x10a>
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	4a70      	ldr	r2, [pc, #448]	@ (80072e4 <DMA_SetConfig+0x244>)
 8007124:	4293      	cmp	r3, r2
 8007126:	d040      	beq.n	80071aa <DMA_SetConfig+0x10a>
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	4a6e      	ldr	r2, [pc, #440]	@ (80072e8 <DMA_SetConfig+0x248>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d03b      	beq.n	80071aa <DMA_SetConfig+0x10a>
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	4a6d      	ldr	r2, [pc, #436]	@ (80072ec <DMA_SetConfig+0x24c>)
 8007138:	4293      	cmp	r3, r2
 800713a:	d036      	beq.n	80071aa <DMA_SetConfig+0x10a>
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	4a6b      	ldr	r2, [pc, #428]	@ (80072f0 <DMA_SetConfig+0x250>)
 8007142:	4293      	cmp	r3, r2
 8007144:	d031      	beq.n	80071aa <DMA_SetConfig+0x10a>
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	4a6a      	ldr	r2, [pc, #424]	@ (80072f4 <DMA_SetConfig+0x254>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d02c      	beq.n	80071aa <DMA_SetConfig+0x10a>
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	4a68      	ldr	r2, [pc, #416]	@ (80072f8 <DMA_SetConfig+0x258>)
 8007156:	4293      	cmp	r3, r2
 8007158:	d027      	beq.n	80071aa <DMA_SetConfig+0x10a>
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4a67      	ldr	r2, [pc, #412]	@ (80072fc <DMA_SetConfig+0x25c>)
 8007160:	4293      	cmp	r3, r2
 8007162:	d022      	beq.n	80071aa <DMA_SetConfig+0x10a>
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	4a65      	ldr	r2, [pc, #404]	@ (8007300 <DMA_SetConfig+0x260>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d01d      	beq.n	80071aa <DMA_SetConfig+0x10a>
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	4a64      	ldr	r2, [pc, #400]	@ (8007304 <DMA_SetConfig+0x264>)
 8007174:	4293      	cmp	r3, r2
 8007176:	d018      	beq.n	80071aa <DMA_SetConfig+0x10a>
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	4a62      	ldr	r2, [pc, #392]	@ (8007308 <DMA_SetConfig+0x268>)
 800717e:	4293      	cmp	r3, r2
 8007180:	d013      	beq.n	80071aa <DMA_SetConfig+0x10a>
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	4a61      	ldr	r2, [pc, #388]	@ (800730c <DMA_SetConfig+0x26c>)
 8007188:	4293      	cmp	r3, r2
 800718a:	d00e      	beq.n	80071aa <DMA_SetConfig+0x10a>
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4a5f      	ldr	r2, [pc, #380]	@ (8007310 <DMA_SetConfig+0x270>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d009      	beq.n	80071aa <DMA_SetConfig+0x10a>
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	4a5e      	ldr	r2, [pc, #376]	@ (8007314 <DMA_SetConfig+0x274>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d004      	beq.n	80071aa <DMA_SetConfig+0x10a>
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	4a5c      	ldr	r2, [pc, #368]	@ (8007318 <DMA_SetConfig+0x278>)
 80071a6:	4293      	cmp	r3, r2
 80071a8:	d101      	bne.n	80071ae <DMA_SetConfig+0x10e>
 80071aa:	2301      	movs	r3, #1
 80071ac:	e000      	b.n	80071b0 <DMA_SetConfig+0x110>
 80071ae:	2300      	movs	r3, #0
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d00d      	beq.n	80071d0 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071b8:	68fa      	ldr	r2, [r7, #12]
 80071ba:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80071bc:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d004      	beq.n	80071d0 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071ca:	68fa      	ldr	r2, [r7, #12]
 80071cc:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80071ce:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	4a39      	ldr	r2, [pc, #228]	@ (80072bc <DMA_SetConfig+0x21c>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d04a      	beq.n	8007270 <DMA_SetConfig+0x1d0>
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	4a38      	ldr	r2, [pc, #224]	@ (80072c0 <DMA_SetConfig+0x220>)
 80071e0:	4293      	cmp	r3, r2
 80071e2:	d045      	beq.n	8007270 <DMA_SetConfig+0x1d0>
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	4a36      	ldr	r2, [pc, #216]	@ (80072c4 <DMA_SetConfig+0x224>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d040      	beq.n	8007270 <DMA_SetConfig+0x1d0>
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	4a35      	ldr	r2, [pc, #212]	@ (80072c8 <DMA_SetConfig+0x228>)
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d03b      	beq.n	8007270 <DMA_SetConfig+0x1d0>
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4a33      	ldr	r2, [pc, #204]	@ (80072cc <DMA_SetConfig+0x22c>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d036      	beq.n	8007270 <DMA_SetConfig+0x1d0>
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4a32      	ldr	r2, [pc, #200]	@ (80072d0 <DMA_SetConfig+0x230>)
 8007208:	4293      	cmp	r3, r2
 800720a:	d031      	beq.n	8007270 <DMA_SetConfig+0x1d0>
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4a30      	ldr	r2, [pc, #192]	@ (80072d4 <DMA_SetConfig+0x234>)
 8007212:	4293      	cmp	r3, r2
 8007214:	d02c      	beq.n	8007270 <DMA_SetConfig+0x1d0>
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	4a2f      	ldr	r2, [pc, #188]	@ (80072d8 <DMA_SetConfig+0x238>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d027      	beq.n	8007270 <DMA_SetConfig+0x1d0>
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	4a2d      	ldr	r2, [pc, #180]	@ (80072dc <DMA_SetConfig+0x23c>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d022      	beq.n	8007270 <DMA_SetConfig+0x1d0>
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	4a2c      	ldr	r2, [pc, #176]	@ (80072e0 <DMA_SetConfig+0x240>)
 8007230:	4293      	cmp	r3, r2
 8007232:	d01d      	beq.n	8007270 <DMA_SetConfig+0x1d0>
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	4a2a      	ldr	r2, [pc, #168]	@ (80072e4 <DMA_SetConfig+0x244>)
 800723a:	4293      	cmp	r3, r2
 800723c:	d018      	beq.n	8007270 <DMA_SetConfig+0x1d0>
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	4a29      	ldr	r2, [pc, #164]	@ (80072e8 <DMA_SetConfig+0x248>)
 8007244:	4293      	cmp	r3, r2
 8007246:	d013      	beq.n	8007270 <DMA_SetConfig+0x1d0>
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	4a27      	ldr	r2, [pc, #156]	@ (80072ec <DMA_SetConfig+0x24c>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d00e      	beq.n	8007270 <DMA_SetConfig+0x1d0>
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	4a26      	ldr	r2, [pc, #152]	@ (80072f0 <DMA_SetConfig+0x250>)
 8007258:	4293      	cmp	r3, r2
 800725a:	d009      	beq.n	8007270 <DMA_SetConfig+0x1d0>
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	4a24      	ldr	r2, [pc, #144]	@ (80072f4 <DMA_SetConfig+0x254>)
 8007262:	4293      	cmp	r3, r2
 8007264:	d004      	beq.n	8007270 <DMA_SetConfig+0x1d0>
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	4a23      	ldr	r2, [pc, #140]	@ (80072f8 <DMA_SetConfig+0x258>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d101      	bne.n	8007274 <DMA_SetConfig+0x1d4>
 8007270:	2301      	movs	r3, #1
 8007272:	e000      	b.n	8007276 <DMA_SetConfig+0x1d6>
 8007274:	2300      	movs	r3, #0
 8007276:	2b00      	cmp	r3, #0
 8007278:	d059      	beq.n	800732e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800727e:	f003 031f 	and.w	r3, r3, #31
 8007282:	223f      	movs	r2, #63	@ 0x3f
 8007284:	409a      	lsls	r2, r3
 8007286:	697b      	ldr	r3, [r7, #20]
 8007288:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	681a      	ldr	r2, [r3, #0]
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007298:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	683a      	ldr	r2, [r7, #0]
 80072a0:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	689b      	ldr	r3, [r3, #8]
 80072a6:	2b40      	cmp	r3, #64	@ 0x40
 80072a8:	d138      	bne.n	800731c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	687a      	ldr	r2, [r7, #4]
 80072b0:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	68ba      	ldr	r2, [r7, #8]
 80072b8:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 80072ba:	e086      	b.n	80073ca <DMA_SetConfig+0x32a>
 80072bc:	40020010 	.word	0x40020010
 80072c0:	40020028 	.word	0x40020028
 80072c4:	40020040 	.word	0x40020040
 80072c8:	40020058 	.word	0x40020058
 80072cc:	40020070 	.word	0x40020070
 80072d0:	40020088 	.word	0x40020088
 80072d4:	400200a0 	.word	0x400200a0
 80072d8:	400200b8 	.word	0x400200b8
 80072dc:	40020410 	.word	0x40020410
 80072e0:	40020428 	.word	0x40020428
 80072e4:	40020440 	.word	0x40020440
 80072e8:	40020458 	.word	0x40020458
 80072ec:	40020470 	.word	0x40020470
 80072f0:	40020488 	.word	0x40020488
 80072f4:	400204a0 	.word	0x400204a0
 80072f8:	400204b8 	.word	0x400204b8
 80072fc:	58025408 	.word	0x58025408
 8007300:	5802541c 	.word	0x5802541c
 8007304:	58025430 	.word	0x58025430
 8007308:	58025444 	.word	0x58025444
 800730c:	58025458 	.word	0x58025458
 8007310:	5802546c 	.word	0x5802546c
 8007314:	58025480 	.word	0x58025480
 8007318:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	68ba      	ldr	r2, [r7, #8]
 8007322:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	687a      	ldr	r2, [r7, #4]
 800732a:	60da      	str	r2, [r3, #12]
}
 800732c:	e04d      	b.n	80073ca <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	4a29      	ldr	r2, [pc, #164]	@ (80073d8 <DMA_SetConfig+0x338>)
 8007334:	4293      	cmp	r3, r2
 8007336:	d022      	beq.n	800737e <DMA_SetConfig+0x2de>
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	4a27      	ldr	r2, [pc, #156]	@ (80073dc <DMA_SetConfig+0x33c>)
 800733e:	4293      	cmp	r3, r2
 8007340:	d01d      	beq.n	800737e <DMA_SetConfig+0x2de>
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	4a26      	ldr	r2, [pc, #152]	@ (80073e0 <DMA_SetConfig+0x340>)
 8007348:	4293      	cmp	r3, r2
 800734a:	d018      	beq.n	800737e <DMA_SetConfig+0x2de>
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	4a24      	ldr	r2, [pc, #144]	@ (80073e4 <DMA_SetConfig+0x344>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d013      	beq.n	800737e <DMA_SetConfig+0x2de>
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	4a23      	ldr	r2, [pc, #140]	@ (80073e8 <DMA_SetConfig+0x348>)
 800735c:	4293      	cmp	r3, r2
 800735e:	d00e      	beq.n	800737e <DMA_SetConfig+0x2de>
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	4a21      	ldr	r2, [pc, #132]	@ (80073ec <DMA_SetConfig+0x34c>)
 8007366:	4293      	cmp	r3, r2
 8007368:	d009      	beq.n	800737e <DMA_SetConfig+0x2de>
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	4a20      	ldr	r2, [pc, #128]	@ (80073f0 <DMA_SetConfig+0x350>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d004      	beq.n	800737e <DMA_SetConfig+0x2de>
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	4a1e      	ldr	r2, [pc, #120]	@ (80073f4 <DMA_SetConfig+0x354>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d101      	bne.n	8007382 <DMA_SetConfig+0x2e2>
 800737e:	2301      	movs	r3, #1
 8007380:	e000      	b.n	8007384 <DMA_SetConfig+0x2e4>
 8007382:	2300      	movs	r3, #0
 8007384:	2b00      	cmp	r3, #0
 8007386:	d020      	beq.n	80073ca <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800738c:	f003 031f 	and.w	r3, r3, #31
 8007390:	2201      	movs	r2, #1
 8007392:	409a      	lsls	r2, r3
 8007394:	693b      	ldr	r3, [r7, #16]
 8007396:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	683a      	ldr	r2, [r7, #0]
 800739e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	689b      	ldr	r3, [r3, #8]
 80073a4:	2b40      	cmp	r3, #64	@ 0x40
 80073a6:	d108      	bne.n	80073ba <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	687a      	ldr	r2, [r7, #4]
 80073ae:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	68ba      	ldr	r2, [r7, #8]
 80073b6:	60da      	str	r2, [r3, #12]
}
 80073b8:	e007      	b.n	80073ca <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	68ba      	ldr	r2, [r7, #8]
 80073c0:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	687a      	ldr	r2, [r7, #4]
 80073c8:	60da      	str	r2, [r3, #12]
}
 80073ca:	bf00      	nop
 80073cc:	371c      	adds	r7, #28
 80073ce:	46bd      	mov	sp, r7
 80073d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d4:	4770      	bx	lr
 80073d6:	bf00      	nop
 80073d8:	58025408 	.word	0x58025408
 80073dc:	5802541c 	.word	0x5802541c
 80073e0:	58025430 	.word	0x58025430
 80073e4:	58025444 	.word	0x58025444
 80073e8:	58025458 	.word	0x58025458
 80073ec:	5802546c 	.word	0x5802546c
 80073f0:	58025480 	.word	0x58025480
 80073f4:	58025494 	.word	0x58025494

080073f8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80073f8:	b480      	push	{r7}
 80073fa:	b085      	sub	sp, #20
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4a42      	ldr	r2, [pc, #264]	@ (8007510 <DMA_CalcBaseAndBitshift+0x118>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d04a      	beq.n	80074a0 <DMA_CalcBaseAndBitshift+0xa8>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4a41      	ldr	r2, [pc, #260]	@ (8007514 <DMA_CalcBaseAndBitshift+0x11c>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d045      	beq.n	80074a0 <DMA_CalcBaseAndBitshift+0xa8>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a3f      	ldr	r2, [pc, #252]	@ (8007518 <DMA_CalcBaseAndBitshift+0x120>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d040      	beq.n	80074a0 <DMA_CalcBaseAndBitshift+0xa8>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	4a3e      	ldr	r2, [pc, #248]	@ (800751c <DMA_CalcBaseAndBitshift+0x124>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d03b      	beq.n	80074a0 <DMA_CalcBaseAndBitshift+0xa8>
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	4a3c      	ldr	r2, [pc, #240]	@ (8007520 <DMA_CalcBaseAndBitshift+0x128>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d036      	beq.n	80074a0 <DMA_CalcBaseAndBitshift+0xa8>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	4a3b      	ldr	r2, [pc, #236]	@ (8007524 <DMA_CalcBaseAndBitshift+0x12c>)
 8007438:	4293      	cmp	r3, r2
 800743a:	d031      	beq.n	80074a0 <DMA_CalcBaseAndBitshift+0xa8>
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a39      	ldr	r2, [pc, #228]	@ (8007528 <DMA_CalcBaseAndBitshift+0x130>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d02c      	beq.n	80074a0 <DMA_CalcBaseAndBitshift+0xa8>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	4a38      	ldr	r2, [pc, #224]	@ (800752c <DMA_CalcBaseAndBitshift+0x134>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d027      	beq.n	80074a0 <DMA_CalcBaseAndBitshift+0xa8>
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4a36      	ldr	r2, [pc, #216]	@ (8007530 <DMA_CalcBaseAndBitshift+0x138>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d022      	beq.n	80074a0 <DMA_CalcBaseAndBitshift+0xa8>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4a35      	ldr	r2, [pc, #212]	@ (8007534 <DMA_CalcBaseAndBitshift+0x13c>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d01d      	beq.n	80074a0 <DMA_CalcBaseAndBitshift+0xa8>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	4a33      	ldr	r2, [pc, #204]	@ (8007538 <DMA_CalcBaseAndBitshift+0x140>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d018      	beq.n	80074a0 <DMA_CalcBaseAndBitshift+0xa8>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	4a32      	ldr	r2, [pc, #200]	@ (800753c <DMA_CalcBaseAndBitshift+0x144>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d013      	beq.n	80074a0 <DMA_CalcBaseAndBitshift+0xa8>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	4a30      	ldr	r2, [pc, #192]	@ (8007540 <DMA_CalcBaseAndBitshift+0x148>)
 800747e:	4293      	cmp	r3, r2
 8007480:	d00e      	beq.n	80074a0 <DMA_CalcBaseAndBitshift+0xa8>
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	4a2f      	ldr	r2, [pc, #188]	@ (8007544 <DMA_CalcBaseAndBitshift+0x14c>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d009      	beq.n	80074a0 <DMA_CalcBaseAndBitshift+0xa8>
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4a2d      	ldr	r2, [pc, #180]	@ (8007548 <DMA_CalcBaseAndBitshift+0x150>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d004      	beq.n	80074a0 <DMA_CalcBaseAndBitshift+0xa8>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	4a2c      	ldr	r2, [pc, #176]	@ (800754c <DMA_CalcBaseAndBitshift+0x154>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d101      	bne.n	80074a4 <DMA_CalcBaseAndBitshift+0xac>
 80074a0:	2301      	movs	r3, #1
 80074a2:	e000      	b.n	80074a6 <DMA_CalcBaseAndBitshift+0xae>
 80074a4:	2300      	movs	r3, #0
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d024      	beq.n	80074f4 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	b2db      	uxtb	r3, r3
 80074b0:	3b10      	subs	r3, #16
 80074b2:	4a27      	ldr	r2, [pc, #156]	@ (8007550 <DMA_CalcBaseAndBitshift+0x158>)
 80074b4:	fba2 2303 	umull	r2, r3, r2, r3
 80074b8:	091b      	lsrs	r3, r3, #4
 80074ba:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	f003 0307 	and.w	r3, r3, #7
 80074c2:	4a24      	ldr	r2, [pc, #144]	@ (8007554 <DMA_CalcBaseAndBitshift+0x15c>)
 80074c4:	5cd3      	ldrb	r3, [r2, r3]
 80074c6:	461a      	mov	r2, r3
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	2b03      	cmp	r3, #3
 80074d0:	d908      	bls.n	80074e4 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	461a      	mov	r2, r3
 80074d8:	4b1f      	ldr	r3, [pc, #124]	@ (8007558 <DMA_CalcBaseAndBitshift+0x160>)
 80074da:	4013      	ands	r3, r2
 80074dc:	1d1a      	adds	r2, r3, #4
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	659a      	str	r2, [r3, #88]	@ 0x58
 80074e2:	e00d      	b.n	8007500 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	461a      	mov	r2, r3
 80074ea:	4b1b      	ldr	r3, [pc, #108]	@ (8007558 <DMA_CalcBaseAndBitshift+0x160>)
 80074ec:	4013      	ands	r3, r2
 80074ee:	687a      	ldr	r2, [r7, #4]
 80074f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80074f2:	e005      	b.n	8007500 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8007504:	4618      	mov	r0, r3
 8007506:	3714      	adds	r7, #20
 8007508:	46bd      	mov	sp, r7
 800750a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750e:	4770      	bx	lr
 8007510:	40020010 	.word	0x40020010
 8007514:	40020028 	.word	0x40020028
 8007518:	40020040 	.word	0x40020040
 800751c:	40020058 	.word	0x40020058
 8007520:	40020070 	.word	0x40020070
 8007524:	40020088 	.word	0x40020088
 8007528:	400200a0 	.word	0x400200a0
 800752c:	400200b8 	.word	0x400200b8
 8007530:	40020410 	.word	0x40020410
 8007534:	40020428 	.word	0x40020428
 8007538:	40020440 	.word	0x40020440
 800753c:	40020458 	.word	0x40020458
 8007540:	40020470 	.word	0x40020470
 8007544:	40020488 	.word	0x40020488
 8007548:	400204a0 	.word	0x400204a0
 800754c:	400204b8 	.word	0x400204b8
 8007550:	aaaaaaab 	.word	0xaaaaaaab
 8007554:	08017618 	.word	0x08017618
 8007558:	fffffc00 	.word	0xfffffc00

0800755c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 800755c:	b480      	push	{r7}
 800755e:	b085      	sub	sp, #20
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007564:	2300      	movs	r3, #0
 8007566:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	699b      	ldr	r3, [r3, #24]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d120      	bne.n	80075b2 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007574:	2b03      	cmp	r3, #3
 8007576:	d858      	bhi.n	800762a <DMA_CheckFifoParam+0xce>
 8007578:	a201      	add	r2, pc, #4	@ (adr r2, 8007580 <DMA_CheckFifoParam+0x24>)
 800757a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800757e:	bf00      	nop
 8007580:	08007591 	.word	0x08007591
 8007584:	080075a3 	.word	0x080075a3
 8007588:	08007591 	.word	0x08007591
 800758c:	0800762b 	.word	0x0800762b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007594:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007598:	2b00      	cmp	r3, #0
 800759a:	d048      	beq.n	800762e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800759c:	2301      	movs	r3, #1
 800759e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80075a0:	e045      	b.n	800762e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075a6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80075aa:	d142      	bne.n	8007632 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80075ac:	2301      	movs	r3, #1
 80075ae:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80075b0:	e03f      	b.n	8007632 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	699b      	ldr	r3, [r3, #24]
 80075b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075ba:	d123      	bne.n	8007604 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075c0:	2b03      	cmp	r3, #3
 80075c2:	d838      	bhi.n	8007636 <DMA_CheckFifoParam+0xda>
 80075c4:	a201      	add	r2, pc, #4	@ (adr r2, 80075cc <DMA_CheckFifoParam+0x70>)
 80075c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075ca:	bf00      	nop
 80075cc:	080075dd 	.word	0x080075dd
 80075d0:	080075e3 	.word	0x080075e3
 80075d4:	080075dd 	.word	0x080075dd
 80075d8:	080075f5 	.word	0x080075f5
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80075dc:	2301      	movs	r3, #1
 80075de:	73fb      	strb	r3, [r7, #15]
        break;
 80075e0:	e030      	b.n	8007644 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075e6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d025      	beq.n	800763a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80075ee:	2301      	movs	r3, #1
 80075f0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80075f2:	e022      	b.n	800763a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075f8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80075fc:	d11f      	bne.n	800763e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80075fe:	2301      	movs	r3, #1
 8007600:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007602:	e01c      	b.n	800763e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007608:	2b02      	cmp	r3, #2
 800760a:	d902      	bls.n	8007612 <DMA_CheckFifoParam+0xb6>
 800760c:	2b03      	cmp	r3, #3
 800760e:	d003      	beq.n	8007618 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8007610:	e018      	b.n	8007644 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8007612:	2301      	movs	r3, #1
 8007614:	73fb      	strb	r3, [r7, #15]
        break;
 8007616:	e015      	b.n	8007644 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800761c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007620:	2b00      	cmp	r3, #0
 8007622:	d00e      	beq.n	8007642 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8007624:	2301      	movs	r3, #1
 8007626:	73fb      	strb	r3, [r7, #15]
    break;
 8007628:	e00b      	b.n	8007642 <DMA_CheckFifoParam+0xe6>
        break;
 800762a:	bf00      	nop
 800762c:	e00a      	b.n	8007644 <DMA_CheckFifoParam+0xe8>
        break;
 800762e:	bf00      	nop
 8007630:	e008      	b.n	8007644 <DMA_CheckFifoParam+0xe8>
        break;
 8007632:	bf00      	nop
 8007634:	e006      	b.n	8007644 <DMA_CheckFifoParam+0xe8>
        break;
 8007636:	bf00      	nop
 8007638:	e004      	b.n	8007644 <DMA_CheckFifoParam+0xe8>
        break;
 800763a:	bf00      	nop
 800763c:	e002      	b.n	8007644 <DMA_CheckFifoParam+0xe8>
        break;
 800763e:	bf00      	nop
 8007640:	e000      	b.n	8007644 <DMA_CheckFifoParam+0xe8>
    break;
 8007642:	bf00      	nop
    }
  }

  return status;
 8007644:	7bfb      	ldrb	r3, [r7, #15]
}
 8007646:	4618      	mov	r0, r3
 8007648:	3714      	adds	r7, #20
 800764a:	46bd      	mov	sp, r7
 800764c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007650:	4770      	bx	lr
 8007652:	bf00      	nop

08007654 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007654:	b480      	push	{r7}
 8007656:	b085      	sub	sp, #20
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	4a38      	ldr	r2, [pc, #224]	@ (8007748 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d022      	beq.n	80076b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a36      	ldr	r2, [pc, #216]	@ (800774c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d01d      	beq.n	80076b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	4a35      	ldr	r2, [pc, #212]	@ (8007750 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800767c:	4293      	cmp	r3, r2
 800767e:	d018      	beq.n	80076b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	4a33      	ldr	r2, [pc, #204]	@ (8007754 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8007686:	4293      	cmp	r3, r2
 8007688:	d013      	beq.n	80076b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	4a32      	ldr	r2, [pc, #200]	@ (8007758 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8007690:	4293      	cmp	r3, r2
 8007692:	d00e      	beq.n	80076b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	4a30      	ldr	r2, [pc, #192]	@ (800775c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800769a:	4293      	cmp	r3, r2
 800769c:	d009      	beq.n	80076b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	4a2f      	ldr	r2, [pc, #188]	@ (8007760 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d004      	beq.n	80076b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	4a2d      	ldr	r2, [pc, #180]	@ (8007764 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80076ae:	4293      	cmp	r3, r2
 80076b0:	d101      	bne.n	80076b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80076b2:	2301      	movs	r3, #1
 80076b4:	e000      	b.n	80076b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80076b6:	2300      	movs	r3, #0
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d01a      	beq.n	80076f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	b2db      	uxtb	r3, r3
 80076c2:	3b08      	subs	r3, #8
 80076c4:	4a28      	ldr	r2, [pc, #160]	@ (8007768 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80076c6:	fba2 2303 	umull	r2, r3, r2, r3
 80076ca:	091b      	lsrs	r3, r3, #4
 80076cc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80076ce:	68fa      	ldr	r2, [r7, #12]
 80076d0:	4b26      	ldr	r3, [pc, #152]	@ (800776c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80076d2:	4413      	add	r3, r2
 80076d4:	009b      	lsls	r3, r3, #2
 80076d6:	461a      	mov	r2, r3
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	4a24      	ldr	r2, [pc, #144]	@ (8007770 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80076e0:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	f003 031f 	and.w	r3, r3, #31
 80076e8:	2201      	movs	r2, #1
 80076ea:	409a      	lsls	r2, r3
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80076f0:	e024      	b.n	800773c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	b2db      	uxtb	r3, r3
 80076f8:	3b10      	subs	r3, #16
 80076fa:	4a1e      	ldr	r2, [pc, #120]	@ (8007774 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80076fc:	fba2 2303 	umull	r2, r3, r2, r3
 8007700:	091b      	lsrs	r3, r3, #4
 8007702:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	4a1c      	ldr	r2, [pc, #112]	@ (8007778 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8007708:	4293      	cmp	r3, r2
 800770a:	d806      	bhi.n	800771a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	4a1b      	ldr	r2, [pc, #108]	@ (800777c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8007710:	4293      	cmp	r3, r2
 8007712:	d902      	bls.n	800771a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	3308      	adds	r3, #8
 8007718:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800771a:	68fa      	ldr	r2, [r7, #12]
 800771c:	4b18      	ldr	r3, [pc, #96]	@ (8007780 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800771e:	4413      	add	r3, r2
 8007720:	009b      	lsls	r3, r3, #2
 8007722:	461a      	mov	r2, r3
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	4a16      	ldr	r2, [pc, #88]	@ (8007784 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800772c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	f003 031f 	and.w	r3, r3, #31
 8007734:	2201      	movs	r2, #1
 8007736:	409a      	lsls	r2, r3
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800773c:	bf00      	nop
 800773e:	3714      	adds	r7, #20
 8007740:	46bd      	mov	sp, r7
 8007742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007746:	4770      	bx	lr
 8007748:	58025408 	.word	0x58025408
 800774c:	5802541c 	.word	0x5802541c
 8007750:	58025430 	.word	0x58025430
 8007754:	58025444 	.word	0x58025444
 8007758:	58025458 	.word	0x58025458
 800775c:	5802546c 	.word	0x5802546c
 8007760:	58025480 	.word	0x58025480
 8007764:	58025494 	.word	0x58025494
 8007768:	cccccccd 	.word	0xcccccccd
 800776c:	16009600 	.word	0x16009600
 8007770:	58025880 	.word	0x58025880
 8007774:	aaaaaaab 	.word	0xaaaaaaab
 8007778:	400204b8 	.word	0x400204b8
 800777c:	4002040f 	.word	0x4002040f
 8007780:	10008200 	.word	0x10008200
 8007784:	40020880 	.word	0x40020880

08007788 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007788:	b480      	push	{r7}
 800778a:	b085      	sub	sp, #20
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	685b      	ldr	r3, [r3, #4]
 8007794:	b2db      	uxtb	r3, r3
 8007796:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d04a      	beq.n	8007834 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	2b08      	cmp	r3, #8
 80077a2:	d847      	bhi.n	8007834 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	4a25      	ldr	r2, [pc, #148]	@ (8007840 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d022      	beq.n	80077f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	4a24      	ldr	r2, [pc, #144]	@ (8007844 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80077b4:	4293      	cmp	r3, r2
 80077b6:	d01d      	beq.n	80077f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	4a22      	ldr	r2, [pc, #136]	@ (8007848 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80077be:	4293      	cmp	r3, r2
 80077c0:	d018      	beq.n	80077f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	4a21      	ldr	r2, [pc, #132]	@ (800784c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80077c8:	4293      	cmp	r3, r2
 80077ca:	d013      	beq.n	80077f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	4a1f      	ldr	r2, [pc, #124]	@ (8007850 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d00e      	beq.n	80077f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	4a1e      	ldr	r2, [pc, #120]	@ (8007854 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d009      	beq.n	80077f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	4a1c      	ldr	r2, [pc, #112]	@ (8007858 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80077e6:	4293      	cmp	r3, r2
 80077e8:	d004      	beq.n	80077f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	4a1b      	ldr	r2, [pc, #108]	@ (800785c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d101      	bne.n	80077f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80077f4:	2301      	movs	r3, #1
 80077f6:	e000      	b.n	80077fa <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80077f8:	2300      	movs	r3, #0
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d00a      	beq.n	8007814 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80077fe:	68fa      	ldr	r2, [r7, #12]
 8007800:	4b17      	ldr	r3, [pc, #92]	@ (8007860 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8007802:	4413      	add	r3, r2
 8007804:	009b      	lsls	r3, r3, #2
 8007806:	461a      	mov	r2, r3
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	4a15      	ldr	r2, [pc, #84]	@ (8007864 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8007810:	671a      	str	r2, [r3, #112]	@ 0x70
 8007812:	e009      	b.n	8007828 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007814:	68fa      	ldr	r2, [r7, #12]
 8007816:	4b14      	ldr	r3, [pc, #80]	@ (8007868 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8007818:	4413      	add	r3, r2
 800781a:	009b      	lsls	r3, r3, #2
 800781c:	461a      	mov	r2, r3
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	4a11      	ldr	r2, [pc, #68]	@ (800786c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8007826:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	3b01      	subs	r3, #1
 800782c:	2201      	movs	r2, #1
 800782e:	409a      	lsls	r2, r3
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8007834:	bf00      	nop
 8007836:	3714      	adds	r7, #20
 8007838:	46bd      	mov	sp, r7
 800783a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783e:	4770      	bx	lr
 8007840:	58025408 	.word	0x58025408
 8007844:	5802541c 	.word	0x5802541c
 8007848:	58025430 	.word	0x58025430
 800784c:	58025444 	.word	0x58025444
 8007850:	58025458 	.word	0x58025458
 8007854:	5802546c 	.word	0x5802546c
 8007858:	58025480 	.word	0x58025480
 800785c:	58025494 	.word	0x58025494
 8007860:	1600963f 	.word	0x1600963f
 8007864:	58025940 	.word	0x58025940
 8007868:	1000823f 	.word	0x1000823f
 800786c:	40020940 	.word	0x40020940

08007870 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8007870:	b480      	push	{r7}
 8007872:	b089      	sub	sp, #36	@ 0x24
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
 8007878:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800787a:	2300      	movs	r3, #0
 800787c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800787e:	4b89      	ldr	r3, [pc, #548]	@ (8007aa4 <HAL_GPIO_Init+0x234>)
 8007880:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007882:	e194      	b.n	8007bae <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	681a      	ldr	r2, [r3, #0]
 8007888:	2101      	movs	r1, #1
 800788a:	69fb      	ldr	r3, [r7, #28]
 800788c:	fa01 f303 	lsl.w	r3, r1, r3
 8007890:	4013      	ands	r3, r2
 8007892:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8007894:	693b      	ldr	r3, [r7, #16]
 8007896:	2b00      	cmp	r3, #0
 8007898:	f000 8186 	beq.w	8007ba8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	685b      	ldr	r3, [r3, #4]
 80078a0:	f003 0303 	and.w	r3, r3, #3
 80078a4:	2b01      	cmp	r3, #1
 80078a6:	d005      	beq.n	80078b4 <HAL_GPIO_Init+0x44>
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	685b      	ldr	r3, [r3, #4]
 80078ac:	f003 0303 	and.w	r3, r3, #3
 80078b0:	2b02      	cmp	r3, #2
 80078b2:	d130      	bne.n	8007916 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	689b      	ldr	r3, [r3, #8]
 80078b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80078ba:	69fb      	ldr	r3, [r7, #28]
 80078bc:	005b      	lsls	r3, r3, #1
 80078be:	2203      	movs	r2, #3
 80078c0:	fa02 f303 	lsl.w	r3, r2, r3
 80078c4:	43db      	mvns	r3, r3
 80078c6:	69ba      	ldr	r2, [r7, #24]
 80078c8:	4013      	ands	r3, r2
 80078ca:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	68da      	ldr	r2, [r3, #12]
 80078d0:	69fb      	ldr	r3, [r7, #28]
 80078d2:	005b      	lsls	r3, r3, #1
 80078d4:	fa02 f303 	lsl.w	r3, r2, r3
 80078d8:	69ba      	ldr	r2, [r7, #24]
 80078da:	4313      	orrs	r3, r2
 80078dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	69ba      	ldr	r2, [r7, #24]
 80078e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	685b      	ldr	r3, [r3, #4]
 80078e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80078ea:	2201      	movs	r2, #1
 80078ec:	69fb      	ldr	r3, [r7, #28]
 80078ee:	fa02 f303 	lsl.w	r3, r2, r3
 80078f2:	43db      	mvns	r3, r3
 80078f4:	69ba      	ldr	r2, [r7, #24]
 80078f6:	4013      	ands	r3, r2
 80078f8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	685b      	ldr	r3, [r3, #4]
 80078fe:	091b      	lsrs	r3, r3, #4
 8007900:	f003 0201 	and.w	r2, r3, #1
 8007904:	69fb      	ldr	r3, [r7, #28]
 8007906:	fa02 f303 	lsl.w	r3, r2, r3
 800790a:	69ba      	ldr	r2, [r7, #24]
 800790c:	4313      	orrs	r3, r2
 800790e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	69ba      	ldr	r2, [r7, #24]
 8007914:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	685b      	ldr	r3, [r3, #4]
 800791a:	f003 0303 	and.w	r3, r3, #3
 800791e:	2b03      	cmp	r3, #3
 8007920:	d017      	beq.n	8007952 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	68db      	ldr	r3, [r3, #12]
 8007926:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007928:	69fb      	ldr	r3, [r7, #28]
 800792a:	005b      	lsls	r3, r3, #1
 800792c:	2203      	movs	r2, #3
 800792e:	fa02 f303 	lsl.w	r3, r2, r3
 8007932:	43db      	mvns	r3, r3
 8007934:	69ba      	ldr	r2, [r7, #24]
 8007936:	4013      	ands	r3, r2
 8007938:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800793a:	683b      	ldr	r3, [r7, #0]
 800793c:	689a      	ldr	r2, [r3, #8]
 800793e:	69fb      	ldr	r3, [r7, #28]
 8007940:	005b      	lsls	r3, r3, #1
 8007942:	fa02 f303 	lsl.w	r3, r2, r3
 8007946:	69ba      	ldr	r2, [r7, #24]
 8007948:	4313      	orrs	r3, r2
 800794a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	69ba      	ldr	r2, [r7, #24]
 8007950:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	685b      	ldr	r3, [r3, #4]
 8007956:	f003 0303 	and.w	r3, r3, #3
 800795a:	2b02      	cmp	r3, #2
 800795c:	d123      	bne.n	80079a6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800795e:	69fb      	ldr	r3, [r7, #28]
 8007960:	08da      	lsrs	r2, r3, #3
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	3208      	adds	r2, #8
 8007966:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800796a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800796c:	69fb      	ldr	r3, [r7, #28]
 800796e:	f003 0307 	and.w	r3, r3, #7
 8007972:	009b      	lsls	r3, r3, #2
 8007974:	220f      	movs	r2, #15
 8007976:	fa02 f303 	lsl.w	r3, r2, r3
 800797a:	43db      	mvns	r3, r3
 800797c:	69ba      	ldr	r2, [r7, #24]
 800797e:	4013      	ands	r3, r2
 8007980:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	691a      	ldr	r2, [r3, #16]
 8007986:	69fb      	ldr	r3, [r7, #28]
 8007988:	f003 0307 	and.w	r3, r3, #7
 800798c:	009b      	lsls	r3, r3, #2
 800798e:	fa02 f303 	lsl.w	r3, r2, r3
 8007992:	69ba      	ldr	r2, [r7, #24]
 8007994:	4313      	orrs	r3, r2
 8007996:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007998:	69fb      	ldr	r3, [r7, #28]
 800799a:	08da      	lsrs	r2, r3, #3
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	3208      	adds	r2, #8
 80079a0:	69b9      	ldr	r1, [r7, #24]
 80079a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80079ac:	69fb      	ldr	r3, [r7, #28]
 80079ae:	005b      	lsls	r3, r3, #1
 80079b0:	2203      	movs	r2, #3
 80079b2:	fa02 f303 	lsl.w	r3, r2, r3
 80079b6:	43db      	mvns	r3, r3
 80079b8:	69ba      	ldr	r2, [r7, #24]
 80079ba:	4013      	ands	r3, r2
 80079bc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	685b      	ldr	r3, [r3, #4]
 80079c2:	f003 0203 	and.w	r2, r3, #3
 80079c6:	69fb      	ldr	r3, [r7, #28]
 80079c8:	005b      	lsls	r3, r3, #1
 80079ca:	fa02 f303 	lsl.w	r3, r2, r3
 80079ce:	69ba      	ldr	r2, [r7, #24]
 80079d0:	4313      	orrs	r3, r2
 80079d2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	69ba      	ldr	r2, [r7, #24]
 80079d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	685b      	ldr	r3, [r3, #4]
 80079de:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	f000 80e0 	beq.w	8007ba8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80079e8:	4b2f      	ldr	r3, [pc, #188]	@ (8007aa8 <HAL_GPIO_Init+0x238>)
 80079ea:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80079ee:	4a2e      	ldr	r2, [pc, #184]	@ (8007aa8 <HAL_GPIO_Init+0x238>)
 80079f0:	f043 0302 	orr.w	r3, r3, #2
 80079f4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80079f8:	4b2b      	ldr	r3, [pc, #172]	@ (8007aa8 <HAL_GPIO_Init+0x238>)
 80079fa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80079fe:	f003 0302 	and.w	r3, r3, #2
 8007a02:	60fb      	str	r3, [r7, #12]
 8007a04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007a06:	4a29      	ldr	r2, [pc, #164]	@ (8007aac <HAL_GPIO_Init+0x23c>)
 8007a08:	69fb      	ldr	r3, [r7, #28]
 8007a0a:	089b      	lsrs	r3, r3, #2
 8007a0c:	3302      	adds	r3, #2
 8007a0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007a12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007a14:	69fb      	ldr	r3, [r7, #28]
 8007a16:	f003 0303 	and.w	r3, r3, #3
 8007a1a:	009b      	lsls	r3, r3, #2
 8007a1c:	220f      	movs	r2, #15
 8007a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8007a22:	43db      	mvns	r3, r3
 8007a24:	69ba      	ldr	r2, [r7, #24]
 8007a26:	4013      	ands	r3, r2
 8007a28:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	4a20      	ldr	r2, [pc, #128]	@ (8007ab0 <HAL_GPIO_Init+0x240>)
 8007a2e:	4293      	cmp	r3, r2
 8007a30:	d052      	beq.n	8007ad8 <HAL_GPIO_Init+0x268>
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	4a1f      	ldr	r2, [pc, #124]	@ (8007ab4 <HAL_GPIO_Init+0x244>)
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d031      	beq.n	8007a9e <HAL_GPIO_Init+0x22e>
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	4a1e      	ldr	r2, [pc, #120]	@ (8007ab8 <HAL_GPIO_Init+0x248>)
 8007a3e:	4293      	cmp	r3, r2
 8007a40:	d02b      	beq.n	8007a9a <HAL_GPIO_Init+0x22a>
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	4a1d      	ldr	r2, [pc, #116]	@ (8007abc <HAL_GPIO_Init+0x24c>)
 8007a46:	4293      	cmp	r3, r2
 8007a48:	d025      	beq.n	8007a96 <HAL_GPIO_Init+0x226>
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	4a1c      	ldr	r2, [pc, #112]	@ (8007ac0 <HAL_GPIO_Init+0x250>)
 8007a4e:	4293      	cmp	r3, r2
 8007a50:	d01f      	beq.n	8007a92 <HAL_GPIO_Init+0x222>
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	4a1b      	ldr	r2, [pc, #108]	@ (8007ac4 <HAL_GPIO_Init+0x254>)
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d019      	beq.n	8007a8e <HAL_GPIO_Init+0x21e>
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	4a1a      	ldr	r2, [pc, #104]	@ (8007ac8 <HAL_GPIO_Init+0x258>)
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d013      	beq.n	8007a8a <HAL_GPIO_Init+0x21a>
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	4a19      	ldr	r2, [pc, #100]	@ (8007acc <HAL_GPIO_Init+0x25c>)
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d00d      	beq.n	8007a86 <HAL_GPIO_Init+0x216>
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	4a18      	ldr	r2, [pc, #96]	@ (8007ad0 <HAL_GPIO_Init+0x260>)
 8007a6e:	4293      	cmp	r3, r2
 8007a70:	d007      	beq.n	8007a82 <HAL_GPIO_Init+0x212>
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	4a17      	ldr	r2, [pc, #92]	@ (8007ad4 <HAL_GPIO_Init+0x264>)
 8007a76:	4293      	cmp	r3, r2
 8007a78:	d101      	bne.n	8007a7e <HAL_GPIO_Init+0x20e>
 8007a7a:	2309      	movs	r3, #9
 8007a7c:	e02d      	b.n	8007ada <HAL_GPIO_Init+0x26a>
 8007a7e:	230a      	movs	r3, #10
 8007a80:	e02b      	b.n	8007ada <HAL_GPIO_Init+0x26a>
 8007a82:	2308      	movs	r3, #8
 8007a84:	e029      	b.n	8007ada <HAL_GPIO_Init+0x26a>
 8007a86:	2307      	movs	r3, #7
 8007a88:	e027      	b.n	8007ada <HAL_GPIO_Init+0x26a>
 8007a8a:	2306      	movs	r3, #6
 8007a8c:	e025      	b.n	8007ada <HAL_GPIO_Init+0x26a>
 8007a8e:	2305      	movs	r3, #5
 8007a90:	e023      	b.n	8007ada <HAL_GPIO_Init+0x26a>
 8007a92:	2304      	movs	r3, #4
 8007a94:	e021      	b.n	8007ada <HAL_GPIO_Init+0x26a>
 8007a96:	2303      	movs	r3, #3
 8007a98:	e01f      	b.n	8007ada <HAL_GPIO_Init+0x26a>
 8007a9a:	2302      	movs	r3, #2
 8007a9c:	e01d      	b.n	8007ada <HAL_GPIO_Init+0x26a>
 8007a9e:	2301      	movs	r3, #1
 8007aa0:	e01b      	b.n	8007ada <HAL_GPIO_Init+0x26a>
 8007aa2:	bf00      	nop
 8007aa4:	58000080 	.word	0x58000080
 8007aa8:	58024400 	.word	0x58024400
 8007aac:	58000400 	.word	0x58000400
 8007ab0:	58020000 	.word	0x58020000
 8007ab4:	58020400 	.word	0x58020400
 8007ab8:	58020800 	.word	0x58020800
 8007abc:	58020c00 	.word	0x58020c00
 8007ac0:	58021000 	.word	0x58021000
 8007ac4:	58021400 	.word	0x58021400
 8007ac8:	58021800 	.word	0x58021800
 8007acc:	58021c00 	.word	0x58021c00
 8007ad0:	58022000 	.word	0x58022000
 8007ad4:	58022400 	.word	0x58022400
 8007ad8:	2300      	movs	r3, #0
 8007ada:	69fa      	ldr	r2, [r7, #28]
 8007adc:	f002 0203 	and.w	r2, r2, #3
 8007ae0:	0092      	lsls	r2, r2, #2
 8007ae2:	4093      	lsls	r3, r2
 8007ae4:	69ba      	ldr	r2, [r7, #24]
 8007ae6:	4313      	orrs	r3, r2
 8007ae8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007aea:	4938      	ldr	r1, [pc, #224]	@ (8007bcc <HAL_GPIO_Init+0x35c>)
 8007aec:	69fb      	ldr	r3, [r7, #28]
 8007aee:	089b      	lsrs	r3, r3, #2
 8007af0:	3302      	adds	r3, #2
 8007af2:	69ba      	ldr	r2, [r7, #24]
 8007af4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007af8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007b00:	693b      	ldr	r3, [r7, #16]
 8007b02:	43db      	mvns	r3, r3
 8007b04:	69ba      	ldr	r2, [r7, #24]
 8007b06:	4013      	ands	r3, r2
 8007b08:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	685b      	ldr	r3, [r3, #4]
 8007b0e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d003      	beq.n	8007b1e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8007b16:	69ba      	ldr	r2, [r7, #24]
 8007b18:	693b      	ldr	r3, [r7, #16]
 8007b1a:	4313      	orrs	r3, r2
 8007b1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8007b1e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007b22:	69bb      	ldr	r3, [r7, #24]
 8007b24:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8007b26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007b2a:	685b      	ldr	r3, [r3, #4]
 8007b2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007b2e:	693b      	ldr	r3, [r7, #16]
 8007b30:	43db      	mvns	r3, r3
 8007b32:	69ba      	ldr	r2, [r7, #24]
 8007b34:	4013      	ands	r3, r2
 8007b36:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	685b      	ldr	r3, [r3, #4]
 8007b3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d003      	beq.n	8007b4c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007b44:	69ba      	ldr	r2, [r7, #24]
 8007b46:	693b      	ldr	r3, [r7, #16]
 8007b48:	4313      	orrs	r3, r2
 8007b4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007b4c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007b50:	69bb      	ldr	r3, [r7, #24]
 8007b52:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007b54:	697b      	ldr	r3, [r7, #20]
 8007b56:	685b      	ldr	r3, [r3, #4]
 8007b58:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007b5a:	693b      	ldr	r3, [r7, #16]
 8007b5c:	43db      	mvns	r3, r3
 8007b5e:	69ba      	ldr	r2, [r7, #24]
 8007b60:	4013      	ands	r3, r2
 8007b62:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	685b      	ldr	r3, [r3, #4]
 8007b68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d003      	beq.n	8007b78 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8007b70:	69ba      	ldr	r2, [r7, #24]
 8007b72:	693b      	ldr	r3, [r7, #16]
 8007b74:	4313      	orrs	r3, r2
 8007b76:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8007b78:	697b      	ldr	r3, [r7, #20]
 8007b7a:	69ba      	ldr	r2, [r7, #24]
 8007b7c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8007b7e:	697b      	ldr	r3, [r7, #20]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007b84:	693b      	ldr	r3, [r7, #16]
 8007b86:	43db      	mvns	r3, r3
 8007b88:	69ba      	ldr	r2, [r7, #24]
 8007b8a:	4013      	ands	r3, r2
 8007b8c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007b8e:	683b      	ldr	r3, [r7, #0]
 8007b90:	685b      	ldr	r3, [r3, #4]
 8007b92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d003      	beq.n	8007ba2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8007b9a:	69ba      	ldr	r2, [r7, #24]
 8007b9c:	693b      	ldr	r3, [r7, #16]
 8007b9e:	4313      	orrs	r3, r2
 8007ba0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8007ba2:	697b      	ldr	r3, [r7, #20]
 8007ba4:	69ba      	ldr	r2, [r7, #24]
 8007ba6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8007ba8:	69fb      	ldr	r3, [r7, #28]
 8007baa:	3301      	adds	r3, #1
 8007bac:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	681a      	ldr	r2, [r3, #0]
 8007bb2:	69fb      	ldr	r3, [r7, #28]
 8007bb4:	fa22 f303 	lsr.w	r3, r2, r3
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	f47f ae63 	bne.w	8007884 <HAL_GPIO_Init+0x14>
  }
}
 8007bbe:	bf00      	nop
 8007bc0:	bf00      	nop
 8007bc2:	3724      	adds	r7, #36	@ 0x24
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bca:	4770      	bx	lr
 8007bcc:	58000400 	.word	0x58000400

08007bd0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b083      	sub	sp, #12
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
 8007bd8:	460b      	mov	r3, r1
 8007bda:	807b      	strh	r3, [r7, #2]
 8007bdc:	4613      	mov	r3, r2
 8007bde:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007be0:	787b      	ldrb	r3, [r7, #1]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d003      	beq.n	8007bee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007be6:	887a      	ldrh	r2, [r7, #2]
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8007bec:	e003      	b.n	8007bf6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8007bee:	887b      	ldrh	r3, [r7, #2]
 8007bf0:	041a      	lsls	r2, r3, #16
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	619a      	str	r2, [r3, #24]
}
 8007bf6:	bf00      	nop
 8007bf8:	370c      	adds	r7, #12
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c00:	4770      	bx	lr

08007c02 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007c02:	b480      	push	{r7}
 8007c04:	b085      	sub	sp, #20
 8007c06:	af00      	add	r7, sp, #0
 8007c08:	6078      	str	r0, [r7, #4]
 8007c0a:	460b      	mov	r3, r1
 8007c0c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	695b      	ldr	r3, [r3, #20]
 8007c12:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007c14:	887a      	ldrh	r2, [r7, #2]
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	4013      	ands	r3, r2
 8007c1a:	041a      	lsls	r2, r3, #16
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	43d9      	mvns	r1, r3
 8007c20:	887b      	ldrh	r3, [r7, #2]
 8007c22:	400b      	ands	r3, r1
 8007c24:	431a      	orrs	r2, r3
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	619a      	str	r2, [r3, #24]
}
 8007c2a:	bf00      	nop
 8007c2c:	3714      	adds	r7, #20
 8007c2e:	46bd      	mov	sp, r7
 8007c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c34:	4770      	bx	lr

08007c36 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8007c36:	b580      	push	{r7, lr}
 8007c38:	b084      	sub	sp, #16
 8007c3a:	af02      	add	r7, sp, #8
 8007c3c:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d101      	bne.n	8007c48 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8007c44:	2301      	movs	r3, #1
 8007c46:	e04f      	b.n	8007ce8 <HAL_HCD_Init+0xb2>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8007c4e:	b2db      	uxtb	r3, r3
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d106      	bne.n	8007c62 <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2200      	movs	r2, #0
 8007c58:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8007c5c:	6878      	ldr	r0, [r7, #4]
 8007c5e:	f7fc fb4d 	bl	80042fc <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2203      	movs	r2, #3
 8007c66:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	4618      	mov	r0, r3
 8007c70:	f009 fddf 	bl	8011832 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	6818      	ldr	r0, [r3, #0]
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	7c1a      	ldrb	r2, [r3, #16]
 8007c7c:	f88d 2000 	strb.w	r2, [sp]
 8007c80:	3304      	adds	r3, #4
 8007c82:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007c84:	f009 fcb0 	bl	80115e8 <USB_CoreInit>
 8007c88:	4603      	mov	r3, r0
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d005      	beq.n	8007c9a <HAL_HCD_Init+0x64>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2202      	movs	r2, #2
 8007c92:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8007c96:	2301      	movs	r3, #1
 8007c98:	e026      	b.n	8007ce8 <HAL_HCD_Init+0xb2>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	2101      	movs	r1, #1
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	f009 fdd7 	bl	8011854 <USB_SetCurrentMode>
 8007ca6:	4603      	mov	r3, r0
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d005      	beq.n	8007cb8 <HAL_HCD_Init+0x82>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2202      	movs	r2, #2
 8007cb0:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8007cb4:	2301      	movs	r3, #1
 8007cb6:	e017      	b.n	8007ce8 <HAL_HCD_Init+0xb2>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6818      	ldr	r0, [r3, #0]
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	7c1a      	ldrb	r2, [r3, #16]
 8007cc0:	f88d 2000 	strb.w	r2, [sp]
 8007cc4:	3304      	adds	r3, #4
 8007cc6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007cc8:	f00b f806 	bl	8012cd8 <USB_HostInit>
 8007ccc:	4603      	mov	r3, r0
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d005      	beq.n	8007cde <HAL_HCD_Init+0xa8>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2202      	movs	r2, #2
 8007cd6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8007cda:	2301      	movs	r3, #1
 8007cdc:	e004      	b.n	8007ce8 <HAL_HCD_Init+0xb2>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2201      	movs	r2, #1
 8007ce2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8007ce6:	2300      	movs	r3, #0
}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	3708      	adds	r7, #8
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bd80      	pop	{r7, pc}

08007cf0 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007cf0:	b590      	push	{r4, r7, lr}
 8007cf2:	b08b      	sub	sp, #44	@ 0x2c
 8007cf4:	af04      	add	r7, sp, #16
 8007cf6:	6078      	str	r0, [r7, #4]
 8007cf8:	4608      	mov	r0, r1
 8007cfa:	4611      	mov	r1, r2
 8007cfc:	461a      	mov	r2, r3
 8007cfe:	4603      	mov	r3, r0
 8007d00:	70fb      	strb	r3, [r7, #3]
 8007d02:	460b      	mov	r3, r1
 8007d04:	70bb      	strb	r3, [r7, #2]
 8007d06:	4613      	mov	r3, r2
 8007d08:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8007d0a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007d0c:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8007d14:	2b01      	cmp	r3, #1
 8007d16:	d101      	bne.n	8007d1c <HAL_HCD_HC_Init+0x2c>
 8007d18:	2302      	movs	r3, #2
 8007d1a:	e09d      	b.n	8007e58 <HAL_HCD_HC_Init+0x168>
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2201      	movs	r2, #1
 8007d20:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8007d24:	78fa      	ldrb	r2, [r7, #3]
 8007d26:	6879      	ldr	r1, [r7, #4]
 8007d28:	4613      	mov	r3, r2
 8007d2a:	011b      	lsls	r3, r3, #4
 8007d2c:	1a9b      	subs	r3, r3, r2
 8007d2e:	009b      	lsls	r3, r3, #2
 8007d30:	440b      	add	r3, r1
 8007d32:	3319      	adds	r3, #25
 8007d34:	2200      	movs	r2, #0
 8007d36:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8007d38:	78fa      	ldrb	r2, [r7, #3]
 8007d3a:	6879      	ldr	r1, [r7, #4]
 8007d3c:	4613      	mov	r3, r2
 8007d3e:	011b      	lsls	r3, r3, #4
 8007d40:	1a9b      	subs	r3, r3, r2
 8007d42:	009b      	lsls	r3, r3, #2
 8007d44:	440b      	add	r3, r1
 8007d46:	3314      	adds	r3, #20
 8007d48:	787a      	ldrb	r2, [r7, #1]
 8007d4a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8007d4c:	78fa      	ldrb	r2, [r7, #3]
 8007d4e:	6879      	ldr	r1, [r7, #4]
 8007d50:	4613      	mov	r3, r2
 8007d52:	011b      	lsls	r3, r3, #4
 8007d54:	1a9b      	subs	r3, r3, r2
 8007d56:	009b      	lsls	r3, r3, #2
 8007d58:	440b      	add	r3, r1
 8007d5a:	3315      	adds	r3, #21
 8007d5c:	78fa      	ldrb	r2, [r7, #3]
 8007d5e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8007d60:	78fa      	ldrb	r2, [r7, #3]
 8007d62:	6879      	ldr	r1, [r7, #4]
 8007d64:	4613      	mov	r3, r2
 8007d66:	011b      	lsls	r3, r3, #4
 8007d68:	1a9b      	subs	r3, r3, r2
 8007d6a:	009b      	lsls	r3, r3, #2
 8007d6c:	440b      	add	r3, r1
 8007d6e:	3326      	adds	r3, #38	@ 0x26
 8007d70:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8007d74:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8007d76:	78fa      	ldrb	r2, [r7, #3]
 8007d78:	78bb      	ldrb	r3, [r7, #2]
 8007d7a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d7e:	b2d8      	uxtb	r0, r3
 8007d80:	6879      	ldr	r1, [r7, #4]
 8007d82:	4613      	mov	r3, r2
 8007d84:	011b      	lsls	r3, r3, #4
 8007d86:	1a9b      	subs	r3, r3, r2
 8007d88:	009b      	lsls	r3, r3, #2
 8007d8a:	440b      	add	r3, r1
 8007d8c:	3316      	adds	r3, #22
 8007d8e:	4602      	mov	r2, r0
 8007d90:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8007d92:	78fb      	ldrb	r3, [r7, #3]
 8007d94:	4619      	mov	r1, r3
 8007d96:	6878      	ldr	r0, [r7, #4]
 8007d98:	f000 fbc8 	bl	800852c <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8007d9c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	da0a      	bge.n	8007dba <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8007da4:	78fa      	ldrb	r2, [r7, #3]
 8007da6:	6879      	ldr	r1, [r7, #4]
 8007da8:	4613      	mov	r3, r2
 8007daa:	011b      	lsls	r3, r3, #4
 8007dac:	1a9b      	subs	r3, r3, r2
 8007dae:	009b      	lsls	r3, r3, #2
 8007db0:	440b      	add	r3, r1
 8007db2:	3317      	adds	r3, #23
 8007db4:	2201      	movs	r2, #1
 8007db6:	701a      	strb	r2, [r3, #0]
 8007db8:	e009      	b.n	8007dce <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8007dba:	78fa      	ldrb	r2, [r7, #3]
 8007dbc:	6879      	ldr	r1, [r7, #4]
 8007dbe:	4613      	mov	r3, r2
 8007dc0:	011b      	lsls	r3, r3, #4
 8007dc2:	1a9b      	subs	r3, r3, r2
 8007dc4:	009b      	lsls	r3, r3, #2
 8007dc6:	440b      	add	r3, r1
 8007dc8:	3317      	adds	r3, #23
 8007dca:	2200      	movs	r2, #0
 8007dcc:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	f00b f8ca 	bl	8012f6c <USB_GetHostSpeed>
 8007dd8:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8007dda:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007dde:	2b01      	cmp	r3, #1
 8007de0:	d10b      	bne.n	8007dfa <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8007de2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007de6:	2b01      	cmp	r3, #1
 8007de8:	d107      	bne.n	8007dfa <HAL_HCD_HC_Init+0x10a>
 8007dea:	693b      	ldr	r3, [r7, #16]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d104      	bne.n	8007dfa <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8007df0:	697b      	ldr	r3, [r7, #20]
 8007df2:	2bbc      	cmp	r3, #188	@ 0xbc
 8007df4:	d901      	bls.n	8007dfa <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8007df6:	23bc      	movs	r3, #188	@ 0xbc
 8007df8:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8007dfa:	78fa      	ldrb	r2, [r7, #3]
 8007dfc:	6879      	ldr	r1, [r7, #4]
 8007dfe:	4613      	mov	r3, r2
 8007e00:	011b      	lsls	r3, r3, #4
 8007e02:	1a9b      	subs	r3, r3, r2
 8007e04:	009b      	lsls	r3, r3, #2
 8007e06:	440b      	add	r3, r1
 8007e08:	3318      	adds	r3, #24
 8007e0a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8007e0e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8007e10:	78fa      	ldrb	r2, [r7, #3]
 8007e12:	697b      	ldr	r3, [r7, #20]
 8007e14:	b298      	uxth	r0, r3
 8007e16:	6879      	ldr	r1, [r7, #4]
 8007e18:	4613      	mov	r3, r2
 8007e1a:	011b      	lsls	r3, r3, #4
 8007e1c:	1a9b      	subs	r3, r3, r2
 8007e1e:	009b      	lsls	r3, r3, #2
 8007e20:	440b      	add	r3, r1
 8007e22:	3328      	adds	r3, #40	@ 0x28
 8007e24:	4602      	mov	r2, r0
 8007e26:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	6818      	ldr	r0, [r3, #0]
 8007e2c:	697b      	ldr	r3, [r7, #20]
 8007e2e:	b29b      	uxth	r3, r3
 8007e30:	787c      	ldrb	r4, [r7, #1]
 8007e32:	78ba      	ldrb	r2, [r7, #2]
 8007e34:	78f9      	ldrb	r1, [r7, #3]
 8007e36:	9302      	str	r3, [sp, #8]
 8007e38:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007e3c:	9301      	str	r3, [sp, #4]
 8007e3e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007e42:	9300      	str	r3, [sp, #0]
 8007e44:	4623      	mov	r3, r4
 8007e46:	f00b f8b9 	bl	8012fbc <USB_HC_Init>
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2200      	movs	r2, #0
 8007e52:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8007e56:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e58:	4618      	mov	r0, r3
 8007e5a:	371c      	adds	r7, #28
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	bd90      	pop	{r4, r7, pc}

08007e60 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b084      	sub	sp, #16
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
 8007e68:	460b      	mov	r3, r1
 8007e6a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8007e76:	2b01      	cmp	r3, #1
 8007e78:	d101      	bne.n	8007e7e <HAL_HCD_HC_Halt+0x1e>
 8007e7a:	2302      	movs	r3, #2
 8007e7c:	e00f      	b.n	8007e9e <HAL_HCD_HC_Halt+0x3e>
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2201      	movs	r2, #1
 8007e82:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	78fa      	ldrb	r2, [r7, #3]
 8007e8c:	4611      	mov	r1, r2
 8007e8e:	4618      	mov	r0, r3
 8007e90:	f00b fc39 	bl	8013706 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	2200      	movs	r2, #0
 8007e98:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8007e9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	3710      	adds	r7, #16
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	bd80      	pop	{r7, pc}
	...

08007ea8 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b082      	sub	sp, #8
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
 8007eb0:	4608      	mov	r0, r1
 8007eb2:	4611      	mov	r1, r2
 8007eb4:	461a      	mov	r2, r3
 8007eb6:	4603      	mov	r3, r0
 8007eb8:	70fb      	strb	r3, [r7, #3]
 8007eba:	460b      	mov	r3, r1
 8007ebc:	70bb      	strb	r3, [r7, #2]
 8007ebe:	4613      	mov	r3, r2
 8007ec0:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8007ec2:	78fa      	ldrb	r2, [r7, #3]
 8007ec4:	6879      	ldr	r1, [r7, #4]
 8007ec6:	4613      	mov	r3, r2
 8007ec8:	011b      	lsls	r3, r3, #4
 8007eca:	1a9b      	subs	r3, r3, r2
 8007ecc:	009b      	lsls	r3, r3, #2
 8007ece:	440b      	add	r3, r1
 8007ed0:	3317      	adds	r3, #23
 8007ed2:	78ba      	ldrb	r2, [r7, #2]
 8007ed4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8007ed6:	78fa      	ldrb	r2, [r7, #3]
 8007ed8:	6879      	ldr	r1, [r7, #4]
 8007eda:	4613      	mov	r3, r2
 8007edc:	011b      	lsls	r3, r3, #4
 8007ede:	1a9b      	subs	r3, r3, r2
 8007ee0:	009b      	lsls	r3, r3, #2
 8007ee2:	440b      	add	r3, r1
 8007ee4:	3326      	adds	r3, #38	@ 0x26
 8007ee6:	787a      	ldrb	r2, [r7, #1]
 8007ee8:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8007eea:	7c3b      	ldrb	r3, [r7, #16]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d114      	bne.n	8007f1a <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8007ef0:	78fa      	ldrb	r2, [r7, #3]
 8007ef2:	6879      	ldr	r1, [r7, #4]
 8007ef4:	4613      	mov	r3, r2
 8007ef6:	011b      	lsls	r3, r3, #4
 8007ef8:	1a9b      	subs	r3, r3, r2
 8007efa:	009b      	lsls	r3, r3, #2
 8007efc:	440b      	add	r3, r1
 8007efe:	332a      	adds	r3, #42	@ 0x2a
 8007f00:	2203      	movs	r2, #3
 8007f02:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8007f04:	78fa      	ldrb	r2, [r7, #3]
 8007f06:	6879      	ldr	r1, [r7, #4]
 8007f08:	4613      	mov	r3, r2
 8007f0a:	011b      	lsls	r3, r3, #4
 8007f0c:	1a9b      	subs	r3, r3, r2
 8007f0e:	009b      	lsls	r3, r3, #2
 8007f10:	440b      	add	r3, r1
 8007f12:	3319      	adds	r3, #25
 8007f14:	7f3a      	ldrb	r2, [r7, #28]
 8007f16:	701a      	strb	r2, [r3, #0]
 8007f18:	e009      	b.n	8007f2e <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007f1a:	78fa      	ldrb	r2, [r7, #3]
 8007f1c:	6879      	ldr	r1, [r7, #4]
 8007f1e:	4613      	mov	r3, r2
 8007f20:	011b      	lsls	r3, r3, #4
 8007f22:	1a9b      	subs	r3, r3, r2
 8007f24:	009b      	lsls	r3, r3, #2
 8007f26:	440b      	add	r3, r1
 8007f28:	332a      	adds	r3, #42	@ 0x2a
 8007f2a:	2202      	movs	r2, #2
 8007f2c:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8007f2e:	787b      	ldrb	r3, [r7, #1]
 8007f30:	2b03      	cmp	r3, #3
 8007f32:	f200 8102 	bhi.w	800813a <HAL_HCD_HC_SubmitRequest+0x292>
 8007f36:	a201      	add	r2, pc, #4	@ (adr r2, 8007f3c <HAL_HCD_HC_SubmitRequest+0x94>)
 8007f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f3c:	08007f4d 	.word	0x08007f4d
 8007f40:	08008125 	.word	0x08008125
 8007f44:	08008011 	.word	0x08008011
 8007f48:	0800809b 	.word	0x0800809b
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8007f4c:	7c3b      	ldrb	r3, [r7, #16]
 8007f4e:	2b01      	cmp	r3, #1
 8007f50:	f040 80f5 	bne.w	800813e <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8007f54:	78bb      	ldrb	r3, [r7, #2]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d12d      	bne.n	8007fb6 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8007f5a:	8b3b      	ldrh	r3, [r7, #24]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d109      	bne.n	8007f74 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8007f60:	78fa      	ldrb	r2, [r7, #3]
 8007f62:	6879      	ldr	r1, [r7, #4]
 8007f64:	4613      	mov	r3, r2
 8007f66:	011b      	lsls	r3, r3, #4
 8007f68:	1a9b      	subs	r3, r3, r2
 8007f6a:	009b      	lsls	r3, r3, #2
 8007f6c:	440b      	add	r3, r1
 8007f6e:	333d      	adds	r3, #61	@ 0x3d
 8007f70:	2201      	movs	r2, #1
 8007f72:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8007f74:	78fa      	ldrb	r2, [r7, #3]
 8007f76:	6879      	ldr	r1, [r7, #4]
 8007f78:	4613      	mov	r3, r2
 8007f7a:	011b      	lsls	r3, r3, #4
 8007f7c:	1a9b      	subs	r3, r3, r2
 8007f7e:	009b      	lsls	r3, r3, #2
 8007f80:	440b      	add	r3, r1
 8007f82:	333d      	adds	r3, #61	@ 0x3d
 8007f84:	781b      	ldrb	r3, [r3, #0]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d10a      	bne.n	8007fa0 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007f8a:	78fa      	ldrb	r2, [r7, #3]
 8007f8c:	6879      	ldr	r1, [r7, #4]
 8007f8e:	4613      	mov	r3, r2
 8007f90:	011b      	lsls	r3, r3, #4
 8007f92:	1a9b      	subs	r3, r3, r2
 8007f94:	009b      	lsls	r3, r3, #2
 8007f96:	440b      	add	r3, r1
 8007f98:	332a      	adds	r3, #42	@ 0x2a
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8007f9e:	e0ce      	b.n	800813e <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007fa0:	78fa      	ldrb	r2, [r7, #3]
 8007fa2:	6879      	ldr	r1, [r7, #4]
 8007fa4:	4613      	mov	r3, r2
 8007fa6:	011b      	lsls	r3, r3, #4
 8007fa8:	1a9b      	subs	r3, r3, r2
 8007faa:	009b      	lsls	r3, r3, #2
 8007fac:	440b      	add	r3, r1
 8007fae:	332a      	adds	r3, #42	@ 0x2a
 8007fb0:	2202      	movs	r2, #2
 8007fb2:	701a      	strb	r2, [r3, #0]
      break;
 8007fb4:	e0c3      	b.n	800813e <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8007fb6:	78fa      	ldrb	r2, [r7, #3]
 8007fb8:	6879      	ldr	r1, [r7, #4]
 8007fba:	4613      	mov	r3, r2
 8007fbc:	011b      	lsls	r3, r3, #4
 8007fbe:	1a9b      	subs	r3, r3, r2
 8007fc0:	009b      	lsls	r3, r3, #2
 8007fc2:	440b      	add	r3, r1
 8007fc4:	331a      	adds	r3, #26
 8007fc6:	781b      	ldrb	r3, [r3, #0]
 8007fc8:	2b01      	cmp	r3, #1
 8007fca:	f040 80b8 	bne.w	800813e <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8007fce:	78fa      	ldrb	r2, [r7, #3]
 8007fd0:	6879      	ldr	r1, [r7, #4]
 8007fd2:	4613      	mov	r3, r2
 8007fd4:	011b      	lsls	r3, r3, #4
 8007fd6:	1a9b      	subs	r3, r3, r2
 8007fd8:	009b      	lsls	r3, r3, #2
 8007fda:	440b      	add	r3, r1
 8007fdc:	333c      	adds	r3, #60	@ 0x3c
 8007fde:	781b      	ldrb	r3, [r3, #0]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d10a      	bne.n	8007ffa <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007fe4:	78fa      	ldrb	r2, [r7, #3]
 8007fe6:	6879      	ldr	r1, [r7, #4]
 8007fe8:	4613      	mov	r3, r2
 8007fea:	011b      	lsls	r3, r3, #4
 8007fec:	1a9b      	subs	r3, r3, r2
 8007fee:	009b      	lsls	r3, r3, #2
 8007ff0:	440b      	add	r3, r1
 8007ff2:	332a      	adds	r3, #42	@ 0x2a
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	701a      	strb	r2, [r3, #0]
      break;
 8007ff8:	e0a1      	b.n	800813e <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007ffa:	78fa      	ldrb	r2, [r7, #3]
 8007ffc:	6879      	ldr	r1, [r7, #4]
 8007ffe:	4613      	mov	r3, r2
 8008000:	011b      	lsls	r3, r3, #4
 8008002:	1a9b      	subs	r3, r3, r2
 8008004:	009b      	lsls	r3, r3, #2
 8008006:	440b      	add	r3, r1
 8008008:	332a      	adds	r3, #42	@ 0x2a
 800800a:	2202      	movs	r2, #2
 800800c:	701a      	strb	r2, [r3, #0]
      break;
 800800e:	e096      	b.n	800813e <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8008010:	78bb      	ldrb	r3, [r7, #2]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d120      	bne.n	8008058 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8008016:	78fa      	ldrb	r2, [r7, #3]
 8008018:	6879      	ldr	r1, [r7, #4]
 800801a:	4613      	mov	r3, r2
 800801c:	011b      	lsls	r3, r3, #4
 800801e:	1a9b      	subs	r3, r3, r2
 8008020:	009b      	lsls	r3, r3, #2
 8008022:	440b      	add	r3, r1
 8008024:	333d      	adds	r3, #61	@ 0x3d
 8008026:	781b      	ldrb	r3, [r3, #0]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d10a      	bne.n	8008042 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800802c:	78fa      	ldrb	r2, [r7, #3]
 800802e:	6879      	ldr	r1, [r7, #4]
 8008030:	4613      	mov	r3, r2
 8008032:	011b      	lsls	r3, r3, #4
 8008034:	1a9b      	subs	r3, r3, r2
 8008036:	009b      	lsls	r3, r3, #2
 8008038:	440b      	add	r3, r1
 800803a:	332a      	adds	r3, #42	@ 0x2a
 800803c:	2200      	movs	r2, #0
 800803e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8008040:	e07e      	b.n	8008140 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8008042:	78fa      	ldrb	r2, [r7, #3]
 8008044:	6879      	ldr	r1, [r7, #4]
 8008046:	4613      	mov	r3, r2
 8008048:	011b      	lsls	r3, r3, #4
 800804a:	1a9b      	subs	r3, r3, r2
 800804c:	009b      	lsls	r3, r3, #2
 800804e:	440b      	add	r3, r1
 8008050:	332a      	adds	r3, #42	@ 0x2a
 8008052:	2202      	movs	r2, #2
 8008054:	701a      	strb	r2, [r3, #0]
      break;
 8008056:	e073      	b.n	8008140 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8008058:	78fa      	ldrb	r2, [r7, #3]
 800805a:	6879      	ldr	r1, [r7, #4]
 800805c:	4613      	mov	r3, r2
 800805e:	011b      	lsls	r3, r3, #4
 8008060:	1a9b      	subs	r3, r3, r2
 8008062:	009b      	lsls	r3, r3, #2
 8008064:	440b      	add	r3, r1
 8008066:	333c      	adds	r3, #60	@ 0x3c
 8008068:	781b      	ldrb	r3, [r3, #0]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d10a      	bne.n	8008084 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800806e:	78fa      	ldrb	r2, [r7, #3]
 8008070:	6879      	ldr	r1, [r7, #4]
 8008072:	4613      	mov	r3, r2
 8008074:	011b      	lsls	r3, r3, #4
 8008076:	1a9b      	subs	r3, r3, r2
 8008078:	009b      	lsls	r3, r3, #2
 800807a:	440b      	add	r3, r1
 800807c:	332a      	adds	r3, #42	@ 0x2a
 800807e:	2200      	movs	r2, #0
 8008080:	701a      	strb	r2, [r3, #0]
      break;
 8008082:	e05d      	b.n	8008140 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8008084:	78fa      	ldrb	r2, [r7, #3]
 8008086:	6879      	ldr	r1, [r7, #4]
 8008088:	4613      	mov	r3, r2
 800808a:	011b      	lsls	r3, r3, #4
 800808c:	1a9b      	subs	r3, r3, r2
 800808e:	009b      	lsls	r3, r3, #2
 8008090:	440b      	add	r3, r1
 8008092:	332a      	adds	r3, #42	@ 0x2a
 8008094:	2202      	movs	r2, #2
 8008096:	701a      	strb	r2, [r3, #0]
      break;
 8008098:	e052      	b.n	8008140 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800809a:	78bb      	ldrb	r3, [r7, #2]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d120      	bne.n	80080e2 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80080a0:	78fa      	ldrb	r2, [r7, #3]
 80080a2:	6879      	ldr	r1, [r7, #4]
 80080a4:	4613      	mov	r3, r2
 80080a6:	011b      	lsls	r3, r3, #4
 80080a8:	1a9b      	subs	r3, r3, r2
 80080aa:	009b      	lsls	r3, r3, #2
 80080ac:	440b      	add	r3, r1
 80080ae:	333d      	adds	r3, #61	@ 0x3d
 80080b0:	781b      	ldrb	r3, [r3, #0]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d10a      	bne.n	80080cc <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80080b6:	78fa      	ldrb	r2, [r7, #3]
 80080b8:	6879      	ldr	r1, [r7, #4]
 80080ba:	4613      	mov	r3, r2
 80080bc:	011b      	lsls	r3, r3, #4
 80080be:	1a9b      	subs	r3, r3, r2
 80080c0:	009b      	lsls	r3, r3, #2
 80080c2:	440b      	add	r3, r1
 80080c4:	332a      	adds	r3, #42	@ 0x2a
 80080c6:	2200      	movs	r2, #0
 80080c8:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80080ca:	e039      	b.n	8008140 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80080cc:	78fa      	ldrb	r2, [r7, #3]
 80080ce:	6879      	ldr	r1, [r7, #4]
 80080d0:	4613      	mov	r3, r2
 80080d2:	011b      	lsls	r3, r3, #4
 80080d4:	1a9b      	subs	r3, r3, r2
 80080d6:	009b      	lsls	r3, r3, #2
 80080d8:	440b      	add	r3, r1
 80080da:	332a      	adds	r3, #42	@ 0x2a
 80080dc:	2202      	movs	r2, #2
 80080de:	701a      	strb	r2, [r3, #0]
      break;
 80080e0:	e02e      	b.n	8008140 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80080e2:	78fa      	ldrb	r2, [r7, #3]
 80080e4:	6879      	ldr	r1, [r7, #4]
 80080e6:	4613      	mov	r3, r2
 80080e8:	011b      	lsls	r3, r3, #4
 80080ea:	1a9b      	subs	r3, r3, r2
 80080ec:	009b      	lsls	r3, r3, #2
 80080ee:	440b      	add	r3, r1
 80080f0:	333c      	adds	r3, #60	@ 0x3c
 80080f2:	781b      	ldrb	r3, [r3, #0]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d10a      	bne.n	800810e <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80080f8:	78fa      	ldrb	r2, [r7, #3]
 80080fa:	6879      	ldr	r1, [r7, #4]
 80080fc:	4613      	mov	r3, r2
 80080fe:	011b      	lsls	r3, r3, #4
 8008100:	1a9b      	subs	r3, r3, r2
 8008102:	009b      	lsls	r3, r3, #2
 8008104:	440b      	add	r3, r1
 8008106:	332a      	adds	r3, #42	@ 0x2a
 8008108:	2200      	movs	r2, #0
 800810a:	701a      	strb	r2, [r3, #0]
      break;
 800810c:	e018      	b.n	8008140 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800810e:	78fa      	ldrb	r2, [r7, #3]
 8008110:	6879      	ldr	r1, [r7, #4]
 8008112:	4613      	mov	r3, r2
 8008114:	011b      	lsls	r3, r3, #4
 8008116:	1a9b      	subs	r3, r3, r2
 8008118:	009b      	lsls	r3, r3, #2
 800811a:	440b      	add	r3, r1
 800811c:	332a      	adds	r3, #42	@ 0x2a
 800811e:	2202      	movs	r2, #2
 8008120:	701a      	strb	r2, [r3, #0]
      break;
 8008122:	e00d      	b.n	8008140 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8008124:	78fa      	ldrb	r2, [r7, #3]
 8008126:	6879      	ldr	r1, [r7, #4]
 8008128:	4613      	mov	r3, r2
 800812a:	011b      	lsls	r3, r3, #4
 800812c:	1a9b      	subs	r3, r3, r2
 800812e:	009b      	lsls	r3, r3, #2
 8008130:	440b      	add	r3, r1
 8008132:	332a      	adds	r3, #42	@ 0x2a
 8008134:	2200      	movs	r2, #0
 8008136:	701a      	strb	r2, [r3, #0]
      break;
 8008138:	e002      	b.n	8008140 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 800813a:	bf00      	nop
 800813c:	e000      	b.n	8008140 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 800813e:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8008140:	78fa      	ldrb	r2, [r7, #3]
 8008142:	6879      	ldr	r1, [r7, #4]
 8008144:	4613      	mov	r3, r2
 8008146:	011b      	lsls	r3, r3, #4
 8008148:	1a9b      	subs	r3, r3, r2
 800814a:	009b      	lsls	r3, r3, #2
 800814c:	440b      	add	r3, r1
 800814e:	332c      	adds	r3, #44	@ 0x2c
 8008150:	697a      	ldr	r2, [r7, #20]
 8008152:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8008154:	78fa      	ldrb	r2, [r7, #3]
 8008156:	8b39      	ldrh	r1, [r7, #24]
 8008158:	6878      	ldr	r0, [r7, #4]
 800815a:	4613      	mov	r3, r2
 800815c:	011b      	lsls	r3, r3, #4
 800815e:	1a9b      	subs	r3, r3, r2
 8008160:	009b      	lsls	r3, r3, #2
 8008162:	4403      	add	r3, r0
 8008164:	3334      	adds	r3, #52	@ 0x34
 8008166:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8008168:	78fa      	ldrb	r2, [r7, #3]
 800816a:	6879      	ldr	r1, [r7, #4]
 800816c:	4613      	mov	r3, r2
 800816e:	011b      	lsls	r3, r3, #4
 8008170:	1a9b      	subs	r3, r3, r2
 8008172:	009b      	lsls	r3, r3, #2
 8008174:	440b      	add	r3, r1
 8008176:	334c      	adds	r3, #76	@ 0x4c
 8008178:	2200      	movs	r2, #0
 800817a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 800817c:	78fa      	ldrb	r2, [r7, #3]
 800817e:	6879      	ldr	r1, [r7, #4]
 8008180:	4613      	mov	r3, r2
 8008182:	011b      	lsls	r3, r3, #4
 8008184:	1a9b      	subs	r3, r3, r2
 8008186:	009b      	lsls	r3, r3, #2
 8008188:	440b      	add	r3, r1
 800818a:	3338      	adds	r3, #56	@ 0x38
 800818c:	2200      	movs	r2, #0
 800818e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8008190:	78fa      	ldrb	r2, [r7, #3]
 8008192:	6879      	ldr	r1, [r7, #4]
 8008194:	4613      	mov	r3, r2
 8008196:	011b      	lsls	r3, r3, #4
 8008198:	1a9b      	subs	r3, r3, r2
 800819a:	009b      	lsls	r3, r3, #2
 800819c:	440b      	add	r3, r1
 800819e:	3315      	adds	r3, #21
 80081a0:	78fa      	ldrb	r2, [r7, #3]
 80081a2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80081a4:	78fa      	ldrb	r2, [r7, #3]
 80081a6:	6879      	ldr	r1, [r7, #4]
 80081a8:	4613      	mov	r3, r2
 80081aa:	011b      	lsls	r3, r3, #4
 80081ac:	1a9b      	subs	r3, r3, r2
 80081ae:	009b      	lsls	r3, r3, #2
 80081b0:	440b      	add	r3, r1
 80081b2:	334d      	adds	r3, #77	@ 0x4d
 80081b4:	2200      	movs	r2, #0
 80081b6:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	6818      	ldr	r0, [r3, #0]
 80081bc:	78fa      	ldrb	r2, [r7, #3]
 80081be:	4613      	mov	r3, r2
 80081c0:	011b      	lsls	r3, r3, #4
 80081c2:	1a9b      	subs	r3, r3, r2
 80081c4:	009b      	lsls	r3, r3, #2
 80081c6:	3310      	adds	r3, #16
 80081c8:	687a      	ldr	r2, [r7, #4]
 80081ca:	4413      	add	r3, r2
 80081cc:	1d19      	adds	r1, r3, #4
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	799b      	ldrb	r3, [r3, #6]
 80081d2:	461a      	mov	r2, r3
 80081d4:	f00b f816 	bl	8013204 <USB_HC_StartXfer>
 80081d8:	4603      	mov	r3, r0
}
 80081da:	4618      	mov	r0, r3
 80081dc:	3708      	adds	r7, #8
 80081de:	46bd      	mov	sp, r7
 80081e0:	bd80      	pop	{r7, pc}
 80081e2:	bf00      	nop

080081e4 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b086      	sub	sp, #24
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081f2:	693b      	ldr	r3, [r7, #16]
 80081f4:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	4618      	mov	r0, r3
 80081fc:	f00a fcaa 	bl	8012b54 <USB_GetMode>
 8008200:	4603      	mov	r3, r0
 8008202:	2b01      	cmp	r3, #1
 8008204:	f040 80fb 	bne.w	80083fe <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	4618      	mov	r0, r3
 800820e:	f00a fbed 	bl	80129ec <USB_ReadInterrupts>
 8008212:	4603      	mov	r3, r0
 8008214:	2b00      	cmp	r3, #0
 8008216:	f000 80f1 	beq.w	80083fc <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	4618      	mov	r0, r3
 8008220:	f00a fbe4 	bl	80129ec <USB_ReadInterrupts>
 8008224:	4603      	mov	r3, r0
 8008226:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800822a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800822e:	d104      	bne.n	800823a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8008238:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	4618      	mov	r0, r3
 8008240:	f00a fbd4 	bl	80129ec <USB_ReadInterrupts>
 8008244:	4603      	mov	r3, r0
 8008246:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800824a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800824e:	d104      	bne.n	800825a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008258:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	4618      	mov	r0, r3
 8008260:	f00a fbc4 	bl	80129ec <USB_ReadInterrupts>
 8008264:	4603      	mov	r3, r0
 8008266:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800826a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800826e:	d104      	bne.n	800827a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8008278:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	4618      	mov	r0, r3
 8008280:	f00a fbb4 	bl	80129ec <USB_ReadInterrupts>
 8008284:	4603      	mov	r3, r0
 8008286:	f003 0302 	and.w	r3, r3, #2
 800828a:	2b02      	cmp	r3, #2
 800828c:	d103      	bne.n	8008296 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	2202      	movs	r2, #2
 8008294:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	4618      	mov	r0, r3
 800829c:	f00a fba6 	bl	80129ec <USB_ReadInterrupts>
 80082a0:	4603      	mov	r3, r0
 80082a2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80082a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80082aa:	d120      	bne.n	80082ee <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80082b4:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f003 0301 	and.w	r3, r3, #1
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d113      	bne.n	80082ee <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80082c6:	2110      	movs	r1, #16
 80082c8:	6938      	ldr	r0, [r7, #16]
 80082ca:	f009 fc6d 	bl	8011ba8 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80082ce:	6938      	ldr	r0, [r7, #16]
 80082d0:	f009 fc9c 	bl	8011c0c <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	7a5b      	ldrb	r3, [r3, #9]
 80082d8:	2b02      	cmp	r3, #2
 80082da:	d105      	bne.n	80082e8 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	2101      	movs	r1, #1
 80082e2:	4618      	mov	r0, r3
 80082e4:	f00a fda2 	bl	8012e2c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80082e8:	6878      	ldr	r0, [r7, #4]
 80082ea:	f7fc f897 	bl	800441c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	4618      	mov	r0, r3
 80082f4:	f00a fb7a 	bl	80129ec <USB_ReadInterrupts>
 80082f8:	4603      	mov	r3, r0
 80082fa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80082fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008302:	d102      	bne.n	800830a <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8008304:	6878      	ldr	r0, [r7, #4]
 8008306:	f001 fd4d 	bl	8009da4 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	4618      	mov	r0, r3
 8008310:	f00a fb6c 	bl	80129ec <USB_ReadInterrupts>
 8008314:	4603      	mov	r3, r0
 8008316:	f003 0308 	and.w	r3, r3, #8
 800831a:	2b08      	cmp	r3, #8
 800831c:	d106      	bne.n	800832c <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800831e:	6878      	ldr	r0, [r7, #4]
 8008320:	f7fc f860 	bl	80043e4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	2208      	movs	r2, #8
 800832a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	4618      	mov	r0, r3
 8008332:	f00a fb5b 	bl	80129ec <USB_ReadInterrupts>
 8008336:	4603      	mov	r3, r0
 8008338:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800833c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008340:	d139      	bne.n	80083b6 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	4618      	mov	r0, r3
 8008348:	f00b f9cc 	bl	80136e4 <USB_HC_ReadInterrupt>
 800834c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800834e:	2300      	movs	r3, #0
 8008350:	617b      	str	r3, [r7, #20]
 8008352:	e025      	b.n	80083a0 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8008354:	697b      	ldr	r3, [r7, #20]
 8008356:	f003 030f 	and.w	r3, r3, #15
 800835a:	68ba      	ldr	r2, [r7, #8]
 800835c:	fa22 f303 	lsr.w	r3, r2, r3
 8008360:	f003 0301 	and.w	r3, r3, #1
 8008364:	2b00      	cmp	r3, #0
 8008366:	d018      	beq.n	800839a <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8008368:	697b      	ldr	r3, [r7, #20]
 800836a:	015a      	lsls	r2, r3, #5
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	4413      	add	r3, r2
 8008370:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800837a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800837e:	d106      	bne.n	800838e <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8008380:	697b      	ldr	r3, [r7, #20]
 8008382:	b2db      	uxtb	r3, r3
 8008384:	4619      	mov	r1, r3
 8008386:	6878      	ldr	r0, [r7, #4]
 8008388:	f000 f905 	bl	8008596 <HCD_HC_IN_IRQHandler>
 800838c:	e005      	b.n	800839a <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800838e:	697b      	ldr	r3, [r7, #20]
 8008390:	b2db      	uxtb	r3, r3
 8008392:	4619      	mov	r1, r3
 8008394:	6878      	ldr	r0, [r7, #4]
 8008396:	f000 ff67 	bl	8009268 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800839a:	697b      	ldr	r3, [r7, #20]
 800839c:	3301      	adds	r3, #1
 800839e:	617b      	str	r3, [r7, #20]
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	795b      	ldrb	r3, [r3, #5]
 80083a4:	461a      	mov	r2, r3
 80083a6:	697b      	ldr	r3, [r7, #20]
 80083a8:	4293      	cmp	r3, r2
 80083aa:	d3d3      	bcc.n	8008354 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80083b4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	4618      	mov	r0, r3
 80083bc:	f00a fb16 	bl	80129ec <USB_ReadInterrupts>
 80083c0:	4603      	mov	r3, r0
 80083c2:	f003 0310 	and.w	r3, r3, #16
 80083c6:	2b10      	cmp	r3, #16
 80083c8:	d101      	bne.n	80083ce <HAL_HCD_IRQHandler+0x1ea>
 80083ca:	2301      	movs	r3, #1
 80083cc:	e000      	b.n	80083d0 <HAL_HCD_IRQHandler+0x1ec>
 80083ce:	2300      	movs	r3, #0
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d014      	beq.n	80083fe <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	699a      	ldr	r2, [r3, #24]
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	f022 0210 	bic.w	r2, r2, #16
 80083e2:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80083e4:	6878      	ldr	r0, [r7, #4]
 80083e6:	f001 fbfe 	bl	8009be6 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	699a      	ldr	r2, [r3, #24]
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f042 0210 	orr.w	r2, r2, #16
 80083f8:	619a      	str	r2, [r3, #24]
 80083fa:	e000      	b.n	80083fe <HAL_HCD_IRQHandler+0x21a>
      return;
 80083fc:	bf00      	nop
    }
  }
}
 80083fe:	3718      	adds	r7, #24
 8008400:	46bd      	mov	sp, r7
 8008402:	bd80      	pop	{r7, pc}

08008404 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8008404:	b580      	push	{r7, lr}
 8008406:	b082      	sub	sp, #8
 8008408:	af00      	add	r7, sp, #0
 800840a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8008412:	2b01      	cmp	r3, #1
 8008414:	d101      	bne.n	800841a <HAL_HCD_Start+0x16>
 8008416:	2302      	movs	r3, #2
 8008418:	e013      	b.n	8008442 <HAL_HCD_Start+0x3e>
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	2201      	movs	r2, #1
 800841e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	2101      	movs	r1, #1
 8008428:	4618      	mov	r0, r3
 800842a:	f00a fd66 	bl	8012efa <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	4618      	mov	r0, r3
 8008434:	f009 f9ec 	bl	8011810 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2200      	movs	r2, #0
 800843c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8008440:	2300      	movs	r3, #0
}
 8008442:	4618      	mov	r0, r3
 8008444:	3708      	adds	r7, #8
 8008446:	46bd      	mov	sp, r7
 8008448:	bd80      	pop	{r7, pc}

0800844a <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800844a:	b580      	push	{r7, lr}
 800844c:	b082      	sub	sp, #8
 800844e:	af00      	add	r7, sp, #0
 8008450:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8008458:	2b01      	cmp	r3, #1
 800845a:	d101      	bne.n	8008460 <HAL_HCD_Stop+0x16>
 800845c:	2302      	movs	r3, #2
 800845e:	e00d      	b.n	800847c <HAL_HCD_Stop+0x32>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2201      	movs	r2, #1
 8008464:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	4618      	mov	r0, r3
 800846e:	f00b faa7 	bl	80139c0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2200      	movs	r2, #0
 8008476:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800847a:	2300      	movs	r3, #0
}
 800847c:	4618      	mov	r0, r3
 800847e:	3708      	adds	r7, #8
 8008480:	46bd      	mov	sp, r7
 8008482:	bd80      	pop	{r7, pc}

08008484 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8008484:	b580      	push	{r7, lr}
 8008486:	b082      	sub	sp, #8
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	4618      	mov	r0, r3
 8008492:	f00a fd08 	bl	8012ea6 <USB_ResetPort>
 8008496:	4603      	mov	r3, r0
}
 8008498:	4618      	mov	r0, r3
 800849a:	3708      	adds	r7, #8
 800849c:	46bd      	mov	sp, r7
 800849e:	bd80      	pop	{r7, pc}

080084a0 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80084a0:	b480      	push	{r7}
 80084a2:	b083      	sub	sp, #12
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	6078      	str	r0, [r7, #4]
 80084a8:	460b      	mov	r3, r1
 80084aa:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80084ac:	78fa      	ldrb	r2, [r7, #3]
 80084ae:	6879      	ldr	r1, [r7, #4]
 80084b0:	4613      	mov	r3, r2
 80084b2:	011b      	lsls	r3, r3, #4
 80084b4:	1a9b      	subs	r3, r3, r2
 80084b6:	009b      	lsls	r3, r3, #2
 80084b8:	440b      	add	r3, r1
 80084ba:	334c      	adds	r3, #76	@ 0x4c
 80084bc:	781b      	ldrb	r3, [r3, #0]
}
 80084be:	4618      	mov	r0, r3
 80084c0:	370c      	adds	r7, #12
 80084c2:	46bd      	mov	sp, r7
 80084c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c8:	4770      	bx	lr

080084ca <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80084ca:	b480      	push	{r7}
 80084cc:	b083      	sub	sp, #12
 80084ce:	af00      	add	r7, sp, #0
 80084d0:	6078      	str	r0, [r7, #4]
 80084d2:	460b      	mov	r3, r1
 80084d4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80084d6:	78fa      	ldrb	r2, [r7, #3]
 80084d8:	6879      	ldr	r1, [r7, #4]
 80084da:	4613      	mov	r3, r2
 80084dc:	011b      	lsls	r3, r3, #4
 80084de:	1a9b      	subs	r3, r3, r2
 80084e0:	009b      	lsls	r3, r3, #2
 80084e2:	440b      	add	r3, r1
 80084e4:	3338      	adds	r3, #56	@ 0x38
 80084e6:	681b      	ldr	r3, [r3, #0]
}
 80084e8:	4618      	mov	r0, r3
 80084ea:	370c      	adds	r7, #12
 80084ec:	46bd      	mov	sp, r7
 80084ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f2:	4770      	bx	lr

080084f4 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80084f4:	b580      	push	{r7, lr}
 80084f6:	b082      	sub	sp, #8
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	4618      	mov	r0, r3
 8008502:	f00a fd4a 	bl	8012f9a <USB_GetCurrentFrame>
 8008506:	4603      	mov	r3, r0
}
 8008508:	4618      	mov	r0, r3
 800850a:	3708      	adds	r7, #8
 800850c:	46bd      	mov	sp, r7
 800850e:	bd80      	pop	{r7, pc}

08008510 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8008510:	b580      	push	{r7, lr}
 8008512:	b082      	sub	sp, #8
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	4618      	mov	r0, r3
 800851e:	f00a fd25 	bl	8012f6c <USB_GetHostSpeed>
 8008522:	4603      	mov	r3, r0
}
 8008524:	4618      	mov	r0, r3
 8008526:	3708      	adds	r7, #8
 8008528:	46bd      	mov	sp, r7
 800852a:	bd80      	pop	{r7, pc}

0800852c <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800852c:	b480      	push	{r7}
 800852e:	b083      	sub	sp, #12
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
 8008534:	460b      	mov	r3, r1
 8008536:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8008538:	78fa      	ldrb	r2, [r7, #3]
 800853a:	6879      	ldr	r1, [r7, #4]
 800853c:	4613      	mov	r3, r2
 800853e:	011b      	lsls	r3, r3, #4
 8008540:	1a9b      	subs	r3, r3, r2
 8008542:	009b      	lsls	r3, r3, #2
 8008544:	440b      	add	r3, r1
 8008546:	331a      	adds	r3, #26
 8008548:	2200      	movs	r2, #0
 800854a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 800854c:	78fa      	ldrb	r2, [r7, #3]
 800854e:	6879      	ldr	r1, [r7, #4]
 8008550:	4613      	mov	r3, r2
 8008552:	011b      	lsls	r3, r3, #4
 8008554:	1a9b      	subs	r3, r3, r2
 8008556:	009b      	lsls	r3, r3, #2
 8008558:	440b      	add	r3, r1
 800855a:	331b      	adds	r3, #27
 800855c:	2200      	movs	r2, #0
 800855e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8008560:	78fa      	ldrb	r2, [r7, #3]
 8008562:	6879      	ldr	r1, [r7, #4]
 8008564:	4613      	mov	r3, r2
 8008566:	011b      	lsls	r3, r3, #4
 8008568:	1a9b      	subs	r3, r3, r2
 800856a:	009b      	lsls	r3, r3, #2
 800856c:	440b      	add	r3, r1
 800856e:	3325      	adds	r3, #37	@ 0x25
 8008570:	2200      	movs	r2, #0
 8008572:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8008574:	78fa      	ldrb	r2, [r7, #3]
 8008576:	6879      	ldr	r1, [r7, #4]
 8008578:	4613      	mov	r3, r2
 800857a:	011b      	lsls	r3, r3, #4
 800857c:	1a9b      	subs	r3, r3, r2
 800857e:	009b      	lsls	r3, r3, #2
 8008580:	440b      	add	r3, r1
 8008582:	3324      	adds	r3, #36	@ 0x24
 8008584:	2200      	movs	r2, #0
 8008586:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8008588:	2300      	movs	r3, #0
}
 800858a:	4618      	mov	r0, r3
 800858c:	370c      	adds	r7, #12
 800858e:	46bd      	mov	sp, r7
 8008590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008594:	4770      	bx	lr

08008596 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8008596:	b580      	push	{r7, lr}
 8008598:	b086      	sub	sp, #24
 800859a:	af00      	add	r7, sp, #0
 800859c:	6078      	str	r0, [r7, #4]
 800859e:	460b      	mov	r3, r1
 80085a0:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085a8:	697b      	ldr	r3, [r7, #20]
 80085aa:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	78fa      	ldrb	r2, [r7, #3]
 80085b2:	4611      	mov	r1, r2
 80085b4:	4618      	mov	r0, r3
 80085b6:	f00a fa2c 	bl	8012a12 <USB_ReadChInterrupts>
 80085ba:	4603      	mov	r3, r0
 80085bc:	f003 0304 	and.w	r3, r3, #4
 80085c0:	2b04      	cmp	r3, #4
 80085c2:	d11a      	bne.n	80085fa <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80085c4:	78fb      	ldrb	r3, [r7, #3]
 80085c6:	015a      	lsls	r2, r3, #5
 80085c8:	693b      	ldr	r3, [r7, #16]
 80085ca:	4413      	add	r3, r2
 80085cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80085d0:	461a      	mov	r2, r3
 80085d2:	2304      	movs	r3, #4
 80085d4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80085d6:	78fa      	ldrb	r2, [r7, #3]
 80085d8:	6879      	ldr	r1, [r7, #4]
 80085da:	4613      	mov	r3, r2
 80085dc:	011b      	lsls	r3, r3, #4
 80085de:	1a9b      	subs	r3, r3, r2
 80085e0:	009b      	lsls	r3, r3, #2
 80085e2:	440b      	add	r3, r1
 80085e4:	334d      	adds	r3, #77	@ 0x4d
 80085e6:	2207      	movs	r2, #7
 80085e8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	78fa      	ldrb	r2, [r7, #3]
 80085f0:	4611      	mov	r1, r2
 80085f2:	4618      	mov	r0, r3
 80085f4:	f00b f887 	bl	8013706 <USB_HC_Halt>
 80085f8:	e09e      	b.n	8008738 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	78fa      	ldrb	r2, [r7, #3]
 8008600:	4611      	mov	r1, r2
 8008602:	4618      	mov	r0, r3
 8008604:	f00a fa05 	bl	8012a12 <USB_ReadChInterrupts>
 8008608:	4603      	mov	r3, r0
 800860a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800860e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008612:	d11b      	bne.n	800864c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8008614:	78fb      	ldrb	r3, [r7, #3]
 8008616:	015a      	lsls	r2, r3, #5
 8008618:	693b      	ldr	r3, [r7, #16]
 800861a:	4413      	add	r3, r2
 800861c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008620:	461a      	mov	r2, r3
 8008622:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008626:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8008628:	78fa      	ldrb	r2, [r7, #3]
 800862a:	6879      	ldr	r1, [r7, #4]
 800862c:	4613      	mov	r3, r2
 800862e:	011b      	lsls	r3, r3, #4
 8008630:	1a9b      	subs	r3, r3, r2
 8008632:	009b      	lsls	r3, r3, #2
 8008634:	440b      	add	r3, r1
 8008636:	334d      	adds	r3, #77	@ 0x4d
 8008638:	2208      	movs	r2, #8
 800863a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	78fa      	ldrb	r2, [r7, #3]
 8008642:	4611      	mov	r1, r2
 8008644:	4618      	mov	r0, r3
 8008646:	f00b f85e 	bl	8013706 <USB_HC_Halt>
 800864a:	e075      	b.n	8008738 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	78fa      	ldrb	r2, [r7, #3]
 8008652:	4611      	mov	r1, r2
 8008654:	4618      	mov	r0, r3
 8008656:	f00a f9dc 	bl	8012a12 <USB_ReadChInterrupts>
 800865a:	4603      	mov	r3, r0
 800865c:	f003 0308 	and.w	r3, r3, #8
 8008660:	2b08      	cmp	r3, #8
 8008662:	d11a      	bne.n	800869a <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8008664:	78fb      	ldrb	r3, [r7, #3]
 8008666:	015a      	lsls	r2, r3, #5
 8008668:	693b      	ldr	r3, [r7, #16]
 800866a:	4413      	add	r3, r2
 800866c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008670:	461a      	mov	r2, r3
 8008672:	2308      	movs	r3, #8
 8008674:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8008676:	78fa      	ldrb	r2, [r7, #3]
 8008678:	6879      	ldr	r1, [r7, #4]
 800867a:	4613      	mov	r3, r2
 800867c:	011b      	lsls	r3, r3, #4
 800867e:	1a9b      	subs	r3, r3, r2
 8008680:	009b      	lsls	r3, r3, #2
 8008682:	440b      	add	r3, r1
 8008684:	334d      	adds	r3, #77	@ 0x4d
 8008686:	2206      	movs	r2, #6
 8008688:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	78fa      	ldrb	r2, [r7, #3]
 8008690:	4611      	mov	r1, r2
 8008692:	4618      	mov	r0, r3
 8008694:	f00b f837 	bl	8013706 <USB_HC_Halt>
 8008698:	e04e      	b.n	8008738 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	78fa      	ldrb	r2, [r7, #3]
 80086a0:	4611      	mov	r1, r2
 80086a2:	4618      	mov	r0, r3
 80086a4:	f00a f9b5 	bl	8012a12 <USB_ReadChInterrupts>
 80086a8:	4603      	mov	r3, r0
 80086aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80086ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80086b2:	d11b      	bne.n	80086ec <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80086b4:	78fb      	ldrb	r3, [r7, #3]
 80086b6:	015a      	lsls	r2, r3, #5
 80086b8:	693b      	ldr	r3, [r7, #16]
 80086ba:	4413      	add	r3, r2
 80086bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086c0:	461a      	mov	r2, r3
 80086c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80086c6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80086c8:	78fa      	ldrb	r2, [r7, #3]
 80086ca:	6879      	ldr	r1, [r7, #4]
 80086cc:	4613      	mov	r3, r2
 80086ce:	011b      	lsls	r3, r3, #4
 80086d0:	1a9b      	subs	r3, r3, r2
 80086d2:	009b      	lsls	r3, r3, #2
 80086d4:	440b      	add	r3, r1
 80086d6:	334d      	adds	r3, #77	@ 0x4d
 80086d8:	2209      	movs	r2, #9
 80086da:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	78fa      	ldrb	r2, [r7, #3]
 80086e2:	4611      	mov	r1, r2
 80086e4:	4618      	mov	r0, r3
 80086e6:	f00b f80e 	bl	8013706 <USB_HC_Halt>
 80086ea:	e025      	b.n	8008738 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	78fa      	ldrb	r2, [r7, #3]
 80086f2:	4611      	mov	r1, r2
 80086f4:	4618      	mov	r0, r3
 80086f6:	f00a f98c 	bl	8012a12 <USB_ReadChInterrupts>
 80086fa:	4603      	mov	r3, r0
 80086fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008700:	2b80      	cmp	r3, #128	@ 0x80
 8008702:	d119      	bne.n	8008738 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8008704:	78fb      	ldrb	r3, [r7, #3]
 8008706:	015a      	lsls	r2, r3, #5
 8008708:	693b      	ldr	r3, [r7, #16]
 800870a:	4413      	add	r3, r2
 800870c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008710:	461a      	mov	r2, r3
 8008712:	2380      	movs	r3, #128	@ 0x80
 8008714:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8008716:	78fa      	ldrb	r2, [r7, #3]
 8008718:	6879      	ldr	r1, [r7, #4]
 800871a:	4613      	mov	r3, r2
 800871c:	011b      	lsls	r3, r3, #4
 800871e:	1a9b      	subs	r3, r3, r2
 8008720:	009b      	lsls	r3, r3, #2
 8008722:	440b      	add	r3, r1
 8008724:	334d      	adds	r3, #77	@ 0x4d
 8008726:	2207      	movs	r2, #7
 8008728:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	78fa      	ldrb	r2, [r7, #3]
 8008730:	4611      	mov	r1, r2
 8008732:	4618      	mov	r0, r3
 8008734:	f00a ffe7 	bl	8013706 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	78fa      	ldrb	r2, [r7, #3]
 800873e:	4611      	mov	r1, r2
 8008740:	4618      	mov	r0, r3
 8008742:	f00a f966 	bl	8012a12 <USB_ReadChInterrupts>
 8008746:	4603      	mov	r3, r0
 8008748:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800874c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008750:	d112      	bne.n	8008778 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	78fa      	ldrb	r2, [r7, #3]
 8008758:	4611      	mov	r1, r2
 800875a:	4618      	mov	r0, r3
 800875c:	f00a ffd3 	bl	8013706 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8008760:	78fb      	ldrb	r3, [r7, #3]
 8008762:	015a      	lsls	r2, r3, #5
 8008764:	693b      	ldr	r3, [r7, #16]
 8008766:	4413      	add	r3, r2
 8008768:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800876c:	461a      	mov	r2, r3
 800876e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008772:	6093      	str	r3, [r2, #8]
 8008774:	f000 bd75 	b.w	8009262 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	78fa      	ldrb	r2, [r7, #3]
 800877e:	4611      	mov	r1, r2
 8008780:	4618      	mov	r0, r3
 8008782:	f00a f946 	bl	8012a12 <USB_ReadChInterrupts>
 8008786:	4603      	mov	r3, r0
 8008788:	f003 0301 	and.w	r3, r3, #1
 800878c:	2b01      	cmp	r3, #1
 800878e:	f040 8128 	bne.w	80089e2 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8008792:	78fb      	ldrb	r3, [r7, #3]
 8008794:	015a      	lsls	r2, r3, #5
 8008796:	693b      	ldr	r3, [r7, #16]
 8008798:	4413      	add	r3, r2
 800879a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800879e:	461a      	mov	r2, r3
 80087a0:	2320      	movs	r3, #32
 80087a2:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80087a4:	78fa      	ldrb	r2, [r7, #3]
 80087a6:	6879      	ldr	r1, [r7, #4]
 80087a8:	4613      	mov	r3, r2
 80087aa:	011b      	lsls	r3, r3, #4
 80087ac:	1a9b      	subs	r3, r3, r2
 80087ae:	009b      	lsls	r3, r3, #2
 80087b0:	440b      	add	r3, r1
 80087b2:	331b      	adds	r3, #27
 80087b4:	781b      	ldrb	r3, [r3, #0]
 80087b6:	2b01      	cmp	r3, #1
 80087b8:	d119      	bne.n	80087ee <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80087ba:	78fa      	ldrb	r2, [r7, #3]
 80087bc:	6879      	ldr	r1, [r7, #4]
 80087be:	4613      	mov	r3, r2
 80087c0:	011b      	lsls	r3, r3, #4
 80087c2:	1a9b      	subs	r3, r3, r2
 80087c4:	009b      	lsls	r3, r3, #2
 80087c6:	440b      	add	r3, r1
 80087c8:	331b      	adds	r3, #27
 80087ca:	2200      	movs	r2, #0
 80087cc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80087ce:	78fb      	ldrb	r3, [r7, #3]
 80087d0:	015a      	lsls	r2, r3, #5
 80087d2:	693b      	ldr	r3, [r7, #16]
 80087d4:	4413      	add	r3, r2
 80087d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80087da:	685b      	ldr	r3, [r3, #4]
 80087dc:	78fa      	ldrb	r2, [r7, #3]
 80087de:	0151      	lsls	r1, r2, #5
 80087e0:	693a      	ldr	r2, [r7, #16]
 80087e2:	440a      	add	r2, r1
 80087e4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80087e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80087ec:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	799b      	ldrb	r3, [r3, #6]
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d01b      	beq.n	800882e <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80087f6:	78fa      	ldrb	r2, [r7, #3]
 80087f8:	6879      	ldr	r1, [r7, #4]
 80087fa:	4613      	mov	r3, r2
 80087fc:	011b      	lsls	r3, r3, #4
 80087fe:	1a9b      	subs	r3, r3, r2
 8008800:	009b      	lsls	r3, r3, #2
 8008802:	440b      	add	r3, r1
 8008804:	3330      	adds	r3, #48	@ 0x30
 8008806:	6819      	ldr	r1, [r3, #0]
 8008808:	78fb      	ldrb	r3, [r7, #3]
 800880a:	015a      	lsls	r2, r3, #5
 800880c:	693b      	ldr	r3, [r7, #16]
 800880e:	4413      	add	r3, r2
 8008810:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008814:	691b      	ldr	r3, [r3, #16]
 8008816:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800881a:	78fa      	ldrb	r2, [r7, #3]
 800881c:	1ac9      	subs	r1, r1, r3
 800881e:	6878      	ldr	r0, [r7, #4]
 8008820:	4613      	mov	r3, r2
 8008822:	011b      	lsls	r3, r3, #4
 8008824:	1a9b      	subs	r3, r3, r2
 8008826:	009b      	lsls	r3, r3, #2
 8008828:	4403      	add	r3, r0
 800882a:	3338      	adds	r3, #56	@ 0x38
 800882c:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 800882e:	78fa      	ldrb	r2, [r7, #3]
 8008830:	6879      	ldr	r1, [r7, #4]
 8008832:	4613      	mov	r3, r2
 8008834:	011b      	lsls	r3, r3, #4
 8008836:	1a9b      	subs	r3, r3, r2
 8008838:	009b      	lsls	r3, r3, #2
 800883a:	440b      	add	r3, r1
 800883c:	334d      	adds	r3, #77	@ 0x4d
 800883e:	2201      	movs	r2, #1
 8008840:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8008842:	78fa      	ldrb	r2, [r7, #3]
 8008844:	6879      	ldr	r1, [r7, #4]
 8008846:	4613      	mov	r3, r2
 8008848:	011b      	lsls	r3, r3, #4
 800884a:	1a9b      	subs	r3, r3, r2
 800884c:	009b      	lsls	r3, r3, #2
 800884e:	440b      	add	r3, r1
 8008850:	3344      	adds	r3, #68	@ 0x44
 8008852:	2200      	movs	r2, #0
 8008854:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8008856:	78fb      	ldrb	r3, [r7, #3]
 8008858:	015a      	lsls	r2, r3, #5
 800885a:	693b      	ldr	r3, [r7, #16]
 800885c:	4413      	add	r3, r2
 800885e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008862:	461a      	mov	r2, r3
 8008864:	2301      	movs	r3, #1
 8008866:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008868:	78fa      	ldrb	r2, [r7, #3]
 800886a:	6879      	ldr	r1, [r7, #4]
 800886c:	4613      	mov	r3, r2
 800886e:	011b      	lsls	r3, r3, #4
 8008870:	1a9b      	subs	r3, r3, r2
 8008872:	009b      	lsls	r3, r3, #2
 8008874:	440b      	add	r3, r1
 8008876:	3326      	adds	r3, #38	@ 0x26
 8008878:	781b      	ldrb	r3, [r3, #0]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d00a      	beq.n	8008894 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800887e:	78fa      	ldrb	r2, [r7, #3]
 8008880:	6879      	ldr	r1, [r7, #4]
 8008882:	4613      	mov	r3, r2
 8008884:	011b      	lsls	r3, r3, #4
 8008886:	1a9b      	subs	r3, r3, r2
 8008888:	009b      	lsls	r3, r3, #2
 800888a:	440b      	add	r3, r1
 800888c:	3326      	adds	r3, #38	@ 0x26
 800888e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008890:	2b02      	cmp	r3, #2
 8008892:	d110      	bne.n	80088b6 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	78fa      	ldrb	r2, [r7, #3]
 800889a:	4611      	mov	r1, r2
 800889c:	4618      	mov	r0, r3
 800889e:	f00a ff32 	bl	8013706 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80088a2:	78fb      	ldrb	r3, [r7, #3]
 80088a4:	015a      	lsls	r2, r3, #5
 80088a6:	693b      	ldr	r3, [r7, #16]
 80088a8:	4413      	add	r3, r2
 80088aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088ae:	461a      	mov	r2, r3
 80088b0:	2310      	movs	r3, #16
 80088b2:	6093      	str	r3, [r2, #8]
 80088b4:	e03d      	b.n	8008932 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80088b6:	78fa      	ldrb	r2, [r7, #3]
 80088b8:	6879      	ldr	r1, [r7, #4]
 80088ba:	4613      	mov	r3, r2
 80088bc:	011b      	lsls	r3, r3, #4
 80088be:	1a9b      	subs	r3, r3, r2
 80088c0:	009b      	lsls	r3, r3, #2
 80088c2:	440b      	add	r3, r1
 80088c4:	3326      	adds	r3, #38	@ 0x26
 80088c6:	781b      	ldrb	r3, [r3, #0]
 80088c8:	2b03      	cmp	r3, #3
 80088ca:	d00a      	beq.n	80088e2 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80088cc:	78fa      	ldrb	r2, [r7, #3]
 80088ce:	6879      	ldr	r1, [r7, #4]
 80088d0:	4613      	mov	r3, r2
 80088d2:	011b      	lsls	r3, r3, #4
 80088d4:	1a9b      	subs	r3, r3, r2
 80088d6:	009b      	lsls	r3, r3, #2
 80088d8:	440b      	add	r3, r1
 80088da:	3326      	adds	r3, #38	@ 0x26
 80088dc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80088de:	2b01      	cmp	r3, #1
 80088e0:	d127      	bne.n	8008932 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80088e2:	78fb      	ldrb	r3, [r7, #3]
 80088e4:	015a      	lsls	r2, r3, #5
 80088e6:	693b      	ldr	r3, [r7, #16]
 80088e8:	4413      	add	r3, r2
 80088ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	78fa      	ldrb	r2, [r7, #3]
 80088f2:	0151      	lsls	r1, r2, #5
 80088f4:	693a      	ldr	r2, [r7, #16]
 80088f6:	440a      	add	r2, r1
 80088f8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80088fc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008900:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8008902:	78fa      	ldrb	r2, [r7, #3]
 8008904:	6879      	ldr	r1, [r7, #4]
 8008906:	4613      	mov	r3, r2
 8008908:	011b      	lsls	r3, r3, #4
 800890a:	1a9b      	subs	r3, r3, r2
 800890c:	009b      	lsls	r3, r3, #2
 800890e:	440b      	add	r3, r1
 8008910:	334c      	adds	r3, #76	@ 0x4c
 8008912:	2201      	movs	r2, #1
 8008914:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8008916:	78fa      	ldrb	r2, [r7, #3]
 8008918:	6879      	ldr	r1, [r7, #4]
 800891a:	4613      	mov	r3, r2
 800891c:	011b      	lsls	r3, r3, #4
 800891e:	1a9b      	subs	r3, r3, r2
 8008920:	009b      	lsls	r3, r3, #2
 8008922:	440b      	add	r3, r1
 8008924:	334c      	adds	r3, #76	@ 0x4c
 8008926:	781a      	ldrb	r2, [r3, #0]
 8008928:	78fb      	ldrb	r3, [r7, #3]
 800892a:	4619      	mov	r1, r3
 800892c:	6878      	ldr	r0, [r7, #4]
 800892e:	f7fb fd83 	bl	8004438 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	799b      	ldrb	r3, [r3, #6]
 8008936:	2b01      	cmp	r3, #1
 8008938:	d13b      	bne.n	80089b2 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 800893a:	78fa      	ldrb	r2, [r7, #3]
 800893c:	6879      	ldr	r1, [r7, #4]
 800893e:	4613      	mov	r3, r2
 8008940:	011b      	lsls	r3, r3, #4
 8008942:	1a9b      	subs	r3, r3, r2
 8008944:	009b      	lsls	r3, r3, #2
 8008946:	440b      	add	r3, r1
 8008948:	3338      	adds	r3, #56	@ 0x38
 800894a:	6819      	ldr	r1, [r3, #0]
 800894c:	78fa      	ldrb	r2, [r7, #3]
 800894e:	6878      	ldr	r0, [r7, #4]
 8008950:	4613      	mov	r3, r2
 8008952:	011b      	lsls	r3, r3, #4
 8008954:	1a9b      	subs	r3, r3, r2
 8008956:	009b      	lsls	r3, r3, #2
 8008958:	4403      	add	r3, r0
 800895a:	3328      	adds	r3, #40	@ 0x28
 800895c:	881b      	ldrh	r3, [r3, #0]
 800895e:	440b      	add	r3, r1
 8008960:	1e59      	subs	r1, r3, #1
 8008962:	78fa      	ldrb	r2, [r7, #3]
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	4613      	mov	r3, r2
 8008968:	011b      	lsls	r3, r3, #4
 800896a:	1a9b      	subs	r3, r3, r2
 800896c:	009b      	lsls	r3, r3, #2
 800896e:	4403      	add	r3, r0
 8008970:	3328      	adds	r3, #40	@ 0x28
 8008972:	881b      	ldrh	r3, [r3, #0]
 8008974:	fbb1 f3f3 	udiv	r3, r1, r3
 8008978:	f003 0301 	and.w	r3, r3, #1
 800897c:	2b00      	cmp	r3, #0
 800897e:	f000 8470 	beq.w	8009262 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8008982:	78fa      	ldrb	r2, [r7, #3]
 8008984:	6879      	ldr	r1, [r7, #4]
 8008986:	4613      	mov	r3, r2
 8008988:	011b      	lsls	r3, r3, #4
 800898a:	1a9b      	subs	r3, r3, r2
 800898c:	009b      	lsls	r3, r3, #2
 800898e:	440b      	add	r3, r1
 8008990:	333c      	adds	r3, #60	@ 0x3c
 8008992:	781b      	ldrb	r3, [r3, #0]
 8008994:	78fa      	ldrb	r2, [r7, #3]
 8008996:	f083 0301 	eor.w	r3, r3, #1
 800899a:	b2d8      	uxtb	r0, r3
 800899c:	6879      	ldr	r1, [r7, #4]
 800899e:	4613      	mov	r3, r2
 80089a0:	011b      	lsls	r3, r3, #4
 80089a2:	1a9b      	subs	r3, r3, r2
 80089a4:	009b      	lsls	r3, r3, #2
 80089a6:	440b      	add	r3, r1
 80089a8:	333c      	adds	r3, #60	@ 0x3c
 80089aa:	4602      	mov	r2, r0
 80089ac:	701a      	strb	r2, [r3, #0]
 80089ae:	f000 bc58 	b.w	8009262 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80089b2:	78fa      	ldrb	r2, [r7, #3]
 80089b4:	6879      	ldr	r1, [r7, #4]
 80089b6:	4613      	mov	r3, r2
 80089b8:	011b      	lsls	r3, r3, #4
 80089ba:	1a9b      	subs	r3, r3, r2
 80089bc:	009b      	lsls	r3, r3, #2
 80089be:	440b      	add	r3, r1
 80089c0:	333c      	adds	r3, #60	@ 0x3c
 80089c2:	781b      	ldrb	r3, [r3, #0]
 80089c4:	78fa      	ldrb	r2, [r7, #3]
 80089c6:	f083 0301 	eor.w	r3, r3, #1
 80089ca:	b2d8      	uxtb	r0, r3
 80089cc:	6879      	ldr	r1, [r7, #4]
 80089ce:	4613      	mov	r3, r2
 80089d0:	011b      	lsls	r3, r3, #4
 80089d2:	1a9b      	subs	r3, r3, r2
 80089d4:	009b      	lsls	r3, r3, #2
 80089d6:	440b      	add	r3, r1
 80089d8:	333c      	adds	r3, #60	@ 0x3c
 80089da:	4602      	mov	r2, r0
 80089dc:	701a      	strb	r2, [r3, #0]
 80089de:	f000 bc40 	b.w	8009262 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	78fa      	ldrb	r2, [r7, #3]
 80089e8:	4611      	mov	r1, r2
 80089ea:	4618      	mov	r0, r3
 80089ec:	f00a f811 	bl	8012a12 <USB_ReadChInterrupts>
 80089f0:	4603      	mov	r3, r0
 80089f2:	f003 0320 	and.w	r3, r3, #32
 80089f6:	2b20      	cmp	r3, #32
 80089f8:	d131      	bne.n	8008a5e <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80089fa:	78fb      	ldrb	r3, [r7, #3]
 80089fc:	015a      	lsls	r2, r3, #5
 80089fe:	693b      	ldr	r3, [r7, #16]
 8008a00:	4413      	add	r3, r2
 8008a02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a06:	461a      	mov	r2, r3
 8008a08:	2320      	movs	r3, #32
 8008a0a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8008a0c:	78fa      	ldrb	r2, [r7, #3]
 8008a0e:	6879      	ldr	r1, [r7, #4]
 8008a10:	4613      	mov	r3, r2
 8008a12:	011b      	lsls	r3, r3, #4
 8008a14:	1a9b      	subs	r3, r3, r2
 8008a16:	009b      	lsls	r3, r3, #2
 8008a18:	440b      	add	r3, r1
 8008a1a:	331a      	adds	r3, #26
 8008a1c:	781b      	ldrb	r3, [r3, #0]
 8008a1e:	2b01      	cmp	r3, #1
 8008a20:	f040 841f 	bne.w	8009262 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8008a24:	78fa      	ldrb	r2, [r7, #3]
 8008a26:	6879      	ldr	r1, [r7, #4]
 8008a28:	4613      	mov	r3, r2
 8008a2a:	011b      	lsls	r3, r3, #4
 8008a2c:	1a9b      	subs	r3, r3, r2
 8008a2e:	009b      	lsls	r3, r3, #2
 8008a30:	440b      	add	r3, r1
 8008a32:	331b      	adds	r3, #27
 8008a34:	2201      	movs	r2, #1
 8008a36:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8008a38:	78fa      	ldrb	r2, [r7, #3]
 8008a3a:	6879      	ldr	r1, [r7, #4]
 8008a3c:	4613      	mov	r3, r2
 8008a3e:	011b      	lsls	r3, r3, #4
 8008a40:	1a9b      	subs	r3, r3, r2
 8008a42:	009b      	lsls	r3, r3, #2
 8008a44:	440b      	add	r3, r1
 8008a46:	334d      	adds	r3, #77	@ 0x4d
 8008a48:	2203      	movs	r2, #3
 8008a4a:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	78fa      	ldrb	r2, [r7, #3]
 8008a52:	4611      	mov	r1, r2
 8008a54:	4618      	mov	r0, r3
 8008a56:	f00a fe56 	bl	8013706 <USB_HC_Halt>
 8008a5a:	f000 bc02 	b.w	8009262 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	78fa      	ldrb	r2, [r7, #3]
 8008a64:	4611      	mov	r1, r2
 8008a66:	4618      	mov	r0, r3
 8008a68:	f009 ffd3 	bl	8012a12 <USB_ReadChInterrupts>
 8008a6c:	4603      	mov	r3, r0
 8008a6e:	f003 0302 	and.w	r3, r3, #2
 8008a72:	2b02      	cmp	r3, #2
 8008a74:	f040 8305 	bne.w	8009082 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8008a78:	78fb      	ldrb	r3, [r7, #3]
 8008a7a:	015a      	lsls	r2, r3, #5
 8008a7c:	693b      	ldr	r3, [r7, #16]
 8008a7e:	4413      	add	r3, r2
 8008a80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a84:	461a      	mov	r2, r3
 8008a86:	2302      	movs	r3, #2
 8008a88:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8008a8a:	78fa      	ldrb	r2, [r7, #3]
 8008a8c:	6879      	ldr	r1, [r7, #4]
 8008a8e:	4613      	mov	r3, r2
 8008a90:	011b      	lsls	r3, r3, #4
 8008a92:	1a9b      	subs	r3, r3, r2
 8008a94:	009b      	lsls	r3, r3, #2
 8008a96:	440b      	add	r3, r1
 8008a98:	334d      	adds	r3, #77	@ 0x4d
 8008a9a:	781b      	ldrb	r3, [r3, #0]
 8008a9c:	2b01      	cmp	r3, #1
 8008a9e:	d114      	bne.n	8008aca <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008aa0:	78fa      	ldrb	r2, [r7, #3]
 8008aa2:	6879      	ldr	r1, [r7, #4]
 8008aa4:	4613      	mov	r3, r2
 8008aa6:	011b      	lsls	r3, r3, #4
 8008aa8:	1a9b      	subs	r3, r3, r2
 8008aaa:	009b      	lsls	r3, r3, #2
 8008aac:	440b      	add	r3, r1
 8008aae:	334d      	adds	r3, #77	@ 0x4d
 8008ab0:	2202      	movs	r2, #2
 8008ab2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8008ab4:	78fa      	ldrb	r2, [r7, #3]
 8008ab6:	6879      	ldr	r1, [r7, #4]
 8008ab8:	4613      	mov	r3, r2
 8008aba:	011b      	lsls	r3, r3, #4
 8008abc:	1a9b      	subs	r3, r3, r2
 8008abe:	009b      	lsls	r3, r3, #2
 8008ac0:	440b      	add	r3, r1
 8008ac2:	334c      	adds	r3, #76	@ 0x4c
 8008ac4:	2201      	movs	r2, #1
 8008ac6:	701a      	strb	r2, [r3, #0]
 8008ac8:	e2cc      	b.n	8009064 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8008aca:	78fa      	ldrb	r2, [r7, #3]
 8008acc:	6879      	ldr	r1, [r7, #4]
 8008ace:	4613      	mov	r3, r2
 8008ad0:	011b      	lsls	r3, r3, #4
 8008ad2:	1a9b      	subs	r3, r3, r2
 8008ad4:	009b      	lsls	r3, r3, #2
 8008ad6:	440b      	add	r3, r1
 8008ad8:	334d      	adds	r3, #77	@ 0x4d
 8008ada:	781b      	ldrb	r3, [r3, #0]
 8008adc:	2b06      	cmp	r3, #6
 8008ade:	d114      	bne.n	8008b0a <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008ae0:	78fa      	ldrb	r2, [r7, #3]
 8008ae2:	6879      	ldr	r1, [r7, #4]
 8008ae4:	4613      	mov	r3, r2
 8008ae6:	011b      	lsls	r3, r3, #4
 8008ae8:	1a9b      	subs	r3, r3, r2
 8008aea:	009b      	lsls	r3, r3, #2
 8008aec:	440b      	add	r3, r1
 8008aee:	334d      	adds	r3, #77	@ 0x4d
 8008af0:	2202      	movs	r2, #2
 8008af2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8008af4:	78fa      	ldrb	r2, [r7, #3]
 8008af6:	6879      	ldr	r1, [r7, #4]
 8008af8:	4613      	mov	r3, r2
 8008afa:	011b      	lsls	r3, r3, #4
 8008afc:	1a9b      	subs	r3, r3, r2
 8008afe:	009b      	lsls	r3, r3, #2
 8008b00:	440b      	add	r3, r1
 8008b02:	334c      	adds	r3, #76	@ 0x4c
 8008b04:	2205      	movs	r2, #5
 8008b06:	701a      	strb	r2, [r3, #0]
 8008b08:	e2ac      	b.n	8009064 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8008b0a:	78fa      	ldrb	r2, [r7, #3]
 8008b0c:	6879      	ldr	r1, [r7, #4]
 8008b0e:	4613      	mov	r3, r2
 8008b10:	011b      	lsls	r3, r3, #4
 8008b12:	1a9b      	subs	r3, r3, r2
 8008b14:	009b      	lsls	r3, r3, #2
 8008b16:	440b      	add	r3, r1
 8008b18:	334d      	adds	r3, #77	@ 0x4d
 8008b1a:	781b      	ldrb	r3, [r3, #0]
 8008b1c:	2b07      	cmp	r3, #7
 8008b1e:	d00b      	beq.n	8008b38 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8008b20:	78fa      	ldrb	r2, [r7, #3]
 8008b22:	6879      	ldr	r1, [r7, #4]
 8008b24:	4613      	mov	r3, r2
 8008b26:	011b      	lsls	r3, r3, #4
 8008b28:	1a9b      	subs	r3, r3, r2
 8008b2a:	009b      	lsls	r3, r3, #2
 8008b2c:	440b      	add	r3, r1
 8008b2e:	334d      	adds	r3, #77	@ 0x4d
 8008b30:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8008b32:	2b09      	cmp	r3, #9
 8008b34:	f040 80a6 	bne.w	8008c84 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008b38:	78fa      	ldrb	r2, [r7, #3]
 8008b3a:	6879      	ldr	r1, [r7, #4]
 8008b3c:	4613      	mov	r3, r2
 8008b3e:	011b      	lsls	r3, r3, #4
 8008b40:	1a9b      	subs	r3, r3, r2
 8008b42:	009b      	lsls	r3, r3, #2
 8008b44:	440b      	add	r3, r1
 8008b46:	334d      	adds	r3, #77	@ 0x4d
 8008b48:	2202      	movs	r2, #2
 8008b4a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8008b4c:	78fa      	ldrb	r2, [r7, #3]
 8008b4e:	6879      	ldr	r1, [r7, #4]
 8008b50:	4613      	mov	r3, r2
 8008b52:	011b      	lsls	r3, r3, #4
 8008b54:	1a9b      	subs	r3, r3, r2
 8008b56:	009b      	lsls	r3, r3, #2
 8008b58:	440b      	add	r3, r1
 8008b5a:	3344      	adds	r3, #68	@ 0x44
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	1c59      	adds	r1, r3, #1
 8008b60:	6878      	ldr	r0, [r7, #4]
 8008b62:	4613      	mov	r3, r2
 8008b64:	011b      	lsls	r3, r3, #4
 8008b66:	1a9b      	subs	r3, r3, r2
 8008b68:	009b      	lsls	r3, r3, #2
 8008b6a:	4403      	add	r3, r0
 8008b6c:	3344      	adds	r3, #68	@ 0x44
 8008b6e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008b70:	78fa      	ldrb	r2, [r7, #3]
 8008b72:	6879      	ldr	r1, [r7, #4]
 8008b74:	4613      	mov	r3, r2
 8008b76:	011b      	lsls	r3, r3, #4
 8008b78:	1a9b      	subs	r3, r3, r2
 8008b7a:	009b      	lsls	r3, r3, #2
 8008b7c:	440b      	add	r3, r1
 8008b7e:	3344      	adds	r3, #68	@ 0x44
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	2b02      	cmp	r3, #2
 8008b84:	d943      	bls.n	8008c0e <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8008b86:	78fa      	ldrb	r2, [r7, #3]
 8008b88:	6879      	ldr	r1, [r7, #4]
 8008b8a:	4613      	mov	r3, r2
 8008b8c:	011b      	lsls	r3, r3, #4
 8008b8e:	1a9b      	subs	r3, r3, r2
 8008b90:	009b      	lsls	r3, r3, #2
 8008b92:	440b      	add	r3, r1
 8008b94:	3344      	adds	r3, #68	@ 0x44
 8008b96:	2200      	movs	r2, #0
 8008b98:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8008b9a:	78fa      	ldrb	r2, [r7, #3]
 8008b9c:	6879      	ldr	r1, [r7, #4]
 8008b9e:	4613      	mov	r3, r2
 8008ba0:	011b      	lsls	r3, r3, #4
 8008ba2:	1a9b      	subs	r3, r3, r2
 8008ba4:	009b      	lsls	r3, r3, #2
 8008ba6:	440b      	add	r3, r1
 8008ba8:	331a      	adds	r3, #26
 8008baa:	781b      	ldrb	r3, [r3, #0]
 8008bac:	2b01      	cmp	r3, #1
 8008bae:	d123      	bne.n	8008bf8 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8008bb0:	78fa      	ldrb	r2, [r7, #3]
 8008bb2:	6879      	ldr	r1, [r7, #4]
 8008bb4:	4613      	mov	r3, r2
 8008bb6:	011b      	lsls	r3, r3, #4
 8008bb8:	1a9b      	subs	r3, r3, r2
 8008bba:	009b      	lsls	r3, r3, #2
 8008bbc:	440b      	add	r3, r1
 8008bbe:	331b      	adds	r3, #27
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8008bc4:	78fa      	ldrb	r2, [r7, #3]
 8008bc6:	6879      	ldr	r1, [r7, #4]
 8008bc8:	4613      	mov	r3, r2
 8008bca:	011b      	lsls	r3, r3, #4
 8008bcc:	1a9b      	subs	r3, r3, r2
 8008bce:	009b      	lsls	r3, r3, #2
 8008bd0:	440b      	add	r3, r1
 8008bd2:	331c      	adds	r3, #28
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008bd8:	78fb      	ldrb	r3, [r7, #3]
 8008bda:	015a      	lsls	r2, r3, #5
 8008bdc:	693b      	ldr	r3, [r7, #16]
 8008bde:	4413      	add	r3, r2
 8008be0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008be4:	685b      	ldr	r3, [r3, #4]
 8008be6:	78fa      	ldrb	r2, [r7, #3]
 8008be8:	0151      	lsls	r1, r2, #5
 8008bea:	693a      	ldr	r2, [r7, #16]
 8008bec:	440a      	add	r2, r1
 8008bee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008bf2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008bf6:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8008bf8:	78fa      	ldrb	r2, [r7, #3]
 8008bfa:	6879      	ldr	r1, [r7, #4]
 8008bfc:	4613      	mov	r3, r2
 8008bfe:	011b      	lsls	r3, r3, #4
 8008c00:	1a9b      	subs	r3, r3, r2
 8008c02:	009b      	lsls	r3, r3, #2
 8008c04:	440b      	add	r3, r1
 8008c06:	334c      	adds	r3, #76	@ 0x4c
 8008c08:	2204      	movs	r2, #4
 8008c0a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008c0c:	e229      	b.n	8009062 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008c0e:	78fa      	ldrb	r2, [r7, #3]
 8008c10:	6879      	ldr	r1, [r7, #4]
 8008c12:	4613      	mov	r3, r2
 8008c14:	011b      	lsls	r3, r3, #4
 8008c16:	1a9b      	subs	r3, r3, r2
 8008c18:	009b      	lsls	r3, r3, #2
 8008c1a:	440b      	add	r3, r1
 8008c1c:	334c      	adds	r3, #76	@ 0x4c
 8008c1e:	2202      	movs	r2, #2
 8008c20:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008c22:	78fa      	ldrb	r2, [r7, #3]
 8008c24:	6879      	ldr	r1, [r7, #4]
 8008c26:	4613      	mov	r3, r2
 8008c28:	011b      	lsls	r3, r3, #4
 8008c2a:	1a9b      	subs	r3, r3, r2
 8008c2c:	009b      	lsls	r3, r3, #2
 8008c2e:	440b      	add	r3, r1
 8008c30:	3326      	adds	r3, #38	@ 0x26
 8008c32:	781b      	ldrb	r3, [r3, #0]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d00b      	beq.n	8008c50 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008c38:	78fa      	ldrb	r2, [r7, #3]
 8008c3a:	6879      	ldr	r1, [r7, #4]
 8008c3c:	4613      	mov	r3, r2
 8008c3e:	011b      	lsls	r3, r3, #4
 8008c40:	1a9b      	subs	r3, r3, r2
 8008c42:	009b      	lsls	r3, r3, #2
 8008c44:	440b      	add	r3, r1
 8008c46:	3326      	adds	r3, #38	@ 0x26
 8008c48:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008c4a:	2b02      	cmp	r3, #2
 8008c4c:	f040 8209 	bne.w	8009062 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8008c50:	78fb      	ldrb	r3, [r7, #3]
 8008c52:	015a      	lsls	r2, r3, #5
 8008c54:	693b      	ldr	r3, [r7, #16]
 8008c56:	4413      	add	r3, r2
 8008c58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008c66:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008c6e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008c70:	78fb      	ldrb	r3, [r7, #3]
 8008c72:	015a      	lsls	r2, r3, #5
 8008c74:	693b      	ldr	r3, [r7, #16]
 8008c76:	4413      	add	r3, r2
 8008c78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c7c:	461a      	mov	r2, r3
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008c82:	e1ee      	b.n	8009062 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8008c84:	78fa      	ldrb	r2, [r7, #3]
 8008c86:	6879      	ldr	r1, [r7, #4]
 8008c88:	4613      	mov	r3, r2
 8008c8a:	011b      	lsls	r3, r3, #4
 8008c8c:	1a9b      	subs	r3, r3, r2
 8008c8e:	009b      	lsls	r3, r3, #2
 8008c90:	440b      	add	r3, r1
 8008c92:	334d      	adds	r3, #77	@ 0x4d
 8008c94:	781b      	ldrb	r3, [r3, #0]
 8008c96:	2b05      	cmp	r3, #5
 8008c98:	f040 80c8 	bne.w	8008e2c <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008c9c:	78fa      	ldrb	r2, [r7, #3]
 8008c9e:	6879      	ldr	r1, [r7, #4]
 8008ca0:	4613      	mov	r3, r2
 8008ca2:	011b      	lsls	r3, r3, #4
 8008ca4:	1a9b      	subs	r3, r3, r2
 8008ca6:	009b      	lsls	r3, r3, #2
 8008ca8:	440b      	add	r3, r1
 8008caa:	334d      	adds	r3, #77	@ 0x4d
 8008cac:	2202      	movs	r2, #2
 8008cae:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8008cb0:	78fa      	ldrb	r2, [r7, #3]
 8008cb2:	6879      	ldr	r1, [r7, #4]
 8008cb4:	4613      	mov	r3, r2
 8008cb6:	011b      	lsls	r3, r3, #4
 8008cb8:	1a9b      	subs	r3, r3, r2
 8008cba:	009b      	lsls	r3, r3, #2
 8008cbc:	440b      	add	r3, r1
 8008cbe:	331b      	adds	r3, #27
 8008cc0:	781b      	ldrb	r3, [r3, #0]
 8008cc2:	2b01      	cmp	r3, #1
 8008cc4:	f040 81ce 	bne.w	8009064 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8008cc8:	78fa      	ldrb	r2, [r7, #3]
 8008cca:	6879      	ldr	r1, [r7, #4]
 8008ccc:	4613      	mov	r3, r2
 8008cce:	011b      	lsls	r3, r3, #4
 8008cd0:	1a9b      	subs	r3, r3, r2
 8008cd2:	009b      	lsls	r3, r3, #2
 8008cd4:	440b      	add	r3, r1
 8008cd6:	3326      	adds	r3, #38	@ 0x26
 8008cd8:	781b      	ldrb	r3, [r3, #0]
 8008cda:	2b03      	cmp	r3, #3
 8008cdc:	d16b      	bne.n	8008db6 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8008cde:	78fa      	ldrb	r2, [r7, #3]
 8008ce0:	6879      	ldr	r1, [r7, #4]
 8008ce2:	4613      	mov	r3, r2
 8008ce4:	011b      	lsls	r3, r3, #4
 8008ce6:	1a9b      	subs	r3, r3, r2
 8008ce8:	009b      	lsls	r3, r3, #2
 8008cea:	440b      	add	r3, r1
 8008cec:	3348      	adds	r3, #72	@ 0x48
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	1c59      	adds	r1, r3, #1
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	4613      	mov	r3, r2
 8008cf6:	011b      	lsls	r3, r3, #4
 8008cf8:	1a9b      	subs	r3, r3, r2
 8008cfa:	009b      	lsls	r3, r3, #2
 8008cfc:	4403      	add	r3, r0
 8008cfe:	3348      	adds	r3, #72	@ 0x48
 8008d00:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8008d02:	78fa      	ldrb	r2, [r7, #3]
 8008d04:	6879      	ldr	r1, [r7, #4]
 8008d06:	4613      	mov	r3, r2
 8008d08:	011b      	lsls	r3, r3, #4
 8008d0a:	1a9b      	subs	r3, r3, r2
 8008d0c:	009b      	lsls	r3, r3, #2
 8008d0e:	440b      	add	r3, r1
 8008d10:	3348      	adds	r3, #72	@ 0x48
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	2b02      	cmp	r3, #2
 8008d16:	d943      	bls.n	8008da0 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8008d18:	78fa      	ldrb	r2, [r7, #3]
 8008d1a:	6879      	ldr	r1, [r7, #4]
 8008d1c:	4613      	mov	r3, r2
 8008d1e:	011b      	lsls	r3, r3, #4
 8008d20:	1a9b      	subs	r3, r3, r2
 8008d22:	009b      	lsls	r3, r3, #2
 8008d24:	440b      	add	r3, r1
 8008d26:	3348      	adds	r3, #72	@ 0x48
 8008d28:	2200      	movs	r2, #0
 8008d2a:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8008d2c:	78fa      	ldrb	r2, [r7, #3]
 8008d2e:	6879      	ldr	r1, [r7, #4]
 8008d30:	4613      	mov	r3, r2
 8008d32:	011b      	lsls	r3, r3, #4
 8008d34:	1a9b      	subs	r3, r3, r2
 8008d36:	009b      	lsls	r3, r3, #2
 8008d38:	440b      	add	r3, r1
 8008d3a:	331b      	adds	r3, #27
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8008d40:	78fa      	ldrb	r2, [r7, #3]
 8008d42:	6879      	ldr	r1, [r7, #4]
 8008d44:	4613      	mov	r3, r2
 8008d46:	011b      	lsls	r3, r3, #4
 8008d48:	1a9b      	subs	r3, r3, r2
 8008d4a:	009b      	lsls	r3, r3, #2
 8008d4c:	440b      	add	r3, r1
 8008d4e:	3344      	adds	r3, #68	@ 0x44
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	2b02      	cmp	r3, #2
 8008d54:	d809      	bhi.n	8008d6a <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8008d56:	78fa      	ldrb	r2, [r7, #3]
 8008d58:	6879      	ldr	r1, [r7, #4]
 8008d5a:	4613      	mov	r3, r2
 8008d5c:	011b      	lsls	r3, r3, #4
 8008d5e:	1a9b      	subs	r3, r3, r2
 8008d60:	009b      	lsls	r3, r3, #2
 8008d62:	440b      	add	r3, r1
 8008d64:	331c      	adds	r3, #28
 8008d66:	2201      	movs	r2, #1
 8008d68:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008d6a:	78fb      	ldrb	r3, [r7, #3]
 8008d6c:	015a      	lsls	r2, r3, #5
 8008d6e:	693b      	ldr	r3, [r7, #16]
 8008d70:	4413      	add	r3, r2
 8008d72:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d76:	685b      	ldr	r3, [r3, #4]
 8008d78:	78fa      	ldrb	r2, [r7, #3]
 8008d7a:	0151      	lsls	r1, r2, #5
 8008d7c:	693a      	ldr	r2, [r7, #16]
 8008d7e:	440a      	add	r2, r1
 8008d80:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008d84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008d88:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8008d8a:	78fa      	ldrb	r2, [r7, #3]
 8008d8c:	6879      	ldr	r1, [r7, #4]
 8008d8e:	4613      	mov	r3, r2
 8008d90:	011b      	lsls	r3, r3, #4
 8008d92:	1a9b      	subs	r3, r3, r2
 8008d94:	009b      	lsls	r3, r3, #2
 8008d96:	440b      	add	r3, r1
 8008d98:	334c      	adds	r3, #76	@ 0x4c
 8008d9a:	2204      	movs	r2, #4
 8008d9c:	701a      	strb	r2, [r3, #0]
 8008d9e:	e014      	b.n	8008dca <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008da0:	78fa      	ldrb	r2, [r7, #3]
 8008da2:	6879      	ldr	r1, [r7, #4]
 8008da4:	4613      	mov	r3, r2
 8008da6:	011b      	lsls	r3, r3, #4
 8008da8:	1a9b      	subs	r3, r3, r2
 8008daa:	009b      	lsls	r3, r3, #2
 8008dac:	440b      	add	r3, r1
 8008dae:	334c      	adds	r3, #76	@ 0x4c
 8008db0:	2202      	movs	r2, #2
 8008db2:	701a      	strb	r2, [r3, #0]
 8008db4:	e009      	b.n	8008dca <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008db6:	78fa      	ldrb	r2, [r7, #3]
 8008db8:	6879      	ldr	r1, [r7, #4]
 8008dba:	4613      	mov	r3, r2
 8008dbc:	011b      	lsls	r3, r3, #4
 8008dbe:	1a9b      	subs	r3, r3, r2
 8008dc0:	009b      	lsls	r3, r3, #2
 8008dc2:	440b      	add	r3, r1
 8008dc4:	334c      	adds	r3, #76	@ 0x4c
 8008dc6:	2202      	movs	r2, #2
 8008dc8:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008dca:	78fa      	ldrb	r2, [r7, #3]
 8008dcc:	6879      	ldr	r1, [r7, #4]
 8008dce:	4613      	mov	r3, r2
 8008dd0:	011b      	lsls	r3, r3, #4
 8008dd2:	1a9b      	subs	r3, r3, r2
 8008dd4:	009b      	lsls	r3, r3, #2
 8008dd6:	440b      	add	r3, r1
 8008dd8:	3326      	adds	r3, #38	@ 0x26
 8008dda:	781b      	ldrb	r3, [r3, #0]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d00b      	beq.n	8008df8 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008de0:	78fa      	ldrb	r2, [r7, #3]
 8008de2:	6879      	ldr	r1, [r7, #4]
 8008de4:	4613      	mov	r3, r2
 8008de6:	011b      	lsls	r3, r3, #4
 8008de8:	1a9b      	subs	r3, r3, r2
 8008dea:	009b      	lsls	r3, r3, #2
 8008dec:	440b      	add	r3, r1
 8008dee:	3326      	adds	r3, #38	@ 0x26
 8008df0:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008df2:	2b02      	cmp	r3, #2
 8008df4:	f040 8136 	bne.w	8009064 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8008df8:	78fb      	ldrb	r3, [r7, #3]
 8008dfa:	015a      	lsls	r2, r3, #5
 8008dfc:	693b      	ldr	r3, [r7, #16]
 8008dfe:	4413      	add	r3, r2
 8008e00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008e0e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008e16:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008e18:	78fb      	ldrb	r3, [r7, #3]
 8008e1a:	015a      	lsls	r2, r3, #5
 8008e1c:	693b      	ldr	r3, [r7, #16]
 8008e1e:	4413      	add	r3, r2
 8008e20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e24:	461a      	mov	r2, r3
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	6013      	str	r3, [r2, #0]
 8008e2a:	e11b      	b.n	8009064 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8008e2c:	78fa      	ldrb	r2, [r7, #3]
 8008e2e:	6879      	ldr	r1, [r7, #4]
 8008e30:	4613      	mov	r3, r2
 8008e32:	011b      	lsls	r3, r3, #4
 8008e34:	1a9b      	subs	r3, r3, r2
 8008e36:	009b      	lsls	r3, r3, #2
 8008e38:	440b      	add	r3, r1
 8008e3a:	334d      	adds	r3, #77	@ 0x4d
 8008e3c:	781b      	ldrb	r3, [r3, #0]
 8008e3e:	2b03      	cmp	r3, #3
 8008e40:	f040 8081 	bne.w	8008f46 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008e44:	78fa      	ldrb	r2, [r7, #3]
 8008e46:	6879      	ldr	r1, [r7, #4]
 8008e48:	4613      	mov	r3, r2
 8008e4a:	011b      	lsls	r3, r3, #4
 8008e4c:	1a9b      	subs	r3, r3, r2
 8008e4e:	009b      	lsls	r3, r3, #2
 8008e50:	440b      	add	r3, r1
 8008e52:	334d      	adds	r3, #77	@ 0x4d
 8008e54:	2202      	movs	r2, #2
 8008e56:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8008e58:	78fa      	ldrb	r2, [r7, #3]
 8008e5a:	6879      	ldr	r1, [r7, #4]
 8008e5c:	4613      	mov	r3, r2
 8008e5e:	011b      	lsls	r3, r3, #4
 8008e60:	1a9b      	subs	r3, r3, r2
 8008e62:	009b      	lsls	r3, r3, #2
 8008e64:	440b      	add	r3, r1
 8008e66:	331b      	adds	r3, #27
 8008e68:	781b      	ldrb	r3, [r3, #0]
 8008e6a:	2b01      	cmp	r3, #1
 8008e6c:	f040 80fa 	bne.w	8009064 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008e70:	78fa      	ldrb	r2, [r7, #3]
 8008e72:	6879      	ldr	r1, [r7, #4]
 8008e74:	4613      	mov	r3, r2
 8008e76:	011b      	lsls	r3, r3, #4
 8008e78:	1a9b      	subs	r3, r3, r2
 8008e7a:	009b      	lsls	r3, r3, #2
 8008e7c:	440b      	add	r3, r1
 8008e7e:	334c      	adds	r3, #76	@ 0x4c
 8008e80:	2202      	movs	r2, #2
 8008e82:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8008e84:	78fb      	ldrb	r3, [r7, #3]
 8008e86:	015a      	lsls	r2, r3, #5
 8008e88:	693b      	ldr	r3, [r7, #16]
 8008e8a:	4413      	add	r3, r2
 8008e8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e90:	685b      	ldr	r3, [r3, #4]
 8008e92:	78fa      	ldrb	r2, [r7, #3]
 8008e94:	0151      	lsls	r1, r2, #5
 8008e96:	693a      	ldr	r2, [r7, #16]
 8008e98:	440a      	add	r2, r1
 8008e9a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008e9e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008ea2:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8008ea4:	78fb      	ldrb	r3, [r7, #3]
 8008ea6:	015a      	lsls	r2, r3, #5
 8008ea8:	693b      	ldr	r3, [r7, #16]
 8008eaa:	4413      	add	r3, r2
 8008eac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008eb0:	68db      	ldr	r3, [r3, #12]
 8008eb2:	78fa      	ldrb	r2, [r7, #3]
 8008eb4:	0151      	lsls	r1, r2, #5
 8008eb6:	693a      	ldr	r2, [r7, #16]
 8008eb8:	440a      	add	r2, r1
 8008eba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008ebe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ec2:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8008ec4:	78fb      	ldrb	r3, [r7, #3]
 8008ec6:	015a      	lsls	r2, r3, #5
 8008ec8:	693b      	ldr	r3, [r7, #16]
 8008eca:	4413      	add	r3, r2
 8008ecc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ed0:	68db      	ldr	r3, [r3, #12]
 8008ed2:	78fa      	ldrb	r2, [r7, #3]
 8008ed4:	0151      	lsls	r1, r2, #5
 8008ed6:	693a      	ldr	r2, [r7, #16]
 8008ed8:	440a      	add	r2, r1
 8008eda:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008ede:	f023 0320 	bic.w	r3, r3, #32
 8008ee2:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008ee4:	78fa      	ldrb	r2, [r7, #3]
 8008ee6:	6879      	ldr	r1, [r7, #4]
 8008ee8:	4613      	mov	r3, r2
 8008eea:	011b      	lsls	r3, r3, #4
 8008eec:	1a9b      	subs	r3, r3, r2
 8008eee:	009b      	lsls	r3, r3, #2
 8008ef0:	440b      	add	r3, r1
 8008ef2:	3326      	adds	r3, #38	@ 0x26
 8008ef4:	781b      	ldrb	r3, [r3, #0]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d00b      	beq.n	8008f12 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008efa:	78fa      	ldrb	r2, [r7, #3]
 8008efc:	6879      	ldr	r1, [r7, #4]
 8008efe:	4613      	mov	r3, r2
 8008f00:	011b      	lsls	r3, r3, #4
 8008f02:	1a9b      	subs	r3, r3, r2
 8008f04:	009b      	lsls	r3, r3, #2
 8008f06:	440b      	add	r3, r1
 8008f08:	3326      	adds	r3, #38	@ 0x26
 8008f0a:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008f0c:	2b02      	cmp	r3, #2
 8008f0e:	f040 80a9 	bne.w	8009064 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8008f12:	78fb      	ldrb	r3, [r7, #3]
 8008f14:	015a      	lsls	r2, r3, #5
 8008f16:	693b      	ldr	r3, [r7, #16]
 8008f18:	4413      	add	r3, r2
 8008f1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008f28:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008f30:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008f32:	78fb      	ldrb	r3, [r7, #3]
 8008f34:	015a      	lsls	r2, r3, #5
 8008f36:	693b      	ldr	r3, [r7, #16]
 8008f38:	4413      	add	r3, r2
 8008f3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f3e:	461a      	mov	r2, r3
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	6013      	str	r3, [r2, #0]
 8008f44:	e08e      	b.n	8009064 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8008f46:	78fa      	ldrb	r2, [r7, #3]
 8008f48:	6879      	ldr	r1, [r7, #4]
 8008f4a:	4613      	mov	r3, r2
 8008f4c:	011b      	lsls	r3, r3, #4
 8008f4e:	1a9b      	subs	r3, r3, r2
 8008f50:	009b      	lsls	r3, r3, #2
 8008f52:	440b      	add	r3, r1
 8008f54:	334d      	adds	r3, #77	@ 0x4d
 8008f56:	781b      	ldrb	r3, [r3, #0]
 8008f58:	2b04      	cmp	r3, #4
 8008f5a:	d143      	bne.n	8008fe4 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008f5c:	78fa      	ldrb	r2, [r7, #3]
 8008f5e:	6879      	ldr	r1, [r7, #4]
 8008f60:	4613      	mov	r3, r2
 8008f62:	011b      	lsls	r3, r3, #4
 8008f64:	1a9b      	subs	r3, r3, r2
 8008f66:	009b      	lsls	r3, r3, #2
 8008f68:	440b      	add	r3, r1
 8008f6a:	334d      	adds	r3, #77	@ 0x4d
 8008f6c:	2202      	movs	r2, #2
 8008f6e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008f70:	78fa      	ldrb	r2, [r7, #3]
 8008f72:	6879      	ldr	r1, [r7, #4]
 8008f74:	4613      	mov	r3, r2
 8008f76:	011b      	lsls	r3, r3, #4
 8008f78:	1a9b      	subs	r3, r3, r2
 8008f7a:	009b      	lsls	r3, r3, #2
 8008f7c:	440b      	add	r3, r1
 8008f7e:	334c      	adds	r3, #76	@ 0x4c
 8008f80:	2202      	movs	r2, #2
 8008f82:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008f84:	78fa      	ldrb	r2, [r7, #3]
 8008f86:	6879      	ldr	r1, [r7, #4]
 8008f88:	4613      	mov	r3, r2
 8008f8a:	011b      	lsls	r3, r3, #4
 8008f8c:	1a9b      	subs	r3, r3, r2
 8008f8e:	009b      	lsls	r3, r3, #2
 8008f90:	440b      	add	r3, r1
 8008f92:	3326      	adds	r3, #38	@ 0x26
 8008f94:	781b      	ldrb	r3, [r3, #0]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d00a      	beq.n	8008fb0 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008f9a:	78fa      	ldrb	r2, [r7, #3]
 8008f9c:	6879      	ldr	r1, [r7, #4]
 8008f9e:	4613      	mov	r3, r2
 8008fa0:	011b      	lsls	r3, r3, #4
 8008fa2:	1a9b      	subs	r3, r3, r2
 8008fa4:	009b      	lsls	r3, r3, #2
 8008fa6:	440b      	add	r3, r1
 8008fa8:	3326      	adds	r3, #38	@ 0x26
 8008faa:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008fac:	2b02      	cmp	r3, #2
 8008fae:	d159      	bne.n	8009064 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8008fb0:	78fb      	ldrb	r3, [r7, #3]
 8008fb2:	015a      	lsls	r2, r3, #5
 8008fb4:	693b      	ldr	r3, [r7, #16]
 8008fb6:	4413      	add	r3, r2
 8008fb8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008fc6:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008fce:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8008fd0:	78fb      	ldrb	r3, [r7, #3]
 8008fd2:	015a      	lsls	r2, r3, #5
 8008fd4:	693b      	ldr	r3, [r7, #16]
 8008fd6:	4413      	add	r3, r2
 8008fd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008fdc:	461a      	mov	r2, r3
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	6013      	str	r3, [r2, #0]
 8008fe2:	e03f      	b.n	8009064 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8008fe4:	78fa      	ldrb	r2, [r7, #3]
 8008fe6:	6879      	ldr	r1, [r7, #4]
 8008fe8:	4613      	mov	r3, r2
 8008fea:	011b      	lsls	r3, r3, #4
 8008fec:	1a9b      	subs	r3, r3, r2
 8008fee:	009b      	lsls	r3, r3, #2
 8008ff0:	440b      	add	r3, r1
 8008ff2:	334d      	adds	r3, #77	@ 0x4d
 8008ff4:	781b      	ldrb	r3, [r3, #0]
 8008ff6:	2b08      	cmp	r3, #8
 8008ff8:	d126      	bne.n	8009048 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008ffa:	78fa      	ldrb	r2, [r7, #3]
 8008ffc:	6879      	ldr	r1, [r7, #4]
 8008ffe:	4613      	mov	r3, r2
 8009000:	011b      	lsls	r3, r3, #4
 8009002:	1a9b      	subs	r3, r3, r2
 8009004:	009b      	lsls	r3, r3, #2
 8009006:	440b      	add	r3, r1
 8009008:	334d      	adds	r3, #77	@ 0x4d
 800900a:	2202      	movs	r2, #2
 800900c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800900e:	78fa      	ldrb	r2, [r7, #3]
 8009010:	6879      	ldr	r1, [r7, #4]
 8009012:	4613      	mov	r3, r2
 8009014:	011b      	lsls	r3, r3, #4
 8009016:	1a9b      	subs	r3, r3, r2
 8009018:	009b      	lsls	r3, r3, #2
 800901a:	440b      	add	r3, r1
 800901c:	3344      	adds	r3, #68	@ 0x44
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	1c59      	adds	r1, r3, #1
 8009022:	6878      	ldr	r0, [r7, #4]
 8009024:	4613      	mov	r3, r2
 8009026:	011b      	lsls	r3, r3, #4
 8009028:	1a9b      	subs	r3, r3, r2
 800902a:	009b      	lsls	r3, r3, #2
 800902c:	4403      	add	r3, r0
 800902e:	3344      	adds	r3, #68	@ 0x44
 8009030:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8009032:	78fa      	ldrb	r2, [r7, #3]
 8009034:	6879      	ldr	r1, [r7, #4]
 8009036:	4613      	mov	r3, r2
 8009038:	011b      	lsls	r3, r3, #4
 800903a:	1a9b      	subs	r3, r3, r2
 800903c:	009b      	lsls	r3, r3, #2
 800903e:	440b      	add	r3, r1
 8009040:	334c      	adds	r3, #76	@ 0x4c
 8009042:	2204      	movs	r2, #4
 8009044:	701a      	strb	r2, [r3, #0]
 8009046:	e00d      	b.n	8009064 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8009048:	78fa      	ldrb	r2, [r7, #3]
 800904a:	6879      	ldr	r1, [r7, #4]
 800904c:	4613      	mov	r3, r2
 800904e:	011b      	lsls	r3, r3, #4
 8009050:	1a9b      	subs	r3, r3, r2
 8009052:	009b      	lsls	r3, r3, #2
 8009054:	440b      	add	r3, r1
 8009056:	334d      	adds	r3, #77	@ 0x4d
 8009058:	781b      	ldrb	r3, [r3, #0]
 800905a:	2b02      	cmp	r3, #2
 800905c:	f000 8100 	beq.w	8009260 <HCD_HC_IN_IRQHandler+0xcca>
 8009060:	e000      	b.n	8009064 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009062:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8009064:	78fa      	ldrb	r2, [r7, #3]
 8009066:	6879      	ldr	r1, [r7, #4]
 8009068:	4613      	mov	r3, r2
 800906a:	011b      	lsls	r3, r3, #4
 800906c:	1a9b      	subs	r3, r3, r2
 800906e:	009b      	lsls	r3, r3, #2
 8009070:	440b      	add	r3, r1
 8009072:	334c      	adds	r3, #76	@ 0x4c
 8009074:	781a      	ldrb	r2, [r3, #0]
 8009076:	78fb      	ldrb	r3, [r7, #3]
 8009078:	4619      	mov	r1, r3
 800907a:	6878      	ldr	r0, [r7, #4]
 800907c:	f7fb f9dc 	bl	8004438 <HAL_HCD_HC_NotifyURBChange_Callback>
 8009080:	e0ef      	b.n	8009262 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	78fa      	ldrb	r2, [r7, #3]
 8009088:	4611      	mov	r1, r2
 800908a:	4618      	mov	r0, r3
 800908c:	f009 fcc1 	bl	8012a12 <USB_ReadChInterrupts>
 8009090:	4603      	mov	r3, r0
 8009092:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009096:	2b40      	cmp	r3, #64	@ 0x40
 8009098:	d12f      	bne.n	80090fa <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800909a:	78fb      	ldrb	r3, [r7, #3]
 800909c:	015a      	lsls	r2, r3, #5
 800909e:	693b      	ldr	r3, [r7, #16]
 80090a0:	4413      	add	r3, r2
 80090a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090a6:	461a      	mov	r2, r3
 80090a8:	2340      	movs	r3, #64	@ 0x40
 80090aa:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80090ac:	78fa      	ldrb	r2, [r7, #3]
 80090ae:	6879      	ldr	r1, [r7, #4]
 80090b0:	4613      	mov	r3, r2
 80090b2:	011b      	lsls	r3, r3, #4
 80090b4:	1a9b      	subs	r3, r3, r2
 80090b6:	009b      	lsls	r3, r3, #2
 80090b8:	440b      	add	r3, r1
 80090ba:	334d      	adds	r3, #77	@ 0x4d
 80090bc:	2205      	movs	r2, #5
 80090be:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80090c0:	78fa      	ldrb	r2, [r7, #3]
 80090c2:	6879      	ldr	r1, [r7, #4]
 80090c4:	4613      	mov	r3, r2
 80090c6:	011b      	lsls	r3, r3, #4
 80090c8:	1a9b      	subs	r3, r3, r2
 80090ca:	009b      	lsls	r3, r3, #2
 80090cc:	440b      	add	r3, r1
 80090ce:	331a      	adds	r3, #26
 80090d0:	781b      	ldrb	r3, [r3, #0]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d109      	bne.n	80090ea <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80090d6:	78fa      	ldrb	r2, [r7, #3]
 80090d8:	6879      	ldr	r1, [r7, #4]
 80090da:	4613      	mov	r3, r2
 80090dc:	011b      	lsls	r3, r3, #4
 80090de:	1a9b      	subs	r3, r3, r2
 80090e0:	009b      	lsls	r3, r3, #2
 80090e2:	440b      	add	r3, r1
 80090e4:	3344      	adds	r3, #68	@ 0x44
 80090e6:	2200      	movs	r2, #0
 80090e8:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	78fa      	ldrb	r2, [r7, #3]
 80090f0:	4611      	mov	r1, r2
 80090f2:	4618      	mov	r0, r3
 80090f4:	f00a fb07 	bl	8013706 <USB_HC_Halt>
 80090f8:	e0b3      	b.n	8009262 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	78fa      	ldrb	r2, [r7, #3]
 8009100:	4611      	mov	r1, r2
 8009102:	4618      	mov	r0, r3
 8009104:	f009 fc85 	bl	8012a12 <USB_ReadChInterrupts>
 8009108:	4603      	mov	r3, r0
 800910a:	f003 0310 	and.w	r3, r3, #16
 800910e:	2b10      	cmp	r3, #16
 8009110:	f040 80a7 	bne.w	8009262 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8009114:	78fa      	ldrb	r2, [r7, #3]
 8009116:	6879      	ldr	r1, [r7, #4]
 8009118:	4613      	mov	r3, r2
 800911a:	011b      	lsls	r3, r3, #4
 800911c:	1a9b      	subs	r3, r3, r2
 800911e:	009b      	lsls	r3, r3, #2
 8009120:	440b      	add	r3, r1
 8009122:	3326      	adds	r3, #38	@ 0x26
 8009124:	781b      	ldrb	r3, [r3, #0]
 8009126:	2b03      	cmp	r3, #3
 8009128:	d11b      	bne.n	8009162 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800912a:	78fa      	ldrb	r2, [r7, #3]
 800912c:	6879      	ldr	r1, [r7, #4]
 800912e:	4613      	mov	r3, r2
 8009130:	011b      	lsls	r3, r3, #4
 8009132:	1a9b      	subs	r3, r3, r2
 8009134:	009b      	lsls	r3, r3, #2
 8009136:	440b      	add	r3, r1
 8009138:	3344      	adds	r3, #68	@ 0x44
 800913a:	2200      	movs	r2, #0
 800913c:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800913e:	78fa      	ldrb	r2, [r7, #3]
 8009140:	6879      	ldr	r1, [r7, #4]
 8009142:	4613      	mov	r3, r2
 8009144:	011b      	lsls	r3, r3, #4
 8009146:	1a9b      	subs	r3, r3, r2
 8009148:	009b      	lsls	r3, r3, #2
 800914a:	440b      	add	r3, r1
 800914c:	334d      	adds	r3, #77	@ 0x4d
 800914e:	2204      	movs	r2, #4
 8009150:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	78fa      	ldrb	r2, [r7, #3]
 8009158:	4611      	mov	r1, r2
 800915a:	4618      	mov	r0, r3
 800915c:	f00a fad3 	bl	8013706 <USB_HC_Halt>
 8009160:	e03f      	b.n	80091e2 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8009162:	78fa      	ldrb	r2, [r7, #3]
 8009164:	6879      	ldr	r1, [r7, #4]
 8009166:	4613      	mov	r3, r2
 8009168:	011b      	lsls	r3, r3, #4
 800916a:	1a9b      	subs	r3, r3, r2
 800916c:	009b      	lsls	r3, r3, #2
 800916e:	440b      	add	r3, r1
 8009170:	3326      	adds	r3, #38	@ 0x26
 8009172:	781b      	ldrb	r3, [r3, #0]
 8009174:	2b00      	cmp	r3, #0
 8009176:	d00a      	beq.n	800918e <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8009178:	78fa      	ldrb	r2, [r7, #3]
 800917a:	6879      	ldr	r1, [r7, #4]
 800917c:	4613      	mov	r3, r2
 800917e:	011b      	lsls	r3, r3, #4
 8009180:	1a9b      	subs	r3, r3, r2
 8009182:	009b      	lsls	r3, r3, #2
 8009184:	440b      	add	r3, r1
 8009186:	3326      	adds	r3, #38	@ 0x26
 8009188:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800918a:	2b02      	cmp	r3, #2
 800918c:	d129      	bne.n	80091e2 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800918e:	78fa      	ldrb	r2, [r7, #3]
 8009190:	6879      	ldr	r1, [r7, #4]
 8009192:	4613      	mov	r3, r2
 8009194:	011b      	lsls	r3, r3, #4
 8009196:	1a9b      	subs	r3, r3, r2
 8009198:	009b      	lsls	r3, r3, #2
 800919a:	440b      	add	r3, r1
 800919c:	3344      	adds	r3, #68	@ 0x44
 800919e:	2200      	movs	r2, #0
 80091a0:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	799b      	ldrb	r3, [r3, #6]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d00a      	beq.n	80091c0 <HCD_HC_IN_IRQHandler+0xc2a>
 80091aa:	78fa      	ldrb	r2, [r7, #3]
 80091ac:	6879      	ldr	r1, [r7, #4]
 80091ae:	4613      	mov	r3, r2
 80091b0:	011b      	lsls	r3, r3, #4
 80091b2:	1a9b      	subs	r3, r3, r2
 80091b4:	009b      	lsls	r3, r3, #2
 80091b6:	440b      	add	r3, r1
 80091b8:	331b      	adds	r3, #27
 80091ba:	781b      	ldrb	r3, [r3, #0]
 80091bc:	2b01      	cmp	r3, #1
 80091be:	d110      	bne.n	80091e2 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 80091c0:	78fa      	ldrb	r2, [r7, #3]
 80091c2:	6879      	ldr	r1, [r7, #4]
 80091c4:	4613      	mov	r3, r2
 80091c6:	011b      	lsls	r3, r3, #4
 80091c8:	1a9b      	subs	r3, r3, r2
 80091ca:	009b      	lsls	r3, r3, #2
 80091cc:	440b      	add	r3, r1
 80091ce:	334d      	adds	r3, #77	@ 0x4d
 80091d0:	2204      	movs	r2, #4
 80091d2:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	78fa      	ldrb	r2, [r7, #3]
 80091da:	4611      	mov	r1, r2
 80091dc:	4618      	mov	r0, r3
 80091de:	f00a fa92 	bl	8013706 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 80091e2:	78fa      	ldrb	r2, [r7, #3]
 80091e4:	6879      	ldr	r1, [r7, #4]
 80091e6:	4613      	mov	r3, r2
 80091e8:	011b      	lsls	r3, r3, #4
 80091ea:	1a9b      	subs	r3, r3, r2
 80091ec:	009b      	lsls	r3, r3, #2
 80091ee:	440b      	add	r3, r1
 80091f0:	331b      	adds	r3, #27
 80091f2:	781b      	ldrb	r3, [r3, #0]
 80091f4:	2b01      	cmp	r3, #1
 80091f6:	d129      	bne.n	800924c <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80091f8:	78fa      	ldrb	r2, [r7, #3]
 80091fa:	6879      	ldr	r1, [r7, #4]
 80091fc:	4613      	mov	r3, r2
 80091fe:	011b      	lsls	r3, r3, #4
 8009200:	1a9b      	subs	r3, r3, r2
 8009202:	009b      	lsls	r3, r3, #2
 8009204:	440b      	add	r3, r1
 8009206:	331b      	adds	r3, #27
 8009208:	2200      	movs	r2, #0
 800920a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800920c:	78fb      	ldrb	r3, [r7, #3]
 800920e:	015a      	lsls	r2, r3, #5
 8009210:	693b      	ldr	r3, [r7, #16]
 8009212:	4413      	add	r3, r2
 8009214:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009218:	685b      	ldr	r3, [r3, #4]
 800921a:	78fa      	ldrb	r2, [r7, #3]
 800921c:	0151      	lsls	r1, r2, #5
 800921e:	693a      	ldr	r2, [r7, #16]
 8009220:	440a      	add	r2, r1
 8009222:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009226:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800922a:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 800922c:	78fb      	ldrb	r3, [r7, #3]
 800922e:	015a      	lsls	r2, r3, #5
 8009230:	693b      	ldr	r3, [r7, #16]
 8009232:	4413      	add	r3, r2
 8009234:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009238:	68db      	ldr	r3, [r3, #12]
 800923a:	78fa      	ldrb	r2, [r7, #3]
 800923c:	0151      	lsls	r1, r2, #5
 800923e:	693a      	ldr	r2, [r7, #16]
 8009240:	440a      	add	r2, r1
 8009242:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009246:	f043 0320 	orr.w	r3, r3, #32
 800924a:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800924c:	78fb      	ldrb	r3, [r7, #3]
 800924e:	015a      	lsls	r2, r3, #5
 8009250:	693b      	ldr	r3, [r7, #16]
 8009252:	4413      	add	r3, r2
 8009254:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009258:	461a      	mov	r2, r3
 800925a:	2310      	movs	r3, #16
 800925c:	6093      	str	r3, [r2, #8]
 800925e:	e000      	b.n	8009262 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8009260:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8009262:	3718      	adds	r7, #24
 8009264:	46bd      	mov	sp, r7
 8009266:	bd80      	pop	{r7, pc}

08009268 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8009268:	b580      	push	{r7, lr}
 800926a:	b086      	sub	sp, #24
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
 8009270:	460b      	mov	r3, r1
 8009272:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800927a:	697b      	ldr	r3, [r7, #20]
 800927c:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	78fa      	ldrb	r2, [r7, #3]
 8009284:	4611      	mov	r1, r2
 8009286:	4618      	mov	r0, r3
 8009288:	f009 fbc3 	bl	8012a12 <USB_ReadChInterrupts>
 800928c:	4603      	mov	r3, r0
 800928e:	f003 0304 	and.w	r3, r3, #4
 8009292:	2b04      	cmp	r3, #4
 8009294:	d11b      	bne.n	80092ce <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8009296:	78fb      	ldrb	r3, [r7, #3]
 8009298:	015a      	lsls	r2, r3, #5
 800929a:	693b      	ldr	r3, [r7, #16]
 800929c:	4413      	add	r3, r2
 800929e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80092a2:	461a      	mov	r2, r3
 80092a4:	2304      	movs	r3, #4
 80092a6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80092a8:	78fa      	ldrb	r2, [r7, #3]
 80092aa:	6879      	ldr	r1, [r7, #4]
 80092ac:	4613      	mov	r3, r2
 80092ae:	011b      	lsls	r3, r3, #4
 80092b0:	1a9b      	subs	r3, r3, r2
 80092b2:	009b      	lsls	r3, r3, #2
 80092b4:	440b      	add	r3, r1
 80092b6:	334d      	adds	r3, #77	@ 0x4d
 80092b8:	2207      	movs	r2, #7
 80092ba:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	78fa      	ldrb	r2, [r7, #3]
 80092c2:	4611      	mov	r1, r2
 80092c4:	4618      	mov	r0, r3
 80092c6:	f00a fa1e 	bl	8013706 <USB_HC_Halt>
 80092ca:	f000 bc89 	b.w	8009be0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	78fa      	ldrb	r2, [r7, #3]
 80092d4:	4611      	mov	r1, r2
 80092d6:	4618      	mov	r0, r3
 80092d8:	f009 fb9b 	bl	8012a12 <USB_ReadChInterrupts>
 80092dc:	4603      	mov	r3, r0
 80092de:	f003 0320 	and.w	r3, r3, #32
 80092e2:	2b20      	cmp	r3, #32
 80092e4:	f040 8082 	bne.w	80093ec <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80092e8:	78fb      	ldrb	r3, [r7, #3]
 80092ea:	015a      	lsls	r2, r3, #5
 80092ec:	693b      	ldr	r3, [r7, #16]
 80092ee:	4413      	add	r3, r2
 80092f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80092f4:	461a      	mov	r2, r3
 80092f6:	2320      	movs	r3, #32
 80092f8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 80092fa:	78fa      	ldrb	r2, [r7, #3]
 80092fc:	6879      	ldr	r1, [r7, #4]
 80092fe:	4613      	mov	r3, r2
 8009300:	011b      	lsls	r3, r3, #4
 8009302:	1a9b      	subs	r3, r3, r2
 8009304:	009b      	lsls	r3, r3, #2
 8009306:	440b      	add	r3, r1
 8009308:	3319      	adds	r3, #25
 800930a:	781b      	ldrb	r3, [r3, #0]
 800930c:	2b01      	cmp	r3, #1
 800930e:	d124      	bne.n	800935a <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8009310:	78fa      	ldrb	r2, [r7, #3]
 8009312:	6879      	ldr	r1, [r7, #4]
 8009314:	4613      	mov	r3, r2
 8009316:	011b      	lsls	r3, r3, #4
 8009318:	1a9b      	subs	r3, r3, r2
 800931a:	009b      	lsls	r3, r3, #2
 800931c:	440b      	add	r3, r1
 800931e:	3319      	adds	r3, #25
 8009320:	2200      	movs	r2, #0
 8009322:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009324:	78fa      	ldrb	r2, [r7, #3]
 8009326:	6879      	ldr	r1, [r7, #4]
 8009328:	4613      	mov	r3, r2
 800932a:	011b      	lsls	r3, r3, #4
 800932c:	1a9b      	subs	r3, r3, r2
 800932e:	009b      	lsls	r3, r3, #2
 8009330:	440b      	add	r3, r1
 8009332:	334c      	adds	r3, #76	@ 0x4c
 8009334:	2202      	movs	r2, #2
 8009336:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8009338:	78fa      	ldrb	r2, [r7, #3]
 800933a:	6879      	ldr	r1, [r7, #4]
 800933c:	4613      	mov	r3, r2
 800933e:	011b      	lsls	r3, r3, #4
 8009340:	1a9b      	subs	r3, r3, r2
 8009342:	009b      	lsls	r3, r3, #2
 8009344:	440b      	add	r3, r1
 8009346:	334d      	adds	r3, #77	@ 0x4d
 8009348:	2203      	movs	r2, #3
 800934a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	78fa      	ldrb	r2, [r7, #3]
 8009352:	4611      	mov	r1, r2
 8009354:	4618      	mov	r0, r3
 8009356:	f00a f9d6 	bl	8013706 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 800935a:	78fa      	ldrb	r2, [r7, #3]
 800935c:	6879      	ldr	r1, [r7, #4]
 800935e:	4613      	mov	r3, r2
 8009360:	011b      	lsls	r3, r3, #4
 8009362:	1a9b      	subs	r3, r3, r2
 8009364:	009b      	lsls	r3, r3, #2
 8009366:	440b      	add	r3, r1
 8009368:	331a      	adds	r3, #26
 800936a:	781b      	ldrb	r3, [r3, #0]
 800936c:	2b01      	cmp	r3, #1
 800936e:	f040 8437 	bne.w	8009be0 <HCD_HC_OUT_IRQHandler+0x978>
 8009372:	78fa      	ldrb	r2, [r7, #3]
 8009374:	6879      	ldr	r1, [r7, #4]
 8009376:	4613      	mov	r3, r2
 8009378:	011b      	lsls	r3, r3, #4
 800937a:	1a9b      	subs	r3, r3, r2
 800937c:	009b      	lsls	r3, r3, #2
 800937e:	440b      	add	r3, r1
 8009380:	331b      	adds	r3, #27
 8009382:	781b      	ldrb	r3, [r3, #0]
 8009384:	2b00      	cmp	r3, #0
 8009386:	f040 842b 	bne.w	8009be0 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 800938a:	78fa      	ldrb	r2, [r7, #3]
 800938c:	6879      	ldr	r1, [r7, #4]
 800938e:	4613      	mov	r3, r2
 8009390:	011b      	lsls	r3, r3, #4
 8009392:	1a9b      	subs	r3, r3, r2
 8009394:	009b      	lsls	r3, r3, #2
 8009396:	440b      	add	r3, r1
 8009398:	3326      	adds	r3, #38	@ 0x26
 800939a:	781b      	ldrb	r3, [r3, #0]
 800939c:	2b01      	cmp	r3, #1
 800939e:	d009      	beq.n	80093b4 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80093a0:	78fa      	ldrb	r2, [r7, #3]
 80093a2:	6879      	ldr	r1, [r7, #4]
 80093a4:	4613      	mov	r3, r2
 80093a6:	011b      	lsls	r3, r3, #4
 80093a8:	1a9b      	subs	r3, r3, r2
 80093aa:	009b      	lsls	r3, r3, #2
 80093ac:	440b      	add	r3, r1
 80093ae:	331b      	adds	r3, #27
 80093b0:	2201      	movs	r2, #1
 80093b2:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 80093b4:	78fa      	ldrb	r2, [r7, #3]
 80093b6:	6879      	ldr	r1, [r7, #4]
 80093b8:	4613      	mov	r3, r2
 80093ba:	011b      	lsls	r3, r3, #4
 80093bc:	1a9b      	subs	r3, r3, r2
 80093be:	009b      	lsls	r3, r3, #2
 80093c0:	440b      	add	r3, r1
 80093c2:	334d      	adds	r3, #77	@ 0x4d
 80093c4:	2203      	movs	r2, #3
 80093c6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	78fa      	ldrb	r2, [r7, #3]
 80093ce:	4611      	mov	r1, r2
 80093d0:	4618      	mov	r0, r3
 80093d2:	f00a f998 	bl	8013706 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 80093d6:	78fa      	ldrb	r2, [r7, #3]
 80093d8:	6879      	ldr	r1, [r7, #4]
 80093da:	4613      	mov	r3, r2
 80093dc:	011b      	lsls	r3, r3, #4
 80093de:	1a9b      	subs	r3, r3, r2
 80093e0:	009b      	lsls	r3, r3, #2
 80093e2:	440b      	add	r3, r1
 80093e4:	3344      	adds	r3, #68	@ 0x44
 80093e6:	2200      	movs	r2, #0
 80093e8:	601a      	str	r2, [r3, #0]
 80093ea:	e3f9      	b.n	8009be0 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	78fa      	ldrb	r2, [r7, #3]
 80093f2:	4611      	mov	r1, r2
 80093f4:	4618      	mov	r0, r3
 80093f6:	f009 fb0c 	bl	8012a12 <USB_ReadChInterrupts>
 80093fa:	4603      	mov	r3, r0
 80093fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009400:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009404:	d111      	bne.n	800942a <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8009406:	78fb      	ldrb	r3, [r7, #3]
 8009408:	015a      	lsls	r2, r3, #5
 800940a:	693b      	ldr	r3, [r7, #16]
 800940c:	4413      	add	r3, r2
 800940e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009412:	461a      	mov	r2, r3
 8009414:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009418:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	78fa      	ldrb	r2, [r7, #3]
 8009420:	4611      	mov	r1, r2
 8009422:	4618      	mov	r0, r3
 8009424:	f00a f96f 	bl	8013706 <USB_HC_Halt>
 8009428:	e3da      	b.n	8009be0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	78fa      	ldrb	r2, [r7, #3]
 8009430:	4611      	mov	r1, r2
 8009432:	4618      	mov	r0, r3
 8009434:	f009 faed 	bl	8012a12 <USB_ReadChInterrupts>
 8009438:	4603      	mov	r3, r0
 800943a:	f003 0301 	and.w	r3, r3, #1
 800943e:	2b01      	cmp	r3, #1
 8009440:	d168      	bne.n	8009514 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8009442:	78fa      	ldrb	r2, [r7, #3]
 8009444:	6879      	ldr	r1, [r7, #4]
 8009446:	4613      	mov	r3, r2
 8009448:	011b      	lsls	r3, r3, #4
 800944a:	1a9b      	subs	r3, r3, r2
 800944c:	009b      	lsls	r3, r3, #2
 800944e:	440b      	add	r3, r1
 8009450:	3344      	adds	r3, #68	@ 0x44
 8009452:	2200      	movs	r2, #0
 8009454:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	78fa      	ldrb	r2, [r7, #3]
 800945c:	4611      	mov	r1, r2
 800945e:	4618      	mov	r0, r3
 8009460:	f009 fad7 	bl	8012a12 <USB_ReadChInterrupts>
 8009464:	4603      	mov	r3, r0
 8009466:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800946a:	2b40      	cmp	r3, #64	@ 0x40
 800946c:	d112      	bne.n	8009494 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800946e:	78fa      	ldrb	r2, [r7, #3]
 8009470:	6879      	ldr	r1, [r7, #4]
 8009472:	4613      	mov	r3, r2
 8009474:	011b      	lsls	r3, r3, #4
 8009476:	1a9b      	subs	r3, r3, r2
 8009478:	009b      	lsls	r3, r3, #2
 800947a:	440b      	add	r3, r1
 800947c:	3319      	adds	r3, #25
 800947e:	2201      	movs	r2, #1
 8009480:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8009482:	78fb      	ldrb	r3, [r7, #3]
 8009484:	015a      	lsls	r2, r3, #5
 8009486:	693b      	ldr	r3, [r7, #16]
 8009488:	4413      	add	r3, r2
 800948a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800948e:	461a      	mov	r2, r3
 8009490:	2340      	movs	r3, #64	@ 0x40
 8009492:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8009494:	78fa      	ldrb	r2, [r7, #3]
 8009496:	6879      	ldr	r1, [r7, #4]
 8009498:	4613      	mov	r3, r2
 800949a:	011b      	lsls	r3, r3, #4
 800949c:	1a9b      	subs	r3, r3, r2
 800949e:	009b      	lsls	r3, r3, #2
 80094a0:	440b      	add	r3, r1
 80094a2:	331b      	adds	r3, #27
 80094a4:	781b      	ldrb	r3, [r3, #0]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d019      	beq.n	80094de <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80094aa:	78fa      	ldrb	r2, [r7, #3]
 80094ac:	6879      	ldr	r1, [r7, #4]
 80094ae:	4613      	mov	r3, r2
 80094b0:	011b      	lsls	r3, r3, #4
 80094b2:	1a9b      	subs	r3, r3, r2
 80094b4:	009b      	lsls	r3, r3, #2
 80094b6:	440b      	add	r3, r1
 80094b8:	331b      	adds	r3, #27
 80094ba:	2200      	movs	r2, #0
 80094bc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80094be:	78fb      	ldrb	r3, [r7, #3]
 80094c0:	015a      	lsls	r2, r3, #5
 80094c2:	693b      	ldr	r3, [r7, #16]
 80094c4:	4413      	add	r3, r2
 80094c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80094ca:	685b      	ldr	r3, [r3, #4]
 80094cc:	78fa      	ldrb	r2, [r7, #3]
 80094ce:	0151      	lsls	r1, r2, #5
 80094d0:	693a      	ldr	r2, [r7, #16]
 80094d2:	440a      	add	r2, r1
 80094d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80094d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80094dc:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80094de:	78fb      	ldrb	r3, [r7, #3]
 80094e0:	015a      	lsls	r2, r3, #5
 80094e2:	693b      	ldr	r3, [r7, #16]
 80094e4:	4413      	add	r3, r2
 80094e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80094ea:	461a      	mov	r2, r3
 80094ec:	2301      	movs	r3, #1
 80094ee:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80094f0:	78fa      	ldrb	r2, [r7, #3]
 80094f2:	6879      	ldr	r1, [r7, #4]
 80094f4:	4613      	mov	r3, r2
 80094f6:	011b      	lsls	r3, r3, #4
 80094f8:	1a9b      	subs	r3, r3, r2
 80094fa:	009b      	lsls	r3, r3, #2
 80094fc:	440b      	add	r3, r1
 80094fe:	334d      	adds	r3, #77	@ 0x4d
 8009500:	2201      	movs	r2, #1
 8009502:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	78fa      	ldrb	r2, [r7, #3]
 800950a:	4611      	mov	r1, r2
 800950c:	4618      	mov	r0, r3
 800950e:	f00a f8fa 	bl	8013706 <USB_HC_Halt>
 8009512:	e365      	b.n	8009be0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	78fa      	ldrb	r2, [r7, #3]
 800951a:	4611      	mov	r1, r2
 800951c:	4618      	mov	r0, r3
 800951e:	f009 fa78 	bl	8012a12 <USB_ReadChInterrupts>
 8009522:	4603      	mov	r3, r0
 8009524:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009528:	2b40      	cmp	r3, #64	@ 0x40
 800952a:	d139      	bne.n	80095a0 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 800952c:	78fa      	ldrb	r2, [r7, #3]
 800952e:	6879      	ldr	r1, [r7, #4]
 8009530:	4613      	mov	r3, r2
 8009532:	011b      	lsls	r3, r3, #4
 8009534:	1a9b      	subs	r3, r3, r2
 8009536:	009b      	lsls	r3, r3, #2
 8009538:	440b      	add	r3, r1
 800953a:	334d      	adds	r3, #77	@ 0x4d
 800953c:	2205      	movs	r2, #5
 800953e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8009540:	78fa      	ldrb	r2, [r7, #3]
 8009542:	6879      	ldr	r1, [r7, #4]
 8009544:	4613      	mov	r3, r2
 8009546:	011b      	lsls	r3, r3, #4
 8009548:	1a9b      	subs	r3, r3, r2
 800954a:	009b      	lsls	r3, r3, #2
 800954c:	440b      	add	r3, r1
 800954e:	331a      	adds	r3, #26
 8009550:	781b      	ldrb	r3, [r3, #0]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d109      	bne.n	800956a <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8009556:	78fa      	ldrb	r2, [r7, #3]
 8009558:	6879      	ldr	r1, [r7, #4]
 800955a:	4613      	mov	r3, r2
 800955c:	011b      	lsls	r3, r3, #4
 800955e:	1a9b      	subs	r3, r3, r2
 8009560:	009b      	lsls	r3, r3, #2
 8009562:	440b      	add	r3, r1
 8009564:	3319      	adds	r3, #25
 8009566:	2201      	movs	r2, #1
 8009568:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 800956a:	78fa      	ldrb	r2, [r7, #3]
 800956c:	6879      	ldr	r1, [r7, #4]
 800956e:	4613      	mov	r3, r2
 8009570:	011b      	lsls	r3, r3, #4
 8009572:	1a9b      	subs	r3, r3, r2
 8009574:	009b      	lsls	r3, r3, #2
 8009576:	440b      	add	r3, r1
 8009578:	3344      	adds	r3, #68	@ 0x44
 800957a:	2200      	movs	r2, #0
 800957c:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	78fa      	ldrb	r2, [r7, #3]
 8009584:	4611      	mov	r1, r2
 8009586:	4618      	mov	r0, r3
 8009588:	f00a f8bd 	bl	8013706 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800958c:	78fb      	ldrb	r3, [r7, #3]
 800958e:	015a      	lsls	r2, r3, #5
 8009590:	693b      	ldr	r3, [r7, #16]
 8009592:	4413      	add	r3, r2
 8009594:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009598:	461a      	mov	r2, r3
 800959a:	2340      	movs	r3, #64	@ 0x40
 800959c:	6093      	str	r3, [r2, #8]
 800959e:	e31f      	b.n	8009be0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	78fa      	ldrb	r2, [r7, #3]
 80095a6:	4611      	mov	r1, r2
 80095a8:	4618      	mov	r0, r3
 80095aa:	f009 fa32 	bl	8012a12 <USB_ReadChInterrupts>
 80095ae:	4603      	mov	r3, r0
 80095b0:	f003 0308 	and.w	r3, r3, #8
 80095b4:	2b08      	cmp	r3, #8
 80095b6:	d11a      	bne.n	80095ee <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80095b8:	78fb      	ldrb	r3, [r7, #3]
 80095ba:	015a      	lsls	r2, r3, #5
 80095bc:	693b      	ldr	r3, [r7, #16]
 80095be:	4413      	add	r3, r2
 80095c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80095c4:	461a      	mov	r2, r3
 80095c6:	2308      	movs	r3, #8
 80095c8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80095ca:	78fa      	ldrb	r2, [r7, #3]
 80095cc:	6879      	ldr	r1, [r7, #4]
 80095ce:	4613      	mov	r3, r2
 80095d0:	011b      	lsls	r3, r3, #4
 80095d2:	1a9b      	subs	r3, r3, r2
 80095d4:	009b      	lsls	r3, r3, #2
 80095d6:	440b      	add	r3, r1
 80095d8:	334d      	adds	r3, #77	@ 0x4d
 80095da:	2206      	movs	r2, #6
 80095dc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	78fa      	ldrb	r2, [r7, #3]
 80095e4:	4611      	mov	r1, r2
 80095e6:	4618      	mov	r0, r3
 80095e8:	f00a f88d 	bl	8013706 <USB_HC_Halt>
 80095ec:	e2f8      	b.n	8009be0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	78fa      	ldrb	r2, [r7, #3]
 80095f4:	4611      	mov	r1, r2
 80095f6:	4618      	mov	r0, r3
 80095f8:	f009 fa0b 	bl	8012a12 <USB_ReadChInterrupts>
 80095fc:	4603      	mov	r3, r0
 80095fe:	f003 0310 	and.w	r3, r3, #16
 8009602:	2b10      	cmp	r3, #16
 8009604:	d144      	bne.n	8009690 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8009606:	78fa      	ldrb	r2, [r7, #3]
 8009608:	6879      	ldr	r1, [r7, #4]
 800960a:	4613      	mov	r3, r2
 800960c:	011b      	lsls	r3, r3, #4
 800960e:	1a9b      	subs	r3, r3, r2
 8009610:	009b      	lsls	r3, r3, #2
 8009612:	440b      	add	r3, r1
 8009614:	3344      	adds	r3, #68	@ 0x44
 8009616:	2200      	movs	r2, #0
 8009618:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800961a:	78fa      	ldrb	r2, [r7, #3]
 800961c:	6879      	ldr	r1, [r7, #4]
 800961e:	4613      	mov	r3, r2
 8009620:	011b      	lsls	r3, r3, #4
 8009622:	1a9b      	subs	r3, r3, r2
 8009624:	009b      	lsls	r3, r3, #2
 8009626:	440b      	add	r3, r1
 8009628:	334d      	adds	r3, #77	@ 0x4d
 800962a:	2204      	movs	r2, #4
 800962c:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 800962e:	78fa      	ldrb	r2, [r7, #3]
 8009630:	6879      	ldr	r1, [r7, #4]
 8009632:	4613      	mov	r3, r2
 8009634:	011b      	lsls	r3, r3, #4
 8009636:	1a9b      	subs	r3, r3, r2
 8009638:	009b      	lsls	r3, r3, #2
 800963a:	440b      	add	r3, r1
 800963c:	3319      	adds	r3, #25
 800963e:	781b      	ldrb	r3, [r3, #0]
 8009640:	2b00      	cmp	r3, #0
 8009642:	d114      	bne.n	800966e <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8009644:	78fa      	ldrb	r2, [r7, #3]
 8009646:	6879      	ldr	r1, [r7, #4]
 8009648:	4613      	mov	r3, r2
 800964a:	011b      	lsls	r3, r3, #4
 800964c:	1a9b      	subs	r3, r3, r2
 800964e:	009b      	lsls	r3, r3, #2
 8009650:	440b      	add	r3, r1
 8009652:	3318      	adds	r3, #24
 8009654:	781b      	ldrb	r3, [r3, #0]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d109      	bne.n	800966e <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800965a:	78fa      	ldrb	r2, [r7, #3]
 800965c:	6879      	ldr	r1, [r7, #4]
 800965e:	4613      	mov	r3, r2
 8009660:	011b      	lsls	r3, r3, #4
 8009662:	1a9b      	subs	r3, r3, r2
 8009664:	009b      	lsls	r3, r3, #2
 8009666:	440b      	add	r3, r1
 8009668:	3319      	adds	r3, #25
 800966a:	2201      	movs	r2, #1
 800966c:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	78fa      	ldrb	r2, [r7, #3]
 8009674:	4611      	mov	r1, r2
 8009676:	4618      	mov	r0, r3
 8009678:	f00a f845 	bl	8013706 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800967c:	78fb      	ldrb	r3, [r7, #3]
 800967e:	015a      	lsls	r2, r3, #5
 8009680:	693b      	ldr	r3, [r7, #16]
 8009682:	4413      	add	r3, r2
 8009684:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009688:	461a      	mov	r2, r3
 800968a:	2310      	movs	r3, #16
 800968c:	6093      	str	r3, [r2, #8]
 800968e:	e2a7      	b.n	8009be0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	78fa      	ldrb	r2, [r7, #3]
 8009696:	4611      	mov	r1, r2
 8009698:	4618      	mov	r0, r3
 800969a:	f009 f9ba 	bl	8012a12 <USB_ReadChInterrupts>
 800969e:	4603      	mov	r3, r0
 80096a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80096a4:	2b80      	cmp	r3, #128	@ 0x80
 80096a6:	f040 8083 	bne.w	80097b0 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	799b      	ldrb	r3, [r3, #6]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d111      	bne.n	80096d6 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80096b2:	78fa      	ldrb	r2, [r7, #3]
 80096b4:	6879      	ldr	r1, [r7, #4]
 80096b6:	4613      	mov	r3, r2
 80096b8:	011b      	lsls	r3, r3, #4
 80096ba:	1a9b      	subs	r3, r3, r2
 80096bc:	009b      	lsls	r3, r3, #2
 80096be:	440b      	add	r3, r1
 80096c0:	334d      	adds	r3, #77	@ 0x4d
 80096c2:	2207      	movs	r2, #7
 80096c4:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	78fa      	ldrb	r2, [r7, #3]
 80096cc:	4611      	mov	r1, r2
 80096ce:	4618      	mov	r0, r3
 80096d0:	f00a f819 	bl	8013706 <USB_HC_Halt>
 80096d4:	e062      	b.n	800979c <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80096d6:	78fa      	ldrb	r2, [r7, #3]
 80096d8:	6879      	ldr	r1, [r7, #4]
 80096da:	4613      	mov	r3, r2
 80096dc:	011b      	lsls	r3, r3, #4
 80096de:	1a9b      	subs	r3, r3, r2
 80096e0:	009b      	lsls	r3, r3, #2
 80096e2:	440b      	add	r3, r1
 80096e4:	3344      	adds	r3, #68	@ 0x44
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	1c59      	adds	r1, r3, #1
 80096ea:	6878      	ldr	r0, [r7, #4]
 80096ec:	4613      	mov	r3, r2
 80096ee:	011b      	lsls	r3, r3, #4
 80096f0:	1a9b      	subs	r3, r3, r2
 80096f2:	009b      	lsls	r3, r3, #2
 80096f4:	4403      	add	r3, r0
 80096f6:	3344      	adds	r3, #68	@ 0x44
 80096f8:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80096fa:	78fa      	ldrb	r2, [r7, #3]
 80096fc:	6879      	ldr	r1, [r7, #4]
 80096fe:	4613      	mov	r3, r2
 8009700:	011b      	lsls	r3, r3, #4
 8009702:	1a9b      	subs	r3, r3, r2
 8009704:	009b      	lsls	r3, r3, #2
 8009706:	440b      	add	r3, r1
 8009708:	3344      	adds	r3, #68	@ 0x44
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	2b02      	cmp	r3, #2
 800970e:	d922      	bls.n	8009756 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8009710:	78fa      	ldrb	r2, [r7, #3]
 8009712:	6879      	ldr	r1, [r7, #4]
 8009714:	4613      	mov	r3, r2
 8009716:	011b      	lsls	r3, r3, #4
 8009718:	1a9b      	subs	r3, r3, r2
 800971a:	009b      	lsls	r3, r3, #2
 800971c:	440b      	add	r3, r1
 800971e:	3344      	adds	r3, #68	@ 0x44
 8009720:	2200      	movs	r2, #0
 8009722:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8009724:	78fa      	ldrb	r2, [r7, #3]
 8009726:	6879      	ldr	r1, [r7, #4]
 8009728:	4613      	mov	r3, r2
 800972a:	011b      	lsls	r3, r3, #4
 800972c:	1a9b      	subs	r3, r3, r2
 800972e:	009b      	lsls	r3, r3, #2
 8009730:	440b      	add	r3, r1
 8009732:	334c      	adds	r3, #76	@ 0x4c
 8009734:	2204      	movs	r2, #4
 8009736:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8009738:	78fa      	ldrb	r2, [r7, #3]
 800973a:	6879      	ldr	r1, [r7, #4]
 800973c:	4613      	mov	r3, r2
 800973e:	011b      	lsls	r3, r3, #4
 8009740:	1a9b      	subs	r3, r3, r2
 8009742:	009b      	lsls	r3, r3, #2
 8009744:	440b      	add	r3, r1
 8009746:	334c      	adds	r3, #76	@ 0x4c
 8009748:	781a      	ldrb	r2, [r3, #0]
 800974a:	78fb      	ldrb	r3, [r7, #3]
 800974c:	4619      	mov	r1, r3
 800974e:	6878      	ldr	r0, [r7, #4]
 8009750:	f7fa fe72 	bl	8004438 <HAL_HCD_HC_NotifyURBChange_Callback>
 8009754:	e022      	b.n	800979c <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009756:	78fa      	ldrb	r2, [r7, #3]
 8009758:	6879      	ldr	r1, [r7, #4]
 800975a:	4613      	mov	r3, r2
 800975c:	011b      	lsls	r3, r3, #4
 800975e:	1a9b      	subs	r3, r3, r2
 8009760:	009b      	lsls	r3, r3, #2
 8009762:	440b      	add	r3, r1
 8009764:	334c      	adds	r3, #76	@ 0x4c
 8009766:	2202      	movs	r2, #2
 8009768:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800976a:	78fb      	ldrb	r3, [r7, #3]
 800976c:	015a      	lsls	r2, r3, #5
 800976e:	693b      	ldr	r3, [r7, #16]
 8009770:	4413      	add	r3, r2
 8009772:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009780:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009788:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800978a:	78fb      	ldrb	r3, [r7, #3]
 800978c:	015a      	lsls	r2, r3, #5
 800978e:	693b      	ldr	r3, [r7, #16]
 8009790:	4413      	add	r3, r2
 8009792:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009796:	461a      	mov	r2, r3
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800979c:	78fb      	ldrb	r3, [r7, #3]
 800979e:	015a      	lsls	r2, r3, #5
 80097a0:	693b      	ldr	r3, [r7, #16]
 80097a2:	4413      	add	r3, r2
 80097a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80097a8:	461a      	mov	r2, r3
 80097aa:	2380      	movs	r3, #128	@ 0x80
 80097ac:	6093      	str	r3, [r2, #8]
 80097ae:	e217      	b.n	8009be0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	78fa      	ldrb	r2, [r7, #3]
 80097b6:	4611      	mov	r1, r2
 80097b8:	4618      	mov	r0, r3
 80097ba:	f009 f92a 	bl	8012a12 <USB_ReadChInterrupts>
 80097be:	4603      	mov	r3, r0
 80097c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80097c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80097c8:	d11b      	bne.n	8009802 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80097ca:	78fa      	ldrb	r2, [r7, #3]
 80097cc:	6879      	ldr	r1, [r7, #4]
 80097ce:	4613      	mov	r3, r2
 80097d0:	011b      	lsls	r3, r3, #4
 80097d2:	1a9b      	subs	r3, r3, r2
 80097d4:	009b      	lsls	r3, r3, #2
 80097d6:	440b      	add	r3, r1
 80097d8:	334d      	adds	r3, #77	@ 0x4d
 80097da:	2209      	movs	r2, #9
 80097dc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	78fa      	ldrb	r2, [r7, #3]
 80097e4:	4611      	mov	r1, r2
 80097e6:	4618      	mov	r0, r3
 80097e8:	f009 ff8d 	bl	8013706 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80097ec:	78fb      	ldrb	r3, [r7, #3]
 80097ee:	015a      	lsls	r2, r3, #5
 80097f0:	693b      	ldr	r3, [r7, #16]
 80097f2:	4413      	add	r3, r2
 80097f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80097f8:	461a      	mov	r2, r3
 80097fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80097fe:	6093      	str	r3, [r2, #8]
 8009800:	e1ee      	b.n	8009be0 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	78fa      	ldrb	r2, [r7, #3]
 8009808:	4611      	mov	r1, r2
 800980a:	4618      	mov	r0, r3
 800980c:	f009 f901 	bl	8012a12 <USB_ReadChInterrupts>
 8009810:	4603      	mov	r3, r0
 8009812:	f003 0302 	and.w	r3, r3, #2
 8009816:	2b02      	cmp	r3, #2
 8009818:	f040 81df 	bne.w	8009bda <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800981c:	78fb      	ldrb	r3, [r7, #3]
 800981e:	015a      	lsls	r2, r3, #5
 8009820:	693b      	ldr	r3, [r7, #16]
 8009822:	4413      	add	r3, r2
 8009824:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009828:	461a      	mov	r2, r3
 800982a:	2302      	movs	r3, #2
 800982c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800982e:	78fa      	ldrb	r2, [r7, #3]
 8009830:	6879      	ldr	r1, [r7, #4]
 8009832:	4613      	mov	r3, r2
 8009834:	011b      	lsls	r3, r3, #4
 8009836:	1a9b      	subs	r3, r3, r2
 8009838:	009b      	lsls	r3, r3, #2
 800983a:	440b      	add	r3, r1
 800983c:	334d      	adds	r3, #77	@ 0x4d
 800983e:	781b      	ldrb	r3, [r3, #0]
 8009840:	2b01      	cmp	r3, #1
 8009842:	f040 8093 	bne.w	800996c <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009846:	78fa      	ldrb	r2, [r7, #3]
 8009848:	6879      	ldr	r1, [r7, #4]
 800984a:	4613      	mov	r3, r2
 800984c:	011b      	lsls	r3, r3, #4
 800984e:	1a9b      	subs	r3, r3, r2
 8009850:	009b      	lsls	r3, r3, #2
 8009852:	440b      	add	r3, r1
 8009854:	334d      	adds	r3, #77	@ 0x4d
 8009856:	2202      	movs	r2, #2
 8009858:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800985a:	78fa      	ldrb	r2, [r7, #3]
 800985c:	6879      	ldr	r1, [r7, #4]
 800985e:	4613      	mov	r3, r2
 8009860:	011b      	lsls	r3, r3, #4
 8009862:	1a9b      	subs	r3, r3, r2
 8009864:	009b      	lsls	r3, r3, #2
 8009866:	440b      	add	r3, r1
 8009868:	334c      	adds	r3, #76	@ 0x4c
 800986a:	2201      	movs	r2, #1
 800986c:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800986e:	78fa      	ldrb	r2, [r7, #3]
 8009870:	6879      	ldr	r1, [r7, #4]
 8009872:	4613      	mov	r3, r2
 8009874:	011b      	lsls	r3, r3, #4
 8009876:	1a9b      	subs	r3, r3, r2
 8009878:	009b      	lsls	r3, r3, #2
 800987a:	440b      	add	r3, r1
 800987c:	3326      	adds	r3, #38	@ 0x26
 800987e:	781b      	ldrb	r3, [r3, #0]
 8009880:	2b02      	cmp	r3, #2
 8009882:	d00b      	beq.n	800989c <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8009884:	78fa      	ldrb	r2, [r7, #3]
 8009886:	6879      	ldr	r1, [r7, #4]
 8009888:	4613      	mov	r3, r2
 800988a:	011b      	lsls	r3, r3, #4
 800988c:	1a9b      	subs	r3, r3, r2
 800988e:	009b      	lsls	r3, r3, #2
 8009890:	440b      	add	r3, r1
 8009892:	3326      	adds	r3, #38	@ 0x26
 8009894:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8009896:	2b03      	cmp	r3, #3
 8009898:	f040 8190 	bne.w	8009bbc <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	799b      	ldrb	r3, [r3, #6]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d115      	bne.n	80098d0 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 80098a4:	78fa      	ldrb	r2, [r7, #3]
 80098a6:	6879      	ldr	r1, [r7, #4]
 80098a8:	4613      	mov	r3, r2
 80098aa:	011b      	lsls	r3, r3, #4
 80098ac:	1a9b      	subs	r3, r3, r2
 80098ae:	009b      	lsls	r3, r3, #2
 80098b0:	440b      	add	r3, r1
 80098b2:	333d      	adds	r3, #61	@ 0x3d
 80098b4:	781b      	ldrb	r3, [r3, #0]
 80098b6:	78fa      	ldrb	r2, [r7, #3]
 80098b8:	f083 0301 	eor.w	r3, r3, #1
 80098bc:	b2d8      	uxtb	r0, r3
 80098be:	6879      	ldr	r1, [r7, #4]
 80098c0:	4613      	mov	r3, r2
 80098c2:	011b      	lsls	r3, r3, #4
 80098c4:	1a9b      	subs	r3, r3, r2
 80098c6:	009b      	lsls	r3, r3, #2
 80098c8:	440b      	add	r3, r1
 80098ca:	333d      	adds	r3, #61	@ 0x3d
 80098cc:	4602      	mov	r2, r0
 80098ce:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	799b      	ldrb	r3, [r3, #6]
 80098d4:	2b01      	cmp	r3, #1
 80098d6:	f040 8171 	bne.w	8009bbc <HCD_HC_OUT_IRQHandler+0x954>
 80098da:	78fa      	ldrb	r2, [r7, #3]
 80098dc:	6879      	ldr	r1, [r7, #4]
 80098de:	4613      	mov	r3, r2
 80098e0:	011b      	lsls	r3, r3, #4
 80098e2:	1a9b      	subs	r3, r3, r2
 80098e4:	009b      	lsls	r3, r3, #2
 80098e6:	440b      	add	r3, r1
 80098e8:	3334      	adds	r3, #52	@ 0x34
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	f000 8165 	beq.w	8009bbc <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80098f2:	78fa      	ldrb	r2, [r7, #3]
 80098f4:	6879      	ldr	r1, [r7, #4]
 80098f6:	4613      	mov	r3, r2
 80098f8:	011b      	lsls	r3, r3, #4
 80098fa:	1a9b      	subs	r3, r3, r2
 80098fc:	009b      	lsls	r3, r3, #2
 80098fe:	440b      	add	r3, r1
 8009900:	3334      	adds	r3, #52	@ 0x34
 8009902:	6819      	ldr	r1, [r3, #0]
 8009904:	78fa      	ldrb	r2, [r7, #3]
 8009906:	6878      	ldr	r0, [r7, #4]
 8009908:	4613      	mov	r3, r2
 800990a:	011b      	lsls	r3, r3, #4
 800990c:	1a9b      	subs	r3, r3, r2
 800990e:	009b      	lsls	r3, r3, #2
 8009910:	4403      	add	r3, r0
 8009912:	3328      	adds	r3, #40	@ 0x28
 8009914:	881b      	ldrh	r3, [r3, #0]
 8009916:	440b      	add	r3, r1
 8009918:	1e59      	subs	r1, r3, #1
 800991a:	78fa      	ldrb	r2, [r7, #3]
 800991c:	6878      	ldr	r0, [r7, #4]
 800991e:	4613      	mov	r3, r2
 8009920:	011b      	lsls	r3, r3, #4
 8009922:	1a9b      	subs	r3, r3, r2
 8009924:	009b      	lsls	r3, r3, #2
 8009926:	4403      	add	r3, r0
 8009928:	3328      	adds	r3, #40	@ 0x28
 800992a:	881b      	ldrh	r3, [r3, #0]
 800992c:	fbb1 f3f3 	udiv	r3, r1, r3
 8009930:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8009932:	68bb      	ldr	r3, [r7, #8]
 8009934:	f003 0301 	and.w	r3, r3, #1
 8009938:	2b00      	cmp	r3, #0
 800993a:	f000 813f 	beq.w	8009bbc <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 800993e:	78fa      	ldrb	r2, [r7, #3]
 8009940:	6879      	ldr	r1, [r7, #4]
 8009942:	4613      	mov	r3, r2
 8009944:	011b      	lsls	r3, r3, #4
 8009946:	1a9b      	subs	r3, r3, r2
 8009948:	009b      	lsls	r3, r3, #2
 800994a:	440b      	add	r3, r1
 800994c:	333d      	adds	r3, #61	@ 0x3d
 800994e:	781b      	ldrb	r3, [r3, #0]
 8009950:	78fa      	ldrb	r2, [r7, #3]
 8009952:	f083 0301 	eor.w	r3, r3, #1
 8009956:	b2d8      	uxtb	r0, r3
 8009958:	6879      	ldr	r1, [r7, #4]
 800995a:	4613      	mov	r3, r2
 800995c:	011b      	lsls	r3, r3, #4
 800995e:	1a9b      	subs	r3, r3, r2
 8009960:	009b      	lsls	r3, r3, #2
 8009962:	440b      	add	r3, r1
 8009964:	333d      	adds	r3, #61	@ 0x3d
 8009966:	4602      	mov	r2, r0
 8009968:	701a      	strb	r2, [r3, #0]
 800996a:	e127      	b.n	8009bbc <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800996c:	78fa      	ldrb	r2, [r7, #3]
 800996e:	6879      	ldr	r1, [r7, #4]
 8009970:	4613      	mov	r3, r2
 8009972:	011b      	lsls	r3, r3, #4
 8009974:	1a9b      	subs	r3, r3, r2
 8009976:	009b      	lsls	r3, r3, #2
 8009978:	440b      	add	r3, r1
 800997a:	334d      	adds	r3, #77	@ 0x4d
 800997c:	781b      	ldrb	r3, [r3, #0]
 800997e:	2b03      	cmp	r3, #3
 8009980:	d120      	bne.n	80099c4 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009982:	78fa      	ldrb	r2, [r7, #3]
 8009984:	6879      	ldr	r1, [r7, #4]
 8009986:	4613      	mov	r3, r2
 8009988:	011b      	lsls	r3, r3, #4
 800998a:	1a9b      	subs	r3, r3, r2
 800998c:	009b      	lsls	r3, r3, #2
 800998e:	440b      	add	r3, r1
 8009990:	334d      	adds	r3, #77	@ 0x4d
 8009992:	2202      	movs	r2, #2
 8009994:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8009996:	78fa      	ldrb	r2, [r7, #3]
 8009998:	6879      	ldr	r1, [r7, #4]
 800999a:	4613      	mov	r3, r2
 800999c:	011b      	lsls	r3, r3, #4
 800999e:	1a9b      	subs	r3, r3, r2
 80099a0:	009b      	lsls	r3, r3, #2
 80099a2:	440b      	add	r3, r1
 80099a4:	331b      	adds	r3, #27
 80099a6:	781b      	ldrb	r3, [r3, #0]
 80099a8:	2b01      	cmp	r3, #1
 80099aa:	f040 8107 	bne.w	8009bbc <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80099ae:	78fa      	ldrb	r2, [r7, #3]
 80099b0:	6879      	ldr	r1, [r7, #4]
 80099b2:	4613      	mov	r3, r2
 80099b4:	011b      	lsls	r3, r3, #4
 80099b6:	1a9b      	subs	r3, r3, r2
 80099b8:	009b      	lsls	r3, r3, #2
 80099ba:	440b      	add	r3, r1
 80099bc:	334c      	adds	r3, #76	@ 0x4c
 80099be:	2202      	movs	r2, #2
 80099c0:	701a      	strb	r2, [r3, #0]
 80099c2:	e0fb      	b.n	8009bbc <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80099c4:	78fa      	ldrb	r2, [r7, #3]
 80099c6:	6879      	ldr	r1, [r7, #4]
 80099c8:	4613      	mov	r3, r2
 80099ca:	011b      	lsls	r3, r3, #4
 80099cc:	1a9b      	subs	r3, r3, r2
 80099ce:	009b      	lsls	r3, r3, #2
 80099d0:	440b      	add	r3, r1
 80099d2:	334d      	adds	r3, #77	@ 0x4d
 80099d4:	781b      	ldrb	r3, [r3, #0]
 80099d6:	2b04      	cmp	r3, #4
 80099d8:	d13a      	bne.n	8009a50 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80099da:	78fa      	ldrb	r2, [r7, #3]
 80099dc:	6879      	ldr	r1, [r7, #4]
 80099de:	4613      	mov	r3, r2
 80099e0:	011b      	lsls	r3, r3, #4
 80099e2:	1a9b      	subs	r3, r3, r2
 80099e4:	009b      	lsls	r3, r3, #2
 80099e6:	440b      	add	r3, r1
 80099e8:	334d      	adds	r3, #77	@ 0x4d
 80099ea:	2202      	movs	r2, #2
 80099ec:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80099ee:	78fa      	ldrb	r2, [r7, #3]
 80099f0:	6879      	ldr	r1, [r7, #4]
 80099f2:	4613      	mov	r3, r2
 80099f4:	011b      	lsls	r3, r3, #4
 80099f6:	1a9b      	subs	r3, r3, r2
 80099f8:	009b      	lsls	r3, r3, #2
 80099fa:	440b      	add	r3, r1
 80099fc:	334c      	adds	r3, #76	@ 0x4c
 80099fe:	2202      	movs	r2, #2
 8009a00:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8009a02:	78fa      	ldrb	r2, [r7, #3]
 8009a04:	6879      	ldr	r1, [r7, #4]
 8009a06:	4613      	mov	r3, r2
 8009a08:	011b      	lsls	r3, r3, #4
 8009a0a:	1a9b      	subs	r3, r3, r2
 8009a0c:	009b      	lsls	r3, r3, #2
 8009a0e:	440b      	add	r3, r1
 8009a10:	331b      	adds	r3, #27
 8009a12:	781b      	ldrb	r3, [r3, #0]
 8009a14:	2b01      	cmp	r3, #1
 8009a16:	f040 80d1 	bne.w	8009bbc <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8009a1a:	78fa      	ldrb	r2, [r7, #3]
 8009a1c:	6879      	ldr	r1, [r7, #4]
 8009a1e:	4613      	mov	r3, r2
 8009a20:	011b      	lsls	r3, r3, #4
 8009a22:	1a9b      	subs	r3, r3, r2
 8009a24:	009b      	lsls	r3, r3, #2
 8009a26:	440b      	add	r3, r1
 8009a28:	331b      	adds	r3, #27
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8009a2e:	78fb      	ldrb	r3, [r7, #3]
 8009a30:	015a      	lsls	r2, r3, #5
 8009a32:	693b      	ldr	r3, [r7, #16]
 8009a34:	4413      	add	r3, r2
 8009a36:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a3a:	685b      	ldr	r3, [r3, #4]
 8009a3c:	78fa      	ldrb	r2, [r7, #3]
 8009a3e:	0151      	lsls	r1, r2, #5
 8009a40:	693a      	ldr	r2, [r7, #16]
 8009a42:	440a      	add	r2, r1
 8009a44:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009a48:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009a4c:	6053      	str	r3, [r2, #4]
 8009a4e:	e0b5      	b.n	8009bbc <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8009a50:	78fa      	ldrb	r2, [r7, #3]
 8009a52:	6879      	ldr	r1, [r7, #4]
 8009a54:	4613      	mov	r3, r2
 8009a56:	011b      	lsls	r3, r3, #4
 8009a58:	1a9b      	subs	r3, r3, r2
 8009a5a:	009b      	lsls	r3, r3, #2
 8009a5c:	440b      	add	r3, r1
 8009a5e:	334d      	adds	r3, #77	@ 0x4d
 8009a60:	781b      	ldrb	r3, [r3, #0]
 8009a62:	2b05      	cmp	r3, #5
 8009a64:	d114      	bne.n	8009a90 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009a66:	78fa      	ldrb	r2, [r7, #3]
 8009a68:	6879      	ldr	r1, [r7, #4]
 8009a6a:	4613      	mov	r3, r2
 8009a6c:	011b      	lsls	r3, r3, #4
 8009a6e:	1a9b      	subs	r3, r3, r2
 8009a70:	009b      	lsls	r3, r3, #2
 8009a72:	440b      	add	r3, r1
 8009a74:	334d      	adds	r3, #77	@ 0x4d
 8009a76:	2202      	movs	r2, #2
 8009a78:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8009a7a:	78fa      	ldrb	r2, [r7, #3]
 8009a7c:	6879      	ldr	r1, [r7, #4]
 8009a7e:	4613      	mov	r3, r2
 8009a80:	011b      	lsls	r3, r3, #4
 8009a82:	1a9b      	subs	r3, r3, r2
 8009a84:	009b      	lsls	r3, r3, #2
 8009a86:	440b      	add	r3, r1
 8009a88:	334c      	adds	r3, #76	@ 0x4c
 8009a8a:	2202      	movs	r2, #2
 8009a8c:	701a      	strb	r2, [r3, #0]
 8009a8e:	e095      	b.n	8009bbc <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8009a90:	78fa      	ldrb	r2, [r7, #3]
 8009a92:	6879      	ldr	r1, [r7, #4]
 8009a94:	4613      	mov	r3, r2
 8009a96:	011b      	lsls	r3, r3, #4
 8009a98:	1a9b      	subs	r3, r3, r2
 8009a9a:	009b      	lsls	r3, r3, #2
 8009a9c:	440b      	add	r3, r1
 8009a9e:	334d      	adds	r3, #77	@ 0x4d
 8009aa0:	781b      	ldrb	r3, [r3, #0]
 8009aa2:	2b06      	cmp	r3, #6
 8009aa4:	d114      	bne.n	8009ad0 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009aa6:	78fa      	ldrb	r2, [r7, #3]
 8009aa8:	6879      	ldr	r1, [r7, #4]
 8009aaa:	4613      	mov	r3, r2
 8009aac:	011b      	lsls	r3, r3, #4
 8009aae:	1a9b      	subs	r3, r3, r2
 8009ab0:	009b      	lsls	r3, r3, #2
 8009ab2:	440b      	add	r3, r1
 8009ab4:	334d      	adds	r3, #77	@ 0x4d
 8009ab6:	2202      	movs	r2, #2
 8009ab8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8009aba:	78fa      	ldrb	r2, [r7, #3]
 8009abc:	6879      	ldr	r1, [r7, #4]
 8009abe:	4613      	mov	r3, r2
 8009ac0:	011b      	lsls	r3, r3, #4
 8009ac2:	1a9b      	subs	r3, r3, r2
 8009ac4:	009b      	lsls	r3, r3, #2
 8009ac6:	440b      	add	r3, r1
 8009ac8:	334c      	adds	r3, #76	@ 0x4c
 8009aca:	2205      	movs	r2, #5
 8009acc:	701a      	strb	r2, [r3, #0]
 8009ace:	e075      	b.n	8009bbc <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8009ad0:	78fa      	ldrb	r2, [r7, #3]
 8009ad2:	6879      	ldr	r1, [r7, #4]
 8009ad4:	4613      	mov	r3, r2
 8009ad6:	011b      	lsls	r3, r3, #4
 8009ad8:	1a9b      	subs	r3, r3, r2
 8009ada:	009b      	lsls	r3, r3, #2
 8009adc:	440b      	add	r3, r1
 8009ade:	334d      	adds	r3, #77	@ 0x4d
 8009ae0:	781b      	ldrb	r3, [r3, #0]
 8009ae2:	2b07      	cmp	r3, #7
 8009ae4:	d00a      	beq.n	8009afc <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8009ae6:	78fa      	ldrb	r2, [r7, #3]
 8009ae8:	6879      	ldr	r1, [r7, #4]
 8009aea:	4613      	mov	r3, r2
 8009aec:	011b      	lsls	r3, r3, #4
 8009aee:	1a9b      	subs	r3, r3, r2
 8009af0:	009b      	lsls	r3, r3, #2
 8009af2:	440b      	add	r3, r1
 8009af4:	334d      	adds	r3, #77	@ 0x4d
 8009af6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8009af8:	2b09      	cmp	r3, #9
 8009afa:	d170      	bne.n	8009bde <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009afc:	78fa      	ldrb	r2, [r7, #3]
 8009afe:	6879      	ldr	r1, [r7, #4]
 8009b00:	4613      	mov	r3, r2
 8009b02:	011b      	lsls	r3, r3, #4
 8009b04:	1a9b      	subs	r3, r3, r2
 8009b06:	009b      	lsls	r3, r3, #2
 8009b08:	440b      	add	r3, r1
 8009b0a:	334d      	adds	r3, #77	@ 0x4d
 8009b0c:	2202      	movs	r2, #2
 8009b0e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8009b10:	78fa      	ldrb	r2, [r7, #3]
 8009b12:	6879      	ldr	r1, [r7, #4]
 8009b14:	4613      	mov	r3, r2
 8009b16:	011b      	lsls	r3, r3, #4
 8009b18:	1a9b      	subs	r3, r3, r2
 8009b1a:	009b      	lsls	r3, r3, #2
 8009b1c:	440b      	add	r3, r1
 8009b1e:	3344      	adds	r3, #68	@ 0x44
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	1c59      	adds	r1, r3, #1
 8009b24:	6878      	ldr	r0, [r7, #4]
 8009b26:	4613      	mov	r3, r2
 8009b28:	011b      	lsls	r3, r3, #4
 8009b2a:	1a9b      	subs	r3, r3, r2
 8009b2c:	009b      	lsls	r3, r3, #2
 8009b2e:	4403      	add	r3, r0
 8009b30:	3344      	adds	r3, #68	@ 0x44
 8009b32:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009b34:	78fa      	ldrb	r2, [r7, #3]
 8009b36:	6879      	ldr	r1, [r7, #4]
 8009b38:	4613      	mov	r3, r2
 8009b3a:	011b      	lsls	r3, r3, #4
 8009b3c:	1a9b      	subs	r3, r3, r2
 8009b3e:	009b      	lsls	r3, r3, #2
 8009b40:	440b      	add	r3, r1
 8009b42:	3344      	adds	r3, #68	@ 0x44
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	2b02      	cmp	r3, #2
 8009b48:	d914      	bls.n	8009b74 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8009b4a:	78fa      	ldrb	r2, [r7, #3]
 8009b4c:	6879      	ldr	r1, [r7, #4]
 8009b4e:	4613      	mov	r3, r2
 8009b50:	011b      	lsls	r3, r3, #4
 8009b52:	1a9b      	subs	r3, r3, r2
 8009b54:	009b      	lsls	r3, r3, #2
 8009b56:	440b      	add	r3, r1
 8009b58:	3344      	adds	r3, #68	@ 0x44
 8009b5a:	2200      	movs	r2, #0
 8009b5c:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8009b5e:	78fa      	ldrb	r2, [r7, #3]
 8009b60:	6879      	ldr	r1, [r7, #4]
 8009b62:	4613      	mov	r3, r2
 8009b64:	011b      	lsls	r3, r3, #4
 8009b66:	1a9b      	subs	r3, r3, r2
 8009b68:	009b      	lsls	r3, r3, #2
 8009b6a:	440b      	add	r3, r1
 8009b6c:	334c      	adds	r3, #76	@ 0x4c
 8009b6e:	2204      	movs	r2, #4
 8009b70:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009b72:	e022      	b.n	8009bba <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009b74:	78fa      	ldrb	r2, [r7, #3]
 8009b76:	6879      	ldr	r1, [r7, #4]
 8009b78:	4613      	mov	r3, r2
 8009b7a:	011b      	lsls	r3, r3, #4
 8009b7c:	1a9b      	subs	r3, r3, r2
 8009b7e:	009b      	lsls	r3, r3, #2
 8009b80:	440b      	add	r3, r1
 8009b82:	334c      	adds	r3, #76	@ 0x4c
 8009b84:	2202      	movs	r2, #2
 8009b86:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8009b88:	78fb      	ldrb	r3, [r7, #3]
 8009b8a:	015a      	lsls	r2, r3, #5
 8009b8c:	693b      	ldr	r3, [r7, #16]
 8009b8e:	4413      	add	r3, r2
 8009b90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009b9e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009ba6:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8009ba8:	78fb      	ldrb	r3, [r7, #3]
 8009baa:	015a      	lsls	r2, r3, #5
 8009bac:	693b      	ldr	r3, [r7, #16]
 8009bae:	4413      	add	r3, r2
 8009bb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009bb4:	461a      	mov	r2, r3
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009bba:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8009bbc:	78fa      	ldrb	r2, [r7, #3]
 8009bbe:	6879      	ldr	r1, [r7, #4]
 8009bc0:	4613      	mov	r3, r2
 8009bc2:	011b      	lsls	r3, r3, #4
 8009bc4:	1a9b      	subs	r3, r3, r2
 8009bc6:	009b      	lsls	r3, r3, #2
 8009bc8:	440b      	add	r3, r1
 8009bca:	334c      	adds	r3, #76	@ 0x4c
 8009bcc:	781a      	ldrb	r2, [r3, #0]
 8009bce:	78fb      	ldrb	r3, [r7, #3]
 8009bd0:	4619      	mov	r1, r3
 8009bd2:	6878      	ldr	r0, [r7, #4]
 8009bd4:	f7fa fc30 	bl	8004438 <HAL_HCD_HC_NotifyURBChange_Callback>
 8009bd8:	e002      	b.n	8009be0 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8009bda:	bf00      	nop
 8009bdc:	e000      	b.n	8009be0 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8009bde:	bf00      	nop
  }
}
 8009be0:	3718      	adds	r7, #24
 8009be2:	46bd      	mov	sp, r7
 8009be4:	bd80      	pop	{r7, pc}

08009be6 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8009be6:	b580      	push	{r7, lr}
 8009be8:	b08a      	sub	sp, #40	@ 0x28
 8009bea:	af00      	add	r7, sp, #0
 8009bec:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bf6:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	6a1b      	ldr	r3, [r3, #32]
 8009bfe:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8009c00:	69fb      	ldr	r3, [r7, #28]
 8009c02:	f003 030f 	and.w	r3, r3, #15
 8009c06:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8009c08:	69fb      	ldr	r3, [r7, #28]
 8009c0a:	0c5b      	lsrs	r3, r3, #17
 8009c0c:	f003 030f 	and.w	r3, r3, #15
 8009c10:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009c12:	69fb      	ldr	r3, [r7, #28]
 8009c14:	091b      	lsrs	r3, r3, #4
 8009c16:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009c1a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8009c1c:	697b      	ldr	r3, [r7, #20]
 8009c1e:	2b02      	cmp	r3, #2
 8009c20:	d004      	beq.n	8009c2c <HCD_RXQLVL_IRQHandler+0x46>
 8009c22:	697b      	ldr	r3, [r7, #20]
 8009c24:	2b05      	cmp	r3, #5
 8009c26:	f000 80b6 	beq.w	8009d96 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8009c2a:	e0b7      	b.n	8009d9c <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8009c2c:	693b      	ldr	r3, [r7, #16]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	f000 80b3 	beq.w	8009d9a <HCD_RXQLVL_IRQHandler+0x1b4>
 8009c34:	6879      	ldr	r1, [r7, #4]
 8009c36:	69ba      	ldr	r2, [r7, #24]
 8009c38:	4613      	mov	r3, r2
 8009c3a:	011b      	lsls	r3, r3, #4
 8009c3c:	1a9b      	subs	r3, r3, r2
 8009c3e:	009b      	lsls	r3, r3, #2
 8009c40:	440b      	add	r3, r1
 8009c42:	332c      	adds	r3, #44	@ 0x2c
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	f000 80a7 	beq.w	8009d9a <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8009c4c:	6879      	ldr	r1, [r7, #4]
 8009c4e:	69ba      	ldr	r2, [r7, #24]
 8009c50:	4613      	mov	r3, r2
 8009c52:	011b      	lsls	r3, r3, #4
 8009c54:	1a9b      	subs	r3, r3, r2
 8009c56:	009b      	lsls	r3, r3, #2
 8009c58:	440b      	add	r3, r1
 8009c5a:	3338      	adds	r3, #56	@ 0x38
 8009c5c:	681a      	ldr	r2, [r3, #0]
 8009c5e:	693b      	ldr	r3, [r7, #16]
 8009c60:	18d1      	adds	r1, r2, r3
 8009c62:	6878      	ldr	r0, [r7, #4]
 8009c64:	69ba      	ldr	r2, [r7, #24]
 8009c66:	4613      	mov	r3, r2
 8009c68:	011b      	lsls	r3, r3, #4
 8009c6a:	1a9b      	subs	r3, r3, r2
 8009c6c:	009b      	lsls	r3, r3, #2
 8009c6e:	4403      	add	r3, r0
 8009c70:	3334      	adds	r3, #52	@ 0x34
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	4299      	cmp	r1, r3
 8009c76:	f200 8083 	bhi.w	8009d80 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	6818      	ldr	r0, [r3, #0]
 8009c7e:	6879      	ldr	r1, [r7, #4]
 8009c80:	69ba      	ldr	r2, [r7, #24]
 8009c82:	4613      	mov	r3, r2
 8009c84:	011b      	lsls	r3, r3, #4
 8009c86:	1a9b      	subs	r3, r3, r2
 8009c88:	009b      	lsls	r3, r3, #2
 8009c8a:	440b      	add	r3, r1
 8009c8c:	332c      	adds	r3, #44	@ 0x2c
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	693a      	ldr	r2, [r7, #16]
 8009c92:	b292      	uxth	r2, r2
 8009c94:	4619      	mov	r1, r3
 8009c96:	f008 fd15 	bl	80126c4 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8009c9a:	6879      	ldr	r1, [r7, #4]
 8009c9c:	69ba      	ldr	r2, [r7, #24]
 8009c9e:	4613      	mov	r3, r2
 8009ca0:	011b      	lsls	r3, r3, #4
 8009ca2:	1a9b      	subs	r3, r3, r2
 8009ca4:	009b      	lsls	r3, r3, #2
 8009ca6:	440b      	add	r3, r1
 8009ca8:	332c      	adds	r3, #44	@ 0x2c
 8009caa:	681a      	ldr	r2, [r3, #0]
 8009cac:	693b      	ldr	r3, [r7, #16]
 8009cae:	18d1      	adds	r1, r2, r3
 8009cb0:	6878      	ldr	r0, [r7, #4]
 8009cb2:	69ba      	ldr	r2, [r7, #24]
 8009cb4:	4613      	mov	r3, r2
 8009cb6:	011b      	lsls	r3, r3, #4
 8009cb8:	1a9b      	subs	r3, r3, r2
 8009cba:	009b      	lsls	r3, r3, #2
 8009cbc:	4403      	add	r3, r0
 8009cbe:	332c      	adds	r3, #44	@ 0x2c
 8009cc0:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8009cc2:	6879      	ldr	r1, [r7, #4]
 8009cc4:	69ba      	ldr	r2, [r7, #24]
 8009cc6:	4613      	mov	r3, r2
 8009cc8:	011b      	lsls	r3, r3, #4
 8009cca:	1a9b      	subs	r3, r3, r2
 8009ccc:	009b      	lsls	r3, r3, #2
 8009cce:	440b      	add	r3, r1
 8009cd0:	3338      	adds	r3, #56	@ 0x38
 8009cd2:	681a      	ldr	r2, [r3, #0]
 8009cd4:	693b      	ldr	r3, [r7, #16]
 8009cd6:	18d1      	adds	r1, r2, r3
 8009cd8:	6878      	ldr	r0, [r7, #4]
 8009cda:	69ba      	ldr	r2, [r7, #24]
 8009cdc:	4613      	mov	r3, r2
 8009cde:	011b      	lsls	r3, r3, #4
 8009ce0:	1a9b      	subs	r3, r3, r2
 8009ce2:	009b      	lsls	r3, r3, #2
 8009ce4:	4403      	add	r3, r0
 8009ce6:	3338      	adds	r3, #56	@ 0x38
 8009ce8:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8009cea:	69bb      	ldr	r3, [r7, #24]
 8009cec:	015a      	lsls	r2, r3, #5
 8009cee:	6a3b      	ldr	r3, [r7, #32]
 8009cf0:	4413      	add	r3, r2
 8009cf2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009cf6:	691b      	ldr	r3, [r3, #16]
 8009cf8:	0cdb      	lsrs	r3, r3, #19
 8009cfa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009cfe:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8009d00:	6879      	ldr	r1, [r7, #4]
 8009d02:	69ba      	ldr	r2, [r7, #24]
 8009d04:	4613      	mov	r3, r2
 8009d06:	011b      	lsls	r3, r3, #4
 8009d08:	1a9b      	subs	r3, r3, r2
 8009d0a:	009b      	lsls	r3, r3, #2
 8009d0c:	440b      	add	r3, r1
 8009d0e:	3328      	adds	r3, #40	@ 0x28
 8009d10:	881b      	ldrh	r3, [r3, #0]
 8009d12:	461a      	mov	r2, r3
 8009d14:	693b      	ldr	r3, [r7, #16]
 8009d16:	4293      	cmp	r3, r2
 8009d18:	d13f      	bne.n	8009d9a <HCD_RXQLVL_IRQHandler+0x1b4>
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d03c      	beq.n	8009d9a <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8009d20:	69bb      	ldr	r3, [r7, #24]
 8009d22:	015a      	lsls	r2, r3, #5
 8009d24:	6a3b      	ldr	r3, [r7, #32]
 8009d26:	4413      	add	r3, r2
 8009d28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009d30:	68bb      	ldr	r3, [r7, #8]
 8009d32:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009d36:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009d38:	68bb      	ldr	r3, [r7, #8]
 8009d3a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009d3e:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8009d40:	69bb      	ldr	r3, [r7, #24]
 8009d42:	015a      	lsls	r2, r3, #5
 8009d44:	6a3b      	ldr	r3, [r7, #32]
 8009d46:	4413      	add	r3, r2
 8009d48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d4c:	461a      	mov	r2, r3
 8009d4e:	68bb      	ldr	r3, [r7, #8]
 8009d50:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8009d52:	6879      	ldr	r1, [r7, #4]
 8009d54:	69ba      	ldr	r2, [r7, #24]
 8009d56:	4613      	mov	r3, r2
 8009d58:	011b      	lsls	r3, r3, #4
 8009d5a:	1a9b      	subs	r3, r3, r2
 8009d5c:	009b      	lsls	r3, r3, #2
 8009d5e:	440b      	add	r3, r1
 8009d60:	333c      	adds	r3, #60	@ 0x3c
 8009d62:	781b      	ldrb	r3, [r3, #0]
 8009d64:	f083 0301 	eor.w	r3, r3, #1
 8009d68:	b2d8      	uxtb	r0, r3
 8009d6a:	6879      	ldr	r1, [r7, #4]
 8009d6c:	69ba      	ldr	r2, [r7, #24]
 8009d6e:	4613      	mov	r3, r2
 8009d70:	011b      	lsls	r3, r3, #4
 8009d72:	1a9b      	subs	r3, r3, r2
 8009d74:	009b      	lsls	r3, r3, #2
 8009d76:	440b      	add	r3, r1
 8009d78:	333c      	adds	r3, #60	@ 0x3c
 8009d7a:	4602      	mov	r2, r0
 8009d7c:	701a      	strb	r2, [r3, #0]
      break;
 8009d7e:	e00c      	b.n	8009d9a <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8009d80:	6879      	ldr	r1, [r7, #4]
 8009d82:	69ba      	ldr	r2, [r7, #24]
 8009d84:	4613      	mov	r3, r2
 8009d86:	011b      	lsls	r3, r3, #4
 8009d88:	1a9b      	subs	r3, r3, r2
 8009d8a:	009b      	lsls	r3, r3, #2
 8009d8c:	440b      	add	r3, r1
 8009d8e:	334c      	adds	r3, #76	@ 0x4c
 8009d90:	2204      	movs	r2, #4
 8009d92:	701a      	strb	r2, [r3, #0]
      break;
 8009d94:	e001      	b.n	8009d9a <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8009d96:	bf00      	nop
 8009d98:	e000      	b.n	8009d9c <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8009d9a:	bf00      	nop
  }
}
 8009d9c:	bf00      	nop
 8009d9e:	3728      	adds	r7, #40	@ 0x28
 8009da0:	46bd      	mov	sp, r7
 8009da2:	bd80      	pop	{r7, pc}

08009da4 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8009da4:	b580      	push	{r7, lr}
 8009da6:	b086      	sub	sp, #24
 8009da8:	af00      	add	r7, sp, #0
 8009daa:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009db2:	697b      	ldr	r3, [r7, #20]
 8009db4:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8009db6:	693b      	ldr	r3, [r7, #16]
 8009db8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8009dc0:	693b      	ldr	r3, [r7, #16]
 8009dc2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8009dca:	68bb      	ldr	r3, [r7, #8]
 8009dcc:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8009dd0:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	f003 0302 	and.w	r3, r3, #2
 8009dd8:	2b02      	cmp	r3, #2
 8009dda:	d10b      	bne.n	8009df4 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	f003 0301 	and.w	r3, r3, #1
 8009de2:	2b01      	cmp	r3, #1
 8009de4:	d102      	bne.n	8009dec <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8009de6:	6878      	ldr	r0, [r7, #4]
 8009de8:	f7fa fb0a 	bl	8004400 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8009dec:	68bb      	ldr	r3, [r7, #8]
 8009dee:	f043 0302 	orr.w	r3, r3, #2
 8009df2:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	f003 0308 	and.w	r3, r3, #8
 8009dfa:	2b08      	cmp	r3, #8
 8009dfc:	d132      	bne.n	8009e64 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8009dfe:	68bb      	ldr	r3, [r7, #8]
 8009e00:	f043 0308 	orr.w	r3, r3, #8
 8009e04:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	f003 0304 	and.w	r3, r3, #4
 8009e0c:	2b04      	cmp	r3, #4
 8009e0e:	d126      	bne.n	8009e5e <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	7a5b      	ldrb	r3, [r3, #9]
 8009e14:	2b02      	cmp	r3, #2
 8009e16:	d113      	bne.n	8009e40 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8009e1e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009e22:	d106      	bne.n	8009e32 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	2102      	movs	r1, #2
 8009e2a:	4618      	mov	r0, r3
 8009e2c:	f008 fffe 	bl	8012e2c <USB_InitFSLSPClkSel>
 8009e30:	e011      	b.n	8009e56 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	2101      	movs	r1, #1
 8009e38:	4618      	mov	r0, r3
 8009e3a:	f008 fff7 	bl	8012e2c <USB_InitFSLSPClkSel>
 8009e3e:	e00a      	b.n	8009e56 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	79db      	ldrb	r3, [r3, #7]
 8009e44:	2b01      	cmp	r3, #1
 8009e46:	d106      	bne.n	8009e56 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8009e48:	693b      	ldr	r3, [r7, #16]
 8009e4a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009e4e:	461a      	mov	r2, r3
 8009e50:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8009e54:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8009e56:	6878      	ldr	r0, [r7, #4]
 8009e58:	f7fa fafc 	bl	8004454 <HAL_HCD_PortEnabled_Callback>
 8009e5c:	e002      	b.n	8009e64 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8009e5e:	6878      	ldr	r0, [r7, #4]
 8009e60:	f7fa fb06 	bl	8004470 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	f003 0320 	and.w	r3, r3, #32
 8009e6a:	2b20      	cmp	r3, #32
 8009e6c:	d103      	bne.n	8009e76 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8009e6e:	68bb      	ldr	r3, [r7, #8]
 8009e70:	f043 0320 	orr.w	r3, r3, #32
 8009e74:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8009e76:	693b      	ldr	r3, [r7, #16]
 8009e78:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009e7c:	461a      	mov	r2, r3
 8009e7e:	68bb      	ldr	r3, [r7, #8]
 8009e80:	6013      	str	r3, [r2, #0]
}
 8009e82:	bf00      	nop
 8009e84:	3718      	adds	r7, #24
 8009e86:	46bd      	mov	sp, r7
 8009e88:	bd80      	pop	{r7, pc}
	...

08009e8c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009e8c:	b580      	push	{r7, lr}
 8009e8e:	b082      	sub	sp, #8
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d101      	bne.n	8009e9e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009e9a:	2301      	movs	r3, #1
 8009e9c:	e08b      	b.n	8009fb6 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009ea4:	b2db      	uxtb	r3, r3
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d106      	bne.n	8009eb8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	2200      	movs	r2, #0
 8009eae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8009eb2:	6878      	ldr	r0, [r7, #4]
 8009eb4:	f00a f9f8 	bl	80142a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	2224      	movs	r2, #36	@ 0x24
 8009ebc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	681a      	ldr	r2, [r3, #0]
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	f022 0201 	bic.w	r2, r2, #1
 8009ece:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	685a      	ldr	r2, [r3, #4]
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8009edc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	689a      	ldr	r2, [r3, #8]
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009eec:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	68db      	ldr	r3, [r3, #12]
 8009ef2:	2b01      	cmp	r3, #1
 8009ef4:	d107      	bne.n	8009f06 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	689a      	ldr	r2, [r3, #8]
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009f02:	609a      	str	r2, [r3, #8]
 8009f04:	e006      	b.n	8009f14 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	689a      	ldr	r2, [r3, #8]
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8009f12:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	68db      	ldr	r3, [r3, #12]
 8009f18:	2b02      	cmp	r3, #2
 8009f1a:	d108      	bne.n	8009f2e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	685a      	ldr	r2, [r3, #4]
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009f2a:	605a      	str	r2, [r3, #4]
 8009f2c:	e007      	b.n	8009f3e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	685a      	ldr	r2, [r3, #4]
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009f3c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	6859      	ldr	r1, [r3, #4]
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681a      	ldr	r2, [r3, #0]
 8009f48:	4b1d      	ldr	r3, [pc, #116]	@ (8009fc0 <HAL_I2C_Init+0x134>)
 8009f4a:	430b      	orrs	r3, r1
 8009f4c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	68da      	ldr	r2, [r3, #12]
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009f5c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	691a      	ldr	r2, [r3, #16]
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	695b      	ldr	r3, [r3, #20]
 8009f66:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	699b      	ldr	r3, [r3, #24]
 8009f6e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	430a      	orrs	r2, r1
 8009f76:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	69d9      	ldr	r1, [r3, #28]
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	6a1a      	ldr	r2, [r3, #32]
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	430a      	orrs	r2, r1
 8009f86:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	681a      	ldr	r2, [r3, #0]
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	f042 0201 	orr.w	r2, r2, #1
 8009f96:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	2220      	movs	r2, #32
 8009fa2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	2200      	movs	r2, #0
 8009faa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	2200      	movs	r2, #0
 8009fb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8009fb4:	2300      	movs	r3, #0
}
 8009fb6:	4618      	mov	r0, r3
 8009fb8:	3708      	adds	r7, #8
 8009fba:	46bd      	mov	sp, r7
 8009fbc:	bd80      	pop	{r7, pc}
 8009fbe:	bf00      	nop
 8009fc0:	02008000 	.word	0x02008000

08009fc4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009fc4:	b480      	push	{r7}
 8009fc6:	b083      	sub	sp, #12
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
 8009fcc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009fd4:	b2db      	uxtb	r3, r3
 8009fd6:	2b20      	cmp	r3, #32
 8009fd8:	d138      	bne.n	800a04c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009fe0:	2b01      	cmp	r3, #1
 8009fe2:	d101      	bne.n	8009fe8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009fe4:	2302      	movs	r3, #2
 8009fe6:	e032      	b.n	800a04e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	2201      	movs	r2, #1
 8009fec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2224      	movs	r2, #36	@ 0x24
 8009ff4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	681a      	ldr	r2, [r3, #0]
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	f022 0201 	bic.w	r2, r2, #1
 800a006:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	681a      	ldr	r2, [r3, #0]
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a016:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	6819      	ldr	r1, [r3, #0]
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	683a      	ldr	r2, [r7, #0]
 800a024:	430a      	orrs	r2, r1
 800a026:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	681a      	ldr	r2, [r3, #0]
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	f042 0201 	orr.w	r2, r2, #1
 800a036:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	2220      	movs	r2, #32
 800a03c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	2200      	movs	r2, #0
 800a044:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a048:	2300      	movs	r3, #0
 800a04a:	e000      	b.n	800a04e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a04c:	2302      	movs	r3, #2
  }
}
 800a04e:	4618      	mov	r0, r3
 800a050:	370c      	adds	r7, #12
 800a052:	46bd      	mov	sp, r7
 800a054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a058:	4770      	bx	lr

0800a05a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a05a:	b480      	push	{r7}
 800a05c:	b085      	sub	sp, #20
 800a05e:	af00      	add	r7, sp, #0
 800a060:	6078      	str	r0, [r7, #4]
 800a062:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a06a:	b2db      	uxtb	r3, r3
 800a06c:	2b20      	cmp	r3, #32
 800a06e:	d139      	bne.n	800a0e4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a076:	2b01      	cmp	r3, #1
 800a078:	d101      	bne.n	800a07e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a07a:	2302      	movs	r3, #2
 800a07c:	e033      	b.n	800a0e6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	2201      	movs	r2, #1
 800a082:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	2224      	movs	r2, #36	@ 0x24
 800a08a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	681a      	ldr	r2, [r3, #0]
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	f022 0201 	bic.w	r2, r2, #1
 800a09c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a0ac:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a0ae:	683b      	ldr	r3, [r7, #0]
 800a0b0:	021b      	lsls	r3, r3, #8
 800a0b2:	68fa      	ldr	r2, [r7, #12]
 800a0b4:	4313      	orrs	r3, r2
 800a0b6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	68fa      	ldr	r2, [r7, #12]
 800a0be:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	681a      	ldr	r2, [r3, #0]
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	f042 0201 	orr.w	r2, r2, #1
 800a0ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	2220      	movs	r2, #32
 800a0d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	2200      	movs	r2, #0
 800a0dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a0e0:	2300      	movs	r3, #0
 800a0e2:	e000      	b.n	800a0e6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a0e4:	2302      	movs	r3, #2
  }
}
 800a0e6:	4618      	mov	r0, r3
 800a0e8:	3714      	adds	r7, #20
 800a0ea:	46bd      	mov	sp, r7
 800a0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f0:	4770      	bx	lr

0800a0f2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800a0f2:	b580      	push	{r7, lr}
 800a0f4:	b086      	sub	sp, #24
 800a0f6:	af02      	add	r7, sp, #8
 800a0f8:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d101      	bne.n	800a104 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800a100:	2301      	movs	r3, #1
 800a102:	e0fe      	b.n	800a302 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800a10a:	b2db      	uxtb	r3, r3
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d106      	bne.n	800a11e <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	2200      	movs	r2, #0
 800a114:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800a118:	6878      	ldr	r0, [r7, #4]
 800a11a:	f7f9 fcb9 	bl	8003a90 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	2203      	movs	r2, #3
 800a122:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	4618      	mov	r0, r3
 800a12c:	f007 fb81 	bl	8011832 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	6818      	ldr	r0, [r3, #0]
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	7c1a      	ldrb	r2, [r3, #16]
 800a138:	f88d 2000 	strb.w	r2, [sp]
 800a13c:	3304      	adds	r3, #4
 800a13e:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a140:	f007 fa52 	bl	80115e8 <USB_CoreInit>
 800a144:	4603      	mov	r3, r0
 800a146:	2b00      	cmp	r3, #0
 800a148:	d005      	beq.n	800a156 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	2202      	movs	r2, #2
 800a14e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800a152:	2301      	movs	r3, #1
 800a154:	e0d5      	b.n	800a302 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	2100      	movs	r1, #0
 800a15c:	4618      	mov	r0, r3
 800a15e:	f007 fb79 	bl	8011854 <USB_SetCurrentMode>
 800a162:	4603      	mov	r3, r0
 800a164:	2b00      	cmp	r3, #0
 800a166:	d005      	beq.n	800a174 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	2202      	movs	r2, #2
 800a16c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800a170:	2301      	movs	r3, #1
 800a172:	e0c6      	b.n	800a302 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a174:	2300      	movs	r3, #0
 800a176:	73fb      	strb	r3, [r7, #15]
 800a178:	e04a      	b.n	800a210 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800a17a:	7bfa      	ldrb	r2, [r7, #15]
 800a17c:	6879      	ldr	r1, [r7, #4]
 800a17e:	4613      	mov	r3, r2
 800a180:	00db      	lsls	r3, r3, #3
 800a182:	4413      	add	r3, r2
 800a184:	009b      	lsls	r3, r3, #2
 800a186:	440b      	add	r3, r1
 800a188:	3315      	adds	r3, #21
 800a18a:	2201      	movs	r2, #1
 800a18c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800a18e:	7bfa      	ldrb	r2, [r7, #15]
 800a190:	6879      	ldr	r1, [r7, #4]
 800a192:	4613      	mov	r3, r2
 800a194:	00db      	lsls	r3, r3, #3
 800a196:	4413      	add	r3, r2
 800a198:	009b      	lsls	r3, r3, #2
 800a19a:	440b      	add	r3, r1
 800a19c:	3314      	adds	r3, #20
 800a19e:	7bfa      	ldrb	r2, [r7, #15]
 800a1a0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800a1a2:	7bfa      	ldrb	r2, [r7, #15]
 800a1a4:	7bfb      	ldrb	r3, [r7, #15]
 800a1a6:	b298      	uxth	r0, r3
 800a1a8:	6879      	ldr	r1, [r7, #4]
 800a1aa:	4613      	mov	r3, r2
 800a1ac:	00db      	lsls	r3, r3, #3
 800a1ae:	4413      	add	r3, r2
 800a1b0:	009b      	lsls	r3, r3, #2
 800a1b2:	440b      	add	r3, r1
 800a1b4:	332e      	adds	r3, #46	@ 0x2e
 800a1b6:	4602      	mov	r2, r0
 800a1b8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800a1ba:	7bfa      	ldrb	r2, [r7, #15]
 800a1bc:	6879      	ldr	r1, [r7, #4]
 800a1be:	4613      	mov	r3, r2
 800a1c0:	00db      	lsls	r3, r3, #3
 800a1c2:	4413      	add	r3, r2
 800a1c4:	009b      	lsls	r3, r3, #2
 800a1c6:	440b      	add	r3, r1
 800a1c8:	3318      	adds	r3, #24
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800a1ce:	7bfa      	ldrb	r2, [r7, #15]
 800a1d0:	6879      	ldr	r1, [r7, #4]
 800a1d2:	4613      	mov	r3, r2
 800a1d4:	00db      	lsls	r3, r3, #3
 800a1d6:	4413      	add	r3, r2
 800a1d8:	009b      	lsls	r3, r3, #2
 800a1da:	440b      	add	r3, r1
 800a1dc:	331c      	adds	r3, #28
 800a1de:	2200      	movs	r2, #0
 800a1e0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800a1e2:	7bfa      	ldrb	r2, [r7, #15]
 800a1e4:	6879      	ldr	r1, [r7, #4]
 800a1e6:	4613      	mov	r3, r2
 800a1e8:	00db      	lsls	r3, r3, #3
 800a1ea:	4413      	add	r3, r2
 800a1ec:	009b      	lsls	r3, r3, #2
 800a1ee:	440b      	add	r3, r1
 800a1f0:	3320      	adds	r3, #32
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800a1f6:	7bfa      	ldrb	r2, [r7, #15]
 800a1f8:	6879      	ldr	r1, [r7, #4]
 800a1fa:	4613      	mov	r3, r2
 800a1fc:	00db      	lsls	r3, r3, #3
 800a1fe:	4413      	add	r3, r2
 800a200:	009b      	lsls	r3, r3, #2
 800a202:	440b      	add	r3, r1
 800a204:	3324      	adds	r3, #36	@ 0x24
 800a206:	2200      	movs	r2, #0
 800a208:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a20a:	7bfb      	ldrb	r3, [r7, #15]
 800a20c:	3301      	adds	r3, #1
 800a20e:	73fb      	strb	r3, [r7, #15]
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	791b      	ldrb	r3, [r3, #4]
 800a214:	7bfa      	ldrb	r2, [r7, #15]
 800a216:	429a      	cmp	r2, r3
 800a218:	d3af      	bcc.n	800a17a <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a21a:	2300      	movs	r3, #0
 800a21c:	73fb      	strb	r3, [r7, #15]
 800a21e:	e044      	b.n	800a2aa <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800a220:	7bfa      	ldrb	r2, [r7, #15]
 800a222:	6879      	ldr	r1, [r7, #4]
 800a224:	4613      	mov	r3, r2
 800a226:	00db      	lsls	r3, r3, #3
 800a228:	4413      	add	r3, r2
 800a22a:	009b      	lsls	r3, r3, #2
 800a22c:	440b      	add	r3, r1
 800a22e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800a232:	2200      	movs	r2, #0
 800a234:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800a236:	7bfa      	ldrb	r2, [r7, #15]
 800a238:	6879      	ldr	r1, [r7, #4]
 800a23a:	4613      	mov	r3, r2
 800a23c:	00db      	lsls	r3, r3, #3
 800a23e:	4413      	add	r3, r2
 800a240:	009b      	lsls	r3, r3, #2
 800a242:	440b      	add	r3, r1
 800a244:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800a248:	7bfa      	ldrb	r2, [r7, #15]
 800a24a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800a24c:	7bfa      	ldrb	r2, [r7, #15]
 800a24e:	6879      	ldr	r1, [r7, #4]
 800a250:	4613      	mov	r3, r2
 800a252:	00db      	lsls	r3, r3, #3
 800a254:	4413      	add	r3, r2
 800a256:	009b      	lsls	r3, r3, #2
 800a258:	440b      	add	r3, r1
 800a25a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800a25e:	2200      	movs	r2, #0
 800a260:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800a262:	7bfa      	ldrb	r2, [r7, #15]
 800a264:	6879      	ldr	r1, [r7, #4]
 800a266:	4613      	mov	r3, r2
 800a268:	00db      	lsls	r3, r3, #3
 800a26a:	4413      	add	r3, r2
 800a26c:	009b      	lsls	r3, r3, #2
 800a26e:	440b      	add	r3, r1
 800a270:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800a274:	2200      	movs	r2, #0
 800a276:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800a278:	7bfa      	ldrb	r2, [r7, #15]
 800a27a:	6879      	ldr	r1, [r7, #4]
 800a27c:	4613      	mov	r3, r2
 800a27e:	00db      	lsls	r3, r3, #3
 800a280:	4413      	add	r3, r2
 800a282:	009b      	lsls	r3, r3, #2
 800a284:	440b      	add	r3, r1
 800a286:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a28a:	2200      	movs	r2, #0
 800a28c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800a28e:	7bfa      	ldrb	r2, [r7, #15]
 800a290:	6879      	ldr	r1, [r7, #4]
 800a292:	4613      	mov	r3, r2
 800a294:	00db      	lsls	r3, r3, #3
 800a296:	4413      	add	r3, r2
 800a298:	009b      	lsls	r3, r3, #2
 800a29a:	440b      	add	r3, r1
 800a29c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800a2a0:	2200      	movs	r2, #0
 800a2a2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a2a4:	7bfb      	ldrb	r3, [r7, #15]
 800a2a6:	3301      	adds	r3, #1
 800a2a8:	73fb      	strb	r3, [r7, #15]
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	791b      	ldrb	r3, [r3, #4]
 800a2ae:	7bfa      	ldrb	r2, [r7, #15]
 800a2b0:	429a      	cmp	r2, r3
 800a2b2:	d3b5      	bcc.n	800a220 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	6818      	ldr	r0, [r3, #0]
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	7c1a      	ldrb	r2, [r3, #16]
 800a2bc:	f88d 2000 	strb.w	r2, [sp]
 800a2c0:	3304      	adds	r3, #4
 800a2c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a2c4:	f007 fb12 	bl	80118ec <USB_DevInit>
 800a2c8:	4603      	mov	r3, r0
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d005      	beq.n	800a2da <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	2202      	movs	r2, #2
 800a2d2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800a2d6:	2301      	movs	r3, #1
 800a2d8:	e013      	b.n	800a302 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	2200      	movs	r2, #0
 800a2de:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	2201      	movs	r2, #1
 800a2e4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	7b1b      	ldrb	r3, [r3, #12]
 800a2ec:	2b01      	cmp	r3, #1
 800a2ee:	d102      	bne.n	800a2f6 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800a2f0:	6878      	ldr	r0, [r7, #4]
 800a2f2:	f001 f96f 	bl	800b5d4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	f008 fb55 	bl	80129aa <USB_DevDisconnect>

  return HAL_OK;
 800a300:	2300      	movs	r3, #0
}
 800a302:	4618      	mov	r0, r3
 800a304:	3710      	adds	r7, #16
 800a306:	46bd      	mov	sp, r7
 800a308:	bd80      	pop	{r7, pc}

0800a30a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800a30a:	b580      	push	{r7, lr}
 800a30c:	b084      	sub	sp, #16
 800a30e:	af00      	add	r7, sp, #0
 800a310:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800a31e:	2b01      	cmp	r3, #1
 800a320:	d101      	bne.n	800a326 <HAL_PCD_Start+0x1c>
 800a322:	2302      	movs	r3, #2
 800a324:	e022      	b.n	800a36c <HAL_PCD_Start+0x62>
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	2201      	movs	r2, #1
 800a32a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	68db      	ldr	r3, [r3, #12]
 800a332:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a336:	2b00      	cmp	r3, #0
 800a338:	d009      	beq.n	800a34e <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800a33e:	2b01      	cmp	r3, #1
 800a340:	d105      	bne.n	800a34e <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a346:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	4618      	mov	r0, r3
 800a354:	f007 fa5c 	bl	8011810 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	4618      	mov	r0, r3
 800a35e:	f008 fb03 	bl	8012968 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	2200      	movs	r2, #0
 800a366:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800a36a:	2300      	movs	r3, #0
}
 800a36c:	4618      	mov	r0, r3
 800a36e:	3710      	adds	r7, #16
 800a370:	46bd      	mov	sp, r7
 800a372:	bd80      	pop	{r7, pc}

0800a374 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800a374:	b590      	push	{r4, r7, lr}
 800a376:	b08d      	sub	sp, #52	@ 0x34
 800a378:	af00      	add	r7, sp, #0
 800a37a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a382:	6a3b      	ldr	r3, [r7, #32]
 800a384:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	4618      	mov	r0, r3
 800a38c:	f008 fbe2 	bl	8012b54 <USB_GetMode>
 800a390:	4603      	mov	r3, r0
 800a392:	2b00      	cmp	r3, #0
 800a394:	f040 84b9 	bne.w	800ad0a <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	4618      	mov	r0, r3
 800a39e:	f008 fb25 	bl	80129ec <USB_ReadInterrupts>
 800a3a2:	4603      	mov	r3, r0
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	f000 84af 	beq.w	800ad08 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800a3aa:	69fb      	ldr	r3, [r7, #28]
 800a3ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3b0:	689b      	ldr	r3, [r3, #8]
 800a3b2:	0a1b      	lsrs	r3, r3, #8
 800a3b4:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	f008 fb12 	bl	80129ec <USB_ReadInterrupts>
 800a3c8:	4603      	mov	r3, r0
 800a3ca:	f003 0302 	and.w	r3, r3, #2
 800a3ce:	2b02      	cmp	r3, #2
 800a3d0:	d107      	bne.n	800a3e2 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	695a      	ldr	r2, [r3, #20]
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	f002 0202 	and.w	r2, r2, #2
 800a3e0:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	4618      	mov	r0, r3
 800a3e8:	f008 fb00 	bl	80129ec <USB_ReadInterrupts>
 800a3ec:	4603      	mov	r3, r0
 800a3ee:	f003 0310 	and.w	r3, r3, #16
 800a3f2:	2b10      	cmp	r3, #16
 800a3f4:	d161      	bne.n	800a4ba <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	699a      	ldr	r2, [r3, #24]
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	f022 0210 	bic.w	r2, r2, #16
 800a404:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800a406:	6a3b      	ldr	r3, [r7, #32]
 800a408:	6a1b      	ldr	r3, [r3, #32]
 800a40a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800a40c:	69bb      	ldr	r3, [r7, #24]
 800a40e:	f003 020f 	and.w	r2, r3, #15
 800a412:	4613      	mov	r3, r2
 800a414:	00db      	lsls	r3, r3, #3
 800a416:	4413      	add	r3, r2
 800a418:	009b      	lsls	r3, r3, #2
 800a41a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a41e:	687a      	ldr	r2, [r7, #4]
 800a420:	4413      	add	r3, r2
 800a422:	3304      	adds	r3, #4
 800a424:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800a426:	69bb      	ldr	r3, [r7, #24]
 800a428:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800a42c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a430:	d124      	bne.n	800a47c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800a432:	69ba      	ldr	r2, [r7, #24]
 800a434:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800a438:	4013      	ands	r3, r2
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d035      	beq.n	800a4aa <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800a43e:	697b      	ldr	r3, [r7, #20]
 800a440:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800a442:	69bb      	ldr	r3, [r7, #24]
 800a444:	091b      	lsrs	r3, r3, #4
 800a446:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800a448:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a44c:	b29b      	uxth	r3, r3
 800a44e:	461a      	mov	r2, r3
 800a450:	6a38      	ldr	r0, [r7, #32]
 800a452:	f008 f937 	bl	80126c4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a456:	697b      	ldr	r3, [r7, #20]
 800a458:	68da      	ldr	r2, [r3, #12]
 800a45a:	69bb      	ldr	r3, [r7, #24]
 800a45c:	091b      	lsrs	r3, r3, #4
 800a45e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a462:	441a      	add	r2, r3
 800a464:	697b      	ldr	r3, [r7, #20]
 800a466:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a468:	697b      	ldr	r3, [r7, #20]
 800a46a:	695a      	ldr	r2, [r3, #20]
 800a46c:	69bb      	ldr	r3, [r7, #24]
 800a46e:	091b      	lsrs	r3, r3, #4
 800a470:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a474:	441a      	add	r2, r3
 800a476:	697b      	ldr	r3, [r7, #20]
 800a478:	615a      	str	r2, [r3, #20]
 800a47a:	e016      	b.n	800a4aa <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800a47c:	69bb      	ldr	r3, [r7, #24]
 800a47e:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800a482:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800a486:	d110      	bne.n	800a4aa <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a48e:	2208      	movs	r2, #8
 800a490:	4619      	mov	r1, r3
 800a492:	6a38      	ldr	r0, [r7, #32]
 800a494:	f008 f916 	bl	80126c4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a498:	697b      	ldr	r3, [r7, #20]
 800a49a:	695a      	ldr	r2, [r3, #20]
 800a49c:	69bb      	ldr	r3, [r7, #24]
 800a49e:	091b      	lsrs	r3, r3, #4
 800a4a0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a4a4:	441a      	add	r2, r3
 800a4a6:	697b      	ldr	r3, [r7, #20]
 800a4a8:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	699a      	ldr	r2, [r3, #24]
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	f042 0210 	orr.w	r2, r2, #16
 800a4b8:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	4618      	mov	r0, r3
 800a4c0:	f008 fa94 	bl	80129ec <USB_ReadInterrupts>
 800a4c4:	4603      	mov	r3, r0
 800a4c6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a4ca:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800a4ce:	f040 80a7 	bne.w	800a620 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800a4d2:	2300      	movs	r3, #0
 800a4d4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	4618      	mov	r0, r3
 800a4dc:	f008 faba 	bl	8012a54 <USB_ReadDevAllOutEpInterrupt>
 800a4e0:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800a4e2:	e099      	b.n	800a618 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800a4e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4e6:	f003 0301 	and.w	r3, r3, #1
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	f000 808e 	beq.w	800a60c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a4f6:	b2d2      	uxtb	r2, r2
 800a4f8:	4611      	mov	r1, r2
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	f008 fade 	bl	8012abc <USB_ReadDevOutEPInterrupt>
 800a500:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800a502:	693b      	ldr	r3, [r7, #16]
 800a504:	f003 0301 	and.w	r3, r3, #1
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d00c      	beq.n	800a526 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800a50c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a50e:	015a      	lsls	r2, r3, #5
 800a510:	69fb      	ldr	r3, [r7, #28]
 800a512:	4413      	add	r3, r2
 800a514:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a518:	461a      	mov	r2, r3
 800a51a:	2301      	movs	r3, #1
 800a51c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800a51e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a520:	6878      	ldr	r0, [r7, #4]
 800a522:	f000 fed1 	bl	800b2c8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800a526:	693b      	ldr	r3, [r7, #16]
 800a528:	f003 0308 	and.w	r3, r3, #8
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d00c      	beq.n	800a54a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800a530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a532:	015a      	lsls	r2, r3, #5
 800a534:	69fb      	ldr	r3, [r7, #28]
 800a536:	4413      	add	r3, r2
 800a538:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a53c:	461a      	mov	r2, r3
 800a53e:	2308      	movs	r3, #8
 800a540:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800a542:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a544:	6878      	ldr	r0, [r7, #4]
 800a546:	f000 ffa7 	bl	800b498 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800a54a:	693b      	ldr	r3, [r7, #16]
 800a54c:	f003 0310 	and.w	r3, r3, #16
 800a550:	2b00      	cmp	r3, #0
 800a552:	d008      	beq.n	800a566 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800a554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a556:	015a      	lsls	r2, r3, #5
 800a558:	69fb      	ldr	r3, [r7, #28]
 800a55a:	4413      	add	r3, r2
 800a55c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a560:	461a      	mov	r2, r3
 800a562:	2310      	movs	r3, #16
 800a564:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800a566:	693b      	ldr	r3, [r7, #16]
 800a568:	f003 0302 	and.w	r3, r3, #2
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d030      	beq.n	800a5d2 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800a570:	6a3b      	ldr	r3, [r7, #32]
 800a572:	695b      	ldr	r3, [r3, #20]
 800a574:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a578:	2b80      	cmp	r3, #128	@ 0x80
 800a57a:	d109      	bne.n	800a590 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800a57c:	69fb      	ldr	r3, [r7, #28]
 800a57e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a582:	685b      	ldr	r3, [r3, #4]
 800a584:	69fa      	ldr	r2, [r7, #28]
 800a586:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a58a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a58e:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800a590:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a592:	4613      	mov	r3, r2
 800a594:	00db      	lsls	r3, r3, #3
 800a596:	4413      	add	r3, r2
 800a598:	009b      	lsls	r3, r3, #2
 800a59a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a59e:	687a      	ldr	r2, [r7, #4]
 800a5a0:	4413      	add	r3, r2
 800a5a2:	3304      	adds	r3, #4
 800a5a4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800a5a6:	697b      	ldr	r3, [r7, #20]
 800a5a8:	78db      	ldrb	r3, [r3, #3]
 800a5aa:	2b01      	cmp	r3, #1
 800a5ac:	d108      	bne.n	800a5c0 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800a5ae:	697b      	ldr	r3, [r7, #20]
 800a5b0:	2200      	movs	r2, #0
 800a5b2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800a5b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5b6:	b2db      	uxtb	r3, r3
 800a5b8:	4619      	mov	r1, r3
 800a5ba:	6878      	ldr	r0, [r7, #4]
 800a5bc:	f7f9 fb8e 	bl	8003cdc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800a5c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5c2:	015a      	lsls	r2, r3, #5
 800a5c4:	69fb      	ldr	r3, [r7, #28]
 800a5c6:	4413      	add	r3, r2
 800a5c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5cc:	461a      	mov	r2, r3
 800a5ce:	2302      	movs	r3, #2
 800a5d0:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800a5d2:	693b      	ldr	r3, [r7, #16]
 800a5d4:	f003 0320 	and.w	r3, r3, #32
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d008      	beq.n	800a5ee <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a5dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5de:	015a      	lsls	r2, r3, #5
 800a5e0:	69fb      	ldr	r3, [r7, #28]
 800a5e2:	4413      	add	r3, r2
 800a5e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5e8:	461a      	mov	r2, r3
 800a5ea:	2320      	movs	r3, #32
 800a5ec:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800a5ee:	693b      	ldr	r3, [r7, #16]
 800a5f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d009      	beq.n	800a60c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800a5f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5fa:	015a      	lsls	r2, r3, #5
 800a5fc:	69fb      	ldr	r3, [r7, #28]
 800a5fe:	4413      	add	r3, r2
 800a600:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a604:	461a      	mov	r2, r3
 800a606:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a60a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800a60c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a60e:	3301      	adds	r3, #1
 800a610:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800a612:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a614:	085b      	lsrs	r3, r3, #1
 800a616:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800a618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	f47f af62 	bne.w	800a4e4 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	4618      	mov	r0, r3
 800a626:	f008 f9e1 	bl	80129ec <USB_ReadInterrupts>
 800a62a:	4603      	mov	r3, r0
 800a62c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a630:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a634:	f040 80db 	bne.w	800a7ee <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	4618      	mov	r0, r3
 800a63e:	f008 fa23 	bl	8012a88 <USB_ReadDevAllInEpInterrupt>
 800a642:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800a644:	2300      	movs	r3, #0
 800a646:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800a648:	e0cd      	b.n	800a7e6 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800a64a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a64c:	f003 0301 	and.w	r3, r3, #1
 800a650:	2b00      	cmp	r3, #0
 800a652:	f000 80c2 	beq.w	800a7da <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a65c:	b2d2      	uxtb	r2, r2
 800a65e:	4611      	mov	r1, r2
 800a660:	4618      	mov	r0, r3
 800a662:	f008 fa49 	bl	8012af8 <USB_ReadDevInEPInterrupt>
 800a666:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800a668:	693b      	ldr	r3, [r7, #16]
 800a66a:	f003 0301 	and.w	r3, r3, #1
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d057      	beq.n	800a722 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800a672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a674:	f003 030f 	and.w	r3, r3, #15
 800a678:	2201      	movs	r2, #1
 800a67a:	fa02 f303 	lsl.w	r3, r2, r3
 800a67e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800a680:	69fb      	ldr	r3, [r7, #28]
 800a682:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a686:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	43db      	mvns	r3, r3
 800a68c:	69f9      	ldr	r1, [r7, #28]
 800a68e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a692:	4013      	ands	r3, r2
 800a694:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800a696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a698:	015a      	lsls	r2, r3, #5
 800a69a:	69fb      	ldr	r3, [r7, #28]
 800a69c:	4413      	add	r3, r2
 800a69e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6a2:	461a      	mov	r2, r3
 800a6a4:	2301      	movs	r3, #1
 800a6a6:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	799b      	ldrb	r3, [r3, #6]
 800a6ac:	2b01      	cmp	r3, #1
 800a6ae:	d132      	bne.n	800a716 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800a6b0:	6879      	ldr	r1, [r7, #4]
 800a6b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a6b4:	4613      	mov	r3, r2
 800a6b6:	00db      	lsls	r3, r3, #3
 800a6b8:	4413      	add	r3, r2
 800a6ba:	009b      	lsls	r3, r3, #2
 800a6bc:	440b      	add	r3, r1
 800a6be:	3320      	adds	r3, #32
 800a6c0:	6819      	ldr	r1, [r3, #0]
 800a6c2:	6878      	ldr	r0, [r7, #4]
 800a6c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a6c6:	4613      	mov	r3, r2
 800a6c8:	00db      	lsls	r3, r3, #3
 800a6ca:	4413      	add	r3, r2
 800a6cc:	009b      	lsls	r3, r3, #2
 800a6ce:	4403      	add	r3, r0
 800a6d0:	331c      	adds	r3, #28
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	4419      	add	r1, r3
 800a6d6:	6878      	ldr	r0, [r7, #4]
 800a6d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a6da:	4613      	mov	r3, r2
 800a6dc:	00db      	lsls	r3, r3, #3
 800a6de:	4413      	add	r3, r2
 800a6e0:	009b      	lsls	r3, r3, #2
 800a6e2:	4403      	add	r3, r0
 800a6e4:	3320      	adds	r3, #32
 800a6e6:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800a6e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d113      	bne.n	800a716 <HAL_PCD_IRQHandler+0x3a2>
 800a6ee:	6879      	ldr	r1, [r7, #4]
 800a6f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a6f2:	4613      	mov	r3, r2
 800a6f4:	00db      	lsls	r3, r3, #3
 800a6f6:	4413      	add	r3, r2
 800a6f8:	009b      	lsls	r3, r3, #2
 800a6fa:	440b      	add	r3, r1
 800a6fc:	3324      	adds	r3, #36	@ 0x24
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	2b00      	cmp	r3, #0
 800a702:	d108      	bne.n	800a716 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	6818      	ldr	r0, [r3, #0]
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a70e:	461a      	mov	r2, r3
 800a710:	2101      	movs	r1, #1
 800a712:	f008 fa51 	bl	8012bb8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800a716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a718:	b2db      	uxtb	r3, r3
 800a71a:	4619      	mov	r1, r3
 800a71c:	6878      	ldr	r0, [r7, #4]
 800a71e:	f7f9 fa58 	bl	8003bd2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800a722:	693b      	ldr	r3, [r7, #16]
 800a724:	f003 0308 	and.w	r3, r3, #8
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d008      	beq.n	800a73e <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800a72c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a72e:	015a      	lsls	r2, r3, #5
 800a730:	69fb      	ldr	r3, [r7, #28]
 800a732:	4413      	add	r3, r2
 800a734:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a738:	461a      	mov	r2, r3
 800a73a:	2308      	movs	r3, #8
 800a73c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800a73e:	693b      	ldr	r3, [r7, #16]
 800a740:	f003 0310 	and.w	r3, r3, #16
 800a744:	2b00      	cmp	r3, #0
 800a746:	d008      	beq.n	800a75a <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800a748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a74a:	015a      	lsls	r2, r3, #5
 800a74c:	69fb      	ldr	r3, [r7, #28]
 800a74e:	4413      	add	r3, r2
 800a750:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a754:	461a      	mov	r2, r3
 800a756:	2310      	movs	r3, #16
 800a758:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800a75a:	693b      	ldr	r3, [r7, #16]
 800a75c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a760:	2b00      	cmp	r3, #0
 800a762:	d008      	beq.n	800a776 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800a764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a766:	015a      	lsls	r2, r3, #5
 800a768:	69fb      	ldr	r3, [r7, #28]
 800a76a:	4413      	add	r3, r2
 800a76c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a770:	461a      	mov	r2, r3
 800a772:	2340      	movs	r3, #64	@ 0x40
 800a774:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800a776:	693b      	ldr	r3, [r7, #16]
 800a778:	f003 0302 	and.w	r3, r3, #2
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d023      	beq.n	800a7c8 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800a780:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a782:	6a38      	ldr	r0, [r7, #32]
 800a784:	f007 fa10 	bl	8011ba8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800a788:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a78a:	4613      	mov	r3, r2
 800a78c:	00db      	lsls	r3, r3, #3
 800a78e:	4413      	add	r3, r2
 800a790:	009b      	lsls	r3, r3, #2
 800a792:	3310      	adds	r3, #16
 800a794:	687a      	ldr	r2, [r7, #4]
 800a796:	4413      	add	r3, r2
 800a798:	3304      	adds	r3, #4
 800a79a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800a79c:	697b      	ldr	r3, [r7, #20]
 800a79e:	78db      	ldrb	r3, [r3, #3]
 800a7a0:	2b01      	cmp	r3, #1
 800a7a2:	d108      	bne.n	800a7b6 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800a7a4:	697b      	ldr	r3, [r7, #20]
 800a7a6:	2200      	movs	r2, #0
 800a7a8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800a7aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7ac:	b2db      	uxtb	r3, r3
 800a7ae:	4619      	mov	r1, r3
 800a7b0:	6878      	ldr	r0, [r7, #4]
 800a7b2:	f7f9 faa5 	bl	8003d00 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800a7b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7b8:	015a      	lsls	r2, r3, #5
 800a7ba:	69fb      	ldr	r3, [r7, #28]
 800a7bc:	4413      	add	r3, r2
 800a7be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7c2:	461a      	mov	r2, r3
 800a7c4:	2302      	movs	r3, #2
 800a7c6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800a7c8:	693b      	ldr	r3, [r7, #16]
 800a7ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d003      	beq.n	800a7da <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800a7d2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a7d4:	6878      	ldr	r0, [r7, #4]
 800a7d6:	f000 fcea 	bl	800b1ae <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800a7da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7dc:	3301      	adds	r3, #1
 800a7de:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800a7e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7e2:	085b      	lsrs	r3, r3, #1
 800a7e4:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800a7e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	f47f af2e 	bne.w	800a64a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	f008 f8fa 	bl	80129ec <USB_ReadInterrupts>
 800a7f8:	4603      	mov	r3, r0
 800a7fa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a7fe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a802:	d122      	bne.n	800a84a <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800a804:	69fb      	ldr	r3, [r7, #28]
 800a806:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a80a:	685b      	ldr	r3, [r3, #4]
 800a80c:	69fa      	ldr	r2, [r7, #28]
 800a80e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a812:	f023 0301 	bic.w	r3, r3, #1
 800a816:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800a81e:	2b01      	cmp	r3, #1
 800a820:	d108      	bne.n	800a834 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	2200      	movs	r2, #0
 800a826:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800a82a:	2100      	movs	r1, #0
 800a82c:	6878      	ldr	r0, [r7, #4]
 800a82e:	f000 fef5 	bl	800b61c <HAL_PCDEx_LPM_Callback>
 800a832:	e002      	b.n	800a83a <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800a834:	6878      	ldr	r0, [r7, #4]
 800a836:	f7f9 fa43 	bl	8003cc0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	695a      	ldr	r2, [r3, #20]
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800a848:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	4618      	mov	r0, r3
 800a850:	f008 f8cc 	bl	80129ec <USB_ReadInterrupts>
 800a854:	4603      	mov	r3, r0
 800a856:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a85a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a85e:	d112      	bne.n	800a886 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800a860:	69fb      	ldr	r3, [r7, #28]
 800a862:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a866:	689b      	ldr	r3, [r3, #8]
 800a868:	f003 0301 	and.w	r3, r3, #1
 800a86c:	2b01      	cmp	r3, #1
 800a86e:	d102      	bne.n	800a876 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800a870:	6878      	ldr	r0, [r7, #4]
 800a872:	f7f9 f9ff 	bl	8003c74 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	695a      	ldr	r2, [r3, #20]
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800a884:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	4618      	mov	r0, r3
 800a88c:	f008 f8ae 	bl	80129ec <USB_ReadInterrupts>
 800a890:	4603      	mov	r3, r0
 800a892:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a896:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a89a:	d121      	bne.n	800a8e0 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	695a      	ldr	r2, [r3, #20]
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800a8aa:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d111      	bne.n	800a8da <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	2201      	movs	r2, #1
 800a8ba:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a8c4:	089b      	lsrs	r3, r3, #2
 800a8c6:	f003 020f 	and.w	r2, r3, #15
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800a8d0:	2101      	movs	r1, #1
 800a8d2:	6878      	ldr	r0, [r7, #4]
 800a8d4:	f000 fea2 	bl	800b61c <HAL_PCDEx_LPM_Callback>
 800a8d8:	e002      	b.n	800a8e0 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800a8da:	6878      	ldr	r0, [r7, #4]
 800a8dc:	f7f9 f9ca 	bl	8003c74 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	4618      	mov	r0, r3
 800a8e6:	f008 f881 	bl	80129ec <USB_ReadInterrupts>
 800a8ea:	4603      	mov	r3, r0
 800a8ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a8f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a8f4:	f040 80b7 	bne.w	800aa66 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800a8f8:	69fb      	ldr	r3, [r7, #28]
 800a8fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8fe:	685b      	ldr	r3, [r3, #4]
 800a900:	69fa      	ldr	r2, [r7, #28]
 800a902:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a906:	f023 0301 	bic.w	r3, r3, #1
 800a90a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	2110      	movs	r1, #16
 800a912:	4618      	mov	r0, r3
 800a914:	f007 f948 	bl	8011ba8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a918:	2300      	movs	r3, #0
 800a91a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a91c:	e046      	b.n	800a9ac <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800a91e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a920:	015a      	lsls	r2, r3, #5
 800a922:	69fb      	ldr	r3, [r7, #28]
 800a924:	4413      	add	r3, r2
 800a926:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a92a:	461a      	mov	r2, r3
 800a92c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a930:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a932:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a934:	015a      	lsls	r2, r3, #5
 800a936:	69fb      	ldr	r3, [r7, #28]
 800a938:	4413      	add	r3, r2
 800a93a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a942:	0151      	lsls	r1, r2, #5
 800a944:	69fa      	ldr	r2, [r7, #28]
 800a946:	440a      	add	r2, r1
 800a948:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a94c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a950:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800a952:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a954:	015a      	lsls	r2, r3, #5
 800a956:	69fb      	ldr	r3, [r7, #28]
 800a958:	4413      	add	r3, r2
 800a95a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a95e:	461a      	mov	r2, r3
 800a960:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a964:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a968:	015a      	lsls	r2, r3, #5
 800a96a:	69fb      	ldr	r3, [r7, #28]
 800a96c:	4413      	add	r3, r2
 800a96e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a976:	0151      	lsls	r1, r2, #5
 800a978:	69fa      	ldr	r2, [r7, #28]
 800a97a:	440a      	add	r2, r1
 800a97c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a980:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a984:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a986:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a988:	015a      	lsls	r2, r3, #5
 800a98a:	69fb      	ldr	r3, [r7, #28]
 800a98c:	4413      	add	r3, r2
 800a98e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a996:	0151      	lsls	r1, r2, #5
 800a998:	69fa      	ldr	r2, [r7, #28]
 800a99a:	440a      	add	r2, r1
 800a99c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a9a0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a9a4:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a9a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9a8:	3301      	adds	r3, #1
 800a9aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	791b      	ldrb	r3, [r3, #4]
 800a9b0:	461a      	mov	r2, r3
 800a9b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9b4:	4293      	cmp	r3, r2
 800a9b6:	d3b2      	bcc.n	800a91e <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800a9b8:	69fb      	ldr	r3, [r7, #28]
 800a9ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a9be:	69db      	ldr	r3, [r3, #28]
 800a9c0:	69fa      	ldr	r2, [r7, #28]
 800a9c2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a9c6:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800a9ca:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	7bdb      	ldrb	r3, [r3, #15]
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d016      	beq.n	800aa02 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800a9d4:	69fb      	ldr	r3, [r7, #28]
 800a9d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a9da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a9de:	69fa      	ldr	r2, [r7, #28]
 800a9e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a9e4:	f043 030b 	orr.w	r3, r3, #11
 800a9e8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800a9ec:	69fb      	ldr	r3, [r7, #28]
 800a9ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a9f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a9f4:	69fa      	ldr	r2, [r7, #28]
 800a9f6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a9fa:	f043 030b 	orr.w	r3, r3, #11
 800a9fe:	6453      	str	r3, [r2, #68]	@ 0x44
 800aa00:	e015      	b.n	800aa2e <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800aa02:	69fb      	ldr	r3, [r7, #28]
 800aa04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa08:	695a      	ldr	r2, [r3, #20]
 800aa0a:	69fb      	ldr	r3, [r7, #28]
 800aa0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa10:	4619      	mov	r1, r3
 800aa12:	f242 032b 	movw	r3, #8235	@ 0x202b
 800aa16:	4313      	orrs	r3, r2
 800aa18:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800aa1a:	69fb      	ldr	r3, [r7, #28]
 800aa1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa20:	691b      	ldr	r3, [r3, #16]
 800aa22:	69fa      	ldr	r2, [r7, #28]
 800aa24:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800aa28:	f043 030b 	orr.w	r3, r3, #11
 800aa2c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800aa2e:	69fb      	ldr	r3, [r7, #28]
 800aa30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	69fa      	ldr	r2, [r7, #28]
 800aa38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800aa3c:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800aa40:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	6818      	ldr	r0, [r3, #0]
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800aa50:	461a      	mov	r2, r3
 800aa52:	f008 f8b1 	bl	8012bb8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	695a      	ldr	r2, [r3, #20]
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800aa64:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	4618      	mov	r0, r3
 800aa6c:	f007 ffbe 	bl	80129ec <USB_ReadInterrupts>
 800aa70:	4603      	mov	r3, r0
 800aa72:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800aa76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800aa7a:	d123      	bne.n	800aac4 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	4618      	mov	r0, r3
 800aa82:	f008 f875 	bl	8012b70 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	4618      	mov	r0, r3
 800aa8c:	f007 f905 	bl	8011c9a <USB_GetDevSpeed>
 800aa90:	4603      	mov	r3, r0
 800aa92:	461a      	mov	r2, r3
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	681c      	ldr	r4, [r3, #0]
 800aa9c:	f001 fd9e 	bl	800c5dc <HAL_RCC_GetHCLKFreq>
 800aaa0:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800aaa6:	461a      	mov	r2, r3
 800aaa8:	4620      	mov	r0, r4
 800aaaa:	f006 fe0f 	bl	80116cc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800aaae:	6878      	ldr	r0, [r7, #4]
 800aab0:	f7f9 f8b7 	bl	8003c22 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	695a      	ldr	r2, [r3, #20]
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800aac2:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	4618      	mov	r0, r3
 800aaca:	f007 ff8f 	bl	80129ec <USB_ReadInterrupts>
 800aace:	4603      	mov	r3, r0
 800aad0:	f003 0308 	and.w	r3, r3, #8
 800aad4:	2b08      	cmp	r3, #8
 800aad6:	d10a      	bne.n	800aaee <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800aad8:	6878      	ldr	r0, [r7, #4]
 800aada:	f7f9 f894 	bl	8003c06 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	695a      	ldr	r2, [r3, #20]
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	f002 0208 	and.w	r2, r2, #8
 800aaec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	4618      	mov	r0, r3
 800aaf4:	f007 ff7a 	bl	80129ec <USB_ReadInterrupts>
 800aaf8:	4603      	mov	r3, r0
 800aafa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aafe:	2b80      	cmp	r3, #128	@ 0x80
 800ab00:	d123      	bne.n	800ab4a <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800ab02:	6a3b      	ldr	r3, [r7, #32]
 800ab04:	699b      	ldr	r3, [r3, #24]
 800ab06:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ab0a:	6a3b      	ldr	r3, [r7, #32]
 800ab0c:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ab0e:	2301      	movs	r3, #1
 800ab10:	627b      	str	r3, [r7, #36]	@ 0x24
 800ab12:	e014      	b.n	800ab3e <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800ab14:	6879      	ldr	r1, [r7, #4]
 800ab16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab18:	4613      	mov	r3, r2
 800ab1a:	00db      	lsls	r3, r3, #3
 800ab1c:	4413      	add	r3, r2
 800ab1e:	009b      	lsls	r3, r3, #2
 800ab20:	440b      	add	r3, r1
 800ab22:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800ab26:	781b      	ldrb	r3, [r3, #0]
 800ab28:	2b01      	cmp	r3, #1
 800ab2a:	d105      	bne.n	800ab38 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800ab2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab2e:	b2db      	uxtb	r3, r3
 800ab30:	4619      	mov	r1, r3
 800ab32:	6878      	ldr	r0, [r7, #4]
 800ab34:	f000 fb0a 	bl	800b14c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ab38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab3a:	3301      	adds	r3, #1
 800ab3c:	627b      	str	r3, [r7, #36]	@ 0x24
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	791b      	ldrb	r3, [r3, #4]
 800ab42:	461a      	mov	r2, r3
 800ab44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab46:	4293      	cmp	r3, r2
 800ab48:	d3e4      	bcc.n	800ab14 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	4618      	mov	r0, r3
 800ab50:	f007 ff4c 	bl	80129ec <USB_ReadInterrupts>
 800ab54:	4603      	mov	r3, r0
 800ab56:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ab5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ab5e:	d13c      	bne.n	800abda <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ab60:	2301      	movs	r3, #1
 800ab62:	627b      	str	r3, [r7, #36]	@ 0x24
 800ab64:	e02b      	b.n	800abbe <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800ab66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab68:	015a      	lsls	r2, r3, #5
 800ab6a:	69fb      	ldr	r3, [r7, #28]
 800ab6c:	4413      	add	r3, r2
 800ab6e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800ab76:	6879      	ldr	r1, [r7, #4]
 800ab78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab7a:	4613      	mov	r3, r2
 800ab7c:	00db      	lsls	r3, r3, #3
 800ab7e:	4413      	add	r3, r2
 800ab80:	009b      	lsls	r3, r3, #2
 800ab82:	440b      	add	r3, r1
 800ab84:	3318      	adds	r3, #24
 800ab86:	781b      	ldrb	r3, [r3, #0]
 800ab88:	2b01      	cmp	r3, #1
 800ab8a:	d115      	bne.n	800abb8 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800ab8c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	da12      	bge.n	800abb8 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800ab92:	6879      	ldr	r1, [r7, #4]
 800ab94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab96:	4613      	mov	r3, r2
 800ab98:	00db      	lsls	r3, r3, #3
 800ab9a:	4413      	add	r3, r2
 800ab9c:	009b      	lsls	r3, r3, #2
 800ab9e:	440b      	add	r3, r1
 800aba0:	3317      	adds	r3, #23
 800aba2:	2201      	movs	r2, #1
 800aba4:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800aba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aba8:	b2db      	uxtb	r3, r3
 800abaa:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800abae:	b2db      	uxtb	r3, r3
 800abb0:	4619      	mov	r1, r3
 800abb2:	6878      	ldr	r0, [r7, #4]
 800abb4:	f000 faca 	bl	800b14c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800abb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abba:	3301      	adds	r3, #1
 800abbc:	627b      	str	r3, [r7, #36]	@ 0x24
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	791b      	ldrb	r3, [r3, #4]
 800abc2:	461a      	mov	r2, r3
 800abc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abc6:	4293      	cmp	r3, r2
 800abc8:	d3cd      	bcc.n	800ab66 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	695a      	ldr	r2, [r3, #20]
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800abd8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	4618      	mov	r0, r3
 800abe0:	f007 ff04 	bl	80129ec <USB_ReadInterrupts>
 800abe4:	4603      	mov	r3, r0
 800abe6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800abea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800abee:	d156      	bne.n	800ac9e <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800abf0:	2301      	movs	r3, #1
 800abf2:	627b      	str	r3, [r7, #36]	@ 0x24
 800abf4:	e045      	b.n	800ac82 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800abf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abf8:	015a      	lsls	r2, r3, #5
 800abfa:	69fb      	ldr	r3, [r7, #28]
 800abfc:	4413      	add	r3, r2
 800abfe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800ac06:	6879      	ldr	r1, [r7, #4]
 800ac08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac0a:	4613      	mov	r3, r2
 800ac0c:	00db      	lsls	r3, r3, #3
 800ac0e:	4413      	add	r3, r2
 800ac10:	009b      	lsls	r3, r3, #2
 800ac12:	440b      	add	r3, r1
 800ac14:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800ac18:	781b      	ldrb	r3, [r3, #0]
 800ac1a:	2b01      	cmp	r3, #1
 800ac1c:	d12e      	bne.n	800ac7c <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800ac1e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	da2b      	bge.n	800ac7c <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800ac24:	69bb      	ldr	r3, [r7, #24]
 800ac26:	0c1a      	lsrs	r2, r3, #16
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800ac2e:	4053      	eors	r3, r2
 800ac30:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d121      	bne.n	800ac7c <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800ac38:	6879      	ldr	r1, [r7, #4]
 800ac3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac3c:	4613      	mov	r3, r2
 800ac3e:	00db      	lsls	r3, r3, #3
 800ac40:	4413      	add	r3, r2
 800ac42:	009b      	lsls	r3, r3, #2
 800ac44:	440b      	add	r3, r1
 800ac46:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800ac4a:	2201      	movs	r2, #1
 800ac4c:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800ac4e:	6a3b      	ldr	r3, [r7, #32]
 800ac50:	699b      	ldr	r3, [r3, #24]
 800ac52:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800ac56:	6a3b      	ldr	r3, [r7, #32]
 800ac58:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800ac5a:	6a3b      	ldr	r3, [r7, #32]
 800ac5c:	695b      	ldr	r3, [r3, #20]
 800ac5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d10a      	bne.n	800ac7c <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800ac66:	69fb      	ldr	r3, [r7, #28]
 800ac68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ac6c:	685b      	ldr	r3, [r3, #4]
 800ac6e:	69fa      	ldr	r2, [r7, #28]
 800ac70:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ac74:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800ac78:	6053      	str	r3, [r2, #4]
            break;
 800ac7a:	e008      	b.n	800ac8e <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ac7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac7e:	3301      	adds	r3, #1
 800ac80:	627b      	str	r3, [r7, #36]	@ 0x24
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	791b      	ldrb	r3, [r3, #4]
 800ac86:	461a      	mov	r2, r3
 800ac88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac8a:	4293      	cmp	r3, r2
 800ac8c:	d3b3      	bcc.n	800abf6 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	695a      	ldr	r2, [r3, #20]
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800ac9c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	4618      	mov	r0, r3
 800aca4:	f007 fea2 	bl	80129ec <USB_ReadInterrupts>
 800aca8:	4603      	mov	r3, r0
 800acaa:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800acae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800acb2:	d10a      	bne.n	800acca <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800acb4:	6878      	ldr	r0, [r7, #4]
 800acb6:	f7f9 f835 	bl	8003d24 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	695a      	ldr	r2, [r3, #20]
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800acc8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	4618      	mov	r0, r3
 800acd0:	f007 fe8c 	bl	80129ec <USB_ReadInterrupts>
 800acd4:	4603      	mov	r3, r0
 800acd6:	f003 0304 	and.w	r3, r3, #4
 800acda:	2b04      	cmp	r3, #4
 800acdc:	d115      	bne.n	800ad0a <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	685b      	ldr	r3, [r3, #4]
 800ace4:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800ace6:	69bb      	ldr	r3, [r7, #24]
 800ace8:	f003 0304 	and.w	r3, r3, #4
 800acec:	2b00      	cmp	r3, #0
 800acee:	d002      	beq.n	800acf6 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800acf0:	6878      	ldr	r0, [r7, #4]
 800acf2:	f7f9 f825 	bl	8003d40 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	6859      	ldr	r1, [r3, #4]
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	69ba      	ldr	r2, [r7, #24]
 800ad02:	430a      	orrs	r2, r1
 800ad04:	605a      	str	r2, [r3, #4]
 800ad06:	e000      	b.n	800ad0a <HAL_PCD_IRQHandler+0x996>
      return;
 800ad08:	bf00      	nop
    }
  }
}
 800ad0a:	3734      	adds	r7, #52	@ 0x34
 800ad0c:	46bd      	mov	sp, r7
 800ad0e:	bd90      	pop	{r4, r7, pc}

0800ad10 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800ad10:	b580      	push	{r7, lr}
 800ad12:	b082      	sub	sp, #8
 800ad14:	af00      	add	r7, sp, #0
 800ad16:	6078      	str	r0, [r7, #4]
 800ad18:	460b      	mov	r3, r1
 800ad1a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800ad22:	2b01      	cmp	r3, #1
 800ad24:	d101      	bne.n	800ad2a <HAL_PCD_SetAddress+0x1a>
 800ad26:	2302      	movs	r3, #2
 800ad28:	e012      	b.n	800ad50 <HAL_PCD_SetAddress+0x40>
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	2201      	movs	r2, #1
 800ad2e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	78fa      	ldrb	r2, [r7, #3]
 800ad36:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	78fa      	ldrb	r2, [r7, #3]
 800ad3e:	4611      	mov	r1, r2
 800ad40:	4618      	mov	r0, r3
 800ad42:	f007 fdeb 	bl	801291c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	2200      	movs	r2, #0
 800ad4a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800ad4e:	2300      	movs	r3, #0
}
 800ad50:	4618      	mov	r0, r3
 800ad52:	3708      	adds	r7, #8
 800ad54:	46bd      	mov	sp, r7
 800ad56:	bd80      	pop	{r7, pc}

0800ad58 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800ad58:	b580      	push	{r7, lr}
 800ad5a:	b084      	sub	sp, #16
 800ad5c:	af00      	add	r7, sp, #0
 800ad5e:	6078      	str	r0, [r7, #4]
 800ad60:	4608      	mov	r0, r1
 800ad62:	4611      	mov	r1, r2
 800ad64:	461a      	mov	r2, r3
 800ad66:	4603      	mov	r3, r0
 800ad68:	70fb      	strb	r3, [r7, #3]
 800ad6a:	460b      	mov	r3, r1
 800ad6c:	803b      	strh	r3, [r7, #0]
 800ad6e:	4613      	mov	r3, r2
 800ad70:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800ad72:	2300      	movs	r3, #0
 800ad74:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800ad76:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	da0f      	bge.n	800ad9e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ad7e:	78fb      	ldrb	r3, [r7, #3]
 800ad80:	f003 020f 	and.w	r2, r3, #15
 800ad84:	4613      	mov	r3, r2
 800ad86:	00db      	lsls	r3, r3, #3
 800ad88:	4413      	add	r3, r2
 800ad8a:	009b      	lsls	r3, r3, #2
 800ad8c:	3310      	adds	r3, #16
 800ad8e:	687a      	ldr	r2, [r7, #4]
 800ad90:	4413      	add	r3, r2
 800ad92:	3304      	adds	r3, #4
 800ad94:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	2201      	movs	r2, #1
 800ad9a:	705a      	strb	r2, [r3, #1]
 800ad9c:	e00f      	b.n	800adbe <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ad9e:	78fb      	ldrb	r3, [r7, #3]
 800ada0:	f003 020f 	and.w	r2, r3, #15
 800ada4:	4613      	mov	r3, r2
 800ada6:	00db      	lsls	r3, r3, #3
 800ada8:	4413      	add	r3, r2
 800adaa:	009b      	lsls	r3, r3, #2
 800adac:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800adb0:	687a      	ldr	r2, [r7, #4]
 800adb2:	4413      	add	r3, r2
 800adb4:	3304      	adds	r3, #4
 800adb6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	2200      	movs	r2, #0
 800adbc:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800adbe:	78fb      	ldrb	r3, [r7, #3]
 800adc0:	f003 030f 	and.w	r3, r3, #15
 800adc4:	b2da      	uxtb	r2, r3
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800adca:	883b      	ldrh	r3, [r7, #0]
 800adcc:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	78ba      	ldrb	r2, [r7, #2]
 800add8:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	785b      	ldrb	r3, [r3, #1]
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d004      	beq.n	800adec <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	781b      	ldrb	r3, [r3, #0]
 800ade6:	461a      	mov	r2, r3
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800adec:	78bb      	ldrb	r3, [r7, #2]
 800adee:	2b02      	cmp	r3, #2
 800adf0:	d102      	bne.n	800adf8 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	2200      	movs	r2, #0
 800adf6:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800adfe:	2b01      	cmp	r3, #1
 800ae00:	d101      	bne.n	800ae06 <HAL_PCD_EP_Open+0xae>
 800ae02:	2302      	movs	r3, #2
 800ae04:	e00e      	b.n	800ae24 <HAL_PCD_EP_Open+0xcc>
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	2201      	movs	r2, #1
 800ae0a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	68f9      	ldr	r1, [r7, #12]
 800ae14:	4618      	mov	r0, r3
 800ae16:	f006 ff65 	bl	8011ce4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	2200      	movs	r2, #0
 800ae1e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800ae22:	7afb      	ldrb	r3, [r7, #11]
}
 800ae24:	4618      	mov	r0, r3
 800ae26:	3710      	adds	r7, #16
 800ae28:	46bd      	mov	sp, r7
 800ae2a:	bd80      	pop	{r7, pc}

0800ae2c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ae2c:	b580      	push	{r7, lr}
 800ae2e:	b084      	sub	sp, #16
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	6078      	str	r0, [r7, #4]
 800ae34:	460b      	mov	r3, r1
 800ae36:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800ae38:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	da0f      	bge.n	800ae60 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ae40:	78fb      	ldrb	r3, [r7, #3]
 800ae42:	f003 020f 	and.w	r2, r3, #15
 800ae46:	4613      	mov	r3, r2
 800ae48:	00db      	lsls	r3, r3, #3
 800ae4a:	4413      	add	r3, r2
 800ae4c:	009b      	lsls	r3, r3, #2
 800ae4e:	3310      	adds	r3, #16
 800ae50:	687a      	ldr	r2, [r7, #4]
 800ae52:	4413      	add	r3, r2
 800ae54:	3304      	adds	r3, #4
 800ae56:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	2201      	movs	r2, #1
 800ae5c:	705a      	strb	r2, [r3, #1]
 800ae5e:	e00f      	b.n	800ae80 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ae60:	78fb      	ldrb	r3, [r7, #3]
 800ae62:	f003 020f 	and.w	r2, r3, #15
 800ae66:	4613      	mov	r3, r2
 800ae68:	00db      	lsls	r3, r3, #3
 800ae6a:	4413      	add	r3, r2
 800ae6c:	009b      	lsls	r3, r3, #2
 800ae6e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800ae72:	687a      	ldr	r2, [r7, #4]
 800ae74:	4413      	add	r3, r2
 800ae76:	3304      	adds	r3, #4
 800ae78:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	2200      	movs	r2, #0
 800ae7e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800ae80:	78fb      	ldrb	r3, [r7, #3]
 800ae82:	f003 030f 	and.w	r3, r3, #15
 800ae86:	b2da      	uxtb	r2, r3
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800ae92:	2b01      	cmp	r3, #1
 800ae94:	d101      	bne.n	800ae9a <HAL_PCD_EP_Close+0x6e>
 800ae96:	2302      	movs	r3, #2
 800ae98:	e00e      	b.n	800aeb8 <HAL_PCD_EP_Close+0x8c>
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	2201      	movs	r2, #1
 800ae9e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	68f9      	ldr	r1, [r7, #12]
 800aea8:	4618      	mov	r0, r3
 800aeaa:	f006 ffa3 	bl	8011df4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	2200      	movs	r2, #0
 800aeb2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800aeb6:	2300      	movs	r3, #0
}
 800aeb8:	4618      	mov	r0, r3
 800aeba:	3710      	adds	r7, #16
 800aebc:	46bd      	mov	sp, r7
 800aebe:	bd80      	pop	{r7, pc}

0800aec0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800aec0:	b580      	push	{r7, lr}
 800aec2:	b086      	sub	sp, #24
 800aec4:	af00      	add	r7, sp, #0
 800aec6:	60f8      	str	r0, [r7, #12]
 800aec8:	607a      	str	r2, [r7, #4]
 800aeca:	603b      	str	r3, [r7, #0]
 800aecc:	460b      	mov	r3, r1
 800aece:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800aed0:	7afb      	ldrb	r3, [r7, #11]
 800aed2:	f003 020f 	and.w	r2, r3, #15
 800aed6:	4613      	mov	r3, r2
 800aed8:	00db      	lsls	r3, r3, #3
 800aeda:	4413      	add	r3, r2
 800aedc:	009b      	lsls	r3, r3, #2
 800aede:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800aee2:	68fa      	ldr	r2, [r7, #12]
 800aee4:	4413      	add	r3, r2
 800aee6:	3304      	adds	r3, #4
 800aee8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800aeea:	697b      	ldr	r3, [r7, #20]
 800aeec:	687a      	ldr	r2, [r7, #4]
 800aeee:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800aef0:	697b      	ldr	r3, [r7, #20]
 800aef2:	683a      	ldr	r2, [r7, #0]
 800aef4:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800aef6:	697b      	ldr	r3, [r7, #20]
 800aef8:	2200      	movs	r2, #0
 800aefa:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800aefc:	697b      	ldr	r3, [r7, #20]
 800aefe:	2200      	movs	r2, #0
 800af00:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800af02:	7afb      	ldrb	r3, [r7, #11]
 800af04:	f003 030f 	and.w	r3, r3, #15
 800af08:	b2da      	uxtb	r2, r3
 800af0a:	697b      	ldr	r3, [r7, #20]
 800af0c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	799b      	ldrb	r3, [r3, #6]
 800af12:	2b01      	cmp	r3, #1
 800af14:	d102      	bne.n	800af1c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800af16:	687a      	ldr	r2, [r7, #4]
 800af18:	697b      	ldr	r3, [r7, #20]
 800af1a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	6818      	ldr	r0, [r3, #0]
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	799b      	ldrb	r3, [r3, #6]
 800af24:	461a      	mov	r2, r3
 800af26:	6979      	ldr	r1, [r7, #20]
 800af28:	f007 f840 	bl	8011fac <USB_EPStartXfer>

  return HAL_OK;
 800af2c:	2300      	movs	r3, #0
}
 800af2e:	4618      	mov	r0, r3
 800af30:	3718      	adds	r7, #24
 800af32:	46bd      	mov	sp, r7
 800af34:	bd80      	pop	{r7, pc}

0800af36 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800af36:	b480      	push	{r7}
 800af38:	b083      	sub	sp, #12
 800af3a:	af00      	add	r7, sp, #0
 800af3c:	6078      	str	r0, [r7, #4]
 800af3e:	460b      	mov	r3, r1
 800af40:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800af42:	78fb      	ldrb	r3, [r7, #3]
 800af44:	f003 020f 	and.w	r2, r3, #15
 800af48:	6879      	ldr	r1, [r7, #4]
 800af4a:	4613      	mov	r3, r2
 800af4c:	00db      	lsls	r3, r3, #3
 800af4e:	4413      	add	r3, r2
 800af50:	009b      	lsls	r3, r3, #2
 800af52:	440b      	add	r3, r1
 800af54:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800af58:	681b      	ldr	r3, [r3, #0]
}
 800af5a:	4618      	mov	r0, r3
 800af5c:	370c      	adds	r7, #12
 800af5e:	46bd      	mov	sp, r7
 800af60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af64:	4770      	bx	lr

0800af66 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800af66:	b580      	push	{r7, lr}
 800af68:	b086      	sub	sp, #24
 800af6a:	af00      	add	r7, sp, #0
 800af6c:	60f8      	str	r0, [r7, #12]
 800af6e:	607a      	str	r2, [r7, #4]
 800af70:	603b      	str	r3, [r7, #0]
 800af72:	460b      	mov	r3, r1
 800af74:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800af76:	7afb      	ldrb	r3, [r7, #11]
 800af78:	f003 020f 	and.w	r2, r3, #15
 800af7c:	4613      	mov	r3, r2
 800af7e:	00db      	lsls	r3, r3, #3
 800af80:	4413      	add	r3, r2
 800af82:	009b      	lsls	r3, r3, #2
 800af84:	3310      	adds	r3, #16
 800af86:	68fa      	ldr	r2, [r7, #12]
 800af88:	4413      	add	r3, r2
 800af8a:	3304      	adds	r3, #4
 800af8c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800af8e:	697b      	ldr	r3, [r7, #20]
 800af90:	687a      	ldr	r2, [r7, #4]
 800af92:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800af94:	697b      	ldr	r3, [r7, #20]
 800af96:	683a      	ldr	r2, [r7, #0]
 800af98:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800af9a:	697b      	ldr	r3, [r7, #20]
 800af9c:	2200      	movs	r2, #0
 800af9e:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800afa0:	697b      	ldr	r3, [r7, #20]
 800afa2:	2201      	movs	r2, #1
 800afa4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800afa6:	7afb      	ldrb	r3, [r7, #11]
 800afa8:	f003 030f 	and.w	r3, r3, #15
 800afac:	b2da      	uxtb	r2, r3
 800afae:	697b      	ldr	r3, [r7, #20]
 800afb0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	799b      	ldrb	r3, [r3, #6]
 800afb6:	2b01      	cmp	r3, #1
 800afb8:	d102      	bne.n	800afc0 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800afba:	687a      	ldr	r2, [r7, #4]
 800afbc:	697b      	ldr	r3, [r7, #20]
 800afbe:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	6818      	ldr	r0, [r3, #0]
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	799b      	ldrb	r3, [r3, #6]
 800afc8:	461a      	mov	r2, r3
 800afca:	6979      	ldr	r1, [r7, #20]
 800afcc:	f006 ffee 	bl	8011fac <USB_EPStartXfer>

  return HAL_OK;
 800afd0:	2300      	movs	r3, #0
}
 800afd2:	4618      	mov	r0, r3
 800afd4:	3718      	adds	r7, #24
 800afd6:	46bd      	mov	sp, r7
 800afd8:	bd80      	pop	{r7, pc}

0800afda <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800afda:	b580      	push	{r7, lr}
 800afdc:	b084      	sub	sp, #16
 800afde:	af00      	add	r7, sp, #0
 800afe0:	6078      	str	r0, [r7, #4]
 800afe2:	460b      	mov	r3, r1
 800afe4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800afe6:	78fb      	ldrb	r3, [r7, #3]
 800afe8:	f003 030f 	and.w	r3, r3, #15
 800afec:	687a      	ldr	r2, [r7, #4]
 800afee:	7912      	ldrb	r2, [r2, #4]
 800aff0:	4293      	cmp	r3, r2
 800aff2:	d901      	bls.n	800aff8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800aff4:	2301      	movs	r3, #1
 800aff6:	e04f      	b.n	800b098 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800aff8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800affc:	2b00      	cmp	r3, #0
 800affe:	da0f      	bge.n	800b020 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b000:	78fb      	ldrb	r3, [r7, #3]
 800b002:	f003 020f 	and.w	r2, r3, #15
 800b006:	4613      	mov	r3, r2
 800b008:	00db      	lsls	r3, r3, #3
 800b00a:	4413      	add	r3, r2
 800b00c:	009b      	lsls	r3, r3, #2
 800b00e:	3310      	adds	r3, #16
 800b010:	687a      	ldr	r2, [r7, #4]
 800b012:	4413      	add	r3, r2
 800b014:	3304      	adds	r3, #4
 800b016:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	2201      	movs	r2, #1
 800b01c:	705a      	strb	r2, [r3, #1]
 800b01e:	e00d      	b.n	800b03c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800b020:	78fa      	ldrb	r2, [r7, #3]
 800b022:	4613      	mov	r3, r2
 800b024:	00db      	lsls	r3, r3, #3
 800b026:	4413      	add	r3, r2
 800b028:	009b      	lsls	r3, r3, #2
 800b02a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b02e:	687a      	ldr	r2, [r7, #4]
 800b030:	4413      	add	r3, r2
 800b032:	3304      	adds	r3, #4
 800b034:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	2200      	movs	r2, #0
 800b03a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	2201      	movs	r2, #1
 800b040:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b042:	78fb      	ldrb	r3, [r7, #3]
 800b044:	f003 030f 	and.w	r3, r3, #15
 800b048:	b2da      	uxtb	r2, r3
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800b054:	2b01      	cmp	r3, #1
 800b056:	d101      	bne.n	800b05c <HAL_PCD_EP_SetStall+0x82>
 800b058:	2302      	movs	r3, #2
 800b05a:	e01d      	b.n	800b098 <HAL_PCD_EP_SetStall+0xbe>
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	2201      	movs	r2, #1
 800b060:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	68f9      	ldr	r1, [r7, #12]
 800b06a:	4618      	mov	r0, r3
 800b06c:	f007 fb82 	bl	8012774 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800b070:	78fb      	ldrb	r3, [r7, #3]
 800b072:	f003 030f 	and.w	r3, r3, #15
 800b076:	2b00      	cmp	r3, #0
 800b078:	d109      	bne.n	800b08e <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	6818      	ldr	r0, [r3, #0]
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	7999      	ldrb	r1, [r3, #6]
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b088:	461a      	mov	r2, r3
 800b08a:	f007 fd95 	bl	8012bb8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	2200      	movs	r2, #0
 800b092:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800b096:	2300      	movs	r3, #0
}
 800b098:	4618      	mov	r0, r3
 800b09a:	3710      	adds	r7, #16
 800b09c:	46bd      	mov	sp, r7
 800b09e:	bd80      	pop	{r7, pc}

0800b0a0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b0a0:	b580      	push	{r7, lr}
 800b0a2:	b084      	sub	sp, #16
 800b0a4:	af00      	add	r7, sp, #0
 800b0a6:	6078      	str	r0, [r7, #4]
 800b0a8:	460b      	mov	r3, r1
 800b0aa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800b0ac:	78fb      	ldrb	r3, [r7, #3]
 800b0ae:	f003 030f 	and.w	r3, r3, #15
 800b0b2:	687a      	ldr	r2, [r7, #4]
 800b0b4:	7912      	ldrb	r2, [r2, #4]
 800b0b6:	4293      	cmp	r3, r2
 800b0b8:	d901      	bls.n	800b0be <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800b0ba:	2301      	movs	r3, #1
 800b0bc:	e042      	b.n	800b144 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800b0be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	da0f      	bge.n	800b0e6 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b0c6:	78fb      	ldrb	r3, [r7, #3]
 800b0c8:	f003 020f 	and.w	r2, r3, #15
 800b0cc:	4613      	mov	r3, r2
 800b0ce:	00db      	lsls	r3, r3, #3
 800b0d0:	4413      	add	r3, r2
 800b0d2:	009b      	lsls	r3, r3, #2
 800b0d4:	3310      	adds	r3, #16
 800b0d6:	687a      	ldr	r2, [r7, #4]
 800b0d8:	4413      	add	r3, r2
 800b0da:	3304      	adds	r3, #4
 800b0dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	2201      	movs	r2, #1
 800b0e2:	705a      	strb	r2, [r3, #1]
 800b0e4:	e00f      	b.n	800b106 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b0e6:	78fb      	ldrb	r3, [r7, #3]
 800b0e8:	f003 020f 	and.w	r2, r3, #15
 800b0ec:	4613      	mov	r3, r2
 800b0ee:	00db      	lsls	r3, r3, #3
 800b0f0:	4413      	add	r3, r2
 800b0f2:	009b      	lsls	r3, r3, #2
 800b0f4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b0f8:	687a      	ldr	r2, [r7, #4]
 800b0fa:	4413      	add	r3, r2
 800b0fc:	3304      	adds	r3, #4
 800b0fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	2200      	movs	r2, #0
 800b104:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	2200      	movs	r2, #0
 800b10a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b10c:	78fb      	ldrb	r3, [r7, #3]
 800b10e:	f003 030f 	and.w	r3, r3, #15
 800b112:	b2da      	uxtb	r2, r3
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800b11e:	2b01      	cmp	r3, #1
 800b120:	d101      	bne.n	800b126 <HAL_PCD_EP_ClrStall+0x86>
 800b122:	2302      	movs	r3, #2
 800b124:	e00e      	b.n	800b144 <HAL_PCD_EP_ClrStall+0xa4>
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	2201      	movs	r2, #1
 800b12a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	68f9      	ldr	r1, [r7, #12]
 800b134:	4618      	mov	r0, r3
 800b136:	f007 fb8b 	bl	8012850 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	2200      	movs	r2, #0
 800b13e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800b142:	2300      	movs	r3, #0
}
 800b144:	4618      	mov	r0, r3
 800b146:	3710      	adds	r7, #16
 800b148:	46bd      	mov	sp, r7
 800b14a:	bd80      	pop	{r7, pc}

0800b14c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b14c:	b580      	push	{r7, lr}
 800b14e:	b084      	sub	sp, #16
 800b150:	af00      	add	r7, sp, #0
 800b152:	6078      	str	r0, [r7, #4]
 800b154:	460b      	mov	r3, r1
 800b156:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800b158:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	da0c      	bge.n	800b17a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b160:	78fb      	ldrb	r3, [r7, #3]
 800b162:	f003 020f 	and.w	r2, r3, #15
 800b166:	4613      	mov	r3, r2
 800b168:	00db      	lsls	r3, r3, #3
 800b16a:	4413      	add	r3, r2
 800b16c:	009b      	lsls	r3, r3, #2
 800b16e:	3310      	adds	r3, #16
 800b170:	687a      	ldr	r2, [r7, #4]
 800b172:	4413      	add	r3, r2
 800b174:	3304      	adds	r3, #4
 800b176:	60fb      	str	r3, [r7, #12]
 800b178:	e00c      	b.n	800b194 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b17a:	78fb      	ldrb	r3, [r7, #3]
 800b17c:	f003 020f 	and.w	r2, r3, #15
 800b180:	4613      	mov	r3, r2
 800b182:	00db      	lsls	r3, r3, #3
 800b184:	4413      	add	r3, r2
 800b186:	009b      	lsls	r3, r3, #2
 800b188:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b18c:	687a      	ldr	r2, [r7, #4]
 800b18e:	4413      	add	r3, r2
 800b190:	3304      	adds	r3, #4
 800b192:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	68f9      	ldr	r1, [r7, #12]
 800b19a:	4618      	mov	r0, r3
 800b19c:	f007 f9aa 	bl	80124f4 <USB_EPStopXfer>
 800b1a0:	4603      	mov	r3, r0
 800b1a2:	72fb      	strb	r3, [r7, #11]

  return ret;
 800b1a4:	7afb      	ldrb	r3, [r7, #11]
}
 800b1a6:	4618      	mov	r0, r3
 800b1a8:	3710      	adds	r7, #16
 800b1aa:	46bd      	mov	sp, r7
 800b1ac:	bd80      	pop	{r7, pc}

0800b1ae <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800b1ae:	b580      	push	{r7, lr}
 800b1b0:	b08a      	sub	sp, #40	@ 0x28
 800b1b2:	af02      	add	r7, sp, #8
 800b1b4:	6078      	str	r0, [r7, #4]
 800b1b6:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b1be:	697b      	ldr	r3, [r7, #20]
 800b1c0:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800b1c2:	683a      	ldr	r2, [r7, #0]
 800b1c4:	4613      	mov	r3, r2
 800b1c6:	00db      	lsls	r3, r3, #3
 800b1c8:	4413      	add	r3, r2
 800b1ca:	009b      	lsls	r3, r3, #2
 800b1cc:	3310      	adds	r3, #16
 800b1ce:	687a      	ldr	r2, [r7, #4]
 800b1d0:	4413      	add	r3, r2
 800b1d2:	3304      	adds	r3, #4
 800b1d4:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	695a      	ldr	r2, [r3, #20]
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	691b      	ldr	r3, [r3, #16]
 800b1de:	429a      	cmp	r2, r3
 800b1e0:	d901      	bls.n	800b1e6 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800b1e2:	2301      	movs	r3, #1
 800b1e4:	e06b      	b.n	800b2be <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	691a      	ldr	r2, [r3, #16]
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	695b      	ldr	r3, [r3, #20]
 800b1ee:	1ad3      	subs	r3, r2, r3
 800b1f0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	689b      	ldr	r3, [r3, #8]
 800b1f6:	69fa      	ldr	r2, [r7, #28]
 800b1f8:	429a      	cmp	r2, r3
 800b1fa:	d902      	bls.n	800b202 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	689b      	ldr	r3, [r3, #8]
 800b200:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800b202:	69fb      	ldr	r3, [r7, #28]
 800b204:	3303      	adds	r3, #3
 800b206:	089b      	lsrs	r3, r3, #2
 800b208:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b20a:	e02a      	b.n	800b262 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	691a      	ldr	r2, [r3, #16]
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	695b      	ldr	r3, [r3, #20]
 800b214:	1ad3      	subs	r3, r2, r3
 800b216:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	689b      	ldr	r3, [r3, #8]
 800b21c:	69fa      	ldr	r2, [r7, #28]
 800b21e:	429a      	cmp	r2, r3
 800b220:	d902      	bls.n	800b228 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	689b      	ldr	r3, [r3, #8]
 800b226:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800b228:	69fb      	ldr	r3, [r7, #28]
 800b22a:	3303      	adds	r3, #3
 800b22c:	089b      	lsrs	r3, r3, #2
 800b22e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	68d9      	ldr	r1, [r3, #12]
 800b234:	683b      	ldr	r3, [r7, #0]
 800b236:	b2da      	uxtb	r2, r3
 800b238:	69fb      	ldr	r3, [r7, #28]
 800b23a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800b240:	9300      	str	r3, [sp, #0]
 800b242:	4603      	mov	r3, r0
 800b244:	6978      	ldr	r0, [r7, #20]
 800b246:	f007 f9ff 	bl	8012648 <USB_WritePacket>

    ep->xfer_buff  += len;
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	68da      	ldr	r2, [r3, #12]
 800b24e:	69fb      	ldr	r3, [r7, #28]
 800b250:	441a      	add	r2, r3
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	695a      	ldr	r2, [r3, #20]
 800b25a:	69fb      	ldr	r3, [r7, #28]
 800b25c:	441a      	add	r2, r3
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b262:	683b      	ldr	r3, [r7, #0]
 800b264:	015a      	lsls	r2, r3, #5
 800b266:	693b      	ldr	r3, [r7, #16]
 800b268:	4413      	add	r3, r2
 800b26a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b26e:	699b      	ldr	r3, [r3, #24]
 800b270:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800b272:	69ba      	ldr	r2, [r7, #24]
 800b274:	429a      	cmp	r2, r3
 800b276:	d809      	bhi.n	800b28c <PCD_WriteEmptyTxFifo+0xde>
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	695a      	ldr	r2, [r3, #20]
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b280:	429a      	cmp	r2, r3
 800b282:	d203      	bcs.n	800b28c <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	691b      	ldr	r3, [r3, #16]
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d1bf      	bne.n	800b20c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	691a      	ldr	r2, [r3, #16]
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	695b      	ldr	r3, [r3, #20]
 800b294:	429a      	cmp	r2, r3
 800b296:	d811      	bhi.n	800b2bc <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800b298:	683b      	ldr	r3, [r7, #0]
 800b29a:	f003 030f 	and.w	r3, r3, #15
 800b29e:	2201      	movs	r2, #1
 800b2a0:	fa02 f303 	lsl.w	r3, r2, r3
 800b2a4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800b2a6:	693b      	ldr	r3, [r7, #16]
 800b2a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b2ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b2ae:	68bb      	ldr	r3, [r7, #8]
 800b2b0:	43db      	mvns	r3, r3
 800b2b2:	6939      	ldr	r1, [r7, #16]
 800b2b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b2b8:	4013      	ands	r3, r2
 800b2ba:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800b2bc:	2300      	movs	r3, #0
}
 800b2be:	4618      	mov	r0, r3
 800b2c0:	3720      	adds	r7, #32
 800b2c2:	46bd      	mov	sp, r7
 800b2c4:	bd80      	pop	{r7, pc}
	...

0800b2c8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800b2c8:	b580      	push	{r7, lr}
 800b2ca:	b088      	sub	sp, #32
 800b2cc:	af00      	add	r7, sp, #0
 800b2ce:	6078      	str	r0, [r7, #4]
 800b2d0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2d8:	69fb      	ldr	r3, [r7, #28]
 800b2da:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800b2dc:	69fb      	ldr	r3, [r7, #28]
 800b2de:	333c      	adds	r3, #60	@ 0x3c
 800b2e0:	3304      	adds	r3, #4
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800b2e6:	683b      	ldr	r3, [r7, #0]
 800b2e8:	015a      	lsls	r2, r3, #5
 800b2ea:	69bb      	ldr	r3, [r7, #24]
 800b2ec:	4413      	add	r3, r2
 800b2ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b2f2:	689b      	ldr	r3, [r3, #8]
 800b2f4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	799b      	ldrb	r3, [r3, #6]
 800b2fa:	2b01      	cmp	r3, #1
 800b2fc:	d17b      	bne.n	800b3f6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800b2fe:	693b      	ldr	r3, [r7, #16]
 800b300:	f003 0308 	and.w	r3, r3, #8
 800b304:	2b00      	cmp	r3, #0
 800b306:	d015      	beq.n	800b334 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b308:	697b      	ldr	r3, [r7, #20]
 800b30a:	4a61      	ldr	r2, [pc, #388]	@ (800b490 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800b30c:	4293      	cmp	r3, r2
 800b30e:	f240 80b9 	bls.w	800b484 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800b312:	693b      	ldr	r3, [r7, #16]
 800b314:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b318:	2b00      	cmp	r3, #0
 800b31a:	f000 80b3 	beq.w	800b484 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b31e:	683b      	ldr	r3, [r7, #0]
 800b320:	015a      	lsls	r2, r3, #5
 800b322:	69bb      	ldr	r3, [r7, #24]
 800b324:	4413      	add	r3, r2
 800b326:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b32a:	461a      	mov	r2, r3
 800b32c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b330:	6093      	str	r3, [r2, #8]
 800b332:	e0a7      	b.n	800b484 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800b334:	693b      	ldr	r3, [r7, #16]
 800b336:	f003 0320 	and.w	r3, r3, #32
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d009      	beq.n	800b352 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800b33e:	683b      	ldr	r3, [r7, #0]
 800b340:	015a      	lsls	r2, r3, #5
 800b342:	69bb      	ldr	r3, [r7, #24]
 800b344:	4413      	add	r3, r2
 800b346:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b34a:	461a      	mov	r2, r3
 800b34c:	2320      	movs	r3, #32
 800b34e:	6093      	str	r3, [r2, #8]
 800b350:	e098      	b.n	800b484 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800b352:	693b      	ldr	r3, [r7, #16]
 800b354:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800b358:	2b00      	cmp	r3, #0
 800b35a:	f040 8093 	bne.w	800b484 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b35e:	697b      	ldr	r3, [r7, #20]
 800b360:	4a4b      	ldr	r2, [pc, #300]	@ (800b490 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800b362:	4293      	cmp	r3, r2
 800b364:	d90f      	bls.n	800b386 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800b366:	693b      	ldr	r3, [r7, #16]
 800b368:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d00a      	beq.n	800b386 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b370:	683b      	ldr	r3, [r7, #0]
 800b372:	015a      	lsls	r2, r3, #5
 800b374:	69bb      	ldr	r3, [r7, #24]
 800b376:	4413      	add	r3, r2
 800b378:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b37c:	461a      	mov	r2, r3
 800b37e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b382:	6093      	str	r3, [r2, #8]
 800b384:	e07e      	b.n	800b484 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800b386:	683a      	ldr	r2, [r7, #0]
 800b388:	4613      	mov	r3, r2
 800b38a:	00db      	lsls	r3, r3, #3
 800b38c:	4413      	add	r3, r2
 800b38e:	009b      	lsls	r3, r3, #2
 800b390:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b394:	687a      	ldr	r2, [r7, #4]
 800b396:	4413      	add	r3, r2
 800b398:	3304      	adds	r3, #4
 800b39a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	6a1a      	ldr	r2, [r3, #32]
 800b3a0:	683b      	ldr	r3, [r7, #0]
 800b3a2:	0159      	lsls	r1, r3, #5
 800b3a4:	69bb      	ldr	r3, [r7, #24]
 800b3a6:	440b      	add	r3, r1
 800b3a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b3ac:	691b      	ldr	r3, [r3, #16]
 800b3ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b3b2:	1ad2      	subs	r2, r2, r3
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800b3b8:	683b      	ldr	r3, [r7, #0]
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d114      	bne.n	800b3e8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	691b      	ldr	r3, [r3, #16]
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d109      	bne.n	800b3da <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	6818      	ldr	r0, [r3, #0]
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b3d0:	461a      	mov	r2, r3
 800b3d2:	2101      	movs	r1, #1
 800b3d4:	f007 fbf0 	bl	8012bb8 <USB_EP0_OutStart>
 800b3d8:	e006      	b.n	800b3e8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	68da      	ldr	r2, [r3, #12]
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	695b      	ldr	r3, [r3, #20]
 800b3e2:	441a      	add	r2, r3
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b3e8:	683b      	ldr	r3, [r7, #0]
 800b3ea:	b2db      	uxtb	r3, r3
 800b3ec:	4619      	mov	r1, r3
 800b3ee:	6878      	ldr	r0, [r7, #4]
 800b3f0:	f7f8 fbd4 	bl	8003b9c <HAL_PCD_DataOutStageCallback>
 800b3f4:	e046      	b.n	800b484 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800b3f6:	697b      	ldr	r3, [r7, #20]
 800b3f8:	4a26      	ldr	r2, [pc, #152]	@ (800b494 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800b3fa:	4293      	cmp	r3, r2
 800b3fc:	d124      	bne.n	800b448 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800b3fe:	693b      	ldr	r3, [r7, #16]
 800b400:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b404:	2b00      	cmp	r3, #0
 800b406:	d00a      	beq.n	800b41e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b408:	683b      	ldr	r3, [r7, #0]
 800b40a:	015a      	lsls	r2, r3, #5
 800b40c:	69bb      	ldr	r3, [r7, #24]
 800b40e:	4413      	add	r3, r2
 800b410:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b414:	461a      	mov	r2, r3
 800b416:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b41a:	6093      	str	r3, [r2, #8]
 800b41c:	e032      	b.n	800b484 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800b41e:	693b      	ldr	r3, [r7, #16]
 800b420:	f003 0320 	and.w	r3, r3, #32
 800b424:	2b00      	cmp	r3, #0
 800b426:	d008      	beq.n	800b43a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800b428:	683b      	ldr	r3, [r7, #0]
 800b42a:	015a      	lsls	r2, r3, #5
 800b42c:	69bb      	ldr	r3, [r7, #24]
 800b42e:	4413      	add	r3, r2
 800b430:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b434:	461a      	mov	r2, r3
 800b436:	2320      	movs	r3, #32
 800b438:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b43a:	683b      	ldr	r3, [r7, #0]
 800b43c:	b2db      	uxtb	r3, r3
 800b43e:	4619      	mov	r1, r3
 800b440:	6878      	ldr	r0, [r7, #4]
 800b442:	f7f8 fbab 	bl	8003b9c <HAL_PCD_DataOutStageCallback>
 800b446:	e01d      	b.n	800b484 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800b448:	683b      	ldr	r3, [r7, #0]
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d114      	bne.n	800b478 <PCD_EP_OutXfrComplete_int+0x1b0>
 800b44e:	6879      	ldr	r1, [r7, #4]
 800b450:	683a      	ldr	r2, [r7, #0]
 800b452:	4613      	mov	r3, r2
 800b454:	00db      	lsls	r3, r3, #3
 800b456:	4413      	add	r3, r2
 800b458:	009b      	lsls	r3, r3, #2
 800b45a:	440b      	add	r3, r1
 800b45c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	2b00      	cmp	r3, #0
 800b464:	d108      	bne.n	800b478 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	6818      	ldr	r0, [r3, #0]
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b470:	461a      	mov	r2, r3
 800b472:	2100      	movs	r1, #0
 800b474:	f007 fba0 	bl	8012bb8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b478:	683b      	ldr	r3, [r7, #0]
 800b47a:	b2db      	uxtb	r3, r3
 800b47c:	4619      	mov	r1, r3
 800b47e:	6878      	ldr	r0, [r7, #4]
 800b480:	f7f8 fb8c 	bl	8003b9c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800b484:	2300      	movs	r3, #0
}
 800b486:	4618      	mov	r0, r3
 800b488:	3720      	adds	r7, #32
 800b48a:	46bd      	mov	sp, r7
 800b48c:	bd80      	pop	{r7, pc}
 800b48e:	bf00      	nop
 800b490:	4f54300a 	.word	0x4f54300a
 800b494:	4f54310a 	.word	0x4f54310a

0800b498 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b086      	sub	sp, #24
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	6078      	str	r0, [r7, #4]
 800b4a0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b4a8:	697b      	ldr	r3, [r7, #20]
 800b4aa:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800b4ac:	697b      	ldr	r3, [r7, #20]
 800b4ae:	333c      	adds	r3, #60	@ 0x3c
 800b4b0:	3304      	adds	r3, #4
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800b4b6:	683b      	ldr	r3, [r7, #0]
 800b4b8:	015a      	lsls	r2, r3, #5
 800b4ba:	693b      	ldr	r3, [r7, #16]
 800b4bc:	4413      	add	r3, r2
 800b4be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b4c2:	689b      	ldr	r3, [r3, #8]
 800b4c4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	4a15      	ldr	r2, [pc, #84]	@ (800b520 <PCD_EP_OutSetupPacket_int+0x88>)
 800b4ca:	4293      	cmp	r3, r2
 800b4cc:	d90e      	bls.n	800b4ec <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800b4ce:	68bb      	ldr	r3, [r7, #8]
 800b4d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d009      	beq.n	800b4ec <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b4d8:	683b      	ldr	r3, [r7, #0]
 800b4da:	015a      	lsls	r2, r3, #5
 800b4dc:	693b      	ldr	r3, [r7, #16]
 800b4de:	4413      	add	r3, r2
 800b4e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b4e4:	461a      	mov	r2, r3
 800b4e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b4ea:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800b4ec:	6878      	ldr	r0, [r7, #4]
 800b4ee:	f7f8 fb43 	bl	8003b78 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	4a0a      	ldr	r2, [pc, #40]	@ (800b520 <PCD_EP_OutSetupPacket_int+0x88>)
 800b4f6:	4293      	cmp	r3, r2
 800b4f8:	d90c      	bls.n	800b514 <PCD_EP_OutSetupPacket_int+0x7c>
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	799b      	ldrb	r3, [r3, #6]
 800b4fe:	2b01      	cmp	r3, #1
 800b500:	d108      	bne.n	800b514 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	6818      	ldr	r0, [r3, #0]
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b50c:	461a      	mov	r2, r3
 800b50e:	2101      	movs	r1, #1
 800b510:	f007 fb52 	bl	8012bb8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800b514:	2300      	movs	r3, #0
}
 800b516:	4618      	mov	r0, r3
 800b518:	3718      	adds	r7, #24
 800b51a:	46bd      	mov	sp, r7
 800b51c:	bd80      	pop	{r7, pc}
 800b51e:	bf00      	nop
 800b520:	4f54300a 	.word	0x4f54300a

0800b524 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800b524:	b480      	push	{r7}
 800b526:	b085      	sub	sp, #20
 800b528:	af00      	add	r7, sp, #0
 800b52a:	6078      	str	r0, [r7, #4]
 800b52c:	460b      	mov	r3, r1
 800b52e:	70fb      	strb	r3, [r7, #3]
 800b530:	4613      	mov	r3, r2
 800b532:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b53a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800b53c:	78fb      	ldrb	r3, [r7, #3]
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d107      	bne.n	800b552 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800b542:	883b      	ldrh	r3, [r7, #0]
 800b544:	0419      	lsls	r1, r3, #16
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	68ba      	ldr	r2, [r7, #8]
 800b54c:	430a      	orrs	r2, r1
 800b54e:	629a      	str	r2, [r3, #40]	@ 0x28
 800b550:	e028      	b.n	800b5a4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b558:	0c1b      	lsrs	r3, r3, #16
 800b55a:	68ba      	ldr	r2, [r7, #8]
 800b55c:	4413      	add	r3, r2
 800b55e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800b560:	2300      	movs	r3, #0
 800b562:	73fb      	strb	r3, [r7, #15]
 800b564:	e00d      	b.n	800b582 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	681a      	ldr	r2, [r3, #0]
 800b56a:	7bfb      	ldrb	r3, [r7, #15]
 800b56c:	3340      	adds	r3, #64	@ 0x40
 800b56e:	009b      	lsls	r3, r3, #2
 800b570:	4413      	add	r3, r2
 800b572:	685b      	ldr	r3, [r3, #4]
 800b574:	0c1b      	lsrs	r3, r3, #16
 800b576:	68ba      	ldr	r2, [r7, #8]
 800b578:	4413      	add	r3, r2
 800b57a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800b57c:	7bfb      	ldrb	r3, [r7, #15]
 800b57e:	3301      	adds	r3, #1
 800b580:	73fb      	strb	r3, [r7, #15]
 800b582:	7bfa      	ldrb	r2, [r7, #15]
 800b584:	78fb      	ldrb	r3, [r7, #3]
 800b586:	3b01      	subs	r3, #1
 800b588:	429a      	cmp	r2, r3
 800b58a:	d3ec      	bcc.n	800b566 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800b58c:	883b      	ldrh	r3, [r7, #0]
 800b58e:	0418      	lsls	r0, r3, #16
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	6819      	ldr	r1, [r3, #0]
 800b594:	78fb      	ldrb	r3, [r7, #3]
 800b596:	3b01      	subs	r3, #1
 800b598:	68ba      	ldr	r2, [r7, #8]
 800b59a:	4302      	orrs	r2, r0
 800b59c:	3340      	adds	r3, #64	@ 0x40
 800b59e:	009b      	lsls	r3, r3, #2
 800b5a0:	440b      	add	r3, r1
 800b5a2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800b5a4:	2300      	movs	r3, #0
}
 800b5a6:	4618      	mov	r0, r3
 800b5a8:	3714      	adds	r7, #20
 800b5aa:	46bd      	mov	sp, r7
 800b5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b0:	4770      	bx	lr

0800b5b2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800b5b2:	b480      	push	{r7}
 800b5b4:	b083      	sub	sp, #12
 800b5b6:	af00      	add	r7, sp, #0
 800b5b8:	6078      	str	r0, [r7, #4]
 800b5ba:	460b      	mov	r3, r1
 800b5bc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	887a      	ldrh	r2, [r7, #2]
 800b5c4:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800b5c6:	2300      	movs	r3, #0
}
 800b5c8:	4618      	mov	r0, r3
 800b5ca:	370c      	adds	r7, #12
 800b5cc:	46bd      	mov	sp, r7
 800b5ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d2:	4770      	bx	lr

0800b5d4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800b5d4:	b480      	push	{r7}
 800b5d6:	b085      	sub	sp, #20
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	2201      	movs	r2, #1
 800b5e6:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	2200      	movs	r2, #0
 800b5ee:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	699b      	ldr	r3, [r3, #24]
 800b5f6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800b5fa:	68fb      	ldr	r3, [r7, #12]
 800b5fc:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b602:	4b05      	ldr	r3, [pc, #20]	@ (800b618 <HAL_PCDEx_ActivateLPM+0x44>)
 800b604:	4313      	orrs	r3, r2
 800b606:	68fa      	ldr	r2, [r7, #12]
 800b608:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800b60a:	2300      	movs	r3, #0
}
 800b60c:	4618      	mov	r0, r3
 800b60e:	3714      	adds	r7, #20
 800b610:	46bd      	mov	sp, r7
 800b612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b616:	4770      	bx	lr
 800b618:	10000003 	.word	0x10000003

0800b61c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800b61c:	b480      	push	{r7}
 800b61e:	b083      	sub	sp, #12
 800b620:	af00      	add	r7, sp, #0
 800b622:	6078      	str	r0, [r7, #4]
 800b624:	460b      	mov	r3, r1
 800b626:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800b628:	bf00      	nop
 800b62a:	370c      	adds	r7, #12
 800b62c:	46bd      	mov	sp, r7
 800b62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b632:	4770      	bx	lr

0800b634 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800b634:	b580      	push	{r7, lr}
 800b636:	b084      	sub	sp, #16
 800b638:	af00      	add	r7, sp, #0
 800b63a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800b63c:	4b19      	ldr	r3, [pc, #100]	@ (800b6a4 <HAL_PWREx_ConfigSupply+0x70>)
 800b63e:	68db      	ldr	r3, [r3, #12]
 800b640:	f003 0304 	and.w	r3, r3, #4
 800b644:	2b04      	cmp	r3, #4
 800b646:	d00a      	beq.n	800b65e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800b648:	4b16      	ldr	r3, [pc, #88]	@ (800b6a4 <HAL_PWREx_ConfigSupply+0x70>)
 800b64a:	68db      	ldr	r3, [r3, #12]
 800b64c:	f003 0307 	and.w	r3, r3, #7
 800b650:	687a      	ldr	r2, [r7, #4]
 800b652:	429a      	cmp	r2, r3
 800b654:	d001      	beq.n	800b65a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800b656:	2301      	movs	r3, #1
 800b658:	e01f      	b.n	800b69a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800b65a:	2300      	movs	r3, #0
 800b65c:	e01d      	b.n	800b69a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800b65e:	4b11      	ldr	r3, [pc, #68]	@ (800b6a4 <HAL_PWREx_ConfigSupply+0x70>)
 800b660:	68db      	ldr	r3, [r3, #12]
 800b662:	f023 0207 	bic.w	r2, r3, #7
 800b666:	490f      	ldr	r1, [pc, #60]	@ (800b6a4 <HAL_PWREx_ConfigSupply+0x70>)
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	4313      	orrs	r3, r2
 800b66c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800b66e:	f7f9 f96b 	bl	8004948 <HAL_GetTick>
 800b672:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800b674:	e009      	b.n	800b68a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800b676:	f7f9 f967 	bl	8004948 <HAL_GetTick>
 800b67a:	4602      	mov	r2, r0
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	1ad3      	subs	r3, r2, r3
 800b680:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b684:	d901      	bls.n	800b68a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800b686:	2301      	movs	r3, #1
 800b688:	e007      	b.n	800b69a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800b68a:	4b06      	ldr	r3, [pc, #24]	@ (800b6a4 <HAL_PWREx_ConfigSupply+0x70>)
 800b68c:	685b      	ldr	r3, [r3, #4]
 800b68e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b692:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b696:	d1ee      	bne.n	800b676 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800b698:	2300      	movs	r3, #0
}
 800b69a:	4618      	mov	r0, r3
 800b69c:	3710      	adds	r7, #16
 800b69e:	46bd      	mov	sp, r7
 800b6a0:	bd80      	pop	{r7, pc}
 800b6a2:	bf00      	nop
 800b6a4:	58024800 	.word	0x58024800

0800b6a8 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800b6a8:	b480      	push	{r7}
 800b6aa:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800b6ac:	4b05      	ldr	r3, [pc, #20]	@ (800b6c4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800b6ae:	68db      	ldr	r3, [r3, #12]
 800b6b0:	4a04      	ldr	r2, [pc, #16]	@ (800b6c4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800b6b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b6b6:	60d3      	str	r3, [r2, #12]
}
 800b6b8:	bf00      	nop
 800b6ba:	46bd      	mov	sp, r7
 800b6bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c0:	4770      	bx	lr
 800b6c2:	bf00      	nop
 800b6c4:	58024800 	.word	0x58024800

0800b6c8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b6c8:	b580      	push	{r7, lr}
 800b6ca:	b08c      	sub	sp, #48	@ 0x30
 800b6cc:	af00      	add	r7, sp, #0
 800b6ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d102      	bne.n	800b6dc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800b6d6:	2301      	movs	r3, #1
 800b6d8:	f000 bc48 	b.w	800bf6c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	f003 0301 	and.w	r3, r3, #1
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	f000 8088 	beq.w	800b7fa <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b6ea:	4b99      	ldr	r3, [pc, #612]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b6ec:	691b      	ldr	r3, [r3, #16]
 800b6ee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b6f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b6f4:	4b96      	ldr	r3, [pc, #600]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b6f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b6f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800b6fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6fc:	2b10      	cmp	r3, #16
 800b6fe:	d007      	beq.n	800b710 <HAL_RCC_OscConfig+0x48>
 800b700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b702:	2b18      	cmp	r3, #24
 800b704:	d111      	bne.n	800b72a <HAL_RCC_OscConfig+0x62>
 800b706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b708:	f003 0303 	and.w	r3, r3, #3
 800b70c:	2b02      	cmp	r3, #2
 800b70e:	d10c      	bne.n	800b72a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b710:	4b8f      	ldr	r3, [pc, #572]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d06d      	beq.n	800b7f8 <HAL_RCC_OscConfig+0x130>
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	685b      	ldr	r3, [r3, #4]
 800b720:	2b00      	cmp	r3, #0
 800b722:	d169      	bne.n	800b7f8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800b724:	2301      	movs	r3, #1
 800b726:	f000 bc21 	b.w	800bf6c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	685b      	ldr	r3, [r3, #4]
 800b72e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b732:	d106      	bne.n	800b742 <HAL_RCC_OscConfig+0x7a>
 800b734:	4b86      	ldr	r3, [pc, #536]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	4a85      	ldr	r2, [pc, #532]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b73a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b73e:	6013      	str	r3, [r2, #0]
 800b740:	e02e      	b.n	800b7a0 <HAL_RCC_OscConfig+0xd8>
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	685b      	ldr	r3, [r3, #4]
 800b746:	2b00      	cmp	r3, #0
 800b748:	d10c      	bne.n	800b764 <HAL_RCC_OscConfig+0x9c>
 800b74a:	4b81      	ldr	r3, [pc, #516]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	4a80      	ldr	r2, [pc, #512]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b750:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b754:	6013      	str	r3, [r2, #0]
 800b756:	4b7e      	ldr	r3, [pc, #504]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	4a7d      	ldr	r2, [pc, #500]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b75c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b760:	6013      	str	r3, [r2, #0]
 800b762:	e01d      	b.n	800b7a0 <HAL_RCC_OscConfig+0xd8>
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	685b      	ldr	r3, [r3, #4]
 800b768:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b76c:	d10c      	bne.n	800b788 <HAL_RCC_OscConfig+0xc0>
 800b76e:	4b78      	ldr	r3, [pc, #480]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	4a77      	ldr	r2, [pc, #476]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b774:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b778:	6013      	str	r3, [r2, #0]
 800b77a:	4b75      	ldr	r3, [pc, #468]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	4a74      	ldr	r2, [pc, #464]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b780:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b784:	6013      	str	r3, [r2, #0]
 800b786:	e00b      	b.n	800b7a0 <HAL_RCC_OscConfig+0xd8>
 800b788:	4b71      	ldr	r3, [pc, #452]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	4a70      	ldr	r2, [pc, #448]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b78e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b792:	6013      	str	r3, [r2, #0]
 800b794:	4b6e      	ldr	r3, [pc, #440]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	4a6d      	ldr	r2, [pc, #436]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b79a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b79e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	685b      	ldr	r3, [r3, #4]
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d013      	beq.n	800b7d0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b7a8:	f7f9 f8ce 	bl	8004948 <HAL_GetTick>
 800b7ac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b7ae:	e008      	b.n	800b7c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b7b0:	f7f9 f8ca 	bl	8004948 <HAL_GetTick>
 800b7b4:	4602      	mov	r2, r0
 800b7b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7b8:	1ad3      	subs	r3, r2, r3
 800b7ba:	2b64      	cmp	r3, #100	@ 0x64
 800b7bc:	d901      	bls.n	800b7c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b7be:	2303      	movs	r3, #3
 800b7c0:	e3d4      	b.n	800bf6c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b7c2:	4b63      	ldr	r3, [pc, #396]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d0f0      	beq.n	800b7b0 <HAL_RCC_OscConfig+0xe8>
 800b7ce:	e014      	b.n	800b7fa <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b7d0:	f7f9 f8ba 	bl	8004948 <HAL_GetTick>
 800b7d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800b7d6:	e008      	b.n	800b7ea <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b7d8:	f7f9 f8b6 	bl	8004948 <HAL_GetTick>
 800b7dc:	4602      	mov	r2, r0
 800b7de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7e0:	1ad3      	subs	r3, r2, r3
 800b7e2:	2b64      	cmp	r3, #100	@ 0x64
 800b7e4:	d901      	bls.n	800b7ea <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800b7e6:	2303      	movs	r3, #3
 800b7e8:	e3c0      	b.n	800bf6c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800b7ea:	4b59      	ldr	r3, [pc, #356]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d1f0      	bne.n	800b7d8 <HAL_RCC_OscConfig+0x110>
 800b7f6:	e000      	b.n	800b7fa <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b7f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	f003 0302 	and.w	r3, r3, #2
 800b802:	2b00      	cmp	r3, #0
 800b804:	f000 80ca 	beq.w	800b99c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b808:	4b51      	ldr	r3, [pc, #324]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b80a:	691b      	ldr	r3, [r3, #16]
 800b80c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b810:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b812:	4b4f      	ldr	r3, [pc, #316]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b816:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800b818:	6a3b      	ldr	r3, [r7, #32]
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d007      	beq.n	800b82e <HAL_RCC_OscConfig+0x166>
 800b81e:	6a3b      	ldr	r3, [r7, #32]
 800b820:	2b18      	cmp	r3, #24
 800b822:	d156      	bne.n	800b8d2 <HAL_RCC_OscConfig+0x20a>
 800b824:	69fb      	ldr	r3, [r7, #28]
 800b826:	f003 0303 	and.w	r3, r3, #3
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d151      	bne.n	800b8d2 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b82e:	4b48      	ldr	r3, [pc, #288]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	f003 0304 	and.w	r3, r3, #4
 800b836:	2b00      	cmp	r3, #0
 800b838:	d005      	beq.n	800b846 <HAL_RCC_OscConfig+0x17e>
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	68db      	ldr	r3, [r3, #12]
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d101      	bne.n	800b846 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800b842:	2301      	movs	r3, #1
 800b844:	e392      	b.n	800bf6c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b846:	4b42      	ldr	r3, [pc, #264]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	f023 0219 	bic.w	r2, r3, #25
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	68db      	ldr	r3, [r3, #12]
 800b852:	493f      	ldr	r1, [pc, #252]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b854:	4313      	orrs	r3, r2
 800b856:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b858:	f7f9 f876 	bl	8004948 <HAL_GetTick>
 800b85c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b85e:	e008      	b.n	800b872 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b860:	f7f9 f872 	bl	8004948 <HAL_GetTick>
 800b864:	4602      	mov	r2, r0
 800b866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b868:	1ad3      	subs	r3, r2, r3
 800b86a:	2b02      	cmp	r3, #2
 800b86c:	d901      	bls.n	800b872 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800b86e:	2303      	movs	r3, #3
 800b870:	e37c      	b.n	800bf6c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b872:	4b37      	ldr	r3, [pc, #220]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	f003 0304 	and.w	r3, r3, #4
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d0f0      	beq.n	800b860 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b87e:	f7f9 f893 	bl	80049a8 <HAL_GetREVID>
 800b882:	4603      	mov	r3, r0
 800b884:	f241 0203 	movw	r2, #4099	@ 0x1003
 800b888:	4293      	cmp	r3, r2
 800b88a:	d817      	bhi.n	800b8bc <HAL_RCC_OscConfig+0x1f4>
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	691b      	ldr	r3, [r3, #16]
 800b890:	2b40      	cmp	r3, #64	@ 0x40
 800b892:	d108      	bne.n	800b8a6 <HAL_RCC_OscConfig+0x1de>
 800b894:	4b2e      	ldr	r3, [pc, #184]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b896:	685b      	ldr	r3, [r3, #4]
 800b898:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800b89c:	4a2c      	ldr	r2, [pc, #176]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b89e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b8a2:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b8a4:	e07a      	b.n	800b99c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b8a6:	4b2a      	ldr	r3, [pc, #168]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b8a8:	685b      	ldr	r3, [r3, #4]
 800b8aa:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	691b      	ldr	r3, [r3, #16]
 800b8b2:	031b      	lsls	r3, r3, #12
 800b8b4:	4926      	ldr	r1, [pc, #152]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b8b6:	4313      	orrs	r3, r2
 800b8b8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b8ba:	e06f      	b.n	800b99c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b8bc:	4b24      	ldr	r3, [pc, #144]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b8be:	685b      	ldr	r3, [r3, #4]
 800b8c0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	691b      	ldr	r3, [r3, #16]
 800b8c8:	061b      	lsls	r3, r3, #24
 800b8ca:	4921      	ldr	r1, [pc, #132]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b8cc:	4313      	orrs	r3, r2
 800b8ce:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b8d0:	e064      	b.n	800b99c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	68db      	ldr	r3, [r3, #12]
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	d047      	beq.n	800b96a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b8da:	4b1d      	ldr	r3, [pc, #116]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	f023 0219 	bic.w	r2, r3, #25
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	68db      	ldr	r3, [r3, #12]
 800b8e6:	491a      	ldr	r1, [pc, #104]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b8e8:	4313      	orrs	r3, r2
 800b8ea:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b8ec:	f7f9 f82c 	bl	8004948 <HAL_GetTick>
 800b8f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b8f2:	e008      	b.n	800b906 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b8f4:	f7f9 f828 	bl	8004948 <HAL_GetTick>
 800b8f8:	4602      	mov	r2, r0
 800b8fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8fc:	1ad3      	subs	r3, r2, r3
 800b8fe:	2b02      	cmp	r3, #2
 800b900:	d901      	bls.n	800b906 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800b902:	2303      	movs	r3, #3
 800b904:	e332      	b.n	800bf6c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b906:	4b12      	ldr	r3, [pc, #72]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	f003 0304 	and.w	r3, r3, #4
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d0f0      	beq.n	800b8f4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b912:	f7f9 f849 	bl	80049a8 <HAL_GetREVID>
 800b916:	4603      	mov	r3, r0
 800b918:	f241 0203 	movw	r2, #4099	@ 0x1003
 800b91c:	4293      	cmp	r3, r2
 800b91e:	d819      	bhi.n	800b954 <HAL_RCC_OscConfig+0x28c>
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	691b      	ldr	r3, [r3, #16]
 800b924:	2b40      	cmp	r3, #64	@ 0x40
 800b926:	d108      	bne.n	800b93a <HAL_RCC_OscConfig+0x272>
 800b928:	4b09      	ldr	r3, [pc, #36]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b92a:	685b      	ldr	r3, [r3, #4]
 800b92c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800b930:	4a07      	ldr	r2, [pc, #28]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b932:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b936:	6053      	str	r3, [r2, #4]
 800b938:	e030      	b.n	800b99c <HAL_RCC_OscConfig+0x2d4>
 800b93a:	4b05      	ldr	r3, [pc, #20]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b93c:	685b      	ldr	r3, [r3, #4]
 800b93e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	691b      	ldr	r3, [r3, #16]
 800b946:	031b      	lsls	r3, r3, #12
 800b948:	4901      	ldr	r1, [pc, #4]	@ (800b950 <HAL_RCC_OscConfig+0x288>)
 800b94a:	4313      	orrs	r3, r2
 800b94c:	604b      	str	r3, [r1, #4]
 800b94e:	e025      	b.n	800b99c <HAL_RCC_OscConfig+0x2d4>
 800b950:	58024400 	.word	0x58024400
 800b954:	4b9a      	ldr	r3, [pc, #616]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800b956:	685b      	ldr	r3, [r3, #4]
 800b958:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	691b      	ldr	r3, [r3, #16]
 800b960:	061b      	lsls	r3, r3, #24
 800b962:	4997      	ldr	r1, [pc, #604]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800b964:	4313      	orrs	r3, r2
 800b966:	604b      	str	r3, [r1, #4]
 800b968:	e018      	b.n	800b99c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b96a:	4b95      	ldr	r3, [pc, #596]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	4a94      	ldr	r2, [pc, #592]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800b970:	f023 0301 	bic.w	r3, r3, #1
 800b974:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b976:	f7f8 ffe7 	bl	8004948 <HAL_GetTick>
 800b97a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800b97c:	e008      	b.n	800b990 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b97e:	f7f8 ffe3 	bl	8004948 <HAL_GetTick>
 800b982:	4602      	mov	r2, r0
 800b984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b986:	1ad3      	subs	r3, r2, r3
 800b988:	2b02      	cmp	r3, #2
 800b98a:	d901      	bls.n	800b990 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800b98c:	2303      	movs	r3, #3
 800b98e:	e2ed      	b.n	800bf6c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800b990:	4b8b      	ldr	r3, [pc, #556]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	f003 0304 	and.w	r3, r3, #4
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d1f0      	bne.n	800b97e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	f003 0310 	and.w	r3, r3, #16
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	f000 80a9 	beq.w	800bafc <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b9aa:	4b85      	ldr	r3, [pc, #532]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800b9ac:	691b      	ldr	r3, [r3, #16]
 800b9ae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b9b2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b9b4:	4b82      	ldr	r3, [pc, #520]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800b9b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b9b8:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800b9ba:	69bb      	ldr	r3, [r7, #24]
 800b9bc:	2b08      	cmp	r3, #8
 800b9be:	d007      	beq.n	800b9d0 <HAL_RCC_OscConfig+0x308>
 800b9c0:	69bb      	ldr	r3, [r7, #24]
 800b9c2:	2b18      	cmp	r3, #24
 800b9c4:	d13a      	bne.n	800ba3c <HAL_RCC_OscConfig+0x374>
 800b9c6:	697b      	ldr	r3, [r7, #20]
 800b9c8:	f003 0303 	and.w	r3, r3, #3
 800b9cc:	2b01      	cmp	r3, #1
 800b9ce:	d135      	bne.n	800ba3c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b9d0:	4b7b      	ldr	r3, [pc, #492]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d005      	beq.n	800b9e8 <HAL_RCC_OscConfig+0x320>
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	69db      	ldr	r3, [r3, #28]
 800b9e0:	2b80      	cmp	r3, #128	@ 0x80
 800b9e2:	d001      	beq.n	800b9e8 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800b9e4:	2301      	movs	r3, #1
 800b9e6:	e2c1      	b.n	800bf6c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b9e8:	f7f8 ffde 	bl	80049a8 <HAL_GetREVID>
 800b9ec:	4603      	mov	r3, r0
 800b9ee:	f241 0203 	movw	r2, #4099	@ 0x1003
 800b9f2:	4293      	cmp	r3, r2
 800b9f4:	d817      	bhi.n	800ba26 <HAL_RCC_OscConfig+0x35e>
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	6a1b      	ldr	r3, [r3, #32]
 800b9fa:	2b20      	cmp	r3, #32
 800b9fc:	d108      	bne.n	800ba10 <HAL_RCC_OscConfig+0x348>
 800b9fe:	4b70      	ldr	r3, [pc, #448]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800ba00:	685b      	ldr	r3, [r3, #4]
 800ba02:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800ba06:	4a6e      	ldr	r2, [pc, #440]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800ba08:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ba0c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800ba0e:	e075      	b.n	800bafc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800ba10:	4b6b      	ldr	r3, [pc, #428]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800ba12:	685b      	ldr	r3, [r3, #4]
 800ba14:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	6a1b      	ldr	r3, [r3, #32]
 800ba1c:	069b      	lsls	r3, r3, #26
 800ba1e:	4968      	ldr	r1, [pc, #416]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800ba20:	4313      	orrs	r3, r2
 800ba22:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800ba24:	e06a      	b.n	800bafc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800ba26:	4b66      	ldr	r3, [pc, #408]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800ba28:	68db      	ldr	r3, [r3, #12]
 800ba2a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	6a1b      	ldr	r3, [r3, #32]
 800ba32:	061b      	lsls	r3, r3, #24
 800ba34:	4962      	ldr	r1, [pc, #392]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800ba36:	4313      	orrs	r3, r2
 800ba38:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800ba3a:	e05f      	b.n	800bafc <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	69db      	ldr	r3, [r3, #28]
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d042      	beq.n	800baca <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800ba44:	4b5e      	ldr	r3, [pc, #376]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	4a5d      	ldr	r2, [pc, #372]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800ba4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ba4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba50:	f7f8 ff7a 	bl	8004948 <HAL_GetTick>
 800ba54:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800ba56:	e008      	b.n	800ba6a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800ba58:	f7f8 ff76 	bl	8004948 <HAL_GetTick>
 800ba5c:	4602      	mov	r2, r0
 800ba5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba60:	1ad3      	subs	r3, r2, r3
 800ba62:	2b02      	cmp	r3, #2
 800ba64:	d901      	bls.n	800ba6a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800ba66:	2303      	movs	r3, #3
 800ba68:	e280      	b.n	800bf6c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800ba6a:	4b55      	ldr	r3, [pc, #340]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d0f0      	beq.n	800ba58 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800ba76:	f7f8 ff97 	bl	80049a8 <HAL_GetREVID>
 800ba7a:	4603      	mov	r3, r0
 800ba7c:	f241 0203 	movw	r2, #4099	@ 0x1003
 800ba80:	4293      	cmp	r3, r2
 800ba82:	d817      	bhi.n	800bab4 <HAL_RCC_OscConfig+0x3ec>
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	6a1b      	ldr	r3, [r3, #32]
 800ba88:	2b20      	cmp	r3, #32
 800ba8a:	d108      	bne.n	800ba9e <HAL_RCC_OscConfig+0x3d6>
 800ba8c:	4b4c      	ldr	r3, [pc, #304]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800ba8e:	685b      	ldr	r3, [r3, #4]
 800ba90:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800ba94:	4a4a      	ldr	r2, [pc, #296]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800ba96:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ba9a:	6053      	str	r3, [r2, #4]
 800ba9c:	e02e      	b.n	800bafc <HAL_RCC_OscConfig+0x434>
 800ba9e:	4b48      	ldr	r3, [pc, #288]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800baa0:	685b      	ldr	r3, [r3, #4]
 800baa2:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	6a1b      	ldr	r3, [r3, #32]
 800baaa:	069b      	lsls	r3, r3, #26
 800baac:	4944      	ldr	r1, [pc, #272]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800baae:	4313      	orrs	r3, r2
 800bab0:	604b      	str	r3, [r1, #4]
 800bab2:	e023      	b.n	800bafc <HAL_RCC_OscConfig+0x434>
 800bab4:	4b42      	ldr	r3, [pc, #264]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800bab6:	68db      	ldr	r3, [r3, #12]
 800bab8:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	6a1b      	ldr	r3, [r3, #32]
 800bac0:	061b      	lsls	r3, r3, #24
 800bac2:	493f      	ldr	r1, [pc, #252]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800bac4:	4313      	orrs	r3, r2
 800bac6:	60cb      	str	r3, [r1, #12]
 800bac8:	e018      	b.n	800bafc <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800baca:	4b3d      	ldr	r3, [pc, #244]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	4a3c      	ldr	r2, [pc, #240]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800bad0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bad4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bad6:	f7f8 ff37 	bl	8004948 <HAL_GetTick>
 800bada:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800badc:	e008      	b.n	800baf0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800bade:	f7f8 ff33 	bl	8004948 <HAL_GetTick>
 800bae2:	4602      	mov	r2, r0
 800bae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bae6:	1ad3      	subs	r3, r2, r3
 800bae8:	2b02      	cmp	r3, #2
 800baea:	d901      	bls.n	800baf0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800baec:	2303      	movs	r3, #3
 800baee:	e23d      	b.n	800bf6c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800baf0:	4b33      	ldr	r3, [pc, #204]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d1f0      	bne.n	800bade <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	f003 0308 	and.w	r3, r3, #8
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d036      	beq.n	800bb76 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	695b      	ldr	r3, [r3, #20]
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d019      	beq.n	800bb44 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800bb10:	4b2b      	ldr	r3, [pc, #172]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800bb12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bb14:	4a2a      	ldr	r2, [pc, #168]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800bb16:	f043 0301 	orr.w	r3, r3, #1
 800bb1a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bb1c:	f7f8 ff14 	bl	8004948 <HAL_GetTick>
 800bb20:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800bb22:	e008      	b.n	800bb36 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bb24:	f7f8 ff10 	bl	8004948 <HAL_GetTick>
 800bb28:	4602      	mov	r2, r0
 800bb2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb2c:	1ad3      	subs	r3, r2, r3
 800bb2e:	2b02      	cmp	r3, #2
 800bb30:	d901      	bls.n	800bb36 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800bb32:	2303      	movs	r3, #3
 800bb34:	e21a      	b.n	800bf6c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800bb36:	4b22      	ldr	r3, [pc, #136]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800bb38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bb3a:	f003 0302 	and.w	r3, r3, #2
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d0f0      	beq.n	800bb24 <HAL_RCC_OscConfig+0x45c>
 800bb42:	e018      	b.n	800bb76 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800bb44:	4b1e      	ldr	r3, [pc, #120]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800bb46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bb48:	4a1d      	ldr	r2, [pc, #116]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800bb4a:	f023 0301 	bic.w	r3, r3, #1
 800bb4e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bb50:	f7f8 fefa 	bl	8004948 <HAL_GetTick>
 800bb54:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800bb56:	e008      	b.n	800bb6a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bb58:	f7f8 fef6 	bl	8004948 <HAL_GetTick>
 800bb5c:	4602      	mov	r2, r0
 800bb5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb60:	1ad3      	subs	r3, r2, r3
 800bb62:	2b02      	cmp	r3, #2
 800bb64:	d901      	bls.n	800bb6a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800bb66:	2303      	movs	r3, #3
 800bb68:	e200      	b.n	800bf6c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800bb6a:	4b15      	ldr	r3, [pc, #84]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800bb6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bb6e:	f003 0302 	and.w	r3, r3, #2
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d1f0      	bne.n	800bb58 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	f003 0320 	and.w	r3, r3, #32
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d039      	beq.n	800bbf6 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	699b      	ldr	r3, [r3, #24]
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d01c      	beq.n	800bbc4 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800bb8a:	4b0d      	ldr	r3, [pc, #52]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	4a0c      	ldr	r2, [pc, #48]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800bb90:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800bb94:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800bb96:	f7f8 fed7 	bl	8004948 <HAL_GetTick>
 800bb9a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800bb9c:	e008      	b.n	800bbb0 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bb9e:	f7f8 fed3 	bl	8004948 <HAL_GetTick>
 800bba2:	4602      	mov	r2, r0
 800bba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bba6:	1ad3      	subs	r3, r2, r3
 800bba8:	2b02      	cmp	r3, #2
 800bbaa:	d901      	bls.n	800bbb0 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800bbac:	2303      	movs	r3, #3
 800bbae:	e1dd      	b.n	800bf6c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800bbb0:	4b03      	ldr	r3, [pc, #12]	@ (800bbc0 <HAL_RCC_OscConfig+0x4f8>)
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d0f0      	beq.n	800bb9e <HAL_RCC_OscConfig+0x4d6>
 800bbbc:	e01b      	b.n	800bbf6 <HAL_RCC_OscConfig+0x52e>
 800bbbe:	bf00      	nop
 800bbc0:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800bbc4:	4b9b      	ldr	r3, [pc, #620]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	4a9a      	ldr	r2, [pc, #616]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bbca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bbce:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800bbd0:	f7f8 feba 	bl	8004948 <HAL_GetTick>
 800bbd4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800bbd6:	e008      	b.n	800bbea <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bbd8:	f7f8 feb6 	bl	8004948 <HAL_GetTick>
 800bbdc:	4602      	mov	r2, r0
 800bbde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbe0:	1ad3      	subs	r3, r2, r3
 800bbe2:	2b02      	cmp	r3, #2
 800bbe4:	d901      	bls.n	800bbea <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800bbe6:	2303      	movs	r3, #3
 800bbe8:	e1c0      	b.n	800bf6c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800bbea:	4b92      	ldr	r3, [pc, #584]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bbec:	681b      	ldr	r3, [r3, #0]
 800bbee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d1f0      	bne.n	800bbd8 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	f003 0304 	and.w	r3, r3, #4
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	f000 8081 	beq.w	800bd06 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800bc04:	4b8c      	ldr	r3, [pc, #560]	@ (800be38 <HAL_RCC_OscConfig+0x770>)
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	4a8b      	ldr	r2, [pc, #556]	@ (800be38 <HAL_RCC_OscConfig+0x770>)
 800bc0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bc0e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800bc10:	f7f8 fe9a 	bl	8004948 <HAL_GetTick>
 800bc14:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bc16:	e008      	b.n	800bc2a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bc18:	f7f8 fe96 	bl	8004948 <HAL_GetTick>
 800bc1c:	4602      	mov	r2, r0
 800bc1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc20:	1ad3      	subs	r3, r2, r3
 800bc22:	2b64      	cmp	r3, #100	@ 0x64
 800bc24:	d901      	bls.n	800bc2a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800bc26:	2303      	movs	r3, #3
 800bc28:	e1a0      	b.n	800bf6c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bc2a:	4b83      	ldr	r3, [pc, #524]	@ (800be38 <HAL_RCC_OscConfig+0x770>)
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d0f0      	beq.n	800bc18 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	689b      	ldr	r3, [r3, #8]
 800bc3a:	2b01      	cmp	r3, #1
 800bc3c:	d106      	bne.n	800bc4c <HAL_RCC_OscConfig+0x584>
 800bc3e:	4b7d      	ldr	r3, [pc, #500]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bc40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc42:	4a7c      	ldr	r2, [pc, #496]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bc44:	f043 0301 	orr.w	r3, r3, #1
 800bc48:	6713      	str	r3, [r2, #112]	@ 0x70
 800bc4a:	e02d      	b.n	800bca8 <HAL_RCC_OscConfig+0x5e0>
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	689b      	ldr	r3, [r3, #8]
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d10c      	bne.n	800bc6e <HAL_RCC_OscConfig+0x5a6>
 800bc54:	4b77      	ldr	r3, [pc, #476]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bc56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc58:	4a76      	ldr	r2, [pc, #472]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bc5a:	f023 0301 	bic.w	r3, r3, #1
 800bc5e:	6713      	str	r3, [r2, #112]	@ 0x70
 800bc60:	4b74      	ldr	r3, [pc, #464]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bc62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc64:	4a73      	ldr	r2, [pc, #460]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bc66:	f023 0304 	bic.w	r3, r3, #4
 800bc6a:	6713      	str	r3, [r2, #112]	@ 0x70
 800bc6c:	e01c      	b.n	800bca8 <HAL_RCC_OscConfig+0x5e0>
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	689b      	ldr	r3, [r3, #8]
 800bc72:	2b05      	cmp	r3, #5
 800bc74:	d10c      	bne.n	800bc90 <HAL_RCC_OscConfig+0x5c8>
 800bc76:	4b6f      	ldr	r3, [pc, #444]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bc78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc7a:	4a6e      	ldr	r2, [pc, #440]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bc7c:	f043 0304 	orr.w	r3, r3, #4
 800bc80:	6713      	str	r3, [r2, #112]	@ 0x70
 800bc82:	4b6c      	ldr	r3, [pc, #432]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bc84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc86:	4a6b      	ldr	r2, [pc, #428]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bc88:	f043 0301 	orr.w	r3, r3, #1
 800bc8c:	6713      	str	r3, [r2, #112]	@ 0x70
 800bc8e:	e00b      	b.n	800bca8 <HAL_RCC_OscConfig+0x5e0>
 800bc90:	4b68      	ldr	r3, [pc, #416]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bc92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc94:	4a67      	ldr	r2, [pc, #412]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bc96:	f023 0301 	bic.w	r3, r3, #1
 800bc9a:	6713      	str	r3, [r2, #112]	@ 0x70
 800bc9c:	4b65      	ldr	r3, [pc, #404]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bc9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bca0:	4a64      	ldr	r2, [pc, #400]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bca2:	f023 0304 	bic.w	r3, r3, #4
 800bca6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	689b      	ldr	r3, [r3, #8]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d015      	beq.n	800bcdc <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bcb0:	f7f8 fe4a 	bl	8004948 <HAL_GetTick>
 800bcb4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bcb6:	e00a      	b.n	800bcce <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bcb8:	f7f8 fe46 	bl	8004948 <HAL_GetTick>
 800bcbc:	4602      	mov	r2, r0
 800bcbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcc0:	1ad3      	subs	r3, r2, r3
 800bcc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bcc6:	4293      	cmp	r3, r2
 800bcc8:	d901      	bls.n	800bcce <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800bcca:	2303      	movs	r3, #3
 800bccc:	e14e      	b.n	800bf6c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bcce:	4b59      	ldr	r3, [pc, #356]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bcd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bcd2:	f003 0302 	and.w	r3, r3, #2
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d0ee      	beq.n	800bcb8 <HAL_RCC_OscConfig+0x5f0>
 800bcda:	e014      	b.n	800bd06 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bcdc:	f7f8 fe34 	bl	8004948 <HAL_GetTick>
 800bce0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800bce2:	e00a      	b.n	800bcfa <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bce4:	f7f8 fe30 	bl	8004948 <HAL_GetTick>
 800bce8:	4602      	mov	r2, r0
 800bcea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcec:	1ad3      	subs	r3, r2, r3
 800bcee:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bcf2:	4293      	cmp	r3, r2
 800bcf4:	d901      	bls.n	800bcfa <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800bcf6:	2303      	movs	r3, #3
 800bcf8:	e138      	b.n	800bf6c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800bcfa:	4b4e      	ldr	r3, [pc, #312]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bcfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bcfe:	f003 0302 	and.w	r3, r3, #2
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d1ee      	bne.n	800bce4 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	f000 812d 	beq.w	800bf6a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800bd10:	4b48      	ldr	r3, [pc, #288]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bd12:	691b      	ldr	r3, [r3, #16]
 800bd14:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bd18:	2b18      	cmp	r3, #24
 800bd1a:	f000 80bd 	beq.w	800be98 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd22:	2b02      	cmp	r3, #2
 800bd24:	f040 809e 	bne.w	800be64 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bd28:	4b42      	ldr	r3, [pc, #264]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	4a41      	ldr	r2, [pc, #260]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bd2e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bd32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bd34:	f7f8 fe08 	bl	8004948 <HAL_GetTick>
 800bd38:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800bd3a:	e008      	b.n	800bd4e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bd3c:	f7f8 fe04 	bl	8004948 <HAL_GetTick>
 800bd40:	4602      	mov	r2, r0
 800bd42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd44:	1ad3      	subs	r3, r2, r3
 800bd46:	2b02      	cmp	r3, #2
 800bd48:	d901      	bls.n	800bd4e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800bd4a:	2303      	movs	r3, #3
 800bd4c:	e10e      	b.n	800bf6c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800bd4e:	4b39      	ldr	r3, [pc, #228]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d1f0      	bne.n	800bd3c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800bd5a:	4b36      	ldr	r3, [pc, #216]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bd5c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bd5e:	4b37      	ldr	r3, [pc, #220]	@ (800be3c <HAL_RCC_OscConfig+0x774>)
 800bd60:	4013      	ands	r3, r2
 800bd62:	687a      	ldr	r2, [r7, #4]
 800bd64:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800bd66:	687a      	ldr	r2, [r7, #4]
 800bd68:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800bd6a:	0112      	lsls	r2, r2, #4
 800bd6c:	430a      	orrs	r2, r1
 800bd6e:	4931      	ldr	r1, [pc, #196]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bd70:	4313      	orrs	r3, r2
 800bd72:	628b      	str	r3, [r1, #40]	@ 0x28
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd78:	3b01      	subs	r3, #1
 800bd7a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bd82:	3b01      	subs	r3, #1
 800bd84:	025b      	lsls	r3, r3, #9
 800bd86:	b29b      	uxth	r3, r3
 800bd88:	431a      	orrs	r2, r3
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd8e:	3b01      	subs	r3, #1
 800bd90:	041b      	lsls	r3, r3, #16
 800bd92:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800bd96:	431a      	orrs	r2, r3
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd9c:	3b01      	subs	r3, #1
 800bd9e:	061b      	lsls	r3, r3, #24
 800bda0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800bda4:	4923      	ldr	r1, [pc, #140]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bda6:	4313      	orrs	r3, r2
 800bda8:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800bdaa:	4b22      	ldr	r3, [pc, #136]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bdac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdae:	4a21      	ldr	r2, [pc, #132]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bdb0:	f023 0301 	bic.w	r3, r3, #1
 800bdb4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800bdb6:	4b1f      	ldr	r3, [pc, #124]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bdb8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bdba:	4b21      	ldr	r3, [pc, #132]	@ (800be40 <HAL_RCC_OscConfig+0x778>)
 800bdbc:	4013      	ands	r3, r2
 800bdbe:	687a      	ldr	r2, [r7, #4]
 800bdc0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800bdc2:	00d2      	lsls	r2, r2, #3
 800bdc4:	491b      	ldr	r1, [pc, #108]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bdc6:	4313      	orrs	r3, r2
 800bdc8:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800bdca:	4b1a      	ldr	r3, [pc, #104]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bdcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdce:	f023 020c 	bic.w	r2, r3, #12
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bdd6:	4917      	ldr	r1, [pc, #92]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bdd8:	4313      	orrs	r3, r2
 800bdda:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800bddc:	4b15      	ldr	r3, [pc, #84]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bdde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bde0:	f023 0202 	bic.w	r2, r3, #2
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bde8:	4912      	ldr	r1, [pc, #72]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bdea:	4313      	orrs	r3, r2
 800bdec:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800bdee:	4b11      	ldr	r3, [pc, #68]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bdf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdf2:	4a10      	ldr	r2, [pc, #64]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bdf4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bdf8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bdfa:	4b0e      	ldr	r3, [pc, #56]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800bdfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdfe:	4a0d      	ldr	r2, [pc, #52]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800be00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800be04:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800be06:	4b0b      	ldr	r3, [pc, #44]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800be08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be0a:	4a0a      	ldr	r2, [pc, #40]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800be0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800be10:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800be12:	4b08      	ldr	r3, [pc, #32]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800be14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be16:	4a07      	ldr	r2, [pc, #28]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800be18:	f043 0301 	orr.w	r3, r3, #1
 800be1c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800be1e:	4b05      	ldr	r3, [pc, #20]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	4a04      	ldr	r2, [pc, #16]	@ (800be34 <HAL_RCC_OscConfig+0x76c>)
 800be24:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800be28:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800be2a:	f7f8 fd8d 	bl	8004948 <HAL_GetTick>
 800be2e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800be30:	e011      	b.n	800be56 <HAL_RCC_OscConfig+0x78e>
 800be32:	bf00      	nop
 800be34:	58024400 	.word	0x58024400
 800be38:	58024800 	.word	0x58024800
 800be3c:	fffffc0c 	.word	0xfffffc0c
 800be40:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800be44:	f7f8 fd80 	bl	8004948 <HAL_GetTick>
 800be48:	4602      	mov	r2, r0
 800be4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be4c:	1ad3      	subs	r3, r2, r3
 800be4e:	2b02      	cmp	r3, #2
 800be50:	d901      	bls.n	800be56 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800be52:	2303      	movs	r3, #3
 800be54:	e08a      	b.n	800bf6c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800be56:	4b47      	ldr	r3, [pc, #284]	@ (800bf74 <HAL_RCC_OscConfig+0x8ac>)
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d0f0      	beq.n	800be44 <HAL_RCC_OscConfig+0x77c>
 800be62:	e082      	b.n	800bf6a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800be64:	4b43      	ldr	r3, [pc, #268]	@ (800bf74 <HAL_RCC_OscConfig+0x8ac>)
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	4a42      	ldr	r2, [pc, #264]	@ (800bf74 <HAL_RCC_OscConfig+0x8ac>)
 800be6a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800be6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800be70:	f7f8 fd6a 	bl	8004948 <HAL_GetTick>
 800be74:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800be76:	e008      	b.n	800be8a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800be78:	f7f8 fd66 	bl	8004948 <HAL_GetTick>
 800be7c:	4602      	mov	r2, r0
 800be7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be80:	1ad3      	subs	r3, r2, r3
 800be82:	2b02      	cmp	r3, #2
 800be84:	d901      	bls.n	800be8a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800be86:	2303      	movs	r3, #3
 800be88:	e070      	b.n	800bf6c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800be8a:	4b3a      	ldr	r3, [pc, #232]	@ (800bf74 <HAL_RCC_OscConfig+0x8ac>)
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800be92:	2b00      	cmp	r3, #0
 800be94:	d1f0      	bne.n	800be78 <HAL_RCC_OscConfig+0x7b0>
 800be96:	e068      	b.n	800bf6a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800be98:	4b36      	ldr	r3, [pc, #216]	@ (800bf74 <HAL_RCC_OscConfig+0x8ac>)
 800be9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be9c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800be9e:	4b35      	ldr	r3, [pc, #212]	@ (800bf74 <HAL_RCC_OscConfig+0x8ac>)
 800bea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bea2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bea8:	2b01      	cmp	r3, #1
 800beaa:	d031      	beq.n	800bf10 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800beac:	693b      	ldr	r3, [r7, #16]
 800beae:	f003 0203 	and.w	r2, r3, #3
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800beb6:	429a      	cmp	r2, r3
 800beb8:	d12a      	bne.n	800bf10 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800beba:	693b      	ldr	r3, [r7, #16]
 800bebc:	091b      	lsrs	r3, r3, #4
 800bebe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800bec6:	429a      	cmp	r2, r3
 800bec8:	d122      	bne.n	800bf10 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bed4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800bed6:	429a      	cmp	r2, r3
 800bed8:	d11a      	bne.n	800bf10 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	0a5b      	lsrs	r3, r3, #9
 800bede:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bee6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800bee8:	429a      	cmp	r2, r3
 800beea:	d111      	bne.n	800bf10 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	0c1b      	lsrs	r3, r3, #16
 800bef0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bef8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800befa:	429a      	cmp	r2, r3
 800befc:	d108      	bne.n	800bf10 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	0e1b      	lsrs	r3, r3, #24
 800bf02:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf0a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800bf0c:	429a      	cmp	r2, r3
 800bf0e:	d001      	beq.n	800bf14 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800bf10:	2301      	movs	r3, #1
 800bf12:	e02b      	b.n	800bf6c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800bf14:	4b17      	ldr	r3, [pc, #92]	@ (800bf74 <HAL_RCC_OscConfig+0x8ac>)
 800bf16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bf18:	08db      	lsrs	r3, r3, #3
 800bf1a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800bf1e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bf24:	693a      	ldr	r2, [r7, #16]
 800bf26:	429a      	cmp	r2, r3
 800bf28:	d01f      	beq.n	800bf6a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800bf2a:	4b12      	ldr	r3, [pc, #72]	@ (800bf74 <HAL_RCC_OscConfig+0x8ac>)
 800bf2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf2e:	4a11      	ldr	r2, [pc, #68]	@ (800bf74 <HAL_RCC_OscConfig+0x8ac>)
 800bf30:	f023 0301 	bic.w	r3, r3, #1
 800bf34:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800bf36:	f7f8 fd07 	bl	8004948 <HAL_GetTick>
 800bf3a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800bf3c:	bf00      	nop
 800bf3e:	f7f8 fd03 	bl	8004948 <HAL_GetTick>
 800bf42:	4602      	mov	r2, r0
 800bf44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf46:	4293      	cmp	r3, r2
 800bf48:	d0f9      	beq.n	800bf3e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800bf4a:	4b0a      	ldr	r3, [pc, #40]	@ (800bf74 <HAL_RCC_OscConfig+0x8ac>)
 800bf4c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bf4e:	4b0a      	ldr	r3, [pc, #40]	@ (800bf78 <HAL_RCC_OscConfig+0x8b0>)
 800bf50:	4013      	ands	r3, r2
 800bf52:	687a      	ldr	r2, [r7, #4]
 800bf54:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800bf56:	00d2      	lsls	r2, r2, #3
 800bf58:	4906      	ldr	r1, [pc, #24]	@ (800bf74 <HAL_RCC_OscConfig+0x8ac>)
 800bf5a:	4313      	orrs	r3, r2
 800bf5c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800bf5e:	4b05      	ldr	r3, [pc, #20]	@ (800bf74 <HAL_RCC_OscConfig+0x8ac>)
 800bf60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf62:	4a04      	ldr	r2, [pc, #16]	@ (800bf74 <HAL_RCC_OscConfig+0x8ac>)
 800bf64:	f043 0301 	orr.w	r3, r3, #1
 800bf68:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800bf6a:	2300      	movs	r3, #0
}
 800bf6c:	4618      	mov	r0, r3
 800bf6e:	3730      	adds	r7, #48	@ 0x30
 800bf70:	46bd      	mov	sp, r7
 800bf72:	bd80      	pop	{r7, pc}
 800bf74:	58024400 	.word	0x58024400
 800bf78:	ffff0007 	.word	0xffff0007

0800bf7c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800bf7c:	b580      	push	{r7, lr}
 800bf7e:	b086      	sub	sp, #24
 800bf80:	af00      	add	r7, sp, #0
 800bf82:	6078      	str	r0, [r7, #4]
 800bf84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d101      	bne.n	800bf90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800bf8c:	2301      	movs	r3, #1
 800bf8e:	e19c      	b.n	800c2ca <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800bf90:	4b8a      	ldr	r3, [pc, #552]	@ (800c1bc <HAL_RCC_ClockConfig+0x240>)
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	f003 030f 	and.w	r3, r3, #15
 800bf98:	683a      	ldr	r2, [r7, #0]
 800bf9a:	429a      	cmp	r2, r3
 800bf9c:	d910      	bls.n	800bfc0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bf9e:	4b87      	ldr	r3, [pc, #540]	@ (800c1bc <HAL_RCC_ClockConfig+0x240>)
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	f023 020f 	bic.w	r2, r3, #15
 800bfa6:	4985      	ldr	r1, [pc, #532]	@ (800c1bc <HAL_RCC_ClockConfig+0x240>)
 800bfa8:	683b      	ldr	r3, [r7, #0]
 800bfaa:	4313      	orrs	r3, r2
 800bfac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bfae:	4b83      	ldr	r3, [pc, #524]	@ (800c1bc <HAL_RCC_ClockConfig+0x240>)
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	f003 030f 	and.w	r3, r3, #15
 800bfb6:	683a      	ldr	r2, [r7, #0]
 800bfb8:	429a      	cmp	r2, r3
 800bfba:	d001      	beq.n	800bfc0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800bfbc:	2301      	movs	r3, #1
 800bfbe:	e184      	b.n	800c2ca <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	f003 0304 	and.w	r3, r3, #4
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d010      	beq.n	800bfee <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	691a      	ldr	r2, [r3, #16]
 800bfd0:	4b7b      	ldr	r3, [pc, #492]	@ (800c1c0 <HAL_RCC_ClockConfig+0x244>)
 800bfd2:	699b      	ldr	r3, [r3, #24]
 800bfd4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800bfd8:	429a      	cmp	r2, r3
 800bfda:	d908      	bls.n	800bfee <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800bfdc:	4b78      	ldr	r3, [pc, #480]	@ (800c1c0 <HAL_RCC_ClockConfig+0x244>)
 800bfde:	699b      	ldr	r3, [r3, #24]
 800bfe0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	691b      	ldr	r3, [r3, #16]
 800bfe8:	4975      	ldr	r1, [pc, #468]	@ (800c1c0 <HAL_RCC_ClockConfig+0x244>)
 800bfea:	4313      	orrs	r3, r2
 800bfec:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	f003 0308 	and.w	r3, r3, #8
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d010      	beq.n	800c01c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	695a      	ldr	r2, [r3, #20]
 800bffe:	4b70      	ldr	r3, [pc, #448]	@ (800c1c0 <HAL_RCC_ClockConfig+0x244>)
 800c000:	69db      	ldr	r3, [r3, #28]
 800c002:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c006:	429a      	cmp	r2, r3
 800c008:	d908      	bls.n	800c01c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800c00a:	4b6d      	ldr	r3, [pc, #436]	@ (800c1c0 <HAL_RCC_ClockConfig+0x244>)
 800c00c:	69db      	ldr	r3, [r3, #28]
 800c00e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	695b      	ldr	r3, [r3, #20]
 800c016:	496a      	ldr	r1, [pc, #424]	@ (800c1c0 <HAL_RCC_ClockConfig+0x244>)
 800c018:	4313      	orrs	r3, r2
 800c01a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	f003 0310 	and.w	r3, r3, #16
 800c024:	2b00      	cmp	r3, #0
 800c026:	d010      	beq.n	800c04a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	699a      	ldr	r2, [r3, #24]
 800c02c:	4b64      	ldr	r3, [pc, #400]	@ (800c1c0 <HAL_RCC_ClockConfig+0x244>)
 800c02e:	69db      	ldr	r3, [r3, #28]
 800c030:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c034:	429a      	cmp	r2, r3
 800c036:	d908      	bls.n	800c04a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800c038:	4b61      	ldr	r3, [pc, #388]	@ (800c1c0 <HAL_RCC_ClockConfig+0x244>)
 800c03a:	69db      	ldr	r3, [r3, #28]
 800c03c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	699b      	ldr	r3, [r3, #24]
 800c044:	495e      	ldr	r1, [pc, #376]	@ (800c1c0 <HAL_RCC_ClockConfig+0x244>)
 800c046:	4313      	orrs	r3, r2
 800c048:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	f003 0320 	and.w	r3, r3, #32
 800c052:	2b00      	cmp	r3, #0
 800c054:	d010      	beq.n	800c078 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	69da      	ldr	r2, [r3, #28]
 800c05a:	4b59      	ldr	r3, [pc, #356]	@ (800c1c0 <HAL_RCC_ClockConfig+0x244>)
 800c05c:	6a1b      	ldr	r3, [r3, #32]
 800c05e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c062:	429a      	cmp	r2, r3
 800c064:	d908      	bls.n	800c078 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800c066:	4b56      	ldr	r3, [pc, #344]	@ (800c1c0 <HAL_RCC_ClockConfig+0x244>)
 800c068:	6a1b      	ldr	r3, [r3, #32]
 800c06a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	69db      	ldr	r3, [r3, #28]
 800c072:	4953      	ldr	r1, [pc, #332]	@ (800c1c0 <HAL_RCC_ClockConfig+0x244>)
 800c074:	4313      	orrs	r3, r2
 800c076:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	f003 0302 	and.w	r3, r3, #2
 800c080:	2b00      	cmp	r3, #0
 800c082:	d010      	beq.n	800c0a6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	68da      	ldr	r2, [r3, #12]
 800c088:	4b4d      	ldr	r3, [pc, #308]	@ (800c1c0 <HAL_RCC_ClockConfig+0x244>)
 800c08a:	699b      	ldr	r3, [r3, #24]
 800c08c:	f003 030f 	and.w	r3, r3, #15
 800c090:	429a      	cmp	r2, r3
 800c092:	d908      	bls.n	800c0a6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c094:	4b4a      	ldr	r3, [pc, #296]	@ (800c1c0 <HAL_RCC_ClockConfig+0x244>)
 800c096:	699b      	ldr	r3, [r3, #24]
 800c098:	f023 020f 	bic.w	r2, r3, #15
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	68db      	ldr	r3, [r3, #12]
 800c0a0:	4947      	ldr	r1, [pc, #284]	@ (800c1c0 <HAL_RCC_ClockConfig+0x244>)
 800c0a2:	4313      	orrs	r3, r2
 800c0a4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	f003 0301 	and.w	r3, r3, #1
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d055      	beq.n	800c15e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800c0b2:	4b43      	ldr	r3, [pc, #268]	@ (800c1c0 <HAL_RCC_ClockConfig+0x244>)
 800c0b4:	699b      	ldr	r3, [r3, #24]
 800c0b6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	689b      	ldr	r3, [r3, #8]
 800c0be:	4940      	ldr	r1, [pc, #256]	@ (800c1c0 <HAL_RCC_ClockConfig+0x244>)
 800c0c0:	4313      	orrs	r3, r2
 800c0c2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	685b      	ldr	r3, [r3, #4]
 800c0c8:	2b02      	cmp	r3, #2
 800c0ca:	d107      	bne.n	800c0dc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800c0cc:	4b3c      	ldr	r3, [pc, #240]	@ (800c1c0 <HAL_RCC_ClockConfig+0x244>)
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d121      	bne.n	800c11c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c0d8:	2301      	movs	r3, #1
 800c0da:	e0f6      	b.n	800c2ca <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	685b      	ldr	r3, [r3, #4]
 800c0e0:	2b03      	cmp	r3, #3
 800c0e2:	d107      	bne.n	800c0f4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800c0e4:	4b36      	ldr	r3, [pc, #216]	@ (800c1c0 <HAL_RCC_ClockConfig+0x244>)
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d115      	bne.n	800c11c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c0f0:	2301      	movs	r3, #1
 800c0f2:	e0ea      	b.n	800c2ca <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	685b      	ldr	r3, [r3, #4]
 800c0f8:	2b01      	cmp	r3, #1
 800c0fa:	d107      	bne.n	800c10c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800c0fc:	4b30      	ldr	r3, [pc, #192]	@ (800c1c0 <HAL_RCC_ClockConfig+0x244>)
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c104:	2b00      	cmp	r3, #0
 800c106:	d109      	bne.n	800c11c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c108:	2301      	movs	r3, #1
 800c10a:	e0de      	b.n	800c2ca <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800c10c:	4b2c      	ldr	r3, [pc, #176]	@ (800c1c0 <HAL_RCC_ClockConfig+0x244>)
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	f003 0304 	and.w	r3, r3, #4
 800c114:	2b00      	cmp	r3, #0
 800c116:	d101      	bne.n	800c11c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c118:	2301      	movs	r3, #1
 800c11a:	e0d6      	b.n	800c2ca <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800c11c:	4b28      	ldr	r3, [pc, #160]	@ (800c1c0 <HAL_RCC_ClockConfig+0x244>)
 800c11e:	691b      	ldr	r3, [r3, #16]
 800c120:	f023 0207 	bic.w	r2, r3, #7
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	685b      	ldr	r3, [r3, #4]
 800c128:	4925      	ldr	r1, [pc, #148]	@ (800c1c0 <HAL_RCC_ClockConfig+0x244>)
 800c12a:	4313      	orrs	r3, r2
 800c12c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c12e:	f7f8 fc0b 	bl	8004948 <HAL_GetTick>
 800c132:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c134:	e00a      	b.n	800c14c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c136:	f7f8 fc07 	bl	8004948 <HAL_GetTick>
 800c13a:	4602      	mov	r2, r0
 800c13c:	697b      	ldr	r3, [r7, #20]
 800c13e:	1ad3      	subs	r3, r2, r3
 800c140:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c144:	4293      	cmp	r3, r2
 800c146:	d901      	bls.n	800c14c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800c148:	2303      	movs	r3, #3
 800c14a:	e0be      	b.n	800c2ca <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c14c:	4b1c      	ldr	r3, [pc, #112]	@ (800c1c0 <HAL_RCC_ClockConfig+0x244>)
 800c14e:	691b      	ldr	r3, [r3, #16]
 800c150:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	685b      	ldr	r3, [r3, #4]
 800c158:	00db      	lsls	r3, r3, #3
 800c15a:	429a      	cmp	r2, r3
 800c15c:	d1eb      	bne.n	800c136 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	f003 0302 	and.w	r3, r3, #2
 800c166:	2b00      	cmp	r3, #0
 800c168:	d010      	beq.n	800c18c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	68da      	ldr	r2, [r3, #12]
 800c16e:	4b14      	ldr	r3, [pc, #80]	@ (800c1c0 <HAL_RCC_ClockConfig+0x244>)
 800c170:	699b      	ldr	r3, [r3, #24]
 800c172:	f003 030f 	and.w	r3, r3, #15
 800c176:	429a      	cmp	r2, r3
 800c178:	d208      	bcs.n	800c18c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c17a:	4b11      	ldr	r3, [pc, #68]	@ (800c1c0 <HAL_RCC_ClockConfig+0x244>)
 800c17c:	699b      	ldr	r3, [r3, #24]
 800c17e:	f023 020f 	bic.w	r2, r3, #15
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	68db      	ldr	r3, [r3, #12]
 800c186:	490e      	ldr	r1, [pc, #56]	@ (800c1c0 <HAL_RCC_ClockConfig+0x244>)
 800c188:	4313      	orrs	r3, r2
 800c18a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c18c:	4b0b      	ldr	r3, [pc, #44]	@ (800c1bc <HAL_RCC_ClockConfig+0x240>)
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	f003 030f 	and.w	r3, r3, #15
 800c194:	683a      	ldr	r2, [r7, #0]
 800c196:	429a      	cmp	r2, r3
 800c198:	d214      	bcs.n	800c1c4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c19a:	4b08      	ldr	r3, [pc, #32]	@ (800c1bc <HAL_RCC_ClockConfig+0x240>)
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	f023 020f 	bic.w	r2, r3, #15
 800c1a2:	4906      	ldr	r1, [pc, #24]	@ (800c1bc <HAL_RCC_ClockConfig+0x240>)
 800c1a4:	683b      	ldr	r3, [r7, #0]
 800c1a6:	4313      	orrs	r3, r2
 800c1a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c1aa:	4b04      	ldr	r3, [pc, #16]	@ (800c1bc <HAL_RCC_ClockConfig+0x240>)
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	f003 030f 	and.w	r3, r3, #15
 800c1b2:	683a      	ldr	r2, [r7, #0]
 800c1b4:	429a      	cmp	r2, r3
 800c1b6:	d005      	beq.n	800c1c4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800c1b8:	2301      	movs	r3, #1
 800c1ba:	e086      	b.n	800c2ca <HAL_RCC_ClockConfig+0x34e>
 800c1bc:	52002000 	.word	0x52002000
 800c1c0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	f003 0304 	and.w	r3, r3, #4
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d010      	beq.n	800c1f2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	691a      	ldr	r2, [r3, #16]
 800c1d4:	4b3f      	ldr	r3, [pc, #252]	@ (800c2d4 <HAL_RCC_ClockConfig+0x358>)
 800c1d6:	699b      	ldr	r3, [r3, #24]
 800c1d8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c1dc:	429a      	cmp	r2, r3
 800c1de:	d208      	bcs.n	800c1f2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800c1e0:	4b3c      	ldr	r3, [pc, #240]	@ (800c2d4 <HAL_RCC_ClockConfig+0x358>)
 800c1e2:	699b      	ldr	r3, [r3, #24]
 800c1e4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	691b      	ldr	r3, [r3, #16]
 800c1ec:	4939      	ldr	r1, [pc, #228]	@ (800c2d4 <HAL_RCC_ClockConfig+0x358>)
 800c1ee:	4313      	orrs	r3, r2
 800c1f0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	f003 0308 	and.w	r3, r3, #8
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d010      	beq.n	800c220 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	695a      	ldr	r2, [r3, #20]
 800c202:	4b34      	ldr	r3, [pc, #208]	@ (800c2d4 <HAL_RCC_ClockConfig+0x358>)
 800c204:	69db      	ldr	r3, [r3, #28]
 800c206:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c20a:	429a      	cmp	r2, r3
 800c20c:	d208      	bcs.n	800c220 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800c20e:	4b31      	ldr	r3, [pc, #196]	@ (800c2d4 <HAL_RCC_ClockConfig+0x358>)
 800c210:	69db      	ldr	r3, [r3, #28]
 800c212:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	695b      	ldr	r3, [r3, #20]
 800c21a:	492e      	ldr	r1, [pc, #184]	@ (800c2d4 <HAL_RCC_ClockConfig+0x358>)
 800c21c:	4313      	orrs	r3, r2
 800c21e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	f003 0310 	and.w	r3, r3, #16
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d010      	beq.n	800c24e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	699a      	ldr	r2, [r3, #24]
 800c230:	4b28      	ldr	r3, [pc, #160]	@ (800c2d4 <HAL_RCC_ClockConfig+0x358>)
 800c232:	69db      	ldr	r3, [r3, #28]
 800c234:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c238:	429a      	cmp	r2, r3
 800c23a:	d208      	bcs.n	800c24e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800c23c:	4b25      	ldr	r3, [pc, #148]	@ (800c2d4 <HAL_RCC_ClockConfig+0x358>)
 800c23e:	69db      	ldr	r3, [r3, #28]
 800c240:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	699b      	ldr	r3, [r3, #24]
 800c248:	4922      	ldr	r1, [pc, #136]	@ (800c2d4 <HAL_RCC_ClockConfig+0x358>)
 800c24a:	4313      	orrs	r3, r2
 800c24c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	f003 0320 	and.w	r3, r3, #32
 800c256:	2b00      	cmp	r3, #0
 800c258:	d010      	beq.n	800c27c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	69da      	ldr	r2, [r3, #28]
 800c25e:	4b1d      	ldr	r3, [pc, #116]	@ (800c2d4 <HAL_RCC_ClockConfig+0x358>)
 800c260:	6a1b      	ldr	r3, [r3, #32]
 800c262:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c266:	429a      	cmp	r2, r3
 800c268:	d208      	bcs.n	800c27c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800c26a:	4b1a      	ldr	r3, [pc, #104]	@ (800c2d4 <HAL_RCC_ClockConfig+0x358>)
 800c26c:	6a1b      	ldr	r3, [r3, #32]
 800c26e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	69db      	ldr	r3, [r3, #28]
 800c276:	4917      	ldr	r1, [pc, #92]	@ (800c2d4 <HAL_RCC_ClockConfig+0x358>)
 800c278:	4313      	orrs	r3, r2
 800c27a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800c27c:	f000 f834 	bl	800c2e8 <HAL_RCC_GetSysClockFreq>
 800c280:	4602      	mov	r2, r0
 800c282:	4b14      	ldr	r3, [pc, #80]	@ (800c2d4 <HAL_RCC_ClockConfig+0x358>)
 800c284:	699b      	ldr	r3, [r3, #24]
 800c286:	0a1b      	lsrs	r3, r3, #8
 800c288:	f003 030f 	and.w	r3, r3, #15
 800c28c:	4912      	ldr	r1, [pc, #72]	@ (800c2d8 <HAL_RCC_ClockConfig+0x35c>)
 800c28e:	5ccb      	ldrb	r3, [r1, r3]
 800c290:	f003 031f 	and.w	r3, r3, #31
 800c294:	fa22 f303 	lsr.w	r3, r2, r3
 800c298:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c29a:	4b0e      	ldr	r3, [pc, #56]	@ (800c2d4 <HAL_RCC_ClockConfig+0x358>)
 800c29c:	699b      	ldr	r3, [r3, #24]
 800c29e:	f003 030f 	and.w	r3, r3, #15
 800c2a2:	4a0d      	ldr	r2, [pc, #52]	@ (800c2d8 <HAL_RCC_ClockConfig+0x35c>)
 800c2a4:	5cd3      	ldrb	r3, [r2, r3]
 800c2a6:	f003 031f 	and.w	r3, r3, #31
 800c2aa:	693a      	ldr	r2, [r7, #16]
 800c2ac:	fa22 f303 	lsr.w	r3, r2, r3
 800c2b0:	4a0a      	ldr	r2, [pc, #40]	@ (800c2dc <HAL_RCC_ClockConfig+0x360>)
 800c2b2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800c2b4:	4a0a      	ldr	r2, [pc, #40]	@ (800c2e0 <HAL_RCC_ClockConfig+0x364>)
 800c2b6:	693b      	ldr	r3, [r7, #16]
 800c2b8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800c2ba:	4b0a      	ldr	r3, [pc, #40]	@ (800c2e4 <HAL_RCC_ClockConfig+0x368>)
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	4618      	mov	r0, r3
 800c2c0:	f7f8 faf8 	bl	80048b4 <HAL_InitTick>
 800c2c4:	4603      	mov	r3, r0
 800c2c6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800c2c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2ca:	4618      	mov	r0, r3
 800c2cc:	3718      	adds	r7, #24
 800c2ce:	46bd      	mov	sp, r7
 800c2d0:	bd80      	pop	{r7, pc}
 800c2d2:	bf00      	nop
 800c2d4:	58024400 	.word	0x58024400
 800c2d8:	08017858 	.word	0x08017858
 800c2dc:	24000100 	.word	0x24000100
 800c2e0:	240000fc 	.word	0x240000fc
 800c2e4:	240000ec 	.word	0x240000ec

0800c2e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c2e8:	b480      	push	{r7}
 800c2ea:	b089      	sub	sp, #36	@ 0x24
 800c2ec:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c2ee:	4bb3      	ldr	r3, [pc, #716]	@ (800c5bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c2f0:	691b      	ldr	r3, [r3, #16]
 800c2f2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c2f6:	2b18      	cmp	r3, #24
 800c2f8:	f200 8155 	bhi.w	800c5a6 <HAL_RCC_GetSysClockFreq+0x2be>
 800c2fc:	a201      	add	r2, pc, #4	@ (adr r2, 800c304 <HAL_RCC_GetSysClockFreq+0x1c>)
 800c2fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c302:	bf00      	nop
 800c304:	0800c369 	.word	0x0800c369
 800c308:	0800c5a7 	.word	0x0800c5a7
 800c30c:	0800c5a7 	.word	0x0800c5a7
 800c310:	0800c5a7 	.word	0x0800c5a7
 800c314:	0800c5a7 	.word	0x0800c5a7
 800c318:	0800c5a7 	.word	0x0800c5a7
 800c31c:	0800c5a7 	.word	0x0800c5a7
 800c320:	0800c5a7 	.word	0x0800c5a7
 800c324:	0800c38f 	.word	0x0800c38f
 800c328:	0800c5a7 	.word	0x0800c5a7
 800c32c:	0800c5a7 	.word	0x0800c5a7
 800c330:	0800c5a7 	.word	0x0800c5a7
 800c334:	0800c5a7 	.word	0x0800c5a7
 800c338:	0800c5a7 	.word	0x0800c5a7
 800c33c:	0800c5a7 	.word	0x0800c5a7
 800c340:	0800c5a7 	.word	0x0800c5a7
 800c344:	0800c395 	.word	0x0800c395
 800c348:	0800c5a7 	.word	0x0800c5a7
 800c34c:	0800c5a7 	.word	0x0800c5a7
 800c350:	0800c5a7 	.word	0x0800c5a7
 800c354:	0800c5a7 	.word	0x0800c5a7
 800c358:	0800c5a7 	.word	0x0800c5a7
 800c35c:	0800c5a7 	.word	0x0800c5a7
 800c360:	0800c5a7 	.word	0x0800c5a7
 800c364:	0800c39b 	.word	0x0800c39b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c368:	4b94      	ldr	r3, [pc, #592]	@ (800c5bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	f003 0320 	and.w	r3, r3, #32
 800c370:	2b00      	cmp	r3, #0
 800c372:	d009      	beq.n	800c388 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c374:	4b91      	ldr	r3, [pc, #580]	@ (800c5bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	08db      	lsrs	r3, r3, #3
 800c37a:	f003 0303 	and.w	r3, r3, #3
 800c37e:	4a90      	ldr	r2, [pc, #576]	@ (800c5c0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800c380:	fa22 f303 	lsr.w	r3, r2, r3
 800c384:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800c386:	e111      	b.n	800c5ac <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800c388:	4b8d      	ldr	r3, [pc, #564]	@ (800c5c0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800c38a:	61bb      	str	r3, [r7, #24]
      break;
 800c38c:	e10e      	b.n	800c5ac <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800c38e:	4b8d      	ldr	r3, [pc, #564]	@ (800c5c4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800c390:	61bb      	str	r3, [r7, #24]
      break;
 800c392:	e10b      	b.n	800c5ac <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800c394:	4b8c      	ldr	r3, [pc, #560]	@ (800c5c8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800c396:	61bb      	str	r3, [r7, #24]
      break;
 800c398:	e108      	b.n	800c5ac <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c39a:	4b88      	ldr	r3, [pc, #544]	@ (800c5bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c39c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c39e:	f003 0303 	and.w	r3, r3, #3
 800c3a2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800c3a4:	4b85      	ldr	r3, [pc, #532]	@ (800c5bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c3a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c3a8:	091b      	lsrs	r3, r3, #4
 800c3aa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c3ae:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800c3b0:	4b82      	ldr	r3, [pc, #520]	@ (800c5bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c3b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3b4:	f003 0301 	and.w	r3, r3, #1
 800c3b8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800c3ba:	4b80      	ldr	r3, [pc, #512]	@ (800c5bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c3bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c3be:	08db      	lsrs	r3, r3, #3
 800c3c0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c3c4:	68fa      	ldr	r2, [r7, #12]
 800c3c6:	fb02 f303 	mul.w	r3, r2, r3
 800c3ca:	ee07 3a90 	vmov	s15, r3
 800c3ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c3d2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800c3d6:	693b      	ldr	r3, [r7, #16]
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	f000 80e1 	beq.w	800c5a0 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800c3de:	697b      	ldr	r3, [r7, #20]
 800c3e0:	2b02      	cmp	r3, #2
 800c3e2:	f000 8083 	beq.w	800c4ec <HAL_RCC_GetSysClockFreq+0x204>
 800c3e6:	697b      	ldr	r3, [r7, #20]
 800c3e8:	2b02      	cmp	r3, #2
 800c3ea:	f200 80a1 	bhi.w	800c530 <HAL_RCC_GetSysClockFreq+0x248>
 800c3ee:	697b      	ldr	r3, [r7, #20]
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d003      	beq.n	800c3fc <HAL_RCC_GetSysClockFreq+0x114>
 800c3f4:	697b      	ldr	r3, [r7, #20]
 800c3f6:	2b01      	cmp	r3, #1
 800c3f8:	d056      	beq.n	800c4a8 <HAL_RCC_GetSysClockFreq+0x1c0>
 800c3fa:	e099      	b.n	800c530 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c3fc:	4b6f      	ldr	r3, [pc, #444]	@ (800c5bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	f003 0320 	and.w	r3, r3, #32
 800c404:	2b00      	cmp	r3, #0
 800c406:	d02d      	beq.n	800c464 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c408:	4b6c      	ldr	r3, [pc, #432]	@ (800c5bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	08db      	lsrs	r3, r3, #3
 800c40e:	f003 0303 	and.w	r3, r3, #3
 800c412:	4a6b      	ldr	r2, [pc, #428]	@ (800c5c0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800c414:	fa22 f303 	lsr.w	r3, r2, r3
 800c418:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	ee07 3a90 	vmov	s15, r3
 800c420:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c424:	693b      	ldr	r3, [r7, #16]
 800c426:	ee07 3a90 	vmov	s15, r3
 800c42a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c42e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c432:	4b62      	ldr	r3, [pc, #392]	@ (800c5bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c436:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c43a:	ee07 3a90 	vmov	s15, r3
 800c43e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c442:	ed97 6a02 	vldr	s12, [r7, #8]
 800c446:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800c5cc <HAL_RCC_GetSysClockFreq+0x2e4>
 800c44a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c44e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c452:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c456:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c45a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c45e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800c462:	e087      	b.n	800c574 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c464:	693b      	ldr	r3, [r7, #16]
 800c466:	ee07 3a90 	vmov	s15, r3
 800c46a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c46e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800c5d0 <HAL_RCC_GetSysClockFreq+0x2e8>
 800c472:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c476:	4b51      	ldr	r3, [pc, #324]	@ (800c5bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c47a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c47e:	ee07 3a90 	vmov	s15, r3
 800c482:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c486:	ed97 6a02 	vldr	s12, [r7, #8]
 800c48a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800c5cc <HAL_RCC_GetSysClockFreq+0x2e4>
 800c48e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c492:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c496:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c49a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c49e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c4a2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800c4a6:	e065      	b.n	800c574 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c4a8:	693b      	ldr	r3, [r7, #16]
 800c4aa:	ee07 3a90 	vmov	s15, r3
 800c4ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c4b2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800c5d4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800c4b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c4ba:	4b40      	ldr	r3, [pc, #256]	@ (800c5bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c4bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c4be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c4c2:	ee07 3a90 	vmov	s15, r3
 800c4c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c4ca:	ed97 6a02 	vldr	s12, [r7, #8]
 800c4ce:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800c5cc <HAL_RCC_GetSysClockFreq+0x2e4>
 800c4d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c4d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c4da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c4de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c4e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c4e6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800c4ea:	e043      	b.n	800c574 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c4ec:	693b      	ldr	r3, [r7, #16]
 800c4ee:	ee07 3a90 	vmov	s15, r3
 800c4f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c4f6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800c5d8 <HAL_RCC_GetSysClockFreq+0x2f0>
 800c4fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c4fe:	4b2f      	ldr	r3, [pc, #188]	@ (800c5bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c502:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c506:	ee07 3a90 	vmov	s15, r3
 800c50a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c50e:	ed97 6a02 	vldr	s12, [r7, #8]
 800c512:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800c5cc <HAL_RCC_GetSysClockFreq+0x2e4>
 800c516:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c51a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c51e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c522:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c526:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c52a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800c52e:	e021      	b.n	800c574 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c530:	693b      	ldr	r3, [r7, #16]
 800c532:	ee07 3a90 	vmov	s15, r3
 800c536:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c53a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800c5d4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800c53e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c542:	4b1e      	ldr	r3, [pc, #120]	@ (800c5bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c546:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c54a:	ee07 3a90 	vmov	s15, r3
 800c54e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c552:	ed97 6a02 	vldr	s12, [r7, #8]
 800c556:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800c5cc <HAL_RCC_GetSysClockFreq+0x2e4>
 800c55a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c55e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c562:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c566:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c56a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c56e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800c572:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800c574:	4b11      	ldr	r3, [pc, #68]	@ (800c5bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c576:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c578:	0a5b      	lsrs	r3, r3, #9
 800c57a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c57e:	3301      	adds	r3, #1
 800c580:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800c582:	683b      	ldr	r3, [r7, #0]
 800c584:	ee07 3a90 	vmov	s15, r3
 800c588:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800c58c:	edd7 6a07 	vldr	s13, [r7, #28]
 800c590:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c594:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c598:	ee17 3a90 	vmov	r3, s15
 800c59c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800c59e:	e005      	b.n	800c5ac <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800c5a0:	2300      	movs	r3, #0
 800c5a2:	61bb      	str	r3, [r7, #24]
      break;
 800c5a4:	e002      	b.n	800c5ac <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800c5a6:	4b07      	ldr	r3, [pc, #28]	@ (800c5c4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800c5a8:	61bb      	str	r3, [r7, #24]
      break;
 800c5aa:	bf00      	nop
  }

  return sysclockfreq;
 800c5ac:	69bb      	ldr	r3, [r7, #24]
}
 800c5ae:	4618      	mov	r0, r3
 800c5b0:	3724      	adds	r7, #36	@ 0x24
 800c5b2:	46bd      	mov	sp, r7
 800c5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5b8:	4770      	bx	lr
 800c5ba:	bf00      	nop
 800c5bc:	58024400 	.word	0x58024400
 800c5c0:	03d09000 	.word	0x03d09000
 800c5c4:	003d0900 	.word	0x003d0900
 800c5c8:	017d7840 	.word	0x017d7840
 800c5cc:	46000000 	.word	0x46000000
 800c5d0:	4c742400 	.word	0x4c742400
 800c5d4:	4a742400 	.word	0x4a742400
 800c5d8:	4bbebc20 	.word	0x4bbebc20

0800c5dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c5dc:	b580      	push	{r7, lr}
 800c5de:	b082      	sub	sp, #8
 800c5e0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800c5e2:	f7ff fe81 	bl	800c2e8 <HAL_RCC_GetSysClockFreq>
 800c5e6:	4602      	mov	r2, r0
 800c5e8:	4b10      	ldr	r3, [pc, #64]	@ (800c62c <HAL_RCC_GetHCLKFreq+0x50>)
 800c5ea:	699b      	ldr	r3, [r3, #24]
 800c5ec:	0a1b      	lsrs	r3, r3, #8
 800c5ee:	f003 030f 	and.w	r3, r3, #15
 800c5f2:	490f      	ldr	r1, [pc, #60]	@ (800c630 <HAL_RCC_GetHCLKFreq+0x54>)
 800c5f4:	5ccb      	ldrb	r3, [r1, r3]
 800c5f6:	f003 031f 	and.w	r3, r3, #31
 800c5fa:	fa22 f303 	lsr.w	r3, r2, r3
 800c5fe:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c600:	4b0a      	ldr	r3, [pc, #40]	@ (800c62c <HAL_RCC_GetHCLKFreq+0x50>)
 800c602:	699b      	ldr	r3, [r3, #24]
 800c604:	f003 030f 	and.w	r3, r3, #15
 800c608:	4a09      	ldr	r2, [pc, #36]	@ (800c630 <HAL_RCC_GetHCLKFreq+0x54>)
 800c60a:	5cd3      	ldrb	r3, [r2, r3]
 800c60c:	f003 031f 	and.w	r3, r3, #31
 800c610:	687a      	ldr	r2, [r7, #4]
 800c612:	fa22 f303 	lsr.w	r3, r2, r3
 800c616:	4a07      	ldr	r2, [pc, #28]	@ (800c634 <HAL_RCC_GetHCLKFreq+0x58>)
 800c618:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800c61a:	4a07      	ldr	r2, [pc, #28]	@ (800c638 <HAL_RCC_GetHCLKFreq+0x5c>)
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800c620:	4b04      	ldr	r3, [pc, #16]	@ (800c634 <HAL_RCC_GetHCLKFreq+0x58>)
 800c622:	681b      	ldr	r3, [r3, #0]
}
 800c624:	4618      	mov	r0, r3
 800c626:	3708      	adds	r7, #8
 800c628:	46bd      	mov	sp, r7
 800c62a:	bd80      	pop	{r7, pc}
 800c62c:	58024400 	.word	0x58024400
 800c630:	08017858 	.word	0x08017858
 800c634:	24000100 	.word	0x24000100
 800c638:	240000fc 	.word	0x240000fc

0800c63c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c63c:	b580      	push	{r7, lr}
 800c63e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800c640:	f7ff ffcc 	bl	800c5dc <HAL_RCC_GetHCLKFreq>
 800c644:	4602      	mov	r2, r0
 800c646:	4b06      	ldr	r3, [pc, #24]	@ (800c660 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c648:	69db      	ldr	r3, [r3, #28]
 800c64a:	091b      	lsrs	r3, r3, #4
 800c64c:	f003 0307 	and.w	r3, r3, #7
 800c650:	4904      	ldr	r1, [pc, #16]	@ (800c664 <HAL_RCC_GetPCLK1Freq+0x28>)
 800c652:	5ccb      	ldrb	r3, [r1, r3]
 800c654:	f003 031f 	and.w	r3, r3, #31
 800c658:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800c65c:	4618      	mov	r0, r3
 800c65e:	bd80      	pop	{r7, pc}
 800c660:	58024400 	.word	0x58024400
 800c664:	08017858 	.word	0x08017858

0800c668 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c668:	b580      	push	{r7, lr}
 800c66a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800c66c:	f7ff ffb6 	bl	800c5dc <HAL_RCC_GetHCLKFreq>
 800c670:	4602      	mov	r2, r0
 800c672:	4b06      	ldr	r3, [pc, #24]	@ (800c68c <HAL_RCC_GetPCLK2Freq+0x24>)
 800c674:	69db      	ldr	r3, [r3, #28]
 800c676:	0a1b      	lsrs	r3, r3, #8
 800c678:	f003 0307 	and.w	r3, r3, #7
 800c67c:	4904      	ldr	r1, [pc, #16]	@ (800c690 <HAL_RCC_GetPCLK2Freq+0x28>)
 800c67e:	5ccb      	ldrb	r3, [r1, r3]
 800c680:	f003 031f 	and.w	r3, r3, #31
 800c684:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800c688:	4618      	mov	r0, r3
 800c68a:	bd80      	pop	{r7, pc}
 800c68c:	58024400 	.word	0x58024400
 800c690:	08017858 	.word	0x08017858

0800c694 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c694:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c698:	b0ca      	sub	sp, #296	@ 0x128
 800c69a:	af00      	add	r7, sp, #0
 800c69c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c6a0:	2300      	movs	r3, #0
 800c6a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c6a6:	2300      	movs	r3, #0
 800c6a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800c6ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6b4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800c6b8:	2500      	movs	r5, #0
 800c6ba:	ea54 0305 	orrs.w	r3, r4, r5
 800c6be:	d049      	beq.n	800c754 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800c6c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6c4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c6c6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c6ca:	d02f      	beq.n	800c72c <HAL_RCCEx_PeriphCLKConfig+0x98>
 800c6cc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c6d0:	d828      	bhi.n	800c724 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800c6d2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c6d6:	d01a      	beq.n	800c70e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800c6d8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c6dc:	d822      	bhi.n	800c724 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d003      	beq.n	800c6ea <HAL_RCCEx_PeriphCLKConfig+0x56>
 800c6e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c6e6:	d007      	beq.n	800c6f8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800c6e8:	e01c      	b.n	800c724 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c6ea:	4bb8      	ldr	r3, [pc, #736]	@ (800c9cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c6ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6ee:	4ab7      	ldr	r2, [pc, #732]	@ (800c9cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c6f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c6f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800c6f6:	e01a      	b.n	800c72e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c6f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6fc:	3308      	adds	r3, #8
 800c6fe:	2102      	movs	r1, #2
 800c700:	4618      	mov	r0, r3
 800c702:	f002 fb61 	bl	800edc8 <RCCEx_PLL2_Config>
 800c706:	4603      	mov	r3, r0
 800c708:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800c70c:	e00f      	b.n	800c72e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c70e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c712:	3328      	adds	r3, #40	@ 0x28
 800c714:	2102      	movs	r1, #2
 800c716:	4618      	mov	r0, r3
 800c718:	f002 fc08 	bl	800ef2c <RCCEx_PLL3_Config>
 800c71c:	4603      	mov	r3, r0
 800c71e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800c722:	e004      	b.n	800c72e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c724:	2301      	movs	r3, #1
 800c726:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c72a:	e000      	b.n	800c72e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800c72c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c72e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c732:	2b00      	cmp	r3, #0
 800c734:	d10a      	bne.n	800c74c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800c736:	4ba5      	ldr	r3, [pc, #660]	@ (800c9cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c738:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c73a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800c73e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c742:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c744:	4aa1      	ldr	r2, [pc, #644]	@ (800c9cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c746:	430b      	orrs	r3, r1
 800c748:	6513      	str	r3, [r2, #80]	@ 0x50
 800c74a:	e003      	b.n	800c754 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c74c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c750:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800c754:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c75c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800c760:	f04f 0900 	mov.w	r9, #0
 800c764:	ea58 0309 	orrs.w	r3, r8, r9
 800c768:	d047      	beq.n	800c7fa <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800c76a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c76e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c770:	2b04      	cmp	r3, #4
 800c772:	d82a      	bhi.n	800c7ca <HAL_RCCEx_PeriphCLKConfig+0x136>
 800c774:	a201      	add	r2, pc, #4	@ (adr r2, 800c77c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800c776:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c77a:	bf00      	nop
 800c77c:	0800c791 	.word	0x0800c791
 800c780:	0800c79f 	.word	0x0800c79f
 800c784:	0800c7b5 	.word	0x0800c7b5
 800c788:	0800c7d3 	.word	0x0800c7d3
 800c78c:	0800c7d3 	.word	0x0800c7d3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c790:	4b8e      	ldr	r3, [pc, #568]	@ (800c9cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c794:	4a8d      	ldr	r2, [pc, #564]	@ (800c9cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c796:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c79a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c79c:	e01a      	b.n	800c7d4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c79e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7a2:	3308      	adds	r3, #8
 800c7a4:	2100      	movs	r1, #0
 800c7a6:	4618      	mov	r0, r3
 800c7a8:	f002 fb0e 	bl	800edc8 <RCCEx_PLL2_Config>
 800c7ac:	4603      	mov	r3, r0
 800c7ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c7b2:	e00f      	b.n	800c7d4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c7b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7b8:	3328      	adds	r3, #40	@ 0x28
 800c7ba:	2100      	movs	r1, #0
 800c7bc:	4618      	mov	r0, r3
 800c7be:	f002 fbb5 	bl	800ef2c <RCCEx_PLL3_Config>
 800c7c2:	4603      	mov	r3, r0
 800c7c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c7c8:	e004      	b.n	800c7d4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c7ca:	2301      	movs	r3, #1
 800c7cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c7d0:	e000      	b.n	800c7d4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800c7d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c7d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	d10a      	bne.n	800c7f2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c7dc:	4b7b      	ldr	r3, [pc, #492]	@ (800c9cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c7de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c7e0:	f023 0107 	bic.w	r1, r3, #7
 800c7e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c7ea:	4a78      	ldr	r2, [pc, #480]	@ (800c9cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c7ec:	430b      	orrs	r3, r1
 800c7ee:	6513      	str	r3, [r2, #80]	@ 0x50
 800c7f0:	e003      	b.n	800c7fa <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c7f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c7f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800c7fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c802:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800c806:	f04f 0b00 	mov.w	fp, #0
 800c80a:	ea5a 030b 	orrs.w	r3, sl, fp
 800c80e:	d04c      	beq.n	800c8aa <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800c810:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c814:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c816:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c81a:	d030      	beq.n	800c87e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800c81c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c820:	d829      	bhi.n	800c876 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800c822:	2bc0      	cmp	r3, #192	@ 0xc0
 800c824:	d02d      	beq.n	800c882 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800c826:	2bc0      	cmp	r3, #192	@ 0xc0
 800c828:	d825      	bhi.n	800c876 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800c82a:	2b80      	cmp	r3, #128	@ 0x80
 800c82c:	d018      	beq.n	800c860 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800c82e:	2b80      	cmp	r3, #128	@ 0x80
 800c830:	d821      	bhi.n	800c876 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800c832:	2b00      	cmp	r3, #0
 800c834:	d002      	beq.n	800c83c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800c836:	2b40      	cmp	r3, #64	@ 0x40
 800c838:	d007      	beq.n	800c84a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800c83a:	e01c      	b.n	800c876 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c83c:	4b63      	ldr	r3, [pc, #396]	@ (800c9cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c83e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c840:	4a62      	ldr	r2, [pc, #392]	@ (800c9cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c842:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c846:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800c848:	e01c      	b.n	800c884 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c84a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c84e:	3308      	adds	r3, #8
 800c850:	2100      	movs	r1, #0
 800c852:	4618      	mov	r0, r3
 800c854:	f002 fab8 	bl	800edc8 <RCCEx_PLL2_Config>
 800c858:	4603      	mov	r3, r0
 800c85a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800c85e:	e011      	b.n	800c884 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c860:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c864:	3328      	adds	r3, #40	@ 0x28
 800c866:	2100      	movs	r1, #0
 800c868:	4618      	mov	r0, r3
 800c86a:	f002 fb5f 	bl	800ef2c <RCCEx_PLL3_Config>
 800c86e:	4603      	mov	r3, r0
 800c870:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800c874:	e006      	b.n	800c884 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c876:	2301      	movs	r3, #1
 800c878:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c87c:	e002      	b.n	800c884 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800c87e:	bf00      	nop
 800c880:	e000      	b.n	800c884 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800c882:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c884:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d10a      	bne.n	800c8a2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800c88c:	4b4f      	ldr	r3, [pc, #316]	@ (800c9cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c88e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c890:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800c894:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c898:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c89a:	4a4c      	ldr	r2, [pc, #304]	@ (800c9cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c89c:	430b      	orrs	r3, r1
 800c89e:	6513      	str	r3, [r2, #80]	@ 0x50
 800c8a0:	e003      	b.n	800c8aa <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c8a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c8a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800c8aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c8ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8b2:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800c8b6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800c8ba:	2300      	movs	r3, #0
 800c8bc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800c8c0:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800c8c4:	460b      	mov	r3, r1
 800c8c6:	4313      	orrs	r3, r2
 800c8c8:	d053      	beq.n	800c972 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800c8ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c8ce:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800c8d2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c8d6:	d035      	beq.n	800c944 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800c8d8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c8dc:	d82e      	bhi.n	800c93c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800c8de:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800c8e2:	d031      	beq.n	800c948 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800c8e4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800c8e8:	d828      	bhi.n	800c93c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800c8ea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c8ee:	d01a      	beq.n	800c926 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800c8f0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c8f4:	d822      	bhi.n	800c93c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d003      	beq.n	800c902 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800c8fa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c8fe:	d007      	beq.n	800c910 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800c900:	e01c      	b.n	800c93c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c902:	4b32      	ldr	r3, [pc, #200]	@ (800c9cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c906:	4a31      	ldr	r2, [pc, #196]	@ (800c9cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c908:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c90c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c90e:	e01c      	b.n	800c94a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c910:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c914:	3308      	adds	r3, #8
 800c916:	2100      	movs	r1, #0
 800c918:	4618      	mov	r0, r3
 800c91a:	f002 fa55 	bl	800edc8 <RCCEx_PLL2_Config>
 800c91e:	4603      	mov	r3, r0
 800c920:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800c924:	e011      	b.n	800c94a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c926:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c92a:	3328      	adds	r3, #40	@ 0x28
 800c92c:	2100      	movs	r1, #0
 800c92e:	4618      	mov	r0, r3
 800c930:	f002 fafc 	bl	800ef2c <RCCEx_PLL3_Config>
 800c934:	4603      	mov	r3, r0
 800c936:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c93a:	e006      	b.n	800c94a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800c93c:	2301      	movs	r3, #1
 800c93e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c942:	e002      	b.n	800c94a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800c944:	bf00      	nop
 800c946:	e000      	b.n	800c94a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800c948:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c94a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d10b      	bne.n	800c96a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800c952:	4b1e      	ldr	r3, [pc, #120]	@ (800c9cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c954:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c956:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800c95a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c95e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800c962:	4a1a      	ldr	r2, [pc, #104]	@ (800c9cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c964:	430b      	orrs	r3, r1
 800c966:	6593      	str	r3, [r2, #88]	@ 0x58
 800c968:	e003      	b.n	800c972 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c96a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c96e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800c972:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c97a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800c97e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800c982:	2300      	movs	r3, #0
 800c984:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800c988:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800c98c:	460b      	mov	r3, r1
 800c98e:	4313      	orrs	r3, r2
 800c990:	d056      	beq.n	800ca40 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800c992:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c996:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800c99a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c99e:	d038      	beq.n	800ca12 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800c9a0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c9a4:	d831      	bhi.n	800ca0a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800c9a6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800c9aa:	d034      	beq.n	800ca16 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800c9ac:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800c9b0:	d82b      	bhi.n	800ca0a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800c9b2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c9b6:	d01d      	beq.n	800c9f4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800c9b8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c9bc:	d825      	bhi.n	800ca0a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d006      	beq.n	800c9d0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800c9c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c9c6:	d00a      	beq.n	800c9de <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800c9c8:	e01f      	b.n	800ca0a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800c9ca:	bf00      	nop
 800c9cc:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c9d0:	4ba2      	ldr	r3, [pc, #648]	@ (800cc5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c9d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9d4:	4aa1      	ldr	r2, [pc, #644]	@ (800cc5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c9d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c9da:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c9dc:	e01c      	b.n	800ca18 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c9de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c9e2:	3308      	adds	r3, #8
 800c9e4:	2100      	movs	r1, #0
 800c9e6:	4618      	mov	r0, r3
 800c9e8:	f002 f9ee 	bl	800edc8 <RCCEx_PLL2_Config>
 800c9ec:	4603      	mov	r3, r0
 800c9ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800c9f2:	e011      	b.n	800ca18 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c9f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c9f8:	3328      	adds	r3, #40	@ 0x28
 800c9fa:	2100      	movs	r1, #0
 800c9fc:	4618      	mov	r0, r3
 800c9fe:	f002 fa95 	bl	800ef2c <RCCEx_PLL3_Config>
 800ca02:	4603      	mov	r3, r0
 800ca04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ca08:	e006      	b.n	800ca18 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800ca0a:	2301      	movs	r3, #1
 800ca0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ca10:	e002      	b.n	800ca18 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800ca12:	bf00      	nop
 800ca14:	e000      	b.n	800ca18 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800ca16:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ca18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d10b      	bne.n	800ca38 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800ca20:	4b8e      	ldr	r3, [pc, #568]	@ (800cc5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ca22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ca24:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800ca28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca2c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800ca30:	4a8a      	ldr	r2, [pc, #552]	@ (800cc5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ca32:	430b      	orrs	r3, r1
 800ca34:	6593      	str	r3, [r2, #88]	@ 0x58
 800ca36:	e003      	b.n	800ca40 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ca38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ca3c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800ca40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca48:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800ca4c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800ca50:	2300      	movs	r3, #0
 800ca52:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800ca56:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800ca5a:	460b      	mov	r3, r1
 800ca5c:	4313      	orrs	r3, r2
 800ca5e:	d03a      	beq.n	800cad6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800ca60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ca66:	2b30      	cmp	r3, #48	@ 0x30
 800ca68:	d01f      	beq.n	800caaa <HAL_RCCEx_PeriphCLKConfig+0x416>
 800ca6a:	2b30      	cmp	r3, #48	@ 0x30
 800ca6c:	d819      	bhi.n	800caa2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800ca6e:	2b20      	cmp	r3, #32
 800ca70:	d00c      	beq.n	800ca8c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800ca72:	2b20      	cmp	r3, #32
 800ca74:	d815      	bhi.n	800caa2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d019      	beq.n	800caae <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800ca7a:	2b10      	cmp	r3, #16
 800ca7c:	d111      	bne.n	800caa2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ca7e:	4b77      	ldr	r3, [pc, #476]	@ (800cc5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ca80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca82:	4a76      	ldr	r2, [pc, #472]	@ (800cc5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ca84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ca88:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800ca8a:	e011      	b.n	800cab0 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ca8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca90:	3308      	adds	r3, #8
 800ca92:	2102      	movs	r1, #2
 800ca94:	4618      	mov	r0, r3
 800ca96:	f002 f997 	bl	800edc8 <RCCEx_PLL2_Config>
 800ca9a:	4603      	mov	r3, r0
 800ca9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800caa0:	e006      	b.n	800cab0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800caa2:	2301      	movs	r3, #1
 800caa4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800caa8:	e002      	b.n	800cab0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800caaa:	bf00      	nop
 800caac:	e000      	b.n	800cab0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800caae:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cab0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	d10a      	bne.n	800cace <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800cab8:	4b68      	ldr	r3, [pc, #416]	@ (800cc5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800caba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cabc:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800cac0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cac4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cac6:	4a65      	ldr	r2, [pc, #404]	@ (800cc5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cac8:	430b      	orrs	r3, r1
 800caca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800cacc:	e003      	b.n	800cad6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cace:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cad2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800cad6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cada:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cade:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800cae2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800cae6:	2300      	movs	r3, #0
 800cae8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800caec:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800caf0:	460b      	mov	r3, r1
 800caf2:	4313      	orrs	r3, r2
 800caf4:	d051      	beq.n	800cb9a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800caf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cafa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cafc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cb00:	d035      	beq.n	800cb6e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800cb02:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cb06:	d82e      	bhi.n	800cb66 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800cb08:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800cb0c:	d031      	beq.n	800cb72 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800cb0e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800cb12:	d828      	bhi.n	800cb66 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800cb14:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cb18:	d01a      	beq.n	800cb50 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800cb1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cb1e:	d822      	bhi.n	800cb66 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d003      	beq.n	800cb2c <HAL_RCCEx_PeriphCLKConfig+0x498>
 800cb24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cb28:	d007      	beq.n	800cb3a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800cb2a:	e01c      	b.n	800cb66 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cb2c:	4b4b      	ldr	r3, [pc, #300]	@ (800cc5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cb2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb30:	4a4a      	ldr	r2, [pc, #296]	@ (800cc5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cb32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cb36:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800cb38:	e01c      	b.n	800cb74 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cb3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb3e:	3308      	adds	r3, #8
 800cb40:	2100      	movs	r1, #0
 800cb42:	4618      	mov	r0, r3
 800cb44:	f002 f940 	bl	800edc8 <RCCEx_PLL2_Config>
 800cb48:	4603      	mov	r3, r0
 800cb4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800cb4e:	e011      	b.n	800cb74 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800cb50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb54:	3328      	adds	r3, #40	@ 0x28
 800cb56:	2100      	movs	r1, #0
 800cb58:	4618      	mov	r0, r3
 800cb5a:	f002 f9e7 	bl	800ef2c <RCCEx_PLL3_Config>
 800cb5e:	4603      	mov	r3, r0
 800cb60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800cb64:	e006      	b.n	800cb74 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cb66:	2301      	movs	r3, #1
 800cb68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cb6c:	e002      	b.n	800cb74 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800cb6e:	bf00      	nop
 800cb70:	e000      	b.n	800cb74 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800cb72:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cb74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d10a      	bne.n	800cb92 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800cb7c:	4b37      	ldr	r3, [pc, #220]	@ (800cc5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cb7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cb80:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800cb84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cb8a:	4a34      	ldr	r2, [pc, #208]	@ (800cc5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cb8c:	430b      	orrs	r3, r1
 800cb8e:	6513      	str	r3, [r2, #80]	@ 0x50
 800cb90:	e003      	b.n	800cb9a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cb92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cb96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800cb9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cba2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800cba6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800cbaa:	2300      	movs	r3, #0
 800cbac:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800cbb0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800cbb4:	460b      	mov	r3, r1
 800cbb6:	4313      	orrs	r3, r2
 800cbb8:	d056      	beq.n	800cc68 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800cbba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cbbe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cbc0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800cbc4:	d033      	beq.n	800cc2e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800cbc6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800cbca:	d82c      	bhi.n	800cc26 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800cbcc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800cbd0:	d02f      	beq.n	800cc32 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800cbd2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800cbd6:	d826      	bhi.n	800cc26 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800cbd8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800cbdc:	d02b      	beq.n	800cc36 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800cbde:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800cbe2:	d820      	bhi.n	800cc26 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800cbe4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cbe8:	d012      	beq.n	800cc10 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800cbea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cbee:	d81a      	bhi.n	800cc26 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d022      	beq.n	800cc3a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800cbf4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cbf8:	d115      	bne.n	800cc26 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800cbfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cbfe:	3308      	adds	r3, #8
 800cc00:	2101      	movs	r1, #1
 800cc02:	4618      	mov	r0, r3
 800cc04:	f002 f8e0 	bl	800edc8 <RCCEx_PLL2_Config>
 800cc08:	4603      	mov	r3, r0
 800cc0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800cc0e:	e015      	b.n	800cc3c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800cc10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc14:	3328      	adds	r3, #40	@ 0x28
 800cc16:	2101      	movs	r1, #1
 800cc18:	4618      	mov	r0, r3
 800cc1a:	f002 f987 	bl	800ef2c <RCCEx_PLL3_Config>
 800cc1e:	4603      	mov	r3, r0
 800cc20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800cc24:	e00a      	b.n	800cc3c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cc26:	2301      	movs	r3, #1
 800cc28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cc2c:	e006      	b.n	800cc3c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800cc2e:	bf00      	nop
 800cc30:	e004      	b.n	800cc3c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800cc32:	bf00      	nop
 800cc34:	e002      	b.n	800cc3c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800cc36:	bf00      	nop
 800cc38:	e000      	b.n	800cc3c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800cc3a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cc3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d10d      	bne.n	800cc60 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800cc44:	4b05      	ldr	r3, [pc, #20]	@ (800cc5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cc46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cc48:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800cc4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc50:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cc52:	4a02      	ldr	r2, [pc, #8]	@ (800cc5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cc54:	430b      	orrs	r3, r1
 800cc56:	6513      	str	r3, [r2, #80]	@ 0x50
 800cc58:	e006      	b.n	800cc68 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800cc5a:	bf00      	nop
 800cc5c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cc60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cc64:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800cc68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc70:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800cc74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800cc78:	2300      	movs	r3, #0
 800cc7a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800cc7e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800cc82:	460b      	mov	r3, r1
 800cc84:	4313      	orrs	r3, r2
 800cc86:	d055      	beq.n	800cd34 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800cc88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc8c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800cc90:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800cc94:	d033      	beq.n	800ccfe <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800cc96:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800cc9a:	d82c      	bhi.n	800ccf6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800cc9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cca0:	d02f      	beq.n	800cd02 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800cca2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cca6:	d826      	bhi.n	800ccf6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800cca8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ccac:	d02b      	beq.n	800cd06 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800ccae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ccb2:	d820      	bhi.n	800ccf6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800ccb4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ccb8:	d012      	beq.n	800cce0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800ccba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ccbe:	d81a      	bhi.n	800ccf6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d022      	beq.n	800cd0a <HAL_RCCEx_PeriphCLKConfig+0x676>
 800ccc4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ccc8:	d115      	bne.n	800ccf6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ccca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ccce:	3308      	adds	r3, #8
 800ccd0:	2101      	movs	r1, #1
 800ccd2:	4618      	mov	r0, r3
 800ccd4:	f002 f878 	bl	800edc8 <RCCEx_PLL2_Config>
 800ccd8:	4603      	mov	r3, r0
 800ccda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800ccde:	e015      	b.n	800cd0c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800cce0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cce4:	3328      	adds	r3, #40	@ 0x28
 800cce6:	2101      	movs	r1, #1
 800cce8:	4618      	mov	r0, r3
 800ccea:	f002 f91f 	bl	800ef2c <RCCEx_PLL3_Config>
 800ccee:	4603      	mov	r3, r0
 800ccf0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800ccf4:	e00a      	b.n	800cd0c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800ccf6:	2301      	movs	r3, #1
 800ccf8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ccfc:	e006      	b.n	800cd0c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800ccfe:	bf00      	nop
 800cd00:	e004      	b.n	800cd0c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800cd02:	bf00      	nop
 800cd04:	e002      	b.n	800cd0c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800cd06:	bf00      	nop
 800cd08:	e000      	b.n	800cd0c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800cd0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cd0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d10b      	bne.n	800cd2c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800cd14:	4ba3      	ldr	r3, [pc, #652]	@ (800cfa4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cd16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cd18:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800cd1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd20:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800cd24:	4a9f      	ldr	r2, [pc, #636]	@ (800cfa4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cd26:	430b      	orrs	r3, r1
 800cd28:	6593      	str	r3, [r2, #88]	@ 0x58
 800cd2a:	e003      	b.n	800cd34 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cd2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cd30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800cd34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd3c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800cd40:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800cd44:	2300      	movs	r3, #0
 800cd46:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800cd4a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800cd4e:	460b      	mov	r3, r1
 800cd50:	4313      	orrs	r3, r2
 800cd52:	d037      	beq.n	800cdc4 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800cd54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cd5a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cd5e:	d00e      	beq.n	800cd7e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800cd60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cd64:	d816      	bhi.n	800cd94 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d018      	beq.n	800cd9c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800cd6a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cd6e:	d111      	bne.n	800cd94 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cd70:	4b8c      	ldr	r3, [pc, #560]	@ (800cfa4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cd72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd74:	4a8b      	ldr	r2, [pc, #556]	@ (800cfa4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cd76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cd7a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800cd7c:	e00f      	b.n	800cd9e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800cd7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd82:	3308      	adds	r3, #8
 800cd84:	2101      	movs	r1, #1
 800cd86:	4618      	mov	r0, r3
 800cd88:	f002 f81e 	bl	800edc8 <RCCEx_PLL2_Config>
 800cd8c:	4603      	mov	r3, r0
 800cd8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800cd92:	e004      	b.n	800cd9e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cd94:	2301      	movs	r3, #1
 800cd96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cd9a:	e000      	b.n	800cd9e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800cd9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cd9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d10a      	bne.n	800cdbc <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800cda6:	4b7f      	ldr	r3, [pc, #508]	@ (800cfa4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cda8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cdaa:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800cdae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cdb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cdb4:	4a7b      	ldr	r2, [pc, #492]	@ (800cfa4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cdb6:	430b      	orrs	r3, r1
 800cdb8:	6513      	str	r3, [r2, #80]	@ 0x50
 800cdba:	e003      	b.n	800cdc4 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cdbc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cdc0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800cdc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cdc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdcc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800cdd0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800cdd4:	2300      	movs	r3, #0
 800cdd6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800cdda:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800cdde:	460b      	mov	r3, r1
 800cde0:	4313      	orrs	r3, r2
 800cde2:	d039      	beq.n	800ce58 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800cde4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cde8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cdea:	2b03      	cmp	r3, #3
 800cdec:	d81c      	bhi.n	800ce28 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800cdee:	a201      	add	r2, pc, #4	@ (adr r2, 800cdf4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800cdf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cdf4:	0800ce31 	.word	0x0800ce31
 800cdf8:	0800ce05 	.word	0x0800ce05
 800cdfc:	0800ce13 	.word	0x0800ce13
 800ce00:	0800ce31 	.word	0x0800ce31
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ce04:	4b67      	ldr	r3, [pc, #412]	@ (800cfa4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ce06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce08:	4a66      	ldr	r2, [pc, #408]	@ (800cfa4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ce0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ce0e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800ce10:	e00f      	b.n	800ce32 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ce12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce16:	3308      	adds	r3, #8
 800ce18:	2102      	movs	r1, #2
 800ce1a:	4618      	mov	r0, r3
 800ce1c:	f001 ffd4 	bl	800edc8 <RCCEx_PLL2_Config>
 800ce20:	4603      	mov	r3, r0
 800ce22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800ce26:	e004      	b.n	800ce32 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800ce28:	2301      	movs	r3, #1
 800ce2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ce2e:	e000      	b.n	800ce32 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800ce30:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ce32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d10a      	bne.n	800ce50 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800ce3a:	4b5a      	ldr	r3, [pc, #360]	@ (800cfa4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ce3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ce3e:	f023 0103 	bic.w	r1, r3, #3
 800ce42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ce48:	4a56      	ldr	r2, [pc, #344]	@ (800cfa4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ce4a:	430b      	orrs	r3, r1
 800ce4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ce4e:	e003      	b.n	800ce58 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ce50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ce54:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800ce58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce60:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800ce64:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ce68:	2300      	movs	r3, #0
 800ce6a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800ce6e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800ce72:	460b      	mov	r3, r1
 800ce74:	4313      	orrs	r3, r2
 800ce76:	f000 809f 	beq.w	800cfb8 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ce7a:	4b4b      	ldr	r3, [pc, #300]	@ (800cfa8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800ce7c:	681b      	ldr	r3, [r3, #0]
 800ce7e:	4a4a      	ldr	r2, [pc, #296]	@ (800cfa8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800ce80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ce84:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800ce86:	f7f7 fd5f 	bl	8004948 <HAL_GetTick>
 800ce8a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ce8e:	e00b      	b.n	800cea8 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ce90:	f7f7 fd5a 	bl	8004948 <HAL_GetTick>
 800ce94:	4602      	mov	r2, r0
 800ce96:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800ce9a:	1ad3      	subs	r3, r2, r3
 800ce9c:	2b64      	cmp	r3, #100	@ 0x64
 800ce9e:	d903      	bls.n	800cea8 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800cea0:	2303      	movs	r3, #3
 800cea2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cea6:	e005      	b.n	800ceb4 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800cea8:	4b3f      	ldr	r3, [pc, #252]	@ (800cfa8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d0ed      	beq.n	800ce90 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800ceb4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d179      	bne.n	800cfb0 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800cebc:	4b39      	ldr	r3, [pc, #228]	@ (800cfa4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cebe:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800cec0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cec4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800cec8:	4053      	eors	r3, r2
 800ceca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d015      	beq.n	800cefe <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800ced2:	4b34      	ldr	r3, [pc, #208]	@ (800cfa4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ced4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ced6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ceda:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800cede:	4b31      	ldr	r3, [pc, #196]	@ (800cfa4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cee0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cee2:	4a30      	ldr	r2, [pc, #192]	@ (800cfa4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cee4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800cee8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800ceea:	4b2e      	ldr	r3, [pc, #184]	@ (800cfa4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ceec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ceee:	4a2d      	ldr	r2, [pc, #180]	@ (800cfa4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cef0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cef4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800cef6:	4a2b      	ldr	r2, [pc, #172]	@ (800cfa4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cef8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800cefc:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800cefe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf02:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800cf06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cf0a:	d118      	bne.n	800cf3e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cf0c:	f7f7 fd1c 	bl	8004948 <HAL_GetTick>
 800cf10:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800cf14:	e00d      	b.n	800cf32 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cf16:	f7f7 fd17 	bl	8004948 <HAL_GetTick>
 800cf1a:	4602      	mov	r2, r0
 800cf1c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800cf20:	1ad2      	subs	r2, r2, r3
 800cf22:	f241 3388 	movw	r3, #5000	@ 0x1388
 800cf26:	429a      	cmp	r2, r3
 800cf28:	d903      	bls.n	800cf32 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800cf2a:	2303      	movs	r3, #3
 800cf2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800cf30:	e005      	b.n	800cf3e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800cf32:	4b1c      	ldr	r3, [pc, #112]	@ (800cfa4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cf34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cf36:	f003 0302 	and.w	r3, r3, #2
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d0eb      	beq.n	800cf16 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800cf3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d129      	bne.n	800cf9a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800cf46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf4a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800cf4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cf52:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cf56:	d10e      	bne.n	800cf76 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800cf58:	4b12      	ldr	r3, [pc, #72]	@ (800cfa4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cf5a:	691b      	ldr	r3, [r3, #16]
 800cf5c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800cf60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf64:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800cf68:	091a      	lsrs	r2, r3, #4
 800cf6a:	4b10      	ldr	r3, [pc, #64]	@ (800cfac <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800cf6c:	4013      	ands	r3, r2
 800cf6e:	4a0d      	ldr	r2, [pc, #52]	@ (800cfa4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cf70:	430b      	orrs	r3, r1
 800cf72:	6113      	str	r3, [r2, #16]
 800cf74:	e005      	b.n	800cf82 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800cf76:	4b0b      	ldr	r3, [pc, #44]	@ (800cfa4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cf78:	691b      	ldr	r3, [r3, #16]
 800cf7a:	4a0a      	ldr	r2, [pc, #40]	@ (800cfa4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cf7c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800cf80:	6113      	str	r3, [r2, #16]
 800cf82:	4b08      	ldr	r3, [pc, #32]	@ (800cfa4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cf84:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800cf86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf8a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800cf8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800cf92:	4a04      	ldr	r2, [pc, #16]	@ (800cfa4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cf94:	430b      	orrs	r3, r1
 800cf96:	6713      	str	r3, [r2, #112]	@ 0x70
 800cf98:	e00e      	b.n	800cfb8 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800cf9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cf9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800cfa2:	e009      	b.n	800cfb8 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800cfa4:	58024400 	.word	0x58024400
 800cfa8:	58024800 	.word	0x58024800
 800cfac:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cfb0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cfb4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800cfb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cfbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfc0:	f002 0301 	and.w	r3, r2, #1
 800cfc4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800cfc8:	2300      	movs	r3, #0
 800cfca:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800cfce:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800cfd2:	460b      	mov	r3, r1
 800cfd4:	4313      	orrs	r3, r2
 800cfd6:	f000 8089 	beq.w	800d0ec <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800cfda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cfde:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cfe0:	2b28      	cmp	r3, #40	@ 0x28
 800cfe2:	d86b      	bhi.n	800d0bc <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800cfe4:	a201      	add	r2, pc, #4	@ (adr r2, 800cfec <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800cfe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfea:	bf00      	nop
 800cfec:	0800d0c5 	.word	0x0800d0c5
 800cff0:	0800d0bd 	.word	0x0800d0bd
 800cff4:	0800d0bd 	.word	0x0800d0bd
 800cff8:	0800d0bd 	.word	0x0800d0bd
 800cffc:	0800d0bd 	.word	0x0800d0bd
 800d000:	0800d0bd 	.word	0x0800d0bd
 800d004:	0800d0bd 	.word	0x0800d0bd
 800d008:	0800d0bd 	.word	0x0800d0bd
 800d00c:	0800d091 	.word	0x0800d091
 800d010:	0800d0bd 	.word	0x0800d0bd
 800d014:	0800d0bd 	.word	0x0800d0bd
 800d018:	0800d0bd 	.word	0x0800d0bd
 800d01c:	0800d0bd 	.word	0x0800d0bd
 800d020:	0800d0bd 	.word	0x0800d0bd
 800d024:	0800d0bd 	.word	0x0800d0bd
 800d028:	0800d0bd 	.word	0x0800d0bd
 800d02c:	0800d0a7 	.word	0x0800d0a7
 800d030:	0800d0bd 	.word	0x0800d0bd
 800d034:	0800d0bd 	.word	0x0800d0bd
 800d038:	0800d0bd 	.word	0x0800d0bd
 800d03c:	0800d0bd 	.word	0x0800d0bd
 800d040:	0800d0bd 	.word	0x0800d0bd
 800d044:	0800d0bd 	.word	0x0800d0bd
 800d048:	0800d0bd 	.word	0x0800d0bd
 800d04c:	0800d0c5 	.word	0x0800d0c5
 800d050:	0800d0bd 	.word	0x0800d0bd
 800d054:	0800d0bd 	.word	0x0800d0bd
 800d058:	0800d0bd 	.word	0x0800d0bd
 800d05c:	0800d0bd 	.word	0x0800d0bd
 800d060:	0800d0bd 	.word	0x0800d0bd
 800d064:	0800d0bd 	.word	0x0800d0bd
 800d068:	0800d0bd 	.word	0x0800d0bd
 800d06c:	0800d0c5 	.word	0x0800d0c5
 800d070:	0800d0bd 	.word	0x0800d0bd
 800d074:	0800d0bd 	.word	0x0800d0bd
 800d078:	0800d0bd 	.word	0x0800d0bd
 800d07c:	0800d0bd 	.word	0x0800d0bd
 800d080:	0800d0bd 	.word	0x0800d0bd
 800d084:	0800d0bd 	.word	0x0800d0bd
 800d088:	0800d0bd 	.word	0x0800d0bd
 800d08c:	0800d0c5 	.word	0x0800d0c5
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d090:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d094:	3308      	adds	r3, #8
 800d096:	2101      	movs	r1, #1
 800d098:	4618      	mov	r0, r3
 800d09a:	f001 fe95 	bl	800edc8 <RCCEx_PLL2_Config>
 800d09e:	4603      	mov	r3, r0
 800d0a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800d0a4:	e00f      	b.n	800d0c6 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d0a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d0aa:	3328      	adds	r3, #40	@ 0x28
 800d0ac:	2101      	movs	r1, #1
 800d0ae:	4618      	mov	r0, r3
 800d0b0:	f001 ff3c 	bl	800ef2c <RCCEx_PLL3_Config>
 800d0b4:	4603      	mov	r3, r0
 800d0b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800d0ba:	e004      	b.n	800d0c6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d0bc:	2301      	movs	r3, #1
 800d0be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d0c2:	e000      	b.n	800d0c6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800d0c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d0c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d0ca:	2b00      	cmp	r3, #0
 800d0cc:	d10a      	bne.n	800d0e4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800d0ce:	4bbf      	ldr	r3, [pc, #764]	@ (800d3cc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d0d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d0d2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800d0d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d0da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d0dc:	4abb      	ldr	r2, [pc, #748]	@ (800d3cc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d0de:	430b      	orrs	r3, r1
 800d0e0:	6553      	str	r3, [r2, #84]	@ 0x54
 800d0e2:	e003      	b.n	800d0ec <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d0e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d0e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800d0ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d0f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0f4:	f002 0302 	and.w	r3, r2, #2
 800d0f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d0fc:	2300      	movs	r3, #0
 800d0fe:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800d102:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800d106:	460b      	mov	r3, r1
 800d108:	4313      	orrs	r3, r2
 800d10a:	d041      	beq.n	800d190 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800d10c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d110:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d112:	2b05      	cmp	r3, #5
 800d114:	d824      	bhi.n	800d160 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800d116:	a201      	add	r2, pc, #4	@ (adr r2, 800d11c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800d118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d11c:	0800d169 	.word	0x0800d169
 800d120:	0800d135 	.word	0x0800d135
 800d124:	0800d14b 	.word	0x0800d14b
 800d128:	0800d169 	.word	0x0800d169
 800d12c:	0800d169 	.word	0x0800d169
 800d130:	0800d169 	.word	0x0800d169
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d134:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d138:	3308      	adds	r3, #8
 800d13a:	2101      	movs	r1, #1
 800d13c:	4618      	mov	r0, r3
 800d13e:	f001 fe43 	bl	800edc8 <RCCEx_PLL2_Config>
 800d142:	4603      	mov	r3, r0
 800d144:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800d148:	e00f      	b.n	800d16a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d14a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d14e:	3328      	adds	r3, #40	@ 0x28
 800d150:	2101      	movs	r1, #1
 800d152:	4618      	mov	r0, r3
 800d154:	f001 feea 	bl	800ef2c <RCCEx_PLL3_Config>
 800d158:	4603      	mov	r3, r0
 800d15a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800d15e:	e004      	b.n	800d16a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d160:	2301      	movs	r3, #1
 800d162:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d166:	e000      	b.n	800d16a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800d168:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d16a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d16e:	2b00      	cmp	r3, #0
 800d170:	d10a      	bne.n	800d188 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800d172:	4b96      	ldr	r3, [pc, #600]	@ (800d3cc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d174:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d176:	f023 0107 	bic.w	r1, r3, #7
 800d17a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d17e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d180:	4a92      	ldr	r2, [pc, #584]	@ (800d3cc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d182:	430b      	orrs	r3, r1
 800d184:	6553      	str	r3, [r2, #84]	@ 0x54
 800d186:	e003      	b.n	800d190 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d188:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d18c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800d190:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d194:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d198:	f002 0304 	and.w	r3, r2, #4
 800d19c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d1a0:	2300      	movs	r3, #0
 800d1a2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d1a6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800d1aa:	460b      	mov	r3, r1
 800d1ac:	4313      	orrs	r3, r2
 800d1ae:	d044      	beq.n	800d23a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800d1b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d1b8:	2b05      	cmp	r3, #5
 800d1ba:	d825      	bhi.n	800d208 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800d1bc:	a201      	add	r2, pc, #4	@ (adr r2, 800d1c4 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800d1be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1c2:	bf00      	nop
 800d1c4:	0800d211 	.word	0x0800d211
 800d1c8:	0800d1dd 	.word	0x0800d1dd
 800d1cc:	0800d1f3 	.word	0x0800d1f3
 800d1d0:	0800d211 	.word	0x0800d211
 800d1d4:	0800d211 	.word	0x0800d211
 800d1d8:	0800d211 	.word	0x0800d211
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d1dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1e0:	3308      	adds	r3, #8
 800d1e2:	2101      	movs	r1, #1
 800d1e4:	4618      	mov	r0, r3
 800d1e6:	f001 fdef 	bl	800edc8 <RCCEx_PLL2_Config>
 800d1ea:	4603      	mov	r3, r0
 800d1ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800d1f0:	e00f      	b.n	800d212 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d1f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1f6:	3328      	adds	r3, #40	@ 0x28
 800d1f8:	2101      	movs	r1, #1
 800d1fa:	4618      	mov	r0, r3
 800d1fc:	f001 fe96 	bl	800ef2c <RCCEx_PLL3_Config>
 800d200:	4603      	mov	r3, r0
 800d202:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800d206:	e004      	b.n	800d212 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d208:	2301      	movs	r3, #1
 800d20a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d20e:	e000      	b.n	800d212 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800d210:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d212:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d216:	2b00      	cmp	r3, #0
 800d218:	d10b      	bne.n	800d232 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800d21a:	4b6c      	ldr	r3, [pc, #432]	@ (800d3cc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d21c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d21e:	f023 0107 	bic.w	r1, r3, #7
 800d222:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d226:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d22a:	4a68      	ldr	r2, [pc, #416]	@ (800d3cc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d22c:	430b      	orrs	r3, r1
 800d22e:	6593      	str	r3, [r2, #88]	@ 0x58
 800d230:	e003      	b.n	800d23a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d232:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d236:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800d23a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d23e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d242:	f002 0320 	and.w	r3, r2, #32
 800d246:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d24a:	2300      	movs	r3, #0
 800d24c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d250:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800d254:	460b      	mov	r3, r1
 800d256:	4313      	orrs	r3, r2
 800d258:	d055      	beq.n	800d306 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800d25a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d25e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d262:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d266:	d033      	beq.n	800d2d0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800d268:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d26c:	d82c      	bhi.n	800d2c8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800d26e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d272:	d02f      	beq.n	800d2d4 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800d274:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d278:	d826      	bhi.n	800d2c8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800d27a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d27e:	d02b      	beq.n	800d2d8 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800d280:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d284:	d820      	bhi.n	800d2c8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800d286:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d28a:	d012      	beq.n	800d2b2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800d28c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d290:	d81a      	bhi.n	800d2c8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800d292:	2b00      	cmp	r3, #0
 800d294:	d022      	beq.n	800d2dc <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800d296:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d29a:	d115      	bne.n	800d2c8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d29c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d2a0:	3308      	adds	r3, #8
 800d2a2:	2100      	movs	r1, #0
 800d2a4:	4618      	mov	r0, r3
 800d2a6:	f001 fd8f 	bl	800edc8 <RCCEx_PLL2_Config>
 800d2aa:	4603      	mov	r3, r0
 800d2ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800d2b0:	e015      	b.n	800d2de <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d2b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d2b6:	3328      	adds	r3, #40	@ 0x28
 800d2b8:	2102      	movs	r1, #2
 800d2ba:	4618      	mov	r0, r3
 800d2bc:	f001 fe36 	bl	800ef2c <RCCEx_PLL3_Config>
 800d2c0:	4603      	mov	r3, r0
 800d2c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800d2c6:	e00a      	b.n	800d2de <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d2c8:	2301      	movs	r3, #1
 800d2ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d2ce:	e006      	b.n	800d2de <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800d2d0:	bf00      	nop
 800d2d2:	e004      	b.n	800d2de <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800d2d4:	bf00      	nop
 800d2d6:	e002      	b.n	800d2de <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800d2d8:	bf00      	nop
 800d2da:	e000      	b.n	800d2de <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800d2dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d2de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d10b      	bne.n	800d2fe <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800d2e6:	4b39      	ldr	r3, [pc, #228]	@ (800d3cc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d2e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d2ea:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800d2ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d2f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d2f6:	4a35      	ldr	r2, [pc, #212]	@ (800d3cc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d2f8:	430b      	orrs	r3, r1
 800d2fa:	6553      	str	r3, [r2, #84]	@ 0x54
 800d2fc:	e003      	b.n	800d306 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d2fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d302:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800d306:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d30a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d30e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800d312:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d316:	2300      	movs	r3, #0
 800d318:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d31c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800d320:	460b      	mov	r3, r1
 800d322:	4313      	orrs	r3, r2
 800d324:	d058      	beq.n	800d3d8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800d326:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d32a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800d32e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800d332:	d033      	beq.n	800d39c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800d334:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800d338:	d82c      	bhi.n	800d394 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800d33a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d33e:	d02f      	beq.n	800d3a0 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800d340:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d344:	d826      	bhi.n	800d394 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800d346:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d34a:	d02b      	beq.n	800d3a4 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800d34c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d350:	d820      	bhi.n	800d394 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800d352:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d356:	d012      	beq.n	800d37e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800d358:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d35c:	d81a      	bhi.n	800d394 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d022      	beq.n	800d3a8 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800d362:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d366:	d115      	bne.n	800d394 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d368:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d36c:	3308      	adds	r3, #8
 800d36e:	2100      	movs	r1, #0
 800d370:	4618      	mov	r0, r3
 800d372:	f001 fd29 	bl	800edc8 <RCCEx_PLL2_Config>
 800d376:	4603      	mov	r3, r0
 800d378:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800d37c:	e015      	b.n	800d3aa <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d37e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d382:	3328      	adds	r3, #40	@ 0x28
 800d384:	2102      	movs	r1, #2
 800d386:	4618      	mov	r0, r3
 800d388:	f001 fdd0 	bl	800ef2c <RCCEx_PLL3_Config>
 800d38c:	4603      	mov	r3, r0
 800d38e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800d392:	e00a      	b.n	800d3aa <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d394:	2301      	movs	r3, #1
 800d396:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d39a:	e006      	b.n	800d3aa <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800d39c:	bf00      	nop
 800d39e:	e004      	b.n	800d3aa <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800d3a0:	bf00      	nop
 800d3a2:	e002      	b.n	800d3aa <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800d3a4:	bf00      	nop
 800d3a6:	e000      	b.n	800d3aa <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800d3a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d3aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	d10e      	bne.n	800d3d0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800d3b2:	4b06      	ldr	r3, [pc, #24]	@ (800d3cc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d3b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d3b6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800d3ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d3be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800d3c2:	4a02      	ldr	r2, [pc, #8]	@ (800d3cc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d3c4:	430b      	orrs	r3, r1
 800d3c6:	6593      	str	r3, [r2, #88]	@ 0x58
 800d3c8:	e006      	b.n	800d3d8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800d3ca:	bf00      	nop
 800d3cc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d3d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d3d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800d3d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d3dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3e0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800d3e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d3e8:	2300      	movs	r3, #0
 800d3ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d3ee:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800d3f2:	460b      	mov	r3, r1
 800d3f4:	4313      	orrs	r3, r2
 800d3f6:	d055      	beq.n	800d4a4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800d3f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d3fc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800d400:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800d404:	d033      	beq.n	800d46e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800d406:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800d40a:	d82c      	bhi.n	800d466 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800d40c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d410:	d02f      	beq.n	800d472 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800d412:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d416:	d826      	bhi.n	800d466 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800d418:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800d41c:	d02b      	beq.n	800d476 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800d41e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800d422:	d820      	bhi.n	800d466 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800d424:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d428:	d012      	beq.n	800d450 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800d42a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d42e:	d81a      	bhi.n	800d466 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800d430:	2b00      	cmp	r3, #0
 800d432:	d022      	beq.n	800d47a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800d434:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d438:	d115      	bne.n	800d466 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d43a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d43e:	3308      	adds	r3, #8
 800d440:	2100      	movs	r1, #0
 800d442:	4618      	mov	r0, r3
 800d444:	f001 fcc0 	bl	800edc8 <RCCEx_PLL2_Config>
 800d448:	4603      	mov	r3, r0
 800d44a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800d44e:	e015      	b.n	800d47c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d450:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d454:	3328      	adds	r3, #40	@ 0x28
 800d456:	2102      	movs	r1, #2
 800d458:	4618      	mov	r0, r3
 800d45a:	f001 fd67 	bl	800ef2c <RCCEx_PLL3_Config>
 800d45e:	4603      	mov	r3, r0
 800d460:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800d464:	e00a      	b.n	800d47c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d466:	2301      	movs	r3, #1
 800d468:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d46c:	e006      	b.n	800d47c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800d46e:	bf00      	nop
 800d470:	e004      	b.n	800d47c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800d472:	bf00      	nop
 800d474:	e002      	b.n	800d47c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800d476:	bf00      	nop
 800d478:	e000      	b.n	800d47c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800d47a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d47c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d480:	2b00      	cmp	r3, #0
 800d482:	d10b      	bne.n	800d49c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800d484:	4ba1      	ldr	r3, [pc, #644]	@ (800d70c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d486:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d488:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800d48c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d490:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800d494:	4a9d      	ldr	r2, [pc, #628]	@ (800d70c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d496:	430b      	orrs	r3, r1
 800d498:	6593      	str	r3, [r2, #88]	@ 0x58
 800d49a:	e003      	b.n	800d4a4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d49c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d4a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800d4a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d4a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4ac:	f002 0308 	and.w	r3, r2, #8
 800d4b0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d4b4:	2300      	movs	r3, #0
 800d4b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d4ba:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800d4be:	460b      	mov	r3, r1
 800d4c0:	4313      	orrs	r3, r2
 800d4c2:	d01e      	beq.n	800d502 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800d4c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d4c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d4cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d4d0:	d10c      	bne.n	800d4ec <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800d4d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d4d6:	3328      	adds	r3, #40	@ 0x28
 800d4d8:	2102      	movs	r1, #2
 800d4da:	4618      	mov	r0, r3
 800d4dc:	f001 fd26 	bl	800ef2c <RCCEx_PLL3_Config>
 800d4e0:	4603      	mov	r3, r0
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	d002      	beq.n	800d4ec <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800d4e6:	2301      	movs	r3, #1
 800d4e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800d4ec:	4b87      	ldr	r3, [pc, #540]	@ (800d70c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d4ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d4f0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800d4f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d4f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d4fc:	4a83      	ldr	r2, [pc, #524]	@ (800d70c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d4fe:	430b      	orrs	r3, r1
 800d500:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800d502:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d50a:	f002 0310 	and.w	r3, r2, #16
 800d50e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d512:	2300      	movs	r3, #0
 800d514:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d518:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800d51c:	460b      	mov	r3, r1
 800d51e:	4313      	orrs	r3, r2
 800d520:	d01e      	beq.n	800d560 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800d522:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d526:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d52a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d52e:	d10c      	bne.n	800d54a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800d530:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d534:	3328      	adds	r3, #40	@ 0x28
 800d536:	2102      	movs	r1, #2
 800d538:	4618      	mov	r0, r3
 800d53a:	f001 fcf7 	bl	800ef2c <RCCEx_PLL3_Config>
 800d53e:	4603      	mov	r3, r0
 800d540:	2b00      	cmp	r3, #0
 800d542:	d002      	beq.n	800d54a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800d544:	2301      	movs	r3, #1
 800d546:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800d54a:	4b70      	ldr	r3, [pc, #448]	@ (800d70c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d54c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d54e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800d552:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d556:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d55a:	4a6c      	ldr	r2, [pc, #432]	@ (800d70c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d55c:	430b      	orrs	r3, r1
 800d55e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800d560:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d564:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d568:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800d56c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d570:	2300      	movs	r3, #0
 800d572:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d576:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800d57a:	460b      	mov	r3, r1
 800d57c:	4313      	orrs	r3, r2
 800d57e:	d03e      	beq.n	800d5fe <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800d580:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d584:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d588:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d58c:	d022      	beq.n	800d5d4 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800d58e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d592:	d81b      	bhi.n	800d5cc <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800d594:	2b00      	cmp	r3, #0
 800d596:	d003      	beq.n	800d5a0 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800d598:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d59c:	d00b      	beq.n	800d5b6 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800d59e:	e015      	b.n	800d5cc <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d5a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d5a4:	3308      	adds	r3, #8
 800d5a6:	2100      	movs	r1, #0
 800d5a8:	4618      	mov	r0, r3
 800d5aa:	f001 fc0d 	bl	800edc8 <RCCEx_PLL2_Config>
 800d5ae:	4603      	mov	r3, r0
 800d5b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800d5b4:	e00f      	b.n	800d5d6 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d5b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d5ba:	3328      	adds	r3, #40	@ 0x28
 800d5bc:	2102      	movs	r1, #2
 800d5be:	4618      	mov	r0, r3
 800d5c0:	f001 fcb4 	bl	800ef2c <RCCEx_PLL3_Config>
 800d5c4:	4603      	mov	r3, r0
 800d5c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800d5ca:	e004      	b.n	800d5d6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d5cc:	2301      	movs	r3, #1
 800d5ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d5d2:	e000      	b.n	800d5d6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800d5d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d5d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	d10b      	bne.n	800d5f6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800d5de:	4b4b      	ldr	r3, [pc, #300]	@ (800d70c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d5e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d5e2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800d5e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d5ea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d5ee:	4a47      	ldr	r2, [pc, #284]	@ (800d70c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d5f0:	430b      	orrs	r3, r1
 800d5f2:	6593      	str	r3, [r2, #88]	@ 0x58
 800d5f4:	e003      	b.n	800d5fe <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d5f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d5fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800d5fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d602:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d606:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800d60a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d60c:	2300      	movs	r3, #0
 800d60e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d610:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800d614:	460b      	mov	r3, r1
 800d616:	4313      	orrs	r3, r2
 800d618:	d03b      	beq.n	800d692 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800d61a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d61e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d622:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800d626:	d01f      	beq.n	800d668 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800d628:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800d62c:	d818      	bhi.n	800d660 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800d62e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d632:	d003      	beq.n	800d63c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800d634:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d638:	d007      	beq.n	800d64a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800d63a:	e011      	b.n	800d660 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d63c:	4b33      	ldr	r3, [pc, #204]	@ (800d70c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d63e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d640:	4a32      	ldr	r2, [pc, #200]	@ (800d70c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d642:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d646:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800d648:	e00f      	b.n	800d66a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d64a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d64e:	3328      	adds	r3, #40	@ 0x28
 800d650:	2101      	movs	r1, #1
 800d652:	4618      	mov	r0, r3
 800d654:	f001 fc6a 	bl	800ef2c <RCCEx_PLL3_Config>
 800d658:	4603      	mov	r3, r0
 800d65a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800d65e:	e004      	b.n	800d66a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d660:	2301      	movs	r3, #1
 800d662:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d666:	e000      	b.n	800d66a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800d668:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d66a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d66e:	2b00      	cmp	r3, #0
 800d670:	d10b      	bne.n	800d68a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800d672:	4b26      	ldr	r3, [pc, #152]	@ (800d70c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d674:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d676:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800d67a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d67e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d682:	4a22      	ldr	r2, [pc, #136]	@ (800d70c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d684:	430b      	orrs	r3, r1
 800d686:	6553      	str	r3, [r2, #84]	@ 0x54
 800d688:	e003      	b.n	800d692 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d68a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d68e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800d692:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d69a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800d69e:	673b      	str	r3, [r7, #112]	@ 0x70
 800d6a0:	2300      	movs	r3, #0
 800d6a2:	677b      	str	r3, [r7, #116]	@ 0x74
 800d6a4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800d6a8:	460b      	mov	r3, r1
 800d6aa:	4313      	orrs	r3, r2
 800d6ac:	d034      	beq.n	800d718 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800d6ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d6b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d003      	beq.n	800d6c0 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800d6b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d6bc:	d007      	beq.n	800d6ce <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800d6be:	e011      	b.n	800d6e4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d6c0:	4b12      	ldr	r3, [pc, #72]	@ (800d70c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d6c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6c4:	4a11      	ldr	r2, [pc, #68]	@ (800d70c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d6c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d6ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800d6cc:	e00e      	b.n	800d6ec <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d6ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d6d2:	3308      	adds	r3, #8
 800d6d4:	2102      	movs	r1, #2
 800d6d6:	4618      	mov	r0, r3
 800d6d8:	f001 fb76 	bl	800edc8 <RCCEx_PLL2_Config>
 800d6dc:	4603      	mov	r3, r0
 800d6de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800d6e2:	e003      	b.n	800d6ec <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800d6e4:	2301      	movs	r3, #1
 800d6e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d6ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d6ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d10d      	bne.n	800d710 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800d6f4:	4b05      	ldr	r3, [pc, #20]	@ (800d70c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d6f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d6f8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d6fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d700:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d702:	4a02      	ldr	r2, [pc, #8]	@ (800d70c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d704:	430b      	orrs	r3, r1
 800d706:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d708:	e006      	b.n	800d718 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800d70a:	bf00      	nop
 800d70c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d710:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d714:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800d718:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d71c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d720:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800d724:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d726:	2300      	movs	r3, #0
 800d728:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d72a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800d72e:	460b      	mov	r3, r1
 800d730:	4313      	orrs	r3, r2
 800d732:	d00c      	beq.n	800d74e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800d734:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d738:	3328      	adds	r3, #40	@ 0x28
 800d73a:	2102      	movs	r1, #2
 800d73c:	4618      	mov	r0, r3
 800d73e:	f001 fbf5 	bl	800ef2c <RCCEx_PLL3_Config>
 800d742:	4603      	mov	r3, r0
 800d744:	2b00      	cmp	r3, #0
 800d746:	d002      	beq.n	800d74e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800d748:	2301      	movs	r3, #1
 800d74a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800d74e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d752:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d756:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800d75a:	663b      	str	r3, [r7, #96]	@ 0x60
 800d75c:	2300      	movs	r3, #0
 800d75e:	667b      	str	r3, [r7, #100]	@ 0x64
 800d760:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800d764:	460b      	mov	r3, r1
 800d766:	4313      	orrs	r3, r2
 800d768:	d038      	beq.n	800d7dc <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800d76a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d76e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d772:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d776:	d018      	beq.n	800d7aa <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800d778:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d77c:	d811      	bhi.n	800d7a2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800d77e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d782:	d014      	beq.n	800d7ae <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800d784:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d788:	d80b      	bhi.n	800d7a2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d011      	beq.n	800d7b2 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800d78e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d792:	d106      	bne.n	800d7a2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d794:	4bc3      	ldr	r3, [pc, #780]	@ (800daa4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d798:	4ac2      	ldr	r2, [pc, #776]	@ (800daa4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d79a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d79e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800d7a0:	e008      	b.n	800d7b4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d7a2:	2301      	movs	r3, #1
 800d7a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d7a8:	e004      	b.n	800d7b4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800d7aa:	bf00      	nop
 800d7ac:	e002      	b.n	800d7b4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800d7ae:	bf00      	nop
 800d7b0:	e000      	b.n	800d7b4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800d7b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d7b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	d10b      	bne.n	800d7d4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800d7bc:	4bb9      	ldr	r3, [pc, #740]	@ (800daa4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d7be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d7c0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800d7c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d7c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d7cc:	4ab5      	ldr	r2, [pc, #724]	@ (800daa4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d7ce:	430b      	orrs	r3, r1
 800d7d0:	6553      	str	r3, [r2, #84]	@ 0x54
 800d7d2:	e003      	b.n	800d7dc <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d7d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d7d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800d7dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d7e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7e4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800d7e8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d7ea:	2300      	movs	r3, #0
 800d7ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d7ee:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800d7f2:	460b      	mov	r3, r1
 800d7f4:	4313      	orrs	r3, r2
 800d7f6:	d009      	beq.n	800d80c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800d7f8:	4baa      	ldr	r3, [pc, #680]	@ (800daa4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d7fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d7fc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800d800:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d804:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d806:	4aa7      	ldr	r2, [pc, #668]	@ (800daa4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d808:	430b      	orrs	r3, r1
 800d80a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800d80c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d810:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d814:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800d818:	653b      	str	r3, [r7, #80]	@ 0x50
 800d81a:	2300      	movs	r3, #0
 800d81c:	657b      	str	r3, [r7, #84]	@ 0x54
 800d81e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800d822:	460b      	mov	r3, r1
 800d824:	4313      	orrs	r3, r2
 800d826:	d00a      	beq.n	800d83e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800d828:	4b9e      	ldr	r3, [pc, #632]	@ (800daa4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d82a:	691b      	ldr	r3, [r3, #16]
 800d82c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800d830:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d834:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800d838:	4a9a      	ldr	r2, [pc, #616]	@ (800daa4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d83a:	430b      	orrs	r3, r1
 800d83c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800d83e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d842:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d846:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800d84a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d84c:	2300      	movs	r3, #0
 800d84e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d850:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800d854:	460b      	mov	r3, r1
 800d856:	4313      	orrs	r3, r2
 800d858:	d009      	beq.n	800d86e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800d85a:	4b92      	ldr	r3, [pc, #584]	@ (800daa4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d85c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d85e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800d862:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d866:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d868:	4a8e      	ldr	r2, [pc, #568]	@ (800daa4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d86a:	430b      	orrs	r3, r1
 800d86c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800d86e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d872:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d876:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800d87a:	643b      	str	r3, [r7, #64]	@ 0x40
 800d87c:	2300      	movs	r3, #0
 800d87e:	647b      	str	r3, [r7, #68]	@ 0x44
 800d880:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800d884:	460b      	mov	r3, r1
 800d886:	4313      	orrs	r3, r2
 800d888:	d00e      	beq.n	800d8a8 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800d88a:	4b86      	ldr	r3, [pc, #536]	@ (800daa4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d88c:	691b      	ldr	r3, [r3, #16]
 800d88e:	4a85      	ldr	r2, [pc, #532]	@ (800daa4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d890:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800d894:	6113      	str	r3, [r2, #16]
 800d896:	4b83      	ldr	r3, [pc, #524]	@ (800daa4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d898:	6919      	ldr	r1, [r3, #16]
 800d89a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d89e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800d8a2:	4a80      	ldr	r2, [pc, #512]	@ (800daa4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d8a4:	430b      	orrs	r3, r1
 800d8a6:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800d8a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d8ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8b0:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800d8b4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d8b6:	2300      	movs	r3, #0
 800d8b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d8ba:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800d8be:	460b      	mov	r3, r1
 800d8c0:	4313      	orrs	r3, r2
 800d8c2:	d009      	beq.n	800d8d8 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800d8c4:	4b77      	ldr	r3, [pc, #476]	@ (800daa4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d8c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d8c8:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800d8cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d8d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d8d2:	4a74      	ldr	r2, [pc, #464]	@ (800daa4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d8d4:	430b      	orrs	r3, r1
 800d8d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800d8d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d8dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8e0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800d8e4:	633b      	str	r3, [r7, #48]	@ 0x30
 800d8e6:	2300      	movs	r3, #0
 800d8e8:	637b      	str	r3, [r7, #52]	@ 0x34
 800d8ea:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800d8ee:	460b      	mov	r3, r1
 800d8f0:	4313      	orrs	r3, r2
 800d8f2:	d00a      	beq.n	800d90a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800d8f4:	4b6b      	ldr	r3, [pc, #428]	@ (800daa4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d8f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d8f8:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800d8fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d900:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d904:	4a67      	ldr	r2, [pc, #412]	@ (800daa4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d906:	430b      	orrs	r3, r1
 800d908:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800d90a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d90e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d912:	2100      	movs	r1, #0
 800d914:	62b9      	str	r1, [r7, #40]	@ 0x28
 800d916:	f003 0301 	and.w	r3, r3, #1
 800d91a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d91c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800d920:	460b      	mov	r3, r1
 800d922:	4313      	orrs	r3, r2
 800d924:	d011      	beq.n	800d94a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d926:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d92a:	3308      	adds	r3, #8
 800d92c:	2100      	movs	r1, #0
 800d92e:	4618      	mov	r0, r3
 800d930:	f001 fa4a 	bl	800edc8 <RCCEx_PLL2_Config>
 800d934:	4603      	mov	r3, r0
 800d936:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800d93a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d93e:	2b00      	cmp	r3, #0
 800d940:	d003      	beq.n	800d94a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d942:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d946:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800d94a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d94e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d952:	2100      	movs	r1, #0
 800d954:	6239      	str	r1, [r7, #32]
 800d956:	f003 0302 	and.w	r3, r3, #2
 800d95a:	627b      	str	r3, [r7, #36]	@ 0x24
 800d95c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800d960:	460b      	mov	r3, r1
 800d962:	4313      	orrs	r3, r2
 800d964:	d011      	beq.n	800d98a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d966:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d96a:	3308      	adds	r3, #8
 800d96c:	2101      	movs	r1, #1
 800d96e:	4618      	mov	r0, r3
 800d970:	f001 fa2a 	bl	800edc8 <RCCEx_PLL2_Config>
 800d974:	4603      	mov	r3, r0
 800d976:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800d97a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d003      	beq.n	800d98a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d982:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d986:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800d98a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d98e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d992:	2100      	movs	r1, #0
 800d994:	61b9      	str	r1, [r7, #24]
 800d996:	f003 0304 	and.w	r3, r3, #4
 800d99a:	61fb      	str	r3, [r7, #28]
 800d99c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800d9a0:	460b      	mov	r3, r1
 800d9a2:	4313      	orrs	r3, r2
 800d9a4:	d011      	beq.n	800d9ca <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d9a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d9aa:	3308      	adds	r3, #8
 800d9ac:	2102      	movs	r1, #2
 800d9ae:	4618      	mov	r0, r3
 800d9b0:	f001 fa0a 	bl	800edc8 <RCCEx_PLL2_Config>
 800d9b4:	4603      	mov	r3, r0
 800d9b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800d9ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	d003      	beq.n	800d9ca <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d9c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d9c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800d9ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d9ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9d2:	2100      	movs	r1, #0
 800d9d4:	6139      	str	r1, [r7, #16]
 800d9d6:	f003 0308 	and.w	r3, r3, #8
 800d9da:	617b      	str	r3, [r7, #20]
 800d9dc:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800d9e0:	460b      	mov	r3, r1
 800d9e2:	4313      	orrs	r3, r2
 800d9e4:	d011      	beq.n	800da0a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d9e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d9ea:	3328      	adds	r3, #40	@ 0x28
 800d9ec:	2100      	movs	r1, #0
 800d9ee:	4618      	mov	r0, r3
 800d9f0:	f001 fa9c 	bl	800ef2c <RCCEx_PLL3_Config>
 800d9f4:	4603      	mov	r3, r0
 800d9f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800d9fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	d003      	beq.n	800da0a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800da02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800da06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800da0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da12:	2100      	movs	r1, #0
 800da14:	60b9      	str	r1, [r7, #8]
 800da16:	f003 0310 	and.w	r3, r3, #16
 800da1a:	60fb      	str	r3, [r7, #12]
 800da1c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800da20:	460b      	mov	r3, r1
 800da22:	4313      	orrs	r3, r2
 800da24:	d011      	beq.n	800da4a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800da26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da2a:	3328      	adds	r3, #40	@ 0x28
 800da2c:	2101      	movs	r1, #1
 800da2e:	4618      	mov	r0, r3
 800da30:	f001 fa7c 	bl	800ef2c <RCCEx_PLL3_Config>
 800da34:	4603      	mov	r3, r0
 800da36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800da3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d003      	beq.n	800da4a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800da42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800da46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800da4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da52:	2100      	movs	r1, #0
 800da54:	6039      	str	r1, [r7, #0]
 800da56:	f003 0320 	and.w	r3, r3, #32
 800da5a:	607b      	str	r3, [r7, #4]
 800da5c:	e9d7 1200 	ldrd	r1, r2, [r7]
 800da60:	460b      	mov	r3, r1
 800da62:	4313      	orrs	r3, r2
 800da64:	d011      	beq.n	800da8a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800da66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da6a:	3328      	adds	r3, #40	@ 0x28
 800da6c:	2102      	movs	r1, #2
 800da6e:	4618      	mov	r0, r3
 800da70:	f001 fa5c 	bl	800ef2c <RCCEx_PLL3_Config>
 800da74:	4603      	mov	r3, r0
 800da76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800da7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800da7e:	2b00      	cmp	r3, #0
 800da80:	d003      	beq.n	800da8a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800da82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800da86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800da8a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d101      	bne.n	800da96 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800da92:	2300      	movs	r3, #0
 800da94:	e000      	b.n	800da98 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800da96:	2301      	movs	r3, #1
}
 800da98:	4618      	mov	r0, r3
 800da9a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800da9e:	46bd      	mov	sp, r7
 800daa0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800daa4:	58024400 	.word	0x58024400

0800daa8 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800daa8:	b580      	push	{r7, lr}
 800daaa:	b090      	sub	sp, #64	@ 0x40
 800daac:	af00      	add	r7, sp, #0
 800daae:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800dab2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dab6:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800daba:	430b      	orrs	r3, r1
 800dabc:	f040 8094 	bne.w	800dbe8 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800dac0:	4b9e      	ldr	r3, [pc, #632]	@ (800dd3c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dac2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dac4:	f003 0307 	and.w	r3, r3, #7
 800dac8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800daca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dacc:	2b04      	cmp	r3, #4
 800dace:	f200 8087 	bhi.w	800dbe0 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800dad2:	a201      	add	r2, pc, #4	@ (adr r2, 800dad8 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800dad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dad8:	0800daed 	.word	0x0800daed
 800dadc:	0800db15 	.word	0x0800db15
 800dae0:	0800db3d 	.word	0x0800db3d
 800dae4:	0800dbd9 	.word	0x0800dbd9
 800dae8:	0800db65 	.word	0x0800db65
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800daec:	4b93      	ldr	r3, [pc, #588]	@ (800dd3c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800daee:	681b      	ldr	r3, [r3, #0]
 800daf0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800daf4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800daf8:	d108      	bne.n	800db0c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800dafa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800dafe:	4618      	mov	r0, r3
 800db00:	f001 f810 	bl	800eb24 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800db04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800db08:	f000 bd45 	b.w	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800db0c:	2300      	movs	r3, #0
 800db0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800db10:	f000 bd41 	b.w	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800db14:	4b89      	ldr	r3, [pc, #548]	@ (800dd3c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800db16:	681b      	ldr	r3, [r3, #0]
 800db18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800db1c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800db20:	d108      	bne.n	800db34 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800db22:	f107 0318 	add.w	r3, r7, #24
 800db26:	4618      	mov	r0, r3
 800db28:	f000 fd54 	bl	800e5d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800db2c:	69bb      	ldr	r3, [r7, #24]
 800db2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800db30:	f000 bd31 	b.w	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800db34:	2300      	movs	r3, #0
 800db36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800db38:	f000 bd2d 	b.w	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800db3c:	4b7f      	ldr	r3, [pc, #508]	@ (800dd3c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800db3e:	681b      	ldr	r3, [r3, #0]
 800db40:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800db44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800db48:	d108      	bne.n	800db5c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800db4a:	f107 030c 	add.w	r3, r7, #12
 800db4e:	4618      	mov	r0, r3
 800db50:	f000 fe94 	bl	800e87c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800db54:	68fb      	ldr	r3, [r7, #12]
 800db56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800db58:	f000 bd1d 	b.w	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800db5c:	2300      	movs	r3, #0
 800db5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800db60:	f000 bd19 	b.w	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800db64:	4b75      	ldr	r3, [pc, #468]	@ (800dd3c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800db66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800db68:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800db6c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800db6e:	4b73      	ldr	r3, [pc, #460]	@ (800dd3c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	f003 0304 	and.w	r3, r3, #4
 800db76:	2b04      	cmp	r3, #4
 800db78:	d10c      	bne.n	800db94 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800db7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	d109      	bne.n	800db94 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800db80:	4b6e      	ldr	r3, [pc, #440]	@ (800dd3c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800db82:	681b      	ldr	r3, [r3, #0]
 800db84:	08db      	lsrs	r3, r3, #3
 800db86:	f003 0303 	and.w	r3, r3, #3
 800db8a:	4a6d      	ldr	r2, [pc, #436]	@ (800dd40 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800db8c:	fa22 f303 	lsr.w	r3, r2, r3
 800db90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800db92:	e01f      	b.n	800dbd4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800db94:	4b69      	ldr	r3, [pc, #420]	@ (800dd3c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800db96:	681b      	ldr	r3, [r3, #0]
 800db98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800db9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dba0:	d106      	bne.n	800dbb0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800dba2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dba4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dba8:	d102      	bne.n	800dbb0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800dbaa:	4b66      	ldr	r3, [pc, #408]	@ (800dd44 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800dbac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dbae:	e011      	b.n	800dbd4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800dbb0:	4b62      	ldr	r3, [pc, #392]	@ (800dd3c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dbb8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dbbc:	d106      	bne.n	800dbcc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800dbbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dbc0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dbc4:	d102      	bne.n	800dbcc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800dbc6:	4b60      	ldr	r3, [pc, #384]	@ (800dd48 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800dbc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dbca:	e003      	b.n	800dbd4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800dbcc:	2300      	movs	r3, #0
 800dbce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800dbd0:	f000 bce1 	b.w	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800dbd4:	f000 bcdf 	b.w	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800dbd8:	4b5c      	ldr	r3, [pc, #368]	@ (800dd4c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800dbda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dbdc:	f000 bcdb 	b.w	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800dbe0:	2300      	movs	r3, #0
 800dbe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dbe4:	f000 bcd7 	b.w	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800dbe8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dbec:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800dbf0:	430b      	orrs	r3, r1
 800dbf2:	f040 80ad 	bne.w	800dd50 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800dbf6:	4b51      	ldr	r3, [pc, #324]	@ (800dd3c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dbf8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dbfa:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800dbfe:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800dc00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dc06:	d056      	beq.n	800dcb6 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800dc08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dc0e:	f200 8090 	bhi.w	800dd32 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800dc12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc14:	2bc0      	cmp	r3, #192	@ 0xc0
 800dc16:	f000 8088 	beq.w	800dd2a <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800dc1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc1c:	2bc0      	cmp	r3, #192	@ 0xc0
 800dc1e:	f200 8088 	bhi.w	800dd32 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800dc22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc24:	2b80      	cmp	r3, #128	@ 0x80
 800dc26:	d032      	beq.n	800dc8e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800dc28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc2a:	2b80      	cmp	r3, #128	@ 0x80
 800dc2c:	f200 8081 	bhi.w	800dd32 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800dc30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	d003      	beq.n	800dc3e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800dc36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc38:	2b40      	cmp	r3, #64	@ 0x40
 800dc3a:	d014      	beq.n	800dc66 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800dc3c:	e079      	b.n	800dd32 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800dc3e:	4b3f      	ldr	r3, [pc, #252]	@ (800dd3c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dc40:	681b      	ldr	r3, [r3, #0]
 800dc42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dc46:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800dc4a:	d108      	bne.n	800dc5e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800dc4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800dc50:	4618      	mov	r0, r3
 800dc52:	f000 ff67 	bl	800eb24 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800dc56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dc5a:	f000 bc9c 	b.w	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dc5e:	2300      	movs	r3, #0
 800dc60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dc62:	f000 bc98 	b.w	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800dc66:	4b35      	ldr	r3, [pc, #212]	@ (800dd3c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800dc6e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800dc72:	d108      	bne.n	800dc86 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dc74:	f107 0318 	add.w	r3, r7, #24
 800dc78:	4618      	mov	r0, r3
 800dc7a:	f000 fcab 	bl	800e5d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800dc7e:	69bb      	ldr	r3, [r7, #24]
 800dc80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dc82:	f000 bc88 	b.w	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dc86:	2300      	movs	r3, #0
 800dc88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dc8a:	f000 bc84 	b.w	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800dc8e:	4b2b      	ldr	r3, [pc, #172]	@ (800dd3c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dc90:	681b      	ldr	r3, [r3, #0]
 800dc92:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800dc96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dc9a:	d108      	bne.n	800dcae <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dc9c:	f107 030c 	add.w	r3, r7, #12
 800dca0:	4618      	mov	r0, r3
 800dca2:	f000 fdeb 	bl	800e87c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dcaa:	f000 bc74 	b.w	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dcae:	2300      	movs	r3, #0
 800dcb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dcb2:	f000 bc70 	b.w	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800dcb6:	4b21      	ldr	r3, [pc, #132]	@ (800dd3c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dcb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dcba:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800dcbe:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800dcc0:	4b1e      	ldr	r3, [pc, #120]	@ (800dd3c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dcc2:	681b      	ldr	r3, [r3, #0]
 800dcc4:	f003 0304 	and.w	r3, r3, #4
 800dcc8:	2b04      	cmp	r3, #4
 800dcca:	d10c      	bne.n	800dce6 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800dccc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	d109      	bne.n	800dce6 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800dcd2:	4b1a      	ldr	r3, [pc, #104]	@ (800dd3c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	08db      	lsrs	r3, r3, #3
 800dcd8:	f003 0303 	and.w	r3, r3, #3
 800dcdc:	4a18      	ldr	r2, [pc, #96]	@ (800dd40 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800dcde:	fa22 f303 	lsr.w	r3, r2, r3
 800dce2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dce4:	e01f      	b.n	800dd26 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800dce6:	4b15      	ldr	r3, [pc, #84]	@ (800dd3c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dce8:	681b      	ldr	r3, [r3, #0]
 800dcea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dcee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dcf2:	d106      	bne.n	800dd02 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800dcf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dcf6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dcfa:	d102      	bne.n	800dd02 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800dcfc:	4b11      	ldr	r3, [pc, #68]	@ (800dd44 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800dcfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dd00:	e011      	b.n	800dd26 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800dd02:	4b0e      	ldr	r3, [pc, #56]	@ (800dd3c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dd0a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dd0e:	d106      	bne.n	800dd1e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800dd10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dd12:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dd16:	d102      	bne.n	800dd1e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800dd18:	4b0b      	ldr	r3, [pc, #44]	@ (800dd48 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800dd1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dd1c:	e003      	b.n	800dd26 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800dd1e:	2300      	movs	r3, #0
 800dd20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800dd22:	f000 bc38 	b.w	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800dd26:	f000 bc36 	b.w	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800dd2a:	4b08      	ldr	r3, [pc, #32]	@ (800dd4c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800dd2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dd2e:	f000 bc32 	b.w	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800dd32:	2300      	movs	r3, #0
 800dd34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dd36:	f000 bc2e 	b.w	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800dd3a:	bf00      	nop
 800dd3c:	58024400 	.word	0x58024400
 800dd40:	03d09000 	.word	0x03d09000
 800dd44:	003d0900 	.word	0x003d0900
 800dd48:	017d7840 	.word	0x017d7840
 800dd4c:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800dd50:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dd54:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800dd58:	430b      	orrs	r3, r1
 800dd5a:	f040 809c 	bne.w	800de96 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800dd5e:	4b9e      	ldr	r3, [pc, #632]	@ (800dfd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800dd60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dd62:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800dd66:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800dd68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd6a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800dd6e:	d054      	beq.n	800de1a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800dd70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd72:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800dd76:	f200 808b 	bhi.w	800de90 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800dd7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd7c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800dd80:	f000 8083 	beq.w	800de8a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800dd84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd86:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800dd8a:	f200 8081 	bhi.w	800de90 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800dd8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd90:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800dd94:	d02f      	beq.n	800ddf6 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800dd96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd98:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800dd9c:	d878      	bhi.n	800de90 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800dd9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	d004      	beq.n	800ddae <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800dda4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dda6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ddaa:	d012      	beq.n	800ddd2 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800ddac:	e070      	b.n	800de90 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ddae:	4b8a      	ldr	r3, [pc, #552]	@ (800dfd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ddb0:	681b      	ldr	r3, [r3, #0]
 800ddb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ddb6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ddba:	d107      	bne.n	800ddcc <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ddbc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ddc0:	4618      	mov	r0, r3
 800ddc2:	f000 feaf 	bl	800eb24 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ddc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ddc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ddca:	e3e4      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ddcc:	2300      	movs	r3, #0
 800ddce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ddd0:	e3e1      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ddd2:	4b81      	ldr	r3, [pc, #516]	@ (800dfd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ddd4:	681b      	ldr	r3, [r3, #0]
 800ddd6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ddda:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ddde:	d107      	bne.n	800ddf0 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dde0:	f107 0318 	add.w	r3, r7, #24
 800dde4:	4618      	mov	r0, r3
 800dde6:	f000 fbf5 	bl	800e5d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ddea:	69bb      	ldr	r3, [r7, #24]
 800ddec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ddee:	e3d2      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ddf0:	2300      	movs	r3, #0
 800ddf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ddf4:	e3cf      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ddf6:	4b78      	ldr	r3, [pc, #480]	@ (800dfd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ddf8:	681b      	ldr	r3, [r3, #0]
 800ddfa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ddfe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800de02:	d107      	bne.n	800de14 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800de04:	f107 030c 	add.w	r3, r7, #12
 800de08:	4618      	mov	r0, r3
 800de0a:	f000 fd37 	bl	800e87c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800de0e:	68fb      	ldr	r3, [r7, #12]
 800de10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800de12:	e3c0      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800de14:	2300      	movs	r3, #0
 800de16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800de18:	e3bd      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800de1a:	4b6f      	ldr	r3, [pc, #444]	@ (800dfd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800de1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800de1e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800de22:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800de24:	4b6c      	ldr	r3, [pc, #432]	@ (800dfd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800de26:	681b      	ldr	r3, [r3, #0]
 800de28:	f003 0304 	and.w	r3, r3, #4
 800de2c:	2b04      	cmp	r3, #4
 800de2e:	d10c      	bne.n	800de4a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800de30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800de32:	2b00      	cmp	r3, #0
 800de34:	d109      	bne.n	800de4a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800de36:	4b68      	ldr	r3, [pc, #416]	@ (800dfd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800de38:	681b      	ldr	r3, [r3, #0]
 800de3a:	08db      	lsrs	r3, r3, #3
 800de3c:	f003 0303 	and.w	r3, r3, #3
 800de40:	4a66      	ldr	r2, [pc, #408]	@ (800dfdc <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800de42:	fa22 f303 	lsr.w	r3, r2, r3
 800de46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800de48:	e01e      	b.n	800de88 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800de4a:	4b63      	ldr	r3, [pc, #396]	@ (800dfd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800de4c:	681b      	ldr	r3, [r3, #0]
 800de4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800de52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800de56:	d106      	bne.n	800de66 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800de58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800de5a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800de5e:	d102      	bne.n	800de66 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800de60:	4b5f      	ldr	r3, [pc, #380]	@ (800dfe0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800de62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800de64:	e010      	b.n	800de88 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800de66:	4b5c      	ldr	r3, [pc, #368]	@ (800dfd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800de6e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800de72:	d106      	bne.n	800de82 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800de74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800de76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800de7a:	d102      	bne.n	800de82 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800de7c:	4b59      	ldr	r3, [pc, #356]	@ (800dfe4 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800de7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800de80:	e002      	b.n	800de88 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800de82:	2300      	movs	r3, #0
 800de84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800de86:	e386      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800de88:	e385      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800de8a:	4b57      	ldr	r3, [pc, #348]	@ (800dfe8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800de8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800de8e:	e382      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800de90:	2300      	movs	r3, #0
 800de92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800de94:	e37f      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800de96:	e9d7 2300 	ldrd	r2, r3, [r7]
 800de9a:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800de9e:	430b      	orrs	r3, r1
 800dea0:	f040 80a7 	bne.w	800dff2 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800dea4:	4b4c      	ldr	r3, [pc, #304]	@ (800dfd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800dea6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dea8:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800deac:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800deae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800deb0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800deb4:	d055      	beq.n	800df62 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800deb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800deb8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800debc:	f200 8096 	bhi.w	800dfec <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800dec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dec2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800dec6:	f000 8084 	beq.w	800dfd2 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800deca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800decc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ded0:	f200 808c 	bhi.w	800dfec <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800ded4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ded6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800deda:	d030      	beq.n	800df3e <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800dedc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dede:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800dee2:	f200 8083 	bhi.w	800dfec <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800dee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d004      	beq.n	800def6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800deec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800deee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800def2:	d012      	beq.n	800df1a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800def4:	e07a      	b.n	800dfec <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800def6:	4b38      	ldr	r3, [pc, #224]	@ (800dfd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800defe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800df02:	d107      	bne.n	800df14 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800df04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800df08:	4618      	mov	r0, r3
 800df0a:	f000 fe0b 	bl	800eb24 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800df0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800df12:	e340      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800df14:	2300      	movs	r3, #0
 800df16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800df18:	e33d      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800df1a:	4b2f      	ldr	r3, [pc, #188]	@ (800dfd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800df1c:	681b      	ldr	r3, [r3, #0]
 800df1e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800df22:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800df26:	d107      	bne.n	800df38 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800df28:	f107 0318 	add.w	r3, r7, #24
 800df2c:	4618      	mov	r0, r3
 800df2e:	f000 fb51 	bl	800e5d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800df32:	69bb      	ldr	r3, [r7, #24]
 800df34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800df36:	e32e      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800df38:	2300      	movs	r3, #0
 800df3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800df3c:	e32b      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800df3e:	4b26      	ldr	r3, [pc, #152]	@ (800dfd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800df40:	681b      	ldr	r3, [r3, #0]
 800df42:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800df46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800df4a:	d107      	bne.n	800df5c <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800df4c:	f107 030c 	add.w	r3, r7, #12
 800df50:	4618      	mov	r0, r3
 800df52:	f000 fc93 	bl	800e87c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800df56:	68fb      	ldr	r3, [r7, #12]
 800df58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800df5a:	e31c      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800df5c:	2300      	movs	r3, #0
 800df5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800df60:	e319      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800df62:	4b1d      	ldr	r3, [pc, #116]	@ (800dfd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800df64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800df66:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800df6a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800df6c:	4b1a      	ldr	r3, [pc, #104]	@ (800dfd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800df6e:	681b      	ldr	r3, [r3, #0]
 800df70:	f003 0304 	and.w	r3, r3, #4
 800df74:	2b04      	cmp	r3, #4
 800df76:	d10c      	bne.n	800df92 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800df78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	d109      	bne.n	800df92 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800df7e:	4b16      	ldr	r3, [pc, #88]	@ (800dfd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800df80:	681b      	ldr	r3, [r3, #0]
 800df82:	08db      	lsrs	r3, r3, #3
 800df84:	f003 0303 	and.w	r3, r3, #3
 800df88:	4a14      	ldr	r2, [pc, #80]	@ (800dfdc <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800df8a:	fa22 f303 	lsr.w	r3, r2, r3
 800df8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800df90:	e01e      	b.n	800dfd0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800df92:	4b11      	ldr	r3, [pc, #68]	@ (800dfd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800df94:	681b      	ldr	r3, [r3, #0]
 800df96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800df9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800df9e:	d106      	bne.n	800dfae <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800dfa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dfa2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dfa6:	d102      	bne.n	800dfae <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800dfa8:	4b0d      	ldr	r3, [pc, #52]	@ (800dfe0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800dfaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dfac:	e010      	b.n	800dfd0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800dfae:	4b0a      	ldr	r3, [pc, #40]	@ (800dfd8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dfb6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dfba:	d106      	bne.n	800dfca <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800dfbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dfbe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dfc2:	d102      	bne.n	800dfca <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800dfc4:	4b07      	ldr	r3, [pc, #28]	@ (800dfe4 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800dfc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dfc8:	e002      	b.n	800dfd0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800dfca:	2300      	movs	r3, #0
 800dfcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800dfce:	e2e2      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800dfd0:	e2e1      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800dfd2:	4b05      	ldr	r3, [pc, #20]	@ (800dfe8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800dfd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dfd6:	e2de      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800dfd8:	58024400 	.word	0x58024400
 800dfdc:	03d09000 	.word	0x03d09000
 800dfe0:	003d0900 	.word	0x003d0900
 800dfe4:	017d7840 	.word	0x017d7840
 800dfe8:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800dfec:	2300      	movs	r3, #0
 800dfee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dff0:	e2d1      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800dff2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dff6:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800dffa:	430b      	orrs	r3, r1
 800dffc:	f040 809c 	bne.w	800e138 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800e000:	4b93      	ldr	r3, [pc, #588]	@ (800e250 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e002:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e004:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800e008:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800e00a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e00c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e010:	d054      	beq.n	800e0bc <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800e012:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e014:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e018:	f200 808b 	bhi.w	800e132 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800e01c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e01e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e022:	f000 8083 	beq.w	800e12c <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800e026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e028:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e02c:	f200 8081 	bhi.w	800e132 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800e030:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e032:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e036:	d02f      	beq.n	800e098 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800e038:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e03a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e03e:	d878      	bhi.n	800e132 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800e040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e042:	2b00      	cmp	r3, #0
 800e044:	d004      	beq.n	800e050 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800e046:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e048:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e04c:	d012      	beq.n	800e074 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800e04e:	e070      	b.n	800e132 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800e050:	4b7f      	ldr	r3, [pc, #508]	@ (800e250 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e052:	681b      	ldr	r3, [r3, #0]
 800e054:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e058:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e05c:	d107      	bne.n	800e06e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800e05e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e062:	4618      	mov	r0, r3
 800e064:	f000 fd5e 	bl	800eb24 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800e068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e06a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e06c:	e293      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e06e:	2300      	movs	r3, #0
 800e070:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e072:	e290      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e074:	4b76      	ldr	r3, [pc, #472]	@ (800e250 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e076:	681b      	ldr	r3, [r3, #0]
 800e078:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e07c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e080:	d107      	bne.n	800e092 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e082:	f107 0318 	add.w	r3, r7, #24
 800e086:	4618      	mov	r0, r3
 800e088:	f000 faa4 	bl	800e5d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800e08c:	69bb      	ldr	r3, [r7, #24]
 800e08e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e090:	e281      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e092:	2300      	movs	r3, #0
 800e094:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e096:	e27e      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800e098:	4b6d      	ldr	r3, [pc, #436]	@ (800e250 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e09a:	681b      	ldr	r3, [r3, #0]
 800e09c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e0a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e0a4:	d107      	bne.n	800e0b6 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e0a6:	f107 030c 	add.w	r3, r7, #12
 800e0aa:	4618      	mov	r0, r3
 800e0ac:	f000 fbe6 	bl	800e87c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800e0b0:	68fb      	ldr	r3, [r7, #12]
 800e0b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e0b4:	e26f      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e0b6:	2300      	movs	r3, #0
 800e0b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e0ba:	e26c      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800e0bc:	4b64      	ldr	r3, [pc, #400]	@ (800e250 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e0be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e0c0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800e0c4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800e0c6:	4b62      	ldr	r3, [pc, #392]	@ (800e250 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e0c8:	681b      	ldr	r3, [r3, #0]
 800e0ca:	f003 0304 	and.w	r3, r3, #4
 800e0ce:	2b04      	cmp	r3, #4
 800e0d0:	d10c      	bne.n	800e0ec <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800e0d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d109      	bne.n	800e0ec <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e0d8:	4b5d      	ldr	r3, [pc, #372]	@ (800e250 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	08db      	lsrs	r3, r3, #3
 800e0de:	f003 0303 	and.w	r3, r3, #3
 800e0e2:	4a5c      	ldr	r2, [pc, #368]	@ (800e254 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800e0e4:	fa22 f303 	lsr.w	r3, r2, r3
 800e0e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e0ea:	e01e      	b.n	800e12a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800e0ec:	4b58      	ldr	r3, [pc, #352]	@ (800e250 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e0ee:	681b      	ldr	r3, [r3, #0]
 800e0f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e0f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e0f8:	d106      	bne.n	800e108 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800e0fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e0fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e100:	d102      	bne.n	800e108 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800e102:	4b55      	ldr	r3, [pc, #340]	@ (800e258 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800e104:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e106:	e010      	b.n	800e12a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800e108:	4b51      	ldr	r3, [pc, #324]	@ (800e250 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e110:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e114:	d106      	bne.n	800e124 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800e116:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e118:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e11c:	d102      	bne.n	800e124 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800e11e:	4b4f      	ldr	r3, [pc, #316]	@ (800e25c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800e120:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e122:	e002      	b.n	800e12a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800e124:	2300      	movs	r3, #0
 800e126:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800e128:	e235      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800e12a:	e234      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800e12c:	4b4c      	ldr	r3, [pc, #304]	@ (800e260 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800e12e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e130:	e231      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800e132:	2300      	movs	r3, #0
 800e134:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e136:	e22e      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800e138:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e13c:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800e140:	430b      	orrs	r3, r1
 800e142:	f040 808f 	bne.w	800e264 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800e146:	4b42      	ldr	r3, [pc, #264]	@ (800e250 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e148:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e14a:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800e14e:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800e150:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e152:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e156:	d06b      	beq.n	800e230 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800e158:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e15a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e15e:	d874      	bhi.n	800e24a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800e160:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e162:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e166:	d056      	beq.n	800e216 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800e168:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e16a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e16e:	d86c      	bhi.n	800e24a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800e170:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e172:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800e176:	d03b      	beq.n	800e1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800e178:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e17a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800e17e:	d864      	bhi.n	800e24a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800e180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e182:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e186:	d021      	beq.n	800e1cc <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800e188:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e18a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e18e:	d85c      	bhi.n	800e24a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800e190:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e192:	2b00      	cmp	r3, #0
 800e194:	d004      	beq.n	800e1a0 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800e196:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e198:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e19c:	d004      	beq.n	800e1a8 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800e19e:	e054      	b.n	800e24a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800e1a0:	f7fe fa4c 	bl	800c63c <HAL_RCC_GetPCLK1Freq>
 800e1a4:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800e1a6:	e1f6      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e1a8:	4b29      	ldr	r3, [pc, #164]	@ (800e250 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e1b0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e1b4:	d107      	bne.n	800e1c6 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e1b6:	f107 0318 	add.w	r3, r7, #24
 800e1ba:	4618      	mov	r0, r3
 800e1bc:	f000 fa0a 	bl	800e5d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800e1c0:	69fb      	ldr	r3, [r7, #28]
 800e1c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e1c4:	e1e7      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e1c6:	2300      	movs	r3, #0
 800e1c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e1ca:	e1e4      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800e1cc:	4b20      	ldr	r3, [pc, #128]	@ (800e250 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e1d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e1d8:	d107      	bne.n	800e1ea <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e1da:	f107 030c 	add.w	r3, r7, #12
 800e1de:	4618      	mov	r0, r3
 800e1e0:	f000 fb4c 	bl	800e87c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800e1e4:	693b      	ldr	r3, [r7, #16]
 800e1e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e1e8:	e1d5      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e1ea:	2300      	movs	r3, #0
 800e1ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e1ee:	e1d2      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e1f0:	4b17      	ldr	r3, [pc, #92]	@ (800e250 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e1f2:	681b      	ldr	r3, [r3, #0]
 800e1f4:	f003 0304 	and.w	r3, r3, #4
 800e1f8:	2b04      	cmp	r3, #4
 800e1fa:	d109      	bne.n	800e210 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e1fc:	4b14      	ldr	r3, [pc, #80]	@ (800e250 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e1fe:	681b      	ldr	r3, [r3, #0]
 800e200:	08db      	lsrs	r3, r3, #3
 800e202:	f003 0303 	and.w	r3, r3, #3
 800e206:	4a13      	ldr	r2, [pc, #76]	@ (800e254 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800e208:	fa22 f303 	lsr.w	r3, r2, r3
 800e20c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e20e:	e1c2      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e210:	2300      	movs	r3, #0
 800e212:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e214:	e1bf      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800e216:	4b0e      	ldr	r3, [pc, #56]	@ (800e250 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e218:	681b      	ldr	r3, [r3, #0]
 800e21a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e21e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e222:	d102      	bne.n	800e22a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800e224:	4b0c      	ldr	r3, [pc, #48]	@ (800e258 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800e226:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e228:	e1b5      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e22a:	2300      	movs	r3, #0
 800e22c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e22e:	e1b2      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800e230:	4b07      	ldr	r3, [pc, #28]	@ (800e250 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e232:	681b      	ldr	r3, [r3, #0]
 800e234:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e238:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e23c:	d102      	bne.n	800e244 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800e23e:	4b07      	ldr	r3, [pc, #28]	@ (800e25c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800e240:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e242:	e1a8      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e244:	2300      	movs	r3, #0
 800e246:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e248:	e1a5      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800e24a:	2300      	movs	r3, #0
 800e24c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e24e:	e1a2      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800e250:	58024400 	.word	0x58024400
 800e254:	03d09000 	.word	0x03d09000
 800e258:	003d0900 	.word	0x003d0900
 800e25c:	017d7840 	.word	0x017d7840
 800e260:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800e264:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e268:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800e26c:	430b      	orrs	r3, r1
 800e26e:	d173      	bne.n	800e358 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800e270:	4b9c      	ldr	r3, [pc, #624]	@ (800e4e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e272:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e274:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800e278:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800e27a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e27c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e280:	d02f      	beq.n	800e2e2 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800e282:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e284:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e288:	d863      	bhi.n	800e352 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800e28a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	d004      	beq.n	800e29a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800e290:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e292:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e296:	d012      	beq.n	800e2be <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800e298:	e05b      	b.n	800e352 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e29a:	4b92      	ldr	r3, [pc, #584]	@ (800e4e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e29c:	681b      	ldr	r3, [r3, #0]
 800e29e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e2a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e2a6:	d107      	bne.n	800e2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e2a8:	f107 0318 	add.w	r3, r7, #24
 800e2ac:	4618      	mov	r0, r3
 800e2ae:	f000 f991 	bl	800e5d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800e2b2:	69bb      	ldr	r3, [r7, #24]
 800e2b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e2b6:	e16e      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e2b8:	2300      	movs	r3, #0
 800e2ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e2bc:	e16b      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800e2be:	4b89      	ldr	r3, [pc, #548]	@ (800e4e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e2c0:	681b      	ldr	r3, [r3, #0]
 800e2c2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e2c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e2ca:	d107      	bne.n	800e2dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e2cc:	f107 030c 	add.w	r3, r7, #12
 800e2d0:	4618      	mov	r0, r3
 800e2d2:	f000 fad3 	bl	800e87c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800e2d6:	697b      	ldr	r3, [r7, #20]
 800e2d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e2da:	e15c      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e2dc:	2300      	movs	r3, #0
 800e2de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e2e0:	e159      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800e2e2:	4b80      	ldr	r3, [pc, #512]	@ (800e4e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e2e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e2e6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800e2ea:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800e2ec:	4b7d      	ldr	r3, [pc, #500]	@ (800e4e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e2ee:	681b      	ldr	r3, [r3, #0]
 800e2f0:	f003 0304 	and.w	r3, r3, #4
 800e2f4:	2b04      	cmp	r3, #4
 800e2f6:	d10c      	bne.n	800e312 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800e2f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	d109      	bne.n	800e312 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e2fe:	4b79      	ldr	r3, [pc, #484]	@ (800e4e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e300:	681b      	ldr	r3, [r3, #0]
 800e302:	08db      	lsrs	r3, r3, #3
 800e304:	f003 0303 	and.w	r3, r3, #3
 800e308:	4a77      	ldr	r2, [pc, #476]	@ (800e4e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800e30a:	fa22 f303 	lsr.w	r3, r2, r3
 800e30e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e310:	e01e      	b.n	800e350 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800e312:	4b74      	ldr	r3, [pc, #464]	@ (800e4e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e314:	681b      	ldr	r3, [r3, #0]
 800e316:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e31a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e31e:	d106      	bne.n	800e32e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800e320:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e322:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e326:	d102      	bne.n	800e32e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800e328:	4b70      	ldr	r3, [pc, #448]	@ (800e4ec <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800e32a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e32c:	e010      	b.n	800e350 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800e32e:	4b6d      	ldr	r3, [pc, #436]	@ (800e4e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e336:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e33a:	d106      	bne.n	800e34a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800e33c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e33e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e342:	d102      	bne.n	800e34a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800e344:	4b6a      	ldr	r3, [pc, #424]	@ (800e4f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800e346:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e348:	e002      	b.n	800e350 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800e34a:	2300      	movs	r3, #0
 800e34c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800e34e:	e122      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800e350:	e121      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800e352:	2300      	movs	r3, #0
 800e354:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e356:	e11e      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800e358:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e35c:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800e360:	430b      	orrs	r3, r1
 800e362:	d133      	bne.n	800e3cc <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800e364:	4b5f      	ldr	r3, [pc, #380]	@ (800e4e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e366:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e368:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e36c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800e36e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e370:	2b00      	cmp	r3, #0
 800e372:	d004      	beq.n	800e37e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800e374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e376:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e37a:	d012      	beq.n	800e3a2 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800e37c:	e023      	b.n	800e3c6 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800e37e:	4b59      	ldr	r3, [pc, #356]	@ (800e4e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e386:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e38a:	d107      	bne.n	800e39c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800e38c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e390:	4618      	mov	r0, r3
 800e392:	f000 fbc7 	bl	800eb24 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800e396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e398:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e39a:	e0fc      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e39c:	2300      	movs	r3, #0
 800e39e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e3a0:	e0f9      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e3a2:	4b50      	ldr	r3, [pc, #320]	@ (800e4e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e3a4:	681b      	ldr	r3, [r3, #0]
 800e3a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e3aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e3ae:	d107      	bne.n	800e3c0 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e3b0:	f107 0318 	add.w	r3, r7, #24
 800e3b4:	4618      	mov	r0, r3
 800e3b6:	f000 f90d 	bl	800e5d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800e3ba:	6a3b      	ldr	r3, [r7, #32]
 800e3bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e3be:	e0ea      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e3c0:	2300      	movs	r3, #0
 800e3c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e3c4:	e0e7      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800e3c6:	2300      	movs	r3, #0
 800e3c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e3ca:	e0e4      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800e3cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e3d0:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800e3d4:	430b      	orrs	r3, r1
 800e3d6:	f040 808d 	bne.w	800e4f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800e3da:	4b42      	ldr	r3, [pc, #264]	@ (800e4e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e3dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e3de:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800e3e2:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800e3e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e3ea:	d06b      	beq.n	800e4c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800e3ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e3f2:	d874      	bhi.n	800e4de <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800e3f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e3fa:	d056      	beq.n	800e4aa <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800e3fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e402:	d86c      	bhi.n	800e4de <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800e404:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e406:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e40a:	d03b      	beq.n	800e484 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800e40c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e40e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e412:	d864      	bhi.n	800e4de <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800e414:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e416:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e41a:	d021      	beq.n	800e460 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800e41c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e41e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e422:	d85c      	bhi.n	800e4de <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800e424:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e426:	2b00      	cmp	r3, #0
 800e428:	d004      	beq.n	800e434 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800e42a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e42c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e430:	d004      	beq.n	800e43c <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800e432:	e054      	b.n	800e4de <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800e434:	f000 f8b8 	bl	800e5a8 <HAL_RCCEx_GetD3PCLK1Freq>
 800e438:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800e43a:	e0ac      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e43c:	4b29      	ldr	r3, [pc, #164]	@ (800e4e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e43e:	681b      	ldr	r3, [r3, #0]
 800e440:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e444:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e448:	d107      	bne.n	800e45a <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e44a:	f107 0318 	add.w	r3, r7, #24
 800e44e:	4618      	mov	r0, r3
 800e450:	f000 f8c0 	bl	800e5d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800e454:	69fb      	ldr	r3, [r7, #28]
 800e456:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e458:	e09d      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e45a:	2300      	movs	r3, #0
 800e45c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e45e:	e09a      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800e460:	4b20      	ldr	r3, [pc, #128]	@ (800e4e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e468:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e46c:	d107      	bne.n	800e47e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e46e:	f107 030c 	add.w	r3, r7, #12
 800e472:	4618      	mov	r0, r3
 800e474:	f000 fa02 	bl	800e87c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800e478:	693b      	ldr	r3, [r7, #16]
 800e47a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e47c:	e08b      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e47e:	2300      	movs	r3, #0
 800e480:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e482:	e088      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e484:	4b17      	ldr	r3, [pc, #92]	@ (800e4e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e486:	681b      	ldr	r3, [r3, #0]
 800e488:	f003 0304 	and.w	r3, r3, #4
 800e48c:	2b04      	cmp	r3, #4
 800e48e:	d109      	bne.n	800e4a4 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e490:	4b14      	ldr	r3, [pc, #80]	@ (800e4e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e492:	681b      	ldr	r3, [r3, #0]
 800e494:	08db      	lsrs	r3, r3, #3
 800e496:	f003 0303 	and.w	r3, r3, #3
 800e49a:	4a13      	ldr	r2, [pc, #76]	@ (800e4e8 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800e49c:	fa22 f303 	lsr.w	r3, r2, r3
 800e4a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e4a2:	e078      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e4a4:	2300      	movs	r3, #0
 800e4a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e4a8:	e075      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800e4aa:	4b0e      	ldr	r3, [pc, #56]	@ (800e4e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e4ac:	681b      	ldr	r3, [r3, #0]
 800e4ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e4b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e4b6:	d102      	bne.n	800e4be <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800e4b8:	4b0c      	ldr	r3, [pc, #48]	@ (800e4ec <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800e4ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e4bc:	e06b      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e4be:	2300      	movs	r3, #0
 800e4c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e4c2:	e068      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800e4c4:	4b07      	ldr	r3, [pc, #28]	@ (800e4e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e4c6:	681b      	ldr	r3, [r3, #0]
 800e4c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e4cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e4d0:	d102      	bne.n	800e4d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800e4d2:	4b07      	ldr	r3, [pc, #28]	@ (800e4f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800e4d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e4d6:	e05e      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e4d8:	2300      	movs	r3, #0
 800e4da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e4dc:	e05b      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800e4de:	2300      	movs	r3, #0
 800e4e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e4e2:	e058      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800e4e4:	58024400 	.word	0x58024400
 800e4e8:	03d09000 	.word	0x03d09000
 800e4ec:	003d0900 	.word	0x003d0900
 800e4f0:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800e4f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e4f8:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800e4fc:	430b      	orrs	r3, r1
 800e4fe:	d148      	bne.n	800e592 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800e500:	4b27      	ldr	r3, [pc, #156]	@ (800e5a0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e502:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e504:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800e508:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800e50a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e50c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e510:	d02a      	beq.n	800e568 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800e512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e514:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e518:	d838      	bhi.n	800e58c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800e51a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	d004      	beq.n	800e52a <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800e520:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e522:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e526:	d00d      	beq.n	800e544 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800e528:	e030      	b.n	800e58c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800e52a:	4b1d      	ldr	r3, [pc, #116]	@ (800e5a0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e52c:	681b      	ldr	r3, [r3, #0]
 800e52e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e532:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e536:	d102      	bne.n	800e53e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800e538:	4b1a      	ldr	r3, [pc, #104]	@ (800e5a4 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800e53a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e53c:	e02b      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e53e:	2300      	movs	r3, #0
 800e540:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e542:	e028      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800e544:	4b16      	ldr	r3, [pc, #88]	@ (800e5a0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e54c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e550:	d107      	bne.n	800e562 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800e552:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e556:	4618      	mov	r0, r3
 800e558:	f000 fae4 	bl	800eb24 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800e55c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e55e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e560:	e019      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e562:	2300      	movs	r3, #0
 800e564:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e566:	e016      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e568:	4b0d      	ldr	r3, [pc, #52]	@ (800e5a0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e56a:	681b      	ldr	r3, [r3, #0]
 800e56c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e570:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e574:	d107      	bne.n	800e586 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e576:	f107 0318 	add.w	r3, r7, #24
 800e57a:	4618      	mov	r0, r3
 800e57c:	f000 f82a 	bl	800e5d4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800e580:	69fb      	ldr	r3, [r7, #28]
 800e582:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e584:	e007      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e586:	2300      	movs	r3, #0
 800e588:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e58a:	e004      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800e58c:	2300      	movs	r3, #0
 800e58e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e590:	e001      	b.n	800e596 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800e592:	2300      	movs	r3, #0
 800e594:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800e596:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800e598:	4618      	mov	r0, r3
 800e59a:	3740      	adds	r7, #64	@ 0x40
 800e59c:	46bd      	mov	sp, r7
 800e59e:	bd80      	pop	{r7, pc}
 800e5a0:	58024400 	.word	0x58024400
 800e5a4:	017d7840 	.word	0x017d7840

0800e5a8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800e5a8:	b580      	push	{r7, lr}
 800e5aa:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800e5ac:	f7fe f816 	bl	800c5dc <HAL_RCC_GetHCLKFreq>
 800e5b0:	4602      	mov	r2, r0
 800e5b2:	4b06      	ldr	r3, [pc, #24]	@ (800e5cc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800e5b4:	6a1b      	ldr	r3, [r3, #32]
 800e5b6:	091b      	lsrs	r3, r3, #4
 800e5b8:	f003 0307 	and.w	r3, r3, #7
 800e5bc:	4904      	ldr	r1, [pc, #16]	@ (800e5d0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800e5be:	5ccb      	ldrb	r3, [r1, r3]
 800e5c0:	f003 031f 	and.w	r3, r3, #31
 800e5c4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800e5c8:	4618      	mov	r0, r3
 800e5ca:	bd80      	pop	{r7, pc}
 800e5cc:	58024400 	.word	0x58024400
 800e5d0:	08017858 	.word	0x08017858

0800e5d4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800e5d4:	b480      	push	{r7}
 800e5d6:	b089      	sub	sp, #36	@ 0x24
 800e5d8:	af00      	add	r7, sp, #0
 800e5da:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800e5dc:	4ba1      	ldr	r3, [pc, #644]	@ (800e864 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e5de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e5e0:	f003 0303 	and.w	r3, r3, #3
 800e5e4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800e5e6:	4b9f      	ldr	r3, [pc, #636]	@ (800e864 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e5e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e5ea:	0b1b      	lsrs	r3, r3, #12
 800e5ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e5f0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800e5f2:	4b9c      	ldr	r3, [pc, #624]	@ (800e864 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e5f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e5f6:	091b      	lsrs	r3, r3, #4
 800e5f8:	f003 0301 	and.w	r3, r3, #1
 800e5fc:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800e5fe:	4b99      	ldr	r3, [pc, #612]	@ (800e864 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e600:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e602:	08db      	lsrs	r3, r3, #3
 800e604:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e608:	693a      	ldr	r2, [r7, #16]
 800e60a:	fb02 f303 	mul.w	r3, r2, r3
 800e60e:	ee07 3a90 	vmov	s15, r3
 800e612:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e616:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800e61a:	697b      	ldr	r3, [r7, #20]
 800e61c:	2b00      	cmp	r3, #0
 800e61e:	f000 8111 	beq.w	800e844 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800e622:	69bb      	ldr	r3, [r7, #24]
 800e624:	2b02      	cmp	r3, #2
 800e626:	f000 8083 	beq.w	800e730 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800e62a:	69bb      	ldr	r3, [r7, #24]
 800e62c:	2b02      	cmp	r3, #2
 800e62e:	f200 80a1 	bhi.w	800e774 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800e632:	69bb      	ldr	r3, [r7, #24]
 800e634:	2b00      	cmp	r3, #0
 800e636:	d003      	beq.n	800e640 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800e638:	69bb      	ldr	r3, [r7, #24]
 800e63a:	2b01      	cmp	r3, #1
 800e63c:	d056      	beq.n	800e6ec <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800e63e:	e099      	b.n	800e774 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e640:	4b88      	ldr	r3, [pc, #544]	@ (800e864 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e642:	681b      	ldr	r3, [r3, #0]
 800e644:	f003 0320 	and.w	r3, r3, #32
 800e648:	2b00      	cmp	r3, #0
 800e64a:	d02d      	beq.n	800e6a8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e64c:	4b85      	ldr	r3, [pc, #532]	@ (800e864 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e64e:	681b      	ldr	r3, [r3, #0]
 800e650:	08db      	lsrs	r3, r3, #3
 800e652:	f003 0303 	and.w	r3, r3, #3
 800e656:	4a84      	ldr	r2, [pc, #528]	@ (800e868 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800e658:	fa22 f303 	lsr.w	r3, r2, r3
 800e65c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e65e:	68bb      	ldr	r3, [r7, #8]
 800e660:	ee07 3a90 	vmov	s15, r3
 800e664:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e668:	697b      	ldr	r3, [r7, #20]
 800e66a:	ee07 3a90 	vmov	s15, r3
 800e66e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e672:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e676:	4b7b      	ldr	r3, [pc, #492]	@ (800e864 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e678:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e67a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e67e:	ee07 3a90 	vmov	s15, r3
 800e682:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e686:	ed97 6a03 	vldr	s12, [r7, #12]
 800e68a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800e86c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e68e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e692:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e696:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e69a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e69e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e6a2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800e6a6:	e087      	b.n	800e7b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e6a8:	697b      	ldr	r3, [r7, #20]
 800e6aa:	ee07 3a90 	vmov	s15, r3
 800e6ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e6b2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800e870 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800e6b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e6ba:	4b6a      	ldr	r3, [pc, #424]	@ (800e864 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e6bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e6be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e6c2:	ee07 3a90 	vmov	s15, r3
 800e6c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e6ca:	ed97 6a03 	vldr	s12, [r7, #12]
 800e6ce:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800e86c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e6d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e6d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e6da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e6de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e6e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e6e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e6ea:	e065      	b.n	800e7b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e6ec:	697b      	ldr	r3, [r7, #20]
 800e6ee:	ee07 3a90 	vmov	s15, r3
 800e6f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e6f6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800e874 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800e6fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e6fe:	4b59      	ldr	r3, [pc, #356]	@ (800e864 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e700:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e702:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e706:	ee07 3a90 	vmov	s15, r3
 800e70a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e70e:	ed97 6a03 	vldr	s12, [r7, #12]
 800e712:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800e86c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e716:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e71a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e71e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e722:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e726:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e72a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e72e:	e043      	b.n	800e7b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e730:	697b      	ldr	r3, [r7, #20]
 800e732:	ee07 3a90 	vmov	s15, r3
 800e736:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e73a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800e878 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800e73e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e742:	4b48      	ldr	r3, [pc, #288]	@ (800e864 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e744:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e746:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e74a:	ee07 3a90 	vmov	s15, r3
 800e74e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e752:	ed97 6a03 	vldr	s12, [r7, #12]
 800e756:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800e86c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e75a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e75e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e762:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e766:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e76a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e76e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e772:	e021      	b.n	800e7b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e774:	697b      	ldr	r3, [r7, #20]
 800e776:	ee07 3a90 	vmov	s15, r3
 800e77a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e77e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800e874 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800e782:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e786:	4b37      	ldr	r3, [pc, #220]	@ (800e864 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e788:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e78a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e78e:	ee07 3a90 	vmov	s15, r3
 800e792:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e796:	ed97 6a03 	vldr	s12, [r7, #12]
 800e79a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800e86c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e79e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e7a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e7a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e7aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e7ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e7b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e7b6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800e7b8:	4b2a      	ldr	r3, [pc, #168]	@ (800e864 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e7ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e7bc:	0a5b      	lsrs	r3, r3, #9
 800e7be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e7c2:	ee07 3a90 	vmov	s15, r3
 800e7c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e7ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e7ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e7d2:	edd7 6a07 	vldr	s13, [r7, #28]
 800e7d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e7da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e7de:	ee17 2a90 	vmov	r2, s15
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800e7e6:	4b1f      	ldr	r3, [pc, #124]	@ (800e864 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e7e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e7ea:	0c1b      	lsrs	r3, r3, #16
 800e7ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e7f0:	ee07 3a90 	vmov	s15, r3
 800e7f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e7f8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e7fc:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e800:	edd7 6a07 	vldr	s13, [r7, #28]
 800e804:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e808:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e80c:	ee17 2a90 	vmov	r2, s15
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800e814:	4b13      	ldr	r3, [pc, #76]	@ (800e864 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e818:	0e1b      	lsrs	r3, r3, #24
 800e81a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e81e:	ee07 3a90 	vmov	s15, r3
 800e822:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e826:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e82a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e82e:	edd7 6a07 	vldr	s13, [r7, #28]
 800e832:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e836:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e83a:	ee17 2a90 	vmov	r2, s15
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800e842:	e008      	b.n	800e856 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	2200      	movs	r2, #0
 800e848:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	2200      	movs	r2, #0
 800e84e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	2200      	movs	r2, #0
 800e854:	609a      	str	r2, [r3, #8]
}
 800e856:	bf00      	nop
 800e858:	3724      	adds	r7, #36	@ 0x24
 800e85a:	46bd      	mov	sp, r7
 800e85c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e860:	4770      	bx	lr
 800e862:	bf00      	nop
 800e864:	58024400 	.word	0x58024400
 800e868:	03d09000 	.word	0x03d09000
 800e86c:	46000000 	.word	0x46000000
 800e870:	4c742400 	.word	0x4c742400
 800e874:	4a742400 	.word	0x4a742400
 800e878:	4bbebc20 	.word	0x4bbebc20

0800e87c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800e87c:	b480      	push	{r7}
 800e87e:	b089      	sub	sp, #36	@ 0x24
 800e880:	af00      	add	r7, sp, #0
 800e882:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800e884:	4ba1      	ldr	r3, [pc, #644]	@ (800eb0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e886:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e888:	f003 0303 	and.w	r3, r3, #3
 800e88c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800e88e:	4b9f      	ldr	r3, [pc, #636]	@ (800eb0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e890:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e892:	0d1b      	lsrs	r3, r3, #20
 800e894:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e898:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800e89a:	4b9c      	ldr	r3, [pc, #624]	@ (800eb0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e89c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e89e:	0a1b      	lsrs	r3, r3, #8
 800e8a0:	f003 0301 	and.w	r3, r3, #1
 800e8a4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800e8a6:	4b99      	ldr	r3, [pc, #612]	@ (800eb0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e8a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e8aa:	08db      	lsrs	r3, r3, #3
 800e8ac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e8b0:	693a      	ldr	r2, [r7, #16]
 800e8b2:	fb02 f303 	mul.w	r3, r2, r3
 800e8b6:	ee07 3a90 	vmov	s15, r3
 800e8ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e8be:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800e8c2:	697b      	ldr	r3, [r7, #20]
 800e8c4:	2b00      	cmp	r3, #0
 800e8c6:	f000 8111 	beq.w	800eaec <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800e8ca:	69bb      	ldr	r3, [r7, #24]
 800e8cc:	2b02      	cmp	r3, #2
 800e8ce:	f000 8083 	beq.w	800e9d8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800e8d2:	69bb      	ldr	r3, [r7, #24]
 800e8d4:	2b02      	cmp	r3, #2
 800e8d6:	f200 80a1 	bhi.w	800ea1c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800e8da:	69bb      	ldr	r3, [r7, #24]
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	d003      	beq.n	800e8e8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800e8e0:	69bb      	ldr	r3, [r7, #24]
 800e8e2:	2b01      	cmp	r3, #1
 800e8e4:	d056      	beq.n	800e994 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800e8e6:	e099      	b.n	800ea1c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e8e8:	4b88      	ldr	r3, [pc, #544]	@ (800eb0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	f003 0320 	and.w	r3, r3, #32
 800e8f0:	2b00      	cmp	r3, #0
 800e8f2:	d02d      	beq.n	800e950 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e8f4:	4b85      	ldr	r3, [pc, #532]	@ (800eb0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e8f6:	681b      	ldr	r3, [r3, #0]
 800e8f8:	08db      	lsrs	r3, r3, #3
 800e8fa:	f003 0303 	and.w	r3, r3, #3
 800e8fe:	4a84      	ldr	r2, [pc, #528]	@ (800eb10 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800e900:	fa22 f303 	lsr.w	r3, r2, r3
 800e904:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e906:	68bb      	ldr	r3, [r7, #8]
 800e908:	ee07 3a90 	vmov	s15, r3
 800e90c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e910:	697b      	ldr	r3, [r7, #20]
 800e912:	ee07 3a90 	vmov	s15, r3
 800e916:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e91a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e91e:	4b7b      	ldr	r3, [pc, #492]	@ (800eb0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e922:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e926:	ee07 3a90 	vmov	s15, r3
 800e92a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e92e:	ed97 6a03 	vldr	s12, [r7, #12]
 800e932:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800eb14 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e936:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e93a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e93e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e942:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e946:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e94a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800e94e:	e087      	b.n	800ea60 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e950:	697b      	ldr	r3, [r7, #20]
 800e952:	ee07 3a90 	vmov	s15, r3
 800e956:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e95a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800eb18 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800e95e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e962:	4b6a      	ldr	r3, [pc, #424]	@ (800eb0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e966:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e96a:	ee07 3a90 	vmov	s15, r3
 800e96e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e972:	ed97 6a03 	vldr	s12, [r7, #12]
 800e976:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800eb14 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e97a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e97e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e982:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e986:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e98a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e98e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e992:	e065      	b.n	800ea60 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e994:	697b      	ldr	r3, [r7, #20]
 800e996:	ee07 3a90 	vmov	s15, r3
 800e99a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e99e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800eb1c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800e9a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e9a6:	4b59      	ldr	r3, [pc, #356]	@ (800eb0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e9a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e9aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e9ae:	ee07 3a90 	vmov	s15, r3
 800e9b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e9b6:	ed97 6a03 	vldr	s12, [r7, #12]
 800e9ba:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800eb14 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e9be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e9c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e9c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e9ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e9ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e9d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e9d6:	e043      	b.n	800ea60 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e9d8:	697b      	ldr	r3, [r7, #20]
 800e9da:	ee07 3a90 	vmov	s15, r3
 800e9de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e9e2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800eb20 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800e9e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e9ea:	4b48      	ldr	r3, [pc, #288]	@ (800eb0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e9ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e9ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e9f2:	ee07 3a90 	vmov	s15, r3
 800e9f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e9fa:	ed97 6a03 	vldr	s12, [r7, #12]
 800e9fe:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800eb14 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ea02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ea06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ea0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ea0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ea12:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ea16:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ea1a:	e021      	b.n	800ea60 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ea1c:	697b      	ldr	r3, [r7, #20]
 800ea1e:	ee07 3a90 	vmov	s15, r3
 800ea22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ea26:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800eb1c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800ea2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ea2e:	4b37      	ldr	r3, [pc, #220]	@ (800eb0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ea30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ea32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ea36:	ee07 3a90 	vmov	s15, r3
 800ea3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ea3e:	ed97 6a03 	vldr	s12, [r7, #12]
 800ea42:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800eb14 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ea46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ea4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ea4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ea52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ea56:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ea5a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ea5e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800ea60:	4b2a      	ldr	r3, [pc, #168]	@ (800eb0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ea62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ea64:	0a5b      	lsrs	r3, r3, #9
 800ea66:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ea6a:	ee07 3a90 	vmov	s15, r3
 800ea6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ea72:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ea76:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ea7a:	edd7 6a07 	vldr	s13, [r7, #28]
 800ea7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ea82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ea86:	ee17 2a90 	vmov	r2, s15
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800ea8e:	4b1f      	ldr	r3, [pc, #124]	@ (800eb0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ea90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ea92:	0c1b      	lsrs	r3, r3, #16
 800ea94:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ea98:	ee07 3a90 	vmov	s15, r3
 800ea9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eaa0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800eaa4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800eaa8:	edd7 6a07 	vldr	s13, [r7, #28]
 800eaac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800eab0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800eab4:	ee17 2a90 	vmov	r2, s15
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800eabc:	4b13      	ldr	r3, [pc, #76]	@ (800eb0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800eabe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eac0:	0e1b      	lsrs	r3, r3, #24
 800eac2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800eac6:	ee07 3a90 	vmov	s15, r3
 800eaca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eace:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ead2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ead6:	edd7 6a07 	vldr	s13, [r7, #28]
 800eada:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800eade:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800eae2:	ee17 2a90 	vmov	r2, s15
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800eaea:	e008      	b.n	800eafe <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	2200      	movs	r2, #0
 800eaf0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	2200      	movs	r2, #0
 800eaf6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	2200      	movs	r2, #0
 800eafc:	609a      	str	r2, [r3, #8]
}
 800eafe:	bf00      	nop
 800eb00:	3724      	adds	r7, #36	@ 0x24
 800eb02:	46bd      	mov	sp, r7
 800eb04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb08:	4770      	bx	lr
 800eb0a:	bf00      	nop
 800eb0c:	58024400 	.word	0x58024400
 800eb10:	03d09000 	.word	0x03d09000
 800eb14:	46000000 	.word	0x46000000
 800eb18:	4c742400 	.word	0x4c742400
 800eb1c:	4a742400 	.word	0x4a742400
 800eb20:	4bbebc20 	.word	0x4bbebc20

0800eb24 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800eb24:	b480      	push	{r7}
 800eb26:	b089      	sub	sp, #36	@ 0x24
 800eb28:	af00      	add	r7, sp, #0
 800eb2a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800eb2c:	4ba0      	ldr	r3, [pc, #640]	@ (800edb0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800eb2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eb30:	f003 0303 	and.w	r3, r3, #3
 800eb34:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800eb36:	4b9e      	ldr	r3, [pc, #632]	@ (800edb0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800eb38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eb3a:	091b      	lsrs	r3, r3, #4
 800eb3c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800eb40:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800eb42:	4b9b      	ldr	r3, [pc, #620]	@ (800edb0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800eb44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb46:	f003 0301 	and.w	r3, r3, #1
 800eb4a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800eb4c:	4b98      	ldr	r3, [pc, #608]	@ (800edb0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800eb4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800eb50:	08db      	lsrs	r3, r3, #3
 800eb52:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800eb56:	693a      	ldr	r2, [r7, #16]
 800eb58:	fb02 f303 	mul.w	r3, r2, r3
 800eb5c:	ee07 3a90 	vmov	s15, r3
 800eb60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eb64:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800eb68:	697b      	ldr	r3, [r7, #20]
 800eb6a:	2b00      	cmp	r3, #0
 800eb6c:	f000 8111 	beq.w	800ed92 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800eb70:	69bb      	ldr	r3, [r7, #24]
 800eb72:	2b02      	cmp	r3, #2
 800eb74:	f000 8083 	beq.w	800ec7e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800eb78:	69bb      	ldr	r3, [r7, #24]
 800eb7a:	2b02      	cmp	r3, #2
 800eb7c:	f200 80a1 	bhi.w	800ecc2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800eb80:	69bb      	ldr	r3, [r7, #24]
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d003      	beq.n	800eb8e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800eb86:	69bb      	ldr	r3, [r7, #24]
 800eb88:	2b01      	cmp	r3, #1
 800eb8a:	d056      	beq.n	800ec3a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800eb8c:	e099      	b.n	800ecc2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800eb8e:	4b88      	ldr	r3, [pc, #544]	@ (800edb0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800eb90:	681b      	ldr	r3, [r3, #0]
 800eb92:	f003 0320 	and.w	r3, r3, #32
 800eb96:	2b00      	cmp	r3, #0
 800eb98:	d02d      	beq.n	800ebf6 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800eb9a:	4b85      	ldr	r3, [pc, #532]	@ (800edb0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800eb9c:	681b      	ldr	r3, [r3, #0]
 800eb9e:	08db      	lsrs	r3, r3, #3
 800eba0:	f003 0303 	and.w	r3, r3, #3
 800eba4:	4a83      	ldr	r2, [pc, #524]	@ (800edb4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800eba6:	fa22 f303 	lsr.w	r3, r2, r3
 800ebaa:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ebac:	68bb      	ldr	r3, [r7, #8]
 800ebae:	ee07 3a90 	vmov	s15, r3
 800ebb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ebb6:	697b      	ldr	r3, [r7, #20]
 800ebb8:	ee07 3a90 	vmov	s15, r3
 800ebbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ebc0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ebc4:	4b7a      	ldr	r3, [pc, #488]	@ (800edb0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ebc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ebc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ebcc:	ee07 3a90 	vmov	s15, r3
 800ebd0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ebd4:	ed97 6a03 	vldr	s12, [r7, #12]
 800ebd8:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800edb8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ebdc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ebe0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ebe4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ebe8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ebec:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ebf0:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800ebf4:	e087      	b.n	800ed06 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ebf6:	697b      	ldr	r3, [r7, #20]
 800ebf8:	ee07 3a90 	vmov	s15, r3
 800ebfc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ec00:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800edbc <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800ec04:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ec08:	4b69      	ldr	r3, [pc, #420]	@ (800edb0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ec0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ec0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ec10:	ee07 3a90 	vmov	s15, r3
 800ec14:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ec18:	ed97 6a03 	vldr	s12, [r7, #12]
 800ec1c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800edb8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ec20:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ec24:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ec28:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ec2c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ec30:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ec34:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ec38:	e065      	b.n	800ed06 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ec3a:	697b      	ldr	r3, [r7, #20]
 800ec3c:	ee07 3a90 	vmov	s15, r3
 800ec40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ec44:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800edc0 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800ec48:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ec4c:	4b58      	ldr	r3, [pc, #352]	@ (800edb0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ec4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ec50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ec54:	ee07 3a90 	vmov	s15, r3
 800ec58:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ec5c:	ed97 6a03 	vldr	s12, [r7, #12]
 800ec60:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800edb8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ec64:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ec68:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ec6c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ec70:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ec74:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ec78:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ec7c:	e043      	b.n	800ed06 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ec7e:	697b      	ldr	r3, [r7, #20]
 800ec80:	ee07 3a90 	vmov	s15, r3
 800ec84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ec88:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800edc4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800ec8c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ec90:	4b47      	ldr	r3, [pc, #284]	@ (800edb0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ec92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ec94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ec98:	ee07 3a90 	vmov	s15, r3
 800ec9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800eca0:	ed97 6a03 	vldr	s12, [r7, #12]
 800eca4:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800edb8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800eca8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ecac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ecb0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ecb4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ecb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ecbc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ecc0:	e021      	b.n	800ed06 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ecc2:	697b      	ldr	r3, [r7, #20]
 800ecc4:	ee07 3a90 	vmov	s15, r3
 800ecc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eccc:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800edbc <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800ecd0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ecd4:	4b36      	ldr	r3, [pc, #216]	@ (800edb0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ecd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ecd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ecdc:	ee07 3a90 	vmov	s15, r3
 800ece0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ece4:	ed97 6a03 	vldr	s12, [r7, #12]
 800ece8:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800edb8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ecec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ecf0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ecf4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ecf8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ecfc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ed00:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ed04:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800ed06:	4b2a      	ldr	r3, [pc, #168]	@ (800edb0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ed08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ed0a:	0a5b      	lsrs	r3, r3, #9
 800ed0c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ed10:	ee07 3a90 	vmov	s15, r3
 800ed14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ed18:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ed1c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ed20:	edd7 6a07 	vldr	s13, [r7, #28]
 800ed24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ed28:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ed2c:	ee17 2a90 	vmov	r2, s15
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800ed34:	4b1e      	ldr	r3, [pc, #120]	@ (800edb0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ed36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ed38:	0c1b      	lsrs	r3, r3, #16
 800ed3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ed3e:	ee07 3a90 	vmov	s15, r3
 800ed42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ed46:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ed4a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ed4e:	edd7 6a07 	vldr	s13, [r7, #28]
 800ed52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ed56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ed5a:	ee17 2a90 	vmov	r2, s15
 800ed5e:	687b      	ldr	r3, [r7, #4]
 800ed60:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800ed62:	4b13      	ldr	r3, [pc, #76]	@ (800edb0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ed64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ed66:	0e1b      	lsrs	r3, r3, #24
 800ed68:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ed6c:	ee07 3a90 	vmov	s15, r3
 800ed70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ed74:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ed78:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ed7c:	edd7 6a07 	vldr	s13, [r7, #28]
 800ed80:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ed84:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ed88:	ee17 2a90 	vmov	r2, s15
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800ed90:	e008      	b.n	800eda4 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	2200      	movs	r2, #0
 800ed96:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	2200      	movs	r2, #0
 800ed9c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	2200      	movs	r2, #0
 800eda2:	609a      	str	r2, [r3, #8]
}
 800eda4:	bf00      	nop
 800eda6:	3724      	adds	r7, #36	@ 0x24
 800eda8:	46bd      	mov	sp, r7
 800edaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edae:	4770      	bx	lr
 800edb0:	58024400 	.word	0x58024400
 800edb4:	03d09000 	.word	0x03d09000
 800edb8:	46000000 	.word	0x46000000
 800edbc:	4c742400 	.word	0x4c742400
 800edc0:	4a742400 	.word	0x4a742400
 800edc4:	4bbebc20 	.word	0x4bbebc20

0800edc8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800edc8:	b580      	push	{r7, lr}
 800edca:	b084      	sub	sp, #16
 800edcc:	af00      	add	r7, sp, #0
 800edce:	6078      	str	r0, [r7, #4]
 800edd0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800edd2:	2300      	movs	r3, #0
 800edd4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800edd6:	4b53      	ldr	r3, [pc, #332]	@ (800ef24 <RCCEx_PLL2_Config+0x15c>)
 800edd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800edda:	f003 0303 	and.w	r3, r3, #3
 800edde:	2b03      	cmp	r3, #3
 800ede0:	d101      	bne.n	800ede6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800ede2:	2301      	movs	r3, #1
 800ede4:	e099      	b.n	800ef1a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800ede6:	4b4f      	ldr	r3, [pc, #316]	@ (800ef24 <RCCEx_PLL2_Config+0x15c>)
 800ede8:	681b      	ldr	r3, [r3, #0]
 800edea:	4a4e      	ldr	r2, [pc, #312]	@ (800ef24 <RCCEx_PLL2_Config+0x15c>)
 800edec:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800edf0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800edf2:	f7f5 fda9 	bl	8004948 <HAL_GetTick>
 800edf6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800edf8:	e008      	b.n	800ee0c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800edfa:	f7f5 fda5 	bl	8004948 <HAL_GetTick>
 800edfe:	4602      	mov	r2, r0
 800ee00:	68bb      	ldr	r3, [r7, #8]
 800ee02:	1ad3      	subs	r3, r2, r3
 800ee04:	2b02      	cmp	r3, #2
 800ee06:	d901      	bls.n	800ee0c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800ee08:	2303      	movs	r3, #3
 800ee0a:	e086      	b.n	800ef1a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800ee0c:	4b45      	ldr	r3, [pc, #276]	@ (800ef24 <RCCEx_PLL2_Config+0x15c>)
 800ee0e:	681b      	ldr	r3, [r3, #0]
 800ee10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ee14:	2b00      	cmp	r3, #0
 800ee16:	d1f0      	bne.n	800edfa <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800ee18:	4b42      	ldr	r3, [pc, #264]	@ (800ef24 <RCCEx_PLL2_Config+0x15c>)
 800ee1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee1c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	681b      	ldr	r3, [r3, #0]
 800ee24:	031b      	lsls	r3, r3, #12
 800ee26:	493f      	ldr	r1, [pc, #252]	@ (800ef24 <RCCEx_PLL2_Config+0x15c>)
 800ee28:	4313      	orrs	r3, r2
 800ee2a:	628b      	str	r3, [r1, #40]	@ 0x28
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	685b      	ldr	r3, [r3, #4]
 800ee30:	3b01      	subs	r3, #1
 800ee32:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	689b      	ldr	r3, [r3, #8]
 800ee3a:	3b01      	subs	r3, #1
 800ee3c:	025b      	lsls	r3, r3, #9
 800ee3e:	b29b      	uxth	r3, r3
 800ee40:	431a      	orrs	r2, r3
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	68db      	ldr	r3, [r3, #12]
 800ee46:	3b01      	subs	r3, #1
 800ee48:	041b      	lsls	r3, r3, #16
 800ee4a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800ee4e:	431a      	orrs	r2, r3
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	691b      	ldr	r3, [r3, #16]
 800ee54:	3b01      	subs	r3, #1
 800ee56:	061b      	lsls	r3, r3, #24
 800ee58:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800ee5c:	4931      	ldr	r1, [pc, #196]	@ (800ef24 <RCCEx_PLL2_Config+0x15c>)
 800ee5e:	4313      	orrs	r3, r2
 800ee60:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800ee62:	4b30      	ldr	r3, [pc, #192]	@ (800ef24 <RCCEx_PLL2_Config+0x15c>)
 800ee64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee66:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800ee6a:	687b      	ldr	r3, [r7, #4]
 800ee6c:	695b      	ldr	r3, [r3, #20]
 800ee6e:	492d      	ldr	r1, [pc, #180]	@ (800ef24 <RCCEx_PLL2_Config+0x15c>)
 800ee70:	4313      	orrs	r3, r2
 800ee72:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800ee74:	4b2b      	ldr	r3, [pc, #172]	@ (800ef24 <RCCEx_PLL2_Config+0x15c>)
 800ee76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee78:	f023 0220 	bic.w	r2, r3, #32
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	699b      	ldr	r3, [r3, #24]
 800ee80:	4928      	ldr	r1, [pc, #160]	@ (800ef24 <RCCEx_PLL2_Config+0x15c>)
 800ee82:	4313      	orrs	r3, r2
 800ee84:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800ee86:	4b27      	ldr	r3, [pc, #156]	@ (800ef24 <RCCEx_PLL2_Config+0x15c>)
 800ee88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee8a:	4a26      	ldr	r2, [pc, #152]	@ (800ef24 <RCCEx_PLL2_Config+0x15c>)
 800ee8c:	f023 0310 	bic.w	r3, r3, #16
 800ee90:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800ee92:	4b24      	ldr	r3, [pc, #144]	@ (800ef24 <RCCEx_PLL2_Config+0x15c>)
 800ee94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ee96:	4b24      	ldr	r3, [pc, #144]	@ (800ef28 <RCCEx_PLL2_Config+0x160>)
 800ee98:	4013      	ands	r3, r2
 800ee9a:	687a      	ldr	r2, [r7, #4]
 800ee9c:	69d2      	ldr	r2, [r2, #28]
 800ee9e:	00d2      	lsls	r2, r2, #3
 800eea0:	4920      	ldr	r1, [pc, #128]	@ (800ef24 <RCCEx_PLL2_Config+0x15c>)
 800eea2:	4313      	orrs	r3, r2
 800eea4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800eea6:	4b1f      	ldr	r3, [pc, #124]	@ (800ef24 <RCCEx_PLL2_Config+0x15c>)
 800eea8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eeaa:	4a1e      	ldr	r2, [pc, #120]	@ (800ef24 <RCCEx_PLL2_Config+0x15c>)
 800eeac:	f043 0310 	orr.w	r3, r3, #16
 800eeb0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800eeb2:	683b      	ldr	r3, [r7, #0]
 800eeb4:	2b00      	cmp	r3, #0
 800eeb6:	d106      	bne.n	800eec6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800eeb8:	4b1a      	ldr	r3, [pc, #104]	@ (800ef24 <RCCEx_PLL2_Config+0x15c>)
 800eeba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eebc:	4a19      	ldr	r2, [pc, #100]	@ (800ef24 <RCCEx_PLL2_Config+0x15c>)
 800eebe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800eec2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800eec4:	e00f      	b.n	800eee6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800eec6:	683b      	ldr	r3, [r7, #0]
 800eec8:	2b01      	cmp	r3, #1
 800eeca:	d106      	bne.n	800eeda <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800eecc:	4b15      	ldr	r3, [pc, #84]	@ (800ef24 <RCCEx_PLL2_Config+0x15c>)
 800eece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eed0:	4a14      	ldr	r2, [pc, #80]	@ (800ef24 <RCCEx_PLL2_Config+0x15c>)
 800eed2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800eed6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800eed8:	e005      	b.n	800eee6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800eeda:	4b12      	ldr	r3, [pc, #72]	@ (800ef24 <RCCEx_PLL2_Config+0x15c>)
 800eedc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eede:	4a11      	ldr	r2, [pc, #68]	@ (800ef24 <RCCEx_PLL2_Config+0x15c>)
 800eee0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800eee4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800eee6:	4b0f      	ldr	r3, [pc, #60]	@ (800ef24 <RCCEx_PLL2_Config+0x15c>)
 800eee8:	681b      	ldr	r3, [r3, #0]
 800eeea:	4a0e      	ldr	r2, [pc, #56]	@ (800ef24 <RCCEx_PLL2_Config+0x15c>)
 800eeec:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800eef0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800eef2:	f7f5 fd29 	bl	8004948 <HAL_GetTick>
 800eef6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800eef8:	e008      	b.n	800ef0c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800eefa:	f7f5 fd25 	bl	8004948 <HAL_GetTick>
 800eefe:	4602      	mov	r2, r0
 800ef00:	68bb      	ldr	r3, [r7, #8]
 800ef02:	1ad3      	subs	r3, r2, r3
 800ef04:	2b02      	cmp	r3, #2
 800ef06:	d901      	bls.n	800ef0c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800ef08:	2303      	movs	r3, #3
 800ef0a:	e006      	b.n	800ef1a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800ef0c:	4b05      	ldr	r3, [pc, #20]	@ (800ef24 <RCCEx_PLL2_Config+0x15c>)
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	d0f0      	beq.n	800eefa <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800ef18:	7bfb      	ldrb	r3, [r7, #15]
}
 800ef1a:	4618      	mov	r0, r3
 800ef1c:	3710      	adds	r7, #16
 800ef1e:	46bd      	mov	sp, r7
 800ef20:	bd80      	pop	{r7, pc}
 800ef22:	bf00      	nop
 800ef24:	58024400 	.word	0x58024400
 800ef28:	ffff0007 	.word	0xffff0007

0800ef2c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800ef2c:	b580      	push	{r7, lr}
 800ef2e:	b084      	sub	sp, #16
 800ef30:	af00      	add	r7, sp, #0
 800ef32:	6078      	str	r0, [r7, #4]
 800ef34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ef36:	2300      	movs	r3, #0
 800ef38:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800ef3a:	4b53      	ldr	r3, [pc, #332]	@ (800f088 <RCCEx_PLL3_Config+0x15c>)
 800ef3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef3e:	f003 0303 	and.w	r3, r3, #3
 800ef42:	2b03      	cmp	r3, #3
 800ef44:	d101      	bne.n	800ef4a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800ef46:	2301      	movs	r3, #1
 800ef48:	e099      	b.n	800f07e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800ef4a:	4b4f      	ldr	r3, [pc, #316]	@ (800f088 <RCCEx_PLL3_Config+0x15c>)
 800ef4c:	681b      	ldr	r3, [r3, #0]
 800ef4e:	4a4e      	ldr	r2, [pc, #312]	@ (800f088 <RCCEx_PLL3_Config+0x15c>)
 800ef50:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ef54:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ef56:	f7f5 fcf7 	bl	8004948 <HAL_GetTick>
 800ef5a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ef5c:	e008      	b.n	800ef70 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800ef5e:	f7f5 fcf3 	bl	8004948 <HAL_GetTick>
 800ef62:	4602      	mov	r2, r0
 800ef64:	68bb      	ldr	r3, [r7, #8]
 800ef66:	1ad3      	subs	r3, r2, r3
 800ef68:	2b02      	cmp	r3, #2
 800ef6a:	d901      	bls.n	800ef70 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800ef6c:	2303      	movs	r3, #3
 800ef6e:	e086      	b.n	800f07e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ef70:	4b45      	ldr	r3, [pc, #276]	@ (800f088 <RCCEx_PLL3_Config+0x15c>)
 800ef72:	681b      	ldr	r3, [r3, #0]
 800ef74:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ef78:	2b00      	cmp	r3, #0
 800ef7a:	d1f0      	bne.n	800ef5e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800ef7c:	4b42      	ldr	r3, [pc, #264]	@ (800f088 <RCCEx_PLL3_Config+0x15c>)
 800ef7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef80:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	681b      	ldr	r3, [r3, #0]
 800ef88:	051b      	lsls	r3, r3, #20
 800ef8a:	493f      	ldr	r1, [pc, #252]	@ (800f088 <RCCEx_PLL3_Config+0x15c>)
 800ef8c:	4313      	orrs	r3, r2
 800ef8e:	628b      	str	r3, [r1, #40]	@ 0x28
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	685b      	ldr	r3, [r3, #4]
 800ef94:	3b01      	subs	r3, #1
 800ef96:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	689b      	ldr	r3, [r3, #8]
 800ef9e:	3b01      	subs	r3, #1
 800efa0:	025b      	lsls	r3, r3, #9
 800efa2:	b29b      	uxth	r3, r3
 800efa4:	431a      	orrs	r2, r3
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	68db      	ldr	r3, [r3, #12]
 800efaa:	3b01      	subs	r3, #1
 800efac:	041b      	lsls	r3, r3, #16
 800efae:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800efb2:	431a      	orrs	r2, r3
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	691b      	ldr	r3, [r3, #16]
 800efb8:	3b01      	subs	r3, #1
 800efba:	061b      	lsls	r3, r3, #24
 800efbc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800efc0:	4931      	ldr	r1, [pc, #196]	@ (800f088 <RCCEx_PLL3_Config+0x15c>)
 800efc2:	4313      	orrs	r3, r2
 800efc4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800efc6:	4b30      	ldr	r3, [pc, #192]	@ (800f088 <RCCEx_PLL3_Config+0x15c>)
 800efc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800efca:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	695b      	ldr	r3, [r3, #20]
 800efd2:	492d      	ldr	r1, [pc, #180]	@ (800f088 <RCCEx_PLL3_Config+0x15c>)
 800efd4:	4313      	orrs	r3, r2
 800efd6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800efd8:	4b2b      	ldr	r3, [pc, #172]	@ (800f088 <RCCEx_PLL3_Config+0x15c>)
 800efda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800efdc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	699b      	ldr	r3, [r3, #24]
 800efe4:	4928      	ldr	r1, [pc, #160]	@ (800f088 <RCCEx_PLL3_Config+0x15c>)
 800efe6:	4313      	orrs	r3, r2
 800efe8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800efea:	4b27      	ldr	r3, [pc, #156]	@ (800f088 <RCCEx_PLL3_Config+0x15c>)
 800efec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800efee:	4a26      	ldr	r2, [pc, #152]	@ (800f088 <RCCEx_PLL3_Config+0x15c>)
 800eff0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800eff4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800eff6:	4b24      	ldr	r3, [pc, #144]	@ (800f088 <RCCEx_PLL3_Config+0x15c>)
 800eff8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800effa:	4b24      	ldr	r3, [pc, #144]	@ (800f08c <RCCEx_PLL3_Config+0x160>)
 800effc:	4013      	ands	r3, r2
 800effe:	687a      	ldr	r2, [r7, #4]
 800f000:	69d2      	ldr	r2, [r2, #28]
 800f002:	00d2      	lsls	r2, r2, #3
 800f004:	4920      	ldr	r1, [pc, #128]	@ (800f088 <RCCEx_PLL3_Config+0x15c>)
 800f006:	4313      	orrs	r3, r2
 800f008:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800f00a:	4b1f      	ldr	r3, [pc, #124]	@ (800f088 <RCCEx_PLL3_Config+0x15c>)
 800f00c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f00e:	4a1e      	ldr	r2, [pc, #120]	@ (800f088 <RCCEx_PLL3_Config+0x15c>)
 800f010:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f014:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800f016:	683b      	ldr	r3, [r7, #0]
 800f018:	2b00      	cmp	r3, #0
 800f01a:	d106      	bne.n	800f02a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800f01c:	4b1a      	ldr	r3, [pc, #104]	@ (800f088 <RCCEx_PLL3_Config+0x15c>)
 800f01e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f020:	4a19      	ldr	r2, [pc, #100]	@ (800f088 <RCCEx_PLL3_Config+0x15c>)
 800f022:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800f026:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800f028:	e00f      	b.n	800f04a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800f02a:	683b      	ldr	r3, [r7, #0]
 800f02c:	2b01      	cmp	r3, #1
 800f02e:	d106      	bne.n	800f03e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800f030:	4b15      	ldr	r3, [pc, #84]	@ (800f088 <RCCEx_PLL3_Config+0x15c>)
 800f032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f034:	4a14      	ldr	r2, [pc, #80]	@ (800f088 <RCCEx_PLL3_Config+0x15c>)
 800f036:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800f03a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800f03c:	e005      	b.n	800f04a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800f03e:	4b12      	ldr	r3, [pc, #72]	@ (800f088 <RCCEx_PLL3_Config+0x15c>)
 800f040:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f042:	4a11      	ldr	r2, [pc, #68]	@ (800f088 <RCCEx_PLL3_Config+0x15c>)
 800f044:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800f048:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800f04a:	4b0f      	ldr	r3, [pc, #60]	@ (800f088 <RCCEx_PLL3_Config+0x15c>)
 800f04c:	681b      	ldr	r3, [r3, #0]
 800f04e:	4a0e      	ldr	r2, [pc, #56]	@ (800f088 <RCCEx_PLL3_Config+0x15c>)
 800f050:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f054:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f056:	f7f5 fc77 	bl	8004948 <HAL_GetTick>
 800f05a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800f05c:	e008      	b.n	800f070 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800f05e:	f7f5 fc73 	bl	8004948 <HAL_GetTick>
 800f062:	4602      	mov	r2, r0
 800f064:	68bb      	ldr	r3, [r7, #8]
 800f066:	1ad3      	subs	r3, r2, r3
 800f068:	2b02      	cmp	r3, #2
 800f06a:	d901      	bls.n	800f070 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800f06c:	2303      	movs	r3, #3
 800f06e:	e006      	b.n	800f07e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800f070:	4b05      	ldr	r3, [pc, #20]	@ (800f088 <RCCEx_PLL3_Config+0x15c>)
 800f072:	681b      	ldr	r3, [r3, #0]
 800f074:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d0f0      	beq.n	800f05e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800f07c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f07e:	4618      	mov	r0, r3
 800f080:	3710      	adds	r7, #16
 800f082:	46bd      	mov	sp, r7
 800f084:	bd80      	pop	{r7, pc}
 800f086:	bf00      	nop
 800f088:	58024400 	.word	0x58024400
 800f08c:	ffff0007 	.word	0xffff0007

0800f090 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800f090:	b580      	push	{r7, lr}
 800f092:	b08a      	sub	sp, #40	@ 0x28
 800f094:	af00      	add	r7, sp, #0
 800f096:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	d101      	bne.n	800f0a2 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800f09e:	2301      	movs	r3, #1
 800f0a0:	e28e      	b.n	800f5c0 <HAL_SAI_Init+0x530>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X)
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 800f0a2:	f7f5 fc81 	bl	80049a8 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800f0ac:	2b01      	cmp	r3, #1
 800f0ae:	d113      	bne.n	800f0d8 <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	681b      	ldr	r3, [r3, #0]
 800f0b4:	4a96      	ldr	r2, [pc, #600]	@ (800f310 <HAL_SAI_Init+0x280>)
 800f0b6:	4293      	cmp	r3, r2
 800f0b8:	d004      	beq.n	800f0c4 <HAL_SAI_Init+0x34>
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	681b      	ldr	r3, [r3, #0]
 800f0be:	4a95      	ldr	r2, [pc, #596]	@ (800f314 <HAL_SAI_Init+0x284>)
 800f0c0:	4293      	cmp	r3, r2
 800f0c2:	d107      	bne.n	800f0d4 <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800f0c8:	2b01      	cmp	r3, #1
 800f0ca:	d103      	bne.n	800f0d4 <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800f0d0:	2b00      	cmp	r3, #0
 800f0d2:	d001      	beq.n	800f0d8 <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 800f0d4:	2301      	movs	r3, #1
 800f0d6:	e273      	b.n	800f5c0 <HAL_SAI_Init+0x530>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	681b      	ldr	r3, [r3, #0]
 800f0dc:	4a8c      	ldr	r2, [pc, #560]	@ (800f310 <HAL_SAI_Init+0x280>)
 800f0de:	4293      	cmp	r3, r2
 800f0e0:	d004      	beq.n	800f0ec <HAL_SAI_Init+0x5c>
 800f0e2:	687b      	ldr	r3, [r7, #4]
 800f0e4:	681b      	ldr	r3, [r3, #0]
 800f0e6:	4a8c      	ldr	r2, [pc, #560]	@ (800f318 <HAL_SAI_Init+0x288>)
 800f0e8:	4293      	cmp	r3, r2
 800f0ea:	d102      	bne.n	800f0f2 <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 800f0ec:	4b8b      	ldr	r3, [pc, #556]	@ (800f31c <HAL_SAI_Init+0x28c>)
 800f0ee:	61bb      	str	r3, [r7, #24]
 800f0f0:	e028      	b.n	800f144 <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	681b      	ldr	r3, [r3, #0]
 800f0f6:	4a8a      	ldr	r2, [pc, #552]	@ (800f320 <HAL_SAI_Init+0x290>)
 800f0f8:	4293      	cmp	r3, r2
 800f0fa:	d004      	beq.n	800f106 <HAL_SAI_Init+0x76>
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	681b      	ldr	r3, [r3, #0]
 800f100:	4a88      	ldr	r2, [pc, #544]	@ (800f324 <HAL_SAI_Init+0x294>)
 800f102:	4293      	cmp	r3, r2
 800f104:	d102      	bne.n	800f10c <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 800f106:	4b88      	ldr	r3, [pc, #544]	@ (800f328 <HAL_SAI_Init+0x298>)
 800f108:	61bb      	str	r3, [r7, #24]
 800f10a:	e01b      	b.n	800f144 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	681b      	ldr	r3, [r3, #0]
 800f110:	4a86      	ldr	r2, [pc, #536]	@ (800f32c <HAL_SAI_Init+0x29c>)
 800f112:	4293      	cmp	r3, r2
 800f114:	d004      	beq.n	800f120 <HAL_SAI_Init+0x90>
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	681b      	ldr	r3, [r3, #0]
 800f11a:	4a85      	ldr	r2, [pc, #532]	@ (800f330 <HAL_SAI_Init+0x2a0>)
 800f11c:	4293      	cmp	r3, r2
 800f11e:	d102      	bne.n	800f126 <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 800f120:	4b84      	ldr	r3, [pc, #528]	@ (800f334 <HAL_SAI_Init+0x2a4>)
 800f122:	61bb      	str	r3, [r7, #24]
 800f124:	e00e      	b.n	800f144 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	681b      	ldr	r3, [r3, #0]
 800f12a:	4a7a      	ldr	r2, [pc, #488]	@ (800f314 <HAL_SAI_Init+0x284>)
 800f12c:	4293      	cmp	r3, r2
 800f12e:	d004      	beq.n	800f13a <HAL_SAI_Init+0xaa>
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	681b      	ldr	r3, [r3, #0]
 800f134:	4a80      	ldr	r2, [pc, #512]	@ (800f338 <HAL_SAI_Init+0x2a8>)
 800f136:	4293      	cmp	r3, r2
 800f138:	d102      	bne.n	800f140 <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 800f13a:	4b80      	ldr	r3, [pc, #512]	@ (800f33c <HAL_SAI_Init+0x2ac>)
 800f13c:	61bb      	str	r3, [r7, #24]
 800f13e:	e001      	b.n	800f144 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 800f140:	2301      	movs	r3, #1
 800f142:	e23d      	b.n	800f5c0 <HAL_SAI_Init+0x530>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800f14a:	b2db      	uxtb	r3, r3
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	d106      	bne.n	800f15e <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	2200      	movs	r2, #0
 800f154:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800f158:	6878      	ldr	r0, [r7, #4]
 800f15a:	f006 f9ab 	bl	80154b4 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 800f15e:	6878      	ldr	r0, [r7, #4]
 800f160:	f000 fe20 	bl	800fda4 <SAI_Disable>
 800f164:	4603      	mov	r3, r0
 800f166:	2b00      	cmp	r3, #0
 800f168:	d001      	beq.n	800f16e <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 800f16a:	2301      	movs	r3, #1
 800f16c:	e228      	b.n	800f5c0 <HAL_SAI_Init+0x530>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	2202      	movs	r2, #2
 800f172:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	68db      	ldr	r3, [r3, #12]
 800f17a:	2b02      	cmp	r3, #2
 800f17c:	d00c      	beq.n	800f198 <HAL_SAI_Init+0x108>
 800f17e:	2b02      	cmp	r3, #2
 800f180:	d80d      	bhi.n	800f19e <HAL_SAI_Init+0x10e>
 800f182:	2b00      	cmp	r3, #0
 800f184:	d002      	beq.n	800f18c <HAL_SAI_Init+0xfc>
 800f186:	2b01      	cmp	r3, #1
 800f188:	d003      	beq.n	800f192 <HAL_SAI_Init+0x102>
 800f18a:	e008      	b.n	800f19e <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800f18c:	2300      	movs	r3, #0
 800f18e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800f190:	e008      	b.n	800f1a4 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800f192:	2310      	movs	r3, #16
 800f194:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800f196:	e005      	b.n	800f1a4 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800f198:	2320      	movs	r3, #32
 800f19a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800f19c:	e002      	b.n	800f1a4 <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 800f19e:	2300      	movs	r3, #0
 800f1a0:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800f1a2:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	689b      	ldr	r3, [r3, #8]
 800f1a8:	2b05      	cmp	r3, #5
 800f1aa:	d832      	bhi.n	800f212 <HAL_SAI_Init+0x182>
 800f1ac:	a201      	add	r2, pc, #4	@ (adr r2, 800f1b4 <HAL_SAI_Init+0x124>)
 800f1ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1b2:	bf00      	nop
 800f1b4:	0800f1cd 	.word	0x0800f1cd
 800f1b8:	0800f1d3 	.word	0x0800f1d3
 800f1bc:	0800f1db 	.word	0x0800f1db
 800f1c0:	0800f1e3 	.word	0x0800f1e3
 800f1c4:	0800f1f3 	.word	0x0800f1f3
 800f1c8:	0800f203 	.word	0x0800f203
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800f1cc:	2300      	movs	r3, #0
 800f1ce:	61fb      	str	r3, [r7, #28]
      break;
 800f1d0:	e022      	b.n	800f218 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800f1d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f1d6:	61fb      	str	r3, [r7, #28]
      break;
 800f1d8:	e01e      	b.n	800f218 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800f1da:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800f1de:	61fb      	str	r3, [r7, #28]
      break;
 800f1e0:	e01a      	b.n	800f218 <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800f1e2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800f1e6:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800f1e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1ea:	f043 0301 	orr.w	r3, r3, #1
 800f1ee:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800f1f0:	e012      	b.n	800f218 <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800f1f2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800f1f6:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 800f1f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1fa:	f043 0302 	orr.w	r3, r3, #2
 800f1fe:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800f200:	e00a      	b.n	800f218 <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800f202:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800f206:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 800f208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f20a:	f043 0303 	orr.w	r3, r3, #3
 800f20e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800f210:	e002      	b.n	800f218 <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 800f212:	2300      	movs	r3, #0
 800f214:	61fb      	str	r3, [r7, #28]
      break;
 800f216:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 800f218:	69bb      	ldr	r3, [r7, #24]
 800f21a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f21c:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	6a1b      	ldr	r3, [r3, #32]
 800f222:	2b00      	cmp	r3, #0
 800f224:	f000 80c5 	beq.w	800f3b2 <HAL_SAI_Init+0x322>
  {
    uint32_t freq = 0;
 800f228:	2300      	movs	r3, #0
 800f22a:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	681b      	ldr	r3, [r3, #0]
 800f230:	4a37      	ldr	r2, [pc, #220]	@ (800f310 <HAL_SAI_Init+0x280>)
 800f232:	4293      	cmp	r3, r2
 800f234:	d004      	beq.n	800f240 <HAL_SAI_Init+0x1b0>
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	681b      	ldr	r3, [r3, #0]
 800f23a:	4a37      	ldr	r2, [pc, #220]	@ (800f318 <HAL_SAI_Init+0x288>)
 800f23c:	4293      	cmp	r3, r2
 800f23e:	d106      	bne.n	800f24e <HAL_SAI_Init+0x1be>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800f240:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800f244:	f04f 0100 	mov.w	r1, #0
 800f248:	f7fe fc2e 	bl	800daa8 <HAL_RCCEx_GetPeriphCLKFreq>
 800f24c:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	681b      	ldr	r3, [r3, #0]
 800f252:	4a33      	ldr	r2, [pc, #204]	@ (800f320 <HAL_SAI_Init+0x290>)
 800f254:	4293      	cmp	r3, r2
 800f256:	d004      	beq.n	800f262 <HAL_SAI_Init+0x1d2>
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	681b      	ldr	r3, [r3, #0]
 800f25c:	4a31      	ldr	r2, [pc, #196]	@ (800f324 <HAL_SAI_Init+0x294>)
 800f25e:	4293      	cmp	r3, r2
 800f260:	d106      	bne.n	800f270 <HAL_SAI_Init+0x1e0>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800f262:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800f266:	f04f 0100 	mov.w	r1, #0
 800f26a:	f7fe fc1d 	bl	800daa8 <HAL_RCCEx_GetPeriphCLKFreq>
 800f26e:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	681b      	ldr	r3, [r3, #0]
 800f274:	4a2d      	ldr	r2, [pc, #180]	@ (800f32c <HAL_SAI_Init+0x29c>)
 800f276:	4293      	cmp	r3, r2
 800f278:	d004      	beq.n	800f284 <HAL_SAI_Init+0x1f4>
 800f27a:	687b      	ldr	r3, [r7, #4]
 800f27c:	681b      	ldr	r3, [r3, #0]
 800f27e:	4a2c      	ldr	r2, [pc, #176]	@ (800f330 <HAL_SAI_Init+0x2a0>)
 800f280:	4293      	cmp	r3, r2
 800f282:	d106      	bne.n	800f292 <HAL_SAI_Init+0x202>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 800f284:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800f288:	f04f 0100 	mov.w	r1, #0
 800f28c:	f7fe fc0c 	bl	800daa8 <HAL_RCCEx_GetPeriphCLKFreq>
 800f290:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	681b      	ldr	r3, [r3, #0]
 800f296:	4a1f      	ldr	r2, [pc, #124]	@ (800f314 <HAL_SAI_Init+0x284>)
 800f298:	4293      	cmp	r3, r2
 800f29a:	d106      	bne.n	800f2aa <HAL_SAI_Init+0x21a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 800f29c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800f2a0:	f04f 0100 	mov.w	r1, #0
 800f2a4:	f7fe fc00 	bl	800daa8 <HAL_RCCEx_GetPeriphCLKFreq>
 800f2a8:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	681b      	ldr	r3, [r3, #0]
 800f2ae:	4a22      	ldr	r2, [pc, #136]	@ (800f338 <HAL_SAI_Init+0x2a8>)
 800f2b0:	4293      	cmp	r3, r2
 800f2b2:	d106      	bne.n	800f2c2 <HAL_SAI_Init+0x232>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 800f2b4:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800f2b8:	f04f 0100 	mov.w	r1, #0
 800f2bc:	f7fe fbf4 	bl	800daa8 <HAL_RCCEx_GetPeriphCLKFreq>
 800f2c0:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	699b      	ldr	r3, [r3, #24]
 800f2c6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800f2ca:	d139      	bne.n	800f340 <HAL_SAI_Init+0x2b0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f2d0:	2b04      	cmp	r3, #4
 800f2d2:	d102      	bne.n	800f2da <HAL_SAI_Init+0x24a>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 800f2d4:	2340      	movs	r3, #64	@ 0x40
 800f2d6:	60fb      	str	r3, [r7, #12]
 800f2d8:	e00a      	b.n	800f2f0 <HAL_SAI_Init+0x260>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f2de:	2b08      	cmp	r3, #8
 800f2e0:	d103      	bne.n	800f2ea <HAL_SAI_Init+0x25a>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 800f2e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800f2e6:	60fb      	str	r3, [r7, #12]
 800f2e8:	e002      	b.n	800f2f0 <HAL_SAI_Init+0x260>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f2ee:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 800f2f0:	697a      	ldr	r2, [r7, #20]
 800f2f2:	4613      	mov	r3, r2
 800f2f4:	009b      	lsls	r3, r3, #2
 800f2f6:	4413      	add	r3, r2
 800f2f8:	005b      	lsls	r3, r3, #1
 800f2fa:	4619      	mov	r1, r3
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	6a1b      	ldr	r3, [r3, #32]
 800f300:	68fa      	ldr	r2, [r7, #12]
 800f302:	fb02 f303 	mul.w	r3, r2, r3
 800f306:	fbb1 f3f3 	udiv	r3, r1, r3
 800f30a:	613b      	str	r3, [r7, #16]
 800f30c:	e030      	b.n	800f370 <HAL_SAI_Init+0x2e0>
 800f30e:	bf00      	nop
 800f310:	40015804 	.word	0x40015804
 800f314:	58005404 	.word	0x58005404
 800f318:	40015824 	.word	0x40015824
 800f31c:	40015800 	.word	0x40015800
 800f320:	40015c04 	.word	0x40015c04
 800f324:	40015c24 	.word	0x40015c24
 800f328:	40015c00 	.word	0x40015c00
 800f32c:	40016004 	.word	0x40016004
 800f330:	40016024 	.word	0x40016024
 800f334:	40016000 	.word	0x40016000
 800f338:	58005424 	.word	0x58005424
 800f33c:	58005400 	.word	0x58005400
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f344:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f348:	d101      	bne.n	800f34e <HAL_SAI_Init+0x2be>
 800f34a:	2302      	movs	r3, #2
 800f34c:	e000      	b.n	800f350 <HAL_SAI_Init+0x2c0>
 800f34e:	2301      	movs	r3, #1
 800f350:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 800f352:	697a      	ldr	r2, [r7, #20]
 800f354:	4613      	mov	r3, r2
 800f356:	009b      	lsls	r3, r3, #2
 800f358:	4413      	add	r3, r2
 800f35a:	005b      	lsls	r3, r3, #1
 800f35c:	4619      	mov	r1, r3
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	6a1b      	ldr	r3, [r3, #32]
 800f362:	68ba      	ldr	r2, [r7, #8]
 800f364:	fb02 f303 	mul.w	r3, r2, r3
 800f368:	021b      	lsls	r3, r3, #8
 800f36a:	fbb1 f3f3 	udiv	r3, r1, r3
 800f36e:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 800f370:	693b      	ldr	r3, [r7, #16]
 800f372:	4a95      	ldr	r2, [pc, #596]	@ (800f5c8 <HAL_SAI_Init+0x538>)
 800f374:	fba2 2303 	umull	r2, r3, r2, r3
 800f378:	08da      	lsrs	r2, r3, #3
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800f37e:	6939      	ldr	r1, [r7, #16]
 800f380:	4b91      	ldr	r3, [pc, #580]	@ (800f5c8 <HAL_SAI_Init+0x538>)
 800f382:	fba3 2301 	umull	r2, r3, r3, r1
 800f386:	08da      	lsrs	r2, r3, #3
 800f388:	4613      	mov	r3, r2
 800f38a:	009b      	lsls	r3, r3, #2
 800f38c:	4413      	add	r3, r2
 800f38e:	005b      	lsls	r3, r3, #1
 800f390:	1aca      	subs	r2, r1, r3
 800f392:	2a08      	cmp	r2, #8
 800f394:	d904      	bls.n	800f3a0 <HAL_SAI_Init+0x310>
    {
      hsai->Init.Mckdiv += 1U;
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f39a:	1c5a      	adds	r2, r3, #1
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f3a4:	2b04      	cmp	r3, #4
 800f3a6:	d104      	bne.n	800f3b2 <HAL_SAI_Init+0x322>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f3ac:	085a      	lsrs	r2, r3, #1
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800f3b2:	687b      	ldr	r3, [r7, #4]
 800f3b4:	685b      	ldr	r3, [r3, #4]
 800f3b6:	2b00      	cmp	r3, #0
 800f3b8:	d003      	beq.n	800f3c2 <HAL_SAI_Init+0x332>
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	685b      	ldr	r3, [r3, #4]
 800f3be:	2b02      	cmp	r3, #2
 800f3c0:	d109      	bne.n	800f3d6 <HAL_SAI_Init+0x346>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f3c6:	2b01      	cmp	r3, #1
 800f3c8:	d101      	bne.n	800f3ce <HAL_SAI_Init+0x33e>
 800f3ca:	2300      	movs	r3, #0
 800f3cc:	e001      	b.n	800f3d2 <HAL_SAI_Init+0x342>
 800f3ce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f3d2:	623b      	str	r3, [r7, #32]
 800f3d4:	e008      	b.n	800f3e8 <HAL_SAI_Init+0x358>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f3da:	2b01      	cmp	r3, #1
 800f3dc:	d102      	bne.n	800f3e4 <HAL_SAI_Init+0x354>
 800f3de:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f3e2:	e000      	b.n	800f3e6 <HAL_SAI_Init+0x356>
 800f3e4:	2300      	movs	r3, #0
 800f3e6:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 800f3e8:	f7f5 fade 	bl	80049a8 <HAL_GetREVID>
 800f3ec:	4603      	mov	r3, r0
 800f3ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f3f2:	d331      	bcc.n	800f458 <HAL_SAI_Init+0x3c8>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	681b      	ldr	r3, [r3, #0]
 800f3f8:	6819      	ldr	r1, [r3, #0]
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	681a      	ldr	r2, [r3, #0]
 800f3fe:	4b73      	ldr	r3, [pc, #460]	@ (800f5cc <HAL_SAI_Init+0x53c>)
 800f400:	400b      	ands	r3, r1
 800f402:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	681b      	ldr	r3, [r3, #0]
 800f408:	6819      	ldr	r1, [r3, #0]
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	685a      	ldr	r2, [r3, #4]
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f412:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800f418:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f41e:	431a      	orrs	r2, r3
 800f420:	6a3b      	ldr	r3, [r7, #32]
 800f422:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 800f424:	69fb      	ldr	r3, [r7, #28]
 800f426:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 800f42c:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	695b      	ldr	r3, [r3, #20]
 800f432:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800f438:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f43e:	051b      	lsls	r3, r3, #20
 800f440:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800f446:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	691b      	ldr	r3, [r3, #16]
 800f44c:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	430a      	orrs	r2, r1
 800f454:	601a      	str	r2, [r3, #0]
 800f456:	e02d      	b.n	800f4b4 <HAL_SAI_Init+0x424>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	681b      	ldr	r3, [r3, #0]
 800f45c:	6819      	ldr	r1, [r3, #0]
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	681a      	ldr	r2, [r3, #0]
 800f462:	4b5b      	ldr	r3, [pc, #364]	@ (800f5d0 <HAL_SAI_Init+0x540>)
 800f464:	400b      	ands	r3, r1
 800f466:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	681b      	ldr	r3, [r3, #0]
 800f46c:	6819      	ldr	r1, [r3, #0]
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	685a      	ldr	r2, [r3, #4]
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f476:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800f47c:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f482:	431a      	orrs	r2, r3
 800f484:	6a3b      	ldr	r3, [r7, #32]
 800f486:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 800f488:	69fb      	ldr	r3, [r7, #28]
 800f48a:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 800f490:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	695b      	ldr	r3, [r3, #20]
 800f496:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800f49c:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f4a2:	051b      	lsls	r3, r3, #20
 800f4a4:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800f4aa:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	681b      	ldr	r3, [r3, #0]
 800f4b0:	430a      	orrs	r2, r1
 800f4b2:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	681b      	ldr	r3, [r3, #0]
 800f4b8:	6859      	ldr	r1, [r3, #4]
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	681a      	ldr	r2, [r3, #0]
 800f4be:	4b45      	ldr	r3, [pc, #276]	@ (800f5d4 <HAL_SAI_Init+0x544>)
 800f4c0:	400b      	ands	r3, r1
 800f4c2:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	681b      	ldr	r3, [r3, #0]
 800f4c8:	6859      	ldr	r1, [r3, #4]
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	69da      	ldr	r2, [r3, #28]
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f4d2:	431a      	orrs	r2, r3
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f4d8:	431a      	orrs	r2, r3
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	681b      	ldr	r3, [r3, #0]
 800f4de:	430a      	orrs	r2, r1
 800f4e0:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	681b      	ldr	r3, [r3, #0]
 800f4e6:	6899      	ldr	r1, [r3, #8]
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	681a      	ldr	r2, [r3, #0]
 800f4ec:	4b3a      	ldr	r3, [pc, #232]	@ (800f5d8 <HAL_SAI_Init+0x548>)
 800f4ee:	400b      	ands	r3, r1
 800f4f0:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800f4f2:	687b      	ldr	r3, [r7, #4]
 800f4f4:	681b      	ldr	r3, [r3, #0]
 800f4f6:	6899      	ldr	r1, [r3, #8]
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f4fc:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800f502:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 800f508:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 800f50e:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f514:	3b01      	subs	r3, #1
 800f516:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800f518:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	681b      	ldr	r3, [r3, #0]
 800f51e:	430a      	orrs	r2, r1
 800f520:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	681b      	ldr	r3, [r3, #0]
 800f526:	68d9      	ldr	r1, [r3, #12]
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	681a      	ldr	r2, [r3, #0]
 800f52c:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800f530:	400b      	ands	r3, r1
 800f532:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	681b      	ldr	r3, [r3, #0]
 800f538:	68d9      	ldr	r1, [r3, #12]
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f542:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f548:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800f54a:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f550:	3b01      	subs	r3, #1
 800f552:	021b      	lsls	r3, r3, #8
 800f554:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	681b      	ldr	r3, [r3, #0]
 800f55a:	430a      	orrs	r2, r1
 800f55c:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	681b      	ldr	r3, [r3, #0]
 800f562:	4a1e      	ldr	r2, [pc, #120]	@ (800f5dc <HAL_SAI_Init+0x54c>)
 800f564:	4293      	cmp	r3, r2
 800f566:	d004      	beq.n	800f572 <HAL_SAI_Init+0x4e2>
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	681b      	ldr	r3, [r3, #0]
 800f56c:	4a1c      	ldr	r2, [pc, #112]	@ (800f5e0 <HAL_SAI_Init+0x550>)
 800f56e:	4293      	cmp	r3, r2
 800f570:	d119      	bne.n	800f5a6 <HAL_SAI_Init+0x516>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 800f572:	69bb      	ldr	r3, [r7, #24]
 800f574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f576:	f023 0201 	bic.w	r2, r3, #1
 800f57a:	69bb      	ldr	r3, [r7, #24]
 800f57c:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800f584:	2b01      	cmp	r3, #1
 800f586:	d10e      	bne.n	800f5a6 <HAL_SAI_Init+0x516>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f590:	3b01      	subs	r3, #1
 800f592:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800f594:	431a      	orrs	r2, r3
 800f596:	69bb      	ldr	r3, [r7, #24]
 800f598:	645a      	str	r2, [r3, #68]	@ 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 800f59a:	69bb      	ldr	r3, [r7, #24]
 800f59c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f59e:	f043 0201 	orr.w	r2, r3, #1
 800f5a2:	69bb      	ldr	r3, [r7, #24]
 800f5a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	2200      	movs	r2, #0
 800f5aa:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	2201      	movs	r2, #1
 800f5b2:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	2200      	movs	r2, #0
 800f5ba:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 800f5be:	2300      	movs	r3, #0
}
 800f5c0:	4618      	mov	r0, r3
 800f5c2:	3728      	adds	r7, #40	@ 0x28
 800f5c4:	46bd      	mov	sp, r7
 800f5c6:	bd80      	pop	{r7, pc}
 800f5c8:	cccccccd 	.word	0xcccccccd
 800f5cc:	f005c010 	.word	0xf005c010
 800f5d0:	f805c010 	.word	0xf805c010
 800f5d4:	ffff1ff0 	.word	0xffff1ff0
 800f5d8:	fff88000 	.word	0xfff88000
 800f5dc:	40015804 	.word	0x40015804
 800f5e0:	58005404 	.word	0x58005404

0800f5e4 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 800f5e4:	b580      	push	{r7, lr}
 800f5e6:	b084      	sub	sp, #16
 800f5e8:	af00      	add	r7, sp, #0
 800f5ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f5ec:	2300      	movs	r3, #0
 800f5ee:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800f5f6:	2b01      	cmp	r3, #1
 800f5f8:	d101      	bne.n	800f5fe <HAL_SAI_Abort+0x1a>
 800f5fa:	2302      	movs	r3, #2
 800f5fc:	e07d      	b.n	800f6fa <HAL_SAI_Abort+0x116>
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	2201      	movs	r2, #1
 800f602:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800f606:	6878      	ldr	r0, [r7, #4]
 800f608:	f000 fbcc 	bl	800fda4 <SAI_Disable>
 800f60c:	4603      	mov	r3, r0
 800f60e:	2b00      	cmp	r3, #0
 800f610:	d001      	beq.n	800f616 <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 800f612:	2301      	movs	r3, #1
 800f614:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	681b      	ldr	r3, [r3, #0]
 800f61a:	681b      	ldr	r3, [r3, #0]
 800f61c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f620:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f624:	d14f      	bne.n	800f6c6 <HAL_SAI_Abort+0xe2>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	681b      	ldr	r3, [r3, #0]
 800f62a:	681a      	ldr	r2, [r3, #0]
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	681b      	ldr	r3, [r3, #0]
 800f630:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800f634:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX)&& (hsai->hdmatx != NULL))
 800f636:	687b      	ldr	r3, [r7, #4]
 800f638:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800f63c:	b2db      	uxtb	r3, r3
 800f63e:	2b12      	cmp	r3, #18
 800f640:	d11d      	bne.n	800f67e <HAL_SAI_Abort+0x9a>
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f648:	2b00      	cmp	r3, #0
 800f64a:	d018      	beq.n	800f67e <HAL_SAI_Abort+0x9a>
    {
      if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f652:	4618      	mov	r0, r3
 800f654:	f7f6 f88a 	bl	800576c <HAL_DMA_Abort>
 800f658:	4603      	mov	r3, r0
 800f65a:	2b00      	cmp	r3, #0
 800f65c:	d00f      	beq.n	800f67e <HAL_SAI_Abort+0x9a>
      {
        /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f664:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f666:	2b80      	cmp	r3, #128	@ 0x80
 800f668:	d009      	beq.n	800f67e <HAL_SAI_Abort+0x9a>
        {
          status = HAL_ERROR;
 800f66a:	2301      	movs	r3, #1
 800f66c:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f674:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        }
      }
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800f684:	b2db      	uxtb	r3, r3
 800f686:	2b22      	cmp	r3, #34	@ 0x22
 800f688:	d11d      	bne.n	800f6c6 <HAL_SAI_Abort+0xe2>
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f690:	2b00      	cmp	r3, #0
 800f692:	d018      	beq.n	800f6c6 <HAL_SAI_Abort+0xe2>
    {
      if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f69a:	4618      	mov	r0, r3
 800f69c:	f7f6 f866 	bl	800576c <HAL_DMA_Abort>
 800f6a0:	4603      	mov	r3, r0
 800f6a2:	2b00      	cmp	r3, #0
 800f6a4:	d00f      	beq.n	800f6c6 <HAL_SAI_Abort+0xe2>
      {
        /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f6ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f6ae:	2b80      	cmp	r3, #128	@ 0x80
 800f6b0:	d009      	beq.n	800f6c6 <HAL_SAI_Abort+0xe2>
        {
          status = HAL_ERROR;
 800f6b2:	2301      	movs	r3, #1
 800f6b4:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f6bc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      }
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	681b      	ldr	r3, [r3, #0]
 800f6ca:	2200      	movs	r2, #0
 800f6cc:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	681b      	ldr	r3, [r3, #0]
 800f6d2:	f04f 32ff 	mov.w	r2, #4294967295
 800f6d6:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	681b      	ldr	r3, [r3, #0]
 800f6dc:	685a      	ldr	r2, [r3, #4]
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	681b      	ldr	r3, [r3, #0]
 800f6e2:	f042 0208 	orr.w	r2, r2, #8
 800f6e6:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	2201      	movs	r2, #1
 800f6ec:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	2200      	movs	r2, #0
 800f6f4:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return status;
 800f6f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f6fa:	4618      	mov	r0, r3
 800f6fc:	3710      	adds	r7, #16
 800f6fe:	46bd      	mov	sp, r7
 800f700:	bd80      	pop	{r7, pc}
	...

0800f704 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800f704:	b580      	push	{r7, lr}
 800f706:	b086      	sub	sp, #24
 800f708:	af00      	add	r7, sp, #0
 800f70a:	60f8      	str	r0, [r7, #12]
 800f70c:	60b9      	str	r1, [r7, #8]
 800f70e:	4613      	mov	r3, r2
 800f710:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 800f712:	f7f5 f919 	bl	8004948 <HAL_GetTick>
 800f716:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800f718:	68bb      	ldr	r3, [r7, #8]
 800f71a:	2b00      	cmp	r3, #0
 800f71c:	d002      	beq.n	800f724 <HAL_SAI_Transmit_DMA+0x20>
 800f71e:	88fb      	ldrh	r3, [r7, #6]
 800f720:	2b00      	cmp	r3, #0
 800f722:	d101      	bne.n	800f728 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 800f724:	2301      	movs	r3, #1
 800f726:	e098      	b.n	800f85a <HAL_SAI_Transmit_DMA+0x156>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800f728:	68fb      	ldr	r3, [r7, #12]
 800f72a:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800f72e:	b2db      	uxtb	r3, r3
 800f730:	2b01      	cmp	r3, #1
 800f732:	f040 8091 	bne.w	800f858 <HAL_SAI_Transmit_DMA+0x154>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800f736:	68fb      	ldr	r3, [r7, #12]
 800f738:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800f73c:	2b01      	cmp	r3, #1
 800f73e:	d101      	bne.n	800f744 <HAL_SAI_Transmit_DMA+0x40>
 800f740:	2302      	movs	r3, #2
 800f742:	e08a      	b.n	800f85a <HAL_SAI_Transmit_DMA+0x156>
 800f744:	68fb      	ldr	r3, [r7, #12]
 800f746:	2201      	movs	r2, #1
 800f748:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	68ba      	ldr	r2, [r7, #8]
 800f750:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 800f752:	68fb      	ldr	r3, [r7, #12]
 800f754:	88fa      	ldrh	r2, [r7, #6]
 800f756:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 800f75a:	68fb      	ldr	r3, [r7, #12]
 800f75c:	88fa      	ldrh	r2, [r7, #6]
 800f75e:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800f762:	68fb      	ldr	r3, [r7, #12]
 800f764:	2200      	movs	r2, #0
 800f766:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800f76a:	68fb      	ldr	r3, [r7, #12]
 800f76c:	2212      	movs	r2, #18
 800f76e:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800f772:	68fb      	ldr	r3, [r7, #12]
 800f774:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f778:	4a3a      	ldr	r2, [pc, #232]	@ (800f864 <HAL_SAI_Transmit_DMA+0x160>)
 800f77a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800f77c:	68fb      	ldr	r3, [r7, #12]
 800f77e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f782:	4a39      	ldr	r2, [pc, #228]	@ (800f868 <HAL_SAI_Transmit_DMA+0x164>)
 800f784:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800f786:	68fb      	ldr	r3, [r7, #12]
 800f788:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f78c:	4a37      	ldr	r2, [pc, #220]	@ (800f86c <HAL_SAI_Transmit_DMA+0x168>)
 800f78e:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 800f790:	68fb      	ldr	r3, [r7, #12]
 800f792:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f796:	2200      	movs	r2, #0
 800f798:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800f79a:	68fb      	ldr	r3, [r7, #12]
 800f79c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800f7a0:	68fb      	ldr	r3, [r7, #12]
 800f7a2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f7a4:	4619      	mov	r1, r3
 800f7a6:	68fb      	ldr	r3, [r7, #12]
 800f7a8:	681b      	ldr	r3, [r3, #0]
 800f7aa:	331c      	adds	r3, #28
 800f7ac:	461a      	mov	r2, r3
 800f7ae:	68fb      	ldr	r3, [r7, #12]
 800f7b0:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 800f7b4:	f7f5 fd70 	bl	8005298 <HAL_DMA_Start_IT>
 800f7b8:	4603      	mov	r3, r0
 800f7ba:	2b00      	cmp	r3, #0
 800f7bc:	d005      	beq.n	800f7ca <HAL_SAI_Transmit_DMA+0xc6>
    {
      __HAL_UNLOCK(hsai);
 800f7be:	68fb      	ldr	r3, [r7, #12]
 800f7c0:	2200      	movs	r2, #0
 800f7c2:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
 800f7c6:	2301      	movs	r3, #1
 800f7c8:	e047      	b.n	800f85a <HAL_SAI_Transmit_DMA+0x156>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800f7ca:	2100      	movs	r1, #0
 800f7cc:	68f8      	ldr	r0, [r7, #12]
 800f7ce:	f000 fab2 	bl	800fd36 <SAI_InterruptFlag>
 800f7d2:	4601      	mov	r1, r0
 800f7d4:	68fb      	ldr	r3, [r7, #12]
 800f7d6:	681b      	ldr	r3, [r3, #0]
 800f7d8:	691a      	ldr	r2, [r3, #16]
 800f7da:	68fb      	ldr	r3, [r7, #12]
 800f7dc:	681b      	ldr	r3, [r3, #0]
 800f7de:	430a      	orrs	r2, r1
 800f7e0:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800f7e2:	68fb      	ldr	r3, [r7, #12]
 800f7e4:	681b      	ldr	r3, [r3, #0]
 800f7e6:	681a      	ldr	r2, [r3, #0]
 800f7e8:	68fb      	ldr	r3, [r7, #12]
 800f7ea:	681b      	ldr	r3, [r3, #0]
 800f7ec:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800f7f0:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800f7f2:	e015      	b.n	800f820 <HAL_SAI_Transmit_DMA+0x11c>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 800f7f4:	f7f5 f8a8 	bl	8004948 <HAL_GetTick>
 800f7f8:	4602      	mov	r2, r0
 800f7fa:	697b      	ldr	r3, [r7, #20]
 800f7fc:	1ad3      	subs	r3, r2, r3
 800f7fe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800f802:	d90d      	bls.n	800f820 <HAL_SAI_Transmit_DMA+0x11c>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800f804:	68fb      	ldr	r3, [r7, #12]
 800f806:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f80a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800f80e:	68fb      	ldr	r3, [r7, #12]
 800f810:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800f814:	68fb      	ldr	r3, [r7, #12]
 800f816:	2200      	movs	r2, #0
 800f818:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

        return HAL_TIMEOUT;
 800f81c:	2303      	movs	r3, #3
 800f81e:	e01c      	b.n	800f85a <HAL_SAI_Transmit_DMA+0x156>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800f820:	68fb      	ldr	r3, [r7, #12]
 800f822:	681b      	ldr	r3, [r3, #0]
 800f824:	695b      	ldr	r3, [r3, #20]
 800f826:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800f82a:	2b00      	cmp	r3, #0
 800f82c:	d0e2      	beq.n	800f7f4 <HAL_SAI_Transmit_DMA+0xf0>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800f82e:	68fb      	ldr	r3, [r7, #12]
 800f830:	681b      	ldr	r3, [r3, #0]
 800f832:	681b      	ldr	r3, [r3, #0]
 800f834:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800f838:	2b00      	cmp	r3, #0
 800f83a:	d107      	bne.n	800f84c <HAL_SAI_Transmit_DMA+0x148>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800f83c:	68fb      	ldr	r3, [r7, #12]
 800f83e:	681b      	ldr	r3, [r3, #0]
 800f840:	681a      	ldr	r2, [r3, #0]
 800f842:	68fb      	ldr	r3, [r7, #12]
 800f844:	681b      	ldr	r3, [r3, #0]
 800f846:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800f84a:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800f84c:	68fb      	ldr	r3, [r7, #12]
 800f84e:	2200      	movs	r2, #0
 800f850:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 800f854:	2300      	movs	r3, #0
 800f856:	e000      	b.n	800f85a <HAL_SAI_Transmit_DMA+0x156>
  }
  else
  {
    return HAL_BUSY;
 800f858:	2302      	movs	r3, #2
  }
}
 800f85a:	4618      	mov	r0, r3
 800f85c:	3718      	adds	r7, #24
 800f85e:	46bd      	mov	sp, r7
 800f860:	bd80      	pop	{r7, pc}
 800f862:	bf00      	nop
 800f864:	0800fe79 	.word	0x0800fe79
 800f868:	0800fe19 	.word	0x0800fe19
 800f86c:	0800ff11 	.word	0x0800ff11

0800f870 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800f870:	b580      	push	{r7, lr}
 800f872:	b084      	sub	sp, #16
 800f874:	af00      	add	r7, sp, #0
 800f876:	60f8      	str	r0, [r7, #12]
 800f878:	60b9      	str	r1, [r7, #8]
 800f87a:	4613      	mov	r3, r2
 800f87c:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 800f87e:	68bb      	ldr	r3, [r7, #8]
 800f880:	2b00      	cmp	r3, #0
 800f882:	d002      	beq.n	800f88a <HAL_SAI_Receive_DMA+0x1a>
 800f884:	88fb      	ldrh	r3, [r7, #6]
 800f886:	2b00      	cmp	r3, #0
 800f888:	d101      	bne.n	800f88e <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800f88a:	2301      	movs	r3, #1
 800f88c:	e079      	b.n	800f982 <HAL_SAI_Receive_DMA+0x112>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800f88e:	68fb      	ldr	r3, [r7, #12]
 800f890:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800f894:	b2db      	uxtb	r3, r3
 800f896:	2b01      	cmp	r3, #1
 800f898:	d172      	bne.n	800f980 <HAL_SAI_Receive_DMA+0x110>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800f89a:	68fb      	ldr	r3, [r7, #12]
 800f89c:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800f8a0:	2b01      	cmp	r3, #1
 800f8a2:	d101      	bne.n	800f8a8 <HAL_SAI_Receive_DMA+0x38>
 800f8a4:	2302      	movs	r3, #2
 800f8a6:	e06c      	b.n	800f982 <HAL_SAI_Receive_DMA+0x112>
 800f8a8:	68fb      	ldr	r3, [r7, #12]
 800f8aa:	2201      	movs	r2, #1
 800f8ac:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 800f8b0:	68fb      	ldr	r3, [r7, #12]
 800f8b2:	68ba      	ldr	r2, [r7, #8]
 800f8b4:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 800f8b6:	68fb      	ldr	r3, [r7, #12]
 800f8b8:	88fa      	ldrh	r2, [r7, #6]
 800f8ba:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 800f8be:	68fb      	ldr	r3, [r7, #12]
 800f8c0:	88fa      	ldrh	r2, [r7, #6]
 800f8c2:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800f8c6:	68fb      	ldr	r3, [r7, #12]
 800f8c8:	2200      	movs	r2, #0
 800f8ca:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800f8ce:	68fb      	ldr	r3, [r7, #12]
 800f8d0:	2222      	movs	r2, #34	@ 0x22
 800f8d2:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 800f8d6:	68fb      	ldr	r3, [r7, #12]
 800f8d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f8dc:	4a2b      	ldr	r2, [pc, #172]	@ (800f98c <HAL_SAI_Receive_DMA+0x11c>)
 800f8de:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800f8e0:	68fb      	ldr	r3, [r7, #12]
 800f8e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f8e6:	4a2a      	ldr	r2, [pc, #168]	@ (800f990 <HAL_SAI_Receive_DMA+0x120>)
 800f8e8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800f8ea:	68fb      	ldr	r3, [r7, #12]
 800f8ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f8f0:	4a28      	ldr	r2, [pc, #160]	@ (800f994 <HAL_SAI_Receive_DMA+0x124>)
 800f8f2:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 800f8f4:	68fb      	ldr	r3, [r7, #12]
 800f8f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f8fa:	2200      	movs	r2, #0
 800f8fc:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 800f8fe:	68fb      	ldr	r3, [r7, #12]
 800f900:	f8d3 0084 	ldr.w	r0, [r3, #132]	@ 0x84
 800f904:	68fb      	ldr	r3, [r7, #12]
 800f906:	681b      	ldr	r3, [r3, #0]
 800f908:	331c      	adds	r3, #28
 800f90a:	4619      	mov	r1, r3
 800f90c:	68fb      	ldr	r3, [r7, #12]
 800f90e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f910:	461a      	mov	r2, r3
 800f912:	68fb      	ldr	r3, [r7, #12]
 800f914:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 800f918:	f7f5 fcbe 	bl	8005298 <HAL_DMA_Start_IT>
 800f91c:	4603      	mov	r3, r0
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d005      	beq.n	800f92e <HAL_SAI_Receive_DMA+0xbe>
    {
      __HAL_UNLOCK(hsai);
 800f922:	68fb      	ldr	r3, [r7, #12]
 800f924:	2200      	movs	r2, #0
 800f926:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
 800f92a:	2301      	movs	r3, #1
 800f92c:	e029      	b.n	800f982 <HAL_SAI_Receive_DMA+0x112>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800f92e:	2100      	movs	r1, #0
 800f930:	68f8      	ldr	r0, [r7, #12]
 800f932:	f000 fa00 	bl	800fd36 <SAI_InterruptFlag>
 800f936:	4601      	mov	r1, r0
 800f938:	68fb      	ldr	r3, [r7, #12]
 800f93a:	681b      	ldr	r3, [r3, #0]
 800f93c:	691a      	ldr	r2, [r3, #16]
 800f93e:	68fb      	ldr	r3, [r7, #12]
 800f940:	681b      	ldr	r3, [r3, #0]
 800f942:	430a      	orrs	r2, r1
 800f944:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800f946:	68fb      	ldr	r3, [r7, #12]
 800f948:	681b      	ldr	r3, [r3, #0]
 800f94a:	681a      	ldr	r2, [r3, #0]
 800f94c:	68fb      	ldr	r3, [r7, #12]
 800f94e:	681b      	ldr	r3, [r3, #0]
 800f950:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800f954:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800f956:	68fb      	ldr	r3, [r7, #12]
 800f958:	681b      	ldr	r3, [r3, #0]
 800f95a:	681b      	ldr	r3, [r3, #0]
 800f95c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800f960:	2b00      	cmp	r3, #0
 800f962:	d107      	bne.n	800f974 <HAL_SAI_Receive_DMA+0x104>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800f964:	68fb      	ldr	r3, [r7, #12]
 800f966:	681b      	ldr	r3, [r3, #0]
 800f968:	681a      	ldr	r2, [r3, #0]
 800f96a:	68fb      	ldr	r3, [r7, #12]
 800f96c:	681b      	ldr	r3, [r3, #0]
 800f96e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800f972:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800f974:	68fb      	ldr	r3, [r7, #12]
 800f976:	2200      	movs	r2, #0
 800f978:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 800f97c:	2300      	movs	r3, #0
 800f97e:	e000      	b.n	800f982 <HAL_SAI_Receive_DMA+0x112>
  }
  else
  {
    return HAL_BUSY;
 800f980:	2302      	movs	r3, #2
  }
}
 800f982:	4618      	mov	r0, r3
 800f984:	3710      	adds	r7, #16
 800f986:	46bd      	mov	sp, r7
 800f988:	bd80      	pop	{r7, pc}
 800f98a:	bf00      	nop
 800f98c:	0800fef5 	.word	0x0800fef5
 800f990:	0800fe95 	.word	0x0800fe95
 800f994:	0800ff11 	.word	0x0800ff11

0800f998 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 800f998:	b580      	push	{r7, lr}
 800f99a:	b086      	sub	sp, #24
 800f99c:	af00      	add	r7, sp, #0
 800f99e:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800f9a6:	b2db      	uxtb	r3, r3
 800f9a8:	2b00      	cmp	r3, #0
 800f9aa:	f000 81a7 	beq.w	800fcfc <HAL_SAI_IRQHandler+0x364>
  {
    uint32_t itflags = hsai->Instance->SR;
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	681b      	ldr	r3, [r3, #0]
 800f9b2:	695b      	ldr	r3, [r3, #20]
 800f9b4:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	681b      	ldr	r3, [r3, #0]
 800f9ba:	691b      	ldr	r3, [r3, #16]
 800f9bc:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	681b      	ldr	r3, [r3, #0]
 800f9c2:	681b      	ldr	r3, [r3, #0]
 800f9c4:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred ------------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 800f9c6:	697b      	ldr	r3, [r7, #20]
 800f9c8:	f003 0308 	and.w	r3, r3, #8
 800f9cc:	2b00      	cmp	r3, #0
 800f9ce:	d00a      	beq.n	800f9e6 <HAL_SAI_IRQHandler+0x4e>
 800f9d0:	693b      	ldr	r3, [r7, #16]
 800f9d2:	f003 0308 	and.w	r3, r3, #8
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	d005      	beq.n	800f9e6 <HAL_SAI_IRQHandler+0x4e>
    {
      hsai->InterruptServiceRoutine(hsai);
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f9e0:	6878      	ldr	r0, [r7, #4]
 800f9e2:	4798      	blx	r3
 800f9e4:	e18a      	b.n	800fcfc <HAL_SAI_IRQHandler+0x364>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 800f9e6:	697b      	ldr	r3, [r7, #20]
 800f9e8:	f003 0301 	and.w	r3, r3, #1
 800f9ec:	2b00      	cmp	r3, #0
 800f9ee:	d01e      	beq.n	800fa2e <HAL_SAI_IRQHandler+0x96>
 800f9f0:	693b      	ldr	r3, [r7, #16]
 800f9f2:	f003 0301 	and.w	r3, r3, #1
 800f9f6:	2b00      	cmp	r3, #0
 800f9f8:	d019      	beq.n	800fa2e <HAL_SAI_IRQHandler+0x96>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	681b      	ldr	r3, [r3, #0]
 800f9fe:	2201      	movs	r2, #1
 800fa00:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800fa08:	b2db      	uxtb	r3, r3
 800fa0a:	2b22      	cmp	r3, #34	@ 0x22
 800fa0c:	d101      	bne.n	800fa12 <HAL_SAI_IRQHandler+0x7a>
 800fa0e:	2301      	movs	r3, #1
 800fa10:	e000      	b.n	800fa14 <HAL_SAI_IRQHandler+0x7c>
 800fa12:	2302      	movs	r3, #2
 800fa14:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800fa1c:	68bb      	ldr	r3, [r7, #8]
 800fa1e:	431a      	orrs	r2, r3
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800fa26:	6878      	ldr	r0, [r7, #4]
 800fa28:	f000 f96e 	bl	800fd08 <HAL_SAI_ErrorCallback>
 800fa2c:	e166      	b.n	800fcfc <HAL_SAI_IRQHandler+0x364>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 800fa2e:	697b      	ldr	r3, [r7, #20]
 800fa30:	f003 0302 	and.w	r3, r3, #2
 800fa34:	2b00      	cmp	r3, #0
 800fa36:	d013      	beq.n	800fa60 <HAL_SAI_IRQHandler+0xc8>
 800fa38:	693b      	ldr	r3, [r7, #16]
 800fa3a:	f003 0302 	and.w	r3, r3, #2
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	d00e      	beq.n	800fa60 <HAL_SAI_IRQHandler+0xc8>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	681b      	ldr	r3, [r3, #0]
 800fa46:	2202      	movs	r2, #2
 800fa48:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fa50:	2b00      	cmp	r3, #0
 800fa52:	f000 8153 	beq.w	800fcfc <HAL_SAI_IRQHandler+0x364>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fa5c:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 800fa5e:	e14d      	b.n	800fcfc <HAL_SAI_IRQHandler+0x364>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 800fa60:	697b      	ldr	r3, [r7, #20]
 800fa62:	f003 0320 	and.w	r3, r3, #32
 800fa66:	2b00      	cmp	r3, #0
 800fa68:	d05b      	beq.n	800fb22 <HAL_SAI_IRQHandler+0x18a>
 800fa6a:	693b      	ldr	r3, [r7, #16]
 800fa6c:	f003 0320 	and.w	r3, r3, #32
 800fa70:	2b00      	cmp	r3, #0
 800fa72:	d056      	beq.n	800fb22 <HAL_SAI_IRQHandler+0x18a>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 800fa74:	687b      	ldr	r3, [r7, #4]
 800fa76:	681b      	ldr	r3, [r3, #0]
 800fa78:	2220      	movs	r2, #32
 800fa7a:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fa82:	f043 0204 	orr.w	r2, r3, #4
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fa8c:	68fb      	ldr	r3, [r7, #12]
 800fa8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fa92:	2b00      	cmp	r3, #0
 800fa94:	d03e      	beq.n	800fb14 <HAL_SAI_IRQHandler+0x17c>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800fa96:	687b      	ldr	r3, [r7, #4]
 800fa98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fa9c:	2b00      	cmp	r3, #0
 800fa9e:	d018      	beq.n	800fad2 <HAL_SAI_IRQHandler+0x13a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800faa6:	4a97      	ldr	r2, [pc, #604]	@ (800fd04 <HAL_SAI_IRQHandler+0x36c>)
 800faa8:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fab0:	4618      	mov	r0, r3
 800fab2:	f7f6 f979 	bl	8005da8 <HAL_DMA_Abort_IT>
 800fab6:	4603      	mov	r3, r0
 800fab8:	2b00      	cmp	r3, #0
 800faba:	d00a      	beq.n	800fad2 <HAL_SAI_IRQHandler+0x13a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800fabc:	687b      	ldr	r3, [r7, #4]
 800fabe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fac2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800facc:	6878      	ldr	r0, [r7, #4]
 800face:	f000 f91b 	bl	800fd08 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fad8:	2b00      	cmp	r3, #0
 800fada:	f000 810a 	beq.w	800fcf2 <HAL_SAI_IRQHandler+0x35a>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800fade:	687b      	ldr	r3, [r7, #4]
 800fae0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fae4:	4a87      	ldr	r2, [pc, #540]	@ (800fd04 <HAL_SAI_IRQHandler+0x36c>)
 800fae6:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800faee:	4618      	mov	r0, r3
 800faf0:	f7f6 f95a 	bl	8005da8 <HAL_DMA_Abort_IT>
 800faf4:	4603      	mov	r3, r0
 800faf6:	2b00      	cmp	r3, #0
 800faf8:	f000 80fb 	beq.w	800fcf2 <HAL_SAI_IRQHandler+0x35a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fb02:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800fb0c:	6878      	ldr	r0, [r7, #4]
 800fb0e:	f000 f8fb 	bl	800fd08 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fb12:	e0ee      	b.n	800fcf2 <HAL_SAI_IRQHandler+0x35a>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800fb14:	6878      	ldr	r0, [r7, #4]
 800fb16:	f7ff fd65 	bl	800f5e4 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800fb1a:	6878      	ldr	r0, [r7, #4]
 800fb1c:	f000 f8f4 	bl	800fd08 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fb20:	e0e7      	b.n	800fcf2 <HAL_SAI_IRQHandler+0x35a>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 800fb22:	697b      	ldr	r3, [r7, #20]
 800fb24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fb28:	2b00      	cmp	r3, #0
 800fb2a:	d05b      	beq.n	800fbe4 <HAL_SAI_IRQHandler+0x24c>
 800fb2c:	693b      	ldr	r3, [r7, #16]
 800fb2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fb32:	2b00      	cmp	r3, #0
 800fb34:	d056      	beq.n	800fbe4 <HAL_SAI_IRQHandler+0x24c>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 800fb36:	687b      	ldr	r3, [r7, #4]
 800fb38:	681b      	ldr	r3, [r3, #0]
 800fb3a:	2240      	movs	r2, #64	@ 0x40
 800fb3c:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fb44:	f043 0208 	orr.w	r2, r3, #8
 800fb48:	687b      	ldr	r3, [r7, #4]
 800fb4a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fb4e:	68fb      	ldr	r3, [r7, #12]
 800fb50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fb54:	2b00      	cmp	r3, #0
 800fb56:	d03e      	beq.n	800fbd6 <HAL_SAI_IRQHandler+0x23e>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800fb58:	687b      	ldr	r3, [r7, #4]
 800fb5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb5e:	2b00      	cmp	r3, #0
 800fb60:	d018      	beq.n	800fb94 <HAL_SAI_IRQHandler+0x1fc>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800fb62:	687b      	ldr	r3, [r7, #4]
 800fb64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb68:	4a66      	ldr	r2, [pc, #408]	@ (800fd04 <HAL_SAI_IRQHandler+0x36c>)
 800fb6a:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb72:	4618      	mov	r0, r3
 800fb74:	f7f6 f918 	bl	8005da8 <HAL_DMA_Abort_IT>
 800fb78:	4603      	mov	r3, r0
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	d00a      	beq.n	800fb94 <HAL_SAI_IRQHandler+0x1fc>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fb84:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800fb8e:	6878      	ldr	r0, [r7, #4]
 800fb90:	f000 f8ba 	bl	800fd08 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fb9a:	2b00      	cmp	r3, #0
 800fb9c:	f000 80ab 	beq.w	800fcf6 <HAL_SAI_IRQHandler+0x35e>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fba6:	4a57      	ldr	r2, [pc, #348]	@ (800fd04 <HAL_SAI_IRQHandler+0x36c>)
 800fba8:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fbb0:	4618      	mov	r0, r3
 800fbb2:	f7f6 f8f9 	bl	8005da8 <HAL_DMA_Abort_IT>
 800fbb6:	4603      	mov	r3, r0
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	f000 809c 	beq.w	800fcf6 <HAL_SAI_IRQHandler+0x35e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800fbbe:	687b      	ldr	r3, [r7, #4]
 800fbc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fbc4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800fbc8:	687b      	ldr	r3, [r7, #4]
 800fbca:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800fbce:	6878      	ldr	r0, [r7, #4]
 800fbd0:	f000 f89a 	bl	800fd08 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fbd4:	e08f      	b.n	800fcf6 <HAL_SAI_IRQHandler+0x35e>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800fbd6:	6878      	ldr	r0, [r7, #4]
 800fbd8:	f7ff fd04 	bl	800f5e4 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800fbdc:	6878      	ldr	r0, [r7, #4]
 800fbde:	f000 f893 	bl	800fd08 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fbe2:	e088      	b.n	800fcf6 <HAL_SAI_IRQHandler+0x35e>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 800fbe4:	697b      	ldr	r3, [r7, #20]
 800fbe6:	f003 0304 	and.w	r3, r3, #4
 800fbea:	2b00      	cmp	r3, #0
 800fbec:	d067      	beq.n	800fcbe <HAL_SAI_IRQHandler+0x326>
 800fbee:	693b      	ldr	r3, [r7, #16]
 800fbf0:	f003 0304 	and.w	r3, r3, #4
 800fbf4:	2b00      	cmp	r3, #0
 800fbf6:	d062      	beq.n	800fcbe <HAL_SAI_IRQHandler+0x326>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	681b      	ldr	r3, [r3, #0]
 800fbfc:	2204      	movs	r2, #4
 800fbfe:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fc06:	f043 0220 	orr.w	r2, r3, #32
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fc10:	68fb      	ldr	r3, [r7, #12]
 800fc12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fc16:	2b00      	cmp	r3, #0
 800fc18:	d03c      	beq.n	800fc94 <HAL_SAI_IRQHandler+0x2fc>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fc20:	2b00      	cmp	r3, #0
 800fc22:	d018      	beq.n	800fc56 <HAL_SAI_IRQHandler+0x2be>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fc2a:	4a36      	ldr	r2, [pc, #216]	@ (800fd04 <HAL_SAI_IRQHandler+0x36c>)
 800fc2c:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fc34:	4618      	mov	r0, r3
 800fc36:	f7f6 f8b7 	bl	8005da8 <HAL_DMA_Abort_IT>
 800fc3a:	4603      	mov	r3, r0
 800fc3c:	2b00      	cmp	r3, #0
 800fc3e:	d00a      	beq.n	800fc56 <HAL_SAI_IRQHandler+0x2be>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fc46:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800fc50:	6878      	ldr	r0, [r7, #4]
 800fc52:	f000 f859 	bl	800fd08 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	d04c      	beq.n	800fcfa <HAL_SAI_IRQHandler+0x362>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fc66:	4a27      	ldr	r2, [pc, #156]	@ (800fd04 <HAL_SAI_IRQHandler+0x36c>)
 800fc68:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fc70:	4618      	mov	r0, r3
 800fc72:	f7f6 f899 	bl	8005da8 <HAL_DMA_Abort_IT>
 800fc76:	4603      	mov	r3, r0
 800fc78:	2b00      	cmp	r3, #0
 800fc7a:	d03e      	beq.n	800fcfa <HAL_SAI_IRQHandler+0x362>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fc82:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800fc8c:	6878      	ldr	r0, [r7, #4]
 800fc8e:	f000 f83b 	bl	800fd08 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fc92:	e032      	b.n	800fcfa <HAL_SAI_IRQHandler+0x362>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	681b      	ldr	r3, [r3, #0]
 800fc98:	2200      	movs	r2, #0
 800fc9a:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	681b      	ldr	r3, [r3, #0]
 800fca0:	f04f 32ff 	mov.w	r2, #4294967295
 800fca4:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	2201      	movs	r2, #1
 800fcaa:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	2200      	movs	r2, #0
 800fcb2:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800fcb6:	6878      	ldr	r0, [r7, #4]
 800fcb8:	f000 f826 	bl	800fd08 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fcbc:	e01d      	b.n	800fcfa <HAL_SAI_IRQHandler+0x362>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 800fcbe:	697b      	ldr	r3, [r7, #20]
 800fcc0:	f003 0310 	and.w	r3, r3, #16
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	d019      	beq.n	800fcfc <HAL_SAI_IRQHandler+0x364>
 800fcc8:	693b      	ldr	r3, [r7, #16]
 800fcca:	f003 0310 	and.w	r3, r3, #16
 800fcce:	2b00      	cmp	r3, #0
 800fcd0:	d014      	beq.n	800fcfc <HAL_SAI_IRQHandler+0x364>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	681b      	ldr	r3, [r3, #0]
 800fcd6:	2210      	movs	r2, #16
 800fcd8:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fce0:	f043 0210 	orr.w	r2, r3, #16
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800fcea:	6878      	ldr	r0, [r7, #4]
 800fcec:	f000 f80c 	bl	800fd08 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 800fcf0:	e004      	b.n	800fcfc <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fcf2:	bf00      	nop
 800fcf4:	e002      	b.n	800fcfc <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fcf6:	bf00      	nop
 800fcf8:	e000      	b.n	800fcfc <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fcfa:	bf00      	nop
}
 800fcfc:	bf00      	nop
 800fcfe:	3718      	adds	r7, #24
 800fd00:	46bd      	mov	sp, r7
 800fd02:	bd80      	pop	{r7, pc}
 800fd04:	0800ff6f 	.word	0x0800ff6f

0800fd08 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 800fd08:	b480      	push	{r7}
 800fd0a:	b083      	sub	sp, #12
 800fd0c:	af00      	add	r7, sp, #0
 800fd0e:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 800fd10:	bf00      	nop
 800fd12:	370c      	adds	r7, #12
 800fd14:	46bd      	mov	sp, r7
 800fd16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd1a:	4770      	bx	lr

0800fd1c <HAL_SAI_GetError>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for the specified SAI Block.
  * @retval SAI Error Code
  */
uint32_t HAL_SAI_GetError(const SAI_HandleTypeDef *hsai)
{
 800fd1c:	b480      	push	{r7}
 800fd1e:	b083      	sub	sp, #12
 800fd20:	af00      	add	r7, sp, #0
 800fd22:	6078      	str	r0, [r7, #4]
  return hsai->ErrorCode;
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
}
 800fd2a:	4618      	mov	r0, r3
 800fd2c:	370c      	adds	r7, #12
 800fd2e:	46bd      	mov	sp, r7
 800fd30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd34:	4770      	bx	lr

0800fd36 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 800fd36:	b480      	push	{r7}
 800fd38:	b085      	sub	sp, #20
 800fd3a:	af00      	add	r7, sp, #0
 800fd3c:	6078      	str	r0, [r7, #4]
 800fd3e:	460b      	mov	r3, r1
 800fd40:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800fd42:	2301      	movs	r3, #1
 800fd44:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800fd46:	78fb      	ldrb	r3, [r7, #3]
 800fd48:	2b01      	cmp	r3, #1
 800fd4a:	d103      	bne.n	800fd54 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 800fd4c:	68fb      	ldr	r3, [r7, #12]
 800fd4e:	f043 0308 	orr.w	r3, r3, #8
 800fd52:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fd58:	2b08      	cmp	r3, #8
 800fd5a:	d10b      	bne.n	800fd74 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800fd60:	2b03      	cmp	r3, #3
 800fd62:	d003      	beq.n	800fd6c <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	685b      	ldr	r3, [r3, #4]
 800fd68:	2b01      	cmp	r3, #1
 800fd6a:	d103      	bne.n	800fd74 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 800fd6c:	68fb      	ldr	r3, [r7, #12]
 800fd6e:	f043 0310 	orr.w	r3, r3, #16
 800fd72:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	685b      	ldr	r3, [r3, #4]
 800fd78:	2b03      	cmp	r3, #3
 800fd7a:	d003      	beq.n	800fd84 <SAI_InterruptFlag+0x4e>
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	685b      	ldr	r3, [r3, #4]
 800fd80:	2b02      	cmp	r3, #2
 800fd82:	d104      	bne.n	800fd8e <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800fd84:	68fb      	ldr	r3, [r7, #12]
 800fd86:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800fd8a:	60fb      	str	r3, [r7, #12]
 800fd8c:	e003      	b.n	800fd96 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800fd8e:	68fb      	ldr	r3, [r7, #12]
 800fd90:	f043 0304 	orr.w	r3, r3, #4
 800fd94:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800fd96:	68fb      	ldr	r3, [r7, #12]
}
 800fd98:	4618      	mov	r0, r3
 800fd9a:	3714      	adds	r7, #20
 800fd9c:	46bd      	mov	sp, r7
 800fd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fda2:	4770      	bx	lr

0800fda4 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800fda4:	b480      	push	{r7}
 800fda6:	b085      	sub	sp, #20
 800fda8:	af00      	add	r7, sp, #0
 800fdaa:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800fdac:	4b18      	ldr	r3, [pc, #96]	@ (800fe10 <SAI_Disable+0x6c>)
 800fdae:	681b      	ldr	r3, [r3, #0]
 800fdb0:	4a18      	ldr	r2, [pc, #96]	@ (800fe14 <SAI_Disable+0x70>)
 800fdb2:	fba2 2303 	umull	r2, r3, r2, r3
 800fdb6:	0b1b      	lsrs	r3, r3, #12
 800fdb8:	009b      	lsls	r3, r3, #2
 800fdba:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800fdbc:	2300      	movs	r3, #0
 800fdbe:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	681b      	ldr	r3, [r3, #0]
 800fdc4:	681a      	ldr	r2, [r3, #0]
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	681b      	ldr	r3, [r3, #0]
 800fdca:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800fdce:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800fdd0:	68fb      	ldr	r3, [r7, #12]
 800fdd2:	2b00      	cmp	r3, #0
 800fdd4:	d10a      	bne.n	800fdec <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800fdd6:	687b      	ldr	r3, [r7, #4]
 800fdd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fddc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 800fde6:	2303      	movs	r3, #3
 800fde8:	72fb      	strb	r3, [r7, #11]
      break;
 800fdea:	e009      	b.n	800fe00 <SAI_Disable+0x5c>
    }
    count--;
 800fdec:	68fb      	ldr	r3, [r7, #12]
 800fdee:	3b01      	subs	r3, #1
 800fdf0:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800fdf2:	687b      	ldr	r3, [r7, #4]
 800fdf4:	681b      	ldr	r3, [r3, #0]
 800fdf6:	681b      	ldr	r3, [r3, #0]
 800fdf8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800fdfc:	2b00      	cmp	r3, #0
 800fdfe:	d1e7      	bne.n	800fdd0 <SAI_Disable+0x2c>

  return status;
 800fe00:	7afb      	ldrb	r3, [r7, #11]
}
 800fe02:	4618      	mov	r0, r3
 800fe04:	3714      	adds	r7, #20
 800fe06:	46bd      	mov	sp, r7
 800fe08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe0c:	4770      	bx	lr
 800fe0e:	bf00      	nop
 800fe10:	240000fc 	.word	0x240000fc
 800fe14:	95cbec1b 	.word	0x95cbec1b

0800fe18 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800fe18:	b580      	push	{r7, lr}
 800fe1a:	b084      	sub	sp, #16
 800fe1c:	af00      	add	r7, sp, #0
 800fe1e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe24:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	69db      	ldr	r3, [r3, #28]
 800fe2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fe2e:	d01c      	beq.n	800fe6a <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 800fe30:	68fb      	ldr	r3, [r7, #12]
 800fe32:	2200      	movs	r2, #0
 800fe34:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800fe38:	68fb      	ldr	r3, [r7, #12]
 800fe3a:	681b      	ldr	r3, [r3, #0]
 800fe3c:	681a      	ldr	r2, [r3, #0]
 800fe3e:	68fb      	ldr	r3, [r7, #12]
 800fe40:	681b      	ldr	r3, [r3, #0]
 800fe42:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800fe46:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800fe48:	2100      	movs	r1, #0
 800fe4a:	68f8      	ldr	r0, [r7, #12]
 800fe4c:	f7ff ff73 	bl	800fd36 <SAI_InterruptFlag>
 800fe50:	4603      	mov	r3, r0
 800fe52:	43d9      	mvns	r1, r3
 800fe54:	68fb      	ldr	r3, [r7, #12]
 800fe56:	681b      	ldr	r3, [r3, #0]
 800fe58:	691a      	ldr	r2, [r3, #16]
 800fe5a:	68fb      	ldr	r3, [r7, #12]
 800fe5c:	681b      	ldr	r3, [r3, #0]
 800fe5e:	400a      	ands	r2, r1
 800fe60:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800fe62:	68fb      	ldr	r3, [r7, #12]
 800fe64:	2201      	movs	r2, #1
 800fe66:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 800fe6a:	68f8      	ldr	r0, [r7, #12]
 800fe6c:	f004 fd80 	bl	8014970 <HAL_SAI_TxCpltCallback>
#endif
}
 800fe70:	bf00      	nop
 800fe72:	3710      	adds	r7, #16
 800fe74:	46bd      	mov	sp, r7
 800fe76:	bd80      	pop	{r7, pc}

0800fe78 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800fe78:	b580      	push	{r7, lr}
 800fe7a:	b084      	sub	sp, #16
 800fe7c:	af00      	add	r7, sp, #0
 800fe7e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe84:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800fe86:	68f8      	ldr	r0, [r7, #12]
 800fe88:	f004 fd60 	bl	801494c <HAL_SAI_TxHalfCpltCallback>
#endif
}
 800fe8c:	bf00      	nop
 800fe8e:	3710      	adds	r7, #16
 800fe90:	46bd      	mov	sp, r7
 800fe92:	bd80      	pop	{r7, pc}

0800fe94 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800fe94:	b580      	push	{r7, lr}
 800fe96:	b084      	sub	sp, #16
 800fe98:	af00      	add	r7, sp, #0
 800fe9a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fea0:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800fea2:	687b      	ldr	r3, [r7, #4]
 800fea4:	69db      	ldr	r3, [r3, #28]
 800fea6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800feaa:	d01c      	beq.n	800fee6 <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	681a      	ldr	r2, [r3, #0]
 800feb2:	68fb      	ldr	r3, [r7, #12]
 800feb4:	681b      	ldr	r3, [r3, #0]
 800feb6:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800feba:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 800febc:	68fb      	ldr	r3, [r7, #12]
 800febe:	2200      	movs	r2, #0
 800fec0:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800fec4:	2100      	movs	r1, #0
 800fec6:	68f8      	ldr	r0, [r7, #12]
 800fec8:	f7ff ff35 	bl	800fd36 <SAI_InterruptFlag>
 800fecc:	4603      	mov	r3, r0
 800fece:	43d9      	mvns	r1, r3
 800fed0:	68fb      	ldr	r3, [r7, #12]
 800fed2:	681b      	ldr	r3, [r3, #0]
 800fed4:	691a      	ldr	r2, [r3, #16]
 800fed6:	68fb      	ldr	r3, [r7, #12]
 800fed8:	681b      	ldr	r3, [r3, #0]
 800feda:	400a      	ands	r2, r1
 800fedc:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800fede:	68fb      	ldr	r3, [r7, #12]
 800fee0:	2201      	movs	r2, #1
 800fee2:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 800fee6:	68f8      	ldr	r0, [r7, #12]
 800fee8:	f004 fd66 	bl	80149b8 <HAL_SAI_RxCpltCallback>
#endif
}
 800feec:	bf00      	nop
 800feee:	3710      	adds	r7, #16
 800fef0:	46bd      	mov	sp, r7
 800fef2:	bd80      	pop	{r7, pc}

0800fef4 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800fef4:	b580      	push	{r7, lr}
 800fef6:	b084      	sub	sp, #16
 800fef8:	af00      	add	r7, sp, #0
 800fefa:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fefc:	687b      	ldr	r3, [r7, #4]
 800fefe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff00:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800ff02:	68f8      	ldr	r0, [r7, #12]
 800ff04:	f004 fd46 	bl	8014994 <HAL_SAI_RxHalfCpltCallback>
#endif
}
 800ff08:	bf00      	nop
 800ff0a:	3710      	adds	r7, #16
 800ff0c:	46bd      	mov	sp, r7
 800ff0e:	bd80      	pop	{r7, pc}

0800ff10 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800ff10:	b580      	push	{r7, lr}
 800ff12:	b084      	sub	sp, #16
 800ff14:	af00      	add	r7, sp, #0
 800ff16:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff1c:	60fb      	str	r3, [r7, #12]

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800ff1e:	6878      	ldr	r0, [r7, #4]
 800ff20:	f7f7 f8b2 	bl	8007088 <HAL_DMA_GetError>
 800ff24:	4603      	mov	r3, r0
 800ff26:	2b02      	cmp	r3, #2
 800ff28:	d01d      	beq.n	800ff66 <SAI_DMAError+0x56>
  {
    /* Set SAI error code */
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800ff2a:	68fb      	ldr	r3, [r7, #12]
 800ff2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ff30:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800ff34:	68fb      	ldr	r3, [r7, #12]
 800ff36:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800ff3a:	68fb      	ldr	r3, [r7, #12]
 800ff3c:	681b      	ldr	r3, [r3, #0]
 800ff3e:	681a      	ldr	r2, [r3, #0]
 800ff40:	68fb      	ldr	r3, [r7, #12]
 800ff42:	681b      	ldr	r3, [r3, #0]
 800ff44:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800ff48:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800ff4a:	68f8      	ldr	r0, [r7, #12]
 800ff4c:	f7ff ff2a 	bl	800fda4 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 800ff50:	68fb      	ldr	r3, [r7, #12]
 800ff52:	2201      	movs	r2, #1
 800ff54:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 800ff58:	68fb      	ldr	r3, [r7, #12]
 800ff5a:	2200      	movs	r2, #0
 800ff5c:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
    hsai->ErrorCallback(hsai);
#else
    HAL_SAI_ErrorCallback(hsai);
 800ff60:	68f8      	ldr	r0, [r7, #12]
 800ff62:	f7ff fed1 	bl	800fd08 <HAL_SAI_ErrorCallback>
#endif
  }
}
 800ff66:	bf00      	nop
 800ff68:	3710      	adds	r7, #16
 800ff6a:	46bd      	mov	sp, r7
 800ff6c:	bd80      	pop	{r7, pc}

0800ff6e <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800ff6e:	b580      	push	{r7, lr}
 800ff70:	b084      	sub	sp, #16
 800ff72:	af00      	add	r7, sp, #0
 800ff74:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ff76:	687b      	ldr	r3, [r7, #4]
 800ff78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff7a:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800ff7c:	68fb      	ldr	r3, [r7, #12]
 800ff7e:	681b      	ldr	r3, [r3, #0]
 800ff80:	681a      	ldr	r2, [r3, #0]
 800ff82:	68fb      	ldr	r3, [r7, #12]
 800ff84:	681b      	ldr	r3, [r3, #0]
 800ff86:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800ff8a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 800ff8c:	68fb      	ldr	r3, [r7, #12]
 800ff8e:	681b      	ldr	r3, [r3, #0]
 800ff90:	2200      	movs	r2, #0
 800ff92:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800ff94:	68fb      	ldr	r3, [r7, #12]
 800ff96:	681b      	ldr	r3, [r3, #0]
 800ff98:	f04f 32ff 	mov.w	r2, #4294967295
 800ff9c:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 800ff9e:	68fb      	ldr	r3, [r7, #12]
 800ffa0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ffa4:	2b20      	cmp	r3, #32
 800ffa6:	d00a      	beq.n	800ffbe <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800ffa8:	68f8      	ldr	r0, [r7, #12]
 800ffaa:	f7ff fefb 	bl	800fda4 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800ffae:	68fb      	ldr	r3, [r7, #12]
 800ffb0:	681b      	ldr	r3, [r3, #0]
 800ffb2:	685a      	ldr	r2, [r3, #4]
 800ffb4:	68fb      	ldr	r3, [r7, #12]
 800ffb6:	681b      	ldr	r3, [r3, #0]
 800ffb8:	f042 0208 	orr.w	r2, r2, #8
 800ffbc:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 800ffbe:	68fb      	ldr	r3, [r7, #12]
 800ffc0:	2201      	movs	r2, #1
 800ffc2:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 800ffc6:	68fb      	ldr	r3, [r7, #12]
 800ffc8:	2200      	movs	r2, #0
 800ffca:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800ffce:	68f8      	ldr	r0, [r7, #12]
 800ffd0:	f7ff fe9a 	bl	800fd08 <HAL_SAI_ErrorCallback>
#endif
}
 800ffd4:	bf00      	nop
 800ffd6:	3710      	adds	r7, #16
 800ffd8:	46bd      	mov	sp, r7
 800ffda:	bd80      	pop	{r7, pc}

0800ffdc <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800ffdc:	b580      	push	{r7, lr}
 800ffde:	b082      	sub	sp, #8
 800ffe0:	af00      	add	r7, sp, #0
 800ffe2:	6078      	str	r0, [r7, #4]
 800ffe4:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	2b00      	cmp	r3, #0
 800ffea:	d101      	bne.n	800fff0 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800ffec:	2301      	movs	r3, #1
 800ffee:	e02b      	b.n	8010048 <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800fff0:	687b      	ldr	r3, [r7, #4]
 800fff2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800fff6:	b2db      	uxtb	r3, r3
 800fff8:	2b00      	cmp	r3, #0
 800fffa:	d106      	bne.n	801000a <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	2200      	movs	r2, #0
 8010000:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8010004:	6878      	ldr	r0, [r7, #4]
 8010006:	f004 f875 	bl	80140f4 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 801000a:	687b      	ldr	r3, [r7, #4]
 801000c:	2202      	movs	r2, #2
 801000e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	681a      	ldr	r2, [r3, #0]
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	3304      	adds	r3, #4
 801001a:	4619      	mov	r1, r3
 801001c:	4610      	mov	r0, r2
 801001e:	f001 f9e1 	bl	80113e4 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8010022:	687b      	ldr	r3, [r7, #4]
 8010024:	6818      	ldr	r0, [r3, #0]
 8010026:	687b      	ldr	r3, [r7, #4]
 8010028:	685b      	ldr	r3, [r3, #4]
 801002a:	461a      	mov	r2, r3
 801002c:	6839      	ldr	r1, [r7, #0]
 801002e:	f001 fa35 	bl	801149c <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 8010032:	4b07      	ldr	r3, [pc, #28]	@ (8010050 <HAL_SDRAM_Init+0x74>)
 8010034:	681b      	ldr	r3, [r3, #0]
 8010036:	4a06      	ldr	r2, [pc, #24]	@ (8010050 <HAL_SDRAM_Init+0x74>)
 8010038:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 801003c:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 801003e:	687b      	ldr	r3, [r7, #4]
 8010040:	2201      	movs	r2, #1
 8010042:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8010046:	2300      	movs	r3, #0
}
 8010048:	4618      	mov	r0, r3
 801004a:	3708      	adds	r7, #8
 801004c:	46bd      	mov	sp, r7
 801004e:	bd80      	pop	{r7, pc}
 8010050:	52004000 	.word	0x52004000

08010054 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8010054:	b580      	push	{r7, lr}
 8010056:	b086      	sub	sp, #24
 8010058:	af00      	add	r7, sp, #0
 801005a:	60f8      	str	r0, [r7, #12]
 801005c:	60b9      	str	r1, [r7, #8]
 801005e:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8010060:	68fb      	ldr	r3, [r7, #12]
 8010062:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8010066:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8010068:	7dfb      	ldrb	r3, [r7, #23]
 801006a:	2b02      	cmp	r3, #2
 801006c:	d101      	bne.n	8010072 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 801006e:	2302      	movs	r3, #2
 8010070:	e021      	b.n	80100b6 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8010072:	7dfb      	ldrb	r3, [r7, #23]
 8010074:	2b01      	cmp	r3, #1
 8010076:	d002      	beq.n	801007e <HAL_SDRAM_SendCommand+0x2a>
 8010078:	7dfb      	ldrb	r3, [r7, #23]
 801007a:	2b05      	cmp	r3, #5
 801007c:	d118      	bne.n	80100b0 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 801007e:	68fb      	ldr	r3, [r7, #12]
 8010080:	2202      	movs	r2, #2
 8010082:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8010086:	68fb      	ldr	r3, [r7, #12]
 8010088:	681b      	ldr	r3, [r3, #0]
 801008a:	687a      	ldr	r2, [r7, #4]
 801008c:	68b9      	ldr	r1, [r7, #8]
 801008e:	4618      	mov	r0, r3
 8010090:	f001 fa6e 	bl	8011570 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8010094:	68bb      	ldr	r3, [r7, #8]
 8010096:	681b      	ldr	r3, [r3, #0]
 8010098:	2b02      	cmp	r3, #2
 801009a:	d104      	bne.n	80100a6 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 801009c:	68fb      	ldr	r3, [r7, #12]
 801009e:	2205      	movs	r2, #5
 80100a0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80100a4:	e006      	b.n	80100b4 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 80100a6:	68fb      	ldr	r3, [r7, #12]
 80100a8:	2201      	movs	r2, #1
 80100aa:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80100ae:	e001      	b.n	80100b4 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 80100b0:	2301      	movs	r3, #1
 80100b2:	e000      	b.n	80100b6 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 80100b4:	2300      	movs	r3, #0
}
 80100b6:	4618      	mov	r0, r3
 80100b8:	3718      	adds	r7, #24
 80100ba:	46bd      	mov	sp, r7
 80100bc:	bd80      	pop	{r7, pc}

080100be <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 80100be:	b580      	push	{r7, lr}
 80100c0:	b082      	sub	sp, #8
 80100c2:	af00      	add	r7, sp, #0
 80100c4:	6078      	str	r0, [r7, #4]
 80100c6:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80100ce:	b2db      	uxtb	r3, r3
 80100d0:	2b02      	cmp	r3, #2
 80100d2:	d101      	bne.n	80100d8 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 80100d4:	2302      	movs	r3, #2
 80100d6:	e016      	b.n	8010106 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80100de:	b2db      	uxtb	r3, r3
 80100e0:	2b01      	cmp	r3, #1
 80100e2:	d10f      	bne.n	8010104 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80100e4:	687b      	ldr	r3, [r7, #4]
 80100e6:	2202      	movs	r2, #2
 80100e8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 80100ec:	687b      	ldr	r3, [r7, #4]
 80100ee:	681b      	ldr	r3, [r3, #0]
 80100f0:	6839      	ldr	r1, [r7, #0]
 80100f2:	4618      	mov	r0, r3
 80100f4:	f001 fa60 	bl	80115b8 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 80100f8:	687b      	ldr	r3, [r7, #4]
 80100fa:	2201      	movs	r2, #1
 80100fc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8010100:	2300      	movs	r3, #0
 8010102:	e000      	b.n	8010106 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8010104:	2301      	movs	r3, #1
}
 8010106:	4618      	mov	r0, r3
 8010108:	3708      	adds	r7, #8
 801010a:	46bd      	mov	sp, r7
 801010c:	bd80      	pop	{r7, pc}

0801010e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 801010e:	b580      	push	{r7, lr}
 8010110:	b082      	sub	sp, #8
 8010112:	af00      	add	r7, sp, #0
 8010114:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	2b00      	cmp	r3, #0
 801011a:	d101      	bne.n	8010120 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801011c:	2301      	movs	r3, #1
 801011e:	e042      	b.n	80101a6 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010126:	2b00      	cmp	r3, #0
 8010128:	d106      	bne.n	8010138 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	2200      	movs	r2, #0
 801012e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8010132:	6878      	ldr	r0, [r7, #4]
 8010134:	f005 fec2 	bl	8015ebc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	2224      	movs	r2, #36	@ 0x24
 801013c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	681b      	ldr	r3, [r3, #0]
 8010144:	681a      	ldr	r2, [r3, #0]
 8010146:	687b      	ldr	r3, [r7, #4]
 8010148:	681b      	ldr	r3, [r3, #0]
 801014a:	f022 0201 	bic.w	r2, r2, #1
 801014e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8010150:	687b      	ldr	r3, [r7, #4]
 8010152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010154:	2b00      	cmp	r3, #0
 8010156:	d002      	beq.n	801015e <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8010158:	6878      	ldr	r0, [r7, #4]
 801015a:	f000 fe1f 	bl	8010d9c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 801015e:	6878      	ldr	r0, [r7, #4]
 8010160:	f000 f8b4 	bl	80102cc <UART_SetConfig>
 8010164:	4603      	mov	r3, r0
 8010166:	2b01      	cmp	r3, #1
 8010168:	d101      	bne.n	801016e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 801016a:	2301      	movs	r3, #1
 801016c:	e01b      	b.n	80101a6 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	681b      	ldr	r3, [r3, #0]
 8010172:	685a      	ldr	r2, [r3, #4]
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	681b      	ldr	r3, [r3, #0]
 8010178:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 801017c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801017e:	687b      	ldr	r3, [r7, #4]
 8010180:	681b      	ldr	r3, [r3, #0]
 8010182:	689a      	ldr	r2, [r3, #8]
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	681b      	ldr	r3, [r3, #0]
 8010188:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 801018c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 801018e:	687b      	ldr	r3, [r7, #4]
 8010190:	681b      	ldr	r3, [r3, #0]
 8010192:	681a      	ldr	r2, [r3, #0]
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	681b      	ldr	r3, [r3, #0]
 8010198:	f042 0201 	orr.w	r2, r2, #1
 801019c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 801019e:	6878      	ldr	r0, [r7, #4]
 80101a0:	f000 fe9e 	bl	8010ee0 <UART_CheckIdleState>
 80101a4:	4603      	mov	r3, r0
}
 80101a6:	4618      	mov	r0, r3
 80101a8:	3708      	adds	r7, #8
 80101aa:	46bd      	mov	sp, r7
 80101ac:	bd80      	pop	{r7, pc}

080101ae <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80101ae:	b580      	push	{r7, lr}
 80101b0:	b08a      	sub	sp, #40	@ 0x28
 80101b2:	af02      	add	r7, sp, #8
 80101b4:	60f8      	str	r0, [r7, #12]
 80101b6:	60b9      	str	r1, [r7, #8]
 80101b8:	603b      	str	r3, [r7, #0]
 80101ba:	4613      	mov	r3, r2
 80101bc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80101be:	68fb      	ldr	r3, [r7, #12]
 80101c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80101c4:	2b20      	cmp	r3, #32
 80101c6:	d17b      	bne.n	80102c0 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80101c8:	68bb      	ldr	r3, [r7, #8]
 80101ca:	2b00      	cmp	r3, #0
 80101cc:	d002      	beq.n	80101d4 <HAL_UART_Transmit+0x26>
 80101ce:	88fb      	ldrh	r3, [r7, #6]
 80101d0:	2b00      	cmp	r3, #0
 80101d2:	d101      	bne.n	80101d8 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80101d4:	2301      	movs	r3, #1
 80101d6:	e074      	b.n	80102c2 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80101d8:	68fb      	ldr	r3, [r7, #12]
 80101da:	2200      	movs	r2, #0
 80101dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80101e0:	68fb      	ldr	r3, [r7, #12]
 80101e2:	2221      	movs	r2, #33	@ 0x21
 80101e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80101e8:	f7f4 fbae 	bl	8004948 <HAL_GetTick>
 80101ec:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80101ee:	68fb      	ldr	r3, [r7, #12]
 80101f0:	88fa      	ldrh	r2, [r7, #6]
 80101f2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80101f6:	68fb      	ldr	r3, [r7, #12]
 80101f8:	88fa      	ldrh	r2, [r7, #6]
 80101fa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80101fe:	68fb      	ldr	r3, [r7, #12]
 8010200:	689b      	ldr	r3, [r3, #8]
 8010202:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010206:	d108      	bne.n	801021a <HAL_UART_Transmit+0x6c>
 8010208:	68fb      	ldr	r3, [r7, #12]
 801020a:	691b      	ldr	r3, [r3, #16]
 801020c:	2b00      	cmp	r3, #0
 801020e:	d104      	bne.n	801021a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8010210:	2300      	movs	r3, #0
 8010212:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8010214:	68bb      	ldr	r3, [r7, #8]
 8010216:	61bb      	str	r3, [r7, #24]
 8010218:	e003      	b.n	8010222 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 801021a:	68bb      	ldr	r3, [r7, #8]
 801021c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 801021e:	2300      	movs	r3, #0
 8010220:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8010222:	e030      	b.n	8010286 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8010224:	683b      	ldr	r3, [r7, #0]
 8010226:	9300      	str	r3, [sp, #0]
 8010228:	697b      	ldr	r3, [r7, #20]
 801022a:	2200      	movs	r2, #0
 801022c:	2180      	movs	r1, #128	@ 0x80
 801022e:	68f8      	ldr	r0, [r7, #12]
 8010230:	f000 ff00 	bl	8011034 <UART_WaitOnFlagUntilTimeout>
 8010234:	4603      	mov	r3, r0
 8010236:	2b00      	cmp	r3, #0
 8010238:	d005      	beq.n	8010246 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 801023a:	68fb      	ldr	r3, [r7, #12]
 801023c:	2220      	movs	r2, #32
 801023e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8010242:	2303      	movs	r3, #3
 8010244:	e03d      	b.n	80102c2 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8010246:	69fb      	ldr	r3, [r7, #28]
 8010248:	2b00      	cmp	r3, #0
 801024a:	d10b      	bne.n	8010264 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 801024c:	69bb      	ldr	r3, [r7, #24]
 801024e:	881b      	ldrh	r3, [r3, #0]
 8010250:	461a      	mov	r2, r3
 8010252:	68fb      	ldr	r3, [r7, #12]
 8010254:	681b      	ldr	r3, [r3, #0]
 8010256:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801025a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 801025c:	69bb      	ldr	r3, [r7, #24]
 801025e:	3302      	adds	r3, #2
 8010260:	61bb      	str	r3, [r7, #24]
 8010262:	e007      	b.n	8010274 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8010264:	69fb      	ldr	r3, [r7, #28]
 8010266:	781a      	ldrb	r2, [r3, #0]
 8010268:	68fb      	ldr	r3, [r7, #12]
 801026a:	681b      	ldr	r3, [r3, #0]
 801026c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 801026e:	69fb      	ldr	r3, [r7, #28]
 8010270:	3301      	adds	r3, #1
 8010272:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8010274:	68fb      	ldr	r3, [r7, #12]
 8010276:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 801027a:	b29b      	uxth	r3, r3
 801027c:	3b01      	subs	r3, #1
 801027e:	b29a      	uxth	r2, r3
 8010280:	68fb      	ldr	r3, [r7, #12]
 8010282:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8010286:	68fb      	ldr	r3, [r7, #12]
 8010288:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 801028c:	b29b      	uxth	r3, r3
 801028e:	2b00      	cmp	r3, #0
 8010290:	d1c8      	bne.n	8010224 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8010292:	683b      	ldr	r3, [r7, #0]
 8010294:	9300      	str	r3, [sp, #0]
 8010296:	697b      	ldr	r3, [r7, #20]
 8010298:	2200      	movs	r2, #0
 801029a:	2140      	movs	r1, #64	@ 0x40
 801029c:	68f8      	ldr	r0, [r7, #12]
 801029e:	f000 fec9 	bl	8011034 <UART_WaitOnFlagUntilTimeout>
 80102a2:	4603      	mov	r3, r0
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	d005      	beq.n	80102b4 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80102a8:	68fb      	ldr	r3, [r7, #12]
 80102aa:	2220      	movs	r2, #32
 80102ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80102b0:	2303      	movs	r3, #3
 80102b2:	e006      	b.n	80102c2 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80102b4:	68fb      	ldr	r3, [r7, #12]
 80102b6:	2220      	movs	r2, #32
 80102b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80102bc:	2300      	movs	r3, #0
 80102be:	e000      	b.n	80102c2 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80102c0:	2302      	movs	r3, #2
  }
}
 80102c2:	4618      	mov	r0, r3
 80102c4:	3720      	adds	r7, #32
 80102c6:	46bd      	mov	sp, r7
 80102c8:	bd80      	pop	{r7, pc}
	...

080102cc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80102cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80102d0:	b092      	sub	sp, #72	@ 0x48
 80102d2:	af00      	add	r7, sp, #0
 80102d4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80102d6:	2300      	movs	r3, #0
 80102d8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80102dc:	697b      	ldr	r3, [r7, #20]
 80102de:	689a      	ldr	r2, [r3, #8]
 80102e0:	697b      	ldr	r3, [r7, #20]
 80102e2:	691b      	ldr	r3, [r3, #16]
 80102e4:	431a      	orrs	r2, r3
 80102e6:	697b      	ldr	r3, [r7, #20]
 80102e8:	695b      	ldr	r3, [r3, #20]
 80102ea:	431a      	orrs	r2, r3
 80102ec:	697b      	ldr	r3, [r7, #20]
 80102ee:	69db      	ldr	r3, [r3, #28]
 80102f0:	4313      	orrs	r3, r2
 80102f2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80102f4:	697b      	ldr	r3, [r7, #20]
 80102f6:	681b      	ldr	r3, [r3, #0]
 80102f8:	681a      	ldr	r2, [r3, #0]
 80102fa:	4bbe      	ldr	r3, [pc, #760]	@ (80105f4 <UART_SetConfig+0x328>)
 80102fc:	4013      	ands	r3, r2
 80102fe:	697a      	ldr	r2, [r7, #20]
 8010300:	6812      	ldr	r2, [r2, #0]
 8010302:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010304:	430b      	orrs	r3, r1
 8010306:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010308:	697b      	ldr	r3, [r7, #20]
 801030a:	681b      	ldr	r3, [r3, #0]
 801030c:	685b      	ldr	r3, [r3, #4]
 801030e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8010312:	697b      	ldr	r3, [r7, #20]
 8010314:	68da      	ldr	r2, [r3, #12]
 8010316:	697b      	ldr	r3, [r7, #20]
 8010318:	681b      	ldr	r3, [r3, #0]
 801031a:	430a      	orrs	r2, r1
 801031c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 801031e:	697b      	ldr	r3, [r7, #20]
 8010320:	699b      	ldr	r3, [r3, #24]
 8010322:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8010324:	697b      	ldr	r3, [r7, #20]
 8010326:	681b      	ldr	r3, [r3, #0]
 8010328:	4ab3      	ldr	r2, [pc, #716]	@ (80105f8 <UART_SetConfig+0x32c>)
 801032a:	4293      	cmp	r3, r2
 801032c:	d004      	beq.n	8010338 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 801032e:	697b      	ldr	r3, [r7, #20]
 8010330:	6a1b      	ldr	r3, [r3, #32]
 8010332:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010334:	4313      	orrs	r3, r2
 8010336:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010338:	697b      	ldr	r3, [r7, #20]
 801033a:	681b      	ldr	r3, [r3, #0]
 801033c:	689a      	ldr	r2, [r3, #8]
 801033e:	4baf      	ldr	r3, [pc, #700]	@ (80105fc <UART_SetConfig+0x330>)
 8010340:	4013      	ands	r3, r2
 8010342:	697a      	ldr	r2, [r7, #20]
 8010344:	6812      	ldr	r2, [r2, #0]
 8010346:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010348:	430b      	orrs	r3, r1
 801034a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 801034c:	697b      	ldr	r3, [r7, #20]
 801034e:	681b      	ldr	r3, [r3, #0]
 8010350:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010352:	f023 010f 	bic.w	r1, r3, #15
 8010356:	697b      	ldr	r3, [r7, #20]
 8010358:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801035a:	697b      	ldr	r3, [r7, #20]
 801035c:	681b      	ldr	r3, [r3, #0]
 801035e:	430a      	orrs	r2, r1
 8010360:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010362:	697b      	ldr	r3, [r7, #20]
 8010364:	681b      	ldr	r3, [r3, #0]
 8010366:	4aa6      	ldr	r2, [pc, #664]	@ (8010600 <UART_SetConfig+0x334>)
 8010368:	4293      	cmp	r3, r2
 801036a:	d177      	bne.n	801045c <UART_SetConfig+0x190>
 801036c:	4ba5      	ldr	r3, [pc, #660]	@ (8010604 <UART_SetConfig+0x338>)
 801036e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010370:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8010374:	2b28      	cmp	r3, #40	@ 0x28
 8010376:	d86d      	bhi.n	8010454 <UART_SetConfig+0x188>
 8010378:	a201      	add	r2, pc, #4	@ (adr r2, 8010380 <UART_SetConfig+0xb4>)
 801037a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801037e:	bf00      	nop
 8010380:	08010425 	.word	0x08010425
 8010384:	08010455 	.word	0x08010455
 8010388:	08010455 	.word	0x08010455
 801038c:	08010455 	.word	0x08010455
 8010390:	08010455 	.word	0x08010455
 8010394:	08010455 	.word	0x08010455
 8010398:	08010455 	.word	0x08010455
 801039c:	08010455 	.word	0x08010455
 80103a0:	0801042d 	.word	0x0801042d
 80103a4:	08010455 	.word	0x08010455
 80103a8:	08010455 	.word	0x08010455
 80103ac:	08010455 	.word	0x08010455
 80103b0:	08010455 	.word	0x08010455
 80103b4:	08010455 	.word	0x08010455
 80103b8:	08010455 	.word	0x08010455
 80103bc:	08010455 	.word	0x08010455
 80103c0:	08010435 	.word	0x08010435
 80103c4:	08010455 	.word	0x08010455
 80103c8:	08010455 	.word	0x08010455
 80103cc:	08010455 	.word	0x08010455
 80103d0:	08010455 	.word	0x08010455
 80103d4:	08010455 	.word	0x08010455
 80103d8:	08010455 	.word	0x08010455
 80103dc:	08010455 	.word	0x08010455
 80103e0:	0801043d 	.word	0x0801043d
 80103e4:	08010455 	.word	0x08010455
 80103e8:	08010455 	.word	0x08010455
 80103ec:	08010455 	.word	0x08010455
 80103f0:	08010455 	.word	0x08010455
 80103f4:	08010455 	.word	0x08010455
 80103f8:	08010455 	.word	0x08010455
 80103fc:	08010455 	.word	0x08010455
 8010400:	08010445 	.word	0x08010445
 8010404:	08010455 	.word	0x08010455
 8010408:	08010455 	.word	0x08010455
 801040c:	08010455 	.word	0x08010455
 8010410:	08010455 	.word	0x08010455
 8010414:	08010455 	.word	0x08010455
 8010418:	08010455 	.word	0x08010455
 801041c:	08010455 	.word	0x08010455
 8010420:	0801044d 	.word	0x0801044d
 8010424:	2301      	movs	r3, #1
 8010426:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801042a:	e222      	b.n	8010872 <UART_SetConfig+0x5a6>
 801042c:	2304      	movs	r3, #4
 801042e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010432:	e21e      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010434:	2308      	movs	r3, #8
 8010436:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801043a:	e21a      	b.n	8010872 <UART_SetConfig+0x5a6>
 801043c:	2310      	movs	r3, #16
 801043e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010442:	e216      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010444:	2320      	movs	r3, #32
 8010446:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801044a:	e212      	b.n	8010872 <UART_SetConfig+0x5a6>
 801044c:	2340      	movs	r3, #64	@ 0x40
 801044e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010452:	e20e      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010454:	2380      	movs	r3, #128	@ 0x80
 8010456:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801045a:	e20a      	b.n	8010872 <UART_SetConfig+0x5a6>
 801045c:	697b      	ldr	r3, [r7, #20]
 801045e:	681b      	ldr	r3, [r3, #0]
 8010460:	4a69      	ldr	r2, [pc, #420]	@ (8010608 <UART_SetConfig+0x33c>)
 8010462:	4293      	cmp	r3, r2
 8010464:	d130      	bne.n	80104c8 <UART_SetConfig+0x1fc>
 8010466:	4b67      	ldr	r3, [pc, #412]	@ (8010604 <UART_SetConfig+0x338>)
 8010468:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801046a:	f003 0307 	and.w	r3, r3, #7
 801046e:	2b05      	cmp	r3, #5
 8010470:	d826      	bhi.n	80104c0 <UART_SetConfig+0x1f4>
 8010472:	a201      	add	r2, pc, #4	@ (adr r2, 8010478 <UART_SetConfig+0x1ac>)
 8010474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010478:	08010491 	.word	0x08010491
 801047c:	08010499 	.word	0x08010499
 8010480:	080104a1 	.word	0x080104a1
 8010484:	080104a9 	.word	0x080104a9
 8010488:	080104b1 	.word	0x080104b1
 801048c:	080104b9 	.word	0x080104b9
 8010490:	2300      	movs	r3, #0
 8010492:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010496:	e1ec      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010498:	2304      	movs	r3, #4
 801049a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801049e:	e1e8      	b.n	8010872 <UART_SetConfig+0x5a6>
 80104a0:	2308      	movs	r3, #8
 80104a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80104a6:	e1e4      	b.n	8010872 <UART_SetConfig+0x5a6>
 80104a8:	2310      	movs	r3, #16
 80104aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80104ae:	e1e0      	b.n	8010872 <UART_SetConfig+0x5a6>
 80104b0:	2320      	movs	r3, #32
 80104b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80104b6:	e1dc      	b.n	8010872 <UART_SetConfig+0x5a6>
 80104b8:	2340      	movs	r3, #64	@ 0x40
 80104ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80104be:	e1d8      	b.n	8010872 <UART_SetConfig+0x5a6>
 80104c0:	2380      	movs	r3, #128	@ 0x80
 80104c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80104c6:	e1d4      	b.n	8010872 <UART_SetConfig+0x5a6>
 80104c8:	697b      	ldr	r3, [r7, #20]
 80104ca:	681b      	ldr	r3, [r3, #0]
 80104cc:	4a4f      	ldr	r2, [pc, #316]	@ (801060c <UART_SetConfig+0x340>)
 80104ce:	4293      	cmp	r3, r2
 80104d0:	d130      	bne.n	8010534 <UART_SetConfig+0x268>
 80104d2:	4b4c      	ldr	r3, [pc, #304]	@ (8010604 <UART_SetConfig+0x338>)
 80104d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80104d6:	f003 0307 	and.w	r3, r3, #7
 80104da:	2b05      	cmp	r3, #5
 80104dc:	d826      	bhi.n	801052c <UART_SetConfig+0x260>
 80104de:	a201      	add	r2, pc, #4	@ (adr r2, 80104e4 <UART_SetConfig+0x218>)
 80104e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80104e4:	080104fd 	.word	0x080104fd
 80104e8:	08010505 	.word	0x08010505
 80104ec:	0801050d 	.word	0x0801050d
 80104f0:	08010515 	.word	0x08010515
 80104f4:	0801051d 	.word	0x0801051d
 80104f8:	08010525 	.word	0x08010525
 80104fc:	2300      	movs	r3, #0
 80104fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010502:	e1b6      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010504:	2304      	movs	r3, #4
 8010506:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801050a:	e1b2      	b.n	8010872 <UART_SetConfig+0x5a6>
 801050c:	2308      	movs	r3, #8
 801050e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010512:	e1ae      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010514:	2310      	movs	r3, #16
 8010516:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801051a:	e1aa      	b.n	8010872 <UART_SetConfig+0x5a6>
 801051c:	2320      	movs	r3, #32
 801051e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010522:	e1a6      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010524:	2340      	movs	r3, #64	@ 0x40
 8010526:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801052a:	e1a2      	b.n	8010872 <UART_SetConfig+0x5a6>
 801052c:	2380      	movs	r3, #128	@ 0x80
 801052e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010532:	e19e      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010534:	697b      	ldr	r3, [r7, #20]
 8010536:	681b      	ldr	r3, [r3, #0]
 8010538:	4a35      	ldr	r2, [pc, #212]	@ (8010610 <UART_SetConfig+0x344>)
 801053a:	4293      	cmp	r3, r2
 801053c:	d130      	bne.n	80105a0 <UART_SetConfig+0x2d4>
 801053e:	4b31      	ldr	r3, [pc, #196]	@ (8010604 <UART_SetConfig+0x338>)
 8010540:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010542:	f003 0307 	and.w	r3, r3, #7
 8010546:	2b05      	cmp	r3, #5
 8010548:	d826      	bhi.n	8010598 <UART_SetConfig+0x2cc>
 801054a:	a201      	add	r2, pc, #4	@ (adr r2, 8010550 <UART_SetConfig+0x284>)
 801054c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010550:	08010569 	.word	0x08010569
 8010554:	08010571 	.word	0x08010571
 8010558:	08010579 	.word	0x08010579
 801055c:	08010581 	.word	0x08010581
 8010560:	08010589 	.word	0x08010589
 8010564:	08010591 	.word	0x08010591
 8010568:	2300      	movs	r3, #0
 801056a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801056e:	e180      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010570:	2304      	movs	r3, #4
 8010572:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010576:	e17c      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010578:	2308      	movs	r3, #8
 801057a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801057e:	e178      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010580:	2310      	movs	r3, #16
 8010582:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010586:	e174      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010588:	2320      	movs	r3, #32
 801058a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801058e:	e170      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010590:	2340      	movs	r3, #64	@ 0x40
 8010592:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010596:	e16c      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010598:	2380      	movs	r3, #128	@ 0x80
 801059a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801059e:	e168      	b.n	8010872 <UART_SetConfig+0x5a6>
 80105a0:	697b      	ldr	r3, [r7, #20]
 80105a2:	681b      	ldr	r3, [r3, #0]
 80105a4:	4a1b      	ldr	r2, [pc, #108]	@ (8010614 <UART_SetConfig+0x348>)
 80105a6:	4293      	cmp	r3, r2
 80105a8:	d142      	bne.n	8010630 <UART_SetConfig+0x364>
 80105aa:	4b16      	ldr	r3, [pc, #88]	@ (8010604 <UART_SetConfig+0x338>)
 80105ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80105ae:	f003 0307 	and.w	r3, r3, #7
 80105b2:	2b05      	cmp	r3, #5
 80105b4:	d838      	bhi.n	8010628 <UART_SetConfig+0x35c>
 80105b6:	a201      	add	r2, pc, #4	@ (adr r2, 80105bc <UART_SetConfig+0x2f0>)
 80105b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80105bc:	080105d5 	.word	0x080105d5
 80105c0:	080105dd 	.word	0x080105dd
 80105c4:	080105e5 	.word	0x080105e5
 80105c8:	080105ed 	.word	0x080105ed
 80105cc:	08010619 	.word	0x08010619
 80105d0:	08010621 	.word	0x08010621
 80105d4:	2300      	movs	r3, #0
 80105d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105da:	e14a      	b.n	8010872 <UART_SetConfig+0x5a6>
 80105dc:	2304      	movs	r3, #4
 80105de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105e2:	e146      	b.n	8010872 <UART_SetConfig+0x5a6>
 80105e4:	2308      	movs	r3, #8
 80105e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105ea:	e142      	b.n	8010872 <UART_SetConfig+0x5a6>
 80105ec:	2310      	movs	r3, #16
 80105ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105f2:	e13e      	b.n	8010872 <UART_SetConfig+0x5a6>
 80105f4:	cfff69f3 	.word	0xcfff69f3
 80105f8:	58000c00 	.word	0x58000c00
 80105fc:	11fff4ff 	.word	0x11fff4ff
 8010600:	40011000 	.word	0x40011000
 8010604:	58024400 	.word	0x58024400
 8010608:	40004400 	.word	0x40004400
 801060c:	40004800 	.word	0x40004800
 8010610:	40004c00 	.word	0x40004c00
 8010614:	40005000 	.word	0x40005000
 8010618:	2320      	movs	r3, #32
 801061a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801061e:	e128      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010620:	2340      	movs	r3, #64	@ 0x40
 8010622:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010626:	e124      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010628:	2380      	movs	r3, #128	@ 0x80
 801062a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801062e:	e120      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010630:	697b      	ldr	r3, [r7, #20]
 8010632:	681b      	ldr	r3, [r3, #0]
 8010634:	4acb      	ldr	r2, [pc, #812]	@ (8010964 <UART_SetConfig+0x698>)
 8010636:	4293      	cmp	r3, r2
 8010638:	d176      	bne.n	8010728 <UART_SetConfig+0x45c>
 801063a:	4bcb      	ldr	r3, [pc, #812]	@ (8010968 <UART_SetConfig+0x69c>)
 801063c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801063e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8010642:	2b28      	cmp	r3, #40	@ 0x28
 8010644:	d86c      	bhi.n	8010720 <UART_SetConfig+0x454>
 8010646:	a201      	add	r2, pc, #4	@ (adr r2, 801064c <UART_SetConfig+0x380>)
 8010648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801064c:	080106f1 	.word	0x080106f1
 8010650:	08010721 	.word	0x08010721
 8010654:	08010721 	.word	0x08010721
 8010658:	08010721 	.word	0x08010721
 801065c:	08010721 	.word	0x08010721
 8010660:	08010721 	.word	0x08010721
 8010664:	08010721 	.word	0x08010721
 8010668:	08010721 	.word	0x08010721
 801066c:	080106f9 	.word	0x080106f9
 8010670:	08010721 	.word	0x08010721
 8010674:	08010721 	.word	0x08010721
 8010678:	08010721 	.word	0x08010721
 801067c:	08010721 	.word	0x08010721
 8010680:	08010721 	.word	0x08010721
 8010684:	08010721 	.word	0x08010721
 8010688:	08010721 	.word	0x08010721
 801068c:	08010701 	.word	0x08010701
 8010690:	08010721 	.word	0x08010721
 8010694:	08010721 	.word	0x08010721
 8010698:	08010721 	.word	0x08010721
 801069c:	08010721 	.word	0x08010721
 80106a0:	08010721 	.word	0x08010721
 80106a4:	08010721 	.word	0x08010721
 80106a8:	08010721 	.word	0x08010721
 80106ac:	08010709 	.word	0x08010709
 80106b0:	08010721 	.word	0x08010721
 80106b4:	08010721 	.word	0x08010721
 80106b8:	08010721 	.word	0x08010721
 80106bc:	08010721 	.word	0x08010721
 80106c0:	08010721 	.word	0x08010721
 80106c4:	08010721 	.word	0x08010721
 80106c8:	08010721 	.word	0x08010721
 80106cc:	08010711 	.word	0x08010711
 80106d0:	08010721 	.word	0x08010721
 80106d4:	08010721 	.word	0x08010721
 80106d8:	08010721 	.word	0x08010721
 80106dc:	08010721 	.word	0x08010721
 80106e0:	08010721 	.word	0x08010721
 80106e4:	08010721 	.word	0x08010721
 80106e8:	08010721 	.word	0x08010721
 80106ec:	08010719 	.word	0x08010719
 80106f0:	2301      	movs	r3, #1
 80106f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80106f6:	e0bc      	b.n	8010872 <UART_SetConfig+0x5a6>
 80106f8:	2304      	movs	r3, #4
 80106fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80106fe:	e0b8      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010700:	2308      	movs	r3, #8
 8010702:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010706:	e0b4      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010708:	2310      	movs	r3, #16
 801070a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801070e:	e0b0      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010710:	2320      	movs	r3, #32
 8010712:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010716:	e0ac      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010718:	2340      	movs	r3, #64	@ 0x40
 801071a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801071e:	e0a8      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010720:	2380      	movs	r3, #128	@ 0x80
 8010722:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010726:	e0a4      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010728:	697b      	ldr	r3, [r7, #20]
 801072a:	681b      	ldr	r3, [r3, #0]
 801072c:	4a8f      	ldr	r2, [pc, #572]	@ (801096c <UART_SetConfig+0x6a0>)
 801072e:	4293      	cmp	r3, r2
 8010730:	d130      	bne.n	8010794 <UART_SetConfig+0x4c8>
 8010732:	4b8d      	ldr	r3, [pc, #564]	@ (8010968 <UART_SetConfig+0x69c>)
 8010734:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010736:	f003 0307 	and.w	r3, r3, #7
 801073a:	2b05      	cmp	r3, #5
 801073c:	d826      	bhi.n	801078c <UART_SetConfig+0x4c0>
 801073e:	a201      	add	r2, pc, #4	@ (adr r2, 8010744 <UART_SetConfig+0x478>)
 8010740:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010744:	0801075d 	.word	0x0801075d
 8010748:	08010765 	.word	0x08010765
 801074c:	0801076d 	.word	0x0801076d
 8010750:	08010775 	.word	0x08010775
 8010754:	0801077d 	.word	0x0801077d
 8010758:	08010785 	.word	0x08010785
 801075c:	2300      	movs	r3, #0
 801075e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010762:	e086      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010764:	2304      	movs	r3, #4
 8010766:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801076a:	e082      	b.n	8010872 <UART_SetConfig+0x5a6>
 801076c:	2308      	movs	r3, #8
 801076e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010772:	e07e      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010774:	2310      	movs	r3, #16
 8010776:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801077a:	e07a      	b.n	8010872 <UART_SetConfig+0x5a6>
 801077c:	2320      	movs	r3, #32
 801077e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010782:	e076      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010784:	2340      	movs	r3, #64	@ 0x40
 8010786:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801078a:	e072      	b.n	8010872 <UART_SetConfig+0x5a6>
 801078c:	2380      	movs	r3, #128	@ 0x80
 801078e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010792:	e06e      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010794:	697b      	ldr	r3, [r7, #20]
 8010796:	681b      	ldr	r3, [r3, #0]
 8010798:	4a75      	ldr	r2, [pc, #468]	@ (8010970 <UART_SetConfig+0x6a4>)
 801079a:	4293      	cmp	r3, r2
 801079c:	d130      	bne.n	8010800 <UART_SetConfig+0x534>
 801079e:	4b72      	ldr	r3, [pc, #456]	@ (8010968 <UART_SetConfig+0x69c>)
 80107a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80107a2:	f003 0307 	and.w	r3, r3, #7
 80107a6:	2b05      	cmp	r3, #5
 80107a8:	d826      	bhi.n	80107f8 <UART_SetConfig+0x52c>
 80107aa:	a201      	add	r2, pc, #4	@ (adr r2, 80107b0 <UART_SetConfig+0x4e4>)
 80107ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80107b0:	080107c9 	.word	0x080107c9
 80107b4:	080107d1 	.word	0x080107d1
 80107b8:	080107d9 	.word	0x080107d9
 80107bc:	080107e1 	.word	0x080107e1
 80107c0:	080107e9 	.word	0x080107e9
 80107c4:	080107f1 	.word	0x080107f1
 80107c8:	2300      	movs	r3, #0
 80107ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80107ce:	e050      	b.n	8010872 <UART_SetConfig+0x5a6>
 80107d0:	2304      	movs	r3, #4
 80107d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80107d6:	e04c      	b.n	8010872 <UART_SetConfig+0x5a6>
 80107d8:	2308      	movs	r3, #8
 80107da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80107de:	e048      	b.n	8010872 <UART_SetConfig+0x5a6>
 80107e0:	2310      	movs	r3, #16
 80107e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80107e6:	e044      	b.n	8010872 <UART_SetConfig+0x5a6>
 80107e8:	2320      	movs	r3, #32
 80107ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80107ee:	e040      	b.n	8010872 <UART_SetConfig+0x5a6>
 80107f0:	2340      	movs	r3, #64	@ 0x40
 80107f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80107f6:	e03c      	b.n	8010872 <UART_SetConfig+0x5a6>
 80107f8:	2380      	movs	r3, #128	@ 0x80
 80107fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80107fe:	e038      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010800:	697b      	ldr	r3, [r7, #20]
 8010802:	681b      	ldr	r3, [r3, #0]
 8010804:	4a5b      	ldr	r2, [pc, #364]	@ (8010974 <UART_SetConfig+0x6a8>)
 8010806:	4293      	cmp	r3, r2
 8010808:	d130      	bne.n	801086c <UART_SetConfig+0x5a0>
 801080a:	4b57      	ldr	r3, [pc, #348]	@ (8010968 <UART_SetConfig+0x69c>)
 801080c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801080e:	f003 0307 	and.w	r3, r3, #7
 8010812:	2b05      	cmp	r3, #5
 8010814:	d826      	bhi.n	8010864 <UART_SetConfig+0x598>
 8010816:	a201      	add	r2, pc, #4	@ (adr r2, 801081c <UART_SetConfig+0x550>)
 8010818:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801081c:	08010835 	.word	0x08010835
 8010820:	0801083d 	.word	0x0801083d
 8010824:	08010845 	.word	0x08010845
 8010828:	0801084d 	.word	0x0801084d
 801082c:	08010855 	.word	0x08010855
 8010830:	0801085d 	.word	0x0801085d
 8010834:	2302      	movs	r3, #2
 8010836:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801083a:	e01a      	b.n	8010872 <UART_SetConfig+0x5a6>
 801083c:	2304      	movs	r3, #4
 801083e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010842:	e016      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010844:	2308      	movs	r3, #8
 8010846:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801084a:	e012      	b.n	8010872 <UART_SetConfig+0x5a6>
 801084c:	2310      	movs	r3, #16
 801084e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010852:	e00e      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010854:	2320      	movs	r3, #32
 8010856:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801085a:	e00a      	b.n	8010872 <UART_SetConfig+0x5a6>
 801085c:	2340      	movs	r3, #64	@ 0x40
 801085e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010862:	e006      	b.n	8010872 <UART_SetConfig+0x5a6>
 8010864:	2380      	movs	r3, #128	@ 0x80
 8010866:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801086a:	e002      	b.n	8010872 <UART_SetConfig+0x5a6>
 801086c:	2380      	movs	r3, #128	@ 0x80
 801086e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010872:	697b      	ldr	r3, [r7, #20]
 8010874:	681b      	ldr	r3, [r3, #0]
 8010876:	4a3f      	ldr	r2, [pc, #252]	@ (8010974 <UART_SetConfig+0x6a8>)
 8010878:	4293      	cmp	r3, r2
 801087a:	f040 80f8 	bne.w	8010a6e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801087e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010882:	2b20      	cmp	r3, #32
 8010884:	dc46      	bgt.n	8010914 <UART_SetConfig+0x648>
 8010886:	2b02      	cmp	r3, #2
 8010888:	f2c0 8082 	blt.w	8010990 <UART_SetConfig+0x6c4>
 801088c:	3b02      	subs	r3, #2
 801088e:	2b1e      	cmp	r3, #30
 8010890:	d87e      	bhi.n	8010990 <UART_SetConfig+0x6c4>
 8010892:	a201      	add	r2, pc, #4	@ (adr r2, 8010898 <UART_SetConfig+0x5cc>)
 8010894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010898:	0801091b 	.word	0x0801091b
 801089c:	08010991 	.word	0x08010991
 80108a0:	08010923 	.word	0x08010923
 80108a4:	08010991 	.word	0x08010991
 80108a8:	08010991 	.word	0x08010991
 80108ac:	08010991 	.word	0x08010991
 80108b0:	08010933 	.word	0x08010933
 80108b4:	08010991 	.word	0x08010991
 80108b8:	08010991 	.word	0x08010991
 80108bc:	08010991 	.word	0x08010991
 80108c0:	08010991 	.word	0x08010991
 80108c4:	08010991 	.word	0x08010991
 80108c8:	08010991 	.word	0x08010991
 80108cc:	08010991 	.word	0x08010991
 80108d0:	08010943 	.word	0x08010943
 80108d4:	08010991 	.word	0x08010991
 80108d8:	08010991 	.word	0x08010991
 80108dc:	08010991 	.word	0x08010991
 80108e0:	08010991 	.word	0x08010991
 80108e4:	08010991 	.word	0x08010991
 80108e8:	08010991 	.word	0x08010991
 80108ec:	08010991 	.word	0x08010991
 80108f0:	08010991 	.word	0x08010991
 80108f4:	08010991 	.word	0x08010991
 80108f8:	08010991 	.word	0x08010991
 80108fc:	08010991 	.word	0x08010991
 8010900:	08010991 	.word	0x08010991
 8010904:	08010991 	.word	0x08010991
 8010908:	08010991 	.word	0x08010991
 801090c:	08010991 	.word	0x08010991
 8010910:	08010983 	.word	0x08010983
 8010914:	2b40      	cmp	r3, #64	@ 0x40
 8010916:	d037      	beq.n	8010988 <UART_SetConfig+0x6bc>
 8010918:	e03a      	b.n	8010990 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 801091a:	f7fd fe45 	bl	800e5a8 <HAL_RCCEx_GetD3PCLK1Freq>
 801091e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010920:	e03c      	b.n	801099c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010922:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010926:	4618      	mov	r0, r3
 8010928:	f7fd fe54 	bl	800e5d4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 801092c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801092e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010930:	e034      	b.n	801099c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010932:	f107 0318 	add.w	r3, r7, #24
 8010936:	4618      	mov	r0, r3
 8010938:	f7fd ffa0 	bl	800e87c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 801093c:	69fb      	ldr	r3, [r7, #28]
 801093e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010940:	e02c      	b.n	801099c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010942:	4b09      	ldr	r3, [pc, #36]	@ (8010968 <UART_SetConfig+0x69c>)
 8010944:	681b      	ldr	r3, [r3, #0]
 8010946:	f003 0320 	and.w	r3, r3, #32
 801094a:	2b00      	cmp	r3, #0
 801094c:	d016      	beq.n	801097c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801094e:	4b06      	ldr	r3, [pc, #24]	@ (8010968 <UART_SetConfig+0x69c>)
 8010950:	681b      	ldr	r3, [r3, #0]
 8010952:	08db      	lsrs	r3, r3, #3
 8010954:	f003 0303 	and.w	r3, r3, #3
 8010958:	4a07      	ldr	r2, [pc, #28]	@ (8010978 <UART_SetConfig+0x6ac>)
 801095a:	fa22 f303 	lsr.w	r3, r2, r3
 801095e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010960:	e01c      	b.n	801099c <UART_SetConfig+0x6d0>
 8010962:	bf00      	nop
 8010964:	40011400 	.word	0x40011400
 8010968:	58024400 	.word	0x58024400
 801096c:	40007800 	.word	0x40007800
 8010970:	40007c00 	.word	0x40007c00
 8010974:	58000c00 	.word	0x58000c00
 8010978:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 801097c:	4b9d      	ldr	r3, [pc, #628]	@ (8010bf4 <UART_SetConfig+0x928>)
 801097e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010980:	e00c      	b.n	801099c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010982:	4b9d      	ldr	r3, [pc, #628]	@ (8010bf8 <UART_SetConfig+0x92c>)
 8010984:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010986:	e009      	b.n	801099c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010988:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801098c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801098e:	e005      	b.n	801099c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8010990:	2300      	movs	r3, #0
 8010992:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8010994:	2301      	movs	r3, #1
 8010996:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 801099a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 801099c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801099e:	2b00      	cmp	r3, #0
 80109a0:	f000 81de 	beq.w	8010d60 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80109a4:	697b      	ldr	r3, [r7, #20]
 80109a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80109a8:	4a94      	ldr	r2, [pc, #592]	@ (8010bfc <UART_SetConfig+0x930>)
 80109aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80109ae:	461a      	mov	r2, r3
 80109b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80109b2:	fbb3 f3f2 	udiv	r3, r3, r2
 80109b6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80109b8:	697b      	ldr	r3, [r7, #20]
 80109ba:	685a      	ldr	r2, [r3, #4]
 80109bc:	4613      	mov	r3, r2
 80109be:	005b      	lsls	r3, r3, #1
 80109c0:	4413      	add	r3, r2
 80109c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80109c4:	429a      	cmp	r2, r3
 80109c6:	d305      	bcc.n	80109d4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80109c8:	697b      	ldr	r3, [r7, #20]
 80109ca:	685b      	ldr	r3, [r3, #4]
 80109cc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80109ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80109d0:	429a      	cmp	r2, r3
 80109d2:	d903      	bls.n	80109dc <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80109d4:	2301      	movs	r3, #1
 80109d6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80109da:	e1c1      	b.n	8010d60 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80109dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80109de:	2200      	movs	r2, #0
 80109e0:	60bb      	str	r3, [r7, #8]
 80109e2:	60fa      	str	r2, [r7, #12]
 80109e4:	697b      	ldr	r3, [r7, #20]
 80109e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80109e8:	4a84      	ldr	r2, [pc, #528]	@ (8010bfc <UART_SetConfig+0x930>)
 80109ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80109ee:	b29b      	uxth	r3, r3
 80109f0:	2200      	movs	r2, #0
 80109f2:	603b      	str	r3, [r7, #0]
 80109f4:	607a      	str	r2, [r7, #4]
 80109f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80109fa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80109fe:	f7ef fcc7 	bl	8000390 <__aeabi_uldivmod>
 8010a02:	4602      	mov	r2, r0
 8010a04:	460b      	mov	r3, r1
 8010a06:	4610      	mov	r0, r2
 8010a08:	4619      	mov	r1, r3
 8010a0a:	f04f 0200 	mov.w	r2, #0
 8010a0e:	f04f 0300 	mov.w	r3, #0
 8010a12:	020b      	lsls	r3, r1, #8
 8010a14:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010a18:	0202      	lsls	r2, r0, #8
 8010a1a:	6979      	ldr	r1, [r7, #20]
 8010a1c:	6849      	ldr	r1, [r1, #4]
 8010a1e:	0849      	lsrs	r1, r1, #1
 8010a20:	2000      	movs	r0, #0
 8010a22:	460c      	mov	r4, r1
 8010a24:	4605      	mov	r5, r0
 8010a26:	eb12 0804 	adds.w	r8, r2, r4
 8010a2a:	eb43 0905 	adc.w	r9, r3, r5
 8010a2e:	697b      	ldr	r3, [r7, #20]
 8010a30:	685b      	ldr	r3, [r3, #4]
 8010a32:	2200      	movs	r2, #0
 8010a34:	469a      	mov	sl, r3
 8010a36:	4693      	mov	fp, r2
 8010a38:	4652      	mov	r2, sl
 8010a3a:	465b      	mov	r3, fp
 8010a3c:	4640      	mov	r0, r8
 8010a3e:	4649      	mov	r1, r9
 8010a40:	f7ef fca6 	bl	8000390 <__aeabi_uldivmod>
 8010a44:	4602      	mov	r2, r0
 8010a46:	460b      	mov	r3, r1
 8010a48:	4613      	mov	r3, r2
 8010a4a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010a4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a4e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010a52:	d308      	bcc.n	8010a66 <UART_SetConfig+0x79a>
 8010a54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a56:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010a5a:	d204      	bcs.n	8010a66 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8010a5c:	697b      	ldr	r3, [r7, #20]
 8010a5e:	681b      	ldr	r3, [r3, #0]
 8010a60:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010a62:	60da      	str	r2, [r3, #12]
 8010a64:	e17c      	b.n	8010d60 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8010a66:	2301      	movs	r3, #1
 8010a68:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8010a6c:	e178      	b.n	8010d60 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010a6e:	697b      	ldr	r3, [r7, #20]
 8010a70:	69db      	ldr	r3, [r3, #28]
 8010a72:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010a76:	f040 80c5 	bne.w	8010c04 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8010a7a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010a7e:	2b20      	cmp	r3, #32
 8010a80:	dc48      	bgt.n	8010b14 <UART_SetConfig+0x848>
 8010a82:	2b00      	cmp	r3, #0
 8010a84:	db7b      	blt.n	8010b7e <UART_SetConfig+0x8b2>
 8010a86:	2b20      	cmp	r3, #32
 8010a88:	d879      	bhi.n	8010b7e <UART_SetConfig+0x8b2>
 8010a8a:	a201      	add	r2, pc, #4	@ (adr r2, 8010a90 <UART_SetConfig+0x7c4>)
 8010a8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010a90:	08010b1b 	.word	0x08010b1b
 8010a94:	08010b23 	.word	0x08010b23
 8010a98:	08010b7f 	.word	0x08010b7f
 8010a9c:	08010b7f 	.word	0x08010b7f
 8010aa0:	08010b2b 	.word	0x08010b2b
 8010aa4:	08010b7f 	.word	0x08010b7f
 8010aa8:	08010b7f 	.word	0x08010b7f
 8010aac:	08010b7f 	.word	0x08010b7f
 8010ab0:	08010b3b 	.word	0x08010b3b
 8010ab4:	08010b7f 	.word	0x08010b7f
 8010ab8:	08010b7f 	.word	0x08010b7f
 8010abc:	08010b7f 	.word	0x08010b7f
 8010ac0:	08010b7f 	.word	0x08010b7f
 8010ac4:	08010b7f 	.word	0x08010b7f
 8010ac8:	08010b7f 	.word	0x08010b7f
 8010acc:	08010b7f 	.word	0x08010b7f
 8010ad0:	08010b4b 	.word	0x08010b4b
 8010ad4:	08010b7f 	.word	0x08010b7f
 8010ad8:	08010b7f 	.word	0x08010b7f
 8010adc:	08010b7f 	.word	0x08010b7f
 8010ae0:	08010b7f 	.word	0x08010b7f
 8010ae4:	08010b7f 	.word	0x08010b7f
 8010ae8:	08010b7f 	.word	0x08010b7f
 8010aec:	08010b7f 	.word	0x08010b7f
 8010af0:	08010b7f 	.word	0x08010b7f
 8010af4:	08010b7f 	.word	0x08010b7f
 8010af8:	08010b7f 	.word	0x08010b7f
 8010afc:	08010b7f 	.word	0x08010b7f
 8010b00:	08010b7f 	.word	0x08010b7f
 8010b04:	08010b7f 	.word	0x08010b7f
 8010b08:	08010b7f 	.word	0x08010b7f
 8010b0c:	08010b7f 	.word	0x08010b7f
 8010b10:	08010b71 	.word	0x08010b71
 8010b14:	2b40      	cmp	r3, #64	@ 0x40
 8010b16:	d02e      	beq.n	8010b76 <UART_SetConfig+0x8aa>
 8010b18:	e031      	b.n	8010b7e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010b1a:	f7fb fd8f 	bl	800c63c <HAL_RCC_GetPCLK1Freq>
 8010b1e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010b20:	e033      	b.n	8010b8a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010b22:	f7fb fda1 	bl	800c668 <HAL_RCC_GetPCLK2Freq>
 8010b26:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010b28:	e02f      	b.n	8010b8a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010b2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010b2e:	4618      	mov	r0, r3
 8010b30:	f7fd fd50 	bl	800e5d4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010b34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b38:	e027      	b.n	8010b8a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010b3a:	f107 0318 	add.w	r3, r7, #24
 8010b3e:	4618      	mov	r0, r3
 8010b40:	f7fd fe9c 	bl	800e87c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010b44:	69fb      	ldr	r3, [r7, #28]
 8010b46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b48:	e01f      	b.n	8010b8a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010b4a:	4b2d      	ldr	r3, [pc, #180]	@ (8010c00 <UART_SetConfig+0x934>)
 8010b4c:	681b      	ldr	r3, [r3, #0]
 8010b4e:	f003 0320 	and.w	r3, r3, #32
 8010b52:	2b00      	cmp	r3, #0
 8010b54:	d009      	beq.n	8010b6a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010b56:	4b2a      	ldr	r3, [pc, #168]	@ (8010c00 <UART_SetConfig+0x934>)
 8010b58:	681b      	ldr	r3, [r3, #0]
 8010b5a:	08db      	lsrs	r3, r3, #3
 8010b5c:	f003 0303 	and.w	r3, r3, #3
 8010b60:	4a24      	ldr	r2, [pc, #144]	@ (8010bf4 <UART_SetConfig+0x928>)
 8010b62:	fa22 f303 	lsr.w	r3, r2, r3
 8010b66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010b68:	e00f      	b.n	8010b8a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8010b6a:	4b22      	ldr	r3, [pc, #136]	@ (8010bf4 <UART_SetConfig+0x928>)
 8010b6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b6e:	e00c      	b.n	8010b8a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010b70:	4b21      	ldr	r3, [pc, #132]	@ (8010bf8 <UART_SetConfig+0x92c>)
 8010b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b74:	e009      	b.n	8010b8a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010b76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010b7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b7c:	e005      	b.n	8010b8a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8010b7e:	2300      	movs	r3, #0
 8010b80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8010b82:	2301      	movs	r3, #1
 8010b84:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8010b88:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010b8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010b8c:	2b00      	cmp	r3, #0
 8010b8e:	f000 80e7 	beq.w	8010d60 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010b92:	697b      	ldr	r3, [r7, #20]
 8010b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010b96:	4a19      	ldr	r2, [pc, #100]	@ (8010bfc <UART_SetConfig+0x930>)
 8010b98:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010b9c:	461a      	mov	r2, r3
 8010b9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ba0:	fbb3 f3f2 	udiv	r3, r3, r2
 8010ba4:	005a      	lsls	r2, r3, #1
 8010ba6:	697b      	ldr	r3, [r7, #20]
 8010ba8:	685b      	ldr	r3, [r3, #4]
 8010baa:	085b      	lsrs	r3, r3, #1
 8010bac:	441a      	add	r2, r3
 8010bae:	697b      	ldr	r3, [r7, #20]
 8010bb0:	685b      	ldr	r3, [r3, #4]
 8010bb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8010bb6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010bba:	2b0f      	cmp	r3, #15
 8010bbc:	d916      	bls.n	8010bec <UART_SetConfig+0x920>
 8010bbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010bc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010bc4:	d212      	bcs.n	8010bec <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010bc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010bc8:	b29b      	uxth	r3, r3
 8010bca:	f023 030f 	bic.w	r3, r3, #15
 8010bce:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010bd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010bd2:	085b      	lsrs	r3, r3, #1
 8010bd4:	b29b      	uxth	r3, r3
 8010bd6:	f003 0307 	and.w	r3, r3, #7
 8010bda:	b29a      	uxth	r2, r3
 8010bdc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010bde:	4313      	orrs	r3, r2
 8010be0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8010be2:	697b      	ldr	r3, [r7, #20]
 8010be4:	681b      	ldr	r3, [r3, #0]
 8010be6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8010be8:	60da      	str	r2, [r3, #12]
 8010bea:	e0b9      	b.n	8010d60 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8010bec:	2301      	movs	r3, #1
 8010bee:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8010bf2:	e0b5      	b.n	8010d60 <UART_SetConfig+0xa94>
 8010bf4:	03d09000 	.word	0x03d09000
 8010bf8:	003d0900 	.word	0x003d0900
 8010bfc:	08017620 	.word	0x08017620
 8010c00:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8010c04:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010c08:	2b20      	cmp	r3, #32
 8010c0a:	dc49      	bgt.n	8010ca0 <UART_SetConfig+0x9d4>
 8010c0c:	2b00      	cmp	r3, #0
 8010c0e:	db7c      	blt.n	8010d0a <UART_SetConfig+0xa3e>
 8010c10:	2b20      	cmp	r3, #32
 8010c12:	d87a      	bhi.n	8010d0a <UART_SetConfig+0xa3e>
 8010c14:	a201      	add	r2, pc, #4	@ (adr r2, 8010c1c <UART_SetConfig+0x950>)
 8010c16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c1a:	bf00      	nop
 8010c1c:	08010ca7 	.word	0x08010ca7
 8010c20:	08010caf 	.word	0x08010caf
 8010c24:	08010d0b 	.word	0x08010d0b
 8010c28:	08010d0b 	.word	0x08010d0b
 8010c2c:	08010cb7 	.word	0x08010cb7
 8010c30:	08010d0b 	.word	0x08010d0b
 8010c34:	08010d0b 	.word	0x08010d0b
 8010c38:	08010d0b 	.word	0x08010d0b
 8010c3c:	08010cc7 	.word	0x08010cc7
 8010c40:	08010d0b 	.word	0x08010d0b
 8010c44:	08010d0b 	.word	0x08010d0b
 8010c48:	08010d0b 	.word	0x08010d0b
 8010c4c:	08010d0b 	.word	0x08010d0b
 8010c50:	08010d0b 	.word	0x08010d0b
 8010c54:	08010d0b 	.word	0x08010d0b
 8010c58:	08010d0b 	.word	0x08010d0b
 8010c5c:	08010cd7 	.word	0x08010cd7
 8010c60:	08010d0b 	.word	0x08010d0b
 8010c64:	08010d0b 	.word	0x08010d0b
 8010c68:	08010d0b 	.word	0x08010d0b
 8010c6c:	08010d0b 	.word	0x08010d0b
 8010c70:	08010d0b 	.word	0x08010d0b
 8010c74:	08010d0b 	.word	0x08010d0b
 8010c78:	08010d0b 	.word	0x08010d0b
 8010c7c:	08010d0b 	.word	0x08010d0b
 8010c80:	08010d0b 	.word	0x08010d0b
 8010c84:	08010d0b 	.word	0x08010d0b
 8010c88:	08010d0b 	.word	0x08010d0b
 8010c8c:	08010d0b 	.word	0x08010d0b
 8010c90:	08010d0b 	.word	0x08010d0b
 8010c94:	08010d0b 	.word	0x08010d0b
 8010c98:	08010d0b 	.word	0x08010d0b
 8010c9c:	08010cfd 	.word	0x08010cfd
 8010ca0:	2b40      	cmp	r3, #64	@ 0x40
 8010ca2:	d02e      	beq.n	8010d02 <UART_SetConfig+0xa36>
 8010ca4:	e031      	b.n	8010d0a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010ca6:	f7fb fcc9 	bl	800c63c <HAL_RCC_GetPCLK1Freq>
 8010caa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010cac:	e033      	b.n	8010d16 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010cae:	f7fb fcdb 	bl	800c668 <HAL_RCC_GetPCLK2Freq>
 8010cb2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010cb4:	e02f      	b.n	8010d16 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010cb6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010cba:	4618      	mov	r0, r3
 8010cbc:	f7fd fc8a 	bl	800e5d4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010cc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010cc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010cc4:	e027      	b.n	8010d16 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010cc6:	f107 0318 	add.w	r3, r7, #24
 8010cca:	4618      	mov	r0, r3
 8010ccc:	f7fd fdd6 	bl	800e87c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010cd0:	69fb      	ldr	r3, [r7, #28]
 8010cd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010cd4:	e01f      	b.n	8010d16 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010cd6:	4b2d      	ldr	r3, [pc, #180]	@ (8010d8c <UART_SetConfig+0xac0>)
 8010cd8:	681b      	ldr	r3, [r3, #0]
 8010cda:	f003 0320 	and.w	r3, r3, #32
 8010cde:	2b00      	cmp	r3, #0
 8010ce0:	d009      	beq.n	8010cf6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010ce2:	4b2a      	ldr	r3, [pc, #168]	@ (8010d8c <UART_SetConfig+0xac0>)
 8010ce4:	681b      	ldr	r3, [r3, #0]
 8010ce6:	08db      	lsrs	r3, r3, #3
 8010ce8:	f003 0303 	and.w	r3, r3, #3
 8010cec:	4a28      	ldr	r2, [pc, #160]	@ (8010d90 <UART_SetConfig+0xac4>)
 8010cee:	fa22 f303 	lsr.w	r3, r2, r3
 8010cf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010cf4:	e00f      	b.n	8010d16 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8010cf6:	4b26      	ldr	r3, [pc, #152]	@ (8010d90 <UART_SetConfig+0xac4>)
 8010cf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010cfa:	e00c      	b.n	8010d16 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010cfc:	4b25      	ldr	r3, [pc, #148]	@ (8010d94 <UART_SetConfig+0xac8>)
 8010cfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d00:	e009      	b.n	8010d16 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010d02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010d06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d08:	e005      	b.n	8010d16 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8010d0a:	2300      	movs	r3, #0
 8010d0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8010d0e:	2301      	movs	r3, #1
 8010d10:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8010d14:	bf00      	nop
    }

    if (pclk != 0U)
 8010d16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010d18:	2b00      	cmp	r3, #0
 8010d1a:	d021      	beq.n	8010d60 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010d1c:	697b      	ldr	r3, [r7, #20]
 8010d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d20:	4a1d      	ldr	r2, [pc, #116]	@ (8010d98 <UART_SetConfig+0xacc>)
 8010d22:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010d26:	461a      	mov	r2, r3
 8010d28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010d2a:	fbb3 f2f2 	udiv	r2, r3, r2
 8010d2e:	697b      	ldr	r3, [r7, #20]
 8010d30:	685b      	ldr	r3, [r3, #4]
 8010d32:	085b      	lsrs	r3, r3, #1
 8010d34:	441a      	add	r2, r3
 8010d36:	697b      	ldr	r3, [r7, #20]
 8010d38:	685b      	ldr	r3, [r3, #4]
 8010d3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8010d3e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010d40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d42:	2b0f      	cmp	r3, #15
 8010d44:	d909      	bls.n	8010d5a <UART_SetConfig+0xa8e>
 8010d46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010d4c:	d205      	bcs.n	8010d5a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010d4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d50:	b29a      	uxth	r2, r3
 8010d52:	697b      	ldr	r3, [r7, #20]
 8010d54:	681b      	ldr	r3, [r3, #0]
 8010d56:	60da      	str	r2, [r3, #12]
 8010d58:	e002      	b.n	8010d60 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8010d5a:	2301      	movs	r3, #1
 8010d5c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8010d60:	697b      	ldr	r3, [r7, #20]
 8010d62:	2201      	movs	r2, #1
 8010d64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8010d68:	697b      	ldr	r3, [r7, #20]
 8010d6a:	2201      	movs	r2, #1
 8010d6c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010d70:	697b      	ldr	r3, [r7, #20]
 8010d72:	2200      	movs	r2, #0
 8010d74:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8010d76:	697b      	ldr	r3, [r7, #20]
 8010d78:	2200      	movs	r2, #0
 8010d7a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8010d7c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8010d80:	4618      	mov	r0, r3
 8010d82:	3748      	adds	r7, #72	@ 0x48
 8010d84:	46bd      	mov	sp, r7
 8010d86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010d8a:	bf00      	nop
 8010d8c:	58024400 	.word	0x58024400
 8010d90:	03d09000 	.word	0x03d09000
 8010d94:	003d0900 	.word	0x003d0900
 8010d98:	08017620 	.word	0x08017620

08010d9c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010d9c:	b480      	push	{r7}
 8010d9e:	b083      	sub	sp, #12
 8010da0:	af00      	add	r7, sp, #0
 8010da2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010da4:	687b      	ldr	r3, [r7, #4]
 8010da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010da8:	f003 0308 	and.w	r3, r3, #8
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	d00a      	beq.n	8010dc6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010db0:	687b      	ldr	r3, [r7, #4]
 8010db2:	681b      	ldr	r3, [r3, #0]
 8010db4:	685b      	ldr	r3, [r3, #4]
 8010db6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8010dba:	687b      	ldr	r3, [r7, #4]
 8010dbc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010dbe:	687b      	ldr	r3, [r7, #4]
 8010dc0:	681b      	ldr	r3, [r3, #0]
 8010dc2:	430a      	orrs	r2, r1
 8010dc4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010dc6:	687b      	ldr	r3, [r7, #4]
 8010dc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010dca:	f003 0301 	and.w	r3, r3, #1
 8010dce:	2b00      	cmp	r3, #0
 8010dd0:	d00a      	beq.n	8010de8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010dd2:	687b      	ldr	r3, [r7, #4]
 8010dd4:	681b      	ldr	r3, [r3, #0]
 8010dd6:	685b      	ldr	r3, [r3, #4]
 8010dd8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8010ddc:	687b      	ldr	r3, [r7, #4]
 8010dde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	681b      	ldr	r3, [r3, #0]
 8010de4:	430a      	orrs	r2, r1
 8010de6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010de8:	687b      	ldr	r3, [r7, #4]
 8010dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010dec:	f003 0302 	and.w	r3, r3, #2
 8010df0:	2b00      	cmp	r3, #0
 8010df2:	d00a      	beq.n	8010e0a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010df4:	687b      	ldr	r3, [r7, #4]
 8010df6:	681b      	ldr	r3, [r3, #0]
 8010df8:	685b      	ldr	r3, [r3, #4]
 8010dfa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8010dfe:	687b      	ldr	r3, [r7, #4]
 8010e00:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010e02:	687b      	ldr	r3, [r7, #4]
 8010e04:	681b      	ldr	r3, [r3, #0]
 8010e06:	430a      	orrs	r2, r1
 8010e08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010e0a:	687b      	ldr	r3, [r7, #4]
 8010e0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010e0e:	f003 0304 	and.w	r3, r3, #4
 8010e12:	2b00      	cmp	r3, #0
 8010e14:	d00a      	beq.n	8010e2c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010e16:	687b      	ldr	r3, [r7, #4]
 8010e18:	681b      	ldr	r3, [r3, #0]
 8010e1a:	685b      	ldr	r3, [r3, #4]
 8010e1c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010e24:	687b      	ldr	r3, [r7, #4]
 8010e26:	681b      	ldr	r3, [r3, #0]
 8010e28:	430a      	orrs	r2, r1
 8010e2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010e2c:	687b      	ldr	r3, [r7, #4]
 8010e2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010e30:	f003 0310 	and.w	r3, r3, #16
 8010e34:	2b00      	cmp	r3, #0
 8010e36:	d00a      	beq.n	8010e4e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010e38:	687b      	ldr	r3, [r7, #4]
 8010e3a:	681b      	ldr	r3, [r3, #0]
 8010e3c:	689b      	ldr	r3, [r3, #8]
 8010e3e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8010e42:	687b      	ldr	r3, [r7, #4]
 8010e44:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010e46:	687b      	ldr	r3, [r7, #4]
 8010e48:	681b      	ldr	r3, [r3, #0]
 8010e4a:	430a      	orrs	r2, r1
 8010e4c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010e4e:	687b      	ldr	r3, [r7, #4]
 8010e50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010e52:	f003 0320 	and.w	r3, r3, #32
 8010e56:	2b00      	cmp	r3, #0
 8010e58:	d00a      	beq.n	8010e70 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010e5a:	687b      	ldr	r3, [r7, #4]
 8010e5c:	681b      	ldr	r3, [r3, #0]
 8010e5e:	689b      	ldr	r3, [r3, #8]
 8010e60:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8010e64:	687b      	ldr	r3, [r7, #4]
 8010e66:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010e68:	687b      	ldr	r3, [r7, #4]
 8010e6a:	681b      	ldr	r3, [r3, #0]
 8010e6c:	430a      	orrs	r2, r1
 8010e6e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010e70:	687b      	ldr	r3, [r7, #4]
 8010e72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010e74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010e78:	2b00      	cmp	r3, #0
 8010e7a:	d01a      	beq.n	8010eb2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010e7c:	687b      	ldr	r3, [r7, #4]
 8010e7e:	681b      	ldr	r3, [r3, #0]
 8010e80:	685b      	ldr	r3, [r3, #4]
 8010e82:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8010e86:	687b      	ldr	r3, [r7, #4]
 8010e88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010e8a:	687b      	ldr	r3, [r7, #4]
 8010e8c:	681b      	ldr	r3, [r3, #0]
 8010e8e:	430a      	orrs	r2, r1
 8010e90:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8010e92:	687b      	ldr	r3, [r7, #4]
 8010e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010e96:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010e9a:	d10a      	bne.n	8010eb2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010e9c:	687b      	ldr	r3, [r7, #4]
 8010e9e:	681b      	ldr	r3, [r3, #0]
 8010ea0:	685b      	ldr	r3, [r3, #4]
 8010ea2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8010ea6:	687b      	ldr	r3, [r7, #4]
 8010ea8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010eaa:	687b      	ldr	r3, [r7, #4]
 8010eac:	681b      	ldr	r3, [r3, #0]
 8010eae:	430a      	orrs	r2, r1
 8010eb0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8010eb2:	687b      	ldr	r3, [r7, #4]
 8010eb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010eb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	d00a      	beq.n	8010ed4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	681b      	ldr	r3, [r3, #0]
 8010ec2:	685b      	ldr	r3, [r3, #4]
 8010ec4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8010ec8:	687b      	ldr	r3, [r7, #4]
 8010eca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	681b      	ldr	r3, [r3, #0]
 8010ed0:	430a      	orrs	r2, r1
 8010ed2:	605a      	str	r2, [r3, #4]
  }
}
 8010ed4:	bf00      	nop
 8010ed6:	370c      	adds	r7, #12
 8010ed8:	46bd      	mov	sp, r7
 8010eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ede:	4770      	bx	lr

08010ee0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010ee0:	b580      	push	{r7, lr}
 8010ee2:	b098      	sub	sp, #96	@ 0x60
 8010ee4:	af02      	add	r7, sp, #8
 8010ee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010ee8:	687b      	ldr	r3, [r7, #4]
 8010eea:	2200      	movs	r2, #0
 8010eec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010ef0:	f7f3 fd2a 	bl	8004948 <HAL_GetTick>
 8010ef4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	681b      	ldr	r3, [r3, #0]
 8010efa:	681b      	ldr	r3, [r3, #0]
 8010efc:	f003 0308 	and.w	r3, r3, #8
 8010f00:	2b08      	cmp	r3, #8
 8010f02:	d12f      	bne.n	8010f64 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010f04:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010f08:	9300      	str	r3, [sp, #0]
 8010f0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010f0c:	2200      	movs	r2, #0
 8010f0e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8010f12:	6878      	ldr	r0, [r7, #4]
 8010f14:	f000 f88e 	bl	8011034 <UART_WaitOnFlagUntilTimeout>
 8010f18:	4603      	mov	r3, r0
 8010f1a:	2b00      	cmp	r3, #0
 8010f1c:	d022      	beq.n	8010f64 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8010f1e:	687b      	ldr	r3, [r7, #4]
 8010f20:	681b      	ldr	r3, [r3, #0]
 8010f22:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f26:	e853 3f00 	ldrex	r3, [r3]
 8010f2a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010f2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010f32:	653b      	str	r3, [r7, #80]	@ 0x50
 8010f34:	687b      	ldr	r3, [r7, #4]
 8010f36:	681b      	ldr	r3, [r3, #0]
 8010f38:	461a      	mov	r2, r3
 8010f3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010f3c:	647b      	str	r3, [r7, #68]	@ 0x44
 8010f3e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f40:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010f42:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010f44:	e841 2300 	strex	r3, r2, [r1]
 8010f48:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010f4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010f4c:	2b00      	cmp	r3, #0
 8010f4e:	d1e6      	bne.n	8010f1e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8010f50:	687b      	ldr	r3, [r7, #4]
 8010f52:	2220      	movs	r2, #32
 8010f54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8010f58:	687b      	ldr	r3, [r7, #4]
 8010f5a:	2200      	movs	r2, #0
 8010f5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010f60:	2303      	movs	r3, #3
 8010f62:	e063      	b.n	801102c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	681b      	ldr	r3, [r3, #0]
 8010f68:	681b      	ldr	r3, [r3, #0]
 8010f6a:	f003 0304 	and.w	r3, r3, #4
 8010f6e:	2b04      	cmp	r3, #4
 8010f70:	d149      	bne.n	8011006 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010f72:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010f76:	9300      	str	r3, [sp, #0]
 8010f78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010f7a:	2200      	movs	r2, #0
 8010f7c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8010f80:	6878      	ldr	r0, [r7, #4]
 8010f82:	f000 f857 	bl	8011034 <UART_WaitOnFlagUntilTimeout>
 8010f86:	4603      	mov	r3, r0
 8010f88:	2b00      	cmp	r3, #0
 8010f8a:	d03c      	beq.n	8011006 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010f8c:	687b      	ldr	r3, [r7, #4]
 8010f8e:	681b      	ldr	r3, [r3, #0]
 8010f90:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f94:	e853 3f00 	ldrex	r3, [r3]
 8010f98:	623b      	str	r3, [r7, #32]
   return(result);
 8010f9a:	6a3b      	ldr	r3, [r7, #32]
 8010f9c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010fa0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	681b      	ldr	r3, [r3, #0]
 8010fa6:	461a      	mov	r2, r3
 8010fa8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010faa:	633b      	str	r3, [r7, #48]	@ 0x30
 8010fac:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010fae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010fb0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010fb2:	e841 2300 	strex	r3, r2, [r1]
 8010fb6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010fb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fba:	2b00      	cmp	r3, #0
 8010fbc:	d1e6      	bne.n	8010f8c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010fbe:	687b      	ldr	r3, [r7, #4]
 8010fc0:	681b      	ldr	r3, [r3, #0]
 8010fc2:	3308      	adds	r3, #8
 8010fc4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010fc6:	693b      	ldr	r3, [r7, #16]
 8010fc8:	e853 3f00 	ldrex	r3, [r3]
 8010fcc:	60fb      	str	r3, [r7, #12]
   return(result);
 8010fce:	68fb      	ldr	r3, [r7, #12]
 8010fd0:	f023 0301 	bic.w	r3, r3, #1
 8010fd4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010fd6:	687b      	ldr	r3, [r7, #4]
 8010fd8:	681b      	ldr	r3, [r3, #0]
 8010fda:	3308      	adds	r3, #8
 8010fdc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010fde:	61fa      	str	r2, [r7, #28]
 8010fe0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010fe2:	69b9      	ldr	r1, [r7, #24]
 8010fe4:	69fa      	ldr	r2, [r7, #28]
 8010fe6:	e841 2300 	strex	r3, r2, [r1]
 8010fea:	617b      	str	r3, [r7, #20]
   return(result);
 8010fec:	697b      	ldr	r3, [r7, #20]
 8010fee:	2b00      	cmp	r3, #0
 8010ff0:	d1e5      	bne.n	8010fbe <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8010ff2:	687b      	ldr	r3, [r7, #4]
 8010ff4:	2220      	movs	r2, #32
 8010ff6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	2200      	movs	r2, #0
 8010ffe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011002:	2303      	movs	r3, #3
 8011004:	e012      	b.n	801102c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8011006:	687b      	ldr	r3, [r7, #4]
 8011008:	2220      	movs	r2, #32
 801100a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801100e:	687b      	ldr	r3, [r7, #4]
 8011010:	2220      	movs	r2, #32
 8011012:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	2200      	movs	r2, #0
 801101a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801101c:	687b      	ldr	r3, [r7, #4]
 801101e:	2200      	movs	r2, #0
 8011020:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8011022:	687b      	ldr	r3, [r7, #4]
 8011024:	2200      	movs	r2, #0
 8011026:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801102a:	2300      	movs	r3, #0
}
 801102c:	4618      	mov	r0, r3
 801102e:	3758      	adds	r7, #88	@ 0x58
 8011030:	46bd      	mov	sp, r7
 8011032:	bd80      	pop	{r7, pc}

08011034 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8011034:	b580      	push	{r7, lr}
 8011036:	b084      	sub	sp, #16
 8011038:	af00      	add	r7, sp, #0
 801103a:	60f8      	str	r0, [r7, #12]
 801103c:	60b9      	str	r1, [r7, #8]
 801103e:	603b      	str	r3, [r7, #0]
 8011040:	4613      	mov	r3, r2
 8011042:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011044:	e04f      	b.n	80110e6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011046:	69bb      	ldr	r3, [r7, #24]
 8011048:	f1b3 3fff 	cmp.w	r3, #4294967295
 801104c:	d04b      	beq.n	80110e6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801104e:	f7f3 fc7b 	bl	8004948 <HAL_GetTick>
 8011052:	4602      	mov	r2, r0
 8011054:	683b      	ldr	r3, [r7, #0]
 8011056:	1ad3      	subs	r3, r2, r3
 8011058:	69ba      	ldr	r2, [r7, #24]
 801105a:	429a      	cmp	r2, r3
 801105c:	d302      	bcc.n	8011064 <UART_WaitOnFlagUntilTimeout+0x30>
 801105e:	69bb      	ldr	r3, [r7, #24]
 8011060:	2b00      	cmp	r3, #0
 8011062:	d101      	bne.n	8011068 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8011064:	2303      	movs	r3, #3
 8011066:	e04e      	b.n	8011106 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8011068:	68fb      	ldr	r3, [r7, #12]
 801106a:	681b      	ldr	r3, [r3, #0]
 801106c:	681b      	ldr	r3, [r3, #0]
 801106e:	f003 0304 	and.w	r3, r3, #4
 8011072:	2b00      	cmp	r3, #0
 8011074:	d037      	beq.n	80110e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8011076:	68bb      	ldr	r3, [r7, #8]
 8011078:	2b80      	cmp	r3, #128	@ 0x80
 801107a:	d034      	beq.n	80110e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 801107c:	68bb      	ldr	r3, [r7, #8]
 801107e:	2b40      	cmp	r3, #64	@ 0x40
 8011080:	d031      	beq.n	80110e6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8011082:	68fb      	ldr	r3, [r7, #12]
 8011084:	681b      	ldr	r3, [r3, #0]
 8011086:	69db      	ldr	r3, [r3, #28]
 8011088:	f003 0308 	and.w	r3, r3, #8
 801108c:	2b08      	cmp	r3, #8
 801108e:	d110      	bne.n	80110b2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8011090:	68fb      	ldr	r3, [r7, #12]
 8011092:	681b      	ldr	r3, [r3, #0]
 8011094:	2208      	movs	r2, #8
 8011096:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011098:	68f8      	ldr	r0, [r7, #12]
 801109a:	f000 f839 	bl	8011110 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801109e:	68fb      	ldr	r3, [r7, #12]
 80110a0:	2208      	movs	r2, #8
 80110a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80110a6:	68fb      	ldr	r3, [r7, #12]
 80110a8:	2200      	movs	r2, #0
 80110aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80110ae:	2301      	movs	r3, #1
 80110b0:	e029      	b.n	8011106 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80110b2:	68fb      	ldr	r3, [r7, #12]
 80110b4:	681b      	ldr	r3, [r3, #0]
 80110b6:	69db      	ldr	r3, [r3, #28]
 80110b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80110bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80110c0:	d111      	bne.n	80110e6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80110c2:	68fb      	ldr	r3, [r7, #12]
 80110c4:	681b      	ldr	r3, [r3, #0]
 80110c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80110ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80110cc:	68f8      	ldr	r0, [r7, #12]
 80110ce:	f000 f81f 	bl	8011110 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80110d2:	68fb      	ldr	r3, [r7, #12]
 80110d4:	2220      	movs	r2, #32
 80110d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80110da:	68fb      	ldr	r3, [r7, #12]
 80110dc:	2200      	movs	r2, #0
 80110de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80110e2:	2303      	movs	r3, #3
 80110e4:	e00f      	b.n	8011106 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80110e6:	68fb      	ldr	r3, [r7, #12]
 80110e8:	681b      	ldr	r3, [r3, #0]
 80110ea:	69da      	ldr	r2, [r3, #28]
 80110ec:	68bb      	ldr	r3, [r7, #8]
 80110ee:	4013      	ands	r3, r2
 80110f0:	68ba      	ldr	r2, [r7, #8]
 80110f2:	429a      	cmp	r2, r3
 80110f4:	bf0c      	ite	eq
 80110f6:	2301      	moveq	r3, #1
 80110f8:	2300      	movne	r3, #0
 80110fa:	b2db      	uxtb	r3, r3
 80110fc:	461a      	mov	r2, r3
 80110fe:	79fb      	ldrb	r3, [r7, #7]
 8011100:	429a      	cmp	r2, r3
 8011102:	d0a0      	beq.n	8011046 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011104:	2300      	movs	r3, #0
}
 8011106:	4618      	mov	r0, r3
 8011108:	3710      	adds	r7, #16
 801110a:	46bd      	mov	sp, r7
 801110c:	bd80      	pop	{r7, pc}
	...

08011110 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8011110:	b480      	push	{r7}
 8011112:	b095      	sub	sp, #84	@ 0x54
 8011114:	af00      	add	r7, sp, #0
 8011116:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	681b      	ldr	r3, [r3, #0]
 801111c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801111e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011120:	e853 3f00 	ldrex	r3, [r3]
 8011124:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8011126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011128:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801112c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801112e:	687b      	ldr	r3, [r7, #4]
 8011130:	681b      	ldr	r3, [r3, #0]
 8011132:	461a      	mov	r2, r3
 8011134:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011136:	643b      	str	r3, [r7, #64]	@ 0x40
 8011138:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801113a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801113c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801113e:	e841 2300 	strex	r3, r2, [r1]
 8011142:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011144:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011146:	2b00      	cmp	r3, #0
 8011148:	d1e6      	bne.n	8011118 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801114a:	687b      	ldr	r3, [r7, #4]
 801114c:	681b      	ldr	r3, [r3, #0]
 801114e:	3308      	adds	r3, #8
 8011150:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011152:	6a3b      	ldr	r3, [r7, #32]
 8011154:	e853 3f00 	ldrex	r3, [r3]
 8011158:	61fb      	str	r3, [r7, #28]
   return(result);
 801115a:	69fa      	ldr	r2, [r7, #28]
 801115c:	4b1e      	ldr	r3, [pc, #120]	@ (80111d8 <UART_EndRxTransfer+0xc8>)
 801115e:	4013      	ands	r3, r2
 8011160:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011162:	687b      	ldr	r3, [r7, #4]
 8011164:	681b      	ldr	r3, [r3, #0]
 8011166:	3308      	adds	r3, #8
 8011168:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801116a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801116c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801116e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011170:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011172:	e841 2300 	strex	r3, r2, [r1]
 8011176:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801117a:	2b00      	cmp	r3, #0
 801117c:	d1e5      	bne.n	801114a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801117e:	687b      	ldr	r3, [r7, #4]
 8011180:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011182:	2b01      	cmp	r3, #1
 8011184:	d118      	bne.n	80111b8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011186:	687b      	ldr	r3, [r7, #4]
 8011188:	681b      	ldr	r3, [r3, #0]
 801118a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801118c:	68fb      	ldr	r3, [r7, #12]
 801118e:	e853 3f00 	ldrex	r3, [r3]
 8011192:	60bb      	str	r3, [r7, #8]
   return(result);
 8011194:	68bb      	ldr	r3, [r7, #8]
 8011196:	f023 0310 	bic.w	r3, r3, #16
 801119a:	647b      	str	r3, [r7, #68]	@ 0x44
 801119c:	687b      	ldr	r3, [r7, #4]
 801119e:	681b      	ldr	r3, [r3, #0]
 80111a0:	461a      	mov	r2, r3
 80111a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80111a4:	61bb      	str	r3, [r7, #24]
 80111a6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80111a8:	6979      	ldr	r1, [r7, #20]
 80111aa:	69ba      	ldr	r2, [r7, #24]
 80111ac:	e841 2300 	strex	r3, r2, [r1]
 80111b0:	613b      	str	r3, [r7, #16]
   return(result);
 80111b2:	693b      	ldr	r3, [r7, #16]
 80111b4:	2b00      	cmp	r3, #0
 80111b6:	d1e6      	bne.n	8011186 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80111b8:	687b      	ldr	r3, [r7, #4]
 80111ba:	2220      	movs	r2, #32
 80111bc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80111c0:	687b      	ldr	r3, [r7, #4]
 80111c2:	2200      	movs	r2, #0
 80111c4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80111c6:	687b      	ldr	r3, [r7, #4]
 80111c8:	2200      	movs	r2, #0
 80111ca:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80111cc:	bf00      	nop
 80111ce:	3754      	adds	r7, #84	@ 0x54
 80111d0:	46bd      	mov	sp, r7
 80111d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111d6:	4770      	bx	lr
 80111d8:	effffffe 	.word	0xeffffffe

080111dc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80111dc:	b480      	push	{r7}
 80111de:	b085      	sub	sp, #20
 80111e0:	af00      	add	r7, sp, #0
 80111e2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80111e4:	687b      	ldr	r3, [r7, #4]
 80111e6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80111ea:	2b01      	cmp	r3, #1
 80111ec:	d101      	bne.n	80111f2 <HAL_UARTEx_DisableFifoMode+0x16>
 80111ee:	2302      	movs	r3, #2
 80111f0:	e027      	b.n	8011242 <HAL_UARTEx_DisableFifoMode+0x66>
 80111f2:	687b      	ldr	r3, [r7, #4]
 80111f4:	2201      	movs	r2, #1
 80111f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80111fa:	687b      	ldr	r3, [r7, #4]
 80111fc:	2224      	movs	r2, #36	@ 0x24
 80111fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011202:	687b      	ldr	r3, [r7, #4]
 8011204:	681b      	ldr	r3, [r3, #0]
 8011206:	681b      	ldr	r3, [r3, #0]
 8011208:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801120a:	687b      	ldr	r3, [r7, #4]
 801120c:	681b      	ldr	r3, [r3, #0]
 801120e:	681a      	ldr	r2, [r3, #0]
 8011210:	687b      	ldr	r3, [r7, #4]
 8011212:	681b      	ldr	r3, [r3, #0]
 8011214:	f022 0201 	bic.w	r2, r2, #1
 8011218:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801121a:	68fb      	ldr	r3, [r7, #12]
 801121c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8011220:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8011222:	687b      	ldr	r3, [r7, #4]
 8011224:	2200      	movs	r2, #0
 8011226:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	681b      	ldr	r3, [r3, #0]
 801122c:	68fa      	ldr	r2, [r7, #12]
 801122e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011230:	687b      	ldr	r3, [r7, #4]
 8011232:	2220      	movs	r2, #32
 8011234:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011238:	687b      	ldr	r3, [r7, #4]
 801123a:	2200      	movs	r2, #0
 801123c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011240:	2300      	movs	r3, #0
}
 8011242:	4618      	mov	r0, r3
 8011244:	3714      	adds	r7, #20
 8011246:	46bd      	mov	sp, r7
 8011248:	f85d 7b04 	ldr.w	r7, [sp], #4
 801124c:	4770      	bx	lr

0801124e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801124e:	b580      	push	{r7, lr}
 8011250:	b084      	sub	sp, #16
 8011252:	af00      	add	r7, sp, #0
 8011254:	6078      	str	r0, [r7, #4]
 8011256:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011258:	687b      	ldr	r3, [r7, #4]
 801125a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801125e:	2b01      	cmp	r3, #1
 8011260:	d101      	bne.n	8011266 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8011262:	2302      	movs	r3, #2
 8011264:	e02d      	b.n	80112c2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8011266:	687b      	ldr	r3, [r7, #4]
 8011268:	2201      	movs	r2, #1
 801126a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801126e:	687b      	ldr	r3, [r7, #4]
 8011270:	2224      	movs	r2, #36	@ 0x24
 8011272:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011276:	687b      	ldr	r3, [r7, #4]
 8011278:	681b      	ldr	r3, [r3, #0]
 801127a:	681b      	ldr	r3, [r3, #0]
 801127c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801127e:	687b      	ldr	r3, [r7, #4]
 8011280:	681b      	ldr	r3, [r3, #0]
 8011282:	681a      	ldr	r2, [r3, #0]
 8011284:	687b      	ldr	r3, [r7, #4]
 8011286:	681b      	ldr	r3, [r3, #0]
 8011288:	f022 0201 	bic.w	r2, r2, #1
 801128c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	681b      	ldr	r3, [r3, #0]
 8011292:	689b      	ldr	r3, [r3, #8]
 8011294:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8011298:	687b      	ldr	r3, [r7, #4]
 801129a:	681b      	ldr	r3, [r3, #0]
 801129c:	683a      	ldr	r2, [r7, #0]
 801129e:	430a      	orrs	r2, r1
 80112a0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80112a2:	6878      	ldr	r0, [r7, #4]
 80112a4:	f000 f850 	bl	8011348 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	681b      	ldr	r3, [r3, #0]
 80112ac:	68fa      	ldr	r2, [r7, #12]
 80112ae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80112b0:	687b      	ldr	r3, [r7, #4]
 80112b2:	2220      	movs	r2, #32
 80112b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80112b8:	687b      	ldr	r3, [r7, #4]
 80112ba:	2200      	movs	r2, #0
 80112bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80112c0:	2300      	movs	r3, #0
}
 80112c2:	4618      	mov	r0, r3
 80112c4:	3710      	adds	r7, #16
 80112c6:	46bd      	mov	sp, r7
 80112c8:	bd80      	pop	{r7, pc}

080112ca <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80112ca:	b580      	push	{r7, lr}
 80112cc:	b084      	sub	sp, #16
 80112ce:	af00      	add	r7, sp, #0
 80112d0:	6078      	str	r0, [r7, #4]
 80112d2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80112d4:	687b      	ldr	r3, [r7, #4]
 80112d6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80112da:	2b01      	cmp	r3, #1
 80112dc:	d101      	bne.n	80112e2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80112de:	2302      	movs	r3, #2
 80112e0:	e02d      	b.n	801133e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80112e2:	687b      	ldr	r3, [r7, #4]
 80112e4:	2201      	movs	r2, #1
 80112e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80112ea:	687b      	ldr	r3, [r7, #4]
 80112ec:	2224      	movs	r2, #36	@ 0x24
 80112ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80112f2:	687b      	ldr	r3, [r7, #4]
 80112f4:	681b      	ldr	r3, [r3, #0]
 80112f6:	681b      	ldr	r3, [r3, #0]
 80112f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80112fa:	687b      	ldr	r3, [r7, #4]
 80112fc:	681b      	ldr	r3, [r3, #0]
 80112fe:	681a      	ldr	r2, [r3, #0]
 8011300:	687b      	ldr	r3, [r7, #4]
 8011302:	681b      	ldr	r3, [r3, #0]
 8011304:	f022 0201 	bic.w	r2, r2, #1
 8011308:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 801130a:	687b      	ldr	r3, [r7, #4]
 801130c:	681b      	ldr	r3, [r3, #0]
 801130e:	689b      	ldr	r3, [r3, #8]
 8011310:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8011314:	687b      	ldr	r3, [r7, #4]
 8011316:	681b      	ldr	r3, [r3, #0]
 8011318:	683a      	ldr	r2, [r7, #0]
 801131a:	430a      	orrs	r2, r1
 801131c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801131e:	6878      	ldr	r0, [r7, #4]
 8011320:	f000 f812 	bl	8011348 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011324:	687b      	ldr	r3, [r7, #4]
 8011326:	681b      	ldr	r3, [r3, #0]
 8011328:	68fa      	ldr	r2, [r7, #12]
 801132a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801132c:	687b      	ldr	r3, [r7, #4]
 801132e:	2220      	movs	r2, #32
 8011330:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	2200      	movs	r2, #0
 8011338:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801133c:	2300      	movs	r3, #0
}
 801133e:	4618      	mov	r0, r3
 8011340:	3710      	adds	r7, #16
 8011342:	46bd      	mov	sp, r7
 8011344:	bd80      	pop	{r7, pc}
	...

08011348 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011348:	b480      	push	{r7}
 801134a:	b085      	sub	sp, #20
 801134c:	af00      	add	r7, sp, #0
 801134e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8011350:	687b      	ldr	r3, [r7, #4]
 8011352:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011354:	2b00      	cmp	r3, #0
 8011356:	d108      	bne.n	801136a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011358:	687b      	ldr	r3, [r7, #4]
 801135a:	2201      	movs	r2, #1
 801135c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8011360:	687b      	ldr	r3, [r7, #4]
 8011362:	2201      	movs	r2, #1
 8011364:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8011368:	e031      	b.n	80113ce <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801136a:	2310      	movs	r3, #16
 801136c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801136e:	2310      	movs	r3, #16
 8011370:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	681b      	ldr	r3, [r3, #0]
 8011376:	689b      	ldr	r3, [r3, #8]
 8011378:	0e5b      	lsrs	r3, r3, #25
 801137a:	b2db      	uxtb	r3, r3
 801137c:	f003 0307 	and.w	r3, r3, #7
 8011380:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8011382:	687b      	ldr	r3, [r7, #4]
 8011384:	681b      	ldr	r3, [r3, #0]
 8011386:	689b      	ldr	r3, [r3, #8]
 8011388:	0f5b      	lsrs	r3, r3, #29
 801138a:	b2db      	uxtb	r3, r3
 801138c:	f003 0307 	and.w	r3, r3, #7
 8011390:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011392:	7bbb      	ldrb	r3, [r7, #14]
 8011394:	7b3a      	ldrb	r2, [r7, #12]
 8011396:	4911      	ldr	r1, [pc, #68]	@ (80113dc <UARTEx_SetNbDataToProcess+0x94>)
 8011398:	5c8a      	ldrb	r2, [r1, r2]
 801139a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 801139e:	7b3a      	ldrb	r2, [r7, #12]
 80113a0:	490f      	ldr	r1, [pc, #60]	@ (80113e0 <UARTEx_SetNbDataToProcess+0x98>)
 80113a2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80113a4:	fb93 f3f2 	sdiv	r3, r3, r2
 80113a8:	b29a      	uxth	r2, r3
 80113aa:	687b      	ldr	r3, [r7, #4]
 80113ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80113b0:	7bfb      	ldrb	r3, [r7, #15]
 80113b2:	7b7a      	ldrb	r2, [r7, #13]
 80113b4:	4909      	ldr	r1, [pc, #36]	@ (80113dc <UARTEx_SetNbDataToProcess+0x94>)
 80113b6:	5c8a      	ldrb	r2, [r1, r2]
 80113b8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80113bc:	7b7a      	ldrb	r2, [r7, #13]
 80113be:	4908      	ldr	r1, [pc, #32]	@ (80113e0 <UARTEx_SetNbDataToProcess+0x98>)
 80113c0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80113c2:	fb93 f3f2 	sdiv	r3, r3, r2
 80113c6:	b29a      	uxth	r2, r3
 80113c8:	687b      	ldr	r3, [r7, #4]
 80113ca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80113ce:	bf00      	nop
 80113d0:	3714      	adds	r7, #20
 80113d2:	46bd      	mov	sp, r7
 80113d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113d8:	4770      	bx	lr
 80113da:	bf00      	nop
 80113dc:	08017638 	.word	0x08017638
 80113e0:	08017640 	.word	0x08017640

080113e4 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 80113e4:	b480      	push	{r7}
 80113e6:	b083      	sub	sp, #12
 80113e8:	af00      	add	r7, sp, #0
 80113ea:	6078      	str	r0, [r7, #4]
 80113ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 80113ee:	683b      	ldr	r3, [r7, #0]
 80113f0:	681b      	ldr	r3, [r3, #0]
 80113f2:	2b00      	cmp	r3, #0
 80113f4:	d121      	bne.n	801143a <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80113f6:	687b      	ldr	r3, [r7, #4]
 80113f8:	681a      	ldr	r2, [r3, #0]
 80113fa:	4b27      	ldr	r3, [pc, #156]	@ (8011498 <FMC_SDRAM_Init+0xb4>)
 80113fc:	4013      	ands	r3, r2
 80113fe:	683a      	ldr	r2, [r7, #0]
 8011400:	6851      	ldr	r1, [r2, #4]
 8011402:	683a      	ldr	r2, [r7, #0]
 8011404:	6892      	ldr	r2, [r2, #8]
 8011406:	4311      	orrs	r1, r2
 8011408:	683a      	ldr	r2, [r7, #0]
 801140a:	68d2      	ldr	r2, [r2, #12]
 801140c:	4311      	orrs	r1, r2
 801140e:	683a      	ldr	r2, [r7, #0]
 8011410:	6912      	ldr	r2, [r2, #16]
 8011412:	4311      	orrs	r1, r2
 8011414:	683a      	ldr	r2, [r7, #0]
 8011416:	6952      	ldr	r2, [r2, #20]
 8011418:	4311      	orrs	r1, r2
 801141a:	683a      	ldr	r2, [r7, #0]
 801141c:	6992      	ldr	r2, [r2, #24]
 801141e:	4311      	orrs	r1, r2
 8011420:	683a      	ldr	r2, [r7, #0]
 8011422:	69d2      	ldr	r2, [r2, #28]
 8011424:	4311      	orrs	r1, r2
 8011426:	683a      	ldr	r2, [r7, #0]
 8011428:	6a12      	ldr	r2, [r2, #32]
 801142a:	4311      	orrs	r1, r2
 801142c:	683a      	ldr	r2, [r7, #0]
 801142e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8011430:	430a      	orrs	r2, r1
 8011432:	431a      	orrs	r2, r3
 8011434:	687b      	ldr	r3, [r7, #4]
 8011436:	601a      	str	r2, [r3, #0]
 8011438:	e026      	b.n	8011488 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 801143a:	687b      	ldr	r3, [r7, #4]
 801143c:	681b      	ldr	r3, [r3, #0]
 801143e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8011442:	683b      	ldr	r3, [r7, #0]
 8011444:	69d9      	ldr	r1, [r3, #28]
 8011446:	683b      	ldr	r3, [r7, #0]
 8011448:	6a1b      	ldr	r3, [r3, #32]
 801144a:	4319      	orrs	r1, r3
 801144c:	683b      	ldr	r3, [r7, #0]
 801144e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011450:	430b      	orrs	r3, r1
 8011452:	431a      	orrs	r2, r3
 8011454:	687b      	ldr	r3, [r7, #4]
 8011456:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8011458:	687b      	ldr	r3, [r7, #4]
 801145a:	685a      	ldr	r2, [r3, #4]
 801145c:	4b0e      	ldr	r3, [pc, #56]	@ (8011498 <FMC_SDRAM_Init+0xb4>)
 801145e:	4013      	ands	r3, r2
 8011460:	683a      	ldr	r2, [r7, #0]
 8011462:	6851      	ldr	r1, [r2, #4]
 8011464:	683a      	ldr	r2, [r7, #0]
 8011466:	6892      	ldr	r2, [r2, #8]
 8011468:	4311      	orrs	r1, r2
 801146a:	683a      	ldr	r2, [r7, #0]
 801146c:	68d2      	ldr	r2, [r2, #12]
 801146e:	4311      	orrs	r1, r2
 8011470:	683a      	ldr	r2, [r7, #0]
 8011472:	6912      	ldr	r2, [r2, #16]
 8011474:	4311      	orrs	r1, r2
 8011476:	683a      	ldr	r2, [r7, #0]
 8011478:	6952      	ldr	r2, [r2, #20]
 801147a:	4311      	orrs	r1, r2
 801147c:	683a      	ldr	r2, [r7, #0]
 801147e:	6992      	ldr	r2, [r2, #24]
 8011480:	430a      	orrs	r2, r1
 8011482:	431a      	orrs	r2, r3
 8011484:	687b      	ldr	r3, [r7, #4]
 8011486:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8011488:	2300      	movs	r3, #0
}
 801148a:	4618      	mov	r0, r3
 801148c:	370c      	adds	r7, #12
 801148e:	46bd      	mov	sp, r7
 8011490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011494:	4770      	bx	lr
 8011496:	bf00      	nop
 8011498:	ffff8000 	.word	0xffff8000

0801149c <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 801149c:	b480      	push	{r7}
 801149e:	b085      	sub	sp, #20
 80114a0:	af00      	add	r7, sp, #0
 80114a2:	60f8      	str	r0, [r7, #12]
 80114a4:	60b9      	str	r1, [r7, #8]
 80114a6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	2b00      	cmp	r3, #0
 80114ac:	d128      	bne.n	8011500 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80114ae:	68fb      	ldr	r3, [r7, #12]
 80114b0:	689b      	ldr	r3, [r3, #8]
 80114b2:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 80114b6:	68bb      	ldr	r3, [r7, #8]
 80114b8:	681b      	ldr	r3, [r3, #0]
 80114ba:	1e59      	subs	r1, r3, #1
 80114bc:	68bb      	ldr	r3, [r7, #8]
 80114be:	685b      	ldr	r3, [r3, #4]
 80114c0:	3b01      	subs	r3, #1
 80114c2:	011b      	lsls	r3, r3, #4
 80114c4:	4319      	orrs	r1, r3
 80114c6:	68bb      	ldr	r3, [r7, #8]
 80114c8:	689b      	ldr	r3, [r3, #8]
 80114ca:	3b01      	subs	r3, #1
 80114cc:	021b      	lsls	r3, r3, #8
 80114ce:	4319      	orrs	r1, r3
 80114d0:	68bb      	ldr	r3, [r7, #8]
 80114d2:	68db      	ldr	r3, [r3, #12]
 80114d4:	3b01      	subs	r3, #1
 80114d6:	031b      	lsls	r3, r3, #12
 80114d8:	4319      	orrs	r1, r3
 80114da:	68bb      	ldr	r3, [r7, #8]
 80114dc:	691b      	ldr	r3, [r3, #16]
 80114de:	3b01      	subs	r3, #1
 80114e0:	041b      	lsls	r3, r3, #16
 80114e2:	4319      	orrs	r1, r3
 80114e4:	68bb      	ldr	r3, [r7, #8]
 80114e6:	695b      	ldr	r3, [r3, #20]
 80114e8:	3b01      	subs	r3, #1
 80114ea:	051b      	lsls	r3, r3, #20
 80114ec:	4319      	orrs	r1, r3
 80114ee:	68bb      	ldr	r3, [r7, #8]
 80114f0:	699b      	ldr	r3, [r3, #24]
 80114f2:	3b01      	subs	r3, #1
 80114f4:	061b      	lsls	r3, r3, #24
 80114f6:	430b      	orrs	r3, r1
 80114f8:	431a      	orrs	r2, r3
 80114fa:	68fb      	ldr	r3, [r7, #12]
 80114fc:	609a      	str	r2, [r3, #8]
 80114fe:	e02d      	b.n	801155c <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8011500:	68fb      	ldr	r3, [r7, #12]
 8011502:	689a      	ldr	r2, [r3, #8]
 8011504:	4b19      	ldr	r3, [pc, #100]	@ (801156c <FMC_SDRAM_Timing_Init+0xd0>)
 8011506:	4013      	ands	r3, r2
 8011508:	68ba      	ldr	r2, [r7, #8]
 801150a:	68d2      	ldr	r2, [r2, #12]
 801150c:	3a01      	subs	r2, #1
 801150e:	0311      	lsls	r1, r2, #12
 8011510:	68ba      	ldr	r2, [r7, #8]
 8011512:	6952      	ldr	r2, [r2, #20]
 8011514:	3a01      	subs	r2, #1
 8011516:	0512      	lsls	r2, r2, #20
 8011518:	430a      	orrs	r2, r1
 801151a:	431a      	orrs	r2, r3
 801151c:	68fb      	ldr	r3, [r7, #12]
 801151e:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8011520:	68fb      	ldr	r3, [r7, #12]
 8011522:	68db      	ldr	r3, [r3, #12]
 8011524:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8011528:	68bb      	ldr	r3, [r7, #8]
 801152a:	681b      	ldr	r3, [r3, #0]
 801152c:	1e59      	subs	r1, r3, #1
 801152e:	68bb      	ldr	r3, [r7, #8]
 8011530:	685b      	ldr	r3, [r3, #4]
 8011532:	3b01      	subs	r3, #1
 8011534:	011b      	lsls	r3, r3, #4
 8011536:	4319      	orrs	r1, r3
 8011538:	68bb      	ldr	r3, [r7, #8]
 801153a:	689b      	ldr	r3, [r3, #8]
 801153c:	3b01      	subs	r3, #1
 801153e:	021b      	lsls	r3, r3, #8
 8011540:	4319      	orrs	r1, r3
 8011542:	68bb      	ldr	r3, [r7, #8]
 8011544:	691b      	ldr	r3, [r3, #16]
 8011546:	3b01      	subs	r3, #1
 8011548:	041b      	lsls	r3, r3, #16
 801154a:	4319      	orrs	r1, r3
 801154c:	68bb      	ldr	r3, [r7, #8]
 801154e:	699b      	ldr	r3, [r3, #24]
 8011550:	3b01      	subs	r3, #1
 8011552:	061b      	lsls	r3, r3, #24
 8011554:	430b      	orrs	r3, r1
 8011556:	431a      	orrs	r2, r3
 8011558:	68fb      	ldr	r3, [r7, #12]
 801155a:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
 801155c:	2300      	movs	r3, #0
}
 801155e:	4618      	mov	r0, r3
 8011560:	3714      	adds	r7, #20
 8011562:	46bd      	mov	sp, r7
 8011564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011568:	4770      	bx	lr
 801156a:	bf00      	nop
 801156c:	ff0f0fff 	.word	0xff0f0fff

08011570 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8011570:	b480      	push	{r7}
 8011572:	b085      	sub	sp, #20
 8011574:	af00      	add	r7, sp, #0
 8011576:	60f8      	str	r0, [r7, #12]
 8011578:	60b9      	str	r1, [r7, #8]
 801157a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 801157c:	68fb      	ldr	r3, [r7, #12]
 801157e:	691a      	ldr	r2, [r3, #16]
 8011580:	4b0c      	ldr	r3, [pc, #48]	@ (80115b4 <FMC_SDRAM_SendCommand+0x44>)
 8011582:	4013      	ands	r3, r2
 8011584:	68ba      	ldr	r2, [r7, #8]
 8011586:	6811      	ldr	r1, [r2, #0]
 8011588:	68ba      	ldr	r2, [r7, #8]
 801158a:	6852      	ldr	r2, [r2, #4]
 801158c:	4311      	orrs	r1, r2
 801158e:	68ba      	ldr	r2, [r7, #8]
 8011590:	6892      	ldr	r2, [r2, #8]
 8011592:	3a01      	subs	r2, #1
 8011594:	0152      	lsls	r2, r2, #5
 8011596:	4311      	orrs	r1, r2
 8011598:	68ba      	ldr	r2, [r7, #8]
 801159a:	68d2      	ldr	r2, [r2, #12]
 801159c:	0252      	lsls	r2, r2, #9
 801159e:	430a      	orrs	r2, r1
 80115a0:	431a      	orrs	r2, r3
 80115a2:	68fb      	ldr	r3, [r7, #12]
 80115a4:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 80115a6:	2300      	movs	r3, #0
}
 80115a8:	4618      	mov	r0, r3
 80115aa:	3714      	adds	r7, #20
 80115ac:	46bd      	mov	sp, r7
 80115ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115b2:	4770      	bx	lr
 80115b4:	ffc00000 	.word	0xffc00000

080115b8 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 80115b8:	b480      	push	{r7}
 80115ba:	b083      	sub	sp, #12
 80115bc:	af00      	add	r7, sp, #0
 80115be:	6078      	str	r0, [r7, #4]
 80115c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 80115c2:	687b      	ldr	r3, [r7, #4]
 80115c4:	695a      	ldr	r2, [r3, #20]
 80115c6:	4b07      	ldr	r3, [pc, #28]	@ (80115e4 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 80115c8:	4013      	ands	r3, r2
 80115ca:	683a      	ldr	r2, [r7, #0]
 80115cc:	0052      	lsls	r2, r2, #1
 80115ce:	431a      	orrs	r2, r3
 80115d0:	687b      	ldr	r3, [r7, #4]
 80115d2:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 80115d4:	2300      	movs	r3, #0
}
 80115d6:	4618      	mov	r0, r3
 80115d8:	370c      	adds	r7, #12
 80115da:	46bd      	mov	sp, r7
 80115dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115e0:	4770      	bx	lr
 80115e2:	bf00      	nop
 80115e4:	ffffc001 	.word	0xffffc001

080115e8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80115e8:	b084      	sub	sp, #16
 80115ea:	b580      	push	{r7, lr}
 80115ec:	b084      	sub	sp, #16
 80115ee:	af00      	add	r7, sp, #0
 80115f0:	6078      	str	r0, [r7, #4]
 80115f2:	f107 001c 	add.w	r0, r7, #28
 80115f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80115fa:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80115fe:	2b01      	cmp	r3, #1
 8011600:	d121      	bne.n	8011646 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8011602:	687b      	ldr	r3, [r7, #4]
 8011604:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011606:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801160a:	687b      	ldr	r3, [r7, #4]
 801160c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 801160e:	687b      	ldr	r3, [r7, #4]
 8011610:	68da      	ldr	r2, [r3, #12]
 8011612:	4b2c      	ldr	r3, [pc, #176]	@ (80116c4 <USB_CoreInit+0xdc>)
 8011614:	4013      	ands	r3, r2
 8011616:	687a      	ldr	r2, [r7, #4]
 8011618:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 801161a:	687b      	ldr	r3, [r7, #4]
 801161c:	68db      	ldr	r3, [r3, #12]
 801161e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8011622:	687b      	ldr	r3, [r7, #4]
 8011624:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8011626:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801162a:	2b01      	cmp	r3, #1
 801162c:	d105      	bne.n	801163a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 801162e:	687b      	ldr	r3, [r7, #4]
 8011630:	68db      	ldr	r3, [r3, #12]
 8011632:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8011636:	687b      	ldr	r3, [r7, #4]
 8011638:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801163a:	6878      	ldr	r0, [r7, #4]
 801163c:	f001 fb1a 	bl	8012c74 <USB_CoreReset>
 8011640:	4603      	mov	r3, r0
 8011642:	73fb      	strb	r3, [r7, #15]
 8011644:	e01b      	b.n	801167e <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8011646:	687b      	ldr	r3, [r7, #4]
 8011648:	68db      	ldr	r3, [r3, #12]
 801164a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8011652:	6878      	ldr	r0, [r7, #4]
 8011654:	f001 fb0e 	bl	8012c74 <USB_CoreReset>
 8011658:	4603      	mov	r3, r0
 801165a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 801165c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8011660:	2b00      	cmp	r3, #0
 8011662:	d106      	bne.n	8011672 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8011664:	687b      	ldr	r3, [r7, #4]
 8011666:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011668:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 801166c:	687b      	ldr	r3, [r7, #4]
 801166e:	639a      	str	r2, [r3, #56]	@ 0x38
 8011670:	e005      	b.n	801167e <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8011672:	687b      	ldr	r3, [r7, #4]
 8011674:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011676:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 801167e:	7fbb      	ldrb	r3, [r7, #30]
 8011680:	2b01      	cmp	r3, #1
 8011682:	d116      	bne.n	80116b2 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8011684:	687b      	ldr	r3, [r7, #4]
 8011686:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011688:	b29a      	uxth	r2, r3
 801168a:	687b      	ldr	r3, [r7, #4]
 801168c:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 801168e:	687b      	ldr	r3, [r7, #4]
 8011690:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8011692:	4b0d      	ldr	r3, [pc, #52]	@ (80116c8 <USB_CoreInit+0xe0>)
 8011694:	4313      	orrs	r3, r2
 8011696:	687a      	ldr	r2, [r7, #4]
 8011698:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 801169a:	687b      	ldr	r3, [r7, #4]
 801169c:	689b      	ldr	r3, [r3, #8]
 801169e:	f043 0206 	orr.w	r2, r3, #6
 80116a2:	687b      	ldr	r3, [r7, #4]
 80116a4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80116a6:	687b      	ldr	r3, [r7, #4]
 80116a8:	689b      	ldr	r3, [r3, #8]
 80116aa:	f043 0220 	orr.w	r2, r3, #32
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80116b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80116b4:	4618      	mov	r0, r3
 80116b6:	3710      	adds	r7, #16
 80116b8:	46bd      	mov	sp, r7
 80116ba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80116be:	b004      	add	sp, #16
 80116c0:	4770      	bx	lr
 80116c2:	bf00      	nop
 80116c4:	ffbdffbf 	.word	0xffbdffbf
 80116c8:	03ee0000 	.word	0x03ee0000

080116cc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80116cc:	b480      	push	{r7}
 80116ce:	b087      	sub	sp, #28
 80116d0:	af00      	add	r7, sp, #0
 80116d2:	60f8      	str	r0, [r7, #12]
 80116d4:	60b9      	str	r1, [r7, #8]
 80116d6:	4613      	mov	r3, r2
 80116d8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80116da:	79fb      	ldrb	r3, [r7, #7]
 80116dc:	2b02      	cmp	r3, #2
 80116de:	d165      	bne.n	80117ac <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80116e0:	68bb      	ldr	r3, [r7, #8]
 80116e2:	4a41      	ldr	r2, [pc, #260]	@ (80117e8 <USB_SetTurnaroundTime+0x11c>)
 80116e4:	4293      	cmp	r3, r2
 80116e6:	d906      	bls.n	80116f6 <USB_SetTurnaroundTime+0x2a>
 80116e8:	68bb      	ldr	r3, [r7, #8]
 80116ea:	4a40      	ldr	r2, [pc, #256]	@ (80117ec <USB_SetTurnaroundTime+0x120>)
 80116ec:	4293      	cmp	r3, r2
 80116ee:	d202      	bcs.n	80116f6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80116f0:	230f      	movs	r3, #15
 80116f2:	617b      	str	r3, [r7, #20]
 80116f4:	e062      	b.n	80117bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80116f6:	68bb      	ldr	r3, [r7, #8]
 80116f8:	4a3c      	ldr	r2, [pc, #240]	@ (80117ec <USB_SetTurnaroundTime+0x120>)
 80116fa:	4293      	cmp	r3, r2
 80116fc:	d306      	bcc.n	801170c <USB_SetTurnaroundTime+0x40>
 80116fe:	68bb      	ldr	r3, [r7, #8]
 8011700:	4a3b      	ldr	r2, [pc, #236]	@ (80117f0 <USB_SetTurnaroundTime+0x124>)
 8011702:	4293      	cmp	r3, r2
 8011704:	d202      	bcs.n	801170c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8011706:	230e      	movs	r3, #14
 8011708:	617b      	str	r3, [r7, #20]
 801170a:	e057      	b.n	80117bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 801170c:	68bb      	ldr	r3, [r7, #8]
 801170e:	4a38      	ldr	r2, [pc, #224]	@ (80117f0 <USB_SetTurnaroundTime+0x124>)
 8011710:	4293      	cmp	r3, r2
 8011712:	d306      	bcc.n	8011722 <USB_SetTurnaroundTime+0x56>
 8011714:	68bb      	ldr	r3, [r7, #8]
 8011716:	4a37      	ldr	r2, [pc, #220]	@ (80117f4 <USB_SetTurnaroundTime+0x128>)
 8011718:	4293      	cmp	r3, r2
 801171a:	d202      	bcs.n	8011722 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 801171c:	230d      	movs	r3, #13
 801171e:	617b      	str	r3, [r7, #20]
 8011720:	e04c      	b.n	80117bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8011722:	68bb      	ldr	r3, [r7, #8]
 8011724:	4a33      	ldr	r2, [pc, #204]	@ (80117f4 <USB_SetTurnaroundTime+0x128>)
 8011726:	4293      	cmp	r3, r2
 8011728:	d306      	bcc.n	8011738 <USB_SetTurnaroundTime+0x6c>
 801172a:	68bb      	ldr	r3, [r7, #8]
 801172c:	4a32      	ldr	r2, [pc, #200]	@ (80117f8 <USB_SetTurnaroundTime+0x12c>)
 801172e:	4293      	cmp	r3, r2
 8011730:	d802      	bhi.n	8011738 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8011732:	230c      	movs	r3, #12
 8011734:	617b      	str	r3, [r7, #20]
 8011736:	e041      	b.n	80117bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8011738:	68bb      	ldr	r3, [r7, #8]
 801173a:	4a2f      	ldr	r2, [pc, #188]	@ (80117f8 <USB_SetTurnaroundTime+0x12c>)
 801173c:	4293      	cmp	r3, r2
 801173e:	d906      	bls.n	801174e <USB_SetTurnaroundTime+0x82>
 8011740:	68bb      	ldr	r3, [r7, #8]
 8011742:	4a2e      	ldr	r2, [pc, #184]	@ (80117fc <USB_SetTurnaroundTime+0x130>)
 8011744:	4293      	cmp	r3, r2
 8011746:	d802      	bhi.n	801174e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8011748:	230b      	movs	r3, #11
 801174a:	617b      	str	r3, [r7, #20]
 801174c:	e036      	b.n	80117bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 801174e:	68bb      	ldr	r3, [r7, #8]
 8011750:	4a2a      	ldr	r2, [pc, #168]	@ (80117fc <USB_SetTurnaroundTime+0x130>)
 8011752:	4293      	cmp	r3, r2
 8011754:	d906      	bls.n	8011764 <USB_SetTurnaroundTime+0x98>
 8011756:	68bb      	ldr	r3, [r7, #8]
 8011758:	4a29      	ldr	r2, [pc, #164]	@ (8011800 <USB_SetTurnaroundTime+0x134>)
 801175a:	4293      	cmp	r3, r2
 801175c:	d802      	bhi.n	8011764 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 801175e:	230a      	movs	r3, #10
 8011760:	617b      	str	r3, [r7, #20]
 8011762:	e02b      	b.n	80117bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8011764:	68bb      	ldr	r3, [r7, #8]
 8011766:	4a26      	ldr	r2, [pc, #152]	@ (8011800 <USB_SetTurnaroundTime+0x134>)
 8011768:	4293      	cmp	r3, r2
 801176a:	d906      	bls.n	801177a <USB_SetTurnaroundTime+0xae>
 801176c:	68bb      	ldr	r3, [r7, #8]
 801176e:	4a25      	ldr	r2, [pc, #148]	@ (8011804 <USB_SetTurnaroundTime+0x138>)
 8011770:	4293      	cmp	r3, r2
 8011772:	d202      	bcs.n	801177a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8011774:	2309      	movs	r3, #9
 8011776:	617b      	str	r3, [r7, #20]
 8011778:	e020      	b.n	80117bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 801177a:	68bb      	ldr	r3, [r7, #8]
 801177c:	4a21      	ldr	r2, [pc, #132]	@ (8011804 <USB_SetTurnaroundTime+0x138>)
 801177e:	4293      	cmp	r3, r2
 8011780:	d306      	bcc.n	8011790 <USB_SetTurnaroundTime+0xc4>
 8011782:	68bb      	ldr	r3, [r7, #8]
 8011784:	4a20      	ldr	r2, [pc, #128]	@ (8011808 <USB_SetTurnaroundTime+0x13c>)
 8011786:	4293      	cmp	r3, r2
 8011788:	d802      	bhi.n	8011790 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 801178a:	2308      	movs	r3, #8
 801178c:	617b      	str	r3, [r7, #20]
 801178e:	e015      	b.n	80117bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8011790:	68bb      	ldr	r3, [r7, #8]
 8011792:	4a1d      	ldr	r2, [pc, #116]	@ (8011808 <USB_SetTurnaroundTime+0x13c>)
 8011794:	4293      	cmp	r3, r2
 8011796:	d906      	bls.n	80117a6 <USB_SetTurnaroundTime+0xda>
 8011798:	68bb      	ldr	r3, [r7, #8]
 801179a:	4a1c      	ldr	r2, [pc, #112]	@ (801180c <USB_SetTurnaroundTime+0x140>)
 801179c:	4293      	cmp	r3, r2
 801179e:	d202      	bcs.n	80117a6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80117a0:	2307      	movs	r3, #7
 80117a2:	617b      	str	r3, [r7, #20]
 80117a4:	e00a      	b.n	80117bc <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80117a6:	2306      	movs	r3, #6
 80117a8:	617b      	str	r3, [r7, #20]
 80117aa:	e007      	b.n	80117bc <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80117ac:	79fb      	ldrb	r3, [r7, #7]
 80117ae:	2b00      	cmp	r3, #0
 80117b0:	d102      	bne.n	80117b8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80117b2:	2309      	movs	r3, #9
 80117b4:	617b      	str	r3, [r7, #20]
 80117b6:	e001      	b.n	80117bc <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80117b8:	2309      	movs	r3, #9
 80117ba:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80117bc:	68fb      	ldr	r3, [r7, #12]
 80117be:	68db      	ldr	r3, [r3, #12]
 80117c0:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80117c4:	68fb      	ldr	r3, [r7, #12]
 80117c6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80117c8:	68fb      	ldr	r3, [r7, #12]
 80117ca:	68da      	ldr	r2, [r3, #12]
 80117cc:	697b      	ldr	r3, [r7, #20]
 80117ce:	029b      	lsls	r3, r3, #10
 80117d0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80117d4:	431a      	orrs	r2, r3
 80117d6:	68fb      	ldr	r3, [r7, #12]
 80117d8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80117da:	2300      	movs	r3, #0
}
 80117dc:	4618      	mov	r0, r3
 80117de:	371c      	adds	r7, #28
 80117e0:	46bd      	mov	sp, r7
 80117e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117e6:	4770      	bx	lr
 80117e8:	00d8acbf 	.word	0x00d8acbf
 80117ec:	00e4e1c0 	.word	0x00e4e1c0
 80117f0:	00f42400 	.word	0x00f42400
 80117f4:	01067380 	.word	0x01067380
 80117f8:	011a499f 	.word	0x011a499f
 80117fc:	01312cff 	.word	0x01312cff
 8011800:	014ca43f 	.word	0x014ca43f
 8011804:	016e3600 	.word	0x016e3600
 8011808:	01a6ab1f 	.word	0x01a6ab1f
 801180c:	01e84800 	.word	0x01e84800

08011810 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8011810:	b480      	push	{r7}
 8011812:	b083      	sub	sp, #12
 8011814:	af00      	add	r7, sp, #0
 8011816:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8011818:	687b      	ldr	r3, [r7, #4]
 801181a:	689b      	ldr	r3, [r3, #8]
 801181c:	f043 0201 	orr.w	r2, r3, #1
 8011820:	687b      	ldr	r3, [r7, #4]
 8011822:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8011824:	2300      	movs	r3, #0
}
 8011826:	4618      	mov	r0, r3
 8011828:	370c      	adds	r7, #12
 801182a:	46bd      	mov	sp, r7
 801182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011830:	4770      	bx	lr

08011832 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8011832:	b480      	push	{r7}
 8011834:	b083      	sub	sp, #12
 8011836:	af00      	add	r7, sp, #0
 8011838:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 801183a:	687b      	ldr	r3, [r7, #4]
 801183c:	689b      	ldr	r3, [r3, #8]
 801183e:	f023 0201 	bic.w	r2, r3, #1
 8011842:	687b      	ldr	r3, [r7, #4]
 8011844:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8011846:	2300      	movs	r3, #0
}
 8011848:	4618      	mov	r0, r3
 801184a:	370c      	adds	r7, #12
 801184c:	46bd      	mov	sp, r7
 801184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011852:	4770      	bx	lr

08011854 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8011854:	b580      	push	{r7, lr}
 8011856:	b084      	sub	sp, #16
 8011858:	af00      	add	r7, sp, #0
 801185a:	6078      	str	r0, [r7, #4]
 801185c:	460b      	mov	r3, r1
 801185e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8011860:	2300      	movs	r3, #0
 8011862:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8011864:	687b      	ldr	r3, [r7, #4]
 8011866:	68db      	ldr	r3, [r3, #12]
 8011868:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 801186c:	687b      	ldr	r3, [r7, #4]
 801186e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8011870:	78fb      	ldrb	r3, [r7, #3]
 8011872:	2b01      	cmp	r3, #1
 8011874:	d115      	bne.n	80118a2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8011876:	687b      	ldr	r3, [r7, #4]
 8011878:	68db      	ldr	r3, [r3, #12]
 801187a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 801187e:	687b      	ldr	r3, [r7, #4]
 8011880:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8011882:	200a      	movs	r0, #10
 8011884:	f7f3 f86c 	bl	8004960 <HAL_Delay>
      ms += 10U;
 8011888:	68fb      	ldr	r3, [r7, #12]
 801188a:	330a      	adds	r3, #10
 801188c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 801188e:	6878      	ldr	r0, [r7, #4]
 8011890:	f001 f960 	bl	8012b54 <USB_GetMode>
 8011894:	4603      	mov	r3, r0
 8011896:	2b01      	cmp	r3, #1
 8011898:	d01e      	beq.n	80118d8 <USB_SetCurrentMode+0x84>
 801189a:	68fb      	ldr	r3, [r7, #12]
 801189c:	2bc7      	cmp	r3, #199	@ 0xc7
 801189e:	d9f0      	bls.n	8011882 <USB_SetCurrentMode+0x2e>
 80118a0:	e01a      	b.n	80118d8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80118a2:	78fb      	ldrb	r3, [r7, #3]
 80118a4:	2b00      	cmp	r3, #0
 80118a6:	d115      	bne.n	80118d4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80118a8:	687b      	ldr	r3, [r7, #4]
 80118aa:	68db      	ldr	r3, [r3, #12]
 80118ac:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80118b0:	687b      	ldr	r3, [r7, #4]
 80118b2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80118b4:	200a      	movs	r0, #10
 80118b6:	f7f3 f853 	bl	8004960 <HAL_Delay>
      ms += 10U;
 80118ba:	68fb      	ldr	r3, [r7, #12]
 80118bc:	330a      	adds	r3, #10
 80118be:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80118c0:	6878      	ldr	r0, [r7, #4]
 80118c2:	f001 f947 	bl	8012b54 <USB_GetMode>
 80118c6:	4603      	mov	r3, r0
 80118c8:	2b00      	cmp	r3, #0
 80118ca:	d005      	beq.n	80118d8 <USB_SetCurrentMode+0x84>
 80118cc:	68fb      	ldr	r3, [r7, #12]
 80118ce:	2bc7      	cmp	r3, #199	@ 0xc7
 80118d0:	d9f0      	bls.n	80118b4 <USB_SetCurrentMode+0x60>
 80118d2:	e001      	b.n	80118d8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80118d4:	2301      	movs	r3, #1
 80118d6:	e005      	b.n	80118e4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80118d8:	68fb      	ldr	r3, [r7, #12]
 80118da:	2bc8      	cmp	r3, #200	@ 0xc8
 80118dc:	d101      	bne.n	80118e2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80118de:	2301      	movs	r3, #1
 80118e0:	e000      	b.n	80118e4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80118e2:	2300      	movs	r3, #0
}
 80118e4:	4618      	mov	r0, r3
 80118e6:	3710      	adds	r7, #16
 80118e8:	46bd      	mov	sp, r7
 80118ea:	bd80      	pop	{r7, pc}

080118ec <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80118ec:	b084      	sub	sp, #16
 80118ee:	b580      	push	{r7, lr}
 80118f0:	b086      	sub	sp, #24
 80118f2:	af00      	add	r7, sp, #0
 80118f4:	6078      	str	r0, [r7, #4]
 80118f6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80118fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80118fe:	2300      	movs	r3, #0
 8011900:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011902:	687b      	ldr	r3, [r7, #4]
 8011904:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8011906:	2300      	movs	r3, #0
 8011908:	613b      	str	r3, [r7, #16]
 801190a:	e009      	b.n	8011920 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 801190c:	687a      	ldr	r2, [r7, #4]
 801190e:	693b      	ldr	r3, [r7, #16]
 8011910:	3340      	adds	r3, #64	@ 0x40
 8011912:	009b      	lsls	r3, r3, #2
 8011914:	4413      	add	r3, r2
 8011916:	2200      	movs	r2, #0
 8011918:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 801191a:	693b      	ldr	r3, [r7, #16]
 801191c:	3301      	adds	r3, #1
 801191e:	613b      	str	r3, [r7, #16]
 8011920:	693b      	ldr	r3, [r7, #16]
 8011922:	2b0e      	cmp	r3, #14
 8011924:	d9f2      	bls.n	801190c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8011926:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801192a:	2b00      	cmp	r3, #0
 801192c:	d11c      	bne.n	8011968 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 801192e:	68fb      	ldr	r3, [r7, #12]
 8011930:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011934:	685b      	ldr	r3, [r3, #4]
 8011936:	68fa      	ldr	r2, [r7, #12]
 8011938:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801193c:	f043 0302 	orr.w	r3, r3, #2
 8011940:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8011942:	687b      	ldr	r3, [r7, #4]
 8011944:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011946:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 801194a:	687b      	ldr	r3, [r7, #4]
 801194c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 801194e:	687b      	ldr	r3, [r7, #4]
 8011950:	681b      	ldr	r3, [r3, #0]
 8011952:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8011956:	687b      	ldr	r3, [r7, #4]
 8011958:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 801195a:	687b      	ldr	r3, [r7, #4]
 801195c:	681b      	ldr	r3, [r3, #0]
 801195e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8011962:	687b      	ldr	r3, [r7, #4]
 8011964:	601a      	str	r2, [r3, #0]
 8011966:	e005      	b.n	8011974 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8011968:	687b      	ldr	r3, [r7, #4]
 801196a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801196c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8011970:	687b      	ldr	r3, [r7, #4]
 8011972:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8011974:	68fb      	ldr	r3, [r7, #12]
 8011976:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801197a:	461a      	mov	r2, r3
 801197c:	2300      	movs	r3, #0
 801197e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8011980:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8011984:	2b01      	cmp	r3, #1
 8011986:	d10d      	bne.n	80119a4 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8011988:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801198c:	2b00      	cmp	r3, #0
 801198e:	d104      	bne.n	801199a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8011990:	2100      	movs	r1, #0
 8011992:	6878      	ldr	r0, [r7, #4]
 8011994:	f000 f968 	bl	8011c68 <USB_SetDevSpeed>
 8011998:	e008      	b.n	80119ac <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 801199a:	2101      	movs	r1, #1
 801199c:	6878      	ldr	r0, [r7, #4]
 801199e:	f000 f963 	bl	8011c68 <USB_SetDevSpeed>
 80119a2:	e003      	b.n	80119ac <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80119a4:	2103      	movs	r1, #3
 80119a6:	6878      	ldr	r0, [r7, #4]
 80119a8:	f000 f95e 	bl	8011c68 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80119ac:	2110      	movs	r1, #16
 80119ae:	6878      	ldr	r0, [r7, #4]
 80119b0:	f000 f8fa 	bl	8011ba8 <USB_FlushTxFifo>
 80119b4:	4603      	mov	r3, r0
 80119b6:	2b00      	cmp	r3, #0
 80119b8:	d001      	beq.n	80119be <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80119ba:	2301      	movs	r3, #1
 80119bc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80119be:	6878      	ldr	r0, [r7, #4]
 80119c0:	f000 f924 	bl	8011c0c <USB_FlushRxFifo>
 80119c4:	4603      	mov	r3, r0
 80119c6:	2b00      	cmp	r3, #0
 80119c8:	d001      	beq.n	80119ce <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80119ca:	2301      	movs	r3, #1
 80119cc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80119ce:	68fb      	ldr	r3, [r7, #12]
 80119d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80119d4:	461a      	mov	r2, r3
 80119d6:	2300      	movs	r3, #0
 80119d8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80119da:	68fb      	ldr	r3, [r7, #12]
 80119dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80119e0:	461a      	mov	r2, r3
 80119e2:	2300      	movs	r3, #0
 80119e4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80119e6:	68fb      	ldr	r3, [r7, #12]
 80119e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80119ec:	461a      	mov	r2, r3
 80119ee:	2300      	movs	r3, #0
 80119f0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80119f2:	2300      	movs	r3, #0
 80119f4:	613b      	str	r3, [r7, #16]
 80119f6:	e043      	b.n	8011a80 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80119f8:	693b      	ldr	r3, [r7, #16]
 80119fa:	015a      	lsls	r2, r3, #5
 80119fc:	68fb      	ldr	r3, [r7, #12]
 80119fe:	4413      	add	r3, r2
 8011a00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011a04:	681b      	ldr	r3, [r3, #0]
 8011a06:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011a0a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011a0e:	d118      	bne.n	8011a42 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8011a10:	693b      	ldr	r3, [r7, #16]
 8011a12:	2b00      	cmp	r3, #0
 8011a14:	d10a      	bne.n	8011a2c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8011a16:	693b      	ldr	r3, [r7, #16]
 8011a18:	015a      	lsls	r2, r3, #5
 8011a1a:	68fb      	ldr	r3, [r7, #12]
 8011a1c:	4413      	add	r3, r2
 8011a1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011a22:	461a      	mov	r2, r3
 8011a24:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8011a28:	6013      	str	r3, [r2, #0]
 8011a2a:	e013      	b.n	8011a54 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8011a2c:	693b      	ldr	r3, [r7, #16]
 8011a2e:	015a      	lsls	r2, r3, #5
 8011a30:	68fb      	ldr	r3, [r7, #12]
 8011a32:	4413      	add	r3, r2
 8011a34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011a38:	461a      	mov	r2, r3
 8011a3a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8011a3e:	6013      	str	r3, [r2, #0]
 8011a40:	e008      	b.n	8011a54 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8011a42:	693b      	ldr	r3, [r7, #16]
 8011a44:	015a      	lsls	r2, r3, #5
 8011a46:	68fb      	ldr	r3, [r7, #12]
 8011a48:	4413      	add	r3, r2
 8011a4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011a4e:	461a      	mov	r2, r3
 8011a50:	2300      	movs	r3, #0
 8011a52:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8011a54:	693b      	ldr	r3, [r7, #16]
 8011a56:	015a      	lsls	r2, r3, #5
 8011a58:	68fb      	ldr	r3, [r7, #12]
 8011a5a:	4413      	add	r3, r2
 8011a5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011a60:	461a      	mov	r2, r3
 8011a62:	2300      	movs	r3, #0
 8011a64:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8011a66:	693b      	ldr	r3, [r7, #16]
 8011a68:	015a      	lsls	r2, r3, #5
 8011a6a:	68fb      	ldr	r3, [r7, #12]
 8011a6c:	4413      	add	r3, r2
 8011a6e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011a72:	461a      	mov	r2, r3
 8011a74:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8011a78:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8011a7a:	693b      	ldr	r3, [r7, #16]
 8011a7c:	3301      	adds	r3, #1
 8011a7e:	613b      	str	r3, [r7, #16]
 8011a80:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8011a84:	461a      	mov	r2, r3
 8011a86:	693b      	ldr	r3, [r7, #16]
 8011a88:	4293      	cmp	r3, r2
 8011a8a:	d3b5      	bcc.n	80119f8 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8011a8c:	2300      	movs	r3, #0
 8011a8e:	613b      	str	r3, [r7, #16]
 8011a90:	e043      	b.n	8011b1a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8011a92:	693b      	ldr	r3, [r7, #16]
 8011a94:	015a      	lsls	r2, r3, #5
 8011a96:	68fb      	ldr	r3, [r7, #12]
 8011a98:	4413      	add	r3, r2
 8011a9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011a9e:	681b      	ldr	r3, [r3, #0]
 8011aa0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011aa4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011aa8:	d118      	bne.n	8011adc <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8011aaa:	693b      	ldr	r3, [r7, #16]
 8011aac:	2b00      	cmp	r3, #0
 8011aae:	d10a      	bne.n	8011ac6 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8011ab0:	693b      	ldr	r3, [r7, #16]
 8011ab2:	015a      	lsls	r2, r3, #5
 8011ab4:	68fb      	ldr	r3, [r7, #12]
 8011ab6:	4413      	add	r3, r2
 8011ab8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011abc:	461a      	mov	r2, r3
 8011abe:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8011ac2:	6013      	str	r3, [r2, #0]
 8011ac4:	e013      	b.n	8011aee <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8011ac6:	693b      	ldr	r3, [r7, #16]
 8011ac8:	015a      	lsls	r2, r3, #5
 8011aca:	68fb      	ldr	r3, [r7, #12]
 8011acc:	4413      	add	r3, r2
 8011ace:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011ad2:	461a      	mov	r2, r3
 8011ad4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8011ad8:	6013      	str	r3, [r2, #0]
 8011ada:	e008      	b.n	8011aee <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8011adc:	693b      	ldr	r3, [r7, #16]
 8011ade:	015a      	lsls	r2, r3, #5
 8011ae0:	68fb      	ldr	r3, [r7, #12]
 8011ae2:	4413      	add	r3, r2
 8011ae4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011ae8:	461a      	mov	r2, r3
 8011aea:	2300      	movs	r3, #0
 8011aec:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8011aee:	693b      	ldr	r3, [r7, #16]
 8011af0:	015a      	lsls	r2, r3, #5
 8011af2:	68fb      	ldr	r3, [r7, #12]
 8011af4:	4413      	add	r3, r2
 8011af6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011afa:	461a      	mov	r2, r3
 8011afc:	2300      	movs	r3, #0
 8011afe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8011b00:	693b      	ldr	r3, [r7, #16]
 8011b02:	015a      	lsls	r2, r3, #5
 8011b04:	68fb      	ldr	r3, [r7, #12]
 8011b06:	4413      	add	r3, r2
 8011b08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011b0c:	461a      	mov	r2, r3
 8011b0e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8011b12:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8011b14:	693b      	ldr	r3, [r7, #16]
 8011b16:	3301      	adds	r3, #1
 8011b18:	613b      	str	r3, [r7, #16]
 8011b1a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8011b1e:	461a      	mov	r2, r3
 8011b20:	693b      	ldr	r3, [r7, #16]
 8011b22:	4293      	cmp	r3, r2
 8011b24:	d3b5      	bcc.n	8011a92 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8011b26:	68fb      	ldr	r3, [r7, #12]
 8011b28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011b2c:	691b      	ldr	r3, [r3, #16]
 8011b2e:	68fa      	ldr	r2, [r7, #12]
 8011b30:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8011b34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011b38:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8011b3a:	687b      	ldr	r3, [r7, #4]
 8011b3c:	2200      	movs	r2, #0
 8011b3e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8011b40:	687b      	ldr	r3, [r7, #4]
 8011b42:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8011b46:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8011b48:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011b4c:	2b00      	cmp	r3, #0
 8011b4e:	d105      	bne.n	8011b5c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8011b50:	687b      	ldr	r3, [r7, #4]
 8011b52:	699b      	ldr	r3, [r3, #24]
 8011b54:	f043 0210 	orr.w	r2, r3, #16
 8011b58:	687b      	ldr	r3, [r7, #4]
 8011b5a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8011b5c:	687b      	ldr	r3, [r7, #4]
 8011b5e:	699a      	ldr	r2, [r3, #24]
 8011b60:	4b0f      	ldr	r3, [pc, #60]	@ (8011ba0 <USB_DevInit+0x2b4>)
 8011b62:	4313      	orrs	r3, r2
 8011b64:	687a      	ldr	r2, [r7, #4]
 8011b66:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8011b68:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8011b6c:	2b00      	cmp	r3, #0
 8011b6e:	d005      	beq.n	8011b7c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8011b70:	687b      	ldr	r3, [r7, #4]
 8011b72:	699b      	ldr	r3, [r3, #24]
 8011b74:	f043 0208 	orr.w	r2, r3, #8
 8011b78:	687b      	ldr	r3, [r7, #4]
 8011b7a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8011b7c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8011b80:	2b01      	cmp	r3, #1
 8011b82:	d105      	bne.n	8011b90 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8011b84:	687b      	ldr	r3, [r7, #4]
 8011b86:	699a      	ldr	r2, [r3, #24]
 8011b88:	4b06      	ldr	r3, [pc, #24]	@ (8011ba4 <USB_DevInit+0x2b8>)
 8011b8a:	4313      	orrs	r3, r2
 8011b8c:	687a      	ldr	r2, [r7, #4]
 8011b8e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8011b90:	7dfb      	ldrb	r3, [r7, #23]
}
 8011b92:	4618      	mov	r0, r3
 8011b94:	3718      	adds	r7, #24
 8011b96:	46bd      	mov	sp, r7
 8011b98:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8011b9c:	b004      	add	sp, #16
 8011b9e:	4770      	bx	lr
 8011ba0:	803c3800 	.word	0x803c3800
 8011ba4:	40000004 	.word	0x40000004

08011ba8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8011ba8:	b480      	push	{r7}
 8011baa:	b085      	sub	sp, #20
 8011bac:	af00      	add	r7, sp, #0
 8011bae:	6078      	str	r0, [r7, #4]
 8011bb0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8011bb2:	2300      	movs	r3, #0
 8011bb4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8011bb6:	68fb      	ldr	r3, [r7, #12]
 8011bb8:	3301      	adds	r3, #1
 8011bba:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011bbc:	68fb      	ldr	r3, [r7, #12]
 8011bbe:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011bc2:	d901      	bls.n	8011bc8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8011bc4:	2303      	movs	r3, #3
 8011bc6:	e01b      	b.n	8011c00 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8011bc8:	687b      	ldr	r3, [r7, #4]
 8011bca:	691b      	ldr	r3, [r3, #16]
 8011bcc:	2b00      	cmp	r3, #0
 8011bce:	daf2      	bge.n	8011bb6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8011bd0:	2300      	movs	r3, #0
 8011bd2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8011bd4:	683b      	ldr	r3, [r7, #0]
 8011bd6:	019b      	lsls	r3, r3, #6
 8011bd8:	f043 0220 	orr.w	r2, r3, #32
 8011bdc:	687b      	ldr	r3, [r7, #4]
 8011bde:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011be0:	68fb      	ldr	r3, [r7, #12]
 8011be2:	3301      	adds	r3, #1
 8011be4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011be6:	68fb      	ldr	r3, [r7, #12]
 8011be8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011bec:	d901      	bls.n	8011bf2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8011bee:	2303      	movs	r3, #3
 8011bf0:	e006      	b.n	8011c00 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	691b      	ldr	r3, [r3, #16]
 8011bf6:	f003 0320 	and.w	r3, r3, #32
 8011bfa:	2b20      	cmp	r3, #32
 8011bfc:	d0f0      	beq.n	8011be0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8011bfe:	2300      	movs	r3, #0
}
 8011c00:	4618      	mov	r0, r3
 8011c02:	3714      	adds	r7, #20
 8011c04:	46bd      	mov	sp, r7
 8011c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c0a:	4770      	bx	lr

08011c0c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8011c0c:	b480      	push	{r7}
 8011c0e:	b085      	sub	sp, #20
 8011c10:	af00      	add	r7, sp, #0
 8011c12:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8011c14:	2300      	movs	r3, #0
 8011c16:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8011c18:	68fb      	ldr	r3, [r7, #12]
 8011c1a:	3301      	adds	r3, #1
 8011c1c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011c1e:	68fb      	ldr	r3, [r7, #12]
 8011c20:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011c24:	d901      	bls.n	8011c2a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8011c26:	2303      	movs	r3, #3
 8011c28:	e018      	b.n	8011c5c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8011c2a:	687b      	ldr	r3, [r7, #4]
 8011c2c:	691b      	ldr	r3, [r3, #16]
 8011c2e:	2b00      	cmp	r3, #0
 8011c30:	daf2      	bge.n	8011c18 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8011c32:	2300      	movs	r3, #0
 8011c34:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8011c36:	687b      	ldr	r3, [r7, #4]
 8011c38:	2210      	movs	r2, #16
 8011c3a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011c3c:	68fb      	ldr	r3, [r7, #12]
 8011c3e:	3301      	adds	r3, #1
 8011c40:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011c42:	68fb      	ldr	r3, [r7, #12]
 8011c44:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011c48:	d901      	bls.n	8011c4e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8011c4a:	2303      	movs	r3, #3
 8011c4c:	e006      	b.n	8011c5c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8011c4e:	687b      	ldr	r3, [r7, #4]
 8011c50:	691b      	ldr	r3, [r3, #16]
 8011c52:	f003 0310 	and.w	r3, r3, #16
 8011c56:	2b10      	cmp	r3, #16
 8011c58:	d0f0      	beq.n	8011c3c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8011c5a:	2300      	movs	r3, #0
}
 8011c5c:	4618      	mov	r0, r3
 8011c5e:	3714      	adds	r7, #20
 8011c60:	46bd      	mov	sp, r7
 8011c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c66:	4770      	bx	lr

08011c68 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8011c68:	b480      	push	{r7}
 8011c6a:	b085      	sub	sp, #20
 8011c6c:	af00      	add	r7, sp, #0
 8011c6e:	6078      	str	r0, [r7, #4]
 8011c70:	460b      	mov	r3, r1
 8011c72:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011c74:	687b      	ldr	r3, [r7, #4]
 8011c76:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8011c78:	68fb      	ldr	r3, [r7, #12]
 8011c7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011c7e:	681a      	ldr	r2, [r3, #0]
 8011c80:	78fb      	ldrb	r3, [r7, #3]
 8011c82:	68f9      	ldr	r1, [r7, #12]
 8011c84:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8011c88:	4313      	orrs	r3, r2
 8011c8a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8011c8c:	2300      	movs	r3, #0
}
 8011c8e:	4618      	mov	r0, r3
 8011c90:	3714      	adds	r7, #20
 8011c92:	46bd      	mov	sp, r7
 8011c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c98:	4770      	bx	lr

08011c9a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8011c9a:	b480      	push	{r7}
 8011c9c:	b087      	sub	sp, #28
 8011c9e:	af00      	add	r7, sp, #0
 8011ca0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011ca2:	687b      	ldr	r3, [r7, #4]
 8011ca4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8011ca6:	693b      	ldr	r3, [r7, #16]
 8011ca8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011cac:	689b      	ldr	r3, [r3, #8]
 8011cae:	f003 0306 	and.w	r3, r3, #6
 8011cb2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8011cb4:	68fb      	ldr	r3, [r7, #12]
 8011cb6:	2b00      	cmp	r3, #0
 8011cb8:	d102      	bne.n	8011cc0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8011cba:	2300      	movs	r3, #0
 8011cbc:	75fb      	strb	r3, [r7, #23]
 8011cbe:	e00a      	b.n	8011cd6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8011cc0:	68fb      	ldr	r3, [r7, #12]
 8011cc2:	2b02      	cmp	r3, #2
 8011cc4:	d002      	beq.n	8011ccc <USB_GetDevSpeed+0x32>
 8011cc6:	68fb      	ldr	r3, [r7, #12]
 8011cc8:	2b06      	cmp	r3, #6
 8011cca:	d102      	bne.n	8011cd2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8011ccc:	2302      	movs	r3, #2
 8011cce:	75fb      	strb	r3, [r7, #23]
 8011cd0:	e001      	b.n	8011cd6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8011cd2:	230f      	movs	r3, #15
 8011cd4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8011cd6:	7dfb      	ldrb	r3, [r7, #23]
}
 8011cd8:	4618      	mov	r0, r3
 8011cda:	371c      	adds	r7, #28
 8011cdc:	46bd      	mov	sp, r7
 8011cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ce2:	4770      	bx	lr

08011ce4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8011ce4:	b480      	push	{r7}
 8011ce6:	b085      	sub	sp, #20
 8011ce8:	af00      	add	r7, sp, #0
 8011cea:	6078      	str	r0, [r7, #4]
 8011cec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011cee:	687b      	ldr	r3, [r7, #4]
 8011cf0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8011cf2:	683b      	ldr	r3, [r7, #0]
 8011cf4:	781b      	ldrb	r3, [r3, #0]
 8011cf6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8011cf8:	683b      	ldr	r3, [r7, #0]
 8011cfa:	785b      	ldrb	r3, [r3, #1]
 8011cfc:	2b01      	cmp	r3, #1
 8011cfe:	d139      	bne.n	8011d74 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8011d00:	68fb      	ldr	r3, [r7, #12]
 8011d02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011d06:	69da      	ldr	r2, [r3, #28]
 8011d08:	683b      	ldr	r3, [r7, #0]
 8011d0a:	781b      	ldrb	r3, [r3, #0]
 8011d0c:	f003 030f 	and.w	r3, r3, #15
 8011d10:	2101      	movs	r1, #1
 8011d12:	fa01 f303 	lsl.w	r3, r1, r3
 8011d16:	b29b      	uxth	r3, r3
 8011d18:	68f9      	ldr	r1, [r7, #12]
 8011d1a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8011d1e:	4313      	orrs	r3, r2
 8011d20:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8011d22:	68bb      	ldr	r3, [r7, #8]
 8011d24:	015a      	lsls	r2, r3, #5
 8011d26:	68fb      	ldr	r3, [r7, #12]
 8011d28:	4413      	add	r3, r2
 8011d2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011d2e:	681b      	ldr	r3, [r3, #0]
 8011d30:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8011d34:	2b00      	cmp	r3, #0
 8011d36:	d153      	bne.n	8011de0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8011d38:	68bb      	ldr	r3, [r7, #8]
 8011d3a:	015a      	lsls	r2, r3, #5
 8011d3c:	68fb      	ldr	r3, [r7, #12]
 8011d3e:	4413      	add	r3, r2
 8011d40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011d44:	681a      	ldr	r2, [r3, #0]
 8011d46:	683b      	ldr	r3, [r7, #0]
 8011d48:	689b      	ldr	r3, [r3, #8]
 8011d4a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8011d4e:	683b      	ldr	r3, [r7, #0]
 8011d50:	791b      	ldrb	r3, [r3, #4]
 8011d52:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8011d54:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8011d56:	68bb      	ldr	r3, [r7, #8]
 8011d58:	059b      	lsls	r3, r3, #22
 8011d5a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8011d5c:	431a      	orrs	r2, r3
 8011d5e:	68bb      	ldr	r3, [r7, #8]
 8011d60:	0159      	lsls	r1, r3, #5
 8011d62:	68fb      	ldr	r3, [r7, #12]
 8011d64:	440b      	add	r3, r1
 8011d66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011d6a:	4619      	mov	r1, r3
 8011d6c:	4b20      	ldr	r3, [pc, #128]	@ (8011df0 <USB_ActivateEndpoint+0x10c>)
 8011d6e:	4313      	orrs	r3, r2
 8011d70:	600b      	str	r3, [r1, #0]
 8011d72:	e035      	b.n	8011de0 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8011d74:	68fb      	ldr	r3, [r7, #12]
 8011d76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011d7a:	69da      	ldr	r2, [r3, #28]
 8011d7c:	683b      	ldr	r3, [r7, #0]
 8011d7e:	781b      	ldrb	r3, [r3, #0]
 8011d80:	f003 030f 	and.w	r3, r3, #15
 8011d84:	2101      	movs	r1, #1
 8011d86:	fa01 f303 	lsl.w	r3, r1, r3
 8011d8a:	041b      	lsls	r3, r3, #16
 8011d8c:	68f9      	ldr	r1, [r7, #12]
 8011d8e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8011d92:	4313      	orrs	r3, r2
 8011d94:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8011d96:	68bb      	ldr	r3, [r7, #8]
 8011d98:	015a      	lsls	r2, r3, #5
 8011d9a:	68fb      	ldr	r3, [r7, #12]
 8011d9c:	4413      	add	r3, r2
 8011d9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011da2:	681b      	ldr	r3, [r3, #0]
 8011da4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8011da8:	2b00      	cmp	r3, #0
 8011daa:	d119      	bne.n	8011de0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8011dac:	68bb      	ldr	r3, [r7, #8]
 8011dae:	015a      	lsls	r2, r3, #5
 8011db0:	68fb      	ldr	r3, [r7, #12]
 8011db2:	4413      	add	r3, r2
 8011db4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011db8:	681a      	ldr	r2, [r3, #0]
 8011dba:	683b      	ldr	r3, [r7, #0]
 8011dbc:	689b      	ldr	r3, [r3, #8]
 8011dbe:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8011dc2:	683b      	ldr	r3, [r7, #0]
 8011dc4:	791b      	ldrb	r3, [r3, #4]
 8011dc6:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8011dc8:	430b      	orrs	r3, r1
 8011dca:	431a      	orrs	r2, r3
 8011dcc:	68bb      	ldr	r3, [r7, #8]
 8011dce:	0159      	lsls	r1, r3, #5
 8011dd0:	68fb      	ldr	r3, [r7, #12]
 8011dd2:	440b      	add	r3, r1
 8011dd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011dd8:	4619      	mov	r1, r3
 8011dda:	4b05      	ldr	r3, [pc, #20]	@ (8011df0 <USB_ActivateEndpoint+0x10c>)
 8011ddc:	4313      	orrs	r3, r2
 8011dde:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8011de0:	2300      	movs	r3, #0
}
 8011de2:	4618      	mov	r0, r3
 8011de4:	3714      	adds	r7, #20
 8011de6:	46bd      	mov	sp, r7
 8011de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dec:	4770      	bx	lr
 8011dee:	bf00      	nop
 8011df0:	10008000 	.word	0x10008000

08011df4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8011df4:	b480      	push	{r7}
 8011df6:	b085      	sub	sp, #20
 8011df8:	af00      	add	r7, sp, #0
 8011dfa:	6078      	str	r0, [r7, #4]
 8011dfc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011dfe:	687b      	ldr	r3, [r7, #4]
 8011e00:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8011e02:	683b      	ldr	r3, [r7, #0]
 8011e04:	781b      	ldrb	r3, [r3, #0]
 8011e06:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8011e08:	683b      	ldr	r3, [r7, #0]
 8011e0a:	785b      	ldrb	r3, [r3, #1]
 8011e0c:	2b01      	cmp	r3, #1
 8011e0e:	d161      	bne.n	8011ed4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8011e10:	68bb      	ldr	r3, [r7, #8]
 8011e12:	015a      	lsls	r2, r3, #5
 8011e14:	68fb      	ldr	r3, [r7, #12]
 8011e16:	4413      	add	r3, r2
 8011e18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011e1c:	681b      	ldr	r3, [r3, #0]
 8011e1e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011e22:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011e26:	d11f      	bne.n	8011e68 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8011e28:	68bb      	ldr	r3, [r7, #8]
 8011e2a:	015a      	lsls	r2, r3, #5
 8011e2c:	68fb      	ldr	r3, [r7, #12]
 8011e2e:	4413      	add	r3, r2
 8011e30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011e34:	681b      	ldr	r3, [r3, #0]
 8011e36:	68ba      	ldr	r2, [r7, #8]
 8011e38:	0151      	lsls	r1, r2, #5
 8011e3a:	68fa      	ldr	r2, [r7, #12]
 8011e3c:	440a      	add	r2, r1
 8011e3e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011e42:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8011e46:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8011e48:	68bb      	ldr	r3, [r7, #8]
 8011e4a:	015a      	lsls	r2, r3, #5
 8011e4c:	68fb      	ldr	r3, [r7, #12]
 8011e4e:	4413      	add	r3, r2
 8011e50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011e54:	681b      	ldr	r3, [r3, #0]
 8011e56:	68ba      	ldr	r2, [r7, #8]
 8011e58:	0151      	lsls	r1, r2, #5
 8011e5a:	68fa      	ldr	r2, [r7, #12]
 8011e5c:	440a      	add	r2, r1
 8011e5e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011e62:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8011e66:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8011e68:	68fb      	ldr	r3, [r7, #12]
 8011e6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011e6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011e70:	683b      	ldr	r3, [r7, #0]
 8011e72:	781b      	ldrb	r3, [r3, #0]
 8011e74:	f003 030f 	and.w	r3, r3, #15
 8011e78:	2101      	movs	r1, #1
 8011e7a:	fa01 f303 	lsl.w	r3, r1, r3
 8011e7e:	b29b      	uxth	r3, r3
 8011e80:	43db      	mvns	r3, r3
 8011e82:	68f9      	ldr	r1, [r7, #12]
 8011e84:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8011e88:	4013      	ands	r3, r2
 8011e8a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8011e8c:	68fb      	ldr	r3, [r7, #12]
 8011e8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011e92:	69da      	ldr	r2, [r3, #28]
 8011e94:	683b      	ldr	r3, [r7, #0]
 8011e96:	781b      	ldrb	r3, [r3, #0]
 8011e98:	f003 030f 	and.w	r3, r3, #15
 8011e9c:	2101      	movs	r1, #1
 8011e9e:	fa01 f303 	lsl.w	r3, r1, r3
 8011ea2:	b29b      	uxth	r3, r3
 8011ea4:	43db      	mvns	r3, r3
 8011ea6:	68f9      	ldr	r1, [r7, #12]
 8011ea8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8011eac:	4013      	ands	r3, r2
 8011eae:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8011eb0:	68bb      	ldr	r3, [r7, #8]
 8011eb2:	015a      	lsls	r2, r3, #5
 8011eb4:	68fb      	ldr	r3, [r7, #12]
 8011eb6:	4413      	add	r3, r2
 8011eb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011ebc:	681a      	ldr	r2, [r3, #0]
 8011ebe:	68bb      	ldr	r3, [r7, #8]
 8011ec0:	0159      	lsls	r1, r3, #5
 8011ec2:	68fb      	ldr	r3, [r7, #12]
 8011ec4:	440b      	add	r3, r1
 8011ec6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011eca:	4619      	mov	r1, r3
 8011ecc:	4b35      	ldr	r3, [pc, #212]	@ (8011fa4 <USB_DeactivateEndpoint+0x1b0>)
 8011ece:	4013      	ands	r3, r2
 8011ed0:	600b      	str	r3, [r1, #0]
 8011ed2:	e060      	b.n	8011f96 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8011ed4:	68bb      	ldr	r3, [r7, #8]
 8011ed6:	015a      	lsls	r2, r3, #5
 8011ed8:	68fb      	ldr	r3, [r7, #12]
 8011eda:	4413      	add	r3, r2
 8011edc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011ee0:	681b      	ldr	r3, [r3, #0]
 8011ee2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011ee6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011eea:	d11f      	bne.n	8011f2c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8011eec:	68bb      	ldr	r3, [r7, #8]
 8011eee:	015a      	lsls	r2, r3, #5
 8011ef0:	68fb      	ldr	r3, [r7, #12]
 8011ef2:	4413      	add	r3, r2
 8011ef4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011ef8:	681b      	ldr	r3, [r3, #0]
 8011efa:	68ba      	ldr	r2, [r7, #8]
 8011efc:	0151      	lsls	r1, r2, #5
 8011efe:	68fa      	ldr	r2, [r7, #12]
 8011f00:	440a      	add	r2, r1
 8011f02:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011f06:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8011f0a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8011f0c:	68bb      	ldr	r3, [r7, #8]
 8011f0e:	015a      	lsls	r2, r3, #5
 8011f10:	68fb      	ldr	r3, [r7, #12]
 8011f12:	4413      	add	r3, r2
 8011f14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011f18:	681b      	ldr	r3, [r3, #0]
 8011f1a:	68ba      	ldr	r2, [r7, #8]
 8011f1c:	0151      	lsls	r1, r2, #5
 8011f1e:	68fa      	ldr	r2, [r7, #12]
 8011f20:	440a      	add	r2, r1
 8011f22:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011f26:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8011f2a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8011f2c:	68fb      	ldr	r3, [r7, #12]
 8011f2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011f32:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011f34:	683b      	ldr	r3, [r7, #0]
 8011f36:	781b      	ldrb	r3, [r3, #0]
 8011f38:	f003 030f 	and.w	r3, r3, #15
 8011f3c:	2101      	movs	r1, #1
 8011f3e:	fa01 f303 	lsl.w	r3, r1, r3
 8011f42:	041b      	lsls	r3, r3, #16
 8011f44:	43db      	mvns	r3, r3
 8011f46:	68f9      	ldr	r1, [r7, #12]
 8011f48:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8011f4c:	4013      	ands	r3, r2
 8011f4e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8011f50:	68fb      	ldr	r3, [r7, #12]
 8011f52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011f56:	69da      	ldr	r2, [r3, #28]
 8011f58:	683b      	ldr	r3, [r7, #0]
 8011f5a:	781b      	ldrb	r3, [r3, #0]
 8011f5c:	f003 030f 	and.w	r3, r3, #15
 8011f60:	2101      	movs	r1, #1
 8011f62:	fa01 f303 	lsl.w	r3, r1, r3
 8011f66:	041b      	lsls	r3, r3, #16
 8011f68:	43db      	mvns	r3, r3
 8011f6a:	68f9      	ldr	r1, [r7, #12]
 8011f6c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8011f70:	4013      	ands	r3, r2
 8011f72:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8011f74:	68bb      	ldr	r3, [r7, #8]
 8011f76:	015a      	lsls	r2, r3, #5
 8011f78:	68fb      	ldr	r3, [r7, #12]
 8011f7a:	4413      	add	r3, r2
 8011f7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011f80:	681a      	ldr	r2, [r3, #0]
 8011f82:	68bb      	ldr	r3, [r7, #8]
 8011f84:	0159      	lsls	r1, r3, #5
 8011f86:	68fb      	ldr	r3, [r7, #12]
 8011f88:	440b      	add	r3, r1
 8011f8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011f8e:	4619      	mov	r1, r3
 8011f90:	4b05      	ldr	r3, [pc, #20]	@ (8011fa8 <USB_DeactivateEndpoint+0x1b4>)
 8011f92:	4013      	ands	r3, r2
 8011f94:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8011f96:	2300      	movs	r3, #0
}
 8011f98:	4618      	mov	r0, r3
 8011f9a:	3714      	adds	r7, #20
 8011f9c:	46bd      	mov	sp, r7
 8011f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fa2:	4770      	bx	lr
 8011fa4:	ec337800 	.word	0xec337800
 8011fa8:	eff37800 	.word	0xeff37800

08011fac <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8011fac:	b580      	push	{r7, lr}
 8011fae:	b08a      	sub	sp, #40	@ 0x28
 8011fb0:	af02      	add	r7, sp, #8
 8011fb2:	60f8      	str	r0, [r7, #12]
 8011fb4:	60b9      	str	r1, [r7, #8]
 8011fb6:	4613      	mov	r3, r2
 8011fb8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011fba:	68fb      	ldr	r3, [r7, #12]
 8011fbc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8011fbe:	68bb      	ldr	r3, [r7, #8]
 8011fc0:	781b      	ldrb	r3, [r3, #0]
 8011fc2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8011fc4:	68bb      	ldr	r3, [r7, #8]
 8011fc6:	785b      	ldrb	r3, [r3, #1]
 8011fc8:	2b01      	cmp	r3, #1
 8011fca:	f040 8185 	bne.w	80122d8 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8011fce:	68bb      	ldr	r3, [r7, #8]
 8011fd0:	691b      	ldr	r3, [r3, #16]
 8011fd2:	2b00      	cmp	r3, #0
 8011fd4:	d132      	bne.n	801203c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8011fd6:	69bb      	ldr	r3, [r7, #24]
 8011fd8:	015a      	lsls	r2, r3, #5
 8011fda:	69fb      	ldr	r3, [r7, #28]
 8011fdc:	4413      	add	r3, r2
 8011fde:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011fe2:	691a      	ldr	r2, [r3, #16]
 8011fe4:	69bb      	ldr	r3, [r7, #24]
 8011fe6:	0159      	lsls	r1, r3, #5
 8011fe8:	69fb      	ldr	r3, [r7, #28]
 8011fea:	440b      	add	r3, r1
 8011fec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011ff0:	4619      	mov	r1, r3
 8011ff2:	4ba7      	ldr	r3, [pc, #668]	@ (8012290 <USB_EPStartXfer+0x2e4>)
 8011ff4:	4013      	ands	r3, r2
 8011ff6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8011ff8:	69bb      	ldr	r3, [r7, #24]
 8011ffa:	015a      	lsls	r2, r3, #5
 8011ffc:	69fb      	ldr	r3, [r7, #28]
 8011ffe:	4413      	add	r3, r2
 8012000:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012004:	691b      	ldr	r3, [r3, #16]
 8012006:	69ba      	ldr	r2, [r7, #24]
 8012008:	0151      	lsls	r1, r2, #5
 801200a:	69fa      	ldr	r2, [r7, #28]
 801200c:	440a      	add	r2, r1
 801200e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8012012:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8012016:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8012018:	69bb      	ldr	r3, [r7, #24]
 801201a:	015a      	lsls	r2, r3, #5
 801201c:	69fb      	ldr	r3, [r7, #28]
 801201e:	4413      	add	r3, r2
 8012020:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012024:	691a      	ldr	r2, [r3, #16]
 8012026:	69bb      	ldr	r3, [r7, #24]
 8012028:	0159      	lsls	r1, r3, #5
 801202a:	69fb      	ldr	r3, [r7, #28]
 801202c:	440b      	add	r3, r1
 801202e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012032:	4619      	mov	r1, r3
 8012034:	4b97      	ldr	r3, [pc, #604]	@ (8012294 <USB_EPStartXfer+0x2e8>)
 8012036:	4013      	ands	r3, r2
 8012038:	610b      	str	r3, [r1, #16]
 801203a:	e097      	b.n	801216c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801203c:	69bb      	ldr	r3, [r7, #24]
 801203e:	015a      	lsls	r2, r3, #5
 8012040:	69fb      	ldr	r3, [r7, #28]
 8012042:	4413      	add	r3, r2
 8012044:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012048:	691a      	ldr	r2, [r3, #16]
 801204a:	69bb      	ldr	r3, [r7, #24]
 801204c:	0159      	lsls	r1, r3, #5
 801204e:	69fb      	ldr	r3, [r7, #28]
 8012050:	440b      	add	r3, r1
 8012052:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012056:	4619      	mov	r1, r3
 8012058:	4b8e      	ldr	r3, [pc, #568]	@ (8012294 <USB_EPStartXfer+0x2e8>)
 801205a:	4013      	ands	r3, r2
 801205c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801205e:	69bb      	ldr	r3, [r7, #24]
 8012060:	015a      	lsls	r2, r3, #5
 8012062:	69fb      	ldr	r3, [r7, #28]
 8012064:	4413      	add	r3, r2
 8012066:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801206a:	691a      	ldr	r2, [r3, #16]
 801206c:	69bb      	ldr	r3, [r7, #24]
 801206e:	0159      	lsls	r1, r3, #5
 8012070:	69fb      	ldr	r3, [r7, #28]
 8012072:	440b      	add	r3, r1
 8012074:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012078:	4619      	mov	r1, r3
 801207a:	4b85      	ldr	r3, [pc, #532]	@ (8012290 <USB_EPStartXfer+0x2e4>)
 801207c:	4013      	ands	r3, r2
 801207e:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8012080:	69bb      	ldr	r3, [r7, #24]
 8012082:	2b00      	cmp	r3, #0
 8012084:	d11a      	bne.n	80120bc <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8012086:	68bb      	ldr	r3, [r7, #8]
 8012088:	691a      	ldr	r2, [r3, #16]
 801208a:	68bb      	ldr	r3, [r7, #8]
 801208c:	689b      	ldr	r3, [r3, #8]
 801208e:	429a      	cmp	r2, r3
 8012090:	d903      	bls.n	801209a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8012092:	68bb      	ldr	r3, [r7, #8]
 8012094:	689a      	ldr	r2, [r3, #8]
 8012096:	68bb      	ldr	r3, [r7, #8]
 8012098:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 801209a:	69bb      	ldr	r3, [r7, #24]
 801209c:	015a      	lsls	r2, r3, #5
 801209e:	69fb      	ldr	r3, [r7, #28]
 80120a0:	4413      	add	r3, r2
 80120a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80120a6:	691b      	ldr	r3, [r3, #16]
 80120a8:	69ba      	ldr	r2, [r7, #24]
 80120aa:	0151      	lsls	r1, r2, #5
 80120ac:	69fa      	ldr	r2, [r7, #28]
 80120ae:	440a      	add	r2, r1
 80120b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80120b4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80120b8:	6113      	str	r3, [r2, #16]
 80120ba:	e044      	b.n	8012146 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80120bc:	68bb      	ldr	r3, [r7, #8]
 80120be:	691a      	ldr	r2, [r3, #16]
 80120c0:	68bb      	ldr	r3, [r7, #8]
 80120c2:	689b      	ldr	r3, [r3, #8]
 80120c4:	4413      	add	r3, r2
 80120c6:	1e5a      	subs	r2, r3, #1
 80120c8:	68bb      	ldr	r3, [r7, #8]
 80120ca:	689b      	ldr	r3, [r3, #8]
 80120cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80120d0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80120d2:	69bb      	ldr	r3, [r7, #24]
 80120d4:	015a      	lsls	r2, r3, #5
 80120d6:	69fb      	ldr	r3, [r7, #28]
 80120d8:	4413      	add	r3, r2
 80120da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80120de:	691a      	ldr	r2, [r3, #16]
 80120e0:	8afb      	ldrh	r3, [r7, #22]
 80120e2:	04d9      	lsls	r1, r3, #19
 80120e4:	4b6c      	ldr	r3, [pc, #432]	@ (8012298 <USB_EPStartXfer+0x2ec>)
 80120e6:	400b      	ands	r3, r1
 80120e8:	69b9      	ldr	r1, [r7, #24]
 80120ea:	0148      	lsls	r0, r1, #5
 80120ec:	69f9      	ldr	r1, [r7, #28]
 80120ee:	4401      	add	r1, r0
 80120f0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80120f4:	4313      	orrs	r3, r2
 80120f6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80120f8:	68bb      	ldr	r3, [r7, #8]
 80120fa:	791b      	ldrb	r3, [r3, #4]
 80120fc:	2b01      	cmp	r3, #1
 80120fe:	d122      	bne.n	8012146 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8012100:	69bb      	ldr	r3, [r7, #24]
 8012102:	015a      	lsls	r2, r3, #5
 8012104:	69fb      	ldr	r3, [r7, #28]
 8012106:	4413      	add	r3, r2
 8012108:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801210c:	691b      	ldr	r3, [r3, #16]
 801210e:	69ba      	ldr	r2, [r7, #24]
 8012110:	0151      	lsls	r1, r2, #5
 8012112:	69fa      	ldr	r2, [r7, #28]
 8012114:	440a      	add	r2, r1
 8012116:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801211a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 801211e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8012120:	69bb      	ldr	r3, [r7, #24]
 8012122:	015a      	lsls	r2, r3, #5
 8012124:	69fb      	ldr	r3, [r7, #28]
 8012126:	4413      	add	r3, r2
 8012128:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801212c:	691a      	ldr	r2, [r3, #16]
 801212e:	8afb      	ldrh	r3, [r7, #22]
 8012130:	075b      	lsls	r3, r3, #29
 8012132:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8012136:	69b9      	ldr	r1, [r7, #24]
 8012138:	0148      	lsls	r0, r1, #5
 801213a:	69f9      	ldr	r1, [r7, #28]
 801213c:	4401      	add	r1, r0
 801213e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8012142:	4313      	orrs	r3, r2
 8012144:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8012146:	69bb      	ldr	r3, [r7, #24]
 8012148:	015a      	lsls	r2, r3, #5
 801214a:	69fb      	ldr	r3, [r7, #28]
 801214c:	4413      	add	r3, r2
 801214e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012152:	691a      	ldr	r2, [r3, #16]
 8012154:	68bb      	ldr	r3, [r7, #8]
 8012156:	691b      	ldr	r3, [r3, #16]
 8012158:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801215c:	69b9      	ldr	r1, [r7, #24]
 801215e:	0148      	lsls	r0, r1, #5
 8012160:	69f9      	ldr	r1, [r7, #28]
 8012162:	4401      	add	r1, r0
 8012164:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8012168:	4313      	orrs	r3, r2
 801216a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 801216c:	79fb      	ldrb	r3, [r7, #7]
 801216e:	2b01      	cmp	r3, #1
 8012170:	d14b      	bne.n	801220a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8012172:	68bb      	ldr	r3, [r7, #8]
 8012174:	69db      	ldr	r3, [r3, #28]
 8012176:	2b00      	cmp	r3, #0
 8012178:	d009      	beq.n	801218e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 801217a:	69bb      	ldr	r3, [r7, #24]
 801217c:	015a      	lsls	r2, r3, #5
 801217e:	69fb      	ldr	r3, [r7, #28]
 8012180:	4413      	add	r3, r2
 8012182:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012186:	461a      	mov	r2, r3
 8012188:	68bb      	ldr	r3, [r7, #8]
 801218a:	69db      	ldr	r3, [r3, #28]
 801218c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 801218e:	68bb      	ldr	r3, [r7, #8]
 8012190:	791b      	ldrb	r3, [r3, #4]
 8012192:	2b01      	cmp	r3, #1
 8012194:	d128      	bne.n	80121e8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8012196:	69fb      	ldr	r3, [r7, #28]
 8012198:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801219c:	689b      	ldr	r3, [r3, #8]
 801219e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80121a2:	2b00      	cmp	r3, #0
 80121a4:	d110      	bne.n	80121c8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80121a6:	69bb      	ldr	r3, [r7, #24]
 80121a8:	015a      	lsls	r2, r3, #5
 80121aa:	69fb      	ldr	r3, [r7, #28]
 80121ac:	4413      	add	r3, r2
 80121ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80121b2:	681b      	ldr	r3, [r3, #0]
 80121b4:	69ba      	ldr	r2, [r7, #24]
 80121b6:	0151      	lsls	r1, r2, #5
 80121b8:	69fa      	ldr	r2, [r7, #28]
 80121ba:	440a      	add	r2, r1
 80121bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80121c0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80121c4:	6013      	str	r3, [r2, #0]
 80121c6:	e00f      	b.n	80121e8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80121c8:	69bb      	ldr	r3, [r7, #24]
 80121ca:	015a      	lsls	r2, r3, #5
 80121cc:	69fb      	ldr	r3, [r7, #28]
 80121ce:	4413      	add	r3, r2
 80121d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80121d4:	681b      	ldr	r3, [r3, #0]
 80121d6:	69ba      	ldr	r2, [r7, #24]
 80121d8:	0151      	lsls	r1, r2, #5
 80121da:	69fa      	ldr	r2, [r7, #28]
 80121dc:	440a      	add	r2, r1
 80121de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80121e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80121e6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80121e8:	69bb      	ldr	r3, [r7, #24]
 80121ea:	015a      	lsls	r2, r3, #5
 80121ec:	69fb      	ldr	r3, [r7, #28]
 80121ee:	4413      	add	r3, r2
 80121f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80121f4:	681b      	ldr	r3, [r3, #0]
 80121f6:	69ba      	ldr	r2, [r7, #24]
 80121f8:	0151      	lsls	r1, r2, #5
 80121fa:	69fa      	ldr	r2, [r7, #28]
 80121fc:	440a      	add	r2, r1
 80121fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8012202:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8012206:	6013      	str	r3, [r2, #0]
 8012208:	e169      	b.n	80124de <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801220a:	69bb      	ldr	r3, [r7, #24]
 801220c:	015a      	lsls	r2, r3, #5
 801220e:	69fb      	ldr	r3, [r7, #28]
 8012210:	4413      	add	r3, r2
 8012212:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012216:	681b      	ldr	r3, [r3, #0]
 8012218:	69ba      	ldr	r2, [r7, #24]
 801221a:	0151      	lsls	r1, r2, #5
 801221c:	69fa      	ldr	r2, [r7, #28]
 801221e:	440a      	add	r2, r1
 8012220:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8012224:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8012228:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 801222a:	68bb      	ldr	r3, [r7, #8]
 801222c:	791b      	ldrb	r3, [r3, #4]
 801222e:	2b01      	cmp	r3, #1
 8012230:	d015      	beq.n	801225e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8012232:	68bb      	ldr	r3, [r7, #8]
 8012234:	691b      	ldr	r3, [r3, #16]
 8012236:	2b00      	cmp	r3, #0
 8012238:	f000 8151 	beq.w	80124de <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 801223c:	69fb      	ldr	r3, [r7, #28]
 801223e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012242:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8012244:	68bb      	ldr	r3, [r7, #8]
 8012246:	781b      	ldrb	r3, [r3, #0]
 8012248:	f003 030f 	and.w	r3, r3, #15
 801224c:	2101      	movs	r1, #1
 801224e:	fa01 f303 	lsl.w	r3, r1, r3
 8012252:	69f9      	ldr	r1, [r7, #28]
 8012254:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8012258:	4313      	orrs	r3, r2
 801225a:	634b      	str	r3, [r1, #52]	@ 0x34
 801225c:	e13f      	b.n	80124de <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801225e:	69fb      	ldr	r3, [r7, #28]
 8012260:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012264:	689b      	ldr	r3, [r3, #8]
 8012266:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801226a:	2b00      	cmp	r3, #0
 801226c:	d116      	bne.n	801229c <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 801226e:	69bb      	ldr	r3, [r7, #24]
 8012270:	015a      	lsls	r2, r3, #5
 8012272:	69fb      	ldr	r3, [r7, #28]
 8012274:	4413      	add	r3, r2
 8012276:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801227a:	681b      	ldr	r3, [r3, #0]
 801227c:	69ba      	ldr	r2, [r7, #24]
 801227e:	0151      	lsls	r1, r2, #5
 8012280:	69fa      	ldr	r2, [r7, #28]
 8012282:	440a      	add	r2, r1
 8012284:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8012288:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 801228c:	6013      	str	r3, [r2, #0]
 801228e:	e015      	b.n	80122bc <USB_EPStartXfer+0x310>
 8012290:	e007ffff 	.word	0xe007ffff
 8012294:	fff80000 	.word	0xfff80000
 8012298:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 801229c:	69bb      	ldr	r3, [r7, #24]
 801229e:	015a      	lsls	r2, r3, #5
 80122a0:	69fb      	ldr	r3, [r7, #28]
 80122a2:	4413      	add	r3, r2
 80122a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80122a8:	681b      	ldr	r3, [r3, #0]
 80122aa:	69ba      	ldr	r2, [r7, #24]
 80122ac:	0151      	lsls	r1, r2, #5
 80122ae:	69fa      	ldr	r2, [r7, #28]
 80122b0:	440a      	add	r2, r1
 80122b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80122b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80122ba:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80122bc:	68bb      	ldr	r3, [r7, #8]
 80122be:	68d9      	ldr	r1, [r3, #12]
 80122c0:	68bb      	ldr	r3, [r7, #8]
 80122c2:	781a      	ldrb	r2, [r3, #0]
 80122c4:	68bb      	ldr	r3, [r7, #8]
 80122c6:	691b      	ldr	r3, [r3, #16]
 80122c8:	b298      	uxth	r0, r3
 80122ca:	79fb      	ldrb	r3, [r7, #7]
 80122cc:	9300      	str	r3, [sp, #0]
 80122ce:	4603      	mov	r3, r0
 80122d0:	68f8      	ldr	r0, [r7, #12]
 80122d2:	f000 f9b9 	bl	8012648 <USB_WritePacket>
 80122d6:	e102      	b.n	80124de <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80122d8:	69bb      	ldr	r3, [r7, #24]
 80122da:	015a      	lsls	r2, r3, #5
 80122dc:	69fb      	ldr	r3, [r7, #28]
 80122de:	4413      	add	r3, r2
 80122e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80122e4:	691a      	ldr	r2, [r3, #16]
 80122e6:	69bb      	ldr	r3, [r7, #24]
 80122e8:	0159      	lsls	r1, r3, #5
 80122ea:	69fb      	ldr	r3, [r7, #28]
 80122ec:	440b      	add	r3, r1
 80122ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80122f2:	4619      	mov	r1, r3
 80122f4:	4b7c      	ldr	r3, [pc, #496]	@ (80124e8 <USB_EPStartXfer+0x53c>)
 80122f6:	4013      	ands	r3, r2
 80122f8:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80122fa:	69bb      	ldr	r3, [r7, #24]
 80122fc:	015a      	lsls	r2, r3, #5
 80122fe:	69fb      	ldr	r3, [r7, #28]
 8012300:	4413      	add	r3, r2
 8012302:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012306:	691a      	ldr	r2, [r3, #16]
 8012308:	69bb      	ldr	r3, [r7, #24]
 801230a:	0159      	lsls	r1, r3, #5
 801230c:	69fb      	ldr	r3, [r7, #28]
 801230e:	440b      	add	r3, r1
 8012310:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012314:	4619      	mov	r1, r3
 8012316:	4b75      	ldr	r3, [pc, #468]	@ (80124ec <USB_EPStartXfer+0x540>)
 8012318:	4013      	ands	r3, r2
 801231a:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 801231c:	69bb      	ldr	r3, [r7, #24]
 801231e:	2b00      	cmp	r3, #0
 8012320:	d12f      	bne.n	8012382 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 8012322:	68bb      	ldr	r3, [r7, #8]
 8012324:	691b      	ldr	r3, [r3, #16]
 8012326:	2b00      	cmp	r3, #0
 8012328:	d003      	beq.n	8012332 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 801232a:	68bb      	ldr	r3, [r7, #8]
 801232c:	689a      	ldr	r2, [r3, #8]
 801232e:	68bb      	ldr	r3, [r7, #8]
 8012330:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8012332:	68bb      	ldr	r3, [r7, #8]
 8012334:	689a      	ldr	r2, [r3, #8]
 8012336:	68bb      	ldr	r3, [r7, #8]
 8012338:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 801233a:	69bb      	ldr	r3, [r7, #24]
 801233c:	015a      	lsls	r2, r3, #5
 801233e:	69fb      	ldr	r3, [r7, #28]
 8012340:	4413      	add	r3, r2
 8012342:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012346:	691a      	ldr	r2, [r3, #16]
 8012348:	68bb      	ldr	r3, [r7, #8]
 801234a:	6a1b      	ldr	r3, [r3, #32]
 801234c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8012350:	69b9      	ldr	r1, [r7, #24]
 8012352:	0148      	lsls	r0, r1, #5
 8012354:	69f9      	ldr	r1, [r7, #28]
 8012356:	4401      	add	r1, r0
 8012358:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801235c:	4313      	orrs	r3, r2
 801235e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8012360:	69bb      	ldr	r3, [r7, #24]
 8012362:	015a      	lsls	r2, r3, #5
 8012364:	69fb      	ldr	r3, [r7, #28]
 8012366:	4413      	add	r3, r2
 8012368:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801236c:	691b      	ldr	r3, [r3, #16]
 801236e:	69ba      	ldr	r2, [r7, #24]
 8012370:	0151      	lsls	r1, r2, #5
 8012372:	69fa      	ldr	r2, [r7, #28]
 8012374:	440a      	add	r2, r1
 8012376:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801237a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801237e:	6113      	str	r3, [r2, #16]
 8012380:	e05f      	b.n	8012442 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8012382:	68bb      	ldr	r3, [r7, #8]
 8012384:	691b      	ldr	r3, [r3, #16]
 8012386:	2b00      	cmp	r3, #0
 8012388:	d123      	bne.n	80123d2 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 801238a:	69bb      	ldr	r3, [r7, #24]
 801238c:	015a      	lsls	r2, r3, #5
 801238e:	69fb      	ldr	r3, [r7, #28]
 8012390:	4413      	add	r3, r2
 8012392:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012396:	691a      	ldr	r2, [r3, #16]
 8012398:	68bb      	ldr	r3, [r7, #8]
 801239a:	689b      	ldr	r3, [r3, #8]
 801239c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80123a0:	69b9      	ldr	r1, [r7, #24]
 80123a2:	0148      	lsls	r0, r1, #5
 80123a4:	69f9      	ldr	r1, [r7, #28]
 80123a6:	4401      	add	r1, r0
 80123a8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80123ac:	4313      	orrs	r3, r2
 80123ae:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80123b0:	69bb      	ldr	r3, [r7, #24]
 80123b2:	015a      	lsls	r2, r3, #5
 80123b4:	69fb      	ldr	r3, [r7, #28]
 80123b6:	4413      	add	r3, r2
 80123b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80123bc:	691b      	ldr	r3, [r3, #16]
 80123be:	69ba      	ldr	r2, [r7, #24]
 80123c0:	0151      	lsls	r1, r2, #5
 80123c2:	69fa      	ldr	r2, [r7, #28]
 80123c4:	440a      	add	r2, r1
 80123c6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80123ca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80123ce:	6113      	str	r3, [r2, #16]
 80123d0:	e037      	b.n	8012442 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80123d2:	68bb      	ldr	r3, [r7, #8]
 80123d4:	691a      	ldr	r2, [r3, #16]
 80123d6:	68bb      	ldr	r3, [r7, #8]
 80123d8:	689b      	ldr	r3, [r3, #8]
 80123da:	4413      	add	r3, r2
 80123dc:	1e5a      	subs	r2, r3, #1
 80123de:	68bb      	ldr	r3, [r7, #8]
 80123e0:	689b      	ldr	r3, [r3, #8]
 80123e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80123e6:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80123e8:	68bb      	ldr	r3, [r7, #8]
 80123ea:	689b      	ldr	r3, [r3, #8]
 80123ec:	8afa      	ldrh	r2, [r7, #22]
 80123ee:	fb03 f202 	mul.w	r2, r3, r2
 80123f2:	68bb      	ldr	r3, [r7, #8]
 80123f4:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80123f6:	69bb      	ldr	r3, [r7, #24]
 80123f8:	015a      	lsls	r2, r3, #5
 80123fa:	69fb      	ldr	r3, [r7, #28]
 80123fc:	4413      	add	r3, r2
 80123fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012402:	691a      	ldr	r2, [r3, #16]
 8012404:	8afb      	ldrh	r3, [r7, #22]
 8012406:	04d9      	lsls	r1, r3, #19
 8012408:	4b39      	ldr	r3, [pc, #228]	@ (80124f0 <USB_EPStartXfer+0x544>)
 801240a:	400b      	ands	r3, r1
 801240c:	69b9      	ldr	r1, [r7, #24]
 801240e:	0148      	lsls	r0, r1, #5
 8012410:	69f9      	ldr	r1, [r7, #28]
 8012412:	4401      	add	r1, r0
 8012414:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8012418:	4313      	orrs	r3, r2
 801241a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 801241c:	69bb      	ldr	r3, [r7, #24]
 801241e:	015a      	lsls	r2, r3, #5
 8012420:	69fb      	ldr	r3, [r7, #28]
 8012422:	4413      	add	r3, r2
 8012424:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012428:	691a      	ldr	r2, [r3, #16]
 801242a:	68bb      	ldr	r3, [r7, #8]
 801242c:	6a1b      	ldr	r3, [r3, #32]
 801242e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8012432:	69b9      	ldr	r1, [r7, #24]
 8012434:	0148      	lsls	r0, r1, #5
 8012436:	69f9      	ldr	r1, [r7, #28]
 8012438:	4401      	add	r1, r0
 801243a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801243e:	4313      	orrs	r3, r2
 8012440:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8012442:	79fb      	ldrb	r3, [r7, #7]
 8012444:	2b01      	cmp	r3, #1
 8012446:	d10d      	bne.n	8012464 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8012448:	68bb      	ldr	r3, [r7, #8]
 801244a:	68db      	ldr	r3, [r3, #12]
 801244c:	2b00      	cmp	r3, #0
 801244e:	d009      	beq.n	8012464 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8012450:	68bb      	ldr	r3, [r7, #8]
 8012452:	68d9      	ldr	r1, [r3, #12]
 8012454:	69bb      	ldr	r3, [r7, #24]
 8012456:	015a      	lsls	r2, r3, #5
 8012458:	69fb      	ldr	r3, [r7, #28]
 801245a:	4413      	add	r3, r2
 801245c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012460:	460a      	mov	r2, r1
 8012462:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8012464:	68bb      	ldr	r3, [r7, #8]
 8012466:	791b      	ldrb	r3, [r3, #4]
 8012468:	2b01      	cmp	r3, #1
 801246a:	d128      	bne.n	80124be <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801246c:	69fb      	ldr	r3, [r7, #28]
 801246e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012472:	689b      	ldr	r3, [r3, #8]
 8012474:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8012478:	2b00      	cmp	r3, #0
 801247a:	d110      	bne.n	801249e <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 801247c:	69bb      	ldr	r3, [r7, #24]
 801247e:	015a      	lsls	r2, r3, #5
 8012480:	69fb      	ldr	r3, [r7, #28]
 8012482:	4413      	add	r3, r2
 8012484:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012488:	681b      	ldr	r3, [r3, #0]
 801248a:	69ba      	ldr	r2, [r7, #24]
 801248c:	0151      	lsls	r1, r2, #5
 801248e:	69fa      	ldr	r2, [r7, #28]
 8012490:	440a      	add	r2, r1
 8012492:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8012496:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 801249a:	6013      	str	r3, [r2, #0]
 801249c:	e00f      	b.n	80124be <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 801249e:	69bb      	ldr	r3, [r7, #24]
 80124a0:	015a      	lsls	r2, r3, #5
 80124a2:	69fb      	ldr	r3, [r7, #28]
 80124a4:	4413      	add	r3, r2
 80124a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80124aa:	681b      	ldr	r3, [r3, #0]
 80124ac:	69ba      	ldr	r2, [r7, #24]
 80124ae:	0151      	lsls	r1, r2, #5
 80124b0:	69fa      	ldr	r2, [r7, #28]
 80124b2:	440a      	add	r2, r1
 80124b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80124b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80124bc:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80124be:	69bb      	ldr	r3, [r7, #24]
 80124c0:	015a      	lsls	r2, r3, #5
 80124c2:	69fb      	ldr	r3, [r7, #28]
 80124c4:	4413      	add	r3, r2
 80124c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80124ca:	681b      	ldr	r3, [r3, #0]
 80124cc:	69ba      	ldr	r2, [r7, #24]
 80124ce:	0151      	lsls	r1, r2, #5
 80124d0:	69fa      	ldr	r2, [r7, #28]
 80124d2:	440a      	add	r2, r1
 80124d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80124d8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80124dc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80124de:	2300      	movs	r3, #0
}
 80124e0:	4618      	mov	r0, r3
 80124e2:	3720      	adds	r7, #32
 80124e4:	46bd      	mov	sp, r7
 80124e6:	bd80      	pop	{r7, pc}
 80124e8:	fff80000 	.word	0xfff80000
 80124ec:	e007ffff 	.word	0xe007ffff
 80124f0:	1ff80000 	.word	0x1ff80000

080124f4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80124f4:	b480      	push	{r7}
 80124f6:	b087      	sub	sp, #28
 80124f8:	af00      	add	r7, sp, #0
 80124fa:	6078      	str	r0, [r7, #4]
 80124fc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80124fe:	2300      	movs	r3, #0
 8012500:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8012502:	2300      	movs	r3, #0
 8012504:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012506:	687b      	ldr	r3, [r7, #4]
 8012508:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 801250a:	683b      	ldr	r3, [r7, #0]
 801250c:	785b      	ldrb	r3, [r3, #1]
 801250e:	2b01      	cmp	r3, #1
 8012510:	d14a      	bne.n	80125a8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8012512:	683b      	ldr	r3, [r7, #0]
 8012514:	781b      	ldrb	r3, [r3, #0]
 8012516:	015a      	lsls	r2, r3, #5
 8012518:	693b      	ldr	r3, [r7, #16]
 801251a:	4413      	add	r3, r2
 801251c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012520:	681b      	ldr	r3, [r3, #0]
 8012522:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8012526:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801252a:	f040 8086 	bne.w	801263a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 801252e:	683b      	ldr	r3, [r7, #0]
 8012530:	781b      	ldrb	r3, [r3, #0]
 8012532:	015a      	lsls	r2, r3, #5
 8012534:	693b      	ldr	r3, [r7, #16]
 8012536:	4413      	add	r3, r2
 8012538:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801253c:	681b      	ldr	r3, [r3, #0]
 801253e:	683a      	ldr	r2, [r7, #0]
 8012540:	7812      	ldrb	r2, [r2, #0]
 8012542:	0151      	lsls	r1, r2, #5
 8012544:	693a      	ldr	r2, [r7, #16]
 8012546:	440a      	add	r2, r1
 8012548:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801254c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8012550:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8012552:	683b      	ldr	r3, [r7, #0]
 8012554:	781b      	ldrb	r3, [r3, #0]
 8012556:	015a      	lsls	r2, r3, #5
 8012558:	693b      	ldr	r3, [r7, #16]
 801255a:	4413      	add	r3, r2
 801255c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012560:	681b      	ldr	r3, [r3, #0]
 8012562:	683a      	ldr	r2, [r7, #0]
 8012564:	7812      	ldrb	r2, [r2, #0]
 8012566:	0151      	lsls	r1, r2, #5
 8012568:	693a      	ldr	r2, [r7, #16]
 801256a:	440a      	add	r2, r1
 801256c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8012570:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8012574:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8012576:	68fb      	ldr	r3, [r7, #12]
 8012578:	3301      	adds	r3, #1
 801257a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 801257c:	68fb      	ldr	r3, [r7, #12]
 801257e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8012582:	4293      	cmp	r3, r2
 8012584:	d902      	bls.n	801258c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8012586:	2301      	movs	r3, #1
 8012588:	75fb      	strb	r3, [r7, #23]
          break;
 801258a:	e056      	b.n	801263a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 801258c:	683b      	ldr	r3, [r7, #0]
 801258e:	781b      	ldrb	r3, [r3, #0]
 8012590:	015a      	lsls	r2, r3, #5
 8012592:	693b      	ldr	r3, [r7, #16]
 8012594:	4413      	add	r3, r2
 8012596:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801259a:	681b      	ldr	r3, [r3, #0]
 801259c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80125a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80125a4:	d0e7      	beq.n	8012576 <USB_EPStopXfer+0x82>
 80125a6:	e048      	b.n	801263a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80125a8:	683b      	ldr	r3, [r7, #0]
 80125aa:	781b      	ldrb	r3, [r3, #0]
 80125ac:	015a      	lsls	r2, r3, #5
 80125ae:	693b      	ldr	r3, [r7, #16]
 80125b0:	4413      	add	r3, r2
 80125b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80125b6:	681b      	ldr	r3, [r3, #0]
 80125b8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80125bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80125c0:	d13b      	bne.n	801263a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80125c2:	683b      	ldr	r3, [r7, #0]
 80125c4:	781b      	ldrb	r3, [r3, #0]
 80125c6:	015a      	lsls	r2, r3, #5
 80125c8:	693b      	ldr	r3, [r7, #16]
 80125ca:	4413      	add	r3, r2
 80125cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80125d0:	681b      	ldr	r3, [r3, #0]
 80125d2:	683a      	ldr	r2, [r7, #0]
 80125d4:	7812      	ldrb	r2, [r2, #0]
 80125d6:	0151      	lsls	r1, r2, #5
 80125d8:	693a      	ldr	r2, [r7, #16]
 80125da:	440a      	add	r2, r1
 80125dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80125e0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80125e4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80125e6:	683b      	ldr	r3, [r7, #0]
 80125e8:	781b      	ldrb	r3, [r3, #0]
 80125ea:	015a      	lsls	r2, r3, #5
 80125ec:	693b      	ldr	r3, [r7, #16]
 80125ee:	4413      	add	r3, r2
 80125f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80125f4:	681b      	ldr	r3, [r3, #0]
 80125f6:	683a      	ldr	r2, [r7, #0]
 80125f8:	7812      	ldrb	r2, [r2, #0]
 80125fa:	0151      	lsls	r1, r2, #5
 80125fc:	693a      	ldr	r2, [r7, #16]
 80125fe:	440a      	add	r2, r1
 8012600:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8012604:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8012608:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801260a:	68fb      	ldr	r3, [r7, #12]
 801260c:	3301      	adds	r3, #1
 801260e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8012610:	68fb      	ldr	r3, [r7, #12]
 8012612:	f242 7210 	movw	r2, #10000	@ 0x2710
 8012616:	4293      	cmp	r3, r2
 8012618:	d902      	bls.n	8012620 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 801261a:	2301      	movs	r3, #1
 801261c:	75fb      	strb	r3, [r7, #23]
          break;
 801261e:	e00c      	b.n	801263a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8012620:	683b      	ldr	r3, [r7, #0]
 8012622:	781b      	ldrb	r3, [r3, #0]
 8012624:	015a      	lsls	r2, r3, #5
 8012626:	693b      	ldr	r3, [r7, #16]
 8012628:	4413      	add	r3, r2
 801262a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801262e:	681b      	ldr	r3, [r3, #0]
 8012630:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8012634:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8012638:	d0e7      	beq.n	801260a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 801263a:	7dfb      	ldrb	r3, [r7, #23]
}
 801263c:	4618      	mov	r0, r3
 801263e:	371c      	adds	r7, #28
 8012640:	46bd      	mov	sp, r7
 8012642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012646:	4770      	bx	lr

08012648 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8012648:	b480      	push	{r7}
 801264a:	b089      	sub	sp, #36	@ 0x24
 801264c:	af00      	add	r7, sp, #0
 801264e:	60f8      	str	r0, [r7, #12]
 8012650:	60b9      	str	r1, [r7, #8]
 8012652:	4611      	mov	r1, r2
 8012654:	461a      	mov	r2, r3
 8012656:	460b      	mov	r3, r1
 8012658:	71fb      	strb	r3, [r7, #7]
 801265a:	4613      	mov	r3, r2
 801265c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801265e:	68fb      	ldr	r3, [r7, #12]
 8012660:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8012662:	68bb      	ldr	r3, [r7, #8]
 8012664:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8012666:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801266a:	2b00      	cmp	r3, #0
 801266c:	d123      	bne.n	80126b6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 801266e:	88bb      	ldrh	r3, [r7, #4]
 8012670:	3303      	adds	r3, #3
 8012672:	089b      	lsrs	r3, r3, #2
 8012674:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8012676:	2300      	movs	r3, #0
 8012678:	61bb      	str	r3, [r7, #24]
 801267a:	e018      	b.n	80126ae <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 801267c:	79fb      	ldrb	r3, [r7, #7]
 801267e:	031a      	lsls	r2, r3, #12
 8012680:	697b      	ldr	r3, [r7, #20]
 8012682:	4413      	add	r3, r2
 8012684:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8012688:	461a      	mov	r2, r3
 801268a:	69fb      	ldr	r3, [r7, #28]
 801268c:	681b      	ldr	r3, [r3, #0]
 801268e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8012690:	69fb      	ldr	r3, [r7, #28]
 8012692:	3301      	adds	r3, #1
 8012694:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8012696:	69fb      	ldr	r3, [r7, #28]
 8012698:	3301      	adds	r3, #1
 801269a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801269c:	69fb      	ldr	r3, [r7, #28]
 801269e:	3301      	adds	r3, #1
 80126a0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80126a2:	69fb      	ldr	r3, [r7, #28]
 80126a4:	3301      	adds	r3, #1
 80126a6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80126a8:	69bb      	ldr	r3, [r7, #24]
 80126aa:	3301      	adds	r3, #1
 80126ac:	61bb      	str	r3, [r7, #24]
 80126ae:	69ba      	ldr	r2, [r7, #24]
 80126b0:	693b      	ldr	r3, [r7, #16]
 80126b2:	429a      	cmp	r2, r3
 80126b4:	d3e2      	bcc.n	801267c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80126b6:	2300      	movs	r3, #0
}
 80126b8:	4618      	mov	r0, r3
 80126ba:	3724      	adds	r7, #36	@ 0x24
 80126bc:	46bd      	mov	sp, r7
 80126be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126c2:	4770      	bx	lr

080126c4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80126c4:	b480      	push	{r7}
 80126c6:	b08b      	sub	sp, #44	@ 0x2c
 80126c8:	af00      	add	r7, sp, #0
 80126ca:	60f8      	str	r0, [r7, #12]
 80126cc:	60b9      	str	r1, [r7, #8]
 80126ce:	4613      	mov	r3, r2
 80126d0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80126d2:	68fb      	ldr	r3, [r7, #12]
 80126d4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80126d6:	68bb      	ldr	r3, [r7, #8]
 80126d8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80126da:	88fb      	ldrh	r3, [r7, #6]
 80126dc:	089b      	lsrs	r3, r3, #2
 80126de:	b29b      	uxth	r3, r3
 80126e0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80126e2:	88fb      	ldrh	r3, [r7, #6]
 80126e4:	f003 0303 	and.w	r3, r3, #3
 80126e8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80126ea:	2300      	movs	r3, #0
 80126ec:	623b      	str	r3, [r7, #32]
 80126ee:	e014      	b.n	801271a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80126f0:	69bb      	ldr	r3, [r7, #24]
 80126f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80126f6:	681a      	ldr	r2, [r3, #0]
 80126f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80126fa:	601a      	str	r2, [r3, #0]
    pDest++;
 80126fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80126fe:	3301      	adds	r3, #1
 8012700:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8012702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012704:	3301      	adds	r3, #1
 8012706:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8012708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801270a:	3301      	adds	r3, #1
 801270c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801270e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012710:	3301      	adds	r3, #1
 8012712:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8012714:	6a3b      	ldr	r3, [r7, #32]
 8012716:	3301      	adds	r3, #1
 8012718:	623b      	str	r3, [r7, #32]
 801271a:	6a3a      	ldr	r2, [r7, #32]
 801271c:	697b      	ldr	r3, [r7, #20]
 801271e:	429a      	cmp	r2, r3
 8012720:	d3e6      	bcc.n	80126f0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8012722:	8bfb      	ldrh	r3, [r7, #30]
 8012724:	2b00      	cmp	r3, #0
 8012726:	d01e      	beq.n	8012766 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8012728:	2300      	movs	r3, #0
 801272a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 801272c:	69bb      	ldr	r3, [r7, #24]
 801272e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8012732:	461a      	mov	r2, r3
 8012734:	f107 0310 	add.w	r3, r7, #16
 8012738:	6812      	ldr	r2, [r2, #0]
 801273a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 801273c:	693a      	ldr	r2, [r7, #16]
 801273e:	6a3b      	ldr	r3, [r7, #32]
 8012740:	b2db      	uxtb	r3, r3
 8012742:	00db      	lsls	r3, r3, #3
 8012744:	fa22 f303 	lsr.w	r3, r2, r3
 8012748:	b2da      	uxtb	r2, r3
 801274a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801274c:	701a      	strb	r2, [r3, #0]
      i++;
 801274e:	6a3b      	ldr	r3, [r7, #32]
 8012750:	3301      	adds	r3, #1
 8012752:	623b      	str	r3, [r7, #32]
      pDest++;
 8012754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012756:	3301      	adds	r3, #1
 8012758:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 801275a:	8bfb      	ldrh	r3, [r7, #30]
 801275c:	3b01      	subs	r3, #1
 801275e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8012760:	8bfb      	ldrh	r3, [r7, #30]
 8012762:	2b00      	cmp	r3, #0
 8012764:	d1ea      	bne.n	801273c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8012766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8012768:	4618      	mov	r0, r3
 801276a:	372c      	adds	r7, #44	@ 0x2c
 801276c:	46bd      	mov	sp, r7
 801276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012772:	4770      	bx	lr

08012774 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8012774:	b480      	push	{r7}
 8012776:	b085      	sub	sp, #20
 8012778:	af00      	add	r7, sp, #0
 801277a:	6078      	str	r0, [r7, #4]
 801277c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801277e:	687b      	ldr	r3, [r7, #4]
 8012780:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8012782:	683b      	ldr	r3, [r7, #0]
 8012784:	781b      	ldrb	r3, [r3, #0]
 8012786:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8012788:	683b      	ldr	r3, [r7, #0]
 801278a:	785b      	ldrb	r3, [r3, #1]
 801278c:	2b01      	cmp	r3, #1
 801278e:	d12c      	bne.n	80127ea <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8012790:	68bb      	ldr	r3, [r7, #8]
 8012792:	015a      	lsls	r2, r3, #5
 8012794:	68fb      	ldr	r3, [r7, #12]
 8012796:	4413      	add	r3, r2
 8012798:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801279c:	681b      	ldr	r3, [r3, #0]
 801279e:	2b00      	cmp	r3, #0
 80127a0:	db12      	blt.n	80127c8 <USB_EPSetStall+0x54>
 80127a2:	68bb      	ldr	r3, [r7, #8]
 80127a4:	2b00      	cmp	r3, #0
 80127a6:	d00f      	beq.n	80127c8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80127a8:	68bb      	ldr	r3, [r7, #8]
 80127aa:	015a      	lsls	r2, r3, #5
 80127ac:	68fb      	ldr	r3, [r7, #12]
 80127ae:	4413      	add	r3, r2
 80127b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80127b4:	681b      	ldr	r3, [r3, #0]
 80127b6:	68ba      	ldr	r2, [r7, #8]
 80127b8:	0151      	lsls	r1, r2, #5
 80127ba:	68fa      	ldr	r2, [r7, #12]
 80127bc:	440a      	add	r2, r1
 80127be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80127c2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80127c6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80127c8:	68bb      	ldr	r3, [r7, #8]
 80127ca:	015a      	lsls	r2, r3, #5
 80127cc:	68fb      	ldr	r3, [r7, #12]
 80127ce:	4413      	add	r3, r2
 80127d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80127d4:	681b      	ldr	r3, [r3, #0]
 80127d6:	68ba      	ldr	r2, [r7, #8]
 80127d8:	0151      	lsls	r1, r2, #5
 80127da:	68fa      	ldr	r2, [r7, #12]
 80127dc:	440a      	add	r2, r1
 80127de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80127e2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80127e6:	6013      	str	r3, [r2, #0]
 80127e8:	e02b      	b.n	8012842 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80127ea:	68bb      	ldr	r3, [r7, #8]
 80127ec:	015a      	lsls	r2, r3, #5
 80127ee:	68fb      	ldr	r3, [r7, #12]
 80127f0:	4413      	add	r3, r2
 80127f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80127f6:	681b      	ldr	r3, [r3, #0]
 80127f8:	2b00      	cmp	r3, #0
 80127fa:	db12      	blt.n	8012822 <USB_EPSetStall+0xae>
 80127fc:	68bb      	ldr	r3, [r7, #8]
 80127fe:	2b00      	cmp	r3, #0
 8012800:	d00f      	beq.n	8012822 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8012802:	68bb      	ldr	r3, [r7, #8]
 8012804:	015a      	lsls	r2, r3, #5
 8012806:	68fb      	ldr	r3, [r7, #12]
 8012808:	4413      	add	r3, r2
 801280a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801280e:	681b      	ldr	r3, [r3, #0]
 8012810:	68ba      	ldr	r2, [r7, #8]
 8012812:	0151      	lsls	r1, r2, #5
 8012814:	68fa      	ldr	r2, [r7, #12]
 8012816:	440a      	add	r2, r1
 8012818:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801281c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8012820:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8012822:	68bb      	ldr	r3, [r7, #8]
 8012824:	015a      	lsls	r2, r3, #5
 8012826:	68fb      	ldr	r3, [r7, #12]
 8012828:	4413      	add	r3, r2
 801282a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801282e:	681b      	ldr	r3, [r3, #0]
 8012830:	68ba      	ldr	r2, [r7, #8]
 8012832:	0151      	lsls	r1, r2, #5
 8012834:	68fa      	ldr	r2, [r7, #12]
 8012836:	440a      	add	r2, r1
 8012838:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801283c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8012840:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8012842:	2300      	movs	r3, #0
}
 8012844:	4618      	mov	r0, r3
 8012846:	3714      	adds	r7, #20
 8012848:	46bd      	mov	sp, r7
 801284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801284e:	4770      	bx	lr

08012850 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8012850:	b480      	push	{r7}
 8012852:	b085      	sub	sp, #20
 8012854:	af00      	add	r7, sp, #0
 8012856:	6078      	str	r0, [r7, #4]
 8012858:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801285a:	687b      	ldr	r3, [r7, #4]
 801285c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801285e:	683b      	ldr	r3, [r7, #0]
 8012860:	781b      	ldrb	r3, [r3, #0]
 8012862:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8012864:	683b      	ldr	r3, [r7, #0]
 8012866:	785b      	ldrb	r3, [r3, #1]
 8012868:	2b01      	cmp	r3, #1
 801286a:	d128      	bne.n	80128be <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 801286c:	68bb      	ldr	r3, [r7, #8]
 801286e:	015a      	lsls	r2, r3, #5
 8012870:	68fb      	ldr	r3, [r7, #12]
 8012872:	4413      	add	r3, r2
 8012874:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012878:	681b      	ldr	r3, [r3, #0]
 801287a:	68ba      	ldr	r2, [r7, #8]
 801287c:	0151      	lsls	r1, r2, #5
 801287e:	68fa      	ldr	r2, [r7, #12]
 8012880:	440a      	add	r2, r1
 8012882:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8012886:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 801288a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 801288c:	683b      	ldr	r3, [r7, #0]
 801288e:	791b      	ldrb	r3, [r3, #4]
 8012890:	2b03      	cmp	r3, #3
 8012892:	d003      	beq.n	801289c <USB_EPClearStall+0x4c>
 8012894:	683b      	ldr	r3, [r7, #0]
 8012896:	791b      	ldrb	r3, [r3, #4]
 8012898:	2b02      	cmp	r3, #2
 801289a:	d138      	bne.n	801290e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 801289c:	68bb      	ldr	r3, [r7, #8]
 801289e:	015a      	lsls	r2, r3, #5
 80128a0:	68fb      	ldr	r3, [r7, #12]
 80128a2:	4413      	add	r3, r2
 80128a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80128a8:	681b      	ldr	r3, [r3, #0]
 80128aa:	68ba      	ldr	r2, [r7, #8]
 80128ac:	0151      	lsls	r1, r2, #5
 80128ae:	68fa      	ldr	r2, [r7, #12]
 80128b0:	440a      	add	r2, r1
 80128b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80128b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80128ba:	6013      	str	r3, [r2, #0]
 80128bc:	e027      	b.n	801290e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80128be:	68bb      	ldr	r3, [r7, #8]
 80128c0:	015a      	lsls	r2, r3, #5
 80128c2:	68fb      	ldr	r3, [r7, #12]
 80128c4:	4413      	add	r3, r2
 80128c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80128ca:	681b      	ldr	r3, [r3, #0]
 80128cc:	68ba      	ldr	r2, [r7, #8]
 80128ce:	0151      	lsls	r1, r2, #5
 80128d0:	68fa      	ldr	r2, [r7, #12]
 80128d2:	440a      	add	r2, r1
 80128d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80128d8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80128dc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80128de:	683b      	ldr	r3, [r7, #0]
 80128e0:	791b      	ldrb	r3, [r3, #4]
 80128e2:	2b03      	cmp	r3, #3
 80128e4:	d003      	beq.n	80128ee <USB_EPClearStall+0x9e>
 80128e6:	683b      	ldr	r3, [r7, #0]
 80128e8:	791b      	ldrb	r3, [r3, #4]
 80128ea:	2b02      	cmp	r3, #2
 80128ec:	d10f      	bne.n	801290e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80128ee:	68bb      	ldr	r3, [r7, #8]
 80128f0:	015a      	lsls	r2, r3, #5
 80128f2:	68fb      	ldr	r3, [r7, #12]
 80128f4:	4413      	add	r3, r2
 80128f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80128fa:	681b      	ldr	r3, [r3, #0]
 80128fc:	68ba      	ldr	r2, [r7, #8]
 80128fe:	0151      	lsls	r1, r2, #5
 8012900:	68fa      	ldr	r2, [r7, #12]
 8012902:	440a      	add	r2, r1
 8012904:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8012908:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801290c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 801290e:	2300      	movs	r3, #0
}
 8012910:	4618      	mov	r0, r3
 8012912:	3714      	adds	r7, #20
 8012914:	46bd      	mov	sp, r7
 8012916:	f85d 7b04 	ldr.w	r7, [sp], #4
 801291a:	4770      	bx	lr

0801291c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 801291c:	b480      	push	{r7}
 801291e:	b085      	sub	sp, #20
 8012920:	af00      	add	r7, sp, #0
 8012922:	6078      	str	r0, [r7, #4]
 8012924:	460b      	mov	r3, r1
 8012926:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 801292c:	68fb      	ldr	r3, [r7, #12]
 801292e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012932:	681b      	ldr	r3, [r3, #0]
 8012934:	68fa      	ldr	r2, [r7, #12]
 8012936:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801293a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 801293e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8012940:	68fb      	ldr	r3, [r7, #12]
 8012942:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012946:	681a      	ldr	r2, [r3, #0]
 8012948:	78fb      	ldrb	r3, [r7, #3]
 801294a:	011b      	lsls	r3, r3, #4
 801294c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8012950:	68f9      	ldr	r1, [r7, #12]
 8012952:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8012956:	4313      	orrs	r3, r2
 8012958:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 801295a:	2300      	movs	r3, #0
}
 801295c:	4618      	mov	r0, r3
 801295e:	3714      	adds	r7, #20
 8012960:	46bd      	mov	sp, r7
 8012962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012966:	4770      	bx	lr

08012968 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8012968:	b480      	push	{r7}
 801296a:	b085      	sub	sp, #20
 801296c:	af00      	add	r7, sp, #0
 801296e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012970:	687b      	ldr	r3, [r7, #4]
 8012972:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8012974:	68fb      	ldr	r3, [r7, #12]
 8012976:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801297a:	681b      	ldr	r3, [r3, #0]
 801297c:	68fa      	ldr	r2, [r7, #12]
 801297e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8012982:	f023 0303 	bic.w	r3, r3, #3
 8012986:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8012988:	68fb      	ldr	r3, [r7, #12]
 801298a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801298e:	685b      	ldr	r3, [r3, #4]
 8012990:	68fa      	ldr	r2, [r7, #12]
 8012992:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8012996:	f023 0302 	bic.w	r3, r3, #2
 801299a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801299c:	2300      	movs	r3, #0
}
 801299e:	4618      	mov	r0, r3
 80129a0:	3714      	adds	r7, #20
 80129a2:	46bd      	mov	sp, r7
 80129a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129a8:	4770      	bx	lr

080129aa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80129aa:	b480      	push	{r7}
 80129ac:	b085      	sub	sp, #20
 80129ae:	af00      	add	r7, sp, #0
 80129b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80129b6:	68fb      	ldr	r3, [r7, #12]
 80129b8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80129bc:	681b      	ldr	r3, [r3, #0]
 80129be:	68fa      	ldr	r2, [r7, #12]
 80129c0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80129c4:	f023 0303 	bic.w	r3, r3, #3
 80129c8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80129ca:	68fb      	ldr	r3, [r7, #12]
 80129cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80129d0:	685b      	ldr	r3, [r3, #4]
 80129d2:	68fa      	ldr	r2, [r7, #12]
 80129d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80129d8:	f043 0302 	orr.w	r3, r3, #2
 80129dc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80129de:	2300      	movs	r3, #0
}
 80129e0:	4618      	mov	r0, r3
 80129e2:	3714      	adds	r7, #20
 80129e4:	46bd      	mov	sp, r7
 80129e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129ea:	4770      	bx	lr

080129ec <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80129ec:	b480      	push	{r7}
 80129ee:	b085      	sub	sp, #20
 80129f0:	af00      	add	r7, sp, #0
 80129f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80129f4:	687b      	ldr	r3, [r7, #4]
 80129f6:	695b      	ldr	r3, [r3, #20]
 80129f8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80129fa:	687b      	ldr	r3, [r7, #4]
 80129fc:	699b      	ldr	r3, [r3, #24]
 80129fe:	68fa      	ldr	r2, [r7, #12]
 8012a00:	4013      	ands	r3, r2
 8012a02:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8012a04:	68fb      	ldr	r3, [r7, #12]
}
 8012a06:	4618      	mov	r0, r3
 8012a08:	3714      	adds	r7, #20
 8012a0a:	46bd      	mov	sp, r7
 8012a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a10:	4770      	bx	lr

08012a12 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8012a12:	b480      	push	{r7}
 8012a14:	b085      	sub	sp, #20
 8012a16:	af00      	add	r7, sp, #0
 8012a18:	6078      	str	r0, [r7, #4]
 8012a1a:	460b      	mov	r3, r1
 8012a1c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012a1e:	687b      	ldr	r3, [r7, #4]
 8012a20:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8012a22:	78fb      	ldrb	r3, [r7, #3]
 8012a24:	015a      	lsls	r2, r3, #5
 8012a26:	68fb      	ldr	r3, [r7, #12]
 8012a28:	4413      	add	r3, r2
 8012a2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012a2e:	689b      	ldr	r3, [r3, #8]
 8012a30:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8012a32:	78fb      	ldrb	r3, [r7, #3]
 8012a34:	015a      	lsls	r2, r3, #5
 8012a36:	68fb      	ldr	r3, [r7, #12]
 8012a38:	4413      	add	r3, r2
 8012a3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012a3e:	68db      	ldr	r3, [r3, #12]
 8012a40:	68ba      	ldr	r2, [r7, #8]
 8012a42:	4013      	ands	r3, r2
 8012a44:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8012a46:	68bb      	ldr	r3, [r7, #8]
}
 8012a48:	4618      	mov	r0, r3
 8012a4a:	3714      	adds	r7, #20
 8012a4c:	46bd      	mov	sp, r7
 8012a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a52:	4770      	bx	lr

08012a54 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8012a54:	b480      	push	{r7}
 8012a56:	b085      	sub	sp, #20
 8012a58:	af00      	add	r7, sp, #0
 8012a5a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012a5c:	687b      	ldr	r3, [r7, #4]
 8012a5e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8012a60:	68fb      	ldr	r3, [r7, #12]
 8012a62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012a66:	699b      	ldr	r3, [r3, #24]
 8012a68:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8012a6a:	68fb      	ldr	r3, [r7, #12]
 8012a6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012a70:	69db      	ldr	r3, [r3, #28]
 8012a72:	68ba      	ldr	r2, [r7, #8]
 8012a74:	4013      	ands	r3, r2
 8012a76:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8012a78:	68bb      	ldr	r3, [r7, #8]
 8012a7a:	0c1b      	lsrs	r3, r3, #16
}
 8012a7c:	4618      	mov	r0, r3
 8012a7e:	3714      	adds	r7, #20
 8012a80:	46bd      	mov	sp, r7
 8012a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a86:	4770      	bx	lr

08012a88 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8012a88:	b480      	push	{r7}
 8012a8a:	b085      	sub	sp, #20
 8012a8c:	af00      	add	r7, sp, #0
 8012a8e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012a90:	687b      	ldr	r3, [r7, #4]
 8012a92:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8012a94:	68fb      	ldr	r3, [r7, #12]
 8012a96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012a9a:	699b      	ldr	r3, [r3, #24]
 8012a9c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8012a9e:	68fb      	ldr	r3, [r7, #12]
 8012aa0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012aa4:	69db      	ldr	r3, [r3, #28]
 8012aa6:	68ba      	ldr	r2, [r7, #8]
 8012aa8:	4013      	ands	r3, r2
 8012aaa:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8012aac:	68bb      	ldr	r3, [r7, #8]
 8012aae:	b29b      	uxth	r3, r3
}
 8012ab0:	4618      	mov	r0, r3
 8012ab2:	3714      	adds	r7, #20
 8012ab4:	46bd      	mov	sp, r7
 8012ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012aba:	4770      	bx	lr

08012abc <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8012abc:	b480      	push	{r7}
 8012abe:	b085      	sub	sp, #20
 8012ac0:	af00      	add	r7, sp, #0
 8012ac2:	6078      	str	r0, [r7, #4]
 8012ac4:	460b      	mov	r3, r1
 8012ac6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012ac8:	687b      	ldr	r3, [r7, #4]
 8012aca:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8012acc:	78fb      	ldrb	r3, [r7, #3]
 8012ace:	015a      	lsls	r2, r3, #5
 8012ad0:	68fb      	ldr	r3, [r7, #12]
 8012ad2:	4413      	add	r3, r2
 8012ad4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012ad8:	689b      	ldr	r3, [r3, #8]
 8012ada:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8012adc:	68fb      	ldr	r3, [r7, #12]
 8012ade:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012ae2:	695b      	ldr	r3, [r3, #20]
 8012ae4:	68ba      	ldr	r2, [r7, #8]
 8012ae6:	4013      	ands	r3, r2
 8012ae8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8012aea:	68bb      	ldr	r3, [r7, #8]
}
 8012aec:	4618      	mov	r0, r3
 8012aee:	3714      	adds	r7, #20
 8012af0:	46bd      	mov	sp, r7
 8012af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012af6:	4770      	bx	lr

08012af8 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8012af8:	b480      	push	{r7}
 8012afa:	b087      	sub	sp, #28
 8012afc:	af00      	add	r7, sp, #0
 8012afe:	6078      	str	r0, [r7, #4]
 8012b00:	460b      	mov	r3, r1
 8012b02:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012b04:	687b      	ldr	r3, [r7, #4]
 8012b06:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8012b08:	697b      	ldr	r3, [r7, #20]
 8012b0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012b0e:	691b      	ldr	r3, [r3, #16]
 8012b10:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8012b12:	697b      	ldr	r3, [r7, #20]
 8012b14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012b18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012b1a:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8012b1c:	78fb      	ldrb	r3, [r7, #3]
 8012b1e:	f003 030f 	and.w	r3, r3, #15
 8012b22:	68fa      	ldr	r2, [r7, #12]
 8012b24:	fa22 f303 	lsr.w	r3, r2, r3
 8012b28:	01db      	lsls	r3, r3, #7
 8012b2a:	b2db      	uxtb	r3, r3
 8012b2c:	693a      	ldr	r2, [r7, #16]
 8012b2e:	4313      	orrs	r3, r2
 8012b30:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8012b32:	78fb      	ldrb	r3, [r7, #3]
 8012b34:	015a      	lsls	r2, r3, #5
 8012b36:	697b      	ldr	r3, [r7, #20]
 8012b38:	4413      	add	r3, r2
 8012b3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012b3e:	689b      	ldr	r3, [r3, #8]
 8012b40:	693a      	ldr	r2, [r7, #16]
 8012b42:	4013      	ands	r3, r2
 8012b44:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8012b46:	68bb      	ldr	r3, [r7, #8]
}
 8012b48:	4618      	mov	r0, r3
 8012b4a:	371c      	adds	r7, #28
 8012b4c:	46bd      	mov	sp, r7
 8012b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b52:	4770      	bx	lr

08012b54 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8012b54:	b480      	push	{r7}
 8012b56:	b083      	sub	sp, #12
 8012b58:	af00      	add	r7, sp, #0
 8012b5a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8012b5c:	687b      	ldr	r3, [r7, #4]
 8012b5e:	695b      	ldr	r3, [r3, #20]
 8012b60:	f003 0301 	and.w	r3, r3, #1
}
 8012b64:	4618      	mov	r0, r3
 8012b66:	370c      	adds	r7, #12
 8012b68:	46bd      	mov	sp, r7
 8012b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b6e:	4770      	bx	lr

08012b70 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8012b70:	b480      	push	{r7}
 8012b72:	b085      	sub	sp, #20
 8012b74:	af00      	add	r7, sp, #0
 8012b76:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012b78:	687b      	ldr	r3, [r7, #4]
 8012b7a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8012b7c:	68fb      	ldr	r3, [r7, #12]
 8012b7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012b82:	681a      	ldr	r2, [r3, #0]
 8012b84:	68fb      	ldr	r3, [r7, #12]
 8012b86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8012b8a:	4619      	mov	r1, r3
 8012b8c:	4b09      	ldr	r3, [pc, #36]	@ (8012bb4 <USB_ActivateSetup+0x44>)
 8012b8e:	4013      	ands	r3, r2
 8012b90:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8012b92:	68fb      	ldr	r3, [r7, #12]
 8012b94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012b98:	685b      	ldr	r3, [r3, #4]
 8012b9a:	68fa      	ldr	r2, [r7, #12]
 8012b9c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8012ba0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8012ba4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8012ba6:	2300      	movs	r3, #0
}
 8012ba8:	4618      	mov	r0, r3
 8012baa:	3714      	adds	r7, #20
 8012bac:	46bd      	mov	sp, r7
 8012bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bb2:	4770      	bx	lr
 8012bb4:	fffff800 	.word	0xfffff800

08012bb8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8012bb8:	b480      	push	{r7}
 8012bba:	b087      	sub	sp, #28
 8012bbc:	af00      	add	r7, sp, #0
 8012bbe:	60f8      	str	r0, [r7, #12]
 8012bc0:	460b      	mov	r3, r1
 8012bc2:	607a      	str	r2, [r7, #4]
 8012bc4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012bc6:	68fb      	ldr	r3, [r7, #12]
 8012bc8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8012bca:	68fb      	ldr	r3, [r7, #12]
 8012bcc:	333c      	adds	r3, #60	@ 0x3c
 8012bce:	3304      	adds	r3, #4
 8012bd0:	681b      	ldr	r3, [r3, #0]
 8012bd2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8012bd4:	693b      	ldr	r3, [r7, #16]
 8012bd6:	4a26      	ldr	r2, [pc, #152]	@ (8012c70 <USB_EP0_OutStart+0xb8>)
 8012bd8:	4293      	cmp	r3, r2
 8012bda:	d90a      	bls.n	8012bf2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8012bdc:	697b      	ldr	r3, [r7, #20]
 8012bde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012be2:	681b      	ldr	r3, [r3, #0]
 8012be4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8012be8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8012bec:	d101      	bne.n	8012bf2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8012bee:	2300      	movs	r3, #0
 8012bf0:	e037      	b.n	8012c62 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8012bf2:	697b      	ldr	r3, [r7, #20]
 8012bf4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012bf8:	461a      	mov	r2, r3
 8012bfa:	2300      	movs	r3, #0
 8012bfc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8012bfe:	697b      	ldr	r3, [r7, #20]
 8012c00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012c04:	691b      	ldr	r3, [r3, #16]
 8012c06:	697a      	ldr	r2, [r7, #20]
 8012c08:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8012c0c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8012c10:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8012c12:	697b      	ldr	r3, [r7, #20]
 8012c14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012c18:	691b      	ldr	r3, [r3, #16]
 8012c1a:	697a      	ldr	r2, [r7, #20]
 8012c1c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8012c20:	f043 0318 	orr.w	r3, r3, #24
 8012c24:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8012c26:	697b      	ldr	r3, [r7, #20]
 8012c28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012c2c:	691b      	ldr	r3, [r3, #16]
 8012c2e:	697a      	ldr	r2, [r7, #20]
 8012c30:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8012c34:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8012c38:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8012c3a:	7afb      	ldrb	r3, [r7, #11]
 8012c3c:	2b01      	cmp	r3, #1
 8012c3e:	d10f      	bne.n	8012c60 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8012c40:	697b      	ldr	r3, [r7, #20]
 8012c42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012c46:	461a      	mov	r2, r3
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8012c4c:	697b      	ldr	r3, [r7, #20]
 8012c4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012c52:	681b      	ldr	r3, [r3, #0]
 8012c54:	697a      	ldr	r2, [r7, #20]
 8012c56:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8012c5a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8012c5e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8012c60:	2300      	movs	r3, #0
}
 8012c62:	4618      	mov	r0, r3
 8012c64:	371c      	adds	r7, #28
 8012c66:	46bd      	mov	sp, r7
 8012c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c6c:	4770      	bx	lr
 8012c6e:	bf00      	nop
 8012c70:	4f54300a 	.word	0x4f54300a

08012c74 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8012c74:	b480      	push	{r7}
 8012c76:	b085      	sub	sp, #20
 8012c78:	af00      	add	r7, sp, #0
 8012c7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8012c7c:	2300      	movs	r3, #0
 8012c7e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8012c80:	68fb      	ldr	r3, [r7, #12]
 8012c82:	3301      	adds	r3, #1
 8012c84:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8012c86:	68fb      	ldr	r3, [r7, #12]
 8012c88:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8012c8c:	d901      	bls.n	8012c92 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8012c8e:	2303      	movs	r3, #3
 8012c90:	e01b      	b.n	8012cca <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8012c92:	687b      	ldr	r3, [r7, #4]
 8012c94:	691b      	ldr	r3, [r3, #16]
 8012c96:	2b00      	cmp	r3, #0
 8012c98:	daf2      	bge.n	8012c80 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8012c9a:	2300      	movs	r3, #0
 8012c9c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8012c9e:	687b      	ldr	r3, [r7, #4]
 8012ca0:	691b      	ldr	r3, [r3, #16]
 8012ca2:	f043 0201 	orr.w	r2, r3, #1
 8012ca6:	687b      	ldr	r3, [r7, #4]
 8012ca8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8012caa:	68fb      	ldr	r3, [r7, #12]
 8012cac:	3301      	adds	r3, #1
 8012cae:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8012cb0:	68fb      	ldr	r3, [r7, #12]
 8012cb2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8012cb6:	d901      	bls.n	8012cbc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8012cb8:	2303      	movs	r3, #3
 8012cba:	e006      	b.n	8012cca <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	691b      	ldr	r3, [r3, #16]
 8012cc0:	f003 0301 	and.w	r3, r3, #1
 8012cc4:	2b01      	cmp	r3, #1
 8012cc6:	d0f0      	beq.n	8012caa <USB_CoreReset+0x36>

  return HAL_OK;
 8012cc8:	2300      	movs	r3, #0
}
 8012cca:	4618      	mov	r0, r3
 8012ccc:	3714      	adds	r7, #20
 8012cce:	46bd      	mov	sp, r7
 8012cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cd4:	4770      	bx	lr
	...

08012cd8 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8012cd8:	b084      	sub	sp, #16
 8012cda:	b580      	push	{r7, lr}
 8012cdc:	b086      	sub	sp, #24
 8012cde:	af00      	add	r7, sp, #0
 8012ce0:	6078      	str	r0, [r7, #4]
 8012ce2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8012ce6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8012cea:	2300      	movs	r3, #0
 8012cec:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012cee:	687b      	ldr	r3, [r7, #4]
 8012cf0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8012cf2:	68fb      	ldr	r3, [r7, #12]
 8012cf4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8012cf8:	461a      	mov	r2, r3
 8012cfa:	2300      	movs	r3, #0
 8012cfc:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 8012cfe:	687b      	ldr	r3, [r7, #4]
 8012d00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012d02:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8012d06:	687b      	ldr	r3, [r7, #4]
 8012d08:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 8012d0a:	687b      	ldr	r3, [r7, #4]
 8012d0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012d0e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8012d12:	687b      	ldr	r3, [r7, #4]
 8012d14:	639a      	str	r2, [r3, #56]	@ 0x38


  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8012d16:	687b      	ldr	r3, [r7, #4]
 8012d18:	68db      	ldr	r3, [r3, #12]
 8012d1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012d1e:	2b00      	cmp	r3, #0
 8012d20:	d119      	bne.n	8012d56 <USB_HostInit+0x7e>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8012d22:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012d26:	2b01      	cmp	r3, #1
 8012d28:	d10a      	bne.n	8012d40 <USB_HostInit+0x68>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8012d2a:	68fb      	ldr	r3, [r7, #12]
 8012d2c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012d30:	681b      	ldr	r3, [r3, #0]
 8012d32:	68fa      	ldr	r2, [r7, #12]
 8012d34:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8012d38:	f043 0304 	orr.w	r3, r3, #4
 8012d3c:	6013      	str	r3, [r2, #0]
 8012d3e:	e014      	b.n	8012d6a <USB_HostInit+0x92>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8012d40:	68fb      	ldr	r3, [r7, #12]
 8012d42:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012d46:	681b      	ldr	r3, [r3, #0]
 8012d48:	68fa      	ldr	r2, [r7, #12]
 8012d4a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8012d4e:	f023 0304 	bic.w	r3, r3, #4
 8012d52:	6013      	str	r3, [r2, #0]
 8012d54:	e009      	b.n	8012d6a <USB_HostInit+0x92>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8012d56:	68fb      	ldr	r3, [r7, #12]
 8012d58:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012d5c:	681b      	ldr	r3, [r3, #0]
 8012d5e:	68fa      	ldr	r2, [r7, #12]
 8012d60:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8012d64:	f023 0304 	bic.w	r3, r3, #4
 8012d68:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8012d6a:	2110      	movs	r1, #16
 8012d6c:	6878      	ldr	r0, [r7, #4]
 8012d6e:	f7fe ff1b 	bl	8011ba8 <USB_FlushTxFifo>
 8012d72:	4603      	mov	r3, r0
 8012d74:	2b00      	cmp	r3, #0
 8012d76:	d001      	beq.n	8012d7c <USB_HostInit+0xa4>
  {
    ret = HAL_ERROR;
 8012d78:	2301      	movs	r3, #1
 8012d7a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8012d7c:	6878      	ldr	r0, [r7, #4]
 8012d7e:	f7fe ff45 	bl	8011c0c <USB_FlushRxFifo>
 8012d82:	4603      	mov	r3, r0
 8012d84:	2b00      	cmp	r3, #0
 8012d86:	d001      	beq.n	8012d8c <USB_HostInit+0xb4>
  {
    ret = HAL_ERROR;
 8012d88:	2301      	movs	r3, #1
 8012d8a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8012d8c:	2300      	movs	r3, #0
 8012d8e:	613b      	str	r3, [r7, #16]
 8012d90:	e015      	b.n	8012dbe <USB_HostInit+0xe6>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8012d92:	693b      	ldr	r3, [r7, #16]
 8012d94:	015a      	lsls	r2, r3, #5
 8012d96:	68fb      	ldr	r3, [r7, #12]
 8012d98:	4413      	add	r3, r2
 8012d9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012d9e:	461a      	mov	r2, r3
 8012da0:	f04f 33ff 	mov.w	r3, #4294967295
 8012da4:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8012da6:	693b      	ldr	r3, [r7, #16]
 8012da8:	015a      	lsls	r2, r3, #5
 8012daa:	68fb      	ldr	r3, [r7, #12]
 8012dac:	4413      	add	r3, r2
 8012dae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012db2:	461a      	mov	r2, r3
 8012db4:	2300      	movs	r3, #0
 8012db6:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8012db8:	693b      	ldr	r3, [r7, #16]
 8012dba:	3301      	adds	r3, #1
 8012dbc:	613b      	str	r3, [r7, #16]
 8012dbe:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8012dc2:	461a      	mov	r2, r3
 8012dc4:	693b      	ldr	r3, [r7, #16]
 8012dc6:	4293      	cmp	r3, r2
 8012dc8:	d3e3      	bcc.n	8012d92 <USB_HostInit+0xba>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8012dca:	687b      	ldr	r3, [r7, #4]
 8012dcc:	2200      	movs	r2, #0
 8012dce:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8012dd0:	687b      	ldr	r3, [r7, #4]
 8012dd2:	f04f 32ff 	mov.w	r2, #4294967295
 8012dd6:	615a      	str	r2, [r3, #20]
  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x200U;
 8012dd8:	687b      	ldr	r3, [r7, #4]
 8012dda:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012dde:	625a      	str	r2, [r3, #36]	@ 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8012de0:	687b      	ldr	r3, [r7, #4]
 8012de2:	4a0f      	ldr	r2, [pc, #60]	@ (8012e20 <USB_HostInit+0x148>)
 8012de4:	629a      	str	r2, [r3, #40]	@ 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8012de6:	687b      	ldr	r3, [r7, #4]
 8012de8:	4a0e      	ldr	r2, [pc, #56]	@ (8012e24 <USB_HostInit+0x14c>)
 8012dea:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8012dee:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8012df2:	2b00      	cmp	r3, #0
 8012df4:	d105      	bne.n	8012e02 <USB_HostInit+0x12a>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8012df6:	687b      	ldr	r3, [r7, #4]
 8012df8:	699b      	ldr	r3, [r3, #24]
 8012dfa:	f043 0210 	orr.w	r2, r3, #16
 8012dfe:	687b      	ldr	r3, [r7, #4]
 8012e00:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8012e02:	687b      	ldr	r3, [r7, #4]
 8012e04:	699a      	ldr	r2, [r3, #24]
 8012e06:	4b08      	ldr	r3, [pc, #32]	@ (8012e28 <USB_HostInit+0x150>)
 8012e08:	4313      	orrs	r3, r2
 8012e0a:	687a      	ldr	r2, [r7, #4]
 8012e0c:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8012e0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8012e10:	4618      	mov	r0, r3
 8012e12:	3718      	adds	r7, #24
 8012e14:	46bd      	mov	sp, r7
 8012e16:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8012e1a:	b004      	add	sp, #16
 8012e1c:	4770      	bx	lr
 8012e1e:	bf00      	nop
 8012e20:	01000200 	.word	0x01000200
 8012e24:	00e00300 	.word	0x00e00300
 8012e28:	a3200008 	.word	0xa3200008

08012e2c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8012e2c:	b480      	push	{r7}
 8012e2e:	b085      	sub	sp, #20
 8012e30:	af00      	add	r7, sp, #0
 8012e32:	6078      	str	r0, [r7, #4]
 8012e34:	460b      	mov	r3, r1
 8012e36:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012e38:	687b      	ldr	r3, [r7, #4]
 8012e3a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8012e3c:	68fb      	ldr	r3, [r7, #12]
 8012e3e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012e42:	681b      	ldr	r3, [r3, #0]
 8012e44:	68fa      	ldr	r2, [r7, #12]
 8012e46:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8012e4a:	f023 0303 	bic.w	r3, r3, #3
 8012e4e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8012e50:	68fb      	ldr	r3, [r7, #12]
 8012e52:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012e56:	681a      	ldr	r2, [r3, #0]
 8012e58:	78fb      	ldrb	r3, [r7, #3]
 8012e5a:	f003 0303 	and.w	r3, r3, #3
 8012e5e:	68f9      	ldr	r1, [r7, #12]
 8012e60:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8012e64:	4313      	orrs	r3, r2
 8012e66:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8012e68:	78fb      	ldrb	r3, [r7, #3]
 8012e6a:	2b01      	cmp	r3, #1
 8012e6c:	d107      	bne.n	8012e7e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8012e6e:	68fb      	ldr	r3, [r7, #12]
 8012e70:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012e74:	461a      	mov	r2, r3
 8012e76:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8012e7a:	6053      	str	r3, [r2, #4]
 8012e7c:	e00c      	b.n	8012e98 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8012e7e:	78fb      	ldrb	r3, [r7, #3]
 8012e80:	2b02      	cmp	r3, #2
 8012e82:	d107      	bne.n	8012e94 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8012e84:	68fb      	ldr	r3, [r7, #12]
 8012e86:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012e8a:	461a      	mov	r2, r3
 8012e8c:	f241 7370 	movw	r3, #6000	@ 0x1770
 8012e90:	6053      	str	r3, [r2, #4]
 8012e92:	e001      	b.n	8012e98 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8012e94:	2301      	movs	r3, #1
 8012e96:	e000      	b.n	8012e9a <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8012e98:	2300      	movs	r3, #0
}
 8012e9a:	4618      	mov	r0, r3
 8012e9c:	3714      	adds	r7, #20
 8012e9e:	46bd      	mov	sp, r7
 8012ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ea4:	4770      	bx	lr

08012ea6 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8012ea6:	b580      	push	{r7, lr}
 8012ea8:	b084      	sub	sp, #16
 8012eaa:	af00      	add	r7, sp, #0
 8012eac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012eae:	687b      	ldr	r3, [r7, #4]
 8012eb0:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8012eb2:	2300      	movs	r3, #0
 8012eb4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8012eb6:	68fb      	ldr	r3, [r7, #12]
 8012eb8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8012ebc:	681b      	ldr	r3, [r3, #0]
 8012ebe:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8012ec0:	68bb      	ldr	r3, [r7, #8]
 8012ec2:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8012ec6:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8012ec8:	68bb      	ldr	r3, [r7, #8]
 8012eca:	68fa      	ldr	r2, [r7, #12]
 8012ecc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8012ed0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8012ed4:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8012ed6:	2064      	movs	r0, #100	@ 0x64
 8012ed8:	f7f1 fd42 	bl	8004960 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8012edc:	68bb      	ldr	r3, [r7, #8]
 8012ede:	68fa      	ldr	r2, [r7, #12]
 8012ee0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8012ee4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8012ee8:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8012eea:	200a      	movs	r0, #10
 8012eec:	f7f1 fd38 	bl	8004960 <HAL_Delay>

  return HAL_OK;
 8012ef0:	2300      	movs	r3, #0
}
 8012ef2:	4618      	mov	r0, r3
 8012ef4:	3710      	adds	r7, #16
 8012ef6:	46bd      	mov	sp, r7
 8012ef8:	bd80      	pop	{r7, pc}

08012efa <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8012efa:	b480      	push	{r7}
 8012efc:	b085      	sub	sp, #20
 8012efe:	af00      	add	r7, sp, #0
 8012f00:	6078      	str	r0, [r7, #4]
 8012f02:	460b      	mov	r3, r1
 8012f04:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012f06:	687b      	ldr	r3, [r7, #4]
 8012f08:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8012f0a:	2300      	movs	r3, #0
 8012f0c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8012f0e:	68fb      	ldr	r3, [r7, #12]
 8012f10:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8012f14:	681b      	ldr	r3, [r3, #0]
 8012f16:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8012f18:	68bb      	ldr	r3, [r7, #8]
 8012f1a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8012f1e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8012f20:	68bb      	ldr	r3, [r7, #8]
 8012f22:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8012f26:	2b00      	cmp	r3, #0
 8012f28:	d109      	bne.n	8012f3e <USB_DriveVbus+0x44>
 8012f2a:	78fb      	ldrb	r3, [r7, #3]
 8012f2c:	2b01      	cmp	r3, #1
 8012f2e:	d106      	bne.n	8012f3e <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8012f30:	68bb      	ldr	r3, [r7, #8]
 8012f32:	68fa      	ldr	r2, [r7, #12]
 8012f34:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8012f38:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8012f3c:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8012f3e:	68bb      	ldr	r3, [r7, #8]
 8012f40:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8012f44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012f48:	d109      	bne.n	8012f5e <USB_DriveVbus+0x64>
 8012f4a:	78fb      	ldrb	r3, [r7, #3]
 8012f4c:	2b00      	cmp	r3, #0
 8012f4e:	d106      	bne.n	8012f5e <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8012f50:	68bb      	ldr	r3, [r7, #8]
 8012f52:	68fa      	ldr	r2, [r7, #12]
 8012f54:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8012f58:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012f5c:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8012f5e:	2300      	movs	r3, #0
}
 8012f60:	4618      	mov	r0, r3
 8012f62:	3714      	adds	r7, #20
 8012f64:	46bd      	mov	sp, r7
 8012f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f6a:	4770      	bx	lr

08012f6c <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8012f6c:	b480      	push	{r7}
 8012f6e:	b085      	sub	sp, #20
 8012f70:	af00      	add	r7, sp, #0
 8012f72:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012f74:	687b      	ldr	r3, [r7, #4]
 8012f76:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8012f78:	2300      	movs	r3, #0
 8012f7a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8012f7c:	68fb      	ldr	r3, [r7, #12]
 8012f7e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8012f82:	681b      	ldr	r3, [r3, #0]
 8012f84:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8012f86:	68bb      	ldr	r3, [r7, #8]
 8012f88:	0c5b      	lsrs	r3, r3, #17
 8012f8a:	f003 0303 	and.w	r3, r3, #3
}
 8012f8e:	4618      	mov	r0, r3
 8012f90:	3714      	adds	r7, #20
 8012f92:	46bd      	mov	sp, r7
 8012f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f98:	4770      	bx	lr

08012f9a <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8012f9a:	b480      	push	{r7}
 8012f9c:	b085      	sub	sp, #20
 8012f9e:	af00      	add	r7, sp, #0
 8012fa0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012fa2:	687b      	ldr	r3, [r7, #4]
 8012fa4:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8012fa6:	68fb      	ldr	r3, [r7, #12]
 8012fa8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012fac:	689b      	ldr	r3, [r3, #8]
 8012fae:	b29b      	uxth	r3, r3
}
 8012fb0:	4618      	mov	r0, r3
 8012fb2:	3714      	adds	r7, #20
 8012fb4:	46bd      	mov	sp, r7
 8012fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fba:	4770      	bx	lr

08012fbc <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8012fbc:	b580      	push	{r7, lr}
 8012fbe:	b088      	sub	sp, #32
 8012fc0:	af00      	add	r7, sp, #0
 8012fc2:	6078      	str	r0, [r7, #4]
 8012fc4:	4608      	mov	r0, r1
 8012fc6:	4611      	mov	r1, r2
 8012fc8:	461a      	mov	r2, r3
 8012fca:	4603      	mov	r3, r0
 8012fcc:	70fb      	strb	r3, [r7, #3]
 8012fce:	460b      	mov	r3, r1
 8012fd0:	70bb      	strb	r3, [r7, #2]
 8012fd2:	4613      	mov	r3, r2
 8012fd4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8012fd6:	2300      	movs	r3, #0
 8012fd8:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012fda:	687b      	ldr	r3, [r7, #4]
 8012fdc:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8012fde:	78fb      	ldrb	r3, [r7, #3]
 8012fe0:	015a      	lsls	r2, r3, #5
 8012fe2:	693b      	ldr	r3, [r7, #16]
 8012fe4:	4413      	add	r3, r2
 8012fe6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012fea:	461a      	mov	r2, r3
 8012fec:	f04f 33ff 	mov.w	r3, #4294967295
 8012ff0:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8012ff2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8012ff6:	2b03      	cmp	r3, #3
 8012ff8:	d878      	bhi.n	80130ec <USB_HC_Init+0x130>
 8012ffa:	a201      	add	r2, pc, #4	@ (adr r2, 8013000 <USB_HC_Init+0x44>)
 8012ffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013000:	08013011 	.word	0x08013011
 8013004:	080130af 	.word	0x080130af
 8013008:	08013011 	.word	0x08013011
 801300c:	08013071 	.word	0x08013071
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8013010:	78fb      	ldrb	r3, [r7, #3]
 8013012:	015a      	lsls	r2, r3, #5
 8013014:	693b      	ldr	r3, [r7, #16]
 8013016:	4413      	add	r3, r2
 8013018:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801301c:	461a      	mov	r2, r3
 801301e:	f240 439d 	movw	r3, #1181	@ 0x49d
 8013022:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8013024:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8013028:	2b00      	cmp	r3, #0
 801302a:	da10      	bge.n	801304e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 801302c:	78fb      	ldrb	r3, [r7, #3]
 801302e:	015a      	lsls	r2, r3, #5
 8013030:	693b      	ldr	r3, [r7, #16]
 8013032:	4413      	add	r3, r2
 8013034:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013038:	68db      	ldr	r3, [r3, #12]
 801303a:	78fa      	ldrb	r2, [r7, #3]
 801303c:	0151      	lsls	r1, r2, #5
 801303e:	693a      	ldr	r2, [r7, #16]
 8013040:	440a      	add	r2, r1
 8013042:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8013046:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801304a:	60d3      	str	r3, [r2, #12]
      else
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                               USB_OTG_HCINTMSK_ACKM;
      }
      break;
 801304c:	e054      	b.n	80130f8 <USB_HC_Init+0x13c>
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 801304e:	78fb      	ldrb	r3, [r7, #3]
 8013050:	015a      	lsls	r2, r3, #5
 8013052:	693b      	ldr	r3, [r7, #16]
 8013054:	4413      	add	r3, r2
 8013056:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801305a:	68db      	ldr	r3, [r3, #12]
 801305c:	78fa      	ldrb	r2, [r7, #3]
 801305e:	0151      	lsls	r1, r2, #5
 8013060:	693a      	ldr	r2, [r7, #16]
 8013062:	440a      	add	r2, r1
 8013064:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8013068:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 801306c:	60d3      	str	r3, [r2, #12]
      break;
 801306e:	e043      	b.n	80130f8 <USB_HC_Init+0x13c>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8013070:	78fb      	ldrb	r3, [r7, #3]
 8013072:	015a      	lsls	r2, r3, #5
 8013074:	693b      	ldr	r3, [r7, #16]
 8013076:	4413      	add	r3, r2
 8013078:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801307c:	461a      	mov	r2, r3
 801307e:	f240 639d 	movw	r3, #1693	@ 0x69d
 8013082:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8013084:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8013088:	2b00      	cmp	r3, #0
 801308a:	da32      	bge.n	80130f2 <USB_HC_Init+0x136>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 801308c:	78fb      	ldrb	r3, [r7, #3]
 801308e:	015a      	lsls	r2, r3, #5
 8013090:	693b      	ldr	r3, [r7, #16]
 8013092:	4413      	add	r3, r2
 8013094:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013098:	68db      	ldr	r3, [r3, #12]
 801309a:	78fa      	ldrb	r2, [r7, #3]
 801309c:	0151      	lsls	r1, r2, #5
 801309e:	693a      	ldr	r2, [r7, #16]
 80130a0:	440a      	add	r2, r1
 80130a2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80130a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80130aa:	60d3      	str	r3, [r2, #12]
      }

      break;
 80130ac:	e021      	b.n	80130f2 <USB_HC_Init+0x136>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80130ae:	78fb      	ldrb	r3, [r7, #3]
 80130b0:	015a      	lsls	r2, r3, #5
 80130b2:	693b      	ldr	r3, [r7, #16]
 80130b4:	4413      	add	r3, r2
 80130b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80130ba:	461a      	mov	r2, r3
 80130bc:	f240 2325 	movw	r3, #549	@ 0x225
 80130c0:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80130c2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80130c6:	2b00      	cmp	r3, #0
 80130c8:	da15      	bge.n	80130f6 <USB_HC_Init+0x13a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80130ca:	78fb      	ldrb	r3, [r7, #3]
 80130cc:	015a      	lsls	r2, r3, #5
 80130ce:	693b      	ldr	r3, [r7, #16]
 80130d0:	4413      	add	r3, r2
 80130d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80130d6:	68db      	ldr	r3, [r3, #12]
 80130d8:	78fa      	ldrb	r2, [r7, #3]
 80130da:	0151      	lsls	r1, r2, #5
 80130dc:	693a      	ldr	r2, [r7, #16]
 80130de:	440a      	add	r2, r1
 80130e0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80130e4:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 80130e8:	60d3      	str	r3, [r2, #12]
      }
      break;
 80130ea:	e004      	b.n	80130f6 <USB_HC_Init+0x13a>

    default:
      ret = HAL_ERROR;
 80130ec:	2301      	movs	r3, #1
 80130ee:	77fb      	strb	r3, [r7, #31]
      break;
 80130f0:	e002      	b.n	80130f8 <USB_HC_Init+0x13c>
      break;
 80130f2:	bf00      	nop
 80130f4:	e000      	b.n	80130f8 <USB_HC_Init+0x13c>
      break;
 80130f6:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80130f8:	78fb      	ldrb	r3, [r7, #3]
 80130fa:	015a      	lsls	r2, r3, #5
 80130fc:	693b      	ldr	r3, [r7, #16]
 80130fe:	4413      	add	r3, r2
 8013100:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013104:	461a      	mov	r2, r3
 8013106:	2300      	movs	r3, #0
 8013108:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 801310a:	78fb      	ldrb	r3, [r7, #3]
 801310c:	015a      	lsls	r2, r3, #5
 801310e:	693b      	ldr	r3, [r7, #16]
 8013110:	4413      	add	r3, r2
 8013112:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013116:	68db      	ldr	r3, [r3, #12]
 8013118:	78fa      	ldrb	r2, [r7, #3]
 801311a:	0151      	lsls	r1, r2, #5
 801311c:	693a      	ldr	r2, [r7, #16]
 801311e:	440a      	add	r2, r1
 8013120:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8013124:	f043 0302 	orr.w	r3, r3, #2
 8013128:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 801312a:	693b      	ldr	r3, [r7, #16]
 801312c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8013130:	699a      	ldr	r2, [r3, #24]
 8013132:	78fb      	ldrb	r3, [r7, #3]
 8013134:	f003 030f 	and.w	r3, r3, #15
 8013138:	2101      	movs	r1, #1
 801313a:	fa01 f303 	lsl.w	r3, r1, r3
 801313e:	6939      	ldr	r1, [r7, #16]
 8013140:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8013144:	4313      	orrs	r3, r2
 8013146:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8013148:	687b      	ldr	r3, [r7, #4]
 801314a:	699b      	ldr	r3, [r3, #24]
 801314c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8013150:	687b      	ldr	r3, [r7, #4]
 8013152:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8013154:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8013158:	2b00      	cmp	r3, #0
 801315a:	da03      	bge.n	8013164 <USB_HC_Init+0x1a8>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 801315c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8013160:	61bb      	str	r3, [r7, #24]
 8013162:	e001      	b.n	8013168 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharEpDir = 0U;
 8013164:	2300      	movs	r3, #0
 8013166:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8013168:	6878      	ldr	r0, [r7, #4]
 801316a:	f7ff feff 	bl	8012f6c <USB_GetHostSpeed>
 801316e:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8013170:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8013174:	2b02      	cmp	r3, #2
 8013176:	d106      	bne.n	8013186 <USB_HC_Init+0x1ca>
 8013178:	68fb      	ldr	r3, [r7, #12]
 801317a:	2b02      	cmp	r3, #2
 801317c:	d003      	beq.n	8013186 <USB_HC_Init+0x1ca>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 801317e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8013182:	617b      	str	r3, [r7, #20]
 8013184:	e001      	b.n	801318a <USB_HC_Init+0x1ce>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8013186:	2300      	movs	r3, #0
 8013188:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 801318a:	787b      	ldrb	r3, [r7, #1]
 801318c:	059b      	lsls	r3, r3, #22
 801318e:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8013192:	78bb      	ldrb	r3, [r7, #2]
 8013194:	02db      	lsls	r3, r3, #11
 8013196:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 801319a:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 801319c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80131a0:	049b      	lsls	r3, r3, #18
 80131a2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80131a6:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80131a8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80131aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80131ae:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80131b0:	69bb      	ldr	r3, [r7, #24]
 80131b2:	431a      	orrs	r2, r3
 80131b4:	697b      	ldr	r3, [r7, #20]
 80131b6:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80131b8:	78fa      	ldrb	r2, [r7, #3]
 80131ba:	0151      	lsls	r1, r2, #5
 80131bc:	693a      	ldr	r2, [r7, #16]
 80131be:	440a      	add	r2, r1
 80131c0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80131c4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80131c8:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80131ca:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80131ce:	2b03      	cmp	r3, #3
 80131d0:	d003      	beq.n	80131da <USB_HC_Init+0x21e>
 80131d2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80131d6:	2b01      	cmp	r3, #1
 80131d8:	d10f      	bne.n	80131fa <USB_HC_Init+0x23e>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80131da:	78fb      	ldrb	r3, [r7, #3]
 80131dc:	015a      	lsls	r2, r3, #5
 80131de:	693b      	ldr	r3, [r7, #16]
 80131e0:	4413      	add	r3, r2
 80131e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80131e6:	681b      	ldr	r3, [r3, #0]
 80131e8:	78fa      	ldrb	r2, [r7, #3]
 80131ea:	0151      	lsls	r1, r2, #5
 80131ec:	693a      	ldr	r2, [r7, #16]
 80131ee:	440a      	add	r2, r1
 80131f0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80131f4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80131f8:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80131fa:	7ffb      	ldrb	r3, [r7, #31]
}
 80131fc:	4618      	mov	r0, r3
 80131fe:	3720      	adds	r7, #32
 8013200:	46bd      	mov	sp, r7
 8013202:	bd80      	pop	{r7, pc}

08013204 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8013204:	b580      	push	{r7, lr}
 8013206:	b08c      	sub	sp, #48	@ 0x30
 8013208:	af02      	add	r7, sp, #8
 801320a:	60f8      	str	r0, [r7, #12]
 801320c:	60b9      	str	r1, [r7, #8]
 801320e:	4613      	mov	r3, r2
 8013210:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013212:	68fb      	ldr	r3, [r7, #12]
 8013214:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8013216:	68bb      	ldr	r3, [r7, #8]
 8013218:	785b      	ldrb	r3, [r3, #1]
 801321a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 801321c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013220:	837b      	strh	r3, [r7, #26]

  /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
  if (dma == 1U)
 8013222:	79fb      	ldrb	r3, [r7, #7]
 8013224:	2b01      	cmp	r3, #1
 8013226:	d118      	bne.n	801325a <USB_HC_StartXfer+0x56>
  {
    if ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK))
 8013228:	68bb      	ldr	r3, [r7, #8]
 801322a:	7c9b      	ldrb	r3, [r3, #18]
 801322c:	2b00      	cmp	r3, #0
 801322e:	d003      	beq.n	8013238 <USB_HC_StartXfer+0x34>
 8013230:	68bb      	ldr	r3, [r7, #8]
 8013232:	7c9b      	ldrb	r3, [r3, #18]
 8013234:	2b02      	cmp	r3, #2
 8013236:	d120      	bne.n	801327a <USB_HC_StartXfer+0x76>
    {

      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8013238:	69fb      	ldr	r3, [r7, #28]
 801323a:	015a      	lsls	r2, r3, #5
 801323c:	6a3b      	ldr	r3, [r7, #32]
 801323e:	4413      	add	r3, r2
 8013240:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013244:	68db      	ldr	r3, [r3, #12]
 8013246:	69fa      	ldr	r2, [r7, #28]
 8013248:	0151      	lsls	r1, r2, #5
 801324a:	6a3a      	ldr	r2, [r7, #32]
 801324c:	440a      	add	r2, r1
 801324e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8013252:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8013256:	60d3      	str	r3, [r2, #12]
 8013258:	e00f      	b.n	801327a <USB_HC_StartXfer+0x76>
                                               USB_OTG_HCINTMSK_NAKM);
    }
  }
  else
  {
    if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 801325a:	68bb      	ldr	r3, [r7, #8]
 801325c:	791b      	ldrb	r3, [r3, #4]
 801325e:	2b00      	cmp	r3, #0
 8013260:	d10b      	bne.n	801327a <USB_HC_StartXfer+0x76>
 8013262:	68bb      	ldr	r3, [r7, #8]
 8013264:	795b      	ldrb	r3, [r3, #5]
 8013266:	2b01      	cmp	r3, #1
 8013268:	d107      	bne.n	801327a <USB_HC_StartXfer+0x76>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 801326a:	68bb      	ldr	r3, [r7, #8]
 801326c:	785b      	ldrb	r3, [r3, #1]
 801326e:	4619      	mov	r1, r3
 8013270:	68f8      	ldr	r0, [r7, #12]
 8013272:	f000 fb69 	bl	8013948 <USB_DoPing>
      return HAL_OK;
 8013276:	2300      	movs	r3, #0
 8013278:	e230      	b.n	80136dc <USB_HC_StartXfer+0x4d8>
    }
  }

  if (hc->do_ssplit == 1U)
 801327a:	68bb      	ldr	r3, [r7, #8]
 801327c:	799b      	ldrb	r3, [r3, #6]
 801327e:	2b01      	cmp	r3, #1
 8013280:	d158      	bne.n	8013334 <USB_HC_StartXfer+0x130>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8013282:	2301      	movs	r3, #1
 8013284:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8013286:	68bb      	ldr	r3, [r7, #8]
 8013288:	78db      	ldrb	r3, [r3, #3]
 801328a:	2b00      	cmp	r3, #0
 801328c:	d007      	beq.n	801329e <USB_HC_StartXfer+0x9a>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 801328e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8013290:	68ba      	ldr	r2, [r7, #8]
 8013292:	8a92      	ldrh	r2, [r2, #20]
 8013294:	fb03 f202 	mul.w	r2, r3, r2
 8013298:	68bb      	ldr	r3, [r7, #8]
 801329a:	61da      	str	r2, [r3, #28]
 801329c:	e079      	b.n	8013392 <USB_HC_StartXfer+0x18e>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 801329e:	68bb      	ldr	r3, [r7, #8]
 80132a0:	7c9b      	ldrb	r3, [r3, #18]
 80132a2:	2b01      	cmp	r3, #1
 80132a4:	d130      	bne.n	8013308 <USB_HC_StartXfer+0x104>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 80132a6:	68bb      	ldr	r3, [r7, #8]
 80132a8:	6a1b      	ldr	r3, [r3, #32]
 80132aa:	2bbc      	cmp	r3, #188	@ 0xbc
 80132ac:	d918      	bls.n	80132e0 <USB_HC_StartXfer+0xdc>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 80132ae:	68bb      	ldr	r3, [r7, #8]
 80132b0:	8a9b      	ldrh	r3, [r3, #20]
 80132b2:	461a      	mov	r2, r3
 80132b4:	68bb      	ldr	r3, [r7, #8]
 80132b6:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 80132b8:	68bb      	ldr	r3, [r7, #8]
 80132ba:	69da      	ldr	r2, [r3, #28]
 80132bc:	68bb      	ldr	r3, [r7, #8]
 80132be:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 80132c0:	68bb      	ldr	r3, [r7, #8]
 80132c2:	68db      	ldr	r3, [r3, #12]
 80132c4:	2b01      	cmp	r3, #1
 80132c6:	d003      	beq.n	80132d0 <USB_HC_StartXfer+0xcc>
 80132c8:	68bb      	ldr	r3, [r7, #8]
 80132ca:	68db      	ldr	r3, [r3, #12]
 80132cc:	2b02      	cmp	r3, #2
 80132ce:	d103      	bne.n	80132d8 <USB_HC_StartXfer+0xd4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 80132d0:	68bb      	ldr	r3, [r7, #8]
 80132d2:	2202      	movs	r2, #2
 80132d4:	60da      	str	r2, [r3, #12]
 80132d6:	e05c      	b.n	8013392 <USB_HC_StartXfer+0x18e>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 80132d8:	68bb      	ldr	r3, [r7, #8]
 80132da:	2201      	movs	r2, #1
 80132dc:	60da      	str	r2, [r3, #12]
 80132de:	e058      	b.n	8013392 <USB_HC_StartXfer+0x18e>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80132e0:	68bb      	ldr	r3, [r7, #8]
 80132e2:	6a1a      	ldr	r2, [r3, #32]
 80132e4:	68bb      	ldr	r3, [r7, #8]
 80132e6:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 80132e8:	68bb      	ldr	r3, [r7, #8]
 80132ea:	68db      	ldr	r3, [r3, #12]
 80132ec:	2b01      	cmp	r3, #1
 80132ee:	d007      	beq.n	8013300 <USB_HC_StartXfer+0xfc>
 80132f0:	68bb      	ldr	r3, [r7, #8]
 80132f2:	68db      	ldr	r3, [r3, #12]
 80132f4:	2b02      	cmp	r3, #2
 80132f6:	d003      	beq.n	8013300 <USB_HC_StartXfer+0xfc>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 80132f8:	68bb      	ldr	r3, [r7, #8]
 80132fa:	2204      	movs	r2, #4
 80132fc:	60da      	str	r2, [r3, #12]
 80132fe:	e048      	b.n	8013392 <USB_HC_StartXfer+0x18e>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8013300:	68bb      	ldr	r3, [r7, #8]
 8013302:	2203      	movs	r2, #3
 8013304:	60da      	str	r2, [r3, #12]
 8013306:	e044      	b.n	8013392 <USB_HC_StartXfer+0x18e>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8013308:	79fb      	ldrb	r3, [r7, #7]
 801330a:	2b01      	cmp	r3, #1
 801330c:	d10d      	bne.n	801332a <USB_HC_StartXfer+0x126>
 801330e:	68bb      	ldr	r3, [r7, #8]
 8013310:	6a1b      	ldr	r3, [r3, #32]
 8013312:	68ba      	ldr	r2, [r7, #8]
 8013314:	8a92      	ldrh	r2, [r2, #20]
 8013316:	4293      	cmp	r3, r2
 8013318:	d907      	bls.n	801332a <USB_HC_StartXfer+0x126>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 801331a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801331c:	68ba      	ldr	r2, [r7, #8]
 801331e:	8a92      	ldrh	r2, [r2, #20]
 8013320:	fb03 f202 	mul.w	r2, r3, r2
 8013324:	68bb      	ldr	r3, [r7, #8]
 8013326:	61da      	str	r2, [r3, #28]
 8013328:	e033      	b.n	8013392 <USB_HC_StartXfer+0x18e>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 801332a:	68bb      	ldr	r3, [r7, #8]
 801332c:	6a1a      	ldr	r2, [r3, #32]
 801332e:	68bb      	ldr	r3, [r7, #8]
 8013330:	61da      	str	r2, [r3, #28]
 8013332:	e02e      	b.n	8013392 <USB_HC_StartXfer+0x18e>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8013334:	68bb      	ldr	r3, [r7, #8]
 8013336:	6a1b      	ldr	r3, [r3, #32]
 8013338:	2b00      	cmp	r3, #0
 801333a:	d018      	beq.n	801336e <USB_HC_StartXfer+0x16a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 801333c:	68bb      	ldr	r3, [r7, #8]
 801333e:	6a1b      	ldr	r3, [r3, #32]
 8013340:	68ba      	ldr	r2, [r7, #8]
 8013342:	8a92      	ldrh	r2, [r2, #20]
 8013344:	4413      	add	r3, r2
 8013346:	3b01      	subs	r3, #1
 8013348:	68ba      	ldr	r2, [r7, #8]
 801334a:	8a92      	ldrh	r2, [r2, #20]
 801334c:	fbb3 f3f2 	udiv	r3, r3, r2
 8013350:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8013352:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8013354:	8b7b      	ldrh	r3, [r7, #26]
 8013356:	429a      	cmp	r2, r3
 8013358:	d90b      	bls.n	8013372 <USB_HC_StartXfer+0x16e>
      {
        num_packets = max_hc_pkt_count;
 801335a:	8b7b      	ldrh	r3, [r7, #26]
 801335c:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 801335e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8013360:	68ba      	ldr	r2, [r7, #8]
 8013362:	8a92      	ldrh	r2, [r2, #20]
 8013364:	fb03 f202 	mul.w	r2, r3, r2
 8013368:	68bb      	ldr	r3, [r7, #8]
 801336a:	61da      	str	r2, [r3, #28]
 801336c:	e001      	b.n	8013372 <USB_HC_StartXfer+0x16e>
      }
    }
    else
    {
      num_packets = 1U;
 801336e:	2301      	movs	r3, #1
 8013370:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8013372:	68bb      	ldr	r3, [r7, #8]
 8013374:	78db      	ldrb	r3, [r3, #3]
 8013376:	2b00      	cmp	r3, #0
 8013378:	d007      	beq.n	801338a <USB_HC_StartXfer+0x186>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 801337a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801337c:	68ba      	ldr	r2, [r7, #8]
 801337e:	8a92      	ldrh	r2, [r2, #20]
 8013380:	fb03 f202 	mul.w	r2, r3, r2
 8013384:	68bb      	ldr	r3, [r7, #8]
 8013386:	61da      	str	r2, [r3, #28]
 8013388:	e003      	b.n	8013392 <USB_HC_StartXfer+0x18e>
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 801338a:	68bb      	ldr	r3, [r7, #8]
 801338c:	6a1a      	ldr	r2, [r3, #32]
 801338e:	68bb      	ldr	r3, [r7, #8]
 8013390:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8013392:	68bb      	ldr	r3, [r7, #8]
 8013394:	69db      	ldr	r3, [r3, #28]
 8013396:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 801339a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801339c:	04d9      	lsls	r1, r3, #19
 801339e:	4ba4      	ldr	r3, [pc, #656]	@ (8013630 <USB_HC_StartXfer+0x42c>)
 80133a0:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80133a2:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80133a4:	68bb      	ldr	r3, [r7, #8]
 80133a6:	7d9b      	ldrb	r3, [r3, #22]
 80133a8:	075b      	lsls	r3, r3, #29
 80133aa:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80133ae:	69f9      	ldr	r1, [r7, #28]
 80133b0:	0148      	lsls	r0, r1, #5
 80133b2:	6a39      	ldr	r1, [r7, #32]
 80133b4:	4401      	add	r1, r0
 80133b6:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80133ba:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80133bc:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80133be:	79fb      	ldrb	r3, [r7, #7]
 80133c0:	2b00      	cmp	r3, #0
 80133c2:	d009      	beq.n	80133d8 <USB_HC_StartXfer+0x1d4>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80133c4:	68bb      	ldr	r3, [r7, #8]
 80133c6:	6999      	ldr	r1, [r3, #24]
 80133c8:	69fb      	ldr	r3, [r7, #28]
 80133ca:	015a      	lsls	r2, r3, #5
 80133cc:	6a3b      	ldr	r3, [r7, #32]
 80133ce:	4413      	add	r3, r2
 80133d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80133d4:	460a      	mov	r2, r1
 80133d6:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80133d8:	6a3b      	ldr	r3, [r7, #32]
 80133da:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80133de:	689b      	ldr	r3, [r3, #8]
 80133e0:	f003 0301 	and.w	r3, r3, #1
 80133e4:	2b00      	cmp	r3, #0
 80133e6:	bf0c      	ite	eq
 80133e8:	2301      	moveq	r3, #1
 80133ea:	2300      	movne	r3, #0
 80133ec:	b2db      	uxtb	r3, r3
 80133ee:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80133f0:	69fb      	ldr	r3, [r7, #28]
 80133f2:	015a      	lsls	r2, r3, #5
 80133f4:	6a3b      	ldr	r3, [r7, #32]
 80133f6:	4413      	add	r3, r2
 80133f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80133fc:	681b      	ldr	r3, [r3, #0]
 80133fe:	69fa      	ldr	r2, [r7, #28]
 8013400:	0151      	lsls	r1, r2, #5
 8013402:	6a3a      	ldr	r2, [r7, #32]
 8013404:	440a      	add	r2, r1
 8013406:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801340a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 801340e:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8013410:	69fb      	ldr	r3, [r7, #28]
 8013412:	015a      	lsls	r2, r3, #5
 8013414:	6a3b      	ldr	r3, [r7, #32]
 8013416:	4413      	add	r3, r2
 8013418:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801341c:	681a      	ldr	r2, [r3, #0]
 801341e:	7e7b      	ldrb	r3, [r7, #25]
 8013420:	075b      	lsls	r3, r3, #29
 8013422:	69f9      	ldr	r1, [r7, #28]
 8013424:	0148      	lsls	r0, r1, #5
 8013426:	6a39      	ldr	r1, [r7, #32]
 8013428:	4401      	add	r1, r0
 801342a:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 801342e:	4313      	orrs	r3, r2
 8013430:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8013432:	68bb      	ldr	r3, [r7, #8]
 8013434:	799b      	ldrb	r3, [r3, #6]
 8013436:	2b01      	cmp	r3, #1
 8013438:	f040 80c4 	bne.w	80135c4 <USB_HC_StartXfer+0x3c0>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 801343c:	68bb      	ldr	r3, [r7, #8]
 801343e:	7c5b      	ldrb	r3, [r3, #17]
 8013440:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8013442:	68ba      	ldr	r2, [r7, #8]
 8013444:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8013446:	4313      	orrs	r3, r2
 8013448:	69fa      	ldr	r2, [r7, #28]
 801344a:	0151      	lsls	r1, r2, #5
 801344c:	6a3a      	ldr	r2, [r7, #32]
 801344e:	440a      	add	r2, r1
 8013450:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8013454:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8013458:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 801345a:	69fb      	ldr	r3, [r7, #28]
 801345c:	015a      	lsls	r2, r3, #5
 801345e:	6a3b      	ldr	r3, [r7, #32]
 8013460:	4413      	add	r3, r2
 8013462:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013466:	68db      	ldr	r3, [r3, #12]
 8013468:	69fa      	ldr	r2, [r7, #28]
 801346a:	0151      	lsls	r1, r2, #5
 801346c:	6a3a      	ldr	r2, [r7, #32]
 801346e:	440a      	add	r2, r1
 8013470:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8013474:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8013478:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 801347a:	68bb      	ldr	r3, [r7, #8]
 801347c:	79db      	ldrb	r3, [r3, #7]
 801347e:	2b01      	cmp	r3, #1
 8013480:	d123      	bne.n	80134ca <USB_HC_StartXfer+0x2c6>
 8013482:	68bb      	ldr	r3, [r7, #8]
 8013484:	78db      	ldrb	r3, [r3, #3]
 8013486:	2b00      	cmp	r3, #0
 8013488:	d11f      	bne.n	80134ca <USB_HC_StartXfer+0x2c6>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 801348a:	69fb      	ldr	r3, [r7, #28]
 801348c:	015a      	lsls	r2, r3, #5
 801348e:	6a3b      	ldr	r3, [r7, #32]
 8013490:	4413      	add	r3, r2
 8013492:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013496:	685b      	ldr	r3, [r3, #4]
 8013498:	69fa      	ldr	r2, [r7, #28]
 801349a:	0151      	lsls	r1, r2, #5
 801349c:	6a3a      	ldr	r2, [r7, #32]
 801349e:	440a      	add	r2, r1
 80134a0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80134a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80134a8:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80134aa:	69fb      	ldr	r3, [r7, #28]
 80134ac:	015a      	lsls	r2, r3, #5
 80134ae:	6a3b      	ldr	r3, [r7, #32]
 80134b0:	4413      	add	r3, r2
 80134b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80134b6:	68db      	ldr	r3, [r3, #12]
 80134b8:	69fa      	ldr	r2, [r7, #28]
 80134ba:	0151      	lsls	r1, r2, #5
 80134bc:	6a3a      	ldr	r2, [r7, #32]
 80134be:	440a      	add	r2, r1
 80134c0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80134c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80134c8:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80134ca:	68bb      	ldr	r3, [r7, #8]
 80134cc:	7c9b      	ldrb	r3, [r3, #18]
 80134ce:	2b01      	cmp	r3, #1
 80134d0:	d003      	beq.n	80134da <USB_HC_StartXfer+0x2d6>
 80134d2:	68bb      	ldr	r3, [r7, #8]
 80134d4:	7c9b      	ldrb	r3, [r3, #18]
 80134d6:	2b03      	cmp	r3, #3
 80134d8:	d117      	bne.n	801350a <USB_HC_StartXfer+0x306>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80134da:	68bb      	ldr	r3, [r7, #8]
 80134dc:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80134de:	2b01      	cmp	r3, #1
 80134e0:	d113      	bne.n	801350a <USB_HC_StartXfer+0x306>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80134e2:	68bb      	ldr	r3, [r7, #8]
 80134e4:	78db      	ldrb	r3, [r3, #3]
 80134e6:	2b01      	cmp	r3, #1
 80134e8:	d10f      	bne.n	801350a <USB_HC_StartXfer+0x306>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80134ea:	69fb      	ldr	r3, [r7, #28]
 80134ec:	015a      	lsls	r2, r3, #5
 80134ee:	6a3b      	ldr	r3, [r7, #32]
 80134f0:	4413      	add	r3, r2
 80134f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80134f6:	685b      	ldr	r3, [r3, #4]
 80134f8:	69fa      	ldr	r2, [r7, #28]
 80134fa:	0151      	lsls	r1, r2, #5
 80134fc:	6a3a      	ldr	r2, [r7, #32]
 80134fe:	440a      	add	r2, r1
 8013500:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8013504:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8013508:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 801350a:	68bb      	ldr	r3, [r7, #8]
 801350c:	7c9b      	ldrb	r3, [r3, #18]
 801350e:	2b01      	cmp	r3, #1
 8013510:	d163      	bne.n	80135da <USB_HC_StartXfer+0x3d6>
 8013512:	68bb      	ldr	r3, [r7, #8]
 8013514:	78db      	ldrb	r3, [r3, #3]
 8013516:	2b00      	cmp	r3, #0
 8013518:	d15f      	bne.n	80135da <USB_HC_StartXfer+0x3d6>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 801351a:	68bb      	ldr	r3, [r7, #8]
 801351c:	68db      	ldr	r3, [r3, #12]
 801351e:	3b01      	subs	r3, #1
 8013520:	2b03      	cmp	r3, #3
 8013522:	d859      	bhi.n	80135d8 <USB_HC_StartXfer+0x3d4>
 8013524:	a201      	add	r2, pc, #4	@ (adr r2, 801352c <USB_HC_StartXfer+0x328>)
 8013526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801352a:	bf00      	nop
 801352c:	0801353d 	.word	0x0801353d
 8013530:	0801355f 	.word	0x0801355f
 8013534:	08013581 	.word	0x08013581
 8013538:	080135a3 	.word	0x080135a3
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 801353c:	69fb      	ldr	r3, [r7, #28]
 801353e:	015a      	lsls	r2, r3, #5
 8013540:	6a3b      	ldr	r3, [r7, #32]
 8013542:	4413      	add	r3, r2
 8013544:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013548:	685b      	ldr	r3, [r3, #4]
 801354a:	69fa      	ldr	r2, [r7, #28]
 801354c:	0151      	lsls	r1, r2, #5
 801354e:	6a3a      	ldr	r2, [r7, #32]
 8013550:	440a      	add	r2, r1
 8013552:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8013556:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801355a:	6053      	str	r3, [r2, #4]
          break;
 801355c:	e03d      	b.n	80135da <USB_HC_StartXfer+0x3d6>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 801355e:	69fb      	ldr	r3, [r7, #28]
 8013560:	015a      	lsls	r2, r3, #5
 8013562:	6a3b      	ldr	r3, [r7, #32]
 8013564:	4413      	add	r3, r2
 8013566:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801356a:	685b      	ldr	r3, [r3, #4]
 801356c:	69fa      	ldr	r2, [r7, #28]
 801356e:	0151      	lsls	r1, r2, #5
 8013570:	6a3a      	ldr	r2, [r7, #32]
 8013572:	440a      	add	r2, r1
 8013574:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8013578:	f043 030e 	orr.w	r3, r3, #14
 801357c:	6053      	str	r3, [r2, #4]
          break;
 801357e:	e02c      	b.n	80135da <USB_HC_StartXfer+0x3d6>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8013580:	69fb      	ldr	r3, [r7, #28]
 8013582:	015a      	lsls	r2, r3, #5
 8013584:	6a3b      	ldr	r3, [r7, #32]
 8013586:	4413      	add	r3, r2
 8013588:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801358c:	685b      	ldr	r3, [r3, #4]
 801358e:	69fa      	ldr	r2, [r7, #28]
 8013590:	0151      	lsls	r1, r2, #5
 8013592:	6a3a      	ldr	r2, [r7, #32]
 8013594:	440a      	add	r2, r1
 8013596:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801359a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 801359e:	6053      	str	r3, [r2, #4]
          break;
 80135a0:	e01b      	b.n	80135da <USB_HC_StartXfer+0x3d6>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 80135a2:	69fb      	ldr	r3, [r7, #28]
 80135a4:	015a      	lsls	r2, r3, #5
 80135a6:	6a3b      	ldr	r3, [r7, #32]
 80135a8:	4413      	add	r3, r2
 80135aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80135ae:	685b      	ldr	r3, [r3, #4]
 80135b0:	69fa      	ldr	r2, [r7, #28]
 80135b2:	0151      	lsls	r1, r2, #5
 80135b4:	6a3a      	ldr	r2, [r7, #32]
 80135b6:	440a      	add	r2, r1
 80135b8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80135bc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80135c0:	6053      	str	r3, [r2, #4]
          break;
 80135c2:	e00a      	b.n	80135da <USB_HC_StartXfer+0x3d6>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80135c4:	69fb      	ldr	r3, [r7, #28]
 80135c6:	015a      	lsls	r2, r3, #5
 80135c8:	6a3b      	ldr	r3, [r7, #32]
 80135ca:	4413      	add	r3, r2
 80135cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80135d0:	461a      	mov	r2, r3
 80135d2:	2300      	movs	r3, #0
 80135d4:	6053      	str	r3, [r2, #4]
 80135d6:	e000      	b.n	80135da <USB_HC_StartXfer+0x3d6>
          break;
 80135d8:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80135da:	69fb      	ldr	r3, [r7, #28]
 80135dc:	015a      	lsls	r2, r3, #5
 80135de:	6a3b      	ldr	r3, [r7, #32]
 80135e0:	4413      	add	r3, r2
 80135e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80135e6:	681b      	ldr	r3, [r3, #0]
 80135e8:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80135ea:	693b      	ldr	r3, [r7, #16]
 80135ec:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80135f0:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80135f2:	68bb      	ldr	r3, [r7, #8]
 80135f4:	78db      	ldrb	r3, [r3, #3]
 80135f6:	2b00      	cmp	r3, #0
 80135f8:	d004      	beq.n	8013604 <USB_HC_StartXfer+0x400>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80135fa:	693b      	ldr	r3, [r7, #16]
 80135fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8013600:	613b      	str	r3, [r7, #16]
 8013602:	e003      	b.n	801360c <USB_HC_StartXfer+0x408>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8013604:	693b      	ldr	r3, [r7, #16]
 8013606:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 801360a:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 801360c:	693b      	ldr	r3, [r7, #16]
 801360e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8013612:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8013614:	69fb      	ldr	r3, [r7, #28]
 8013616:	015a      	lsls	r2, r3, #5
 8013618:	6a3b      	ldr	r3, [r7, #32]
 801361a:	4413      	add	r3, r2
 801361c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013620:	461a      	mov	r2, r3
 8013622:	693b      	ldr	r3, [r7, #16]
 8013624:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8013626:	79fb      	ldrb	r3, [r7, #7]
 8013628:	2b00      	cmp	r3, #0
 801362a:	d003      	beq.n	8013634 <USB_HC_StartXfer+0x430>
  {
    return HAL_OK;
 801362c:	2300      	movs	r3, #0
 801362e:	e055      	b.n	80136dc <USB_HC_StartXfer+0x4d8>
 8013630:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8013634:	68bb      	ldr	r3, [r7, #8]
 8013636:	78db      	ldrb	r3, [r3, #3]
 8013638:	2b00      	cmp	r3, #0
 801363a:	d14e      	bne.n	80136da <USB_HC_StartXfer+0x4d6>
 801363c:	68bb      	ldr	r3, [r7, #8]
 801363e:	6a1b      	ldr	r3, [r3, #32]
 8013640:	2b00      	cmp	r3, #0
 8013642:	d04a      	beq.n	80136da <USB_HC_StartXfer+0x4d6>
 8013644:	68bb      	ldr	r3, [r7, #8]
 8013646:	79db      	ldrb	r3, [r3, #7]
 8013648:	2b00      	cmp	r3, #0
 801364a:	d146      	bne.n	80136da <USB_HC_StartXfer+0x4d6>
  {
    switch (hc->ep_type)
 801364c:	68bb      	ldr	r3, [r7, #8]
 801364e:	7c9b      	ldrb	r3, [r3, #18]
 8013650:	2b03      	cmp	r3, #3
 8013652:	d831      	bhi.n	80136b8 <USB_HC_StartXfer+0x4b4>
 8013654:	a201      	add	r2, pc, #4	@ (adr r2, 801365c <USB_HC_StartXfer+0x458>)
 8013656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801365a:	bf00      	nop
 801365c:	0801366d 	.word	0x0801366d
 8013660:	08013691 	.word	0x08013691
 8013664:	0801366d 	.word	0x0801366d
 8013668:	08013691 	.word	0x08013691
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 801366c:	68bb      	ldr	r3, [r7, #8]
 801366e:	6a1b      	ldr	r3, [r3, #32]
 8013670:	3303      	adds	r3, #3
 8013672:	089b      	lsrs	r3, r3, #2
 8013674:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8013676:	8afa      	ldrh	r2, [r7, #22]
 8013678:	68fb      	ldr	r3, [r7, #12]
 801367a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801367c:	b29b      	uxth	r3, r3
 801367e:	429a      	cmp	r2, r3
 8013680:	d91c      	bls.n	80136bc <USB_HC_StartXfer+0x4b8>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8013682:	68fb      	ldr	r3, [r7, #12]
 8013684:	699b      	ldr	r3, [r3, #24]
 8013686:	f043 0220 	orr.w	r2, r3, #32
 801368a:	68fb      	ldr	r3, [r7, #12]
 801368c:	619a      	str	r2, [r3, #24]
        }
        break;
 801368e:	e015      	b.n	80136bc <USB_HC_StartXfer+0x4b8>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8013690:	68bb      	ldr	r3, [r7, #8]
 8013692:	6a1b      	ldr	r3, [r3, #32]
 8013694:	3303      	adds	r3, #3
 8013696:	089b      	lsrs	r3, r3, #2
 8013698:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 801369a:	8afa      	ldrh	r2, [r7, #22]
 801369c:	6a3b      	ldr	r3, [r7, #32]
 801369e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80136a2:	691b      	ldr	r3, [r3, #16]
 80136a4:	b29b      	uxth	r3, r3
 80136a6:	429a      	cmp	r2, r3
 80136a8:	d90a      	bls.n	80136c0 <USB_HC_StartXfer+0x4bc>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80136aa:	68fb      	ldr	r3, [r7, #12]
 80136ac:	699b      	ldr	r3, [r3, #24]
 80136ae:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 80136b2:	68fb      	ldr	r3, [r7, #12]
 80136b4:	619a      	str	r2, [r3, #24]
        }
        break;
 80136b6:	e003      	b.n	80136c0 <USB_HC_StartXfer+0x4bc>

      default:
        break;
 80136b8:	bf00      	nop
 80136ba:	e002      	b.n	80136c2 <USB_HC_StartXfer+0x4be>
        break;
 80136bc:	bf00      	nop
 80136be:	e000      	b.n	80136c2 <USB_HC_StartXfer+0x4be>
        break;
 80136c0:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80136c2:	68bb      	ldr	r3, [r7, #8]
 80136c4:	6999      	ldr	r1, [r3, #24]
 80136c6:	68bb      	ldr	r3, [r7, #8]
 80136c8:	785a      	ldrb	r2, [r3, #1]
 80136ca:	68bb      	ldr	r3, [r7, #8]
 80136cc:	6a1b      	ldr	r3, [r3, #32]
 80136ce:	b29b      	uxth	r3, r3
 80136d0:	2000      	movs	r0, #0
 80136d2:	9000      	str	r0, [sp, #0]
 80136d4:	68f8      	ldr	r0, [r7, #12]
 80136d6:	f7fe ffb7 	bl	8012648 <USB_WritePacket>
  }

  return HAL_OK;
 80136da:	2300      	movs	r3, #0
}
 80136dc:	4618      	mov	r0, r3
 80136de:	3728      	adds	r7, #40	@ 0x28
 80136e0:	46bd      	mov	sp, r7
 80136e2:	bd80      	pop	{r7, pc}

080136e4 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80136e4:	b480      	push	{r7}
 80136e6:	b085      	sub	sp, #20
 80136e8:	af00      	add	r7, sp, #0
 80136ea:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80136ec:	687b      	ldr	r3, [r7, #4]
 80136ee:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80136f0:	68fb      	ldr	r3, [r7, #12]
 80136f2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80136f6:	695b      	ldr	r3, [r3, #20]
 80136f8:	b29b      	uxth	r3, r3
}
 80136fa:	4618      	mov	r0, r3
 80136fc:	3714      	adds	r7, #20
 80136fe:	46bd      	mov	sp, r7
 8013700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013704:	4770      	bx	lr

08013706 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8013706:	b480      	push	{r7}
 8013708:	b089      	sub	sp, #36	@ 0x24
 801370a:	af00      	add	r7, sp, #0
 801370c:	6078      	str	r0, [r7, #4]
 801370e:	460b      	mov	r3, r1
 8013710:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013712:	687b      	ldr	r3, [r7, #4]
 8013714:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8013716:	78fb      	ldrb	r3, [r7, #3]
 8013718:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 801371a:	2300      	movs	r3, #0
 801371c:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 801371e:	69bb      	ldr	r3, [r7, #24]
 8013720:	015a      	lsls	r2, r3, #5
 8013722:	69fb      	ldr	r3, [r7, #28]
 8013724:	4413      	add	r3, r2
 8013726:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801372a:	681b      	ldr	r3, [r3, #0]
 801372c:	0c9b      	lsrs	r3, r3, #18
 801372e:	f003 0303 	and.w	r3, r3, #3
 8013732:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8013734:	69bb      	ldr	r3, [r7, #24]
 8013736:	015a      	lsls	r2, r3, #5
 8013738:	69fb      	ldr	r3, [r7, #28]
 801373a:	4413      	add	r3, r2
 801373c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013740:	681b      	ldr	r3, [r3, #0]
 8013742:	0fdb      	lsrs	r3, r3, #31
 8013744:	f003 0301 	and.w	r3, r3, #1
 8013748:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 801374a:	69bb      	ldr	r3, [r7, #24]
 801374c:	015a      	lsls	r2, r3, #5
 801374e:	69fb      	ldr	r3, [r7, #28]
 8013750:	4413      	add	r3, r2
 8013752:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013756:	685b      	ldr	r3, [r3, #4]
 8013758:	0fdb      	lsrs	r3, r3, #31
 801375a:	f003 0301 	and.w	r3, r3, #1
 801375e:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8013760:	687b      	ldr	r3, [r7, #4]
 8013762:	689b      	ldr	r3, [r3, #8]
 8013764:	f003 0320 	and.w	r3, r3, #32
 8013768:	2b20      	cmp	r3, #32
 801376a:	d10d      	bne.n	8013788 <USB_HC_Halt+0x82>
 801376c:	68fb      	ldr	r3, [r7, #12]
 801376e:	2b00      	cmp	r3, #0
 8013770:	d10a      	bne.n	8013788 <USB_HC_Halt+0x82>
 8013772:	693b      	ldr	r3, [r7, #16]
 8013774:	2b00      	cmp	r3, #0
 8013776:	d005      	beq.n	8013784 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8013778:	697b      	ldr	r3, [r7, #20]
 801377a:	2b01      	cmp	r3, #1
 801377c:	d002      	beq.n	8013784 <USB_HC_Halt+0x7e>
 801377e:	697b      	ldr	r3, [r7, #20]
 8013780:	2b03      	cmp	r3, #3
 8013782:	d101      	bne.n	8013788 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8013784:	2300      	movs	r3, #0
 8013786:	e0d8      	b.n	801393a <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8013788:	697b      	ldr	r3, [r7, #20]
 801378a:	2b00      	cmp	r3, #0
 801378c:	d002      	beq.n	8013794 <USB_HC_Halt+0x8e>
 801378e:	697b      	ldr	r3, [r7, #20]
 8013790:	2b02      	cmp	r3, #2
 8013792:	d173      	bne.n	801387c <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8013794:	69bb      	ldr	r3, [r7, #24]
 8013796:	015a      	lsls	r2, r3, #5
 8013798:	69fb      	ldr	r3, [r7, #28]
 801379a:	4413      	add	r3, r2
 801379c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80137a0:	681b      	ldr	r3, [r3, #0]
 80137a2:	69ba      	ldr	r2, [r7, #24]
 80137a4:	0151      	lsls	r1, r2, #5
 80137a6:	69fa      	ldr	r2, [r7, #28]
 80137a8:	440a      	add	r2, r1
 80137aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80137ae:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80137b2:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80137b4:	687b      	ldr	r3, [r7, #4]
 80137b6:	689b      	ldr	r3, [r3, #8]
 80137b8:	f003 0320 	and.w	r3, r3, #32
 80137bc:	2b00      	cmp	r3, #0
 80137be:	d14a      	bne.n	8013856 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80137c0:	687b      	ldr	r3, [r7, #4]
 80137c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80137c4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80137c8:	2b00      	cmp	r3, #0
 80137ca:	d133      	bne.n	8013834 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80137cc:	69bb      	ldr	r3, [r7, #24]
 80137ce:	015a      	lsls	r2, r3, #5
 80137d0:	69fb      	ldr	r3, [r7, #28]
 80137d2:	4413      	add	r3, r2
 80137d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80137d8:	681b      	ldr	r3, [r3, #0]
 80137da:	69ba      	ldr	r2, [r7, #24]
 80137dc:	0151      	lsls	r1, r2, #5
 80137de:	69fa      	ldr	r2, [r7, #28]
 80137e0:	440a      	add	r2, r1
 80137e2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80137e6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80137ea:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80137ec:	69bb      	ldr	r3, [r7, #24]
 80137ee:	015a      	lsls	r2, r3, #5
 80137f0:	69fb      	ldr	r3, [r7, #28]
 80137f2:	4413      	add	r3, r2
 80137f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80137f8:	681b      	ldr	r3, [r3, #0]
 80137fa:	69ba      	ldr	r2, [r7, #24]
 80137fc:	0151      	lsls	r1, r2, #5
 80137fe:	69fa      	ldr	r2, [r7, #28]
 8013800:	440a      	add	r2, r1
 8013802:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8013806:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 801380a:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 801380c:	68bb      	ldr	r3, [r7, #8]
 801380e:	3301      	adds	r3, #1
 8013810:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8013812:	68bb      	ldr	r3, [r7, #8]
 8013814:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8013818:	d82e      	bhi.n	8013878 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 801381a:	69bb      	ldr	r3, [r7, #24]
 801381c:	015a      	lsls	r2, r3, #5
 801381e:	69fb      	ldr	r3, [r7, #28]
 8013820:	4413      	add	r3, r2
 8013822:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013826:	681b      	ldr	r3, [r3, #0]
 8013828:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801382c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8013830:	d0ec      	beq.n	801380c <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8013832:	e081      	b.n	8013938 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8013834:	69bb      	ldr	r3, [r7, #24]
 8013836:	015a      	lsls	r2, r3, #5
 8013838:	69fb      	ldr	r3, [r7, #28]
 801383a:	4413      	add	r3, r2
 801383c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013840:	681b      	ldr	r3, [r3, #0]
 8013842:	69ba      	ldr	r2, [r7, #24]
 8013844:	0151      	lsls	r1, r2, #5
 8013846:	69fa      	ldr	r2, [r7, #28]
 8013848:	440a      	add	r2, r1
 801384a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801384e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8013852:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8013854:	e070      	b.n	8013938 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8013856:	69bb      	ldr	r3, [r7, #24]
 8013858:	015a      	lsls	r2, r3, #5
 801385a:	69fb      	ldr	r3, [r7, #28]
 801385c:	4413      	add	r3, r2
 801385e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013862:	681b      	ldr	r3, [r3, #0]
 8013864:	69ba      	ldr	r2, [r7, #24]
 8013866:	0151      	lsls	r1, r2, #5
 8013868:	69fa      	ldr	r2, [r7, #28]
 801386a:	440a      	add	r2, r1
 801386c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8013870:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8013874:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8013876:	e05f      	b.n	8013938 <USB_HC_Halt+0x232>
            break;
 8013878:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 801387a:	e05d      	b.n	8013938 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 801387c:	69bb      	ldr	r3, [r7, #24]
 801387e:	015a      	lsls	r2, r3, #5
 8013880:	69fb      	ldr	r3, [r7, #28]
 8013882:	4413      	add	r3, r2
 8013884:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013888:	681b      	ldr	r3, [r3, #0]
 801388a:	69ba      	ldr	r2, [r7, #24]
 801388c:	0151      	lsls	r1, r2, #5
 801388e:	69fa      	ldr	r2, [r7, #28]
 8013890:	440a      	add	r2, r1
 8013892:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8013896:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801389a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 801389c:	69fb      	ldr	r3, [r7, #28]
 801389e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80138a2:	691b      	ldr	r3, [r3, #16]
 80138a4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80138a8:	2b00      	cmp	r3, #0
 80138aa:	d133      	bne.n	8013914 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80138ac:	69bb      	ldr	r3, [r7, #24]
 80138ae:	015a      	lsls	r2, r3, #5
 80138b0:	69fb      	ldr	r3, [r7, #28]
 80138b2:	4413      	add	r3, r2
 80138b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80138b8:	681b      	ldr	r3, [r3, #0]
 80138ba:	69ba      	ldr	r2, [r7, #24]
 80138bc:	0151      	lsls	r1, r2, #5
 80138be:	69fa      	ldr	r2, [r7, #28]
 80138c0:	440a      	add	r2, r1
 80138c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80138c6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80138ca:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80138cc:	69bb      	ldr	r3, [r7, #24]
 80138ce:	015a      	lsls	r2, r3, #5
 80138d0:	69fb      	ldr	r3, [r7, #28]
 80138d2:	4413      	add	r3, r2
 80138d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80138d8:	681b      	ldr	r3, [r3, #0]
 80138da:	69ba      	ldr	r2, [r7, #24]
 80138dc:	0151      	lsls	r1, r2, #5
 80138de:	69fa      	ldr	r2, [r7, #28]
 80138e0:	440a      	add	r2, r1
 80138e2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80138e6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80138ea:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80138ec:	68bb      	ldr	r3, [r7, #8]
 80138ee:	3301      	adds	r3, #1
 80138f0:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80138f2:	68bb      	ldr	r3, [r7, #8]
 80138f4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80138f8:	d81d      	bhi.n	8013936 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80138fa:	69bb      	ldr	r3, [r7, #24]
 80138fc:	015a      	lsls	r2, r3, #5
 80138fe:	69fb      	ldr	r3, [r7, #28]
 8013900:	4413      	add	r3, r2
 8013902:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013906:	681b      	ldr	r3, [r3, #0]
 8013908:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801390c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8013910:	d0ec      	beq.n	80138ec <USB_HC_Halt+0x1e6>
 8013912:	e011      	b.n	8013938 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8013914:	69bb      	ldr	r3, [r7, #24]
 8013916:	015a      	lsls	r2, r3, #5
 8013918:	69fb      	ldr	r3, [r7, #28]
 801391a:	4413      	add	r3, r2
 801391c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013920:	681b      	ldr	r3, [r3, #0]
 8013922:	69ba      	ldr	r2, [r7, #24]
 8013924:	0151      	lsls	r1, r2, #5
 8013926:	69fa      	ldr	r2, [r7, #28]
 8013928:	440a      	add	r2, r1
 801392a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801392e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8013932:	6013      	str	r3, [r2, #0]
 8013934:	e000      	b.n	8013938 <USB_HC_Halt+0x232>
          break;
 8013936:	bf00      	nop
    }
  }

  return HAL_OK;
 8013938:	2300      	movs	r3, #0
}
 801393a:	4618      	mov	r0, r3
 801393c:	3724      	adds	r7, #36	@ 0x24
 801393e:	46bd      	mov	sp, r7
 8013940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013944:	4770      	bx	lr
	...

08013948 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8013948:	b480      	push	{r7}
 801394a:	b087      	sub	sp, #28
 801394c:	af00      	add	r7, sp, #0
 801394e:	6078      	str	r0, [r7, #4]
 8013950:	460b      	mov	r3, r1
 8013952:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013954:	687b      	ldr	r3, [r7, #4]
 8013956:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8013958:	78fb      	ldrb	r3, [r7, #3]
 801395a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 801395c:	2301      	movs	r3, #1
 801395e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8013960:	68fb      	ldr	r3, [r7, #12]
 8013962:	04da      	lsls	r2, r3, #19
 8013964:	4b15      	ldr	r3, [pc, #84]	@ (80139bc <USB_DoPing+0x74>)
 8013966:	4013      	ands	r3, r2
 8013968:	693a      	ldr	r2, [r7, #16]
 801396a:	0151      	lsls	r1, r2, #5
 801396c:	697a      	ldr	r2, [r7, #20]
 801396e:	440a      	add	r2, r1
 8013970:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8013974:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8013978:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 801397a:	693b      	ldr	r3, [r7, #16]
 801397c:	015a      	lsls	r2, r3, #5
 801397e:	697b      	ldr	r3, [r7, #20]
 8013980:	4413      	add	r3, r2
 8013982:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013986:	681b      	ldr	r3, [r3, #0]
 8013988:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 801398a:	68bb      	ldr	r3, [r7, #8]
 801398c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8013990:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8013992:	68bb      	ldr	r3, [r7, #8]
 8013994:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8013998:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 801399a:	693b      	ldr	r3, [r7, #16]
 801399c:	015a      	lsls	r2, r3, #5
 801399e:	697b      	ldr	r3, [r7, #20]
 80139a0:	4413      	add	r3, r2
 80139a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80139a6:	461a      	mov	r2, r3
 80139a8:	68bb      	ldr	r3, [r7, #8]
 80139aa:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80139ac:	2300      	movs	r3, #0
}
 80139ae:	4618      	mov	r0, r3
 80139b0:	371c      	adds	r7, #28
 80139b2:	46bd      	mov	sp, r7
 80139b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139b8:	4770      	bx	lr
 80139ba:	bf00      	nop
 80139bc:	1ff80000 	.word	0x1ff80000

080139c0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80139c0:	b580      	push	{r7, lr}
 80139c2:	b088      	sub	sp, #32
 80139c4:	af00      	add	r7, sp, #0
 80139c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80139c8:	2300      	movs	r3, #0
 80139ca:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80139cc:	687b      	ldr	r3, [r7, #4]
 80139ce:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80139d0:	2300      	movs	r3, #0
 80139d2:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80139d4:	6878      	ldr	r0, [r7, #4]
 80139d6:	f7fd ff2c 	bl	8011832 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80139da:	2110      	movs	r1, #16
 80139dc:	6878      	ldr	r0, [r7, #4]
 80139de:	f7fe f8e3 	bl	8011ba8 <USB_FlushTxFifo>
 80139e2:	4603      	mov	r3, r0
 80139e4:	2b00      	cmp	r3, #0
 80139e6:	d001      	beq.n	80139ec <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80139e8:	2301      	movs	r3, #1
 80139ea:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80139ec:	6878      	ldr	r0, [r7, #4]
 80139ee:	f7fe f90d 	bl	8011c0c <USB_FlushRxFifo>
 80139f2:	4603      	mov	r3, r0
 80139f4:	2b00      	cmp	r3, #0
 80139f6:	d001      	beq.n	80139fc <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80139f8:	2301      	movs	r3, #1
 80139fa:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80139fc:	2300      	movs	r3, #0
 80139fe:	61bb      	str	r3, [r7, #24]
 8013a00:	e01f      	b.n	8013a42 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8013a02:	69bb      	ldr	r3, [r7, #24]
 8013a04:	015a      	lsls	r2, r3, #5
 8013a06:	697b      	ldr	r3, [r7, #20]
 8013a08:	4413      	add	r3, r2
 8013a0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013a0e:	681b      	ldr	r3, [r3, #0]
 8013a10:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8013a12:	693b      	ldr	r3, [r7, #16]
 8013a14:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8013a18:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8013a1a:	693b      	ldr	r3, [r7, #16]
 8013a1c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013a20:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8013a22:	693b      	ldr	r3, [r7, #16]
 8013a24:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8013a28:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8013a2a:	69bb      	ldr	r3, [r7, #24]
 8013a2c:	015a      	lsls	r2, r3, #5
 8013a2e:	697b      	ldr	r3, [r7, #20]
 8013a30:	4413      	add	r3, r2
 8013a32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013a36:	461a      	mov	r2, r3
 8013a38:	693b      	ldr	r3, [r7, #16]
 8013a3a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8013a3c:	69bb      	ldr	r3, [r7, #24]
 8013a3e:	3301      	adds	r3, #1
 8013a40:	61bb      	str	r3, [r7, #24]
 8013a42:	69bb      	ldr	r3, [r7, #24]
 8013a44:	2b0f      	cmp	r3, #15
 8013a46:	d9dc      	bls.n	8013a02 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8013a48:	2300      	movs	r3, #0
 8013a4a:	61bb      	str	r3, [r7, #24]
 8013a4c:	e034      	b.n	8013ab8 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8013a4e:	69bb      	ldr	r3, [r7, #24]
 8013a50:	015a      	lsls	r2, r3, #5
 8013a52:	697b      	ldr	r3, [r7, #20]
 8013a54:	4413      	add	r3, r2
 8013a56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013a5a:	681b      	ldr	r3, [r3, #0]
 8013a5c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8013a5e:	693b      	ldr	r3, [r7, #16]
 8013a60:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8013a64:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8013a66:	693b      	ldr	r3, [r7, #16]
 8013a68:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8013a6c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8013a6e:	693b      	ldr	r3, [r7, #16]
 8013a70:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8013a74:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8013a76:	69bb      	ldr	r3, [r7, #24]
 8013a78:	015a      	lsls	r2, r3, #5
 8013a7a:	697b      	ldr	r3, [r7, #20]
 8013a7c:	4413      	add	r3, r2
 8013a7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013a82:	461a      	mov	r2, r3
 8013a84:	693b      	ldr	r3, [r7, #16]
 8013a86:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8013a88:	68fb      	ldr	r3, [r7, #12]
 8013a8a:	3301      	adds	r3, #1
 8013a8c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8013a8e:	68fb      	ldr	r3, [r7, #12]
 8013a90:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8013a94:	d80c      	bhi.n	8013ab0 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8013a96:	69bb      	ldr	r3, [r7, #24]
 8013a98:	015a      	lsls	r2, r3, #5
 8013a9a:	697b      	ldr	r3, [r7, #20]
 8013a9c:	4413      	add	r3, r2
 8013a9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013aa2:	681b      	ldr	r3, [r3, #0]
 8013aa4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8013aa8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8013aac:	d0ec      	beq.n	8013a88 <USB_StopHost+0xc8>
 8013aae:	e000      	b.n	8013ab2 <USB_StopHost+0xf2>
        break;
 8013ab0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8013ab2:	69bb      	ldr	r3, [r7, #24]
 8013ab4:	3301      	adds	r3, #1
 8013ab6:	61bb      	str	r3, [r7, #24]
 8013ab8:	69bb      	ldr	r3, [r7, #24]
 8013aba:	2b0f      	cmp	r3, #15
 8013abc:	d9c7      	bls.n	8013a4e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8013abe:	697b      	ldr	r3, [r7, #20]
 8013ac0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8013ac4:	461a      	mov	r2, r3
 8013ac6:	f04f 33ff 	mov.w	r3, #4294967295
 8013aca:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8013acc:	687b      	ldr	r3, [r7, #4]
 8013ace:	f04f 32ff 	mov.w	r2, #4294967295
 8013ad2:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8013ad4:	6878      	ldr	r0, [r7, #4]
 8013ad6:	f7fd fe9b 	bl	8011810 <USB_EnableGlobalInt>

  return ret;
 8013ada:	7ffb      	ldrb	r3, [r7, #31]
}
 8013adc:	4618      	mov	r0, r3
 8013ade:	3720      	adds	r7, #32
 8013ae0:	46bd      	mov	sp, r7
 8013ae2:	bd80      	pop	{r7, pc}

08013ae4 <AudioIn_Init>:
static volatile uint32_t audio_in_latest_half = 0;
static volatile bool audio_in_has_block = false;
static SAI_HandleTypeDef *audio_in_sai = NULL;

void AudioIn_Init(SAI_HandleTypeDef *hsai)
{
 8013ae4:	b580      	push	{r7, lr}
 8013ae6:	b082      	sub	sp, #8
 8013ae8:	af00      	add	r7, sp, #0
 8013aea:	6078      	str	r0, [r7, #4]
  audio_in_sai = hsai;
 8013aec:	4a0c      	ldr	r2, [pc, #48]	@ (8013b20 <AudioIn_Init+0x3c>)
 8013aee:	687b      	ldr	r3, [r7, #4]
 8013af0:	6013      	str	r3, [r2, #0]
  audio_in_half_events = 0;
 8013af2:	4b0c      	ldr	r3, [pc, #48]	@ (8013b24 <AudioIn_Init+0x40>)
 8013af4:	2200      	movs	r2, #0
 8013af6:	601a      	str	r2, [r3, #0]
  audio_in_full_events = 0;
 8013af8:	4b0b      	ldr	r3, [pc, #44]	@ (8013b28 <AudioIn_Init+0x44>)
 8013afa:	2200      	movs	r2, #0
 8013afc:	601a      	str	r2, [r3, #0]
  audio_in_latest_half = 0;
 8013afe:	4b0b      	ldr	r3, [pc, #44]	@ (8013b2c <AudioIn_Init+0x48>)
 8013b00:	2200      	movs	r2, #0
 8013b02:	601a      	str	r2, [r3, #0]
  audio_in_has_block = false;
 8013b04:	4b0a      	ldr	r3, [pc, #40]	@ (8013b30 <AudioIn_Init+0x4c>)
 8013b06:	2200      	movs	r2, #0
 8013b08:	701a      	strb	r2, [r3, #0]
  memset(audio_in_buffer, 0, sizeof(audio_in_buffer));
 8013b0a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8013b0e:	2100      	movs	r1, #0
 8013b10:	4808      	ldr	r0, [pc, #32]	@ (8013b34 <AudioIn_Init+0x50>)
 8013b12:	f002 fea5 	bl	8016860 <memset>
}
 8013b16:	bf00      	nop
 8013b18:	3708      	adds	r7, #8
 8013b1a:	46bd      	mov	sp, r7
 8013b1c:	bd80      	pop	{r7, pc}
 8013b1e:	bf00      	nop
 8013b20:	2400545c 	.word	0x2400545c
 8013b24:	2400544c 	.word	0x2400544c
 8013b28:	24005450 	.word	0x24005450
 8013b2c:	24005454 	.word	0x24005454
 8013b30:	24005458 	.word	0x24005458
 8013b34:	2400144c 	.word	0x2400144c

08013b38 <AudioIn_ProcessHalf>:

void AudioIn_ProcessHalf(void)
{
 8013b38:	b480      	push	{r7}
 8013b3a:	af00      	add	r7, sp, #0
  if (audio_in_sai == NULL)
 8013b3c:	4b0a      	ldr	r3, [pc, #40]	@ (8013b68 <AudioIn_ProcessHalf+0x30>)
 8013b3e:	681b      	ldr	r3, [r3, #0]
 8013b40:	2b00      	cmp	r3, #0
 8013b42:	d00b      	beq.n	8013b5c <AudioIn_ProcessHalf+0x24>
  {
    return;
  }

  /* Half-transfer complete: DMA moves on to the second half. */
  audio_in_latest_half = 0;
 8013b44:	4b09      	ldr	r3, [pc, #36]	@ (8013b6c <AudioIn_ProcessHalf+0x34>)
 8013b46:	2200      	movs	r2, #0
 8013b48:	601a      	str	r2, [r3, #0]
  audio_in_has_block = true;
 8013b4a:	4b09      	ldr	r3, [pc, #36]	@ (8013b70 <AudioIn_ProcessHalf+0x38>)
 8013b4c:	2201      	movs	r2, #1
 8013b4e:	701a      	strb	r2, [r3, #0]
  audio_in_half_events++;
 8013b50:	4b08      	ldr	r3, [pc, #32]	@ (8013b74 <AudioIn_ProcessHalf+0x3c>)
 8013b52:	681b      	ldr	r3, [r3, #0]
 8013b54:	3301      	adds	r3, #1
 8013b56:	4a07      	ldr	r2, [pc, #28]	@ (8013b74 <AudioIn_ProcessHalf+0x3c>)
 8013b58:	6013      	str	r3, [r2, #0]
 8013b5a:	e000      	b.n	8013b5e <AudioIn_ProcessHalf+0x26>
    return;
 8013b5c:	bf00      	nop
}
 8013b5e:	46bd      	mov	sp, r7
 8013b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b64:	4770      	bx	lr
 8013b66:	bf00      	nop
 8013b68:	2400545c 	.word	0x2400545c
 8013b6c:	24005454 	.word	0x24005454
 8013b70:	24005458 	.word	0x24005458
 8013b74:	2400544c 	.word	0x2400544c

08013b78 <AudioIn_ProcessFull>:

void AudioIn_ProcessFull(void)
{
 8013b78:	b480      	push	{r7}
 8013b7a:	af00      	add	r7, sp, #0
  if (audio_in_sai == NULL)
 8013b7c:	4b0a      	ldr	r3, [pc, #40]	@ (8013ba8 <AudioIn_ProcessFull+0x30>)
 8013b7e:	681b      	ldr	r3, [r3, #0]
 8013b80:	2b00      	cmp	r3, #0
 8013b82:	d00b      	beq.n	8013b9c <AudioIn_ProcessFull+0x24>
  {
    return;
  }

  /* Full-transfer complete: DMA wraps to the first half. */
  audio_in_latest_half = 1;
 8013b84:	4b09      	ldr	r3, [pc, #36]	@ (8013bac <AudioIn_ProcessFull+0x34>)
 8013b86:	2201      	movs	r2, #1
 8013b88:	601a      	str	r2, [r3, #0]
  audio_in_has_block = true;
 8013b8a:	4b09      	ldr	r3, [pc, #36]	@ (8013bb0 <AudioIn_ProcessFull+0x38>)
 8013b8c:	2201      	movs	r2, #1
 8013b8e:	701a      	strb	r2, [r3, #0]
  audio_in_full_events++;
 8013b90:	4b08      	ldr	r3, [pc, #32]	@ (8013bb4 <AudioIn_ProcessFull+0x3c>)
 8013b92:	681b      	ldr	r3, [r3, #0]
 8013b94:	3301      	adds	r3, #1
 8013b96:	4a07      	ldr	r2, [pc, #28]	@ (8013bb4 <AudioIn_ProcessFull+0x3c>)
 8013b98:	6013      	str	r3, [r2, #0]
 8013b9a:	e000      	b.n	8013b9e <AudioIn_ProcessFull+0x26>
    return;
 8013b9c:	bf00      	nop
}
 8013b9e:	46bd      	mov	sp, r7
 8013ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ba4:	4770      	bx	lr
 8013ba6:	bf00      	nop
 8013ba8:	2400545c 	.word	0x2400545c
 8013bac:	24005454 	.word	0x24005454
 8013bb0:	24005458 	.word	0x24005458
 8013bb4:	24005450 	.word	0x24005450

08013bb8 <AudioIn_GetBuffer>:
    HAL_UART_Transmit(&huart1, (uint8_t *)buf, strlen(buf), 100);
  }
}

int32_t *AudioIn_GetBuffer(void)
{
 8013bb8:	b480      	push	{r7}
 8013bba:	af00      	add	r7, sp, #0
  return audio_in_buffer;
 8013bbc:	4b02      	ldr	r3, [pc, #8]	@ (8013bc8 <AudioIn_GetBuffer+0x10>)
}
 8013bbe:	4618      	mov	r0, r3
 8013bc0:	46bd      	mov	sp, r7
 8013bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bc6:	4770      	bx	lr
 8013bc8:	2400144c 	.word	0x2400144c

08013bcc <AudioIn_GetLatestBlock>:

const int32_t *AudioIn_GetLatestBlock(void)
{
 8013bcc:	b480      	push	{r7}
 8013bce:	b083      	sub	sp, #12
 8013bd0:	af00      	add	r7, sp, #0
  if (!audio_in_has_block)
 8013bd2:	4b0c      	ldr	r3, [pc, #48]	@ (8013c04 <AudioIn_GetLatestBlock+0x38>)
 8013bd4:	781b      	ldrb	r3, [r3, #0]
 8013bd6:	b2db      	uxtb	r3, r3
 8013bd8:	f083 0301 	eor.w	r3, r3, #1
 8013bdc:	b2db      	uxtb	r3, r3
 8013bde:	2b00      	cmp	r3, #0
 8013be0:	d001      	beq.n	8013be6 <AudioIn_GetLatestBlock+0x1a>
  {
    return NULL;
 8013be2:	2300      	movs	r3, #0
 8013be4:	e007      	b.n	8013bf6 <AudioIn_GetLatestBlock+0x2a>
  }

  uint32_t offset = audio_in_latest_half * (AUDIO_IN_FRAMES_PER_HALF * AUDIO_IN_WORDS_PER_FRAME);
 8013be6:	4b08      	ldr	r3, [pc, #32]	@ (8013c08 <AudioIn_GetLatestBlock+0x3c>)
 8013be8:	681b      	ldr	r3, [r3, #0]
 8013bea:	02db      	lsls	r3, r3, #11
 8013bec:	607b      	str	r3, [r7, #4]
  return &audio_in_buffer[offset];
 8013bee:	687b      	ldr	r3, [r7, #4]
 8013bf0:	009b      	lsls	r3, r3, #2
 8013bf2:	4a06      	ldr	r2, [pc, #24]	@ (8013c0c <AudioIn_GetLatestBlock+0x40>)
 8013bf4:	4413      	add	r3, r2
}
 8013bf6:	4618      	mov	r0, r3
 8013bf8:	370c      	adds	r7, #12
 8013bfa:	46bd      	mov	sp, r7
 8013bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c00:	4770      	bx	lr
 8013c02:	bf00      	nop
 8013c04:	24005458 	.word	0x24005458
 8013c08:	24005454 	.word	0x24005454
 8013c0c:	2400144c 	.word	0x2400144c

08013c10 <AudioIn_GetBufferSamples>:

uint32_t AudioIn_GetBufferSamples(void)
{
 8013c10:	b480      	push	{r7}
 8013c12:	af00      	add	r7, sp, #0
  return AUDIO_IN_BUFFER_SAMPLES;
 8013c14:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
}
 8013c18:	4618      	mov	r0, r3
 8013c1a:	46bd      	mov	sp, r7
 8013c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c20:	4770      	bx	lr
	...

08013c24 <AudioIn_GetHalfEvents>:

uint32_t AudioIn_GetHalfEvents(void)
{
 8013c24:	b480      	push	{r7}
 8013c26:	af00      	add	r7, sp, #0
  return audio_in_half_events;
 8013c28:	4b03      	ldr	r3, [pc, #12]	@ (8013c38 <AudioIn_GetHalfEvents+0x14>)
 8013c2a:	681b      	ldr	r3, [r3, #0]
}
 8013c2c:	4618      	mov	r0, r3
 8013c2e:	46bd      	mov	sp, r7
 8013c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c34:	4770      	bx	lr
 8013c36:	bf00      	nop
 8013c38:	2400544c 	.word	0x2400544c

08013c3c <AudioIn_GetFullEvents>:

uint32_t AudioIn_GetFullEvents(void)
{
 8013c3c:	b480      	push	{r7}
 8013c3e:	af00      	add	r7, sp, #0
  return audio_in_full_events;
 8013c40:	4b03      	ldr	r3, [pc, #12]	@ (8013c50 <AudioIn_GetFullEvents+0x14>)
 8013c42:	681b      	ldr	r3, [r3, #0]
}
 8013c44:	4618      	mov	r0, r3
 8013c46:	46bd      	mov	sp, r7
 8013c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c4c:	4770      	bx	lr
 8013c4e:	bf00      	nop
 8013c50:	24005450 	.word	0x24005450

08013c54 <audio_out_fill_samples>:
  -14732, -14010, -13279, -12539, -11793, -11039, -10278, -9512, -8739,
  -7962, -7179, -6393, -5602, -4808, -4011, -3212, -2410, -1608, -804
};

static void audio_out_fill_samples(uint32_t frame_offset, uint32_t frame_count)
{
 8013c54:	b580      	push	{r7, lr}
 8013c56:	b08e      	sub	sp, #56	@ 0x38
 8013c58:	af00      	add	r7, sp, #0
 8013c5a:	6078      	str	r0, [r7, #4]
 8013c5c:	6039      	str	r1, [r7, #0]
  uint32_t index = frame_offset * AUDIO_OUT_WORDS_PER_FRAME;
 8013c5e:	687b      	ldr	r3, [r7, #4]
 8013c60:	00db      	lsls	r3, r3, #3
 8013c62:	637b      	str	r3, [r7, #52]	@ 0x34
  const int32_t *audio_in_block = AudioIn_GetLatestBlock();
 8013c64:	f7ff ffb2 	bl	8013bcc <AudioIn_GetLatestBlock>
 8013c68:	61f8      	str	r0, [r7, #28]

  for (uint32_t frame = 0; frame < frame_count; ++frame)
 8013c6a:	2300      	movs	r3, #0
 8013c6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8013c6e:	e070      	b.n	8013d52 <audio_out_fill_samples+0xfe>
  {
    if (audio_test_sine_enable)
 8013c70:	4b3c      	ldr	r3, [pc, #240]	@ (8013d64 <audio_out_fill_samples+0x110>)
 8013c72:	781b      	ldrb	r3, [r3, #0]
 8013c74:	2b00      	cmp	r3, #0
 8013c76:	d022      	beq.n	8013cbe <audio_out_fill_samples+0x6a>
    {
      uint32_t table_index = (audio_out_phase >> 16) & (AUDIO_OUT_TABLE_SIZE - 1U);
 8013c78:	4b3b      	ldr	r3, [pc, #236]	@ (8013d68 <audio_out_fill_samples+0x114>)
 8013c7a:	681b      	ldr	r3, [r3, #0]
 8013c7c:	0c1b      	lsrs	r3, r3, #16
 8013c7e:	b2db      	uxtb	r3, r3
 8013c80:	613b      	str	r3, [r7, #16]
      int32_t sample24 = ((int32_t)audio_out_sine_table[table_index]) << 8;
 8013c82:	4a3a      	ldr	r2, [pc, #232]	@ (8013d6c <audio_out_fill_samples+0x118>)
 8013c84:	693b      	ldr	r3, [r7, #16]
 8013c86:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8013c8a:	021b      	lsls	r3, r3, #8
 8013c8c:	60fb      	str	r3, [r7, #12]

      for (uint32_t slot = 0; slot < AUDIO_OUT_DAC_CHANNELS; ++slot)
 8013c8e:	2300      	movs	r3, #0
 8013c90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8013c92:	e009      	b.n	8013ca8 <audio_out_fill_samples+0x54>
      {
        audio_out_buffer[index + slot] = sample24;
 8013c94:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013c96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c98:	4413      	add	r3, r2
 8013c9a:	4935      	ldr	r1, [pc, #212]	@ (8013d70 <audio_out_fill_samples+0x11c>)
 8013c9c:	68fa      	ldr	r2, [r7, #12]
 8013c9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      for (uint32_t slot = 0; slot < AUDIO_OUT_DAC_CHANNELS; ++slot)
 8013ca2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013ca4:	3301      	adds	r3, #1
 8013ca6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8013ca8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013caa:	2b07      	cmp	r3, #7
 8013cac:	d9f2      	bls.n	8013c94 <audio_out_fill_samples+0x40>
      }

      audio_out_phase += audio_out_phase_inc;
 8013cae:	4b2e      	ldr	r3, [pc, #184]	@ (8013d68 <audio_out_fill_samples+0x114>)
 8013cb0:	681a      	ldr	r2, [r3, #0]
 8013cb2:	4b30      	ldr	r3, [pc, #192]	@ (8013d74 <audio_out_fill_samples+0x120>)
 8013cb4:	681b      	ldr	r3, [r3, #0]
 8013cb6:	4413      	add	r3, r2
 8013cb8:	4a2b      	ldr	r2, [pc, #172]	@ (8013d68 <audio_out_fill_samples+0x114>)
 8013cba:	6013      	str	r3, [r2, #0]
 8013cbc:	e043      	b.n	8013d46 <audio_out_fill_samples+0xf2>
    }
    else if (audio_test_loopback_enable && audio_in_block != NULL)
 8013cbe:	4b2e      	ldr	r3, [pc, #184]	@ (8013d78 <audio_out_fill_samples+0x124>)
 8013cc0:	781b      	ldrb	r3, [r3, #0]
 8013cc2:	2b00      	cmp	r3, #0
 8013cc4:	d02f      	beq.n	8013d26 <audio_out_fill_samples+0xd2>
 8013cc6:	69fb      	ldr	r3, [r7, #28]
 8013cc8:	2b00      	cmp	r3, #0
 8013cca:	d02c      	beq.n	8013d26 <audio_out_fill_samples+0xd2>
    {
      uint32_t in_index = frame * AUDIO_OUT_WORDS_PER_FRAME;
 8013ccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013cce:	00db      	lsls	r3, r3, #3
 8013cd0:	61bb      	str	r3, [r7, #24]
      uint32_t loop_slots =
 8013cd2:	2306      	movs	r3, #6
 8013cd4:	617b      	str	r3, [r7, #20]
          ((uint32_t)AUDIO_IN_ACTIVE_SLOTS < (uint32_t)AUDIO_OUT_DAC_CHANNELS)
              ? (uint32_t)AUDIO_IN_ACTIVE_SLOTS
              : (uint32_t)AUDIO_OUT_DAC_CHANNELS;


      for (uint32_t slot = 0; slot < loop_slots; ++slot)
 8013cd6:	2300      	movs	r3, #0
 8013cd8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8013cda:	e00f      	b.n	8013cfc <audio_out_fill_samples+0xa8>
      {
        audio_out_buffer[index + slot] = audio_in_block[in_index + slot];
 8013cdc:	69ba      	ldr	r2, [r7, #24]
 8013cde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013ce0:	4413      	add	r3, r2
 8013ce2:	009b      	lsls	r3, r3, #2
 8013ce4:	69fa      	ldr	r2, [r7, #28]
 8013ce6:	441a      	add	r2, r3
 8013ce8:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8013cea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013cec:	440b      	add	r3, r1
 8013cee:	6812      	ldr	r2, [r2, #0]
 8013cf0:	491f      	ldr	r1, [pc, #124]	@ (8013d70 <audio_out_fill_samples+0x11c>)
 8013cf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      for (uint32_t slot = 0; slot < loop_slots; ++slot)
 8013cf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013cf8:	3301      	adds	r3, #1
 8013cfa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8013cfc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013cfe:	697b      	ldr	r3, [r7, #20]
 8013d00:	429a      	cmp	r2, r3
 8013d02:	d3eb      	bcc.n	8013cdc <audio_out_fill_samples+0x88>
      }

      for (uint32_t slot = loop_slots; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 8013d04:	697b      	ldr	r3, [r7, #20]
 8013d06:	627b      	str	r3, [r7, #36]	@ 0x24
 8013d08:	e009      	b.n	8013d1e <audio_out_fill_samples+0xca>
      {
        audio_out_buffer[index + slot] = 0;
 8013d0a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013d0e:	4413      	add	r3, r2
 8013d10:	4a17      	ldr	r2, [pc, #92]	@ (8013d70 <audio_out_fill_samples+0x11c>)
 8013d12:	2100      	movs	r1, #0
 8013d14:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (uint32_t slot = loop_slots; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 8013d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013d1a:	3301      	adds	r3, #1
 8013d1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8013d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013d20:	2b07      	cmp	r3, #7
 8013d22:	d9f2      	bls.n	8013d0a <audio_out_fill_samples+0xb6>
    {
 8013d24:	e00f      	b.n	8013d46 <audio_out_fill_samples+0xf2>
      }
    }
    else
    {
      for (uint32_t slot = 0; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 8013d26:	2300      	movs	r3, #0
 8013d28:	623b      	str	r3, [r7, #32]
 8013d2a:	e009      	b.n	8013d40 <audio_out_fill_samples+0xec>
      {
        audio_out_buffer[index + slot] = 0;
 8013d2c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013d2e:	6a3b      	ldr	r3, [r7, #32]
 8013d30:	4413      	add	r3, r2
 8013d32:	4a0f      	ldr	r2, [pc, #60]	@ (8013d70 <audio_out_fill_samples+0x11c>)
 8013d34:	2100      	movs	r1, #0
 8013d36:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (uint32_t slot = 0; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 8013d3a:	6a3b      	ldr	r3, [r7, #32]
 8013d3c:	3301      	adds	r3, #1
 8013d3e:	623b      	str	r3, [r7, #32]
 8013d40:	6a3b      	ldr	r3, [r7, #32]
 8013d42:	2b07      	cmp	r3, #7
 8013d44:	d9f2      	bls.n	8013d2c <audio_out_fill_samples+0xd8>
      }
    }

    index += AUDIO_OUT_WORDS_PER_FRAME;
 8013d46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013d48:	3308      	adds	r3, #8
 8013d4a:	637b      	str	r3, [r7, #52]	@ 0x34
  for (uint32_t frame = 0; frame < frame_count; ++frame)
 8013d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013d4e:	3301      	adds	r3, #1
 8013d50:	633b      	str	r3, [r7, #48]	@ 0x30
 8013d52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013d54:	683b      	ldr	r3, [r7, #0]
 8013d56:	429a      	cmp	r2, r3
 8013d58:	d38a      	bcc.n	8013c70 <audio_out_fill_samples+0x1c>
  }
}
 8013d5a:	bf00      	nop
 8013d5c:	bf00      	nop
 8013d5e:	3738      	adds	r7, #56	@ 0x38
 8013d60:	46bd      	mov	sp, r7
 8013d62:	bd80      	pop	{r7, pc}
 8013d64:	240000f1 	.word	0x240000f1
 8013d68:	24009468 	.word	0x24009468
 8013d6c:	08017648 	.word	0x08017648
 8013d70:	24005460 	.word	0x24005460
 8013d74:	2400946c 	.word	0x2400946c
 8013d78:	24009474 	.word	0x24009474

08013d7c <AudioOut_Init>:
    HAL_UART_Transmit(&huart1, (uint8_t *)buf, strlen(buf), 100);
  }
}

void AudioOut_Init(SAI_HandleTypeDef *hsai)
{
 8013d7c:	b580      	push	{r7, lr}
 8013d7e:	b082      	sub	sp, #8
 8013d80:	af00      	add	r7, sp, #0
 8013d82:	6078      	str	r0, [r7, #4]
  audio_out_sai = hsai;
 8013d84:	4a0c      	ldr	r2, [pc, #48]	@ (8013db8 <AudioOut_Init+0x3c>)
 8013d86:	687b      	ldr	r3, [r7, #4]
 8013d88:	6013      	str	r3, [r2, #0]
  audio_out_phase = 0;
 8013d8a:	4b0c      	ldr	r3, [pc, #48]	@ (8013dbc <AudioOut_Init+0x40>)
 8013d8c:	2200      	movs	r2, #0
 8013d8e:	601a      	str	r2, [r3, #0]
  audio_out_phase_inc = (AUDIO_OUT_TONE_HZ * AUDIO_OUT_TABLE_SIZE * 65536U) / AUDIO_OUT_SAMPLE_RATE;
 8013d90:	4b0b      	ldr	r3, [pc, #44]	@ (8013dc0 <AudioOut_Init+0x44>)
 8013d92:	f648 0288 	movw	r2, #34952	@ 0x8888
 8013d96:	601a      	str	r2, [r3, #0]
  audio_out_half_events = 0;
 8013d98:	4b0a      	ldr	r3, [pc, #40]	@ (8013dc4 <AudioOut_Init+0x48>)
 8013d9a:	2200      	movs	r2, #0
 8013d9c:	601a      	str	r2, [r3, #0]
  audio_out_full_events = 0;
 8013d9e:	4b0a      	ldr	r3, [pc, #40]	@ (8013dc8 <AudioOut_Init+0x4c>)
 8013da0:	2200      	movs	r2, #0
 8013da2:	601a      	str	r2, [r3, #0]

  audio_out_fill_samples(0U, AUDIO_OUT_BUFFER_FRAMES);
 8013da4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8013da8:	2000      	movs	r0, #0
 8013daa:	f7ff ff53 	bl	8013c54 <audio_out_fill_samples>
}
 8013dae:	bf00      	nop
 8013db0:	3708      	adds	r7, #8
 8013db2:	46bd      	mov	sp, r7
 8013db4:	bd80      	pop	{r7, pc}
 8013db6:	bf00      	nop
 8013db8:	24009470 	.word	0x24009470
 8013dbc:	24009468 	.word	0x24009468
 8013dc0:	2400946c 	.word	0x2400946c
 8013dc4:	24009460 	.word	0x24009460
 8013dc8:	24009464 	.word	0x24009464

08013dcc <AudioOut_Start>:

void AudioOut_Start(void)
{
 8013dcc:	b580      	push	{r7, lr}
 8013dce:	af00      	add	r7, sp, #0
  if (audio_out_sai == NULL)
 8013dd0:	4b07      	ldr	r3, [pc, #28]	@ (8013df0 <AudioOut_Start+0x24>)
 8013dd2:	681b      	ldr	r3, [r3, #0]
 8013dd4:	2b00      	cmp	r3, #0
 8013dd6:	d008      	beq.n	8013dea <AudioOut_Start+0x1e>
  {
    return;
  }

  (void)HAL_SAI_Transmit_DMA(audio_out_sai, (uint8_t *)audio_out_buffer, AUDIO_OUT_BUFFER_SAMPLES);
 8013dd8:	4b05      	ldr	r3, [pc, #20]	@ (8013df0 <AudioOut_Start+0x24>)
 8013dda:	681b      	ldr	r3, [r3, #0]
 8013ddc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8013de0:	4904      	ldr	r1, [pc, #16]	@ (8013df4 <AudioOut_Start+0x28>)
 8013de2:	4618      	mov	r0, r3
 8013de4:	f7fb fc8e 	bl	800f704 <HAL_SAI_Transmit_DMA>
 8013de8:	e000      	b.n	8013dec <AudioOut_Start+0x20>
    return;
 8013dea:	bf00      	nop
}
 8013dec:	bd80      	pop	{r7, pc}
 8013dee:	bf00      	nop
 8013df0:	24009470 	.word	0x24009470
 8013df4:	24005460 	.word	0x24005460

08013df8 <AudioOut_ProcessHalf>:

void AudioOut_ProcessHalf(void)
{
 8013df8:	b580      	push	{r7, lr}
 8013dfa:	af00      	add	r7, sp, #0
  audio_out_fill_samples(0U, AUDIO_OUT_FRAMES_PER_HALF);
 8013dfc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8013e00:	2000      	movs	r0, #0
 8013e02:	f7ff ff27 	bl	8013c54 <audio_out_fill_samples>
  audio_out_half_events++;
 8013e06:	4b03      	ldr	r3, [pc, #12]	@ (8013e14 <AudioOut_ProcessHalf+0x1c>)
 8013e08:	681b      	ldr	r3, [r3, #0]
 8013e0a:	3301      	adds	r3, #1
 8013e0c:	4a01      	ldr	r2, [pc, #4]	@ (8013e14 <AudioOut_ProcessHalf+0x1c>)
 8013e0e:	6013      	str	r3, [r2, #0]
}
 8013e10:	bf00      	nop
 8013e12:	bd80      	pop	{r7, pc}
 8013e14:	24009460 	.word	0x24009460

08013e18 <AudioOut_ProcessFull>:

void AudioOut_ProcessFull(void)
{
 8013e18:	b580      	push	{r7, lr}
 8013e1a:	af00      	add	r7, sp, #0
  audio_out_fill_samples(AUDIO_OUT_FRAMES_PER_HALF, AUDIO_OUT_FRAMES_PER_HALF);
 8013e1c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8013e20:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8013e24:	f7ff ff16 	bl	8013c54 <audio_out_fill_samples>
  audio_out_full_events++;
 8013e28:	4b03      	ldr	r3, [pc, #12]	@ (8013e38 <AudioOut_ProcessFull+0x20>)
 8013e2a:	681b      	ldr	r3, [r3, #0]
 8013e2c:	3301      	adds	r3, #1
 8013e2e:	4a02      	ldr	r2, [pc, #8]	@ (8013e38 <AudioOut_ProcessFull+0x20>)
 8013e30:	6013      	str	r3, [r2, #0]
}
 8013e32:	bf00      	nop
 8013e34:	bd80      	pop	{r7, pc}
 8013e36:	bf00      	nop
 8013e38:	24009464 	.word	0x24009464

08013e3c <AudioOut_GetHalfEvents>:

uint32_t AudioOut_GetHalfEvents(void)
{
 8013e3c:	b480      	push	{r7}
 8013e3e:	af00      	add	r7, sp, #0
  return audio_out_half_events;
 8013e40:	4b03      	ldr	r3, [pc, #12]	@ (8013e50 <AudioOut_GetHalfEvents+0x14>)
 8013e42:	681b      	ldr	r3, [r3, #0]
}
 8013e44:	4618      	mov	r0, r3
 8013e46:	46bd      	mov	sp, r7
 8013e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e4c:	4770      	bx	lr
 8013e4e:	bf00      	nop
 8013e50:	24009460 	.word	0x24009460

08013e54 <AudioOut_GetFullEvents>:

uint32_t AudioOut_GetFullEvents(void)
{
 8013e54:	b480      	push	{r7}
 8013e56:	af00      	add	r7, sp, #0
  return audio_out_full_events;
 8013e58:	4b03      	ldr	r3, [pc, #12]	@ (8013e68 <AudioOut_GetFullEvents+0x14>)
 8013e5a:	681b      	ldr	r3, [r3, #0]
}
 8013e5c:	4618      	mov	r0, r3
 8013e5e:	46bd      	mov	sp, r7
 8013e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e64:	4770      	bx	lr
 8013e66:	bf00      	nop
 8013e68:	24009464 	.word	0x24009464

08013e6c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8013e6c:	b580      	push	{r7, lr}
 8013e6e:	b082      	sub	sp, #8
 8013e70:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8013e72:	4b11      	ldr	r3, [pc, #68]	@ (8013eb8 <MX_DMA_Init+0x4c>)
 8013e74:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8013e78:	4a0f      	ldr	r2, [pc, #60]	@ (8013eb8 <MX_DMA_Init+0x4c>)
 8013e7a:	f043 0301 	orr.w	r3, r3, #1
 8013e7e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8013e82:	4b0d      	ldr	r3, [pc, #52]	@ (8013eb8 <MX_DMA_Init+0x4c>)
 8013e84:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8013e88:	f003 0301 	and.w	r3, r3, #1
 8013e8c:	607b      	str	r3, [r7, #4]
 8013e8e:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8013e90:	2200      	movs	r2, #0
 8013e92:	2100      	movs	r1, #0
 8013e94:	200b      	movs	r0, #11
 8013e96:	f7f0 fe6e 	bl	8004b76 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8013e9a:	200b      	movs	r0, #11
 8013e9c:	f7f0 fe85 	bl	8004baa <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8013ea0:	2200      	movs	r2, #0
 8013ea2:	2100      	movs	r1, #0
 8013ea4:	200c      	movs	r0, #12
 8013ea6:	f7f0 fe66 	bl	8004b76 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8013eaa:	200c      	movs	r0, #12
 8013eac:	f7f0 fe7d 	bl	8004baa <HAL_NVIC_EnableIRQ>

}
 8013eb0:	bf00      	nop
 8013eb2:	3708      	adds	r7, #8
 8013eb4:	46bd      	mov	sp, r7
 8013eb6:	bd80      	pop	{r7, pc}
 8013eb8:	58024400 	.word	0x58024400

08013ebc <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8013ebc:	b580      	push	{r7, lr}
 8013ebe:	b088      	sub	sp, #32
 8013ec0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8013ec2:	1d3b      	adds	r3, r7, #4
 8013ec4:	2200      	movs	r2, #0
 8013ec6:	601a      	str	r2, [r3, #0]
 8013ec8:	605a      	str	r2, [r3, #4]
 8013eca:	609a      	str	r2, [r3, #8]
 8013ecc:	60da      	str	r2, [r3, #12]
 8013ece:	611a      	str	r2, [r3, #16]
 8013ed0:	615a      	str	r2, [r3, #20]
 8013ed2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8013ed4:	4b20      	ldr	r3, [pc, #128]	@ (8013f58 <MX_FMC_Init+0x9c>)
 8013ed6:	4a21      	ldr	r2, [pc, #132]	@ (8013f5c <MX_FMC_Init+0xa0>)
 8013ed8:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8013eda:	4b1f      	ldr	r3, [pc, #124]	@ (8013f58 <MX_FMC_Init+0x9c>)
 8013edc:	2200      	movs	r2, #0
 8013ede:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 8013ee0:	4b1d      	ldr	r3, [pc, #116]	@ (8013f58 <MX_FMC_Init+0x9c>)
 8013ee2:	2201      	movs	r2, #1
 8013ee4:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 8013ee6:	4b1c      	ldr	r3, [pc, #112]	@ (8013f58 <MX_FMC_Init+0x9c>)
 8013ee8:	2208      	movs	r2, #8
 8013eea:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8013eec:	4b1a      	ldr	r3, [pc, #104]	@ (8013f58 <MX_FMC_Init+0x9c>)
 8013eee:	2210      	movs	r2, #16
 8013ef0:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8013ef2:	4b19      	ldr	r3, [pc, #100]	@ (8013f58 <MX_FMC_Init+0x9c>)
 8013ef4:	2240      	movs	r2, #64	@ 0x40
 8013ef6:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8013ef8:	4b17      	ldr	r3, [pc, #92]	@ (8013f58 <MX_FMC_Init+0x9c>)
 8013efa:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8013efe:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8013f00:	4b15      	ldr	r3, [pc, #84]	@ (8013f58 <MX_FMC_Init+0x9c>)
 8013f02:	2200      	movs	r2, #0
 8013f04:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8013f06:	4b14      	ldr	r3, [pc, #80]	@ (8013f58 <MX_FMC_Init+0x9c>)
 8013f08:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8013f0c:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8013f0e:	4b12      	ldr	r3, [pc, #72]	@ (8013f58 <MX_FMC_Init+0x9c>)
 8013f10:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8013f14:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8013f16:	4b10      	ldr	r3, [pc, #64]	@ (8013f58 <MX_FMC_Init+0x9c>)
 8013f18:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8013f1c:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8013f1e:	2302      	movs	r3, #2
 8013f20:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8013f22:	2307      	movs	r3, #7
 8013f24:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8013f26:	2304      	movs	r3, #4
 8013f28:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8013f2a:	2307      	movs	r3, #7
 8013f2c:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8013f2e:	2303      	movs	r3, #3
 8013f30:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8013f32:	2302      	movs	r3, #2
 8013f34:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8013f36:	2302      	movs	r3, #2
 8013f38:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8013f3a:	1d3b      	adds	r3, r7, #4
 8013f3c:	4619      	mov	r1, r3
 8013f3e:	4806      	ldr	r0, [pc, #24]	@ (8013f58 <MX_FMC_Init+0x9c>)
 8013f40:	f7fc f84c 	bl	800ffdc <HAL_SDRAM_Init>
 8013f44:	4603      	mov	r3, r0
 8013f46:	2b00      	cmp	r3, #0
 8013f48:	d001      	beq.n	8013f4e <MX_FMC_Init+0x92>
  {
    Error_Handler( );
 8013f4a:	f000 fd47 	bl	80149dc <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8013f4e:	bf00      	nop
 8013f50:	3720      	adds	r7, #32
 8013f52:	46bd      	mov	sp, r7
 8013f54:	bd80      	pop	{r7, pc}
 8013f56:	bf00      	nop
 8013f58:	24009478 	.word	0x24009478
 8013f5c:	52004140 	.word	0x52004140

08013f60 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8013f60:	b580      	push	{r7, lr}
 8013f62:	b0b8      	sub	sp, #224	@ 0xe0
 8013f64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8013f66:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8013f6a:	2200      	movs	r2, #0
 8013f6c:	601a      	str	r2, [r3, #0]
 8013f6e:	605a      	str	r2, [r3, #4]
 8013f70:	609a      	str	r2, [r3, #8]
 8013f72:	60da      	str	r2, [r3, #12]
 8013f74:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8013f76:	4b58      	ldr	r3, [pc, #352]	@ (80140d8 <HAL_FMC_MspInit+0x178>)
 8013f78:	681b      	ldr	r3, [r3, #0]
 8013f7a:	2b00      	cmp	r3, #0
 8013f7c:	f040 80a7 	bne.w	80140ce <HAL_FMC_MspInit+0x16e>
    return;
  }
  FMC_Initialized = 1;
 8013f80:	4b55      	ldr	r3, [pc, #340]	@ (80140d8 <HAL_FMC_MspInit+0x178>)
 8013f82:	2201      	movs	r2, #1
 8013f84:	601a      	str	r2, [r3, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8013f86:	f107 0308 	add.w	r3, r7, #8
 8013f8a:	22c0      	movs	r2, #192	@ 0xc0
 8013f8c:	2100      	movs	r1, #0
 8013f8e:	4618      	mov	r0, r3
 8013f90:	f002 fc66 	bl	8016860 <memset>

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 8013f94:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8013f98:	f04f 0300 	mov.w	r3, #0
 8013f9c:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.PLL2.PLL2M = 5;
 8013fa0:	2305      	movs	r3, #5
 8013fa2:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2N = 160;
 8013fa4:	23a0      	movs	r3, #160	@ 0xa0
 8013fa6:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLL2.PLL2P = 8;
 8013fa8:	2308      	movs	r3, #8
 8013faa:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2Q = 1;
 8013fac:	2301      	movs	r3, #1
 8013fae:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2R = 8;
 8013fb0:	2308      	movs	r3, #8
 8013fb2:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 8013fb4:	2380      	movs	r3, #128	@ 0x80
 8013fb6:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8013fb8:	2300      	movs	r3, #0
 8013fba:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_PLL2;
 8013fbc:	2302      	movs	r3, #2
 8013fbe:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8013fc0:	f107 0308 	add.w	r3, r7, #8
 8013fc4:	4618      	mov	r0, r3
 8013fc6:	f7f8 fb65 	bl	800c694 <HAL_RCCEx_PeriphCLKConfig>
 8013fca:	4603      	mov	r3, r0
 8013fcc:	2b00      	cmp	r3, #0
 8013fce:	d001      	beq.n	8013fd4 <HAL_FMC_MspInit+0x74>
    {
      Error_Handler();
 8013fd0:	f000 fd04 	bl	80149dc <Error_Handler>
    }

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8013fd4:	4b41      	ldr	r3, [pc, #260]	@ (80140dc <HAL_FMC_MspInit+0x17c>)
 8013fd6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8013fda:	4a40      	ldr	r2, [pc, #256]	@ (80140dc <HAL_FMC_MspInit+0x17c>)
 8013fdc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8013fe0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8013fe4:	4b3d      	ldr	r3, [pc, #244]	@ (80140dc <HAL_FMC_MspInit+0x17c>)
 8013fe6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8013fea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8013fee:	607b      	str	r3, [r7, #4]
 8013ff0:	687b      	ldr	r3, [r7, #4]
  PG15   ------> FMC_SDNCAS
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8013ff2:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8013ff6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8013ffa:	2302      	movs	r3, #2
 8013ffc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014000:	2300      	movs	r3, #0
 8014002:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8014006:	2303      	movs	r3, #3
 8014008:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 801400c:	230c      	movs	r3, #12
 801400e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8014012:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8014016:	4619      	mov	r1, r3
 8014018:	4831      	ldr	r0, [pc, #196]	@ (80140e0 <HAL_FMC_MspInit+0x180>)
 801401a:	f7f3 fc29 	bl	8007870 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5;
 801401e:	232c      	movs	r3, #44	@ 0x2c
 8014020:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014024:	2302      	movs	r3, #2
 8014026:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801402a:	2300      	movs	r3, #0
 801402c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8014030:	2303      	movs	r3, #3
 8014032:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8014036:	230c      	movs	r3, #12
 8014038:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 801403c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8014040:	4619      	mov	r1, r3
 8014042:	4828      	ldr	r0, [pc, #160]	@ (80140e4 <HAL_FMC_MspInit+0x184>)
 8014044:	f7f3 fc14 	bl	8007870 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 8014048:	f248 1337 	movw	r3, #33079	@ 0x8137
 801404c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014050:	2302      	movs	r3, #2
 8014052:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014056:	2300      	movs	r3, #0
 8014058:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801405c:	2303      	movs	r3, #3
 801405e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8014062:	230c      	movs	r3, #12
 8014064:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8014068:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 801406c:	4619      	mov	r1, r3
 801406e:	481e      	ldr	r0, [pc, #120]	@ (80140e8 <HAL_FMC_MspInit+0x188>)
 8014070:	f7f3 fbfe 	bl	8007870 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8014074:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8014078:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801407c:	2302      	movs	r3, #2
 801407e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014082:	2300      	movs	r3, #0
 8014084:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8014088:	2303      	movs	r3, #3
 801408a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 801408e:	230c      	movs	r3, #12
 8014090:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8014094:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8014098:	4619      	mov	r1, r3
 801409a:	4814      	ldr	r0, [pc, #80]	@ (80140ec <HAL_FMC_MspInit+0x18c>)
 801409c:	f7f3 fbe8 	bl	8007870 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80140a0:	f24c 7303 	movw	r3, #50947	@ 0xc703
 80140a4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80140a8:	2302      	movs	r3, #2
 80140aa:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80140ae:	2300      	movs	r3, #0
 80140b0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80140b4:	2303      	movs	r3, #3
 80140b6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80140ba:	230c      	movs	r3, #12
 80140bc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80140c0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80140c4:	4619      	mov	r1, r3
 80140c6:	480a      	ldr	r0, [pc, #40]	@ (80140f0 <HAL_FMC_MspInit+0x190>)
 80140c8:	f7f3 fbd2 	bl	8007870 <HAL_GPIO_Init>
 80140cc:	e000      	b.n	80140d0 <HAL_FMC_MspInit+0x170>
    return;
 80140ce:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80140d0:	37e0      	adds	r7, #224	@ 0xe0
 80140d2:	46bd      	mov	sp, r7
 80140d4:	bd80      	pop	{r7, pc}
 80140d6:	bf00      	nop
 80140d8:	240094ac 	.word	0x240094ac
 80140dc:	58024400 	.word	0x58024400
 80140e0:	58021400 	.word	0x58021400
 80140e4:	58021c00 	.word	0x58021c00
 80140e8:	58021800 	.word	0x58021800
 80140ec:	58021000 	.word	0x58021000
 80140f0:	58020c00 	.word	0x58020c00

080140f4 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 80140f4:	b580      	push	{r7, lr}
 80140f6:	b082      	sub	sp, #8
 80140f8:	af00      	add	r7, sp, #0
 80140fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80140fc:	f7ff ff30 	bl	8013f60 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8014100:	bf00      	nop
 8014102:	3708      	adds	r7, #8
 8014104:	46bd      	mov	sp, r7
 8014106:	bd80      	pop	{r7, pc}

08014108 <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 8014108:	b580      	push	{r7, lr}
 801410a:	b08c      	sub	sp, #48	@ 0x30
 801410c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801410e:	f107 031c 	add.w	r3, r7, #28
 8014112:	2200      	movs	r2, #0
 8014114:	601a      	str	r2, [r3, #0]
 8014116:	605a      	str	r2, [r3, #4]
 8014118:	609a      	str	r2, [r3, #8]
 801411a:	60da      	str	r2, [r3, #12]
 801411c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 801411e:	4b40      	ldr	r3, [pc, #256]	@ (8014220 <MX_GPIO_Init+0x118>)
 8014120:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8014124:	4a3e      	ldr	r2, [pc, #248]	@ (8014220 <MX_GPIO_Init+0x118>)
 8014126:	f043 0310 	orr.w	r3, r3, #16
 801412a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801412e:	4b3c      	ldr	r3, [pc, #240]	@ (8014220 <MX_GPIO_Init+0x118>)
 8014130:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8014134:	f003 0310 	and.w	r3, r3, #16
 8014138:	61bb      	str	r3, [r7, #24]
 801413a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 801413c:	4b38      	ldr	r3, [pc, #224]	@ (8014220 <MX_GPIO_Init+0x118>)
 801413e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8014142:	4a37      	ldr	r2, [pc, #220]	@ (8014220 <MX_GPIO_Init+0x118>)
 8014144:	f043 0320 	orr.w	r3, r3, #32
 8014148:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801414c:	4b34      	ldr	r3, [pc, #208]	@ (8014220 <MX_GPIO_Init+0x118>)
 801414e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8014152:	f003 0320 	and.w	r3, r3, #32
 8014156:	617b      	str	r3, [r7, #20]
 8014158:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 801415a:	4b31      	ldr	r3, [pc, #196]	@ (8014220 <MX_GPIO_Init+0x118>)
 801415c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8014160:	4a2f      	ldr	r2, [pc, #188]	@ (8014220 <MX_GPIO_Init+0x118>)
 8014162:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014166:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801416a:	4b2d      	ldr	r3, [pc, #180]	@ (8014220 <MX_GPIO_Init+0x118>)
 801416c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8014170:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014174:	613b      	str	r3, [r7, #16]
 8014176:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8014178:	4b29      	ldr	r3, [pc, #164]	@ (8014220 <MX_GPIO_Init+0x118>)
 801417a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801417e:	4a28      	ldr	r2, [pc, #160]	@ (8014220 <MX_GPIO_Init+0x118>)
 8014180:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014184:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8014188:	4b25      	ldr	r3, [pc, #148]	@ (8014220 <MX_GPIO_Init+0x118>)
 801418a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801418e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014192:	60fb      	str	r3, [r7, #12]
 8014194:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8014196:	4b22      	ldr	r3, [pc, #136]	@ (8014220 <MX_GPIO_Init+0x118>)
 8014198:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801419c:	4a20      	ldr	r2, [pc, #128]	@ (8014220 <MX_GPIO_Init+0x118>)
 801419e:	f043 0302 	orr.w	r3, r3, #2
 80141a2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80141a6:	4b1e      	ldr	r3, [pc, #120]	@ (8014220 <MX_GPIO_Init+0x118>)
 80141a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80141ac:	f003 0302 	and.w	r3, r3, #2
 80141b0:	60bb      	str	r3, [r7, #8]
 80141b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80141b4:	4b1a      	ldr	r3, [pc, #104]	@ (8014220 <MX_GPIO_Init+0x118>)
 80141b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80141ba:	4a19      	ldr	r2, [pc, #100]	@ (8014220 <MX_GPIO_Init+0x118>)
 80141bc:	f043 0308 	orr.w	r3, r3, #8
 80141c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80141c4:	4b16      	ldr	r3, [pc, #88]	@ (8014220 <MX_GPIO_Init+0x118>)
 80141c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80141ca:	f003 0308 	and.w	r3, r3, #8
 80141ce:	607b      	str	r3, [r7, #4]
 80141d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80141d2:	4b13      	ldr	r3, [pc, #76]	@ (8014220 <MX_GPIO_Init+0x118>)
 80141d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80141d8:	4a11      	ldr	r2, [pc, #68]	@ (8014220 <MX_GPIO_Init+0x118>)
 80141da:	f043 0301 	orr.w	r3, r3, #1
 80141de:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80141e2:	4b0f      	ldr	r3, [pc, #60]	@ (8014220 <MX_GPIO_Init+0x118>)
 80141e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80141e8:	f003 0301 	and.w	r3, r3, #1
 80141ec:	603b      	str	r3, [r7, #0]
 80141ee:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin, GPIO_PIN_RESET);
 80141f0:	2200      	movs	r2, #0
 80141f2:	2180      	movs	r1, #128	@ 0x80
 80141f4:	480b      	ldr	r0, [pc, #44]	@ (8014224 <MX_GPIO_Init+0x11c>)
 80141f6:	f7f3 fceb 	bl	8007bd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_DEBUG_Pin */
  GPIO_InitStruct.Pin = LED_DEBUG_Pin;
 80141fa:	2380      	movs	r3, #128	@ 0x80
 80141fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80141fe:	2301      	movs	r3, #1
 8014200:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014202:	2300      	movs	r3, #0
 8014204:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8014206:	2300      	movs	r3, #0
 8014208:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LED_DEBUG_GPIO_Port, &GPIO_InitStruct);
 801420a:	f107 031c 	add.w	r3, r7, #28
 801420e:	4619      	mov	r1, r3
 8014210:	4804      	ldr	r0, [pc, #16]	@ (8014224 <MX_GPIO_Init+0x11c>)
 8014212:	f7f3 fb2d 	bl	8007870 <HAL_GPIO_Init>

}
 8014216:	bf00      	nop
 8014218:	3730      	adds	r7, #48	@ 0x30
 801421a:	46bd      	mov	sp, r7
 801421c:	bd80      	pop	{r7, pc}
 801421e:	bf00      	nop
 8014220:	58024400 	.word	0x58024400
 8014224:	58021c00 	.word	0x58021c00

08014228 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8014228:	b580      	push	{r7, lr}
 801422a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 801422c:	4b1b      	ldr	r3, [pc, #108]	@ (801429c <MX_I2C1_Init+0x74>)
 801422e:	4a1c      	ldr	r2, [pc, #112]	@ (80142a0 <MX_I2C1_Init+0x78>)
 8014230:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10C0ECFF;
 8014232:	4b1a      	ldr	r3, [pc, #104]	@ (801429c <MX_I2C1_Init+0x74>)
 8014234:	4a1b      	ldr	r2, [pc, #108]	@ (80142a4 <MX_I2C1_Init+0x7c>)
 8014236:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8014238:	4b18      	ldr	r3, [pc, #96]	@ (801429c <MX_I2C1_Init+0x74>)
 801423a:	2200      	movs	r2, #0
 801423c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 801423e:	4b17      	ldr	r3, [pc, #92]	@ (801429c <MX_I2C1_Init+0x74>)
 8014240:	2201      	movs	r2, #1
 8014242:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8014244:	4b15      	ldr	r3, [pc, #84]	@ (801429c <MX_I2C1_Init+0x74>)
 8014246:	2200      	movs	r2, #0
 8014248:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 801424a:	4b14      	ldr	r3, [pc, #80]	@ (801429c <MX_I2C1_Init+0x74>)
 801424c:	2200      	movs	r2, #0
 801424e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8014250:	4b12      	ldr	r3, [pc, #72]	@ (801429c <MX_I2C1_Init+0x74>)
 8014252:	2200      	movs	r2, #0
 8014254:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8014256:	4b11      	ldr	r3, [pc, #68]	@ (801429c <MX_I2C1_Init+0x74>)
 8014258:	2200      	movs	r2, #0
 801425a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 801425c:	4b0f      	ldr	r3, [pc, #60]	@ (801429c <MX_I2C1_Init+0x74>)
 801425e:	2200      	movs	r2, #0
 8014260:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8014262:	480e      	ldr	r0, [pc, #56]	@ (801429c <MX_I2C1_Init+0x74>)
 8014264:	f7f5 fe12 	bl	8009e8c <HAL_I2C_Init>
 8014268:	4603      	mov	r3, r0
 801426a:	2b00      	cmp	r3, #0
 801426c:	d001      	beq.n	8014272 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 801426e:	f000 fbb5 	bl	80149dc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8014272:	2100      	movs	r1, #0
 8014274:	4809      	ldr	r0, [pc, #36]	@ (801429c <MX_I2C1_Init+0x74>)
 8014276:	f7f5 fea5 	bl	8009fc4 <HAL_I2CEx_ConfigAnalogFilter>
 801427a:	4603      	mov	r3, r0
 801427c:	2b00      	cmp	r3, #0
 801427e:	d001      	beq.n	8014284 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8014280:	f000 fbac 	bl	80149dc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8014284:	2100      	movs	r1, #0
 8014286:	4805      	ldr	r0, [pc, #20]	@ (801429c <MX_I2C1_Init+0x74>)
 8014288:	f7f5 fee7 	bl	800a05a <HAL_I2CEx_ConfigDigitalFilter>
 801428c:	4603      	mov	r3, r0
 801428e:	2b00      	cmp	r3, #0
 8014290:	d001      	beq.n	8014296 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8014292:	f000 fba3 	bl	80149dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8014296:	bf00      	nop
 8014298:	bd80      	pop	{r7, pc}
 801429a:	bf00      	nop
 801429c:	240094b0 	.word	0x240094b0
 80142a0:	40005400 	.word	0x40005400
 80142a4:	10c0ecff 	.word	0x10c0ecff

080142a8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80142a8:	b580      	push	{r7, lr}
 80142aa:	b0ba      	sub	sp, #232	@ 0xe8
 80142ac:	af00      	add	r7, sp, #0
 80142ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80142b0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80142b4:	2200      	movs	r2, #0
 80142b6:	601a      	str	r2, [r3, #0]
 80142b8:	605a      	str	r2, [r3, #4]
 80142ba:	609a      	str	r2, [r3, #8]
 80142bc:	60da      	str	r2, [r3, #12]
 80142be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80142c0:	f107 0310 	add.w	r3, r7, #16
 80142c4:	22c0      	movs	r2, #192	@ 0xc0
 80142c6:	2100      	movs	r1, #0
 80142c8:	4618      	mov	r0, r3
 80142ca:	f002 fac9 	bl	8016860 <memset>
  if(i2cHandle->Instance==I2C1)
 80142ce:	687b      	ldr	r3, [r7, #4]
 80142d0:	681b      	ldr	r3, [r3, #0]
 80142d2:	4a26      	ldr	r2, [pc, #152]	@ (801436c <HAL_I2C_MspInit+0xc4>)
 80142d4:	4293      	cmp	r3, r2
 80142d6:	d145      	bne.n	8014364 <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80142d8:	f04f 0208 	mov.w	r2, #8
 80142dc:	f04f 0300 	mov.w	r3, #0
 80142e0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80142e4:	2300      	movs	r3, #0
 80142e6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80142ea:	f107 0310 	add.w	r3, r7, #16
 80142ee:	4618      	mov	r0, r3
 80142f0:	f7f8 f9d0 	bl	800c694 <HAL_RCCEx_PeriphCLKConfig>
 80142f4:	4603      	mov	r3, r0
 80142f6:	2b00      	cmp	r3, #0
 80142f8:	d001      	beq.n	80142fe <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 80142fa:	f000 fb6f 	bl	80149dc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80142fe:	4b1c      	ldr	r3, [pc, #112]	@ (8014370 <HAL_I2C_MspInit+0xc8>)
 8014300:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8014304:	4a1a      	ldr	r2, [pc, #104]	@ (8014370 <HAL_I2C_MspInit+0xc8>)
 8014306:	f043 0302 	orr.w	r3, r3, #2
 801430a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801430e:	4b18      	ldr	r3, [pc, #96]	@ (8014370 <HAL_I2C_MspInit+0xc8>)
 8014310:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8014314:	f003 0302 	and.w	r3, r3, #2
 8014318:	60fb      	str	r3, [r7, #12]
 801431a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 801431c:	23c0      	movs	r3, #192	@ 0xc0
 801431e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8014322:	2312      	movs	r3, #18
 8014324:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014328:	2300      	movs	r3, #0
 801432a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801432e:	2300      	movs	r3, #0
 8014330:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8014334:	2304      	movs	r3, #4
 8014336:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801433a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 801433e:	4619      	mov	r1, r3
 8014340:	480c      	ldr	r0, [pc, #48]	@ (8014374 <HAL_I2C_MspInit+0xcc>)
 8014342:	f7f3 fa95 	bl	8007870 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8014346:	4b0a      	ldr	r3, [pc, #40]	@ (8014370 <HAL_I2C_MspInit+0xc8>)
 8014348:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801434c:	4a08      	ldr	r2, [pc, #32]	@ (8014370 <HAL_I2C_MspInit+0xc8>)
 801434e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8014352:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8014356:	4b06      	ldr	r3, [pc, #24]	@ (8014370 <HAL_I2C_MspInit+0xc8>)
 8014358:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801435c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8014360:	60bb      	str	r3, [r7, #8]
 8014362:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8014364:	bf00      	nop
 8014366:	37e8      	adds	r7, #232	@ 0xe8
 8014368:	46bd      	mov	sp, r7
 801436a:	bd80      	pop	{r7, pc}
 801436c:	40005400 	.word	0x40005400
 8014370:	58024400 	.word	0x58024400
 8014374:	58020400 	.word	0x58020400

08014378 <sdram_swap16>:
 *
 * Do NOT use direct 32-bit pointers on SDRAM without the swap.
 * ========================================================= */

static inline uint32_t sdram_swap16(uint32_t value)
{
 8014378:	b480      	push	{r7}
 801437a:	b083      	sub	sp, #12
 801437c:	af00      	add	r7, sp, #0
 801437e:	6078      	str	r0, [r7, #4]
    return (value >> 16) | (value << 16);
 8014380:	687b      	ldr	r3, [r7, #4]
 8014382:	ea4f 4333 	mov.w	r3, r3, ror #16
}
 8014386:	4618      	mov	r0, r3
 8014388:	370c      	adds	r7, #12
 801438a:	46bd      	mov	sp, r7
 801438c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014390:	4770      	bx	lr

08014392 <sdram_write32>:

static inline void sdram_write32(uint32_t index, uint32_t value)
{
 8014392:	b590      	push	{r4, r7, lr}
 8014394:	b085      	sub	sp, #20
 8014396:	af00      	add	r7, sp, #0
 8014398:	6078      	str	r0, [r7, #4]
 801439a:	6039      	str	r1, [r7, #0]
    volatile uint32_t *mem = (uint32_t *)SDRAM_BANK_ADDR;
 801439c:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 80143a0:	60fb      	str	r3, [r7, #12]
    mem[index] = sdram_swap16(value);   /*  swap on write */
 80143a2:	687b      	ldr	r3, [r7, #4]
 80143a4:	009b      	lsls	r3, r3, #2
 80143a6:	68fa      	ldr	r2, [r7, #12]
 80143a8:	18d4      	adds	r4, r2, r3
 80143aa:	6838      	ldr	r0, [r7, #0]
 80143ac:	f7ff ffe4 	bl	8014378 <sdram_swap16>
 80143b0:	4603      	mov	r3, r0
 80143b2:	6023      	str	r3, [r4, #0]
}
 80143b4:	bf00      	nop
 80143b6:	3714      	adds	r7, #20
 80143b8:	46bd      	mov	sp, r7
 80143ba:	bd90      	pop	{r4, r7, pc}

080143bc <sdram_read32>:

static inline uint32_t sdram_read32(uint32_t index)
{
 80143bc:	b580      	push	{r7, lr}
 80143be:	b084      	sub	sp, #16
 80143c0:	af00      	add	r7, sp, #0
 80143c2:	6078      	str	r0, [r7, #4]
    volatile uint32_t *mem = (uint32_t *)SDRAM_BANK_ADDR;
 80143c4:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 80143c8:	60fb      	str	r3, [r7, #12]
    uint32_t raw = mem[index];
 80143ca:	687b      	ldr	r3, [r7, #4]
 80143cc:	009b      	lsls	r3, r3, #2
 80143ce:	68fa      	ldr	r2, [r7, #12]
 80143d0:	4413      	add	r3, r2
 80143d2:	681b      	ldr	r3, [r3, #0]
 80143d4:	60bb      	str	r3, [r7, #8]
    return sdram_swap16(raw);           /*  swap on read */
 80143d6:	68b8      	ldr	r0, [r7, #8]
 80143d8:	f7ff ffce 	bl	8014378 <sdram_swap16>
 80143dc:	4603      	mov	r3, r0
}
 80143de:	4618      	mov	r0, r3
 80143e0:	3710      	adds	r7, #16
 80143e2:	46bd      	mov	sp, r7
 80143e4:	bd80      	pop	{r7, pc}
	...

080143e8 <uart_log>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static void uart_log(const char *message)
{
 80143e8:	b580      	push	{r7, lr}
 80143ea:	b082      	sub	sp, #8
 80143ec:	af00      	add	r7, sp, #0
 80143ee:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)message, (uint16_t)strlen(message), 10);
 80143f0:	6878      	ldr	r0, [r7, #4]
 80143f2:	f7eb ff75 	bl	80002e0 <strlen>
 80143f6:	4603      	mov	r3, r0
 80143f8:	b29a      	uxth	r2, r3
 80143fa:	230a      	movs	r3, #10
 80143fc:	6879      	ldr	r1, [r7, #4]
 80143fe:	4803      	ldr	r0, [pc, #12]	@ (801440c <uart_log+0x24>)
 8014400:	f7fb fed5 	bl	80101ae <HAL_UART_Transmit>
}
 8014404:	bf00      	nop
 8014406:	3708      	adds	r7, #8
 8014408:	46bd      	mov	sp, r7
 801440a:	bd80      	pop	{r7, pc}
 801440c:	24011b98 	.word	0x24011b98

08014410 <SDRAM_Alloc_Test_Stop>:
    snprintf(__buf, sizeof(__buf), fmt, __VA_ARGS__); \
    uart_log(__buf); \
  } while(0)

static void SDRAM_Alloc_Test_Stop(uint32_t index, uint32_t got, uint32_t expected)
{
 8014410:	b580      	push	{r7, lr}
 8014412:	b0a6      	sub	sp, #152	@ 0x98
 8014414:	af02      	add	r7, sp, #8
 8014416:	60f8      	str	r0, [r7, #12]
 8014418:	60b9      	str	r1, [r7, #8]
 801441a:	607a      	str	r2, [r7, #4]
  LOGF("SDRAM alloc test FAILED idx=%lu got=0x%08lX expected=0x%08lX\r\n",
 801441c:	f107 0010 	add.w	r0, r7, #16
 8014420:	687b      	ldr	r3, [r7, #4]
 8014422:	9301      	str	r3, [sp, #4]
 8014424:	68bb      	ldr	r3, [r7, #8]
 8014426:	9300      	str	r3, [sp, #0]
 8014428:	68fb      	ldr	r3, [r7, #12]
 801442a:	4a06      	ldr	r2, [pc, #24]	@ (8014444 <SDRAM_Alloc_Test_Stop+0x34>)
 801442c:	2180      	movs	r1, #128	@ 0x80
 801442e:	f002 f9e1 	bl	80167f4 <sniprintf>
 8014432:	f107 0310 	add.w	r3, r7, #16
 8014436:	4618      	mov	r0, r3
 8014438:	f7ff ffd6 	bl	80143e8 <uart_log>
       (unsigned long)index,
       (unsigned long)got,
       (unsigned long)expected);
  while (1)
  {
    HAL_Delay(100);
 801443c:	2064      	movs	r0, #100	@ 0x64
 801443e:	f7f0 fa8f 	bl	8004960 <HAL_Delay>
 8014442:	e7fb      	b.n	801443c <SDRAM_Alloc_Test_Stop+0x2c>
 8014444:	08017374 	.word	0x08017374

08014448 <SDRAM_Alloc_Test>:
  }
}

static void SDRAM_Alloc_Test(void)
{
 8014448:	b580      	push	{r7, lr}
 801444a:	b0b2      	sub	sp, #200	@ 0xc8
 801444c:	af02      	add	r7, sp, #8
  const uint32_t block1_size = 1024U * 1024U;
 801444e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8014452:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  const uint32_t block2_size = 512U * 1024U;
 8014456:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801445a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  SDRAM_Alloc_Reset();
 801445e:	f001 facb 	bl	80159f8 <SDRAM_Alloc_Reset>

  uint16_t *block16 = (uint16_t *)SDRAM_Alloc(block1_size, 2U);
 8014462:	2102      	movs	r1, #2
 8014464:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 8014468:	f001 faec 	bl	8015a44 <SDRAM_Alloc>
 801446c:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
  uint32_t *block32 = (uint32_t *)SDRAM_Alloc(block2_size, 4U);
 8014470:	2104      	movs	r1, #4
 8014472:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8014476:	f001 fae5 	bl	8015a44 <SDRAM_Alloc>
 801447a:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0

  LOGF("SDRAM alloc block1=%p size=%lu\r\n", (void *)block16, (unsigned long)block1_size);
 801447e:	1d38      	adds	r0, r7, #4
 8014480:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8014484:	9300      	str	r3, [sp, #0]
 8014486:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801448a:	4a6b      	ldr	r2, [pc, #428]	@ (8014638 <SDRAM_Alloc_Test+0x1f0>)
 801448c:	2180      	movs	r1, #128	@ 0x80
 801448e:	f002 f9b1 	bl	80167f4 <sniprintf>
 8014492:	1d3b      	adds	r3, r7, #4
 8014494:	4618      	mov	r0, r3
 8014496:	f7ff ffa7 	bl	80143e8 <uart_log>
  LOGF("SDRAM alloc block2=%p size=%lu\r\n", (void *)block32, (unsigned long)block2_size);
 801449a:	1d38      	adds	r0, r7, #4
 801449c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80144a0:	9300      	str	r3, [sp, #0]
 80144a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80144a6:	4a65      	ldr	r2, [pc, #404]	@ (801463c <SDRAM_Alloc_Test+0x1f4>)
 80144a8:	2180      	movs	r1, #128	@ 0x80
 80144aa:	f002 f9a3 	bl	80167f4 <sniprintf>
 80144ae:	1d3b      	adds	r3, r7, #4
 80144b0:	4618      	mov	r0, r3
 80144b2:	f7ff ff99 	bl	80143e8 <uart_log>

  if ((block16 == NULL) || (block32 == NULL))
 80144b6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80144ba:	2b00      	cmp	r3, #0
 80144bc:	d003      	beq.n	80144c6 <SDRAM_Alloc_Test+0x7e>
 80144be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80144c2:	2b00      	cmp	r3, #0
 80144c4:	d106      	bne.n	80144d4 <SDRAM_Alloc_Test+0x8c>
  {
    LOG("SDRAM alloc test FAILED: out of memory\r\n");
 80144c6:	485e      	ldr	r0, [pc, #376]	@ (8014640 <SDRAM_Alloc_Test+0x1f8>)
 80144c8:	f7ff ff8e 	bl	80143e8 <uart_log>
    while (1)
    {
      HAL_Delay(100);
 80144cc:	2064      	movs	r0, #100	@ 0x64
 80144ce:	f7f0 fa47 	bl	8004960 <HAL_Delay>
 80144d2:	e7fb      	b.n	80144cc <SDRAM_Alloc_Test+0x84>
    }
  }

  /* 16-bit pattern test (safe on x16 bus). */
  uint32_t count16 = block1_size / sizeof(uint16_t);
 80144d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80144d8:	085b      	lsrs	r3, r3, #1
 80144da:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  for (uint32_t i = 0; i < count16; i++)
 80144de:	2300      	movs	r3, #0
 80144e0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80144e4:	e011      	b.n	801450a <SDRAM_Alloc_Test+0xc2>
  {
    block16[i] = (uint16_t)(0xA500U ^ (uint16_t)i);
 80144e6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80144ea:	b299      	uxth	r1, r3
 80144ec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80144f0:	005b      	lsls	r3, r3, #1
 80144f2:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80144f6:	441a      	add	r2, r3
 80144f8:	4b52      	ldr	r3, [pc, #328]	@ (8014644 <SDRAM_Alloc_Test+0x1fc>)
 80144fa:	404b      	eors	r3, r1
 80144fc:	b29b      	uxth	r3, r3
 80144fe:	8013      	strh	r3, [r2, #0]
  for (uint32_t i = 0; i < count16; i++)
 8014500:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8014504:	3301      	adds	r3, #1
 8014506:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 801450a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 801450e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8014512:	429a      	cmp	r2, r3
 8014514:	d3e7      	bcc.n	80144e6 <SDRAM_Alloc_Test+0x9e>
  }

  for (uint32_t i = 0; i < count16; i++)
 8014516:	2300      	movs	r3, #0
 8014518:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 801451c:	e025      	b.n	801456a <SDRAM_Alloc_Test+0x122>
  {
    uint16_t expected = (uint16_t)(0xA500U ^ (uint16_t)i);
 801451e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8014522:	b29a      	uxth	r2, r3
 8014524:	4b47      	ldr	r3, [pc, #284]	@ (8014644 <SDRAM_Alloc_Test+0x1fc>)
 8014526:	4053      	eors	r3, r2
 8014528:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
    if (block16[i] != expected)
 801452c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8014530:	005b      	lsls	r3, r3, #1
 8014532:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8014536:	4413      	add	r3, r2
 8014538:	881b      	ldrh	r3, [r3, #0]
 801453a:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 801453e:	429a      	cmp	r2, r3
 8014540:	d00e      	beq.n	8014560 <SDRAM_Alloc_Test+0x118>
    {
      SDRAM_Alloc_Test_Stop(i, block16[i], expected);
 8014542:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8014546:	005b      	lsls	r3, r3, #1
 8014548:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 801454c:	4413      	add	r3, r2
 801454e:	881b      	ldrh	r3, [r3, #0]
 8014550:	4619      	mov	r1, r3
 8014552:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8014556:	461a      	mov	r2, r3
 8014558:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 801455c:	f7ff ff58 	bl	8014410 <SDRAM_Alloc_Test_Stop>
  for (uint32_t i = 0; i < count16; i++)
 8014560:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8014564:	3301      	adds	r3, #1
 8014566:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 801456a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 801456e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8014572:	429a      	cmp	r2, r3
 8014574:	d3d3      	bcc.n	801451e <SDRAM_Alloc_Test+0xd6>
    }
  }

  /* 32-bit pattern test using swap-safe helpers. */
  uint32_t count32 = block2_size / sizeof(uint32_t);
 8014576:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801457a:	089b      	lsrs	r3, r3, #2
 801457c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  uint32_t base_index = ((uint32_t)(uintptr_t)block32 - SDRAM_BANK_ADDR) / sizeof(uint32_t);
 8014580:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8014584:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8014588:	089b      	lsrs	r3, r3, #2
 801458a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

  for (uint32_t i = 0; i < count32; i++)
 801458e:	2300      	movs	r3, #0
 8014590:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8014594:	e015      	b.n	80145c2 <SDRAM_Alloc_Test+0x17a>
  {
    uint32_t value = 0x5A5A0000U | (i & 0xFFFFU);
 8014596:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801459a:	b29a      	uxth	r2, r3
 801459c:	4b2a      	ldr	r3, [pc, #168]	@ (8014648 <SDRAM_Alloc_Test+0x200>)
 801459e:	4313      	orrs	r3, r2
 80145a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    sdram_write32(base_index + i, value);
 80145a4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80145a8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80145ac:	4413      	add	r3, r2
 80145ae:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 80145b2:	4618      	mov	r0, r3
 80145b4:	f7ff feed 	bl	8014392 <sdram_write32>
  for (uint32_t i = 0; i < count32; i++)
 80145b8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80145bc:	3301      	adds	r3, #1
 80145be:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80145c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80145c6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80145ca:	429a      	cmp	r2, r3
 80145cc:	d3e3      	bcc.n	8014596 <SDRAM_Alloc_Test+0x14e>
  }

  for (uint32_t i = 0; i < count32; i++)
 80145ce:	2300      	movs	r3, #0
 80145d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80145d4:	e023      	b.n	801461e <SDRAM_Alloc_Test+0x1d6>
  {
    uint32_t expected = 0x5A5A0000U | (i & 0xFFFFU);
 80145d6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80145da:	b29a      	uxth	r2, r3
 80145dc:	4b1a      	ldr	r3, [pc, #104]	@ (8014648 <SDRAM_Alloc_Test+0x200>)
 80145de:	4313      	orrs	r3, r2
 80145e0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    uint32_t read_value = sdram_read32(base_index + i);
 80145e4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80145e8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80145ec:	4413      	add	r3, r2
 80145ee:	4618      	mov	r0, r3
 80145f0:	f7ff fee4 	bl	80143bc <sdram_read32>
 80145f4:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
    if (read_value != expected)
 80145f8:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 80145fc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8014600:	429a      	cmp	r2, r3
 8014602:	d007      	beq.n	8014614 <SDRAM_Alloc_Test+0x1cc>
    {
      SDRAM_Alloc_Test_Stop(i, read_value, expected);
 8014604:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8014608:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 801460c:	f8d7 00b0 	ldr.w	r0, [r7, #176]	@ 0xb0
 8014610:	f7ff fefe 	bl	8014410 <SDRAM_Alloc_Test_Stop>
  for (uint32_t i = 0; i < count32; i++)
 8014614:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8014618:	3301      	adds	r3, #1
 801461a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 801461e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8014622:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8014626:	429a      	cmp	r2, r3
 8014628:	d3d5      	bcc.n	80145d6 <SDRAM_Alloc_Test+0x18e>
    }
  }

  LOG("SDRAM alloc test OK\r\n");
 801462a:	4808      	ldr	r0, [pc, #32]	@ (801464c <SDRAM_Alloc_Test+0x204>)
 801462c:	f7ff fedc 	bl	80143e8 <uart_log>
}
 8014630:	bf00      	nop
 8014632:	37c0      	adds	r7, #192	@ 0xc0
 8014634:	46bd      	mov	sp, r7
 8014636:	bd80      	pop	{r7, pc}
 8014638:	080173b4 	.word	0x080173b4
 801463c:	080173d8 	.word	0x080173d8
 8014640:	080173fc 	.word	0x080173fc
 8014644:	ffffa500 	.word	0xffffa500
 8014648:	5a5a0000 	.word	0x5a5a0000
 801464c:	08017428 	.word	0x08017428

08014650 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8014650:	b590      	push	{r4, r7, lr}
 8014652:	b0af      	sub	sp, #188	@ 0xbc
 8014654:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8014656:	f7f0 f8f1 	bl	800483c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 801465a:	f000 f8cb 	bl	80147f4 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 801465e:	f000 f945 	bl	80148ec <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8014662:	f7ff fd51 	bl	8014108 <MX_GPIO_Init>
  MX_DMA_Init();
 8014666:	f7ff fc01 	bl	8013e6c <MX_DMA_Init>
  MX_SAI1_Init();
 801466a:	f000 fe5d 	bl	8015328 <MX_SAI1_Init>
  MX_USART1_UART_Init();
 801466e:	f001 fbd9 	bl	8015e24 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8014672:	f7ff fdd9 	bl	8014228 <MX_I2C1_Init>
  MX_FMC_Init();
 8014676:	f7ff fc21 	bl	8013ebc <MX_FMC_Init>
  /* USER CODE BEGIN 2 */
  LOG("FMC init OK\r\n");
 801467a:	4852      	ldr	r0, [pc, #328]	@ (80147c4 <main+0x174>)
 801467c:	f7ff feb4 	bl	80143e8 <uart_log>
  LOG("Starting SDRAM init...\r\n");
 8014680:	4851      	ldr	r0, [pc, #324]	@ (80147c8 <main+0x178>)
 8014682:	f7ff feb1 	bl	80143e8 <uart_log>
  SDRAM_Init();
 8014686:	f001 f855 	bl	8015734 <SDRAM_Init>
  LOG("SDRAM init done\r\n");
 801468a:	4850      	ldr	r0, [pc, #320]	@ (80147cc <main+0x17c>)
 801468c:	f7ff feac 	bl	80143e8 <uart_log>
  LOG("Starting SDRAM test...\r\n");
 8014690:	484f      	ldr	r0, [pc, #316]	@ (80147d0 <main+0x180>)
 8014692:	f7ff fea9 	bl	80143e8 <uart_log>
  SDRAM_Test();
 8014696:	f001 f87b 	bl	8015790 <SDRAM_Test>
  SDRAM_Alloc_Test();
 801469a:	f7ff fed5 	bl	8014448 <SDRAM_Alloc_Test>


  MX_USB_DEVICE_Init();
 801469e:	f7ef f8e5 	bl	800386c <MX_USB_DEVICE_Init>
  MX_USB_HOST_Init();
 80146a2:	f7ef f939 	bl	8003918 <MX_USB_HOST_Init>
  char log_buffer[128];

  /* Init audio */
  AudioOut_Init(&hsai_BlockA1);
 80146a6:	484b      	ldr	r0, [pc, #300]	@ (80147d4 <main+0x184>)
 80146a8:	f7ff fb68 	bl	8013d7c <AudioOut_Init>
  AudioIn_Init(&hsai_BlockB1);
 80146ac:	484a      	ldr	r0, [pc, #296]	@ (80147d8 <main+0x188>)
 80146ae:	f7ff fa19 	bl	8013ae4 <AudioIn_Init>


  AudioOut_Start();
 80146b2:	f7ff fb8b 	bl	8013dcc <AudioOut_Start>
  (void)HAL_SAI_Receive_DMA(&hsai_BlockB1,
                            (uint8_t *)AudioIn_GetBuffer(),
 80146b6:	f7ff fa7f 	bl	8013bb8 <AudioIn_GetBuffer>
 80146ba:	4604      	mov	r4, r0
                            AudioIn_GetBufferSamples());
 80146bc:	f7ff faa8 	bl	8013c10 <AudioIn_GetBufferSamples>
 80146c0:	4603      	mov	r3, r0
  (void)HAL_SAI_Receive_DMA(&hsai_BlockB1,
 80146c2:	b29b      	uxth	r3, r3
 80146c4:	461a      	mov	r2, r3
 80146c6:	4621      	mov	r1, r4
 80146c8:	4843      	ldr	r0, [pc, #268]	@ (80147d8 <main+0x188>)
 80146ca:	f7fb f8d1 	bl	800f870 <HAL_SAI_Receive_DMA>

  HAL_Delay(200);
 80146ce:	20c8      	movs	r0, #200	@ 0xc8
 80146d0:	f7f0 f946 	bl	8004960 <HAL_Delay>

  /* Init MIDI */
  midi_init();
 80146d4:	f000 fcd8 	bl	8015088 <midi_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	MX_USB_HOST_Process();
 80146d8:	f7ef f97a 	bl	80039d0 <MX_USB_HOST_Process>
    midi_host_poll();
 80146dc:	f000 fde8 	bl	80152b0 <midi_host_poll>

    static uint32_t last_led_tick = 0;
    static uint32_t last_log_tick = 0;
    static uint32_t last_error = 0;

    uint32_t now = HAL_GetTick();
 80146e0:	f7f0 f932 	bl	8004948 <HAL_GetTick>
 80146e4:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

    if ((now - last_led_tick) >= 500U)
 80146e8:	4b3c      	ldr	r3, [pc, #240]	@ (80147dc <main+0x18c>)
 80146ea:	681b      	ldr	r3, [r3, #0]
 80146ec:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 80146f0:	1ad3      	subs	r3, r2, r3
 80146f2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80146f6:	d307      	bcc.n	8014708 <main+0xb8>
    {
      HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 80146f8:	2180      	movs	r1, #128	@ 0x80
 80146fa:	4839      	ldr	r0, [pc, #228]	@ (80147e0 <main+0x190>)
 80146fc:	f7f3 fa81 	bl	8007c02 <HAL_GPIO_TogglePin>
      last_led_tick = now;
 8014700:	4a36      	ldr	r2, [pc, #216]	@ (80147dc <main+0x18c>)
 8014702:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8014706:	6013      	str	r3, [r2, #0]
    }


    /* ======================================================== */

    if ((now - last_log_tick) >= 1000U)
 8014708:	4b36      	ldr	r3, [pc, #216]	@ (80147e4 <main+0x194>)
 801470a:	681b      	ldr	r3, [r3, #0]
 801470c:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8014710:	1ad3      	subs	r3, r2, r3
 8014712:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8014716:	d3df      	bcc.n	80146d8 <main+0x88>
    {
      uint32_t error = HAL_SAI_GetError(&hsai_BlockA1);
 8014718:	482e      	ldr	r0, [pc, #184]	@ (80147d4 <main+0x184>)
 801471a:	f7fb faff 	bl	800fd1c <HAL_SAI_GetError>
 801471e:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
      uint32_t half = AudioOut_GetHalfEvents();
 8014722:	f7ff fb8b 	bl	8013e3c <AudioOut_GetHalfEvents>
 8014726:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
      uint32_t full = AudioOut_GetFullEvents();
 801472a:	f7ff fb93 	bl	8013e54 <AudioOut_GetFullEvents>
 801472e:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
      uint32_t rx_half = AudioIn_GetHalfEvents();
 8014732:	f7ff fa77 	bl	8013c24 <AudioIn_GetHalfEvents>
 8014736:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
      uint32_t rx_full = AudioIn_GetFullEvents();
 801473a:	f7ff fa7f 	bl	8013c3c <AudioIn_GetFullEvents>
 801473e:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88

      uint32_t frames_per_sec = full * 512;  // 512 = AUDIO_BUFFER_FRAMES
 8014742:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8014746:	025b      	lsls	r3, r3, #9
 8014748:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      snprintf(log_buffer, sizeof(log_buffer),
               "SAI TX state=%lu err=0x%08lX tx_half=%lu tx_full=%lu rx_half=%lu rx_full=%lu frames/s=%lu\r\n",
               (unsigned long)hsai_BlockA1.State,
 801474c:	4b21      	ldr	r3, [pc, #132]	@ (80147d4 <main+0x184>)
 801474e:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8014752:	b2db      	uxtb	r3, r3
      snprintf(log_buffer, sizeof(log_buffer),
 8014754:	461a      	mov	r2, r3
 8014756:	1d38      	adds	r0, r7, #4
 8014758:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801475c:	9305      	str	r3, [sp, #20]
 801475e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8014762:	9304      	str	r3, [sp, #16]
 8014764:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8014768:	9303      	str	r3, [sp, #12]
 801476a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801476e:	9302      	str	r3, [sp, #8]
 8014770:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8014774:	9301      	str	r3, [sp, #4]
 8014776:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801477a:	9300      	str	r3, [sp, #0]
 801477c:	4613      	mov	r3, r2
 801477e:	4a1a      	ldr	r2, [pc, #104]	@ (80147e8 <main+0x198>)
 8014780:	2180      	movs	r1, #128	@ 0x80
 8014782:	f002 f837 	bl	80167f4 <sniprintf>
               (unsigned long)rx_half,
               (unsigned long)rx_full,
               (unsigned long)frames_per_sec);


      if (error != 0U && error != last_error)
 8014786:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801478a:	2b00      	cmp	r3, #0
 801478c:	d014      	beq.n	80147b8 <main+0x168>
 801478e:	4b17      	ldr	r3, [pc, #92]	@ (80147ec <main+0x19c>)
 8014790:	681b      	ldr	r3, [r3, #0]
 8014792:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8014796:	429a      	cmp	r2, r3
 8014798:	d00e      	beq.n	80147b8 <main+0x168>
      {
        snprintf(log_buffer, sizeof(log_buffer),
 801479a:	1d38      	adds	r0, r7, #4
 801479c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80147a0:	4a13      	ldr	r2, [pc, #76]	@ (80147f0 <main+0x1a0>)
 80147a2:	2180      	movs	r1, #128	@ 0x80
 80147a4:	f002 f826 	bl	80167f4 <sniprintf>
                 "SAI error detected: 0x%08lX\r\n", (unsigned long)error);
        uart_log(log_buffer);
 80147a8:	1d3b      	adds	r3, r7, #4
 80147aa:	4618      	mov	r0, r3
 80147ac:	f7ff fe1c 	bl	80143e8 <uart_log>
        last_error = error;
 80147b0:	4a0e      	ldr	r2, [pc, #56]	@ (80147ec <main+0x19c>)
 80147b2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80147b6:	6013      	str	r3, [r2, #0]
      }

      last_log_tick = now;
 80147b8:	4a0a      	ldr	r2, [pc, #40]	@ (80147e4 <main+0x194>)
 80147ba:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80147be:	6013      	str	r3, [r2, #0]
  {
 80147c0:	e78a      	b.n	80146d8 <main+0x88>
 80147c2:	bf00      	nop
 80147c4:	08017440 	.word	0x08017440
 80147c8:	08017450 	.word	0x08017450
 80147cc:	0801746c 	.word	0x0801746c
 80147d0:	08017480 	.word	0x08017480
 80147d4:	2400995c 	.word	0x2400995c
 80147d8:	240099f4 	.word	0x240099f4
 80147dc:	24009504 	.word	0x24009504
 80147e0:	58021c00 	.word	0x58021c00
 80147e4:	24009508 	.word	0x24009508
 80147e8:	0801749c 	.word	0x0801749c
 80147ec:	2400950c 	.word	0x2400950c
 80147f0:	080174f8 	.word	0x080174f8

080147f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80147f4:	b580      	push	{r7, lr}
 80147f6:	b09c      	sub	sp, #112	@ 0x70
 80147f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80147fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80147fe:	224c      	movs	r2, #76	@ 0x4c
 8014800:	2100      	movs	r1, #0
 8014802:	4618      	mov	r0, r3
 8014804:	f002 f82c 	bl	8016860 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8014808:	1d3b      	adds	r3, r7, #4
 801480a:	2220      	movs	r2, #32
 801480c:	2100      	movs	r1, #0
 801480e:	4618      	mov	r0, r3
 8014810:	f002 f826 	bl	8016860 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8014814:	2002      	movs	r0, #2
 8014816:	f7f6 ff0d 	bl	800b634 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 801481a:	2300      	movs	r3, #0
 801481c:	603b      	str	r3, [r7, #0]
 801481e:	4b31      	ldr	r3, [pc, #196]	@ (80148e4 <SystemClock_Config+0xf0>)
 8014820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014822:	4a30      	ldr	r2, [pc, #192]	@ (80148e4 <SystemClock_Config+0xf0>)
 8014824:	f023 0301 	bic.w	r3, r3, #1
 8014828:	62d3      	str	r3, [r2, #44]	@ 0x2c
 801482a:	4b2e      	ldr	r3, [pc, #184]	@ (80148e4 <SystemClock_Config+0xf0>)
 801482c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801482e:	f003 0301 	and.w	r3, r3, #1
 8014832:	603b      	str	r3, [r7, #0]
 8014834:	4b2c      	ldr	r3, [pc, #176]	@ (80148e8 <SystemClock_Config+0xf4>)
 8014836:	699b      	ldr	r3, [r3, #24]
 8014838:	4a2b      	ldr	r2, [pc, #172]	@ (80148e8 <SystemClock_Config+0xf4>)
 801483a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 801483e:	6193      	str	r3, [r2, #24]
 8014840:	4b29      	ldr	r3, [pc, #164]	@ (80148e8 <SystemClock_Config+0xf4>)
 8014842:	699b      	ldr	r3, [r3, #24]
 8014844:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8014848:	603b      	str	r3, [r7, #0]
 801484a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 801484c:	bf00      	nop
 801484e:	4b26      	ldr	r3, [pc, #152]	@ (80148e8 <SystemClock_Config+0xf4>)
 8014850:	699b      	ldr	r3, [r3, #24]
 8014852:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8014856:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801485a:	d1f8      	bne.n	801484e <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 801485c:	2321      	movs	r3, #33	@ 0x21
 801485e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8014860:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8014864:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8014866:	2301      	movs	r3, #1
 8014868:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 801486a:	2302      	movs	r3, #2
 801486c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 801486e:	2302      	movs	r3, #2
 8014870:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8014872:	2305      	movs	r3, #5
 8014874:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 160;
 8014876:	23a0      	movs	r3, #160	@ 0xa0
 8014878:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 801487a:	2302      	movs	r3, #2
 801487c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 801487e:	2304      	movs	r3, #4
 8014880:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8014882:	2302      	movs	r3, #2
 8014884:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8014886:	2308      	movs	r3, #8
 8014888:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 801488a:	2300      	movs	r3, #0
 801488c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 801488e:	2300      	movs	r3, #0
 8014890:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8014892:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8014896:	4618      	mov	r0, r3
 8014898:	f7f6 ff16 	bl	800b6c8 <HAL_RCC_OscConfig>
 801489c:	4603      	mov	r3, r0
 801489e:	2b00      	cmp	r3, #0
 80148a0:	d001      	beq.n	80148a6 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80148a2:	f000 f89b 	bl	80149dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80148a6:	233f      	movs	r3, #63	@ 0x3f
 80148a8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80148aa:	2303      	movs	r3, #3
 80148ac:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80148ae:	2300      	movs	r3, #0
 80148b0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80148b2:	2308      	movs	r3, #8
 80148b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80148b6:	2340      	movs	r3, #64	@ 0x40
 80148b8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80148ba:	2340      	movs	r3, #64	@ 0x40
 80148bc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80148be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80148c2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80148c4:	2340      	movs	r3, #64	@ 0x40
 80148c6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80148c8:	1d3b      	adds	r3, r7, #4
 80148ca:	2102      	movs	r1, #2
 80148cc:	4618      	mov	r0, r3
 80148ce:	f7f7 fb55 	bl	800bf7c <HAL_RCC_ClockConfig>
 80148d2:	4603      	mov	r3, r0
 80148d4:	2b00      	cmp	r3, #0
 80148d6:	d001      	beq.n	80148dc <SystemClock_Config+0xe8>
  {
    Error_Handler();
 80148d8:	f000 f880 	bl	80149dc <Error_Handler>
  }
}
 80148dc:	bf00      	nop
 80148de:	3770      	adds	r7, #112	@ 0x70
 80148e0:	46bd      	mov	sp, r7
 80148e2:	bd80      	pop	{r7, pc}
 80148e4:	58000400 	.word	0x58000400
 80148e8:	58024800 	.word	0x58024800

080148ec <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80148ec:	b580      	push	{r7, lr}
 80148ee:	b0b0      	sub	sp, #192	@ 0xc0
 80148f0:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80148f2:	463b      	mov	r3, r7
 80148f4:	22c0      	movs	r2, #192	@ 0xc0
 80148f6:	2100      	movs	r1, #0
 80148f8:	4618      	mov	r0, r3
 80148fa:	f001 ffb1 	bl	8016860 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 80148fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8014902:	f04f 0300 	mov.w	r3, #0
 8014906:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL3.PLL3M = 25;
 801490a:	2319      	movs	r3, #25
 801490c:	62bb      	str	r3, [r7, #40]	@ 0x28
  PeriphClkInitStruct.PLL3.PLL3N = 491;
 801490e:	f240 13eb 	movw	r3, #491	@ 0x1eb
 8014912:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLL3.PLL3P = 40;
 8014914:	2328      	movs	r3, #40	@ 0x28
 8014916:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.PLL3.PLL3Q = 2;
 8014918:	2302      	movs	r3, #2
 801491a:	637b      	str	r3, [r7, #52]	@ 0x34
  PeriphClkInitStruct.PLL3.PLL3R = 2;
 801491c:	2302      	movs	r3, #2
 801491e:	63bb      	str	r3, [r7, #56]	@ 0x38
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_0;
 8014920:	2300      	movs	r3, #0
 8014922:	63fb      	str	r3, [r7, #60]	@ 0x3c
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 8014924:	2300      	movs	r3, #0
 8014926:	643b      	str	r3, [r7, #64]	@ 0x40
  PeriphClkInitStruct.PLL3.PLL3FRACN = 4260;
 8014928:	f241 03a4 	movw	r3, #4260	@ 0x10a4
 801492c:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL3;
 801492e:	2302      	movs	r3, #2
 8014930:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8014932:	463b      	mov	r3, r7
 8014934:	4618      	mov	r0, r3
 8014936:	f7f7 fead 	bl	800c694 <HAL_RCCEx_PeriphCLKConfig>
 801493a:	4603      	mov	r3, r0
 801493c:	2b00      	cmp	r3, #0
 801493e:	d001      	beq.n	8014944 <PeriphCommonClock_Config+0x58>
  {
    Error_Handler();
 8014940:	f000 f84c 	bl	80149dc <Error_Handler>
  }
}
 8014944:	bf00      	nop
 8014946:	37c0      	adds	r7, #192	@ 0xc0
 8014948:	46bd      	mov	sp, r7
 801494a:	bd80      	pop	{r7, pc}

0801494c <HAL_SAI_TxHalfCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 801494c:	b580      	push	{r7, lr}
 801494e:	b082      	sub	sp, #8
 8014950:	af00      	add	r7, sp, #0
 8014952:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 8014954:	687b      	ldr	r3, [r7, #4]
 8014956:	681b      	ldr	r3, [r3, #0]
 8014958:	4a04      	ldr	r2, [pc, #16]	@ (801496c <HAL_SAI_TxHalfCpltCallback+0x20>)
 801495a:	4293      	cmp	r3, r2
 801495c:	d101      	bne.n	8014962 <HAL_SAI_TxHalfCpltCallback+0x16>
  {
    AudioOut_ProcessHalf();
 801495e:	f7ff fa4b 	bl	8013df8 <AudioOut_ProcessHalf>
  }
}
 8014962:	bf00      	nop
 8014964:	3708      	adds	r7, #8
 8014966:	46bd      	mov	sp, r7
 8014968:	bd80      	pop	{r7, pc}
 801496a:	bf00      	nop
 801496c:	40015804 	.word	0x40015804

08014970 <HAL_SAI_TxCpltCallback>:

void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8014970:	b580      	push	{r7, lr}
 8014972:	b082      	sub	sp, #8
 8014974:	af00      	add	r7, sp, #0
 8014976:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 8014978:	687b      	ldr	r3, [r7, #4]
 801497a:	681b      	ldr	r3, [r3, #0]
 801497c:	4a04      	ldr	r2, [pc, #16]	@ (8014990 <HAL_SAI_TxCpltCallback+0x20>)
 801497e:	4293      	cmp	r3, r2
 8014980:	d101      	bne.n	8014986 <HAL_SAI_TxCpltCallback+0x16>
  {
    AudioOut_ProcessFull();
 8014982:	f7ff fa49 	bl	8013e18 <AudioOut_ProcessFull>
  }
}
 8014986:	bf00      	nop
 8014988:	3708      	adds	r7, #8
 801498a:	46bd      	mov	sp, r7
 801498c:	bd80      	pop	{r7, pc}
 801498e:	bf00      	nop
 8014990:	40015804 	.word	0x40015804

08014994 <HAL_SAI_RxHalfCpltCallback>:

void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8014994:	b580      	push	{r7, lr}
 8014996:	b082      	sub	sp, #8
 8014998:	af00      	add	r7, sp, #0
 801499a:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_B)
 801499c:	687b      	ldr	r3, [r7, #4]
 801499e:	681b      	ldr	r3, [r3, #0]
 80149a0:	4a04      	ldr	r2, [pc, #16]	@ (80149b4 <HAL_SAI_RxHalfCpltCallback+0x20>)
 80149a2:	4293      	cmp	r3, r2
 80149a4:	d101      	bne.n	80149aa <HAL_SAI_RxHalfCpltCallback+0x16>
  {
    AudioIn_ProcessHalf();
 80149a6:	f7ff f8c7 	bl	8013b38 <AudioIn_ProcessHalf>
  }
}
 80149aa:	bf00      	nop
 80149ac:	3708      	adds	r7, #8
 80149ae:	46bd      	mov	sp, r7
 80149b0:	bd80      	pop	{r7, pc}
 80149b2:	bf00      	nop
 80149b4:	40015824 	.word	0x40015824

080149b8 <HAL_SAI_RxCpltCallback>:

void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 80149b8:	b580      	push	{r7, lr}
 80149ba:	b082      	sub	sp, #8
 80149bc:	af00      	add	r7, sp, #0
 80149be:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_B)
 80149c0:	687b      	ldr	r3, [r7, #4]
 80149c2:	681b      	ldr	r3, [r3, #0]
 80149c4:	4a04      	ldr	r2, [pc, #16]	@ (80149d8 <HAL_SAI_RxCpltCallback+0x20>)
 80149c6:	4293      	cmp	r3, r2
 80149c8:	d101      	bne.n	80149ce <HAL_SAI_RxCpltCallback+0x16>
  {
    AudioIn_ProcessFull();
 80149ca:	f7ff f8d5 	bl	8013b78 <AudioIn_ProcessFull>
  }
}
 80149ce:	bf00      	nop
 80149d0:	3708      	adds	r7, #8
 80149d2:	46bd      	mov	sp, r7
 80149d4:	bd80      	pop	{r7, pc}
 80149d6:	bf00      	nop
 80149d8:	40015824 	.word	0x40015824

080149dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80149dc:	b480      	push	{r7}
 80149de:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80149e0:	b672      	cpsid	i
}
 80149e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  __BKPT(0);   //  force un break debugger ICI
 80149e4:	be00      	bkpt	0x0000
  while (1)
 80149e6:	bf00      	nop
 80149e8:	e7fd      	b.n	80149e6 <Error_Handler+0xa>

080149ea <midi_enter_critical>:
static volatile uint16_t midi_usb_rx_count = 0U;
static volatile uint16_t midi_usb_rx_high_water = 0U;

static volatile bool midi_usb_tx_kick = false;

static inline uint32_t midi_enter_critical(void) {
 80149ea:	b480      	push	{r7}
 80149ec:	b083      	sub	sp, #12
 80149ee:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80149f0:	f3ef 8310 	mrs	r3, PRIMASK
 80149f4:	603b      	str	r3, [r7, #0]
  return(result);
 80149f6:	683b      	ldr	r3, [r7, #0]
  uint32_t primask = __get_PRIMASK();
 80149f8:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 80149fa:	b672      	cpsid	i
}
 80149fc:	bf00      	nop
  __disable_irq();
  return primask;
 80149fe:	687b      	ldr	r3, [r7, #4]
}
 8014a00:	4618      	mov	r0, r3
 8014a02:	370c      	adds	r7, #12
 8014a04:	46bd      	mov	sp, r7
 8014a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a0a:	4770      	bx	lr

08014a0c <midi_exit_critical>:

static inline void midi_exit_critical(uint32_t primask) {
 8014a0c:	b480      	push	{r7}
 8014a0e:	b085      	sub	sp, #20
 8014a10:	af00      	add	r7, sp, #0
 8014a12:	6078      	str	r0, [r7, #4]
 8014a14:	687b      	ldr	r3, [r7, #4]
 8014a16:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8014a18:	68fb      	ldr	r3, [r7, #12]
 8014a1a:	f383 8810 	msr	PRIMASK, r3
}
 8014a1e:	bf00      	nop
  __set_PRIMASK(primask);
}
 8014a20:	bf00      	nop
 8014a22:	3714      	adds	r7, #20
 8014a24:	46bd      	mov	sp, r7
 8014a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a2a:	4770      	bx	lr

08014a2c <midi_in_isr>:

static inline bool midi_in_isr(void) {
 8014a2c:	b480      	push	{r7}
 8014a2e:	b083      	sub	sp, #12
 8014a30:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8014a32:	f3ef 8305 	mrs	r3, IPSR
 8014a36:	607b      	str	r3, [r7, #4]
  return(result);
 8014a38:	687b      	ldr	r3, [r7, #4]
  return (__get_IPSR() != 0U);
 8014a3a:	2b00      	cmp	r3, #0
 8014a3c:	bf14      	ite	ne
 8014a3e:	2301      	movne	r3, #1
 8014a40:	2300      	moveq	r3, #0
 8014a42:	b2db      	uxtb	r3, r3
}
 8014a44:	4618      	mov	r0, r3
 8014a46:	370c      	adds	r7, #12
 8014a48:	46bd      	mov	sp, r7
 8014a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a4e:	4770      	bx	lr

08014a50 <usb_device_ready>:
static void midi_send(midi_dest_t dest, const uint8_t *msg, size_t len);
static void backend_usb_device_send(const uint8_t *msg, size_t len);
static void backend_usb_host_send(const uint8_t *msg, size_t len) __attribute__((unused));
static void backend_din_send(const uint8_t *msg, size_t len);

static bool usb_device_ready(void) {
 8014a50:	b580      	push	{r7, lr}
 8014a52:	af00      	add	r7, sp, #0
  return (USBD_MIDI_GetState(&hUsbDeviceFS) == MIDI_IDLE);
 8014a54:	4805      	ldr	r0, [pc, #20]	@ (8014a6c <usb_device_ready+0x1c>)
 8014a56:	f7eb ff13 	bl	8000880 <USBD_MIDI_GetState>
 8014a5a:	4603      	mov	r3, r0
 8014a5c:	2b00      	cmp	r3, #0
 8014a5e:	bf0c      	ite	eq
 8014a60:	2301      	moveq	r3, #1
 8014a62:	2300      	movne	r3, #0
 8014a64:	b2db      	uxtb	r3, r3
}
 8014a66:	4618      	mov	r0, r3
 8014a68:	bd80      	pop	{r7, pc}
 8014a6a:	bf00      	nop
 8014a6c:	240001e0 	.word	0x240001e0

08014a70 <usb_device_send_packets>:

static bool usb_device_send_packets(const uint8_t *buffer, uint16_t bytes_len) {
 8014a70:	b580      	push	{r7, lr}
 8014a72:	b082      	sub	sp, #8
 8014a74:	af00      	add	r7, sp, #0
 8014a76:	6078      	str	r0, [r7, #4]
 8014a78:	460b      	mov	r3, r1
 8014a7a:	807b      	strh	r3, [r7, #2]
  if (!usb_device_ready()) {
 8014a7c:	f7ff ffe8 	bl	8014a50 <usb_device_ready>
 8014a80:	4603      	mov	r3, r0
 8014a82:	f083 0301 	eor.w	r3, r3, #1
 8014a86:	b2db      	uxtb	r3, r3
 8014a88:	2b00      	cmp	r3, #0
 8014a8a:	d001      	beq.n	8014a90 <usb_device_send_packets+0x20>
    return false;
 8014a8c:	2300      	movs	r3, #0
 8014a8e:	e006      	b.n	8014a9e <usb_device_send_packets+0x2e>
  }

  USBD_MIDI_SendPackets(&hUsbDeviceFS, (uint8_t *)buffer, bytes_len);
 8014a90:	887b      	ldrh	r3, [r7, #2]
 8014a92:	461a      	mov	r2, r3
 8014a94:	6879      	ldr	r1, [r7, #4]
 8014a96:	4804      	ldr	r0, [pc, #16]	@ (8014aa8 <usb_device_send_packets+0x38>)
 8014a98:	f7eb ff00 	bl	800089c <USBD_MIDI_SendPackets>
  return true;
 8014a9c:	2301      	movs	r3, #1
}
 8014a9e:	4618      	mov	r0, r3
 8014aa0:	3708      	adds	r7, #8
 8014aa2:	46bd      	mov	sp, r7
 8014aa4:	bd80      	pop	{r7, pc}
 8014aa6:	bf00      	nop
 8014aa8:	240001e0 	.word	0x240001e0

08014aac <usb_tx_queue_push>:

static bool usb_tx_queue_push(const uint8_t packet[4]) {
 8014aac:	b580      	push	{r7, lr}
 8014aae:	b084      	sub	sp, #16
 8014ab0:	af00      	add	r7, sp, #0
 8014ab2:	6078      	str	r0, [r7, #4]
  uint32_t primask = midi_enter_critical();
 8014ab4:	f7ff ff99 	bl	80149ea <midi_enter_critical>
 8014ab8:	60f8      	str	r0, [r7, #12]
  if (midi_usb_tx_count >= MIDI_USB_TX_QUEUE_LEN) {
 8014aba:	4b2e      	ldr	r3, [pc, #184]	@ (8014b74 <usb_tx_queue_push+0xc8>)
 8014abc:	881b      	ldrh	r3, [r3, #0]
 8014abe:	b29b      	uxth	r3, r3
 8014ac0:	2b7f      	cmp	r3, #127	@ 0x7f
 8014ac2:	d904      	bls.n	8014ace <usb_tx_queue_push+0x22>
#if MIDI_MB_DROP_OLDEST
    midi_usb_tx_tail = (uint16_t)((midi_usb_tx_tail + 1U) % MIDI_USB_TX_QUEUE_LEN);
    midi_usb_tx_count--;
#else
    midi_exit_critical(primask);
 8014ac4:	68f8      	ldr	r0, [r7, #12]
 8014ac6:	f7ff ffa1 	bl	8014a0c <midi_exit_critical>
    return false;
 8014aca:	2300      	movs	r3, #0
 8014acc:	e04e      	b.n	8014b6c <usb_tx_queue_push+0xc0>
#endif
  }

  midi_usb_tx_queue[midi_usb_tx_head].bytes[0] = packet[0];
 8014ace:	4b2a      	ldr	r3, [pc, #168]	@ (8014b78 <usb_tx_queue_push+0xcc>)
 8014ad0:	881b      	ldrh	r3, [r3, #0]
 8014ad2:	b29b      	uxth	r3, r3
 8014ad4:	461a      	mov	r2, r3
 8014ad6:	687b      	ldr	r3, [r7, #4]
 8014ad8:	7819      	ldrb	r1, [r3, #0]
 8014ada:	4b28      	ldr	r3, [pc, #160]	@ (8014b7c <usb_tx_queue_push+0xd0>)
 8014adc:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
  midi_usb_tx_queue[midi_usb_tx_head].bytes[1] = packet[1];
 8014ae0:	687b      	ldr	r3, [r7, #4]
 8014ae2:	3301      	adds	r3, #1
 8014ae4:	4a24      	ldr	r2, [pc, #144]	@ (8014b78 <usb_tx_queue_push+0xcc>)
 8014ae6:	8812      	ldrh	r2, [r2, #0]
 8014ae8:	b292      	uxth	r2, r2
 8014aea:	4610      	mov	r0, r2
 8014aec:	7819      	ldrb	r1, [r3, #0]
 8014aee:	4a23      	ldr	r2, [pc, #140]	@ (8014b7c <usb_tx_queue_push+0xd0>)
 8014af0:	0083      	lsls	r3, r0, #2
 8014af2:	4413      	add	r3, r2
 8014af4:	460a      	mov	r2, r1
 8014af6:	705a      	strb	r2, [r3, #1]
  midi_usb_tx_queue[midi_usb_tx_head].bytes[2] = packet[2];
 8014af8:	687b      	ldr	r3, [r7, #4]
 8014afa:	3302      	adds	r3, #2
 8014afc:	4a1e      	ldr	r2, [pc, #120]	@ (8014b78 <usb_tx_queue_push+0xcc>)
 8014afe:	8812      	ldrh	r2, [r2, #0]
 8014b00:	b292      	uxth	r2, r2
 8014b02:	4610      	mov	r0, r2
 8014b04:	7819      	ldrb	r1, [r3, #0]
 8014b06:	4a1d      	ldr	r2, [pc, #116]	@ (8014b7c <usb_tx_queue_push+0xd0>)
 8014b08:	0083      	lsls	r3, r0, #2
 8014b0a:	4413      	add	r3, r2
 8014b0c:	460a      	mov	r2, r1
 8014b0e:	709a      	strb	r2, [r3, #2]
  midi_usb_tx_queue[midi_usb_tx_head].bytes[3] = packet[3];
 8014b10:	687b      	ldr	r3, [r7, #4]
 8014b12:	3303      	adds	r3, #3
 8014b14:	4a18      	ldr	r2, [pc, #96]	@ (8014b78 <usb_tx_queue_push+0xcc>)
 8014b16:	8812      	ldrh	r2, [r2, #0]
 8014b18:	b292      	uxth	r2, r2
 8014b1a:	4610      	mov	r0, r2
 8014b1c:	7819      	ldrb	r1, [r3, #0]
 8014b1e:	4a17      	ldr	r2, [pc, #92]	@ (8014b7c <usb_tx_queue_push+0xd0>)
 8014b20:	0083      	lsls	r3, r0, #2
 8014b22:	4413      	add	r3, r2
 8014b24:	460a      	mov	r2, r1
 8014b26:	70da      	strb	r2, [r3, #3]

  midi_usb_tx_head = (uint16_t)((midi_usb_tx_head + 1U) % MIDI_USB_TX_QUEUE_LEN);
 8014b28:	4b13      	ldr	r3, [pc, #76]	@ (8014b78 <usb_tx_queue_push+0xcc>)
 8014b2a:	881b      	ldrh	r3, [r3, #0]
 8014b2c:	b29b      	uxth	r3, r3
 8014b2e:	3301      	adds	r3, #1
 8014b30:	b29b      	uxth	r3, r3
 8014b32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8014b36:	b29a      	uxth	r2, r3
 8014b38:	4b0f      	ldr	r3, [pc, #60]	@ (8014b78 <usb_tx_queue_push+0xcc>)
 8014b3a:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_count++;
 8014b3c:	4b0d      	ldr	r3, [pc, #52]	@ (8014b74 <usb_tx_queue_push+0xc8>)
 8014b3e:	881b      	ldrh	r3, [r3, #0]
 8014b40:	b29b      	uxth	r3, r3
 8014b42:	3301      	adds	r3, #1
 8014b44:	b29a      	uxth	r2, r3
 8014b46:	4b0b      	ldr	r3, [pc, #44]	@ (8014b74 <usb_tx_queue_push+0xc8>)
 8014b48:	801a      	strh	r2, [r3, #0]
  if (midi_usb_tx_count > midi_usb_tx_high_water) {
 8014b4a:	4b0a      	ldr	r3, [pc, #40]	@ (8014b74 <usb_tx_queue_push+0xc8>)
 8014b4c:	881b      	ldrh	r3, [r3, #0]
 8014b4e:	b29a      	uxth	r2, r3
 8014b50:	4b0b      	ldr	r3, [pc, #44]	@ (8014b80 <usb_tx_queue_push+0xd4>)
 8014b52:	881b      	ldrh	r3, [r3, #0]
 8014b54:	b29b      	uxth	r3, r3
 8014b56:	429a      	cmp	r2, r3
 8014b58:	d904      	bls.n	8014b64 <usb_tx_queue_push+0xb8>
    midi_usb_tx_high_water = midi_usb_tx_count;
 8014b5a:	4b06      	ldr	r3, [pc, #24]	@ (8014b74 <usb_tx_queue_push+0xc8>)
 8014b5c:	881b      	ldrh	r3, [r3, #0]
 8014b5e:	b29a      	uxth	r2, r3
 8014b60:	4b07      	ldr	r3, [pc, #28]	@ (8014b80 <usb_tx_queue_push+0xd4>)
 8014b62:	801a      	strh	r2, [r3, #0]
  }
  midi_exit_critical(primask);
 8014b64:	68f8      	ldr	r0, [r7, #12]
 8014b66:	f7ff ff51 	bl	8014a0c <midi_exit_critical>
  return true;
 8014b6a:	2301      	movs	r3, #1
}
 8014b6c:	4618      	mov	r0, r3
 8014b6e:	3710      	adds	r7, #16
 8014b70:	46bd      	mov	sp, r7
 8014b72:	bd80      	pop	{r7, pc}
 8014b74:	24009948 	.word	0x24009948
 8014b78:	24009944 	.word	0x24009944
 8014b7c:	24009544 	.word	0x24009544
 8014b80:	2400994a 	.word	0x2400994a

08014b84 <usb_tx_queue_pop>:

static bool usb_tx_queue_pop(midi_usb_packet_t *out) {
 8014b84:	b580      	push	{r7, lr}
 8014b86:	b084      	sub	sp, #16
 8014b88:	af00      	add	r7, sp, #0
 8014b8a:	6078      	str	r0, [r7, #4]
  uint32_t primask = midi_enter_critical();
 8014b8c:	f7ff ff2d 	bl	80149ea <midi_enter_critical>
 8014b90:	60f8      	str	r0, [r7, #12]
  if (midi_usb_tx_count == 0U) {
 8014b92:	4b16      	ldr	r3, [pc, #88]	@ (8014bec <usb_tx_queue_pop+0x68>)
 8014b94:	881b      	ldrh	r3, [r3, #0]
 8014b96:	b29b      	uxth	r3, r3
 8014b98:	2b00      	cmp	r3, #0
 8014b9a:	d104      	bne.n	8014ba6 <usb_tx_queue_pop+0x22>
    midi_exit_critical(primask);
 8014b9c:	68f8      	ldr	r0, [r7, #12]
 8014b9e:	f7ff ff35 	bl	8014a0c <midi_exit_critical>
    return false;
 8014ba2:	2300      	movs	r3, #0
 8014ba4:	e01d      	b.n	8014be2 <usb_tx_queue_pop+0x5e>
  }

  *out = midi_usb_tx_queue[midi_usb_tx_tail];
 8014ba6:	4b12      	ldr	r3, [pc, #72]	@ (8014bf0 <usb_tx_queue_pop+0x6c>)
 8014ba8:	881b      	ldrh	r3, [r3, #0]
 8014baa:	b29b      	uxth	r3, r3
 8014bac:	6879      	ldr	r1, [r7, #4]
 8014bae:	4a11      	ldr	r2, [pc, #68]	@ (8014bf4 <usb_tx_queue_pop+0x70>)
 8014bb0:	009b      	lsls	r3, r3, #2
 8014bb2:	4413      	add	r3, r2
 8014bb4:	6818      	ldr	r0, [r3, #0]
 8014bb6:	6008      	str	r0, [r1, #0]
  midi_usb_tx_tail = (uint16_t)((midi_usb_tx_tail + 1U) % MIDI_USB_TX_QUEUE_LEN);
 8014bb8:	4b0d      	ldr	r3, [pc, #52]	@ (8014bf0 <usb_tx_queue_pop+0x6c>)
 8014bba:	881b      	ldrh	r3, [r3, #0]
 8014bbc:	b29b      	uxth	r3, r3
 8014bbe:	3301      	adds	r3, #1
 8014bc0:	b29b      	uxth	r3, r3
 8014bc2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8014bc6:	b29a      	uxth	r2, r3
 8014bc8:	4b09      	ldr	r3, [pc, #36]	@ (8014bf0 <usb_tx_queue_pop+0x6c>)
 8014bca:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_count--;
 8014bcc:	4b07      	ldr	r3, [pc, #28]	@ (8014bec <usb_tx_queue_pop+0x68>)
 8014bce:	881b      	ldrh	r3, [r3, #0]
 8014bd0:	b29b      	uxth	r3, r3
 8014bd2:	3b01      	subs	r3, #1
 8014bd4:	b29a      	uxth	r2, r3
 8014bd6:	4b05      	ldr	r3, [pc, #20]	@ (8014bec <usb_tx_queue_pop+0x68>)
 8014bd8:	801a      	strh	r2, [r3, #0]
  midi_exit_critical(primask);
 8014bda:	68f8      	ldr	r0, [r7, #12]
 8014bdc:	f7ff ff16 	bl	8014a0c <midi_exit_critical>
  return true;
 8014be0:	2301      	movs	r3, #1
}
 8014be2:	4618      	mov	r0, r3
 8014be4:	3710      	adds	r7, #16
 8014be6:	46bd      	mov	sp, r7
 8014be8:	bd80      	pop	{r7, pc}
 8014bea:	bf00      	nop
 8014bec:	24009948 	.word	0x24009948
 8014bf0:	24009946 	.word	0x24009946
 8014bf4:	24009544 	.word	0x24009544

08014bf8 <usb_rx_queue_push>:

static bool usb_rx_queue_push(const uint8_t packet[4]) {
 8014bf8:	b580      	push	{r7, lr}
 8014bfa:	b084      	sub	sp, #16
 8014bfc:	af00      	add	r7, sp, #0
 8014bfe:	6078      	str	r0, [r7, #4]
  uint32_t primask = midi_enter_critical();
 8014c00:	f7ff fef3 	bl	80149ea <midi_enter_critical>
 8014c04:	60f8      	str	r0, [r7, #12]
  if (midi_usb_rx_count >= MIDI_USB_RX_QUEUE_LEN) {
 8014c06:	4b2e      	ldr	r3, [pc, #184]	@ (8014cc0 <usb_rx_queue_push+0xc8>)
 8014c08:	881b      	ldrh	r3, [r3, #0]
 8014c0a:	b29b      	uxth	r3, r3
 8014c0c:	2b7f      	cmp	r3, #127	@ 0x7f
 8014c0e:	d904      	bls.n	8014c1a <usb_rx_queue_push+0x22>
    midi_exit_critical(primask);
 8014c10:	68f8      	ldr	r0, [r7, #12]
 8014c12:	f7ff fefb 	bl	8014a0c <midi_exit_critical>
    return false;
 8014c16:	2300      	movs	r3, #0
 8014c18:	e04e      	b.n	8014cb8 <usb_rx_queue_push+0xc0>
  }

  midi_usb_rx_queue[midi_usb_rx_head].bytes[0] = packet[0];
 8014c1a:	4b2a      	ldr	r3, [pc, #168]	@ (8014cc4 <usb_rx_queue_push+0xcc>)
 8014c1c:	881b      	ldrh	r3, [r3, #0]
 8014c1e:	b29b      	uxth	r3, r3
 8014c20:	461a      	mov	r2, r3
 8014c22:	687b      	ldr	r3, [r7, #4]
 8014c24:	7819      	ldrb	r1, [r3, #0]
 8014c26:	4b28      	ldr	r3, [pc, #160]	@ (8014cc8 <usb_rx_queue_push+0xd0>)
 8014c28:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
  midi_usb_rx_queue[midi_usb_rx_head].bytes[1] = packet[1];
 8014c2c:	687b      	ldr	r3, [r7, #4]
 8014c2e:	3301      	adds	r3, #1
 8014c30:	4a24      	ldr	r2, [pc, #144]	@ (8014cc4 <usb_rx_queue_push+0xcc>)
 8014c32:	8812      	ldrh	r2, [r2, #0]
 8014c34:	b292      	uxth	r2, r2
 8014c36:	4610      	mov	r0, r2
 8014c38:	7819      	ldrb	r1, [r3, #0]
 8014c3a:	4a23      	ldr	r2, [pc, #140]	@ (8014cc8 <usb_rx_queue_push+0xd0>)
 8014c3c:	0083      	lsls	r3, r0, #2
 8014c3e:	4413      	add	r3, r2
 8014c40:	460a      	mov	r2, r1
 8014c42:	705a      	strb	r2, [r3, #1]
  midi_usb_rx_queue[midi_usb_rx_head].bytes[2] = packet[2];
 8014c44:	687b      	ldr	r3, [r7, #4]
 8014c46:	3302      	adds	r3, #2
 8014c48:	4a1e      	ldr	r2, [pc, #120]	@ (8014cc4 <usb_rx_queue_push+0xcc>)
 8014c4a:	8812      	ldrh	r2, [r2, #0]
 8014c4c:	b292      	uxth	r2, r2
 8014c4e:	4610      	mov	r0, r2
 8014c50:	7819      	ldrb	r1, [r3, #0]
 8014c52:	4a1d      	ldr	r2, [pc, #116]	@ (8014cc8 <usb_rx_queue_push+0xd0>)
 8014c54:	0083      	lsls	r3, r0, #2
 8014c56:	4413      	add	r3, r2
 8014c58:	460a      	mov	r2, r1
 8014c5a:	709a      	strb	r2, [r3, #2]
  midi_usb_rx_queue[midi_usb_rx_head].bytes[3] = packet[3];
 8014c5c:	687b      	ldr	r3, [r7, #4]
 8014c5e:	3303      	adds	r3, #3
 8014c60:	4a18      	ldr	r2, [pc, #96]	@ (8014cc4 <usb_rx_queue_push+0xcc>)
 8014c62:	8812      	ldrh	r2, [r2, #0]
 8014c64:	b292      	uxth	r2, r2
 8014c66:	4610      	mov	r0, r2
 8014c68:	7819      	ldrb	r1, [r3, #0]
 8014c6a:	4a17      	ldr	r2, [pc, #92]	@ (8014cc8 <usb_rx_queue_push+0xd0>)
 8014c6c:	0083      	lsls	r3, r0, #2
 8014c6e:	4413      	add	r3, r2
 8014c70:	460a      	mov	r2, r1
 8014c72:	70da      	strb	r2, [r3, #3]

  midi_usb_rx_head = (uint16_t)((midi_usb_rx_head + 1U) % MIDI_USB_RX_QUEUE_LEN);
 8014c74:	4b13      	ldr	r3, [pc, #76]	@ (8014cc4 <usb_rx_queue_push+0xcc>)
 8014c76:	881b      	ldrh	r3, [r3, #0]
 8014c78:	b29b      	uxth	r3, r3
 8014c7a:	3301      	adds	r3, #1
 8014c7c:	b29b      	uxth	r3, r3
 8014c7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8014c82:	b29a      	uxth	r2, r3
 8014c84:	4b0f      	ldr	r3, [pc, #60]	@ (8014cc4 <usb_rx_queue_push+0xcc>)
 8014c86:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_count++;
 8014c88:	4b0d      	ldr	r3, [pc, #52]	@ (8014cc0 <usb_rx_queue_push+0xc8>)
 8014c8a:	881b      	ldrh	r3, [r3, #0]
 8014c8c:	b29b      	uxth	r3, r3
 8014c8e:	3301      	adds	r3, #1
 8014c90:	b29a      	uxth	r2, r3
 8014c92:	4b0b      	ldr	r3, [pc, #44]	@ (8014cc0 <usb_rx_queue_push+0xc8>)
 8014c94:	801a      	strh	r2, [r3, #0]
  if (midi_usb_rx_count > midi_usb_rx_high_water) {
 8014c96:	4b0a      	ldr	r3, [pc, #40]	@ (8014cc0 <usb_rx_queue_push+0xc8>)
 8014c98:	881b      	ldrh	r3, [r3, #0]
 8014c9a:	b29a      	uxth	r2, r3
 8014c9c:	4b0b      	ldr	r3, [pc, #44]	@ (8014ccc <usb_rx_queue_push+0xd4>)
 8014c9e:	881b      	ldrh	r3, [r3, #0]
 8014ca0:	b29b      	uxth	r3, r3
 8014ca2:	429a      	cmp	r2, r3
 8014ca4:	d904      	bls.n	8014cb0 <usb_rx_queue_push+0xb8>
    midi_usb_rx_high_water = midi_usb_rx_count;
 8014ca6:	4b06      	ldr	r3, [pc, #24]	@ (8014cc0 <usb_rx_queue_push+0xc8>)
 8014ca8:	881b      	ldrh	r3, [r3, #0]
 8014caa:	b29a      	uxth	r2, r3
 8014cac:	4b07      	ldr	r3, [pc, #28]	@ (8014ccc <usb_rx_queue_push+0xd4>)
 8014cae:	801a      	strh	r2, [r3, #0]
  }
  midi_exit_critical(primask);
 8014cb0:	68f8      	ldr	r0, [r7, #12]
 8014cb2:	f7ff feab 	bl	8014a0c <midi_exit_critical>
  return true;
 8014cb6:	2301      	movs	r3, #1
}
 8014cb8:	4618      	mov	r0, r3
 8014cba:	3710      	adds	r7, #16
 8014cbc:	46bd      	mov	sp, r7
 8014cbe:	bd80      	pop	{r7, pc}
 8014cc0:	24009950 	.word	0x24009950
 8014cc4:	2400994c 	.word	0x2400994c
 8014cc8:	24009744 	.word	0x24009744
 8014ccc:	24009952 	.word	0x24009952

08014cd0 <midi_usb_try_flush>:
  midi_usb_rx_count--;
  midi_exit_critical(primask);
  return true;
}

static void midi_usb_try_flush(void) {
 8014cd0:	b580      	push	{r7, lr}
 8014cd2:	b092      	sub	sp, #72	@ 0x48
 8014cd4:	af00      	add	r7, sp, #0
  uint8_t buffer[4U * MIDI_USB_MAX_BURST];
  uint16_t packets = 0U;
 8014cd6:	2300      	movs	r3, #0
 8014cd8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  if (midi_in_isr()) {
 8014cdc:	f7ff fea6 	bl	8014a2c <midi_in_isr>
 8014ce0:	4603      	mov	r3, r0
 8014ce2:	2b00      	cmp	r3, #0
 8014ce4:	d142      	bne.n	8014d6c <midi_usb_try_flush+0x9c>
    return;
  }

  if (!usb_device_ready()) {
 8014ce6:	f7ff feb3 	bl	8014a50 <usb_device_ready>
 8014cea:	4603      	mov	r3, r0
 8014cec:	f083 0301 	eor.w	r3, r3, #1
 8014cf0:	b2db      	uxtb	r3, r3
 8014cf2:	2b00      	cmp	r3, #0
 8014cf4:	d13c      	bne.n	8014d70 <midi_usb_try_flush+0xa0>
    return;
  }

  while (packets < MIDI_USB_MAX_BURST) {
 8014cf6:	e015      	b.n	8014d24 <midi_usb_try_flush+0x54>
    midi_usb_packet_t packet;
    if (!usb_tx_queue_pop(&packet)) {
 8014cf8:	463b      	mov	r3, r7
 8014cfa:	4618      	mov	r0, r3
 8014cfc:	f7ff ff42 	bl	8014b84 <usb_tx_queue_pop>
 8014d00:	4603      	mov	r3, r0
 8014d02:	f083 0301 	eor.w	r3, r3, #1
 8014d06:	b2db      	uxtb	r3, r3
 8014d08:	2b00      	cmp	r3, #0
 8014d0a:	d110      	bne.n	8014d2e <midi_usb_try_flush+0x5e>
      break;
    }
    memcpy(&buffer[packets * 4U], packet.bytes, 4U);
 8014d0c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8014d10:	009b      	lsls	r3, r3, #2
 8014d12:	1d3a      	adds	r2, r7, #4
 8014d14:	4413      	add	r3, r2
 8014d16:	683a      	ldr	r2, [r7, #0]
 8014d18:	601a      	str	r2, [r3, #0]
    packets++;
 8014d1a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8014d1e:	3301      	adds	r3, #1
 8014d20:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  while (packets < MIDI_USB_MAX_BURST) {
 8014d24:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8014d28:	2b0f      	cmp	r3, #15
 8014d2a:	d9e5      	bls.n	8014cf8 <midi_usb_try_flush+0x28>
 8014d2c:	e000      	b.n	8014d30 <midi_usb_try_flush+0x60>
      break;
 8014d2e:	bf00      	nop
  }

  if (packets == 0U) {
 8014d30:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8014d34:	2b00      	cmp	r3, #0
 8014d36:	d01d      	beq.n	8014d74 <midi_usb_try_flush+0xa4>
    return;
  }

  if (usb_device_send_packets(buffer, (uint16_t)(packets * 4U))) {
 8014d38:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8014d3c:	009b      	lsls	r3, r3, #2
 8014d3e:	b29a      	uxth	r2, r3
 8014d40:	1d3b      	adds	r3, r7, #4
 8014d42:	4611      	mov	r1, r2
 8014d44:	4618      	mov	r0, r3
 8014d46:	f7ff fe93 	bl	8014a70 <usb_device_send_packets>
 8014d4a:	4603      	mov	r3, r0
 8014d4c:	2b00      	cmp	r3, #0
 8014d4e:	d005      	beq.n	8014d5c <midi_usb_try_flush+0x8c>
    midi_tx_stats.tx_sent_batched++;
 8014d50:	4b0a      	ldr	r3, [pc, #40]	@ (8014d7c <midi_usb_try_flush+0xac>)
 8014d52:	685b      	ldr	r3, [r3, #4]
 8014d54:	3301      	adds	r3, #1
 8014d56:	4a09      	ldr	r2, [pc, #36]	@ (8014d7c <midi_usb_try_flush+0xac>)
 8014d58:	6053      	str	r3, [r2, #4]
 8014d5a:	e00c      	b.n	8014d76 <midi_usb_try_flush+0xa6>
  } else {
    midi_tx_stats.usb_not_ready_drops += packets;
 8014d5c:	4b07      	ldr	r3, [pc, #28]	@ (8014d7c <midi_usb_try_flush+0xac>)
 8014d5e:	699a      	ldr	r2, [r3, #24]
 8014d60:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8014d64:	4413      	add	r3, r2
 8014d66:	4a05      	ldr	r2, [pc, #20]	@ (8014d7c <midi_usb_try_flush+0xac>)
 8014d68:	6193      	str	r3, [r2, #24]
 8014d6a:	e004      	b.n	8014d76 <midi_usb_try_flush+0xa6>
    return;
 8014d6c:	bf00      	nop
 8014d6e:	e002      	b.n	8014d76 <midi_usb_try_flush+0xa6>
    return;
 8014d70:	bf00      	nop
 8014d72:	e000      	b.n	8014d76 <midi_usb_try_flush+0xa6>
    return;
 8014d74:	bf00      	nop
  }
}
 8014d76:	3748      	adds	r7, #72	@ 0x48
 8014d78:	46bd      	mov	sp, r7
 8014d7a:	bd80      	pop	{r7, pc}
 8014d7c:	24009510 	.word	0x24009510

08014d80 <usb_device_enqueue_packet>:

/* ====================================================================== */
/*                       TRANSMISSION USB (PROTOCOLE)                     */
/* ====================================================================== */

static void usb_device_enqueue_packet(const uint8_t packet[4]) {
 8014d80:	b580      	push	{r7, lr}
 8014d82:	b082      	sub	sp, #8
 8014d84:	af00      	add	r7, sp, #0
 8014d86:	6078      	str	r0, [r7, #4]
  if (!usb_tx_queue_push(packet)) {
 8014d88:	6878      	ldr	r0, [r7, #4]
 8014d8a:	f7ff fe8f 	bl	8014aac <usb_tx_queue_push>
 8014d8e:	4603      	mov	r3, r0
 8014d90:	f083 0301 	eor.w	r3, r3, #1
 8014d94:	b2db      	uxtb	r3, r3
 8014d96:	2b00      	cmp	r3, #0
 8014d98:	d004      	beq.n	8014da4 <usb_device_enqueue_packet+0x24>
    midi_tx_stats.tx_mb_drops++;
 8014d9a:	4b04      	ldr	r3, [pc, #16]	@ (8014dac <usb_device_enqueue_packet+0x2c>)
 8014d9c:	695b      	ldr	r3, [r3, #20]
 8014d9e:	3301      	adds	r3, #1
 8014da0:	4a02      	ldr	r2, [pc, #8]	@ (8014dac <usb_device_enqueue_packet+0x2c>)
 8014da2:	6153      	str	r3, [r2, #20]
  }
}
 8014da4:	bf00      	nop
 8014da6:	3708      	adds	r7, #8
 8014da8:	46bd      	mov	sp, r7
 8014daa:	bd80      	pop	{r7, pc}
 8014dac:	24009510 	.word	0x24009510

08014db0 <backend_usb_device_send>:

static void backend_usb_device_send(const uint8_t *msg, size_t len) {
 8014db0:	b580      	push	{r7, lr}
 8014db2:	b084      	sub	sp, #16
 8014db4:	af00      	add	r7, sp, #0
 8014db6:	6078      	str	r0, [r7, #4]
 8014db8:	6039      	str	r1, [r7, #0]
  uint8_t packet[4] = {0, 0, 0, 0};
 8014dba:	2300      	movs	r3, #0
 8014dbc:	60bb      	str	r3, [r7, #8]
  const uint8_t st = msg[0];
 8014dbe:	687b      	ldr	r3, [r7, #4]
 8014dc0:	781b      	ldrb	r3, [r3, #0]
 8014dc2:	73fb      	strb	r3, [r7, #15]
  const uint8_t cable = (uint8_t)(MIDI_USB_CABLE << 4);
 8014dc4:	2300      	movs	r3, #0
 8014dc6:	73bb      	strb	r3, [r7, #14]

  /* Channel Voice */
  if ((st & 0xF0U) == 0x80U && len >= 3U) {
 8014dc8:	7bfb      	ldrb	r3, [r7, #15]
 8014dca:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8014dce:	2b80      	cmp	r3, #128	@ 0x80
 8014dd0:	d113      	bne.n	8014dfa <backend_usb_device_send+0x4a>
 8014dd2:	683b      	ldr	r3, [r7, #0]
 8014dd4:	2b02      	cmp	r3, #2
 8014dd6:	d910      	bls.n	8014dfa <backend_usb_device_send+0x4a>
    packet[0] = (uint8_t)(cable | 0x08U);
 8014dd8:	7bbb      	ldrb	r3, [r7, #14]
 8014dda:	f043 0308 	orr.w	r3, r3, #8
 8014dde:	b2db      	uxtb	r3, r3
 8014de0:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 8014de2:	687b      	ldr	r3, [r7, #4]
 8014de4:	781b      	ldrb	r3, [r3, #0]
 8014de6:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8014de8:	687b      	ldr	r3, [r7, #4]
 8014dea:	3301      	adds	r3, #1
 8014dec:	781b      	ldrb	r3, [r3, #0]
 8014dee:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 8014df0:	687b      	ldr	r3, [r7, #4]
 8014df2:	3302      	adds	r3, #2
 8014df4:	781b      	ldrb	r3, [r3, #0]
 8014df6:	72fb      	strb	r3, [r7, #11]
 8014df8:	e100      	b.n	8014ffc <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0x90U && len >= 3U) {
 8014dfa:	7bfb      	ldrb	r3, [r7, #15]
 8014dfc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8014e00:	2b90      	cmp	r3, #144	@ 0x90
 8014e02:	d113      	bne.n	8014e2c <backend_usb_device_send+0x7c>
 8014e04:	683b      	ldr	r3, [r7, #0]
 8014e06:	2b02      	cmp	r3, #2
 8014e08:	d910      	bls.n	8014e2c <backend_usb_device_send+0x7c>
    packet[0] = (uint8_t)(cable | 0x09U);
 8014e0a:	7bbb      	ldrb	r3, [r7, #14]
 8014e0c:	f043 0309 	orr.w	r3, r3, #9
 8014e10:	b2db      	uxtb	r3, r3
 8014e12:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 8014e14:	687b      	ldr	r3, [r7, #4]
 8014e16:	781b      	ldrb	r3, [r3, #0]
 8014e18:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8014e1a:	687b      	ldr	r3, [r7, #4]
 8014e1c:	3301      	adds	r3, #1
 8014e1e:	781b      	ldrb	r3, [r3, #0]
 8014e20:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 8014e22:	687b      	ldr	r3, [r7, #4]
 8014e24:	3302      	adds	r3, #2
 8014e26:	781b      	ldrb	r3, [r3, #0]
 8014e28:	72fb      	strb	r3, [r7, #11]
 8014e2a:	e0e7      	b.n	8014ffc <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xA0U && len >= 3U) {
 8014e2c:	7bfb      	ldrb	r3, [r7, #15]
 8014e2e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8014e32:	2ba0      	cmp	r3, #160	@ 0xa0
 8014e34:	d113      	bne.n	8014e5e <backend_usb_device_send+0xae>
 8014e36:	683b      	ldr	r3, [r7, #0]
 8014e38:	2b02      	cmp	r3, #2
 8014e3a:	d910      	bls.n	8014e5e <backend_usb_device_send+0xae>
    packet[0] = (uint8_t)(cable | 0x0AU);
 8014e3c:	7bbb      	ldrb	r3, [r7, #14]
 8014e3e:	f043 030a 	orr.w	r3, r3, #10
 8014e42:	b2db      	uxtb	r3, r3
 8014e44:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 8014e46:	687b      	ldr	r3, [r7, #4]
 8014e48:	781b      	ldrb	r3, [r3, #0]
 8014e4a:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8014e4c:	687b      	ldr	r3, [r7, #4]
 8014e4e:	3301      	adds	r3, #1
 8014e50:	781b      	ldrb	r3, [r3, #0]
 8014e52:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 8014e54:	687b      	ldr	r3, [r7, #4]
 8014e56:	3302      	adds	r3, #2
 8014e58:	781b      	ldrb	r3, [r3, #0]
 8014e5a:	72fb      	strb	r3, [r7, #11]
 8014e5c:	e0ce      	b.n	8014ffc <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xB0U && len >= 3U) {
 8014e5e:	7bfb      	ldrb	r3, [r7, #15]
 8014e60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8014e64:	2bb0      	cmp	r3, #176	@ 0xb0
 8014e66:	d113      	bne.n	8014e90 <backend_usb_device_send+0xe0>
 8014e68:	683b      	ldr	r3, [r7, #0]
 8014e6a:	2b02      	cmp	r3, #2
 8014e6c:	d910      	bls.n	8014e90 <backend_usb_device_send+0xe0>
    packet[0] = (uint8_t)(cable | 0x0BU);
 8014e6e:	7bbb      	ldrb	r3, [r7, #14]
 8014e70:	f043 030b 	orr.w	r3, r3, #11
 8014e74:	b2db      	uxtb	r3, r3
 8014e76:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 8014e78:	687b      	ldr	r3, [r7, #4]
 8014e7a:	781b      	ldrb	r3, [r3, #0]
 8014e7c:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8014e7e:	687b      	ldr	r3, [r7, #4]
 8014e80:	3301      	adds	r3, #1
 8014e82:	781b      	ldrb	r3, [r3, #0]
 8014e84:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 8014e86:	687b      	ldr	r3, [r7, #4]
 8014e88:	3302      	adds	r3, #2
 8014e8a:	781b      	ldrb	r3, [r3, #0]
 8014e8c:	72fb      	strb	r3, [r7, #11]
 8014e8e:	e0b5      	b.n	8014ffc <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xE0U && len >= 3U) {
 8014e90:	7bfb      	ldrb	r3, [r7, #15]
 8014e92:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8014e96:	2be0      	cmp	r3, #224	@ 0xe0
 8014e98:	d113      	bne.n	8014ec2 <backend_usb_device_send+0x112>
 8014e9a:	683b      	ldr	r3, [r7, #0]
 8014e9c:	2b02      	cmp	r3, #2
 8014e9e:	d910      	bls.n	8014ec2 <backend_usb_device_send+0x112>
    packet[0] = (uint8_t)(cable | 0x0EU);
 8014ea0:	7bbb      	ldrb	r3, [r7, #14]
 8014ea2:	f043 030e 	orr.w	r3, r3, #14
 8014ea6:	b2db      	uxtb	r3, r3
 8014ea8:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 8014eaa:	687b      	ldr	r3, [r7, #4]
 8014eac:	781b      	ldrb	r3, [r3, #0]
 8014eae:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8014eb0:	687b      	ldr	r3, [r7, #4]
 8014eb2:	3301      	adds	r3, #1
 8014eb4:	781b      	ldrb	r3, [r3, #0]
 8014eb6:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 8014eb8:	687b      	ldr	r3, [r7, #4]
 8014eba:	3302      	adds	r3, #2
 8014ebc:	781b      	ldrb	r3, [r3, #0]
 8014ebe:	72fb      	strb	r3, [r7, #11]
 8014ec0:	e09c      	b.n	8014ffc <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xC0U && len >= 2U) {
 8014ec2:	7bfb      	ldrb	r3, [r7, #15]
 8014ec4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8014ec8:	2bc0      	cmp	r3, #192	@ 0xc0
 8014eca:	d111      	bne.n	8014ef0 <backend_usb_device_send+0x140>
 8014ecc:	683b      	ldr	r3, [r7, #0]
 8014ece:	2b01      	cmp	r3, #1
 8014ed0:	d90e      	bls.n	8014ef0 <backend_usb_device_send+0x140>
    packet[0] = (uint8_t)(cable | 0x0CU);
 8014ed2:	7bbb      	ldrb	r3, [r7, #14]
 8014ed4:	f043 030c 	orr.w	r3, r3, #12
 8014ed8:	b2db      	uxtb	r3, r3
 8014eda:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 8014edc:	687b      	ldr	r3, [r7, #4]
 8014ede:	781b      	ldrb	r3, [r3, #0]
 8014ee0:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8014ee2:	687b      	ldr	r3, [r7, #4]
 8014ee4:	3301      	adds	r3, #1
 8014ee6:	781b      	ldrb	r3, [r3, #0]
 8014ee8:	72bb      	strb	r3, [r7, #10]
    packet[3] = 0U;
 8014eea:	2300      	movs	r3, #0
 8014eec:	72fb      	strb	r3, [r7, #11]
 8014eee:	e085      	b.n	8014ffc <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xD0U && len >= 2U) {
 8014ef0:	7bfb      	ldrb	r3, [r7, #15]
 8014ef2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8014ef6:	2bd0      	cmp	r3, #208	@ 0xd0
 8014ef8:	d111      	bne.n	8014f1e <backend_usb_device_send+0x16e>
 8014efa:	683b      	ldr	r3, [r7, #0]
 8014efc:	2b01      	cmp	r3, #1
 8014efe:	d90e      	bls.n	8014f1e <backend_usb_device_send+0x16e>
    packet[0] = (uint8_t)(cable | 0x0DU);
 8014f00:	7bbb      	ldrb	r3, [r7, #14]
 8014f02:	f043 030d 	orr.w	r3, r3, #13
 8014f06:	b2db      	uxtb	r3, r3
 8014f08:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 8014f0a:	687b      	ldr	r3, [r7, #4]
 8014f0c:	781b      	ldrb	r3, [r3, #0]
 8014f0e:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8014f10:	687b      	ldr	r3, [r7, #4]
 8014f12:	3301      	adds	r3, #1
 8014f14:	781b      	ldrb	r3, [r3, #0]
 8014f16:	72bb      	strb	r3, [r7, #10]
    packet[3] = 0U;
 8014f18:	2300      	movs	r3, #0
 8014f1a:	72fb      	strb	r3, [r7, #11]
 8014f1c:	e06e      	b.n	8014ffc <backend_usb_device_send+0x24c>
  }

  /* System Common */
  else if (st == 0xF1U && len >= 2U) {
 8014f1e:	7bfb      	ldrb	r3, [r7, #15]
 8014f20:	2bf1      	cmp	r3, #241	@ 0xf1
 8014f22:	d10e      	bne.n	8014f42 <backend_usb_device_send+0x192>
 8014f24:	683b      	ldr	r3, [r7, #0]
 8014f26:	2b01      	cmp	r3, #1
 8014f28:	d90b      	bls.n	8014f42 <backend_usb_device_send+0x192>
    packet[0] = (uint8_t)(cable | 0x02U);
 8014f2a:	7bbb      	ldrb	r3, [r7, #14]
 8014f2c:	f043 0302 	orr.w	r3, r3, #2
 8014f30:	b2db      	uxtb	r3, r3
 8014f32:	723b      	strb	r3, [r7, #8]
    packet[1] = 0xF1U;
 8014f34:	23f1      	movs	r3, #241	@ 0xf1
 8014f36:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8014f38:	687b      	ldr	r3, [r7, #4]
 8014f3a:	3301      	adds	r3, #1
 8014f3c:	781b      	ldrb	r3, [r3, #0]
 8014f3e:	72bb      	strb	r3, [r7, #10]
 8014f40:	e05c      	b.n	8014ffc <backend_usb_device_send+0x24c>
  } else if (st == 0xF2U && len >= 3U) {
 8014f42:	7bfb      	ldrb	r3, [r7, #15]
 8014f44:	2bf2      	cmp	r3, #242	@ 0xf2
 8014f46:	d112      	bne.n	8014f6e <backend_usb_device_send+0x1be>
 8014f48:	683b      	ldr	r3, [r7, #0]
 8014f4a:	2b02      	cmp	r3, #2
 8014f4c:	d90f      	bls.n	8014f6e <backend_usb_device_send+0x1be>
    packet[0] = (uint8_t)(cable | 0x03U);
 8014f4e:	7bbb      	ldrb	r3, [r7, #14]
 8014f50:	f043 0303 	orr.w	r3, r3, #3
 8014f54:	b2db      	uxtb	r3, r3
 8014f56:	723b      	strb	r3, [r7, #8]
    packet[1] = 0xF2U;
 8014f58:	23f2      	movs	r3, #242	@ 0xf2
 8014f5a:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8014f5c:	687b      	ldr	r3, [r7, #4]
 8014f5e:	3301      	adds	r3, #1
 8014f60:	781b      	ldrb	r3, [r3, #0]
 8014f62:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 8014f64:	687b      	ldr	r3, [r7, #4]
 8014f66:	3302      	adds	r3, #2
 8014f68:	781b      	ldrb	r3, [r3, #0]
 8014f6a:	72fb      	strb	r3, [r7, #11]
 8014f6c:	e046      	b.n	8014ffc <backend_usb_device_send+0x24c>
  } else if (st == 0xF3U && len >= 2U) {
 8014f6e:	7bfb      	ldrb	r3, [r7, #15]
 8014f70:	2bf3      	cmp	r3, #243	@ 0xf3
 8014f72:	d10e      	bne.n	8014f92 <backend_usb_device_send+0x1e2>
 8014f74:	683b      	ldr	r3, [r7, #0]
 8014f76:	2b01      	cmp	r3, #1
 8014f78:	d90b      	bls.n	8014f92 <backend_usb_device_send+0x1e2>
    packet[0] = (uint8_t)(cable | 0x02U);
 8014f7a:	7bbb      	ldrb	r3, [r7, #14]
 8014f7c:	f043 0302 	orr.w	r3, r3, #2
 8014f80:	b2db      	uxtb	r3, r3
 8014f82:	723b      	strb	r3, [r7, #8]
    packet[1] = 0xF3U;
 8014f84:	23f3      	movs	r3, #243	@ 0xf3
 8014f86:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8014f88:	687b      	ldr	r3, [r7, #4]
 8014f8a:	3301      	adds	r3, #1
 8014f8c:	781b      	ldrb	r3, [r3, #0]
 8014f8e:	72bb      	strb	r3, [r7, #10]
 8014f90:	e034      	b.n	8014ffc <backend_usb_device_send+0x24c>
  } else if (st == 0xF6U) {
 8014f92:	7bfb      	ldrb	r3, [r7, #15]
 8014f94:	2bf6      	cmp	r3, #246	@ 0xf6
 8014f96:	d107      	bne.n	8014fa8 <backend_usb_device_send+0x1f8>
    packet[0] = (uint8_t)(cable | 0x0FU);
 8014f98:	7bbb      	ldrb	r3, [r7, #14]
 8014f9a:	f043 030f 	orr.w	r3, r3, #15
 8014f9e:	b2db      	uxtb	r3, r3
 8014fa0:	723b      	strb	r3, [r7, #8]
    packet[1] = 0xF6U;
 8014fa2:	23f6      	movs	r3, #246	@ 0xf6
 8014fa4:	727b      	strb	r3, [r7, #9]
 8014fa6:	e029      	b.n	8014ffc <backend_usb_device_send+0x24c>
  }

  /* Realtime */
  else if (st >= 0xF8U) {
 8014fa8:	7bfb      	ldrb	r3, [r7, #15]
 8014faa:	2bf7      	cmp	r3, #247	@ 0xf7
 8014fac:	d907      	bls.n	8014fbe <backend_usb_device_send+0x20e>
    packet[0] = (uint8_t)(cable | 0x0FU);
 8014fae:	7bbb      	ldrb	r3, [r7, #14]
 8014fb0:	f043 030f 	orr.w	r3, r3, #15
 8014fb4:	b2db      	uxtb	r3, r3
 8014fb6:	723b      	strb	r3, [r7, #8]
    packet[1] = st;
 8014fb8:	7bfb      	ldrb	r3, [r7, #15]
 8014fba:	727b      	strb	r3, [r7, #9]
 8014fbc:	e01e      	b.n	8014ffc <backend_usb_device_send+0x24c>
  } else {
    packet[0] = (uint8_t)(cable | 0x0FU);
 8014fbe:	7bbb      	ldrb	r3, [r7, #14]
 8014fc0:	f043 030f 	orr.w	r3, r3, #15
 8014fc4:	b2db      	uxtb	r3, r3
 8014fc6:	723b      	strb	r3, [r7, #8]
    packet[1] = len > 0U ? msg[0] : 0U;
 8014fc8:	683b      	ldr	r3, [r7, #0]
 8014fca:	2b00      	cmp	r3, #0
 8014fcc:	d002      	beq.n	8014fd4 <backend_usb_device_send+0x224>
 8014fce:	687b      	ldr	r3, [r7, #4]
 8014fd0:	781b      	ldrb	r3, [r3, #0]
 8014fd2:	e000      	b.n	8014fd6 <backend_usb_device_send+0x226>
 8014fd4:	2300      	movs	r3, #0
 8014fd6:	727b      	strb	r3, [r7, #9]
    packet[2] = len > 1U ? msg[1] : 0U;
 8014fd8:	683b      	ldr	r3, [r7, #0]
 8014fda:	2b01      	cmp	r3, #1
 8014fdc:	d903      	bls.n	8014fe6 <backend_usb_device_send+0x236>
 8014fde:	687b      	ldr	r3, [r7, #4]
 8014fe0:	3301      	adds	r3, #1
 8014fe2:	781b      	ldrb	r3, [r3, #0]
 8014fe4:	e000      	b.n	8014fe8 <backend_usb_device_send+0x238>
 8014fe6:	2300      	movs	r3, #0
 8014fe8:	72bb      	strb	r3, [r7, #10]
    packet[3] = len > 2U ? msg[2] : 0U;
 8014fea:	683b      	ldr	r3, [r7, #0]
 8014fec:	2b02      	cmp	r3, #2
 8014fee:	d903      	bls.n	8014ff8 <backend_usb_device_send+0x248>
 8014ff0:	687b      	ldr	r3, [r7, #4]
 8014ff2:	3302      	adds	r3, #2
 8014ff4:	781b      	ldrb	r3, [r3, #0]
 8014ff6:	e000      	b.n	8014ffa <backend_usb_device_send+0x24a>
 8014ff8:	2300      	movs	r3, #0
 8014ffa:	72fb      	strb	r3, [r7, #11]
  }

  if (!midi_in_isr() && usb_device_ready() && midi_usb_tx_count == 0U) {
 8014ffc:	f7ff fd16 	bl	8014a2c <midi_in_isr>
 8015000:	4603      	mov	r3, r0
 8015002:	f083 0301 	eor.w	r3, r3, #1
 8015006:	b2db      	uxtb	r3, r3
 8015008:	2b00      	cmp	r3, #0
 801500a:	d018      	beq.n	801503e <backend_usb_device_send+0x28e>
 801500c:	f7ff fd20 	bl	8014a50 <usb_device_ready>
 8015010:	4603      	mov	r3, r0
 8015012:	2b00      	cmp	r3, #0
 8015014:	d013      	beq.n	801503e <backend_usb_device_send+0x28e>
 8015016:	4b0f      	ldr	r3, [pc, #60]	@ (8015054 <backend_usb_device_send+0x2a4>)
 8015018:	881b      	ldrh	r3, [r3, #0]
 801501a:	b29b      	uxth	r3, r3
 801501c:	2b00      	cmp	r3, #0
 801501e:	d10e      	bne.n	801503e <backend_usb_device_send+0x28e>
    if (usb_device_send_packets(packet, 4U)) {
 8015020:	f107 0308 	add.w	r3, r7, #8
 8015024:	2104      	movs	r1, #4
 8015026:	4618      	mov	r0, r3
 8015028:	f7ff fd22 	bl	8014a70 <usb_device_send_packets>
 801502c:	4603      	mov	r3, r0
 801502e:	2b00      	cmp	r3, #0
 8015030:	d005      	beq.n	801503e <backend_usb_device_send+0x28e>
      midi_tx_stats.tx_sent_immediate++;
 8015032:	4b09      	ldr	r3, [pc, #36]	@ (8015058 <backend_usb_device_send+0x2a8>)
 8015034:	681b      	ldr	r3, [r3, #0]
 8015036:	3301      	adds	r3, #1
 8015038:	4a07      	ldr	r2, [pc, #28]	@ (8015058 <backend_usb_device_send+0x2a8>)
 801503a:	6013      	str	r3, [r2, #0]
 801503c:	e006      	b.n	801504c <backend_usb_device_send+0x29c>
      return;
    }
  }

  usb_device_enqueue_packet(packet);
 801503e:	f107 0308 	add.w	r3, r7, #8
 8015042:	4618      	mov	r0, r3
 8015044:	f7ff fe9c 	bl	8014d80 <usb_device_enqueue_packet>
  midi_usb_try_flush();
 8015048:	f7ff fe42 	bl	8014cd0 <midi_usb_try_flush>
}
 801504c:	3710      	adds	r7, #16
 801504e:	46bd      	mov	sp, r7
 8015050:	bd80      	pop	{r7, pc}
 8015052:	bf00      	nop
 8015054:	24009948 	.word	0x24009948
 8015058:	24009510 	.word	0x24009510

0801505c <backend_din_send>:
  (void)msg;
  (void)len;
  /* Stub: USB Host MIDI backend  implmenter plus tard. */
}

static void backend_din_send(const uint8_t *msg, size_t len) {
 801505c:	b480      	push	{r7}
 801505e:	b083      	sub	sp, #12
 8015060:	af00      	add	r7, sp, #0
 8015062:	6078      	str	r0, [r7, #4]
 8015064:	6039      	str	r1, [r7, #0]
  (void)msg;
  (void)len;
  /* Stub: MIDI DIN UART backend  implmenter plus tard. */
}
 8015066:	bf00      	nop
 8015068:	370c      	adds	r7, #12
 801506a:	46bd      	mov	sp, r7
 801506c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015070:	4770      	bx	lr

08015072 <midi_internal_receive>:

/* ====================================================================== */
/*                            API PUBLIQUE                                */
/* ====================================================================== */

__attribute__((weak)) void midi_internal_receive(const uint8_t *msg, size_t len) {
 8015072:	b480      	push	{r7}
 8015074:	b083      	sub	sp, #12
 8015076:	af00      	add	r7, sp, #0
 8015078:	6078      	str	r0, [r7, #4]
 801507a:	6039      	str	r1, [r7, #0]
  (void)msg;
  (void)len;
}
 801507c:	bf00      	nop
 801507e:	370c      	adds	r7, #12
 8015080:	46bd      	mov	sp, r7
 8015082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015086:	4770      	bx	lr

08015088 <midi_init>:

void midi_init(void) {
 8015088:	b580      	push	{r7, lr}
 801508a:	af00      	add	r7, sp, #0
  if (midi_initialized) {
 801508c:	4b14      	ldr	r3, [pc, #80]	@ (80150e0 <midi_init+0x58>)
 801508e:	781b      	ldrb	r3, [r3, #0]
 8015090:	2b00      	cmp	r3, #0
 8015092:	d123      	bne.n	80150dc <midi_init+0x54>
    return;
  }

  midi_initialized = true;
 8015094:	4b12      	ldr	r3, [pc, #72]	@ (80150e0 <midi_init+0x58>)
 8015096:	2201      	movs	r2, #1
 8015098:	701a      	strb	r2, [r3, #0]

  midi_usb_tx_head = 0U;
 801509a:	4b12      	ldr	r3, [pc, #72]	@ (80150e4 <midi_init+0x5c>)
 801509c:	2200      	movs	r2, #0
 801509e:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_tail = 0U;
 80150a0:	4b11      	ldr	r3, [pc, #68]	@ (80150e8 <midi_init+0x60>)
 80150a2:	2200      	movs	r2, #0
 80150a4:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_count = 0U;
 80150a6:	4b11      	ldr	r3, [pc, #68]	@ (80150ec <midi_init+0x64>)
 80150a8:	2200      	movs	r2, #0
 80150aa:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_high_water = 0U;
 80150ac:	4b10      	ldr	r3, [pc, #64]	@ (80150f0 <midi_init+0x68>)
 80150ae:	2200      	movs	r2, #0
 80150b0:	801a      	strh	r2, [r3, #0]

  midi_usb_rx_head = 0U;
 80150b2:	4b10      	ldr	r3, [pc, #64]	@ (80150f4 <midi_init+0x6c>)
 80150b4:	2200      	movs	r2, #0
 80150b6:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_tail = 0U;
 80150b8:	4b0f      	ldr	r3, [pc, #60]	@ (80150f8 <midi_init+0x70>)
 80150ba:	2200      	movs	r2, #0
 80150bc:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_count = 0U;
 80150be:	4b0f      	ldr	r3, [pc, #60]	@ (80150fc <midi_init+0x74>)
 80150c0:	2200      	movs	r2, #0
 80150c2:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_high_water = 0U;
 80150c4:	4b0e      	ldr	r3, [pc, #56]	@ (8015100 <midi_init+0x78>)
 80150c6:	2200      	movs	r2, #0
 80150c8:	801a      	strh	r2, [r3, #0]

  midi_usb_rx_drops = 0U;
 80150ca:	4b0e      	ldr	r3, [pc, #56]	@ (8015104 <midi_init+0x7c>)
 80150cc:	2200      	movs	r2, #0
 80150ce:	601a      	str	r2, [r3, #0]
  midi_usb_tx_kick = false;
 80150d0:	4b0d      	ldr	r3, [pc, #52]	@ (8015108 <midi_init+0x80>)
 80150d2:	2200      	movs	r2, #0
 80150d4:	701a      	strb	r2, [r3, #0]

  midi_stats_reset();
 80150d6:	f000 f85b 	bl	8015190 <midi_stats_reset>
 80150da:	e000      	b.n	80150de <midi_init+0x56>
    return;
 80150dc:	bf00      	nop
}
 80150de:	bd80      	pop	{r7, pc}
 80150e0:	24009540 	.word	0x24009540
 80150e4:	24009944 	.word	0x24009944
 80150e8:	24009946 	.word	0x24009946
 80150ec:	24009948 	.word	0x24009948
 80150f0:	2400994a 	.word	0x2400994a
 80150f4:	2400994c 	.word	0x2400994c
 80150f8:	2400994e 	.word	0x2400994e
 80150fc:	24009950 	.word	0x24009950
 8015100:	24009952 	.word	0x24009952
 8015104:	2400953c 	.word	0x2400953c
 8015108:	24009954 	.word	0x24009954

0801510c <midi_send_raw>:

  midi_process_usb_rx();
  midi_usb_try_flush();
}

void midi_send_raw(midi_dest_t dest, const uint8_t *msg, size_t len) {
 801510c:	b580      	push	{r7, lr}
 801510e:	b084      	sub	sp, #16
 8015110:	af00      	add	r7, sp, #0
 8015112:	4603      	mov	r3, r0
 8015114:	60b9      	str	r1, [r7, #8]
 8015116:	607a      	str	r2, [r7, #4]
 8015118:	73fb      	strb	r3, [r7, #15]
  if ((msg == NULL) || (len == 0U)) {
 801511a:	68bb      	ldr	r3, [r7, #8]
 801511c:	2b00      	cmp	r3, #0
 801511e:	d009      	beq.n	8015134 <midi_send_raw+0x28>
 8015120:	687b      	ldr	r3, [r7, #4]
 8015122:	2b00      	cmp	r3, #0
 8015124:	d006      	beq.n	8015134 <midi_send_raw+0x28>
    return;
  }

  midi_send(dest, msg, len);
 8015126:	7bfb      	ldrb	r3, [r7, #15]
 8015128:	687a      	ldr	r2, [r7, #4]
 801512a:	68b9      	ldr	r1, [r7, #8]
 801512c:	4618      	mov	r0, r3
 801512e:	f000 f805 	bl	801513c <midi_send>
 8015132:	e000      	b.n	8015136 <midi_send_raw+0x2a>
    return;
 8015134:	bf00      	nop
}
 8015136:	3710      	adds	r7, #16
 8015138:	46bd      	mov	sp, r7
 801513a:	bd80      	pop	{r7, pc}

0801513c <midi_send>:

/* ====================================================================== */
/*                            ROUTAGE MIDI                                */
/* ====================================================================== */

static void midi_send(midi_dest_t dest, const uint8_t *msg, size_t len) {
 801513c:	b580      	push	{r7, lr}
 801513e:	b084      	sub	sp, #16
 8015140:	af00      	add	r7, sp, #0
 8015142:	4603      	mov	r3, r0
 8015144:	60b9      	str	r1, [r7, #8]
 8015146:	607a      	str	r2, [r7, #4]
 8015148:	73fb      	strb	r3, [r7, #15]
  switch (dest) {
 801514a:	7bfb      	ldrb	r3, [r7, #15]
 801514c:	2b03      	cmp	r3, #3
 801514e:	d010      	beq.n	8015172 <midi_send+0x36>
 8015150:	2b03      	cmp	r3, #3
 8015152:	dc17      	bgt.n	8015184 <midi_send+0x48>
 8015154:	2b01      	cmp	r3, #1
 8015156:	d002      	beq.n	801515e <midi_send+0x22>
 8015158:	2b02      	cmp	r3, #2
 801515a:	d005      	beq.n	8015168 <midi_send+0x2c>
    case MIDI_DEST_BOTH:
      backend_din_send(msg, len);
      backend_usb_device_send(msg, len);
      break;
    default:
      break;
 801515c:	e012      	b.n	8015184 <midi_send+0x48>
      backend_din_send(msg, len);
 801515e:	6879      	ldr	r1, [r7, #4]
 8015160:	68b8      	ldr	r0, [r7, #8]
 8015162:	f7ff ff7b 	bl	801505c <backend_din_send>
      break;
 8015166:	e00e      	b.n	8015186 <midi_send+0x4a>
      backend_usb_device_send(msg, len);
 8015168:	6879      	ldr	r1, [r7, #4]
 801516a:	68b8      	ldr	r0, [r7, #8]
 801516c:	f7ff fe20 	bl	8014db0 <backend_usb_device_send>
      break;
 8015170:	e009      	b.n	8015186 <midi_send+0x4a>
      backend_din_send(msg, len);
 8015172:	6879      	ldr	r1, [r7, #4]
 8015174:	68b8      	ldr	r0, [r7, #8]
 8015176:	f7ff ff71 	bl	801505c <backend_din_send>
      backend_usb_device_send(msg, len);
 801517a:	6879      	ldr	r1, [r7, #4]
 801517c:	68b8      	ldr	r0, [r7, #8]
 801517e:	f7ff fe17 	bl	8014db0 <backend_usb_device_send>
      break;
 8015182:	e000      	b.n	8015186 <midi_send+0x4a>
      break;
 8015184:	bf00      	nop
  }
}
 8015186:	bf00      	nop
 8015188:	3710      	adds	r7, #16
 801518a:	46bd      	mov	sp, r7
 801518c:	bd80      	pop	{r7, pc}
	...

08015190 <midi_stats_reset>:

uint16_t midi_usb_rx_high_watermark(void) {
  return midi_usb_rx_high_water;
}

void midi_stats_reset(void) {
 8015190:	b480      	push	{r7}
 8015192:	b08d      	sub	sp, #52	@ 0x34
 8015194:	af00      	add	r7, sp, #0
  midi_tx_stats = (midi_tx_stats_t){0};
 8015196:	4b0d      	ldr	r3, [pc, #52]	@ (80151cc <midi_stats_reset+0x3c>)
 8015198:	461a      	mov	r2, r3
 801519a:	2300      	movs	r3, #0
 801519c:	6013      	str	r3, [r2, #0]
 801519e:	6053      	str	r3, [r2, #4]
 80151a0:	6093      	str	r3, [r2, #8]
 80151a2:	60d3      	str	r3, [r2, #12]
 80151a4:	6113      	str	r3, [r2, #16]
 80151a6:	6153      	str	r3, [r2, #20]
 80151a8:	6193      	str	r3, [r2, #24]
  midi_rx_stats = (midi_rx_stats_t){0};
 80151aa:	4b09      	ldr	r3, [pc, #36]	@ (80151d0 <midi_stats_reset+0x40>)
 80151ac:	461a      	mov	r2, r3
 80151ae:	2300      	movs	r3, #0
 80151b0:	6013      	str	r3, [r2, #0]
 80151b2:	6053      	str	r3, [r2, #4]
 80151b4:	6093      	str	r3, [r2, #8]
 80151b6:	60d3      	str	r3, [r2, #12]
  midi_usb_rx_drops = 0U;
 80151b8:	4b06      	ldr	r3, [pc, #24]	@ (80151d4 <midi_stats_reset+0x44>)
 80151ba:	2200      	movs	r2, #0
 80151bc:	601a      	str	r2, [r3, #0]
}
 80151be:	bf00      	nop
 80151c0:	3734      	adds	r7, #52	@ 0x34
 80151c2:	46bd      	mov	sp, r7
 80151c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151c8:	4770      	bx	lr
 80151ca:	bf00      	nop
 80151cc:	24009510 	.word	0x24009510
 80151d0:	2400952c 	.word	0x2400952c
 80151d4:	2400953c 	.word	0x2400953c

080151d8 <midi_usb_rx_submit_from_isr>:

/* ====================================================================== */
/*                       CALLBACKS USB MIDI (ISR)                         */
/* ====================================================================== */

void midi_usb_rx_submit_from_isr(const uint8_t *packet, size_t len) {
 80151d8:	b580      	push	{r7, lr}
 80151da:	b084      	sub	sp, #16
 80151dc:	af00      	add	r7, sp, #0
 80151de:	6078      	str	r0, [r7, #4]
 80151e0:	6039      	str	r1, [r7, #0]
  if ((packet == NULL) || (len < 4U)) {
 80151e2:	687b      	ldr	r3, [r7, #4]
 80151e4:	2b00      	cmp	r3, #0
 80151e6:	d02c      	beq.n	8015242 <midi_usb_rx_submit_from_isr+0x6a>
 80151e8:	683b      	ldr	r3, [r7, #0]
 80151ea:	2b03      	cmp	r3, #3
 80151ec:	d929      	bls.n	8015242 <midi_usb_rx_submit_from_isr+0x6a>
    return;
  }

  size_t packets = len / 4U;
 80151ee:	683b      	ldr	r3, [r7, #0]
 80151f0:	089b      	lsrs	r3, r3, #2
 80151f2:	60bb      	str	r3, [r7, #8]
  for (size_t i = 0U; i < packets; i++) {
 80151f4:	2300      	movs	r3, #0
 80151f6:	60fb      	str	r3, [r7, #12]
 80151f8:	e01e      	b.n	8015238 <midi_usb_rx_submit_from_isr+0x60>
    if (!usb_rx_queue_push(packet)) {
 80151fa:	6878      	ldr	r0, [r7, #4]
 80151fc:	f7ff fcfc 	bl	8014bf8 <usb_rx_queue_push>
 8015200:	4603      	mov	r3, r0
 8015202:	f083 0301 	eor.w	r3, r3, #1
 8015206:	b2db      	uxtb	r3, r3
 8015208:	2b00      	cmp	r3, #0
 801520a:	d00a      	beq.n	8015222 <midi_usb_rx_submit_from_isr+0x4a>
      midi_usb_rx_drops++;
 801520c:	4b0f      	ldr	r3, [pc, #60]	@ (801524c <midi_usb_rx_submit_from_isr+0x74>)
 801520e:	681b      	ldr	r3, [r3, #0]
 8015210:	3301      	adds	r3, #1
 8015212:	4a0e      	ldr	r2, [pc, #56]	@ (801524c <midi_usb_rx_submit_from_isr+0x74>)
 8015214:	6013      	str	r3, [r2, #0]
      midi_rx_stats.usb_rx_drops++;
 8015216:	4b0e      	ldr	r3, [pc, #56]	@ (8015250 <midi_usb_rx_submit_from_isr+0x78>)
 8015218:	685b      	ldr	r3, [r3, #4]
 801521a:	3301      	adds	r3, #1
 801521c:	4a0c      	ldr	r2, [pc, #48]	@ (8015250 <midi_usb_rx_submit_from_isr+0x78>)
 801521e:	6053      	str	r3, [r2, #4]
 8015220:	e004      	b.n	801522c <midi_usb_rx_submit_from_isr+0x54>
    } else {
      midi_rx_stats.usb_rx_enqueued++;
 8015222:	4b0b      	ldr	r3, [pc, #44]	@ (8015250 <midi_usb_rx_submit_from_isr+0x78>)
 8015224:	681b      	ldr	r3, [r3, #0]
 8015226:	3301      	adds	r3, #1
 8015228:	4a09      	ldr	r2, [pc, #36]	@ (8015250 <midi_usb_rx_submit_from_isr+0x78>)
 801522a:	6013      	str	r3, [r2, #0]
    }
    packet += 4U;
 801522c:	687b      	ldr	r3, [r7, #4]
 801522e:	3304      	adds	r3, #4
 8015230:	607b      	str	r3, [r7, #4]
  for (size_t i = 0U; i < packets; i++) {
 8015232:	68fb      	ldr	r3, [r7, #12]
 8015234:	3301      	adds	r3, #1
 8015236:	60fb      	str	r3, [r7, #12]
 8015238:	68fa      	ldr	r2, [r7, #12]
 801523a:	68bb      	ldr	r3, [r7, #8]
 801523c:	429a      	cmp	r2, r3
 801523e:	d3dc      	bcc.n	80151fa <midi_usb_rx_submit_from_isr+0x22>
 8015240:	e000      	b.n	8015244 <midi_usb_rx_submit_from_isr+0x6c>
    return;
 8015242:	bf00      	nop
  }
}
 8015244:	3710      	adds	r7, #16
 8015246:	46bd      	mov	sp, r7
 8015248:	bd80      	pop	{r7, pc}
 801524a:	bf00      	nop
 801524c:	2400953c 	.word	0x2400953c
 8015250:	2400952c 	.word	0x2400952c

08015254 <USBD_MIDI_OnPacketsReceived>:

void USBD_MIDI_OnPacketsReceived(uint8_t *data, uint8_t len) {
 8015254:	b580      	push	{r7, lr}
 8015256:	b082      	sub	sp, #8
 8015258:	af00      	add	r7, sp, #0
 801525a:	6078      	str	r0, [r7, #4]
 801525c:	460b      	mov	r3, r1
 801525e:	70fb      	strb	r3, [r7, #3]
  midi_usb_rx_submit_from_isr(data, len);
 8015260:	78fb      	ldrb	r3, [r7, #3]
 8015262:	4619      	mov	r1, r3
 8015264:	6878      	ldr	r0, [r7, #4]
 8015266:	f7ff ffb7 	bl	80151d8 <midi_usb_rx_submit_from_isr>
}
 801526a:	bf00      	nop
 801526c:	3708      	adds	r7, #8
 801526e:	46bd      	mov	sp, r7
 8015270:	bd80      	pop	{r7, pc}
	...

08015274 <USBD_MIDI_OnPacketsSent>:

void USBD_MIDI_OnPacketsSent(void) {
 8015274:	b480      	push	{r7}
 8015276:	af00      	add	r7, sp, #0
  /* Interruption USB: ne pas mettre ici, seulement demander un flush. */
  midi_usb_tx_kick = true;
 8015278:	4b03      	ldr	r3, [pc, #12]	@ (8015288 <USBD_MIDI_OnPacketsSent+0x14>)
 801527a:	2201      	movs	r2, #1
 801527c:	701a      	strb	r2, [r3, #0]
}
 801527e:	bf00      	nop
 8015280:	46bd      	mov	sp, r7
 8015282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015286:	4770      	bx	lr
 8015288:	24009954 	.word	0x24009954

0801528c <midi_host_cin_to_length>:

static uint8_t midi_host_rx_packet[USBH_MIDI_PACKET_SIZE];
static uint8_t midi_host_tx_packet[USBH_MIDI_PACKET_SIZE];

static uint8_t midi_host_cin_to_length(uint8_t cin)
{
 801528c:	b480      	push	{r7}
 801528e:	b083      	sub	sp, #12
 8015290:	af00      	add	r7, sp, #0
 8015292:	4603      	mov	r3, r0
 8015294:	71fb      	strb	r3, [r7, #7]
    2U, /* 0xD: Channel Pressure */
    3U, /* 0xE: Pitch Bend */
    1U  /* 0xF: Single-byte System Realtime */
  };

  return cin_len[cin & 0x0FU];
 8015296:	79fb      	ldrb	r3, [r7, #7]
 8015298:	f003 030f 	and.w	r3, r3, #15
 801529c:	4a03      	ldr	r2, [pc, #12]	@ (80152ac <midi_host_cin_to_length+0x20>)
 801529e:	5cd3      	ldrb	r3, [r2, r3]
}
 80152a0:	4618      	mov	r0, r3
 80152a2:	370c      	adds	r7, #12
 80152a4:	46bd      	mov	sp, r7
 80152a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152aa:	4770      	bx	lr
 80152ac:	08017848 	.word	0x08017848

080152b0 <midi_host_poll>:

void midi_host_poll(void)
{
 80152b0:	b580      	push	{r7, lr}
 80152b2:	b082      	sub	sp, #8
 80152b4:	af00      	add	r7, sp, #0
  if (!USBH_MIDI_IsReady(&hUsbHostHS))
 80152b6:	4819      	ldr	r0, [pc, #100]	@ (801531c <midi_host_poll+0x6c>)
 80152b8:	f001 fa42 	bl	8016740 <USBH_MIDI_IsReady>
 80152bc:	4603      	mov	r3, r0
 80152be:	f083 0301 	eor.w	r3, r3, #1
 80152c2:	b2db      	uxtb	r3, r3
 80152c4:	2b00      	cmp	r3, #0
 80152c6:	d122      	bne.n	801530e <midi_host_poll+0x5e>
    return;
  }

  while (1)
  {
    if (USBH_MIDI_ReadPacket(&hUsbHostHS, midi_host_rx_packet) != USBH_OK)
 80152c8:	4915      	ldr	r1, [pc, #84]	@ (8015320 <midi_host_poll+0x70>)
 80152ca:	4814      	ldr	r0, [pc, #80]	@ (801531c <midi_host_poll+0x6c>)
 80152cc:	f001 f9ca 	bl	8016664 <USBH_MIDI_ReadPacket>
 80152d0:	4603      	mov	r3, r0
 80152d2:	2b00      	cmp	r3, #0
 80152d4:	d11d      	bne.n	8015312 <midi_host_poll+0x62>
    {
      break;
    }

    uint8_t cin = midi_host_rx_packet[0] & 0x0FU;
 80152d6:	4b12      	ldr	r3, [pc, #72]	@ (8015320 <midi_host_poll+0x70>)
 80152d8:	781b      	ldrb	r3, [r3, #0]
 80152da:	f003 030f 	and.w	r3, r3, #15
 80152de:	71fb      	strb	r3, [r7, #7]
    uint8_t length = midi_host_cin_to_length(cin);
 80152e0:	79fb      	ldrb	r3, [r7, #7]
 80152e2:	4618      	mov	r0, r3
 80152e4:	f7ff ffd2 	bl	801528c <midi_host_cin_to_length>
 80152e8:	4603      	mov	r3, r0
 80152ea:	71bb      	strb	r3, [r7, #6]
    if (length == 0U)
 80152ec:	79bb      	ldrb	r3, [r7, #6]
 80152ee:	2b00      	cmp	r3, #0
 80152f0:	d00b      	beq.n	801530a <midi_host_poll+0x5a>
    {
      continue;
    }

    midi_internal_receive(&midi_host_rx_packet[1], length);
 80152f2:	79bb      	ldrb	r3, [r7, #6]
 80152f4:	4619      	mov	r1, r3
 80152f6:	480b      	ldr	r0, [pc, #44]	@ (8015324 <midi_host_poll+0x74>)
 80152f8:	f7ff febb 	bl	8015072 <midi_internal_receive>
    midi_send_raw(MIDI_DEST_USB, &midi_host_rx_packet[1], length);
 80152fc:	79bb      	ldrb	r3, [r7, #6]
 80152fe:	461a      	mov	r2, r3
 8015300:	4908      	ldr	r1, [pc, #32]	@ (8015324 <midi_host_poll+0x74>)
 8015302:	2002      	movs	r0, #2
 8015304:	f7ff ff02 	bl	801510c <midi_send_raw>
 8015308:	e7de      	b.n	80152c8 <midi_host_poll+0x18>
      continue;
 801530a:	bf00      	nop
  {
 801530c:	e7dc      	b.n	80152c8 <midi_host_poll+0x18>
    return;
 801530e:	bf00      	nop
 8015310:	e000      	b.n	8015314 <midi_host_poll+0x64>
      break;
 8015312:	bf00      	nop
  }
}
 8015314:	3708      	adds	r7, #8
 8015316:	46bd      	mov	sp, r7
 8015318:	bd80      	pop	{r7, pc}
 801531a:	bf00      	nop
 801531c:	240004bc 	.word	0x240004bc
 8015320:	24009958 	.word	0x24009958
 8015324:	24009959 	.word	0x24009959

08015328 <MX_SAI1_Init>:
DMA_HandleTypeDef hdma_sai1_a;
DMA_HandleTypeDef hdma_sai1_b;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8015328:	b580      	push	{r7, lr}
 801532a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 801532c:	4b5d      	ldr	r3, [pc, #372]	@ (80154a4 <MX_SAI1_Init+0x17c>)
 801532e:	4a5e      	ldr	r2, [pc, #376]	@ (80154a8 <MX_SAI1_Init+0x180>)
 8015330:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8015332:	4b5c      	ldr	r3, [pc, #368]	@ (80154a4 <MX_SAI1_Init+0x17c>)
 8015334:	2200      	movs	r2, #0
 8015336:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8015338:	4b5a      	ldr	r3, [pc, #360]	@ (80154a4 <MX_SAI1_Init+0x17c>)
 801533a:	2200      	movs	r2, #0
 801533c:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_24;
 801533e:	4b59      	ldr	r3, [pc, #356]	@ (80154a4 <MX_SAI1_Init+0x17c>)
 8015340:	22c0      	movs	r2, #192	@ 0xc0
 8015342:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8015344:	4b57      	ldr	r3, [pc, #348]	@ (80154a4 <MX_SAI1_Init+0x17c>)
 8015346:	2200      	movs	r2, #0
 8015348:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 801534a:	4b56      	ldr	r3, [pc, #344]	@ (80154a4 <MX_SAI1_Init+0x17c>)
 801534c:	2200      	movs	r2, #0
 801534e:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8015350:	4b54      	ldr	r3, [pc, #336]	@ (80154a4 <MX_SAI1_Init+0x17c>)
 8015352:	2200      	movs	r2, #0
 8015354:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8015356:	4b53      	ldr	r3, [pc, #332]	@ (80154a4 <MX_SAI1_Init+0x17c>)
 8015358:	2200      	movs	r2, #0
 801535a:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MCK_OVERSAMPLING_DISABLE;
 801535c:	4b51      	ldr	r3, [pc, #324]	@ (80154a4 <MX_SAI1_Init+0x17c>)
 801535e:	2200      	movs	r2, #0
 8015360:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8015362:	4b50      	ldr	r3, [pc, #320]	@ (80154a4 <MX_SAI1_Init+0x17c>)
 8015364:	2200      	movs	r2, #0
 8015366:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8015368:	4b4e      	ldr	r3, [pc, #312]	@ (80154a4 <MX_SAI1_Init+0x17c>)
 801536a:	2201      	movs	r2, #1
 801536c:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 801536e:	4b4d      	ldr	r3, [pc, #308]	@ (80154a4 <MX_SAI1_Init+0x17c>)
 8015370:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8015374:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8015376:	4b4b      	ldr	r3, [pc, #300]	@ (80154a4 <MX_SAI1_Init+0x17c>)
 8015378:	2200      	movs	r2, #0
 801537a:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 801537c:	4b49      	ldr	r3, [pc, #292]	@ (80154a4 <MX_SAI1_Init+0x17c>)
 801537e:	2200      	movs	r2, #0
 8015380:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8015382:	4b48      	ldr	r3, [pc, #288]	@ (80154a4 <MX_SAI1_Init+0x17c>)
 8015384:	2200      	movs	r2, #0
 8015386:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8015388:	4b46      	ldr	r3, [pc, #280]	@ (80154a4 <MX_SAI1_Init+0x17c>)
 801538a:	2200      	movs	r2, #0
 801538c:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
 801538e:	4b45      	ldr	r3, [pc, #276]	@ (80154a4 <MX_SAI1_Init+0x17c>)
 8015390:	2200      	movs	r2, #0
 8015392:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 1;
 8015396:	4b43      	ldr	r3, [pc, #268]	@ (80154a4 <MX_SAI1_Init+0x17c>)
 8015398:	2201      	movs	r2, #1
 801539a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 801539c:	4b41      	ldr	r3, [pc, #260]	@ (80154a4 <MX_SAI1_Init+0x17c>)
 801539e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80153a2:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.FrameLength = 256;
 80153a4:	4b3f      	ldr	r3, [pc, #252]	@ (80154a4 <MX_SAI1_Init+0x17c>)
 80153a6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80153aa:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 80153ac:	4b3d      	ldr	r3, [pc, #244]	@ (80154a4 <MX_SAI1_Init+0x17c>)
 80153ae:	2201      	movs	r2, #1
 80153b0:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80153b2:	4b3c      	ldr	r3, [pc, #240]	@ (80154a4 <MX_SAI1_Init+0x17c>)
 80153b4:	2200      	movs	r2, #0
 80153b6:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80153b8:	4b3a      	ldr	r3, [pc, #232]	@ (80154a4 <MX_SAI1_Init+0x17c>)
 80153ba:	2200      	movs	r2, #0
 80153bc:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80153be:	4b39      	ldr	r3, [pc, #228]	@ (80154a4 <MX_SAI1_Init+0x17c>)
 80153c0:	2200      	movs	r2, #0
 80153c2:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 80153c4:	4b37      	ldr	r3, [pc, #220]	@ (80154a4 <MX_SAI1_Init+0x17c>)
 80153c6:	2200      	movs	r2, #0
 80153c8:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80153ca:	4b36      	ldr	r3, [pc, #216]	@ (80154a4 <MX_SAI1_Init+0x17c>)
 80153cc:	2280      	movs	r2, #128	@ 0x80
 80153ce:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA1.SlotInit.SlotNumber = 8;
 80153d0:	4b34      	ldr	r3, [pc, #208]	@ (80154a4 <MX_SAI1_Init+0x17c>)
 80153d2:	2208      	movs	r2, #8
 80153d4:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockA1.SlotInit.SlotActive = 0x000000FF;
 80153d6:	4b33      	ldr	r3, [pc, #204]	@ (80154a4 <MX_SAI1_Init+0x17c>)
 80153d8:	22ff      	movs	r2, #255	@ 0xff
 80153da:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 80153dc:	4831      	ldr	r0, [pc, #196]	@ (80154a4 <MX_SAI1_Init+0x17c>)
 80153de:	f7f9 fe57 	bl	800f090 <HAL_SAI_Init>
 80153e2:	4603      	mov	r3, r0
 80153e4:	2b00      	cmp	r3, #0
 80153e6:	d001      	beq.n	80153ec <MX_SAI1_Init+0xc4>
  {
    Error_Handler();
 80153e8:	f7ff faf8 	bl	80149dc <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 80153ec:	4b2f      	ldr	r3, [pc, #188]	@ (80154ac <MX_SAI1_Init+0x184>)
 80153ee:	4a30      	ldr	r2, [pc, #192]	@ (80154b0 <MX_SAI1_Init+0x188>)
 80153f0:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 80153f2:	4b2e      	ldr	r3, [pc, #184]	@ (80154ac <MX_SAI1_Init+0x184>)
 80153f4:	2200      	movs	r2, #0
 80153f6:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 80153f8:	4b2c      	ldr	r3, [pc, #176]	@ (80154ac <MX_SAI1_Init+0x184>)
 80153fa:	2203      	movs	r2, #3
 80153fc:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_24;
 80153fe:	4b2b      	ldr	r3, [pc, #172]	@ (80154ac <MX_SAI1_Init+0x184>)
 8015400:	22c0      	movs	r2, #192	@ 0xc0
 8015402:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8015404:	4b29      	ldr	r3, [pc, #164]	@ (80154ac <MX_SAI1_Init+0x184>)
 8015406:	2200      	movs	r2, #0
 8015408:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 801540a:	4b28      	ldr	r3, [pc, #160]	@ (80154ac <MX_SAI1_Init+0x184>)
 801540c:	2200      	movs	r2, #0
 801540e:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8015410:	4b26      	ldr	r3, [pc, #152]	@ (80154ac <MX_SAI1_Init+0x184>)
 8015412:	2201      	movs	r2, #1
 8015414:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8015416:	4b25      	ldr	r3, [pc, #148]	@ (80154ac <MX_SAI1_Init+0x184>)
 8015418:	2200      	movs	r2, #0
 801541a:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 801541c:	4b23      	ldr	r3, [pc, #140]	@ (80154ac <MX_SAI1_Init+0x184>)
 801541e:	2200      	movs	r2, #0
 8015420:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8015422:	4b22      	ldr	r3, [pc, #136]	@ (80154ac <MX_SAI1_Init+0x184>)
 8015424:	2201      	movs	r2, #1
 8015426:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8015428:	4b20      	ldr	r3, [pc, #128]	@ (80154ac <MX_SAI1_Init+0x184>)
 801542a:	2200      	movs	r2, #0
 801542c:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 801542e:	4b1f      	ldr	r3, [pc, #124]	@ (80154ac <MX_SAI1_Init+0x184>)
 8015430:	2200      	movs	r2, #0
 8015432:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8015434:	4b1d      	ldr	r3, [pc, #116]	@ (80154ac <MX_SAI1_Init+0x184>)
 8015436:	2200      	movs	r2, #0
 8015438:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 801543a:	4b1c      	ldr	r3, [pc, #112]	@ (80154ac <MX_SAI1_Init+0x184>)
 801543c:	2200      	movs	r2, #0
 801543e:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB1.Init.PdmInit.Activation = DISABLE;
 8015440:	4b1a      	ldr	r3, [pc, #104]	@ (80154ac <MX_SAI1_Init+0x184>)
 8015442:	2200      	movs	r2, #0
 8015444:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockB1.Init.PdmInit.MicPairsNbr = 1;
 8015448:	4b18      	ldr	r3, [pc, #96]	@ (80154ac <MX_SAI1_Init+0x184>)
 801544a:	2201      	movs	r2, #1
 801544c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 801544e:	4b17      	ldr	r3, [pc, #92]	@ (80154ac <MX_SAI1_Init+0x184>)
 8015450:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8015454:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB1.FrameInit.FrameLength = 256;
 8015456:	4b15      	ldr	r3, [pc, #84]	@ (80154ac <MX_SAI1_Init+0x184>)
 8015458:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801545c:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 801545e:	4b13      	ldr	r3, [pc, #76]	@ (80154ac <MX_SAI1_Init+0x184>)
 8015460:	2201      	movs	r2, #1
 8015462:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8015464:	4b11      	ldr	r3, [pc, #68]	@ (80154ac <MX_SAI1_Init+0x184>)
 8015466:	2200      	movs	r2, #0
 8015468:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 801546a:	4b10      	ldr	r3, [pc, #64]	@ (80154ac <MX_SAI1_Init+0x184>)
 801546c:	2200      	movs	r2, #0
 801546e:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8015470:	4b0e      	ldr	r3, [pc, #56]	@ (80154ac <MX_SAI1_Init+0x184>)
 8015472:	2200      	movs	r2, #0
 8015474:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 8015476:	4b0d      	ldr	r3, [pc, #52]	@ (80154ac <MX_SAI1_Init+0x184>)
 8015478:	2200      	movs	r2, #0
 801547a:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 801547c:	4b0b      	ldr	r3, [pc, #44]	@ (80154ac <MX_SAI1_Init+0x184>)
 801547e:	2280      	movs	r2, #128	@ 0x80
 8015480:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockB1.SlotInit.SlotNumber = 8;
 8015482:	4b0a      	ldr	r3, [pc, #40]	@ (80154ac <MX_SAI1_Init+0x184>)
 8015484:	2208      	movs	r2, #8
 8015486:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockB1.SlotInit.SlotActive = 0x0000003F;
 8015488:	4b08      	ldr	r3, [pc, #32]	@ (80154ac <MX_SAI1_Init+0x184>)
 801548a:	223f      	movs	r2, #63	@ 0x3f
 801548c:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 801548e:	4807      	ldr	r0, [pc, #28]	@ (80154ac <MX_SAI1_Init+0x184>)
 8015490:	f7f9 fdfe 	bl	800f090 <HAL_SAI_Init>
 8015494:	4603      	mov	r3, r0
 8015496:	2b00      	cmp	r3, #0
 8015498:	d001      	beq.n	801549e <MX_SAI1_Init+0x176>
  {
    Error_Handler();
 801549a:	f7ff fa9f 	bl	80149dc <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 801549e:	bf00      	nop
 80154a0:	bd80      	pop	{r7, pc}
 80154a2:	bf00      	nop
 80154a4:	2400995c 	.word	0x2400995c
 80154a8:	40015804 	.word	0x40015804
 80154ac:	240099f4 	.word	0x240099f4
 80154b0:	40015824 	.word	0x40015824

080154b4 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 80154b4:	b580      	push	{r7, lr}
 80154b6:	b08a      	sub	sp, #40	@ 0x28
 80154b8:	af00      	add	r7, sp, #0
 80154ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 80154bc:	687b      	ldr	r3, [r7, #4]
 80154be:	681b      	ldr	r3, [r3, #0]
 80154c0:	4a77      	ldr	r2, [pc, #476]	@ (80156a0 <HAL_SAI_MspInit+0x1ec>)
 80154c2:	4293      	cmp	r3, r2
 80154c4:	d171      	bne.n	80155aa <HAL_SAI_MspInit+0xf6>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 80154c6:	4b77      	ldr	r3, [pc, #476]	@ (80156a4 <HAL_SAI_MspInit+0x1f0>)
 80154c8:	681b      	ldr	r3, [r3, #0]
 80154ca:	2b00      	cmp	r3, #0
 80154cc:	d116      	bne.n	80154fc <HAL_SAI_MspInit+0x48>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80154ce:	4b76      	ldr	r3, [pc, #472]	@ (80156a8 <HAL_SAI_MspInit+0x1f4>)
 80154d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80154d4:	4a74      	ldr	r2, [pc, #464]	@ (80156a8 <HAL_SAI_MspInit+0x1f4>)
 80154d6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80154da:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80154de:	4b72      	ldr	r3, [pc, #456]	@ (80156a8 <HAL_SAI_MspInit+0x1f4>)
 80154e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80154e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80154e8:	613b      	str	r3, [r7, #16]
 80154ea:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 5, 0);
 80154ec:	2200      	movs	r2, #0
 80154ee:	2105      	movs	r1, #5
 80154f0:	2057      	movs	r0, #87	@ 0x57
 80154f2:	f7ef fb40 	bl	8004b76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 80154f6:	2057      	movs	r0, #87	@ 0x57
 80154f8:	f7ef fb57 	bl	8004baa <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 80154fc:	4b69      	ldr	r3, [pc, #420]	@ (80156a4 <HAL_SAI_MspInit+0x1f0>)
 80154fe:	681b      	ldr	r3, [r3, #0]
 8015500:	3301      	adds	r3, #1
 8015502:	4a68      	ldr	r2, [pc, #416]	@ (80156a4 <HAL_SAI_MspInit+0x1f0>)
 8015504:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8015506:	2374      	movs	r3, #116	@ 0x74
 8015508:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801550a:	2302      	movs	r3, #2
 801550c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801550e:	2300      	movs	r3, #0
 8015510:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8015512:	2300      	movs	r3, #0
 8015514:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8015516:	2306      	movs	r3, #6
 8015518:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 801551a:	f107 0314 	add.w	r3, r7, #20
 801551e:	4619      	mov	r1, r3
 8015520:	4862      	ldr	r0, [pc, #392]	@ (80156ac <HAL_SAI_MspInit+0x1f8>)
 8015522:	f7f2 f9a5 	bl	8007870 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA1_Stream0;
 8015526:	4b62      	ldr	r3, [pc, #392]	@ (80156b0 <HAL_SAI_MspInit+0x1fc>)
 8015528:	4a62      	ldr	r2, [pc, #392]	@ (80156b4 <HAL_SAI_MspInit+0x200>)
 801552a:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 801552c:	4b60      	ldr	r3, [pc, #384]	@ (80156b0 <HAL_SAI_MspInit+0x1fc>)
 801552e:	2257      	movs	r2, #87	@ 0x57
 8015530:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8015532:	4b5f      	ldr	r3, [pc, #380]	@ (80156b0 <HAL_SAI_MspInit+0x1fc>)
 8015534:	2240      	movs	r2, #64	@ 0x40
 8015536:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8015538:	4b5d      	ldr	r3, [pc, #372]	@ (80156b0 <HAL_SAI_MspInit+0x1fc>)
 801553a:	2200      	movs	r2, #0
 801553c:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 801553e:	4b5c      	ldr	r3, [pc, #368]	@ (80156b0 <HAL_SAI_MspInit+0x1fc>)
 8015540:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8015544:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8015546:	4b5a      	ldr	r3, [pc, #360]	@ (80156b0 <HAL_SAI_MspInit+0x1fc>)
 8015548:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 801554c:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 801554e:	4b58      	ldr	r3, [pc, #352]	@ (80156b0 <HAL_SAI_MspInit+0x1fc>)
 8015550:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8015554:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8015556:	4b56      	ldr	r3, [pc, #344]	@ (80156b0 <HAL_SAI_MspInit+0x1fc>)
 8015558:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801555c:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_HIGH;
 801555e:	4b54      	ldr	r3, [pc, #336]	@ (80156b0 <HAL_SAI_MspInit+0x1fc>)
 8015560:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8015564:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8015566:	4b52      	ldr	r3, [pc, #328]	@ (80156b0 <HAL_SAI_MspInit+0x1fc>)
 8015568:	2204      	movs	r2, #4
 801556a:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai1_a.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 801556c:	4b50      	ldr	r3, [pc, #320]	@ (80156b0 <HAL_SAI_MspInit+0x1fc>)
 801556e:	2200      	movs	r2, #0
 8015570:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai1_a.Init.MemBurst = DMA_MBURST_SINGLE;
 8015572:	4b4f      	ldr	r3, [pc, #316]	@ (80156b0 <HAL_SAI_MspInit+0x1fc>)
 8015574:	2200      	movs	r2, #0
 8015576:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai1_a.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8015578:	4b4d      	ldr	r3, [pc, #308]	@ (80156b0 <HAL_SAI_MspInit+0x1fc>)
 801557a:	2200      	movs	r2, #0
 801557c:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 801557e:	484c      	ldr	r0, [pc, #304]	@ (80156b0 <HAL_SAI_MspInit+0x1fc>)
 8015580:	f7ef fb2e 	bl	8004be0 <HAL_DMA_Init>
 8015584:	4603      	mov	r3, r0
 8015586:	2b00      	cmp	r3, #0
 8015588:	d001      	beq.n	801558e <HAL_SAI_MspInit+0xda>
    {
      Error_Handler();
 801558a:	f7ff fa27 	bl	80149dc <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_a);
 801558e:	687b      	ldr	r3, [r7, #4]
 8015590:	4a47      	ldr	r2, [pc, #284]	@ (80156b0 <HAL_SAI_MspInit+0x1fc>)
 8015592:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8015596:	4a46      	ldr	r2, [pc, #280]	@ (80156b0 <HAL_SAI_MspInit+0x1fc>)
 8015598:	687b      	ldr	r3, [r7, #4]
 801559a:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_a);
 801559c:	687b      	ldr	r3, [r7, #4]
 801559e:	4a44      	ldr	r2, [pc, #272]	@ (80156b0 <HAL_SAI_MspInit+0x1fc>)
 80155a0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80155a4:	4a42      	ldr	r2, [pc, #264]	@ (80156b0 <HAL_SAI_MspInit+0x1fc>)
 80155a6:	687b      	ldr	r3, [r7, #4]
 80155a8:	6393      	str	r3, [r2, #56]	@ 0x38
    }
    if(saiHandle->Instance==SAI1_Block_B)
 80155aa:	687b      	ldr	r3, [r7, #4]
 80155ac:	681b      	ldr	r3, [r3, #0]
 80155ae:	4a42      	ldr	r2, [pc, #264]	@ (80156b8 <HAL_SAI_MspInit+0x204>)
 80155b0:	4293      	cmp	r3, r2
 80155b2:	d171      	bne.n	8015698 <HAL_SAI_MspInit+0x1e4>
    {
      /* SAI1 clock enable */
      if (SAI1_client == 0)
 80155b4:	4b3b      	ldr	r3, [pc, #236]	@ (80156a4 <HAL_SAI_MspInit+0x1f0>)
 80155b6:	681b      	ldr	r3, [r3, #0]
 80155b8:	2b00      	cmp	r3, #0
 80155ba:	d116      	bne.n	80155ea <HAL_SAI_MspInit+0x136>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80155bc:	4b3a      	ldr	r3, [pc, #232]	@ (80156a8 <HAL_SAI_MspInit+0x1f4>)
 80155be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80155c2:	4a39      	ldr	r2, [pc, #228]	@ (80156a8 <HAL_SAI_MspInit+0x1f4>)
 80155c4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80155c8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80155cc:	4b36      	ldr	r3, [pc, #216]	@ (80156a8 <HAL_SAI_MspInit+0x1f4>)
 80155ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80155d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80155d6:	60fb      	str	r3, [r7, #12]
 80155d8:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI1_IRQn, 5, 0);
 80155da:	2200      	movs	r2, #0
 80155dc:	2105      	movs	r1, #5
 80155de:	2057      	movs	r0, #87	@ 0x57
 80155e0:	f7ef fac9 	bl	8004b76 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI1_IRQn);
 80155e4:	2057      	movs	r0, #87	@ 0x57
 80155e6:	f7ef fae0 	bl	8004baa <HAL_NVIC_EnableIRQ>
      }
    SAI1_client ++;
 80155ea:	4b2e      	ldr	r3, [pc, #184]	@ (80156a4 <HAL_SAI_MspInit+0x1f0>)
 80155ec:	681b      	ldr	r3, [r3, #0]
 80155ee:	3301      	adds	r3, #1
 80155f0:	4a2c      	ldr	r2, [pc, #176]	@ (80156a4 <HAL_SAI_MspInit+0x1f0>)
 80155f2:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE3     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80155f4:	2308      	movs	r3, #8
 80155f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80155f8:	2302      	movs	r3, #2
 80155fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80155fc:	2300      	movs	r3, #0
 80155fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8015600:	2300      	movs	r3, #0
 8015602:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8015604:	2306      	movs	r3, #6
 8015606:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8015608:	f107 0314 	add.w	r3, r7, #20
 801560c:	4619      	mov	r1, r3
 801560e:	4827      	ldr	r0, [pc, #156]	@ (80156ac <HAL_SAI_MspInit+0x1f8>)
 8015610:	f7f2 f92e 	bl	8007870 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_b.Instance = DMA1_Stream1;
 8015614:	4b29      	ldr	r3, [pc, #164]	@ (80156bc <HAL_SAI_MspInit+0x208>)
 8015616:	4a2a      	ldr	r2, [pc, #168]	@ (80156c0 <HAL_SAI_MspInit+0x20c>)
 8015618:	601a      	str	r2, [r3, #0]
    hdma_sai1_b.Init.Request = DMA_REQUEST_SAI1_B;
 801561a:	4b28      	ldr	r3, [pc, #160]	@ (80156bc <HAL_SAI_MspInit+0x208>)
 801561c:	2258      	movs	r2, #88	@ 0x58
 801561e:	605a      	str	r2, [r3, #4]
    hdma_sai1_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8015620:	4b26      	ldr	r3, [pc, #152]	@ (80156bc <HAL_SAI_MspInit+0x208>)
 8015622:	2200      	movs	r2, #0
 8015624:	609a      	str	r2, [r3, #8]
    hdma_sai1_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8015626:	4b25      	ldr	r3, [pc, #148]	@ (80156bc <HAL_SAI_MspInit+0x208>)
 8015628:	2200      	movs	r2, #0
 801562a:	60da      	str	r2, [r3, #12]
    hdma_sai1_b.Init.MemInc = DMA_MINC_ENABLE;
 801562c:	4b23      	ldr	r3, [pc, #140]	@ (80156bc <HAL_SAI_MspInit+0x208>)
 801562e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8015632:	611a      	str	r2, [r3, #16]
    hdma_sai1_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8015634:	4b21      	ldr	r3, [pc, #132]	@ (80156bc <HAL_SAI_MspInit+0x208>)
 8015636:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 801563a:	615a      	str	r2, [r3, #20]
    hdma_sai1_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 801563c:	4b1f      	ldr	r3, [pc, #124]	@ (80156bc <HAL_SAI_MspInit+0x208>)
 801563e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8015642:	619a      	str	r2, [r3, #24]
    hdma_sai1_b.Init.Mode = DMA_CIRCULAR;
 8015644:	4b1d      	ldr	r3, [pc, #116]	@ (80156bc <HAL_SAI_MspInit+0x208>)
 8015646:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801564a:	61da      	str	r2, [r3, #28]
    hdma_sai1_b.Init.Priority = DMA_PRIORITY_HIGH;
 801564c:	4b1b      	ldr	r3, [pc, #108]	@ (80156bc <HAL_SAI_MspInit+0x208>)
 801564e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8015652:	621a      	str	r2, [r3, #32]
    hdma_sai1_b.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8015654:	4b19      	ldr	r3, [pc, #100]	@ (80156bc <HAL_SAI_MspInit+0x208>)
 8015656:	2204      	movs	r2, #4
 8015658:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai1_b.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 801565a:	4b18      	ldr	r3, [pc, #96]	@ (80156bc <HAL_SAI_MspInit+0x208>)
 801565c:	2200      	movs	r2, #0
 801565e:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai1_b.Init.MemBurst = DMA_MBURST_SINGLE;
 8015660:	4b16      	ldr	r3, [pc, #88]	@ (80156bc <HAL_SAI_MspInit+0x208>)
 8015662:	2200      	movs	r2, #0
 8015664:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai1_b.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8015666:	4b15      	ldr	r3, [pc, #84]	@ (80156bc <HAL_SAI_MspInit+0x208>)
 8015668:	2200      	movs	r2, #0
 801566a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sai1_b) != HAL_OK)
 801566c:	4813      	ldr	r0, [pc, #76]	@ (80156bc <HAL_SAI_MspInit+0x208>)
 801566e:	f7ef fab7 	bl	8004be0 <HAL_DMA_Init>
 8015672:	4603      	mov	r3, r0
 8015674:	2b00      	cmp	r3, #0
 8015676:	d001      	beq.n	801567c <HAL_SAI_MspInit+0x1c8>
    {
      Error_Handler();
 8015678:	f7ff f9b0 	bl	80149dc <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_b);
 801567c:	687b      	ldr	r3, [r7, #4]
 801567e:	4a0f      	ldr	r2, [pc, #60]	@ (80156bc <HAL_SAI_MspInit+0x208>)
 8015680:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8015684:	4a0d      	ldr	r2, [pc, #52]	@ (80156bc <HAL_SAI_MspInit+0x208>)
 8015686:	687b      	ldr	r3, [r7, #4]
 8015688:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_b);
 801568a:	687b      	ldr	r3, [r7, #4]
 801568c:	4a0b      	ldr	r2, [pc, #44]	@ (80156bc <HAL_SAI_MspInit+0x208>)
 801568e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8015692:	4a0a      	ldr	r2, [pc, #40]	@ (80156bc <HAL_SAI_MspInit+0x208>)
 8015694:	687b      	ldr	r3, [r7, #4]
 8015696:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8015698:	bf00      	nop
 801569a:	3728      	adds	r7, #40	@ 0x28
 801569c:	46bd      	mov	sp, r7
 801569e:	bd80      	pop	{r7, pc}
 80156a0:	40015804 	.word	0x40015804
 80156a4:	24009b7c 	.word	0x24009b7c
 80156a8:	58024400 	.word	0x58024400
 80156ac:	58021000 	.word	0x58021000
 80156b0:	24009a8c 	.word	0x24009a8c
 80156b4:	40020010 	.word	0x40020010
 80156b8:	40015824 	.word	0x40015824
 80156bc:	24009b04 	.word	0x24009b04
 80156c0:	40020028 	.word	0x40020028

080156c4 <sdram_swap16>:
{
 80156c4:	b480      	push	{r7}
 80156c6:	b083      	sub	sp, #12
 80156c8:	af00      	add	r7, sp, #0
 80156ca:	6078      	str	r0, [r7, #4]
    return (value >> 16) | (value << 16);
 80156cc:	687b      	ldr	r3, [r7, #4]
 80156ce:	ea4f 4333 	mov.w	r3, r3, ror #16
}
 80156d2:	4618      	mov	r0, r3
 80156d4:	370c      	adds	r7, #12
 80156d6:	46bd      	mov	sp, r7
 80156d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156dc:	4770      	bx	lr

080156de <sdram_write32>:
{
 80156de:	b590      	push	{r4, r7, lr}
 80156e0:	b085      	sub	sp, #20
 80156e2:	af00      	add	r7, sp, #0
 80156e4:	6078      	str	r0, [r7, #4]
 80156e6:	6039      	str	r1, [r7, #0]
    volatile uint32_t *mem = (uint32_t *)SDRAM_BANK_ADDR;
 80156e8:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 80156ec:	60fb      	str	r3, [r7, #12]
    mem[index] = sdram_swap16(value);   /*  swap on write */
 80156ee:	687b      	ldr	r3, [r7, #4]
 80156f0:	009b      	lsls	r3, r3, #2
 80156f2:	68fa      	ldr	r2, [r7, #12]
 80156f4:	18d4      	adds	r4, r2, r3
 80156f6:	6838      	ldr	r0, [r7, #0]
 80156f8:	f7ff ffe4 	bl	80156c4 <sdram_swap16>
 80156fc:	4603      	mov	r3, r0
 80156fe:	6023      	str	r3, [r4, #0]
}
 8015700:	bf00      	nop
 8015702:	3714      	adds	r7, #20
 8015704:	46bd      	mov	sp, r7
 8015706:	bd90      	pop	{r4, r7, pc}

08015708 <sdram_read32>:
{
 8015708:	b580      	push	{r7, lr}
 801570a:	b084      	sub	sp, #16
 801570c:	af00      	add	r7, sp, #0
 801570e:	6078      	str	r0, [r7, #4]
    volatile uint32_t *mem = (uint32_t *)SDRAM_BANK_ADDR;
 8015710:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8015714:	60fb      	str	r3, [r7, #12]
    uint32_t raw = mem[index];
 8015716:	687b      	ldr	r3, [r7, #4]
 8015718:	009b      	lsls	r3, r3, #2
 801571a:	68fa      	ldr	r2, [r7, #12]
 801571c:	4413      	add	r3, r2
 801571e:	681b      	ldr	r3, [r3, #0]
 8015720:	60bb      	str	r3, [r7, #8]
    return sdram_swap16(raw);           /*  swap on read */
 8015722:	68b8      	ldr	r0, [r7, #8]
 8015724:	f7ff ffce 	bl	80156c4 <sdram_swap16>
 8015728:	4603      	mov	r3, r0
}
 801572a:	4618      	mov	r0, r3
 801572c:	3710      	adds	r7, #16
 801572e:	46bd      	mov	sp, r7
 8015730:	bd80      	pop	{r7, pc}
	...

08015734 <SDRAM_Init>:
/* =========================================================
 * Public API
 * ========================================================= */

void SDRAM_Init(void)
{
 8015734:	b580      	push	{r7, lr}
 8015736:	b082      	sub	sp, #8
 8015738:	af00      	add	r7, sp, #0
    const char *msg = "Starting SDRAM init...\r\n";
 801573a:	4b10      	ldr	r3, [pc, #64]	@ (801577c <SDRAM_Init+0x48>)
 801573c:	607b      	str	r3, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), 10);
 801573e:	6878      	ldr	r0, [r7, #4]
 8015740:	f7ea fdce 	bl	80002e0 <strlen>
 8015744:	4603      	mov	r3, r0
 8015746:	b29a      	uxth	r2, r3
 8015748:	230a      	movs	r3, #10
 801574a:	6879      	ldr	r1, [r7, #4]
 801574c:	480c      	ldr	r0, [pc, #48]	@ (8015780 <SDRAM_Init+0x4c>)
 801574e:	f7fa fd2e 	bl	80101ae <HAL_UART_Transmit>

    SDRAM_Initialization_Sequence(&hsdram1, &sdram_command);
 8015752:	490c      	ldr	r1, [pc, #48]	@ (8015784 <SDRAM_Init+0x50>)
 8015754:	480c      	ldr	r0, [pc, #48]	@ (8015788 <SDRAM_Init+0x54>)
 8015756:	f000 f8d1 	bl	80158fc <SDRAM_Initialization_Sequence>

    msg = "SDRAM init done\r\n";
 801575a:	4b0c      	ldr	r3, [pc, #48]	@ (801578c <SDRAM_Init+0x58>)
 801575c:	607b      	str	r3, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), 10);
 801575e:	6878      	ldr	r0, [r7, #4]
 8015760:	f7ea fdbe 	bl	80002e0 <strlen>
 8015764:	4603      	mov	r3, r0
 8015766:	b29a      	uxth	r2, r3
 8015768:	230a      	movs	r3, #10
 801576a:	6879      	ldr	r1, [r7, #4]
 801576c:	4804      	ldr	r0, [pc, #16]	@ (8015780 <SDRAM_Init+0x4c>)
 801576e:	f7fa fd1e 	bl	80101ae <HAL_UART_Transmit>
}
 8015772:	bf00      	nop
 8015774:	3708      	adds	r7, #8
 8015776:	46bd      	mov	sp, r7
 8015778:	bd80      	pop	{r7, pc}
 801577a:	bf00      	nop
 801577c:	08017518 	.word	0x08017518
 8015780:	24011b98 	.word	0x24011b98
 8015784:	24009b80 	.word	0x24009b80
 8015788:	24009478 	.word	0x24009478
 801578c:	08017534 	.word	0x08017534

08015790 <SDRAM_Test>:

void SDRAM_Test(void)
{
 8015790:	b580      	push	{r7, lr}
 8015792:	b0a6      	sub	sp, #152	@ 0x98
 8015794:	af02      	add	r7, sp, #8
    uint32_t index = 0;
 8015796:	2300      	movs	r3, #0
 8015798:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    uint32_t status = 0;
 801579c:	2300      	movs	r3, #0
 801579e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    uint32_t fail_index = 0;
 80157a2:	2300      	movs	r3, #0
 80157a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    char log_buffer[128];

    HAL_UART_Transmit(&huart1, (uint8_t *)"Starting SDRAM test...\r\n", 25, 10);
 80157a8:	230a      	movs	r3, #10
 80157aa:	2219      	movs	r2, #25
 80157ac:	494b      	ldr	r1, [pc, #300]	@ (80158dc <SDRAM_Test+0x14c>)
 80157ae:	484c      	ldr	r0, [pc, #304]	@ (80158e0 <SDRAM_Test+0x150>)
 80157b0:	f7fa fcfd 	bl	80101ae <HAL_UART_Transmit>

    Fill_Buffer(sdram_tx_buffer, SDRAM_BUFFER_SIZE, 0xA244250FU);
 80157b4:	4a4b      	ldr	r2, [pc, #300]	@ (80158e4 <SDRAM_Test+0x154>)
 80157b6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80157ba:	484b      	ldr	r0, [pc, #300]	@ (80158e8 <SDRAM_Test+0x158>)
 80157bc:	f000 f8fc 	bl	80159b8 <Fill_Buffer>
    Fill_Buffer(sdram_rx_buffer, SDRAM_BUFFER_SIZE, 0xBBBBBBBBU);
 80157c0:	f04f 32bb 	mov.w	r2, #3149642683	@ 0xbbbbbbbb
 80157c4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80157c8:	4848      	ldr	r0, [pc, #288]	@ (80158ec <SDRAM_Test+0x15c>)
 80157ca:	f000 f8f5 	bl	80159b8 <Fill_Buffer>

    /* Write */
    for (index = 0; index < SDRAM_BUFFER_SIZE; index++)
 80157ce:	2300      	movs	r3, #0
 80157d0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80157d4:	e00e      	b.n	80157f4 <SDRAM_Test+0x64>
    {
        sdram_write32(index, sdram_tx_buffer[index]);
 80157d6:	4a44      	ldr	r2, [pc, #272]	@ (80158e8 <SDRAM_Test+0x158>)
 80157d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80157dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80157e0:	4619      	mov	r1, r3
 80157e2:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80157e6:	f7ff ff7a 	bl	80156de <sdram_write32>
    for (index = 0; index < SDRAM_BUFFER_SIZE; index++)
 80157ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80157ee:	3301      	adds	r3, #1
 80157f0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80157f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80157f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80157fc:	d3eb      	bcc.n	80157d6 <SDRAM_Test+0x46>
    }

    HAL_UART_Transmit(&huart1, (uint8_t *)"SDRAM write done\r\n", 18, 10);
 80157fe:	230a      	movs	r3, #10
 8015800:	2212      	movs	r2, #18
 8015802:	493b      	ldr	r1, [pc, #236]	@ (80158f0 <SDRAM_Test+0x160>)
 8015804:	4836      	ldr	r0, [pc, #216]	@ (80158e0 <SDRAM_Test+0x150>)
 8015806:	f7fa fcd2 	bl	80101ae <HAL_UART_Transmit>

    /* Read */
    for (index = 0; index < SDRAM_BUFFER_SIZE; index++)
 801580a:	2300      	movs	r3, #0
 801580c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8015810:	e00e      	b.n	8015830 <SDRAM_Test+0xa0>
    {
        sdram_rx_buffer[index] = sdram_read32(index);
 8015812:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8015816:	f7ff ff77 	bl	8015708 <sdram_read32>
 801581a:	4602      	mov	r2, r0
 801581c:	4933      	ldr	r1, [pc, #204]	@ (80158ec <SDRAM_Test+0x15c>)
 801581e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8015822:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (index = 0; index < SDRAM_BUFFER_SIZE; index++)
 8015826:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801582a:	3301      	adds	r3, #1
 801582c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8015830:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8015834:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8015838:	d3eb      	bcc.n	8015812 <SDRAM_Test+0x82>
    }

    /* Compare */
    for (index = 0; index < SDRAM_BUFFER_SIZE; index++)
 801583a:	2300      	movs	r3, #0
 801583c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8015840:	e018      	b.n	8015874 <SDRAM_Test+0xe4>
    {
        if (sdram_rx_buffer[index] != sdram_tx_buffer[index])
 8015842:	4a2a      	ldr	r2, [pc, #168]	@ (80158ec <SDRAM_Test+0x15c>)
 8015844:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8015848:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 801584c:	4926      	ldr	r1, [pc, #152]	@ (80158e8 <SDRAM_Test+0x158>)
 801584e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8015852:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8015856:	429a      	cmp	r2, r3
 8015858:	d007      	beq.n	801586a <SDRAM_Test+0xda>
        {
            status = 1;
 801585a:	2301      	movs	r3, #1
 801585c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
            fail_index = index;
 8015860:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8015864:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
            break;
 8015868:	e009      	b.n	801587e <SDRAM_Test+0xee>
    for (index = 0; index < SDRAM_BUFFER_SIZE; index++)
 801586a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801586e:	3301      	adds	r3, #1
 8015870:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8015874:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8015878:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801587c:	d3e1      	bcc.n	8015842 <SDRAM_Test+0xb2>
        }
    }

    if (status != 0U)
 801587e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8015882:	2b00      	cmp	r3, #0
 8015884:	d013      	beq.n	80158ae <SDRAM_Test+0x11e>
    {
        snprintf(log_buffer, sizeof(log_buffer),
                 "SDRAM test FAILED at index %lu: got 0x%08lX expected 0x%08lX\r\n",
                 (unsigned long)fail_index,
                 (unsigned long)sdram_rx_buffer[fail_index],
 8015886:	4a19      	ldr	r2, [pc, #100]	@ (80158ec <SDRAM_Test+0x15c>)
 8015888:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801588c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
                 (unsigned long)sdram_tx_buffer[fail_index]);
 8015890:	4915      	ldr	r1, [pc, #84]	@ (80158e8 <SDRAM_Test+0x158>)
 8015892:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8015896:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
        snprintf(log_buffer, sizeof(log_buffer),
 801589a:	1d38      	adds	r0, r7, #4
 801589c:	9201      	str	r2, [sp, #4]
 801589e:	9300      	str	r3, [sp, #0]
 80158a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80158a4:	4a13      	ldr	r2, [pc, #76]	@ (80158f4 <SDRAM_Test+0x164>)
 80158a6:	2180      	movs	r1, #128	@ 0x80
 80158a8:	f000 ffa4 	bl	80167f4 <sniprintf>
 80158ac:	e006      	b.n	80158bc <SDRAM_Test+0x12c>
    }
    else
    {
        snprintf(log_buffer, sizeof(log_buffer),
 80158ae:	1d38      	adds	r0, r7, #4
 80158b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80158b4:	4a10      	ldr	r2, [pc, #64]	@ (80158f8 <SDRAM_Test+0x168>)
 80158b6:	2180      	movs	r1, #128	@ 0x80
 80158b8:	f000 ff9c 	bl	80167f4 <sniprintf>
                 "SDRAM test OK (%lu words)\r\n",
                 (unsigned long)SDRAM_BUFFER_SIZE);
    }

    HAL_UART_Transmit(&huart1, (uint8_t *)log_buffer, strlen(log_buffer), 10);
 80158bc:	1d3b      	adds	r3, r7, #4
 80158be:	4618      	mov	r0, r3
 80158c0:	f7ea fd0e 	bl	80002e0 <strlen>
 80158c4:	4603      	mov	r3, r0
 80158c6:	b29a      	uxth	r2, r3
 80158c8:	1d39      	adds	r1, r7, #4
 80158ca:	230a      	movs	r3, #10
 80158cc:	4804      	ldr	r0, [pc, #16]	@ (80158e0 <SDRAM_Test+0x150>)
 80158ce:	f7fa fc6e 	bl	80101ae <HAL_UART_Transmit>
}
 80158d2:	bf00      	nop
 80158d4:	3790      	adds	r7, #144	@ 0x90
 80158d6:	46bd      	mov	sp, r7
 80158d8:	bd80      	pop	{r7, pc}
 80158da:	bf00      	nop
 80158dc:	08017548 	.word	0x08017548
 80158e0:	24011b98 	.word	0x24011b98
 80158e4:	a244250f 	.word	0xa244250f
 80158e8:	24009b90 	.word	0x24009b90
 80158ec:	2400db90 	.word	0x2400db90
 80158f0:	08017564 	.word	0x08017564
 80158f4:	08017578 	.word	0x08017578
 80158f8:	080175b8 	.word	0x080175b8

080158fc <SDRAM_Initialization_Sequence>:
 * SDRAM Initialization Sequence (ST style)
 * ========================================================= */

static void SDRAM_Initialization_Sequence(SDRAM_HandleTypeDef *hsdram,
                                          FMC_SDRAM_CommandTypeDef *command)
{
 80158fc:	b580      	push	{r7, lr}
 80158fe:	b084      	sub	sp, #16
 8015900:	af00      	add	r7, sp, #0
 8015902:	6078      	str	r0, [r7, #4]
 8015904:	6039      	str	r1, [r7, #0]
    __IO uint32_t tmpmrd = 0;
 8015906:	2300      	movs	r3, #0
 8015908:	60fb      	str	r3, [r7, #12]

    /* Step 1: Clock enable */
    command->CommandMode = FMC_SDRAM_CMD_CLK_ENABLE;
 801590a:	683b      	ldr	r3, [r7, #0]
 801590c:	2201      	movs	r2, #1
 801590e:	601a      	str	r2, [r3, #0]
    command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 8015910:	683b      	ldr	r3, [r7, #0]
 8015912:	2210      	movs	r2, #16
 8015914:	605a      	str	r2, [r3, #4]
    command->AutoRefreshNumber = 1;
 8015916:	683b      	ldr	r3, [r7, #0]
 8015918:	2201      	movs	r2, #1
 801591a:	609a      	str	r2, [r3, #8]
    command->ModeRegisterDefinition = 0;
 801591c:	683b      	ldr	r3, [r7, #0]
 801591e:	2200      	movs	r2, #0
 8015920:	60da      	str	r2, [r3, #12]
    HAL_SDRAM_SendCommand(hsdram, command, SDRAM_TIMEOUT);
 8015922:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015926:	6839      	ldr	r1, [r7, #0]
 8015928:	6878      	ldr	r0, [r7, #4]
 801592a:	f7fa fb93 	bl	8010054 <HAL_SDRAM_SendCommand>

    HAL_Delay(1);
 801592e:	2001      	movs	r0, #1
 8015930:	f7ef f816 	bl	8004960 <HAL_Delay>

    /* Step 2: Precharge all */
    command->CommandMode = FMC_SDRAM_CMD_PALL;
 8015934:	683b      	ldr	r3, [r7, #0]
 8015936:	2202      	movs	r2, #2
 8015938:	601a      	str	r2, [r3, #0]
    command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 801593a:	683b      	ldr	r3, [r7, #0]
 801593c:	2210      	movs	r2, #16
 801593e:	605a      	str	r2, [r3, #4]
    command->AutoRefreshNumber = 1;
 8015940:	683b      	ldr	r3, [r7, #0]
 8015942:	2201      	movs	r2, #1
 8015944:	609a      	str	r2, [r3, #8]
    command->ModeRegisterDefinition = 0;
 8015946:	683b      	ldr	r3, [r7, #0]
 8015948:	2200      	movs	r2, #0
 801594a:	60da      	str	r2, [r3, #12]
    HAL_SDRAM_SendCommand(hsdram, command, SDRAM_TIMEOUT);
 801594c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015950:	6839      	ldr	r1, [r7, #0]
 8015952:	6878      	ldr	r0, [r7, #4]
 8015954:	f7fa fb7e 	bl	8010054 <HAL_SDRAM_SendCommand>

    /* Step 3: Auto-refresh */
    command->CommandMode = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8015958:	683b      	ldr	r3, [r7, #0]
 801595a:	2203      	movs	r2, #3
 801595c:	601a      	str	r2, [r3, #0]
    command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 801595e:	683b      	ldr	r3, [r7, #0]
 8015960:	2210      	movs	r2, #16
 8015962:	605a      	str	r2, [r3, #4]
    command->AutoRefreshNumber = 8;
 8015964:	683b      	ldr	r3, [r7, #0]
 8015966:	2208      	movs	r2, #8
 8015968:	609a      	str	r2, [r3, #8]
    command->ModeRegisterDefinition = 0;
 801596a:	683b      	ldr	r3, [r7, #0]
 801596c:	2200      	movs	r2, #0
 801596e:	60da      	str	r2, [r3, #12]
    HAL_SDRAM_SendCommand(hsdram, command, SDRAM_TIMEOUT);
 8015970:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015974:	6839      	ldr	r1, [r7, #0]
 8015976:	6878      	ldr	r0, [r7, #4]
 8015978:	f7fa fb6c 	bl	8010054 <HAL_SDRAM_SendCommand>

    /* Step 4: Load mode register */
    tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1 |
 801597c:	f44f 730c 	mov.w	r3, #560	@ 0x230
 8015980:	60fb      	str	r3, [r7, #12]
             SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL |
             SDRAM_MODEREG_CAS_LATENCY_3 |
             SDRAM_MODEREG_OPERATING_MODE_STANDARD |
             SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

    command->CommandMode = FMC_SDRAM_CMD_LOAD_MODE;
 8015982:	683b      	ldr	r3, [r7, #0]
 8015984:	2204      	movs	r2, #4
 8015986:	601a      	str	r2, [r3, #0]
    command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 8015988:	683b      	ldr	r3, [r7, #0]
 801598a:	2210      	movs	r2, #16
 801598c:	605a      	str	r2, [r3, #4]
    command->AutoRefreshNumber = 1;
 801598e:	683b      	ldr	r3, [r7, #0]
 8015990:	2201      	movs	r2, #1
 8015992:	609a      	str	r2, [r3, #8]
    command->ModeRegisterDefinition = tmpmrd;
 8015994:	68fa      	ldr	r2, [r7, #12]
 8015996:	683b      	ldr	r3, [r7, #0]
 8015998:	60da      	str	r2, [r3, #12]
    HAL_SDRAM_SendCommand(hsdram, command, SDRAM_TIMEOUT);
 801599a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801599e:	6839      	ldr	r1, [r7, #0]
 80159a0:	6878      	ldr	r0, [r7, #4]
 80159a2:	f7fa fb57 	bl	8010054 <HAL_SDRAM_SendCommand>

    /* Step 5: Set refresh rate */
    HAL_SDRAM_ProgramRefreshRate(hsdram, REFRESH_COUNT);
 80159a6:	f240 310d 	movw	r1, #781	@ 0x30d
 80159aa:	6878      	ldr	r0, [r7, #4]
 80159ac:	f7fa fb87 	bl	80100be <HAL_SDRAM_ProgramRefreshRate>
}
 80159b0:	bf00      	nop
 80159b2:	3710      	adds	r7, #16
 80159b4:	46bd      	mov	sp, r7
 80159b6:	bd80      	pop	{r7, pc}

080159b8 <Fill_Buffer>:
/* =========================================================
 * Utils
 * ========================================================= */

static void Fill_Buffer(uint32_t *pBuffer, uint32_t buffer_length, uint32_t offset)
{
 80159b8:	b480      	push	{r7}
 80159ba:	b087      	sub	sp, #28
 80159bc:	af00      	add	r7, sp, #0
 80159be:	60f8      	str	r0, [r7, #12]
 80159c0:	60b9      	str	r1, [r7, #8]
 80159c2:	607a      	str	r2, [r7, #4]
    for (uint32_t index = 0; index < buffer_length; index++)
 80159c4:	2300      	movs	r3, #0
 80159c6:	617b      	str	r3, [r7, #20]
 80159c8:	e00a      	b.n	80159e0 <Fill_Buffer+0x28>
    {
        pBuffer[index] = index + offset;
 80159ca:	697b      	ldr	r3, [r7, #20]
 80159cc:	009b      	lsls	r3, r3, #2
 80159ce:	68fa      	ldr	r2, [r7, #12]
 80159d0:	4413      	add	r3, r2
 80159d2:	6979      	ldr	r1, [r7, #20]
 80159d4:	687a      	ldr	r2, [r7, #4]
 80159d6:	440a      	add	r2, r1
 80159d8:	601a      	str	r2, [r3, #0]
    for (uint32_t index = 0; index < buffer_length; index++)
 80159da:	697b      	ldr	r3, [r7, #20]
 80159dc:	3301      	adds	r3, #1
 80159de:	617b      	str	r3, [r7, #20]
 80159e0:	697a      	ldr	r2, [r7, #20]
 80159e2:	68bb      	ldr	r3, [r7, #8]
 80159e4:	429a      	cmp	r2, r3
 80159e6:	d3f0      	bcc.n	80159ca <Fill_Buffer+0x12>
    }
}
 80159e8:	bf00      	nop
 80159ea:	bf00      	nop
 80159ec:	371c      	adds	r7, #28
 80159ee:	46bd      	mov	sp, r7
 80159f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159f4:	4770      	bx	lr
	...

080159f8 <SDRAM_Alloc_Reset>:
    sdram_alloc_size = size_bytes;
    sdram_alloc_offset = 0U;
}

void SDRAM_Alloc_Reset(void)
{
 80159f8:	b480      	push	{r7}
 80159fa:	af00      	add	r7, sp, #0
    sdram_alloc_offset = 0U;
 80159fc:	4b03      	ldr	r3, [pc, #12]	@ (8015a0c <SDRAM_Alloc_Reset+0x14>)
 80159fe:	2200      	movs	r2, #0
 8015a00:	601a      	str	r2, [r3, #0]
}
 8015a02:	bf00      	nop
 8015a04:	46bd      	mov	sp, r7
 8015a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a0a:	4770      	bx	lr
 8015a0c:	24011b90 	.word	0x24011b90

08015a10 <Align_Up>:

static uint32_t Align_Up(uint32_t value, uint32_t alignment)
{
 8015a10:	b480      	push	{r7}
 8015a12:	b085      	sub	sp, #20
 8015a14:	af00      	add	r7, sp, #0
 8015a16:	6078      	str	r0, [r7, #4]
 8015a18:	6039      	str	r1, [r7, #0]
    if (alignment == 0U)
 8015a1a:	683b      	ldr	r3, [r7, #0]
 8015a1c:	2b00      	cmp	r3, #0
 8015a1e:	d101      	bne.n	8015a24 <Align_Up+0x14>
    {
        return value;
 8015a20:	687b      	ldr	r3, [r7, #4]
 8015a22:	e008      	b.n	8015a36 <Align_Up+0x26>
    }

    uint32_t mask = alignment - 1U;
 8015a24:	683b      	ldr	r3, [r7, #0]
 8015a26:	3b01      	subs	r3, #1
 8015a28:	60fb      	str	r3, [r7, #12]
    return (value + mask) & ~mask;
 8015a2a:	687a      	ldr	r2, [r7, #4]
 8015a2c:	68fb      	ldr	r3, [r7, #12]
 8015a2e:	441a      	add	r2, r3
 8015a30:	68fb      	ldr	r3, [r7, #12]
 8015a32:	43db      	mvns	r3, r3
 8015a34:	4013      	ands	r3, r2
}
 8015a36:	4618      	mov	r0, r3
 8015a38:	3714      	adds	r7, #20
 8015a3a:	46bd      	mov	sp, r7
 8015a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a40:	4770      	bx	lr
	...

08015a44 <SDRAM_Alloc>:

void *SDRAM_Alloc(uint32_t size_bytes, uint32_t alignment)
{
 8015a44:	b580      	push	{r7, lr}
 8015a46:	b084      	sub	sp, #16
 8015a48:	af00      	add	r7, sp, #0
 8015a4a:	6078      	str	r0, [r7, #4]
 8015a4c:	6039      	str	r1, [r7, #0]
    uint32_t aligned_offset = Align_Up(sdram_alloc_offset, alignment);
 8015a4e:	4b0e      	ldr	r3, [pc, #56]	@ (8015a88 <SDRAM_Alloc+0x44>)
 8015a50:	681b      	ldr	r3, [r3, #0]
 8015a52:	6839      	ldr	r1, [r7, #0]
 8015a54:	4618      	mov	r0, r3
 8015a56:	f7ff ffdb 	bl	8015a10 <Align_Up>
 8015a5a:	60f8      	str	r0, [r7, #12]
    uint32_t next_offset = aligned_offset + size_bytes;
 8015a5c:	68fa      	ldr	r2, [r7, #12]
 8015a5e:	687b      	ldr	r3, [r7, #4]
 8015a60:	4413      	add	r3, r2
 8015a62:	60bb      	str	r3, [r7, #8]

    if (next_offset > sdram_alloc_size)
 8015a64:	4b09      	ldr	r3, [pc, #36]	@ (8015a8c <SDRAM_Alloc+0x48>)
 8015a66:	681b      	ldr	r3, [r3, #0]
 8015a68:	68ba      	ldr	r2, [r7, #8]
 8015a6a:	429a      	cmp	r2, r3
 8015a6c:	d901      	bls.n	8015a72 <SDRAM_Alloc+0x2e>
    {
        return NULL;
 8015a6e:	2300      	movs	r3, #0
 8015a70:	e006      	b.n	8015a80 <SDRAM_Alloc+0x3c>
    }

    sdram_alloc_offset = next_offset;
 8015a72:	4a05      	ldr	r2, [pc, #20]	@ (8015a88 <SDRAM_Alloc+0x44>)
 8015a74:	68bb      	ldr	r3, [r7, #8]
 8015a76:	6013      	str	r3, [r2, #0]
    return (void *)(sdram_alloc_base + aligned_offset);
 8015a78:	4b05      	ldr	r3, [pc, #20]	@ (8015a90 <SDRAM_Alloc+0x4c>)
 8015a7a:	681a      	ldr	r2, [r3, #0]
 8015a7c:	68fb      	ldr	r3, [r7, #12]
 8015a7e:	4413      	add	r3, r2
}
 8015a80:	4618      	mov	r0, r3
 8015a82:	3710      	adds	r7, #16
 8015a84:	46bd      	mov	sp, r7
 8015a86:	bd80      	pop	{r7, pc}
 8015a88:	24011b90 	.word	0x24011b90
 8015a8c:	240000f8 	.word	0x240000f8
 8015a90:	240000f4 	.word	0x240000f4

08015a94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8015a94:	b480      	push	{r7}
 8015a96:	b083      	sub	sp, #12
 8015a98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8015a9a:	4b0a      	ldr	r3, [pc, #40]	@ (8015ac4 <HAL_MspInit+0x30>)
 8015a9c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8015aa0:	4a08      	ldr	r2, [pc, #32]	@ (8015ac4 <HAL_MspInit+0x30>)
 8015aa2:	f043 0302 	orr.w	r3, r3, #2
 8015aa6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8015aaa:	4b06      	ldr	r3, [pc, #24]	@ (8015ac4 <HAL_MspInit+0x30>)
 8015aac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8015ab0:	f003 0302 	and.w	r3, r3, #2
 8015ab4:	607b      	str	r3, [r7, #4]
 8015ab6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8015ab8:	bf00      	nop
 8015aba:	370c      	adds	r7, #12
 8015abc:	46bd      	mov	sp, r7
 8015abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ac2:	4770      	bx	lr
 8015ac4:	58024400 	.word	0x58024400

08015ac8 <uart_log>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void uart_log(const char *message)
{
 8015ac8:	b580      	push	{r7, lr}
 8015aca:	b082      	sub	sp, #8
 8015acc:	af00      	add	r7, sp, #0
 8015ace:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)message, (uint16_t)strlen(message), 10);
 8015ad0:	6878      	ldr	r0, [r7, #4]
 8015ad2:	f7ea fc05 	bl	80002e0 <strlen>
 8015ad6:	4603      	mov	r3, r0
 8015ad8:	b29a      	uxth	r2, r3
 8015ada:	230a      	movs	r3, #10
 8015adc:	6879      	ldr	r1, [r7, #4]
 8015ade:	4803      	ldr	r0, [pc, #12]	@ (8015aec <uart_log+0x24>)
 8015ae0:	f7fa fb65 	bl	80101ae <HAL_UART_Transmit>
}
 8015ae4:	bf00      	nop
 8015ae6:	3708      	adds	r7, #8
 8015ae8:	46bd      	mov	sp, r7
 8015aea:	bd80      	pop	{r7, pc}
 8015aec:	24011b98 	.word	0x24011b98

08015af0 <uart_log_hex>:

static void uart_log_hex(const char *label, uint32_t value)
{
 8015af0:	b580      	push	{r7, lr}
 8015af2:	b09c      	sub	sp, #112	@ 0x70
 8015af4:	af02      	add	r7, sp, #8
 8015af6:	6078      	str	r0, [r7, #4]
 8015af8:	6039      	str	r1, [r7, #0]
  char buffer[96];
  snprintf(buffer, sizeof(buffer), "%s0x%08lX\r\n", label, (unsigned long)value);
 8015afa:	f107 0008 	add.w	r0, r7, #8
 8015afe:	683b      	ldr	r3, [r7, #0]
 8015b00:	9300      	str	r3, [sp, #0]
 8015b02:	687b      	ldr	r3, [r7, #4]
 8015b04:	4a06      	ldr	r2, [pc, #24]	@ (8015b20 <uart_log_hex+0x30>)
 8015b06:	2160      	movs	r1, #96	@ 0x60
 8015b08:	f000 fe74 	bl	80167f4 <sniprintf>
  uart_log(buffer);
 8015b0c:	f107 0308 	add.w	r3, r7, #8
 8015b10:	4618      	mov	r0, r3
 8015b12:	f7ff ffd9 	bl	8015ac8 <uart_log>
}
 8015b16:	bf00      	nop
 8015b18:	3768      	adds	r7, #104	@ 0x68
 8015b1a:	46bd      	mov	sp, r7
 8015b1c:	bd80      	pop	{r7, pc}
 8015b1e:	bf00      	nop
 8015b20:	080175d4 	.word	0x080175d4

08015b24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8015b24:	b480      	push	{r7}
 8015b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8015b28:	bf00      	nop
 8015b2a:	e7fd      	b.n	8015b28 <NMI_Handler+0x4>

08015b2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8015b2c:	b580      	push	{r7, lr}
 8015b2e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8015b30:	b672      	cpsid	i
}
 8015b32:	bf00      	nop
  /* USER CODE BEGIN HardFault_IRQn 0 */
  __disable_irq();
  uart_log("\r\nHardFault\r\n");
 8015b34:	480e      	ldr	r0, [pc, #56]	@ (8015b70 <HardFault_Handler+0x44>)
 8015b36:	f7ff ffc7 	bl	8015ac8 <uart_log>
  uart_log_hex("CFSR=", SCB->CFSR);
 8015b3a:	4b0e      	ldr	r3, [pc, #56]	@ (8015b74 <HardFault_Handler+0x48>)
 8015b3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015b3e:	4619      	mov	r1, r3
 8015b40:	480d      	ldr	r0, [pc, #52]	@ (8015b78 <HardFault_Handler+0x4c>)
 8015b42:	f7ff ffd5 	bl	8015af0 <uart_log_hex>
  uart_log_hex("HFSR=", SCB->HFSR);
 8015b46:	4b0b      	ldr	r3, [pc, #44]	@ (8015b74 <HardFault_Handler+0x48>)
 8015b48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015b4a:	4619      	mov	r1, r3
 8015b4c:	480b      	ldr	r0, [pc, #44]	@ (8015b7c <HardFault_Handler+0x50>)
 8015b4e:	f7ff ffcf 	bl	8015af0 <uart_log_hex>
  uart_log_hex("MMFAR=", SCB->MMFAR);
 8015b52:	4b08      	ldr	r3, [pc, #32]	@ (8015b74 <HardFault_Handler+0x48>)
 8015b54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015b56:	4619      	mov	r1, r3
 8015b58:	4809      	ldr	r0, [pc, #36]	@ (8015b80 <HardFault_Handler+0x54>)
 8015b5a:	f7ff ffc9 	bl	8015af0 <uart_log_hex>
  uart_log_hex("BFAR=", SCB->BFAR);
 8015b5e:	4b05      	ldr	r3, [pc, #20]	@ (8015b74 <HardFault_Handler+0x48>)
 8015b60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015b62:	4619      	mov	r1, r3
 8015b64:	4807      	ldr	r0, [pc, #28]	@ (8015b84 <HardFault_Handler+0x58>)
 8015b66:	f7ff ffc3 	bl	8015af0 <uart_log_hex>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8015b6a:	bf00      	nop
 8015b6c:	e7fd      	b.n	8015b6a <HardFault_Handler+0x3e>
 8015b6e:	bf00      	nop
 8015b70:	080175e0 	.word	0x080175e0
 8015b74:	e000ed00 	.word	0xe000ed00
 8015b78:	080175f0 	.word	0x080175f0
 8015b7c:	080175f8 	.word	0x080175f8
 8015b80:	08017600 	.word	0x08017600
 8015b84:	08017608 	.word	0x08017608

08015b88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8015b88:	b480      	push	{r7}
 8015b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
	  __BKPT(0);
 8015b8c:	be00      	bkpt	0x0000
  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8015b8e:	bf00      	nop
 8015b90:	e7fd      	b.n	8015b8e <MemManage_Handler+0x6>

08015b92 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8015b92:	b480      	push	{r7}
 8015b94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
	  __BKPT(0);
 8015b96:	be00      	bkpt	0x0000
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8015b98:	bf00      	nop
 8015b9a:	e7fd      	b.n	8015b98 <BusFault_Handler+0x6>

08015b9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8015b9c:	b480      	push	{r7}
 8015b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */
	  __BKPT(0);
 8015ba0:	be00      	bkpt	0x0000
  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8015ba2:	bf00      	nop
 8015ba4:	e7fd      	b.n	8015ba2 <UsageFault_Handler+0x6>

08015ba6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8015ba6:	b480      	push	{r7}
 8015ba8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8015baa:	bf00      	nop
 8015bac:	46bd      	mov	sp, r7
 8015bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bb2:	4770      	bx	lr

08015bb4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8015bb4:	b480      	push	{r7}
 8015bb6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8015bb8:	bf00      	nop
 8015bba:	46bd      	mov	sp, r7
 8015bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bc0:	4770      	bx	lr

08015bc2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8015bc2:	b480      	push	{r7}
 8015bc4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8015bc6:	bf00      	nop
 8015bc8:	46bd      	mov	sp, r7
 8015bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bce:	4770      	bx	lr

08015bd0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8015bd0:	b580      	push	{r7, lr}
 8015bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8015bd4:	f7ee fea4 	bl	8004920 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8015bd8:	bf00      	nop
 8015bda:	bd80      	pop	{r7, pc}

08015bdc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8015bdc:	b580      	push	{r7, lr}
 8015bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8015be0:	4802      	ldr	r0, [pc, #8]	@ (8015bec <DMA1_Stream0_IRQHandler+0x10>)
 8015be2:	f7f0 fb27 	bl	8006234 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8015be6:	bf00      	nop
 8015be8:	bd80      	pop	{r7, pc}
 8015bea:	bf00      	nop
 8015bec:	24009a8c 	.word	0x24009a8c

08015bf0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8015bf0:	b580      	push	{r7, lr}
 8015bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_b);
 8015bf4:	4802      	ldr	r0, [pc, #8]	@ (8015c00 <DMA1_Stream1_IRQHandler+0x10>)
 8015bf6:	f7f0 fb1d 	bl	8006234 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8015bfa:	bf00      	nop
 8015bfc:	bd80      	pop	{r7, pc}
 8015bfe:	bf00      	nop
 8015c00:	24009b04 	.word	0x24009b04

08015c04 <SAI1_IRQHandler>:

/**
  * @brief This function handles SAI1 global interrupt.
  */
void SAI1_IRQHandler(void)
{
 8015c04:	b580      	push	{r7, lr}
 8015c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI1_IRQn 0 */

  /* USER CODE END SAI1_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA1);
 8015c08:	4803      	ldr	r0, [pc, #12]	@ (8015c18 <SAI1_IRQHandler+0x14>)
 8015c0a:	f7f9 fec5 	bl	800f998 <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB1);
 8015c0e:	4803      	ldr	r0, [pc, #12]	@ (8015c1c <SAI1_IRQHandler+0x18>)
 8015c10:	f7f9 fec2 	bl	800f998 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 8015c14:	bf00      	nop
 8015c16:	bd80      	pop	{r7, pc}
 8015c18:	2400995c 	.word	0x2400995c
 8015c1c:	240099f4 	.word	0x240099f4

08015c20 <OTG_HS_IRQHandler>:

/* USER CODE BEGIN 1 */
void OTG_HS_IRQHandler(void)
{
 8015c20:	b580      	push	{r7, lr}
 8015c22:	af00      	add	r7, sp, #0
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8015c24:	4802      	ldr	r0, [pc, #8]	@ (8015c30 <OTG_HS_IRQHandler+0x10>)
 8015c26:	f7f2 fadd 	bl	80081e4 <HAL_HCD_IRQHandler>
}
 8015c2a:	bf00      	nop
 8015c2c:	bd80      	pop	{r7, pc}
 8015c2e:	bf00      	nop
 8015c30:	24001068 	.word	0x24001068

08015c34 <OTG_FS_IRQHandler>:

void OTG_FS_IRQHandler(void)
{
 8015c34:	b580      	push	{r7, lr}
 8015c36:	af00      	add	r7, sp, #0
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8015c38:	4802      	ldr	r0, [pc, #8]	@ (8015c44 <OTG_FS_IRQHandler+0x10>)
 8015c3a:	f7f4 fb9b 	bl	800a374 <HAL_PCD_IRQHandler>
}
 8015c3e:	bf00      	nop
 8015c40:	bd80      	pop	{r7, pc}
 8015c42:	bf00      	nop
 8015c44:	24000970 	.word	0x24000970

08015c48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8015c48:	b580      	push	{r7, lr}
 8015c4a:	b086      	sub	sp, #24
 8015c4c:	af00      	add	r7, sp, #0
 8015c4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8015c50:	4a14      	ldr	r2, [pc, #80]	@ (8015ca4 <_sbrk+0x5c>)
 8015c52:	4b15      	ldr	r3, [pc, #84]	@ (8015ca8 <_sbrk+0x60>)
 8015c54:	1ad3      	subs	r3, r2, r3
 8015c56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8015c58:	697b      	ldr	r3, [r7, #20]
 8015c5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8015c5c:	4b13      	ldr	r3, [pc, #76]	@ (8015cac <_sbrk+0x64>)
 8015c5e:	681b      	ldr	r3, [r3, #0]
 8015c60:	2b00      	cmp	r3, #0
 8015c62:	d102      	bne.n	8015c6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8015c64:	4b11      	ldr	r3, [pc, #68]	@ (8015cac <_sbrk+0x64>)
 8015c66:	4a12      	ldr	r2, [pc, #72]	@ (8015cb0 <_sbrk+0x68>)
 8015c68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8015c6a:	4b10      	ldr	r3, [pc, #64]	@ (8015cac <_sbrk+0x64>)
 8015c6c:	681a      	ldr	r2, [r3, #0]
 8015c6e:	687b      	ldr	r3, [r7, #4]
 8015c70:	4413      	add	r3, r2
 8015c72:	693a      	ldr	r2, [r7, #16]
 8015c74:	429a      	cmp	r2, r3
 8015c76:	d207      	bcs.n	8015c88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8015c78:	f000 fdfa 	bl	8016870 <__errno>
 8015c7c:	4603      	mov	r3, r0
 8015c7e:	220c      	movs	r2, #12
 8015c80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8015c82:	f04f 33ff 	mov.w	r3, #4294967295
 8015c86:	e009      	b.n	8015c9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8015c88:	4b08      	ldr	r3, [pc, #32]	@ (8015cac <_sbrk+0x64>)
 8015c8a:	681b      	ldr	r3, [r3, #0]
 8015c8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8015c8e:	4b07      	ldr	r3, [pc, #28]	@ (8015cac <_sbrk+0x64>)
 8015c90:	681a      	ldr	r2, [r3, #0]
 8015c92:	687b      	ldr	r3, [r7, #4]
 8015c94:	4413      	add	r3, r2
 8015c96:	4a05      	ldr	r2, [pc, #20]	@ (8015cac <_sbrk+0x64>)
 8015c98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8015c9a:	68fb      	ldr	r3, [r7, #12]
}
 8015c9c:	4618      	mov	r0, r3
 8015c9e:	3718      	adds	r7, #24
 8015ca0:	46bd      	mov	sp, r7
 8015ca2:	bd80      	pop	{r7, pc}
 8015ca4:	24080000 	.word	0x24080000
 8015ca8:	00000400 	.word	0x00000400
 8015cac:	24011b94 	.word	0x24011b94
 8015cb0:	24012068 	.word	0x24012068

08015cb4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8015cb4:	b480      	push	{r7}
 8015cb6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8015cb8:	4b43      	ldr	r3, [pc, #268]	@ (8015dc8 <SystemInit+0x114>)
 8015cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8015cbe:	4a42      	ldr	r2, [pc, #264]	@ (8015dc8 <SystemInit+0x114>)
 8015cc0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8015cc4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8015cc8:	4b40      	ldr	r3, [pc, #256]	@ (8015dcc <SystemInit+0x118>)
 8015cca:	681b      	ldr	r3, [r3, #0]
 8015ccc:	f003 030f 	and.w	r3, r3, #15
 8015cd0:	2b06      	cmp	r3, #6
 8015cd2:	d807      	bhi.n	8015ce4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8015cd4:	4b3d      	ldr	r3, [pc, #244]	@ (8015dcc <SystemInit+0x118>)
 8015cd6:	681b      	ldr	r3, [r3, #0]
 8015cd8:	f023 030f 	bic.w	r3, r3, #15
 8015cdc:	4a3b      	ldr	r2, [pc, #236]	@ (8015dcc <SystemInit+0x118>)
 8015cde:	f043 0307 	orr.w	r3, r3, #7
 8015ce2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8015ce4:	4b3a      	ldr	r3, [pc, #232]	@ (8015dd0 <SystemInit+0x11c>)
 8015ce6:	681b      	ldr	r3, [r3, #0]
 8015ce8:	4a39      	ldr	r2, [pc, #228]	@ (8015dd0 <SystemInit+0x11c>)
 8015cea:	f043 0301 	orr.w	r3, r3, #1
 8015cee:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8015cf0:	4b37      	ldr	r3, [pc, #220]	@ (8015dd0 <SystemInit+0x11c>)
 8015cf2:	2200      	movs	r2, #0
 8015cf4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8015cf6:	4b36      	ldr	r3, [pc, #216]	@ (8015dd0 <SystemInit+0x11c>)
 8015cf8:	681a      	ldr	r2, [r3, #0]
 8015cfa:	4935      	ldr	r1, [pc, #212]	@ (8015dd0 <SystemInit+0x11c>)
 8015cfc:	4b35      	ldr	r3, [pc, #212]	@ (8015dd4 <SystemInit+0x120>)
 8015cfe:	4013      	ands	r3, r2
 8015d00:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8015d02:	4b32      	ldr	r3, [pc, #200]	@ (8015dcc <SystemInit+0x118>)
 8015d04:	681b      	ldr	r3, [r3, #0]
 8015d06:	f003 0308 	and.w	r3, r3, #8
 8015d0a:	2b00      	cmp	r3, #0
 8015d0c:	d007      	beq.n	8015d1e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8015d0e:	4b2f      	ldr	r3, [pc, #188]	@ (8015dcc <SystemInit+0x118>)
 8015d10:	681b      	ldr	r3, [r3, #0]
 8015d12:	f023 030f 	bic.w	r3, r3, #15
 8015d16:	4a2d      	ldr	r2, [pc, #180]	@ (8015dcc <SystemInit+0x118>)
 8015d18:	f043 0307 	orr.w	r3, r3, #7
 8015d1c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8015d1e:	4b2c      	ldr	r3, [pc, #176]	@ (8015dd0 <SystemInit+0x11c>)
 8015d20:	2200      	movs	r2, #0
 8015d22:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8015d24:	4b2a      	ldr	r3, [pc, #168]	@ (8015dd0 <SystemInit+0x11c>)
 8015d26:	2200      	movs	r2, #0
 8015d28:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8015d2a:	4b29      	ldr	r3, [pc, #164]	@ (8015dd0 <SystemInit+0x11c>)
 8015d2c:	2200      	movs	r2, #0
 8015d2e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8015d30:	4b27      	ldr	r3, [pc, #156]	@ (8015dd0 <SystemInit+0x11c>)
 8015d32:	4a29      	ldr	r2, [pc, #164]	@ (8015dd8 <SystemInit+0x124>)
 8015d34:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8015d36:	4b26      	ldr	r3, [pc, #152]	@ (8015dd0 <SystemInit+0x11c>)
 8015d38:	4a28      	ldr	r2, [pc, #160]	@ (8015ddc <SystemInit+0x128>)
 8015d3a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8015d3c:	4b24      	ldr	r3, [pc, #144]	@ (8015dd0 <SystemInit+0x11c>)
 8015d3e:	4a28      	ldr	r2, [pc, #160]	@ (8015de0 <SystemInit+0x12c>)
 8015d40:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8015d42:	4b23      	ldr	r3, [pc, #140]	@ (8015dd0 <SystemInit+0x11c>)
 8015d44:	2200      	movs	r2, #0
 8015d46:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8015d48:	4b21      	ldr	r3, [pc, #132]	@ (8015dd0 <SystemInit+0x11c>)
 8015d4a:	4a25      	ldr	r2, [pc, #148]	@ (8015de0 <SystemInit+0x12c>)
 8015d4c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8015d4e:	4b20      	ldr	r3, [pc, #128]	@ (8015dd0 <SystemInit+0x11c>)
 8015d50:	2200      	movs	r2, #0
 8015d52:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8015d54:	4b1e      	ldr	r3, [pc, #120]	@ (8015dd0 <SystemInit+0x11c>)
 8015d56:	4a22      	ldr	r2, [pc, #136]	@ (8015de0 <SystemInit+0x12c>)
 8015d58:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8015d5a:	4b1d      	ldr	r3, [pc, #116]	@ (8015dd0 <SystemInit+0x11c>)
 8015d5c:	2200      	movs	r2, #0
 8015d5e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8015d60:	4b1b      	ldr	r3, [pc, #108]	@ (8015dd0 <SystemInit+0x11c>)
 8015d62:	681b      	ldr	r3, [r3, #0]
 8015d64:	4a1a      	ldr	r2, [pc, #104]	@ (8015dd0 <SystemInit+0x11c>)
 8015d66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8015d6a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8015d6c:	4b18      	ldr	r3, [pc, #96]	@ (8015dd0 <SystemInit+0x11c>)
 8015d6e:	2200      	movs	r2, #0
 8015d70:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8015d72:	4b1c      	ldr	r3, [pc, #112]	@ (8015de4 <SystemInit+0x130>)
 8015d74:	681a      	ldr	r2, [r3, #0]
 8015d76:	4b1c      	ldr	r3, [pc, #112]	@ (8015de8 <SystemInit+0x134>)
 8015d78:	4013      	ands	r3, r2
 8015d7a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8015d7e:	d202      	bcs.n	8015d86 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8015d80:	4b1a      	ldr	r3, [pc, #104]	@ (8015dec <SystemInit+0x138>)
 8015d82:	2201      	movs	r2, #1
 8015d84:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8015d86:	4b12      	ldr	r3, [pc, #72]	@ (8015dd0 <SystemInit+0x11c>)
 8015d88:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8015d8c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8015d90:	2b00      	cmp	r3, #0
 8015d92:	d113      	bne.n	8015dbc <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8015d94:	4b0e      	ldr	r3, [pc, #56]	@ (8015dd0 <SystemInit+0x11c>)
 8015d96:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8015d9a:	4a0d      	ldr	r2, [pc, #52]	@ (8015dd0 <SystemInit+0x11c>)
 8015d9c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8015da0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8015da4:	4b12      	ldr	r3, [pc, #72]	@ (8015df0 <SystemInit+0x13c>)
 8015da6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8015daa:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8015dac:	4b08      	ldr	r3, [pc, #32]	@ (8015dd0 <SystemInit+0x11c>)
 8015dae:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8015db2:	4a07      	ldr	r2, [pc, #28]	@ (8015dd0 <SystemInit+0x11c>)
 8015db4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8015db8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8015dbc:	bf00      	nop
 8015dbe:	46bd      	mov	sp, r7
 8015dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015dc4:	4770      	bx	lr
 8015dc6:	bf00      	nop
 8015dc8:	e000ed00 	.word	0xe000ed00
 8015dcc:	52002000 	.word	0x52002000
 8015dd0:	58024400 	.word	0x58024400
 8015dd4:	eaf6ed7f 	.word	0xeaf6ed7f
 8015dd8:	02020200 	.word	0x02020200
 8015ddc:	01ff0000 	.word	0x01ff0000
 8015de0:	01010280 	.word	0x01010280
 8015de4:	5c001000 	.word	0x5c001000
 8015de8:	ffff0000 	.word	0xffff0000
 8015dec:	51008108 	.word	0x51008108
 8015df0:	52004000 	.word	0x52004000

08015df4 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8015df4:	b480      	push	{r7}
 8015df6:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8015df8:	4b09      	ldr	r3, [pc, #36]	@ (8015e20 <ExitRun0Mode+0x2c>)
 8015dfa:	68db      	ldr	r3, [r3, #12]
 8015dfc:	4a08      	ldr	r2, [pc, #32]	@ (8015e20 <ExitRun0Mode+0x2c>)
 8015dfe:	f043 0302 	orr.w	r3, r3, #2
 8015e02:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8015e04:	bf00      	nop
 8015e06:	4b06      	ldr	r3, [pc, #24]	@ (8015e20 <ExitRun0Mode+0x2c>)
 8015e08:	685b      	ldr	r3, [r3, #4]
 8015e0a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8015e0e:	2b00      	cmp	r3, #0
 8015e10:	d0f9      	beq.n	8015e06 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8015e12:	bf00      	nop
 8015e14:	bf00      	nop
 8015e16:	46bd      	mov	sp, r7
 8015e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e1c:	4770      	bx	lr
 8015e1e:	bf00      	nop
 8015e20:	58024800 	.word	0x58024800

08015e24 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8015e24:	b580      	push	{r7, lr}
 8015e26:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8015e28:	4b22      	ldr	r3, [pc, #136]	@ (8015eb4 <MX_USART1_UART_Init+0x90>)
 8015e2a:	4a23      	ldr	r2, [pc, #140]	@ (8015eb8 <MX_USART1_UART_Init+0x94>)
 8015e2c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8015e2e:	4b21      	ldr	r3, [pc, #132]	@ (8015eb4 <MX_USART1_UART_Init+0x90>)
 8015e30:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8015e34:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8015e36:	4b1f      	ldr	r3, [pc, #124]	@ (8015eb4 <MX_USART1_UART_Init+0x90>)
 8015e38:	2200      	movs	r2, #0
 8015e3a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8015e3c:	4b1d      	ldr	r3, [pc, #116]	@ (8015eb4 <MX_USART1_UART_Init+0x90>)
 8015e3e:	2200      	movs	r2, #0
 8015e40:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8015e42:	4b1c      	ldr	r3, [pc, #112]	@ (8015eb4 <MX_USART1_UART_Init+0x90>)
 8015e44:	2200      	movs	r2, #0
 8015e46:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8015e48:	4b1a      	ldr	r3, [pc, #104]	@ (8015eb4 <MX_USART1_UART_Init+0x90>)
 8015e4a:	220c      	movs	r2, #12
 8015e4c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8015e4e:	4b19      	ldr	r3, [pc, #100]	@ (8015eb4 <MX_USART1_UART_Init+0x90>)
 8015e50:	2200      	movs	r2, #0
 8015e52:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8015e54:	4b17      	ldr	r3, [pc, #92]	@ (8015eb4 <MX_USART1_UART_Init+0x90>)
 8015e56:	2200      	movs	r2, #0
 8015e58:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8015e5a:	4b16      	ldr	r3, [pc, #88]	@ (8015eb4 <MX_USART1_UART_Init+0x90>)
 8015e5c:	2200      	movs	r2, #0
 8015e5e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8015e60:	4b14      	ldr	r3, [pc, #80]	@ (8015eb4 <MX_USART1_UART_Init+0x90>)
 8015e62:	2200      	movs	r2, #0
 8015e64:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8015e66:	4b13      	ldr	r3, [pc, #76]	@ (8015eb4 <MX_USART1_UART_Init+0x90>)
 8015e68:	2200      	movs	r2, #0
 8015e6a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8015e6c:	4811      	ldr	r0, [pc, #68]	@ (8015eb4 <MX_USART1_UART_Init+0x90>)
 8015e6e:	f7fa f94e 	bl	801010e <HAL_UART_Init>
 8015e72:	4603      	mov	r3, r0
 8015e74:	2b00      	cmp	r3, #0
 8015e76:	d001      	beq.n	8015e7c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8015e78:	f7fe fdb0 	bl	80149dc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8015e7c:	2100      	movs	r1, #0
 8015e7e:	480d      	ldr	r0, [pc, #52]	@ (8015eb4 <MX_USART1_UART_Init+0x90>)
 8015e80:	f7fb f9e5 	bl	801124e <HAL_UARTEx_SetTxFifoThreshold>
 8015e84:	4603      	mov	r3, r0
 8015e86:	2b00      	cmp	r3, #0
 8015e88:	d001      	beq.n	8015e8e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8015e8a:	f7fe fda7 	bl	80149dc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8015e8e:	2100      	movs	r1, #0
 8015e90:	4808      	ldr	r0, [pc, #32]	@ (8015eb4 <MX_USART1_UART_Init+0x90>)
 8015e92:	f7fb fa1a 	bl	80112ca <HAL_UARTEx_SetRxFifoThreshold>
 8015e96:	4603      	mov	r3, r0
 8015e98:	2b00      	cmp	r3, #0
 8015e9a:	d001      	beq.n	8015ea0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8015e9c:	f7fe fd9e 	bl	80149dc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8015ea0:	4804      	ldr	r0, [pc, #16]	@ (8015eb4 <MX_USART1_UART_Init+0x90>)
 8015ea2:	f7fb f99b 	bl	80111dc <HAL_UARTEx_DisableFifoMode>
 8015ea6:	4603      	mov	r3, r0
 8015ea8:	2b00      	cmp	r3, #0
 8015eaa:	d001      	beq.n	8015eb0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8015eac:	f7fe fd96 	bl	80149dc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8015eb0:	bf00      	nop
 8015eb2:	bd80      	pop	{r7, pc}
 8015eb4:	24011b98 	.word	0x24011b98
 8015eb8:	40011000 	.word	0x40011000

08015ebc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8015ebc:	b580      	push	{r7, lr}
 8015ebe:	b0ba      	sub	sp, #232	@ 0xe8
 8015ec0:	af00      	add	r7, sp, #0
 8015ec2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8015ec4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8015ec8:	2200      	movs	r2, #0
 8015eca:	601a      	str	r2, [r3, #0]
 8015ecc:	605a      	str	r2, [r3, #4]
 8015ece:	609a      	str	r2, [r3, #8]
 8015ed0:	60da      	str	r2, [r3, #12]
 8015ed2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8015ed4:	f107 0310 	add.w	r3, r7, #16
 8015ed8:	22c0      	movs	r2, #192	@ 0xc0
 8015eda:	2100      	movs	r1, #0
 8015edc:	4618      	mov	r0, r3
 8015ede:	f000 fcbf 	bl	8016860 <memset>
  if(uartHandle->Instance==USART1)
 8015ee2:	687b      	ldr	r3, [r7, #4]
 8015ee4:	681b      	ldr	r3, [r3, #0]
 8015ee6:	4a27      	ldr	r2, [pc, #156]	@ (8015f84 <HAL_UART_MspInit+0xc8>)
 8015ee8:	4293      	cmp	r3, r2
 8015eea:	d146      	bne.n	8015f7a <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8015eec:	f04f 0201 	mov.w	r2, #1
 8015ef0:	f04f 0300 	mov.w	r3, #0
 8015ef4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8015ef8:	2300      	movs	r3, #0
 8015efa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8015efe:	f107 0310 	add.w	r3, r7, #16
 8015f02:	4618      	mov	r0, r3
 8015f04:	f7f6 fbc6 	bl	800c694 <HAL_RCCEx_PeriphCLKConfig>
 8015f08:	4603      	mov	r3, r0
 8015f0a:	2b00      	cmp	r3, #0
 8015f0c:	d001      	beq.n	8015f12 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8015f0e:	f7fe fd65 	bl	80149dc <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8015f12:	4b1d      	ldr	r3, [pc, #116]	@ (8015f88 <HAL_UART_MspInit+0xcc>)
 8015f14:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8015f18:	4a1b      	ldr	r2, [pc, #108]	@ (8015f88 <HAL_UART_MspInit+0xcc>)
 8015f1a:	f043 0310 	orr.w	r3, r3, #16
 8015f1e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8015f22:	4b19      	ldr	r3, [pc, #100]	@ (8015f88 <HAL_UART_MspInit+0xcc>)
 8015f24:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8015f28:	f003 0310 	and.w	r3, r3, #16
 8015f2c:	60fb      	str	r3, [r7, #12]
 8015f2e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8015f30:	4b15      	ldr	r3, [pc, #84]	@ (8015f88 <HAL_UART_MspInit+0xcc>)
 8015f32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8015f36:	4a14      	ldr	r2, [pc, #80]	@ (8015f88 <HAL_UART_MspInit+0xcc>)
 8015f38:	f043 0301 	orr.w	r3, r3, #1
 8015f3c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8015f40:	4b11      	ldr	r3, [pc, #68]	@ (8015f88 <HAL_UART_MspInit+0xcc>)
 8015f42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8015f46:	f003 0301 	and.w	r3, r3, #1
 8015f4a:	60bb      	str	r3, [r7, #8]
 8015f4c:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8015f4e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8015f52:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015f56:	2302      	movs	r3, #2
 8015f58:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015f5c:	2300      	movs	r3, #0
 8015f5e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8015f62:	2300      	movs	r3, #0
 8015f64:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8015f68:	2307      	movs	r3, #7
 8015f6a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8015f6e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8015f72:	4619      	mov	r1, r3
 8015f74:	4805      	ldr	r0, [pc, #20]	@ (8015f8c <HAL_UART_MspInit+0xd0>)
 8015f76:	f7f1 fc7b 	bl	8007870 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8015f7a:	bf00      	nop
 8015f7c:	37e8      	adds	r7, #232	@ 0xe8
 8015f7e:	46bd      	mov	sp, r7
 8015f80:	bd80      	pop	{r7, pc}
 8015f82:	bf00      	nop
 8015f84:	40011000 	.word	0x40011000
 8015f88:	58024400 	.word	0x58024400
 8015f8c:	58020000 	.word	0x58020000

08015f90 <USBH_MIDI_SOFProcess>:
static USBH_StatusTypeDef USBH_MIDI_InterfaceInit(USBH_HandleTypeDef *phost);
static USBH_StatusTypeDef USBH_MIDI_InterfaceDeInit(USBH_HandleTypeDef *phost);
static USBH_StatusTypeDef USBH_MIDI_ClassRequest(USBH_HandleTypeDef *phost);
static USBH_StatusTypeDef USBH_MIDI_Process(USBH_HandleTypeDef *phost);
static USBH_StatusTypeDef USBH_MIDI_SOFProcess(USBH_HandleTypeDef *phost)
{
 8015f90:	b480      	push	{r7}
 8015f92:	b083      	sub	sp, #12
 8015f94:	af00      	add	r7, sp, #0
 8015f96:	6078      	str	r0, [r7, #4]
    (void)phost;
    return USBH_OK;
 8015f98:	2300      	movs	r3, #0
}
 8015f9a:	4618      	mov	r0, r3
 8015f9c:	370c      	adds	r7, #12
 8015f9e:	46bd      	mov	sp, r7
 8015fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fa4:	4770      	bx	lr

08015fa6 <USBH_MIDI_ResetHandle>:
  NULL,
};


static void USBH_MIDI_ResetHandle(USBH_MIDI_HandleTypeDef *handle)
{
 8015fa6:	b580      	push	{r7, lr}
 8015fa8:	b082      	sub	sp, #8
 8015faa:	af00      	add	r7, sp, #0
 8015fac:	6078      	str	r0, [r7, #4]
  (void)USBH_memset(handle, 0, sizeof(*handle));
 8015fae:	f44f 7238 	mov.w	r2, #736	@ 0x2e0
 8015fb2:	2100      	movs	r1, #0
 8015fb4:	6878      	ldr	r0, [r7, #4]
 8015fb6:	f000 fc53 	bl	8016860 <memset>
  handle->InPipe = 0xFFU;
 8015fba:	687b      	ldr	r3, [r7, #4]
 8015fbc:	22ff      	movs	r2, #255	@ 0xff
 8015fbe:	721a      	strb	r2, [r3, #8]
  handle->OutPipe = 0xFFU;
 8015fc0:	687b      	ldr	r3, [r7, #4]
 8015fc2:	22ff      	movs	r2, #255	@ 0xff
 8015fc4:	725a      	strb	r2, [r3, #9]
  handle->rx_state = USBH_MIDI_RX_IDLE;
 8015fc6:	687b      	ldr	r3, [r7, #4]
 8015fc8:	2200      	movs	r2, #0
 8015fca:	72da      	strb	r2, [r3, #11]
  handle->tx_state = USBH_MIDI_TX_IDLE;
 8015fcc:	687b      	ldr	r3, [r7, #4]
 8015fce:	2200      	movs	r2, #0
 8015fd0:	731a      	strb	r2, [r3, #12]
}
 8015fd2:	bf00      	nop
 8015fd4:	3708      	adds	r7, #8
 8015fd6:	46bd      	mov	sp, r7
 8015fd8:	bd80      	pop	{r7, pc}
	...

08015fdc <USBH_MIDI_InterfaceInit>:

static USBH_StatusTypeDef USBH_MIDI_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8015fdc:	b590      	push	{r4, r7, lr}
 8015fde:	b08d      	sub	sp, #52	@ 0x34
 8015fe0:	af04      	add	r7, sp, #16
 8015fe2:	6078      	str	r0, [r7, #4]
  USBH_UsrLog("USBH_MIDI_InterfaceInit");

  if (phost == NULL)
 8015fe4:	687b      	ldr	r3, [r7, #4]
 8015fe6:	2b00      	cmp	r3, #0
 8015fe8:	d101      	bne.n	8015fee <USBH_MIDI_InterfaceInit+0x12>
  {
    return USBH_FAIL;
 8015fea:	2302      	movs	r3, #2
 8015fec:	e110      	b.n	8016210 <USBH_MIDI_InterfaceInit+0x234>
  }

  uint8_t interface = 0xFFU;
 8015fee:	23ff      	movs	r3, #255	@ 0xff
 8015ff0:	77fb      	strb	r3, [r7, #31]
  uint8_t max_itf = (phost->device.CfgDesc.bNumInterfaces <= USBH_MAX_NUM_INTERFACES)
 8015ff2:	687b      	ldr	r3, [r7, #4]
 8015ff4:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8015ff8:	2b05      	cmp	r3, #5
 8015ffa:	bf28      	it	cs
 8015ffc:	2305      	movcs	r3, #5
 8015ffe:	773b      	strb	r3, [r7, #28]
                      ? phost->device.CfgDesc.bNumInterfaces
                      : USBH_MAX_NUM_INTERFACES;

  for (uint8_t idx = 0U; idx < max_itf; idx++)
 8016000:	2300      	movs	r3, #0
 8016002:	77bb      	strb	r3, [r7, #30]
 8016004:	e017      	b.n	8016036 <USBH_MIDI_InterfaceInit+0x5a>
  {
    USBH_InterfaceDescTypeDef *itf = &phost->device.CfgDesc.Itf_Desc[idx];
 8016006:	7fbb      	ldrb	r3, [r7, #30]
 8016008:	2232      	movs	r2, #50	@ 0x32
 801600a:	fb02 f303 	mul.w	r3, r2, r3
 801600e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8016012:	687a      	ldr	r2, [r7, #4]
 8016014:	4413      	add	r3, r2
 8016016:	330a      	adds	r3, #10
 8016018:	61bb      	str	r3, [r7, #24]
    if ((itf->bInterfaceClass == USBH_MIDI_CLASS)
 801601a:	69bb      	ldr	r3, [r7, #24]
 801601c:	795b      	ldrb	r3, [r3, #5]
 801601e:	2b01      	cmp	r3, #1
 8016020:	d106      	bne.n	8016030 <USBH_MIDI_InterfaceInit+0x54>
        && (itf->bInterfaceSubClass == USBH_MIDI_SUBCLASS))
 8016022:	69bb      	ldr	r3, [r7, #24]
 8016024:	799b      	ldrb	r3, [r3, #6]
 8016026:	2b03      	cmp	r3, #3
 8016028:	d102      	bne.n	8016030 <USBH_MIDI_InterfaceInit+0x54>
    {
      interface = idx;
 801602a:	7fbb      	ldrb	r3, [r7, #30]
 801602c:	77fb      	strb	r3, [r7, #31]
      break;
 801602e:	e006      	b.n	801603e <USBH_MIDI_InterfaceInit+0x62>
  for (uint8_t idx = 0U; idx < max_itf; idx++)
 8016030:	7fbb      	ldrb	r3, [r7, #30]
 8016032:	3301      	adds	r3, #1
 8016034:	77bb      	strb	r3, [r7, #30]
 8016036:	7fba      	ldrb	r2, [r7, #30]
 8016038:	7f3b      	ldrb	r3, [r7, #28]
 801603a:	429a      	cmp	r2, r3
 801603c:	d3e3      	bcc.n	8016006 <USBH_MIDI_InterfaceInit+0x2a>
    }
  }

  if (interface == 0xFFU)
 801603e:	7ffb      	ldrb	r3, [r7, #31]
 8016040:	2bff      	cmp	r3, #255	@ 0xff
 8016042:	d101      	bne.n	8016048 <USBH_MIDI_InterfaceInit+0x6c>
  {
    USBH_ErrLog("USBH_MIDI_InterfaceInit: no MIDI interface");
    return USBH_FAIL;
 8016044:	2302      	movs	r3, #2
 8016046:	e0e3      	b.n	8016210 <USBH_MIDI_InterfaceInit+0x234>
  }

  if (USBH_SelectInterface(phost, interface) != USBH_OK)
 8016048:	7ffb      	ldrb	r3, [r7, #31]
 801604a:	4619      	mov	r1, r3
 801604c:	6878      	ldr	r0, [r7, #4]
 801604e:	f7ec f837 	bl	80020c0 <USBH_SelectInterface>
 8016052:	4603      	mov	r3, r0
 8016054:	2b00      	cmp	r3, #0
 8016056:	d001      	beq.n	801605c <USBH_MIDI_InterfaceInit+0x80>
  {
    USBH_ErrLog("USBH_MIDI_InterfaceInit: select interface failed");
    return USBH_FAIL;
 8016058:	2302      	movs	r3, #2
 801605a:	e0d9      	b.n	8016210 <USBH_MIDI_InterfaceInit+0x234>
  }

  USBH_MIDI_HandleTypeDef *handle = &midi_handle;
 801605c:	4b6e      	ldr	r3, [pc, #440]	@ (8016218 <USBH_MIDI_InterfaceInit+0x23c>)
 801605e:	617b      	str	r3, [r7, #20]
  USBH_MIDI_ResetHandle(handle);
 8016060:	6978      	ldr	r0, [r7, #20]
 8016062:	f7ff ffa0 	bl	8015fa6 <USBH_MIDI_ResetHandle>
  phost->pActiveClass->pData = handle;
 8016066:	687b      	ldr	r3, [r7, #4]
 8016068:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801606c:	697a      	ldr	r2, [r7, #20]
 801606e:	61da      	str	r2, [r3, #28]
  handle->interface = interface;
 8016070:	697b      	ldr	r3, [r7, #20]
 8016072:	7ffa      	ldrb	r2, [r7, #31]
 8016074:	701a      	strb	r2, [r3, #0]

  USBH_InterfaceDescTypeDef *itf = &phost->device.CfgDesc.Itf_Desc[interface];
 8016076:	7ffb      	ldrb	r3, [r7, #31]
 8016078:	2232      	movs	r2, #50	@ 0x32
 801607a:	fb02 f303 	mul.w	r3, r2, r3
 801607e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8016082:	687a      	ldr	r2, [r7, #4]
 8016084:	4413      	add	r3, r2
 8016086:	330a      	adds	r3, #10
 8016088:	613b      	str	r3, [r7, #16]
  uint8_t max_ep = (itf->bNumEndpoints <= USBH_MAX_NUM_ENDPOINTS)
 801608a:	693b      	ldr	r3, [r7, #16]
 801608c:	791b      	ldrb	r3, [r3, #4]
 801608e:	2b05      	cmp	r3, #5
 8016090:	bf28      	it	cs
 8016092:	2305      	movcs	r3, #5
 8016094:	73fb      	strb	r3, [r7, #15]
                     ? itf->bNumEndpoints
                     : USBH_MAX_NUM_ENDPOINTS;

  for (uint8_t idx = 0U; idx < max_ep; idx++)
 8016096:	2300      	movs	r3, #0
 8016098:	777b      	strb	r3, [r7, #29]
 801609a:	e037      	b.n	801610c <USBH_MIDI_InterfaceInit+0x130>
  {
    USBH_EpDescTypeDef *ep = &itf->Ep_Desc[idx];
 801609c:	7f7b      	ldrb	r3, [r7, #29]
 801609e:	3301      	adds	r3, #1
 80160a0:	00db      	lsls	r3, r3, #3
 80160a2:	693a      	ldr	r2, [r7, #16]
 80160a4:	4413      	add	r3, r2
 80160a6:	3302      	adds	r3, #2
 80160a8:	60bb      	str	r3, [r7, #8]

    if ((ep->bmAttributes & USB_EP_TYPE_MASK) != USB_EP_TYPE_BULK)
 80160aa:	68bb      	ldr	r3, [r7, #8]
 80160ac:	78db      	ldrb	r3, [r3, #3]
 80160ae:	f003 0303 	and.w	r3, r3, #3
 80160b2:	2b02      	cmp	r3, #2
 80160b4:	d126      	bne.n	8016104 <USBH_MIDI_InterfaceInit+0x128>
    {
      continue;
    }

    if ((ep->bEndpointAddress & 0x80U) != 0U)
 80160b6:	68bb      	ldr	r3, [r7, #8]
 80160b8:	789b      	ldrb	r3, [r3, #2]
 80160ba:	b25b      	sxtb	r3, r3
 80160bc:	2b00      	cmp	r3, #0
 80160be:	da10      	bge.n	80160e2 <USBH_MIDI_InterfaceInit+0x106>
    {
      if (handle->InEp == 0U)
 80160c0:	697b      	ldr	r3, [r7, #20]
 80160c2:	785b      	ldrb	r3, [r3, #1]
 80160c4:	2b00      	cmp	r3, #0
 80160c6:	d11e      	bne.n	8016106 <USBH_MIDI_InterfaceInit+0x12a>
      {
        handle->InEp = ep->bEndpointAddress;
 80160c8:	68bb      	ldr	r3, [r7, #8]
 80160ca:	789a      	ldrb	r2, [r3, #2]
 80160cc:	697b      	ldr	r3, [r7, #20]
 80160ce:	705a      	strb	r2, [r3, #1]
        handle->InEpSize = (ep->wMaxPacketSize <= USBH_MIDI_RX_BUF_SIZE)
 80160d0:	68bb      	ldr	r3, [r7, #8]
 80160d2:	889b      	ldrh	r3, [r3, #4]
                             ? ep->wMaxPacketSize
                             : USBH_MIDI_RX_BUF_SIZE;
 80160d4:	2b40      	cmp	r3, #64	@ 0x40
 80160d6:	bf28      	it	cs
 80160d8:	2340      	movcs	r3, #64	@ 0x40
 80160da:	b29a      	uxth	r2, r3
        handle->InEpSize = (ep->wMaxPacketSize <= USBH_MIDI_RX_BUF_SIZE)
 80160dc:	697b      	ldr	r3, [r7, #20]
 80160de:	809a      	strh	r2, [r3, #4]
 80160e0:	e011      	b.n	8016106 <USBH_MIDI_InterfaceInit+0x12a>
      }
    }
    else
    {
      if (handle->OutEp == 0U)
 80160e2:	697b      	ldr	r3, [r7, #20]
 80160e4:	789b      	ldrb	r3, [r3, #2]
 80160e6:	2b00      	cmp	r3, #0
 80160e8:	d10d      	bne.n	8016106 <USBH_MIDI_InterfaceInit+0x12a>
      {
        handle->OutEp = ep->bEndpointAddress;
 80160ea:	68bb      	ldr	r3, [r7, #8]
 80160ec:	789a      	ldrb	r2, [r3, #2]
 80160ee:	697b      	ldr	r3, [r7, #20]
 80160f0:	709a      	strb	r2, [r3, #2]
        handle->OutEpSize = (ep->wMaxPacketSize <= USBH_MIDI_TX_BUF_SIZE)
 80160f2:	68bb      	ldr	r3, [r7, #8]
 80160f4:	889b      	ldrh	r3, [r3, #4]
                              ? ep->wMaxPacketSize
                              : USBH_MIDI_TX_BUF_SIZE;
 80160f6:	2b40      	cmp	r3, #64	@ 0x40
 80160f8:	bf28      	it	cs
 80160fa:	2340      	movcs	r3, #64	@ 0x40
 80160fc:	b29a      	uxth	r2, r3
        handle->OutEpSize = (ep->wMaxPacketSize <= USBH_MIDI_TX_BUF_SIZE)
 80160fe:	697b      	ldr	r3, [r7, #20]
 8016100:	80da      	strh	r2, [r3, #6]
 8016102:	e000      	b.n	8016106 <USBH_MIDI_InterfaceInit+0x12a>
      continue;
 8016104:	bf00      	nop
  for (uint8_t idx = 0U; idx < max_ep; idx++)
 8016106:	7f7b      	ldrb	r3, [r7, #29]
 8016108:	3301      	adds	r3, #1
 801610a:	777b      	strb	r3, [r7, #29]
 801610c:	7f7a      	ldrb	r2, [r7, #29]
 801610e:	7bfb      	ldrb	r3, [r7, #15]
 8016110:	429a      	cmp	r2, r3
 8016112:	d3c3      	bcc.n	801609c <USBH_MIDI_InterfaceInit+0xc0>
      }
    }
  }

  if ((handle->InEp == 0U) || (handle->OutEp == 0U))
 8016114:	697b      	ldr	r3, [r7, #20]
 8016116:	785b      	ldrb	r3, [r3, #1]
 8016118:	2b00      	cmp	r3, #0
 801611a:	d003      	beq.n	8016124 <USBH_MIDI_InterfaceInit+0x148>
 801611c:	697b      	ldr	r3, [r7, #20]
 801611e:	789b      	ldrb	r3, [r3, #2]
 8016120:	2b00      	cmp	r3, #0
 8016122:	d101      	bne.n	8016128 <USBH_MIDI_InterfaceInit+0x14c>
  {
    USBH_ErrLog("USBH_MIDI_InterfaceInit: missing endpoints");
    return USBH_FAIL;
 8016124:	2302      	movs	r3, #2
 8016126:	e073      	b.n	8016210 <USBH_MIDI_InterfaceInit+0x234>
  }

  if ((handle->InEpSize == 0U) || (handle->OutEpSize == 0U))
 8016128:	697b      	ldr	r3, [r7, #20]
 801612a:	889b      	ldrh	r3, [r3, #4]
 801612c:	2b00      	cmp	r3, #0
 801612e:	d003      	beq.n	8016138 <USBH_MIDI_InterfaceInit+0x15c>
 8016130:	697b      	ldr	r3, [r7, #20]
 8016132:	88db      	ldrh	r3, [r3, #6]
 8016134:	2b00      	cmp	r3, #0
 8016136:	d101      	bne.n	801613c <USBH_MIDI_InterfaceInit+0x160>
  {
    USBH_ErrLog("USBH_MIDI_InterfaceInit: invalid endpoint sizes");
    return USBH_FAIL;
 8016138:	2302      	movs	r3, #2
 801613a:	e069      	b.n	8016210 <USBH_MIDI_InterfaceInit+0x234>
  }

  handle->InPipe = USBH_AllocPipe(phost, handle->InEp);
 801613c:	697b      	ldr	r3, [r7, #20]
 801613e:	785b      	ldrb	r3, [r3, #1]
 8016140:	4619      	mov	r1, r3
 8016142:	6878      	ldr	r0, [r7, #4]
 8016144:	f7ed fb2b 	bl	800379e <USBH_AllocPipe>
 8016148:	4603      	mov	r3, r0
 801614a:	461a      	mov	r2, r3
 801614c:	697b      	ldr	r3, [r7, #20]
 801614e:	721a      	strb	r2, [r3, #8]
  handle->OutPipe = USBH_AllocPipe(phost, handle->OutEp);
 8016150:	697b      	ldr	r3, [r7, #20]
 8016152:	789b      	ldrb	r3, [r3, #2]
 8016154:	4619      	mov	r1, r3
 8016156:	6878      	ldr	r0, [r7, #4]
 8016158:	f7ed fb21 	bl	800379e <USBH_AllocPipe>
 801615c:	4603      	mov	r3, r0
 801615e:	461a      	mov	r2, r3
 8016160:	697b      	ldr	r3, [r7, #20]
 8016162:	725a      	strb	r2, [r3, #9]

  if ((handle->InPipe == 0xFFU) || (handle->OutPipe == 0xFFU))
 8016164:	697b      	ldr	r3, [r7, #20]
 8016166:	7a1b      	ldrb	r3, [r3, #8]
 8016168:	2bff      	cmp	r3, #255	@ 0xff
 801616a:	d003      	beq.n	8016174 <USBH_MIDI_InterfaceInit+0x198>
 801616c:	697b      	ldr	r3, [r7, #20]
 801616e:	7a5b      	ldrb	r3, [r3, #9]
 8016170:	2bff      	cmp	r3, #255	@ 0xff
 8016172:	d101      	bne.n	8016178 <USBH_MIDI_InterfaceInit+0x19c>
  {
    USBH_ErrLog("USBH_MIDI_InterfaceInit: pipe alloc failed");
    return USBH_FAIL;
 8016174:	2302      	movs	r3, #2
 8016176:	e04b      	b.n	8016210 <USBH_MIDI_InterfaceInit+0x234>
  }

  (void)USBH_OpenPipe(phost, handle->InPipe, handle->InEp,
 8016178:	697b      	ldr	r3, [r7, #20]
 801617a:	7a19      	ldrb	r1, [r3, #8]
 801617c:	697b      	ldr	r3, [r7, #20]
 801617e:	7858      	ldrb	r0, [r3, #1]
 8016180:	687b      	ldr	r3, [r7, #4]
 8016182:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8016186:	687b      	ldr	r3, [r7, #4]
 8016188:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 801618c:	697a      	ldr	r2, [r7, #20]
 801618e:	8892      	ldrh	r2, [r2, #4]
 8016190:	9202      	str	r2, [sp, #8]
 8016192:	2202      	movs	r2, #2
 8016194:	9201      	str	r2, [sp, #4]
 8016196:	9300      	str	r3, [sp, #0]
 8016198:	4623      	mov	r3, r4
 801619a:	4602      	mov	r2, r0
 801619c:	6878      	ldr	r0, [r7, #4]
 801619e:	f7ed facf 	bl	8003740 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed,
                      USB_EP_TYPE_BULK, handle->InEpSize);
  (void)USBH_OpenPipe(phost, handle->OutPipe, handle->OutEp,
 80161a2:	697b      	ldr	r3, [r7, #20]
 80161a4:	7a59      	ldrb	r1, [r3, #9]
 80161a6:	697b      	ldr	r3, [r7, #20]
 80161a8:	7898      	ldrb	r0, [r3, #2]
 80161aa:	687b      	ldr	r3, [r7, #4]
 80161ac:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80161b0:	687b      	ldr	r3, [r7, #4]
 80161b2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80161b6:	697a      	ldr	r2, [r7, #20]
 80161b8:	88d2      	ldrh	r2, [r2, #6]
 80161ba:	9202      	str	r2, [sp, #8]
 80161bc:	2202      	movs	r2, #2
 80161be:	9201      	str	r2, [sp, #4]
 80161c0:	9300      	str	r3, [sp, #0]
 80161c2:	4623      	mov	r3, r4
 80161c4:	4602      	mov	r2, r0
 80161c6:	6878      	ldr	r0, [r7, #4]
 80161c8:	f7ed faba 	bl	8003740 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed,
                      USB_EP_TYPE_BULK, handle->OutEpSize);
  (void)USBH_LL_SetToggle(phost, handle->InPipe, 0U);
 80161cc:	697b      	ldr	r3, [r7, #20]
 80161ce:	7a1b      	ldrb	r3, [r3, #8]
 80161d0:	2200      	movs	r2, #0
 80161d2:	4619      	mov	r1, r3
 80161d4:	6878      	ldr	r0, [r7, #4]
 80161d6:	f7ee fac6 	bl	8004766 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, handle->OutPipe, 0U);
 80161da:	697b      	ldr	r3, [r7, #20]
 80161dc:	7a5b      	ldrb	r3, [r3, #9]
 80161de:	2200      	movs	r2, #0
 80161e0:	4619      	mov	r1, r3
 80161e2:	6878      	ldr	r0, [r7, #4]
 80161e4:	f7ee fabf 	bl	8004766 <USBH_LL_SetToggle>

  handle->rx_buffer_size = handle->InEpSize;
 80161e8:	697b      	ldr	r3, [r7, #20]
 80161ea:	889a      	ldrh	r2, [r3, #4]
 80161ec:	697b      	ldr	r3, [r7, #20]
 80161ee:	81da      	strh	r2, [r3, #14]
  handle->state = USBH_MIDI_STATE_TRANSFER;
 80161f0:	697b      	ldr	r3, [r7, #20]
 80161f2:	2201      	movs	r2, #1
 80161f4:	729a      	strb	r2, [r3, #10]
  handle->rx_state = USBH_MIDI_RX_RECEIVE;
 80161f6:	697b      	ldr	r3, [r7, #20]
 80161f8:	2201      	movs	r2, #1
 80161fa:	72da      	strb	r2, [r3, #11]
  handle->tx_state = USBH_MIDI_TX_IDLE;
 80161fc:	697b      	ldr	r3, [r7, #20]
 80161fe:	2200      	movs	r2, #0
 8016200:	731a      	strb	r2, [r3, #12]
  handle->rx_busy = false;
 8016202:	697b      	ldr	r3, [r7, #20]
 8016204:	2200      	movs	r2, #0
 8016206:	749a      	strb	r2, [r3, #18]
  handle->tx_busy = false;
 8016208:	697b      	ldr	r3, [r7, #20]
 801620a:	2200      	movs	r2, #0
 801620c:	74da      	strb	r2, [r3, #19]

  USBH_UsrLog("USBH_MIDI_InterfaceInit: IN=0x%02X OUT=0x%02X", handle->InEp, handle->OutEp);

  return USBH_OK;
 801620e:	2300      	movs	r3, #0
}
 8016210:	4618      	mov	r0, r3
 8016212:	3724      	adds	r7, #36	@ 0x24
 8016214:	46bd      	mov	sp, r7
 8016216:	bd90      	pop	{r4, r7, pc}
 8016218:	24011c40 	.word	0x24011c40

0801621c <USBH_MIDI_InterfaceDeInit>:

static USBH_StatusTypeDef USBH_MIDI_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 801621c:	b580      	push	{r7, lr}
 801621e:	b084      	sub	sp, #16
 8016220:	af00      	add	r7, sp, #0
 8016222:	6078      	str	r0, [r7, #4]
  USBH_UsrLog("USBH_MIDI_InterfaceDeInit (disconnect)");

  if ((phost == NULL) || (phost->pActiveClass == NULL))
 8016224:	687b      	ldr	r3, [r7, #4]
 8016226:	2b00      	cmp	r3, #0
 8016228:	d004      	beq.n	8016234 <USBH_MIDI_InterfaceDeInit+0x18>
 801622a:	687b      	ldr	r3, [r7, #4]
 801622c:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8016230:	2b00      	cmp	r3, #0
 8016232:	d101      	bne.n	8016238 <USBH_MIDI_InterfaceDeInit+0x1c>
  {
    return USBH_FAIL;
 8016234:	2302      	movs	r3, #2
 8016236:	e038      	b.n	80162aa <USBH_MIDI_InterfaceDeInit+0x8e>
  }

  USBH_MIDI_HandleTypeDef *handle = (USBH_MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 8016238:	687b      	ldr	r3, [r7, #4]
 801623a:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801623e:	69db      	ldr	r3, [r3, #28]
 8016240:	60fb      	str	r3, [r7, #12]

  if (handle == NULL)
 8016242:	68fb      	ldr	r3, [r7, #12]
 8016244:	2b00      	cmp	r3, #0
 8016246:	d101      	bne.n	801624c <USBH_MIDI_InterfaceDeInit+0x30>
  {
    return USBH_FAIL;
 8016248:	2302      	movs	r3, #2
 801624a:	e02e      	b.n	80162aa <USBH_MIDI_InterfaceDeInit+0x8e>
  }

  if (handle->InPipe != 0xFFU)
 801624c:	68fb      	ldr	r3, [r7, #12]
 801624e:	7a1b      	ldrb	r3, [r3, #8]
 8016250:	2bff      	cmp	r3, #255	@ 0xff
 8016252:	d00e      	beq.n	8016272 <USBH_MIDI_InterfaceDeInit+0x56>
  {
    (void)USBH_ClosePipe(phost, handle->InPipe);
 8016254:	68fb      	ldr	r3, [r7, #12]
 8016256:	7a1b      	ldrb	r3, [r3, #8]
 8016258:	4619      	mov	r1, r3
 801625a:	6878      	ldr	r0, [r7, #4]
 801625c:	f7ed fa8f 	bl	800377e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, handle->InPipe);
 8016260:	68fb      	ldr	r3, [r7, #12]
 8016262:	7a1b      	ldrb	r3, [r3, #8]
 8016264:	4619      	mov	r1, r3
 8016266:	6878      	ldr	r0, [r7, #4]
 8016268:	f7ed fabb 	bl	80037e2 <USBH_FreePipe>
    handle->InPipe = 0xFFU;
 801626c:	68fb      	ldr	r3, [r7, #12]
 801626e:	22ff      	movs	r2, #255	@ 0xff
 8016270:	721a      	strb	r2, [r3, #8]
  }

  if (handle->OutPipe != 0xFFU)
 8016272:	68fb      	ldr	r3, [r7, #12]
 8016274:	7a5b      	ldrb	r3, [r3, #9]
 8016276:	2bff      	cmp	r3, #255	@ 0xff
 8016278:	d00e      	beq.n	8016298 <USBH_MIDI_InterfaceDeInit+0x7c>
  {
    (void)USBH_ClosePipe(phost, handle->OutPipe);
 801627a:	68fb      	ldr	r3, [r7, #12]
 801627c:	7a5b      	ldrb	r3, [r3, #9]
 801627e:	4619      	mov	r1, r3
 8016280:	6878      	ldr	r0, [r7, #4]
 8016282:	f7ed fa7c 	bl	800377e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, handle->OutPipe);
 8016286:	68fb      	ldr	r3, [r7, #12]
 8016288:	7a5b      	ldrb	r3, [r3, #9]
 801628a:	4619      	mov	r1, r3
 801628c:	6878      	ldr	r0, [r7, #4]
 801628e:	f7ed faa8 	bl	80037e2 <USBH_FreePipe>
    handle->OutPipe = 0xFFU;
 8016292:	68fb      	ldr	r3, [r7, #12]
 8016294:	22ff      	movs	r2, #255	@ 0xff
 8016296:	725a      	strb	r2, [r3, #9]
  }

  USBH_MIDI_ResetHandle(handle);
 8016298:	68f8      	ldr	r0, [r7, #12]
 801629a:	f7ff fe84 	bl	8015fa6 <USBH_MIDI_ResetHandle>
  phost->pActiveClass->pData = NULL;
 801629e:	687b      	ldr	r3, [r7, #4]
 80162a0:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 80162a4:	2200      	movs	r2, #0
 80162a6:	61da      	str	r2, [r3, #28]

  return USBH_OK;
 80162a8:	2300      	movs	r3, #0
}
 80162aa:	4618      	mov	r0, r3
 80162ac:	3710      	adds	r7, #16
 80162ae:	46bd      	mov	sp, r7
 80162b0:	bd80      	pop	{r7, pc}

080162b2 <USBH_MIDI_ClassRequest>:

static USBH_StatusTypeDef USBH_MIDI_ClassRequest(USBH_HandleTypeDef *phost)
{
 80162b2:	b480      	push	{r7}
 80162b4:	b083      	sub	sp, #12
 80162b6:	af00      	add	r7, sp, #0
 80162b8:	6078      	str	r0, [r7, #4]
  (void)phost;
  USBH_UsrLog("USBH_MIDI_ClassRequest");
  return USBH_OK;
 80162ba:	2300      	movs	r3, #0
}
 80162bc:	4618      	mov	r0, r3
 80162be:	370c      	adds	r7, #12
 80162c0:	46bd      	mov	sp, r7
 80162c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162c6:	4770      	bx	lr

080162c8 <USBH_MIDI_PushRx>:

static void USBH_MIDI_PushRx(USBH_MIDI_HandleTypeDef *handle,
                            const uint8_t packet[USBH_MIDI_PACKET_SIZE])
{
 80162c8:	b480      	push	{r7}
 80162ca:	b083      	sub	sp, #12
 80162cc:	af00      	add	r7, sp, #0
 80162ce:	6078      	str	r0, [r7, #4]
 80162d0:	6039      	str	r1, [r7, #0]
  if (handle->rx_count >= USBH_MIDI_RX_QUEUE_LEN)
 80162d2:	687b      	ldr	r3, [r7, #4]
 80162d4:	f8b3 31a4 	ldrh.w	r3, [r3, #420]	@ 0x1a4
 80162d8:	2b3f      	cmp	r3, #63	@ 0x3f
 80162da:	d844      	bhi.n	8016366 <USBH_MIDI_PushRx+0x9e>
  {
    return;
  }

  handle->rx_queue[handle->rx_head].data[0] = packet[0];
 80162dc:	687b      	ldr	r3, [r7, #4]
 80162de:	f8b3 31a0 	ldrh.w	r3, [r3, #416]	@ 0x1a0
 80162e2:	461a      	mov	r2, r3
 80162e4:	683b      	ldr	r3, [r7, #0]
 80162e6:	7819      	ldrb	r1, [r3, #0]
 80162e8:	687b      	ldr	r3, [r7, #4]
 80162ea:	3228      	adds	r2, #40	@ 0x28
 80162ec:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
  handle->rx_queue[handle->rx_head].data[1] = packet[1];
 80162f0:	683b      	ldr	r3, [r7, #0]
 80162f2:	3301      	adds	r3, #1
 80162f4:	687a      	ldr	r2, [r7, #4]
 80162f6:	f8b2 21a0 	ldrh.w	r2, [r2, #416]	@ 0x1a0
 80162fa:	4610      	mov	r0, r2
 80162fc:	7819      	ldrb	r1, [r3, #0]
 80162fe:	687a      	ldr	r2, [r7, #4]
 8016300:	0083      	lsls	r3, r0, #2
 8016302:	4413      	add	r3, r2
 8016304:	460a      	mov	r2, r1
 8016306:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1
  handle->rx_queue[handle->rx_head].data[2] = packet[2];
 801630a:	683b      	ldr	r3, [r7, #0]
 801630c:	3302      	adds	r3, #2
 801630e:	687a      	ldr	r2, [r7, #4]
 8016310:	f8b2 21a0 	ldrh.w	r2, [r2, #416]	@ 0x1a0
 8016314:	4610      	mov	r0, r2
 8016316:	7819      	ldrb	r1, [r3, #0]
 8016318:	687a      	ldr	r2, [r7, #4]
 801631a:	0083      	lsls	r3, r0, #2
 801631c:	4413      	add	r3, r2
 801631e:	460a      	mov	r2, r1
 8016320:	f883 20a2 	strb.w	r2, [r3, #162]	@ 0xa2
  handle->rx_queue[handle->rx_head].data[3] = packet[3];
 8016324:	683b      	ldr	r3, [r7, #0]
 8016326:	3303      	adds	r3, #3
 8016328:	687a      	ldr	r2, [r7, #4]
 801632a:	f8b2 21a0 	ldrh.w	r2, [r2, #416]	@ 0x1a0
 801632e:	4610      	mov	r0, r2
 8016330:	7819      	ldrb	r1, [r3, #0]
 8016332:	687a      	ldr	r2, [r7, #4]
 8016334:	0083      	lsls	r3, r0, #2
 8016336:	4413      	add	r3, r2
 8016338:	460a      	mov	r2, r1
 801633a:	f883 20a3 	strb.w	r2, [r3, #163]	@ 0xa3
  handle->rx_head = (uint16_t)((handle->rx_head + 1U) % USBH_MIDI_RX_QUEUE_LEN);
 801633e:	687b      	ldr	r3, [r7, #4]
 8016340:	f8b3 31a0 	ldrh.w	r3, [r3, #416]	@ 0x1a0
 8016344:	3301      	adds	r3, #1
 8016346:	b29b      	uxth	r3, r3
 8016348:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801634c:	b29a      	uxth	r2, r3
 801634e:	687b      	ldr	r3, [r7, #4]
 8016350:	f8a3 21a0 	strh.w	r2, [r3, #416]	@ 0x1a0
  handle->rx_count++;
 8016354:	687b      	ldr	r3, [r7, #4]
 8016356:	f8b3 31a4 	ldrh.w	r3, [r3, #420]	@ 0x1a4
 801635a:	3301      	adds	r3, #1
 801635c:	b29a      	uxth	r2, r3
 801635e:	687b      	ldr	r3, [r7, #4]
 8016360:	f8a3 21a4 	strh.w	r2, [r3, #420]	@ 0x1a4
 8016364:	e000      	b.n	8016368 <USBH_MIDI_PushRx+0xa0>
    return;
 8016366:	bf00      	nop
}
 8016368:	370c      	adds	r7, #12
 801636a:	46bd      	mov	sp, r7
 801636c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016370:	4770      	bx	lr

08016372 <USBH_MIDI_PopTx>:

static bool USBH_MIDI_PopTx(USBH_MIDI_HandleTypeDef *handle,
                           uint8_t packet[USBH_MIDI_PACKET_SIZE])
{
 8016372:	b480      	push	{r7}
 8016374:	b083      	sub	sp, #12
 8016376:	af00      	add	r7, sp, #0
 8016378:	6078      	str	r0, [r7, #4]
 801637a:	6039      	str	r1, [r7, #0]
  if (handle->tx_count == 0U)
 801637c:	687b      	ldr	r3, [r7, #4]
 801637e:	f8b3 32c4 	ldrh.w	r3, [r3, #708]	@ 0x2c4
 8016382:	2b00      	cmp	r3, #0
 8016384:	d101      	bne.n	801638a <USBH_MIDI_PopTx+0x18>
  {
    return false;
 8016386:	2300      	movs	r3, #0
 8016388:	e041      	b.n	801640e <USBH_MIDI_PopTx+0x9c>
  }

  packet[0] = handle->tx_queue[handle->tx_tail].data[0];
 801638a:	687b      	ldr	r3, [r7, #4]
 801638c:	f8b3 32c2 	ldrh.w	r3, [r3, #706]	@ 0x2c2
 8016390:	461a      	mov	r2, r3
 8016392:	687b      	ldr	r3, [r7, #4]
 8016394:	3270      	adds	r2, #112	@ 0x70
 8016396:	f813 2022 	ldrb.w	r2, [r3, r2, lsl #2]
 801639a:	683b      	ldr	r3, [r7, #0]
 801639c:	701a      	strb	r2, [r3, #0]
  packet[1] = handle->tx_queue[handle->tx_tail].data[1];
 801639e:	687b      	ldr	r3, [r7, #4]
 80163a0:	f8b3 32c2 	ldrh.w	r3, [r3, #706]	@ 0x2c2
 80163a4:	4618      	mov	r0, r3
 80163a6:	683b      	ldr	r3, [r7, #0]
 80163a8:	1c5a      	adds	r2, r3, #1
 80163aa:	6879      	ldr	r1, [r7, #4]
 80163ac:	0083      	lsls	r3, r0, #2
 80163ae:	440b      	add	r3, r1
 80163b0:	f893 31c1 	ldrb.w	r3, [r3, #449]	@ 0x1c1
 80163b4:	7013      	strb	r3, [r2, #0]
  packet[2] = handle->tx_queue[handle->tx_tail].data[2];
 80163b6:	687b      	ldr	r3, [r7, #4]
 80163b8:	f8b3 32c2 	ldrh.w	r3, [r3, #706]	@ 0x2c2
 80163bc:	4618      	mov	r0, r3
 80163be:	683b      	ldr	r3, [r7, #0]
 80163c0:	1c9a      	adds	r2, r3, #2
 80163c2:	6879      	ldr	r1, [r7, #4]
 80163c4:	0083      	lsls	r3, r0, #2
 80163c6:	440b      	add	r3, r1
 80163c8:	f893 31c2 	ldrb.w	r3, [r3, #450]	@ 0x1c2
 80163cc:	7013      	strb	r3, [r2, #0]
  packet[3] = handle->tx_queue[handle->tx_tail].data[3];
 80163ce:	687b      	ldr	r3, [r7, #4]
 80163d0:	f8b3 32c2 	ldrh.w	r3, [r3, #706]	@ 0x2c2
 80163d4:	4618      	mov	r0, r3
 80163d6:	683b      	ldr	r3, [r7, #0]
 80163d8:	1cda      	adds	r2, r3, #3
 80163da:	6879      	ldr	r1, [r7, #4]
 80163dc:	0083      	lsls	r3, r0, #2
 80163de:	440b      	add	r3, r1
 80163e0:	f893 31c3 	ldrb.w	r3, [r3, #451]	@ 0x1c3
 80163e4:	7013      	strb	r3, [r2, #0]
  handle->tx_tail = (uint16_t)((handle->tx_tail + 1U) % USBH_MIDI_TX_QUEUE_LEN);
 80163e6:	687b      	ldr	r3, [r7, #4]
 80163e8:	f8b3 32c2 	ldrh.w	r3, [r3, #706]	@ 0x2c2
 80163ec:	3301      	adds	r3, #1
 80163ee:	b29b      	uxth	r3, r3
 80163f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80163f4:	b29a      	uxth	r2, r3
 80163f6:	687b      	ldr	r3, [r7, #4]
 80163f8:	f8a3 22c2 	strh.w	r2, [r3, #706]	@ 0x2c2
  handle->tx_count--;
 80163fc:	687b      	ldr	r3, [r7, #4]
 80163fe:	f8b3 32c4 	ldrh.w	r3, [r3, #708]	@ 0x2c4
 8016402:	3b01      	subs	r3, #1
 8016404:	b29a      	uxth	r2, r3
 8016406:	687b      	ldr	r3, [r7, #4]
 8016408:	f8a3 22c4 	strh.w	r2, [r3, #708]	@ 0x2c4
  return true;
 801640c:	2301      	movs	r3, #1
}
 801640e:	4618      	mov	r0, r3
 8016410:	370c      	adds	r7, #12
 8016412:	46bd      	mov	sp, r7
 8016414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016418:	4770      	bx	lr
	...

0801641c <USBH_MIDI_ProcessRx>:

static void USBH_MIDI_ProcessRx(USBH_HandleTypeDef *phost, USBH_MIDI_HandleTypeDef *handle)
{
 801641c:	b580      	push	{r7, lr}
 801641e:	b084      	sub	sp, #16
 8016420:	af00      	add	r7, sp, #0
 8016422:	6078      	str	r0, [r7, #4]
 8016424:	6039      	str	r1, [r7, #0]
  switch (handle->rx_state)
 8016426:	683b      	ldr	r3, [r7, #0]
 8016428:	7adb      	ldrb	r3, [r3, #11]
 801642a:	2b04      	cmp	r3, #4
 801642c:	d876      	bhi.n	801651c <USBH_MIDI_ProcessRx+0x100>
 801642e:	a201      	add	r2, pc, #4	@ (adr r2, 8016434 <USBH_MIDI_ProcessRx+0x18>)
 8016430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016434:	08016449 	.word	0x08016449
 8016438:	08016451 	.word	0x08016451
 801643c:	08016481 	.word	0x08016481
 8016440:	080164e5 	.word	0x080164e5
 8016444:	080164ed 	.word	0x080164ed
  {
    case USBH_MIDI_RX_IDLE:
      handle->rx_state = USBH_MIDI_RX_RECEIVE;
 8016448:	683b      	ldr	r3, [r7, #0]
 801644a:	2201      	movs	r2, #1
 801644c:	72da      	strb	r2, [r3, #11]
      break;
 801644e:	e06c      	b.n	801652a <USBH_MIDI_ProcessRx+0x10e>

    case USBH_MIDI_RX_RECEIVE:
      if (!handle->rx_busy)
 8016450:	683b      	ldr	r3, [r7, #0]
 8016452:	7c9b      	ldrb	r3, [r3, #18]
 8016454:	f083 0301 	eor.w	r3, r3, #1
 8016458:	b2db      	uxtb	r3, r3
 801645a:	2b00      	cmp	r3, #0
 801645c:	d062      	beq.n	8016524 <USBH_MIDI_ProcessRx+0x108>
      {
        (void)USBH_BulkReceiveData(phost, handle->rx_buffer, handle->rx_buffer_size, handle->InPipe);
 801645e:	683b      	ldr	r3, [r7, #0]
 8016460:	f103 0120 	add.w	r1, r3, #32
 8016464:	683b      	ldr	r3, [r7, #0]
 8016466:	89da      	ldrh	r2, [r3, #14]
 8016468:	683b      	ldr	r3, [r7, #0]
 801646a:	7a1b      	ldrb	r3, [r3, #8]
 801646c:	6878      	ldr	r0, [r7, #4]
 801646e:	f7ed f949 	bl	8003704 <USBH_BulkReceiveData>
        handle->rx_busy = true;
 8016472:	683b      	ldr	r3, [r7, #0]
 8016474:	2201      	movs	r2, #1
 8016476:	749a      	strb	r2, [r3, #18]
        handle->rx_state = USBH_MIDI_RX_POLL;
 8016478:	683b      	ldr	r3, [r7, #0]
 801647a:	2202      	movs	r2, #2
 801647c:	72da      	strb	r2, [r3, #11]
        USBH_UsrLog("USBH_MIDI_RX_RECEIVE -> RX_POLL (arm)");
      }
      break;
 801647e:	e051      	b.n	8016524 <USBH_MIDI_ProcessRx+0x108>

    case USBH_MIDI_RX_POLL:
    {
      USBH_URBStateTypeDef urb_state = USBH_LL_GetURBState(phost, handle->InPipe);
 8016480:	683b      	ldr	r3, [r7, #0]
 8016482:	7a1b      	ldrb	r3, [r3, #8]
 8016484:	4619      	mov	r1, r3
 8016486:	6878      	ldr	r0, [r7, #4]
 8016488:	f7ee f94c 	bl	8004724 <USBH_LL_GetURBState>
 801648c:	4603      	mov	r3, r0
 801648e:	737b      	strb	r3, [r7, #13]
      if (urb_state == USBH_URB_DONE)
 8016490:	7b7b      	ldrb	r3, [r7, #13]
 8016492:	2b01      	cmp	r3, #1
 8016494:	d110      	bne.n	80164b8 <USBH_MIDI_ProcessRx+0x9c>
      {
        handle->rx_last_count = USBH_LL_GetLastXferSize(phost, handle->InPipe);
 8016496:	683b      	ldr	r3, [r7, #0]
 8016498:	7a1b      	ldrb	r3, [r3, #8]
 801649a:	4619      	mov	r1, r3
 801649c:	6878      	ldr	r0, [r7, #4]
 801649e:	f7ee f8af 	bl	8004600 <USBH_LL_GetLastXferSize>
 80164a2:	4603      	mov	r3, r0
 80164a4:	b29a      	uxth	r2, r3
 80164a6:	683b      	ldr	r3, [r7, #0]
 80164a8:	821a      	strh	r2, [r3, #16]
        handle->rx_busy = false;
 80164aa:	683b      	ldr	r3, [r7, #0]
 80164ac:	2200      	movs	r2, #0
 80164ae:	749a      	strb	r2, [r3, #18]
        handle->rx_state = USBH_MIDI_RX_DONE;
 80164b0:	683b      	ldr	r3, [r7, #0]
 80164b2:	2203      	movs	r2, #3
 80164b4:	72da      	strb	r2, [r3, #11]
        USBH_ErrLog("USBH_MIDI_RX_URB_ERROR: %u", (unsigned int)urb_state);
        (void)USBH_ClrFeature(phost, handle->InEp);
        handle->rx_busy = false;
        handle->rx_state = USBH_MIDI_RX_RECEIVE;
      }
      break;
 80164b6:	e037      	b.n	8016528 <USBH_MIDI_ProcessRx+0x10c>
      else if (urb_state == USBH_URB_NOTREADY)
 80164b8:	7b7b      	ldrb	r3, [r7, #13]
 80164ba:	2b02      	cmp	r3, #2
 80164bc:	d034      	beq.n	8016528 <USBH_MIDI_ProcessRx+0x10c>
      else if ((urb_state == USBH_URB_ERROR) || (urb_state == USBH_URB_STALL))
 80164be:	7b7b      	ldrb	r3, [r7, #13]
 80164c0:	2b04      	cmp	r3, #4
 80164c2:	d002      	beq.n	80164ca <USBH_MIDI_ProcessRx+0xae>
 80164c4:	7b7b      	ldrb	r3, [r7, #13]
 80164c6:	2b05      	cmp	r3, #5
 80164c8:	d12e      	bne.n	8016528 <USBH_MIDI_ProcessRx+0x10c>
        (void)USBH_ClrFeature(phost, handle->InEp);
 80164ca:	683b      	ldr	r3, [r7, #0]
 80164cc:	785b      	ldrb	r3, [r3, #1]
 80164ce:	4619      	mov	r1, r3
 80164d0:	6878      	ldr	r0, [r7, #4]
 80164d2:	f7ec fbad 	bl	8002c30 <USBH_ClrFeature>
        handle->rx_busy = false;
 80164d6:	683b      	ldr	r3, [r7, #0]
 80164d8:	2200      	movs	r2, #0
 80164da:	749a      	strb	r2, [r3, #18]
        handle->rx_state = USBH_MIDI_RX_RECEIVE;
 80164dc:	683b      	ldr	r3, [r7, #0]
 80164de:	2201      	movs	r2, #1
 80164e0:	72da      	strb	r2, [r3, #11]
      break;
 80164e2:	e021      	b.n	8016528 <USBH_MIDI_ProcessRx+0x10c>
    }

    case USBH_MIDI_RX_DONE:
      handle->rx_state = USBH_MIDI_RX_DISPATCH;
 80164e4:	683b      	ldr	r3, [r7, #0]
 80164e6:	2204      	movs	r2, #4
 80164e8:	72da      	strb	r2, [r3, #11]
      USBH_UsrLog("USBH_MIDI_RX_DONE -> RX_DISPATCH");
      break;
 80164ea:	e01e      	b.n	801652a <USBH_MIDI_ProcessRx+0x10e>

    case USBH_MIDI_RX_DISPATCH:
      for (uint16_t offset = 0U;
 80164ec:	2300      	movs	r3, #0
 80164ee:	81fb      	strh	r3, [r7, #14]
 80164f0:	e00a      	b.n	8016508 <USBH_MIDI_ProcessRx+0xec>
           (offset + (USBH_MIDI_PACKET_SIZE - 1U)) < handle->rx_last_count;
           offset = (uint16_t)(offset + USBH_MIDI_PACKET_SIZE))
      {
        USBH_MIDI_PushRx(handle, &handle->rx_buffer[offset]);
 80164f2:	89fb      	ldrh	r3, [r7, #14]
 80164f4:	3320      	adds	r3, #32
 80164f6:	683a      	ldr	r2, [r7, #0]
 80164f8:	4413      	add	r3, r2
 80164fa:	4619      	mov	r1, r3
 80164fc:	6838      	ldr	r0, [r7, #0]
 80164fe:	f7ff fee3 	bl	80162c8 <USBH_MIDI_PushRx>
           offset = (uint16_t)(offset + USBH_MIDI_PACKET_SIZE))
 8016502:	89fb      	ldrh	r3, [r7, #14]
 8016504:	3304      	adds	r3, #4
 8016506:	81fb      	strh	r3, [r7, #14]
           (offset + (USBH_MIDI_PACKET_SIZE - 1U)) < handle->rx_last_count;
 8016508:	89fb      	ldrh	r3, [r7, #14]
 801650a:	3303      	adds	r3, #3
 801650c:	683a      	ldr	r2, [r7, #0]
 801650e:	8a12      	ldrh	r2, [r2, #16]
 8016510:	4293      	cmp	r3, r2
 8016512:	d3ee      	bcc.n	80164f2 <USBH_MIDI_ProcessRx+0xd6>
      }
      handle->rx_state = USBH_MIDI_RX_RECEIVE;
 8016514:	683b      	ldr	r3, [r7, #0]
 8016516:	2201      	movs	r2, #1
 8016518:	72da      	strb	r2, [r3, #11]
      break;
 801651a:	e006      	b.n	801652a <USBH_MIDI_ProcessRx+0x10e>

    default:
      handle->rx_state = USBH_MIDI_RX_RECEIVE;
 801651c:	683b      	ldr	r3, [r7, #0]
 801651e:	2201      	movs	r2, #1
 8016520:	72da      	strb	r2, [r3, #11]
      break;
 8016522:	e002      	b.n	801652a <USBH_MIDI_ProcessRx+0x10e>
      break;
 8016524:	bf00      	nop
 8016526:	e000      	b.n	801652a <USBH_MIDI_ProcessRx+0x10e>
      break;
 8016528:	bf00      	nop
  }
}
 801652a:	bf00      	nop
 801652c:	3710      	adds	r7, #16
 801652e:	46bd      	mov	sp, r7
 8016530:	bd80      	pop	{r7, pc}
 8016532:	bf00      	nop

08016534 <USBH_MIDI_ProcessTx>:

static void USBH_MIDI_ProcessTx(USBH_HandleTypeDef *phost, USBH_MIDI_HandleTypeDef *handle)
{
 8016534:	b580      	push	{r7, lr}
 8016536:	b086      	sub	sp, #24
 8016538:	af02      	add	r7, sp, #8
 801653a:	6078      	str	r0, [r7, #4]
 801653c:	6039      	str	r1, [r7, #0]
  switch (handle->tx_state)
 801653e:	683b      	ldr	r3, [r7, #0]
 8016540:	7b1b      	ldrb	r3, [r3, #12]
 8016542:	2b03      	cmp	r3, #3
 8016544:	d055      	beq.n	80165f2 <USBH_MIDI_ProcessTx+0xbe>
 8016546:	2b03      	cmp	r3, #3
 8016548:	dc57      	bgt.n	80165fa <USBH_MIDI_ProcessTx+0xc6>
 801654a:	2b00      	cmp	r3, #0
 801654c:	d002      	beq.n	8016554 <USBH_MIDI_ProcessTx+0x20>
 801654e:	2b02      	cmp	r3, #2
 8016550:	d027      	beq.n	80165a2 <USBH_MIDI_ProcessTx+0x6e>
 8016552:	e052      	b.n	80165fa <USBH_MIDI_ProcessTx+0xc6>
  {
    case USBH_MIDI_TX_IDLE:
      if (!handle->tx_busy && (handle->tx_count > 0U))
 8016554:	683b      	ldr	r3, [r7, #0]
 8016556:	7cdb      	ldrb	r3, [r3, #19]
 8016558:	f083 0301 	eor.w	r3, r3, #1
 801655c:	b2db      	uxtb	r3, r3
 801655e:	2b00      	cmp	r3, #0
 8016560:	d04f      	beq.n	8016602 <USBH_MIDI_ProcessTx+0xce>
 8016562:	683b      	ldr	r3, [r7, #0]
 8016564:	f8b3 32c4 	ldrh.w	r3, [r3, #708]	@ 0x2c4
 8016568:	2b00      	cmp	r3, #0
 801656a:	d04a      	beq.n	8016602 <USBH_MIDI_ProcessTx+0xce>
      {
        if (USBH_MIDI_PopTx(handle, handle->tx_buffer))
 801656c:	683b      	ldr	r3, [r7, #0]
 801656e:	3360      	adds	r3, #96	@ 0x60
 8016570:	4619      	mov	r1, r3
 8016572:	6838      	ldr	r0, [r7, #0]
 8016574:	f7ff fefd 	bl	8016372 <USBH_MIDI_PopTx>
 8016578:	4603      	mov	r3, r0
 801657a:	2b00      	cmp	r3, #0
 801657c:	d041      	beq.n	8016602 <USBH_MIDI_ProcessTx+0xce>
        {
          (void)USBH_BulkSendData(phost, handle->tx_buffer, USBH_MIDI_PACKET_SIZE,
 801657e:	683b      	ldr	r3, [r7, #0]
 8016580:	f103 0160 	add.w	r1, r3, #96	@ 0x60
 8016584:	683b      	ldr	r3, [r7, #0]
 8016586:	7a5b      	ldrb	r3, [r3, #9]
 8016588:	2201      	movs	r2, #1
 801658a:	9200      	str	r2, [sp, #0]
 801658c:	2204      	movs	r2, #4
 801658e:	6878      	ldr	r0, [r7, #4]
 8016590:	f7ed f893 	bl	80036ba <USBH_BulkSendData>
                                  handle->OutPipe, 1U);
          handle->tx_busy = true;
 8016594:	683b      	ldr	r3, [r7, #0]
 8016596:	2201      	movs	r2, #1
 8016598:	74da      	strb	r2, [r3, #19]
          handle->tx_state = USBH_MIDI_TX_POLL;
 801659a:	683b      	ldr	r3, [r7, #0]
 801659c:	2202      	movs	r2, #2
 801659e:	731a      	strb	r2, [r3, #12]
          USBH_UsrLog("USBH_MIDI_TX_IDLE -> TX_SEND");
        }
      }
      break;
 80165a0:	e02f      	b.n	8016602 <USBH_MIDI_ProcessTx+0xce>

    case USBH_MIDI_TX_POLL:
    {
      USBH_URBStateTypeDef urb_state = USBH_LL_GetURBState(phost, handle->OutPipe);
 80165a2:	683b      	ldr	r3, [r7, #0]
 80165a4:	7a5b      	ldrb	r3, [r3, #9]
 80165a6:	4619      	mov	r1, r3
 80165a8:	6878      	ldr	r0, [r7, #4]
 80165aa:	f7ee f8bb 	bl	8004724 <USBH_LL_GetURBState>
 80165ae:	4603      	mov	r3, r0
 80165b0:	73fb      	strb	r3, [r7, #15]
      if (urb_state == USBH_URB_DONE)
 80165b2:	7bfb      	ldrb	r3, [r7, #15]
 80165b4:	2b01      	cmp	r3, #1
 80165b6:	d106      	bne.n	80165c6 <USBH_MIDI_ProcessTx+0x92>
      {
        handle->tx_busy = false;
 80165b8:	683b      	ldr	r3, [r7, #0]
 80165ba:	2200      	movs	r2, #0
 80165bc:	74da      	strb	r2, [r3, #19]
        handle->tx_state = USBH_MIDI_TX_DONE;
 80165be:	683b      	ldr	r3, [r7, #0]
 80165c0:	2203      	movs	r2, #3
 80165c2:	731a      	strb	r2, [r3, #12]
        USBH_ErrLog("USBH_MIDI_TX_URB_ERROR: %u", (unsigned int)urb_state);
        (void)USBH_ClrFeature(phost, handle->OutEp);
        handle->tx_busy = false;
        handle->tx_state = USBH_MIDI_TX_DONE;
      }
      break;
 80165c4:	e01f      	b.n	8016606 <USBH_MIDI_ProcessTx+0xd2>
      else if (urb_state == USBH_URB_NOTREADY)
 80165c6:	7bfb      	ldrb	r3, [r7, #15]
 80165c8:	2b02      	cmp	r3, #2
 80165ca:	d01c      	beq.n	8016606 <USBH_MIDI_ProcessTx+0xd2>
      else if ((urb_state == USBH_URB_ERROR) || (urb_state == USBH_URB_STALL))
 80165cc:	7bfb      	ldrb	r3, [r7, #15]
 80165ce:	2b04      	cmp	r3, #4
 80165d0:	d002      	beq.n	80165d8 <USBH_MIDI_ProcessTx+0xa4>
 80165d2:	7bfb      	ldrb	r3, [r7, #15]
 80165d4:	2b05      	cmp	r3, #5
 80165d6:	d116      	bne.n	8016606 <USBH_MIDI_ProcessTx+0xd2>
        (void)USBH_ClrFeature(phost, handle->OutEp);
 80165d8:	683b      	ldr	r3, [r7, #0]
 80165da:	789b      	ldrb	r3, [r3, #2]
 80165dc:	4619      	mov	r1, r3
 80165de:	6878      	ldr	r0, [r7, #4]
 80165e0:	f7ec fb26 	bl	8002c30 <USBH_ClrFeature>
        handle->tx_busy = false;
 80165e4:	683b      	ldr	r3, [r7, #0]
 80165e6:	2200      	movs	r2, #0
 80165e8:	74da      	strb	r2, [r3, #19]
        handle->tx_state = USBH_MIDI_TX_DONE;
 80165ea:	683b      	ldr	r3, [r7, #0]
 80165ec:	2203      	movs	r2, #3
 80165ee:	731a      	strb	r2, [r3, #12]
      break;
 80165f0:	e009      	b.n	8016606 <USBH_MIDI_ProcessTx+0xd2>
    }

    case USBH_MIDI_TX_DONE:
      handle->tx_state = USBH_MIDI_TX_IDLE;
 80165f2:	683b      	ldr	r3, [r7, #0]
 80165f4:	2200      	movs	r2, #0
 80165f6:	731a      	strb	r2, [r3, #12]
      break;
 80165f8:	e006      	b.n	8016608 <USBH_MIDI_ProcessTx+0xd4>

    default:
      handle->tx_state = USBH_MIDI_TX_IDLE;
 80165fa:	683b      	ldr	r3, [r7, #0]
 80165fc:	2200      	movs	r2, #0
 80165fe:	731a      	strb	r2, [r3, #12]
      break;
 8016600:	e002      	b.n	8016608 <USBH_MIDI_ProcessTx+0xd4>
      break;
 8016602:	bf00      	nop
 8016604:	e000      	b.n	8016608 <USBH_MIDI_ProcessTx+0xd4>
      break;
 8016606:	bf00      	nop
  }
}
 8016608:	bf00      	nop
 801660a:	3710      	adds	r7, #16
 801660c:	46bd      	mov	sp, r7
 801660e:	bd80      	pop	{r7, pc}

08016610 <USBH_MIDI_Process>:

static USBH_StatusTypeDef USBH_MIDI_Process(USBH_HandleTypeDef *phost)
{
 8016610:	b580      	push	{r7, lr}
 8016612:	b084      	sub	sp, #16
 8016614:	af00      	add	r7, sp, #0
 8016616:	6078      	str	r0, [r7, #4]
  if ((phost == NULL) || (phost->pActiveClass == NULL))
 8016618:	687b      	ldr	r3, [r7, #4]
 801661a:	2b00      	cmp	r3, #0
 801661c:	d004      	beq.n	8016628 <USBH_MIDI_Process+0x18>
 801661e:	687b      	ldr	r3, [r7, #4]
 8016620:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8016624:	2b00      	cmp	r3, #0
 8016626:	d101      	bne.n	801662c <USBH_MIDI_Process+0x1c>
  {
    return USBH_FAIL;
 8016628:	2302      	movs	r3, #2
 801662a:	e016      	b.n	801665a <USBH_MIDI_Process+0x4a>
  }

  USBH_MIDI_HandleTypeDef *handle = (USBH_MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 801662c:	687b      	ldr	r3, [r7, #4]
 801662e:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8016632:	69db      	ldr	r3, [r3, #28]
 8016634:	60fb      	str	r3, [r7, #12]
  if ((handle == NULL) || (handle->state != USBH_MIDI_STATE_TRANSFER))
 8016636:	68fb      	ldr	r3, [r7, #12]
 8016638:	2b00      	cmp	r3, #0
 801663a:	d003      	beq.n	8016644 <USBH_MIDI_Process+0x34>
 801663c:	68fb      	ldr	r3, [r7, #12]
 801663e:	7a9b      	ldrb	r3, [r3, #10]
 8016640:	2b01      	cmp	r3, #1
 8016642:	d001      	beq.n	8016648 <USBH_MIDI_Process+0x38>
  {
    return USBH_OK;
 8016644:	2300      	movs	r3, #0
 8016646:	e008      	b.n	801665a <USBH_MIDI_Process+0x4a>
  }

  USBH_MIDI_ProcessRx(phost, handle);
 8016648:	68f9      	ldr	r1, [r7, #12]
 801664a:	6878      	ldr	r0, [r7, #4]
 801664c:	f7ff fee6 	bl	801641c <USBH_MIDI_ProcessRx>
  USBH_MIDI_ProcessTx(phost, handle);
 8016650:	68f9      	ldr	r1, [r7, #12]
 8016652:	6878      	ldr	r0, [r7, #4]
 8016654:	f7ff ff6e 	bl	8016534 <USBH_MIDI_ProcessTx>

  return USBH_OK;
 8016658:	2300      	movs	r3, #0
}
 801665a:	4618      	mov	r0, r3
 801665c:	3710      	adds	r7, #16
 801665e:	46bd      	mov	sp, r7
 8016660:	bd80      	pop	{r7, pc}
	...

08016664 <USBH_MIDI_ReadPacket>:

USBH_StatusTypeDef USBH_MIDI_ReadPacket(USBH_HandleTypeDef *phost,
                                        uint8_t packet[USBH_MIDI_PACKET_SIZE])
{
 8016664:	b480      	push	{r7}
 8016666:	b085      	sub	sp, #20
 8016668:	af00      	add	r7, sp, #0
 801666a:	6078      	str	r0, [r7, #4]
 801666c:	6039      	str	r1, [r7, #0]
  if ((phost == NULL) || (phost->pActiveClass == NULL) || (phost->pActiveClass != &USBH_MIDI_Class))
 801666e:	687b      	ldr	r3, [r7, #4]
 8016670:	2b00      	cmp	r3, #0
 8016672:	d00a      	beq.n	801668a <USBH_MIDI_ReadPacket+0x26>
 8016674:	687b      	ldr	r3, [r7, #4]
 8016676:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801667a:	2b00      	cmp	r3, #0
 801667c:	d005      	beq.n	801668a <USBH_MIDI_ReadPacket+0x26>
 801667e:	687b      	ldr	r3, [r7, #4]
 8016680:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8016684:	4a2d      	ldr	r2, [pc, #180]	@ (801673c <USBH_MIDI_ReadPacket+0xd8>)
 8016686:	4293      	cmp	r3, r2
 8016688:	d001      	beq.n	801668e <USBH_MIDI_ReadPacket+0x2a>
  {
    return USBH_FAIL;
 801668a:	2302      	movs	r3, #2
 801668c:	e050      	b.n	8016730 <USBH_MIDI_ReadPacket+0xcc>
  }

  USBH_MIDI_HandleTypeDef *handle = (USBH_MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 801668e:	687b      	ldr	r3, [r7, #4]
 8016690:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8016694:	69db      	ldr	r3, [r3, #28]
 8016696:	60fb      	str	r3, [r7, #12]

  if ((handle == NULL) || (handle->rx_count == 0U))
 8016698:	68fb      	ldr	r3, [r7, #12]
 801669a:	2b00      	cmp	r3, #0
 801669c:	d004      	beq.n	80166a8 <USBH_MIDI_ReadPacket+0x44>
 801669e:	68fb      	ldr	r3, [r7, #12]
 80166a0:	f8b3 31a4 	ldrh.w	r3, [r3, #420]	@ 0x1a4
 80166a4:	2b00      	cmp	r3, #0
 80166a6:	d101      	bne.n	80166ac <USBH_MIDI_ReadPacket+0x48>
  {
    return USBH_BUSY;
 80166a8:	2301      	movs	r3, #1
 80166aa:	e041      	b.n	8016730 <USBH_MIDI_ReadPacket+0xcc>
  }

  packet[0] = handle->rx_queue[handle->rx_tail].data[0];
 80166ac:	68fb      	ldr	r3, [r7, #12]
 80166ae:	f8b3 31a2 	ldrh.w	r3, [r3, #418]	@ 0x1a2
 80166b2:	461a      	mov	r2, r3
 80166b4:	68fb      	ldr	r3, [r7, #12]
 80166b6:	3228      	adds	r2, #40	@ 0x28
 80166b8:	f813 2022 	ldrb.w	r2, [r3, r2, lsl #2]
 80166bc:	683b      	ldr	r3, [r7, #0]
 80166be:	701a      	strb	r2, [r3, #0]
  packet[1] = handle->rx_queue[handle->rx_tail].data[1];
 80166c0:	68fb      	ldr	r3, [r7, #12]
 80166c2:	f8b3 31a2 	ldrh.w	r3, [r3, #418]	@ 0x1a2
 80166c6:	4618      	mov	r0, r3
 80166c8:	683b      	ldr	r3, [r7, #0]
 80166ca:	1c5a      	adds	r2, r3, #1
 80166cc:	68f9      	ldr	r1, [r7, #12]
 80166ce:	0083      	lsls	r3, r0, #2
 80166d0:	440b      	add	r3, r1
 80166d2:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 80166d6:	7013      	strb	r3, [r2, #0]
  packet[2] = handle->rx_queue[handle->rx_tail].data[2];
 80166d8:	68fb      	ldr	r3, [r7, #12]
 80166da:	f8b3 31a2 	ldrh.w	r3, [r3, #418]	@ 0x1a2
 80166de:	4618      	mov	r0, r3
 80166e0:	683b      	ldr	r3, [r7, #0]
 80166e2:	1c9a      	adds	r2, r3, #2
 80166e4:	68f9      	ldr	r1, [r7, #12]
 80166e6:	0083      	lsls	r3, r0, #2
 80166e8:	440b      	add	r3, r1
 80166ea:	f893 30a2 	ldrb.w	r3, [r3, #162]	@ 0xa2
 80166ee:	7013      	strb	r3, [r2, #0]
  packet[3] = handle->rx_queue[handle->rx_tail].data[3];
 80166f0:	68fb      	ldr	r3, [r7, #12]
 80166f2:	f8b3 31a2 	ldrh.w	r3, [r3, #418]	@ 0x1a2
 80166f6:	4618      	mov	r0, r3
 80166f8:	683b      	ldr	r3, [r7, #0]
 80166fa:	1cda      	adds	r2, r3, #3
 80166fc:	68f9      	ldr	r1, [r7, #12]
 80166fe:	0083      	lsls	r3, r0, #2
 8016700:	440b      	add	r3, r1
 8016702:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 8016706:	7013      	strb	r3, [r2, #0]
  handle->rx_tail = (uint16_t)((handle->rx_tail + 1U) % USBH_MIDI_RX_QUEUE_LEN);
 8016708:	68fb      	ldr	r3, [r7, #12]
 801670a:	f8b3 31a2 	ldrh.w	r3, [r3, #418]	@ 0x1a2
 801670e:	3301      	adds	r3, #1
 8016710:	b29b      	uxth	r3, r3
 8016712:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8016716:	b29a      	uxth	r2, r3
 8016718:	68fb      	ldr	r3, [r7, #12]
 801671a:	f8a3 21a2 	strh.w	r2, [r3, #418]	@ 0x1a2
  handle->rx_count--;
 801671e:	68fb      	ldr	r3, [r7, #12]
 8016720:	f8b3 31a4 	ldrh.w	r3, [r3, #420]	@ 0x1a4
 8016724:	3b01      	subs	r3, #1
 8016726:	b29a      	uxth	r2, r3
 8016728:	68fb      	ldr	r3, [r7, #12]
 801672a:	f8a3 21a4 	strh.w	r2, [r3, #420]	@ 0x1a4

  return USBH_OK;
 801672e:	2300      	movs	r3, #0
}
 8016730:	4618      	mov	r0, r3
 8016732:	3714      	adds	r7, #20
 8016734:	46bd      	mov	sp, r7
 8016736:	f85d 7b04 	ldr.w	r7, [sp], #4
 801673a:	4770      	bx	lr
 801673c:	24000104 	.word	0x24000104

08016740 <USBH_MIDI_IsReady>:

  return USBH_OK;
}

bool USBH_MIDI_IsReady(USBH_HandleTypeDef *phost)
{
 8016740:	b480      	push	{r7}
 8016742:	b085      	sub	sp, #20
 8016744:	af00      	add	r7, sp, #0
 8016746:	6078      	str	r0, [r7, #4]
  if ((phost == NULL) || (phost->pActiveClass == NULL) || (phost->pActiveClass != &USBH_MIDI_Class))
 8016748:	687b      	ldr	r3, [r7, #4]
 801674a:	2b00      	cmp	r3, #0
 801674c:	d00a      	beq.n	8016764 <USBH_MIDI_IsReady+0x24>
 801674e:	687b      	ldr	r3, [r7, #4]
 8016750:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8016754:	2b00      	cmp	r3, #0
 8016756:	d005      	beq.n	8016764 <USBH_MIDI_IsReady+0x24>
 8016758:	687b      	ldr	r3, [r7, #4]
 801675a:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801675e:	4a0e      	ldr	r2, [pc, #56]	@ (8016798 <USBH_MIDI_IsReady+0x58>)
 8016760:	4293      	cmp	r3, r2
 8016762:	d001      	beq.n	8016768 <USBH_MIDI_IsReady+0x28>
  {
    return false;
 8016764:	2300      	movs	r3, #0
 8016766:	e011      	b.n	801678c <USBH_MIDI_IsReady+0x4c>
  }

  USBH_MIDI_HandleTypeDef *handle = (USBH_MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 8016768:	687b      	ldr	r3, [r7, #4]
 801676a:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801676e:	69db      	ldr	r3, [r3, #28]
 8016770:	60fb      	str	r3, [r7, #12]
  return (handle != NULL) && (handle->state == USBH_MIDI_STATE_TRANSFER);
 8016772:	68fb      	ldr	r3, [r7, #12]
 8016774:	2b00      	cmp	r3, #0
 8016776:	d005      	beq.n	8016784 <USBH_MIDI_IsReady+0x44>
 8016778:	68fb      	ldr	r3, [r7, #12]
 801677a:	7a9b      	ldrb	r3, [r3, #10]
 801677c:	2b01      	cmp	r3, #1
 801677e:	d101      	bne.n	8016784 <USBH_MIDI_IsReady+0x44>
 8016780:	2301      	movs	r3, #1
 8016782:	e000      	b.n	8016786 <USBH_MIDI_IsReady+0x46>
 8016784:	2300      	movs	r3, #0
 8016786:	f003 0301 	and.w	r3, r3, #1
 801678a:	b2db      	uxtb	r3, r3
}
 801678c:	4618      	mov	r0, r3
 801678e:	3714      	adds	r7, #20
 8016790:	46bd      	mov	sp, r7
 8016792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016796:	4770      	bx	lr
 8016798:	24000104 	.word	0x24000104

0801679c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 801679c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80167d8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80167a0:	f7ff fb28 	bl	8015df4 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80167a4:	f7ff fa86 	bl	8015cb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80167a8:	480c      	ldr	r0, [pc, #48]	@ (80167dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80167aa:	490d      	ldr	r1, [pc, #52]	@ (80167e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80167ac:	4a0d      	ldr	r2, [pc, #52]	@ (80167e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80167ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80167b0:	e002      	b.n	80167b8 <LoopCopyDataInit>

080167b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80167b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80167b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80167b6:	3304      	adds	r3, #4

080167b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80167b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80167ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80167bc:	d3f9      	bcc.n	80167b2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80167be:	4a0a      	ldr	r2, [pc, #40]	@ (80167e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80167c0:	4c0a      	ldr	r4, [pc, #40]	@ (80167ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80167c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80167c4:	e001      	b.n	80167ca <LoopFillZerobss>

080167c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80167c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80167c8:	3204      	adds	r2, #4

080167ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80167ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80167cc:	d3fb      	bcc.n	80167c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80167ce:	f000 f855 	bl	801687c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80167d2:	f7fd ff3d 	bl	8014650 <main>
  bx  lr
 80167d6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80167d8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80167dc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80167e0:	24000174 	.word	0x24000174
  ldr r2, =_sidata
 80167e4:	080178ac 	.word	0x080178ac
  ldr r2, =_sbss
 80167e8:	24000180 	.word	0x24000180
  ldr r4, =_ebss
 80167ec:	24012068 	.word	0x24012068

080167f0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80167f0:	e7fe      	b.n	80167f0 <ADC3_IRQHandler>
	...

080167f4 <sniprintf>:
 80167f4:	b40c      	push	{r2, r3}
 80167f6:	b530      	push	{r4, r5, lr}
 80167f8:	4b18      	ldr	r3, [pc, #96]	@ (801685c <sniprintf+0x68>)
 80167fa:	1e0c      	subs	r4, r1, #0
 80167fc:	681d      	ldr	r5, [r3, #0]
 80167fe:	b09d      	sub	sp, #116	@ 0x74
 8016800:	da08      	bge.n	8016814 <sniprintf+0x20>
 8016802:	238b      	movs	r3, #139	@ 0x8b
 8016804:	602b      	str	r3, [r5, #0]
 8016806:	f04f 30ff 	mov.w	r0, #4294967295
 801680a:	b01d      	add	sp, #116	@ 0x74
 801680c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016810:	b002      	add	sp, #8
 8016812:	4770      	bx	lr
 8016814:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8016818:	f8ad 3014 	strh.w	r3, [sp, #20]
 801681c:	f04f 0300 	mov.w	r3, #0
 8016820:	931b      	str	r3, [sp, #108]	@ 0x6c
 8016822:	bf14      	ite	ne
 8016824:	f104 33ff 	addne.w	r3, r4, #4294967295
 8016828:	4623      	moveq	r3, r4
 801682a:	9304      	str	r3, [sp, #16]
 801682c:	9307      	str	r3, [sp, #28]
 801682e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8016832:	9002      	str	r0, [sp, #8]
 8016834:	9006      	str	r0, [sp, #24]
 8016836:	f8ad 3016 	strh.w	r3, [sp, #22]
 801683a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801683c:	ab21      	add	r3, sp, #132	@ 0x84
 801683e:	a902      	add	r1, sp, #8
 8016840:	4628      	mov	r0, r5
 8016842:	9301      	str	r3, [sp, #4]
 8016844:	f000 f994 	bl	8016b70 <_svfiprintf_r>
 8016848:	1c43      	adds	r3, r0, #1
 801684a:	bfbc      	itt	lt
 801684c:	238b      	movlt	r3, #139	@ 0x8b
 801684e:	602b      	strlt	r3, [r5, #0]
 8016850:	2c00      	cmp	r4, #0
 8016852:	d0da      	beq.n	801680a <sniprintf+0x16>
 8016854:	9b02      	ldr	r3, [sp, #8]
 8016856:	2200      	movs	r2, #0
 8016858:	701a      	strb	r2, [r3, #0]
 801685a:	e7d6      	b.n	801680a <sniprintf+0x16>
 801685c:	24000124 	.word	0x24000124

08016860 <memset>:
 8016860:	4402      	add	r2, r0
 8016862:	4603      	mov	r3, r0
 8016864:	4293      	cmp	r3, r2
 8016866:	d100      	bne.n	801686a <memset+0xa>
 8016868:	4770      	bx	lr
 801686a:	f803 1b01 	strb.w	r1, [r3], #1
 801686e:	e7f9      	b.n	8016864 <memset+0x4>

08016870 <__errno>:
 8016870:	4b01      	ldr	r3, [pc, #4]	@ (8016878 <__errno+0x8>)
 8016872:	6818      	ldr	r0, [r3, #0]
 8016874:	4770      	bx	lr
 8016876:	bf00      	nop
 8016878:	24000124 	.word	0x24000124

0801687c <__libc_init_array>:
 801687c:	b570      	push	{r4, r5, r6, lr}
 801687e:	4d0d      	ldr	r5, [pc, #52]	@ (80168b4 <__libc_init_array+0x38>)
 8016880:	4c0d      	ldr	r4, [pc, #52]	@ (80168b8 <__libc_init_array+0x3c>)
 8016882:	1b64      	subs	r4, r4, r5
 8016884:	10a4      	asrs	r4, r4, #2
 8016886:	2600      	movs	r6, #0
 8016888:	42a6      	cmp	r6, r4
 801688a:	d109      	bne.n	80168a0 <__libc_init_array+0x24>
 801688c:	4d0b      	ldr	r5, [pc, #44]	@ (80168bc <__libc_init_array+0x40>)
 801688e:	4c0c      	ldr	r4, [pc, #48]	@ (80168c0 <__libc_init_array+0x44>)
 8016890:	f000 fc64 	bl	801715c <_init>
 8016894:	1b64      	subs	r4, r4, r5
 8016896:	10a4      	asrs	r4, r4, #2
 8016898:	2600      	movs	r6, #0
 801689a:	42a6      	cmp	r6, r4
 801689c:	d105      	bne.n	80168aa <__libc_init_array+0x2e>
 801689e:	bd70      	pop	{r4, r5, r6, pc}
 80168a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80168a4:	4798      	blx	r3
 80168a6:	3601      	adds	r6, #1
 80168a8:	e7ee      	b.n	8016888 <__libc_init_array+0xc>
 80168aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80168ae:	4798      	blx	r3
 80168b0:	3601      	adds	r6, #1
 80168b2:	e7f2      	b.n	801689a <__libc_init_array+0x1e>
 80168b4:	080178a4 	.word	0x080178a4
 80168b8:	080178a4 	.word	0x080178a4
 80168bc:	080178a4 	.word	0x080178a4
 80168c0:	080178a8 	.word	0x080178a8

080168c4 <__retarget_lock_acquire_recursive>:
 80168c4:	4770      	bx	lr

080168c6 <__retarget_lock_release_recursive>:
 80168c6:	4770      	bx	lr

080168c8 <_free_r>:
 80168c8:	b538      	push	{r3, r4, r5, lr}
 80168ca:	4605      	mov	r5, r0
 80168cc:	2900      	cmp	r1, #0
 80168ce:	d041      	beq.n	8016954 <_free_r+0x8c>
 80168d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80168d4:	1f0c      	subs	r4, r1, #4
 80168d6:	2b00      	cmp	r3, #0
 80168d8:	bfb8      	it	lt
 80168da:	18e4      	addlt	r4, r4, r3
 80168dc:	f000 f8e0 	bl	8016aa0 <__malloc_lock>
 80168e0:	4a1d      	ldr	r2, [pc, #116]	@ (8016958 <_free_r+0x90>)
 80168e2:	6813      	ldr	r3, [r2, #0]
 80168e4:	b933      	cbnz	r3, 80168f4 <_free_r+0x2c>
 80168e6:	6063      	str	r3, [r4, #4]
 80168e8:	6014      	str	r4, [r2, #0]
 80168ea:	4628      	mov	r0, r5
 80168ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80168f0:	f000 b8dc 	b.w	8016aac <__malloc_unlock>
 80168f4:	42a3      	cmp	r3, r4
 80168f6:	d908      	bls.n	801690a <_free_r+0x42>
 80168f8:	6820      	ldr	r0, [r4, #0]
 80168fa:	1821      	adds	r1, r4, r0
 80168fc:	428b      	cmp	r3, r1
 80168fe:	bf01      	itttt	eq
 8016900:	6819      	ldreq	r1, [r3, #0]
 8016902:	685b      	ldreq	r3, [r3, #4]
 8016904:	1809      	addeq	r1, r1, r0
 8016906:	6021      	streq	r1, [r4, #0]
 8016908:	e7ed      	b.n	80168e6 <_free_r+0x1e>
 801690a:	461a      	mov	r2, r3
 801690c:	685b      	ldr	r3, [r3, #4]
 801690e:	b10b      	cbz	r3, 8016914 <_free_r+0x4c>
 8016910:	42a3      	cmp	r3, r4
 8016912:	d9fa      	bls.n	801690a <_free_r+0x42>
 8016914:	6811      	ldr	r1, [r2, #0]
 8016916:	1850      	adds	r0, r2, r1
 8016918:	42a0      	cmp	r0, r4
 801691a:	d10b      	bne.n	8016934 <_free_r+0x6c>
 801691c:	6820      	ldr	r0, [r4, #0]
 801691e:	4401      	add	r1, r0
 8016920:	1850      	adds	r0, r2, r1
 8016922:	4283      	cmp	r3, r0
 8016924:	6011      	str	r1, [r2, #0]
 8016926:	d1e0      	bne.n	80168ea <_free_r+0x22>
 8016928:	6818      	ldr	r0, [r3, #0]
 801692a:	685b      	ldr	r3, [r3, #4]
 801692c:	6053      	str	r3, [r2, #4]
 801692e:	4408      	add	r0, r1
 8016930:	6010      	str	r0, [r2, #0]
 8016932:	e7da      	b.n	80168ea <_free_r+0x22>
 8016934:	d902      	bls.n	801693c <_free_r+0x74>
 8016936:	230c      	movs	r3, #12
 8016938:	602b      	str	r3, [r5, #0]
 801693a:	e7d6      	b.n	80168ea <_free_r+0x22>
 801693c:	6820      	ldr	r0, [r4, #0]
 801693e:	1821      	adds	r1, r4, r0
 8016940:	428b      	cmp	r3, r1
 8016942:	bf04      	itt	eq
 8016944:	6819      	ldreq	r1, [r3, #0]
 8016946:	685b      	ldreq	r3, [r3, #4]
 8016948:	6063      	str	r3, [r4, #4]
 801694a:	bf04      	itt	eq
 801694c:	1809      	addeq	r1, r1, r0
 801694e:	6021      	streq	r1, [r4, #0]
 8016950:	6054      	str	r4, [r2, #4]
 8016952:	e7ca      	b.n	80168ea <_free_r+0x22>
 8016954:	bd38      	pop	{r3, r4, r5, pc}
 8016956:	bf00      	nop
 8016958:	24012064 	.word	0x24012064

0801695c <sbrk_aligned>:
 801695c:	b570      	push	{r4, r5, r6, lr}
 801695e:	4e0f      	ldr	r6, [pc, #60]	@ (801699c <sbrk_aligned+0x40>)
 8016960:	460c      	mov	r4, r1
 8016962:	6831      	ldr	r1, [r6, #0]
 8016964:	4605      	mov	r5, r0
 8016966:	b911      	cbnz	r1, 801696e <sbrk_aligned+0x12>
 8016968:	f000 fba4 	bl	80170b4 <_sbrk_r>
 801696c:	6030      	str	r0, [r6, #0]
 801696e:	4621      	mov	r1, r4
 8016970:	4628      	mov	r0, r5
 8016972:	f000 fb9f 	bl	80170b4 <_sbrk_r>
 8016976:	1c43      	adds	r3, r0, #1
 8016978:	d103      	bne.n	8016982 <sbrk_aligned+0x26>
 801697a:	f04f 34ff 	mov.w	r4, #4294967295
 801697e:	4620      	mov	r0, r4
 8016980:	bd70      	pop	{r4, r5, r6, pc}
 8016982:	1cc4      	adds	r4, r0, #3
 8016984:	f024 0403 	bic.w	r4, r4, #3
 8016988:	42a0      	cmp	r0, r4
 801698a:	d0f8      	beq.n	801697e <sbrk_aligned+0x22>
 801698c:	1a21      	subs	r1, r4, r0
 801698e:	4628      	mov	r0, r5
 8016990:	f000 fb90 	bl	80170b4 <_sbrk_r>
 8016994:	3001      	adds	r0, #1
 8016996:	d1f2      	bne.n	801697e <sbrk_aligned+0x22>
 8016998:	e7ef      	b.n	801697a <sbrk_aligned+0x1e>
 801699a:	bf00      	nop
 801699c:	24012060 	.word	0x24012060

080169a0 <_malloc_r>:
 80169a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80169a4:	1ccd      	adds	r5, r1, #3
 80169a6:	f025 0503 	bic.w	r5, r5, #3
 80169aa:	3508      	adds	r5, #8
 80169ac:	2d0c      	cmp	r5, #12
 80169ae:	bf38      	it	cc
 80169b0:	250c      	movcc	r5, #12
 80169b2:	2d00      	cmp	r5, #0
 80169b4:	4606      	mov	r6, r0
 80169b6:	db01      	blt.n	80169bc <_malloc_r+0x1c>
 80169b8:	42a9      	cmp	r1, r5
 80169ba:	d904      	bls.n	80169c6 <_malloc_r+0x26>
 80169bc:	230c      	movs	r3, #12
 80169be:	6033      	str	r3, [r6, #0]
 80169c0:	2000      	movs	r0, #0
 80169c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80169c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8016a9c <_malloc_r+0xfc>
 80169ca:	f000 f869 	bl	8016aa0 <__malloc_lock>
 80169ce:	f8d8 3000 	ldr.w	r3, [r8]
 80169d2:	461c      	mov	r4, r3
 80169d4:	bb44      	cbnz	r4, 8016a28 <_malloc_r+0x88>
 80169d6:	4629      	mov	r1, r5
 80169d8:	4630      	mov	r0, r6
 80169da:	f7ff ffbf 	bl	801695c <sbrk_aligned>
 80169de:	1c43      	adds	r3, r0, #1
 80169e0:	4604      	mov	r4, r0
 80169e2:	d158      	bne.n	8016a96 <_malloc_r+0xf6>
 80169e4:	f8d8 4000 	ldr.w	r4, [r8]
 80169e8:	4627      	mov	r7, r4
 80169ea:	2f00      	cmp	r7, #0
 80169ec:	d143      	bne.n	8016a76 <_malloc_r+0xd6>
 80169ee:	2c00      	cmp	r4, #0
 80169f0:	d04b      	beq.n	8016a8a <_malloc_r+0xea>
 80169f2:	6823      	ldr	r3, [r4, #0]
 80169f4:	4639      	mov	r1, r7
 80169f6:	4630      	mov	r0, r6
 80169f8:	eb04 0903 	add.w	r9, r4, r3
 80169fc:	f000 fb5a 	bl	80170b4 <_sbrk_r>
 8016a00:	4581      	cmp	r9, r0
 8016a02:	d142      	bne.n	8016a8a <_malloc_r+0xea>
 8016a04:	6821      	ldr	r1, [r4, #0]
 8016a06:	1a6d      	subs	r5, r5, r1
 8016a08:	4629      	mov	r1, r5
 8016a0a:	4630      	mov	r0, r6
 8016a0c:	f7ff ffa6 	bl	801695c <sbrk_aligned>
 8016a10:	3001      	adds	r0, #1
 8016a12:	d03a      	beq.n	8016a8a <_malloc_r+0xea>
 8016a14:	6823      	ldr	r3, [r4, #0]
 8016a16:	442b      	add	r3, r5
 8016a18:	6023      	str	r3, [r4, #0]
 8016a1a:	f8d8 3000 	ldr.w	r3, [r8]
 8016a1e:	685a      	ldr	r2, [r3, #4]
 8016a20:	bb62      	cbnz	r2, 8016a7c <_malloc_r+0xdc>
 8016a22:	f8c8 7000 	str.w	r7, [r8]
 8016a26:	e00f      	b.n	8016a48 <_malloc_r+0xa8>
 8016a28:	6822      	ldr	r2, [r4, #0]
 8016a2a:	1b52      	subs	r2, r2, r5
 8016a2c:	d420      	bmi.n	8016a70 <_malloc_r+0xd0>
 8016a2e:	2a0b      	cmp	r2, #11
 8016a30:	d917      	bls.n	8016a62 <_malloc_r+0xc2>
 8016a32:	1961      	adds	r1, r4, r5
 8016a34:	42a3      	cmp	r3, r4
 8016a36:	6025      	str	r5, [r4, #0]
 8016a38:	bf18      	it	ne
 8016a3a:	6059      	strne	r1, [r3, #4]
 8016a3c:	6863      	ldr	r3, [r4, #4]
 8016a3e:	bf08      	it	eq
 8016a40:	f8c8 1000 	streq.w	r1, [r8]
 8016a44:	5162      	str	r2, [r4, r5]
 8016a46:	604b      	str	r3, [r1, #4]
 8016a48:	4630      	mov	r0, r6
 8016a4a:	f000 f82f 	bl	8016aac <__malloc_unlock>
 8016a4e:	f104 000b 	add.w	r0, r4, #11
 8016a52:	1d23      	adds	r3, r4, #4
 8016a54:	f020 0007 	bic.w	r0, r0, #7
 8016a58:	1ac2      	subs	r2, r0, r3
 8016a5a:	bf1c      	itt	ne
 8016a5c:	1a1b      	subne	r3, r3, r0
 8016a5e:	50a3      	strne	r3, [r4, r2]
 8016a60:	e7af      	b.n	80169c2 <_malloc_r+0x22>
 8016a62:	6862      	ldr	r2, [r4, #4]
 8016a64:	42a3      	cmp	r3, r4
 8016a66:	bf0c      	ite	eq
 8016a68:	f8c8 2000 	streq.w	r2, [r8]
 8016a6c:	605a      	strne	r2, [r3, #4]
 8016a6e:	e7eb      	b.n	8016a48 <_malloc_r+0xa8>
 8016a70:	4623      	mov	r3, r4
 8016a72:	6864      	ldr	r4, [r4, #4]
 8016a74:	e7ae      	b.n	80169d4 <_malloc_r+0x34>
 8016a76:	463c      	mov	r4, r7
 8016a78:	687f      	ldr	r7, [r7, #4]
 8016a7a:	e7b6      	b.n	80169ea <_malloc_r+0x4a>
 8016a7c:	461a      	mov	r2, r3
 8016a7e:	685b      	ldr	r3, [r3, #4]
 8016a80:	42a3      	cmp	r3, r4
 8016a82:	d1fb      	bne.n	8016a7c <_malloc_r+0xdc>
 8016a84:	2300      	movs	r3, #0
 8016a86:	6053      	str	r3, [r2, #4]
 8016a88:	e7de      	b.n	8016a48 <_malloc_r+0xa8>
 8016a8a:	230c      	movs	r3, #12
 8016a8c:	6033      	str	r3, [r6, #0]
 8016a8e:	4630      	mov	r0, r6
 8016a90:	f000 f80c 	bl	8016aac <__malloc_unlock>
 8016a94:	e794      	b.n	80169c0 <_malloc_r+0x20>
 8016a96:	6005      	str	r5, [r0, #0]
 8016a98:	e7d6      	b.n	8016a48 <_malloc_r+0xa8>
 8016a9a:	bf00      	nop
 8016a9c:	24012064 	.word	0x24012064

08016aa0 <__malloc_lock>:
 8016aa0:	4801      	ldr	r0, [pc, #4]	@ (8016aa8 <__malloc_lock+0x8>)
 8016aa2:	f7ff bf0f 	b.w	80168c4 <__retarget_lock_acquire_recursive>
 8016aa6:	bf00      	nop
 8016aa8:	2401205c 	.word	0x2401205c

08016aac <__malloc_unlock>:
 8016aac:	4801      	ldr	r0, [pc, #4]	@ (8016ab4 <__malloc_unlock+0x8>)
 8016aae:	f7ff bf0a 	b.w	80168c6 <__retarget_lock_release_recursive>
 8016ab2:	bf00      	nop
 8016ab4:	2401205c 	.word	0x2401205c

08016ab8 <__ssputs_r>:
 8016ab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016abc:	688e      	ldr	r6, [r1, #8]
 8016abe:	461f      	mov	r7, r3
 8016ac0:	42be      	cmp	r6, r7
 8016ac2:	680b      	ldr	r3, [r1, #0]
 8016ac4:	4682      	mov	sl, r0
 8016ac6:	460c      	mov	r4, r1
 8016ac8:	4690      	mov	r8, r2
 8016aca:	d82d      	bhi.n	8016b28 <__ssputs_r+0x70>
 8016acc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016ad0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8016ad4:	d026      	beq.n	8016b24 <__ssputs_r+0x6c>
 8016ad6:	6965      	ldr	r5, [r4, #20]
 8016ad8:	6909      	ldr	r1, [r1, #16]
 8016ada:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016ade:	eba3 0901 	sub.w	r9, r3, r1
 8016ae2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8016ae6:	1c7b      	adds	r3, r7, #1
 8016ae8:	444b      	add	r3, r9
 8016aea:	106d      	asrs	r5, r5, #1
 8016aec:	429d      	cmp	r5, r3
 8016aee:	bf38      	it	cc
 8016af0:	461d      	movcc	r5, r3
 8016af2:	0553      	lsls	r3, r2, #21
 8016af4:	d527      	bpl.n	8016b46 <__ssputs_r+0x8e>
 8016af6:	4629      	mov	r1, r5
 8016af8:	f7ff ff52 	bl	80169a0 <_malloc_r>
 8016afc:	4606      	mov	r6, r0
 8016afe:	b360      	cbz	r0, 8016b5a <__ssputs_r+0xa2>
 8016b00:	6921      	ldr	r1, [r4, #16]
 8016b02:	464a      	mov	r2, r9
 8016b04:	f000 fae6 	bl	80170d4 <memcpy>
 8016b08:	89a3      	ldrh	r3, [r4, #12]
 8016b0a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8016b0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016b12:	81a3      	strh	r3, [r4, #12]
 8016b14:	6126      	str	r6, [r4, #16]
 8016b16:	6165      	str	r5, [r4, #20]
 8016b18:	444e      	add	r6, r9
 8016b1a:	eba5 0509 	sub.w	r5, r5, r9
 8016b1e:	6026      	str	r6, [r4, #0]
 8016b20:	60a5      	str	r5, [r4, #8]
 8016b22:	463e      	mov	r6, r7
 8016b24:	42be      	cmp	r6, r7
 8016b26:	d900      	bls.n	8016b2a <__ssputs_r+0x72>
 8016b28:	463e      	mov	r6, r7
 8016b2a:	6820      	ldr	r0, [r4, #0]
 8016b2c:	4632      	mov	r2, r6
 8016b2e:	4641      	mov	r1, r8
 8016b30:	f000 faa6 	bl	8017080 <memmove>
 8016b34:	68a3      	ldr	r3, [r4, #8]
 8016b36:	1b9b      	subs	r3, r3, r6
 8016b38:	60a3      	str	r3, [r4, #8]
 8016b3a:	6823      	ldr	r3, [r4, #0]
 8016b3c:	4433      	add	r3, r6
 8016b3e:	6023      	str	r3, [r4, #0]
 8016b40:	2000      	movs	r0, #0
 8016b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016b46:	462a      	mov	r2, r5
 8016b48:	f000 fad2 	bl	80170f0 <_realloc_r>
 8016b4c:	4606      	mov	r6, r0
 8016b4e:	2800      	cmp	r0, #0
 8016b50:	d1e0      	bne.n	8016b14 <__ssputs_r+0x5c>
 8016b52:	6921      	ldr	r1, [r4, #16]
 8016b54:	4650      	mov	r0, sl
 8016b56:	f7ff feb7 	bl	80168c8 <_free_r>
 8016b5a:	230c      	movs	r3, #12
 8016b5c:	f8ca 3000 	str.w	r3, [sl]
 8016b60:	89a3      	ldrh	r3, [r4, #12]
 8016b62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016b66:	81a3      	strh	r3, [r4, #12]
 8016b68:	f04f 30ff 	mov.w	r0, #4294967295
 8016b6c:	e7e9      	b.n	8016b42 <__ssputs_r+0x8a>
	...

08016b70 <_svfiprintf_r>:
 8016b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016b74:	4698      	mov	r8, r3
 8016b76:	898b      	ldrh	r3, [r1, #12]
 8016b78:	061b      	lsls	r3, r3, #24
 8016b7a:	b09d      	sub	sp, #116	@ 0x74
 8016b7c:	4607      	mov	r7, r0
 8016b7e:	460d      	mov	r5, r1
 8016b80:	4614      	mov	r4, r2
 8016b82:	d510      	bpl.n	8016ba6 <_svfiprintf_r+0x36>
 8016b84:	690b      	ldr	r3, [r1, #16]
 8016b86:	b973      	cbnz	r3, 8016ba6 <_svfiprintf_r+0x36>
 8016b88:	2140      	movs	r1, #64	@ 0x40
 8016b8a:	f7ff ff09 	bl	80169a0 <_malloc_r>
 8016b8e:	6028      	str	r0, [r5, #0]
 8016b90:	6128      	str	r0, [r5, #16]
 8016b92:	b930      	cbnz	r0, 8016ba2 <_svfiprintf_r+0x32>
 8016b94:	230c      	movs	r3, #12
 8016b96:	603b      	str	r3, [r7, #0]
 8016b98:	f04f 30ff 	mov.w	r0, #4294967295
 8016b9c:	b01d      	add	sp, #116	@ 0x74
 8016b9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016ba2:	2340      	movs	r3, #64	@ 0x40
 8016ba4:	616b      	str	r3, [r5, #20]
 8016ba6:	2300      	movs	r3, #0
 8016ba8:	9309      	str	r3, [sp, #36]	@ 0x24
 8016baa:	2320      	movs	r3, #32
 8016bac:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8016bb0:	f8cd 800c 	str.w	r8, [sp, #12]
 8016bb4:	2330      	movs	r3, #48	@ 0x30
 8016bb6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8016d54 <_svfiprintf_r+0x1e4>
 8016bba:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8016bbe:	f04f 0901 	mov.w	r9, #1
 8016bc2:	4623      	mov	r3, r4
 8016bc4:	469a      	mov	sl, r3
 8016bc6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016bca:	b10a      	cbz	r2, 8016bd0 <_svfiprintf_r+0x60>
 8016bcc:	2a25      	cmp	r2, #37	@ 0x25
 8016bce:	d1f9      	bne.n	8016bc4 <_svfiprintf_r+0x54>
 8016bd0:	ebba 0b04 	subs.w	fp, sl, r4
 8016bd4:	d00b      	beq.n	8016bee <_svfiprintf_r+0x7e>
 8016bd6:	465b      	mov	r3, fp
 8016bd8:	4622      	mov	r2, r4
 8016bda:	4629      	mov	r1, r5
 8016bdc:	4638      	mov	r0, r7
 8016bde:	f7ff ff6b 	bl	8016ab8 <__ssputs_r>
 8016be2:	3001      	adds	r0, #1
 8016be4:	f000 80a7 	beq.w	8016d36 <_svfiprintf_r+0x1c6>
 8016be8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016bea:	445a      	add	r2, fp
 8016bec:	9209      	str	r2, [sp, #36]	@ 0x24
 8016bee:	f89a 3000 	ldrb.w	r3, [sl]
 8016bf2:	2b00      	cmp	r3, #0
 8016bf4:	f000 809f 	beq.w	8016d36 <_svfiprintf_r+0x1c6>
 8016bf8:	2300      	movs	r3, #0
 8016bfa:	f04f 32ff 	mov.w	r2, #4294967295
 8016bfe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016c02:	f10a 0a01 	add.w	sl, sl, #1
 8016c06:	9304      	str	r3, [sp, #16]
 8016c08:	9307      	str	r3, [sp, #28]
 8016c0a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8016c0e:	931a      	str	r3, [sp, #104]	@ 0x68
 8016c10:	4654      	mov	r4, sl
 8016c12:	2205      	movs	r2, #5
 8016c14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016c18:	484e      	ldr	r0, [pc, #312]	@ (8016d54 <_svfiprintf_r+0x1e4>)
 8016c1a:	f7e9 fb69 	bl	80002f0 <memchr>
 8016c1e:	9a04      	ldr	r2, [sp, #16]
 8016c20:	b9d8      	cbnz	r0, 8016c5a <_svfiprintf_r+0xea>
 8016c22:	06d0      	lsls	r0, r2, #27
 8016c24:	bf44      	itt	mi
 8016c26:	2320      	movmi	r3, #32
 8016c28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016c2c:	0711      	lsls	r1, r2, #28
 8016c2e:	bf44      	itt	mi
 8016c30:	232b      	movmi	r3, #43	@ 0x2b
 8016c32:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016c36:	f89a 3000 	ldrb.w	r3, [sl]
 8016c3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8016c3c:	d015      	beq.n	8016c6a <_svfiprintf_r+0xfa>
 8016c3e:	9a07      	ldr	r2, [sp, #28]
 8016c40:	4654      	mov	r4, sl
 8016c42:	2000      	movs	r0, #0
 8016c44:	f04f 0c0a 	mov.w	ip, #10
 8016c48:	4621      	mov	r1, r4
 8016c4a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016c4e:	3b30      	subs	r3, #48	@ 0x30
 8016c50:	2b09      	cmp	r3, #9
 8016c52:	d94b      	bls.n	8016cec <_svfiprintf_r+0x17c>
 8016c54:	b1b0      	cbz	r0, 8016c84 <_svfiprintf_r+0x114>
 8016c56:	9207      	str	r2, [sp, #28]
 8016c58:	e014      	b.n	8016c84 <_svfiprintf_r+0x114>
 8016c5a:	eba0 0308 	sub.w	r3, r0, r8
 8016c5e:	fa09 f303 	lsl.w	r3, r9, r3
 8016c62:	4313      	orrs	r3, r2
 8016c64:	9304      	str	r3, [sp, #16]
 8016c66:	46a2      	mov	sl, r4
 8016c68:	e7d2      	b.n	8016c10 <_svfiprintf_r+0xa0>
 8016c6a:	9b03      	ldr	r3, [sp, #12]
 8016c6c:	1d19      	adds	r1, r3, #4
 8016c6e:	681b      	ldr	r3, [r3, #0]
 8016c70:	9103      	str	r1, [sp, #12]
 8016c72:	2b00      	cmp	r3, #0
 8016c74:	bfbb      	ittet	lt
 8016c76:	425b      	neglt	r3, r3
 8016c78:	f042 0202 	orrlt.w	r2, r2, #2
 8016c7c:	9307      	strge	r3, [sp, #28]
 8016c7e:	9307      	strlt	r3, [sp, #28]
 8016c80:	bfb8      	it	lt
 8016c82:	9204      	strlt	r2, [sp, #16]
 8016c84:	7823      	ldrb	r3, [r4, #0]
 8016c86:	2b2e      	cmp	r3, #46	@ 0x2e
 8016c88:	d10a      	bne.n	8016ca0 <_svfiprintf_r+0x130>
 8016c8a:	7863      	ldrb	r3, [r4, #1]
 8016c8c:	2b2a      	cmp	r3, #42	@ 0x2a
 8016c8e:	d132      	bne.n	8016cf6 <_svfiprintf_r+0x186>
 8016c90:	9b03      	ldr	r3, [sp, #12]
 8016c92:	1d1a      	adds	r2, r3, #4
 8016c94:	681b      	ldr	r3, [r3, #0]
 8016c96:	9203      	str	r2, [sp, #12]
 8016c98:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8016c9c:	3402      	adds	r4, #2
 8016c9e:	9305      	str	r3, [sp, #20]
 8016ca0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8016d64 <_svfiprintf_r+0x1f4>
 8016ca4:	7821      	ldrb	r1, [r4, #0]
 8016ca6:	2203      	movs	r2, #3
 8016ca8:	4650      	mov	r0, sl
 8016caa:	f7e9 fb21 	bl	80002f0 <memchr>
 8016cae:	b138      	cbz	r0, 8016cc0 <_svfiprintf_r+0x150>
 8016cb0:	9b04      	ldr	r3, [sp, #16]
 8016cb2:	eba0 000a 	sub.w	r0, r0, sl
 8016cb6:	2240      	movs	r2, #64	@ 0x40
 8016cb8:	4082      	lsls	r2, r0
 8016cba:	4313      	orrs	r3, r2
 8016cbc:	3401      	adds	r4, #1
 8016cbe:	9304      	str	r3, [sp, #16]
 8016cc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016cc4:	4824      	ldr	r0, [pc, #144]	@ (8016d58 <_svfiprintf_r+0x1e8>)
 8016cc6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8016cca:	2206      	movs	r2, #6
 8016ccc:	f7e9 fb10 	bl	80002f0 <memchr>
 8016cd0:	2800      	cmp	r0, #0
 8016cd2:	d036      	beq.n	8016d42 <_svfiprintf_r+0x1d2>
 8016cd4:	4b21      	ldr	r3, [pc, #132]	@ (8016d5c <_svfiprintf_r+0x1ec>)
 8016cd6:	bb1b      	cbnz	r3, 8016d20 <_svfiprintf_r+0x1b0>
 8016cd8:	9b03      	ldr	r3, [sp, #12]
 8016cda:	3307      	adds	r3, #7
 8016cdc:	f023 0307 	bic.w	r3, r3, #7
 8016ce0:	3308      	adds	r3, #8
 8016ce2:	9303      	str	r3, [sp, #12]
 8016ce4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016ce6:	4433      	add	r3, r6
 8016ce8:	9309      	str	r3, [sp, #36]	@ 0x24
 8016cea:	e76a      	b.n	8016bc2 <_svfiprintf_r+0x52>
 8016cec:	fb0c 3202 	mla	r2, ip, r2, r3
 8016cf0:	460c      	mov	r4, r1
 8016cf2:	2001      	movs	r0, #1
 8016cf4:	e7a8      	b.n	8016c48 <_svfiprintf_r+0xd8>
 8016cf6:	2300      	movs	r3, #0
 8016cf8:	3401      	adds	r4, #1
 8016cfa:	9305      	str	r3, [sp, #20]
 8016cfc:	4619      	mov	r1, r3
 8016cfe:	f04f 0c0a 	mov.w	ip, #10
 8016d02:	4620      	mov	r0, r4
 8016d04:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016d08:	3a30      	subs	r2, #48	@ 0x30
 8016d0a:	2a09      	cmp	r2, #9
 8016d0c:	d903      	bls.n	8016d16 <_svfiprintf_r+0x1a6>
 8016d0e:	2b00      	cmp	r3, #0
 8016d10:	d0c6      	beq.n	8016ca0 <_svfiprintf_r+0x130>
 8016d12:	9105      	str	r1, [sp, #20]
 8016d14:	e7c4      	b.n	8016ca0 <_svfiprintf_r+0x130>
 8016d16:	fb0c 2101 	mla	r1, ip, r1, r2
 8016d1a:	4604      	mov	r4, r0
 8016d1c:	2301      	movs	r3, #1
 8016d1e:	e7f0      	b.n	8016d02 <_svfiprintf_r+0x192>
 8016d20:	ab03      	add	r3, sp, #12
 8016d22:	9300      	str	r3, [sp, #0]
 8016d24:	462a      	mov	r2, r5
 8016d26:	4b0e      	ldr	r3, [pc, #56]	@ (8016d60 <_svfiprintf_r+0x1f0>)
 8016d28:	a904      	add	r1, sp, #16
 8016d2a:	4638      	mov	r0, r7
 8016d2c:	f3af 8000 	nop.w
 8016d30:	1c42      	adds	r2, r0, #1
 8016d32:	4606      	mov	r6, r0
 8016d34:	d1d6      	bne.n	8016ce4 <_svfiprintf_r+0x174>
 8016d36:	89ab      	ldrh	r3, [r5, #12]
 8016d38:	065b      	lsls	r3, r3, #25
 8016d3a:	f53f af2d 	bmi.w	8016b98 <_svfiprintf_r+0x28>
 8016d3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8016d40:	e72c      	b.n	8016b9c <_svfiprintf_r+0x2c>
 8016d42:	ab03      	add	r3, sp, #12
 8016d44:	9300      	str	r3, [sp, #0]
 8016d46:	462a      	mov	r2, r5
 8016d48:	4b05      	ldr	r3, [pc, #20]	@ (8016d60 <_svfiprintf_r+0x1f0>)
 8016d4a:	a904      	add	r1, sp, #16
 8016d4c:	4638      	mov	r0, r7
 8016d4e:	f000 f879 	bl	8016e44 <_printf_i>
 8016d52:	e7ed      	b.n	8016d30 <_svfiprintf_r+0x1c0>
 8016d54:	08017868 	.word	0x08017868
 8016d58:	08017872 	.word	0x08017872
 8016d5c:	00000000 	.word	0x00000000
 8016d60:	08016ab9 	.word	0x08016ab9
 8016d64:	0801786e 	.word	0x0801786e

08016d68 <_printf_common>:
 8016d68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016d6c:	4616      	mov	r6, r2
 8016d6e:	4698      	mov	r8, r3
 8016d70:	688a      	ldr	r2, [r1, #8]
 8016d72:	690b      	ldr	r3, [r1, #16]
 8016d74:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8016d78:	4293      	cmp	r3, r2
 8016d7a:	bfb8      	it	lt
 8016d7c:	4613      	movlt	r3, r2
 8016d7e:	6033      	str	r3, [r6, #0]
 8016d80:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8016d84:	4607      	mov	r7, r0
 8016d86:	460c      	mov	r4, r1
 8016d88:	b10a      	cbz	r2, 8016d8e <_printf_common+0x26>
 8016d8a:	3301      	adds	r3, #1
 8016d8c:	6033      	str	r3, [r6, #0]
 8016d8e:	6823      	ldr	r3, [r4, #0]
 8016d90:	0699      	lsls	r1, r3, #26
 8016d92:	bf42      	ittt	mi
 8016d94:	6833      	ldrmi	r3, [r6, #0]
 8016d96:	3302      	addmi	r3, #2
 8016d98:	6033      	strmi	r3, [r6, #0]
 8016d9a:	6825      	ldr	r5, [r4, #0]
 8016d9c:	f015 0506 	ands.w	r5, r5, #6
 8016da0:	d106      	bne.n	8016db0 <_printf_common+0x48>
 8016da2:	f104 0a19 	add.w	sl, r4, #25
 8016da6:	68e3      	ldr	r3, [r4, #12]
 8016da8:	6832      	ldr	r2, [r6, #0]
 8016daa:	1a9b      	subs	r3, r3, r2
 8016dac:	42ab      	cmp	r3, r5
 8016dae:	dc26      	bgt.n	8016dfe <_printf_common+0x96>
 8016db0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8016db4:	6822      	ldr	r2, [r4, #0]
 8016db6:	3b00      	subs	r3, #0
 8016db8:	bf18      	it	ne
 8016dba:	2301      	movne	r3, #1
 8016dbc:	0692      	lsls	r2, r2, #26
 8016dbe:	d42b      	bmi.n	8016e18 <_printf_common+0xb0>
 8016dc0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8016dc4:	4641      	mov	r1, r8
 8016dc6:	4638      	mov	r0, r7
 8016dc8:	47c8      	blx	r9
 8016dca:	3001      	adds	r0, #1
 8016dcc:	d01e      	beq.n	8016e0c <_printf_common+0xa4>
 8016dce:	6823      	ldr	r3, [r4, #0]
 8016dd0:	6922      	ldr	r2, [r4, #16]
 8016dd2:	f003 0306 	and.w	r3, r3, #6
 8016dd6:	2b04      	cmp	r3, #4
 8016dd8:	bf02      	ittt	eq
 8016dda:	68e5      	ldreq	r5, [r4, #12]
 8016ddc:	6833      	ldreq	r3, [r6, #0]
 8016dde:	1aed      	subeq	r5, r5, r3
 8016de0:	68a3      	ldr	r3, [r4, #8]
 8016de2:	bf0c      	ite	eq
 8016de4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8016de8:	2500      	movne	r5, #0
 8016dea:	4293      	cmp	r3, r2
 8016dec:	bfc4      	itt	gt
 8016dee:	1a9b      	subgt	r3, r3, r2
 8016df0:	18ed      	addgt	r5, r5, r3
 8016df2:	2600      	movs	r6, #0
 8016df4:	341a      	adds	r4, #26
 8016df6:	42b5      	cmp	r5, r6
 8016df8:	d11a      	bne.n	8016e30 <_printf_common+0xc8>
 8016dfa:	2000      	movs	r0, #0
 8016dfc:	e008      	b.n	8016e10 <_printf_common+0xa8>
 8016dfe:	2301      	movs	r3, #1
 8016e00:	4652      	mov	r2, sl
 8016e02:	4641      	mov	r1, r8
 8016e04:	4638      	mov	r0, r7
 8016e06:	47c8      	blx	r9
 8016e08:	3001      	adds	r0, #1
 8016e0a:	d103      	bne.n	8016e14 <_printf_common+0xac>
 8016e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8016e10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016e14:	3501      	adds	r5, #1
 8016e16:	e7c6      	b.n	8016da6 <_printf_common+0x3e>
 8016e18:	18e1      	adds	r1, r4, r3
 8016e1a:	1c5a      	adds	r2, r3, #1
 8016e1c:	2030      	movs	r0, #48	@ 0x30
 8016e1e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8016e22:	4422      	add	r2, r4
 8016e24:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8016e28:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8016e2c:	3302      	adds	r3, #2
 8016e2e:	e7c7      	b.n	8016dc0 <_printf_common+0x58>
 8016e30:	2301      	movs	r3, #1
 8016e32:	4622      	mov	r2, r4
 8016e34:	4641      	mov	r1, r8
 8016e36:	4638      	mov	r0, r7
 8016e38:	47c8      	blx	r9
 8016e3a:	3001      	adds	r0, #1
 8016e3c:	d0e6      	beq.n	8016e0c <_printf_common+0xa4>
 8016e3e:	3601      	adds	r6, #1
 8016e40:	e7d9      	b.n	8016df6 <_printf_common+0x8e>
	...

08016e44 <_printf_i>:
 8016e44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8016e48:	7e0f      	ldrb	r7, [r1, #24]
 8016e4a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8016e4c:	2f78      	cmp	r7, #120	@ 0x78
 8016e4e:	4691      	mov	r9, r2
 8016e50:	4680      	mov	r8, r0
 8016e52:	460c      	mov	r4, r1
 8016e54:	469a      	mov	sl, r3
 8016e56:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8016e5a:	d807      	bhi.n	8016e6c <_printf_i+0x28>
 8016e5c:	2f62      	cmp	r7, #98	@ 0x62
 8016e5e:	d80a      	bhi.n	8016e76 <_printf_i+0x32>
 8016e60:	2f00      	cmp	r7, #0
 8016e62:	f000 80d1 	beq.w	8017008 <_printf_i+0x1c4>
 8016e66:	2f58      	cmp	r7, #88	@ 0x58
 8016e68:	f000 80b8 	beq.w	8016fdc <_printf_i+0x198>
 8016e6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8016e70:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8016e74:	e03a      	b.n	8016eec <_printf_i+0xa8>
 8016e76:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8016e7a:	2b15      	cmp	r3, #21
 8016e7c:	d8f6      	bhi.n	8016e6c <_printf_i+0x28>
 8016e7e:	a101      	add	r1, pc, #4	@ (adr r1, 8016e84 <_printf_i+0x40>)
 8016e80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8016e84:	08016edd 	.word	0x08016edd
 8016e88:	08016ef1 	.word	0x08016ef1
 8016e8c:	08016e6d 	.word	0x08016e6d
 8016e90:	08016e6d 	.word	0x08016e6d
 8016e94:	08016e6d 	.word	0x08016e6d
 8016e98:	08016e6d 	.word	0x08016e6d
 8016e9c:	08016ef1 	.word	0x08016ef1
 8016ea0:	08016e6d 	.word	0x08016e6d
 8016ea4:	08016e6d 	.word	0x08016e6d
 8016ea8:	08016e6d 	.word	0x08016e6d
 8016eac:	08016e6d 	.word	0x08016e6d
 8016eb0:	08016fef 	.word	0x08016fef
 8016eb4:	08016f1b 	.word	0x08016f1b
 8016eb8:	08016fa9 	.word	0x08016fa9
 8016ebc:	08016e6d 	.word	0x08016e6d
 8016ec0:	08016e6d 	.word	0x08016e6d
 8016ec4:	08017011 	.word	0x08017011
 8016ec8:	08016e6d 	.word	0x08016e6d
 8016ecc:	08016f1b 	.word	0x08016f1b
 8016ed0:	08016e6d 	.word	0x08016e6d
 8016ed4:	08016e6d 	.word	0x08016e6d
 8016ed8:	08016fb1 	.word	0x08016fb1
 8016edc:	6833      	ldr	r3, [r6, #0]
 8016ede:	1d1a      	adds	r2, r3, #4
 8016ee0:	681b      	ldr	r3, [r3, #0]
 8016ee2:	6032      	str	r2, [r6, #0]
 8016ee4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8016ee8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8016eec:	2301      	movs	r3, #1
 8016eee:	e09c      	b.n	801702a <_printf_i+0x1e6>
 8016ef0:	6833      	ldr	r3, [r6, #0]
 8016ef2:	6820      	ldr	r0, [r4, #0]
 8016ef4:	1d19      	adds	r1, r3, #4
 8016ef6:	6031      	str	r1, [r6, #0]
 8016ef8:	0606      	lsls	r6, r0, #24
 8016efa:	d501      	bpl.n	8016f00 <_printf_i+0xbc>
 8016efc:	681d      	ldr	r5, [r3, #0]
 8016efe:	e003      	b.n	8016f08 <_printf_i+0xc4>
 8016f00:	0645      	lsls	r5, r0, #25
 8016f02:	d5fb      	bpl.n	8016efc <_printf_i+0xb8>
 8016f04:	f9b3 5000 	ldrsh.w	r5, [r3]
 8016f08:	2d00      	cmp	r5, #0
 8016f0a:	da03      	bge.n	8016f14 <_printf_i+0xd0>
 8016f0c:	232d      	movs	r3, #45	@ 0x2d
 8016f0e:	426d      	negs	r5, r5
 8016f10:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8016f14:	4858      	ldr	r0, [pc, #352]	@ (8017078 <_printf_i+0x234>)
 8016f16:	230a      	movs	r3, #10
 8016f18:	e011      	b.n	8016f3e <_printf_i+0xfa>
 8016f1a:	6821      	ldr	r1, [r4, #0]
 8016f1c:	6833      	ldr	r3, [r6, #0]
 8016f1e:	0608      	lsls	r0, r1, #24
 8016f20:	f853 5b04 	ldr.w	r5, [r3], #4
 8016f24:	d402      	bmi.n	8016f2c <_printf_i+0xe8>
 8016f26:	0649      	lsls	r1, r1, #25
 8016f28:	bf48      	it	mi
 8016f2a:	b2ad      	uxthmi	r5, r5
 8016f2c:	2f6f      	cmp	r7, #111	@ 0x6f
 8016f2e:	4852      	ldr	r0, [pc, #328]	@ (8017078 <_printf_i+0x234>)
 8016f30:	6033      	str	r3, [r6, #0]
 8016f32:	bf14      	ite	ne
 8016f34:	230a      	movne	r3, #10
 8016f36:	2308      	moveq	r3, #8
 8016f38:	2100      	movs	r1, #0
 8016f3a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8016f3e:	6866      	ldr	r6, [r4, #4]
 8016f40:	60a6      	str	r6, [r4, #8]
 8016f42:	2e00      	cmp	r6, #0
 8016f44:	db05      	blt.n	8016f52 <_printf_i+0x10e>
 8016f46:	6821      	ldr	r1, [r4, #0]
 8016f48:	432e      	orrs	r6, r5
 8016f4a:	f021 0104 	bic.w	r1, r1, #4
 8016f4e:	6021      	str	r1, [r4, #0]
 8016f50:	d04b      	beq.n	8016fea <_printf_i+0x1a6>
 8016f52:	4616      	mov	r6, r2
 8016f54:	fbb5 f1f3 	udiv	r1, r5, r3
 8016f58:	fb03 5711 	mls	r7, r3, r1, r5
 8016f5c:	5dc7      	ldrb	r7, [r0, r7]
 8016f5e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8016f62:	462f      	mov	r7, r5
 8016f64:	42bb      	cmp	r3, r7
 8016f66:	460d      	mov	r5, r1
 8016f68:	d9f4      	bls.n	8016f54 <_printf_i+0x110>
 8016f6a:	2b08      	cmp	r3, #8
 8016f6c:	d10b      	bne.n	8016f86 <_printf_i+0x142>
 8016f6e:	6823      	ldr	r3, [r4, #0]
 8016f70:	07df      	lsls	r7, r3, #31
 8016f72:	d508      	bpl.n	8016f86 <_printf_i+0x142>
 8016f74:	6923      	ldr	r3, [r4, #16]
 8016f76:	6861      	ldr	r1, [r4, #4]
 8016f78:	4299      	cmp	r1, r3
 8016f7a:	bfde      	ittt	le
 8016f7c:	2330      	movle	r3, #48	@ 0x30
 8016f7e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8016f82:	f106 36ff 	addle.w	r6, r6, #4294967295
 8016f86:	1b92      	subs	r2, r2, r6
 8016f88:	6122      	str	r2, [r4, #16]
 8016f8a:	f8cd a000 	str.w	sl, [sp]
 8016f8e:	464b      	mov	r3, r9
 8016f90:	aa03      	add	r2, sp, #12
 8016f92:	4621      	mov	r1, r4
 8016f94:	4640      	mov	r0, r8
 8016f96:	f7ff fee7 	bl	8016d68 <_printf_common>
 8016f9a:	3001      	adds	r0, #1
 8016f9c:	d14a      	bne.n	8017034 <_printf_i+0x1f0>
 8016f9e:	f04f 30ff 	mov.w	r0, #4294967295
 8016fa2:	b004      	add	sp, #16
 8016fa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016fa8:	6823      	ldr	r3, [r4, #0]
 8016faa:	f043 0320 	orr.w	r3, r3, #32
 8016fae:	6023      	str	r3, [r4, #0]
 8016fb0:	4832      	ldr	r0, [pc, #200]	@ (801707c <_printf_i+0x238>)
 8016fb2:	2778      	movs	r7, #120	@ 0x78
 8016fb4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8016fb8:	6823      	ldr	r3, [r4, #0]
 8016fba:	6831      	ldr	r1, [r6, #0]
 8016fbc:	061f      	lsls	r7, r3, #24
 8016fbe:	f851 5b04 	ldr.w	r5, [r1], #4
 8016fc2:	d402      	bmi.n	8016fca <_printf_i+0x186>
 8016fc4:	065f      	lsls	r7, r3, #25
 8016fc6:	bf48      	it	mi
 8016fc8:	b2ad      	uxthmi	r5, r5
 8016fca:	6031      	str	r1, [r6, #0]
 8016fcc:	07d9      	lsls	r1, r3, #31
 8016fce:	bf44      	itt	mi
 8016fd0:	f043 0320 	orrmi.w	r3, r3, #32
 8016fd4:	6023      	strmi	r3, [r4, #0]
 8016fd6:	b11d      	cbz	r5, 8016fe0 <_printf_i+0x19c>
 8016fd8:	2310      	movs	r3, #16
 8016fda:	e7ad      	b.n	8016f38 <_printf_i+0xf4>
 8016fdc:	4826      	ldr	r0, [pc, #152]	@ (8017078 <_printf_i+0x234>)
 8016fde:	e7e9      	b.n	8016fb4 <_printf_i+0x170>
 8016fe0:	6823      	ldr	r3, [r4, #0]
 8016fe2:	f023 0320 	bic.w	r3, r3, #32
 8016fe6:	6023      	str	r3, [r4, #0]
 8016fe8:	e7f6      	b.n	8016fd8 <_printf_i+0x194>
 8016fea:	4616      	mov	r6, r2
 8016fec:	e7bd      	b.n	8016f6a <_printf_i+0x126>
 8016fee:	6833      	ldr	r3, [r6, #0]
 8016ff0:	6825      	ldr	r5, [r4, #0]
 8016ff2:	6961      	ldr	r1, [r4, #20]
 8016ff4:	1d18      	adds	r0, r3, #4
 8016ff6:	6030      	str	r0, [r6, #0]
 8016ff8:	062e      	lsls	r6, r5, #24
 8016ffa:	681b      	ldr	r3, [r3, #0]
 8016ffc:	d501      	bpl.n	8017002 <_printf_i+0x1be>
 8016ffe:	6019      	str	r1, [r3, #0]
 8017000:	e002      	b.n	8017008 <_printf_i+0x1c4>
 8017002:	0668      	lsls	r0, r5, #25
 8017004:	d5fb      	bpl.n	8016ffe <_printf_i+0x1ba>
 8017006:	8019      	strh	r1, [r3, #0]
 8017008:	2300      	movs	r3, #0
 801700a:	6123      	str	r3, [r4, #16]
 801700c:	4616      	mov	r6, r2
 801700e:	e7bc      	b.n	8016f8a <_printf_i+0x146>
 8017010:	6833      	ldr	r3, [r6, #0]
 8017012:	1d1a      	adds	r2, r3, #4
 8017014:	6032      	str	r2, [r6, #0]
 8017016:	681e      	ldr	r6, [r3, #0]
 8017018:	6862      	ldr	r2, [r4, #4]
 801701a:	2100      	movs	r1, #0
 801701c:	4630      	mov	r0, r6
 801701e:	f7e9 f967 	bl	80002f0 <memchr>
 8017022:	b108      	cbz	r0, 8017028 <_printf_i+0x1e4>
 8017024:	1b80      	subs	r0, r0, r6
 8017026:	6060      	str	r0, [r4, #4]
 8017028:	6863      	ldr	r3, [r4, #4]
 801702a:	6123      	str	r3, [r4, #16]
 801702c:	2300      	movs	r3, #0
 801702e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017032:	e7aa      	b.n	8016f8a <_printf_i+0x146>
 8017034:	6923      	ldr	r3, [r4, #16]
 8017036:	4632      	mov	r2, r6
 8017038:	4649      	mov	r1, r9
 801703a:	4640      	mov	r0, r8
 801703c:	47d0      	blx	sl
 801703e:	3001      	adds	r0, #1
 8017040:	d0ad      	beq.n	8016f9e <_printf_i+0x15a>
 8017042:	6823      	ldr	r3, [r4, #0]
 8017044:	079b      	lsls	r3, r3, #30
 8017046:	d413      	bmi.n	8017070 <_printf_i+0x22c>
 8017048:	68e0      	ldr	r0, [r4, #12]
 801704a:	9b03      	ldr	r3, [sp, #12]
 801704c:	4298      	cmp	r0, r3
 801704e:	bfb8      	it	lt
 8017050:	4618      	movlt	r0, r3
 8017052:	e7a6      	b.n	8016fa2 <_printf_i+0x15e>
 8017054:	2301      	movs	r3, #1
 8017056:	4632      	mov	r2, r6
 8017058:	4649      	mov	r1, r9
 801705a:	4640      	mov	r0, r8
 801705c:	47d0      	blx	sl
 801705e:	3001      	adds	r0, #1
 8017060:	d09d      	beq.n	8016f9e <_printf_i+0x15a>
 8017062:	3501      	adds	r5, #1
 8017064:	68e3      	ldr	r3, [r4, #12]
 8017066:	9903      	ldr	r1, [sp, #12]
 8017068:	1a5b      	subs	r3, r3, r1
 801706a:	42ab      	cmp	r3, r5
 801706c:	dcf2      	bgt.n	8017054 <_printf_i+0x210>
 801706e:	e7eb      	b.n	8017048 <_printf_i+0x204>
 8017070:	2500      	movs	r5, #0
 8017072:	f104 0619 	add.w	r6, r4, #25
 8017076:	e7f5      	b.n	8017064 <_printf_i+0x220>
 8017078:	08017879 	.word	0x08017879
 801707c:	0801788a 	.word	0x0801788a

08017080 <memmove>:
 8017080:	4288      	cmp	r0, r1
 8017082:	b510      	push	{r4, lr}
 8017084:	eb01 0402 	add.w	r4, r1, r2
 8017088:	d902      	bls.n	8017090 <memmove+0x10>
 801708a:	4284      	cmp	r4, r0
 801708c:	4623      	mov	r3, r4
 801708e:	d807      	bhi.n	80170a0 <memmove+0x20>
 8017090:	1e43      	subs	r3, r0, #1
 8017092:	42a1      	cmp	r1, r4
 8017094:	d008      	beq.n	80170a8 <memmove+0x28>
 8017096:	f811 2b01 	ldrb.w	r2, [r1], #1
 801709a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801709e:	e7f8      	b.n	8017092 <memmove+0x12>
 80170a0:	4402      	add	r2, r0
 80170a2:	4601      	mov	r1, r0
 80170a4:	428a      	cmp	r2, r1
 80170a6:	d100      	bne.n	80170aa <memmove+0x2a>
 80170a8:	bd10      	pop	{r4, pc}
 80170aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80170ae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80170b2:	e7f7      	b.n	80170a4 <memmove+0x24>

080170b4 <_sbrk_r>:
 80170b4:	b538      	push	{r3, r4, r5, lr}
 80170b6:	4d06      	ldr	r5, [pc, #24]	@ (80170d0 <_sbrk_r+0x1c>)
 80170b8:	2300      	movs	r3, #0
 80170ba:	4604      	mov	r4, r0
 80170bc:	4608      	mov	r0, r1
 80170be:	602b      	str	r3, [r5, #0]
 80170c0:	f7fe fdc2 	bl	8015c48 <_sbrk>
 80170c4:	1c43      	adds	r3, r0, #1
 80170c6:	d102      	bne.n	80170ce <_sbrk_r+0x1a>
 80170c8:	682b      	ldr	r3, [r5, #0]
 80170ca:	b103      	cbz	r3, 80170ce <_sbrk_r+0x1a>
 80170cc:	6023      	str	r3, [r4, #0]
 80170ce:	bd38      	pop	{r3, r4, r5, pc}
 80170d0:	24012058 	.word	0x24012058

080170d4 <memcpy>:
 80170d4:	440a      	add	r2, r1
 80170d6:	4291      	cmp	r1, r2
 80170d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80170dc:	d100      	bne.n	80170e0 <memcpy+0xc>
 80170de:	4770      	bx	lr
 80170e0:	b510      	push	{r4, lr}
 80170e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80170e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80170ea:	4291      	cmp	r1, r2
 80170ec:	d1f9      	bne.n	80170e2 <memcpy+0xe>
 80170ee:	bd10      	pop	{r4, pc}

080170f0 <_realloc_r>:
 80170f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80170f4:	4607      	mov	r7, r0
 80170f6:	4614      	mov	r4, r2
 80170f8:	460d      	mov	r5, r1
 80170fa:	b921      	cbnz	r1, 8017106 <_realloc_r+0x16>
 80170fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017100:	4611      	mov	r1, r2
 8017102:	f7ff bc4d 	b.w	80169a0 <_malloc_r>
 8017106:	b92a      	cbnz	r2, 8017114 <_realloc_r+0x24>
 8017108:	f7ff fbde 	bl	80168c8 <_free_r>
 801710c:	4625      	mov	r5, r4
 801710e:	4628      	mov	r0, r5
 8017110:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017114:	f000 f81a 	bl	801714c <_malloc_usable_size_r>
 8017118:	4284      	cmp	r4, r0
 801711a:	4606      	mov	r6, r0
 801711c:	d802      	bhi.n	8017124 <_realloc_r+0x34>
 801711e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8017122:	d8f4      	bhi.n	801710e <_realloc_r+0x1e>
 8017124:	4621      	mov	r1, r4
 8017126:	4638      	mov	r0, r7
 8017128:	f7ff fc3a 	bl	80169a0 <_malloc_r>
 801712c:	4680      	mov	r8, r0
 801712e:	b908      	cbnz	r0, 8017134 <_realloc_r+0x44>
 8017130:	4645      	mov	r5, r8
 8017132:	e7ec      	b.n	801710e <_realloc_r+0x1e>
 8017134:	42b4      	cmp	r4, r6
 8017136:	4622      	mov	r2, r4
 8017138:	4629      	mov	r1, r5
 801713a:	bf28      	it	cs
 801713c:	4632      	movcs	r2, r6
 801713e:	f7ff ffc9 	bl	80170d4 <memcpy>
 8017142:	4629      	mov	r1, r5
 8017144:	4638      	mov	r0, r7
 8017146:	f7ff fbbf 	bl	80168c8 <_free_r>
 801714a:	e7f1      	b.n	8017130 <_realloc_r+0x40>

0801714c <_malloc_usable_size_r>:
 801714c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017150:	1f18      	subs	r0, r3, #4
 8017152:	2b00      	cmp	r3, #0
 8017154:	bfbc      	itt	lt
 8017156:	580b      	ldrlt	r3, [r1, r0]
 8017158:	18c0      	addlt	r0, r0, r3
 801715a:	4770      	bx	lr

0801715c <_init>:
 801715c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801715e:	bf00      	nop
 8017160:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017162:	bc08      	pop	{r3}
 8017164:	469e      	mov	lr, r3
 8017166:	4770      	bx	lr

08017168 <_fini>:
 8017168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801716a:	bf00      	nop
 801716c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801716e:	bc08      	pop	{r3}
 8017170:	469e      	mov	lr, r3
 8017172:	4770      	bx	lr
