#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon May  5 11:15:09 2025
# Process ID: 5784
# Current directory: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14880 C:\TaiLieuHocTap\Nam3k2\FPGA\SPI_Master_Max7219\SPI.xpr
# Log file: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/vivado.log
# Journal file: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.xpr
INFO: [Project 1-313] Project file moved from 'C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
reset_run impl_1
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 6
[Mon May  5 11:15:43 2025] Launched impl_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon May  5 11:16:32 2025] Launched synth_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/synth_1/runme.log
[Mon May  5 11:16:32 2025] Launched impl_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SPI_Master_Max7219/SPI.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon May  5 11:53:46 2025...
