<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p477" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_477{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t2_477{left:829px;bottom:81px;letter-spacing:-0.13px;}
#t3_477{left:145px;bottom:1053px;letter-spacing:-0.1px;}
#t4_477{left:207px;bottom:1053px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t5_477{left:329px;bottom:1053px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t6_477{left:329px;bottom:1036px;letter-spacing:-0.13px;}
#t7_477{left:329px;bottom:1019px;}
#t8_477{left:343px;bottom:1019px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t9_477{left:651px;bottom:1019px;letter-spacing:-0.18px;word-spacing:0.06px;}
#ta_477{left:343px;bottom:1002px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tb_477{left:343px;bottom:985px;letter-spacing:-0.29px;word-spacing:0.19px;}
#tc_477{left:329px;bottom:968px;}
#td_477{left:343px;bottom:968px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#te_477{left:343px;bottom:952px;letter-spacing:-0.3px;word-spacing:0.19px;}
#tf_477{left:329px;bottom:935px;}
#tg_477{left:343px;bottom:935px;letter-spacing:-0.12px;word-spacing:0.02px;}
#th_477{left:343px;bottom:918px;letter-spacing:-0.13px;word-spacing:-0.37px;}
#ti_477{left:343px;bottom:901px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tj_477{left:329px;bottom:885px;}
#tk_477{left:343px;bottom:885px;letter-spacing:-0.12px;word-spacing:0.04px;}
#tl_477{left:343px;bottom:868px;letter-spacing:-0.13px;word-spacing:0.06px;}
#tm_477{left:329px;bottom:851px;}
#tn_477{left:343px;bottom:851px;letter-spacing:-0.11px;word-spacing:0.01px;}
#to_477{left:145px;bottom:828px;letter-spacing:-0.11px;}
#tp_477{left:224px;bottom:828px;letter-spacing:-0.12px;word-spacing:0.06px;}
#tq_477{left:329px;bottom:828px;letter-spacing:-0.12px;word-spacing:0.04px;}
#tr_477{left:329px;bottom:811px;letter-spacing:-0.13px;word-spacing:0.07px;}
#ts_477{left:329px;bottom:794px;}
#tt_477{left:343px;bottom:794px;letter-spacing:-0.15px;word-spacing:0.06px;}
#tu_477{left:343px;bottom:778px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tv_477{left:329px;bottom:761px;}
#tw_477{left:343px;bottom:761px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tx_477{left:343px;bottom:744px;letter-spacing:-0.1px;}
#ty_477{left:329px;bottom:727px;}
#tz_477{left:343px;bottom:727px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_477{left:343px;bottom:710px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t11_477{left:329px;bottom:693px;}
#t12_477{left:343px;bottom:693px;letter-spacing:-0.43px;word-spacing:0.29px;}
#t13_477{left:343px;bottom:677px;letter-spacing:-0.12px;}
#t14_477{left:343px;bottom:660px;letter-spacing:-0.1px;word-spacing:0.05px;}
#t15_477{left:329px;bottom:643px;}
#t16_477{left:343px;bottom:643px;letter-spacing:-0.11px;word-spacing:-0.33px;}
#t17_477{left:343px;bottom:626px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t18_477{left:329px;bottom:609px;}
#t19_477{left:343px;bottom:609px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1a_477{left:343px;bottom:593px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1b_477{left:343px;bottom:576px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t1c_477{left:329px;bottom:559px;}
#t1d_477{left:343px;bottom:559px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1e_477{left:343px;bottom:542px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t1f_477{left:329px;bottom:525px;}
#t1g_477{left:343px;bottom:525px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1h_477{left:343px;bottom:509px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1i_477{left:145px;bottom:469px;letter-spacing:-0.11px;}
#t1j_477{left:225px;bottom:469px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t1k_477{left:329px;bottom:469px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t1l_477{left:329px;bottom:452px;}
#t1m_477{left:343px;bottom:452px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t1n_477{left:329px;bottom:435px;}
#t1o_477{left:343px;bottom:435px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1p_477{left:329px;bottom:418px;}
#t1q_477{left:343px;bottom:418px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1r_477{left:329px;bottom:402px;}
#t1s_477{left:343px;bottom:402px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1t_477{left:343px;bottom:385px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1u_477{left:343px;bottom:368px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t1v_477{left:329px;bottom:351px;}
#t1w_477{left:343px;bottom:351px;letter-spacing:-0.12px;}
#t1x_477{left:343px;bottom:334px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1y_477{left:343px;bottom:318px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t1z_477{left:343px;bottom:301px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t20_477{left:329px;bottom:284px;}
#t21_477{left:343px;bottom:284px;letter-spacing:-0.11px;}
#t22_477{left:343px;bottom:267px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t23_477{left:343px;bottom:250px;letter-spacing:-0.1px;}
#t24_477{left:329px;bottom:234px;}
#t25_477{left:343px;bottom:234px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t26_477{left:343px;bottom:217px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t27_477{left:329px;bottom:200px;}
#t28_477{left:128px;bottom:1079px;letter-spacing:-0.17px;}
#t29_477{left:244px;bottom:1079px;letter-spacing:-0.13px;}
#t2a_477{left:532px;bottom:1079px;letter-spacing:-0.12px;}

.s1_477{font-size:14px;font-family:Helvetica_10b;color:#000;}
.s2_477{font-size:14px;font-family:sub_Times-Roman_lfr;color:#000;}
.s3_477{font-size:14px;font-family:Helvetica-Bold_t12;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts477" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_t12;
	src: url("fonts/Helvetica-Bold_t12.woff") format("woff");
}

@font-face {
	font-family: Helvetica_10b;
	src: url("fonts/Helvetica_10b.woff") format("woff");
}

@font-face {
	font-family: sub_Times-Roman_lfr;
	src: url("fonts/sub_Times-Roman_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg477Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg477" style="-webkit-user-select: none;"><object width="935" height="1210" data="477/477.svg" type="image/svg+xml" id="pdf477" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_477" class="t s1_477">The MIPS32® Instruction Set Manual, Revision 6.06 </span><span id="t2_477" class="t s1_477">467 </span>
<span id="t3_477" class="t s2_477">1.90 </span><span id="t4_477" class="t s2_477">September 1, 2002 </span><span id="t5_477" class="t s2_477">Merge the MIPS Architecture Release 2 changes in for the first release of a Release 2 </span>
<span id="t6_477" class="t s2_477">processor. Changes in this revision include: </span>
<span id="t7_477" class="t s2_477">• </span><span id="t8_477" class="t s2_477">All new Release 2 instructions have been included: DI, </span><span id="t9_477" class="t s2_477">EHB, EI, EXT, INS, </span>
<span id="ta_477" class="t s2_477">JALR.HB, JR.HB, MFHC1, MFHC2, MTHC1, MTHC2, RDHWR, RDPGPR, </span>
<span id="tb_477" class="t s2_477">ROTR, ROTRV, SEB, SEH, SYNCI, WRPGPR, WSBH. </span>
<span id="tc_477" class="t s2_477">• </span><span id="td_477" class="t s2_477">The following instruction definitions changed to reflect Release 2 of the Architecture: </span>
<span id="te_477" class="t s2_477">DERET, ERET, JAL, JALR, JR, SRL, SRLV </span>
<span id="tf_477" class="t s2_477">• </span><span id="tg_477" class="t s2_477">With support for 64-bit FPUs on 32-bit CPUs in Release 2, all floating point instruc- </span>
<span id="th_477" class="t s2_477">tions that were previously implemented by MIPS64 processors have been modified to </span>
<span id="ti_477" class="t s2_477">reflect support on either MIPS32 or MIPS64 processors in Release 2. </span>
<span id="tj_477" class="t s2_477">• </span><span id="tk_477" class="t s2_477">All pseudo-code functions have been updated, and the </span>
<span id="tl_477" class="t s2_477">Are64BitFPOperationsEnabled function was added. </span>
<span id="tm_477" class="t s2_477">• </span><span id="tn_477" class="t s2_477">Update the instruction encoding tables for Release 2. </span>
<span id="to_477" class="t s2_477">2.00 </span><span id="tp_477" class="t s2_477">June 9, 2003 </span><span id="tq_477" class="t s2_477">Continue with updates to merge Release 2 changes into the document. Changes in this </span>
<span id="tr_477" class="t s2_477">revision include: </span>
<span id="ts_477" class="t s2_477">• </span><span id="tt_477" class="t s2_477">Correct the target GPR (from rd to rt) in the SLTI and SLTIU instructions. This </span>
<span id="tu_477" class="t s2_477">appears to be a day-one bug. </span>
<span id="tv_477" class="t s2_477">• </span><span id="tw_477" class="t s2_477">Correct CPR number, and missing data movement in the pseudocode for the MTC0 </span>
<span id="tx_477" class="t s2_477">instruction. </span>
<span id="ty_477" class="t s2_477">• </span><span id="tz_477" class="t s2_477">Add note to indicate that the CACHE instruction does not take Address Error Excep- </span>
<span id="t10_477" class="t s2_477">tions due to mis-aligned effective addresses. </span>
<span id="t11_477" class="t s2_477">• </span><span id="t12_477" class="t s2_477">Update SRL, ROTR, SRLV, ROTRV, DSRL, DROTR, DSRLV, DROTRV, DSRL32, </span>
<span id="t13_477" class="t s2_477">and DROTR32 instructions to reflect a 1-bit, rather than a 4-bit decode of shift vs. </span>
<span id="t14_477" class="t s2_477">rotate function. </span>
<span id="t15_477" class="t s2_477">• </span><span id="t16_477" class="t s2_477">Add programming note to the PrepareForStore PREF hint to indicate that it cannot be </span>
<span id="t17_477" class="t s2_477">used alone to create a bzero-like operation. </span>
<span id="t18_477" class="t s2_477">• </span><span id="t19_477" class="t s2_477">Add note to the PREF and PREFX instruction indicating that they may cause Bus </span>
<span id="t1a_477" class="t s2_477">Error and Cache Error exceptions, although this is typically limited to systems with </span>
<span id="t1b_477" class="t s2_477">high-reliability requirements. </span>
<span id="t1c_477" class="t s2_477">• </span><span id="t1d_477" class="t s2_477">Update the SYNCI instruction to indicate that it should not modify the state of a </span>
<span id="t1e_477" class="t s2_477">locked cache line. </span>
<span id="t1f_477" class="t s2_477">• </span><span id="t1g_477" class="t s2_477">Establish specific rules for when multiple TLB matches can be reported (on writes </span>
<span id="t1h_477" class="t s2_477">only). This makes software handling easier. </span>
<span id="t1i_477" class="t s2_477">2.50 </span><span id="t1j_477" class="t s2_477">July 1, 2005 </span><span id="t1k_477" class="t s2_477">Changes in this revision: </span>
<span id="t1l_477" class="t s2_477">• </span><span id="t1m_477" class="t s2_477">Correct figure label in LWR instruction (it was incorrectly specified as LWL). </span>
<span id="t1n_477" class="t s2_477">• </span><span id="t1o_477" class="t s2_477">Update all files to FrameMaker 7.1. </span>
<span id="t1p_477" class="t s2_477">• </span><span id="t1q_477" class="t s2_477">Include support for implementation-dependent hardware registers via RDHWR. </span>
<span id="t1r_477" class="t s2_477">• </span><span id="t1s_477" class="t s2_477">Indicate that it is implementation-dependent whether prefetch instructions cause </span>
<span id="t1t_477" class="t s2_477">EJTAG data breakpoint exceptions on an address match, and suggest that the pre- </span>
<span id="t1u_477" class="t s2_477">ferred implementation is not to cause an exception. </span>
<span id="t1v_477" class="t s2_477">• </span><span id="t1w_477" class="t s2_477">Correct the MIPS32 pseudocode for the LDC1, LDXC1, LUXC1, SDC1, SDXC1, </span>
<span id="t1x_477" class="t s2_477">and SUXC1 instructions to reflect the Release 2 ability to have a 64-bit FPU on a 32- </span>
<span id="t1y_477" class="t s2_477">bit CPU. The correction simplifies the code by using the ValueFPR and StoreFPR </span>
<span id="t1z_477" class="t s2_477">functions, which correctly implement the Release 2 access to the FPRs. </span>
<span id="t20_477" class="t s2_477">• </span><span id="t21_477" class="t s2_477">Add an explicit recommendation that all cache operations that require an index be </span>
<span id="t22_477" class="t s2_477">done by converting the index to a kseg0 address before performing the cache opera- </span>
<span id="t23_477" class="t s2_477">tion. </span>
<span id="t24_477" class="t s2_477">• </span><span id="t25_477" class="t s2_477">Expand on restrictions on the PREF instruction in cases where the effective address </span>
<span id="t26_477" class="t s2_477">has an uncached coherency attribute. </span>
<span id="t27_477" class="t s2_477">• </span>
<span id="t28_477" class="t s3_477">Revision </span><span id="t29_477" class="t s3_477">Date </span><span id="t2a_477" class="t s3_477">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
