Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar  9 12:56:49 2020
| Host         : DESKTOP-B3USB5J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OTTER_Wrapper_control_sets_placed.rpt
| Design       : OTTER_Wrapper
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            3 |
|      6 |            1 |
|      8 |            1 |
|     14 |            1 |
|    16+ |           12 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              52 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             124 |           18 |
| Yes          | No                    | No                     |             200 |           45 |
| Yes          | No                    | Yes                    |              64 |           11 |
| Yes          | Yes                   | No                     |              96 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+------------------------------------------+--------------------------------------------+------------------+----------------+
|            Clock Signal            |               Enable Signal              |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+------------------------------------+------------------------------------------+--------------------------------------------+------------------+----------------+
|  my_otter/cu_fsm/NS_reg[1]_i_2_n_0 |                                          |                                            |                1 |              4 |
|  SSG_DISP/CathMod/s_clk_500        |                                          | SSG_DISP/CathMod/r_disp_digit[0]_i_1_n_0   |                1 |              4 |
|  SSG_DISP/CathMod/s_clk_500        |                                          | SSG_DISP/CathMod/r_disp_digit[0]           |                1 |              4 |
|  CLK_IBUF_BUFG                     |                                          |                                            |                2 |              6 |
|  sclk_BUFG                         | my_otter/cu_fsm/memory_reg_mux_sel_reg_7 |                                            |                2 |              8 |
|  sclk_BUFG                         |                                          | DB/s_db_count[7]_i_1_n_0                   |                3 |             14 |
|  SSG_DISP/CathMod/s_clk_500        |                                          |                                            |                7 |             18 |
|  sclk_BUFG                         |                                          |                                            |                9 |             24 |
|  sclk_BUFG                         | my_otter/otter_memory/ioBuffer_reg[0]_0  | my_otter/otter_memory/ioBuffer[15]_i_1_n_0 |               11 |             32 |
|  sclk_BUFG                         | my_otter/otter_memory/E[0]               |                                            |                5 |             32 |
|  sclk_BUFG                         | my_otter/otter_memory/LEDS_reg[0][0]     |                                            |                9 |             32 |
|  CLK_IBUF_BUFG                     |                                          | SSG_DISP/CathMod/clear                     |                5 |             40 |
|  CLK_IBUF_BUFG                     |                                          | clkDIv/sclk_0                              |                8 |             62 |
|  sclk_BUFG                         | my_otter/cu_fsm/E[0]                     | BTNC_IBUF                                  |               11 |             64 |
|  sclk_BUFG                         | my_otter/cu_fsm/CSR_MEPC_reg[31][0]      |                                            |               18 |             64 |
|  sclk_BUFG                         | my_otter/otter_memory/CSR_MTVEC_reg[31]  | my_otter/otter_memory/CSR_MTVEC_reg[0]_1   |               17 |             64 |
|  sclk_BUFG                         | reg_file_reg_r1_0_31_0_5_i_113_n_0       |                                            |               11 |             64 |
|  sclk_BUFG                         | my_otter/otter_memory/p_0_in             |                                            |               12 |            192 |
+------------------------------------+------------------------------------------+--------------------------------------------+------------------+----------------+


