# compile verilog/system verilog design source files
verilog xil_defaultlib  "Main_tb_time_impl.v"
verilog xil_defaultlib  "../../../../preject.srcs/sim_1/new/Main_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
