{
    "filename": "machine0/rece_dec.v",
    "coq_project": "distributed-reference-counting",
    "vernac_cmds": [
        [
            "Require Export init.",
            "VernacRequire",
            "7ed13468481cca362af4e9e8c26e890fb8a558af"
        ],
        [
            "Require Export table_act.",
            "VernacRequire",
            "f8d26562fda48a55ef32e0e88e4cdda754589b3b"
        ],
        [
            "Require Export mess_act.",
            "VernacRequire",
            "85b57aefbb059439802a5a3f64012bc9fa6432e7"
        ],
        [
            "Unset Standard Proposition Elimination Names.",
            "VernacUnsetOption",
            "911574cdf91989455d0d3d11c7a9b0ca10fd1ae6"
        ],
        [
            "Section DEF_REC_DEC.",
            "VernacBeginSection",
            "c76523be268abff3f241c0e7c07408e3da30b276"
        ],
        [
            "Definition rec_dec_trans (c : Config) (s1 s2 : Site) := mkconfig (S (time c)) (dt c) (Dec_send_table (st c) s2) (rt c) (Collect_message (bm c) s1 s2).",
            "VernacDefinition",
            "f39545640cff918232f2ebe03e5fa15f96d20cb6"
        ],
        [
            "End DEF_REC_DEC.",
            "VernacEndSegment",
            "a0ead248d7ba5e8992828f166429332b3d12416d"
        ],
        [
            "Section REC_DEC_EFFECT.",
            "VernacBeginSection",
            "aa613d59f8b89bd88cf5a03a4fcc9417cfa00ec3"
        ],
        [
            "Variable c0 : Config.",
            "VernacAssumption",
            "c7a02d67abcf243788e196bb00e83e77a1c6457d"
        ],
        [
            "Variable s0 s1 s2 : Site.",
            "VernacAssumption",
            "f5d99e5a92d2ec70d07bbd264e94bc08381201ae"
        ],
        [
            "Lemma rdec_trans_le_dt_time : dt c0 s0 <= time c0 -> dt (rec_dec_trans c0 s1 s2) s0 <= time (rec_dec_trans c0 s1 s2).",
            "VernacStartTheoremProof",
            "0f4487f31752790d1714f6baf27c16db03ea516f"
        ],
        [
            "simpl in |- *; auto.",
            "VernacExtend",
            "9b631374b1d3067f703fd99c5dc6e1e5c8405957"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rdec_trans_diff_site : forall s3 s4 : Site, (In_queue Message copy (bm c0 s3 s4) -> s3 <> s4) -> In_queue Message copy (bm (rec_dec_trans c0 s1 s2) s3 s4) -> s3 <> s4.",
            "VernacStartTheoremProof",
            "c5c0e2d3641d04814dc7f6b9356e9175513b9df6"
        ],
        [
            "simpl in |- *; intros; apply H.",
            "VernacExtend",
            "40e955530c6d08f829f8392bc39326e321ccc0fd"
        ],
        [
            "apply in_collect with (s1 := s1) (s2 := s2); trivial.",
            "VernacExtend",
            "907dea32cd34f45dbe27105036396deca48dbf26"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rdec_trans_st : st (rec_dec_trans c0 s1 s2) s0 = (if eq_site_dec s0 s2 then (st c0 s0 - 1)%Z else st c0 s0).",
            "VernacStartTheoremProof",
            "b446f3b1fa90fc0855fd1b3d229f1d05290226d9"
        ],
        [
            "simpl in |- *; case (eq_site_dec s0 s2); intro.",
            "VernacExtend",
            "51557d89fcbe325d614ec1af34ec30be2e921f0c"
        ],
        [
            "rewrite e; apply pred_dec_send_table.",
            "VernacExtend",
            "da0fd70cc52c77a3a34ad9527c127a512301148b"
        ],
        [
            "apply no_dec_send_table; auto.",
            "VernacExtend",
            "cd402cb55a0212a6c939426d03d7ed4aeba38ee9"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rdec_trans_in_queue : forall s3 s4 : Site, In_queue Message (inc_dec s0) (bm (rec_dec_trans c0 s1 s2) s3 s4) -> In_queue Message (inc_dec s0) (bm c0 s3 s4).",
            "VernacStartTheoremProof",
            "8afacf35719b1cae9680234cd43230257e2a1c75"
        ],
        [
            "simpl in |- *; intros.",
            "VernacExtend",
            "429a59199da524088af55673600740ccc58db31e"
        ],
        [
            "apply in_collect with (s1 := s1) (s2 := s2); auto.",
            "VernacExtend",
            "76ed3f3b4ddb87a8daeacb49195161f2b7c26cde"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rdec_trans_st_rt : ((st c0 s0 > 0)%Z -> rt c0 s0 = true) -> (st (rec_dec_trans c0 s1 s2) s0 > 0)%Z -> rt (rec_dec_trans c0 s1 s2) s0 = true.",
            "VernacStartTheoremProof",
            "31d9f93eb0745855227f86a3061bf7f574856127"
        ],
        [
            "rewrite rdec_trans_st; simpl in |- *; case (eq_site_dec s0 s2); intro.",
            "VernacExtend",
            "90145dff1f84f12ea5d7791dbbc7491faec91dee"
        ],
        [
            "intros; apply H; omega.",
            "VernacExtend",
            "3f1df1a7a911768269fa1871ad63e725559e4847"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End REC_DEC_EFFECT.",
            "VernacEndSegment",
            "4d12d13b2ff53687535cda0939f7e88635b76888"
        ],
        [
            "Section REC_DEC_CTRL.",
            "VernacBeginSection",
            "d2527c128deae5c7a0622fcbc75a87642e33ba3a"
        ],
        [
            "Variable c0 : Config.",
            "VernacAssumption",
            "c7a02d67abcf243788e196bb00e83e77a1c6457d"
        ],
        [
            "Variable s0 s1 s2 : Site.",
            "VernacAssumption",
            "f5d99e5a92d2ec70d07bbd264e94bc08381201ae"
        ],
        [
            "Hypothesis first_mess : first Message (bm c0 s1 s2) = value Message dec.",
            "VernacAssumption",
            "66762df96730b5e74444cbc48b3f3facd9c73fed"
        ],
        [
            "Lemma rdec_trans_ctrl_copy : forall s3 : Site, ctrl_copy s0 s3 (bm (rec_dec_trans c0 s1 s2)) = ctrl_copy s0 s3 (bm c0).",
            "VernacStartTheoremProof",
            "0ab56ba437b83566b125486e68dcf945d56bea00"
        ],
        [
            "intros; unfold ctrl_copy in |- *; simpl in |- *.",
            "VernacExtend",
            "10cb8e1608a786cca8a8cea802af224078930580"
        ],
        [
            "apply diff_collect_card_mess.",
            "VernacExtend",
            "c2033b149366c865ee53bdf2ea934fd0191be544"
        ],
        [
            "apply diff_or_elsewhere with (m := dec); [ trivial | discriminate ].",
            "VernacExtend",
            "cc7218be22a654fcd92ddc3448663c9e5c90057c"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rdec_trans_ctrl_dec : forall s3 : Site, ctrl_dec s0 s3 (bm (rec_dec_trans c0 s1 s2)) = (if eq_site_dec s0 s2 then if eq_site_dec s3 s1 then (ctrl_dec s0 s3 (bm c0) - 1)%Z else ctrl_dec s0 s3 (bm c0) else ctrl_dec s0 s3 (bm c0)).",
            "VernacStartTheoremProof",
            "c9403a6c837a4083ac798d6bf52500e340063713"
        ],
        [
            "intros; unfold ctrl_dec in |- *; simpl in |- *.",
            "VernacExtend",
            "9b9bef68c0bec336819032a940d801f705091a4b"
        ],
        [
            "case (eq_site_dec s0 s2); intro.",
            "VernacExtend",
            "ae33244c2ce952211d5ba4482b1043ff7a4be336"
        ],
        [
            "case (eq_site_dec s3 s1); intro.",
            "VernacExtend",
            "240c8483a21840f4dac6d8f0b76281155980ac74"
        ],
        [
            "rewrite e; rewrite e0; apply collect_card_mess; trivial.",
            "VernacExtend",
            "f6b8af793926a6db9c08399d4c97b0eb8826dff9"
        ],
        [
            "apply diff_collect_card_mess; auto.",
            "VernacExtend",
            "eb78f3880ab2f708159bdc73f944ecae73bcdbad"
        ],
        [
            "apply diff_collect_card_mess; auto.",
            "VernacExtend",
            "eb78f3880ab2f708159bdc73f944ecae73bcdbad"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rdec_trans_ctrl_inc : forall s3 : Site, ctrl_inc s0 s3 (bm (rec_dec_trans c0 s1 s2)) = ctrl_inc s0 s3 (bm c0).",
            "VernacStartTheoremProof",
            "6fbc41fbd8d2a6b799be1b4f3f9f529f84a558aa"
        ],
        [
            "intros; unfold ctrl_inc in |- *; simpl in |- *.",
            "VernacExtend",
            "135f8e1d52a81f90094ceb6c0153c4c7c9326538"
        ],
        [
            "apply diff_collect_card_mess.",
            "VernacExtend",
            "c2033b149366c865ee53bdf2ea934fd0191be544"
        ],
        [
            "apply diff_or_elsewhere with (m := dec); [ trivial | discriminate ].",
            "VernacExtend",
            "cc7218be22a654fcd92ddc3448663c9e5c90057c"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Remark rdec_trans_sigma_copy : sigma_ctrl_copy s0 (bm (rec_dec_trans c0 s1 s2)) = sigma_ctrl_copy s0 (bm c0).",
            "VernacStartTheoremProof",
            "f7f195c15a3a305a5410ec3fe1238cc5e7785dd4"
        ],
        [
            "intros; unfold sigma_ctrl_copy in |- *.",
            "VernacExtend",
            "5fce85c78385dc6d4325eb0fb6f9a0642cbc18d4"
        ],
        [
            "apply sigma_simpl; intros; apply rdec_trans_ctrl_copy.",
            "VernacExtend",
            "d91d689cab4f1921b2ded185658ea03687f044aa"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Remark rdec_trans_sigma_dec : sigma_ctrl_dec s0 (bm (rec_dec_trans c0 s1 s2)) = (if eq_site_dec s0 s2 then (sigma_ctrl_dec s0 (bm c0) - 1)%Z else sigma_ctrl_dec s0 (bm c0)).",
            "VernacStartTheoremProof",
            "501fec2ebb059636be8c0f48333a604185709e5a"
        ],
        [
            "intros; unfold sigma_ctrl_dec in |- *.",
            "VernacExtend",
            "cf95a8d3633306b722fd4f486424a53f174bf8cb"
        ],
        [
            "case (eq_site_dec s0 s2); intro.",
            "VernacExtend",
            "ae33244c2ce952211d5ba4482b1043ff7a4be336"
        ],
        [
            "apply sigma__pred with (eq_E_dec := eq_site_dec) (x0 := s1).",
            "VernacExtend",
            "347e71dbbd6d8bcecf9e80349c8d3eb1098652cd"
        ],
        [
            "exact finite_site.",
            "VernacExtend",
            "8fa725edc657e5b2faf78256b647f13ef1ff3f87"
        ],
        [
            "rewrite rdec_trans_ctrl_dec.",
            "VernacExtend",
            "8f516dc2cfbee61885dc64fa76b4759f1b9aef3f"
        ],
        [
            "rewrite e; do 2 rewrite case_eq; trivial.",
            "VernacExtend",
            "1f32bf8027fbf431ad95e628a168a2d952b4720b"
        ],
        [
            "intros; rewrite rdec_trans_ctrl_dec.",
            "VernacExtend",
            "b9c4a62f18b54c8757b86a67578f34527efcb178"
        ],
        [
            "rewrite e; rewrite case_eq; apply case_ineq; trivial.",
            "VernacExtend",
            "41db580bc3cd5c3849751b5ef5e771bb655d723f"
        ],
        [
            "apply sigma_simpl; intros; rewrite rdec_trans_ctrl_dec.",
            "VernacExtend",
            "f571eda8982b131c9253cb4e78f1f1ac25546441"
        ],
        [
            "apply case_ineq; trivial.",
            "VernacExtend",
            "65156e68f15bd790c48a85168ac71b0bab6bee0b"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Remark rdec_trans_sigma_inc : sigma_ctrl_inc s0 (bm (rec_dec_trans c0 s1 s2)) = sigma_ctrl_inc s0 (bm c0).",
            "VernacStartTheoremProof",
            "85a875adfd4261c04cfae132c6067d82104c76b7"
        ],
        [
            "intros; unfold sigma_ctrl_inc in |- *.",
            "VernacExtend",
            "928aeb8f6b1416ef90f495e5c306cde7855e5a22"
        ],
        [
            "apply sigma_simpl; intros; apply rdec_trans_ctrl_inc.",
            "VernacExtend",
            "e1504108a3c537357def1bbc6b60ef94b689e572"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rdec_trans_sigma_ctrl : sigma_ctrl s0 (bm (rec_dec_trans c0 s1 s2)) = (if eq_site_dec s0 s2 then (sigma_ctrl s0 (bm c0) - 1)%Z else sigma_ctrl s0 (bm c0)).",
            "VernacStartTheoremProof",
            "d678c05c974d25be8c1aa94386776820f2315751"
        ],
        [
            "intros; unfold sigma_ctrl in |- *.",
            "VernacExtend",
            "8fdf3c67055335bf906f5c7ff2715b99aaee9be0"
        ],
        [
            "rewrite rdec_trans_sigma_copy.",
            "VernacExtend",
            "e959f6f94aa865f2a3c290965b93d6593b65fd19"
        ],
        [
            "rewrite rdec_trans_sigma_dec.",
            "VernacExtend",
            "50db8e3c98baf0ba72c04e5e021b0e6f5d456029"
        ],
        [
            "rewrite rdec_trans_sigma_inc.",
            "VernacExtend",
            "ed5cd0ee34754a098a8715359a4df42dd2e10807"
        ],
        [
            "case (eq_site_dec s0 s2); intro.",
            "VernacExtend",
            "ae33244c2ce952211d5ba4482b1043ff7a4be336"
        ],
        [
            "omega.",
            "VernacExtend",
            "32c6c865d255452c7e10c77111456d1981cede39"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End REC_DEC_CTRL.",
            "VernacEndSegment",
            "3e582ffc3caa435db4d865335913f52e61aaa1c5"
        ],
        [
            "Section REC_DEC_XY.",
            "VernacBeginSection",
            "1d514348d886172f1cf13d28e6b267146eb593f1"
        ],
        [
            "Variable c0 : Config.",
            "VernacAssumption",
            "c7a02d67abcf243788e196bb00e83e77a1c6457d"
        ],
        [
            "Variable s1 s2 : Site.",
            "VernacAssumption",
            "088454a1f7aed669d08bece9a4835bd191ae2156"
        ],
        [
            "Hypothesis first_mess : first Message (bm c0 s1 s2) = value Message dec.",
            "VernacAssumption",
            "66762df96730b5e74444cbc48b3f3facd9c73fed"
        ],
        [
            "Remark rdec_trans_xi : forall s0 : Site, xi (rec_dec_trans c0 s1 s2) s0 = (if eq_site_dec owner s2 then if eq_site_dec s0 s1 then (xi c0 s0 - 1)%Z else xi c0 s0 else xi c0 s0).",
            "VernacStartTheoremProof",
            "04376cd261b41a1ddad7c5cd69ddf6e19b7da065"
        ],
        [
            "intro; unfold xi in |- *.",
            "VernacExtend",
            "05d34ae5f19b63108613417ffb793999694d2636"
        ],
        [
            "rewrite rdec_trans_ctrl_copy.",
            "VernacExtend",
            "595a80d783dc763c932e80e6eac54d88d23d8d8c"
        ],
        [
            "rewrite rdec_trans_ctrl_dec.",
            "VernacExtend",
            "8f516dc2cfbee61885dc64fa76b4759f1b9aef3f"
        ],
        [
            "simpl in |- *; case (eq_site_dec owner s2); intro.",
            "VernacExtend",
            "ce99ddbca8663c089ca9c3d97a30ef49dfff983d"
        ],
        [
            "case (eq_site_dec s0 s1); intro.",
            "VernacExtend",
            "a5564020b141ec93b0978b74a49d65bad19c63e1"
        ],
        [
            "omega.",
            "VernacExtend",
            "32c6c865d255452c7e10c77111456d1981cede39"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Remark rdec_trans_yi : forall s0 : Site, yi (rec_dec_trans c0 s1 s2) s0 = yi c0 s0.",
            "VernacStartTheoremProof",
            "5b06fc50b61ae3eda0b351a53e7fb408efe08a33"
        ],
        [
            "intro; unfold yi in |- *; apply sigma_simpl.",
            "VernacExtend",
            "0f1dab220fa5180d43247b57f06b74840284bc23"
        ],
        [
            "intros; apply rdec_trans_ctrl_inc; trivial.",
            "VernacExtend",
            "0e01f23ffea0a18139931024686e227d75dae954"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rdec_trans_sigma_xi : sigma_xi (rec_dec_trans c0 s1 s2) = (if eq_site_dec owner s2 then (sigma_xi c0 - 1)%Z else sigma_xi c0).",
            "VernacStartTheoremProof",
            "bf062d3c559035edb2792eafd07fbe821c1abc1e"
        ],
        [
            "unfold sigma_xi in |- *; case (eq_site_dec owner s2); intro.",
            "VernacExtend",
            "98985c90925b9cdb70a030477eabe30e85c92475"
        ],
        [
            "apply sigma__pred with (eq_E_dec := eq_site_dec) (x0 := s1).",
            "VernacExtend",
            "347e71dbbd6d8bcecf9e80349c8d3eb1098652cd"
        ],
        [
            "exact finite_site.",
            "VernacExtend",
            "8fa725edc657e5b2faf78256b647f13ef1ff3f87"
        ],
        [
            "rewrite rdec_trans_xi.",
            "VernacExtend",
            "c86cc7640554ff423b4e7fa412a3929db3b40069"
        ],
        [
            "rewrite e; rewrite case_eq; apply case_eq.",
            "VernacExtend",
            "653afdaeefcf03b0507377574c3167114828a18b"
        ],
        [
            "intros; rewrite rdec_trans_xi.",
            "VernacExtend",
            "af9d245691d82d305da7d6dc4c66722472b645f9"
        ],
        [
            "rewrite e; rewrite case_eq; apply case_ineq; trivial.",
            "VernacExtend",
            "41db580bc3cd5c3849751b5ef5e771bb655d723f"
        ],
        [
            "apply sigma_simpl.",
            "VernacExtend",
            "bb8bf8db01f9a419cf900f6276a9a4284cb2ad03"
        ],
        [
            "intros; rewrite rdec_trans_xi.",
            "VernacExtend",
            "af9d245691d82d305da7d6dc4c66722472b645f9"
        ],
        [
            "apply case_ineq; trivial.",
            "VernacExtend",
            "65156e68f15bd790c48a85168ac71b0bab6bee0b"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rdec_trans_sigma_yi : sigma_yi (rec_dec_trans c0 s1 s2) = sigma_yi c0.",
            "VernacStartTheoremProof",
            "1f3006fd6541f84774d025acba2421c9ed9bd290"
        ],
        [
            "unfold sigma_yi in |- *; apply sigma_simpl; intros; apply rdec_trans_yi.",
            "VernacExtend",
            "63f0dfdd168f297d8aac09243849a1dc792df46a"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End REC_DEC_XY.",
            "VernacEndSegment",
            "3a3992004472bc48c9f978fc2b5f28c69e6923dd"
        ],
        [
            "Section REC_DEC_ALT.",
            "VernacBeginSection",
            "a357843220e60640e620955bc4a611da1ad1a429"
        ],
        [
            "Variable c0 : Config.",
            "VernacAssumption",
            "c7a02d67abcf243788e196bb00e83e77a1c6457d"
        ],
        [
            "Variable s0 s1 s2 : Site.",
            "VernacAssumption",
            "f5d99e5a92d2ec70d07bbd264e94bc08381201ae"
        ],
        [
            "Lemma rdec_trans_D : D_queue (bm c0 s0 owner) -> D_queue (bm (rec_dec_trans c0 s1 s2) s0 owner).",
            "VernacStartTheoremProof",
            "1705da08748a69345b46594ab141e46a3b8f55f0"
        ],
        [
            "simpl in |- *; intros; apply D_collect; trivial.",
            "VernacExtend",
            "ca2b4dde67beb61f1b90547358889f2dfd0a688a"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rdec_trans_alt : alternate (bm c0 s0 owner) -> alternate (bm (rec_dec_trans c0 s1 s2) s0 owner).",
            "VernacStartTheoremProof",
            "36aa1d475d3ebccb92ba6ba74ecfd6950d090a29"
        ],
        [
            "intros; simpl in |- *; apply alt_collect; trivial.",
            "VernacExtend",
            "764a4e9c8d299d86660e77992227983c458c4d53"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End REC_DEC_ALT.",
            "VernacEndSegment",
            "0e089d28c5553c1ad3fdc9857ef9b6b187af3aff"
        ],
        [
            "Section REC_DEC_RELAT.",
            "VernacBeginSection",
            "eaf8c1889c8824b11d86d0aa50830e1bfd804ca0"
        ],
        [
            "Variable c0 : Config.",
            "VernacAssumption",
            "c7a02d67abcf243788e196bb00e83e77a1c6457d"
        ],
        [
            "Variable s1 s2 : Site.",
            "VernacAssumption",
            "088454a1f7aed669d08bece9a4835bd191ae2156"
        ],
        [
            "Remark rdec_trans_parent : forall s3 s4 : Site, parent (rec_dec_trans c0 s1 s2) s4 s3 -> parent c0 s4 s3.",
            "VernacStartTheoremProof",
            "305ab48dd62112ae5efea072eb80e478ab5f8813"
        ],
        [
            "intros; elim H.",
            "VernacExtend",
            "7440f2d38440c07e4eab58ded2b5cce41bcd3378"
        ],
        [
            "intros; apply parent_intro.",
            "VernacExtend",
            "5b8ae80e8ff7038c7baf54cb77778c5593f6980b"
        ],
        [
            "apply rdec_trans_in_queue with (s1 := s1) (s2 := s2); trivial.",
            "VernacExtend",
            "05d2e964e083af809bd786306d9a2bdf9954e767"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rdec_trans_parent_cr : forall s3 s4 : Site, (parent c0 s3 s4 -> dt c0 s3 < dt c0 s4) -> parent (rec_dec_trans c0 s1 s2) s3 s4 -> dt (rec_dec_trans c0 s1 s2) s3 < dt (rec_dec_trans c0 s1 s2) s4.",
            "VernacStartTheoremProof",
            "bb575720f450d15630d75dfb2da2f8fbd6456c36"
        ],
        [
            "simpl in |- *; intros; apply H.",
            "VernacExtend",
            "40e955530c6d08f829f8392bc39326e321ccc0fd"
        ],
        [
            "apply rdec_trans_parent; trivial.",
            "VernacExtend",
            "ee07826c27df3eba80466f83707c369025e119e2"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End REC_DEC_RELAT.",
            "VernacEndSegment",
            "d6e4f75e7d41b2d8bbf346581ef6254fa1dabc0a"
        ]
    ],
    "proofs": [
        {
            "name": "rdec_trans_le_dt_time",
            "line_nb": 10,
            "steps": [
                {
                    "command": [
                        "simpl in |- *; auto.",
                        "VernacExtend",
                        "9b631374b1d3067f703fd99c5dc6e1e5c8405957"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rdec_trans_diff_site",
            "line_nb": 13,
            "steps": [
                {
                    "command": [
                        "simpl in |- *; intros; apply H.",
                        "VernacExtend",
                        "40e955530c6d08f829f8392bc39326e321ccc0fd"
                    ]
                },
                {
                    "command": [
                        "apply in_collect with (s1 := s1) (s2 := s2); trivial.",
                        "VernacExtend",
                        "907dea32cd34f45dbe27105036396deca48dbf26"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rdec_trans_st",
            "line_nb": 17,
            "steps": [
                {
                    "command": [
                        "simpl in |- *; case (eq_site_dec s0 s2); intro.",
                        "VernacExtend",
                        "51557d89fcbe325d614ec1af34ec30be2e921f0c"
                    ]
                },
                {
                    "command": [
                        "rewrite e; apply pred_dec_send_table.",
                        "VernacExtend",
                        "da0fd70cc52c77a3a34ad9527c127a512301148b"
                    ]
                },
                {
                    "command": [
                        "apply no_dec_send_table; auto.",
                        "VernacExtend",
                        "cd402cb55a0212a6c939426d03d7ed4aeba38ee9"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rdec_trans_in_queue",
            "line_nb": 22,
            "steps": [
                {
                    "command": [
                        "simpl in |- *; intros.",
                        "VernacExtend",
                        "429a59199da524088af55673600740ccc58db31e"
                    ]
                },
                {
                    "command": [
                        "apply in_collect with (s1 := s1) (s2 := s2); auto.",
                        "VernacExtend",
                        "76ed3f3b4ddb87a8daeacb49195161f2b7c26cde"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rdec_trans_st_rt",
            "line_nb": 26,
            "steps": [
                {
                    "command": [
                        "rewrite rdec_trans_st; simpl in |- *; case (eq_site_dec s0 s2); intro.",
                        "VernacExtend",
                        "90145dff1f84f12ea5d7791dbbc7491faec91dee"
                    ]
                },
                {
                    "command": [
                        "intros; apply H; omega.",
                        "VernacExtend",
                        "3f1df1a7a911768269fa1871ad63e725559e4847"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rdec_trans_ctrl_copy",
            "line_nb": 36,
            "steps": [
                {
                    "command": [
                        "intros; unfold ctrl_copy in |- *; simpl in |- *.",
                        "VernacExtend",
                        "10cb8e1608a786cca8a8cea802af224078930580"
                    ]
                },
                {
                    "command": [
                        "apply diff_collect_card_mess.",
                        "VernacExtend",
                        "c2033b149366c865ee53bdf2ea934fd0191be544"
                    ]
                },
                {
                    "command": [
                        "apply diff_or_elsewhere with (m := dec); [ trivial | discriminate ].",
                        "VernacExtend",
                        "cc7218be22a654fcd92ddc3448663c9e5c90057c"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rdec_trans_ctrl_dec",
            "line_nb": 41,
            "steps": [
                {
                    "command": [
                        "intros; unfold ctrl_dec in |- *; simpl in |- *.",
                        "VernacExtend",
                        "9b9bef68c0bec336819032a940d801f705091a4b"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s0 s2); intro.",
                        "VernacExtend",
                        "ae33244c2ce952211d5ba4482b1043ff7a4be336"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s3 s1); intro.",
                        "VernacExtend",
                        "240c8483a21840f4dac6d8f0b76281155980ac74"
                    ]
                },
                {
                    "command": [
                        "rewrite e; rewrite e0; apply collect_card_mess; trivial.",
                        "VernacExtend",
                        "f6b8af793926a6db9c08399d4c97b0eb8826dff9"
                    ]
                },
                {
                    "command": [
                        "apply diff_collect_card_mess; auto.",
                        "VernacExtend",
                        "eb78f3880ab2f708159bdc73f944ecae73bcdbad"
                    ]
                },
                {
                    "command": [
                        "apply diff_collect_card_mess; auto.",
                        "VernacExtend",
                        "eb78f3880ab2f708159bdc73f944ecae73bcdbad"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rdec_trans_ctrl_inc",
            "line_nb": 49,
            "steps": [
                {
                    "command": [
                        "intros; unfold ctrl_inc in |- *; simpl in |- *.",
                        "VernacExtend",
                        "135f8e1d52a81f90094ceb6c0153c4c7c9326538"
                    ]
                },
                {
                    "command": [
                        "apply diff_collect_card_mess.",
                        "VernacExtend",
                        "c2033b149366c865ee53bdf2ea934fd0191be544"
                    ]
                },
                {
                    "command": [
                        "apply diff_or_elsewhere with (m := dec); [ trivial | discriminate ].",
                        "VernacExtend",
                        "cc7218be22a654fcd92ddc3448663c9e5c90057c"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rdec_trans_sigma_copy",
            "line_nb": 54,
            "steps": [
                {
                    "command": [
                        "intros; unfold sigma_ctrl_copy in |- *.",
                        "VernacExtend",
                        "5fce85c78385dc6d4325eb0fb6f9a0642cbc18d4"
                    ]
                },
                {
                    "command": [
                        "apply sigma_simpl; intros; apply rdec_trans_ctrl_copy.",
                        "VernacExtend",
                        "d91d689cab4f1921b2ded185658ea03687f044aa"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rdec_trans_sigma_dec",
            "line_nb": 58,
            "steps": [
                {
                    "command": [
                        "intros; unfold sigma_ctrl_dec in |- *.",
                        "VernacExtend",
                        "cf95a8d3633306b722fd4f486424a53f174bf8cb"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s0 s2); intro.",
                        "VernacExtend",
                        "ae33244c2ce952211d5ba4482b1043ff7a4be336"
                    ]
                },
                {
                    "command": [
                        "apply sigma__pred with (eq_E_dec := eq_site_dec) (x0 := s1).",
                        "VernacExtend",
                        "347e71dbbd6d8bcecf9e80349c8d3eb1098652cd"
                    ]
                },
                {
                    "command": [
                        "exact finite_site.",
                        "VernacExtend",
                        "8fa725edc657e5b2faf78256b647f13ef1ff3f87"
                    ]
                },
                {
                    "command": [
                        "rewrite rdec_trans_ctrl_dec.",
                        "VernacExtend",
                        "8f516dc2cfbee61885dc64fa76b4759f1b9aef3f"
                    ]
                },
                {
                    "command": [
                        "rewrite e; do 2 rewrite case_eq; trivial.",
                        "VernacExtend",
                        "1f32bf8027fbf431ad95e628a168a2d952b4720b"
                    ]
                },
                {
                    "command": [
                        "intros; rewrite rdec_trans_ctrl_dec.",
                        "VernacExtend",
                        "b9c4a62f18b54c8757b86a67578f34527efcb178"
                    ]
                },
                {
                    "command": [
                        "rewrite e; rewrite case_eq; apply case_ineq; trivial.",
                        "VernacExtend",
                        "41db580bc3cd5c3849751b5ef5e771bb655d723f"
                    ]
                },
                {
                    "command": [
                        "apply sigma_simpl; intros; rewrite rdec_trans_ctrl_dec.",
                        "VernacExtend",
                        "f571eda8982b131c9253cb4e78f1f1ac25546441"
                    ]
                },
                {
                    "command": [
                        "apply case_ineq; trivial.",
                        "VernacExtend",
                        "65156e68f15bd790c48a85168ac71b0bab6bee0b"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rdec_trans_sigma_inc",
            "line_nb": 70,
            "steps": [
                {
                    "command": [
                        "intros; unfold sigma_ctrl_inc in |- *.",
                        "VernacExtend",
                        "928aeb8f6b1416ef90f495e5c306cde7855e5a22"
                    ]
                },
                {
                    "command": [
                        "apply sigma_simpl; intros; apply rdec_trans_ctrl_inc.",
                        "VernacExtend",
                        "e1504108a3c537357def1bbc6b60ef94b689e572"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rdec_trans_xi",
            "line_nb": 88,
            "steps": [
                {
                    "command": [
                        "intro; unfold xi in |- *.",
                        "VernacExtend",
                        "05d34ae5f19b63108613417ffb793999694d2636"
                    ]
                },
                {
                    "command": [
                        "rewrite rdec_trans_ctrl_copy.",
                        "VernacExtend",
                        "595a80d783dc763c932e80e6eac54d88d23d8d8c"
                    ]
                },
                {
                    "command": [
                        "rewrite rdec_trans_ctrl_dec.",
                        "VernacExtend",
                        "8f516dc2cfbee61885dc64fa76b4759f1b9aef3f"
                    ]
                },
                {
                    "command": [
                        "simpl in |- *; case (eq_site_dec owner s2); intro.",
                        "VernacExtend",
                        "ce99ddbca8663c089ca9c3d97a30ef49dfff983d"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s0 s1); intro.",
                        "VernacExtend",
                        "a5564020b141ec93b0978b74a49d65bad19c63e1"
                    ]
                },
                {
                    "command": [
                        "omega.",
                        "VernacExtend",
                        "32c6c865d255452c7e10c77111456d1981cede39"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rdec_trans_yi",
            "line_nb": 100,
            "steps": [
                {
                    "command": [
                        "intro; unfold yi in |- *; apply sigma_simpl.",
                        "VernacExtend",
                        "0f1dab220fa5180d43247b57f06b74840284bc23"
                    ]
                },
                {
                    "command": [
                        "intros; apply rdec_trans_ctrl_inc; trivial.",
                        "VernacExtend",
                        "0e01f23ffea0a18139931024686e227d75dae954"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rdec_trans_sigma_xi",
            "line_nb": 104,
            "steps": [
                {
                    "command": [
                        "unfold sigma_xi in |- *; case (eq_site_dec owner s2); intro.",
                        "VernacExtend",
                        "98985c90925b9cdb70a030477eabe30e85c92475"
                    ]
                },
                {
                    "command": [
                        "apply sigma__pred with (eq_E_dec := eq_site_dec) (x0 := s1).",
                        "VernacExtend",
                        "347e71dbbd6d8bcecf9e80349c8d3eb1098652cd"
                    ]
                },
                {
                    "command": [
                        "exact finite_site.",
                        "VernacExtend",
                        "8fa725edc657e5b2faf78256b647f13ef1ff3f87"
                    ]
                },
                {
                    "command": [
                        "rewrite rdec_trans_xi.",
                        "VernacExtend",
                        "c86cc7640554ff423b4e7fa412a3929db3b40069"
                    ]
                },
                {
                    "command": [
                        "rewrite e; rewrite case_eq; apply case_eq.",
                        "VernacExtend",
                        "653afdaeefcf03b0507377574c3167114828a18b"
                    ]
                },
                {
                    "command": [
                        "intros; rewrite rdec_trans_xi.",
                        "VernacExtend",
                        "af9d245691d82d305da7d6dc4c66722472b645f9"
                    ]
                },
                {
                    "command": [
                        "rewrite e; rewrite case_eq; apply case_ineq; trivial.",
                        "VernacExtend",
                        "41db580bc3cd5c3849751b5ef5e771bb655d723f"
                    ]
                },
                {
                    "command": [
                        "apply sigma_simpl.",
                        "VernacExtend",
                        "bb8bf8db01f9a419cf900f6276a9a4284cb2ad03"
                    ]
                },
                {
                    "command": [
                        "intros; rewrite rdec_trans_xi.",
                        "VernacExtend",
                        "af9d245691d82d305da7d6dc4c66722472b645f9"
                    ]
                },
                {
                    "command": [
                        "apply case_ineq; trivial.",
                        "VernacExtend",
                        "65156e68f15bd790c48a85168ac71b0bab6bee0b"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rdec_trans_sigma_yi",
            "line_nb": 116,
            "steps": [
                {
                    "command": [
                        "unfold sigma_yi in |- *; apply sigma_simpl; intros; apply rdec_trans_yi.",
                        "VernacExtend",
                        "63f0dfdd168f297d8aac09243849a1dc792df46a"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rdec_trans_D",
            "line_nb": 123,
            "steps": [
                {
                    "command": [
                        "simpl in |- *; intros; apply D_collect; trivial.",
                        "VernacExtend",
                        "ca2b4dde67beb61f1b90547358889f2dfd0a688a"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rdec_trans_alt",
            "line_nb": 126,
            "steps": [
                {
                    "command": [
                        "intros; simpl in |- *; apply alt_collect; trivial.",
                        "VernacExtend",
                        "764a4e9c8d299d86660e77992227983c458c4d53"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rdec_trans_parent",
            "line_nb": 133,
            "steps": [
                {
                    "command": [
                        "intros; elim H.",
                        "VernacExtend",
                        "7440f2d38440c07e4eab58ded2b5cce41bcd3378"
                    ]
                },
                {
                    "command": [
                        "intros; apply parent_intro.",
                        "VernacExtend",
                        "5b8ae80e8ff7038c7baf54cb77778c5593f6980b"
                    ]
                },
                {
                    "command": [
                        "apply rdec_trans_in_queue with (s1 := s1) (s2 := s2); trivial.",
                        "VernacExtend",
                        "05d2e964e083af809bd786306d9a2bdf9954e767"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rdec_trans_parent_cr",
            "line_nb": 138,
            "steps": [
                {
                    "command": [
                        "simpl in |- *; intros; apply H.",
                        "VernacExtend",
                        "40e955530c6d08f829f8392bc39326e321ccc0fd"
                    ]
                },
                {
                    "command": [
                        "apply rdec_trans_parent; trivial.",
                        "VernacExtend",
                        "ee07826c27df3eba80466f83707c369025e119e2"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        }
    ]
}