/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2021 Samsung Electronics Co., Ltd.
 */

#ifndef __CMUCAL_NODE_H__
#define __CMUCAL_NODE_H__

#include "../cmucal.h"

enum clk_id {
	I_CLK_AOC_NOC = FIXED_RATE_TYPE,
	I_CLK_AOC_TRACE,
	OSCCLK_APM,
	PLL_ALV_DIV2_APM,
	PLL_ALV_DIV16_APM,
	PAD_CLK_APM,
	PLL_ALV_DIV4_APM,
	PLL_ALV_DIV8_APM,
	OSCCLK_AUR,
	OSCCLK_BO,
	OSCCLK_CMU,
	OSCCLK_CPUCL0,
	OSCCLK_CPUCL1,
	OSCCLK_CPUCL2,
	OSCCLK_CSIS,
	OSCCLK_DISP,
	OSCCLK_DNS,
	OSCCLK_DPU,
	OSCCLK_EH,
	OSCCLK_G2D,
	OSCCLK_G3AA,
	OSCCLK_G3D,
	OSCCLK_GDC,
	CMU_GSACORE_REFCLK,
	OSCCLK_GSACORE,
	OSCCLK_GSA,
	PAD_CLK_GSA,
	PLL_ALV_DIV2,
	PLL_ALV,
	OSCCLK_GSACTRL,
	PLL_ALV_DIV16,
	PLL_ALV_DIV4,
	OSCCLK_HSI0,
	USB20PHY_PHY_CLOCK,
	TCXO_HSI1_HSI0,
	I_CLK_HSI0_ALT,
	OSCCLK_HSI1,
	OSCCLK_HSI2,
	OSCCLK_IPP,
	OSCCLK_ITP,
	OSCCLK_MCSC,
	OSCCLK_MFC,
	OSCCLK_MIF,
	CLK_MIF_NOCD_DBG,
	OSCCLK_MISC,
	OSCCLK_NOCL0,
	OSCCLK_NOCL1A,
	OSCCLK_NOCL1B,
	OSCCLK_NOCL2A,
	OSCCLK_PDP,
	OSCCLK_PERIC0,
	OSCCLK_PERIC1,
	OSCCLK_S2D,
	I_SCLK_S2D,
	OSCCLK_TNR,
	OSCCLK_TPU,
	end_of_fixed_rate,
	num_of_fixed_rate = (end_of_fixed_rate - FIXED_RATE_TYPE) & MASK_OF_ID,

	CLKCMU_OTP = FIXED_FACTOR_TYPE,
	CLKCMU_HSI0_USBDPDBG,
	DIV_CLK_MIF_NOCD,
	CLK_MIF_NOCD_S2D,
	end_of_fixed_factor,
	num_of_fixed_factor = (end_of_fixed_factor - FIXED_FACTOR_TYPE) & MASK_OF_ID,

	PLL_AUR = PLL_TYPE,
	PLL_SHARED0,
	PLL_SHARED1,
	PLL_SHARED2,
	PLL_SHARED3,
	PLL_SPARE,
	PLL_LF_MIF,
	PLL_CPUCL0,
	PLL_CPUCL1,
	PLL_CPUCL2,
	PLL_G3D,
	PLL_G3D_L2,
	PLL_USB,
	PLL_MIF_MAIN,
	PLL_MIF_SUB,
	PLL_NOCL0,
	PLL_MIF_S2D,
	PLL_TPU,
	end_of_pll,
	num_of_pll = (end_of_pll - PLL_TYPE) & MASK_OF_ID,

	MUX_CLKCMU_APM_FUNC = MUX_TYPE,
	MUX_CLKCMU_APM_FUNCSRC,
	MUX_CLK_AUR_AUR,
	MUX_CLKCMU_MFC_MFC,
	MUX_CLKCMU_HSI0_USB31DRD,
	MUX_CLKCMU_G2D_G2D,
	MUX_CLKCMU_CSIS_NOC,
	MUX_CLKCMU_CPUCL0_SWITCH,
	MUX_CLKCMU_NOCL0_NOC,
	MUX_CLKCMU_MIF_SWITCH,
	MUX_CLKCMU_ITP_NOC,
	MUX_CLKCMU_G3AA_G3AA,
	MUX_CLKCMU_MCSC_ITSC,
	MUX_CLKCMU_G2D_MSCL,
	MUX_CLKCMU_HPM,
	MUX_CLKCMU_CPUCL0_DBG,
	MUX_CLKCMU_HSI1_NOC,
	MUX_CLKCMU_CIS_CLK0,
	MUX_CLKCMU_CIS_CLK1,
	MUX_CLKCMU_CIS_CLK2,
	MUX_CLKCMU_CIS_CLK3,
	MUX_CLKCMU_BO_NOC,
	MUX_CLKCMU_HSI2_UFS_EMBD,
	MUX_CMU_CMUREF,
	MUX_CLKCMU_PERIC0_NOC,
	MUX_CLKCMU_PERIC1_NOC,
	MUX_CLKCMU_MISC_NOC,
	MUX_CLKCMU_HSI0_DPGTC,
	MUX_CLKCMU_HSI2_PCIE,
	MUX_CLKCMU_HSI2_NOC,
	MUX_CLKCMU_MIF_NOCP,
	MUX_CLKCMU_PERIC0_IP,
	MUX_CLKCMU_PERIC1_IP,
	MUX_CLKCMU_TPU_NOC,
	MUX_CLKCMU_HSI0_USBDPDBG,
	MUX_CLKCMU_PDP_VRA,
	MUX_CLKCMU_DPU_NOC,
	MUX_CLKCMU_CPUCL1_SWITCH,
	MUX_CLKCMU_HSI1_PCIE,
	MUX_CLKCMU_HSI0_NOC,
	MUX_CLKCMU_TOP_CMUREF,
	MUX_CLKCMU_IPP_NOC,
	MUX_CLKCMU_CIS_CLK4,
	MUX_CLKCMU_CMU_BOOST,
	MUX_CLKCMU_TNR_NOC,
	MUX_CLKCMU_NOCL2A_NOC,
	MUX_CLKCMU_NOCL1A_NOC,
	MUX_CLKCMU_NOCL1B_NOC,
	MUX_CLKCMU_CIS_CLK5,
	MUX_CLKCMU_CIS_CLK6,
	MUX_CLKCMU_DNS_NOC,
	MUX_CLKCMU_GDC_GDC0,
	MUX_CLKCMU_GDC_GDC1,
	MUX_CLKCMU_MCSC_MCSC,
	MUX_CLKCMU_TPU_TPU,
	MUX_CLKCMU_HSI2_MMC_CARD,
	MUX_CLKCMU_CIS_CLK7,
	MUX_CLKCMU_G3D_GLB,
	MUX_CLKCMU_CPUCL2_SWITCH,
	MUX_CLKCMU_GDC_SCSC,
	MUX_CLKCMU_MISC_SSS,
	MUX_CLKCMU_DISP_NOC,
	MUX_CLKCMU_EH_NOC,
	MUX_CLKCMU_CMU_BOOST_OPTION1,
	MUX_CLKCMU_TOP_BOOST_OPTION1,
	MUX_CLKCMU_PDP_NOC,
	MUX_CLKCMU_TPU_UART,
	MUX_CLKCMU_TPU_TPUCTL,
	MUX_CLKCMU_G3D_SWITCH,
	MUX_CLKCMU_G3D_NOCD,
	MUX_CLKCMU_AUR_AUR,
	MUX_CLKCMU_AUR_NOC,
	MUX_CLKCMU_AUR_AURCTL,
	MUX_CLK_CPUCL0_PLL,
	MUX_CPUCL0_CMUREF,
	MUX_CPUCL1_CMUREF,
	MUX_CLK_CPUCL1_PLL,
	MUX_CLK_CPUCL2_PLL,
	MUX_CPUCL2_CMUREF,
	MUX_CLK_EH_NOC,
	MUX_CLK_G3D_STACKS,
	MUX_CLK_G3D_L2_GLB,
	MUX_CLK_G3D_TOP,
	MUX_CLK_GSACORE_CPU_HCH,
	MUX_CLKCMU_GSA_FUNC,
	MUX_CLKCMU_GSA_FUNCSRC,
	MUX_CLK_HSI0_USB31DRD,
	MUX_CLK_HSI0_NOC,
	MUX_CLK_HSI0_USB20_REF,
	MUX_MIF_CMUREF,
	MUX_NOCL0_CMUREF,
	MUX_CLK_NOCL0_NOC,
	MUX_CLK_NOCL0_NOC_OPTION1,
	MUX_NOCL1A_CMUREF,
	MUX_NOCL1B_CMUREF,
	MUX_CLK_NOCL1B_NOC_OPTION1,
	MUX_NOCL2A_CMUREF,
	MUX_CLK_S2D_CORE,
	MUX_CLK_TPU_TPU,
	MUX_CLK_TPU_TPUCTL,
	AOC_CMU_AOC_CLKOUT0,
	APM_CMU_APM_CLKOUT0,
	AUR_CMU_AUR_CLKOUT0,
	BO_CMU_BO_CLKOUT0,
	CMU_CMU_TOP_CLKOUT0,
	CPUCL0_CMU_CPUCL0_CLKOUT0,
	CPUCL0_EMBEDDED_CMU_CPUCL0_CLKOUT0,
	CPUCL1_CMU_CPUCL1_CLKOUT0,
	CPUCL2_CMU_CPUCL2_CLKOUT0,
	CSIS_CMU_CSIS_CLKOUT0,
	DISP_CMU_DISP_CLKOUT0,
	DNS_CMU_DNS_CLKOUT0,
	DPU_CMU_DPU_CLKOUT0,
	EH_CMU_EH_CLKOUT0,
	G2D_CMU_G2D_CLKOUT0,
	G3AA_CMU_G3AA_CLKOUT0,
	G3D_CMU_G3D_CLKOUT0,
	G3D_EMBEDDED_CMU_G3D_CLKOUT0,
	GDC_CMU_GDC_CLKOUT0,
	HSI0_CMU_HSI0_CLKOUT0,
	HSI1_CMU_HSI1_CLKOUT0,
	HSI2_CMU_HSI2_CLKOUT0,
	IPP_CMU_IPP_CLKOUT0,
	ITP_CMU_ITP_CLKOUT0,
	MCSC_CMU_MCSC_CLKOUT0,
	MFC_CMU_MFC_CLKOUT0,
	MIF_CMU_MIF_CLKOUT0,
	MISC_CMU_MISC_CLKOUT0,
	NOCL0_CMU_NOCL0_CLKOUT0,
	NOCL1A_CMU_NOCL1A_CLKOUT0,
	NOCL1B_CMU_NOCL1B_CLKOUT0,
	NOCL2A_CMU_NOCL2A_CLKOUT0,
	PDP_CMU_PDP_CLKOUT0,
	PERIC0_CMU_PERIC0_CLKOUT0,
	PERIC1_CMU_PERIC1_CLKOUT0,
	TNR_CMU_TNR_CLKOUT0,
	TPU_CMU_TPU_CLKOUT0,
	MUX_CLKCMU_AUR_SWITCH_USER = ((MASK_OF_ID & TPU_CMU_TPU_CLKOUT0) | USER_MUX_TYPE) + 1,
	MUX_CLKCMU_AUR_AURCTL_USER,
	MUX_CLKCMU_AUR_NOC_USER,
	MUX_CLKCMU_BO_NOC_USER,
	MUX_CLKCMU_CPUCL0_SWITCH_USER,
	MUX_CLKCMU_CPUCL0_DBG_NOC_USER,
	MUX_CLKCMU_CPUCL1_SWITCH_USER,
	MUX_CLKCMU_CPUCL2_SWITCH_USER,
	MUX_CLKCMU_CSIS_NOC_USER,
	MUX_CLKCMU_DISP_NOC_USER,
	MUX_CLKCMU_DNS_NOC_USER,
	MUX_CLKCMU_DPU_NOC_USER,
	MUX_CLKCMU_EH_NOC_USER,
	MUX_CLKCMU_EH_PLL_NOCL0_USER,
	MUX_CLKCMU_G2D_G2D_USER,
	MUX_CLKCMU_G2D_MSCL_USER,
	MUX_CLKCMU_G3AA_G3AA_USER,
	MUX_CLKCMU_G3D_SWITCH_USER,
	MUX_CLKCMU_EMBEDDED_G3D_STACKS_USER,
	MUX_CLKCMU_G3D_GLB_USER,
	MUX_CLKCMU_EMBEDDED_G3D_COREGROUP_USER,
	MUX_CLKCMU_G3D_NOCD_USER,
	MUX_CLKCMU_EMBEDDED_G3D_TOP_USER,
	MUX_CLKCMU_GDC_SCSC_USER,
	MUX_CLKCMU_GDC_GDC0_USER,
	MUX_CLKCMU_GDC_GDC1_USER,
	MUX_CLKCMU_HSI0_NOC_USER,
	MUX_CLKCMU_HSI0_USB31DRD_USER,
	MUX_CLKCMU_HSI0_DPGTC_USER,
	MUX_CLKCMU_HSI0_USPDPDBG_USER,
	MUX_CLKCMU_HSI0_ALT_USER,
	MUX_CLKCMU_HSI0_USB20_USER,
	MUX_CLKCMU_HSI0_TCXO_USER,
	MUX_CLKCMU_HSI1_NOC_USER,
	MUX_CLKCMU_HSI1_PCIE_USER,
	MUX_CLKCMU_HSI2_NOC_USER,
	MUX_CLKCMU_HSI2_PCIE_USER,
	MUX_CLKCMU_HSI2_UFS_EMBD_USER,
	MUX_CLKCMU_HSI2_MMC_CARD_USER,
	MUX_CLKCMU_IPP_NOC_USER,
	MUX_CLKCMU_ITP_NOC_USER,
	MUX_CLKCMU_MCSC_ITSC_USER,
	MUX_CLKCMU_MCSC_MCSC_USER,
	MUX_CLKCMU_MFC_MFC_USER,
	MUX_CLKCMU_MIF_NOCP_USER,
	CLKMUX_MIF_DDRPHY2X,
	MUX_CLKCMU_MISC_NOC_USER,
	MUX_CLKCMU_MISC_SSS_USER,
	MUX_CLKCMU_NOCL0_NOC_USER,
	MUX_CLKCMU_NOCL1A_NOC_USER,
	MUX_CLKCMU_NOCL1B_NOC_USER,
	MUX_CLKCMU_NOCL2A_NOC_USER,
	MUX_CLKCMU_PDP_NOC_USER,
	MUX_CLKCMU_PDP_VRA_USER,
	MUX_CLKCMU_PERIC0_NOC_USER,
	MUX_CLKCMU_PERIC0_USI6_USI_USER,
	MUX_CLKCMU_PERIC0_USI3_USI_USER,
	MUX_CLKCMU_PERIC0_USI4_USI_USER,
	MUX_CLKCMU_PERIC0_USI5_USI_USER,
	MUX_CLKCMU_PERIC0_USI14_USI_USER,
	MUX_CLKCMU_PERIC0_I3C_USER,
	MUX_CLKCMU_PERIC0_USI7_USI_USER,
	MUX_CLKCMU_PERIC0_USI8_USI_USER,
	MUX_CLKCMU_PERIC0_USI1_USI_USER,
	MUX_CLKCMU_PERIC0_USI0_UART_USER,
	MUX_CLKCMU_PERIC0_USI2_USI_USER,
	MUX_CLKCMU_PERIC1_NOC_USER,
	MUX_CLKCMU_PERIC1_USI11_USI_USER,
	MUX_CLKCMU_PERIC1_USI12_USI_USER,
	MUX_CLKCMU_PERIC1_USI0_USI_USER,
	MUX_CLKCMU_PERIC1_I3C_USER,
	MUX_CLKCMU_PERIC1_USI9_USI_USER,
	MUX_CLKCMU_PERIC1_USI10_USI_USER,
	MUX_CLKCMU_PERIC1_USI13_USI_USER,
	MUX_CLKCMU_PERIC1_USI15_USI_USER,
	MUX_CLKCMU_PERIC1_USI16_USI_USER,
	CLKCMU_MIF_DDRPHY2X_S2D,
	MUX_CLKCMU_TNR_NOC_USER,
	MUX_CLKCMU_TPU_NOC_USER,
	MUX_CLKCMU_TPU_TPU_USER,
	MUX_CLKCMU_TPU_TPUCTL_USER,
	MUX_CLKCMU_TPU_UART_USER,
	end_of_mux,
	num_of_mux = (end_of_mux - MUX_TYPE) & MASK_OF_ID,

	DIV_CLK_AOC_NOC_LH = DIV_TYPE,
	DIV_CLK_AOC_TRACE_LH,
	DIV_CLK_APM_BOOST,
	DIV_CLK_APM_USI0_USI,
	DIV_CLK_APM_USI0_UART,
	DIV_CLK_APM_USI1_UART,
	DIV_CLK_APM_I3C_PMIC,
	DIV_CLK_APM_NOC_LH,
	DIV_CLK_AUR_NOCP,
	CLK_AUR_ADD_CH_CLK,
	DIV_CLK_AUR_AURCTL_LH,
	DIV_CLK_AUR_NOCP_LH,
	DIV_CLK_BO_NOCP,
	CLKCMU_G3D_SWITCH,
	CLKCMU_PERIC0_NOC,
	CLKCMU_MISC_NOC,
	CLKCMU_HSI1_NOC,
	CLKCMU_DPU_NOC,
	CLKCMU_MFC_MFC,
	CLKCMU_G2D_G2D,
	CLKCMU_HSI0_USB31DRD,
	CLKCMU_CSIS_NOC,
	CLKCMU_PERIC1_NOC,
	CLKCMU_CPUCL0_SWITCH,
	CLKCMU_NOCL0_NOC,
	CLKCMU_ITP_NOC,
	CLKCMU_G3AA_G3AA,
	CLKCMU_MCSC_ITSC,
	CLKCMU_G2D_MSCL,
	CLKCMU_HPM,
	CLKCMU_HSI2_PCIE,
	CLKCMU_CPUCL0_DBG,
	CLKCMU_CIS_CLK0,
	CLKCMU_CIS_CLK1,
	CLKCMU_CIS_CLK2,
	CLKCMU_CIS_CLK3,
	CLKCMU_BO_NOC,
	CLKCMU_HSI2_UFS_EMBD,
	CLKCMU_HSI0_DPGTC,
	DIV_CLK_CMU_CMUREF,
	CLKCMU_MIF_NOCP,
	CLKCMU_PERIC0_IP,
	CLKCMU_PERIC1_IP,
	CLKCMU_TPU_NOC,
	CLKCMU_PDP_VRA,
	CLKCMU_CPUCL1_SWITCH,
	CLKCMU_HSI1_PCIE,
	CLKCMU_HSI0_NOC,
	CLKCMU_IPP_NOC,
	CLKCMU_CIS_CLK4,
	DIV_CLKCMU_CMU_BOOST,
	CLKCMU_TNR_NOC,
	CLKCMU_NOCL2A_NOC,
	CLKCMU_NOCL1A_NOC,
	CLKCMU_NOCL1B_NOC,
	CLKCMU_CIS_CLK5,
	CLKCMU_CIS_CLK6,
	CLKCMU_CIS_CLK7,
	CLKCMU_DNS_NOC,
	CLKCMU_GDC_GDC0,
	CLKCMU_GDC_GDC1,
	CLKCMU_MCSC_MCSC,
	CLKCMU_TPU_TPU,
	CLKCMU_HSI2_NOC,
	CLKCMU_HSI2_MMC_CARD,
	CLKCMU_G3D_GLB,
	CLKCMU_CPUCL2_SWITCH,
	CLKCMU_GDC_SCSC,
	CLKCMU_MISC_SSS,
	CLKCMU_DISP_NOC,
	CLKCMU_EH_NOC,
	CLKCMU_PDP_NOC,
	CLKCMU_TPU_UART,
	CLKCMU_TPU_TPUCTL,
	PLL_SHARED0_DIV5,
	CLKCMU_G3D_NOCD,
	CLKCMU_AUR_AUR,
	CLKCMU_AUR_NOC,
	CLKCMU_AUR_AURCTL,
	PLL_SHARED0_DIV2,
	PLL_SHARED0_DIV4,
	PLL_SHARED0_DIV3,
	PLL_SHARED1_DIV2,
	PLL_SHARED1_DIV4,
	PLL_SHARED1_DIV3,
	PLL_SHARED2_DIV2,
	PLL_SHARED3_DIV2,
	DIV_CLK_CPUCL0_CMUREF,
	DIV_CLK_CLUSTER0_ACLK,
	DIV_CLK_CLUSTER0_ATCLK,
	DIV_CLK_CLUSTER0_PCLKDBG,
	DIV_CLK_CLUSTER0_PERIPHCLK,
	DIV_CLK_CPUCL0_DBG_PCLKDBG,
	DIV_CLK_CPUCL0_PCLK,
	DIV_CLK_CPUCL0_DBG_NOC,
	DIV_CLK_CPUCL0_DBG_ATCLK_LH,
	DIV_CLK_CPUCL0_DBG_NOC_LH,
	DIV_CLK_CLUSTER0_ATCLK_LH,
	DIV_CLK_CPUCL0_PCLK_LH,
	DIV_CLK_CPUCL1_CMUREF,
	DIV_CLK_CPUCL2_CMUREF,
	DIV_CLK_CSIS_NOCP,
	DIV_CLK_DISP_NOCP,
	DIV_CLK_DNS_NOCP,
	DIV_CLK_DPU_NOCP,
	DIV_CLK_EH_NOCP,
	DIV_CLK_EH_NOCP_LH,
	DIV_CLK_G2D_NOCP,
	DIV_CLK_G3AA_NOCP,
	DIV_CLK_G3D_NOCP,
	CLK_G3D_ADD_CH_CLK,
	DIV_CLK_G3D_TOP,
	DIV_CLK_G3D_NOCP_LH,
	DIV_CLK_GDC_NOCP,
	DIV_CLK_GSACORE_NOCP,
	DIV_CLK_GSACORE_NOCD,
	DIV_CLK_GSACORE_SPI_FPS,
	DIV_CLK_GSACORE_SPI_GSC,
	DIV_CLK_GSACORE_UART,
	DIV_CLK_GSACORE_NOC,
	DIV_CLK_GSACORE_CPU_LH,
	DIV_CLK_GSACTRL_NOCP,
	DIV_CLK_GSACTRL_NOCD,
	DIV_CLK_GSACTRL_NOCP_LH,
	DIV_CLK_HSI0_USB31DRD,
	DIV_CLK_HSI0_USB,
	DIV_CLK_HSI0_NOC_LH,
	DIV_CLK_HSI1_NOCP,
	DIV_CLK_HSI1_NOC_LH,
	DIV_CLK_HSI2_NOCP,
	DIV_CLK_HSI2_NOC_LH,
	DIV_CLK_IPP_NOCP,
	DIV_CLK_ITP_NOCP,
	DIV_CLK_MCSC_NOCP,
	DIV_CLK_MFC_NOCP,
	DIV_CLK_MIF_NOCP_LH,
	DIV_CLK_MIF_NOCD_DBG_LH,
	DIV_CLK_MISC_NOCP,
	DIV_CLK_MISC_GIC,
	DIV_CLK_MISC_GIC_LH,
	DIV_CLK_MISC_NOCP_LH,
	DIV_CLK_NOCL0_NOCP,
	DIV_CLK_SLC_DCLK,
	DIV_CLK_SLC1_DCLK,
	DIV_CLK_SLC2_DCLK,
	DIV_CLK_SLC3_DCLK,
	DIV_CLK_NOCL0_NOCD_LH,
	DIV_CLK_NOCL0_NOCP_LH,
	DIV_CLK_NOCL1A_NOCP,
	DIV_CLK_NOCL1A_NOCD_LH,
	DIV_CLK_NOCL1A_NOCP_LH,
	DIV_CLK_NOCL1B_NOCP,
	DIV_CLK_NOCL1B_NOCD_LH,
	DIV_CLK_NOCL1B_NOCP_LH,
	DIV_CLK_NOCL2A_NOCP,
	DIV_CLK_NOCL2A_NOCD_LH,
	DIV_CLK_NOCL2A_NOCP_LH,
	DIV_CLK_PDP_NOCP,
	DIV_CLK_PERIC0_USI6_USI,
	DIV_CLK_PERIC0_USI3_USI,
	DIV_CLK_PERIC0_USI4_USI,
	DIV_CLK_PERIC0_USI5_USI,
	DIV_CLK_PERIC0_USI14_USI,
	DIV_CLK_PERIC0_I3C,
	DIV_CLK_PERIC0_USI7_USI,
	DIV_CLK_PERIC0_USI8_USI,
	DIV_CLK_PERIC0_USI1_USI,
	DIV_CLK_PERIC0_USI0_UART,
	DIV_CLK_PERIC0_USI2_USI,
	DIV_CLK_PERIC0_NOCP_LH,
	DIV_CLK_PERIC1_USI11_USI,
	DIV_CLK_PERIC1_I3C,
	DIV_CLK_PERIC1_USI12_USI,
	DIV_CLK_PERIC1_USI0_USI,
	DIV_CLK_PERIC1_USI9_USI,
	DIV_CLK_PERIC1_USI10_USI,
	DIV_CLK_PERIC1_USI13_USI,
	DIV_CLK_PERIC1_NOCP_LH,
	DIV_CLK_PERIC1_USI15_USI,
	DIV_CLK_PERIC1_USI16_USI,
	DIV_CLK_S2D_CORE_LH,
	DIV_CLK_TNR_NOCP,
	DIV_CLK_TPU_NOCP,
	DIV_CLK_TPU_TPUCTL_DBG,
	DIV_CLK_TPU_NOCP_LH,
	DIV_CLK_AUR_AUR = ((MASK_OF_ID & DIV_CLK_TPU_NOCP_LH) | CONST_DIV_TYPE) + 1,
	DIV_CLK_CPUCL0_CPU,
	DIV_CLK_CPUCL1_CPU,
	DIV_CLK_CPUCL2_CPU,
	DIV_CLK_G3D_STACKS,
	DIV_CLK_G3D_L2_GLB,
	DIV_CLK_TPU_TPU,
	DIV_CLK_TPU_TPUCTL,
	end_of_div,
	num_of_div = (end_of_div - DIV_TYPE) & MASK_OF_ID,

	CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK = GATE_TYPE,
	GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK,
	GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK,
	GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK,
	GOUT_BLK_AOC_UID_LH_AXI_MI_LD_HSI0_AOC_IPCLKPORT_I_CLK,
	GOUT_BLK_AOC_UID_LH_AXI_SI_D_AOC_IPCLKPORT_I_CLK,
	GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK,
	GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK,
	GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK,
	GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK,
	GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK,
	GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK,
	GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S1,
	GOUT_BLK_AOC_UID_SYSMMU_AOC_IPCLKPORT_CLK_S2,
	GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK,
	GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK,
	GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK,
	GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK,
	GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK,
	GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_NOC_IPCLKPORT_CLK,
	GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_TRACE_IPCLKPORT_CLK,
	GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK,
	CLK_BLK_AOC_UID_LH_AXI_SI_LP0_AOC_CD_IPCLKPORT_I_CLK,
	CLK_BLK_AOC_UID_LH_AXI_MI_LP0_AOC_CD_IPCLKPORT_I_CLK,
	CLK_BLK_AOC_UID_LH_AXI_SI_LP1_AOC_CD_IPCLKPORT_I_CLK,
	CLK_BLK_AOC_UID_LH_AXI_MI_LP1_AOC_CD_IPCLKPORT_I_CLK,
	CLK_BLK_AOC_UID_SLH_AXI_SI_LP0_AOC_IPCLKPORT_I_CLK,
	CLK_BLK_AOC_UID_SLH_AXI_SI_LP1_AOC_IPCLKPORT_I_CLK,
	CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_IPCLKPORT_I_CLK,
	CLK_BLK_AOC_UID_LH_ATB_MI_LT_AOC_CD_IPCLKPORT_I_CLK,
	CLK_BLK_AOC_UID_SLH_AXI_MI_P_AOC_IPCLKPORT_I_CLK,
	CLK_BLK_AOC_UID_LH_AXI_SI_P_AOC_CU_IPCLKPORT_I_CLK,
	CLK_BLK_AOC_UID_LH_AXI_MI_P_AOC_CU_IPCLKPORT_I_CLK,
	CLK_BLK_AOC_UID_RSTNSYNC_CLK_AOC_NOC_LH_IPCLKPORT_CLK,
	CLK_BLK_AOC_UID_RSTNSYNC_CLK_AOC_TRACE_LH_IPCLKPORT_CLK,
	CLK_BLK_AOC_UID_SLH_AXI_MI_LG_AOC_IPCLKPORT_I_CLK,
	CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_CD_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_LH_AXI_SI_D_APM_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK,
	GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK,
	GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK,
	CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK,
	GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_APBIF_TRTC_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK,
	GATE_CLKCMU_APM_FUNC,
	GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_ACLK,
	GOUT_BLK_APM_UID_SSMT_D_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_SSMT_LG_DBGCORE_IPCLKPORT_ACLK,
	GOUT_BLK_APM_UID_SSMT_LG_DBGCORE_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_SYSMMU_D_APM_IPCLKPORT_CLK_S2,
	GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_ACLK,
	GOUT_BLK_APM_UID_UASC_APM_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_ACLK,
	GOUT_BLK_APM_UID_UASC_DBGCORE_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_UASC_P_ALIVE_IPCLKPORT_ACLK,
	GOUT_BLK_APM_UID_UASC_P_ALIVE_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_UASC_LP0_AOC_IPCLKPORT_ACLK,
	GOUT_BLK_APM_UID_UASC_LP0_AOC_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK,
	GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK,
	CLK_NOCL1B_BOOST_OPTION1,
	CLK_NOCL0_BOOST_OPTION1,
	CLK_CMU_BOOST_OPTION1,
	GOUT_BLK_APM_UID_LH_AXI_MI_IG_SWD_IPCLKPORT_I_CLK,
	GOUT_BLK_APM_UID_UASC_IG_SWD_IPCLKPORT_ACLK,
	GOUT_BLK_APM_UID_UASC_IG_SWD_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_UART_IPCLKPORT_CLK,
	GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI1_UART_IPCLKPORT_CLK,
	GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_USI0_USI_IPCLKPORT_CLK,
	GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK,
	GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK,
	GOUT_BLK_APM_UID_APM_USI1_UART_IPCLKPORT_IPCLK,
	CLK_BLK_APM_UID_MAILBOX_AP_AOCA32_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_AP_AOCF1_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_AP_AOCP6_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_AP_AUR0_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_AP_AUR1_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_AP_AUR2_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_AP_AUR3_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_PCLK,
	CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_SCLK,
	CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK,
	CLK_BLK_APM_UID_MAILBOX_APM_AUR_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_SLH_AXI_SI_LG_DBGCORE_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_SLH_AXI_SI_LG_SCAN2DRAM_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_SLH_AXI_MI_LP0_AOC_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_LH_AXI_SI_LG_DBGCORE_CD_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_LH_AXI_MI_LG_DBGCORE_CD_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_LH_AXI_SI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_LH_AXI_MI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_LH_AXI_SI_LP0_AOC_CU_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_LH_AXI_MI_LP0_AOC_CU_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_LH_AXI_SI_P_ALIVE_CU_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_LH_AXI_MI_P_ALIVE_CU_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_LH_IPCLKPORT_CLK,
	CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK,
	CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_DBGCORE_IPCLKPORT_CLK,
	CLK_BLK_AUR_UID_AUR_CMU_AUR_IPCLKPORT_PCLK,
	CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_CORE_CLK,
	CLK_BLK_AUR_UID_AS_APB_SYSMMU_S1_NS_AUR0_IPCLKPORT_PCLKM,
	CLK_BLK_AUR_UID_D_TZPC_AUR_IPCLKPORT_PCLK,
	CLK_BLK_AUR_UID_GPC_AUR_IPCLKPORT_PCLK,
	CLK_BLK_AUR_UID_LH_AXI_SI_D0_AUR_IPCLKPORT_I_CLK,
	CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_ACLK,
	CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_PCLK,
	CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_ACLK,
	CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_PCLK,
	CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_ACLK,
	CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_PCLK,
	CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_ACLK,
	CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_PCLK,
	CLK_BLK_AUR_UID_SYSMMU_D0_AUR_WP_IPCLKPORT_CLK_S1,
	CLK_BLK_AUR_UID_SYSMMU_D1_AUR_WP_IPCLKPORT_CLK_S1,
	CLK_BLK_AUR_UID_SYSMMU_D1_AUR_WP_IPCLKPORT_CLK_S2,
	CLK_BLK_AUR_UID_SYSMMU_D0_AUR_WP_IPCLKPORT_CLK_S2,
	CLK_BLK_AUR_UID_SYSREG_AUR_IPCLKPORT_PCLK,
	CLK_BLK_AUR_UID_UASC_AUR_IPCLKPORT_ACLK,
	CLK_BLK_AUR_UID_UASC_AUR_IPCLKPORT_PCLK,
	CLK_BLK_AUR_UID_LH_AXI_SI_D1_AUR_IPCLKPORT_I_CLK,
	CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_AURCTL_IPCLKPORT_CLK,
	CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCD_IPCLKPORT_CLK,
	CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCP_IPCLKPORT_CLK,
	CLK_BLK_AUR_UID_AS_APBM_G_AUR_IPCLKPORT_PCLKM,
	CLK_BLK_AUR_UID_ADD_APBIF_AUR_IPCLKPORT_PCLK,
	CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_DD_IPCLKPORT_CLK,
	CLK_BLK_AUR_UID_BAAW_AUR_IPCLKPORT_I_PCLK,
	CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_AUR_UID_LH_ATB_MI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_AUR_UID_LH_AXI_SI_P_AUR_CU_IPCLKPORT_I_CLK,
	CLK_BLK_AUR_UID_SLH_AXI_MI_P_AUR_IPCLKPORT_I_CLK,
	CLK_BLK_AUR_UID_LH_AXI_MI_P_AUR_CU_IPCLKPORT_I_CLK,
	CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_AURCTL_LH_IPCLKPORT_CLK,
	CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCP_LH_IPCLKPORT_CLK,
	CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_PERI_CLK,
	CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_TRACE_CLK,
	CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_FABRIC_CLK,
	CLK_BLK_BO_UID_BO_CMU_BO_IPCLKPORT_PCLK,
	GOUT_BLK_BO_UID_LH_AXI_SI_D_BO_IPCLKPORT_I_CLK,
	GOUT_BLK_BO_UID_SLH_AXI_MI_P_BO_IPCLKPORT_I_CLK,
	GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_ACLK,
	GOUT_BLK_BO_UID_PPMU_BO_IPCLKPORT_PCLK,
	GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S1,
	GOUT_BLK_BO_UID_AS_APB_SYSMMU_S1_NS_BO_IPCLKPORT_PCLKM,
	GOUT_BLK_BO_UID_SYSREG_BO_IPCLKPORT_PCLK,
	GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_BO_UID_RSTNSYNC_CLK_BO_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_PCLK,
	GOUT_BLK_BO_UID_D_TZPC_BO_IPCLKPORT_PCLK,
	GOUT_BLK_BO_UID_SSMT_BO_IPCLKPORT_ACLK,
	GOUT_BLK_BO_UID_GPC_BO_IPCLKPORT_PCLK,
	GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_ACLK,
	GOUT_BLK_BO_UID_UASC_BO_IPCLKPORT_PCLK,
	GOUT_BLK_BO_UID_SYSMMU_BO_IPCLKPORT_CLK_S2,
	CLK_BLK_BO_UID_BO_IPCLKPORT_ACLK,
	CLK_BLK_BO_UID_LH_AXI_SI_IP_BO_IPCLKPORT_I_CLK,
	CLK_BLK_BO_UID_LH_AXI_MI_IP_BO_IPCLKPORT_I_CLK,
	GATE_CLKCMU_HSI1_NOC,
	CLKCMU_MIF_SWITCH,
	GATE_CLKCMU_MFC_MFC,
	GATE_CLKCMU_G2D_G2D,
	GATE_CLKCMU_HSI0_USB31DRD,
	GATE_CLKCMU_HSI2_NOC,
	GATE_CLKCMU_DPU_NOC,
	GATE_CLKCMU_G3D_SWITCH,
	GATE_CLKCMU_MISC_NOC,
	GATE_CLKCMU_CSIS_NOC,
	GATE_CLKCMU_PERIC0_NOC,
	GATE_CLKCMU_PERIC1_NOC,
	GATE_CLKCMU_CPUCL0_SWITCH,
	GATE_CLKCMU_NOCL0_NOC,
	GATE_CLKCMU_ITP_NOC,
	GATE_CLKCMU_G3AA_G3AA,
	GATE_CLKCMU_MCSC_ITSC,
	GATE_CLKCMU_G2D_MSCL,
	GATE_CLKCMU_HPM,
	GATE_CLKCMU_HSI2_PCIE,
	GATE_CLKCMU_CPUCL0_DBG_NOC,
	GATE_CLKCMU_CIS_CLK0,
	GATE_CLKCMU_CIS_CLK1,
	GATE_CLKCMU_CIS_CLK3,
	GATE_CLKCMU_CIS_CLK2,
	GATE_CLKCMU_BO_NOC,
	GATE_CLKCMU_HSI2_UFS_EMBD,
	GATE_CLKCMU_HSI0_DPGTC,
	GATE_CLKCMU_MIF_NOCP,
	GATE_CLKCMU_PERIC0_IP,
	GATE_CLKCMU_PERIC1_IP,
	GATE_CLKCMU_TPU_NOC,
	GATE_CLKCMU_HSI0_USBDPDBG,
	GATE_CLKCMU_PDP_VRA,
	GATE_CLKCMU_CPUCL1_SWITCH,
	GATE_CLKCMU_HSI1_PCIE,
	GATE_CLKCMU_HSI0_NOC,
	GATE_CLKCMU_IPP_NOC,
	GATE_CLKCMU_CIS_CLK4,
	GATE_CLKCMU_TNR_NOC,
	GATE_CLKCMU_NOCL2A_NOC,
	GATE_CLKCMU_NOCL1A_NOC,
	GATE_CLKCMU_NOCL1B_NOC,
	GATE_CLKCMU_CIS_CLK5,
	GATE_CLKCMU_CIS_CLK6,
	GATE_CLKCMU_CIS_CLK7,
	CLKCMU_CPUCL0_BOOST,
	CLKCMU_CPUCL1_BOOST,
	CLKCMU_NOCL1B_BOOST,
	CLKCMU_NOCL2A_BOOST,
	CLKCMU_NOCL1A_BOOST,
	CLKCMU_NOCL0_BOOST,
	CLKCMU_MIF_BOOST,
	GATE_CLKCMU_DNS_NOC,
	GATE_CLKCMU_GDC_GDC0,
	GATE_CLKCMU_GDC_GDC1,
	GATE_CLKCMU_MCSC_MCSC,
	GATE_CLKCMU_TPU_TPU,
	GATE_CLKCMU_CMU_BOOST,
	GATE_CLKCMU_HSI2_MMCCARD,
	GATE_CLKCMU_G3D_GLB,
	GATE_CLKCMU_CPUCL2_SWITCH,
	CLKCMU_CPUCL2_BOOST,
	GATE_CLKCMU_GDC_SCSC,
	GATE_CLKCMU_MISC_SSS,
	GATE_CLKCMU_DISP_NOC,
	GATE_CLKCMU_EH_NOC,
	GATE_CLKCMU_TOP_CMUREF,
	GATE_CLKCMU_PDP_NOC,
	GATE_CLKCMU_TPU_UART,
	GATE_CLKCMU_TPU_TPUCTL,
	GATE_CLKCMU_G3D_NOCD,
	GATE_CLKCMU_AUR_AUR,
	GATE_CLKCMU_AUR_NOC,
	GATE_CLKCMU_AUR_AURCTL,
	GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG,
	GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT0_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT6_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT7_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT2_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT3_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_LH_ACE_SI_D0_CPUCL0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT0_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT1_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT2_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT3_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK,
	GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK,
	GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT4_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT5_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LH_ACE_SI_D1_CPUCL0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT4_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT5_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_HPM_CPUCL0_1_IPCLKPORT_HPM_TARGETCLK_C,
	CLK_BLK_CPUCL0_UID_HPM_CPUCL0_0_IPCLKPORT_HPM_TARGETCLK_C,
	GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM,
	GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK,
	GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT6_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_DBGCORE_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK,
	GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_DBGCORE_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK,
	GOUT_BLK_CPUCL0_UID_SYSMMU_S2_CPUCL0_IPCLKPORT_CLK_S2,
	GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_HSI0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_SYSMMU_IPCLKPORT_PCLKM,
	GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_HSI0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT7_CLUSTER0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_SLH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_CD_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_MI_G_CSSYS_CD_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_SLH_AXI_SI_LG_ETR_HSI0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_SI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_MI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_SLH_AXI_MI_LG_DBGCORE_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_SI_LG_DBGCORE_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_MI_LG_DBGCORE_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AOC_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_AXI_MI_P_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_BDU_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_SLC_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_CU_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_LH_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_LH_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_LH_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_LH_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK,
	CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_1,
	CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_CK_IN_DD_CTRL_ENYO_0,
	CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL1_UID_DD_APBIF0_CPUCL0_IPCLKPORT_CK_IN,
	CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL2_UID_CMU_CPUCL2_SHORTSTOP_IPCLKPORT_CLK,
	CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_0,
	CLK_BLK_CPUCL2_UID_CPUCL2_IPCLKPORT_CK_IN_DD_CTRL_HERA_1,
	CLK_BLK_CPUCL2_UID_DD_APBIF2_CPUCL0_IPCLKPORT_CK_IN,
	GOUT_BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK,
	CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_LH_AST_MI_L_ZOTF2_IPP_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS1,
	GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS2,
	GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS3,
	GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS5,
	GOUT_BLK_CSIS_UID_LH_AST_MI_L_ZOTF1_IPP_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS4,
	GOUT_BLK_CSIS_UID_LH_AST_MI_L_ZOTF0_IPP_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LH_AST_MI_L_SOTF0_IPP_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LH_AST_MI_L_SOTF1_IPP_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LH_AST_MI_L_SOTF2_IPP_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LH_AST_SI_L_OTF0_CSIS_PDP_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LH_AST_SI_L_OTF1_CSIS_PDP_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LH_AST_SI_L_OTF2_CSIS_PDP_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_GPC_CSIS_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM,
	GOUT_BLK_CSIS_UID_PPMU_D0_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_PPMU_D1_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2,
	GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1,
	GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_SSMT_D1_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_SSMT_D0_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_QE_ZSL1_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_QE_ZSL2_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_QE_ZSL0_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_QE_STRP0_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS6,
	GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS7,
	GOUT_BLK_CSIS_UID_LH_AST_MI_L_VO_MCSC_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1,
	GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2,
	GOUT_BLK_CSIS_UID_LH_AST_MI_L_OTF0_PDP_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LH_AST_MI_L_OTF1_PDP_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LH_AST_MI_L_OTF2_PDP_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LH_AST_SI_L_VO_CSIS_PDP_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_LH_AXI_MI_LD_PDP_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_QE_STRP2_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_QE_STRP1_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_ACLK_CSIS0,
	GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_EBUF,
	GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_CSIS_DMA,
	GOUT_BLK_CSIS_UID_CSISX8_IPCLKPORT_ACLK_C2_CSIS,
	GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_QE_CSIS_DMA2_IPCLKPORT_PCLK,
	GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_ACLK,
	GOUT_BLK_CSIS_UID_QE_CSIS_DMA3_IPCLKPORT_PCLK,
	CLK_BLK_DISP_UID_DISP_CMU_DISP_IPCLKPORT_PCLK,
	GOUT_BLK_DISP_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM,
	GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_DISP_UID_DPUB_IPCLKPORT_ACLK_DECON,
	CLK_BLK_DISP_UID_SLH_AXI_MI_P_DISP_IPCLKPORT_I_CLK,
	GOUT_BLK_DISP_UID_D_TZPC_DISP_IPCLKPORT_PCLK,
	GOUT_BLK_DISP_UID_GPC_DISP_IPCLKPORT_PCLK,
	GOUT_BLK_DISP_UID_RSTNSYNC_CLK_DISP_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_DISP_UID_SYSREG_DISP_IPCLKPORT_PCLK,
	GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM,
	GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK,
	GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_GPC_DNS_IPCLKPORT_PCLK,
	GOUT_BLK_DNS_UID_SLH_AXI_MI_P_DNS_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LH_AXI_SI_D_DNS_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_PPMU_D0_DNS_IPCLKPORT_ACLK,
	GOUT_BLK_DNS_UID_PPMU_D0_DNS_IPCLKPORT_PCLK,
	GOUT_BLK_DNS_UID_SSMT_D0_DNS_IPCLKPORT_ACLK,
	GOUT_BLK_DNS_UID_SSMT_D0_DNS_IPCLKPORT_PCLK,
	GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1,
	GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK,
	GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2,
	GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF0_DNS_ITP_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF1_DNS_ITP_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF0_DNS_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF1_DNS_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF2_DNS_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LH_AST_MI_L_OTF_ITP_DNS_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LH_AST_SI_L_OTF_DNS_GDC_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LH_AST_MI_L_VO_IPP_DNS_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LH_AST_SI_L_VO_DNS_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LH_AXI_MI_LD_PDP_DNS_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_XIU_D_DNS_IPCLKPORT_ACLK,
	GOUT_BLK_DNS_UID_LH_AXI_MI_LD_IPP_DNS_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_LH_AXI_MI_LD_MCSC_DNS_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_QE_D0_DNS_IPCLKPORT_ACLK,
	GOUT_BLK_DNS_UID_QE_D0_DNS_IPCLKPORT_PCLK,
	GOUT_BLK_DNS_UID_LH_AST_MI_L_OTF_IPP_DNS_IPCLKPORT_I_CLK,
	GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_C2COM,
	CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK,
	CLK_BLK_DNS_UID_SSMT_D1_DNS_IPCLKPORT_ACLK,
	CLK_BLK_DNS_UID_SSMT_D1_DNS_IPCLKPORT_PCLK,
	CLK_BLK_DNS_UID_PPMU_D1_DNS_IPCLKPORT_ACLK,
	CLK_BLK_DNS_UID_PPMU_D1_DNS_IPCLKPORT_PCLK,
	CLK_BLK_DNS_UID_QE_D1_DNS_IPCLKPORT_ACLK,
	CLK_BLK_DNS_UID_QE_D1_DNS_IPCLKPORT_PCLK,
	CLK_BLK_DNS_UID_LH_AXI_MI_LD_ITP_DNS_IPCLKPORT_I_CLK,
	CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK,
	GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK,
	GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1,
	GOUT_BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK,
	GOUT_BLK_DPU_UID_LH_AXI_SI_D1_DPU_IPCLKPORT_I_CLK,
	GOUT_BLK_DPU_UID_LH_AXI_SI_D2_DPU_IPCLKPORT_I_CLK,
	GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1,
	GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1,
	GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK,
	GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK,
	GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK,
	GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK,
	GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK,
	GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK,
	GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_NOCP_IPCLKPORT_CLK,
	CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_DPU_UID_LH_AXI_SI_D0_DPU_IPCLKPORT_I_CLK,
	GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DMA,
	GOUT_BLK_DPU_UID_DPUF_IPCLKPORT_ACLK_DPP,
	GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK,
	GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2,
	GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2,
	GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2,
	GOUT_BLK_DPU_UID_AD_APB_DPU_DMA_IPCLKPORT_PCLKM,
	GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_ACLK,
	GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_ACLK,
	GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_ACLK,
	GOUT_BLK_DPU_UID_GPC_DPU_IPCLKPORT_PCLK,
	GOUT_BLK_DPU_UID_SSMT_DPU0_IPCLKPORT_PCLK,
	GOUT_BLK_DPU_UID_SSMT_DPU1_IPCLKPORT_PCLK,
	GOUT_BLK_DPU_UID_SSMT_DPU2_IPCLKPORT_PCLK,
	CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK,
	GOUT_BLK_EH_UID_AS_P_SYSMMU_S2_EH_IPCLKPORT_PCLKM,
	GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK,
	GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK,
	GOUT_BLK_EH_UID_LH_AXI_MI_P_EH_CU_IPCLKPORT_I_CLK,
	GOUT_BLK_EH_UID_LH_ACEL_SI_D_EH_IPCLKPORT_I_CLK,
	GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK,
	GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK,
	GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK,
	GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK,
	GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK,
	GOUT_BLK_EH_UID_SYSMMU_EH_IPCLKPORT_CLK_S2,
	GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK,
	GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK,
	GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK,
	GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCP_IPCLKPORT_CLK,
	CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK,
	CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK,
	CLK_BLK_EH_UID_SLH_AXI_MI_P_EH_IPCLKPORT_I_CLK,
	CLK_BLK_EH_UID_LH_AXI_SI_P_EH_CU_IPCLKPORT_I_CLK,
	CLK_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCP_LH_IPCLKPORT_CLK,
	CLK_BLK_EH_UID_LH_AXI_SI_IP_EH_IPCLKPORT_I_CLK,
	CLK_BLK_EH_UID_LH_AXI_MI_IP_EH_IPCLKPORT_I_CLK,
	CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1,
	GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_LH_AXI_SI_D0_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_G2D_UID_LH_AXI_SI_D1_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1,
	GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_LH_ACEL_SI_D2_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK,
	GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_MSCL_IPCLKPORT_CLK,
	GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1,
	GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK,
	GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK,
	GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK,
	GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2,
	GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2,
	GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2,
	GOUT_BLK_G2D_UID_SLH_AXI_MI_P_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM,
	GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM,
	GOUT_BLK_G3AA_UID_LH_AXI_SI_D_G3AA_IPCLKPORT_I_CLK,
	GOUT_BLK_G3AA_UID_APB_ASYNC_TOP_G3AA_IPCLKPORT_PCLKM,
	GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_G3AA_IPCLKPORT_CLK,
	GOUT_BLK_G3AA_UID_RSTNSYNC_CLK_G3AA_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_G3AA_UID_SYSREG_G3AA_IPCLKPORT_PCLK,
	CLK_BLK_G3AA_UID_G3AA_CMU_G3AA_IPCLKPORT_PCLK,
	GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_ACLK,
	GOUT_BLK_G3AA_UID_D_TZPC_G3AA_IPCLKPORT_PCLK,
	GOUT_BLK_G3AA_UID_GPC_G3AA_IPCLKPORT_PCLK,
	GOUT_BLK_G3AA_UID_G3AA_IPCLKPORT_ACLK_AXIM,
	GOUT_BLK_G3AA_UID_PPMU_G3AA_IPCLKPORT_PCLK,
	GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_ACLK,
	GOUT_BLK_G3AA_UID_SSMT_G3AA_IPCLKPORT_PCLK,
	GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S1,
	GOUT_BLK_G3AA_UID_SYSMMU_G3AA_IPCLKPORT_CLK_S2,
	GOUT_BLK_G3AA_UID_LH_AST_MI_L_OTF0_PDP_G3AA_IPCLKPORT_I_CLK,
	GOUT_BLK_G3AA_UID_LH_AST_MI_L_YOTF0_PDP_G3AA_IPCLKPORT_I_CLK,
	GOUT_BLK_G3AA_UID_LH_AST_MI_L_OTF1_PDP_G3AA_IPCLKPORT_I_CLK,
	GOUT_BLK_G3AA_UID_LH_AST_MI_L_OTF2_PDP_G3AA_IPCLKPORT_I_CLK,
	GOUT_BLK_G3AA_UID_LH_AST_MI_L_YOTF1_PDP_G3AA_IPCLKPORT_I_CLK,
	CLK_BLK_G3AA_UID_SLH_AXI_MI_P_G3AA_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D_UID_LH_AXI_MI_P_G3D_CU_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK,
	CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C,
	GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK,
	GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK,
	CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK,
	GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK,
	CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS,
	GOUT_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK,
	GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK,
	GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK,
	GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK,
	GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK,
	CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP,
	GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_TOP_IPCLKPORT_CLK,
	GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK,
	CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK,
	CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK,
	GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK,
	CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_CLK_LH,
	CLK_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK,
	CLK_BLK_G3D_UID_LH_AXI_SI_P_G3D_CU_IPCLKPORT_I_CLK,
	CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_LH_IPCLKPORT_CLK,
	CLK_BLK_G3D_UID_ADM_AHB_G_GPU_IPCLKPORT_HCLKM,
	CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK,
	GOUT_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM,
	GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM,
	GOUT_BLK_GDC_UID_AD_APB_SCSC_IPCLKPORT_PCLKM,
	GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK,
	GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_CLK,
	GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK,
	GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK,
	GOUT_BLK_GDC_UID_LH_AXI_SI_D2_GDC_IPCLKPORT_I_CLK,
	GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_PCLK,
	GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_PCLK,
	GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_CLK,
	GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_PCLK,
	GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_PCLK,
	GOUT_BLK_GDC_UID_SSMT_D0_SCSC_IPCLKPORT_ACLK,
	GOUT_BLK_GDC_UID_SSMT_D0_SCSC_IPCLKPORT_PCLK,
	GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S1,
	GOUT_BLK_GDC_UID_SYSMMU_D2_GDC_IPCLKPORT_CLK_S2,
	GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK,
	GOUT_BLK_GDC_UID_LH_AST_MI_I_GDC0_GDC1_IPCLKPORT_I_CLK,
	GOUT_BLK_GDC_UID_LH_AST_MI_I_GDC1_SCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_GDC_UID_LH_AST_MI_L_OTF_DNS_GDC_IPCLKPORT_I_CLK,
	GOUT_BLK_GDC_UID_LH_AST_MI_L_OTF_TNR_GDC_IPCLKPORT_I_CLK,
	GOUT_BLK_GDC_UID_LH_AST_MI_L_VO_TNR_GDC_IPCLKPORT_I_CLK,
	GOUT_BLK_GDC_UID_LH_AST_SI_I_GDC0_GDC1_IPCLKPORT_I_CLK,
	GOUT_BLK_GDC_UID_LH_AST_SI_I_GDC1_SCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_GDC_UID_LH_AST_SI_L_VO_GDC_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_SCSC_IPCLKPORT_CLK,
	GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK,
	GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK,
	GOUT_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK,
	GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK,
	GOUT_BLK_GDC_UID_SCSC_IPCLKPORT_C2CLK,
	GOUT_BLK_GDC_UID_PPMU_D0_GDC_IPCLKPORT_ACLK,
	GOUT_BLK_GDC_UID_PPMU_D1_GDC_IPCLKPORT_ACLK,
	GOUT_BLK_GDC_UID_SSMT_D0_GDC_IPCLKPORT_ACLK,
	GOUT_BLK_GDC_UID_SSMT_D1_GDC_IPCLKPORT_ACLK,
	GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S1,
	GOUT_BLK_GDC_UID_SYSMMU_D0_GDC_IPCLKPORT_CLK_S2,
	GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S1,
	GOUT_BLK_GDC_UID_SYSMMU_D1_GDC_IPCLKPORT_CLK_S2,
	GOUT_BLK_GDC_UID_LH_AXI_SI_D0_GDC_IPCLKPORT_I_CLK,
	GOUT_BLK_GDC_UID_PPMU_D0_SCSC_IPCLKPORT_ACLK,
	GOUT_BLK_GDC_UID_XIU_D2_GDC_IPCLKPORT_ACLK,
	GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_ACLK,
	GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_ACLK,
	GOUT_BLK_GDC_UID_SLH_AXI_MI_P_GDC_IPCLKPORT_I_CLK,
	GOUT_BLK_GDC_UID_LH_AXI_SI_D1_GDC_IPCLKPORT_I_CLK,
	GOUT_BLK_GDC_UID_PPMU_D0_SCSC_IPCLKPORT_PCLK,
	GOUT_BLK_GDC_UID_QE_D0_SCSC_IPCLKPORT_PCLK,
	GOUT_BLK_GDC_UID_QE_D1_SCSC_IPCLKPORT_PCLK,
	CLK_BLK_GDC_UID_XIU_D0_GDC_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_XIU_D1_GDC_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_PPMU_D2_GDC_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_PPMU_D2_GDC_IPCLKPORT_PCLK,
	CLK_BLK_GDC_UID_PPMU_D3_GDC_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_PPMU_D3_GDC_IPCLKPORT_PCLK,
	CLK_BLK_GDC_UID_PPMU_D1_SCSC_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_PPMU_D1_SCSC_IPCLKPORT_PCLK,
	CLK_BLK_GDC_UID_PPMU_D2_SCSC_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_PPMU_D2_SCSC_IPCLKPORT_PCLK,
	CLK_BLK_GDC_UID_SSMT_D2_GDC_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_SSMT_D2_GDC_IPCLKPORT_PCLK,
	CLK_BLK_GDC_UID_SSMT_D3_GDC_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_SSMT_D3_GDC_IPCLKPORT_PCLK,
	CLK_BLK_GDC_UID_SSMT_D1_SCSC_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_SSMT_D1_SCSC_IPCLKPORT_PCLK,
	CLK_BLK_GDC_UID_SSMT_D2_SCSC_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_SSMT_D2_SCSC_IPCLKPORT_PCLK,
	CLK_BLK_GDC_UID_QE_D0_GDC_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_QE_D0_GDC_IPCLKPORT_PCLK,
	CLK_BLK_GDC_UID_QE_D1_GDC_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_QE_D1_GDC_IPCLKPORT_PCLK,
	CLK_BLK_GDC_UID_QE_D2_GDC_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_QE_D2_GDC_IPCLKPORT_PCLK,
	CLK_BLK_GDC_UID_QE_D2_SCSC_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_QE_D2_SCSC_IPCLKPORT_PCLK,
	CLK_BLK_GDC_UID_QE_D3_GDC_IPCLKPORT_ACLK,
	CLK_BLK_GDC_UID_QE_D3_GDC_IPCLKPORT_PCLK,
	CLK_BLK_GDC_UID_LH_AXI_MI_ID_SCSC_GDC1_IPCLKPORT_I_CLK,
	CLK_BLK_GDC_UID_LH_AXI_SI_ID_SCSC_GDC1_IPCLKPORT_I_CLK,
	CLK_GSACORE,
	CLK_BLK_GSACORE_UID_GSACORE_CMU_GSACORE_IPCLKPORT_PCLK,
	GOUT_BLK_GSACORE_UID_CA32_GSACORE_IPCLKPORT_CLKIN,
	GOUT_BLK_GSACORE_UID_GPIO_GSACORE_IPCLKPORT_PCLK,
	GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_PCLK,
	GOUT_BLK_GSACORE_UID_OTP_CON_GSACORE_IPCLKPORT_PCLK,
	GOUT_BLK_GSACORE_UID_PPMU_GSACORE_IPCLKPORT_PCLK,
	GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_PCLK,
	GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_PCLK,
	GOUT_BLK_GSACORE_UID_QE_SSS_GSACORE_IPCLKPORT_PCLK,
	GOUT_BLK_GSACORE_UID_RESETMON_GSACORE_IPCLKPORT_PCLK,
	GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_PCLK,
	GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_PCLK,
	GOUT_BLK_GSACORE_UID_SSMT_GSACORE_IPCLKPORT_PCLK,
	GOUT_BLK_GSACORE_UID_SSS_GSACORE_IPCLKPORT_I_PCLK,
	GOUT_BLK_GSACORE_UID_SYSREG_GSACORE_IPCLKPORT_PCLK,
	GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_PCLK,
	GOUT_BLK_GSACORE_UID_WDT_GSACORE_IPCLKPORT_PCLK,
	GOUT_BLK_GSACORE_UID_BAAW_GSACORE_IPCLKPORT_I_PCLK,
	GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_CPU_IPCLKPORT_CLK,
	GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_ACLK,
	GOUT_BLK_GSACORE_UID_LH_AXI_SI_D_GSA_IPCLKPORT_I_CLK,
	GOUT_BLK_GSACORE_UID_LH_AXI_SI_IP_GSA_IPCLKPORT_I_CLK,
	GOUT_BLK_GSACORE_UID_DMA_GSACORE_IPCLKPORT_ACLK,
	GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_I_CLK,
	GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_ACLK,
	GOUT_BLK_GSACORE_UID_PPMU_GSACORE_IPCLKPORT_ACLK,
	GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_ACLK,
	GOUT_BLK_GSACORE_UID_QE_SSS_GSACORE_IPCLKPORT_ACLK,
	GOUT_BLK_GSACORE_UID_SSS_GSACORE_IPCLKPORT_I_ACLK,
	GOUT_BLK_GSACORE_UID_SSMT_GSACORE_IPCLKPORT_ACLK,
	GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_IPCLK,
	GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_IPCLK,
	GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_IPCLK,
	GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_SPI_FPS_IPCLKPORT_CLK,
	GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_SPI_GSC_IPCLKPORT_CLK,
	GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_UART_IPCLKPORT_CLK,
	GOUT_BLK_GSACORE_UID_SYSMMU_GSACORE_IPCLKPORT_CLK_S1,
	GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_REFCLK_IPCLKPORT_CLK,
	GOUT_BLK_GSACORE_UID_SYSMMU_GSACORE_IPCLKPORT_CLK_S2,
	GOUT_BLK_GSACORE_UID_AD_APB_DMA_GSACORE_NS_IPCLKPORT_PCLKM,
	GOUT_BLK_GSACORE_UID_PUF_GSACORE_IPCLKPORT_I_CLK,
	GOUT_BLK_GSACORE_UID_XIU_DP0_GSA_WP_IPCLKPORT_ACLK,
	GOUT_BLK_GSACORE_UID_LH_AXI_MI_I_DAP_GSA_IPCLKPORT_I_CLK,
	GOUT_BLK_GSACORE_UID_UGME_IPCLKPORT_CLK_AXI,
	GOUT_BLK_GSACORE_UID_UGME_IPCLKPORT_CLK_APB,
	GOUT_BLK_GSACORE_UID_LH_AST_MI_I_CA32_GIC_IPCLKPORT_I_CLK,
	GOUT_BLK_GSACORE_UID_LH_AST_MI_I_GIC_CA32_IPCLKPORT_I_CLK,
	GOUT_BLK_GSACORE_UID_UDAP_SSS_AHB_ASYNC_IPCLKPORT_HCLKM,
	CLK_BLK_GSACORE_UID_AD_APB_SYSMMU_GSACORE_NS_IPCLKPORT_PCLKM,
	CLK_BLK_GSACORE_UID_GIC_GSACORE_IPCLKPORT_GICCLK,
	GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_PCLK,
	GOUT_BLK_GSACORE_UID_LH_AST_SI_I_GIC_CA32_IPCLKPORT_I_CLK,
	GOUT_BLK_GSACORE_UID_LH_AST_SI_I_CA32_GIC_IPCLKPORT_I_CLK,
	CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_GSACORE_UID_LH_ATB_MI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_CPU_LH_IPCLKPORT_CLK,
	CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK,
	CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK,
	CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK,
	CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK,
	CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_GME_IPCLKPORT_I_CLK,
	CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_GME_IPCLKPORT_I_CLK,
	CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_CA32_CPUPORESET_IPCLKPORT_CLK,
	CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_SSS_PORRESETN_IPCLKPORT_CLK,
	CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_SSS_HRESETN_IPCLKPORT_CLK,
	CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_SSS_ARESETN_IPCLKPORT_CLK,
	CLK_BLK_GSACORE_UID_AD_APB_INTMEM_GSACORE_IPCLKPORT_PCLKM,
	CLK_BLK_GSACTRL_UID_GSACTRL_CMU_GSACTRL_IPCLKPORT_PCLK,
	GOUT_BLK_GSACTRL_UID_GPC_GSACTRL_IPCLKPORT_PCLK,
	GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AOC_IPCLKPORT_PCLK,
	GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2NONTZ_IPCLKPORT_PCLK,
	GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TPU_IPCLKPORT_PCLK,
	GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AUR_IPCLKPORT_PCLK,
	GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRL_IPCLKPORT_PCLK,
	GOUT_BLK_GSACTRL_UID_TZPC_GSACTRL_IPCLKPORT_PCLK,
	GATE_CLK_GSA_FUNC,
	GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_ACLK,
	GOUT_BLK_GSACTRL_UID_LH_AXI_MI_IP_GSA_IPCLKPORT_I_CLK,
	GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TZ_IPCLKPORT_PCLK,
	GOUT_BLK_GSACTRL_UID_PMU_GSA_IPCLKPORT_PCLK,
	GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCP_IPCLKPORT_CLK,
	GATE_CLK_GSACTRL2CORE,
	GOUT_BLK_GSACTRL_UID_APBIF_GPIO_GSACTRL_IPCLKPORT_PCLK,
	GOUT_BLK_GSACTRL_UID_TIMER_GSACTRL_IPCLKPORT_PCLK,
	GOUT_BLK_GSACTRL_UID_DAP_GSACTRL_IPCLKPORT_DAPCLK,
	GOUT_BLK_GSACTRL_UID_LH_AXI_MI_P_GSA_CU_IPCLKPORT_I_CLK,
	GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRLEXT_IPCLKPORT_PCLK,
	GOUT_BLK_GSACTRL_UID_SECJTAG_GSACTRL_IPCLKPORT_I_CLK,
	GOUT_BLK_GSACTRL_UID_LH_AXI_SI_I_DAP_GSA_IPCLKPORT_I_CLK,
	GOUT_BLK_GSACTRL_UID_AD_APB_INTMEM_GSACTRL_IPCLKPORT_PCLKM,
	GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_PCLK,
	CLK_BLK_GSACTRL_UID_SLH_AXI_MI_P_GSA_IPCLKPORT_I_CLK,
	CLK_BLK_GSACTRL_UID_LH_AXI_SI_P_GSA_CU_IPCLKPORT_I_CLK,
	CLK_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCP_LH_IPCLKPORT_CLK,
	CLK_BLK_GSACTRL_UID_LH_AXI_SI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK,
	CLK_BLK_GSACTRL_UID_LH_AXI_MI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK,
	CLK_BLK_GSACTRL_UID_XIU_DP1_GSA_WP_IPCLKPORT_ACLK,
	CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK,
	GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40,
	GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK,
	GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK,
	GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK,
	GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK,
	GOUT_BLK_HSI0_UID_PPMU_HSI0_NOCL1B_IPCLKPORT_ACLK,
	GOUT_BLK_HSI0_UID_PPMU_HSI0_NOCL1B_IPCLKPORT_PCLK,
	GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_ACLK,
	GOUT_BLK_HSI0_UID_PPMU_HSI0_AOC_IPCLKPORT_PCLK,
	GOUT_BLK_HSI0_UID_LH_AXI_SI_LD_HSI0_AOC_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI0_UID_LH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL,
	GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK,
	GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK,
	GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK,
	GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK,
	GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_PCLK,
	GOUT_BLK_HSI0_UID_SSMT_USB_IPCLKPORT_ACLK,
	GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2,
	GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK,
	GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL,
	GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK,
	GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK,
	GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY,
	GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK,
	GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB20_PHY_REFCLK_26,
	CLK_HSI0_ALT,
	GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK,
	GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_ACLK,
	GOUT_BLK_HSI0_UID_UASC_HSI0_CTRL_IPCLKPORT_PCLK,
	GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK,
	GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK,
	GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_UDBG_I_APB_PCLK,
	GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_USBDPPHY_I_ACLK,
	CLK_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S1,
	CLK_BLK_HSI0_UID_SLH_AXI_MI_LG_ETR_HSI0_IPCLKPORT_I_CLK,
	CLK_BLK_HSI0_UID_SLH_AXI_MI_LP1_AOC_IPCLKPORT_I_CLK,
	CLK_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK,
	CLK_BLK_HSI0_UID_LH_AXI_SI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_HSI0_UID_LH_AXI_MI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_HSI0_UID_LH_AXI_SI_LP1_AOC_CU_IPCLKPORT_I_CLK,
	CLK_BLK_HSI0_UID_LH_AXI_MI_LP1_AOC_CU_IPCLKPORT_I_CLK,
	CLK_BLK_HSI0_UID_LH_AXI_SI_P_HSI0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_HSI0_UID_LH_AXI_MI_P_HSI0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_LH_IPCLKPORT_CLK,
	CLK_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_SUSPEND_CLK_26,
	CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI1_UID_LH_AXI_MI_P_HSI1_CU_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK,
	GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK,
	GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK,
	GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2,
	GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK,
	GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK,
	GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG,
	GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG,
	GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN,
	GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG,
	GOUT_BLK_HSI1_UID_PCIE_IA_GEN4A_0_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI1_UID_PCIE_IA_GEN4B_0_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK,
	GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG,
	GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG,
	GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG,
	GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN,
	GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_ACLK,
	GOUT_BLK_HSI1_UID_QE_PCIE_GEN4A_HSI1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI1_UID_QE_PCIE_GEN4B_HSI1_IPCLKPORT_ACLK,
	GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_ACLK,
	GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_DBI_0_IPCLKPORT_PCLK,
	GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_ACLK,
	GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4A_SLV_0_IPCLKPORT_PCLK,
	GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_ACLK,
	GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_DBI_0_IPCLKPORT_PCLK,
	GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_ACLK,
	GOUT_BLK_HSI1_UID_UASC_PCIE_GEN4B_SLV_0_IPCLKPORT_PCLK,
	GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK,
	CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_PCLK,
	CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4A_0_IPCLKPORT_ACLK,
	CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_ACLK,
	CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN4B_0_IPCLKPORT_PCLK,
	GOUT_BLK_HSI1_UID_AS_APB_PCIEPHY_HSI1_IPCLKPORT_PCLKM,
	GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK,
	GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOCP_IPCLKPORT_CLK,
	CLK_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S1,
	CLK_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK,
	CLK_BLK_HSI1_UID_LH_AXI_SI_P_HSI1_CU_IPCLKPORT_I_CLK,
	CLK_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_LH_IPCLKPORT_CLK,
	GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_LH_ACEL_SI_D_HSI2_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI2_UID_LH_AXI_MI_P_HSI2_CU_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI2_UID_XIU_D_HSI2_IPCLKPORT_ACLK,
	GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK,
	GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK,
	GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG,
	GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG,
	GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK,
	GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK,
	GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2,
	GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK,
	GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG,
	GOUT_BLK_HSI2_UID_PCIE_IA_GEN4A_1_IPCLKPORT_I_CLK,
	GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK,
	GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK,
	GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO,
	GOUT_BLK_HSI2_UID_PCIE_IA_GEN4B_1_IPCLKPORT_I_CLK,
	CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN,
	CLK_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN,
	GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG,
	GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG,
	GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_G4X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG,
	GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_004_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK,
	GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN,
	GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_ACLK,
	GOUT_BLK_HSI2_UID_QE_PCIE_GEN4A_HSI2_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_ACLK,
	GOUT_BLK_HSI2_UID_QE_PCIE_GEN4B_HSI2_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK,
	GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_ACLK,
	GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_DBI_1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_ACLK,
	GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4A_SLV_1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_ACLK,
	GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_DBI_1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_ACLK,
	GOUT_BLK_HSI2_UID_UASC_PCIE_GEN4B_SLV_1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PHY_UDBG_I_APB_PCLK,
	GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK,
	GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK,
	CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_ACLK,
	CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4A_1_IPCLKPORT_PCLK,
	CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_ACLK,
	CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN4B_1_IPCLKPORT_PCLK,
	GOUT_BLK_HSI2_UID_AS_APB_PCIEPHY_HSI2_IPCLKPORT_PCLKM,
	GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY210X2_LN05LPE_QCH_TM_WRAPPER_INST_0_I_APB_PCLK,
	GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOCP_IPCLKPORT_CLK,
	CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK,
	CLK_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S1,
	CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK,
	CLK_BLK_HSI2_UID_LH_AXI_SI_P_HSI2_CU_IPCLKPORT_I_CLK,
	CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_LH_IPCLKPORT_CLK,
	CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_SLH_AXI_MI_P_IPP_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_IPP_UID_LH_AST_SI_L_VO_IPP_DNS_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_LH_AST_MI_L_VO_PDP_IPP_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM,
	GOUT_BLK_IPP_UID_LH_AXI_SI_D_IPP_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_LH_AST_SI_L_SOTF0_IPP_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_LH_AST_SI_L_SOTF1_IPP_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_LH_AST_SI_L_SOTF2_IPP_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_LH_AST_SI_L_ZOTF0_IPP_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_LH_AST_SI_L_ZOTF1_IPP_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_LH_AST_SI_L_ZOTF2_IPP_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK,
	GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1,
	GOUT_BLK_IPP_UID_GPC_IPP_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2,
	GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_SSMT_THSTAT_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_LH_AXI_SI_LD_IPP_DNS_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_PPMU_MSA_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_QE_ALIGN0_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_QE_ALIGN1_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_SSMT_ALIGN0_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_SSMT_ALIGN1_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_XIU_D1_IPP_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_TNR_A_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_QE_THSTAT_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_LH_AST_MI_L_OTF0_PDP_IPP_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_LH_AST_MI_L_OTF1_PDP_IPP_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_LH_AST_MI_L_OTF2_PDP_IPP_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_LH_AST_SI_L_OTF_IPP_DNS_IPCLKPORT_I_CLK,
	GOUT_BLK_IPP_UID_XIU_D2_IPP_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_XIU_D0_IPP_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_SSMT_FDPIG_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_SSMT_RGBH1_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_SSMT_RGBH2_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_SSMT_ALIGN2_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_SSMT_ALIGN3_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_QE_FDPIG_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_QE_RGBH0_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_QE_RGBH1_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_QE_RGBH2_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_QE_ALIGN2_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_QE_ALIGN3_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_SSMT_TNR_MSA0_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_SSMT_ALN_STAT_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_QE_TNR_MSA0_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_QE_ALN_STAT_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_SSMT_TNR_MSA1_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_ACLK,
	GOUT_BLK_IPP_UID_QE_TNR_MSA1_IPCLKPORT_PCLK,
	GOUT_BLK_IPP_UID_SSMT_RGBH0_IPCLKPORT_ACLK,
	CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK,
	GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM,
	GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK,
	GOUT_BLK_ITP_UID_GPC_ITP_IPCLKPORT_PCLK,
	GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK,
	GOUT_BLK_ITP_UID_SLH_AXI_MI_P_ITP_IPCLKPORT_I_CLK,
	GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK,
	GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_ITP_UID_RSTNSYNC_CLK_ITP_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_ITP_UID_LH_AST_MI_L_OTF0_DNS_ITP_IPCLKPORT_I_CLK,
	GOUT_BLK_ITP_UID_LH_AST_MI_L_OTF1_DNS_ITP_IPCLKPORT_I_CLK,
	GOUT_BLK_ITP_UID_LH_AST_SI_L_OTF_ITP_DNS_IPCLKPORT_I_CLK,
	CLK_BLK_ITP_UID_SSMT_ITP_IPCLKPORT_ACLK,
	CLK_BLK_ITP_UID_SSMT_ITP_IPCLKPORT_PCLK,
	CLK_BLK_ITP_UID_QE_ITP_IPCLKPORT_ACLK,
	CLK_BLK_ITP_UID_QE_ITP_IPCLKPORT_PCLK,
	CLK_BLK_ITP_UID_PPMU_ITP_IPCLKPORT_ACLK,
	CLK_BLK_ITP_UID_PPMU_ITP_IPCLKPORT_PCLK,
	CLK_BLK_ITP_UID_LH_AXI_SI_LD_ITP_DNS_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_LH_AXI_SI_D0_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK,
	CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF0_DNS_MCSC_IPCLKPORT_I_CLK,
	CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_ITSC_IPCLKPORT_CLK,
	CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_LH_AST_SI_L_OTF_MCSC_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF1_DNS_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_CLK,
	GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_C2CLK,
	GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1,
	GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_ACLK,
	GOUT_BLK_MCSC_UID_SSMT_D0_ITSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_ACLK,
	GOUT_BLK_MCSC_UID_PPMU_D1_ITSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_ACLK,
	GOUT_BLK_MCSC_UID_PPMU_D0_ITSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2,
	GOUT_BLK_MCSC_UID_LH_AST_MI_L_VO_GDC_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_LH_AXI_SI_LD_MCSC_DNS_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_AD_APB_ITSC_IPCLKPORT_PCLKM,
	GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM,
	GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK,
	GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK,
	GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_MCSC_IPCLKPORT_CLK,
	GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK,
	GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK,
	GOUT_BLK_MCSC_UID_LH_AXI_SI_D1_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1,
	GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2,
	GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF2_DNS_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_LH_AST_MI_I_ITSC_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_LH_AST_SI_I_ITSC_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_LH_AST_SI_L_VO_MCSC_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_ACLK,
	GOUT_BLK_MCSC_UID_SSMT_D1_ITSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK,
	GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK,
	GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_ACLK,
	GOUT_BLK_MCSC_UID_QE_D1_ITSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_ACLK,
	GOUT_BLK_MCSC_UID_QE_D2_ITSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK,
	GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK,
	GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK,
	GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK,
	GOUT_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S1,
	GOUT_BLK_MCSC_UID_SYSMMU_D2_MCSC_IPCLKPORT_CLK_S2,
	GOUT_BLK_MCSC_UID_LH_AXI_SI_D2_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK,
	GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK,
	GOUT_BLK_MCSC_UID_C2R_MCSC_IPCLKPORT_C2CLK,
	CLK_BLK_MCSC_UID_QE_D3_ITSC_IPCLKPORT_ACLK,
	CLK_BLK_MCSC_UID_QE_D3_ITSC_IPCLKPORT_PCLK,
	CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_ACLK,
	CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_PCLK,
	CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM,
	GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK,
	GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK,
	GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK,
	GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1,
	GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1,
	GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK,
	GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK,
	GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK,
	GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK,
	GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK,
	GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK,
	GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2,
	GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2,
	CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_LH_AXI_MI_P_MIF_CU_IPCLKPORT_I_CLK,
	GOUT_BLK_MIF_UID_AXI2APB_P_MIF_IPCLKPORT_ACLK,
	GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK,
	CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
	CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK,
	CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK,
	CLK_BLK_MIF_UID_LH_AST_SI_G_DMC_CD_IPCLKPORT_I_CLK,
	CLK_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK,
	CLK_BLK_MIF_UID_LH_AXI_SI_P_MIF_CU_IPCLKPORT_I_CLK,
	CLK_BLK_MIF_UID_LH_AST_SI_G_DMC_IPCLKPORT_I_CLK,
	CLK_BLK_MIF_UID_LH_AST_MI_G_DMC_CD_IPCLKPORT_I_CLK,
	CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_LH_IPCLKPORT_CLK,
	CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_DBG_IPCLKPORT_CLK,
	CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_DBG_LH_IPCLKPORT_CLK,
	GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK,
	CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK,
	GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK,
	GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK,
	CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK,
	CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK,
	CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK,
	GOUT_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A,
	GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_CU_IPCLKPORT_I_CLK,
	GOUT_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK,
	GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK,
	GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK,
	GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK,
	GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_ACLK,
	GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_PCLK,
	CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK,
	GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_ACLK,
	GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK,
	GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK,
	GOUT_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK,
	GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_PCLK,
	GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM,
	GOUT_BLK_MISC_UID_ADM_AHB_G_SSS_IPCLKPORT_HCLKM,
	GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM,
	GOUT_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK,
	GOUT_BLK_MISC_UID_LH_AXI_MI_ID_SSS_IPCLKPORT_I_CLK,
	GOUT_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK,
	GOUT_BLK_MISC_UID_LH_AXI_SI_ID_SSS_IPCLKPORT_I_CLK,
	GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK,
	GOUT_BLK_MISC_UID_QE_SSS_IPCLKPORT_ACLK,
	GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SSS_IPCLKPORT_CLK,
	GOUT_BLK_MISC_UID_SSS_IPCLKPORT_I_ACLK,
	GOUT_BLK_MISC_UID_XIU_D_MISC_IPCLKPORT_ACLK,
	GOUT_BLK_MISC_UID_SYSMMU_MISC_IPCLKPORT_CLK_S2,
	GOUT_BLK_MISC_UID_SYSMMU_SSS_IPCLKPORT_CLK_S1,
	GOUT_BLK_MISC_UID_LH_AXI_MI_P_GIC_CU_IPCLKPORT_I_CLK,
	GOUT_BLK_MISC_UID_SSMT_SSS_IPCLKPORT_ACLK,
	GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK,
	GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_ACLK,
	GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_ACLK,
	GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_PCLK,
	GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK,
	GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK,
	CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_LH_IPCLKPORT_CLK,
	CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_LH_IPCLKPORT_CLK,
	CLK_BLK_MISC_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK,
	CLK_BLK_MISC_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK,
	CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK,
	CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_CU_IPCLKPORT_I_CLK,
	CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK,
	CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_PCLK,
	CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_ACLK,
	CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_ACLK,
	CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_PCLK,
	CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_ACLK,
	CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_PCLK,
	CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_ACLK,
	CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_PCLK,
	CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK,
	CLK_BLK_MISC_UID_SLH_AXI_MI_P_GIC_IPCLKPORT_I_CLK,
	CLK_BLK_MISC_UID_LH_AXI_SI_P_GIC_CU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK,
	CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_NOCL0_UID_LH_ACE_MI_D0_CPUCL0_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL0_UID_LH_ACE_MI_D1_CPUCL0_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_AD_APB_CCI_IPCLKPORT_PCLKM,
	GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL0_UID_GPC_NOCL0_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D0_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D0_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D1_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_PPMU_ACE_CPUCL0_D1_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_SLC_CB_TOP_IPCLKPORT_I_ACLK,
	GOUT_BLK_NOCL0_UID_CCI_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D_EH_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL0_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_D_NOCL0,
	GOUT_BLK_NOCL0_UID_PPC_IO_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_PPC_IO_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPC_EH_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_PPC_EH_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPC_CCI_M1_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_PPC_CCI_M1_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPC_CCI_M2_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_PPC_CCI_M2_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPC_CCI_M3_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_PPC_CCI_M3_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPC_CCI_M4_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_PPC_CCI_M4_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPC_IO_CYCLE_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_P_NOCL0,
	GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_ACLK,
	GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_DCLK,
	CLK_BLK_NOCL0_UID_PPC_IO_CYCLE_IPCLKPORT_ACLK,
	CLK_BLK_NOCL0_UID_PPC_EH_CYCLE_IPCLKPORT_ACLK,
	CLK_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_ACLK,
	CLK_BLK_NOCL0_UID_PPC_CCI_M1_CYCLE_IPCLKPORT_ACLK,
	CLK_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_ACLK,
	CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC_ACLK_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC_DCLK_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_ACLK,
	GOUT_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_DCLK,
	GOUT_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_ACLK,
	GOUT_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_DCLK,
	GOUT_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_ACLK,
	GOUT_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_DCLK,
	GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK,
	GOUT_BLK_NOCL0_UID_CPE425_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC1_ACLK_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC2_ACLK_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC3_ACLK_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC1_DCLK_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC2_DCLK_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_SLC3_DCLK_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL0_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK,
	GOUT_BLK_NOCL0_UID_SLH_AXI_MI_G_NOCL0_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_CU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC1_CU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC2_CU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC3_CU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_CU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_CU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_ASYNCSFR_WR_SMC_IPCLKPORT_I_PCLK,
	CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_EH_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_GIC_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_SI_P_ALIVE_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_SI_P_CPUCL0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_SI_P_EH_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_SI_P_GIC_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF1_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF2_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF3_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC1_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_MI_P_ALIVE_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_MI_P_EH_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_LH_IPCLKPORT_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_MI_P_GIC_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_LH_IPCLKPORT_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF1_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF2_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF3_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC1_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_ATB_MI_T_BDU_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_ATB_MI_T_SLC_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC0_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC1_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC1_CU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC2_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC2_CU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_MI_G_DMC3_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_SI_G_DMC3_CU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1A_CU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1B_CU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2A_CU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK,
	CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK,
	CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_NOCL1A_UID_NOCL1A_CMU_NOCL1A_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1A_UID_SSMT_G3D0_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D_TPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D0,
	GOUT_BLK_NOCL1A_UID_LH_AXI_SI_P_G3D_CD_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1A_UID_GPC_NOCL1A_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_SSMT_G3D0_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_SSMT_G3D1_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_SSMT_G3D1_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_SSMT_G3D2_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_SSMT_G3D2_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_SSMT_G3D3_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_SSMT_G3D3_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_PPCFW_G3D0_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_AD_APB_SYSMMU_G3D_IPCLKPORT_PCLKM,
	GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_CD_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M1_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M1_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M2_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M2_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M3_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M3_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_PPC_TPU_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_PPC_TPU_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_ACLK_P_NOCL1A,
	GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_CYCLE_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_PPC_NOCL2A_M0_CYCLE_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_PPC_TPU_CYCLE_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_PPC_TPU_CYCLE_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_NOCL1A_UID_PPCFW_G3D0_IPCLKPORT_PCLK,
	CLK_BLK_NOCL1A_UID_PPCFW_G3D1_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1A_UID_PPCFW_G3D1_IPCLKPORT_PCLK,
	CLK_BLK_NOCL1A_UID_LH_AXI_MI_D0_AUR_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_LH_AXI_MI_D1_AUR_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_AUR_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D1,
	CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D2,
	CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_S2_D3,
	CLK_BLK_NOCL1A_UID_SYSMMU_G3D_IPCLKPORT_CLK_MPTW,
	CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_PCLK,
	CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_ACLK,
	CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_PCLK,
	CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_ACLK,
	CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_PCLK,
	CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_ACLK,
	CLK_BLK_NOCL1A_UID_LH_AST_MI_G_NOCL1A_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_AUR_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_AUR_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_G3D_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_LH_IPCLKPORT_CLK,
	CLK_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_LH_IPCLKPORT_CLK,
	CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_TPU_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_TPU_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_TPU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK,
	CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK,
	CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_NOCL1B_UID_NOCL1B_CMU_NOCL1B_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_AOC_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_APM_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_GSA_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_AOC_CD_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_GSA_CD_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI0_CD_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI1_CD_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_P_NOCL1B,
	GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1B_UID_GPC_NOCL1B_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1B_UID_LH_AXI_MI_G_CSSYS_CU_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_CD_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_NOCL1B_UID_LH_AST_MI_G_NOCL1B_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_AOC_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_AOC_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_GSA_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_GSA_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI1_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_LH_IPCLKPORT_CLK,
	CLK_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_LH_IPCLKPORT_CLK,
	CLK_BLK_NOCL1B_UID_SLH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1B_UID_LH_AXI_SI_G_CSSYS_CU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK,
	CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK,
	CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_NOCL2A_UID_NOCL2A_CMU_NOCL2A_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2A_UID_LH_ACEL_MI_D2_G2D_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2A_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_DPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_DPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_DPU_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2A_UID_LH_AXI_SI_P_HSI2_CD_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2A_UID_LH_ACEL_MI_D_HSI2_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_BO_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK,
	GOUT_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL2A_UID_SLH_AXI_SI_P_BO_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2A_UID_GPC_NOCL2A_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_G3AA_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_DNS_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D_IPP_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK,
	GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D0_GDC_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D1_GDC_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_GDC_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D3_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_CD_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D2_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2A_UID_LH_AXI_MI_D4_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_ACLK_P_NOCL2A,
	CLK_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_LH_IPCLKPORT_CLK,
	CLK_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCD_LH_IPCLKPORT_CLK,
	CLK_BLK_NOCL2A_UID_LH_AST_MI_G_NOCL2A_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2A_UID_LH_AXI_MI_P_HSI2_CD_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_G3AA_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_IPP_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_DNS_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_ITP_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_TNR_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_G2D_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_GDC_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_DISP_IPCLKPORT_I_CLK,
	CLK_BLK_NOCL2A_UID_SLH_AXI_SI_P_PDP_IPCLKPORT_I_CLK,
	CLK_BLK_PDP_UID_PDP_CMU_PDP_IPCLKPORT_PCLK,
	GOUT_BLK_PDP_UID_D_TZPC_PDP_IPCLKPORT_PCLK,
	GOUT_BLK_PDP_UID_LH_AST_MI_L_OTF0_CSIS_PDP_IPCLKPORT_I_CLK,
	GOUT_BLK_PDP_UID_LH_AST_MI_L_OTF1_CSIS_PDP_IPCLKPORT_I_CLK,
	GOUT_BLK_PDP_UID_LH_AST_MI_L_OTF2_CSIS_PDP_IPCLKPORT_I_CLK,
	GOUT_BLK_PDP_UID_SLH_AXI_MI_P_PDP_IPCLKPORT_I_CLK,
	GOUT_BLK_PDP_UID_GPC_PDP_IPCLKPORT_PCLK,
	GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_C2CLK,
	GOUT_BLK_PDP_UID_PDP_TOP_IPCLKPORT_CLK,
	GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_ACLK,
	GOUT_BLK_PDP_UID_SSMT_PDP_STAT_IPCLKPORT_PCLK,
	GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_ACLK,
	GOUT_BLK_PDP_UID_QE_PDP_STAT0_IPCLKPORT_PCLK,
	GOUT_BLK_PDP_UID_AD_APB_C2_PDP_IPCLKPORT_PCLKM,
	GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF0_PDP_IPP_IPCLKPORT_I_CLK,
	GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF1_PDP_IPP_IPCLKPORT_I_CLK,
	GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF2_PDP_IPP_IPCLKPORT_I_CLK,
	GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF0_PDP_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF1_PDP_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF2_PDP_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF0_PDP_G3AA_IPCLKPORT_I_CLK,
	GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF1_PDP_G3AA_IPCLKPORT_I_CLK,
	GOUT_BLK_PDP_UID_LH_AST_SI_L_OTF2_PDP_G3AA_IPCLKPORT_I_CLK,
	GOUT_BLK_PDP_UID_LH_AST_SI_L_YOTF0_PDP_G3AA_IPCLKPORT_I_CLK,
	GOUT_BLK_PDP_UID_LH_AST_SI_L_YOTF1_PDP_G3AA_IPCLKPORT_I_CLK,
	GOUT_BLK_PDP_UID_LH_AST_MI_L_VO_CSIS_PDP_IPCLKPORT_I_CLK,
	GOUT_BLK_PDP_UID_LH_AST_SI_L_VO_PDP_IPP_IPCLKPORT_I_CLK,
	GOUT_BLK_PDP_UID_LH_AXI_SI_LD_PDP_CSIS_IPCLKPORT_I_CLK,
	GOUT_BLK_PDP_UID_SYSREG_PDP_IPCLKPORT_PCLK,
	GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_PDP_UID_XIU_D_PDP_IPCLKPORT_ACLK,
	GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_ACLK,
	GOUT_BLK_PDP_UID_QE_PDP_STAT1_IPCLKPORT_PCLK,
	GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_ACLK,
	GOUT_BLK_PDP_UID_QE_PDP_AF0_IPCLKPORT_PCLK,
	GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_ACLK,
	GOUT_BLK_PDP_UID_QE_PDP_AF1_IPCLKPORT_PCLK,
	GOUT_BLK_PDP_UID_AD_APB_VRA_IPCLKPORT_PCLKM,
	CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_ACLK,
	CLK_BLK_PDP_UID_VRA_IPCLKPORT_CLK,
	CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_PCLK,
	CLK_BLK_PDP_UID_SSMT_VRA_IPCLKPORT_ACLK,
	CLK_BLK_PDP_UID_QE_VRA_IPCLKPORT_PCLK,
	CLK_BLK_PDP_UID_LH_AXI_SI_LD_PDP_DNS_IPCLKPORT_I_CLK,
	CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_ACLK,
	CLK_BLK_PDP_UID_PPMU_VRA_IPCLKPORT_PCLK,
	GOUT_BLK_PDP_UID_RSTNSYNC_CLK_PDP_VRA_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK,
	GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK,
	CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK,
	CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_LH_AXI_MI_P_PERIC0_CU_IPCLKPORT_I_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI7_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI8_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK,
	CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC0_UID_USI7_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC0_UID_USI7_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC0_UID_USI8_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC0_UID_USI8_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK,
	CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK,
	CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK,
	CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK,
	CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK,
	CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK,
	CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_SCLK,
	CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_PCLK,
	CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_SCLK,
	CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_PCLK,
	CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_SCLK,
	CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_PCLK,
	CLK_BLK_PERIC0_UID_I3C7_IPCLKPORT_I_SCLK,
	CLK_BLK_PERIC0_UID_I3C7_IPCLKPORT_I_PCLK,
	CLK_BLK_PERIC0_UID_I3C8_IPCLKPORT_I_SCLK,
	CLK_BLK_PERIC0_UID_I3C8_IPCLKPORT_I_PCLK,
	CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_PCLK,
	CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK,
	CLK_BLK_PERIC0_UID_LH_AXI_SI_P_PERIC0_CU_IPCLKPORT_I_CLK,
	CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_LH_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK,
	GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK,
	CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK,
	CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK,
	CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_LH_AXI_MI_P_PERIC1_CU_IPCLKPORT_I_CLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK,
	GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK,
	GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK,
	CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_SCLK,
	CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_PCLK,
	CLK_BLK_PERIC1_UID_PWM_IPCLKPORT_I_PCLK_S0,
	CLK_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK,
	CLK_BLK_PERIC1_UID_LH_AXI_SI_P_PERIC1_CU_IPCLKPORT_I_CLK,
	CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_LH_IPCLKPORT_CLK,
	CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK,
	CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK,
	CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK,
	GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK,
	GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK,
	GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK,
	GOUT_BLK_S2D_UID_LH_AXI_MI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK,
	GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK,
	CLK_BLK_S2D_UID_SLH_AXI_MI_LG_SCAN2DRAM_IPCLKPORT_I_CLK,
	CLK_BLK_S2D_UID_LH_AXI_SI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK,
	CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_LH_IPCLKPORT_CLK,
	GOUT_BLK_TNR_UID_APB_ASYNC_SYSMMU_D0_S1_NS_TNR_IPCLKPORT_PCLKM,
	GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_LH_AST_MI_L_VO_DNS_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_SLH_AXI_MI_P_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_LH_AXI_SI_D0_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_LH_AXI_SI_D1_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1,
	GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1,
	GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK,
	CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_TNR_UID_LH_AST_SI_L_VO_TNR_GDC_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2,
	GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2,
	GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_LH_AST_MI_L_OTF_MCSC_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_LH_AXI_SI_D2_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_LH_AXI_SI_D3_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S1,
	GOUT_BLK_TNR_UID_SYSMMU_D2_TNR_IPCLKPORT_CLK_S2,
	GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S1,
	GOUT_BLK_TNR_UID_SYSMMU_D3_TNR_IPCLKPORT_CLK_S2,
	GOUT_BLK_TNR_UID_TNR_IPCLKPORT_C2CLK,
	GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_LH_AXI_SI_D4_TNR_IPCLKPORT_I_CLK,
	GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S1,
	GOUT_BLK_TNR_UID_SYSMMU_D4_TNR_IPCLKPORT_CLK_S2,
	GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK,
	GOUT_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK,
	GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_GDC_IPCLKPORT_I_CLK,
	CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_PCLK,
	CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_PCLK,
	CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_ACLK,
	CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_PCLK,
	CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK,
	GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCD_IPCLKPORT_CLK,
	GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCP_IPCLKPORT_CLK,
	GOUT_BLK_TPU_UID_LH_AXI_MI_P_TPU_CU_IPCLKPORT_I_CLK,
	GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK,
	GOUT_BLK_TPU_UID_LH_ACEL_SI_D_TPU_IPCLKPORT_I_CLK,
	GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK,
	GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S1,
	GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_ACLK,
	GOUT_BLK_TPU_UID_PPMU_TPU_IPCLKPORT_PCLK,
	GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_PCLK,
	GOUT_BLK_TPU_UID_SSMT_TPU_IPCLKPORT_ACLK,
	GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK,
	GOUT_BLK_TPU_UID_SYSMMU_TPU_IPCLKPORT_CLK_S2,
	GOUT_BLK_TPU_UID_AS_APB_SYSMMU_NS_TPU_IPCLKPORT_PCLKM,
	CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK,
	GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK,
	GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK,
	GOUT_BLK_TPU_UID_ASYNC_APBM_TPU_IPCLKPORT_PCLKM,
	CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK,
	CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK,
	GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK,
	CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK,
	GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS,
	GOUT_BLK_TPU_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK,
	GOUT_BLK_TPU_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK,
	GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM,
	CLK_BLK_TPU_UID_HPM_TPU_IPCLKPORT_HPM_TARGETCLK_C,
	GOUT_BLK_TPU_UID_BUSIF_HPMTPU_IPCLKPORT_PCLK,
	GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK,
	GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK,
	CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK,
	CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK,
	GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK,
	CLK_BLK_TPU_UID_BUSIF_DDDTPU_IPCLKPORT_CK_IN,
	CLK_BLK_TPU_UID_TPU_IPCLKPORT_DROOPDETECTORIO_CK_IN,
	CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK,
	CLK_BLK_TPU_UID_SLH_AXI_MI_P_TPU_IPCLKPORT_I_CLK,
	CLK_BLK_TPU_UID_LH_AXI_SI_P_TPU_CU_IPCLKPORT_I_CLK,
	CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCP_LH_IPCLKPORT_CLK,
	CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_AXI_IPCLKPORT_CLK,
	CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_APB_IPCLKPORT_CLK,
	end_of_gate,
	num_of_gate = (end_of_gate - GATE_TYPE) & MASK_OF_ID,

};
#endif
