
Version 1.0;

ProgramStyle = Modular;
TestPlan ARR_CORE;
Import ARR_CORE.usrv;

Import OASIS_UserFunc_tt.xml;
Import PrimeHvqkTestMethod.xml;
Import PrimeMbistVminSearchTestMethod.xml;
Import MbistRasterTC.xml;
Import AuxiliaryTC.xml;
Import PrimeVminSearchTestMethod.xml;
Import OASIS_VFDM_tt.xml;
Import PrimePatConfigTestMethod.xml;

Counters
{
	n61200000_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE0_0,
	n61200000_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE0_5,
	n61200000_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE0_6,
	n61200000_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE0_7,
	n61200000_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE0_8,
	n61200001_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE0_0,
	n61200001_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE0_2,
	n61200001_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE0_3,
	n61200001_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE0_4,
	n61200001_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE0_5,
	n61200002_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE1_0,
	n61200002_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE1_5,
	n61200002_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE1_6,
	n61200002_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE1_7,
	n61200002_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE1_8,
	n61200003_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE1_0,
	n61200003_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE1_2,
	n61200003_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE1_3,
	n61200003_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE1_4,
	n61200003_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE1_5,
	n61200004_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE2_0,
	n61200004_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE2_5,
	n61200004_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE2_6,
	n61200004_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE2_7,
	n61200004_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE2_8,
	n61200005_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE2_0,
	n61200005_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE2_2,
	n61200005_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE2_3,
	n61200005_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE2_4,
	n61200005_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE2_5,
	n61200006_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE3_0,
	n61200006_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE3_5,
	n61200006_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE3_6,
	n61200006_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE3_7,
	n61200006_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE3_8,
	n61200007_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE3_0,
	n61200007_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE3_2,
	n61200007_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE3_3,
	n61200007_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE3_4,
	n61200007_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE3_5,
	n61200008_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE0_0,
	n61200008_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE0_5,
	n61200008_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE0_6,
	n61200008_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE0_7,
	n61200008_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE0_8,
	n61200009_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE0_0,
	n61200009_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE0_2,
	n61200009_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE0_3,
	n61200009_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE0_4,
	n61200009_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE0_5,
	n61200010_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE1_0,
	n61200010_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE1_5,
	n61200010_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE1_6,
	n61200010_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE1_7,
	n61200010_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE1_8,
	n61200011_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE1_0,
	n61200011_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE1_2,
	n61200011_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE1_3,
	n61200011_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE1_4,
	n61200011_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE1_5,
	n61200012_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE2_0,
	n61200012_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE2_5,
	n61200012_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE2_6,
	n61200012_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE2_7,
	n61200012_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE2_8,
	n61200013_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE2_0,
	n61200013_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE2_2,
	n61200013_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE2_3,
	n61200013_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE2_4,
	n61200013_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE2_5,
	n61200014_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE3_0,
	n61200014_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE3_5,
	n61200014_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE3_6,
	n61200014_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE3_7,
	n61200014_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE3_8,
	n61200015_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE3_0,
	n61200015_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE3_2,
	n61200015_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE3_3,
	n61200015_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE3_4,
	n61200015_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE3_5,
	n61200016_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE0_0,
	n61200016_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE0_5,
	n61200016_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE0_6,
	n61200016_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE0_7,
	n61200016_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE0_8,
	n61200017_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE0_0,
	n61200017_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE0_2,
	n61200017_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE0_3,
	n61200017_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE0_4,
	n61200017_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE0_5,
	n61200018_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE1_0,
	n61200018_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE1_5,
	n61200018_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE1_6,
	n61200018_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE1_7,
	n61200018_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE1_8,
	n61200019_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE1_0,
	n61200019_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE1_2,
	n61200019_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE1_3,
	n61200019_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE1_4,
	n61200019_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE1_5,
	n61200020_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE2_0,
	n61200020_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE2_5,
	n61200020_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE2_6,
	n61200020_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE2_7,
	n61200020_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE2_8,
	n61200021_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE2_0,
	n61200021_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE2_2,
	n61200021_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE2_3,
	n61200021_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE2_4,
	n61200021_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE2_5,
	n61200022_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE3_0,
	n61200022_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE3_5,
	n61200022_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE3_6,
	n61200022_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE3_7,
	n61200022_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE3_8,
	n61200023_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE3_0,
	n61200023_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE3_2,
	n61200023_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE3_3,
	n61200023_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE3_4,
	n61200023_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE3_5,
	n21200024_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE0_0,
	n21200024_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE0_5,
	n21200024_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE0_6,
	n21200024_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE0_7,
	n21200024_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE0_8,
	n21200025_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE0_0,
	n21200025_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE0_2,
	n21200025_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE0_3,
	n21200025_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE0_4,
	n21200025_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE0_5,
	n21200026_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE1_0,
	n21200026_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE1_5,
	n21200026_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE1_6,
	n21200026_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE1_7,
	n21200026_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE1_8,
	n21200027_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE1_0,
	n21200027_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE1_2,
	n21200027_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE1_3,
	n21200027_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE1_4,
	n21200027_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE1_5,
	n21200028_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE2_0,
	n21200028_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE2_5,
	n21200028_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE2_6,
	n21200028_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE2_7,
	n21200028_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE2_8,
	n21200029_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE2_0,
	n21200029_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE2_2,
	n21200029_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE2_3,
	n21200029_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE2_4,
	n21200029_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE2_5,
	n21200030_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE3_0,
	n21200030_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE3_5,
	n21200030_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE3_6,
	n21200030_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE3_7,
	n21200030_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE3_8,
	n21200031_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE3_0,
	n21200031_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE3_2,
	n21200031_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE3_3,
	n21200031_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE3_4,
	n21200031_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE3_5,
	n21200032_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE0_0,
	n21200032_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE0_5,
	n21200032_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE0_6,
	n21200032_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE0_7,
	n21200032_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE0_8,
	n21200033_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE0_0,
	n21200033_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE0_2,
	n21200033_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE0_3,
	n21200033_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE0_4,
	n21200033_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE0_5,
	n21200034_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE1_0,
	n21200034_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE1_5,
	n21200034_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE1_6,
	n21200034_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE1_7,
	n21200034_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE1_8,
	n21200035_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE1_0,
	n21200035_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE1_2,
	n21200035_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE1_3,
	n21200035_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE1_4,
	n21200035_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE1_5,
	n21200036_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE2_0,
	n21200036_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE2_5,
	n21200036_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE2_6,
	n21200036_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE2_7,
	n21200036_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE2_8,
	n21200037_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE2_0,
	n21200037_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE2_2,
	n21200037_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE2_3,
	n21200037_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE2_4,
	n21200037_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE2_5,
	n21200038_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE3_0,
	n21200038_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE3_5,
	n21200038_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE3_6,
	n21200038_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE3_7,
	n21200038_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE3_8,
	n21200039_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE3_0,
	n21200039_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE3_2,
	n21200039_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE3_3,
	n21200039_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE3_4,
	n21200039_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE3_5,
	n61210040_fail_SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0MLC0R_0,
	n61210041_fail_SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0MLC1R_0,
	n61210042_fail_SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1MLC0R_0,
	n61210043_fail_SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1MLC1R_0,
	n61210044_fail_SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2MLC0R_0,
	n61210045_fail_SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2MLC1R_0,
	n61210046_fail_SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3MLC0R_0,
	n61210047_fail_SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3MLC1R_0,
	n61210048_fail_SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC0PMUCR_0,
	n61210049_fail_SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC1PMUCR_0,
	n61210050_fail_SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC2PMUCR_0,
	n61210051_fail_SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC3PMUCR_0,
	n21210052_fail_LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0RF0R_0,
	n21210053_fail_LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1RF0R_0,
	n21210054_fail_LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2RF0R_0,
	n21210055_fail_LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3RF0R_0,
	n21210056_fail_LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0RF1R_0,
	n21210057_fail_LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1RF1R_0,
	n21210058_fail_LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2RF1R_0,
	n21210059_fail_LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3RF1R_0,
	n21210060_fail_LSA_CORE_UF_E_BEGIN_T_VCCIA_LFM_X_VFDM_UF_0,
	n21210061_fail_LSA_CORE_FUSECONFIG_E_BEGIN_T_VCCIA_LFM_X_REPAIR_0,
	n61210062_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0_0,
	n61210062_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0_5,
	n61210062_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0_6,
	n61210062_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0_7,
	n61210062_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0_8,
	n61210063_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1_0,
	n61210063_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1_5,
	n61210063_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1_6,
	n61210063_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1_7,
	n61210063_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1_8,
	n61210064_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2_0,
	n61210064_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2_5,
	n61210064_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2_6,
	n61210064_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2_7,
	n61210064_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2_8,
	n61210065_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3_0,
	n61210065_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3_5,
	n61210065_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3_6,
	n61210065_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3_7,
	n61210065_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3_8,
	n61210066_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0_0,
	n61210066_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0_5,
	n61210066_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0_6,
	n61210066_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0_7,
	n61210066_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0_8,
	n61210067_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1_0,
	n61210067_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1_5,
	n61210067_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1_6,
	n61210067_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1_7,
	n61210067_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1_8,
	n61210068_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2_0,
	n61210068_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2_5,
	n61210068_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2_6,
	n61210068_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2_7,
	n61210068_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2_8,
	n61210069_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3_0,
	n61210069_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3_5,
	n61210069_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3_6,
	n61210069_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3_7,
	n61210069_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3_8,
	n61210070_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0_0,
	n61210070_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0_5,
	n61210070_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0_6,
	n61210070_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0_7,
	n61210070_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0_8,
	n61210071_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1_0,
	n61210071_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1_5,
	n61210071_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1_6,
	n61210071_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1_7,
	n61210071_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1_8,
	n61210072_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2_0,
	n61210072_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2_5,
	n61210072_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2_6,
	n61210072_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2_7,
	n61210072_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2_8,
	n61210073_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3_0,
	n61210073_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3_5,
	n61210073_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3_6,
	n61210073_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3_7,
	n61210073_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3_8,
	n21210074_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0_0,
	n21210074_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0_5,
	n21210074_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0_6,
	n21210074_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0_7,
	n21210074_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0_8,
	n21210075_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1_0,
	n21210075_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1_5,
	n21210075_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1_6,
	n21210075_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1_7,
	n21210075_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1_8,
	n21210076_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2_0,
	n21210076_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2_5,
	n21210076_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2_6,
	n21210076_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2_7,
	n21210076_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2_8,
	n21210077_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3_0,
	n21210077_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3_5,
	n21210077_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3_6,
	n21210077_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3_7,
	n21210077_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3_8,
	n21210078_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0_0,
	n21210078_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0_5,
	n21210078_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0_6,
	n21210078_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0_7,
	n21210078_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0_8,
	n21210079_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1_0,
	n21210079_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1_5,
	n21210079_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1_6,
	n21210079_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1_7,
	n21210079_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1_8,
	n21210080_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2_0,
	n21210080_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2_5,
	n21210080_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2_6,
	n21210080_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2_7,
	n21210080_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2_8,
	n21210081_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3_0,
	n21210081_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3_5,
	n21210081_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3_6,
	n21210081_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3_7,
	n21210081_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3_8,
	n21210082_fail_SSA_CORE_AUX_E_BEGIN_T_VCCIA_LFM_X_MLC_SRAM_SAMPLER_FAIL_0,
	n61210200_fail_SSA_CORE_VMIN_E_PREHVQK_T_VCCIA_LFM_X_MLC_SRAM_0,
	n21210201_fail_LSA_CORE_VMIN_E_PREHVQK_T_VCCIA_LFM_X_MLC_RF_0,
	n21210201_fail_LSA_CORE_VMIN_E_PREHVQK_T_VCCIA_LFM_X_RF_ALL_0,
	n21210202_fail_ROM_CORE_VMIN_E_PREHVQK_T_VCCIA_LFM_X_ROM_0,
	n61210203_fail_SSA_CORE_VMIN_E_PREHVQK_T_VCCSA_LFM_X_PMUCS_0,
	n17610300_fail_XSA_CORE_HVQK_E_STRESS_T_VCCIA_LFM_X_MBIST_ALL_0,
	n17610301_fail_SSA_CORE_HVQK_E_STRESS_T_VCCSA_LFM_X_MBIST_PMUCS_0,
	n61210400_fail_SSA_CORE_VMIN_E_POSTHVQK_T_VCCIA_LFM_X_MLC_SRAM_0,
	n21210401_fail_LSA_CORE_VMIN_E_POSTHVQK_T_VCCIA_LFM_X_MLC_RF_0,
	n21210402_fail_LSA_CORE_VMIN_E_POSTHVQK_T_VCCIA_LFM_X_RF_ALL_0,
	n61210403_fail_ROM_CORE_VMIN_E_POSTHVQK_T_VCCIA_LFM_X_ROM_0,
	n61210404_fail_SSA_CORE_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_PMUCS_0,
	n61220500_fail_SSA_CORE_KS_E_END_T_VCCIA_LFM_X_MLC_SRAM_0,
	n21220501_fail_LSA_CORE_KS_E_END_T_VCCIA_LFM_X_MLC_RF_0,
	n21220502_fail_LSA_CORE_KS_E_END_T_VCCIA_LFM_X_RF_ALL_0,
	n61220503_fail_ROM_CORE_KS_E_END_T_VCCIA_LFM_X_ROM_0,
	n61220504_fail_SSA_CORE_KS_E_END_T_VCCSA_LFM_X_PMUCS_0,
	n17610600_fail_SSA_CORE_VMAX_E_END_T_VCCIA_LFM_X_MLC_SRAM_0,
	n17210601_fail_LSA_CORE_VMAX_E_END_T_VCCIA_LFM_X_MLC_RF_0
} # End of Test Counter Definition

Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE0
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE0
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE1
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE1
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE2
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE2
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE3
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE3
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE0
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE0
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE1
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE1
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE2
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE2
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE3
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE3
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE0
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE0
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE1
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE1
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE2
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE2
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE3
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE3
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE0
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE0
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE1
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE1
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE2
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE2
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE3
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE3
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE0
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE0
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE1
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE1
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE2
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE2
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE3
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "CompressedWithSkipPatmod"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE3
{
	BypassPort = ;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_CORE/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
}
Test iCVFDMTest SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0MLC0R
{
	bypass_global = "";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC0MLC0R.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0MLC1R
{
	bypass_global = "";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC0MLC1R.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1MLC0R
{
	bypass_global = "";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC1MLC0R.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1MLC1R
{
	bypass_global = "";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC1MLC1R.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2MLC0R
{
	bypass_global = "";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC2MLC0R.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2MLC1R
{
	bypass_global = "";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC2MLC1R.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3MLC0R
{
	bypass_global = "";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC3MLC0R.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3MLC1R
{
	bypass_global = "";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC3MLC1R.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC0PMUCR
{
	bypass_global = "";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC0PMUCR.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC1PMUCR
{
	bypass_global = "";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC1PMUCR.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC2PMUCR
{
	bypass_global = "";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC2PMUCR.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC3PMUCR
{
	bypass_global = "";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC3PMUCR.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0RF0R
{
	bypass_global = "";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC0RF0R.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1RF0R
{
	bypass_global = "";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC1RF0R.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2RF0R
{
	bypass_global = "";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC2RF0R.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3RF0R
{
	bypass_global = "";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC3RF0R.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0RF1R
{
	bypass_global = "";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC0RF1R.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1RF1R
{
	bypass_global = "";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC1RF1R.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2RF1R
{
	bypass_global = "";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC2RF1R.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3RF1R
{
	bypass_global = "";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SC3RF1R.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCUserFuncTest LSA_CORE_UF_E_BEGIN_T_VCCIA_LFM_X_VFDM_UF
{
	bypass_global = "";
	function_name = "VFDM_UF!ProcessVFDMOutputs";
	function_parameter = "hcs_size=ARR_COMMON.I.HCS_SIZE,fds_size=ARR_COMMON.I.FDS_SIZE,WA=disable";
}
Test PrimePatConfigTestMethod LSA_CORE_FUSECONFIG_E_BEGIN_T_VCCIA_LFM_X_REPAIR
{
	BypassPort = ;
	ConfigurationFile = "./Modules/ARR_CORE/InputFiles/PatConfig_MbistRepair.setpoints.json";
	SetPoint = "DF_io_from_BISR_SharedStorage";
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCSA;
	EndVoltageLimits = ARR_CCF.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3
{
	BypassPort = ;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "###Supply###";
	StartVoltages = ARR_CCF.VCCIA;
	EndVoltageLimits = ARR_CCF.VCCIA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_CORE/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_CORE/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "Off"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test AuxiliaryTC SSA_CORE_AUX_E_BEGIN_T_VCCIA_LFM_X_MLC_SRAM_SAMPLER_FAIL
{
	BypassPort = ;
	Expression = "1";
	ResultToken = "nan";
}
Test PrimeVminSearchTestMethod SSA_CORE_VMIN_E_PREHVQK_T_VCCIA_LFM_X_MLC_SRAM
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "1100";
}
Test PrimeVminSearchTestMethod LSA_CORE_VMIN_E_PREHVQK_T_VCCIA_LFM_X_MLC_RF
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "1101";
}
Test PrimeVminSearchTestMethod LSA_CORE_VMIN_E_PREHVQK_T_VCCIA_LFM_X_RF_ALL
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "1102";
}
Test PrimeVminSearchTestMethod ROM_CORE_VMIN_E_PREHVQK_T_VCCIA_LFM_X_ROM
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "1103";
}
Test PrimeVminSearchTestMethod SSA_CORE_VMIN_E_PREHVQK_T_VCCSA_LFM_X_PMUCS
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "1104";
}
Test PrimeHvqkTestMethod XSA_CORE_HVQK_E_STRESS_T_VCCIA_LFM_X_MBIST_ALL
{
	BypassPort = ;
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageStepConfigFile = "./Modules/ARR_CORE/InputFiles/hvqkConfig.xml"; #USER TODO: define value
	# PowerDownLevel = "";
	# PowerUpLevel = "";
}
Test PrimeHvqkTestMethod SSA_CORE_HVQK_E_STRESS_T_VCCSA_LFM_X_MBIST_PMUCS
{
	BypassPort = ;
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageStepConfigFile = "./Modules/ARR_CORE/InputFiles/hvqkConfig.xml"; #USER TODO: define value
	# PowerDownLevel = "";
	# PowerUpLevel = "";
}
Test PrimeVminSearchTestMethod SSA_CORE_VMIN_E_POSTHVQK_T_VCCIA_LFM_X_MLC_SRAM
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "1105";
}
Test PrimeVminSearchTestMethod LSA_CORE_VMIN_E_POSTHVQK_T_VCCIA_LFM_X_MLC_RF
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "1106";
}
Test PrimeVminSearchTestMethod LSA_CORE_VMIN_E_POSTHVQK_T_VCCIA_LFM_X_RF_ALL
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "1107";
}
Test PrimeVminSearchTestMethod ROM_CORE_VMIN_E_POSTHVQK_T_VCCIA_LFM_X_ROM
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk401";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "1108";
}
Test PrimeVminSearchTestMethod SSA_CORE_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_PMUCS
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "1109";
}
Test PrimeVminSearchTestMethod SSA_CORE_KS_E_END_T_VCCIA_LFM_X_MLC_SRAM
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "1110";
}
Test PrimeVminSearchTestMethod LSA_CORE_KS_E_END_T_VCCIA_LFM_X_MLC_RF
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "1111";
}
Test PrimeVminSearchTestMethod LSA_CORE_KS_E_END_T_VCCIA_LFM_X_RF_ALL
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "1112";
}
Test PrimeVminSearchTestMethod ROM_CORE_KS_E_END_T_VCCIA_LFM_X_ROM
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk401";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "1113";
}
Test PrimeVminSearchTestMethod SSA_CORE_KS_E_END_T_VCCSA_LFM_X_PMUCS
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "1114";
}
Test PrimeVminSearchTestMethod SSA_CORE_VMAX_E_END_T_VCCIA_LFM_X_MLC_SRAM
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "1117";
}
Test PrimeVminSearchTestMethod LSA_CORE_VMAX_E_END_T_VCCIA_LFM_X_MLC_RF
{
	BypassPort = ;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "lnl_dummy_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk100_bclk400";
	VoltageTargets = "###Supply###";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "1118";
}

DUTFlow PREREPAIR
{
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE0 SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200000_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE0_0;
	        ##EDC## SetBin SoftBins.b61200000_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200000_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE0_5;
	        ##EDC## SetBin SoftBins.b61200000_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200000_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE0_6;
	        ##EDC## SetBin SoftBins.b61200000_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200000_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE0_7;
	        ##EDC## SetBin SoftBins.b61200000_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200000_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE0_8;
	        ##EDC## SetBin SoftBins.b61200000_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE0;
        }
	}
	DUTFlowItem SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE0 SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200001_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE0_0;
	        ##EDC## SetBin SoftBins.b61200001_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE1;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200001_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE0_2;
	        ##EDC## SetBin SoftBins.b61200001_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE1;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200001_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE0_3;
	        ##EDC## SetBin SoftBins.b61200001_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200001_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE0_4;
	        ##EDC## SetBin SoftBins.b61200001_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE1;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200001_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE0_5;
	        ##EDC## SetBin SoftBins.b61200001_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE1;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE1 SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200002_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE1_0;
	        ##EDC## SetBin SoftBins.b61200002_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200002_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE1_5;
	        ##EDC## SetBin SoftBins.b61200002_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200002_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE1_6;
	        ##EDC## SetBin SoftBins.b61200002_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200002_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE1_7;
	        ##EDC## SetBin SoftBins.b61200002_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200002_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE1_8;
	        ##EDC## SetBin SoftBins.b61200002_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE1;
        }
	}
	DUTFlowItem SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE1 SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200003_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE1_0;
	        ##EDC## SetBin SoftBins.b61200003_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE2;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200003_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE1_2;
	        ##EDC## SetBin SoftBins.b61200003_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE2;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200003_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE1_3;
	        ##EDC## SetBin SoftBins.b61200003_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE2;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200003_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE1_4;
	        ##EDC## SetBin SoftBins.b61200003_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE2;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200003_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE1_5;
	        ##EDC## SetBin SoftBins.b61200003_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE2;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE2 SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200004_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE2_0;
	        ##EDC## SetBin SoftBins.b61200004_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200004_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE2_5;
	        ##EDC## SetBin SoftBins.b61200004_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200004_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE2_6;
	        ##EDC## SetBin SoftBins.b61200004_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200004_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE2_7;
	        ##EDC## SetBin SoftBins.b61200004_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200004_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE2_8;
	        ##EDC## SetBin SoftBins.b61200004_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE2;
        }
	}
	DUTFlowItem SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE2 SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200005_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE2_0;
	        ##EDC## SetBin SoftBins.b61200005_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE3;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200005_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE2_2;
	        ##EDC## SetBin SoftBins.b61200005_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE3;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200005_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE2_3;
	        ##EDC## SetBin SoftBins.b61200005_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE3;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200005_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE2_4;
	        ##EDC## SetBin SoftBins.b61200005_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE3;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200005_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE2_5;
	        ##EDC## SetBin SoftBins.b61200005_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE3;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE3 SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200006_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE3_0;
	        ##EDC## SetBin SoftBins.b61200006_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE0;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE0;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200006_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE3_5;
	        ##EDC## SetBin SoftBins.b61200006_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200006_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE3_6;
	        ##EDC## SetBin SoftBins.b61200006_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200006_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE3_7;
	        ##EDC## SetBin SoftBins.b61200006_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200006_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE3_8;
	        ##EDC## SetBin SoftBins.b61200006_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BIRA_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE3;
        }
	}
	DUTFlowItem SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE3 SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200007_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE3_0;
	        ##EDC## SetBin SoftBins.b61200007_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE0;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200007_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE3_2;
	        ##EDC## SetBin SoftBins.b61200007_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE0;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200007_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE3_3;
	        ##EDC## SetBin SoftBins.b61200007_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE0;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200007_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE3_4;
	        ##EDC## SetBin SoftBins.b61200007_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE0;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200007_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE3_5;
	        ##EDC## SetBin SoftBins.b61200007_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_0_BISR_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE0;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE0 SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200008_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE0_0;
	        ##EDC## SetBin SoftBins.b61200008_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200008_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE0_5;
	        ##EDC## SetBin SoftBins.b61200008_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200008_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE0_6;
	        ##EDC## SetBin SoftBins.b61200008_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200008_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE0_7;
	        ##EDC## SetBin SoftBins.b61200008_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200008_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE0_8;
	        ##EDC## SetBin SoftBins.b61200008_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE0;
        }
	}
	DUTFlowItem SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE0 SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200009_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE0_0;
	        ##EDC## SetBin SoftBins.b61200009_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE1;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200009_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE0_2;
	        ##EDC## SetBin SoftBins.b61200009_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE1;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200009_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE0_3;
	        ##EDC## SetBin SoftBins.b61200009_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200009_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE0_4;
	        ##EDC## SetBin SoftBins.b61200009_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE1;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200009_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE0_5;
	        ##EDC## SetBin SoftBins.b61200009_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE1;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE1 SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200010_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE1_0;
	        ##EDC## SetBin SoftBins.b61200010_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200010_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE1_5;
	        ##EDC## SetBin SoftBins.b61200010_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200010_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE1_6;
	        ##EDC## SetBin SoftBins.b61200010_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200010_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE1_7;
	        ##EDC## SetBin SoftBins.b61200010_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200010_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE1_8;
	        ##EDC## SetBin SoftBins.b61200010_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE1;
        }
	}
	DUTFlowItem SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE1 SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200011_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE1_0;
	        ##EDC## SetBin SoftBins.b61200011_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE2;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200011_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE1_2;
	        ##EDC## SetBin SoftBins.b61200011_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE2;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200011_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE1_3;
	        ##EDC## SetBin SoftBins.b61200011_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE2;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200011_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE1_4;
	        ##EDC## SetBin SoftBins.b61200011_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE2;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200011_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE1_5;
	        ##EDC## SetBin SoftBins.b61200011_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE2;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE2 SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200012_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE2_0;
	        ##EDC## SetBin SoftBins.b61200012_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200012_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE2_5;
	        ##EDC## SetBin SoftBins.b61200012_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200012_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE2_6;
	        ##EDC## SetBin SoftBins.b61200012_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200012_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE2_7;
	        ##EDC## SetBin SoftBins.b61200012_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200012_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE2_8;
	        ##EDC## SetBin SoftBins.b61200012_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE2;
        }
	}
	DUTFlowItem SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE2 SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200013_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE2_0;
	        ##EDC## SetBin SoftBins.b61200013_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE3;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200013_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE2_2;
	        ##EDC## SetBin SoftBins.b61200013_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE3;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200013_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE2_3;
	        ##EDC## SetBin SoftBins.b61200013_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE3;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200013_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE2_4;
	        ##EDC## SetBin SoftBins.b61200013_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE3;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200013_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE2_5;
	        ##EDC## SetBin SoftBins.b61200013_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE3;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE3 SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200014_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE3_0;
	        ##EDC## SetBin SoftBins.b61200014_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE0;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE0;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200014_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE3_5;
	        ##EDC## SetBin SoftBins.b61200014_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200014_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE3_6;
	        ##EDC## SetBin SoftBins.b61200014_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200014_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE3_7;
	        ##EDC## SetBin SoftBins.b61200014_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200014_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE3_8;
	        ##EDC## SetBin SoftBins.b61200014_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BIRA_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE3;
        }
	}
	DUTFlowItem SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE3 SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200015_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE3_0;
	        ##EDC## SetBin SoftBins.b61200015_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE0;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200015_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE3_2;
	        ##EDC## SetBin SoftBins.b61200015_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE0;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200015_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE3_3;
	        ##EDC## SetBin SoftBins.b61200015_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE0;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200015_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE3_4;
	        ##EDC## SetBin SoftBins.b61200015_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE0;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200015_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE3_5;
	        ##EDC## SetBin SoftBins.b61200015_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_1_BISR_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE0;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE0 SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200016_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE0_0;
	        ##EDC## SetBin SoftBins.b61200016_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200016_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE0_5;
	        ##EDC## SetBin SoftBins.b61200016_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200016_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE0_6;
	        ##EDC## SetBin SoftBins.b61200016_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200016_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE0_7;
	        ##EDC## SetBin SoftBins.b61200016_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200016_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE0_8;
	        ##EDC## SetBin SoftBins.b61200016_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE0;
        }
	}
	DUTFlowItem SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE0 SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200017_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE0_0;
	        ##EDC## SetBin SoftBins.b61200017_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE1;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200017_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE0_2;
	        ##EDC## SetBin SoftBins.b61200017_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE1;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200017_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE0_3;
	        ##EDC## SetBin SoftBins.b61200017_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200017_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE0_4;
	        ##EDC## SetBin SoftBins.b61200017_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE1;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200017_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE0_5;
	        ##EDC## SetBin SoftBins.b61200017_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE1;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE1 SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200018_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE1_0;
	        ##EDC## SetBin SoftBins.b61200018_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200018_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE1_5;
	        ##EDC## SetBin SoftBins.b61200018_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200018_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE1_6;
	        ##EDC## SetBin SoftBins.b61200018_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200018_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE1_7;
	        ##EDC## SetBin SoftBins.b61200018_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200018_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE1_8;
	        ##EDC## SetBin SoftBins.b61200018_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE1;
        }
	}
	DUTFlowItem SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE1 SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200019_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE1_0;
	        ##EDC## SetBin SoftBins.b61200019_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE2;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200019_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE1_2;
	        ##EDC## SetBin SoftBins.b61200019_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE2;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200019_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE1_3;
	        ##EDC## SetBin SoftBins.b61200019_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE2;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200019_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE1_4;
	        ##EDC## SetBin SoftBins.b61200019_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE2;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200019_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE1_5;
	        ##EDC## SetBin SoftBins.b61200019_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE2;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE2 SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200020_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE2_0;
	        ##EDC## SetBin SoftBins.b61200020_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200020_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE2_5;
	        ##EDC## SetBin SoftBins.b61200020_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200020_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE2_6;
	        ##EDC## SetBin SoftBins.b61200020_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200020_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE2_7;
	        ##EDC## SetBin SoftBins.b61200020_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200020_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE2_8;
	        ##EDC## SetBin SoftBins.b61200020_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE2;
        }
	}
	DUTFlowItem SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE2 SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200021_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE2_0;
	        ##EDC## SetBin SoftBins.b61200021_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE3;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200021_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE2_2;
	        ##EDC## SetBin SoftBins.b61200021_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE3;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200021_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE2_3;
	        ##EDC## SetBin SoftBins.b61200021_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE3;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200021_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE2_4;
	        ##EDC## SetBin SoftBins.b61200021_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE3;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200021_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE2_5;
	        ##EDC## SetBin SoftBins.b61200021_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE3;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE3 SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200022_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE3_0;
	        ##EDC## SetBin SoftBins.b61200022_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE0;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE0;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200022_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE3_5;
	        ##EDC## SetBin SoftBins.b61200022_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200022_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE3_6;
	        ##EDC## SetBin SoftBins.b61200022_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200022_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE3_7;
	        ##EDC## SetBin SoftBins.b61200022_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200022_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE3_8;
	        ##EDC## SetBin SoftBins.b61200022_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BIRA_CORE3_SHARED_BIN;
			GoTo SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE3;
        }
	}
	DUTFlowItem SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE3 SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200023_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE3_0;
	        ##EDC## SetBin SoftBins.b61200023_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE0;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200023_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE3_2;
	        ##EDC## SetBin SoftBins.b61200023_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE3_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE0;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200023_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE3_3;
	        ##EDC## SetBin SoftBins.b61200023_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE3_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE0;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200023_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE3_4;
	        ##EDC## SetBin SoftBins.b61200023_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE3_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE0;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61200023_fail_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE3_5;
	        ##EDC## SetBin SoftBins.b61200023_fail_ARR_CORE_SSA_CORE_RASTER_E_BEGIN_T_VCCSA_LFM_X_PMUCS_BISR_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE0;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE0 LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200024_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE0_0;
	        ##EDC## SetBin SoftBins.b21200024_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE0_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200024_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE0_5;
	        ##EDC## SetBin SoftBins.b21200024_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE0_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200024_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE0_6;
	        ##EDC## SetBin SoftBins.b21200024_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE0_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200024_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE0_7;
	        ##EDC## SetBin SoftBins.b21200024_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE0_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200024_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE0_8;
	        ##EDC## SetBin SoftBins.b21200024_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE0_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE0;
        }
	}
	DUTFlowItem LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE0 LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200025_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE0_0;
	        ##EDC## SetBin SoftBins.b21200025_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE1;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200025_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE0_2;
	        ##EDC## SetBin SoftBins.b21200025_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE0_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE1;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200025_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE0_3;
	        ##EDC## SetBin SoftBins.b21200025_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE0_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200025_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE0_4;
	        ##EDC## SetBin SoftBins.b21200025_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE0_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE1;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200025_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE0_5;
	        ##EDC## SetBin SoftBins.b21200025_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE1;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE1 LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200026_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE1_0;
	        ##EDC## SetBin SoftBins.b21200026_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE1_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200026_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE1_5;
	        ##EDC## SetBin SoftBins.b21200026_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE1_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200026_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE1_6;
	        ##EDC## SetBin SoftBins.b21200026_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE1_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200026_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE1_7;
	        ##EDC## SetBin SoftBins.b21200026_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE1_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200026_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE1_8;
	        ##EDC## SetBin SoftBins.b21200026_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE1_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE1;
        }
	}
	DUTFlowItem LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE1 LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200027_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE1_0;
	        ##EDC## SetBin SoftBins.b21200027_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE2;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200027_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE1_2;
	        ##EDC## SetBin SoftBins.b21200027_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE1_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE2;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200027_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE1_3;
	        ##EDC## SetBin SoftBins.b21200027_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE1_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE2;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200027_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE1_4;
	        ##EDC## SetBin SoftBins.b21200027_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE1_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE2;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200027_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE1_5;
	        ##EDC## SetBin SoftBins.b21200027_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE2;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE2 LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200028_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE2_0;
	        ##EDC## SetBin SoftBins.b21200028_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE2_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200028_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE2_5;
	        ##EDC## SetBin SoftBins.b21200028_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE2_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200028_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE2_6;
	        ##EDC## SetBin SoftBins.b21200028_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE2_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200028_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE2_7;
	        ##EDC## SetBin SoftBins.b21200028_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE2_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200028_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE2_8;
	        ##EDC## SetBin SoftBins.b21200028_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE2_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE2;
        }
	}
	DUTFlowItem LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE2 LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200029_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE2_0;
	        ##EDC## SetBin SoftBins.b21200029_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE3;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200029_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE2_2;
	        ##EDC## SetBin SoftBins.b21200029_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE2_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE3;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200029_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE2_3;
	        ##EDC## SetBin SoftBins.b21200029_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE2_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE3;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200029_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE2_4;
	        ##EDC## SetBin SoftBins.b21200029_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE2_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE3;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200029_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE2_5;
	        ##EDC## SetBin SoftBins.b21200029_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE3;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE3 LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200030_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE3_0;
	        ##EDC## SetBin SoftBins.b21200030_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE3_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE0;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE0;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200030_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE3_5;
	        ##EDC## SetBin SoftBins.b21200030_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE3_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200030_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE3_6;
	        ##EDC## SetBin SoftBins.b21200030_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE3_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200030_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE3_7;
	        ##EDC## SetBin SoftBins.b21200030_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE3_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200030_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE3_8;
	        ##EDC## SetBin SoftBins.b21200030_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BIRA_CORE3_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE3;
        }
	}
	DUTFlowItem LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE3 LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200031_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE3_0;
	        ##EDC## SetBin SoftBins.b21200031_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE0;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200031_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE3_2;
	        ##EDC## SetBin SoftBins.b21200031_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE3_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE0;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200031_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE3_3;
	        ##EDC## SetBin SoftBins.b21200031_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE3_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE0;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200031_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE3_4;
	        ##EDC## SetBin SoftBins.b21200031_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE3_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE0;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200031_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE3_5;
	        ##EDC## SetBin SoftBins.b21200031_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_BISR_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE0;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE0 LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200032_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE0_0;
	        ##EDC## SetBin SoftBins.b21200032_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE0_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200032_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE0_5;
	        ##EDC## SetBin SoftBins.b21200032_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE0_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200032_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE0_6;
	        ##EDC## SetBin SoftBins.b21200032_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE0_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200032_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE0_7;
	        ##EDC## SetBin SoftBins.b21200032_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE0_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200032_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE0_8;
	        ##EDC## SetBin SoftBins.b21200032_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE0_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE0;
        }
	}
	DUTFlowItem LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE0 LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200033_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE0_0;
	        ##EDC## SetBin SoftBins.b21200033_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE1;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200033_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE0_2;
	        ##EDC## SetBin SoftBins.b21200033_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE0_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE1;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200033_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE0_3;
	        ##EDC## SetBin SoftBins.b21200033_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE0_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200033_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE0_4;
	        ##EDC## SetBin SoftBins.b21200033_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE0_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE1;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200033_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE0_5;
	        ##EDC## SetBin SoftBins.b21200033_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE1;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE1 LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200034_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE1_0;
	        ##EDC## SetBin SoftBins.b21200034_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE1_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200034_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE1_5;
	        ##EDC## SetBin SoftBins.b21200034_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE1_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200034_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE1_6;
	        ##EDC## SetBin SoftBins.b21200034_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE1_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200034_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE1_7;
	        ##EDC## SetBin SoftBins.b21200034_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE1_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200034_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE1_8;
	        ##EDC## SetBin SoftBins.b21200034_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE1_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE1;
        }
	}
	DUTFlowItem LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE1 LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200035_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE1_0;
	        ##EDC## SetBin SoftBins.b21200035_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE2;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200035_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE1_2;
	        ##EDC## SetBin SoftBins.b21200035_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE1_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE2;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200035_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE1_3;
	        ##EDC## SetBin SoftBins.b21200035_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE1_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE2;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200035_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE1_4;
	        ##EDC## SetBin SoftBins.b21200035_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE1_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE2;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200035_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE1_5;
	        ##EDC## SetBin SoftBins.b21200035_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE2;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE2 LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200036_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE2_0;
	        ##EDC## SetBin SoftBins.b21200036_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE2_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200036_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE2_5;
	        ##EDC## SetBin SoftBins.b21200036_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE2_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200036_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE2_6;
	        ##EDC## SetBin SoftBins.b21200036_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE2_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200036_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE2_7;
	        ##EDC## SetBin SoftBins.b21200036_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE2_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200036_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE2_8;
	        ##EDC## SetBin SoftBins.b21200036_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE2_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE2;
        }
	}
	DUTFlowItem LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE2 LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200037_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE2_0;
	        ##EDC## SetBin SoftBins.b21200037_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE3;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200037_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE2_2;
	        ##EDC## SetBin SoftBins.b21200037_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE2_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE3;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200037_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE2_3;
	        ##EDC## SetBin SoftBins.b21200037_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE2_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE3;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200037_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE2_4;
	        ##EDC## SetBin SoftBins.b21200037_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE2_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE3;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200037_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE2_5;
	        ##EDC## SetBin SoftBins.b21200037_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE3;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE3 LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200038_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE3_0;
	        ##EDC## SetBin SoftBins.b21200038_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE3_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200038_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE3_5;
	        ##EDC## SetBin SoftBins.b21200038_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE3_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200038_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE3_6;
	        ##EDC## SetBin SoftBins.b21200038_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE3_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200038_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE3_7;
	        ##EDC## SetBin SoftBins.b21200038_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE3_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200038_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE3_8;
	        ##EDC## SetBin SoftBins.b21200038_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BIRA_CORE3_SHARED_BIN;
			GoTo LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE3;
        }
	}
	DUTFlowItem LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE3 LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200039_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE3_0;
	        ##EDC## SetBin SoftBins.b21200039_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE3_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200039_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE3_2;
	        ##EDC## SetBin SoftBins.b21200039_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE3_SHARED_BIN;
			Return 1;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200039_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE3_3;
	        ##EDC## SetBin SoftBins.b21200039_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE3_SHARED_BIN;
			Return 1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200039_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE3_4;
	        ##EDC## SetBin SoftBins.b21200039_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE3_SHARED_BIN;
			Return 1;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21200039_fail_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE3_5;
	        ##EDC## SetBin SoftBins.b21200039_fail_ARR_CORE_LSA_CORE_RASTER_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_BISR_CORE3_SHARED_BIN;
			Return 1;
        }
	}
}
DUTFlow VFDM
{
	DUTFlowItem SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0MLC0R SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0MLC0R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210040_fail_SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0MLC0R_0;
	        ##EDC## SetBin SoftBins.b61210040_fail_ARR_CORE_SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0MLC0R_SHARED_BIN;
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0MLC1R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0MLC1R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0MLC1R;
		}
	}
	DUTFlowItem SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0MLC1R SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0MLC1R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210041_fail_SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0MLC1R_0;
	        ##EDC## SetBin SoftBins.b61210041_fail_ARR_CORE_SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0MLC1R_SHARED_BIN;
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1MLC0R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1MLC0R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1MLC0R;
		}
	}
	DUTFlowItem SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1MLC0R SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1MLC0R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210042_fail_SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1MLC0R_0;
	        ##EDC## SetBin SoftBins.b61210042_fail_ARR_CORE_SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1MLC0R_SHARED_BIN;
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1MLC1R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1MLC1R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1MLC1R;
		}
	}
	DUTFlowItem SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1MLC1R SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1MLC1R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210043_fail_SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1MLC1R_0;
	        ##EDC## SetBin SoftBins.b61210043_fail_ARR_CORE_SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1MLC1R_SHARED_BIN;
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2MLC0R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2MLC0R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2MLC0R;
		}
	}
	DUTFlowItem SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2MLC0R SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2MLC0R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210044_fail_SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2MLC0R_0;
	        ##EDC## SetBin SoftBins.b61210044_fail_ARR_CORE_SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2MLC0R_SHARED_BIN;
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2MLC1R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2MLC1R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2MLC1R;
		}
	}
	DUTFlowItem SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2MLC1R SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2MLC1R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210045_fail_SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2MLC1R_0;
	        ##EDC## SetBin SoftBins.b61210045_fail_ARR_CORE_SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2MLC1R_SHARED_BIN;
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3MLC0R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3MLC0R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3MLC0R;
		}
	}
	DUTFlowItem SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3MLC0R SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3MLC0R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210046_fail_SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3MLC0R_0;
	        ##EDC## SetBin SoftBins.b61210046_fail_ARR_CORE_SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3MLC0R_SHARED_BIN;
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3MLC1R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3MLC1R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3MLC1R;
		}
	}
	DUTFlowItem SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3MLC1R SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3MLC1R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210047_fail_SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3MLC1R_0;
	        ##EDC## SetBin SoftBins.b61210047_fail_ARR_CORE_SSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3MLC1R_SHARED_BIN;
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC0PMUCR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC0PMUCR;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC0PMUCR;
		}
	}
	DUTFlowItem SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC0PMUCR SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC0PMUCR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210048_fail_SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC0PMUCR_0;
	        ##EDC## SetBin SoftBins.b61210048_fail_ARR_CORE_SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC0PMUCR_SHARED_BIN;
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC1PMUCR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC1PMUCR;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC1PMUCR;
		}
	}
	DUTFlowItem SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC1PMUCR SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC1PMUCR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210049_fail_SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC1PMUCR_0;
	        ##EDC## SetBin SoftBins.b61210049_fail_ARR_CORE_SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC1PMUCR_SHARED_BIN;
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC2PMUCR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC2PMUCR;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC2PMUCR;
		}
	}
	DUTFlowItem SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC2PMUCR SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC2PMUCR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210050_fail_SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC2PMUCR_0;
	        ##EDC## SetBin SoftBins.b61210050_fail_ARR_CORE_SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC2PMUCR_SHARED_BIN;
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC3PMUCR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC3PMUCR;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC3PMUCR;
		}
	}
	DUTFlowItem SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC3PMUCR SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC3PMUCR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210051_fail_SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC3PMUCR_0;
	        ##EDC## SetBin SoftBins.b61210051_fail_ARR_CORE_SSA_CORE_VFDM_E_BEGIN_T_VCCSA_LFM_X_SC3PMUCR_SHARED_BIN;
			GoTo LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0RF0R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0RF0R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0RF0R;
		}
	}
	DUTFlowItem LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0RF0R LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0RF0R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210052_fail_LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0RF0R_0;
	        ##EDC## SetBin SoftBins.b21210052_fail_ARR_CORE_LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0RF0R_SHARED_BIN;
			GoTo LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1RF0R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1RF0R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1RF0R;
		}
	}
	DUTFlowItem LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1RF0R LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1RF0R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210053_fail_LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1RF0R_0;
	        ##EDC## SetBin SoftBins.b21210053_fail_ARR_CORE_LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1RF0R_SHARED_BIN;
			GoTo LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2RF0R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2RF0R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2RF0R;
		}
	}
	DUTFlowItem LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2RF0R LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2RF0R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210054_fail_LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2RF0R_0;
	        ##EDC## SetBin SoftBins.b21210054_fail_ARR_CORE_LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2RF0R_SHARED_BIN;
			GoTo LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3RF0R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3RF0R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3RF0R;
		}
	}
	DUTFlowItem LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3RF0R LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3RF0R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210055_fail_LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3RF0R_0;
	        ##EDC## SetBin SoftBins.b21210055_fail_ARR_CORE_LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3RF0R_SHARED_BIN;
			GoTo LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0RF1R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0RF1R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0RF1R;
		}
	}
	DUTFlowItem LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0RF1R LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0RF1R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210056_fail_LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0RF1R_0;
	        ##EDC## SetBin SoftBins.b21210056_fail_ARR_CORE_LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC0RF1R_SHARED_BIN;
			GoTo LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1RF1R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1RF1R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1RF1R;
		}
	}
	DUTFlowItem LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1RF1R LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1RF1R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210057_fail_LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1RF1R_0;
	        ##EDC## SetBin SoftBins.b21210057_fail_ARR_CORE_LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC1RF1R_SHARED_BIN;
			GoTo LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2RF1R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2RF1R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2RF1R;
		}
	}
	DUTFlowItem LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2RF1R LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2RF1R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210058_fail_LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2RF1R_0;
	        ##EDC## SetBin SoftBins.b21210058_fail_ARR_CORE_LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC2RF1R_SHARED_BIN;
			GoTo LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3RF1R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3RF1R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3RF1R;
		}
	}
	DUTFlowItem LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3RF1R LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3RF1R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210059_fail_LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3RF1R_0;
	        ##EDC## SetBin SoftBins.b21210059_fail_ARR_CORE_LSA_CORE_VFDM_E_BEGIN_T_VCCIA_LFM_X_SC3RF1R_SHARED_BIN;
			GoTo LSA_CORE_UF_E_BEGIN_T_VCCIA_LFM_X_VFDM_UF;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_UF_E_BEGIN_T_VCCIA_LFM_X_VFDM_UF;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_UF_E_BEGIN_T_VCCIA_LFM_X_VFDM_UF;
		}
	}
	DUTFlowItem LSA_CORE_UF_E_BEGIN_T_VCCIA_LFM_X_VFDM_UF LSA_CORE_UF_E_BEGIN_T_VCCIA_LFM_X_VFDM_UF @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210060_fail_LSA_CORE_UF_E_BEGIN_T_VCCIA_LFM_X_VFDM_UF_0;
	        ##EDC## SetBin SoftBins.b21210060_fail_ARR_CORE_LSA_CORE_UF_E_BEGIN_T_VCCIA_LFM_X_VFDM_UF_SHARED_BIN;
			GoTo LSA_CORE_FUSECONFIG_E_BEGIN_T_VCCIA_LFM_X_REPAIR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_FUSECONFIG_E_BEGIN_T_VCCIA_LFM_X_REPAIR;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_FUSECONFIG_E_BEGIN_T_VCCIA_LFM_X_REPAIR;
		}
	}
	DUTFlowItem LSA_CORE_FUSECONFIG_E_BEGIN_T_VCCIA_LFM_X_REPAIR LSA_CORE_FUSECONFIG_E_BEGIN_T_VCCIA_LFM_X_REPAIR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210061_fail_LSA_CORE_FUSECONFIG_E_BEGIN_T_VCCIA_LFM_X_REPAIR_0;
	        ##EDC## SetBin SoftBins.b21210061_fail_ARR_CORE_LSA_CORE_FUSECONFIG_E_BEGIN_T_VCCIA_LFM_X_REPAIR_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow POSTREPAIR
{
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0 SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210062_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0_0;
	        ##EDC## SetBin SoftBins.b61210062_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210062_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0_5;
	        ##EDC## SetBin SoftBins.b61210062_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210062_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0_6;
	        ##EDC## SetBin SoftBins.b61210062_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210062_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0_7;
	        ##EDC## SetBin SoftBins.b61210062_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210062_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0_8;
	        ##EDC## SetBin SoftBins.b61210062_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1 SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210063_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1_0;
	        ##EDC## SetBin SoftBins.b61210063_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210063_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1_5;
	        ##EDC## SetBin SoftBins.b61210063_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210063_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1_6;
	        ##EDC## SetBin SoftBins.b61210063_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210063_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1_7;
	        ##EDC## SetBin SoftBins.b61210063_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210063_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1_8;
	        ##EDC## SetBin SoftBins.b61210063_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2 SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210064_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2_0;
	        ##EDC## SetBin SoftBins.b61210064_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210064_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2_5;
	        ##EDC## SetBin SoftBins.b61210064_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210064_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2_6;
	        ##EDC## SetBin SoftBins.b61210064_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210064_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2_7;
	        ##EDC## SetBin SoftBins.b61210064_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210064_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2_8;
	        ##EDC## SetBin SoftBins.b61210064_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3 SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210065_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3_0;
	        ##EDC## SetBin SoftBins.b61210065_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210065_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3_5;
	        ##EDC## SetBin SoftBins.b61210065_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210065_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3_6;
	        ##EDC## SetBin SoftBins.b61210065_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210065_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3_7;
	        ##EDC## SetBin SoftBins.b61210065_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210065_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3_8;
	        ##EDC## SetBin SoftBins.b61210065_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_0_POSTHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0 SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210066_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0_0;
	        ##EDC## SetBin SoftBins.b61210066_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210066_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0_5;
	        ##EDC## SetBin SoftBins.b61210066_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210066_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0_6;
	        ##EDC## SetBin SoftBins.b61210066_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210066_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0_7;
	        ##EDC## SetBin SoftBins.b61210066_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210066_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0_8;
	        ##EDC## SetBin SoftBins.b61210066_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1 SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210067_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1_0;
	        ##EDC## SetBin SoftBins.b61210067_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210067_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1_5;
	        ##EDC## SetBin SoftBins.b61210067_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210067_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1_6;
	        ##EDC## SetBin SoftBins.b61210067_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210067_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1_7;
	        ##EDC## SetBin SoftBins.b61210067_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210067_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1_8;
	        ##EDC## SetBin SoftBins.b61210067_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2 SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210068_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2_0;
	        ##EDC## SetBin SoftBins.b61210068_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210068_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2_5;
	        ##EDC## SetBin SoftBins.b61210068_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210068_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2_6;
	        ##EDC## SetBin SoftBins.b61210068_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210068_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2_7;
	        ##EDC## SetBin SoftBins.b61210068_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210068_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2_8;
	        ##EDC## SetBin SoftBins.b61210068_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3 SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210069_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3_0;
	        ##EDC## SetBin SoftBins.b61210069_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210069_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3_5;
	        ##EDC## SetBin SoftBins.b61210069_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210069_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3_6;
	        ##EDC## SetBin SoftBins.b61210069_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210069_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3_7;
	        ##EDC## SetBin SoftBins.b61210069_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210069_fail_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3_8;
	        ##EDC## SetBin SoftBins.b61210069_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_1_POSTHRY_CORE3_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0 SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210070_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0_0;
	        ##EDC## SetBin SoftBins.b61210070_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210070_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0_5;
	        ##EDC## SetBin SoftBins.b61210070_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210070_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0_6;
	        ##EDC## SetBin SoftBins.b61210070_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210070_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0_7;
	        ##EDC## SetBin SoftBins.b61210070_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210070_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0_8;
	        ##EDC## SetBin SoftBins.b61210070_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE0_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1 SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210071_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1_0;
	        ##EDC## SetBin SoftBins.b61210071_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210071_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1_5;
	        ##EDC## SetBin SoftBins.b61210071_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210071_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1_6;
	        ##EDC## SetBin SoftBins.b61210071_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210071_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1_7;
	        ##EDC## SetBin SoftBins.b61210071_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210071_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1_8;
	        ##EDC## SetBin SoftBins.b61210071_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE1_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2 SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210072_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2_0;
	        ##EDC## SetBin SoftBins.b61210072_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210072_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2_5;
	        ##EDC## SetBin SoftBins.b61210072_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210072_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2_6;
	        ##EDC## SetBin SoftBins.b61210072_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210072_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2_7;
	        ##EDC## SetBin SoftBins.b61210072_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210072_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2_8;
	        ##EDC## SetBin SoftBins.b61210072_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE2_SHARED_BIN;
			GoTo SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3 SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210073_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3_0;
	        ##EDC## SetBin SoftBins.b61210073_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210073_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3_5;
	        ##EDC## SetBin SoftBins.b61210073_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210073_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3_6;
	        ##EDC## SetBin SoftBins.b61210073_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210073_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3_7;
	        ##EDC## SetBin SoftBins.b61210073_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210073_fail_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3_8;
	        ##EDC## SetBin SoftBins.b61210073_fail_ARR_CORE_SSA_CORE_HRY_E_BEGIN_T_VCCSA_LFM_X_PMUCS_POSTHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0 LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210074_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0_0;
	        ##EDC## SetBin SoftBins.b21210074_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210074_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0_5;
	        ##EDC## SetBin SoftBins.b21210074_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210074_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0_6;
	        ##EDC## SetBin SoftBins.b21210074_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210074_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0_7;
	        ##EDC## SetBin SoftBins.b21210074_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210074_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0_8;
	        ##EDC## SetBin SoftBins.b21210074_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1 LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210075_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1_0;
	        ##EDC## SetBin SoftBins.b21210075_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210075_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1_5;
	        ##EDC## SetBin SoftBins.b21210075_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210075_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1_6;
	        ##EDC## SetBin SoftBins.b21210075_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210075_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1_7;
	        ##EDC## SetBin SoftBins.b21210075_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210075_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1_8;
	        ##EDC## SetBin SoftBins.b21210075_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2 LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210076_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2_0;
	        ##EDC## SetBin SoftBins.b21210076_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210076_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2_5;
	        ##EDC## SetBin SoftBins.b21210076_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210076_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2_6;
	        ##EDC## SetBin SoftBins.b21210076_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210076_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2_7;
	        ##EDC## SetBin SoftBins.b21210076_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210076_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2_8;
	        ##EDC## SetBin SoftBins.b21210076_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3 LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210077_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3_0;
	        ##EDC## SetBin SoftBins.b21210077_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210077_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3_5;
	        ##EDC## SetBin SoftBins.b21210077_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210077_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3_6;
	        ##EDC## SetBin SoftBins.b21210077_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210077_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3_7;
	        ##EDC## SetBin SoftBins.b21210077_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210077_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3_8;
	        ##EDC## SetBin SoftBins.b21210077_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_MLC_RF_POSTHRY_CORE3_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0 LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210078_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0_0;
	        ##EDC## SetBin SoftBins.b21210078_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210078_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0_5;
	        ##EDC## SetBin SoftBins.b21210078_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210078_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0_6;
	        ##EDC## SetBin SoftBins.b21210078_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210078_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0_7;
	        ##EDC## SetBin SoftBins.b21210078_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210078_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0_8;
	        ##EDC## SetBin SoftBins.b21210078_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE0_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1 LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210079_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1_0;
	        ##EDC## SetBin SoftBins.b21210079_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210079_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1_5;
	        ##EDC## SetBin SoftBins.b21210079_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210079_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1_6;
	        ##EDC## SetBin SoftBins.b21210079_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210079_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1_7;
	        ##EDC## SetBin SoftBins.b21210079_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210079_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1_8;
	        ##EDC## SetBin SoftBins.b21210079_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE1_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2 LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210080_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2_0;
	        ##EDC## SetBin SoftBins.b21210080_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_AUX_E_BEGIN_T_VCCIA_LFM_X_MLC_SRAM_SAMPLER_FAIL;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_AUX_E_BEGIN_T_VCCIA_LFM_X_MLC_SRAM_SAMPLER_FAIL;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_AUX_E_BEGIN_T_VCCIA_LFM_X_MLC_SRAM_SAMPLER_FAIL;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_AUX_E_BEGIN_T_VCCIA_LFM_X_MLC_SRAM_SAMPLER_FAIL;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210080_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2_5;
	        ##EDC## SetBin SoftBins.b21210080_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210080_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2_6;
	        ##EDC## SetBin SoftBins.b21210080_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210080_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2_7;
	        ##EDC## SetBin SoftBins.b21210080_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210080_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2_8;
	        ##EDC## SetBin SoftBins.b21210080_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE2_SHARED_BIN;
			GoTo LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3 LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210081_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3_0;
	        ##EDC## SetBin SoftBins.b21210081_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210081_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3_5;
	        ##EDC## SetBin SoftBins.b21210081_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3_SHARED_BIN;
			Return 1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210081_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3_6;
	        ##EDC## SetBin SoftBins.b21210081_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3_SHARED_BIN;
			Return 1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210081_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3_7;
	        ##EDC## SetBin SoftBins.b21210081_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3_SHARED_BIN;
			Return 1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210081_fail_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3_8;
	        ##EDC## SetBin SoftBins.b21210081_fail_ARR_CORE_LSA_CORE_HRY_E_BEGIN_T_VCCIA_LFM_X_CORE_RF_POSTHRY_CORE3_SHARED_BIN;
			Return 1;
        }
	}
	DUTFlowItem SSA_CORE_AUX_E_BEGIN_T_VCCIA_LFM_X_MLC_SRAM_SAMPLER_FAIL SSA_CORE_AUX_E_BEGIN_T_VCCIA_LFM_X_MLC_SRAM_SAMPLER_FAIL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210082_fail_SSA_CORE_AUX_E_BEGIN_T_VCCIA_LFM_X_MLC_SRAM_SAMPLER_FAIL_0;
	        ##EDC## SetBin SoftBins.b21210082_fail_ARR_CORE_SSA_CORE_AUX_E_BEGIN_T_VCCIA_LFM_X_MLC_SRAM_SAMPLER_FAIL_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_CORE_BEGIN @BEGIN_SubFlow
{
    DUTFlowItem PREREPAIR PREREPAIR
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo VFDM;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo VFDM;
		}
	}
    DUTFlowItem VFDM VFDM
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo POSTREPAIR;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo POSTREPAIR;
		}
	}
    DUTFlowItem POSTREPAIR POSTREPAIR
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_CORE_PREHVQK @PREHVQK_SubFlow
{
	DUTFlowItem SSA_CORE_VMIN_E_PREHVQK_T_VCCIA_LFM_X_MLC_SRAM SSA_CORE_VMIN_E_PREHVQK_T_VCCIA_LFM_X_MLC_SRAM @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210200_fail_SSA_CORE_VMIN_E_PREHVQK_T_VCCIA_LFM_X_MLC_SRAM_0;
	        ##EDC## SetBin SoftBins.b61210200_fail_ARR_CORE_SSA_CORE_VMIN_E_PREHVQK_T_VCCIA_LFM_X_MLC_SRAM_SHARED_BIN;
			GoTo LSA_CORE_VMIN_E_PREHVQK_T_VCCIA_LFM_X_MLC_RF;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VMIN_E_PREHVQK_T_VCCIA_LFM_X_MLC_RF;
		}
	}
	DUTFlowItem LSA_CORE_VMIN_E_PREHVQK_T_VCCIA_LFM_X_MLC_RF LSA_CORE_VMIN_E_PREHVQK_T_VCCIA_LFM_X_MLC_RF @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210201_fail_LSA_CORE_VMIN_E_PREHVQK_T_VCCIA_LFM_X_MLC_RF_0;
	        ##EDC## SetBin SoftBins.b21210201_fail_ARR_CORE_LSA_CORE_VMIN_E_PREHVQK_T_VCCIA_LFM_X_MLC_RF_SHARED_BIN;
			GoTo LSA_CORE_VMIN_E_PREHVQK_T_VCCIA_LFM_X_RF_ALL;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VMIN_E_PREHVQK_T_VCCIA_LFM_X_RF_ALL;
		}
	}
	DUTFlowItem LSA_CORE_VMIN_E_PREHVQK_T_VCCIA_LFM_X_RF_ALL LSA_CORE_VMIN_E_PREHVQK_T_VCCIA_LFM_X_RF_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210201_fail_LSA_CORE_VMIN_E_PREHVQK_T_VCCIA_LFM_X_RF_ALL_0;
	        ##EDC## SetBin SoftBins.b21210201_fail_ARR_CORE_LSA_CORE_VMIN_E_PREHVQK_T_VCCIA_LFM_X_RF_ALL_SHARED_BIN;
			GoTo ROM_CORE_VMIN_E_PREHVQK_T_VCCIA_LFM_X_ROM;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_VMIN_E_PREHVQK_T_VCCIA_LFM_X_ROM;
		}
	}
	DUTFlowItem ROM_CORE_VMIN_E_PREHVQK_T_VCCIA_LFM_X_ROM ROM_CORE_VMIN_E_PREHVQK_T_VCCIA_LFM_X_ROM @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210202_fail_ROM_CORE_VMIN_E_PREHVQK_T_VCCIA_LFM_X_ROM_0;
	        ##EDC## SetBin SoftBins.b21210202_fail_ARR_CORE_ROM_CORE_VMIN_E_PREHVQK_T_VCCIA_LFM_X_ROM_SHARED_BIN;
			GoTo SSA_CORE_VMIN_E_PREHVQK_T_VCCSA_LFM_X_PMUCS;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VMIN_E_PREHVQK_T_VCCSA_LFM_X_PMUCS;
		}
	}
	DUTFlowItem SSA_CORE_VMIN_E_PREHVQK_T_VCCSA_LFM_X_PMUCS SSA_CORE_VMIN_E_PREHVQK_T_VCCSA_LFM_X_PMUCS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210203_fail_SSA_CORE_VMIN_E_PREHVQK_T_VCCSA_LFM_X_PMUCS_0;
	        ##EDC## SetBin SoftBins.b61210203_fail_ARR_CORE_SSA_CORE_VMIN_E_PREHVQK_T_VCCSA_LFM_X_PMUCS_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_CORE_STRESS @STRESS_SubFlow
{
	DUTFlowItem XSA_CORE_HVQK_E_STRESS_T_VCCIA_LFM_X_MBIST_ALL XSA_CORE_HVQK_E_STRESS_T_VCCIA_LFM_X_MBIST_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17610300_fail_XSA_CORE_HVQK_E_STRESS_T_VCCIA_LFM_X_MBIST_ALL_0;
	        ##EDC## SetBin SoftBins.b17610300_fail_ARR_CORE_XSA_CORE_HVQK_E_STRESS_T_VCCIA_LFM_X_MBIST_ALL_SHARED_BIN;
			GoTo SSA_CORE_HVQK_E_STRESS_T_VCCSA_LFM_X_MBIST_PMUCS;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HVQK_E_STRESS_T_VCCSA_LFM_X_MBIST_PMUCS;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HVQK_E_STRESS_T_VCCSA_LFM_X_MBIST_PMUCS;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HVQK_E_STRESS_T_VCCSA_LFM_X_MBIST_PMUCS;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HVQK_E_STRESS_T_VCCSA_LFM_X_MBIST_PMUCS;
		}
	}
	DUTFlowItem SSA_CORE_HVQK_E_STRESS_T_VCCSA_LFM_X_MBIST_PMUCS SSA_CORE_HVQK_E_STRESS_T_VCCSA_LFM_X_MBIST_PMUCS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17610301_fail_SSA_CORE_HVQK_E_STRESS_T_VCCSA_LFM_X_MBIST_PMUCS_0;
	        ##EDC## SetBin SoftBins.b17610301_fail_ARR_CORE_SSA_CORE_HVQK_E_STRESS_T_VCCSA_LFM_X_MBIST_PMUCS_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_CORE_POSTHVQK @POSTHVQK_SubFlow
{
	DUTFlowItem SSA_CORE_VMIN_E_POSTHVQK_T_VCCIA_LFM_X_MLC_SRAM SSA_CORE_VMIN_E_POSTHVQK_T_VCCIA_LFM_X_MLC_SRAM @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210400_fail_SSA_CORE_VMIN_E_POSTHVQK_T_VCCIA_LFM_X_MLC_SRAM_0;
	        ##EDC## SetBin SoftBins.b61210400_fail_ARR_CORE_SSA_CORE_VMIN_E_POSTHVQK_T_VCCIA_LFM_X_MLC_SRAM_SHARED_BIN;
			GoTo LSA_CORE_VMIN_E_POSTHVQK_T_VCCIA_LFM_X_MLC_RF;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VMIN_E_POSTHVQK_T_VCCIA_LFM_X_MLC_RF;
		}
	}
	DUTFlowItem LSA_CORE_VMIN_E_POSTHVQK_T_VCCIA_LFM_X_MLC_RF LSA_CORE_VMIN_E_POSTHVQK_T_VCCIA_LFM_X_MLC_RF @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210401_fail_LSA_CORE_VMIN_E_POSTHVQK_T_VCCIA_LFM_X_MLC_RF_0;
	        ##EDC## SetBin SoftBins.b21210401_fail_ARR_CORE_LSA_CORE_VMIN_E_POSTHVQK_T_VCCIA_LFM_X_MLC_RF_SHARED_BIN;
			GoTo LSA_CORE_VMIN_E_POSTHVQK_T_VCCIA_LFM_X_RF_ALL;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VMIN_E_POSTHVQK_T_VCCIA_LFM_X_RF_ALL;
		}
	}
	DUTFlowItem LSA_CORE_VMIN_E_POSTHVQK_T_VCCIA_LFM_X_RF_ALL LSA_CORE_VMIN_E_POSTHVQK_T_VCCIA_LFM_X_RF_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21210402_fail_LSA_CORE_VMIN_E_POSTHVQK_T_VCCIA_LFM_X_RF_ALL_0;
	        ##EDC## SetBin SoftBins.b21210402_fail_ARR_CORE_LSA_CORE_VMIN_E_POSTHVQK_T_VCCIA_LFM_X_RF_ALL_SHARED_BIN;
			GoTo ROM_CORE_VMIN_E_POSTHVQK_T_VCCIA_LFM_X_ROM;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_VMIN_E_POSTHVQK_T_VCCIA_LFM_X_ROM;
		}
	}
	DUTFlowItem ROM_CORE_VMIN_E_POSTHVQK_T_VCCIA_LFM_X_ROM ROM_CORE_VMIN_E_POSTHVQK_T_VCCIA_LFM_X_ROM @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210403_fail_ROM_CORE_VMIN_E_POSTHVQK_T_VCCIA_LFM_X_ROM_0;
	        ##EDC## SetBin SoftBins.b61210403_fail_ARR_CORE_ROM_CORE_VMIN_E_POSTHVQK_T_VCCIA_LFM_X_ROM_SHARED_BIN;
			GoTo SSA_CORE_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_PMUCS;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_PMUCS;
		}
	}
	DUTFlowItem SSA_CORE_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_PMUCS SSA_CORE_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_PMUCS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61210404_fail_SSA_CORE_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_PMUCS_0;
	        ##EDC## SetBin SoftBins.b61210404_fail_ARR_CORE_SSA_CORE_VMIN_E_POSTHVQK_T_VCCSA_LFM_X_PMUCS_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow KS
{
	DUTFlowItem SSA_CORE_KS_E_END_T_VCCIA_LFM_X_MLC_SRAM SSA_CORE_KS_E_END_T_VCCIA_LFM_X_MLC_SRAM @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220500_fail_SSA_CORE_KS_E_END_T_VCCIA_LFM_X_MLC_SRAM_0;
	        ##EDC## SetBin SoftBins.b61220500_fail_ARR_CORE_SSA_CORE_KS_E_END_T_VCCIA_LFM_X_MLC_SRAM_SHARED_BIN;
			GoTo LSA_CORE_KS_E_END_T_VCCIA_LFM_X_MLC_RF;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_KS_E_END_T_VCCIA_LFM_X_MLC_RF;
		}
	}
	DUTFlowItem LSA_CORE_KS_E_END_T_VCCIA_LFM_X_MLC_RF LSA_CORE_KS_E_END_T_VCCIA_LFM_X_MLC_RF @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21220501_fail_LSA_CORE_KS_E_END_T_VCCIA_LFM_X_MLC_RF_0;
	        ##EDC## SetBin SoftBins.b21220501_fail_ARR_CORE_LSA_CORE_KS_E_END_T_VCCIA_LFM_X_MLC_RF_SHARED_BIN;
			GoTo LSA_CORE_KS_E_END_T_VCCIA_LFM_X_RF_ALL;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_KS_E_END_T_VCCIA_LFM_X_RF_ALL;
		}
	}
	DUTFlowItem LSA_CORE_KS_E_END_T_VCCIA_LFM_X_RF_ALL LSA_CORE_KS_E_END_T_VCCIA_LFM_X_RF_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21220502_fail_LSA_CORE_KS_E_END_T_VCCIA_LFM_X_RF_ALL_0;
	        ##EDC## SetBin SoftBins.b21220502_fail_ARR_CORE_LSA_CORE_KS_E_END_T_VCCIA_LFM_X_RF_ALL_SHARED_BIN;
			GoTo ROM_CORE_KS_E_END_T_VCCIA_LFM_X_ROM;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_KS_E_END_T_VCCIA_LFM_X_ROM;
		}
	}
	DUTFlowItem ROM_CORE_KS_E_END_T_VCCIA_LFM_X_ROM ROM_CORE_KS_E_END_T_VCCIA_LFM_X_ROM @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220503_fail_ROM_CORE_KS_E_END_T_VCCIA_LFM_X_ROM_0;
	        ##EDC## SetBin SoftBins.b61220503_fail_ARR_CORE_ROM_CORE_KS_E_END_T_VCCIA_LFM_X_ROM_SHARED_BIN;
			GoTo SSA_CORE_KS_E_END_T_VCCSA_LFM_X_PMUCS;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_KS_E_END_T_VCCSA_LFM_X_PMUCS;
		}
	}
	DUTFlowItem SSA_CORE_KS_E_END_T_VCCSA_LFM_X_PMUCS SSA_CORE_KS_E_END_T_VCCSA_LFM_X_PMUCS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61220504_fail_SSA_CORE_KS_E_END_T_VCCSA_LFM_X_PMUCS_0;
	        ##EDC## SetBin SoftBins.b61220504_fail_ARR_CORE_SSA_CORE_KS_E_END_T_VCCSA_LFM_X_PMUCS_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow VMAX
{
	DUTFlowItem SSA_CORE_VMAX_E_END_T_VCCIA_LFM_X_MLC_SRAM SSA_CORE_VMAX_E_END_T_VCCIA_LFM_X_MLC_SRAM @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17610600_fail_SSA_CORE_VMAX_E_END_T_VCCIA_LFM_X_MLC_SRAM_0;
	        ##EDC## SetBin SoftBins.b17610600_fail_ARR_CORE_SSA_CORE_VMAX_E_END_T_VCCIA_LFM_X_MLC_SRAM_SHARED_BIN;
			GoTo LSA_CORE_VMAX_E_END_T_VCCIA_LFM_X_MLC_RF;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VMAX_E_END_T_VCCIA_LFM_X_MLC_RF;
		}
	}
	DUTFlowItem LSA_CORE_VMAX_E_END_T_VCCIA_LFM_X_MLC_RF LSA_CORE_VMAX_E_END_T_VCCIA_LFM_X_MLC_RF @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -1;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17210601_fail_LSA_CORE_VMAX_E_END_T_VCCIA_LFM_X_MLC_RF_0;
	        ##EDC## SetBin SoftBins.b17210601_fail_ARR_CORE_LSA_CORE_VMAX_E_END_T_VCCIA_LFM_X_MLC_RF_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_CORE_END @END_SubFlow
{
    DUTFlowItem KS KS
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo VMAX;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo VMAX;
		}
	}
    DUTFlowItem VMAX VMAX
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}