<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MAX32665 Peripheral Driver API: RPU_Registers</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign">
   <div id="projectname">MAX32665 Peripheral Driver API
   </div>
   <div id="projectbrief">Peripheral Driver API for the MAX32665</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__rpu__registers.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Data Structures</a>  </div>
  <div class="headertitle"><div class="title">RPU_Registers<div class="ingroups"><a class="el" href="group__rpu.html">Resource Protection Unit</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___r_p_u___register___offsets"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___register___offsets.html">Register Offsets</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___g_c_r"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___g_c_r.html">RPU_GCR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___s_i_r"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___s_i_r.html">RPU_SIR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___f_c_r"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___f_c_r.html">RPU_FCR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___t_p_u"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___t_p_u.html">RPU_TPU</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___r_p_u"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___r_p_u.html">RPU_RPU</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___w_d_t0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___w_d_t0.html">RPU_WDT0</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___w_d_t1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___w_d_t1.html">RPU_WDT1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___w_d_t2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___w_d_t2.html">RPU_WDT2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___s_m_o_n"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___s_m_o_n.html">RPU_SMON</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___s_i_m_o"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___s_i_m_o.html">RPU_SIMO</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___d_v_s"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___d_v_s.html">RPU_DVS</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___a_e_s"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___a_e_s.html">RPU_AES</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___r_t_c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___r_t_c.html">RPU_RTC</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___w_u_t"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___w_u_t.html">RPU_WUT</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___p_w_r_s_e_q"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___p_w_r_s_e_q.html">RPU_PWRSEQ</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___m_c_r"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___m_c_r.html">RPU_MCR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___g_p_i_o0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___g_p_i_o0.html">RPU_GPIO0</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___g_p_i_o1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___g_p_i_o1.html">RPU_GPIO1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___t_m_r0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___t_m_r0.html">RPU_TMR0</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___t_m_r1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___t_m_r1.html">RPU_TMR1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___t_m_r2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___t_m_r2.html">RPU_TMR2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___t_m_r3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___t_m_r3.html">RPU_TMR3</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___t_m_r4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___t_m_r4.html">RPU_TMR4</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___t_m_r5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___t_m_r5.html">RPU_TMR5</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___h_t_i_m_e_r0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___h_t_i_m_e_r0.html">RPU_HTIMER0</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___h_t_i_m_e_r1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___h_t_i_m_e_r1.html">RPU_HTIMER1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___i2_c0___b_u_s0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___i2_c0___b_u_s0.html">RPU_I2C0_BUS0</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___i2_c1___b_u_s0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___i2_c1___b_u_s0.html">RPU_I2C1_BUS0</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___i2_c2___b_u_s0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___i2_c2___b_u_s0.html">RPU_I2C2_BUS0</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___s_p_i_x_f_m"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___s_p_i_x_f_m.html">RPU_SPIXFM</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___s_p_i_x_f_c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___s_p_i_x_f_c.html">RPU_SPIXFC</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___d_m_a0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___d_m_a0.html">RPU_DMA0</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___f_l_c0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___f_l_c0.html">RPU_FLC0</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___f_l_c1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___f_l_c1.html">RPU_FLC1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___i_c_c0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___i_c_c0.html">RPU_ICC0</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___i_c_c1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___i_c_c1.html">RPU_ICC1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___s_f_c_c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___s_f_c_c.html">RPU_SFCC</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___s_r_c_c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___s_r_c_c.html">RPU_SRCC</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___a_d_c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___a_d_c.html">RPU_ADC</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___d_m_a1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___d_m_a1.html">RPU_DMA1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___s_d_m_a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___s_d_m_a.html">RPU_SDMA</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___s_d_h_c_c_t_r_l"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___s_d_h_c_c_t_r_l.html">RPU_SDHCCTRL</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___s_p_i_x_r"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___s_p_i_x_r.html">RPU_SPIXR</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___p_t_g___b_u_s0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___p_t_g___b_u_s0.html">RPU_PTG_BUS0</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___o_w_m"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___o_w_m.html">RPU_OWM</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___s_e_m_a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___s_e_m_a.html">RPU_SEMA</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___u_a_r_t0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___u_a_r_t0.html">RPU_UART0</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___u_a_r_t1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___u_a_r_t1.html">RPU_UART1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___u_a_r_t2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___u_a_r_t2.html">RPU_UART2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___s_p_i1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___s_p_i1.html">RPU_SPI1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___s_p_i2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___s_p_i2.html">RPU_SPI2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___a_u_d_i_o"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___a_u_d_i_o.html">RPU_AUDIO</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___t_r_n_g"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___t_r_n_g.html">RPU_TRNG</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___b_t_l_e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___b_t_l_e.html">RPU_BTLE</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___u_s_b_h_s"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___u_s_b_h_s.html">RPU_USBHS</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___s_d_i_o"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___s_d_i_o.html">RPU_SDIO</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___s_p_i_x_f_m___f_i_f_o"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___s_p_i_x_f_m___f_i_f_o.html">RPU_SPIXFM_FIFO</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___s_p_i0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___s_p_i0.html">RPU_SPI0</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___s_y_s_r_a_m0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___s_y_s_r_a_m0.html">RPU_SYSRAM0</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___s_y_s_r_a_m1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___s_y_s_r_a_m1.html">RPU_SYSRAM1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___s_y_s_r_a_m2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___s_y_s_r_a_m2.html">RPU_SYSRAM2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___s_y_s_r_a_m3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___s_y_s_r_a_m3.html">RPU_SYSRAM3</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___s_y_s_r_a_m4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___s_y_s_r_a_m4.html">RPU_SYSRAM4</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___s_y_s_r_a_m5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___s_y_s_r_a_m5.html">RPU_SYSRAM5</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___s_y_s_r_a_m6__11"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___s_y_s_r_a_m6__11.html">RPU_SYSRAM6_11</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___i2_c0___b_u_s1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___i2_c0___b_u_s1.html">RPU_I2C0_BUS1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___i2_c1___b_u_s1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___i2_c1___b_u_s1.html">RPU_I2C1_BUS1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___i2_c2___b_u_s1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___i2_c2___b_u_s1.html">RPU_I2C2_BUS1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_p_u___p_t_g___b_u_s1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_p_u___p_t_g___b_u_s1.html">RPU_PTG_BUS1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structmxc__rpu__regs__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#structmxc__rpu__regs__t">mxc_rpu_regs_t</a></td></tr>
<tr class="separator:structmxc__rpu__regs__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p >Registers, Bit Masks and Bit Positions for the RPU Peripheral Module. </p>
<p >Resource Protection Unit </p>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structmxc__rpu__regs__t" id="structmxc__rpu__regs__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structmxc__rpu__regs__t">&#9670;&nbsp;</a></span>mxc_rpu_regs_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct mxc_rpu_regs_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p >Structure type to access the RPU Registers. </p>
</div><table class="memberdecls">
<tr><td colspan="2"><h3>Data Fields</h3></td></tr>
<tr class="memitem:aa9f5469d11c778dd407c92e068de7df1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#aa9f5469d11c778dd407c92e068de7df1">gcr</a></td></tr>
<tr class="separator:aa9f5469d11c778dd407c92e068de7df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af814d30240a342d8ef33990877248fee"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#af814d30240a342d8ef33990877248fee">sir</a></td></tr>
<tr class="separator:af814d30240a342d8ef33990877248fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54b7bd16c5935b7735af55ffb9dc2668"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a54b7bd16c5935b7735af55ffb9dc2668">fcr</a></td></tr>
<tr class="separator:a54b7bd16c5935b7735af55ffb9dc2668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4dc2cf769d2068fd275771ed13c0f0e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#af4dc2cf769d2068fd275771ed13c0f0e">tpu</a></td></tr>
<tr class="separator:af4dc2cf769d2068fd275771ed13c0f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80c18f18149f48f860cd86bf8053f8fc"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a80c18f18149f48f860cd86bf8053f8fc">rpu</a></td></tr>
<tr class="separator:a80c18f18149f48f860cd86bf8053f8fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7f110d7f41083485b106ef9e57469bd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#ac7f110d7f41083485b106ef9e57469bd">wdt0</a></td></tr>
<tr class="separator:ac7f110d7f41083485b106ef9e57469bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ebc2c651a7fb873eed081f4f6c4fa45"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a5ebc2c651a7fb873eed081f4f6c4fa45">wdt1</a></td></tr>
<tr class="separator:a5ebc2c651a7fb873eed081f4f6c4fa45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaa428096d91c1314b330873dcd8c5bb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#aaaa428096d91c1314b330873dcd8c5bb">wdt2</a></td></tr>
<tr class="separator:aaaa428096d91c1314b330873dcd8c5bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a82129bc70e36b81d45bb956c58f645"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a3a82129bc70e36b81d45bb956c58f645">smon</a></td></tr>
<tr class="separator:a3a82129bc70e36b81d45bb956c58f645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88f936e86aaafd7c2f41959db2684be6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a88f936e86aaafd7c2f41959db2684be6">simo</a></td></tr>
<tr class="separator:a88f936e86aaafd7c2f41959db2684be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacf619548c2640f2e91da96a4b18fc58"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#aacf619548c2640f2e91da96a4b18fc58">dvs</a></td></tr>
<tr class="separator:aacf619548c2640f2e91da96a4b18fc58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37f328e278c89c279ff3672e41327795"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a37f328e278c89c279ff3672e41327795">aes</a></td></tr>
<tr class="separator:a37f328e278c89c279ff3672e41327795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a746db2451fb3ae05c8e0d596de0a9b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a9a746db2451fb3ae05c8e0d596de0a9b">rtc</a></td></tr>
<tr class="separator:a9a746db2451fb3ae05c8e0d596de0a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add57550c3d21560e968c7227c3bc1573"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#add57550c3d21560e968c7227c3bc1573">wut</a></td></tr>
<tr class="separator:add57550c3d21560e968c7227c3bc1573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b620ef631fa064fc9074bb311868e3d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a0b620ef631fa064fc9074bb311868e3d">pwrseq</a></td></tr>
<tr class="separator:a0b620ef631fa064fc9074bb311868e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d7da5a6cf77b3dfcc47af4b5b16e151"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a3d7da5a6cf77b3dfcc47af4b5b16e151">mcr</a></td></tr>
<tr class="separator:a3d7da5a6cf77b3dfcc47af4b5b16e151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08546d600b9042bb7692ff73aed37c13"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a08546d600b9042bb7692ff73aed37c13">gpio0</a></td></tr>
<tr class="separator:a08546d600b9042bb7692ff73aed37c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54385d3c6cb71b0ac47aaaf1dc2e82d4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a54385d3c6cb71b0ac47aaaf1dc2e82d4">gpio1</a></td></tr>
<tr class="separator:a54385d3c6cb71b0ac47aaaf1dc2e82d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55fa90d3b96d211fb554c3c48a146cfa"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a55fa90d3b96d211fb554c3c48a146cfa">tmr0</a></td></tr>
<tr class="separator:a55fa90d3b96d211fb554c3c48a146cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee7345d87b327f1d948b383339c9efe5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#aee7345d87b327f1d948b383339c9efe5">tmr1</a></td></tr>
<tr class="separator:aee7345d87b327f1d948b383339c9efe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51f608dd2fd8dcf6704cad53dfb33afa"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a51f608dd2fd8dcf6704cad53dfb33afa">tmr2</a></td></tr>
<tr class="separator:a51f608dd2fd8dcf6704cad53dfb33afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa80f342f5832d684f050f1fd99a9b14"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#aaa80f342f5832d684f050f1fd99a9b14">tmr3</a></td></tr>
<tr class="separator:aaa80f342f5832d684f050f1fd99a9b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76fe7fa879c47fff7d429ee1da0e16a6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a76fe7fa879c47fff7d429ee1da0e16a6">tmr4</a></td></tr>
<tr class="separator:a76fe7fa879c47fff7d429ee1da0e16a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eb7871b87a7bbf77716a4c9a9888309"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a2eb7871b87a7bbf77716a4c9a9888309">tmr5</a></td></tr>
<tr class="separator:a2eb7871b87a7bbf77716a4c9a9888309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9299f27d6bc7756242696e6d88e187b9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a9299f27d6bc7756242696e6d88e187b9">htimer0</a></td></tr>
<tr class="separator:a9299f27d6bc7756242696e6d88e187b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9071d2a1f5d01cf754beba7d8c94aeea"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a9071d2a1f5d01cf754beba7d8c94aeea">htimer1</a></td></tr>
<tr class="separator:a9071d2a1f5d01cf754beba7d8c94aeea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7d7fe16ef979a1ca4c65e649562381b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#ae7d7fe16ef979a1ca4c65e649562381b">i2c0_bus0</a></td></tr>
<tr class="separator:ae7d7fe16ef979a1ca4c65e649562381b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c3c7d362167aef4b51172612acb8194"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a6c3c7d362167aef4b51172612acb8194">i2c1_bus0</a></td></tr>
<tr class="separator:a6c3c7d362167aef4b51172612acb8194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a715c54dfeeb0da36cc134b5e786df231"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a715c54dfeeb0da36cc134b5e786df231">i2c2_bus0</a></td></tr>
<tr class="separator:a715c54dfeeb0da36cc134b5e786df231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0cc89cf6051ab9c86417ec74f17ff0d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#ab0cc89cf6051ab9c86417ec74f17ff0d">spixfm</a></td></tr>
<tr class="separator:ab0cc89cf6051ab9c86417ec74f17ff0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abea395bf95f0644e4f9b4cf77013252d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#abea395bf95f0644e4f9b4cf77013252d">spixfc</a></td></tr>
<tr class="separator:abea395bf95f0644e4f9b4cf77013252d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0c7863ecb0513f096d7043647845911"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#aa0c7863ecb0513f096d7043647845911">dma0</a></td></tr>
<tr class="separator:aa0c7863ecb0513f096d7043647845911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe21780962a40696594d2b37afb15499"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#abe21780962a40696594d2b37afb15499">flc0</a></td></tr>
<tr class="separator:abe21780962a40696594d2b37afb15499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a874ad9bfc7df626be8e146a1878f92"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a1a874ad9bfc7df626be8e146a1878f92">flc1</a></td></tr>
<tr class="separator:a1a874ad9bfc7df626be8e146a1878f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14f7759e5dcd6943c1fcc9d6ec171005"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a14f7759e5dcd6943c1fcc9d6ec171005">icc0</a></td></tr>
<tr class="separator:a14f7759e5dcd6943c1fcc9d6ec171005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecf2516d2556af520cbc4fa32f348be1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#aecf2516d2556af520cbc4fa32f348be1">icc1</a></td></tr>
<tr class="separator:aecf2516d2556af520cbc4fa32f348be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aeea90946eeb5b0885aecf9bdd3aed4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a7aeea90946eeb5b0885aecf9bdd3aed4">sfcc</a></td></tr>
<tr class="separator:a7aeea90946eeb5b0885aecf9bdd3aed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfbe3c029fbceadbc935da2ffde51f43"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#adfbe3c029fbceadbc935da2ffde51f43">srcc</a></td></tr>
<tr class="separator:adfbe3c029fbceadbc935da2ffde51f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a707112725c957ec3ef5e567280249d2b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a707112725c957ec3ef5e567280249d2b">adc</a></td></tr>
<tr class="separator:a707112725c957ec3ef5e567280249d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25d2667a6475544e1471550ec87ec63f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a25d2667a6475544e1471550ec87ec63f">dma1</a></td></tr>
<tr class="separator:a25d2667a6475544e1471550ec87ec63f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeed89c0a5ae6d433ed9adf6260f6bdd5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#aeed89c0a5ae6d433ed9adf6260f6bdd5">sdma</a></td></tr>
<tr class="separator:aeed89c0a5ae6d433ed9adf6260f6bdd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0864701fdb583446e7c936d7cbd8ba08"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a0864701fdb583446e7c936d7cbd8ba08">sdhcctrl</a></td></tr>
<tr class="separator:a0864701fdb583446e7c936d7cbd8ba08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba908e6746e2d4da61b5ad7cdbdc107e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#aba908e6746e2d4da61b5ad7cdbdc107e">spixr</a></td></tr>
<tr class="separator:aba908e6746e2d4da61b5ad7cdbdc107e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba4d90958e95f24a63760a564ee4157d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#aba4d90958e95f24a63760a564ee4157d">ptg_bus0</a></td></tr>
<tr class="separator:aba4d90958e95f24a63760a564ee4157d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b1d6af7d97c929a0c8067de6327b1be"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a6b1d6af7d97c929a0c8067de6327b1be">owm</a></td></tr>
<tr class="separator:a6b1d6af7d97c929a0c8067de6327b1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74775bbfa0867e568c56dadf266c0da1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a74775bbfa0867e568c56dadf266c0da1">sema</a></td></tr>
<tr class="separator:a74775bbfa0867e568c56dadf266c0da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad03372af97d6a618e296cc2fd47aa27f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#ad03372af97d6a618e296cc2fd47aa27f">uart0</a></td></tr>
<tr class="separator:ad03372af97d6a618e296cc2fd47aa27f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33f97d4044405def04eb099a63a4149a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a33f97d4044405def04eb099a63a4149a">uart1</a></td></tr>
<tr class="separator:a33f97d4044405def04eb099a63a4149a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa110ec9816f149222b3ba2104e0c2843"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#aa110ec9816f149222b3ba2104e0c2843">uart2</a></td></tr>
<tr class="separator:aa110ec9816f149222b3ba2104e0c2843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac00a23380b1561faa1c99244434a5b6f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#ac00a23380b1561faa1c99244434a5b6f">spi1</a></td></tr>
<tr class="separator:ac00a23380b1561faa1c99244434a5b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81e87b71a565baf2ffaaf3221934e581"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a81e87b71a565baf2ffaaf3221934e581">spi2</a></td></tr>
<tr class="separator:a81e87b71a565baf2ffaaf3221934e581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af01ef8a85eb0c79cdaa7a1a90937d4da"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#af01ef8a85eb0c79cdaa7a1a90937d4da">audio</a></td></tr>
<tr class="separator:af01ef8a85eb0c79cdaa7a1a90937d4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa06863c312d3e701a923f03e7a04a000"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#aa06863c312d3e701a923f03e7a04a000">trng</a></td></tr>
<tr class="separator:aa06863c312d3e701a923f03e7a04a000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad1012d9983111d6ce6fb7ca1a8028ea"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#aad1012d9983111d6ce6fb7ca1a8028ea">btle</a></td></tr>
<tr class="separator:aad1012d9983111d6ce6fb7ca1a8028ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7169edd81a7d5c4674cdee919d8417f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#ac7169edd81a7d5c4674cdee919d8417f">usbhs</a></td></tr>
<tr class="separator:ac7169edd81a7d5c4674cdee919d8417f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d3fd641fba6fd6a3c48d57e193029c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a22d3fd641fba6fd6a3c48d57e193029c">sdio</a></td></tr>
<tr class="separator:a22d3fd641fba6fd6a3c48d57e193029c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1705ca81c25c3b69f48d1d770e189a1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#ae1705ca81c25c3b69f48d1d770e189a1">spixfm_fifo</a></td></tr>
<tr class="separator:ae1705ca81c25c3b69f48d1d770e189a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af08cf995f261a4a3f735fd8405b8dba9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#af08cf995f261a4a3f735fd8405b8dba9">spi0</a></td></tr>
<tr class="separator:af08cf995f261a4a3f735fd8405b8dba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae341ea9a7b3a7931c27d707ef6adcbef"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#ae341ea9a7b3a7931c27d707ef6adcbef">sysram0</a></td></tr>
<tr class="separator:ae341ea9a7b3a7931c27d707ef6adcbef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8e9fba81780fb99233482ce8be2c737"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#ad8e9fba81780fb99233482ce8be2c737">sysram1</a></td></tr>
<tr class="separator:ad8e9fba81780fb99233482ce8be2c737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac809336d2a78c693cb1f98961a13f08e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#ac809336d2a78c693cb1f98961a13f08e">sysram2</a></td></tr>
<tr class="separator:ac809336d2a78c693cb1f98961a13f08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f0ae97b1ebb6a227b232a607fab4002"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a5f0ae97b1ebb6a227b232a607fab4002">sysram3</a></td></tr>
<tr class="separator:a5f0ae97b1ebb6a227b232a607fab4002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81a78d042d8cf988f05b2a8f03709874"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a81a78d042d8cf988f05b2a8f03709874">sysram4</a></td></tr>
<tr class="separator:a81a78d042d8cf988f05b2a8f03709874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afef216e672caeac4eaaa2c45ce6a3923"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#afef216e672caeac4eaaa2c45ce6a3923">sysram5</a></td></tr>
<tr class="separator:afef216e672caeac4eaaa2c45ce6a3923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a691cd1360ae81793b0ed614d395b1b13"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a691cd1360ae81793b0ed614d395b1b13">sysram6_11</a></td></tr>
<tr class="separator:a691cd1360ae81793b0ed614d395b1b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90de4d2391aae84ff5030e1dfbf2a694"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a90de4d2391aae84ff5030e1dfbf2a694">i2c0_bus1</a></td></tr>
<tr class="separator:a90de4d2391aae84ff5030e1dfbf2a694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e29e3a3e3851517772bc42ef394bdd0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a9e29e3a3e3851517772bc42ef394bdd0">i2c1_bus1</a></td></tr>
<tr class="separator:a9e29e3a3e3851517772bc42ef394bdd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a548c93d50beda4b83e143ff8aa5fabc2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#a548c93d50beda4b83e143ff8aa5fabc2">i2c2_bus1</a></td></tr>
<tr class="separator:a548c93d50beda4b83e143ff8aa5fabc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6cb237c8db836cadf00a11c485396b8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rpu__registers.html#ab6cb237c8db836cadf00a11c485396b8">ptg_bus1</a></td></tr>
<tr class="separator:ab6cb237c8db836cadf00a11c485396b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h4 class="groupheader">Field Documentation</h4>
<a id="a707112725c957ec3ef5e567280249d2b" name="a707112725c957ec3ef5e567280249d2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a707112725c957ec3ef5e567280249d2b">&#9670;&nbsp;</a></span>adc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t adc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0340:</code></b> RPU ADC Register </p>

</div>
</div>
<a id="a37f328e278c89c279ff3672e41327795" name="a37f328e278c89c279ff3672e41327795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37f328e278c89c279ff3672e41327795">&#9670;&nbsp;</a></span>aes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t aes</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0050:</code></b> RPU AES Register </p>

</div>
</div>
<a id="af01ef8a85eb0c79cdaa7a1a90937d4da" name="af01ef8a85eb0c79cdaa7a1a90937d4da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af01ef8a85eb0c79cdaa7a1a90937d4da">&#9670;&nbsp;</a></span>audio</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t audio</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x04C0:</code></b> RPU AUDIO Register </p>

</div>
</div>
<a id="aad1012d9983111d6ce6fb7ca1a8028ea" name="aad1012d9983111d6ce6fb7ca1a8028ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad1012d9983111d6ce6fb7ca1a8028ea">&#9670;&nbsp;</a></span>btle</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t btle</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0500:</code></b> RPU BTLE Register </p>

</div>
</div>
<a id="aa0c7863ecb0513f096d7043647845911" name="aa0c7863ecb0513f096d7043647845911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0c7863ecb0513f096d7043647845911">&#9670;&nbsp;</a></span>dma0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t dma0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0280:</code></b> RPU DMA0 Register </p>

</div>
</div>
<a id="a25d2667a6475544e1471550ec87ec63f" name="a25d2667a6475544e1471550ec87ec63f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25d2667a6475544e1471550ec87ec63f">&#9670;&nbsp;</a></span>dma1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t dma1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0350:</code></b> RPU DMA1 Register </p>

</div>
</div>
<a id="aacf619548c2640f2e91da96a4b18fc58" name="aacf619548c2640f2e91da96a4b18fc58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacf619548c2640f2e91da96a4b18fc58">&#9670;&nbsp;</a></span>dvs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t dvs</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0048:</code></b> RPU DVS Register </p>

</div>
</div>
<a id="a54b7bd16c5935b7735af55ffb9dc2668" name="a54b7bd16c5935b7735af55ffb9dc2668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54b7bd16c5935b7735af55ffb9dc2668">&#9670;&nbsp;</a></span>fcr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t fcr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0008:</code></b> RPU FCR Register </p>

</div>
</div>
<a id="abe21780962a40696594d2b37afb15499" name="abe21780962a40696594d2b37afb15499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe21780962a40696594d2b37afb15499">&#9670;&nbsp;</a></span>flc0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t flc0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0290:</code></b> RPU FLC0 Register </p>

</div>
</div>
<a id="a1a874ad9bfc7df626be8e146a1878f92" name="a1a874ad9bfc7df626be8e146a1878f92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a874ad9bfc7df626be8e146a1878f92">&#9670;&nbsp;</a></span>flc1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t flc1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0294:</code></b> RPU FLC1 Register </p>

</div>
</div>
<a id="aa9f5469d11c778dd407c92e068de7df1" name="aa9f5469d11c778dd407c92e068de7df1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9f5469d11c778dd407c92e068de7df1">&#9670;&nbsp;</a></span>gcr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t gcr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0000:</code></b> RPU GCR Register </p>

</div>
</div>
<a id="a08546d600b9042bb7692ff73aed37c13" name="a08546d600b9042bb7692ff73aed37c13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08546d600b9042bb7692ff73aed37c13">&#9670;&nbsp;</a></span>gpio0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t gpio0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0080:</code></b> RPU GPIO0 Register </p>

</div>
</div>
<a id="a54385d3c6cb71b0ac47aaaf1dc2e82d4" name="a54385d3c6cb71b0ac47aaaf1dc2e82d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54385d3c6cb71b0ac47aaaf1dc2e82d4">&#9670;&nbsp;</a></span>gpio1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t gpio1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0090:</code></b> RPU GPIO1 Register </p>

</div>
</div>
<a id="a9299f27d6bc7756242696e6d88e187b9" name="a9299f27d6bc7756242696e6d88e187b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9299f27d6bc7756242696e6d88e187b9">&#9670;&nbsp;</a></span>htimer0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t htimer0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x01B0:</code></b> RPU HTIMER0 Register </p>

</div>
</div>
<a id="a9071d2a1f5d01cf754beba7d8c94aeea" name="a9071d2a1f5d01cf754beba7d8c94aeea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9071d2a1f5d01cf754beba7d8c94aeea">&#9670;&nbsp;</a></span>htimer1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t htimer1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x01C0:</code></b> RPU HTIMER1 Register </p>

</div>
</div>
<a id="ae7d7fe16ef979a1ca4c65e649562381b" name="ae7d7fe16ef979a1ca4c65e649562381b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7d7fe16ef979a1ca4c65e649562381b">&#9670;&nbsp;</a></span>i2c0_bus0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t i2c0_bus0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x01D0:</code></b> RPU I2C0_BUS0 Register </p>

</div>
</div>
<a id="a90de4d2391aae84ff5030e1dfbf2a694" name="a90de4d2391aae84ff5030e1dfbf2a694"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90de4d2391aae84ff5030e1dfbf2a694">&#9670;&nbsp;</a></span>i2c0_bus1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t i2c0_bus1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x11D0:</code></b> RPU I2C0_BUS1 Register </p>

</div>
</div>
<a id="a6c3c7d362167aef4b51172612acb8194" name="a6c3c7d362167aef4b51172612acb8194"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c3c7d362167aef4b51172612acb8194">&#9670;&nbsp;</a></span>i2c1_bus0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t i2c1_bus0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x01E0:</code></b> RPU I2C1_BUS0 Register </p>

</div>
</div>
<a id="a9e29e3a3e3851517772bc42ef394bdd0" name="a9e29e3a3e3851517772bc42ef394bdd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e29e3a3e3851517772bc42ef394bdd0">&#9670;&nbsp;</a></span>i2c1_bus1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t i2c1_bus1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x11E0:</code></b> RPU I2C1_BUS1 Register </p>

</div>
</div>
<a id="a715c54dfeeb0da36cc134b5e786df231" name="a715c54dfeeb0da36cc134b5e786df231"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a715c54dfeeb0da36cc134b5e786df231">&#9670;&nbsp;</a></span>i2c2_bus0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t i2c2_bus0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x01F0:</code></b> RPU I2C2_BUS0 Register </p>

</div>
</div>
<a id="a548c93d50beda4b83e143ff8aa5fabc2" name="a548c93d50beda4b83e143ff8aa5fabc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a548c93d50beda4b83e143ff8aa5fabc2">&#9670;&nbsp;</a></span>i2c2_bus1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t i2c2_bus1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x11F0:</code></b> RPU I2C2_BUS1 Register </p>

</div>
</div>
<a id="a14f7759e5dcd6943c1fcc9d6ec171005" name="a14f7759e5dcd6943c1fcc9d6ec171005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14f7759e5dcd6943c1fcc9d6ec171005">&#9670;&nbsp;</a></span>icc0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t icc0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x02A0:</code></b> RPU ICC0 Register </p>

</div>
</div>
<a id="aecf2516d2556af520cbc4fa32f348be1" name="aecf2516d2556af520cbc4fa32f348be1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecf2516d2556af520cbc4fa32f348be1">&#9670;&nbsp;</a></span>icc1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t icc1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x02A4:</code></b> RPU ICC1 Register </p>

</div>
</div>
<a id="a3d7da5a6cf77b3dfcc47af4b5b16e151" name="a3d7da5a6cf77b3dfcc47af4b5b16e151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d7da5a6cf77b3dfcc47af4b5b16e151">&#9670;&nbsp;</a></span>mcr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t mcr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x006C:</code></b> RPU MCR Register </p>

</div>
</div>
<a id="a6b1d6af7d97c929a0c8067de6327b1be" name="a6b1d6af7d97c929a0c8067de6327b1be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b1d6af7d97c929a0c8067de6327b1be">&#9670;&nbsp;</a></span>owm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t owm</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x03D0:</code></b> RPU OWM Register </p>

</div>
</div>
<a id="aba4d90958e95f24a63760a564ee4157d" name="aba4d90958e95f24a63760a564ee4157d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba4d90958e95f24a63760a564ee4157d">&#9670;&nbsp;</a></span>ptg_bus0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t ptg_bus0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x03C0:</code></b> RPU PTG_BUS0 Register </p>

</div>
</div>
<a id="ab6cb237c8db836cadf00a11c485396b8" name="ab6cb237c8db836cadf00a11c485396b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6cb237c8db836cadf00a11c485396b8">&#9670;&nbsp;</a></span>ptg_bus1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t ptg_bus1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x13C0:</code></b> RPU PTG_BUS1 Register </p>

</div>
</div>
<a id="a0b620ef631fa064fc9074bb311868e3d" name="a0b620ef631fa064fc9074bb311868e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b620ef631fa064fc9074bb311868e3d">&#9670;&nbsp;</a></span>pwrseq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t pwrseq</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0068:</code></b> RPU PWRSEQ Register </p>

</div>
</div>
<a id="a80c18f18149f48f860cd86bf8053f8fc" name="a80c18f18149f48f860cd86bf8053f8fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80c18f18149f48f860cd86bf8053f8fc">&#9670;&nbsp;</a></span>rpu</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t rpu</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0020:</code></b> RPU RPU Register </p>

</div>
</div>
<a id="a9a746db2451fb3ae05c8e0d596de0a9b" name="a9a746db2451fb3ae05c8e0d596de0a9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a746db2451fb3ae05c8e0d596de0a9b">&#9670;&nbsp;</a></span>rtc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t rtc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0060:</code></b> RPU RTC Register </p>

</div>
</div>
<a id="a0864701fdb583446e7c936d7cbd8ba08" name="a0864701fdb583446e7c936d7cbd8ba08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0864701fdb583446e7c936d7cbd8ba08">&#9670;&nbsp;</a></span>sdhcctrl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t sdhcctrl</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0370:</code></b> RPU SDHCCTRL Register </p>

</div>
</div>
<a id="a22d3fd641fba6fd6a3c48d57e193029c" name="a22d3fd641fba6fd6a3c48d57e193029c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22d3fd641fba6fd6a3c48d57e193029c">&#9670;&nbsp;</a></span>sdio</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t sdio</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0B60:</code></b> RPU SDIO Register </p>

</div>
</div>
<a id="aeed89c0a5ae6d433ed9adf6260f6bdd5" name="aeed89c0a5ae6d433ed9adf6260f6bdd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeed89c0a5ae6d433ed9adf6260f6bdd5">&#9670;&nbsp;</a></span>sdma</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t sdma</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0360:</code></b> RPU SDMA Register </p>

</div>
</div>
<a id="a74775bbfa0867e568c56dadf266c0da1" name="a74775bbfa0867e568c56dadf266c0da1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74775bbfa0867e568c56dadf266c0da1">&#9670;&nbsp;</a></span>sema</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t sema</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x03E0:</code></b> RPU SEMA Register </p>

</div>
</div>
<a id="a7aeea90946eeb5b0885aecf9bdd3aed4" name="a7aeea90946eeb5b0885aecf9bdd3aed4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aeea90946eeb5b0885aecf9bdd3aed4">&#9670;&nbsp;</a></span>sfcc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t sfcc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x02F0:</code></b> RPU SFCC Register </p>

</div>
</div>
<a id="a88f936e86aaafd7c2f41959db2684be6" name="a88f936e86aaafd7c2f41959db2684be6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88f936e86aaafd7c2f41959db2684be6">&#9670;&nbsp;</a></span>simo</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t simo</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0044:</code></b> RPU SIMO Register </p>

</div>
</div>
<a id="af814d30240a342d8ef33990877248fee" name="af814d30240a342d8ef33990877248fee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af814d30240a342d8ef33990877248fee">&#9670;&nbsp;</a></span>sir</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t sir</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0004:</code></b> RPU SIR Register </p>

</div>
</div>
<a id="a3a82129bc70e36b81d45bb956c58f645" name="a3a82129bc70e36b81d45bb956c58f645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a82129bc70e36b81d45bb956c58f645">&#9670;&nbsp;</a></span>smon</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t smon</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0040:</code></b> RPU SMON Register </p>

</div>
</div>
<a id="af08cf995f261a4a3f735fd8405b8dba9" name="af08cf995f261a4a3f735fd8405b8dba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af08cf995f261a4a3f735fd8405b8dba9">&#9670;&nbsp;</a></span>spi0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t spi0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0BE0:</code></b> RPU SPI0 Register </p>

</div>
</div>
<a id="ac00a23380b1561faa1c99244434a5b6f" name="ac00a23380b1561faa1c99244434a5b6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac00a23380b1561faa1c99244434a5b6f">&#9670;&nbsp;</a></span>spi1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t spi1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0460:</code></b> RPU SPI1 Register </p>

</div>
</div>
<a id="a81e87b71a565baf2ffaaf3221934e581" name="a81e87b71a565baf2ffaaf3221934e581"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81e87b71a565baf2ffaaf3221934e581">&#9670;&nbsp;</a></span>spi2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t spi2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0470:</code></b> RPU SPI2 Register </p>

</div>
</div>
<a id="abea395bf95f0644e4f9b4cf77013252d" name="abea395bf95f0644e4f9b4cf77013252d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abea395bf95f0644e4f9b4cf77013252d">&#9670;&nbsp;</a></span>spixfc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t spixfc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0270:</code></b> RPU SPIXFC Register </p>

</div>
</div>
<a id="ab0cc89cf6051ab9c86417ec74f17ff0d" name="ab0cc89cf6051ab9c86417ec74f17ff0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0cc89cf6051ab9c86417ec74f17ff0d">&#9670;&nbsp;</a></span>spixfm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t spixfm</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0260:</code></b> RPU SPIXFM Register </p>

</div>
</div>
<a id="ae1705ca81c25c3b69f48d1d770e189a1" name="ae1705ca81c25c3b69f48d1d770e189a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1705ca81c25c3b69f48d1d770e189a1">&#9670;&nbsp;</a></span>spixfm_fifo</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t spixfm_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0BC0:</code></b> RPU SPIXFM_FIFO Register </p>

</div>
</div>
<a id="aba908e6746e2d4da61b5ad7cdbdc107e" name="aba908e6746e2d4da61b5ad7cdbdc107e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba908e6746e2d4da61b5ad7cdbdc107e">&#9670;&nbsp;</a></span>spixr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t spixr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x03A0:</code></b> RPU SPIXR Register </p>

</div>
</div>
<a id="adfbe3c029fbceadbc935da2ffde51f43" name="adfbe3c029fbceadbc935da2ffde51f43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfbe3c029fbceadbc935da2ffde51f43">&#9670;&nbsp;</a></span>srcc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t srcc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0330:</code></b> RPU SRCC Register </p>

</div>
</div>
<a id="ae341ea9a7b3a7931c27d707ef6adcbef" name="ae341ea9a7b3a7931c27d707ef6adcbef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae341ea9a7b3a7931c27d707ef6adcbef">&#9670;&nbsp;</a></span>sysram0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t sysram0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0F00:</code></b> RPU SYSRAM0 Register </p>

</div>
</div>
<a id="ad8e9fba81780fb99233482ce8be2c737" name="ad8e9fba81780fb99233482ce8be2c737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8e9fba81780fb99233482ce8be2c737">&#9670;&nbsp;</a></span>sysram1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t sysram1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0F10:</code></b> RPU SYSRAM1 Register </p>

</div>
</div>
<a id="ac809336d2a78c693cb1f98961a13f08e" name="ac809336d2a78c693cb1f98961a13f08e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac809336d2a78c693cb1f98961a13f08e">&#9670;&nbsp;</a></span>sysram2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t sysram2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0F20:</code></b> RPU SYSRAM2 Register </p>

</div>
</div>
<a id="a5f0ae97b1ebb6a227b232a607fab4002" name="a5f0ae97b1ebb6a227b232a607fab4002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f0ae97b1ebb6a227b232a607fab4002">&#9670;&nbsp;</a></span>sysram3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t sysram3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0F30:</code></b> RPU SYSRAM3 Register </p>

</div>
</div>
<a id="a81a78d042d8cf988f05b2a8f03709874" name="a81a78d042d8cf988f05b2a8f03709874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81a78d042d8cf988f05b2a8f03709874">&#9670;&nbsp;</a></span>sysram4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t sysram4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0F40:</code></b> RPU SYSRAM4 Register </p>

</div>
</div>
<a id="afef216e672caeac4eaaa2c45ce6a3923" name="afef216e672caeac4eaaa2c45ce6a3923"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afef216e672caeac4eaaa2c45ce6a3923">&#9670;&nbsp;</a></span>sysram5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t sysram5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0F50:</code></b> RPU SYSRAM5 Register </p>

</div>
</div>
<a id="a691cd1360ae81793b0ed614d395b1b13" name="a691cd1360ae81793b0ed614d395b1b13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a691cd1360ae81793b0ed614d395b1b13">&#9670;&nbsp;</a></span>sysram6_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t sysram6_11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0F60:</code></b> RPU SYSRAM6_11 Register </p>

</div>
</div>
<a id="a55fa90d3b96d211fb554c3c48a146cfa" name="a55fa90d3b96d211fb554c3c48a146cfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55fa90d3b96d211fb554c3c48a146cfa">&#9670;&nbsp;</a></span>tmr0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t tmr0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0100:</code></b> RPU TMR0 Register </p>

</div>
</div>
<a id="aee7345d87b327f1d948b383339c9efe5" name="aee7345d87b327f1d948b383339c9efe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee7345d87b327f1d948b383339c9efe5">&#9670;&nbsp;</a></span>tmr1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t tmr1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0110:</code></b> RPU TMR1 Register </p>

</div>
</div>
<a id="a51f608dd2fd8dcf6704cad53dfb33afa" name="a51f608dd2fd8dcf6704cad53dfb33afa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51f608dd2fd8dcf6704cad53dfb33afa">&#9670;&nbsp;</a></span>tmr2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t tmr2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0120:</code></b> RPU TMR2 Register </p>

</div>
</div>
<a id="aaa80f342f5832d684f050f1fd99a9b14" name="aaa80f342f5832d684f050f1fd99a9b14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa80f342f5832d684f050f1fd99a9b14">&#9670;&nbsp;</a></span>tmr3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t tmr3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0130:</code></b> RPU TMR3 Register </p>

</div>
</div>
<a id="a76fe7fa879c47fff7d429ee1da0e16a6" name="a76fe7fa879c47fff7d429ee1da0e16a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76fe7fa879c47fff7d429ee1da0e16a6">&#9670;&nbsp;</a></span>tmr4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t tmr4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0140:</code></b> RPU TMR4 Register </p>

</div>
</div>
<a id="a2eb7871b87a7bbf77716a4c9a9888309" name="a2eb7871b87a7bbf77716a4c9a9888309"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eb7871b87a7bbf77716a4c9a9888309">&#9670;&nbsp;</a></span>tmr5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t tmr5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0150:</code></b> RPU TMR5 Register </p>

</div>
</div>
<a id="af4dc2cf769d2068fd275771ed13c0f0e" name="af4dc2cf769d2068fd275771ed13c0f0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4dc2cf769d2068fd275771ed13c0f0e">&#9670;&nbsp;</a></span>tpu</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t tpu</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0010:</code></b> RPU TPU Register </p>

</div>
</div>
<a id="aa06863c312d3e701a923f03e7a04a000" name="aa06863c312d3e701a923f03e7a04a000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa06863c312d3e701a923f03e7a04a000">&#9670;&nbsp;</a></span>trng</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t trng</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x04D0:</code></b> RPU TRNG Register </p>

</div>
</div>
<a id="ad03372af97d6a618e296cc2fd47aa27f" name="ad03372af97d6a618e296cc2fd47aa27f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad03372af97d6a618e296cc2fd47aa27f">&#9670;&nbsp;</a></span>uart0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t uart0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0420:</code></b> RPU UART0 Register </p>

</div>
</div>
<a id="a33f97d4044405def04eb099a63a4149a" name="a33f97d4044405def04eb099a63a4149a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33f97d4044405def04eb099a63a4149a">&#9670;&nbsp;</a></span>uart1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t uart1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0430:</code></b> RPU UART1 Register </p>

</div>
</div>
<a id="aa110ec9816f149222b3ba2104e0c2843" name="aa110ec9816f149222b3ba2104e0c2843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa110ec9816f149222b3ba2104e0c2843">&#9670;&nbsp;</a></span>uart2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t uart2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0440:</code></b> RPU UART2 Register </p>

</div>
</div>
<a id="ac7169edd81a7d5c4674cdee919d8417f" name="ac7169edd81a7d5c4674cdee919d8417f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7169edd81a7d5c4674cdee919d8417f">&#9670;&nbsp;</a></span>usbhs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t usbhs</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0B10:</code></b> RPU USBHS Register </p>

</div>
</div>
<a id="ac7f110d7f41083485b106ef9e57469bd" name="ac7f110d7f41083485b106ef9e57469bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7f110d7f41083485b106ef9e57469bd">&#9670;&nbsp;</a></span>wdt0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t wdt0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0030:</code></b> RPU WDT0 Register </p>

</div>
</div>
<a id="a5ebc2c651a7fb873eed081f4f6c4fa45" name="a5ebc2c651a7fb873eed081f4f6c4fa45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ebc2c651a7fb873eed081f4f6c4fa45">&#9670;&nbsp;</a></span>wdt1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t wdt1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0034:</code></b> RPU WDT1 Register </p>

</div>
</div>
<a id="aaaa428096d91c1314b330873dcd8c5bb" name="aaaa428096d91c1314b330873dcd8c5bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaa428096d91c1314b330873dcd8c5bb">&#9670;&nbsp;</a></span>wdt2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t wdt2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0038:</code></b> RPU WDT2 Register </p>

</div>
</div>
<a id="add57550c3d21560e968c7227c3bc1573" name="add57550c3d21560e968c7227c3bc1573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add57550c3d21560e968c7227c3bc1573">&#9670;&nbsp;</a></span>wut</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t wut</td>
        </tr>
      </table>
</div><div class="memdoc">
<p ><code><b>0x0064:</code></b> RPU WUT Register </p>

</div>
</div>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Mar 9 2023 02:07:32 for MAX32665 Peripheral Driver API by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
