
motorcontrol_stm32g474re.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011f44  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001658  08012128  08012128  00022128  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013780  08013780  00030204  2**0
                  CONTENTS
  4 .ARM          00000008  08013780  08013780  00023780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013788  08013788  00030204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013788  08013788  00023788  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801378c  0801378c  0002378c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  08013790  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000a018  20000208  08013994  00030208  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  2000a220  08013994  0003a220  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030204  2**0
                  CONTENTS, READONLY
 12 .debug_info   00030a29  00000000  00000000  00030234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005287  00000000  00000000  00060c5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001da8  00000000  00000000  00065ee8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001ba8  00000000  00000000  00067c90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002da28  00000000  00000000  00069838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024362  00000000  00000000  00097260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011b1ed  00000000  00000000  000bb5c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001d67af  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009488  00000000  00000000  001d6804  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000208 	.word	0x20000208
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801210c 	.word	0x0801210c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000020c 	.word	0x2000020c
 800021c:	0801210c 	.word	0x0801210c

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a4 	b.w	8001038 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	4604      	mov	r4, r0
 8000d7c:	468c      	mov	ip, r1
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	f040 8083 	bne.w	8000e8a <__udivmoddi4+0x116>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d947      	bls.n	8000e1a <__udivmoddi4+0xa6>
 8000d8a:	fab2 f282 	clz	r2, r2
 8000d8e:	b142      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d90:	f1c2 0020 	rsb	r0, r2, #32
 8000d94:	fa24 f000 	lsr.w	r0, r4, r0
 8000d98:	4091      	lsls	r1, r2
 8000d9a:	4097      	lsls	r7, r2
 8000d9c:	ea40 0c01 	orr.w	ip, r0, r1
 8000da0:	4094      	lsls	r4, r2
 8000da2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000da6:	0c23      	lsrs	r3, r4, #16
 8000da8:	fbbc f6f8 	udiv	r6, ip, r8
 8000dac:	fa1f fe87 	uxth.w	lr, r7
 8000db0:	fb08 c116 	mls	r1, r8, r6, ip
 8000db4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000db8:	fb06 f10e 	mul.w	r1, r6, lr
 8000dbc:	4299      	cmp	r1, r3
 8000dbe:	d909      	bls.n	8000dd4 <__udivmoddi4+0x60>
 8000dc0:	18fb      	adds	r3, r7, r3
 8000dc2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dc6:	f080 8119 	bcs.w	8000ffc <__udivmoddi4+0x288>
 8000dca:	4299      	cmp	r1, r3
 8000dcc:	f240 8116 	bls.w	8000ffc <__udivmoddi4+0x288>
 8000dd0:	3e02      	subs	r6, #2
 8000dd2:	443b      	add	r3, r7
 8000dd4:	1a5b      	subs	r3, r3, r1
 8000dd6:	b2a4      	uxth	r4, r4
 8000dd8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ddc:	fb08 3310 	mls	r3, r8, r0, r3
 8000de0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000de4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de8:	45a6      	cmp	lr, r4
 8000dea:	d909      	bls.n	8000e00 <__udivmoddi4+0x8c>
 8000dec:	193c      	adds	r4, r7, r4
 8000dee:	f100 33ff 	add.w	r3, r0, #4294967295
 8000df2:	f080 8105 	bcs.w	8001000 <__udivmoddi4+0x28c>
 8000df6:	45a6      	cmp	lr, r4
 8000df8:	f240 8102 	bls.w	8001000 <__udivmoddi4+0x28c>
 8000dfc:	3802      	subs	r0, #2
 8000dfe:	443c      	add	r4, r7
 8000e00:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e04:	eba4 040e 	sub.w	r4, r4, lr
 8000e08:	2600      	movs	r6, #0
 8000e0a:	b11d      	cbz	r5, 8000e14 <__udivmoddi4+0xa0>
 8000e0c:	40d4      	lsrs	r4, r2
 8000e0e:	2300      	movs	r3, #0
 8000e10:	e9c5 4300 	strd	r4, r3, [r5]
 8000e14:	4631      	mov	r1, r6
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	b902      	cbnz	r2, 8000e1e <__udivmoddi4+0xaa>
 8000e1c:	deff      	udf	#255	; 0xff
 8000e1e:	fab2 f282 	clz	r2, r2
 8000e22:	2a00      	cmp	r2, #0
 8000e24:	d150      	bne.n	8000ec8 <__udivmoddi4+0x154>
 8000e26:	1bcb      	subs	r3, r1, r7
 8000e28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e2c:	fa1f f887 	uxth.w	r8, r7
 8000e30:	2601      	movs	r6, #1
 8000e32:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e36:	0c21      	lsrs	r1, r4, #16
 8000e38:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e3c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e40:	fb08 f30c 	mul.w	r3, r8, ip
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d907      	bls.n	8000e58 <__udivmoddi4+0xe4>
 8000e48:	1879      	adds	r1, r7, r1
 8000e4a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e4e:	d202      	bcs.n	8000e56 <__udivmoddi4+0xe2>
 8000e50:	428b      	cmp	r3, r1
 8000e52:	f200 80e9 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e56:	4684      	mov	ip, r0
 8000e58:	1ac9      	subs	r1, r1, r3
 8000e5a:	b2a3      	uxth	r3, r4
 8000e5c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e60:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e64:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e68:	fb08 f800 	mul.w	r8, r8, r0
 8000e6c:	45a0      	cmp	r8, r4
 8000e6e:	d907      	bls.n	8000e80 <__udivmoddi4+0x10c>
 8000e70:	193c      	adds	r4, r7, r4
 8000e72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x10a>
 8000e78:	45a0      	cmp	r8, r4
 8000e7a:	f200 80d9 	bhi.w	8001030 <__udivmoddi4+0x2bc>
 8000e7e:	4618      	mov	r0, r3
 8000e80:	eba4 0408 	sub.w	r4, r4, r8
 8000e84:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e88:	e7bf      	b.n	8000e0a <__udivmoddi4+0x96>
 8000e8a:	428b      	cmp	r3, r1
 8000e8c:	d909      	bls.n	8000ea2 <__udivmoddi4+0x12e>
 8000e8e:	2d00      	cmp	r5, #0
 8000e90:	f000 80b1 	beq.w	8000ff6 <__udivmoddi4+0x282>
 8000e94:	2600      	movs	r6, #0
 8000e96:	e9c5 0100 	strd	r0, r1, [r5]
 8000e9a:	4630      	mov	r0, r6
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	fab3 f683 	clz	r6, r3
 8000ea6:	2e00      	cmp	r6, #0
 8000ea8:	d14a      	bne.n	8000f40 <__udivmoddi4+0x1cc>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	d302      	bcc.n	8000eb4 <__udivmoddi4+0x140>
 8000eae:	4282      	cmp	r2, r0
 8000eb0:	f200 80b8 	bhi.w	8001024 <__udivmoddi4+0x2b0>
 8000eb4:	1a84      	subs	r4, r0, r2
 8000eb6:	eb61 0103 	sbc.w	r1, r1, r3
 8000eba:	2001      	movs	r0, #1
 8000ebc:	468c      	mov	ip, r1
 8000ebe:	2d00      	cmp	r5, #0
 8000ec0:	d0a8      	beq.n	8000e14 <__udivmoddi4+0xa0>
 8000ec2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000ec6:	e7a5      	b.n	8000e14 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f603 	lsr.w	r6, r0, r3
 8000ed0:	4097      	lsls	r7, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eda:	40d9      	lsrs	r1, r3
 8000edc:	4330      	orrs	r0, r6
 8000ede:	0c03      	lsrs	r3, r0, #16
 8000ee0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ee4:	fa1f f887 	uxth.w	r8, r7
 8000ee8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000eec:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ef0:	fb06 f108 	mul.w	r1, r6, r8
 8000ef4:	4299      	cmp	r1, r3
 8000ef6:	fa04 f402 	lsl.w	r4, r4, r2
 8000efa:	d909      	bls.n	8000f10 <__udivmoddi4+0x19c>
 8000efc:	18fb      	adds	r3, r7, r3
 8000efe:	f106 3cff 	add.w	ip, r6, #4294967295
 8000f02:	f080 808d 	bcs.w	8001020 <__udivmoddi4+0x2ac>
 8000f06:	4299      	cmp	r1, r3
 8000f08:	f240 808a 	bls.w	8001020 <__udivmoddi4+0x2ac>
 8000f0c:	3e02      	subs	r6, #2
 8000f0e:	443b      	add	r3, r7
 8000f10:	1a5b      	subs	r3, r3, r1
 8000f12:	b281      	uxth	r1, r0
 8000f14:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f18:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f20:	fb00 f308 	mul.w	r3, r0, r8
 8000f24:	428b      	cmp	r3, r1
 8000f26:	d907      	bls.n	8000f38 <__udivmoddi4+0x1c4>
 8000f28:	1879      	adds	r1, r7, r1
 8000f2a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2e:	d273      	bcs.n	8001018 <__udivmoddi4+0x2a4>
 8000f30:	428b      	cmp	r3, r1
 8000f32:	d971      	bls.n	8001018 <__udivmoddi4+0x2a4>
 8000f34:	3802      	subs	r0, #2
 8000f36:	4439      	add	r1, r7
 8000f38:	1acb      	subs	r3, r1, r3
 8000f3a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f3e:	e778      	b.n	8000e32 <__udivmoddi4+0xbe>
 8000f40:	f1c6 0c20 	rsb	ip, r6, #32
 8000f44:	fa03 f406 	lsl.w	r4, r3, r6
 8000f48:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f4c:	431c      	orrs	r4, r3
 8000f4e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f52:	fa01 f306 	lsl.w	r3, r1, r6
 8000f56:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f5a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f5e:	431f      	orrs	r7, r3
 8000f60:	0c3b      	lsrs	r3, r7, #16
 8000f62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f66:	fa1f f884 	uxth.w	r8, r4
 8000f6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f6e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f72:	fb09 fa08 	mul.w	sl, r9, r8
 8000f76:	458a      	cmp	sl, r1
 8000f78:	fa02 f206 	lsl.w	r2, r2, r6
 8000f7c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f80:	d908      	bls.n	8000f94 <__udivmoddi4+0x220>
 8000f82:	1861      	adds	r1, r4, r1
 8000f84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f88:	d248      	bcs.n	800101c <__udivmoddi4+0x2a8>
 8000f8a:	458a      	cmp	sl, r1
 8000f8c:	d946      	bls.n	800101c <__udivmoddi4+0x2a8>
 8000f8e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f92:	4421      	add	r1, r4
 8000f94:	eba1 010a 	sub.w	r1, r1, sl
 8000f98:	b2bf      	uxth	r7, r7
 8000f9a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f9e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000fa2:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000fa6:	fb00 f808 	mul.w	r8, r0, r8
 8000faa:	45b8      	cmp	r8, r7
 8000fac:	d907      	bls.n	8000fbe <__udivmoddi4+0x24a>
 8000fae:	19e7      	adds	r7, r4, r7
 8000fb0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000fb4:	d22e      	bcs.n	8001014 <__udivmoddi4+0x2a0>
 8000fb6:	45b8      	cmp	r8, r7
 8000fb8:	d92c      	bls.n	8001014 <__udivmoddi4+0x2a0>
 8000fba:	3802      	subs	r0, #2
 8000fbc:	4427      	add	r7, r4
 8000fbe:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fc2:	eba7 0708 	sub.w	r7, r7, r8
 8000fc6:	fba0 8902 	umull	r8, r9, r0, r2
 8000fca:	454f      	cmp	r7, r9
 8000fcc:	46c6      	mov	lr, r8
 8000fce:	4649      	mov	r1, r9
 8000fd0:	d31a      	bcc.n	8001008 <__udivmoddi4+0x294>
 8000fd2:	d017      	beq.n	8001004 <__udivmoddi4+0x290>
 8000fd4:	b15d      	cbz	r5, 8000fee <__udivmoddi4+0x27a>
 8000fd6:	ebb3 020e 	subs.w	r2, r3, lr
 8000fda:	eb67 0701 	sbc.w	r7, r7, r1
 8000fde:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fe2:	40f2      	lsrs	r2, r6
 8000fe4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fe8:	40f7      	lsrs	r7, r6
 8000fea:	e9c5 2700 	strd	r2, r7, [r5]
 8000fee:	2600      	movs	r6, #0
 8000ff0:	4631      	mov	r1, r6
 8000ff2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ff6:	462e      	mov	r6, r5
 8000ff8:	4628      	mov	r0, r5
 8000ffa:	e70b      	b.n	8000e14 <__udivmoddi4+0xa0>
 8000ffc:	4606      	mov	r6, r0
 8000ffe:	e6e9      	b.n	8000dd4 <__udivmoddi4+0x60>
 8001000:	4618      	mov	r0, r3
 8001002:	e6fd      	b.n	8000e00 <__udivmoddi4+0x8c>
 8001004:	4543      	cmp	r3, r8
 8001006:	d2e5      	bcs.n	8000fd4 <__udivmoddi4+0x260>
 8001008:	ebb8 0e02 	subs.w	lr, r8, r2
 800100c:	eb69 0104 	sbc.w	r1, r9, r4
 8001010:	3801      	subs	r0, #1
 8001012:	e7df      	b.n	8000fd4 <__udivmoddi4+0x260>
 8001014:	4608      	mov	r0, r1
 8001016:	e7d2      	b.n	8000fbe <__udivmoddi4+0x24a>
 8001018:	4660      	mov	r0, ip
 800101a:	e78d      	b.n	8000f38 <__udivmoddi4+0x1c4>
 800101c:	4681      	mov	r9, r0
 800101e:	e7b9      	b.n	8000f94 <__udivmoddi4+0x220>
 8001020:	4666      	mov	r6, ip
 8001022:	e775      	b.n	8000f10 <__udivmoddi4+0x19c>
 8001024:	4630      	mov	r0, r6
 8001026:	e74a      	b.n	8000ebe <__udivmoddi4+0x14a>
 8001028:	f1ac 0c02 	sub.w	ip, ip, #2
 800102c:	4439      	add	r1, r7
 800102e:	e713      	b.n	8000e58 <__udivmoddi4+0xe4>
 8001030:	3802      	subs	r0, #2
 8001032:	443c      	add	r4, r7
 8001034:	e724      	b.n	8000e80 <__udivmoddi4+0x10c>
 8001036:	bf00      	nop

08001038 <__aeabi_idiv0>:
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop

0800103c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b08c      	sub	sp, #48	; 0x30
 8001040:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001042:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001046:	2200      	movs	r2, #0
 8001048:	601a      	str	r2, [r3, #0]
 800104a:	605a      	str	r2, [r3, #4]
 800104c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800104e:	1d3b      	adds	r3, r7, #4
 8001050:	2220      	movs	r2, #32
 8001052:	2100      	movs	r1, #0
 8001054:	4618      	mov	r0, r3
 8001056:	f00c fc37 	bl	800d8c8 <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800105a:	4b32      	ldr	r3, [pc, #200]	; (8001124 <MX_ADC1_Init+0xe8>)
 800105c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001060:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001062:	4b30      	ldr	r3, [pc, #192]	; (8001124 <MX_ADC1_Init+0xe8>)
 8001064:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001068:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800106a:	4b2e      	ldr	r3, [pc, #184]	; (8001124 <MX_ADC1_Init+0xe8>)
 800106c:	2200      	movs	r2, #0
 800106e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001070:	4b2c      	ldr	r3, [pc, #176]	; (8001124 <MX_ADC1_Init+0xe8>)
 8001072:	2200      	movs	r2, #0
 8001074:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001076:	4b2b      	ldr	r3, [pc, #172]	; (8001124 <MX_ADC1_Init+0xe8>)
 8001078:	2200      	movs	r2, #0
 800107a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800107c:	4b29      	ldr	r3, [pc, #164]	; (8001124 <MX_ADC1_Init+0xe8>)
 800107e:	2200      	movs	r2, #0
 8001080:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001082:	4b28      	ldr	r3, [pc, #160]	; (8001124 <MX_ADC1_Init+0xe8>)
 8001084:	2204      	movs	r2, #4
 8001086:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001088:	4b26      	ldr	r3, [pc, #152]	; (8001124 <MX_ADC1_Init+0xe8>)
 800108a:	2200      	movs	r2, #0
 800108c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800108e:	4b25      	ldr	r3, [pc, #148]	; (8001124 <MX_ADC1_Init+0xe8>)
 8001090:	2200      	movs	r2, #0
 8001092:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001094:	4b23      	ldr	r3, [pc, #140]	; (8001124 <MX_ADC1_Init+0xe8>)
 8001096:	2201      	movs	r2, #1
 8001098:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800109a:	4b22      	ldr	r3, [pc, #136]	; (8001124 <MX_ADC1_Init+0xe8>)
 800109c:	2200      	movs	r2, #0
 800109e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010a2:	4b20      	ldr	r3, [pc, #128]	; (8001124 <MX_ADC1_Init+0xe8>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010a8:	4b1e      	ldr	r3, [pc, #120]	; (8001124 <MX_ADC1_Init+0xe8>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010ae:	4b1d      	ldr	r3, [pc, #116]	; (8001124 <MX_ADC1_Init+0xe8>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010b6:	4b1b      	ldr	r3, [pc, #108]	; (8001124 <MX_ADC1_Init+0xe8>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010bc:	4b19      	ldr	r3, [pc, #100]	; (8001124 <MX_ADC1_Init+0xe8>)
 80010be:	2200      	movs	r2, #0
 80010c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010c4:	4817      	ldr	r0, [pc, #92]	; (8001124 <MX_ADC1_Init+0xe8>)
 80010c6:	f005 f9a1 	bl	800640c <HAL_ADC_Init>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80010d0:	f003 fe44 	bl	8004d5c <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010d4:	2300      	movs	r3, #0
 80010d6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010dc:	4619      	mov	r1, r3
 80010de:	4811      	ldr	r0, [pc, #68]	; (8001124 <MX_ADC1_Init+0xe8>)
 80010e0:	f006 f910 	bl	8007304 <HAL_ADCEx_MultiModeConfigChannel>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80010ea:	f003 fe37 	bl	8004d5c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80010ee:	4b0e      	ldr	r3, [pc, #56]	; (8001128 <MX_ADC1_Init+0xec>)
 80010f0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010f2:	2306      	movs	r3, #6
 80010f4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80010f6:	2300      	movs	r3, #0
 80010f8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010fa:	237f      	movs	r3, #127	; 0x7f
 80010fc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010fe:	2304      	movs	r3, #4
 8001100:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001102:	2300      	movs	r3, #0
 8001104:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001106:	1d3b      	adds	r3, r7, #4
 8001108:	4619      	mov	r1, r3
 800110a:	4806      	ldr	r0, [pc, #24]	; (8001124 <MX_ADC1_Init+0xe8>)
 800110c:	f005 fc32 	bl	8006974 <HAL_ADC_ConfigChannel>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001116:	f003 fe21 	bl	8004d5c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800111a:	bf00      	nop
 800111c:	3730      	adds	r7, #48	; 0x30
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	20000f28 	.word	0x20000f28
 8001128:	19200040 	.word	0x19200040

0800112c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b088      	sub	sp, #32
 8001130:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001132:	463b      	mov	r3, r7
 8001134:	2220      	movs	r2, #32
 8001136:	2100      	movs	r1, #0
 8001138:	4618      	mov	r0, r3
 800113a:	f00c fbc5 	bl	800d8c8 <memset>
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 800113e:	4b2b      	ldr	r3, [pc, #172]	; (80011ec <MX_ADC2_Init+0xc0>)
 8001140:	4a2b      	ldr	r2, [pc, #172]	; (80011f0 <MX_ADC2_Init+0xc4>)
 8001142:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001144:	4b29      	ldr	r3, [pc, #164]	; (80011ec <MX_ADC2_Init+0xc0>)
 8001146:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800114a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800114c:	4b27      	ldr	r3, [pc, #156]	; (80011ec <MX_ADC2_Init+0xc0>)
 800114e:	2200      	movs	r2, #0
 8001150:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001152:	4b26      	ldr	r3, [pc, #152]	; (80011ec <MX_ADC2_Init+0xc0>)
 8001154:	2200      	movs	r2, #0
 8001156:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8001158:	4b24      	ldr	r3, [pc, #144]	; (80011ec <MX_ADC2_Init+0xc0>)
 800115a:	2200      	movs	r2, #0
 800115c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800115e:	4b23      	ldr	r3, [pc, #140]	; (80011ec <MX_ADC2_Init+0xc0>)
 8001160:	2200      	movs	r2, #0
 8001162:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001164:	4b21      	ldr	r3, [pc, #132]	; (80011ec <MX_ADC2_Init+0xc0>)
 8001166:	2204      	movs	r2, #4
 8001168:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800116a:	4b20      	ldr	r3, [pc, #128]	; (80011ec <MX_ADC2_Init+0xc0>)
 800116c:	2200      	movs	r2, #0
 800116e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001170:	4b1e      	ldr	r3, [pc, #120]	; (80011ec <MX_ADC2_Init+0xc0>)
 8001172:	2200      	movs	r2, #0
 8001174:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8001176:	4b1d      	ldr	r3, [pc, #116]	; (80011ec <MX_ADC2_Init+0xc0>)
 8001178:	2201      	movs	r2, #1
 800117a:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800117c:	4b1b      	ldr	r3, [pc, #108]	; (80011ec <MX_ADC2_Init+0xc0>)
 800117e:	2200      	movs	r2, #0
 8001180:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001184:	4b19      	ldr	r3, [pc, #100]	; (80011ec <MX_ADC2_Init+0xc0>)
 8001186:	2200      	movs	r2, #0
 8001188:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800118a:	4b18      	ldr	r3, [pc, #96]	; (80011ec <MX_ADC2_Init+0xc0>)
 800118c:	2200      	movs	r2, #0
 800118e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001190:	4b16      	ldr	r3, [pc, #88]	; (80011ec <MX_ADC2_Init+0xc0>)
 8001192:	2200      	movs	r2, #0
 8001194:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001198:	4b14      	ldr	r3, [pc, #80]	; (80011ec <MX_ADC2_Init+0xc0>)
 800119a:	2200      	movs	r2, #0
 800119c:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800119e:	4b13      	ldr	r3, [pc, #76]	; (80011ec <MX_ADC2_Init+0xc0>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80011a6:	4811      	ldr	r0, [pc, #68]	; (80011ec <MX_ADC2_Init+0xc0>)
 80011a8:	f005 f930 	bl	800640c <HAL_ADC_Init>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 80011b2:	f003 fdd3 	bl	8004d5c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80011b6:	4b0f      	ldr	r3, [pc, #60]	; (80011f4 <MX_ADC2_Init+0xc8>)
 80011b8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011ba:	2306      	movs	r3, #6
 80011bc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80011be:	2300      	movs	r3, #0
 80011c0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80011c2:	237f      	movs	r3, #127	; 0x7f
 80011c4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80011c6:	2304      	movs	r3, #4
 80011c8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80011ca:	2300      	movs	r3, #0
 80011cc:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80011ce:	463b      	mov	r3, r7
 80011d0:	4619      	mov	r1, r3
 80011d2:	4806      	ldr	r0, [pc, #24]	; (80011ec <MX_ADC2_Init+0xc0>)
 80011d4:	f005 fbce 	bl	8006974 <HAL_ADC_ConfigChannel>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80011de:	f003 fdbd 	bl	8004d5c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80011e2:	bf00      	nop
 80011e4:	3720      	adds	r7, #32
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	20000ebc 	.word	0x20000ebc
 80011f0:	50000100 	.word	0x50000100
 80011f4:	1d500080 	.word	0x1d500080

080011f8 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b08c      	sub	sp, #48	; 0x30
 80011fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80011fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001202:	2200      	movs	r2, #0
 8001204:	601a      	str	r2, [r3, #0]
 8001206:	605a      	str	r2, [r3, #4]
 8001208:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800120a:	1d3b      	adds	r3, r7, #4
 800120c:	2220      	movs	r2, #32
 800120e:	2100      	movs	r1, #0
 8001210:	4618      	mov	r0, r3
 8001212:	f00c fb59 	bl	800d8c8 <memset>
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Common config
  */
  hadc3.Instance = ADC3;
 8001216:	4b31      	ldr	r3, [pc, #196]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001218:	4a31      	ldr	r2, [pc, #196]	; (80012e0 <MX_ADC3_Init+0xe8>)
 800121a:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800121c:	4b2f      	ldr	r3, [pc, #188]	; (80012dc <MX_ADC3_Init+0xe4>)
 800121e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001222:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_8B;
 8001224:	4b2d      	ldr	r3, [pc, #180]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001226:	2210      	movs	r2, #16
 8001228:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800122a:	4b2c      	ldr	r3, [pc, #176]	; (80012dc <MX_ADC3_Init+0xe4>)
 800122c:	2200      	movs	r2, #0
 800122e:	60da      	str	r2, [r3, #12]
  hadc3.Init.GainCompensation = 0;
 8001230:	4b2a      	ldr	r3, [pc, #168]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001232:	2200      	movs	r2, #0
 8001234:	611a      	str	r2, [r3, #16]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001236:	4b29      	ldr	r3, [pc, #164]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001238:	2200      	movs	r2, #0
 800123a:	615a      	str	r2, [r3, #20]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800123c:	4b27      	ldr	r3, [pc, #156]	; (80012dc <MX_ADC3_Init+0xe4>)
 800123e:	2204      	movs	r2, #4
 8001240:	619a      	str	r2, [r3, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8001242:	4b26      	ldr	r3, [pc, #152]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001244:	2200      	movs	r2, #0
 8001246:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001248:	4b24      	ldr	r3, [pc, #144]	; (80012dc <MX_ADC3_Init+0xe4>)
 800124a:	2200      	movs	r2, #0
 800124c:	775a      	strb	r2, [r3, #29]
  hadc3.Init.NbrOfConversion = 1;
 800124e:	4b23      	ldr	r3, [pc, #140]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001250:	2201      	movs	r2, #1
 8001252:	621a      	str	r2, [r3, #32]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001254:	4b21      	ldr	r3, [pc, #132]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001256:	2200      	movs	r2, #0
 8001258:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800125c:	4b1f      	ldr	r3, [pc, #124]	; (80012dc <MX_ADC3_Init+0xe4>)
 800125e:	2200      	movs	r2, #0
 8001260:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001262:	4b1e      	ldr	r3, [pc, #120]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001264:	2200      	movs	r2, #0
 8001266:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8001268:	4b1c      	ldr	r3, [pc, #112]	; (80012dc <MX_ADC3_Init+0xe4>)
 800126a:	2200      	movs	r2, #0
 800126c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001270:	4b1a      	ldr	r3, [pc, #104]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001272:	2200      	movs	r2, #0
 8001274:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc3.Init.OversamplingMode = DISABLE;
 8001276:	4b19      	ldr	r3, [pc, #100]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001278:	2200      	movs	r2, #0
 800127a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800127e:	4817      	ldr	r0, [pc, #92]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001280:	f005 f8c4 	bl	800640c <HAL_ADC_Init>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_ADC3_Init+0x96>
  {
    Error_Handler();
 800128a:	f003 fd67 	bl	8004d5c <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800128e:	2300      	movs	r3, #0
 8001290:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8001292:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001296:	4619      	mov	r1, r3
 8001298:	4810      	ldr	r0, [pc, #64]	; (80012dc <MX_ADC3_Init+0xe4>)
 800129a:	f006 f833 	bl	8007304 <HAL_ADCEx_MultiModeConfigChannel>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <MX_ADC3_Init+0xb0>
  {
    Error_Handler();
 80012a4:	f003 fd5a 	bl	8004d5c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80012a8:	4b0e      	ldr	r3, [pc, #56]	; (80012e4 <MX_ADC3_Init+0xec>)
 80012aa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012ac:	2306      	movs	r3, #6
 80012ae:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80012b0:	2307      	movs	r3, #7
 80012b2:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80012b4:	237f      	movs	r3, #127	; 0x7f
 80012b6:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80012b8:	2304      	movs	r3, #4
 80012ba:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80012bc:	2300      	movs	r3, #0
 80012be:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80012c0:	1d3b      	adds	r3, r7, #4
 80012c2:	4619      	mov	r1, r3
 80012c4:	4805      	ldr	r0, [pc, #20]	; (80012dc <MX_ADC3_Init+0xe4>)
 80012c6:	f005 fb55 	bl	8006974 <HAL_ADC_ConfigChannel>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <MX_ADC3_Init+0xdc>
  {
    Error_Handler();
 80012d0:	f003 fd44 	bl	8004d5c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80012d4:	bf00      	nop
 80012d6:	3730      	adds	r7, #48	; 0x30
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	20000f94 	.word	0x20000f94
 80012e0:	50000400 	.word	0x50000400
 80012e4:	32601000 	.word	0x32601000

080012e8 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b08e      	sub	sp, #56	; 0x38
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
 80012fa:	609a      	str	r2, [r3, #8]
 80012fc:	60da      	str	r2, [r3, #12]
 80012fe:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001308:	d12d      	bne.n	8001366 <HAL_ADC_MspInit+0x7e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800130a:	4b47      	ldr	r3, [pc, #284]	; (8001428 <HAL_ADC_MspInit+0x140>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	3301      	adds	r3, #1
 8001310:	4a45      	ldr	r2, [pc, #276]	; (8001428 <HAL_ADC_MspInit+0x140>)
 8001312:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001314:	4b44      	ldr	r3, [pc, #272]	; (8001428 <HAL_ADC_MspInit+0x140>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2b01      	cmp	r3, #1
 800131a:	d10b      	bne.n	8001334 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800131c:	4b43      	ldr	r3, [pc, #268]	; (800142c <HAL_ADC_MspInit+0x144>)
 800131e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001320:	4a42      	ldr	r2, [pc, #264]	; (800142c <HAL_ADC_MspInit+0x144>)
 8001322:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001326:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001328:	4b40      	ldr	r3, [pc, #256]	; (800142c <HAL_ADC_MspInit+0x144>)
 800132a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800132c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001330:	623b      	str	r3, [r7, #32]
 8001332:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001334:	4b3d      	ldr	r3, [pc, #244]	; (800142c <HAL_ADC_MspInit+0x144>)
 8001336:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001338:	4a3c      	ldr	r2, [pc, #240]	; (800142c <HAL_ADC_MspInit+0x144>)
 800133a:	f043 0304 	orr.w	r3, r3, #4
 800133e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001340:	4b3a      	ldr	r3, [pc, #232]	; (800142c <HAL_ADC_MspInit+0x144>)
 8001342:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001344:	f003 0304 	and.w	r3, r3, #4
 8001348:	61fb      	str	r3, [r7, #28]
 800134a:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800134c:	2301      	movs	r3, #1
 800134e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001350:	2303      	movs	r3, #3
 8001352:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001354:	2300      	movs	r3, #0
 8001356:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001358:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800135c:	4619      	mov	r1, r3
 800135e:	4834      	ldr	r0, [pc, #208]	; (8001430 <HAL_ADC_MspInit+0x148>)
 8001360:	f007 fb76 	bl	8008a50 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8001364:	e05b      	b.n	800141e <HAL_ADC_MspInit+0x136>
  else if(adcHandle->Instance==ADC2)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4a32      	ldr	r2, [pc, #200]	; (8001434 <HAL_ADC_MspInit+0x14c>)
 800136c:	4293      	cmp	r3, r2
 800136e:	d12d      	bne.n	80013cc <HAL_ADC_MspInit+0xe4>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001370:	4b2d      	ldr	r3, [pc, #180]	; (8001428 <HAL_ADC_MspInit+0x140>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	3301      	adds	r3, #1
 8001376:	4a2c      	ldr	r2, [pc, #176]	; (8001428 <HAL_ADC_MspInit+0x140>)
 8001378:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800137a:	4b2b      	ldr	r3, [pc, #172]	; (8001428 <HAL_ADC_MspInit+0x140>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	2b01      	cmp	r3, #1
 8001380:	d10b      	bne.n	800139a <HAL_ADC_MspInit+0xb2>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001382:	4b2a      	ldr	r3, [pc, #168]	; (800142c <HAL_ADC_MspInit+0x144>)
 8001384:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001386:	4a29      	ldr	r2, [pc, #164]	; (800142c <HAL_ADC_MspInit+0x144>)
 8001388:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800138c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800138e:	4b27      	ldr	r3, [pc, #156]	; (800142c <HAL_ADC_MspInit+0x144>)
 8001390:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001392:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001396:	61bb      	str	r3, [r7, #24]
 8001398:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800139a:	4b24      	ldr	r3, [pc, #144]	; (800142c <HAL_ADC_MspInit+0x144>)
 800139c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800139e:	4a23      	ldr	r2, [pc, #140]	; (800142c <HAL_ADC_MspInit+0x144>)
 80013a0:	f043 0304 	orr.w	r3, r3, #4
 80013a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013a6:	4b21      	ldr	r3, [pc, #132]	; (800142c <HAL_ADC_MspInit+0x144>)
 80013a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013aa:	f003 0304 	and.w	r3, r3, #4
 80013ae:	617b      	str	r3, [r7, #20]
 80013b0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80013b2:	2302      	movs	r3, #2
 80013b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013b6:	2303      	movs	r3, #3
 80013b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ba:	2300      	movs	r3, #0
 80013bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013c2:	4619      	mov	r1, r3
 80013c4:	481a      	ldr	r0, [pc, #104]	; (8001430 <HAL_ADC_MspInit+0x148>)
 80013c6:	f007 fb43 	bl	8008a50 <HAL_GPIO_Init>
}
 80013ca:	e028      	b.n	800141e <HAL_ADC_MspInit+0x136>
  else if(adcHandle->Instance==ADC3)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a19      	ldr	r2, [pc, #100]	; (8001438 <HAL_ADC_MspInit+0x150>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d123      	bne.n	800141e <HAL_ADC_MspInit+0x136>
    __HAL_RCC_ADC345_CLK_ENABLE();
 80013d6:	4b15      	ldr	r3, [pc, #84]	; (800142c <HAL_ADC_MspInit+0x144>)
 80013d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013da:	4a14      	ldr	r2, [pc, #80]	; (800142c <HAL_ADC_MspInit+0x144>)
 80013dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013e2:	4b12      	ldr	r3, [pc, #72]	; (800142c <HAL_ADC_MspInit+0x144>)
 80013e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013ea:	613b      	str	r3, [r7, #16]
 80013ec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ee:	4b0f      	ldr	r3, [pc, #60]	; (800142c <HAL_ADC_MspInit+0x144>)
 80013f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013f2:	4a0e      	ldr	r2, [pc, #56]	; (800142c <HAL_ADC_MspInit+0x144>)
 80013f4:	f043 0302 	orr.w	r3, r3, #2
 80013f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013fa:	4b0c      	ldr	r3, [pc, #48]	; (800142c <HAL_ADC_MspInit+0x144>)
 80013fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013fe:	f003 0302 	and.w	r3, r3, #2
 8001402:	60fb      	str	r3, [r7, #12]
 8001404:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001406:	2301      	movs	r3, #1
 8001408:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800140a:	2303      	movs	r3, #3
 800140c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140e:	2300      	movs	r3, #0
 8001410:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001412:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001416:	4619      	mov	r1, r3
 8001418:	4808      	ldr	r0, [pc, #32]	; (800143c <HAL_ADC_MspInit+0x154>)
 800141a:	f007 fb19 	bl	8008a50 <HAL_GPIO_Init>
}
 800141e:	bf00      	nop
 8001420:	3738      	adds	r7, #56	; 0x38
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	20000224 	.word	0x20000224
 800142c:	40021000 	.word	0x40021000
 8001430:	48000800 	.word	0x48000800
 8001434:	50000100 	.word	0x50000100
 8001438:	50000400 	.word	0x50000400
 800143c:	48000400 	.word	0x48000400

08001440 <order_phases>:
#include <stdio.h>
#include <stdlib.h>
#include "usart.h"
#include "math_ops.h"

void order_phases(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001440:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001444:	b090      	sub	sp, #64	; 0x40
 8001446:	af06      	add	r7, sp, #24
 8001448:	60f8      	str	r0, [r7, #12]
 800144a:	60b9      	str	r1, [r7, #8]
 800144c:	607a      	str	r2, [r7, #4]
 800144e:	603b      	str	r3, [r7, #0]
	/* Checks phase order, to ensure that positive Q current produces
	   torque in the positive direction wrt the position sensor */
	PHASE_ORDER = 0;
 8001450:	4ba3      	ldr	r3, [pc, #652]	; (80016e0 <order_phases+0x2a0>)
 8001452:	2200      	movs	r2, #0
 8001454:	601a      	str	r2, [r3, #0]

	static unsigned debugCounter = 0;


	if(!cal->started){
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	7c1b      	ldrb	r3, [r3, #16]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d108      	bne.n	8001470 <order_phases+0x30>
		printf("Checking phase sign, pole pairs\r\n");
 800145e:	48a1      	ldr	r0, [pc, #644]	; (80016e4 <order_phases+0x2a4>)
 8001460:	f00c ff2a 	bl	800e2b8 <puts>
		cal->started = 1;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	2201      	movs	r2, #1
 8001468:	741a      	strb	r2, [r3, #16]
		cal->start_count = loop_count;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	683a      	ldr	r2, [r7, #0]
 800146e:	60da      	str	r2, [r3, #12]
	}
	cal->time = (float)(loop_count - cal->start_count)*DT;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	68db      	ldr	r3, [r3, #12]
 8001474:	683a      	ldr	r2, [r7, #0]
 8001476:	1ad3      	subs	r3, r2, r3
 8001478:	ee07 3a90 	vmov	s15, r3
 800147c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001480:	ed9f 7a99 	vldr	s14, [pc, #612]	; 80016e8 <order_phases+0x2a8>
 8001484:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	edc3 7a05 	vstr	s15, [r3, #20]

	int debug_sine = 0;
 800148e:	2300      	movs	r3, #0
 8001490:	623b      	str	r3, [r7, #32]
	if(debug_sine){
 8001492:	6a3b      	ldr	r3, [r7, #32]
 8001494:	2b00      	cmp	r3, #0
 8001496:	f000 813d 	beq.w	8001714 <order_phases+0x2d4>
		static float valsB[sampleCount];
		static float valsC[sampleCount];
		static float times[sampleCount];


		if(debugCounter%sampleRate==0){
 800149a:	4b94      	ldr	r3, [pc, #592]	; (80016ec <order_phases+0x2ac>)
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	4b94      	ldr	r3, [pc, #592]	; (80016f0 <order_phases+0x2b0>)
 80014a0:	fba3 1302 	umull	r1, r3, r3, r2
 80014a4:	095b      	lsrs	r3, r3, #5
 80014a6:	2164      	movs	r1, #100	; 0x64
 80014a8:	fb01 f303 	mul.w	r3, r1, r3
 80014ac:	1ad3      	subs	r3, r2, r3
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d169      	bne.n	8001586 <order_phases+0x146>
			//printf("DC %u k, time = %f\n\r", debugCounter/1000, cal->time);
			//printf("%f %f %f \r\n", controller->i_a, controller->i_b, controller->i_c);
			//printf("%f %f \r\n", cal->time, controller->i_a);
			int k = debugCounter/sampleRate;
 80014b2:	4b8e      	ldr	r3, [pc, #568]	; (80016ec <order_phases+0x2ac>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a8e      	ldr	r2, [pc, #568]	; (80016f0 <order_phases+0x2b0>)
 80014b8:	fba2 2303 	umull	r2, r3, r2, r3
 80014bc:	095b      	lsrs	r3, r3, #5
 80014be:	61bb      	str	r3, [r7, #24]
			//printf("%d\n\r",k);
			if(k<sampleCount){
 80014c0:	69bb      	ldr	r3, [r7, #24]
 80014c2:	2bc7      	cmp	r3, #199	; 0xc7
 80014c4:	dc1c      	bgt.n	8001500 <order_phases+0xc0>
			valsA[k] = controller->i_a;
 80014c6:	68bb      	ldr	r3, [r7, #8]
 80014c8:	695a      	ldr	r2, [r3, #20]
 80014ca:	498a      	ldr	r1, [pc, #552]	; (80016f4 <order_phases+0x2b4>)
 80014cc:	69bb      	ldr	r3, [r7, #24]
 80014ce:	009b      	lsls	r3, r3, #2
 80014d0:	440b      	add	r3, r1
 80014d2:	601a      	str	r2, [r3, #0]
			valsB[k] = controller->i_b;
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	699a      	ldr	r2, [r3, #24]
 80014d8:	4987      	ldr	r1, [pc, #540]	; (80016f8 <order_phases+0x2b8>)
 80014da:	69bb      	ldr	r3, [r7, #24]
 80014dc:	009b      	lsls	r3, r3, #2
 80014de:	440b      	add	r3, r1
 80014e0:	601a      	str	r2, [r3, #0]
			valsC[k] = controller->i_c;
 80014e2:	68bb      	ldr	r3, [r7, #8]
 80014e4:	69da      	ldr	r2, [r3, #28]
 80014e6:	4985      	ldr	r1, [pc, #532]	; (80016fc <order_phases+0x2bc>)
 80014e8:	69bb      	ldr	r3, [r7, #24]
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	440b      	add	r3, r1
 80014ee:	601a      	str	r2, [r3, #0]
			times[k] = cal->time;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	695a      	ldr	r2, [r3, #20]
 80014f4:	4982      	ldr	r1, [pc, #520]	; (8001700 <order_phases+0x2c0>)
 80014f6:	69bb      	ldr	r3, [r7, #24]
 80014f8:	009b      	lsls	r3, r3, #2
 80014fa:	440b      	add	r3, r1
 80014fc:	601a      	str	r2, [r3, #0]
 80014fe:	e042      	b.n	8001586 <order_phases+0x146>
			}
			else{
				static int printed = 0;
				if(printed){
 8001500:	4b80      	ldr	r3, [pc, #512]	; (8001704 <order_phases+0x2c4>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d13e      	bne.n	8001586 <order_phases+0x146>

				}
				else{
					printed = 1;
 8001508:	4b7e      	ldr	r3, [pc, #504]	; (8001704 <order_phases+0x2c4>)
 800150a:	2201      	movs	r2, #1
 800150c:	601a      	str	r2, [r3, #0]
					for(int i=0;i<sampleCount;i++){
 800150e:	2300      	movs	r3, #0
 8001510:	627b      	str	r3, [r7, #36]	; 0x24
 8001512:	e035      	b.n	8001580 <order_phases+0x140>
						printf("%f %f %f %f \r\n", times[i], valsA[i], valsB[i], valsC[i]);
 8001514:	4a7a      	ldr	r2, [pc, #488]	; (8001700 <order_phases+0x2c0>)
 8001516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001518:	009b      	lsls	r3, r3, #2
 800151a:	4413      	add	r3, r2
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4618      	mov	r0, r3
 8001520:	f7ff f83a 	bl	8000598 <__aeabi_f2d>
 8001524:	4682      	mov	sl, r0
 8001526:	468b      	mov	fp, r1
 8001528:	4a72      	ldr	r2, [pc, #456]	; (80016f4 <order_phases+0x2b4>)
 800152a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	4413      	add	r3, r2
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4618      	mov	r0, r3
 8001534:	f7ff f830 	bl	8000598 <__aeabi_f2d>
 8001538:	4604      	mov	r4, r0
 800153a:	460d      	mov	r5, r1
 800153c:	4a6e      	ldr	r2, [pc, #440]	; (80016f8 <order_phases+0x2b8>)
 800153e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001540:	009b      	lsls	r3, r3, #2
 8001542:	4413      	add	r3, r2
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff f826 	bl	8000598 <__aeabi_f2d>
 800154c:	4680      	mov	r8, r0
 800154e:	4689      	mov	r9, r1
 8001550:	4a6a      	ldr	r2, [pc, #424]	; (80016fc <order_phases+0x2bc>)
 8001552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001554:	009b      	lsls	r3, r3, #2
 8001556:	4413      	add	r3, r2
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4618      	mov	r0, r3
 800155c:	f7ff f81c 	bl	8000598 <__aeabi_f2d>
 8001560:	4602      	mov	r2, r0
 8001562:	460b      	mov	r3, r1
 8001564:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001568:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800156c:	e9cd 4500 	strd	r4, r5, [sp]
 8001570:	4652      	mov	r2, sl
 8001572:	465b      	mov	r3, fp
 8001574:	4864      	ldr	r0, [pc, #400]	; (8001708 <order_phases+0x2c8>)
 8001576:	f00c fe19 	bl	800e1ac <iprintf>
					for(int i=0;i<sampleCount;i++){
 800157a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800157c:	3301      	adds	r3, #1
 800157e:	627b      	str	r3, [r7, #36]	; 0x24
 8001580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001582:	2bc7      	cmp	r3, #199	; 0xc7
 8001584:	ddc6      	ble.n	8001514 <order_phases+0xd4>
				}
			}
		}


		debugCounter++;
 8001586:	4b59      	ldr	r3, [pc, #356]	; (80016ec <order_phases+0x2ac>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	3301      	adds	r3, #1
 800158c:	4a57      	ldr	r2, [pc, #348]	; (80016ec <order_phases+0x2ac>)
 800158e:	6013      	str	r3, [r2, #0]

		//blindly rotate motor instead of callibration
		float A = 0.04;
 8001590:	4b5e      	ldr	r3, [pc, #376]	; (800170c <order_phases+0x2cc>)
 8001592:	617b      	str	r3, [r7, #20]
		float f = 10;
 8001594:	4b5e      	ldr	r3, [pc, #376]	; (8001710 <order_phases+0x2d0>)
 8001596:	613b      	str	r3, [r7, #16]
		controller->i_d_des = 0.0f;
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	f04f 0200 	mov.w	r2, #0
 800159e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		controller->i_q_des = 0.0f;
 80015a2:	68bb      	ldr	r3, [r7, #8]
 80015a4:	f04f 0200 	mov.w	r2, #0
 80015a8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		controller->dtc_u = 0.5 + A*sin_lut(2*3.14*(f*cal->time));
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	ed93 7a05 	vldr	s14, [r3, #20]
 80015b2:	edd7 7a04 	vldr	s15, [r7, #16]
 80015b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015ba:	ee17 0a90 	vmov	r0, s15
 80015be:	f7fe ffeb 	bl	8000598 <__aeabi_f2d>
 80015c2:	a341      	add	r3, pc, #260	; (adr r3, 80016c8 <order_phases+0x288>)
 80015c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015c8:	f7ff f83e 	bl	8000648 <__aeabi_dmul>
 80015cc:	4602      	mov	r2, r0
 80015ce:	460b      	mov	r3, r1
 80015d0:	4610      	mov	r0, r2
 80015d2:	4619      	mov	r1, r3
 80015d4:	f7ff fb30 	bl	8000c38 <__aeabi_d2f>
 80015d8:	4603      	mov	r3, r0
 80015da:	ee00 3a10 	vmov	s0, r3
 80015de:	f003 fcdf 	bl	8004fa0 <sin_lut>
 80015e2:	eeb0 7a40 	vmov.f32	s14, s0
 80015e6:	edd7 7a05 	vldr	s15, [r7, #20]
 80015ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015ee:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80015f2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80015f6:	68bb      	ldr	r3, [r7, #8]
 80015f8:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
		controller->dtc_v = 0.5 + A*sin_lut(2*3.14*(f*cal->time)+6.28/3.0);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	ed93 7a05 	vldr	s14, [r3, #20]
 8001602:	edd7 7a04 	vldr	s15, [r7, #16]
 8001606:	ee67 7a27 	vmul.f32	s15, s14, s15
 800160a:	ee17 0a90 	vmov	r0, s15
 800160e:	f7fe ffc3 	bl	8000598 <__aeabi_f2d>
 8001612:	a32d      	add	r3, pc, #180	; (adr r3, 80016c8 <order_phases+0x288>)
 8001614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001618:	f7ff f816 	bl	8000648 <__aeabi_dmul>
 800161c:	4602      	mov	r2, r0
 800161e:	460b      	mov	r3, r1
 8001620:	4610      	mov	r0, r2
 8001622:	4619      	mov	r1, r3
 8001624:	a32a      	add	r3, pc, #168	; (adr r3, 80016d0 <order_phases+0x290>)
 8001626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800162a:	f7fe fe57 	bl	80002dc <__adddf3>
 800162e:	4602      	mov	r2, r0
 8001630:	460b      	mov	r3, r1
 8001632:	4610      	mov	r0, r2
 8001634:	4619      	mov	r1, r3
 8001636:	f7ff faff 	bl	8000c38 <__aeabi_d2f>
 800163a:	4603      	mov	r3, r0
 800163c:	ee00 3a10 	vmov	s0, r3
 8001640:	f003 fcae 	bl	8004fa0 <sin_lut>
 8001644:	eeb0 7a40 	vmov.f32	s14, s0
 8001648:	edd7 7a05 	vldr	s15, [r7, #20]
 800164c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001650:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001654:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001658:	68bb      	ldr	r3, [r7, #8]
 800165a:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
		controller->dtc_w = 0.5 + A*sin_lut(2*3.14*(f*cal->time)+2*6.28/3.0);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	ed93 7a05 	vldr	s14, [r3, #20]
 8001664:	edd7 7a04 	vldr	s15, [r7, #16]
 8001668:	ee67 7a27 	vmul.f32	s15, s14, s15
 800166c:	ee17 0a90 	vmov	r0, s15
 8001670:	f7fe ff92 	bl	8000598 <__aeabi_f2d>
 8001674:	a314      	add	r3, pc, #80	; (adr r3, 80016c8 <order_phases+0x288>)
 8001676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800167a:	f7fe ffe5 	bl	8000648 <__aeabi_dmul>
 800167e:	4602      	mov	r2, r0
 8001680:	460b      	mov	r3, r1
 8001682:	4610      	mov	r0, r2
 8001684:	4619      	mov	r1, r3
 8001686:	a314      	add	r3, pc, #80	; (adr r3, 80016d8 <order_phases+0x298>)
 8001688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800168c:	f7fe fe26 	bl	80002dc <__adddf3>
 8001690:	4602      	mov	r2, r0
 8001692:	460b      	mov	r3, r1
 8001694:	4610      	mov	r0, r2
 8001696:	4619      	mov	r1, r3
 8001698:	f7ff face 	bl	8000c38 <__aeabi_d2f>
 800169c:	4603      	mov	r3, r0
 800169e:	ee00 3a10 	vmov	s0, r3
 80016a2:	f003 fc7d 	bl	8004fa0 <sin_lut>
 80016a6:	eeb0 7a40 	vmov.f32	s14, s0
 80016aa:	edd7 7a05 	vldr	s15, [r7, #20]
 80016ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016b2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80016b6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80016ba:	68bb      	ldr	r3, [r7, #8]
 80016bc:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
		set_dtc(controller);
 80016c0:	68b8      	ldr	r0, [r7, #8]
 80016c2:	f001 f90b 	bl	80028dc <set_dtc>
		return;
 80016c6:	e0ef      	b.n	80018a8 <order_phases+0x468>
 80016c8:	51eb851f 	.word	0x51eb851f
 80016cc:	40191eb8 	.word	0x40191eb8
 80016d0:	8bf258bf 	.word	0x8bf258bf
 80016d4:	4000bf25 	.word	0x4000bf25
 80016d8:	8bf258bf 	.word	0x8bf258bf
 80016dc:	4010bf25 	.word	0x4010bf25
 80016e0:	20009bbc 	.word	0x20009bbc
 80016e4:	08012128 	.word	0x08012128
 80016e8:	37f34507 	.word	0x37f34507
 80016ec:	20000228 	.word	0x20000228
 80016f0:	51eb851f 	.word	0x51eb851f
 80016f4:	2000022c 	.word	0x2000022c
 80016f8:	2000054c 	.word	0x2000054c
 80016fc:	2000086c 	.word	0x2000086c
 8001700:	20000b8c 	.word	0x20000b8c
 8001704:	20000eac 	.word	0x20000eac
 8001708:	0801214c 	.word	0x0801214c
 800170c:	3d23d70a 	.word	0x3d23d70a
 8001710:	41200000 	.word	0x41200000

		}

    if(cal->time < T1){
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	edd3 7a05 	vldr	s15, [r3, #20]
 800171a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800171e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001722:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001726:	d528      	bpl.n	800177a <order_phases+0x33a>
	    // Set voltage angle to zero, wait for rotor position to settle
        cal->theta_ref = 0;//W_CAL*cal->time;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	f04f 0200 	mov.w	r2, #0
 800172e:	609a      	str	r2, [r3, #8]
        cal->cal_position.elec_angle = cal->theta_ref;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	689a      	ldr	r2, [r3, #8]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 800173a:	3388      	adds	r3, #136	; 0x88
 800173c:	601a      	str	r2, [r3, #0]
        cal->cal_position.elec_velocity = 0;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001744:	3390      	adds	r3, #144	; 0x90
 8001746:	f04f 0200 	mov.w	r2, #0
 800174a:	601a      	str	r2, [r3, #0]
        controller->i_d_des = I_CAL;
 800174c:	4b58      	ldr	r3, [pc, #352]	; (80018b0 <order_phases+0x470>)
 800174e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001750:	68bb      	ldr	r3, [r7, #8]
 8001752:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        controller->i_q_des = 0.0f;
 8001756:	68bb      	ldr	r3, [r7, #8]
 8001758:	f04f 0200 	mov.w	r2, #0
 800175c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        commutate(controller, &cal->cal_position);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001766:	332c      	adds	r3, #44	; 0x2c
 8001768:	4619      	mov	r1, r3
 800176a:	68b8      	ldr	r0, [r7, #8]
 800176c:	f001 fd60 	bl	8003230 <commutate>
    	cal->theta_start = encoder->angle_multiturn[0];
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	68da      	ldr	r2, [r3, #12]
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	619a      	str	r2, [r3, #24]
    	return;
 8001778:	e096      	b.n	80018a8 <order_phases+0x468>
    }
    else if(cal->time < T1+2.0f*PI_F/W_CAL){
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001780:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 80018b4 <order_phases+0x474>
 8001784:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001788:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800178c:	d51d      	bpl.n	80017ca <order_phases+0x38a>
    	// rotate voltage vector through one electrical cycle
    	cal->theta_ref = W_CAL*(cal->time-T1);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	edd3 7a05 	vldr	s15, [r3, #20]
 8001794:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001798:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800179c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80017a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	edc3 7a02 	vstr	s15, [r3, #8]
    	cal->cal_position.elec_angle = cal->theta_ref;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	689a      	ldr	r2, [r3, #8]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80017b4:	3388      	adds	r3, #136	; 0x88
 80017b6:	601a      	str	r2, [r3, #0]
		commutate(controller, &cal->cal_position);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80017be:	332c      	adds	r3, #44	; 0x2c
 80017c0:	4619      	mov	r1, r3
 80017c2:	68b8      	ldr	r0, [r7, #8]
 80017c4:	f001 fd34 	bl	8003230 <commutate>
    	return;
 80017c8:	e06e      	b.n	80018a8 <order_phases+0x468>
    }

	reset_foc(controller);
 80017ca:	68b8      	ldr	r0, [r7, #8]
 80017cc:	f001 fc46 	bl	800305c <reset_foc>

	float theta_end = encoder->angle_multiturn[0];
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	68db      	ldr	r3, [r3, #12]
 80017d4:	61fb      	str	r3, [r7, #28]
	cal->ppairs = round(2.0f*PI_F/fabsf(theta_end-cal->theta_start));
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	edd3 7a06 	vldr	s15, [r3, #24]
 80017dc:	ed97 7a07 	vldr	s14, [r7, #28]
 80017e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017e4:	eef0 7ae7 	vabs.f32	s15, s15
 80017e8:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80018b8 <order_phases+0x478>
 80017ec:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80017f0:	ee16 0a90 	vmov	r0, s13
 80017f4:	f7fe fed0 	bl	8000598 <__aeabi_f2d>
 80017f8:	4602      	mov	r2, r0
 80017fa:	460b      	mov	r3, r1
 80017fc:	ec43 2b10 	vmov	d0, r2, r3
 8001800:	f010 f940 	bl	8011a84 <round>
 8001804:	ec53 2b10 	vmov	r2, r3, d0
 8001808:	4610      	mov	r0, r2
 800180a:	4619      	mov	r1, r3
 800180c:	f7ff f9f4 	bl	8000bf8 <__aeabi_d2uiz>
 8001810:	4603      	mov	r3, r0
 8001812:	b2da      	uxtb	r2, r3
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	701a      	strb	r2, [r3, #0]

	if(cal->theta_start < theta_end){
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	edd3 7a06 	vldr	s15, [r3, #24]
 800181e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001822:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001826:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800182a:	dd07      	ble.n	800183c <order_phases+0x3fc>
		cal->phase_order = 0;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2200      	movs	r2, #0
 8001830:	f883 2020 	strb.w	r2, [r3, #32]
		printf("Phase order correct\r\n");
 8001834:	4821      	ldr	r0, [pc, #132]	; (80018bc <order_phases+0x47c>)
 8001836:	f00c fd3f 	bl	800e2b8 <puts>
 800183a:	e006      	b.n	800184a <order_phases+0x40a>
	}
	else{
		cal->phase_order = 1;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2201      	movs	r2, #1
 8001840:	f883 2020 	strb.w	r2, [r3, #32]
		printf("Swapping phase sign\r\n");
 8001844:	481e      	ldr	r0, [pc, #120]	; (80018c0 <order_phases+0x480>)
 8001846:	f00c fd37 	bl	800e2b8 <puts>
	}
    printf("Pole Pairs: %d\r\n", cal->ppairs);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	4619      	mov	r1, r3
 8001850:	481c      	ldr	r0, [pc, #112]	; (80018c4 <order_phases+0x484>)
 8001852:	f00c fcab 	bl	800e1ac <iprintf>
    printf("Start: %.3f   End: %.3f\r\n", cal->theta_start, theta_end);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	699b      	ldr	r3, [r3, #24]
 800185a:	4618      	mov	r0, r3
 800185c:	f7fe fe9c 	bl	8000598 <__aeabi_f2d>
 8001860:	4604      	mov	r4, r0
 8001862:	460d      	mov	r5, r1
 8001864:	69f8      	ldr	r0, [r7, #28]
 8001866:	f7fe fe97 	bl	8000598 <__aeabi_f2d>
 800186a:	4602      	mov	r2, r0
 800186c:	460b      	mov	r3, r1
 800186e:	e9cd 2300 	strd	r2, r3, [sp]
 8001872:	4622      	mov	r2, r4
 8001874:	462b      	mov	r3, r5
 8001876:	4814      	ldr	r0, [pc, #80]	; (80018c8 <order_phases+0x488>)
 8001878:	f00c fc98 	bl	800e1ac <iprintf>
    PHASE_ORDER = cal->phase_order;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001882:	461a      	mov	r2, r3
 8001884:	4b11      	ldr	r3, [pc, #68]	; (80018cc <order_phases+0x48c>)
 8001886:	601a      	str	r2, [r3, #0]
    PPAIRS = (float)cal->ppairs;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	ee07 3a90 	vmov	s15, r3
 8001890:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001894:	4b06      	ldr	r3, [pc, #24]	; (80018b0 <order_phases+0x470>)
 8001896:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    cal->started = 0;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2200      	movs	r2, #0
 800189e:	741a      	strb	r2, [r3, #16]
    cal->done_ordering = 1;	// Finished checking phase order
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2201      	movs	r2, #1
 80018a4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 80018a8:	3728      	adds	r7, #40	; 0x28
 80018aa:	46bd      	mov	sp, r7
 80018ac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80018b0:	2000130c 	.word	0x2000130c
 80018b4:	3fd06cbe 	.word	0x3fd06cbe
 80018b8:	40c90fdb 	.word	0x40c90fdb
 80018bc:	0801215c 	.word	0x0801215c
 80018c0:	08012174 	.word	0x08012174
 80018c4:	0801218c 	.word	0x0801218c
 80018c8:	080121a0 	.word	0x080121a0
 80018cc:	20009bbc 	.word	0x20009bbc

080018d0 <calibrate_encoder>:

void calibrate_encoder(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 80018d0:	b5b0      	push	{r4, r5, r7, lr}
 80018d2:	b094      	sub	sp, #80	; 0x50
 80018d4:	af02      	add	r7, sp, #8
 80018d6:	60f8      	str	r0, [r7, #12]
 80018d8:	60b9      	str	r1, [r7, #8]
 80018da:	607a      	str	r2, [r7, #4]
 80018dc:	603b      	str	r3, [r7, #0]
	/* Calibrates e-zero and encoder nonliearity */

	if(!cal->started){
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	7c1b      	ldrb	r3, [r3, #16]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d10f      	bne.n	8001906 <calibrate_encoder+0x36>
			printf("Starting offset cal and linearization\r\n");
 80018e6:	489e      	ldr	r0, [pc, #632]	; (8001b60 <calibrate_encoder+0x290>)
 80018e8:	f00c fce6 	bl	800e2b8 <puts>
			cal->started = 1;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2201      	movs	r2, #1
 80018f0:	741a      	strb	r2, [r3, #16]
			cal->start_count = loop_count;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	683a      	ldr	r2, [r7, #0]
 80018f6:	60da      	str	r2, [r3, #12]
			cal->next_sample_time = T1;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80018fe:	629a      	str	r2, [r3, #40]	; 0x28
			cal->sample_count = 0;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2200      	movs	r2, #0
 8001904:	849a      	strh	r2, [r3, #36]	; 0x24
		}

	cal->time = (float)(loop_count - cal->start_count)*DT;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	68db      	ldr	r3, [r3, #12]
 800190a:	683a      	ldr	r2, [r7, #0]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	ee07 3a90 	vmov	s15, r3
 8001912:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001916:	ed9f 7a93 	vldr	s14, [pc, #588]	; 8001b64 <calibrate_encoder+0x294>
 800191a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	edc3 7a05 	vstr	s15, [r3, #20]

    if(cal->time < T1){
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	edd3 7a05 	vldr	s15, [r3, #20]
 800192a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800192e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001932:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001936:	d525      	bpl.n	8001984 <calibrate_encoder+0xb4>
        // Set voltage angle to zero, wait for rotor position to settle
        cal->theta_ref = 0;//W_CAL*cal->time;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	f04f 0200 	mov.w	r2, #0
 800193e:	609a      	str	r2, [r3, #8]
        cal->cal_position.elec_angle = cal->theta_ref;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	689a      	ldr	r2, [r3, #8]
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 800194a:	3388      	adds	r3, #136	; 0x88
 800194c:	601a      	str	r2, [r3, #0]
        controller->i_d_des = I_CAL;
 800194e:	4b86      	ldr	r3, [pc, #536]	; (8001b68 <calibrate_encoder+0x298>)
 8001950:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001952:	68bb      	ldr	r3, [r7, #8]
 8001954:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        controller->i_q_des = 0.0f;
 8001958:	68bb      	ldr	r3, [r7, #8]
 800195a:	f04f 0200 	mov.w	r2, #0
 800195e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        commutate(controller, &cal->cal_position);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001968:	332c      	adds	r3, #44	; 0x2c
 800196a:	4619      	mov	r1, r3
 800196c:	68b8      	ldr	r0, [r7, #8]
 800196e:	f001 fc5f 	bl	8003230 <commutate>

    	cal->theta_start = encoder->angle_multiturn[0];
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	68da      	ldr	r2, [r3, #12]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	619a      	str	r2, [r3, #24]
    	cal->next_sample_time = cal->time;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	695a      	ldr	r2, [r3, #20]
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	629a      	str	r2, [r3, #40]	; 0x28
    	return;
 8001982:	e259      	b.n	8001e38 <calibrate_encoder+0x568>
    }
    else if (cal->time < T1+2.0f*PI_F*PPAIRS/W_CAL){
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	ed93 7a05 	vldr	s14, [r3, #20]
 800198a:	4b77      	ldr	r3, [pc, #476]	; (8001b68 <calibrate_encoder+0x298>)
 800198c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001990:	eddf 6a76 	vldr	s13, [pc, #472]	; 8001b6c <calibrate_encoder+0x29c>
 8001994:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001998:	eeb2 6a04 	vmov.f32	s12, #36	; 0x41200000  10.0
 800199c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80019a0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80019a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80019a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019b0:	f140 808f 	bpl.w	8001ad2 <calibrate_encoder+0x202>
    	// rotate voltage vector through one mechanical rotation in the positive direction
		cal->theta_ref += W_CAL*DT;//(cal->time-T1);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	edd3 7a02 	vldr	s15, [r3, #8]
 80019ba:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8001b70 <calibrate_encoder+0x2a0>
 80019be:	ee77 7a87 	vadd.f32	s15, s15, s14
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	edc3 7a02 	vstr	s15, [r3, #8]
		cal->cal_position.elec_angle = cal->theta_ref;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	689a      	ldr	r2, [r3, #8]
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80019d2:	3388      	adds	r3, #136	; 0x88
 80019d4:	601a      	str	r2, [r3, #0]
		commutate(controller, &cal->cal_position);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80019dc:	332c      	adds	r3, #44	; 0x2c
 80019de:	4619      	mov	r1, r3
 80019e0:	68b8      	ldr	r0, [r7, #8]
 80019e2:	f001 fc25 	bl	8003230 <commutate>

		// sample SAMPLES_PER_PPAIR times per pole-pair
		if(cal->time > cal->next_sample_time){
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	ed93 7a05 	vldr	s14, [r3, #20]
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80019f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019fa:	dc00      	bgt.n	80019fe <calibrate_encoder+0x12e>
				return;
			}
			cal->sample_count++;

		}
		return;
 80019fc:	e21c      	b.n	8001e38 <calibrate_encoder+0x568>
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	edd3 7a02 	vldr	s15, [r3, #8]
 8001a04:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8001b84 <calibrate_encoder+0x2b4>
 8001a08:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001a0c:	4b56      	ldr	r3, [pc, #344]	; (8001b68 <calibrate_encoder+0x298>)
 8001a0e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001a12:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8001b6c <calibrate_encoder+0x29c>
 8001a16:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001a1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a1e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a22:	ee17 3a90 	vmov	r3, s15
 8001a26:	61bb      	str	r3, [r7, #24]
			int error = encoder->raw - count_ref;//- encoder->raw;
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8001a2c:	69bb      	ldr	r3, [r7, #24]
 8001a2e:	1ad3      	subs	r3, r2, r3
 8001a30:	617b      	str	r3, [r7, #20]
			cal->error_arr[cal->sample_count] = error + ENC_CPR*(error<0);
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	13db      	asrs	r3, r3, #15
 8001a36:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001a3e:	4618      	mov	r0, r3
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	441a      	add	r2, r3
 8001a44:	6879      	ldr	r1, [r7, #4]
 8001a46:	f100 030a 	add.w	r3, r0, #10
 8001a4a:	009b      	lsls	r3, r3, #2
 8001a4c:	440b      	add	r3, r1
 8001a4e:	605a      	str	r2, [r3, #4]
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001a54:	461d      	mov	r5, r3
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001a5a:	687a      	ldr	r2, [r7, #4]
 8001a5c:	330a      	adds	r3, #10
 8001a5e:	009b      	lsls	r3, r3, #2
 8001a60:	4413      	add	r3, r2
 8001a62:	685c      	ldr	r4, [r3, #4]
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f7fe fd95 	bl	8000598 <__aeabi_f2d>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	460b      	mov	r3, r1
 8001a72:	e9cd 2300 	strd	r2, r3, [sp]
 8001a76:	4623      	mov	r3, r4
 8001a78:	69ba      	ldr	r2, [r7, #24]
 8001a7a:	4629      	mov	r1, r5
 8001a7c:	483d      	ldr	r0, [pc, #244]	; (8001b74 <calibrate_encoder+0x2a4>)
 8001a7e:	f00c fb95 	bl	800e1ac <iprintf>
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001a88:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8001b78 <calibrate_encoder+0x2a8>
 8001a8c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
			if(cal->sample_count == PPAIRS*SAMPLES_PER_PPAIR-1){
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001a9a:	ee07 3a90 	vmov	s15, r3
 8001a9e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001aa2:	4b31      	ldr	r3, [pc, #196]	; (8001b68 <calibrate_encoder+0x298>)
 8001aa4:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001aa8:	eddf 6a34 	vldr	s13, [pc, #208]	; 8001b7c <calibrate_encoder+0x2ac>
 8001aac:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001ab0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001ab4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001ab8:	eeb4 7a67 	vcmp.f32	s14, s15
 8001abc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ac0:	f000 81b7 	beq.w	8001e32 <calibrate_encoder+0x562>
			cal->sample_count++;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001ac8:	3301      	adds	r3, #1
 8001aca:	b29a      	uxth	r2, r3
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	849a      	strh	r2, [r3, #36]	; 0x24
		return;
 8001ad0:	e1b2      	b.n	8001e38 <calibrate_encoder+0x568>
    }
	else if (cal->time < T1+4.0f*PI_F*PPAIRS/W_CAL){
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	ed93 7a05 	vldr	s14, [r3, #20]
 8001ad8:	4b23      	ldr	r3, [pc, #140]	; (8001b68 <calibrate_encoder+0x298>)
 8001ada:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001ade:	eddf 6a28 	vldr	s13, [pc, #160]	; 8001b80 <calibrate_encoder+0x2b0>
 8001ae2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001ae6:	eeb2 6a04 	vmov.f32	s12, #36	; 0x41200000  10.0
 8001aea:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001aee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001af2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001af6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001afa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001afe:	f140 80a9 	bpl.w	8001c54 <calibrate_encoder+0x384>
		// rotate voltage vector through one mechanical rotation in the negative direction
		cal->theta_ref -= W_CAL*DT;//(cal->time-T1);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b08:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001b70 <calibrate_encoder+0x2a0>
 8001b0c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	edc3 7a02 	vstr	s15, [r3, #8]
		controller->i_d_des = I_CAL;
 8001b16:	4b14      	ldr	r3, [pc, #80]	; (8001b68 <calibrate_encoder+0x298>)
 8001b18:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001b1a:	68bb      	ldr	r3, [r7, #8]
 8001b1c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		controller->i_q_des = 0.0f;
 8001b20:	68bb      	ldr	r3, [r7, #8]
 8001b22:	f04f 0200 	mov.w	r2, #0
 8001b26:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		cal->cal_position.elec_angle = cal->theta_ref;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	689a      	ldr	r2, [r3, #8]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001b34:	3388      	adds	r3, #136	; 0x88
 8001b36:	601a      	str	r2, [r3, #0]
		commutate(controller, &cal->cal_position);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001b3e:	332c      	adds	r3, #44	; 0x2c
 8001b40:	4619      	mov	r1, r3
 8001b42:	68b8      	ldr	r0, [r7, #8]
 8001b44:	f001 fb74 	bl	8003230 <commutate>

		// sample SAMPLES_PER_PPAIR times per pole-pair
		if((cal->time > cal->next_sample_time)&&(cal->sample_count>0)){
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	ed93 7a05 	vldr	s14, [r3, #20]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001b54:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b5c:	dc14      	bgt.n	8001b88 <calibrate_encoder+0x2b8>
			cal->error_arr[cal->sample_count] = (cal->error_arr[cal->sample_count] + error)/2;
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
			cal->sample_count--;
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
		}
		return;
 8001b5e:	e16a      	b.n	8001e36 <calibrate_encoder+0x566>
 8001b60:	080121bc 	.word	0x080121bc
 8001b64:	37f34507 	.word	0x37f34507
 8001b68:	2000130c 	.word	0x2000130c
 8001b6c:	40c90fdb 	.word	0x40c90fdb
 8001b70:	39980b24 	.word	0x39980b24
 8001b74:	080121e4 	.word	0x080121e4
 8001b78:	3ba0d97c 	.word	0x3ba0d97c
 8001b7c:	43000000 	.word	0x43000000
 8001b80:	41490fdb 	.word	0x41490fdb
 8001b84:	47800000 	.word	0x47800000
		if((cal->time > cal->next_sample_time)&&(cal->sample_count>0)){
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	f000 8152 	beq.w	8001e36 <calibrate_encoder+0x566>
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b98:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 8001b84 <calibrate_encoder+0x2b4>
 8001b9c:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001ba0:	4ba7      	ldr	r3, [pc, #668]	; (8001e40 <calibrate_encoder+0x570>)
 8001ba2:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001ba6:	ed9f 7aa7 	vldr	s14, [pc, #668]	; 8001e44 <calibrate_encoder+0x574>
 8001baa:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001bae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bb2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bb6:	ee17 3a90 	vmov	r3, s15
 8001bba:	623b      	str	r3, [r7, #32]
			int error = encoder->raw - count_ref;// - encoder->raw;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8001bc0:	6a3b      	ldr	r3, [r7, #32]
 8001bc2:	1ad3      	subs	r3, r2, r3
 8001bc4:	61fb      	str	r3, [r7, #28]
			error = error + ENC_CPR*(error<0);
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	13db      	asrs	r3, r3, #15
 8001bca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bce:	69fa      	ldr	r2, [r7, #28]
 8001bd0:	4413      	add	r3, r2
 8001bd2:	61fb      	str	r3, [r7, #28]
			cal->error_arr[cal->sample_count] = (cal->error_arr[cal->sample_count] + error)/2;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001bd8:	687a      	ldr	r2, [r7, #4]
 8001bda:	330a      	adds	r3, #10
 8001bdc:	009b      	lsls	r3, r3, #2
 8001bde:	4413      	add	r3, r2
 8001be0:	685a      	ldr	r2, [r3, #4]
 8001be2:	69fb      	ldr	r3, [r7, #28]
 8001be4:	4413      	add	r3, r2
 8001be6:	687a      	ldr	r2, [r7, #4]
 8001be8:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8001bea:	4610      	mov	r0, r2
 8001bec:	0fda      	lsrs	r2, r3, #31
 8001bee:	4413      	add	r3, r2
 8001bf0:	105b      	asrs	r3, r3, #1
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	687a      	ldr	r2, [r7, #4]
 8001bf6:	f100 030a 	add.w	r3, r0, #10
 8001bfa:	009b      	lsls	r3, r3, #2
 8001bfc:	4413      	add	r3, r2
 8001bfe:	6059      	str	r1, [r3, #4]
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001c04:	461d      	mov	r5, r3
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001c0a:	687a      	ldr	r2, [r7, #4]
 8001c0c:	330a      	adds	r3, #10
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	4413      	add	r3, r2
 8001c12:	685c      	ldr	r4, [r3, #4]
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f7fe fcbd 	bl	8000598 <__aeabi_f2d>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	460b      	mov	r3, r1
 8001c22:	e9cd 2300 	strd	r2, r3, [sp]
 8001c26:	4623      	mov	r3, r4
 8001c28:	6a3a      	ldr	r2, [r7, #32]
 8001c2a:	4629      	mov	r1, r5
 8001c2c:	4886      	ldr	r0, [pc, #536]	; (8001e48 <calibrate_encoder+0x578>)
 8001c2e:	f00c fabd 	bl	800e1ac <iprintf>
			cal->sample_count--;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001c36:	3b01      	subs	r3, #1
 8001c38:	b29a      	uxth	r2, r3
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	849a      	strh	r2, [r3, #36]	; 0x24
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001c44:	ed9f 7a81 	vldr	s14, [pc, #516]	; 8001e4c <calibrate_encoder+0x57c>
 8001c48:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		return;
 8001c52:	e0f0      	b.n	8001e36 <calibrate_encoder+0x566>
    }

    reset_foc(controller);
 8001c54:	68b8      	ldr	r0, [r7, #8]
 8001c56:	f001 fa01 	bl	800305c <reset_foc>

    // Calculate average offset
    int ezero_mean = 0;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 8001c5e:	2300      	movs	r3, #0
 8001c60:	643b      	str	r3, [r7, #64]	; 0x40
 8001c62:	e00b      	b.n	8001c7c <calibrate_encoder+0x3ac>
		ezero_mean += cal->error_arr[i];
 8001c64:	687a      	ldr	r2, [r7, #4]
 8001c66:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c68:	330a      	adds	r3, #10
 8001c6a:	009b      	lsls	r3, r3, #2
 8001c6c:	4413      	add	r3, r2
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001c72:	4413      	add	r3, r2
 8001c74:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 8001c76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c78:	3301      	adds	r3, #1
 8001c7a:	643b      	str	r3, [r7, #64]	; 0x40
 8001c7c:	4b70      	ldr	r3, [pc, #448]	; (8001e40 <calibrate_encoder+0x570>)
 8001c7e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001c82:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c86:	ee17 3a90 	vmov	r3, s15
 8001c8a:	01db      	lsls	r3, r3, #7
 8001c8c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001c8e:	429a      	cmp	r2, r3
 8001c90:	dbe8      	blt.n	8001c64 <calibrate_encoder+0x394>
	}
	cal->ezero = ezero_mean/(SAMPLES_PER_PPAIR*PPAIRS);
 8001c92:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c94:	ee07 3a90 	vmov	s15, r3
 8001c98:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001c9c:	4b68      	ldr	r3, [pc, #416]	; (8001e40 <calibrate_encoder+0x570>)
 8001c9e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001ca2:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8001e50 <calibrate_encoder+0x580>
 8001ca6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001caa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cb2:	ee17 2a90 	vmov	r2, s15
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	61da      	str	r2, [r3, #28]

	// Moving average to filter out cogging ripple

	int window = SAMPLES_PER_PPAIR;
 8001cba:	2380      	movs	r3, #128	; 0x80
 8001cbc:	62bb      	str	r3, [r7, #40]	; 0x28
	int lut_offset = (ENC_CPR-cal->error_arr[0])*N_LUT/ENC_CPR;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cc2:	f5c3 3380 	rsb	r3, r3, #65536	; 0x10000
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	da01      	bge.n	8001cce <calibrate_encoder+0x3fe>
 8001cca:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8001cce:	125b      	asrs	r3, r3, #9
 8001cd0:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i = 0; i<N_LUT; i++){
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001cd6:	e0a0      	b.n	8001e1a <calibrate_encoder+0x54a>
			int moving_avg = 0;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	63bb      	str	r3, [r7, #56]	; 0x38
			for(int j = (-window)/2; j<(window)/2; j++){
 8001cdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cde:	0fda      	lsrs	r2, r3, #31
 8001ce0:	4413      	add	r3, r2
 8001ce2:	105b      	asrs	r3, r3, #1
 8001ce4:	425b      	negs	r3, r3
 8001ce6:	637b      	str	r3, [r7, #52]	; 0x34
 8001ce8:	e068      	b.n	8001dbc <calibrate_encoder+0x4ec>
				int index = i*PPAIRS*SAMPLES_PER_PPAIR/N_LUT + j;
 8001cea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001cec:	ee07 3a90 	vmov	s15, r3
 8001cf0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cf4:	4b52      	ldr	r3, [pc, #328]	; (8001e40 <calibrate_encoder+0x570>)
 8001cf6:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001cfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cfe:	ed9f 7a54 	vldr	s14, [pc, #336]	; 8001e50 <calibrate_encoder+0x580>
 8001d02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d06:	eddf 6a52 	vldr	s13, [pc, #328]	; 8001e50 <calibrate_encoder+0x580>
 8001d0a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001d0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d10:	ee07 3a90 	vmov	s15, r3
 8001d14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d1c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d20:	ee17 3a90 	vmov	r3, s15
 8001d24:	633b      	str	r3, [r7, #48]	; 0x30
				if(index<0){index += (SAMPLES_PER_PPAIR*PPAIRS);}
 8001d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	da13      	bge.n	8001d54 <calibrate_encoder+0x484>
 8001d2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d2e:	ee07 3a90 	vmov	s15, r3
 8001d32:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d36:	4b42      	ldr	r3, [pc, #264]	; (8001e40 <calibrate_encoder+0x570>)
 8001d38:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001d3c:	eddf 6a44 	vldr	s13, [pc, #272]	; 8001e50 <calibrate_encoder+0x580>
 8001d40:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001d44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d48:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d4c:	ee17 3a90 	vmov	r3, s15
 8001d50:	633b      	str	r3, [r7, #48]	; 0x30
 8001d52:	e027      	b.n	8001da4 <calibrate_encoder+0x4d4>
				else if(index>(SAMPLES_PER_PPAIR*PPAIRS-1)){index -= (SAMPLES_PER_PPAIR*PPAIRS);}
 8001d54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d56:	ee07 3a90 	vmov	s15, r3
 8001d5a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d5e:	4b38      	ldr	r3, [pc, #224]	; (8001e40 <calibrate_encoder+0x570>)
 8001d60:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001d64:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8001e50 <calibrate_encoder+0x580>
 8001d68:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001d6c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001d70:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001d74:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d7c:	dd12      	ble.n	8001da4 <calibrate_encoder+0x4d4>
 8001d7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d80:	ee07 3a90 	vmov	s15, r3
 8001d84:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d88:	4b2d      	ldr	r3, [pc, #180]	; (8001e40 <calibrate_encoder+0x570>)
 8001d8a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001d8e:	eddf 6a30 	vldr	s13, [pc, #192]	; 8001e50 <calibrate_encoder+0x580>
 8001d92:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001d96:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d9a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d9e:	ee17 3a90 	vmov	r3, s15
 8001da2:	633b      	str	r3, [r7, #48]	; 0x30
				moving_avg += cal->error_arr[index];
 8001da4:	687a      	ldr	r2, [r7, #4]
 8001da6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001da8:	330a      	adds	r3, #10
 8001daa:	009b      	lsls	r3, r3, #2
 8001dac:	4413      	add	r3, r2
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001db2:	4413      	add	r3, r2
 8001db4:	63bb      	str	r3, [r7, #56]	; 0x38
			for(int j = (-window)/2; j<(window)/2; j++){
 8001db6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001db8:	3301      	adds	r3, #1
 8001dba:	637b      	str	r3, [r7, #52]	; 0x34
 8001dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dbe:	0fda      	lsrs	r2, r3, #31
 8001dc0:	4413      	add	r3, r2
 8001dc2:	105b      	asrs	r3, r3, #1
 8001dc4:	461a      	mov	r2, r3
 8001dc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	db8e      	blt.n	8001cea <calibrate_encoder+0x41a>
			}
			moving_avg = moving_avg/window;
 8001dcc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001dce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dd0:	fb92 f3f3 	sdiv	r3, r2, r3
 8001dd4:	63bb      	str	r3, [r7, #56]	; 0x38
			int lut_index = lut_offset + i;
 8001dd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001dda:	4413      	add	r3, r2
 8001ddc:	62fb      	str	r3, [r7, #44]	; 0x2c
			if(lut_index>(N_LUT-1)){lut_index -= N_LUT;}
 8001dde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001de0:	2b7f      	cmp	r3, #127	; 0x7f
 8001de2:	dd02      	ble.n	8001dea <calibrate_encoder+0x51a>
 8001de4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001de6:	3b80      	subs	r3, #128	; 0x80
 8001de8:	62fb      	str	r3, [r7, #44]	; 0x2c
			cal->lut_arr[lut_index] = moving_avg - cal->ezero;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	69db      	ldr	r3, [r3, #28]
 8001dee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001df0:	1ad2      	subs	r2, r2, r3
 8001df2:	6879      	ldr	r1, [r7, #4]
 8001df4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001df6:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8001dfa:	330a      	adds	r3, #10
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	440b      	add	r3, r1
 8001e00:	605a      	str	r2, [r3, #4]
			printf("%d  %d\r\n", lut_index, moving_avg - cal->ezero);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	69db      	ldr	r3, [r3, #28]
 8001e06:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	461a      	mov	r2, r3
 8001e0c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001e0e:	4811      	ldr	r0, [pc, #68]	; (8001e54 <calibrate_encoder+0x584>)
 8001e10:	f00c f9cc 	bl	800e1ac <iprintf>
	for(int i = 0; i<N_LUT; i++){
 8001e14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e16:	3301      	adds	r3, #1
 8001e18:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e1c:	2b7f      	cmp	r3, #127	; 0x7f
 8001e1e:	f77f af5b 	ble.w	8001cd8 <calibrate_encoder+0x408>

		}

	cal->started = 0;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2200      	movs	r2, #0
 8001e26:	741a      	strb	r2, [r3, #16]
	cal->done_cal = 1;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8001e30:	e002      	b.n	8001e38 <calibrate_encoder+0x568>
				return;
 8001e32:	bf00      	nop
 8001e34:	e000      	b.n	8001e38 <calibrate_encoder+0x568>
		return;
 8001e36:	bf00      	nop
}
 8001e38:	3748      	adds	r7, #72	; 0x48
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bdb0      	pop	{r4, r5, r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	2000130c 	.word	0x2000130c
 8001e44:	40c90fdb 	.word	0x40c90fdb
 8001e48:	080121e4 	.word	0x080121e4
 8001e4c:	3ba0d97c 	.word	0x3ba0d97c
 8001e50:	43000000 	.word	0x43000000
 8001e54:	080121f4 	.word	0x080121f4

08001e58 <drv_spi_write>:
#include <drv8353.h>
#include <stdio.h>
#include "usart.h"
#include "hw_config.h"

uint16_t drv_spi_write(DRVStruct * drv, uint16_t val){
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b084      	sub	sp, #16
 8001e5c:	af02      	add	r7, sp, #8
 8001e5e:	6078      	str	r0, [r7, #4]
 8001e60:	460b      	mov	r3, r1
 8001e62:	807b      	strh	r3, [r7, #2]
	drv->spi_tx_word = val;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	887a      	ldrh	r2, [r7, #2]
 8001e68:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	2110      	movs	r1, #16
 8001e6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e72:	f006 ff6f 	bl	8008d54 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&DRV_SPI, (uint8_t*)drv->spi_tx_buff, (uint8_t *)drv->spi_rx_buff, 1, 100);
 8001e76:	6879      	ldr	r1, [r7, #4]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	1c9a      	adds	r2, r3, #2
 8001e7c:	2364      	movs	r3, #100	; 0x64
 8001e7e:	9300      	str	r3, [sp, #0]
 8001e80:	2301      	movs	r3, #1
 8001e82:	480b      	ldr	r0, [pc, #44]	; (8001eb0 <drv_spi_write+0x58>)
 8001e84:	f008 f85d 	bl	8009f42 <HAL_SPI_TransmitReceive>
	while( DRV_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8001e88:	bf00      	nop
 8001e8a:	4b09      	ldr	r3, [pc, #36]	; (8001eb0 <drv_spi_write+0x58>)
 8001e8c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	2b02      	cmp	r3, #2
 8001e94:	d0f9      	beq.n	8001e8a <drv_spi_write+0x32>
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8001e96:	2201      	movs	r2, #1
 8001e98:	2110      	movs	r1, #16
 8001e9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e9e:	f006 ff59 	bl	8008d54 <HAL_GPIO_WritePin>
	return drv->spi_rx_word;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	885b      	ldrh	r3, [r3, #2]
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3708      	adds	r7, #8
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	2000a0cc 	.word	0x2000a0cc

08001eb4 <drv_read_FSR1>:
uint16_t drv_read_FSR1(DRVStruct drv){
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	463b      	mov	r3, r7
 8001ebc:	e883 0003 	stmia.w	r3, {r0, r1}
	return drv_spi_write(&drv, (1<<15)|FSR1);
 8001ec0:	463b      	mov	r3, r7
 8001ec2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f7ff ffc6 	bl	8001e58 <drv_spi_write>
 8001ecc:	4603      	mov	r3, r0
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	3708      	adds	r7, #8
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}

08001ed6 <drv_read_FSR2>:

uint16_t drv_read_FSR2(DRVStruct drv){
 8001ed6:	b580      	push	{r7, lr}
 8001ed8:	b082      	sub	sp, #8
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	463b      	mov	r3, r7
 8001ede:	e883 0003 	stmia.w	r3, {r0, r1}
	return drv_spi_write(&drv, (1<<15)|FSR2);
 8001ee2:	463b      	mov	r3, r7
 8001ee4:	f248 0101 	movw	r1, #32769	; 0x8001
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f7ff ffb5 	bl	8001e58 <drv_spi_write>
 8001eee:	4603      	mov	r3, r0
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3708      	adds	r7, #8
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}

08001ef8 <drv_read_register>:

uint16_t drv_read_register(DRVStruct drv, int reg){
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	f107 0308 	add.w	r3, r7, #8
 8001f02:	e883 0003 	stmia.w	r3, {r0, r1}
 8001f06:	607a      	str	r2, [r7, #4]
	return drv_spi_write(&drv, (1<<15)|(reg<<11));
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	02db      	lsls	r3, r3, #11
 8001f0c:	b21b      	sxth	r3, r3
 8001f0e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001f12:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001f16:	b21b      	sxth	r3, r3
 8001f18:	b29a      	uxth	r2, r3
 8001f1a:	f107 0308 	add.w	r3, r7, #8
 8001f1e:	4611      	mov	r1, r2
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7ff ff99 	bl	8001e58 <drv_spi_write>
 8001f26:	4603      	mov	r3, r0
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	3710      	adds	r7, #16
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}

08001f30 <drv_write_register>:
void drv_write_register(DRVStruct drv, int reg, int val){
 8001f30:	b590      	push	{r4, r7, lr}
 8001f32:	b085      	sub	sp, #20
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	f107 0408 	add.w	r4, r7, #8
 8001f3a:	e884 0003 	stmia.w	r4, {r0, r1}
 8001f3e:	607a      	str	r2, [r7, #4]
 8001f40:	603b      	str	r3, [r7, #0]
	//printf("spi w %d \n", val);
	drv_spi_write(&drv, (reg<<11)|val);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	02db      	lsls	r3, r3, #11
 8001f46:	b21a      	sxth	r2, r3
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	b21b      	sxth	r3, r3
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	b21b      	sxth	r3, r3
 8001f50:	b29a      	uxth	r2, r3
 8001f52:	f107 0308 	add.w	r3, r7, #8
 8001f56:	4611      	mov	r1, r2
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f7ff ff7d 	bl	8001e58 <drv_spi_write>
}
 8001f5e:	bf00      	nop
 8001f60:	3714      	adds	r7, #20
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd90      	pop	{r4, r7, pc}

08001f66 <drv_write_DCR>:
void drv_write_DCR(DRVStruct drv, int DIS_CPUV, int DIS_GDF, int OTW_REP, int PWM_MODE, int PWM_COM, int PWM_DIR, int COAST, int BRAKE, int CLR_FLT){
 8001f66:	b590      	push	{r4, r7, lr}
 8001f68:	b087      	sub	sp, #28
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	f107 0408 	add.w	r4, r7, #8
 8001f70:	e884 0003 	stmia.w	r4, {r0, r1}
 8001f74:	607a      	str	r2, [r7, #4]
 8001f76:	603b      	str	r3, [r7, #0]
	uint16_t val = (DCR<<11) | (DIS_CPUV<<9) | (DIS_GDF<<8) | (OTW_REP<<7) | (PWM_MODE<<5) | (PWM_COM<<4) | (PWM_DIR<<3) | (COAST<<2) | (BRAKE<<1) | CLR_FLT;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	025b      	lsls	r3, r3, #9
 8001f7c:	b21b      	sxth	r3, r3
 8001f7e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001f82:	b21a      	sxth	r2, r3
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	021b      	lsls	r3, r3, #8
 8001f88:	b21b      	sxth	r3, r3
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	b21a      	sxth	r2, r3
 8001f8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f90:	01db      	lsls	r3, r3, #7
 8001f92:	b21b      	sxth	r3, r3
 8001f94:	4313      	orrs	r3, r2
 8001f96:	b21a      	sxth	r2, r3
 8001f98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f9a:	015b      	lsls	r3, r3, #5
 8001f9c:	b21b      	sxth	r3, r3
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	b21a      	sxth	r2, r3
 8001fa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fa4:	011b      	lsls	r3, r3, #4
 8001fa6:	b21b      	sxth	r3, r3
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	b21a      	sxth	r2, r3
 8001fac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fae:	00db      	lsls	r3, r3, #3
 8001fb0:	b21b      	sxth	r3, r3
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	b21a      	sxth	r2, r3
 8001fb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fb8:	009b      	lsls	r3, r3, #2
 8001fba:	b21b      	sxth	r3, r3
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	b21a      	sxth	r2, r3
 8001fc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	b21b      	sxth	r3, r3
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	b21a      	sxth	r2, r3
 8001fca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001fcc:	b21b      	sxth	r3, r3
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	b21b      	sxth	r3, r3
 8001fd2:	82fb      	strh	r3, [r7, #22]
	uint16_t mask = 0x07FF;
 8001fd4:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001fd8:	82bb      	strh	r3, [r7, #20]
	//printf("spi w %d, data being %d \n\r", val, (val&mask));
	uint16_t retval = drv_spi_write(&drv, val);
 8001fda:	8afa      	ldrh	r2, [r7, #22]
 8001fdc:	f107 0308 	add.w	r3, r7, #8
 8001fe0:	4611      	mov	r1, r2
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f7ff ff38 	bl	8001e58 <drv_spi_write>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	827b      	strh	r3, [r7, #18]
	//printf("loop retval = %d\n\r", (retval&mask));
}
 8001fec:	bf00      	nop
 8001fee:	371c      	adds	r7, #28
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd90      	pop	{r4, r7, pc}

08001ff4 <drv_write_OCPCR>:
void drv_write_LSR(DRVStruct drv, int CBC, int TDRIVE, int IDRIVEP_LS, int IDRIVEN_LS){
	uint16_t val = (LSR<<11) | (CBC<<10) | (TDRIVE<<8) | (IDRIVEP_LS<<4) | IDRIVEN_LS;
	//printf("spi w %d \n", val);
	drv_spi_write(&drv, val);
}
void drv_write_OCPCR(DRVStruct drv, int TRETRY, int DEAD_TIME, int OCP_MODE, int OCP_DEG, int VDS_LVL){
 8001ff4:	b590      	push	{r4, r7, lr}
 8001ff6:	b087      	sub	sp, #28
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	f107 0408 	add.w	r4, r7, #8
 8001ffe:	e884 0003 	stmia.w	r4, {r0, r1}
 8002002:	607a      	str	r2, [r7, #4]
 8002004:	603b      	str	r3, [r7, #0]
	uint16_t val = (OCPCR<<11) | (TRETRY<<10) | (DEAD_TIME<<8) | (OCP_MODE<<6) | (OCP_DEG<<4) | VDS_LVL;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	029b      	lsls	r3, r3, #10
 800200a:	b21b      	sxth	r3, r3
 800200c:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8002010:	b21a      	sxth	r2, r3
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	021b      	lsls	r3, r3, #8
 8002016:	b21b      	sxth	r3, r3
 8002018:	4313      	orrs	r3, r2
 800201a:	b21a      	sxth	r2, r3
 800201c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800201e:	019b      	lsls	r3, r3, #6
 8002020:	b21b      	sxth	r3, r3
 8002022:	4313      	orrs	r3, r2
 8002024:	b21a      	sxth	r2, r3
 8002026:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002028:	011b      	lsls	r3, r3, #4
 800202a:	b21b      	sxth	r3, r3
 800202c:	4313      	orrs	r3, r2
 800202e:	b21a      	sxth	r2, r3
 8002030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002032:	b21b      	sxth	r3, r3
 8002034:	4313      	orrs	r3, r2
 8002036:	b21b      	sxth	r3, r3
 8002038:	82fb      	strh	r3, [r7, #22]
	//printf("spi w %d \n", val);
	drv_spi_write(&drv, val);
 800203a:	8afa      	ldrh	r2, [r7, #22]
 800203c:	f107 0308 	add.w	r3, r7, #8
 8002040:	4611      	mov	r1, r2
 8002042:	4618      	mov	r0, r3
 8002044:	f7ff ff08 	bl	8001e58 <drv_spi_write>
}
 8002048:	bf00      	nop
 800204a:	371c      	adds	r7, #28
 800204c:	46bd      	mov	sp, r7
 800204e:	bd90      	pop	{r4, r7, pc}

08002050 <drv_write_CSACR>:
void drv_write_CSACR(DRVStruct drv, int CSA_FET, int VREF_DIV, int LS_REF, int CSA_GAIN, int DIS_SEN, int CSA_CAL_A, int CSA_CAL_B, int CSA_CAL_C, int SEN_LVL){
 8002050:	b590      	push	{r4, r7, lr}
 8002052:	b087      	sub	sp, #28
 8002054:	af00      	add	r7, sp, #0
 8002056:	f107 0408 	add.w	r4, r7, #8
 800205a:	e884 0003 	stmia.w	r4, {r0, r1}
 800205e:	607a      	str	r2, [r7, #4]
 8002060:	603b      	str	r3, [r7, #0]
	uint16_t val = (CSACR<<11) | (CSA_FET<<10) | (VREF_DIV<<9) | (LS_REF<<8) | (CSA_GAIN<<6) | (DIS_SEN<<5) | (CSA_CAL_A<<4) | (CSA_CAL_B<<3) | (CSA_CAL_C<<2) | SEN_LVL;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	029b      	lsls	r3, r3, #10
 8002066:	b21b      	sxth	r3, r3
 8002068:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 800206c:	b21a      	sxth	r2, r3
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	025b      	lsls	r3, r3, #9
 8002072:	b21b      	sxth	r3, r3
 8002074:	4313      	orrs	r3, r2
 8002076:	b21a      	sxth	r2, r3
 8002078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800207a:	021b      	lsls	r3, r3, #8
 800207c:	b21b      	sxth	r3, r3
 800207e:	4313      	orrs	r3, r2
 8002080:	b21a      	sxth	r2, r3
 8002082:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002084:	019b      	lsls	r3, r3, #6
 8002086:	b21b      	sxth	r3, r3
 8002088:	4313      	orrs	r3, r2
 800208a:	b21a      	sxth	r2, r3
 800208c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800208e:	015b      	lsls	r3, r3, #5
 8002090:	b21b      	sxth	r3, r3
 8002092:	4313      	orrs	r3, r2
 8002094:	b21a      	sxth	r2, r3
 8002096:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002098:	011b      	lsls	r3, r3, #4
 800209a:	b21b      	sxth	r3, r3
 800209c:	4313      	orrs	r3, r2
 800209e:	b21a      	sxth	r2, r3
 80020a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020a2:	00db      	lsls	r3, r3, #3
 80020a4:	b21b      	sxth	r3, r3
 80020a6:	4313      	orrs	r3, r2
 80020a8:	b21a      	sxth	r2, r3
 80020aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020ac:	009b      	lsls	r3, r3, #2
 80020ae:	b21b      	sxth	r3, r3
 80020b0:	4313      	orrs	r3, r2
 80020b2:	b21a      	sxth	r2, r3
 80020b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80020b6:	b21b      	sxth	r3, r3
 80020b8:	4313      	orrs	r3, r2
 80020ba:	b21b      	sxth	r3, r3
 80020bc:	82fb      	strh	r3, [r7, #22]
	//printf("spi w %d \n", val);
	drv_spi_write(&drv, val);
 80020be:	8afa      	ldrh	r2, [r7, #22]
 80020c0:	f107 0308 	add.w	r3, r7, #8
 80020c4:	4611      	mov	r1, r2
 80020c6:	4618      	mov	r0, r3
 80020c8:	f7ff fec6 	bl	8001e58 <drv_spi_write>
}
 80020cc:	bf00      	nop
 80020ce:	371c      	adds	r7, #28
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd90      	pop	{r4, r7, pc}

080020d4 <drv_enable_gd>:
void drv_enable_gd(DRVStruct drv){
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b084      	sub	sp, #16
 80020d8:	af00      	add	r7, sp, #0
 80020da:	463b      	mov	r3, r7
 80020dc:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t val = (drv_read_register(drv, DCR)) & (~(0x1<<2));
 80020e0:	2202      	movs	r2, #2
 80020e2:	463b      	mov	r3, r7
 80020e4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80020e8:	f7ff ff06 	bl	8001ef8 <drv_read_register>
 80020ec:	4603      	mov	r3, r0
 80020ee:	f023 0304 	bic.w	r3, r3, #4
 80020f2:	81fb      	strh	r3, [r7, #14]
	//printf("spi w %d \n", val);
	drv_write_register(drv, DCR, val);
 80020f4:	89fb      	ldrh	r3, [r7, #14]
 80020f6:	2202      	movs	r2, #2
 80020f8:	4639      	mov	r1, r7
 80020fa:	c903      	ldmia	r1, {r0, r1}
 80020fc:	f7ff ff18 	bl	8001f30 <drv_write_register>
}
 8002100:	bf00      	nop
 8002102:	3710      	adds	r7, #16
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}

08002108 <drv_disable_gd>:
void drv_disable_gd(DRVStruct drv){
 8002108:	b580      	push	{r7, lr}
 800210a:	b084      	sub	sp, #16
 800210c:	af00      	add	r7, sp, #0
 800210e:	463b      	mov	r3, r7
 8002110:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t val = (drv_read_register(drv, DCR)) | (0x1<<2);
 8002114:	2202      	movs	r2, #2
 8002116:	463b      	mov	r3, r7
 8002118:	e893 0003 	ldmia.w	r3, {r0, r1}
 800211c:	f7ff feec 	bl	8001ef8 <drv_read_register>
 8002120:	4603      	mov	r3, r0
 8002122:	f043 0304 	orr.w	r3, r3, #4
 8002126:	81fb      	strh	r3, [r7, #14]
	//printf("spi w %d \n", val);
	drv_write_register(drv, DCR, val);
 8002128:	89fb      	ldrh	r3, [r7, #14]
 800212a:	2202      	movs	r2, #2
 800212c:	4639      	mov	r1, r7
 800212e:	c903      	ldmia	r1, {r0, r1}
 8002130:	f7ff fefe 	bl	8001f30 <drv_write_register>
}
 8002134:	bf00      	nop
 8002136:	3710      	adds	r7, #16
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}

0800213c <drv_print_faults>:
void drv_calibrate(DRVStruct drv){
	uint16_t val = (0x1<<4) + (0x1<<3) + (0x1<<2);
	//printf("spi w %d \n", val);
	drv_write_register(drv, CSACR, val);
}
void drv_print_faults(DRVStruct drv){
 800213c:	b580      	push	{r7, lr}
 800213e:	b084      	sub	sp, #16
 8002140:	af00      	add	r7, sp, #0
 8002142:	463b      	mov	r3, r7
 8002144:	e883 0003 	stmia.w	r3, {r0, r1}
    uint16_t val1 = drv_read_FSR1(drv);
 8002148:	463b      	mov	r3, r7
 800214a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800214e:	f7ff feb1 	bl	8001eb4 <drv_read_FSR1>
 8002152:	4603      	mov	r3, r0
 8002154:	81fb      	strh	r3, [r7, #14]
    uint16_t val2 = drv_read_FSR2(drv);
 8002156:	463b      	mov	r3, r7
 8002158:	e893 0003 	ldmia.w	r3, {r0, r1}
 800215c:	f7ff febb 	bl	8001ed6 <drv_read_FSR2>
 8002160:	4603      	mov	r3, r0
 8002162:	81bb      	strh	r3, [r7, #12]

    if(val1 & (1<<10)){printf("\n\rFAULT\n\r");}
 8002164:	89fb      	ldrh	r3, [r7, #14]
 8002166:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800216a:	2b00      	cmp	r3, #0
 800216c:	d002      	beq.n	8002174 <drv_print_faults+0x38>
 800216e:	4857      	ldr	r0, [pc, #348]	; (80022cc <drv_print_faults+0x190>)
 8002170:	f00c f81c 	bl	800e1ac <iprintf>

    if(val1 & (1<<9)){printf("VDS_OCP\n\r");}
 8002174:	89fb      	ldrh	r3, [r7, #14]
 8002176:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800217a:	2b00      	cmp	r3, #0
 800217c:	d002      	beq.n	8002184 <drv_print_faults+0x48>
 800217e:	4854      	ldr	r0, [pc, #336]	; (80022d0 <drv_print_faults+0x194>)
 8002180:	f00c f814 	bl	800e1ac <iprintf>
    if(val1 & (1<<8)){printf("GDF\n\r");}
 8002184:	89fb      	ldrh	r3, [r7, #14]
 8002186:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800218a:	2b00      	cmp	r3, #0
 800218c:	d002      	beq.n	8002194 <drv_print_faults+0x58>
 800218e:	4851      	ldr	r0, [pc, #324]	; (80022d4 <drv_print_faults+0x198>)
 8002190:	f00c f80c 	bl	800e1ac <iprintf>
    if(val1 & (1<<7)){printf("UVLO\n\r");}
 8002194:	89fb      	ldrh	r3, [r7, #14]
 8002196:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800219a:	2b00      	cmp	r3, #0
 800219c:	d002      	beq.n	80021a4 <drv_print_faults+0x68>
 800219e:	484e      	ldr	r0, [pc, #312]	; (80022d8 <drv_print_faults+0x19c>)
 80021a0:	f00c f804 	bl	800e1ac <iprintf>
    if(val1 & (1<<6)){printf("OTSD\n\r");}
 80021a4:	89fb      	ldrh	r3, [r7, #14]
 80021a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d002      	beq.n	80021b4 <drv_print_faults+0x78>
 80021ae:	484b      	ldr	r0, [pc, #300]	; (80022dc <drv_print_faults+0x1a0>)
 80021b0:	f00b fffc 	bl	800e1ac <iprintf>
    if(val1 & (1<<5)){printf("VDS_HA\n\r");}
 80021b4:	89fb      	ldrh	r3, [r7, #14]
 80021b6:	f003 0320 	and.w	r3, r3, #32
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d002      	beq.n	80021c4 <drv_print_faults+0x88>
 80021be:	4848      	ldr	r0, [pc, #288]	; (80022e0 <drv_print_faults+0x1a4>)
 80021c0:	f00b fff4 	bl	800e1ac <iprintf>
    if(val1 & (1<<4)){printf("VDS_LA\n\r");}
 80021c4:	89fb      	ldrh	r3, [r7, #14]
 80021c6:	f003 0310 	and.w	r3, r3, #16
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d002      	beq.n	80021d4 <drv_print_faults+0x98>
 80021ce:	4845      	ldr	r0, [pc, #276]	; (80022e4 <drv_print_faults+0x1a8>)
 80021d0:	f00b ffec 	bl	800e1ac <iprintf>
    if(val1 & (1<<3)){printf("VDS_HB\n\r");}
 80021d4:	89fb      	ldrh	r3, [r7, #14]
 80021d6:	f003 0308 	and.w	r3, r3, #8
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d002      	beq.n	80021e4 <drv_print_faults+0xa8>
 80021de:	4842      	ldr	r0, [pc, #264]	; (80022e8 <drv_print_faults+0x1ac>)
 80021e0:	f00b ffe4 	bl	800e1ac <iprintf>
    if(val1 & (1<<2)){printf("VDS_LB\n\r");}
 80021e4:	89fb      	ldrh	r3, [r7, #14]
 80021e6:	f003 0304 	and.w	r3, r3, #4
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d002      	beq.n	80021f4 <drv_print_faults+0xb8>
 80021ee:	483f      	ldr	r0, [pc, #252]	; (80022ec <drv_print_faults+0x1b0>)
 80021f0:	f00b ffdc 	bl	800e1ac <iprintf>
    if(val1 & (1<<1)){printf("VDS_HC\n\r");}
 80021f4:	89fb      	ldrh	r3, [r7, #14]
 80021f6:	f003 0302 	and.w	r3, r3, #2
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d002      	beq.n	8002204 <drv_print_faults+0xc8>
 80021fe:	483c      	ldr	r0, [pc, #240]	; (80022f0 <drv_print_faults+0x1b4>)
 8002200:	f00b ffd4 	bl	800e1ac <iprintf>
    if(val1 & (1)){printf("VDS_LC\n\r");}
 8002204:	89fb      	ldrh	r3, [r7, #14]
 8002206:	f003 0301 	and.w	r3, r3, #1
 800220a:	2b00      	cmp	r3, #0
 800220c:	d002      	beq.n	8002214 <drv_print_faults+0xd8>
 800220e:	4839      	ldr	r0, [pc, #228]	; (80022f4 <drv_print_faults+0x1b8>)
 8002210:	f00b ffcc 	bl	800e1ac <iprintf>

    if(val2 & (1<<10)){printf("SA_OC\n\r");}
 8002214:	89bb      	ldrh	r3, [r7, #12]
 8002216:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800221a:	2b00      	cmp	r3, #0
 800221c:	d002      	beq.n	8002224 <drv_print_faults+0xe8>
 800221e:	4836      	ldr	r0, [pc, #216]	; (80022f8 <drv_print_faults+0x1bc>)
 8002220:	f00b ffc4 	bl	800e1ac <iprintf>
    if(val2 & (1<<9)){printf("SB_OC\n\r");}
 8002224:	89bb      	ldrh	r3, [r7, #12]
 8002226:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800222a:	2b00      	cmp	r3, #0
 800222c:	d002      	beq.n	8002234 <drv_print_faults+0xf8>
 800222e:	4833      	ldr	r0, [pc, #204]	; (80022fc <drv_print_faults+0x1c0>)
 8002230:	f00b ffbc 	bl	800e1ac <iprintf>
    if(val2 & (1<<8)){printf("SC_OC\n\r");}
 8002234:	89bb      	ldrh	r3, [r7, #12]
 8002236:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800223a:	2b00      	cmp	r3, #0
 800223c:	d002      	beq.n	8002244 <drv_print_faults+0x108>
 800223e:	4830      	ldr	r0, [pc, #192]	; (8002300 <drv_print_faults+0x1c4>)
 8002240:	f00b ffb4 	bl	800e1ac <iprintf>
    if(val2 & (1<<7)){printf("OTW\n\r");}
 8002244:	89bb      	ldrh	r3, [r7, #12]
 8002246:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800224a:	2b00      	cmp	r3, #0
 800224c:	d002      	beq.n	8002254 <drv_print_faults+0x118>
 800224e:	482d      	ldr	r0, [pc, #180]	; (8002304 <drv_print_faults+0x1c8>)
 8002250:	f00b ffac 	bl	800e1ac <iprintf>
    if(val2 & (1<<6)){printf("CPUV\n\r");}
 8002254:	89bb      	ldrh	r3, [r7, #12]
 8002256:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800225a:	2b00      	cmp	r3, #0
 800225c:	d002      	beq.n	8002264 <drv_print_faults+0x128>
 800225e:	482a      	ldr	r0, [pc, #168]	; (8002308 <drv_print_faults+0x1cc>)
 8002260:	f00b ffa4 	bl	800e1ac <iprintf>
    if(val2 & (1<<5)){printf("VGS_HA\n\r");}
 8002264:	89bb      	ldrh	r3, [r7, #12]
 8002266:	f003 0320 	and.w	r3, r3, #32
 800226a:	2b00      	cmp	r3, #0
 800226c:	d002      	beq.n	8002274 <drv_print_faults+0x138>
 800226e:	4827      	ldr	r0, [pc, #156]	; (800230c <drv_print_faults+0x1d0>)
 8002270:	f00b ff9c 	bl	800e1ac <iprintf>
    if(val2 & (1<<4)){printf("VGS_LA\n\r");}
 8002274:	89bb      	ldrh	r3, [r7, #12]
 8002276:	f003 0310 	and.w	r3, r3, #16
 800227a:	2b00      	cmp	r3, #0
 800227c:	d002      	beq.n	8002284 <drv_print_faults+0x148>
 800227e:	4824      	ldr	r0, [pc, #144]	; (8002310 <drv_print_faults+0x1d4>)
 8002280:	f00b ff94 	bl	800e1ac <iprintf>
    if(val2 & (1<<3)){printf("VGS_HB\n\r");}
 8002284:	89bb      	ldrh	r3, [r7, #12]
 8002286:	f003 0308 	and.w	r3, r3, #8
 800228a:	2b00      	cmp	r3, #0
 800228c:	d002      	beq.n	8002294 <drv_print_faults+0x158>
 800228e:	4821      	ldr	r0, [pc, #132]	; (8002314 <drv_print_faults+0x1d8>)
 8002290:	f00b ff8c 	bl	800e1ac <iprintf>
    if(val2 & (1<<2)){printf("VGS_LB\n\r");}
 8002294:	89bb      	ldrh	r3, [r7, #12]
 8002296:	f003 0304 	and.w	r3, r3, #4
 800229a:	2b00      	cmp	r3, #0
 800229c:	d002      	beq.n	80022a4 <drv_print_faults+0x168>
 800229e:	481e      	ldr	r0, [pc, #120]	; (8002318 <drv_print_faults+0x1dc>)
 80022a0:	f00b ff84 	bl	800e1ac <iprintf>
    if(val2 & (1<<1)){printf("VGS_HC\n\r");}
 80022a4:	89bb      	ldrh	r3, [r7, #12]
 80022a6:	f003 0302 	and.w	r3, r3, #2
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d002      	beq.n	80022b4 <drv_print_faults+0x178>
 80022ae:	481b      	ldr	r0, [pc, #108]	; (800231c <drv_print_faults+0x1e0>)
 80022b0:	f00b ff7c 	bl	800e1ac <iprintf>
    if(val2 & (1)){printf("VGS_LC\n\r");}
 80022b4:	89bb      	ldrh	r3, [r7, #12]
 80022b6:	f003 0301 	and.w	r3, r3, #1
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d002      	beq.n	80022c4 <drv_print_faults+0x188>
 80022be:	4818      	ldr	r0, [pc, #96]	; (8002320 <drv_print_faults+0x1e4>)
 80022c0:	f00b ff74 	bl	800e1ac <iprintf>

}
 80022c4:	bf00      	nop
 80022c6:	3710      	adds	r7, #16
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	08012200 	.word	0x08012200
 80022d0:	0801220c 	.word	0x0801220c
 80022d4:	08012218 	.word	0x08012218
 80022d8:	08012220 	.word	0x08012220
 80022dc:	08012228 	.word	0x08012228
 80022e0:	08012230 	.word	0x08012230
 80022e4:	0801223c 	.word	0x0801223c
 80022e8:	08012248 	.word	0x08012248
 80022ec:	08012254 	.word	0x08012254
 80022f0:	08012260 	.word	0x08012260
 80022f4:	0801226c 	.word	0x0801226c
 80022f8:	08012278 	.word	0x08012278
 80022fc:	08012280 	.word	0x08012280
 8002300:	08012288 	.word	0x08012288
 8002304:	08012290 	.word	0x08012290
 8002308:	08012298 	.word	0x08012298
 800230c:	080122a0 	.word	0x080122a0
 8002310:	080122ac 	.word	0x080122ac
 8002314:	080122b8 	.word	0x080122b8
 8002318:	080122c4 	.word	0x080122c4
 800231c:	080122d0 	.word	0x080122d0
 8002320:	080122dc 	.word	0x080122dc

08002324 <MX_FDCAN2_Init>:

FDCAN_HandleTypeDef hfdcan2;

/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8002328:	4b1e      	ldr	r3, [pc, #120]	; (80023a4 <MX_FDCAN2_Init+0x80>)
 800232a:	4a1f      	ldr	r2, [pc, #124]	; (80023a8 <MX_FDCAN2_Init+0x84>)
 800232c:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800232e:	4b1d      	ldr	r3, [pc, #116]	; (80023a4 <MX_FDCAN2_Init+0x80>)
 8002330:	2200      	movs	r2, #0
 8002332:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8002334:	4b1b      	ldr	r3, [pc, #108]	; (80023a4 <MX_FDCAN2_Init+0x80>)
 8002336:	2200      	movs	r2, #0
 8002338:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 800233a:	4b1a      	ldr	r3, [pc, #104]	; (80023a4 <MX_FDCAN2_Init+0x80>)
 800233c:	2200      	movs	r2, #0
 800233e:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8002340:	4b18      	ldr	r3, [pc, #96]	; (80023a4 <MX_FDCAN2_Init+0x80>)
 8002342:	2200      	movs	r2, #0
 8002344:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8002346:	4b17      	ldr	r3, [pc, #92]	; (80023a4 <MX_FDCAN2_Init+0x80>)
 8002348:	2200      	movs	r2, #0
 800234a:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 800234c:	4b15      	ldr	r3, [pc, #84]	; (80023a4 <MX_FDCAN2_Init+0x80>)
 800234e:	2201      	movs	r2, #1
 8002350:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8002352:	4b14      	ldr	r3, [pc, #80]	; (80023a4 <MX_FDCAN2_Init+0x80>)
 8002354:	2201      	movs	r2, #1
 8002356:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 12;
 8002358:	4b12      	ldr	r3, [pc, #72]	; (80023a4 <MX_FDCAN2_Init+0x80>)
 800235a:	220c      	movs	r2, #12
 800235c:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 3;
 800235e:	4b11      	ldr	r3, [pc, #68]	; (80023a4 <MX_FDCAN2_Init+0x80>)
 8002360:	2203      	movs	r2, #3
 8002362:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8002364:	4b0f      	ldr	r3, [pc, #60]	; (80023a4 <MX_FDCAN2_Init+0x80>)
 8002366:	2201      	movs	r2, #1
 8002368:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 800236a:	4b0e      	ldr	r3, [pc, #56]	; (80023a4 <MX_FDCAN2_Init+0x80>)
 800236c:	2201      	movs	r2, #1
 800236e:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 12;
 8002370:	4b0c      	ldr	r3, [pc, #48]	; (80023a4 <MX_FDCAN2_Init+0x80>)
 8002372:	220c      	movs	r2, #12
 8002374:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 3;
 8002376:	4b0b      	ldr	r3, [pc, #44]	; (80023a4 <MX_FDCAN2_Init+0x80>)
 8002378:	2203      	movs	r2, #3
 800237a:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan2.Init.StdFiltersNbr = 1;
 800237c:	4b09      	ldr	r3, [pc, #36]	; (80023a4 <MX_FDCAN2_Init+0x80>)
 800237e:	2201      	movs	r2, #1
 8002380:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan2.Init.ExtFiltersNbr = 1;
 8002382:	4b08      	ldr	r3, [pc, #32]	; (80023a4 <MX_FDCAN2_Init+0x80>)
 8002384:	2201      	movs	r2, #1
 8002386:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002388:	4b06      	ldr	r3, [pc, #24]	; (80023a4 <MX_FDCAN2_Init+0x80>)
 800238a:	2200      	movs	r2, #0
 800238c:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 800238e:	4805      	ldr	r0, [pc, #20]	; (80023a4 <MX_FDCAN2_Init+0x80>)
 8002390:	f005 fa90 	bl	80078b4 <HAL_FDCAN_Init>
 8002394:	4603      	mov	r3, r0
 8002396:	2b00      	cmp	r3, #0
 8002398:	d001      	beq.n	800239e <MX_FDCAN2_Init+0x7a>
  {
    Error_Handler();
 800239a:	f002 fcdf 	bl	8004d5c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 800239e:	bf00      	nop
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	20001000 	.word	0x20001000
 80023a8:	40006800 	.word	0x40006800

080023ac <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b08a      	sub	sp, #40	; 0x28
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023b4:	f107 0314 	add.w	r3, r7, #20
 80023b8:	2200      	movs	r2, #0
 80023ba:	601a      	str	r2, [r3, #0]
 80023bc:	605a      	str	r2, [r3, #4]
 80023be:	609a      	str	r2, [r3, #8]
 80023c0:	60da      	str	r2, [r3, #12]
 80023c2:	611a      	str	r2, [r3, #16]
  if(fdcanHandle->Instance==FDCAN2)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a1b      	ldr	r2, [pc, #108]	; (8002438 <HAL_FDCAN_MspInit+0x8c>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d12f      	bne.n	800242e <HAL_FDCAN_MspInit+0x82>
  {
  /* USER CODE BEGIN FDCAN2_MspInit 0 */

  /* USER CODE END FDCAN2_MspInit 0 */
    /* FDCAN2 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80023ce:	4b1b      	ldr	r3, [pc, #108]	; (800243c <HAL_FDCAN_MspInit+0x90>)
 80023d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023d2:	4a1a      	ldr	r2, [pc, #104]	; (800243c <HAL_FDCAN_MspInit+0x90>)
 80023d4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80023d8:	6593      	str	r3, [r2, #88]	; 0x58
 80023da:	4b18      	ldr	r3, [pc, #96]	; (800243c <HAL_FDCAN_MspInit+0x90>)
 80023dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023e2:	613b      	str	r3, [r7, #16]
 80023e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023e6:	4b15      	ldr	r3, [pc, #84]	; (800243c <HAL_FDCAN_MspInit+0x90>)
 80023e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023ea:	4a14      	ldr	r2, [pc, #80]	; (800243c <HAL_FDCAN_MspInit+0x90>)
 80023ec:	f043 0302 	orr.w	r3, r3, #2
 80023f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023f2:	4b12      	ldr	r3, [pc, #72]	; (800243c <HAL_FDCAN_MspInit+0x90>)
 80023f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023f6:	f003 0302 	and.w	r3, r3, #2
 80023fa:	60fb      	str	r3, [r7, #12]
 80023fc:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN2 GPIO Configuration
    PB5     ------> FDCAN2_RX
    PB6     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80023fe:	2360      	movs	r3, #96	; 0x60
 8002400:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002402:	2302      	movs	r3, #2
 8002404:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002406:	2300      	movs	r3, #0
 8002408:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800240a:	2300      	movs	r3, #0
 800240c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 800240e:	2309      	movs	r3, #9
 8002410:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002412:	f107 0314 	add.w	r3, r7, #20
 8002416:	4619      	mov	r1, r3
 8002418:	4809      	ldr	r0, [pc, #36]	; (8002440 <HAL_FDCAN_MspInit+0x94>)
 800241a:	f006 fb19 	bl	8008a50 <HAL_GPIO_Init>

    /* FDCAN2 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 0, 0);
 800241e:	2200      	movs	r2, #0
 8002420:	2100      	movs	r1, #0
 8002422:	2056      	movs	r0, #86	; 0x56
 8002424:	f005 f951 	bl	80076ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8002428:	2056      	movs	r0, #86	; 0x56
 800242a:	f005 f968 	bl	80076fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 800242e:	bf00      	nop
 8002430:	3728      	adds	r7, #40	; 0x28
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	40006800 	.word	0x40006800
 800243c:	40021000 	.word	0x40021000
 8002440:	48000400 	.word	0x48000400

08002444 <can_rx_init>:
  /* USER CODE END FDCAN2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void can_rx_init(CANRxMessage *msg){
 8002444:	b580      	push	{r7, lr}
 8002446:	b084      	sub	sp, #16
 8002448:	af02      	add	r7, sp, #8
 800244a:	6078      	str	r0, [r7, #4]
	msg->filter.FilterID1 = CAN_ID;//<<5;
 800244c:	4b13      	ldr	r3, [pc, #76]	; (800249c <can_rx_init+0x58>)
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	461a      	mov	r2, r3
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	645a      	str	r2, [r3, #68]	; 0x44
	msg->filter.FilterID2 = 0x7FF;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800245c:	649a      	str	r2, [r3, #72]	; 0x48
	msg->filter.FilterIndex = 0;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2200      	movs	r2, #0
 8002462:	639a      	str	r2, [r3, #56]	; 0x38
	msg->filter.FilterType = FDCAN_FILTER_MASK;//FDCAN_FILTER_RANGE;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2202      	movs	r2, #2
 8002468:	63da      	str	r2, [r3, #60]	; 0x3c
	msg->filter.IdType = FDCAN_STANDARD_ID;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2200      	movs	r2, #0
 800246e:	635a      	str	r2, [r3, #52]	; 0x34
	msg->filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2201      	movs	r2, #1
 8002474:	641a      	str	r2, [r3, #64]	; 0x40
	//msg->filter.FilterConfig = FDCAN_FILTER_DISABLE;


	HAL_FDCAN_ConfigFilter(&CAN_H, &msg->filter);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	3334      	adds	r3, #52	; 0x34
 800247a:	4619      	mov	r1, r3
 800247c:	4808      	ldr	r0, [pc, #32]	; (80024a0 <can_rx_init+0x5c>)
 800247e:	f005 fb73 	bl	8007b68 <HAL_FDCAN_ConfigFilter>

	//HAL_FDCAN_ConfigGlobalFilter(&CAN_H, FDCAN_ACCEPT_IN_RX_FIFO0, FDCAN_ACCEPT_IN_RX_FIFO0, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE);
	HAL_FDCAN_ConfigGlobalFilter(&CAN_H, FDCAN_REJECT, FDCAN_REJECT, FDCAN_REJECT, FDCAN_REJECT);
 8002482:	2302      	movs	r3, #2
 8002484:	9300      	str	r3, [sp, #0]
 8002486:	2302      	movs	r3, #2
 8002488:	2202      	movs	r2, #2
 800248a:	2102      	movs	r1, #2
 800248c:	4804      	ldr	r0, [pc, #16]	; (80024a0 <can_rx_init+0x5c>)
 800248e:	f005 fbc5 	bl	8007c1c <HAL_FDCAN_ConfigGlobalFilter>
	msg->filter.FilterMode = CAN_FILTERMODE_IDMASK;
	msg->filter.FilterScale=CAN_FILTERSCALE_32BIT;
	msg->filter.FilterActivation=ENABLE;
	HAL_CAN_ConfigFilter(&CAN_H, &msg->filter);
	*/
}
 8002492:	bf00      	nop
 8002494:	3708      	adds	r7, #8
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	20009bbc 	.word	0x20009bbc
 80024a0:	20001000 	.word	0x20001000

080024a4 <can_tx_init>:

void can_tx_init(CANTxMessage *msg){
 80024a4:	b480      	push	{r7}
 80024a6:	b083      	sub	sp, #12
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
	msg->tx_header.BitRateSwitch = FDCAN_BRS_OFF;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2200      	movs	r2, #0
 80024b0:	61da      	str	r2, [r3, #28]
	msg->tx_header.DataLength = FDCAN_DLC_BYTES_6;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 80024b8:	615a      	str	r2, [r3, #20]
	msg->tx_header.ErrorStateIndicator = FDCAN_ESI_ACTIVE; //???
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2200      	movs	r2, #0
 80024be:	619a      	str	r2, [r3, #24]
	msg->tx_header.FDFormat = FDCAN_CLASSIC_CAN;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2200      	movs	r2, #0
 80024c4:	621a      	str	r2, [r3, #32]
	msg->tx_header.IdType = FDCAN_STANDARD_ID;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2200      	movs	r2, #0
 80024ca:	60da      	str	r2, [r3, #12]
	msg->tx_header.Identifier = CAN_MASTER; // ?
 80024cc:	4b0a      	ldr	r3, [pc, #40]	; (80024f8 <can_tx_init+0x54>)
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	461a      	mov	r2, r3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	609a      	str	r2, [r3, #8]
	msg->tx_header.MessageMarker = 0; //???
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2200      	movs	r2, #0
 80024da:	629a      	str	r2, [r3, #40]	; 0x28
	msg->tx_header.TxEventFifoControl = FDCAN_STORE_TX_EVENTS; //???
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80024e2:	625a      	str	r2, [r3, #36]	; 0x24
	msg->tx_header.TxFrameType = FDCAN_DATA_FRAME;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2200      	movs	r2, #0
 80024e8:	611a      	str	r2, [r3, #16]
	msg->tx_header.DLC = 6; 			// message size of 8 byte - DataLength
	msg->tx_header.IDE=CAN_ID_STD; 		// set identifier to standard - TxFrameType
	msg->tx_header.RTR=CAN_RTR_DATA; 	// set data type to remote transmission request? - ???
	msg->tx_header.StdId = CAN_MASTER;  // recipient CAN ID - ??? Probably Identifier
	*/
}
 80024ea:	bf00      	nop
 80024ec:	370c      	adds	r7, #12
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	20009bbc 	.word	0x20009bbc

080024fc <unpack_cmd>:
/// 3: [velocity[3-0], kp[11-8]]
/// 4: [kp[7-0]]
/// 5: [kd[11-4]]
/// 6: [kd[3-0], torque[11-8]]
/// 7: [torque[7-0]]
void unpack_cmd(CANRxMessage msg, float *commands){// ControllerStruct * controller){
 80024fc:	b084      	sub	sp, #16
 80024fe:	b590      	push	{r4, r7, lr}
 8002500:	b087      	sub	sp, #28
 8002502:	af00      	add	r7, sp, #0
 8002504:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8002508:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        int p_int = (msg.data[0]<<8)|msg.data[1];
 800250c:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8002510:	021b      	lsls	r3, r3, #8
 8002512:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 8002516:	4313      	orrs	r3, r2
 8002518:	617b      	str	r3, [r7, #20]
        int v_int = (msg.data[2]<<4)|(msg.data[3]>>4);
 800251a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800251e:	011b      	lsls	r3, r3, #4
 8002520:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8002524:	0912      	lsrs	r2, r2, #4
 8002526:	b2d2      	uxtb	r2, r2
 8002528:	4313      	orrs	r3, r2
 800252a:	613b      	str	r3, [r7, #16]
        int kp_int = ((msg.data[3]&0xF)<<8)|msg.data[4];
 800252c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002530:	021b      	lsls	r3, r3, #8
 8002532:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002536:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 800253a:	4313      	orrs	r3, r2
 800253c:	60fb      	str	r3, [r7, #12]
        int kd_int = (msg.data[5]<<4)|(msg.data[6]>>4);
 800253e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002542:	011b      	lsls	r3, r3, #4
 8002544:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8002548:	0912      	lsrs	r2, r2, #4
 800254a:	b2d2      	uxtb	r2, r2
 800254c:	4313      	orrs	r3, r2
 800254e:	60bb      	str	r3, [r7, #8]
        int t_int = ((msg.data[6]&0xF)<<8)|msg.data[7];
 8002550:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002554:	021b      	lsls	r3, r3, #8
 8002556:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800255a:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800255e:	4313      	orrs	r3, r2
 8002560:	607b      	str	r3, [r7, #4]

        commands[0] = uint_to_float(p_int, P_MIN, P_MAX, 16);
 8002562:	4b3e      	ldr	r3, [pc, #248]	; (800265c <unpack_cmd+0x160>)
 8002564:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8002568:	4b3c      	ldr	r3, [pc, #240]	; (800265c <unpack_cmd+0x160>)
 800256a:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 800256e:	2110      	movs	r1, #16
 8002570:	eef0 0a47 	vmov.f32	s1, s14
 8002574:	eeb0 0a67 	vmov.f32	s0, s15
 8002578:	6978      	ldr	r0, [r7, #20]
 800257a:	f002 fcdf 	bl	8004f3c <uint_to_float>
 800257e:	eef0 7a40 	vmov.f32	s15, s0
 8002582:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002584:	edc3 7a00 	vstr	s15, [r3]
        commands[1] = uint_to_float(v_int, V_MIN, V_MAX, 12);
 8002588:	4b34      	ldr	r3, [pc, #208]	; (800265c <unpack_cmd+0x160>)
 800258a:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 800258e:	4b33      	ldr	r3, [pc, #204]	; (800265c <unpack_cmd+0x160>)
 8002590:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 8002594:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002596:	1d1c      	adds	r4, r3, #4
 8002598:	210c      	movs	r1, #12
 800259a:	eef0 0a47 	vmov.f32	s1, s14
 800259e:	eeb0 0a67 	vmov.f32	s0, s15
 80025a2:	6938      	ldr	r0, [r7, #16]
 80025a4:	f002 fcca 	bl	8004f3c <uint_to_float>
 80025a8:	eef0 7a40 	vmov.f32	s15, s0
 80025ac:	edc4 7a00 	vstr	s15, [r4]
        commands[2] = uint_to_float(kp_int, KP_MIN, KP_MAX, 12);
 80025b0:	4b2a      	ldr	r3, [pc, #168]	; (800265c <unpack_cmd+0x160>)
 80025b2:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80025b6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80025b8:	f103 0408 	add.w	r4, r3, #8
 80025bc:	210c      	movs	r1, #12
 80025be:	eef0 0a67 	vmov.f32	s1, s15
 80025c2:	ed9f 0a27 	vldr	s0, [pc, #156]	; 8002660 <unpack_cmd+0x164>
 80025c6:	68f8      	ldr	r0, [r7, #12]
 80025c8:	f002 fcb8 	bl	8004f3c <uint_to_float>
 80025cc:	eef0 7a40 	vmov.f32	s15, s0
 80025d0:	edc4 7a00 	vstr	s15, [r4]
        commands[3] = uint_to_float(kd_int, KD_MIN, KD_MAX, 12);
 80025d4:	4b21      	ldr	r3, [pc, #132]	; (800265c <unpack_cmd+0x160>)
 80025d6:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80025da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80025dc:	f103 040c 	add.w	r4, r3, #12
 80025e0:	210c      	movs	r1, #12
 80025e2:	eef0 0a67 	vmov.f32	s1, s15
 80025e6:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 8002660 <unpack_cmd+0x164>
 80025ea:	68b8      	ldr	r0, [r7, #8]
 80025ec:	f002 fca6 	bl	8004f3c <uint_to_float>
 80025f0:	eef0 7a40 	vmov.f32	s15, s0
 80025f4:	edc4 7a00 	vstr	s15, [r4]
        commands[4] = uint_to_float(t_int, -I_MAX*KT*GR, I_MAX*KT*GR, 12);
 80025f8:	4b18      	ldr	r3, [pc, #96]	; (800265c <unpack_cmd+0x160>)
 80025fa:	edd3 7a03 	vldr	s15, [r3, #12]
 80025fe:	eeb1 7a67 	vneg.f32	s14, s15
 8002602:	4b16      	ldr	r3, [pc, #88]	; (800265c <unpack_cmd+0x160>)
 8002604:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8002608:	ee27 7a27 	vmul.f32	s14, s14, s15
 800260c:	4b13      	ldr	r3, [pc, #76]	; (800265c <unpack_cmd+0x160>)
 800260e:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8002612:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002616:	4b11      	ldr	r3, [pc, #68]	; (800265c <unpack_cmd+0x160>)
 8002618:	ed93 7a03 	vldr	s14, [r3, #12]
 800261c:	4b0f      	ldr	r3, [pc, #60]	; (800265c <unpack_cmd+0x160>)
 800261e:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8002622:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002626:	4b0d      	ldr	r3, [pc, #52]	; (800265c <unpack_cmd+0x160>)
 8002628:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800262c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002630:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002632:	f103 0410 	add.w	r4, r3, #16
 8002636:	210c      	movs	r1, #12
 8002638:	eef0 0a67 	vmov.f32	s1, s15
 800263c:	eeb0 0a66 	vmov.f32	s0, s13
 8002640:	6878      	ldr	r0, [r7, #4]
 8002642:	f002 fc7b 	bl	8004f3c <uint_to_float>
 8002646:	eef0 7a40 	vmov.f32	s15, s0
 800264a:	edc4 7a00 	vstr	s15, [r4]

    }
 800264e:	bf00      	nop
 8002650:	371c      	adds	r7, #28
 8002652:	46bd      	mov	sp, r7
 8002654:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8002658:	b004      	add	sp, #16
 800265a:	4770      	bx	lr
 800265c:	2000130c 	.word	0x2000130c
 8002660:	00000000 	.word	0x00000000

08002664 <load_from_flash>:


/**
  * @brief  Loads floats and ints from flash memory into global arrays
  */
void load_from_flash(){
 8002664:	b480      	push	{r7}
 8002666:	b093      	sub	sp, #76	; 0x4c
 8002668:	af00      	add	r7, sp, #0
    for(int i = 0;i<FLOATSCOUNT;i=i+2){
 800266a:	2300      	movs	r3, #0
 800266c:	647b      	str	r3, [r7, #68]	; 0x44
 800266e:	e02f      	b.n	80026d0 <load_from_flash+0x6c>
    	uint32_t address = FLOATS_ADDR + i*4;
 8002670:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002672:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 8002676:	f503 33fb 	add.w	r3, r3, #128512	; 0x1f600
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	627b      	str	r3, [r7, #36]	; 0x24
    	uint64_t doubleWord = *((uint64_t*)(address));
 800267e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002684:	e9c7 2306 	strd	r2, r3, [r7, #24]

    	uint32_t word1 = doubleWord&0x00000000ffffffff;
 8002688:	69bb      	ldr	r3, [r7, #24]
 800268a:	60fb      	str	r3, [r7, #12]
    	uint32_t word2 = (doubleWord&0xffffffff00000000) >> 32;
 800268c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002690:	f04f 0200 	mov.w	r2, #0
 8002694:	f04f 0300 	mov.w	r3, #0
 8002698:	000a      	movs	r2, r1
 800269a:	2300      	movs	r3, #0
 800269c:	4613      	mov	r3, r2
 800269e:	60bb      	str	r3, [r7, #8]

    	float float1 = *((float*)(&word1));
 80026a0:	f107 030c 	add.w	r3, r7, #12
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	617b      	str	r3, [r7, #20]
    	float float2 = *((float*)(&word2));
 80026a8:	f107 0308 	add.w	r3, r7, #8
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	613b      	str	r3, [r7, #16]

    	__float_reg[i] =   float1;
 80026b0:	4a2f      	ldr	r2, [pc, #188]	; (8002770 <load_from_flash+0x10c>)
 80026b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	4413      	add	r3, r2
 80026b8:	697a      	ldr	r2, [r7, #20]
 80026ba:	601a      	str	r2, [r3, #0]
    	__float_reg[i+1] = float2;
 80026bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026be:	3301      	adds	r3, #1
 80026c0:	4a2b      	ldr	r2, [pc, #172]	; (8002770 <load_from_flash+0x10c>)
 80026c2:	009b      	lsls	r3, r3, #2
 80026c4:	4413      	add	r3, r2
 80026c6:	693a      	ldr	r2, [r7, #16]
 80026c8:	601a      	str	r2, [r3, #0]
    for(int i = 0;i<FLOATSCOUNT;i=i+2){
 80026ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026cc:	3302      	adds	r3, #2
 80026ce:	647b      	str	r3, [r7, #68]	; 0x44
 80026d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026d2:	2b3f      	cmp	r3, #63	; 0x3f
 80026d4:	ddcc      	ble.n	8002670 <load_from_flash+0xc>

    }
    for(int i = 0;i<INTSCOUNT;i=i+2){
 80026d6:	2300      	movs	r3, #0
 80026d8:	643b      	str	r3, [r7, #64]	; 0x40
 80026da:	e03e      	b.n	800275a <load_from_flash+0xf6>
    	uint32_t address = INTS_ADDR + i*4;
 80026dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	461a      	mov	r2, r3
 80026e2:	4b24      	ldr	r3, [pc, #144]	; (8002774 <load_from_flash+0x110>)
 80026e4:	4413      	add	r3, r2
 80026e6:	63fb      	str	r3, [r7, #60]	; 0x3c

    	uint64_t doubleWord = *((uint64_t*)(address));
 80026e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ee:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    	uint32_t word1 = doubleWord&0x00000000ffffffff;
 80026f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026f4:	607b      	str	r3, [r7, #4]
    	uint32_t word2 = (doubleWord&0xffffffff00000000) >> 32;
 80026f6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80026fa:	f04f 0200 	mov.w	r2, #0
 80026fe:	f04f 0300 	mov.w	r3, #0
 8002702:	000a      	movs	r2, r1
 8002704:	2300      	movs	r3, #0
 8002706:	4613      	mov	r3, r2
 8002708:	603b      	str	r3, [r7, #0]

		float int1 = *((int*)(&word1));
 800270a:	1d3b      	adds	r3, r7, #4
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	ee07 3a90 	vmov	s15, r3
 8002712:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002716:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
		float int2 = *((int*)(&word2));
 800271a:	463b      	mov	r3, r7
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	ee07 3a90 	vmov	s15, r3
 8002722:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002726:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

		__int_reg[i] =   int1;
 800272a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800272e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002732:	ee17 1a90 	vmov	r1, s15
 8002736:	4a10      	ldr	r2, [pc, #64]	; (8002778 <load_from_flash+0x114>)
 8002738:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800273a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		__int_reg[i+1] = int2;
 800273e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002740:	3301      	adds	r3, #1
 8002742:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002746:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800274a:	ee17 1a90 	vmov	r1, s15
 800274e:	4a0a      	ldr	r2, [pc, #40]	; (8002778 <load_from_flash+0x114>)
 8002750:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for(int i = 0;i<INTSCOUNT;i=i+2){
 8002754:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002756:	3302      	adds	r3, #2
 8002758:	643b      	str	r3, [r7, #64]	; 0x40
 800275a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800275c:	2bff      	cmp	r3, #255	; 0xff
 800275e:	ddbd      	ble.n	80026dc <load_from_flash+0x78>
    }
}
 8002760:	bf00      	nop
 8002762:	bf00      	nop
 8002764:	374c      	adds	r7, #76	; 0x4c
 8002766:	46bd      	mov	sp, r7
 8002768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276c:	4770      	bx	lr
 800276e:	bf00      	nop
 8002770:	2000130c 	.word	0x2000130c
 8002774:	0807d900 	.word	0x0807d900
 8002778:	20009bbc 	.word	0x20009bbc

0800277c <erase_reserved_flash>:

/**
  * @brief  Erase used page of flash memory to prepare for reprogramming
  * @retval uint32_t PageError. 0xFFFFFFFF means no problem
  */
int erase_reserved_flash(){
 800277c:	b580      	push	{r7, lr}
 800277e:	b086      	sub	sp, #24
 8002780:	af00      	add	r7, sp, #0
    FLASH_EraseInitTypeDef eraseStruct;
    eraseStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8002782:	2300      	movs	r3, #0
 8002784:	60bb      	str	r3, [r7, #8]
    eraseStruct.Banks = FLASH_BANK_2;
 8002786:	2302      	movs	r3, #2
 8002788:	60fb      	str	r3, [r7, #12]
    eraseStruct.Page = RESERVED_PAGE;
 800278a:	237b      	movs	r3, #123	; 0x7b
 800278c:	613b      	str	r3, [r7, #16]
    eraseStruct.NbPages = 5;
 800278e:	2305      	movs	r3, #5
 8002790:	617b      	str	r3, [r7, #20]
    uint32_t error;
    HAL_FLASHEx_Erase(&eraseStruct, &error);
 8002792:	1d3a      	adds	r2, r7, #4
 8002794:	f107 0308 	add.w	r3, r7, #8
 8002798:	4611      	mov	r1, r2
 800279a:	4618      	mov	r0, r3
 800279c:	f005 fff6 	bl	800878c <HAL_FLASHEx_Erase>
    printf("Leaving erase flash.");
 80027a0:	4803      	ldr	r0, [pc, #12]	; (80027b0 <erase_reserved_flash+0x34>)
 80027a2:	f00b fd03 	bl	800e1ac <iprintf>
    return error;
 80027a6:	687b      	ldr	r3, [r7, #4]
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	3718      	adds	r7, #24
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	080122e8 	.word	0x080122e8

080027b4 <save_to_flash>:
  * @brief  Saves floats and ints from global arrays into flash memory.
  * This should be done sparingly as it causes wear of flash memory and shortens it's lifespan.
  * Should it become necessary to perform this often, consider implementing some form of wear leveling.
  * @retval Zero when OK, nonzero when an error was encountered
  */
int save_to_flash(){
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b088      	sub	sp, #32
 80027b8:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef status = HAL_FLASH_Unlock();
 80027ba:	f005 feb9 	bl	8008530 <HAL_FLASH_Unlock>
 80027be:	4603      	mov	r3, r0
 80027c0:	75fb      	strb	r3, [r7, #23]
	if(status!=HAL_OK) return 1;
 80027c2:	7dfb      	ldrb	r3, [r7, #23]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d001      	beq.n	80027cc <save_to_flash+0x18>
 80027c8:	2301      	movs	r3, #1
 80027ca:	e075      	b.n	80028b8 <save_to_flash+0x104>

	status = HAL_FLASH_OB_Unlock();
 80027cc:	f005 feec 	bl	80085a8 <HAL_FLASH_OB_Unlock>
 80027d0:	4603      	mov	r3, r0
 80027d2:	75fb      	strb	r3, [r7, #23]
	if(status!=HAL_OK) return 2;
 80027d4:	7dfb      	ldrb	r3, [r7, #23]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d001      	beq.n	80027de <save_to_flash+0x2a>
 80027da:	2302      	movs	r3, #2
 80027dc:	e06c      	b.n	80028b8 <save_to_flash+0x104>

    unsigned int eraseError = erase_reserved_flash();
 80027de:	f7ff ffcd 	bl	800277c <erase_reserved_flash>
 80027e2:	4603      	mov	r3, r0
 80027e4:	613b      	str	r3, [r7, #16]
    if(eraseError!=0xFFFFFFFF) return 3;
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027ec:	d001      	beq.n	80027f2 <save_to_flash+0x3e>
 80027ee:	2303      	movs	r3, #3
 80027f0:	e062      	b.n	80028b8 <save_to_flash+0x104>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_SR_ERRORS);
 80027f2:	4b33      	ldr	r3, [pc, #204]	; (80028c0 <save_to_flash+0x10c>)
 80027f4:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
 80027f8:	611a      	str	r2, [r3, #16]

    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80027fa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80027fe:	f005 ff15 	bl	800862c <FLASH_WaitForLastOperation>
 8002802:	4603      	mov	r3, r0
 8002804:	75fb      	strb	r3, [r7, #23]
    if(status!=HAL_OK) return 5;
 8002806:	7dfb      	ldrb	r3, [r7, #23]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d001      	beq.n	8002810 <save_to_flash+0x5c>
 800280c:	2305      	movs	r3, #5
 800280e:	e053      	b.n	80028b8 <save_to_flash+0x104>

    for(int i=0;i<FLOATSCOUNT;i=i+2){
 8002810:	2300      	movs	r3, #0
 8002812:	61fb      	str	r3, [r7, #28]
 8002814:	e020      	b.n	8002858 <save_to_flash+0xa4>
        uint64_t doubleWord = *((uint64_t*) (__float_reg + i)); //read two floats from array as one uint64
 8002816:	69fb      	ldr	r3, [r7, #28]
 8002818:	009b      	lsls	r3, r3, #2
 800281a:	4a2a      	ldr	r2, [pc, #168]	; (80028c4 <save_to_flash+0x110>)
 800281c:	4413      	add	r3, r2
 800281e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002822:	e9c7 2300 	strd	r2, r3, [r7]
        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, FLOATS_ADDR + i*sizeof(float), doubleWord);
 8002826:	69fb      	ldr	r3, [r7, #28]
 8002828:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 800282c:	f503 33fb 	add.w	r3, r3, #128512	; 0x1f600
 8002830:	0099      	lsls	r1, r3, #2
 8002832:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002836:	2000      	movs	r0, #0
 8002838:	f005 fe24 	bl	8008484 <HAL_FLASH_Program>
 800283c:	4603      	mov	r3, r0
 800283e:	75fb      	strb	r3, [r7, #23]
        if(status!=HAL_OK) {printf("SaveToFlash fail writing float #%d", i);return 6;}
 8002840:	7dfb      	ldrb	r3, [r7, #23]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d005      	beq.n	8002852 <save_to_flash+0x9e>
 8002846:	69f9      	ldr	r1, [r7, #28]
 8002848:	481f      	ldr	r0, [pc, #124]	; (80028c8 <save_to_flash+0x114>)
 800284a:	f00b fcaf 	bl	800e1ac <iprintf>
 800284e:	2306      	movs	r3, #6
 8002850:	e032      	b.n	80028b8 <save_to_flash+0x104>
    for(int i=0;i<FLOATSCOUNT;i=i+2){
 8002852:	69fb      	ldr	r3, [r7, #28]
 8002854:	3302      	adds	r3, #2
 8002856:	61fb      	str	r3, [r7, #28]
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	2b3f      	cmp	r3, #63	; 0x3f
 800285c:	dddb      	ble.n	8002816 <save_to_flash+0x62>
    }

    for(int i=0;i<INTSCOUNT;i=i+2){
 800285e:	2300      	movs	r3, #0
 8002860:	61bb      	str	r3, [r7, #24]
 8002862:	e01e      	b.n	80028a2 <save_to_flash+0xee>
        uint64_t doubleWord = *((uint64_t*) (__int_reg + i));
 8002864:	69bb      	ldr	r3, [r7, #24]
 8002866:	009b      	lsls	r3, r3, #2
 8002868:	4a18      	ldr	r2, [pc, #96]	; (80028cc <save_to_flash+0x118>)
 800286a:	4413      	add	r3, r2
 800286c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002870:	e9c7 2302 	strd	r2, r3, [r7, #8]
        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, INTS_ADDR + i*sizeof(int), doubleWord);
 8002874:	69ba      	ldr	r2, [r7, #24]
 8002876:	4b16      	ldr	r3, [pc, #88]	; (80028d0 <save_to_flash+0x11c>)
 8002878:	4413      	add	r3, r2
 800287a:	0099      	lsls	r1, r3, #2
 800287c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002880:	2000      	movs	r0, #0
 8002882:	f005 fdff 	bl	8008484 <HAL_FLASH_Program>
 8002886:	4603      	mov	r3, r0
 8002888:	75fb      	strb	r3, [r7, #23]
        if(status!=HAL_OK) {printf("SaveToFlash fail writing int #%d", i);return 7;}
 800288a:	7dfb      	ldrb	r3, [r7, #23]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d005      	beq.n	800289c <save_to_flash+0xe8>
 8002890:	69b9      	ldr	r1, [r7, #24]
 8002892:	4810      	ldr	r0, [pc, #64]	; (80028d4 <save_to_flash+0x120>)
 8002894:	f00b fc8a 	bl	800e1ac <iprintf>
 8002898:	2307      	movs	r3, #7
 800289a:	e00d      	b.n	80028b8 <save_to_flash+0x104>
    for(int i=0;i<INTSCOUNT;i=i+2){
 800289c:	69bb      	ldr	r3, [r7, #24]
 800289e:	3302      	adds	r3, #2
 80028a0:	61bb      	str	r3, [r7, #24]
 80028a2:	69bb      	ldr	r3, [r7, #24]
 80028a4:	2bff      	cmp	r3, #255	; 0xff
 80028a6:	dddd      	ble.n	8002864 <save_to_flash+0xb0>
    }
    HAL_FLASH_Lock();
 80028a8:	f005 fe64 	bl	8008574 <HAL_FLASH_Lock>
    HAL_FLASH_OB_Lock();
 80028ac:	f005 fea2 	bl	80085f4 <HAL_FLASH_OB_Lock>
    printf("SaveToFlash All Ok\n");
 80028b0:	4809      	ldr	r0, [pc, #36]	; (80028d8 <save_to_flash+0x124>)
 80028b2:	f00b fd01 	bl	800e2b8 <puts>
    return 0;
 80028b6:	2300      	movs	r3, #0
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	3720      	adds	r7, #32
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	40022000 	.word	0x40022000
 80028c4:	2000130c 	.word	0x2000130c
 80028c8:	08012300 	.word	0x08012300
 80028cc:	20009bbc 	.word	0x20009bbc
 80028d0:	0201f640 	.word	0x0201f640
 80028d4:	08012324 	.word	0x08012324
 80028d8:	08012348 	.word	0x08012348

080028dc <set_dtc>:
#include "user_config.h"

#include <stdio.h>


void set_dtc(ControllerStruct *controller){
 80028dc:	b480      	push	{r7}
 80028de:	b087      	sub	sp, #28
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]

	/* Invert duty cycle if that's how hardware is configured */

	float dtc_u = controller->dtc_u;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028e8:	617b      	str	r3, [r7, #20]
	float dtc_v = controller->dtc_v;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028ee:	613b      	str	r3, [r7, #16]
	float dtc_w = controller->dtc_w;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028f4:	60fb      	str	r3, [r7, #12]

	if(INVERT_DTC){
		dtc_u = 1.0f - controller->dtc_u;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80028fc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002900:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002904:	edc7 7a05 	vstr	s15, [r7, #20]
		dtc_v = 1.0f - controller->dtc_v;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 800290e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002912:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002916:	edc7 7a04 	vstr	s15, [r7, #16]
		dtc_w = 1.0f - controller->dtc_w;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8002920:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002924:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002928:	edc7 7a03 	vstr	s15, [r7, #12]

	//printf("foc setDtcs: %f %f %f \n\r", dtc_u, dtc_v, dtc_w);


	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 800292c:	4b3b      	ldr	r3, [pc, #236]	; (8002a1c <set_dtc+0x140>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d136      	bne.n	80029a2 <set_dtc+0xc6>
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_u);
 8002934:	4b3a      	ldr	r3, [pc, #232]	; (8002a20 <set_dtc+0x144>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800293a:	ee07 3a90 	vmov	s15, r3
 800293e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002942:	edd7 7a05 	vldr	s15, [r7, #20]
 8002946:	ee67 7a27 	vmul.f32	s15, s14, s15
 800294a:	4b35      	ldr	r3, [pc, #212]	; (8002a20 <set_dtc+0x144>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002952:	ee17 2a90 	vmov	r2, s15
 8002956:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_v);
 8002958:	4b31      	ldr	r3, [pc, #196]	; (8002a20 <set_dtc+0x144>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800295e:	ee07 3a90 	vmov	s15, r3
 8002962:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002966:	edd7 7a04 	vldr	s15, [r7, #16]
 800296a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800296e:	4b2c      	ldr	r3, [pc, #176]	; (8002a20 <set_dtc+0x144>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002976:	ee17 2a90 	vmov	r2, s15
 800297a:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
 800297c:	4b28      	ldr	r3, [pc, #160]	; (8002a20 <set_dtc+0x144>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002982:	ee07 3a90 	vmov	s15, r3
 8002986:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800298a:	edd7 7a03 	vldr	s15, [r7, #12]
 800298e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002992:	4b23      	ldr	r3, [pc, #140]	; (8002a20 <set_dtc+0x144>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800299a:	ee17 2a90 	vmov	r2, s15
 800299e:	635a      	str	r2, [r3, #52]	; 0x34
	else{
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_u);
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_v);
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_w);
	}
}
 80029a0:	e035      	b.n	8002a0e <set_dtc+0x132>
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_u);
 80029a2:	4b1f      	ldr	r3, [pc, #124]	; (8002a20 <set_dtc+0x144>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029a8:	ee07 3a90 	vmov	s15, r3
 80029ac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80029b0:	edd7 7a05 	vldr	s15, [r7, #20]
 80029b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029b8:	4b19      	ldr	r3, [pc, #100]	; (8002a20 <set_dtc+0x144>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80029c0:	ee17 2a90 	vmov	r2, s15
 80029c4:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_v);
 80029c6:	4b16      	ldr	r3, [pc, #88]	; (8002a20 <set_dtc+0x144>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029cc:	ee07 3a90 	vmov	s15, r3
 80029d0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80029d4:	edd7 7a04 	vldr	s15, [r7, #16]
 80029d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029dc:	4b10      	ldr	r3, [pc, #64]	; (8002a20 <set_dtc+0x144>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80029e4:	ee17 2a90 	vmov	r2, s15
 80029e8:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_w);
 80029ea:	4b0d      	ldr	r3, [pc, #52]	; (8002a20 <set_dtc+0x144>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029f0:	ee07 3a90 	vmov	s15, r3
 80029f4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80029f8:	edd7 7a03 	vldr	s15, [r7, #12]
 80029fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a00:	4b07      	ldr	r3, [pc, #28]	; (8002a20 <set_dtc+0x144>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a08:	ee17 2a90 	vmov	r2, s15
 8002a0c:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002a0e:	bf00      	nop
 8002a10:	371c      	adds	r7, #28
 8002a12:	46bd      	mov	sp, r7
 8002a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a18:	4770      	bx	lr
 8002a1a:	bf00      	nop
 8002a1c:	20009bbc 	.word	0x20009bbc
 8002a20:	2000a130 	.word	0x2000a130

08002a24 <analog_sample>:

void analog_sample (ControllerStruct *controller){
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b082      	sub	sp, #8
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
	//don't do Vbus
	//HAL_ADC_Start(&ADC_CH_MAIN);
	//HAL_ADC_PollForConversion(&ADC_CH_MAIN, HAL_MAX_DELAY); //vbus conversion is slower, probably replace with polling IB if vbus is ever removed

	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 8002a2c:	4b2e      	ldr	r3, [pc, #184]	; (8002ae8 <analog_sample+0xc4>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d10e      	bne.n	8002a52 <analog_sample+0x2e>
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 8002a34:	482d      	ldr	r0, [pc, #180]	; (8002aec <analog_sample+0xc8>)
 8002a36:	f003 ff8f 	bl	8006958 <HAL_ADC_GetValue>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	461a      	mov	r2, r3
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	605a      	str	r2, [r3, #4]
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IB);
 8002a42:	482b      	ldr	r0, [pc, #172]	; (8002af0 <analog_sample+0xcc>)
 8002a44:	f003 ff88 	bl	8006958 <HAL_ADC_GetValue>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	609a      	str	r2, [r3, #8]
 8002a50:	e00d      	b.n	8002a6e <analog_sample+0x4a>
		//adc_ch_ic = ADC_CH_IC;
	}
	else{
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IB);
 8002a52:	4827      	ldr	r0, [pc, #156]	; (8002af0 <analog_sample+0xcc>)
 8002a54:	f003 ff80 	bl	8006958 <HAL_ADC_GetValue>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	461a      	mov	r2, r3
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	605a      	str	r2, [r3, #4]
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 8002a60:	4822      	ldr	r0, [pc, #136]	; (8002aec <analog_sample+0xc8>)
 8002a62:	f003 ff79 	bl	8006958 <HAL_ADC_GetValue>
 8002a66:	4603      	mov	r3, r0
 8002a68:	461a      	mov	r2, r3
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	609a      	str	r2, [r3, #8]
		//adc_ch_ic = ADC_CH_IB;
	}

	//controller->adc_vbus_raw = HAL_ADC_GetValue(&ADC_CH_VBUS);
	//controller->v_bus = (float)controller->adc_vbus_raw*V_SCALE;
	controller->v_bus = 24.0;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	4a20      	ldr	r2, [pc, #128]	; (8002af4 <analog_sample+0xd0>)
 8002a72:	621a      	str	r2, [r3, #32]

    controller->i_a = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);    // Calculate phase currents from ADC readings
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	685a      	ldr	r2, [r3, #4]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a7e:	1ad3      	subs	r3, r2, r3
 8002a80:	ee07 3a90 	vmov	s15, r3
 8002a84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a88:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8002af8 <analog_sample+0xd4>
 8002a8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	edc3 7a05 	vstr	s15, [r3, #20]
    controller->i_b = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	689a      	ldr	r2, [r3, #8]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	ee07 3a90 	vmov	s15, r3
 8002aa6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002aaa:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8002af8 <analog_sample+0xd4>
 8002aae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	edc3 7a06 	vstr	s15, [r3, #24]
    controller->i_c = -controller->i_a - controller->i_b;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	edd3 7a05 	vldr	s15, [r3, #20]
 8002abe:	eeb1 7a67 	vneg.f32	s14, s15
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	edd3 7a06 	vldr	s15, [r3, #24]
 8002ac8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	edc3 7a07 	vstr	s15, [r3, #28]

    HAL_ADC_Start(&ADC_CH_IA);
 8002ad2:	4806      	ldr	r0, [pc, #24]	; (8002aec <analog_sample+0xc8>)
 8002ad4:	f003 fe5c 	bl	8006790 <HAL_ADC_Start>
    HAL_ADC_Start(&ADC_CH_IB);
 8002ad8:	4805      	ldr	r0, [pc, #20]	; (8002af0 <analog_sample+0xcc>)
 8002ada:	f003 fe59 	bl	8006790 <HAL_ADC_Start>

}
 8002ade:	bf00      	nop
 8002ae0:	3708      	adds	r7, #8
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	20009bbc 	.word	0x20009bbc
 8002aec:	20000f28 	.word	0x20000f28
 8002af0:	20000ebc 	.word	0x20000ebc
 8002af4:	41c00000 	.word	0x41c00000
 8002af8:	3ca50000 	.word	0x3ca50000

08002afc <abc>:

void abc( float theta, float d, float q, float *a, float *b, float *c){
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b088      	sub	sp, #32
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	ed87 0a05 	vstr	s0, [r7, #20]
 8002b06:	edc7 0a04 	vstr	s1, [r7, #16]
 8002b0a:	ed87 1a03 	vstr	s2, [r7, #12]
 8002b0e:	60b8      	str	r0, [r7, #8]
 8002b10:	6079      	str	r1, [r7, #4]
 8002b12:	603a      	str	r2, [r7, #0]
    /* Inverse DQ0 Transform
    Phase current amplitude = lengh of dq vector
    i.e. iq = 1, id = 0, peak phase current of 1 */

    float cf = cos_lut(theta);
 8002b14:	ed97 0a05 	vldr	s0, [r7, #20]
 8002b18:	f002 fa7c 	bl	8005014 <cos_lut>
 8002b1c:	ed87 0a07 	vstr	s0, [r7, #28]
    float sf = sin_lut(theta);
 8002b20:	ed97 0a05 	vldr	s0, [r7, #20]
 8002b24:	f002 fa3c 	bl	8004fa0 <sin_lut>
 8002b28:	ed87 0a06 	vstr	s0, [r7, #24]

    *a = cf*d - sf*q;
 8002b2c:	ed97 7a07 	vldr	s14, [r7, #28]
 8002b30:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b34:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b38:	edd7 6a06 	vldr	s13, [r7, #24]
 8002b3c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	edc3 7a00 	vstr	s15, [r3]
    *b = (SQRT3_2*sf-.5f*cf)*d - (-SQRT3_2*cf-.5f*sf)*q;
 8002b4e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b52:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8002bfc <abc+0x100>
 8002b56:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002b5a:	edd7 7a07 	vldr	s15, [r7, #28]
 8002b5e:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002b62:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002b66:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b6a:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b6e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b72:	edd7 7a07 	vldr	s15, [r7, #28]
 8002b76:	eddf 6a22 	vldr	s13, [pc, #136]	; 8002c00 <abc+0x104>
 8002b7a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002b7e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b82:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002b86:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002b8a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002b8e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b92:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b96:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	edc3 7a00 	vstr	s15, [r3]
    *c = (-SQRT3_2*sf-.5f*cf)*d - (SQRT3_2*cf-.5f*sf)*q;
 8002ba0:	edd7 7a06 	vldr	s15, [r7, #24]
 8002ba4:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8002c00 <abc+0x104>
 8002ba8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002bac:	edd7 7a07 	vldr	s15, [r7, #28]
 8002bb0:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002bb4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002bb8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002bbc:	edd7 7a04 	vldr	s15, [r7, #16]
 8002bc0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002bc4:	edd7 7a07 	vldr	s15, [r7, #28]
 8002bc8:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8002bfc <abc+0x100>
 8002bcc:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002bd0:	edd7 7a06 	vldr	s15, [r7, #24]
 8002bd4:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002bd8:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002bdc:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002be0:	edd7 7a03 	vldr	s15, [r7, #12]
 8002be4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002be8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	edc3 7a00 	vstr	s15, [r3]
    }
 8002bf2:	bf00      	nop
 8002bf4:	3720      	adds	r7, #32
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	3f5db3d7 	.word	0x3f5db3d7
 8002c00:	bf5db3d7 	.word	0xbf5db3d7

08002c04 <dq0>:


void dq0(float theta, float a, float b, float c, float *d, float *q){
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b088      	sub	sp, #32
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	ed87 0a05 	vstr	s0, [r7, #20]
 8002c0e:	edc7 0a04 	vstr	s1, [r7, #16]
 8002c12:	ed87 1a03 	vstr	s2, [r7, #12]
 8002c16:	edc7 1a02 	vstr	s3, [r7, #8]
 8002c1a:	6078      	str	r0, [r7, #4]
 8002c1c:	6039      	str	r1, [r7, #0]
    /* DQ0 Transform
    Phase current amplitude = lengh of dq vector
    i.e. iq = 1, id = 0, peak phase current of 1*/

    float cf = cos_lut(theta);
 8002c1e:	ed97 0a05 	vldr	s0, [r7, #20]
 8002c22:	f002 f9f7 	bl	8005014 <cos_lut>
 8002c26:	ed87 0a07 	vstr	s0, [r7, #28]
    float sf = sin_lut(theta);
 8002c2a:	ed97 0a05 	vldr	s0, [r7, #20]
 8002c2e:	f002 f9b7 	bl	8004fa0 <sin_lut>
 8002c32:	ed87 0a06 	vstr	s0, [r7, #24]

    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 8002c36:	ed97 7a07 	vldr	s14, [r7, #28]
 8002c3a:	edd7 7a04 	vldr	s15, [r7, #16]
 8002c3e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c42:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c46:	eddf 6a34 	vldr	s13, [pc, #208]	; 8002d18 <dq0+0x114>
 8002c4a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002c4e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c52:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002c56:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002c5a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002c5e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c66:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c6a:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c6e:	eddf 6a2b 	vldr	s13, [pc, #172]	; 8002d1c <dq0+0x118>
 8002c72:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002c76:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c7a:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002c7e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002c82:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002c86:	edd7 7a02 	vldr	s15, [r7, #8]
 8002c8a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c92:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8002d20 <dq0+0x11c>
 8002c96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	edc3 7a00 	vstr	s15, [r3]
    *q = 0.6666667f*(-sf*a - (-SQRT3_2*cf-.5f*sf)*b - (SQRT3_2*cf-.5f*sf)*c);
 8002ca0:	edd7 7a06 	vldr	s15, [r7, #24]
 8002ca4:	eeb1 7a67 	vneg.f32	s14, s15
 8002ca8:	edd7 7a04 	vldr	s15, [r7, #16]
 8002cac:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002cb0:	edd7 7a07 	vldr	s15, [r7, #28]
 8002cb4:	eddf 6a19 	vldr	s13, [pc, #100]	; 8002d1c <dq0+0x118>
 8002cb8:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002cbc:	edd7 7a06 	vldr	s15, [r7, #24]
 8002cc0:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002cc4:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002cc8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002ccc:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cd0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cd4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002cd8:	edd7 7a07 	vldr	s15, [r7, #28]
 8002cdc:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8002d18 <dq0+0x114>
 8002ce0:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002ce4:	edd7 7a06 	vldr	s15, [r7, #24]
 8002ce8:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002cec:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002cf0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002cf4:	edd7 7a02 	vldr	s15, [r7, #8]
 8002cf8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cfc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d00:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002d20 <dq0+0x11c>
 8002d04:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	edc3 7a00 	vstr	s15, [r3]

    }
 8002d0e:	bf00      	nop
 8002d10:	3720      	adds	r7, #32
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	3f5db3d7 	.word	0x3f5db3d7
 8002d1c:	bf5db3d7 	.word	0xbf5db3d7
 8002d20:	3f2aaaab 	.word	0x3f2aaaab

08002d24 <svm>:

void svm(float v_max, float u, float v, float w, float *dtc_u, float *dtc_v, float *dtc_w){
 8002d24:	b580      	push	{r7, lr}
 8002d26:	ed2d 8b02 	vpush	{d8}
 8002d2a:	b08a      	sub	sp, #40	; 0x28
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	ed87 0a07 	vstr	s0, [r7, #28]
 8002d32:	edc7 0a06 	vstr	s1, [r7, #24]
 8002d36:	ed87 1a05 	vstr	s2, [r7, #20]
 8002d3a:	edc7 1a04 	vstr	s3, [r7, #16]
 8002d3e:	60f8      	str	r0, [r7, #12]
 8002d40:	60b9      	str	r1, [r7, #8]
 8002d42:	607a      	str	r2, [r7, #4]
    /* Space Vector Modulation
     u,v,w amplitude = v_bus for full modulation depth */

    float v_offset = (fminf3(u, v, w) + fmaxf3(u, v, w))*0.5f;
 8002d44:	ed97 1a04 	vldr	s2, [r7, #16]
 8002d48:	edd7 0a05 	vldr	s1, [r7, #20]
 8002d4c:	ed97 0a06 	vldr	s0, [r7, #24]
 8002d50:	f002 f877 	bl	8004e42 <fminf3>
 8002d54:	eeb0 8a40 	vmov.f32	s16, s0
 8002d58:	ed97 1a04 	vldr	s2, [r7, #16]
 8002d5c:	edd7 0a05 	vldr	s1, [r7, #20]
 8002d60:	ed97 0a06 	vldr	s0, [r7, #24]
 8002d64:	f002 f839 	bl	8004dda <fmaxf3>
 8002d68:	eef0 7a40 	vmov.f32	s15, s0
 8002d6c:	ee78 7a27 	vadd.f32	s15, s16, s15
 8002d70:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002d74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d78:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    float v_midpoint = .5f*(DTC_MAX+DTC_MIN);
 8002d7c:	4b41      	ldr	r3, [pc, #260]	; (8002e84 <svm+0x160>)
 8002d7e:	623b      	str	r3, [r7, #32]

    *dtc_u = fast_fminf(fast_fmaxf((.5f*(u -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002d80:	ed97 7a06 	vldr	s14, [r7, #24]
 8002d84:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002d88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d8c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002d90:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d94:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8002e88 <svm+0x164>
 8002d98:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002d9c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002da0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002da4:	edd7 7a08 	vldr	s15, [r7, #32]
 8002da8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dac:	eddf 0a37 	vldr	s1, [pc, #220]	; 8002e8c <svm+0x168>
 8002db0:	eeb0 0a67 	vmov.f32	s0, s15
 8002db4:	f001 ffd9 	bl	8004d6a <fast_fmaxf>
 8002db8:	eef0 7a40 	vmov.f32	s15, s0
 8002dbc:	eddf 0a34 	vldr	s1, [pc, #208]	; 8002e90 <svm+0x16c>
 8002dc0:	eeb0 0a67 	vmov.f32	s0, s15
 8002dc4:	f001 ffed 	bl	8004da2 <fast_fminf>
 8002dc8:	eef0 7a40 	vmov.f32	s15, s0
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	edc3 7a00 	vstr	s15, [r3]
    *dtc_v = fast_fminf(fast_fmaxf((.5f*(v -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002dd2:	ed97 7a05 	vldr	s14, [r7, #20]
 8002dd6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002dda:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dde:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002de2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002de6:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8002e88 <svm+0x164>
 8002dea:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002dee:	edd7 7a07 	vldr	s15, [r7, #28]
 8002df2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002df6:	edd7 7a08 	vldr	s15, [r7, #32]
 8002dfa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dfe:	eddf 0a23 	vldr	s1, [pc, #140]	; 8002e8c <svm+0x168>
 8002e02:	eeb0 0a67 	vmov.f32	s0, s15
 8002e06:	f001 ffb0 	bl	8004d6a <fast_fmaxf>
 8002e0a:	eef0 7a40 	vmov.f32	s15, s0
 8002e0e:	eddf 0a20 	vldr	s1, [pc, #128]	; 8002e90 <svm+0x16c>
 8002e12:	eeb0 0a67 	vmov.f32	s0, s15
 8002e16:	f001 ffc4 	bl	8004da2 <fast_fminf>
 8002e1a:	eef0 7a40 	vmov.f32	s15, s0
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	edc3 7a00 	vstr	s15, [r3]
    *dtc_w = fast_fminf(fast_fmaxf((.5f*(w -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002e24:	ed97 7a04 	vldr	s14, [r7, #16]
 8002e28:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002e2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e30:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002e34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e38:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8002e88 <svm+0x164>
 8002e3c:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002e40:	edd7 7a07 	vldr	s15, [r7, #28]
 8002e44:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e48:	edd7 7a08 	vldr	s15, [r7, #32]
 8002e4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e50:	eddf 0a0e 	vldr	s1, [pc, #56]	; 8002e8c <svm+0x168>
 8002e54:	eeb0 0a67 	vmov.f32	s0, s15
 8002e58:	f001 ff87 	bl	8004d6a <fast_fmaxf>
 8002e5c:	eef0 7a40 	vmov.f32	s15, s0
 8002e60:	eddf 0a0b 	vldr	s1, [pc, #44]	; 8002e90 <svm+0x16c>
 8002e64:	eeb0 0a67 	vmov.f32	s0, s15
 8002e68:	f001 ff9b 	bl	8004da2 <fast_fminf>
 8002e6c:	eef0 7a40 	vmov.f32	s15, s0
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	edc3 7a00 	vstr	s15, [r3]

    }
 8002e76:	bf00      	nop
 8002e78:	3728      	adds	r7, #40	; 0x28
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	ecbd 8b02 	vpop	{d8}
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	3ef0a3d7 	.word	0x3ef0a3d7
 8002e88:	3f933333 	.word	0x3f933333
 8002e8c:	00000000 	.word	0x00000000
 8002e90:	3f70a3d7 	.word	0x3f70a3d7

08002e94 <zero_current>:

void zero_current(ControllerStruct *controller){
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b086      	sub	sp, #24
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
	/* Measure zero-current ADC offset */

    int adc_a_offset = 0;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	617b      	str	r3, [r7, #20]
    int adc_b_offset = 0;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	613b      	str	r3, [r7, #16]
    int n = 1000;
 8002ea4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ea8:	60bb      	str	r3, [r7, #8]
    controller->dtc_u = 0.f;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	f04f 0200 	mov.w	r2, #0
 8002eb0:	659a      	str	r2, [r3, #88]	; 0x58
    controller->dtc_v = 0.f;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	f04f 0200 	mov.w	r2, #0
 8002eb8:	65da      	str	r2, [r3, #92]	; 0x5c
    controller->dtc_w = 0.f;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	f04f 0200 	mov.w	r2, #0
 8002ec0:	661a      	str	r2, [r3, #96]	; 0x60
    set_dtc(controller);
 8002ec2:	6878      	ldr	r0, [r7, #4]
 8002ec4:	f7ff fd0a 	bl	80028dc <set_dtc>

    for (int i = 0; i<n; i++){               // Average n samples
 8002ec8:	2300      	movs	r3, #0
 8002eca:	60fb      	str	r3, [r7, #12]
 8002ecc:	e00f      	b.n	8002eee <zero_current+0x5a>
    	analog_sample(controller);
 8002ece:	6878      	ldr	r0, [r7, #4]
 8002ed0:	f7ff fda8 	bl	8002a24 <analog_sample>
    	adc_a_offset +=  controller->adc_a_raw;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	697a      	ldr	r2, [r7, #20]
 8002eda:	4413      	add	r3, r2
 8002edc:	617b      	str	r3, [r7, #20]
    	adc_b_offset += controller->adc_b_raw;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	693a      	ldr	r2, [r7, #16]
 8002ee4:	4413      	add	r3, r2
 8002ee6:	613b      	str	r3, [r7, #16]
    for (int i = 0; i<n; i++){               // Average n samples
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	3301      	adds	r3, #1
 8002eec:	60fb      	str	r3, [r7, #12]
 8002eee:	68fa      	ldr	r2, [r7, #12]
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	dbeb      	blt.n	8002ece <zero_current+0x3a>
     }
    controller->adc_a_offset = adc_a_offset/n;
 8002ef6:	697a      	ldr	r2, [r7, #20]
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	fb92 f2f3 	sdiv	r2, r2, r3
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    controller->adc_b_offset = adc_b_offset/n;
 8002f04:	693a      	ldr	r2, [r7, #16]
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	fb92 f2f3 	sdiv	r2, r2, r3
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

    }
 8002f12:	bf00      	nop
 8002f14:	3718      	adds	r7, #24
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
	...

08002f1c <init_controller_params>:

void init_controller_params(ControllerStruct *controller){
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b084      	sub	sp, #16
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]

	controller->ki_d = KI_D;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	4a42      	ldr	r2, [pc, #264]	; (8003030 <init_controller_params+0x114>)
 8002f28:	679a      	str	r2, [r3, #120]	; 0x78
    controller->ki_q = KI_Q;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	4a40      	ldr	r2, [pc, #256]	; (8003030 <init_controller_params+0x114>)
 8002f2e:	67da      	str	r2, [r3, #124]	; 0x7c
    controller->k_d = K_SCALE*I_BW;
 8002f30:	4b40      	ldr	r3, [pc, #256]	; (8003034 <init_controller_params+0x118>)
 8002f32:	edd3 7a02 	vldr	s15, [r3, #8]
 8002f36:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8003038 <init_controller_params+0x11c>
 8002f3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
    controller->k_q = K_SCALE*I_BW;
 8002f44:	4b3b      	ldr	r3, [pc, #236]	; (8003034 <init_controller_params+0x118>)
 8002f46:	edd3 7a02 	vldr	s15, [r3, #8]
 8002f4a:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8003038 <init_controller_params+0x11c>
 8002f4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
    controller->alpha = 1.0f - 1.0f/(1.0f - DT*I_BW*TWO_PI_F);
 8002f58:	4b36      	ldr	r3, [pc, #216]	; (8003034 <init_controller_params+0x118>)
 8002f5a:	edd3 7a02 	vldr	s15, [r3, #8]
 8002f5e:	ed9f 7a37 	vldr	s14, [pc, #220]	; 800303c <init_controller_params+0x120>
 8002f62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f66:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8003040 <init_controller_params+0x124>
 8002f6a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f6e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002f72:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f76:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002f7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f7e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002f82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
    controller->ki_fw = .1f*controller->ki_d;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8002f92:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8003044 <init_controller_params+0x128>
 8002f96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	edc3 7a20 	vstr	s15, [r3, #128]	; 0x80
    controller->phase_order = PHASE_ORDER;
 8002fa0:	4b29      	ldr	r3, [pc, #164]	; (8003048 <init_controller_params+0x12c>)
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 8002faa:	2300      	movs	r3, #0
 8002fac:	60fb      	str	r3, [r7, #12]
 8002fae:	e036      	b.n	800301e <init_controller_params+0x102>
    {
        controller->inverter_tab[i] = 1.0f + 1.2f*exp(-0.0078125f*i/.032f);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	ee07 3a90 	vmov	s15, r3
 8002fb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002fba:	ed9f 7a24 	vldr	s14, [pc, #144]	; 800304c <init_controller_params+0x130>
 8002fbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002fc2:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8003050 <init_controller_params+0x134>
 8002fc6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002fca:	ee16 0a90 	vmov	r0, s13
 8002fce:	f7fd fae3 	bl	8000598 <__aeabi_f2d>
 8002fd2:	4602      	mov	r2, r0
 8002fd4:	460b      	mov	r3, r1
 8002fd6:	ec43 2b10 	vmov	d0, r2, r3
 8002fda:	f00e fded 	bl	8011bb8 <exp>
 8002fde:	ec51 0b10 	vmov	r0, r1, d0
 8002fe2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002fe6:	4b1b      	ldr	r3, [pc, #108]	; (8003054 <init_controller_params+0x138>)
 8002fe8:	f7fd fb2e 	bl	8000648 <__aeabi_dmul>
 8002fec:	4602      	mov	r2, r0
 8002fee:	460b      	mov	r3, r1
 8002ff0:	4610      	mov	r0, r2
 8002ff2:	4619      	mov	r1, r3
 8002ff4:	f04f 0200 	mov.w	r2, #0
 8002ff8:	4b17      	ldr	r3, [pc, #92]	; (8003058 <init_controller_params+0x13c>)
 8002ffa:	f7fd f96f 	bl	80002dc <__adddf3>
 8002ffe:	4602      	mov	r2, r0
 8003000:	460b      	mov	r3, r1
 8003002:	4610      	mov	r0, r2
 8003004:	4619      	mov	r1, r3
 8003006:	f7fd fe17 	bl	8000c38 <__aeabi_d2f>
 800300a:	4601      	mov	r1, r0
 800300c:	687a      	ldr	r2, [r7, #4]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	333c      	adds	r3, #60	; 0x3c
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	4413      	add	r3, r2
 8003016:	6019      	str	r1, [r3, #0]
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	3301      	adds	r3, #1
 800301c:	60fb      	str	r3, [r7, #12]
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	2b7f      	cmp	r3, #127	; 0x7f
 8003022:	ddc5      	ble.n	8002fb0 <init_controller_params+0x94>
    }

    }
 8003024:	bf00      	nop
 8003026:	bf00      	nop
 8003028:	3710      	adds	r7, #16
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}
 800302e:	bf00      	nop
 8003030:	3d3851ec 	.word	0x3d3851ec
 8003034:	2000130c 	.word	0x2000130c
 8003038:	38d1b717 	.word	0x38d1b717
 800303c:	37f34507 	.word	0x37f34507
 8003040:	40c90fdb 	.word	0x40c90fdb
 8003044:	3dcccccd 	.word	0x3dcccccd
 8003048:	20009bbc 	.word	0x20009bbc
 800304c:	bc000000 	.word	0xbc000000
 8003050:	3d03126f 	.word	0x3d03126f
 8003054:	3ff33333 	.word	0x3ff33333
 8003058:	3ff00000 	.word	0x3ff00000

0800305c <reset_foc>:

void reset_foc(ControllerStruct *controller){
 800305c:	b480      	push	{r7}
 800305e:	b083      	sub	sp, #12
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]

	TIM_PWM.Instance->CCR3 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8003064:	4b36      	ldr	r3, [pc, #216]	; (8003140 <reset_foc+0xe4>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800306a:	ee07 3a90 	vmov	s15, r3
 800306e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003072:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003076:	ee67 7a87 	vmul.f32	s15, s15, s14
 800307a:	4b31      	ldr	r3, [pc, #196]	; (8003140 <reset_foc+0xe4>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003082:	ee17 2a90 	vmov	r2, s15
 8003086:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM_PWM.Instance->CCR1 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8003088:	4b2d      	ldr	r3, [pc, #180]	; (8003140 <reset_foc+0xe4>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800308e:	ee07 3a90 	vmov	s15, r3
 8003092:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003096:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800309a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800309e:	4b28      	ldr	r3, [pc, #160]	; (8003140 <reset_foc+0xe4>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80030a6:	ee17 2a90 	vmov	r2, s15
 80030aa:	635a      	str	r2, [r3, #52]	; 0x34
	TIM_PWM.Instance->CCR2 = ((TIM_PWM.Instance->ARR))*(0.5f);
 80030ac:	4b24      	ldr	r3, [pc, #144]	; (8003140 <reset_foc+0xe4>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030b2:	ee07 3a90 	vmov	s15, r3
 80030b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030ba:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80030be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030c2:	4b1f      	ldr	r3, [pc, #124]	; (8003140 <reset_foc+0xe4>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80030ca:	ee17 2a90 	vmov	r2, s15
 80030ce:	639a      	str	r2, [r3, #56]	; 0x38
    controller->i_d_des = 0;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	f04f 0200 	mov.w	r2, #0
 80030d6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    controller->i_q_des = 0;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	f04f 0200 	mov.w	r2, #0
 80030e0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    controller->i_d = 0;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	f04f 0200 	mov.w	r2, #0
 80030ea:	63da      	str	r2, [r3, #60]	; 0x3c
    controller->i_q = 0;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	f04f 0200 	mov.w	r2, #0
 80030f2:	641a      	str	r2, [r3, #64]	; 0x40
    controller->i_q_filt = 0;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	f04f 0200 	mov.w	r2, #0
 80030fa:	645a      	str	r2, [r3, #68]	; 0x44
    controller->q_int = 0;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	f04f 0200 	mov.w	r2, #0
 8003102:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    controller->d_int = 0;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	f04f 0200 	mov.w	r2, #0
 800310c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    controller->v_q = 0;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	f04f 0200 	mov.w	r2, #0
 8003116:	655a      	str	r2, [r3, #84]	; 0x54
    controller->v_d = 0;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	f04f 0200 	mov.w	r2, #0
 800311e:	651a      	str	r2, [r3, #80]	; 0x50
    controller->fw_int = 0;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	f04f 0200 	mov.w	r2, #0
 8003126:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
    controller->otw_flag = 0;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2200      	movs	r2, #0
 800312e:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8

    }
 8003132:	bf00      	nop
 8003134:	370c      	adds	r7, #12
 8003136:	46bd      	mov	sp, r7
 8003138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313c:	4770      	bx	lr
 800313e:	bf00      	nop
 8003140:	2000a130 	.word	0x2000a130

08003144 <field_weaken>:
    float val2 = controller->inverter_tab[index+1];
    return val1 + (val2 - val1)*(duty*128.0f - (float)index);
}

void field_weaken(ControllerStruct *controller)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
       /// Field Weakening ///

       controller->fw_int += .005f*(controller->v_max - controller->v_ref);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	ed93 7a39 	vldr	s14, [r3, #228]	; 0xe4
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	edd3 6a37 	vldr	s13, [r3, #220]	; 0xdc
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 800315e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003162:	eddf 6a30 	vldr	s13, [pc, #192]	; 8003224 <field_weaken+0xe0>
 8003166:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800316a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	edc3 7a39 	vstr	s15, [r3, #228]	; 0xe4
       controller->fw_int = fast_fmaxf(fast_fminf(controller->fw_int, 0.0f), -I_FW_MAX);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	edd3 7a39 	vldr	s15, [r3, #228]	; 0xe4
 800317a:	eddf 0a2b 	vldr	s1, [pc, #172]	; 8003228 <field_weaken+0xe4>
 800317e:	eeb0 0a67 	vmov.f32	s0, s15
 8003182:	f001 fe0e 	bl	8004da2 <fast_fminf>
 8003186:	eeb0 7a40 	vmov.f32	s14, s0
 800318a:	4b28      	ldr	r3, [pc, #160]	; (800322c <field_weaken+0xe8>)
 800318c:	edd3 7a06 	vldr	s15, [r3, #24]
 8003190:	eef1 7a67 	vneg.f32	s15, s15
 8003194:	eef0 0a67 	vmov.f32	s1, s15
 8003198:	eeb0 0a47 	vmov.f32	s0, s14
 800319c:	f001 fde5 	bl	8004d6a <fast_fmaxf>
 80031a0:	eef0 7a40 	vmov.f32	s15, s0
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	edc3 7a39 	vstr	s15, [r3, #228]	; 0xe4
       controller->i_d_des = controller->fw_int;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
       float q_max = sqrtf(controller->i_max*controller->i_max - controller->i_d_des*controller->i_d_des);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	ed93 7a3b 	vldr	s14, [r3, #236]	; 0xec
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	edd3 7a3b 	vldr	s15, [r3, #236]	; 0xec
 80031c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	edd3 6a28 	vldr	s13, [r3, #160]	; 0xa0
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 80031d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031da:	eeb0 0a67 	vmov.f32	s0, s15
 80031de:	f00e fd65 	bl	8011cac <sqrtf>
 80031e2:	ed87 0a03 	vstr	s0, [r7, #12]
       controller->i_q_des = fast_fmaxf(fast_fminf(controller->i_q_des, q_max), -q_max);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 80031ec:	edd7 0a03 	vldr	s1, [r7, #12]
 80031f0:	eeb0 0a67 	vmov.f32	s0, s15
 80031f4:	f001 fdd5 	bl	8004da2 <fast_fminf>
 80031f8:	eeb0 7a40 	vmov.f32	s14, s0
 80031fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8003200:	eef1 7a67 	vneg.f32	s15, s15
 8003204:	eef0 0a67 	vmov.f32	s1, s15
 8003208:	eeb0 0a47 	vmov.f32	s0, s14
 800320c:	f001 fdad 	bl	8004d6a <fast_fmaxf>
 8003210:	eef0 7a40 	vmov.f32	s15, s0
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	edc3 7a29 	vstr	s15, [r3, #164]	; 0xa4


}
 800321a:	bf00      	nop
 800321c:	3710      	adds	r7, #16
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}
 8003222:	bf00      	nop
 8003224:	3ba3d70a 	.word	0x3ba3d70a
 8003228:	00000000 	.word	0x00000000
 800322c:	2000130c 	.word	0x2000130c

08003230 <commutate>:
void commutate(ControllerStruct *controller, EncoderStruct *encoder)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b088      	sub	sp, #32
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
 8003238:	6039      	str	r1, [r7, #0]
	/* Do Field Oriented Control */

		controller->theta_elec = encoder->elec_angle;
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	62da      	str	r2, [r3, #44]	; 0x2c
		controller->dtheta_elec = encoder->elec_velocity;
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	635a      	str	r2, [r3, #52]	; 0x34
		controller->dtheta_mech = encoder->velocity*GR;
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 8003250:	4bd7      	ldr	r3, [pc, #860]	; (80035b0 <commutate+0x380>)
 8003252:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8003256:	ee67 7a27 	vmul.f32	s15, s14, s15
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		controller->theta_mech = encoder->angle_multiturn[0]/GR;
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	edd3 6a03 	vldr	s13, [r3, #12]
 8003266:	4bd2      	ldr	r3, [pc, #840]	; (80035b0 <commutate+0x380>)
 8003268:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 800326c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

       /// Commutation  ///
       dq0(controller->theta_elec, controller->i_a, controller->i_b, controller->i_c, &controller->i_d, &controller->i_q);    //dq0 transform on currents - 3.8 us
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	ed93 7a05 	vldr	s14, [r3, #20]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	edd3 6a06 	vldr	s13, [r3, #24]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	ed93 6a07 	vldr	s12, [r3, #28]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	3340      	adds	r3, #64	; 0x40
 8003298:	4619      	mov	r1, r3
 800329a:	4610      	mov	r0, r2
 800329c:	eef0 1a46 	vmov.f32	s3, s12
 80032a0:	eeb0 1a66 	vmov.f32	s2, s13
 80032a4:	eef0 0a47 	vmov.f32	s1, s14
 80032a8:	eeb0 0a67 	vmov.f32	s0, s15
 80032ac:	f7ff fcaa 	bl	8002c04 <dq0>

       controller->i_q_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_q_filt + CURRENT_FILT_ALPHA*controller->i_q;	// these aren't used for control but are sometimes nice for debugging
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80032b6:	ed9f 7abf 	vldr	s14, [pc, #764]	; 80035b4 <commutate+0x384>
 80032ba:	ee27 7a87 	vmul.f32	s14, s15, s14
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80032c4:	eddf 6abc 	vldr	s13, [pc, #752]	; 80035b8 <commutate+0x388>
 80032c8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80032cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
       controller->i_d_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_d_filt + CURRENT_FILT_ALPHA*controller->i_d;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 80032dc:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 80035b4 <commutate+0x384>
 80032e0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80032ea:	eddf 6ab3 	vldr	s13, [pc, #716]	; 80035b8 <commutate+0x388>
 80032ee:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80032f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
       controller->v_bus_filt = (1.0f-VBUS_FILT_ALPHA)*controller->v_bus_filt + VBUS_FILT_ALPHA*controller->v_bus;	// used for voltage saturation
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003302:	ed9f 7aae 	vldr	s14, [pc, #696]	; 80035bc <commutate+0x38c>
 8003306:	ee27 7a87 	vmul.f32	s14, s15, s14
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	edd3 7a08 	vldr	s15, [r3, #32]
 8003310:	eddf 6aab 	vldr	s13, [pc, #684]	; 80035c0 <commutate+0x390>
 8003314:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003318:	ee77 7a27 	vadd.f32	s15, s14, s15
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

       controller->v_max = OVERMODULATION*controller->v_bus_filt*(DTC_MAX-DTC_MIN)*SQRT1_3;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003328:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 80035c4 <commutate+0x394>
 800332c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003330:	ed9f 7aa5 	vldr	s14, [pc, #660]	; 80035c8 <commutate+0x398>
 8003334:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003338:	ed9f 7aa4 	vldr	s14, [pc, #656]	; 80035cc <commutate+0x39c>
 800333c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	edc3 7a37 	vstr	s15, [r3, #220]	; 0xdc
       controller->i_max = I_MAX; //I_MAX*(!controller->otw_flag) + I_MAX_CONT*controller->otw_flag;
 8003346:	4b9a      	ldr	r3, [pc, #616]	; (80035b0 <commutate+0x380>)
 8003348:	68da      	ldr	r2, [r3, #12]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec

       limit_norm(&controller->i_d_des, &controller->i_q_des, controller->i_max);	// 2.3 us
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	f103 02a0 	add.w	r2, r3, #160	; 0xa0
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	f103 01a4 	add.w	r1, r3, #164	; 0xa4
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	edd3 7a3b 	vldr	s15, [r3, #236]	; 0xec
 8003362:	eeb0 0a67 	vmov.f32	s0, s15
 8003366:	4610      	mov	r0, r2
 8003368:	f001 fd9f 	bl	8004eaa <limit_norm>

       /// PI Controller ///
       float i_d_error = controller->i_d_des - controller->i_d;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	ed93 7a28 	vldr	s14, [r3, #160]	; 0xa0
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8003378:	ee77 7a67 	vsub.f32	s15, s14, s15
 800337c:	edc7 7a07 	vstr	s15, [r7, #28]
       float i_q_error = controller->i_q_des - controller->i_q;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	ed93 7a29 	vldr	s14, [r3, #164]	; 0xa4
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 800338c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003390:	edc7 7a06 	vstr	s15, [r7, #24]


       // Calculate decoupling feed-forward voltages //
       float v_d_ff = 0.0f;//-controller->dtheta_elec*L_Q*controller->i_q;
 8003394:	f04f 0300 	mov.w	r3, #0
 8003398:	617b      	str	r3, [r7, #20]
       float v_q_ff = 0.0f;//controller->dtheta_elec*L_D*controller->i_d;
 800339a:	f04f 0300 	mov.w	r3, #0
 800339e:	613b      	str	r3, [r7, #16]

       controller->v_d = controller->k_d*i_d_error + controller->d_int + v_d_ff;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 80033a6:	edd7 7a07 	vldr	s15, [r7, #28]
 80033aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 80033b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80033b8:	edd7 7a05 	vldr	s15, [r7, #20]
 80033bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

       controller->v_d = fast_fmaxf(fast_fminf(controller->v_d, controller->v_max), -controller->v_max);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 80033d2:	eef0 0a47 	vmov.f32	s1, s14
 80033d6:	eeb0 0a67 	vmov.f32	s0, s15
 80033da:	f001 fce2 	bl	8004da2 <fast_fminf>
 80033de:	eeb0 7a40 	vmov.f32	s14, s0
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 80033e8:	eef1 7a67 	vneg.f32	s15, s15
 80033ec:	eef0 0a67 	vmov.f32	s1, s15
 80033f0:	eeb0 0a47 	vmov.f32	s0, s14
 80033f4:	f001 fcb9 	bl	8004d6a <fast_fmaxf>
 80033f8:	eef0 7a40 	vmov.f32	s15, s0
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

       controller->d_int += controller->k_d*controller->ki_d*i_d_error;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	ed93 7a22 	vldr	s14, [r3, #136]	; 0x88
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	edd3 6a1c 	vldr	s13, [r3, #112]	; 0x70
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8003414:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003418:	edd7 7a07 	vldr	s15, [r7, #28]
 800341c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003420:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
       controller->d_int = fast_fmaxf(fast_fminf(controller->d_int, controller->v_max), -controller->v_max);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 8003436:	eef0 0a47 	vmov.f32	s1, s14
 800343a:	eeb0 0a67 	vmov.f32	s0, s15
 800343e:	f001 fcb0 	bl	8004da2 <fast_fminf>
 8003442:	eeb0 7a40 	vmov.f32	s14, s0
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 800344c:	eef1 7a67 	vneg.f32	s15, s15
 8003450:	eef0 0a67 	vmov.f32	s1, s15
 8003454:	eeb0 0a47 	vmov.f32	s0, s14
 8003458:	f001 fc87 	bl	8004d6a <fast_fmaxf>
 800345c:	eef0 7a40 	vmov.f32	s15, s0
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
       float vq_max = sqrtf(controller->v_max*controller->v_max - controller->v_d*controller->v_d);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8003472:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8003482:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003486:	ee77 7a67 	vsub.f32	s15, s14, s15
 800348a:	eeb0 0a67 	vmov.f32	s0, s15
 800348e:	f00e fc0d 	bl	8011cac <sqrtf>
 8003492:	ed87 0a03 	vstr	s0, [r7, #12]

       controller->v_q = controller->k_q*i_q_error + controller->q_int + v_q_ff;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 800349c:	edd7 7a06 	vldr	s15, [r7, #24]
 80034a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 80034aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034ae:	edd7 7a04 	vldr	s15, [r7, #16]
 80034b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
       controller->q_int += controller->k_q*controller->ki_q*i_q_error;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	ed93 7a23 	vldr	s14, [r3, #140]	; 0x8c
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	edd3 6a1d 	vldr	s13, [r3, #116]	; 0x74
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 80034ce:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80034d2:	edd7 7a06 	vldr	s15, [r7, #24]
 80034d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
       controller->q_int = fast_fmaxf(fast_fminf(controller->q_int, controller->v_max), -controller->v_max);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 80034f0:	eef0 0a47 	vmov.f32	s1, s14
 80034f4:	eeb0 0a67 	vmov.f32	s0, s15
 80034f8:	f001 fc53 	bl	8004da2 <fast_fminf>
 80034fc:	eeb0 7a40 	vmov.f32	s14, s0
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8003506:	eef1 7a67 	vneg.f32	s15, s15
 800350a:	eef0 0a67 	vmov.f32	s1, s15
 800350e:	eeb0 0a47 	vmov.f32	s0, s14
 8003512:	f001 fc2a 	bl	8004d6a <fast_fmaxf>
 8003516:	eef0 7a40 	vmov.f32	s15, s0
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
       controller->v_ref = sqrtf(controller->v_d*controller->v_d + controller->v_q*controller->v_q);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 800352c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 800353c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003540:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003544:	eeb0 0a67 	vmov.f32	s0, s15
 8003548:	f00e fbb0 	bl	8011cac <sqrtf>
 800354c:	eef0 7a40 	vmov.f32	s15, s0
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	edc3 7a38 	vstr	s15, [r3, #224]	; 0xe0
       controller->v_q = fast_fmaxf(fast_fminf(controller->v_q, vq_max), -vq_max);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 800355c:	edd7 0a03 	vldr	s1, [r7, #12]
 8003560:	eeb0 0a67 	vmov.f32	s0, s15
 8003564:	f001 fc1d 	bl	8004da2 <fast_fminf>
 8003568:	eeb0 7a40 	vmov.f32	s14, s0
 800356c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003570:	eef1 7a67 	vneg.f32	s15, s15
 8003574:	eef0 0a67 	vmov.f32	s1, s15
 8003578:	eeb0 0a47 	vmov.f32	s0, s14
 800357c:	f001 fbf5 	bl	8004d6a <fast_fmaxf>
 8003580:	eef0 7a40 	vmov.f32	s15, s0
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54

       limit_norm(&controller->v_d, &controller->v_q, controller->v_max);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	f103 0250 	add.w	r2, r3, #80	; 0x50
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	f103 0154 	add.w	r1, r3, #84	; 0x54
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 800359c:	eeb0 0a67 	vmov.f32	s0, s15
 80035a0:	4610      	mov	r0, r2
 80035a2:	f001 fc82 	bl	8004eaa <limit_norm>

       abc(controller->theta_elec + 1.5f*DT*controller->dtheta_elec, controller->v_d, controller->v_q, &controller->v_u, &controller->v_v, &controller->v_w); //inverse dq0 transform on voltages
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	e011      	b.n	80035d4 <commutate+0x3a4>
 80035b0:	2000130c 	.word	0x2000130c
 80035b4:	3f7d70a4 	.word	0x3f7d70a4
 80035b8:	3c23d70a 	.word	0x3c23d70a
 80035bc:	3f666666 	.word	0x3f666666
 80035c0:	3dcccccd 	.word	0x3dcccccd
 80035c4:	3f933333 	.word	0x3f933333
 80035c8:	3f70a3d7 	.word	0x3f70a3d7
 80035cc:	3f13cd3a 	.word	0x3f13cd3a
 80035d0:	383673c5 	.word	0x383673c5
 80035d4:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80035d8:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 80035d0 <commutate+0x3a0>
 80035dc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80035e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	f103 0064 	add.w	r0, r3, #100	; 0x64
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	f103 0168 	add.w	r1, r3, #104	; 0x68
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	336c      	adds	r3, #108	; 0x6c
 8003600:	461a      	mov	r2, r3
 8003602:	eeb0 1a66 	vmov.f32	s2, s13
 8003606:	eef0 0a47 	vmov.f32	s1, s14
 800360a:	eeb0 0a67 	vmov.f32	s0, s15
 800360e:	f7ff fa75 	bl	8002afc <abc>
       svm(controller->v_max, controller->v_u, controller->v_v, controller->v_w, &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	edd3 6a1a 	vldr	s13, [r3, #104]	; 0x68
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	ed93 6a1b 	vldr	s12, [r3, #108]	; 0x6c
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	f103 0058 	add.w	r0, r3, #88	; 0x58
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	f103 015c 	add.w	r1, r3, #92	; 0x5c
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	3360      	adds	r3, #96	; 0x60
 800363a:	461a      	mov	r2, r3
 800363c:	eef0 1a46 	vmov.f32	s3, s12
 8003640:	eeb0 1a66 	vmov.f32	s2, s13
 8003644:	eef0 0a47 	vmov.f32	s1, s14
 8003648:	eeb0 0a67 	vmov.f32	s0, s15
 800364c:	f7ff fb6a 	bl	8002d24 <svm>

       //DEBUG zeros svm(controller->v_max, 0*(controller->v_u), 0*(controller->v_v), 0*(controller->v_w), &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation

       set_dtc(controller);
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f7ff f943 	bl	80028dc <set_dtc>

    }
 8003656:	bf00      	nop
 8003658:	3720      	adds	r7, #32
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
 800365e:	bf00      	nop

08003660 <torque_control>:


void torque_control(ControllerStruct *controller){
 8003660:	b480      	push	{r7}
 8003662:	b085      	sub	sp, #20
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]

    float torque_des = controller->kp*(controller->p_des - controller->theta_mech) + controller->t_ff + controller->kd*(controller->v_des - controller->dtheta_mech);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	ed93 7a34 	vldr	s14, [r3, #208]	; 0xd0
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	edd3 6a32 	vldr	s13, [r3, #200]	; 0xc8
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800367a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800367e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 8003688:	ee37 7a27 	vadd.f32	s14, s14, s15
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	edd3 6a35 	vldr	s13, [r3, #212]	; 0xd4
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	ed93 6a33 	vldr	s12, [r3, #204]	; 0xcc
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800369e:	ee76 7a67 	vsub.f32	s15, s12, s15
 80036a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036aa:	edc7 7a03 	vstr	s15, [r7, #12]
    controller->i_q_des = torque_des/(KT*GR);
 80036ae:	4b0d      	ldr	r3, [pc, #52]	; (80036e4 <torque_control+0x84>)
 80036b0:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 80036b4:	4b0b      	ldr	r3, [pc, #44]	; (80036e4 <torque_control+0x84>)
 80036b6:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80036ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 80036be:	edd7 6a03 	vldr	s13, [r7, #12]
 80036c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	edc3 7a29 	vstr	s15, [r3, #164]	; 0xa4
    controller->i_d_des = 0.0f;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	f04f 0200 	mov.w	r2, #0
 80036d2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

    }
 80036d6:	bf00      	nop
 80036d8:	3714      	adds	r7, #20
 80036da:	46bd      	mov	sp, r7
 80036dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e0:	4770      	bx	lr
 80036e2:	bf00      	nop
 80036e4:	2000130c 	.word	0x2000130c

080036e8 <zero_commands>:



void zero_commands(ControllerStruct * controller){
 80036e8:	b480      	push	{r7}
 80036ea:	b083      	sub	sp, #12
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
	//printf("ZERO COMMANDS!!");
	controller->t_ff = 0;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	f04f 0200 	mov.w	r2, #0
 80036f6:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	controller->kp = 0;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	f04f 0200 	mov.w	r2, #0
 8003700:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	controller->kd = 0;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	f04f 0200 	mov.w	r2, #0
 800370a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	controller->p_des = 0;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f04f 0200 	mov.w	r2, #0
 8003714:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	controller->v_des = 0;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	f04f 0200 	mov.w	r2, #0
 800371e:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	controller->i_q_des = 0;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	f04f 0200 	mov.w	r2, #0
 8003728:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
}
 800372c:	bf00      	nop
 800372e:	370c      	adds	r7, #12
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr

08003738 <run_fsm>:
#include "foc.h"
#include "math_ops.h"
#include "position_sensor.h"
#include "flash_access.h"

 void run_fsm(FSMStruct * fsmstate){
 8003738:	b590      	push	{r4, r7, lr}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
	 /* run_fsm is run every commutation interrupt cycle */

	 /* state transition management */
	 if(fsmstate->next_state != fsmstate->state){
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	785a      	ldrb	r2, [r3, #1]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	781b      	ldrb	r3, [r3, #0]
 8003748:	429a      	cmp	r2, r3
 800374a:	d00d      	beq.n	8003768 <run_fsm+0x30>
		 fsm_exit_state(fsmstate);		// safely exit the old state
 800374c:	6878      	ldr	r0, [r7, #4]
 800374e:	f000 f92b 	bl	80039a8 <fsm_exit_state>
		 if(fsmstate->ready){			// if the previous state is ready, enter the new state
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	78db      	ldrb	r3, [r3, #3]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d006      	beq.n	8003768 <run_fsm+0x30>
			 fsmstate->state = fsmstate->next_state;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	785a      	ldrb	r2, [r3, #1]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	701a      	strb	r2, [r3, #0]
			 fsm_enter_state(fsmstate);
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	f000 f8ba 	bl	80038dc <fsm_enter_state>
		 }
	 }

	 switch(fsmstate->state){
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	781b      	ldrb	r3, [r3, #0]
 800376c:	2b06      	cmp	r3, #6
 800376e:	f200 80a3 	bhi.w	80038b8 <run_fsm+0x180>
 8003772:	a201      	add	r2, pc, #4	; (adr r2, 8003778 <run_fsm+0x40>)
 8003774:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003778:	080038b7 	.word	0x080038b7
 800377c:	08003795 	.word	0x08003795
 8003780:	0800386b 	.word	0x0800386b
 8003784:	080038b9 	.word	0x080038b9
 8003788:	080038b7 	.word	0x080038b7
 800378c:	080038ad 	.word	0x080038ad
 8003790:	080038b7 	.word	0x080038b7
		 case MENU_MODE:
			 break;

		 case CALIBRATION_MODE:
			 if(!comm_encoder_cal.done_ordering){
 8003794:	4b4a      	ldr	r3, [pc, #296]	; (80038c0 <run_fsm+0x188>)
 8003796:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800379a:	2b00      	cmp	r3, #0
 800379c:	d108      	bne.n	80037b0 <run_fsm+0x78>
				 order_phases(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 800379e:	4b49      	ldr	r3, [pc, #292]	; (80038c4 <run_fsm+0x18c>)
 80037a0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80037a4:	4a46      	ldr	r2, [pc, #280]	; (80038c0 <run_fsm+0x188>)
 80037a6:	4947      	ldr	r1, [pc, #284]	; (80038c4 <run_fsm+0x18c>)
 80037a8:	4847      	ldr	r0, [pc, #284]	; (80038c8 <run_fsm+0x190>)
 80037aa:	f7fd fe49 	bl	8001440 <order_phases>
				 save_to_flash();
				 load_from_flash();
				 update_fsm(fsmstate, 27);
			 }

			 break;
 80037ae:	e083      	b.n	80038b8 <run_fsm+0x180>
			 else if(!comm_encoder_cal.done_cal){
 80037b0:	4b43      	ldr	r3, [pc, #268]	; (80038c0 <run_fsm+0x188>)
 80037b2:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d108      	bne.n	80037cc <run_fsm+0x94>
				 calibrate_encoder(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 80037ba:	4b42      	ldr	r3, [pc, #264]	; (80038c4 <run_fsm+0x18c>)
 80037bc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80037c0:	4a3f      	ldr	r2, [pc, #252]	; (80038c0 <run_fsm+0x188>)
 80037c2:	4940      	ldr	r1, [pc, #256]	; (80038c4 <run_fsm+0x18c>)
 80037c4:	4840      	ldr	r0, [pc, #256]	; (80038c8 <run_fsm+0x190>)
 80037c6:	f7fe f883 	bl	80018d0 <calibrate_encoder>
			 break;
 80037ca:	e075      	b.n	80038b8 <run_fsm+0x180>
				 E_ZERO = comm_encoder_cal.ezero;
 80037cc:	4b3c      	ldr	r3, [pc, #240]	; (80038c0 <run_fsm+0x188>)
 80037ce:	69db      	ldr	r3, [r3, #28]
 80037d0:	4a3e      	ldr	r2, [pc, #248]	; (80038cc <run_fsm+0x194>)
 80037d2:	6153      	str	r3, [r2, #20]
				 printf("E_ZERO: %d  %f\r\n", E_ZERO, TWO_PI_F*fmodf((comm_encoder.ppairs*(float)(-E_ZERO))/((float)ENC_CPR), 1.0f));
 80037d4:	4b3d      	ldr	r3, [pc, #244]	; (80038cc <run_fsm+0x194>)
 80037d6:	695c      	ldr	r4, [r3, #20]
 80037d8:	4b3b      	ldr	r3, [pc, #236]	; (80038c8 <run_fsm+0x190>)
 80037da:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 80037de:	4b3b      	ldr	r3, [pc, #236]	; (80038cc <run_fsm+0x194>)
 80037e0:	695b      	ldr	r3, [r3, #20]
 80037e2:	425b      	negs	r3, r3
 80037e4:	ee07 3a90 	vmov	s15, r3
 80037e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80037ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037f0:	eddf 6a37 	vldr	s13, [pc, #220]	; 80038d0 <run_fsm+0x198>
 80037f4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80037f8:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80037fc:	eeb0 0a47 	vmov.f32	s0, s14
 8003800:	f00e fa28 	bl	8011c54 <fmodf>
 8003804:	eef0 7a40 	vmov.f32	s15, s0
 8003808:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80038d4 <run_fsm+0x19c>
 800380c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003810:	ee17 0a90 	vmov	r0, s15
 8003814:	f7fc fec0 	bl	8000598 <__aeabi_f2d>
 8003818:	4602      	mov	r2, r0
 800381a:	460b      	mov	r3, r1
 800381c:	4621      	mov	r1, r4
 800381e:	482e      	ldr	r0, [pc, #184]	; (80038d8 <run_fsm+0x1a0>)
 8003820:	f00a fcc4 	bl	800e1ac <iprintf>
				 memcpy(&comm_encoder.offset_lut, comm_encoder_cal.lut_arr, sizeof(comm_encoder.offset_lut));
 8003824:	4a28      	ldr	r2, [pc, #160]	; (80038c8 <run_fsm+0x190>)
 8003826:	4b26      	ldr	r3, [pc, #152]	; (80038c0 <run_fsm+0x188>)
 8003828:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800382c:	332c      	adds	r3, #44	; 0x2c
 800382e:	f102 008c 	add.w	r0, r2, #140	; 0x8c
 8003832:	4619      	mov	r1, r3
 8003834:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003838:	461a      	mov	r2, r3
 800383a:	f00a f837 	bl	800d8ac <memcpy>
				 memcpy(&ENCODER_LUT, comm_encoder_cal.lut_arr, sizeof(comm_encoder_cal.lut_arr));
 800383e:	4a23      	ldr	r2, [pc, #140]	; (80038cc <run_fsm+0x194>)
 8003840:	4b1f      	ldr	r3, [pc, #124]	; (80038c0 <run_fsm+0x188>)
 8003842:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8003846:	332c      	adds	r3, #44	; 0x2c
 8003848:	f102 0018 	add.w	r0, r2, #24
 800384c:	4619      	mov	r1, r3
 800384e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003852:	461a      	mov	r2, r3
 8003854:	f00a f82a 	bl	800d8ac <memcpy>
				 save_to_flash();
 8003858:	f7fe ffac 	bl	80027b4 <save_to_flash>
				 load_from_flash();
 800385c:	f7fe ff02 	bl	8002664 <load_from_flash>
				 update_fsm(fsmstate, 27);
 8003860:	211b      	movs	r1, #27
 8003862:	6878      	ldr	r0, [r7, #4]
 8003864:	f000 f912 	bl	8003a8c <update_fsm>
			 break;
 8003868:	e026      	b.n	80038b8 <run_fsm+0x180>

		 case MOTOR_MODE:
			 /* If CAN has timed out, reset all commands */
			 if((CAN_TIMEOUT > 0 ) && (controller.timeout > CAN_TIMEOUT)){
 800386a:	4b18      	ldr	r3, [pc, #96]	; (80038cc <run_fsm+0x194>)
 800386c:	68db      	ldr	r3, [r3, #12]
 800386e:	2b00      	cmp	r3, #0
 8003870:	dd0a      	ble.n	8003888 <run_fsm+0x150>
 8003872:	4b14      	ldr	r3, [pc, #80]	; (80038c4 <run_fsm+0x18c>)
 8003874:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8003878:	4b14      	ldr	r3, [pc, #80]	; (80038cc <run_fsm+0x194>)
 800387a:	68db      	ldr	r3, [r3, #12]
 800387c:	429a      	cmp	r2, r3
 800387e:	dd03      	ble.n	8003888 <run_fsm+0x150>
				 zero_commands(&controller);
 8003880:	4810      	ldr	r0, [pc, #64]	; (80038c4 <run_fsm+0x18c>)
 8003882:	f7ff ff31 	bl	80036e8 <zero_commands>
 8003886:	e009      	b.n	800389c <run_fsm+0x164>
			 }
			 /* Otherwise, commutate */
			 else{
				 torque_control(&controller);
 8003888:	480e      	ldr	r0, [pc, #56]	; (80038c4 <run_fsm+0x18c>)
 800388a:	f7ff fee9 	bl	8003660 <torque_control>
				 field_weaken(&controller);
 800388e:	480d      	ldr	r0, [pc, #52]	; (80038c4 <run_fsm+0x18c>)
 8003890:	f7ff fc58 	bl	8003144 <field_weaken>
				 commutate(&controller, &comm_encoder);
 8003894:	490c      	ldr	r1, [pc, #48]	; (80038c8 <run_fsm+0x190>)
 8003896:	480b      	ldr	r0, [pc, #44]	; (80038c4 <run_fsm+0x18c>)
 8003898:	f7ff fcca 	bl	8003230 <commutate>
			 }
			 controller.timeout ++;
 800389c:	4b09      	ldr	r3, [pc, #36]	; (80038c4 <run_fsm+0x18c>)
 800389e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80038a2:	3301      	adds	r3, #1
 80038a4:	4a07      	ldr	r2, [pc, #28]	; (80038c4 <run_fsm+0x18c>)
 80038a6:	f8c2 30b4 	str.w	r3, [r2, #180]	; 0xb4
			 break;
 80038aa:	e005      	b.n	80038b8 <run_fsm+0x180>

		 case SETUP_MODE:
			 break;

		 case ENCODER_MODE:
			 ps_print(&comm_encoder, 100);
 80038ac:	2164      	movs	r1, #100	; 0x64
 80038ae:	4806      	ldr	r0, [pc, #24]	; (80038c8 <run_fsm+0x190>)
 80038b0:	f001 fd72 	bl	8005398 <ps_print>
			 break;
 80038b4:	e000      	b.n	80038b8 <run_fsm+0x180>
			 break;
 80038b6:	bf00      	nop

		 case INIT_TEMP_MODE:
			 break;
	 }

 }
 80038b8:	bf00      	nop
 80038ba:	370c      	adds	r7, #12
 80038bc:	46bd      	mov	sp, r7
 80038be:	bd90      	pop	{r4, r7, pc}
 80038c0:	20001700 	.word	0x20001700
 80038c4:	2000140c 	.word	0x2000140c
 80038c8:	20001068 	.word	0x20001068
 80038cc:	20009bbc 	.word	0x20009bbc
 80038d0:	47800000 	.word	0x47800000
 80038d4:	40c90fdb 	.word	0x40c90fdb
 80038d8:	0801235c 	.word	0x0801235c

080038dc <fsm_enter_state>:

 void fsm_enter_state(FSMStruct * fsmstate){
 80038dc:	b580      	push	{r7, lr}
 80038de:	b082      	sub	sp, #8
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
	 /* Called when entering a new state
	  * Do necessary setup   */

		switch(fsmstate->state){
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	781b      	ldrb	r3, [r3, #0]
 80038e8:	2b05      	cmp	r3, #5
 80038ea:	d84d      	bhi.n	8003988 <fsm_enter_state+0xac>
 80038ec:	a201      	add	r2, pc, #4	; (adr r2, 80038f4 <fsm_enter_state+0x18>)
 80038ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038f2:	bf00      	nop
 80038f4:	0800390d 	.word	0x0800390d
 80038f8:	08003943 	.word	0x08003943
 80038fc:	08003919 	.word	0x08003919
 8003900:	08003989 	.word	0x08003989
 8003904:	08003913 	.word	0x08003913
 8003908:	08003987 	.word	0x08003987
				case MENU_MODE:
				//printf("Entering Main Menu\r\n");
				enter_menu_state();
 800390c:	f000 f9e2 	bl	8003cd4 <enter_menu_state>
				break;
 8003910:	e03a      	b.n	8003988 <fsm_enter_state+0xac>
			case SETUP_MODE:
				//printf("Entering Setup\r\n");
				enter_setup_state();
 8003912:	f000 fa11 	bl	8003d38 <enter_setup_state>

				break;
 8003916:	e037      	b.n	8003988 <fsm_enter_state+0xac>
				//printf("Entering Encoder Mode\r\n");
				break;
			case MOTOR_MODE:

				//printf("Entering Motor Mode\r\n");
				HAL_GPIO_WritePin(LED2, GPIO_PIN_SET );
 8003918:	2201      	movs	r2, #1
 800391a:	2108      	movs	r1, #8
 800391c:	481c      	ldr	r0, [pc, #112]	; (8003990 <fsm_enter_state+0xb4>)
 800391e:	f005 fa19 	bl	8008d54 <HAL_GPIO_WritePin>
				reset_foc(&controller);
 8003922:	481c      	ldr	r0, [pc, #112]	; (8003994 <fsm_enter_state+0xb8>)
 8003924:	f7ff fb9a 	bl	800305c <reset_foc>
				drv_enable_gd(drv);
 8003928:	4b1b      	ldr	r3, [pc, #108]	; (8003998 <fsm_enter_state+0xbc>)
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	2100      	movs	r1, #0
 800392e:	4611      	mov	r1, r2
 8003930:	889a      	ldrh	r2, [r3, #4]
 8003932:	2300      	movs	r3, #0
 8003934:	f362 030f 	bfi	r3, r2, #0, #16
 8003938:	4608      	mov	r0, r1
 800393a:	4619      	mov	r1, r3
 800393c:	f7fe fbca 	bl	80020d4 <drv_enable_gd>
				break;
 8003940:	e022      	b.n	8003988 <fsm_enter_state+0xac>
			case CALIBRATION_MODE:
				//printf("Entering Calibration Mode\r\n");
				/* zero out all calibrations before starting */

				comm_encoder_cal.done_cal = 0;
 8003942:	4b16      	ldr	r3, [pc, #88]	; (800399c <fsm_enter_state+0xc0>)
 8003944:	2200      	movs	r2, #0
 8003946:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				comm_encoder_cal.done_ordering = 0;
 800394a:	4b14      	ldr	r3, [pc, #80]	; (800399c <fsm_enter_state+0xc0>)
 800394c:	2200      	movs	r2, #0
 800394e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				comm_encoder_cal.started = 0;
 8003952:	4b12      	ldr	r3, [pc, #72]	; (800399c <fsm_enter_state+0xc0>)
 8003954:	2200      	movs	r2, #0
 8003956:	741a      	strb	r2, [r3, #16]
				comm_encoder.e_zero = 0;
 8003958:	4b11      	ldr	r3, [pc, #68]	; (80039a0 <fsm_enter_state+0xc4>)
 800395a:	2200      	movs	r2, #0
 800395c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
				memset(&comm_encoder.offset_lut, 0, sizeof(comm_encoder.offset_lut));
 8003960:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003964:	2100      	movs	r1, #0
 8003966:	480f      	ldr	r0, [pc, #60]	; (80039a4 <fsm_enter_state+0xc8>)
 8003968:	f009 ffae 	bl	800d8c8 <memset>
				drv_enable_gd(drv);
 800396c:	4b0a      	ldr	r3, [pc, #40]	; (8003998 <fsm_enter_state+0xbc>)
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	2100      	movs	r1, #0
 8003972:	4611      	mov	r1, r2
 8003974:	889a      	ldrh	r2, [r3, #4]
 8003976:	2300      	movs	r3, #0
 8003978:	f362 030f 	bfi	r3, r2, #0, #16
 800397c:	4608      	mov	r0, r1
 800397e:	4619      	mov	r1, r3
 8003980:	f7fe fba8 	bl	80020d4 <drv_enable_gd>
				break;
 8003984:	e000      	b.n	8003988 <fsm_enter_state+0xac>
				break;
 8003986:	bf00      	nop

		}
 }
 8003988:	bf00      	nop
 800398a:	3708      	adds	r7, #8
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}
 8003990:	48000800 	.word	0x48000800
 8003994:	2000140c 	.word	0x2000140c
 8003998:	20009fe8 	.word	0x20009fe8
 800399c:	20001700 	.word	0x20001700
 80039a0:	20001068 	.word	0x20001068
 80039a4:	200010f4 	.word	0x200010f4

080039a8 <fsm_exit_state>:

 void fsm_exit_state(FSMStruct * fsmstate){
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b082      	sub	sp, #8
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
	 /* Called when exiting the current state
	  * Do necessary cleanup  */

		switch(fsmstate->state){
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	781b      	ldrb	r3, [r3, #0]
 80039b4:	2b05      	cmp	r3, #5
 80039b6:	d85e      	bhi.n	8003a76 <fsm_exit_state+0xce>
 80039b8:	a201      	add	r2, pc, #4	; (adr r2, 80039c0 <fsm_exit_state+0x18>)
 80039ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039be:	bf00      	nop
 80039c0:	080039d9 	.word	0x080039d9
 80039c4:	08003a57 	.word	0x08003a57
 80039c8:	080039f1 	.word	0x080039f1
 80039cc:	08003a77 	.word	0x08003a77
 80039d0:	080039e1 	.word	0x080039e1
 80039d4:	080039e9 	.word	0x080039e9
			case MENU_MODE:
				//printf("Leaving Main Menu\r\n");
				fsmstate->ready = 1;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2201      	movs	r2, #1
 80039dc:	70da      	strb	r2, [r3, #3]
				break;
 80039de:	e04a      	b.n	8003a76 <fsm_exit_state+0xce>
			case SETUP_MODE:
				//printf("Leaving Setup Menu\r\n");
				fsmstate->ready = 1;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2201      	movs	r2, #1
 80039e4:	70da      	strb	r2, [r3, #3]
				break;
 80039e6:	e046      	b.n	8003a76 <fsm_exit_state+0xce>
			case ENCODER_MODE:
				//printf("Leaving Encoder Mode\r\n");
				fsmstate->ready = 1;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2201      	movs	r2, #1
 80039ec:	70da      	strb	r2, [r3, #3]
				break;
 80039ee:	e042      	b.n	8003a76 <fsm_exit_state+0xce>
			case MOTOR_MODE:
				/* Don't stop commutating if there are high currents or FW happening */
				if( (fabs(controller.i_q_filt)<1.0f) && (fabs(controller.i_d_filt)<1.0f) ){
 80039f0:	4b23      	ldr	r3, [pc, #140]	; (8003a80 <fsm_exit_state+0xd8>)
 80039f2:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80039f6:	eef0 7ae7 	vabs.f32	s15, s15
 80039fa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80039fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a06:	d522      	bpl.n	8003a4e <fsm_exit_state+0xa6>
 8003a08:	4b1d      	ldr	r3, [pc, #116]	; (8003a80 <fsm_exit_state+0xd8>)
 8003a0a:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8003a0e:	eef0 7ae7 	vabs.f32	s15, s15
 8003a12:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003a16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a1e:	d516      	bpl.n	8003a4e <fsm_exit_state+0xa6>
					fsmstate->ready = 1;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2201      	movs	r2, #1
 8003a24:	70da      	strb	r2, [r3, #3]
					drv_disable_gd(drv);
 8003a26:	4b17      	ldr	r3, [pc, #92]	; (8003a84 <fsm_exit_state+0xdc>)
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	2100      	movs	r1, #0
 8003a2c:	4611      	mov	r1, r2
 8003a2e:	889a      	ldrh	r2, [r3, #4]
 8003a30:	2300      	movs	r3, #0
 8003a32:	f362 030f 	bfi	r3, r2, #0, #16
 8003a36:	4608      	mov	r0, r1
 8003a38:	4619      	mov	r1, r3
 8003a3a:	f7fe fb65 	bl	8002108 <drv_disable_gd>
					reset_foc(&controller);
 8003a3e:	4810      	ldr	r0, [pc, #64]	; (8003a80 <fsm_exit_state+0xd8>)
 8003a40:	f7ff fb0c 	bl	800305c <reset_foc>
					//printf("Leaving Motor Mode\r\n");
					HAL_GPIO_WritePin(LED2, GPIO_PIN_RESET );
 8003a44:	2200      	movs	r2, #0
 8003a46:	2108      	movs	r1, #8
 8003a48:	480f      	ldr	r0, [pc, #60]	; (8003a88 <fsm_exit_state+0xe0>)
 8003a4a:	f005 f983 	bl	8008d54 <HAL_GPIO_WritePin>
				}
				zero_commands(&controller);		// Set commands to zero
 8003a4e:	480c      	ldr	r0, [pc, #48]	; (8003a80 <fsm_exit_state+0xd8>)
 8003a50:	f7ff fe4a 	bl	80036e8 <zero_commands>
				break;
 8003a54:	e00f      	b.n	8003a76 <fsm_exit_state+0xce>
			case CALIBRATION_MODE:
				//printf("Exiting Calibration Mode\r\n");
				drv_disable_gd(drv);
 8003a56:	4b0b      	ldr	r3, [pc, #44]	; (8003a84 <fsm_exit_state+0xdc>)
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	2100      	movs	r1, #0
 8003a5c:	4611      	mov	r1, r2
 8003a5e:	889a      	ldrh	r2, [r3, #4]
 8003a60:	2300      	movs	r3, #0
 8003a62:	f362 030f 	bfi	r3, r2, #0, #16
 8003a66:	4608      	mov	r0, r1
 8003a68:	4619      	mov	r1, r3
 8003a6a:	f7fe fb4d 	bl	8002108 <drv_disable_gd>
				//free(error_array);
				//free(lut_array);

				fsmstate->ready = 1;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2201      	movs	r2, #1
 8003a72:	70da      	strb	r2, [r3, #3]
				break;
 8003a74:	bf00      	nop
		}

 }
 8003a76:	bf00      	nop
 8003a78:	3708      	adds	r7, #8
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	bf00      	nop
 8003a80:	2000140c 	.word	0x2000140c
 8003a84:	20009fe8 	.word	0x20009fe8
 8003a88:	48000800 	.word	0x48000800

08003a8c <update_fsm>:

 void update_fsm(FSMStruct * fsmstate, char fsm_input){
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b082      	sub	sp, #8
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
 8003a94:	460b      	mov	r3, r1
 8003a96:	70fb      	strb	r3, [r7, #3]
	 /*update_fsm is only run when new state-change information is received
	  * on serial terminal input or CAN input
	  */
	if(fsm_input == MENU_CMD){	// escape to exit do rest mode
 8003a98:	78fb      	ldrb	r3, [r7, #3]
 8003a9a:	2b1b      	cmp	r3, #27
 8003a9c:	d106      	bne.n	8003aac <update_fsm+0x20>
		fsmstate->next_state = MENU_MODE;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	705a      	strb	r2, [r3, #1]
		fsmstate->ready = 0;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	70da      	strb	r2, [r3, #3]
		return;
 8003aaa:	e0ed      	b.n	8003c88 <update_fsm+0x1fc>
	}
	switch(fsmstate->state){
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	781b      	ldrb	r3, [r3, #0]
 8003ab0:	2b05      	cmp	r3, #5
 8003ab2:	f200 80e9 	bhi.w	8003c88 <update_fsm+0x1fc>
 8003ab6:	a201      	add	r2, pc, #4	; (adr r2, 8003abc <update_fsm+0x30>)
 8003ab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003abc:	08003ad5 	.word	0x08003ad5
 8003ac0:	08003c89 	.word	0x08003c89
 8003ac4:	08003c89 	.word	0x08003c89
 8003ac8:	08003c89 	.word	0x08003c89
 8003acc:	08003c4d 	.word	0x08003c4d
 8003ad0:	08003c89 	.word	0x08003c89
		case MENU_MODE:
			switch (fsm_input){
 8003ad4:	78fb      	ldrb	r3, [r7, #3]
 8003ad6:	3b63      	subs	r3, #99	; 0x63
 8003ad8:	2b17      	cmp	r3, #23
 8003ada:	f200 80d4 	bhi.w	8003c86 <update_fsm+0x1fa>
 8003ade:	a201      	add	r2, pc, #4	; (adr r2, 8003ae4 <update_fsm+0x58>)
 8003ae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ae4:	08003b45 	.word	0x08003b45
 8003ae8:	08003c87 	.word	0x08003c87
 8003aec:	08003b61 	.word	0x08003b61
 8003af0:	08003bb9 	.word	0x08003bb9
 8003af4:	08003c87 	.word	0x08003c87
 8003af8:	08003c87 	.word	0x08003c87
 8003afc:	08003c87 	.word	0x08003c87
 8003b00:	08003c87 	.word	0x08003c87
 8003b04:	08003c87 	.word	0x08003c87
 8003b08:	08003c87 	.word	0x08003c87
 8003b0c:	08003b53 	.word	0x08003b53
 8003b10:	08003c87 	.word	0x08003c87
 8003b14:	08003c87 	.word	0x08003c87
 8003b18:	08003c87 	.word	0x08003c87
 8003b1c:	08003c87 	.word	0x08003c87
 8003b20:	08003c87 	.word	0x08003c87
 8003b24:	08003b6f 	.word	0x08003b6f
 8003b28:	08003c87 	.word	0x08003c87
 8003b2c:	08003c87 	.word	0x08003c87
 8003b30:	08003c87 	.word	0x08003c87
 8003b34:	08003c87 	.word	0x08003c87
 8003b38:	08003c87 	.word	0x08003c87
 8003b3c:	08003c87 	.word	0x08003c87
 8003b40:	08003b7d 	.word	0x08003b7d
				case CAL_CMD:
					fsmstate->next_state = CALIBRATION_MODE;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2201      	movs	r2, #1
 8003b48:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	70da      	strb	r2, [r3, #3]
					break;
 8003b50:	e07b      	b.n	8003c4a <update_fsm+0x1be>
				case MOTOR_CMD:
					fsmstate->next_state = MOTOR_MODE;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2202      	movs	r2, #2
 8003b56:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	70da      	strb	r2, [r3, #3]
					break;
 8003b5e:	e074      	b.n	8003c4a <update_fsm+0x1be>
				case ENCODER_CMD:
					fsmstate->next_state = ENCODER_MODE;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2205      	movs	r2, #5
 8003b64:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	70da      	strb	r2, [r3, #3]
					break;
 8003b6c:	e06d      	b.n	8003c4a <update_fsm+0x1be>
				case SETUP_CMD:
					fsmstate->next_state = SETUP_MODE;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2204      	movs	r2, #4
 8003b72:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2200      	movs	r2, #0
 8003b78:	70da      	strb	r2, [r3, #3]
					break;
 8003b7a:	e066      	b.n	8003c4a <update_fsm+0x1be>
				case ZERO_CMD:
					printf("Zero pos command entry\n\r");
 8003b7c:	4844      	ldr	r0, [pc, #272]	; (8003c90 <update_fsm+0x204>)
 8003b7e:	f00a fb15 	bl	800e1ac <iprintf>
					comm_encoder.m_zero = 0;
 8003b82:	4b44      	ldr	r3, [pc, #272]	; (8003c94 <update_fsm+0x208>)
 8003b84:	2200      	movs	r2, #0
 8003b86:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
					ps_sample(&comm_encoder, DT);
 8003b8a:	ed9f 0a43 	vldr	s0, [pc, #268]	; 8003c98 <update_fsm+0x20c>
 8003b8e:	4841      	ldr	r0, [pc, #260]	; (8003c94 <update_fsm+0x208>)
 8003b90:	f001 fa90 	bl	80050b4 <ps_sample>
					HAL_Delay(20);
 8003b94:	2014      	movs	r0, #20
 8003b96:	f002 fa0b 	bl	8005fb0 <HAL_Delay>
					M_ZERO = comm_encoder.count;
 8003b9a:	4b3e      	ldr	r3, [pc, #248]	; (8003c94 <update_fsm+0x208>)
 8003b9c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003b9e:	4a3f      	ldr	r2, [pc, #252]	; (8003c9c <update_fsm+0x210>)
 8003ba0:	6113      	str	r3, [r2, #16]
					//if (!prefs.ready()) prefs.open();
					//    prefs.flush();                                                  // Write new prefs to flash
					//    prefs.close();
					//    prefs.load();
					//spi.SetMechOffset(M_OFFSET);
					save_to_flash();
 8003ba2:	f7fe fe07 	bl	80027b4 <save_to_flash>
					load_from_flash();
 8003ba6:	f7fe fd5d 	bl	8002664 <load_from_flash>
					printf("\n\r  Saved new zero position:  %.4f\n\r\n\r", M_ZERO);
 8003baa:	4b3c      	ldr	r3, [pc, #240]	; (8003c9c <update_fsm+0x210>)
 8003bac:	691b      	ldr	r3, [r3, #16]
 8003bae:	4619      	mov	r1, r3
 8003bb0:	483b      	ldr	r0, [pc, #236]	; (8003ca0 <update_fsm+0x214>)
 8003bb2:	f00a fafb 	bl	800e1ac <iprintf>
					break;
 8003bb6:	e048      	b.n	8003c4a <update_fsm+0x1be>
				case FRESET_CMD:
					E_ZERO = 0;
 8003bb8:	4b38      	ldr	r3, [pc, #224]	; (8003c9c <update_fsm+0x210>)
 8003bba:	2200      	movs	r2, #0
 8003bbc:	615a      	str	r2, [r3, #20]
				    M_ZERO = 0;
 8003bbe:	4b37      	ldr	r3, [pc, #220]	; (8003c9c <update_fsm+0x210>)
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	611a      	str	r2, [r3, #16]
				    I_BW = 1000;
 8003bc4:	4b37      	ldr	r3, [pc, #220]	; (8003ca4 <update_fsm+0x218>)
 8003bc6:	4a38      	ldr	r2, [pc, #224]	; (8003ca8 <update_fsm+0x21c>)
 8003bc8:	609a      	str	r2, [r3, #8]
				    I_MAX=40;
 8003bca:	4b36      	ldr	r3, [pc, #216]	; (8003ca4 <update_fsm+0x218>)
 8003bcc:	4a37      	ldr	r2, [pc, #220]	; (8003cac <update_fsm+0x220>)
 8003bce:	60da      	str	r2, [r3, #12]
				    I_FW_MAX=0;
 8003bd0:	4b34      	ldr	r3, [pc, #208]	; (8003ca4 <update_fsm+0x218>)
 8003bd2:	f04f 0200 	mov.w	r2, #0
 8003bd6:	619a      	str	r2, [r3, #24]
				    CAN_ID = 1;
 8003bd8:	4b30      	ldr	r3, [pc, #192]	; (8003c9c <update_fsm+0x210>)
 8003bda:	2201      	movs	r2, #1
 8003bdc:	605a      	str	r2, [r3, #4]
				    CAN_MASTER = 0;
 8003bde:	4b2f      	ldr	r3, [pc, #188]	; (8003c9c <update_fsm+0x210>)
 8003be0:	2200      	movs	r2, #0
 8003be2:	609a      	str	r2, [r3, #8]
				    CAN_TIMEOUT = 1000;
 8003be4:	4b2d      	ldr	r3, [pc, #180]	; (8003c9c <update_fsm+0x210>)
 8003be6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003bea:	60da      	str	r2, [r3, #12]
				    R_NOMINAL = 0.0f;
 8003bec:	4b2d      	ldr	r3, [pc, #180]	; (8003ca4 <update_fsm+0x218>)
 8003bee:	f04f 0200 	mov.w	r2, #0
 8003bf2:	61da      	str	r2, [r3, #28]
				    TEMP_MAX = 125.0f;
 8003bf4:	4b2b      	ldr	r3, [pc, #172]	; (8003ca4 <update_fsm+0x218>)
 8003bf6:	4a2e      	ldr	r2, [pc, #184]	; (8003cb0 <update_fsm+0x224>)
 8003bf8:	621a      	str	r2, [r3, #32]
				    I_CAL = 5.0f;
 8003bfa:	4b2a      	ldr	r3, [pc, #168]	; (8003ca4 <update_fsm+0x218>)
 8003bfc:	4a2d      	ldr	r2, [pc, #180]	; (8003cb4 <update_fsm+0x228>)
 8003bfe:	649a      	str	r2, [r3, #72]	; 0x48
				    PPAIRS = 21.0f;
 8003c00:	4b28      	ldr	r3, [pc, #160]	; (8003ca4 <update_fsm+0x218>)
 8003c02:	4a2d      	ldr	r2, [pc, #180]	; (8003cb8 <update_fsm+0x22c>)
 8003c04:	629a      	str	r2, [r3, #40]	; 0x28
				    GR = 1.0f;
 8003c06:	4b27      	ldr	r3, [pc, #156]	; (8003ca4 <update_fsm+0x218>)
 8003c08:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003c0c:	645a      	str	r2, [r3, #68]	; 0x44
				    KT = 1.0f;
 8003c0e:	4b25      	ldr	r3, [pc, #148]	; (8003ca4 <update_fsm+0x218>)
 8003c10:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003c14:	639a      	str	r2, [r3, #56]	; 0x38
				    KP_MAX = 500.0f;
 8003c16:	4b23      	ldr	r3, [pc, #140]	; (8003ca4 <update_fsm+0x218>)
 8003c18:	4a28      	ldr	r2, [pc, #160]	; (8003cbc <update_fsm+0x230>)
 8003c1a:	65da      	str	r2, [r3, #92]	; 0x5c
				    KD_MAX = 5.0f;
 8003c1c:	4b21      	ldr	r3, [pc, #132]	; (8003ca4 <update_fsm+0x218>)
 8003c1e:	4a25      	ldr	r2, [pc, #148]	; (8003cb4 <update_fsm+0x228>)
 8003c20:	661a      	str	r2, [r3, #96]	; 0x60
				    P_MAX = 12.5f;
 8003c22:	4b20      	ldr	r3, [pc, #128]	; (8003ca4 <update_fsm+0x218>)
 8003c24:	4a26      	ldr	r2, [pc, #152]	; (8003cc0 <update_fsm+0x234>)
 8003c26:	651a      	str	r2, [r3, #80]	; 0x50
				    P_MIN = -12.5f;
 8003c28:	4b1e      	ldr	r3, [pc, #120]	; (8003ca4 <update_fsm+0x218>)
 8003c2a:	4a26      	ldr	r2, [pc, #152]	; (8003cc4 <update_fsm+0x238>)
 8003c2c:	64da      	str	r2, [r3, #76]	; 0x4c
				    V_MAX = 65.0f;
 8003c2e:	4b1d      	ldr	r3, [pc, #116]	; (8003ca4 <update_fsm+0x218>)
 8003c30:	4a25      	ldr	r2, [pc, #148]	; (8003cc8 <update_fsm+0x23c>)
 8003c32:	659a      	str	r2, [r3, #88]	; 0x58
				    V_MIN = -65.0f;
 8003c34:	4b1b      	ldr	r3, [pc, #108]	; (8003ca4 <update_fsm+0x218>)
 8003c36:	4a25      	ldr	r2, [pc, #148]	; (8003ccc <update_fsm+0x240>)
 8003c38:	655a      	str	r2, [r3, #84]	; 0x54
				    save_to_flash();
 8003c3a:	f7fe fdbb 	bl	80027b4 <save_to_flash>
				    load_from_flash();
 8003c3e:	f7fe fd11 	bl	8002664 <load_from_flash>
				    printf("\n\r  FLASH variables reset. \n\r Please cycle power. \n\r\n\r");
 8003c42:	4823      	ldr	r0, [pc, #140]	; (8003cd0 <update_fsm+0x244>)
 8003c44:	f00a fab2 	bl	800e1ac <iprintf>
				}
			break;
 8003c48:	e01d      	b.n	8003c86 <update_fsm+0x1fa>
 8003c4a:	e01c      	b.n	8003c86 <update_fsm+0x1fa>
		case SETUP_MODE:
			if(fsm_input == ENTER_CMD){
 8003c4c:	78fb      	ldrb	r3, [r7, #3]
 8003c4e:	2b0d      	cmp	r3, #13
 8003c50:	d103      	bne.n	8003c5a <update_fsm+0x1ce>
				process_user_input(fsmstate);
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	f000 f9e4 	bl	8004020 <process_user_input>
				break;
 8003c58:	e016      	b.n	8003c88 <update_fsm+0x1fc>
			}
			if(fsmstate->bytecount == 0){fsmstate->cmd_id = fsm_input;}
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	7b1b      	ldrb	r3, [r3, #12]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d103      	bne.n	8003c6a <update_fsm+0x1de>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	78fa      	ldrb	r2, [r7, #3]
 8003c66:	735a      	strb	r2, [r3, #13]
 8003c68:	e006      	b.n	8003c78 <update_fsm+0x1ec>
			else{
				fsmstate->cmd_buff[fsmstate->bytecount-1] = fsm_input;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	7b1b      	ldrb	r3, [r3, #12]
 8003c6e:	3b01      	subs	r3, #1
 8003c70:	687a      	ldr	r2, [r7, #4]
 8003c72:	4413      	add	r3, r2
 8003c74:	78fa      	ldrb	r2, [r7, #3]
 8003c76:	711a      	strb	r2, [r3, #4]
				//fsmstate->bytecount = fsmstate->bytecount%(sizeof(fsmstate->cmd_buff)/sizeof(fsmstate->cmd_buff[0])); // reset when buffer is full
			}
			fsmstate->bytecount++;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	7b1b      	ldrb	r3, [r3, #12]
 8003c7c:	3301      	adds	r3, #1
 8003c7e:	b2da      	uxtb	r2, r3
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	731a      	strb	r2, [r3, #12]
			/* If enter is typed, process user input */

			break;
 8003c84:	e000      	b.n	8003c88 <update_fsm+0x1fc>
			break;
 8003c86:	bf00      	nop
			break;
		case MOTOR_MODE:
			break;
	}
	//printf("FSM State: %d  %d\r\n", fsmstate.state, fsmstate.state_change);
 }
 8003c88:	3708      	adds	r7, #8
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}
 8003c8e:	bf00      	nop
 8003c90:	08012370 	.word	0x08012370
 8003c94:	20001068 	.word	0x20001068
 8003c98:	37f34507 	.word	0x37f34507
 8003c9c:	20009bbc 	.word	0x20009bbc
 8003ca0:	0801238c 	.word	0x0801238c
 8003ca4:	2000130c 	.word	0x2000130c
 8003ca8:	447a0000 	.word	0x447a0000
 8003cac:	42200000 	.word	0x42200000
 8003cb0:	42fa0000 	.word	0x42fa0000
 8003cb4:	40a00000 	.word	0x40a00000
 8003cb8:	41a80000 	.word	0x41a80000
 8003cbc:	43fa0000 	.word	0x43fa0000
 8003cc0:	41480000 	.word	0x41480000
 8003cc4:	c1480000 	.word	0xc1480000
 8003cc8:	42820000 	.word	0x42820000
 8003ccc:	c2820000 	.word	0xc2820000
 8003cd0:	080123b4 	.word	0x080123b4

08003cd4 <enter_menu_state>:


 void enter_menu_state(void){
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	af00      	add	r7, sp, #0
	    //drv.disable_gd();
	    //reset_foc(&controller);
	    //gpio.enable->write(0);
	    printf("\n\r\n\r");
 8003cd8:	480e      	ldr	r0, [pc, #56]	; (8003d14 <enter_menu_state+0x40>)
 8003cda:	f00a fa67 	bl	800e1ac <iprintf>
	    printf(" Commands:\n\r");
 8003cde:	480e      	ldr	r0, [pc, #56]	; (8003d18 <enter_menu_state+0x44>)
 8003ce0:	f00a fa64 	bl	800e1ac <iprintf>
	    printf(" m - Motor Mode\n\r");
 8003ce4:	480d      	ldr	r0, [pc, #52]	; (8003d1c <enter_menu_state+0x48>)
 8003ce6:	f00a fa61 	bl	800e1ac <iprintf>
	    printf(" c - Calibrate Encoder\n\r");
 8003cea:	480d      	ldr	r0, [pc, #52]	; (8003d20 <enter_menu_state+0x4c>)
 8003cec:	f00a fa5e 	bl	800e1ac <iprintf>
	    printf(" s - Setup\n\r");
 8003cf0:	480c      	ldr	r0, [pc, #48]	; (8003d24 <enter_menu_state+0x50>)
 8003cf2:	f00a fa5b 	bl	800e1ac <iprintf>
	    printf(" e - Display Encoder\n\r");
 8003cf6:	480c      	ldr	r0, [pc, #48]	; (8003d28 <enter_menu_state+0x54>)
 8003cf8:	f00a fa58 	bl	800e1ac <iprintf>
	    printf(" z - Set Zero Position\n\r");
 8003cfc:	480b      	ldr	r0, [pc, #44]	; (8003d2c <enter_menu_state+0x58>)
 8003cfe:	f00a fa55 	bl	800e1ac <iprintf>
	    printf(" f - Factory reset flash vars\n\r");
 8003d02:	480b      	ldr	r0, [pc, #44]	; (8003d30 <enter_menu_state+0x5c>)
 8003d04:	f00a fa52 	bl	800e1ac <iprintf>
	    printf(" esc - Exit to Menu\n\r");
 8003d08:	480a      	ldr	r0, [pc, #40]	; (8003d34 <enter_menu_state+0x60>)
 8003d0a:	f00a fa4f 	bl	800e1ac <iprintf>

	    //gpio.led->write(0);
 }
 8003d0e:	bf00      	nop
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	bf00      	nop
 8003d14:	080123ec 	.word	0x080123ec
 8003d18:	080123f4 	.word	0x080123f4
 8003d1c:	08012404 	.word	0x08012404
 8003d20:	08012418 	.word	0x08012418
 8003d24:	08012434 	.word	0x08012434
 8003d28:	08012444 	.word	0x08012444
 8003d2c:	0801245c 	.word	0x0801245c
 8003d30:	08012478 	.word	0x08012478
 8003d34:	08012498 	.word	0x08012498

08003d38 <enter_setup_state>:

 void enter_setup_state(void){
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b084      	sub	sp, #16
 8003d3c:	af04      	add	r7, sp, #16
	    printf("\r\n Configuration Options \n\r");
 8003d3e:	487d      	ldr	r0, [pc, #500]	; (8003f34 <enter_setup_state+0x1fc>)
 8003d40:	f00a fa34 	bl	800e1ac <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %-2s\r\n", "prefix", "parameter", "min", "max", "current value");
 8003d44:	4b7c      	ldr	r3, [pc, #496]	; (8003f38 <enter_setup_state+0x200>)
 8003d46:	9301      	str	r3, [sp, #4]
 8003d48:	4b7c      	ldr	r3, [pc, #496]	; (8003f3c <enter_setup_state+0x204>)
 8003d4a:	9300      	str	r3, [sp, #0]
 8003d4c:	4b7c      	ldr	r3, [pc, #496]	; (8003f40 <enter_setup_state+0x208>)
 8003d4e:	4a7d      	ldr	r2, [pc, #500]	; (8003f44 <enter_setup_state+0x20c>)
 8003d50:	497d      	ldr	r1, [pc, #500]	; (8003f48 <enter_setup_state+0x210>)
 8003d52:	487e      	ldr	r0, [pc, #504]	; (8003f4c <enter_setup_state+0x214>)
 8003d54:	f00a fa2a 	bl	800e1ac <iprintf>
	    printf("\r\n Motor:\r\n");
 8003d58:	487d      	ldr	r0, [pc, #500]	; (8003f50 <enter_setup_state+0x218>)
 8003d5a:	f00a faad 	bl	800e2b8 <puts>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "g", "Gear Ratio", "0", "-", GR);
 8003d5e:	4b7d      	ldr	r3, [pc, #500]	; (8003f54 <enter_setup_state+0x21c>)
 8003d60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d62:	4618      	mov	r0, r3
 8003d64:	f7fc fc18 	bl	8000598 <__aeabi_f2d>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	460b      	mov	r3, r1
 8003d6c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003d70:	4b79      	ldr	r3, [pc, #484]	; (8003f58 <enter_setup_state+0x220>)
 8003d72:	9300      	str	r3, [sp, #0]
 8003d74:	4b79      	ldr	r3, [pc, #484]	; (8003f5c <enter_setup_state+0x224>)
 8003d76:	4a7a      	ldr	r2, [pc, #488]	; (8003f60 <enter_setup_state+0x228>)
 8003d78:	497a      	ldr	r1, [pc, #488]	; (8003f64 <enter_setup_state+0x22c>)
 8003d7a:	487b      	ldr	r0, [pc, #492]	; (8003f68 <enter_setup_state+0x230>)
 8003d7c:	f00a fa16 	bl	800e1ac <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.5f\n\r", "k", "Torque Constant (N-m/A)", "0", "-", KT);
 8003d80:	4b74      	ldr	r3, [pc, #464]	; (8003f54 <enter_setup_state+0x21c>)
 8003d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d84:	4618      	mov	r0, r3
 8003d86:	f7fc fc07 	bl	8000598 <__aeabi_f2d>
 8003d8a:	4602      	mov	r2, r0
 8003d8c:	460b      	mov	r3, r1
 8003d8e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003d92:	4b71      	ldr	r3, [pc, #452]	; (8003f58 <enter_setup_state+0x220>)
 8003d94:	9300      	str	r3, [sp, #0]
 8003d96:	4b71      	ldr	r3, [pc, #452]	; (8003f5c <enter_setup_state+0x224>)
 8003d98:	4a74      	ldr	r2, [pc, #464]	; (8003f6c <enter_setup_state+0x234>)
 8003d9a:	4975      	ldr	r1, [pc, #468]	; (8003f70 <enter_setup_state+0x238>)
 8003d9c:	4875      	ldr	r0, [pc, #468]	; (8003f74 <enter_setup_state+0x23c>)
 8003d9e:	f00a fa05 	bl	800e1ac <iprintf>
	    printf("\r\n Control:\r\n");
 8003da2:	4875      	ldr	r0, [pc, #468]	; (8003f78 <enter_setup_state+0x240>)
 8003da4:	f00a fa88 	bl	800e2b8 <puts>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "b", "Current Bandwidth (Hz)", "100", "2000", I_BW);
 8003da8:	4b6a      	ldr	r3, [pc, #424]	; (8003f54 <enter_setup_state+0x21c>)
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	4618      	mov	r0, r3
 8003dae:	f7fc fbf3 	bl	8000598 <__aeabi_f2d>
 8003db2:	4602      	mov	r2, r0
 8003db4:	460b      	mov	r3, r1
 8003db6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003dba:	4b70      	ldr	r3, [pc, #448]	; (8003f7c <enter_setup_state+0x244>)
 8003dbc:	9300      	str	r3, [sp, #0]
 8003dbe:	4b70      	ldr	r3, [pc, #448]	; (8003f80 <enter_setup_state+0x248>)
 8003dc0:	4a70      	ldr	r2, [pc, #448]	; (8003f84 <enter_setup_state+0x24c>)
 8003dc2:	4971      	ldr	r1, [pc, #452]	; (8003f88 <enter_setup_state+0x250>)
 8003dc4:	4871      	ldr	r0, [pc, #452]	; (8003f8c <enter_setup_state+0x254>)
 8003dc6:	f00a f9f1 	bl	800e1ac <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "l", "Current Limit (A)", "0.0", "40.0", I_MAX);
 8003dca:	4b62      	ldr	r3, [pc, #392]	; (8003f54 <enter_setup_state+0x21c>)
 8003dcc:	68db      	ldr	r3, [r3, #12]
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f7fc fbe2 	bl	8000598 <__aeabi_f2d>
 8003dd4:	4602      	mov	r2, r0
 8003dd6:	460b      	mov	r3, r1
 8003dd8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003ddc:	4b6c      	ldr	r3, [pc, #432]	; (8003f90 <enter_setup_state+0x258>)
 8003dde:	9300      	str	r3, [sp, #0]
 8003de0:	4b6c      	ldr	r3, [pc, #432]	; (8003f94 <enter_setup_state+0x25c>)
 8003de2:	4a6d      	ldr	r2, [pc, #436]	; (8003f98 <enter_setup_state+0x260>)
 8003de4:	496d      	ldr	r1, [pc, #436]	; (8003f9c <enter_setup_state+0x264>)
 8003de6:	4869      	ldr	r0, [pc, #420]	; (8003f8c <enter_setup_state+0x254>)
 8003de8:	f00a f9e0 	bl	800e1ac <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "p", "Max Position Setpoint (rad)", "-", "-", P_MAX);
 8003dec:	4b59      	ldr	r3, [pc, #356]	; (8003f54 <enter_setup_state+0x21c>)
 8003dee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003df0:	4618      	mov	r0, r3
 8003df2:	f7fc fbd1 	bl	8000598 <__aeabi_f2d>
 8003df6:	4602      	mov	r2, r0
 8003df8:	460b      	mov	r3, r1
 8003dfa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003dfe:	4b56      	ldr	r3, [pc, #344]	; (8003f58 <enter_setup_state+0x220>)
 8003e00:	9300      	str	r3, [sp, #0]
 8003e02:	4b55      	ldr	r3, [pc, #340]	; (8003f58 <enter_setup_state+0x220>)
 8003e04:	4a66      	ldr	r2, [pc, #408]	; (8003fa0 <enter_setup_state+0x268>)
 8003e06:	4967      	ldr	r1, [pc, #412]	; (8003fa4 <enter_setup_state+0x26c>)
 8003e08:	4860      	ldr	r0, [pc, #384]	; (8003f8c <enter_setup_state+0x254>)
 8003e0a:	f00a f9cf 	bl	800e1ac <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "v", "Max Velocity Setpoint (rad)/s", "-", "-", V_MAX);
 8003e0e:	4b51      	ldr	r3, [pc, #324]	; (8003f54 <enter_setup_state+0x21c>)
 8003e10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e12:	4618      	mov	r0, r3
 8003e14:	f7fc fbc0 	bl	8000598 <__aeabi_f2d>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	460b      	mov	r3, r1
 8003e1c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003e20:	4b4d      	ldr	r3, [pc, #308]	; (8003f58 <enter_setup_state+0x220>)
 8003e22:	9300      	str	r3, [sp, #0]
 8003e24:	4b4c      	ldr	r3, [pc, #304]	; (8003f58 <enter_setup_state+0x220>)
 8003e26:	4a60      	ldr	r2, [pc, #384]	; (8003fa8 <enter_setup_state+0x270>)
 8003e28:	4960      	ldr	r1, [pc, #384]	; (8003fac <enter_setup_state+0x274>)
 8003e2a:	4858      	ldr	r0, [pc, #352]	; (8003f8c <enter_setup_state+0x254>)
 8003e2c:	f00a f9be 	bl	800e1ac <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "x", "Max Position Gain (N-m/rad)", "0.0", "1000.0", KP_MAX);
 8003e30:	4b48      	ldr	r3, [pc, #288]	; (8003f54 <enter_setup_state+0x21c>)
 8003e32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e34:	4618      	mov	r0, r3
 8003e36:	f7fc fbaf 	bl	8000598 <__aeabi_f2d>
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	460b      	mov	r3, r1
 8003e3e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003e42:	4b5b      	ldr	r3, [pc, #364]	; (8003fb0 <enter_setup_state+0x278>)
 8003e44:	9300      	str	r3, [sp, #0]
 8003e46:	4b53      	ldr	r3, [pc, #332]	; (8003f94 <enter_setup_state+0x25c>)
 8003e48:	4a5a      	ldr	r2, [pc, #360]	; (8003fb4 <enter_setup_state+0x27c>)
 8003e4a:	495b      	ldr	r1, [pc, #364]	; (8003fb8 <enter_setup_state+0x280>)
 8003e4c:	484f      	ldr	r0, [pc, #316]	; (8003f8c <enter_setup_state+0x254>)
 8003e4e:	f00a f9ad 	bl	800e1ac <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "d", "Max Velocity Gain (N-m/rad/s)", "0.0", "5.0", KD_MAX);
 8003e52:	4b40      	ldr	r3, [pc, #256]	; (8003f54 <enter_setup_state+0x21c>)
 8003e54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e56:	4618      	mov	r0, r3
 8003e58:	f7fc fb9e 	bl	8000598 <__aeabi_f2d>
 8003e5c:	4602      	mov	r2, r0
 8003e5e:	460b      	mov	r3, r1
 8003e60:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003e64:	4b55      	ldr	r3, [pc, #340]	; (8003fbc <enter_setup_state+0x284>)
 8003e66:	9300      	str	r3, [sp, #0]
 8003e68:	4b4a      	ldr	r3, [pc, #296]	; (8003f94 <enter_setup_state+0x25c>)
 8003e6a:	4a55      	ldr	r2, [pc, #340]	; (8003fc0 <enter_setup_state+0x288>)
 8003e6c:	4955      	ldr	r1, [pc, #340]	; (8003fc4 <enter_setup_state+0x28c>)
 8003e6e:	4847      	ldr	r0, [pc, #284]	; (8003f8c <enter_setup_state+0x254>)
 8003e70:	f00a f99c 	bl	800e1ac <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "f", "FW Current Limit (A)", "0.0", "33.0", I_FW_MAX);
 8003e74:	4b37      	ldr	r3, [pc, #220]	; (8003f54 <enter_setup_state+0x21c>)
 8003e76:	699b      	ldr	r3, [r3, #24]
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f7fc fb8d 	bl	8000598 <__aeabi_f2d>
 8003e7e:	4602      	mov	r2, r0
 8003e80:	460b      	mov	r3, r1
 8003e82:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003e86:	4b50      	ldr	r3, [pc, #320]	; (8003fc8 <enter_setup_state+0x290>)
 8003e88:	9300      	str	r3, [sp, #0]
 8003e8a:	4b42      	ldr	r3, [pc, #264]	; (8003f94 <enter_setup_state+0x25c>)
 8003e8c:	4a4f      	ldr	r2, [pc, #316]	; (8003fcc <enter_setup_state+0x294>)
 8003e8e:	4950      	ldr	r1, [pc, #320]	; (8003fd0 <enter_setup_state+0x298>)
 8003e90:	483e      	ldr	r0, [pc, #248]	; (8003f8c <enter_setup_state+0x254>)
 8003e92:	f00a f98b 	bl	800e1ac <iprintf>
	    //printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "h", "Temp Cutoff (C) (0 = none)", "0", "150", TEMP_MAX);
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "c", "Continuous Current (A)", "0.0", "40.0", I_MAX_CONT);
 8003e96:	4b2f      	ldr	r3, [pc, #188]	; (8003f54 <enter_setup_state+0x21c>)
 8003e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f7fc fb7c 	bl	8000598 <__aeabi_f2d>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	460b      	mov	r3, r1
 8003ea4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003ea8:	4b39      	ldr	r3, [pc, #228]	; (8003f90 <enter_setup_state+0x258>)
 8003eaa:	9300      	str	r3, [sp, #0]
 8003eac:	4b39      	ldr	r3, [pc, #228]	; (8003f94 <enter_setup_state+0x25c>)
 8003eae:	4a49      	ldr	r2, [pc, #292]	; (8003fd4 <enter_setup_state+0x29c>)
 8003eb0:	4949      	ldr	r1, [pc, #292]	; (8003fd8 <enter_setup_state+0x2a0>)
 8003eb2:	4836      	ldr	r0, [pc, #216]	; (8003f8c <enter_setup_state+0x254>)
 8003eb4:	f00a f97a 	bl	800e1ac <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "a", "Calibration Current (A)", "0.0", "20.0", I_CAL);
 8003eb8:	4b26      	ldr	r3, [pc, #152]	; (8003f54 <enter_setup_state+0x21c>)
 8003eba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	f7fc fb6b 	bl	8000598 <__aeabi_f2d>
 8003ec2:	4602      	mov	r2, r0
 8003ec4:	460b      	mov	r3, r1
 8003ec6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003eca:	4b44      	ldr	r3, [pc, #272]	; (8003fdc <enter_setup_state+0x2a4>)
 8003ecc:	9300      	str	r3, [sp, #0]
 8003ece:	4b31      	ldr	r3, [pc, #196]	; (8003f94 <enter_setup_state+0x25c>)
 8003ed0:	4a43      	ldr	r2, [pc, #268]	; (8003fe0 <enter_setup_state+0x2a8>)
 8003ed2:	4944      	ldr	r1, [pc, #272]	; (8003fe4 <enter_setup_state+0x2ac>)
 8003ed4:	482d      	ldr	r0, [pc, #180]	; (8003f8c <enter_setup_state+0x254>)
 8003ed6:	f00a f969 	bl	800e1ac <iprintf>
	    printf("\r\n CAN:\r\n");
 8003eda:	4843      	ldr	r0, [pc, #268]	; (8003fe8 <enter_setup_state+0x2b0>)
 8003edc:	f00a f9ec 	bl	800e2b8 <puts>
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "i", "CAN ID", "0", "127", CAN_ID);
 8003ee0:	4b42      	ldr	r3, [pc, #264]	; (8003fec <enter_setup_state+0x2b4>)
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	9301      	str	r3, [sp, #4]
 8003ee6:	4b42      	ldr	r3, [pc, #264]	; (8003ff0 <enter_setup_state+0x2b8>)
 8003ee8:	9300      	str	r3, [sp, #0]
 8003eea:	4b1c      	ldr	r3, [pc, #112]	; (8003f5c <enter_setup_state+0x224>)
 8003eec:	4a41      	ldr	r2, [pc, #260]	; (8003ff4 <enter_setup_state+0x2bc>)
 8003eee:	4942      	ldr	r1, [pc, #264]	; (8003ff8 <enter_setup_state+0x2c0>)
 8003ef0:	4842      	ldr	r0, [pc, #264]	; (8003ffc <enter_setup_state+0x2c4>)
 8003ef2:	f00a f95b 	bl	800e1ac <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "m", "CAN Master ID", "0", "127", CAN_MASTER);
 8003ef6:	4b3d      	ldr	r3, [pc, #244]	; (8003fec <enter_setup_state+0x2b4>)
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	9301      	str	r3, [sp, #4]
 8003efc:	4b3c      	ldr	r3, [pc, #240]	; (8003ff0 <enter_setup_state+0x2b8>)
 8003efe:	9300      	str	r3, [sp, #0]
 8003f00:	4b16      	ldr	r3, [pc, #88]	; (8003f5c <enter_setup_state+0x224>)
 8003f02:	4a3f      	ldr	r2, [pc, #252]	; (8004000 <enter_setup_state+0x2c8>)
 8003f04:	493f      	ldr	r1, [pc, #252]	; (8004004 <enter_setup_state+0x2cc>)
 8003f06:	483d      	ldr	r0, [pc, #244]	; (8003ffc <enter_setup_state+0x2c4>)
 8003f08:	f00a f950 	bl	800e1ac <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %d\n\r", "t", "CAN Timeout (cycles)(0 = none)", "0", "100000", CAN_TIMEOUT);
 8003f0c:	4b37      	ldr	r3, [pc, #220]	; (8003fec <enter_setup_state+0x2b4>)
 8003f0e:	68db      	ldr	r3, [r3, #12]
 8003f10:	9301      	str	r3, [sp, #4]
 8003f12:	4b3d      	ldr	r3, [pc, #244]	; (8004008 <enter_setup_state+0x2d0>)
 8003f14:	9300      	str	r3, [sp, #0]
 8003f16:	4b11      	ldr	r3, [pc, #68]	; (8003f5c <enter_setup_state+0x224>)
 8003f18:	4a3c      	ldr	r2, [pc, #240]	; (800400c <enter_setup_state+0x2d4>)
 8003f1a:	493d      	ldr	r1, [pc, #244]	; (8004010 <enter_setup_state+0x2d8>)
 8003f1c:	483d      	ldr	r0, [pc, #244]	; (8004014 <enter_setup_state+0x2dc>)
 8003f1e:	f00a f945 	bl	800e1ac <iprintf>
	    printf(" \n\r To change a value, type 'prefix''value''ENTER'\n\r e.g. 'b1000''ENTER'\r\n ");
 8003f22:	483d      	ldr	r0, [pc, #244]	; (8004018 <enter_setup_state+0x2e0>)
 8003f24:	f00a f942 	bl	800e1ac <iprintf>
	    printf("VALUES NOT ACTIVE UNTIL POWER CYCLE! \n\r\n\r");
 8003f28:	483c      	ldr	r0, [pc, #240]	; (800401c <enter_setup_state+0x2e4>)
 8003f2a:	f00a f93f 	bl	800e1ac <iprintf>
 }
 8003f2e:	bf00      	nop
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bd80      	pop	{r7, pc}
 8003f34:	080124b0 	.word	0x080124b0
 8003f38:	08012504 	.word	0x08012504
 8003f3c:	08012514 	.word	0x08012514
 8003f40:	080124cc 	.word	0x080124cc
 8003f44:	080124d0 	.word	0x080124d0
 8003f48:	080124dc 	.word	0x080124dc
 8003f4c:	080124e4 	.word	0x080124e4
 8003f50:	08012518 	.word	0x08012518
 8003f54:	2000130c 	.word	0x2000130c
 8003f58:	08012558 	.word	0x08012558
 8003f5c:	08012524 	.word	0x08012524
 8003f60:	08012528 	.word	0x08012528
 8003f64:	08012534 	.word	0x08012534
 8003f68:	08012538 	.word	0x08012538
 8003f6c:	0801255c 	.word	0x0801255c
 8003f70:	08012574 	.word	0x08012574
 8003f74:	08012578 	.word	0x08012578
 8003f78:	08012598 	.word	0x08012598
 8003f7c:	080125e8 	.word	0x080125e8
 8003f80:	080125a8 	.word	0x080125a8
 8003f84:	080125ac 	.word	0x080125ac
 8003f88:	080125c4 	.word	0x080125c4
 8003f8c:	080125c8 	.word	0x080125c8
 8003f90:	0801260c 	.word	0x0801260c
 8003f94:	080125f0 	.word	0x080125f0
 8003f98:	080125f4 	.word	0x080125f4
 8003f9c:	08012608 	.word	0x08012608
 8003fa0:	08012614 	.word	0x08012614
 8003fa4:	08012630 	.word	0x08012630
 8003fa8:	08012634 	.word	0x08012634
 8003fac:	08012654 	.word	0x08012654
 8003fb0:	08012678 	.word	0x08012678
 8003fb4:	08012658 	.word	0x08012658
 8003fb8:	08012674 	.word	0x08012674
 8003fbc:	080126a4 	.word	0x080126a4
 8003fc0:	08012680 	.word	0x08012680
 8003fc4:	080126a0 	.word	0x080126a0
 8003fc8:	080126c4 	.word	0x080126c4
 8003fcc:	080126a8 	.word	0x080126a8
 8003fd0:	080126c0 	.word	0x080126c0
 8003fd4:	080126cc 	.word	0x080126cc
 8003fd8:	080126e4 	.word	0x080126e4
 8003fdc:	08012704 	.word	0x08012704
 8003fe0:	080126e8 	.word	0x080126e8
 8003fe4:	08012700 	.word	0x08012700
 8003fe8:	0801270c 	.word	0x0801270c
 8003fec:	20009bbc 	.word	0x20009bbc
 8003ff0:	08012744 	.word	0x08012744
 8003ff4:	08012718 	.word	0x08012718
 8003ff8:	08012720 	.word	0x08012720
 8003ffc:	08012724 	.word	0x08012724
 8004000:	08012748 	.word	0x08012748
 8004004:	08012758 	.word	0x08012758
 8004008:	0801279c 	.word	0x0801279c
 800400c:	0801275c 	.word	0x0801275c
 8004010:	0801277c 	.word	0x0801277c
 8004014:	08012780 	.word	0x08012780
 8004018:	080127a4 	.word	0x080127a4
 800401c:	080127f0 	.word	0x080127f0

08004020 <process_user_input>:

 void process_user_input(FSMStruct * fsmstate){
 8004020:	b580      	push	{r7, lr}
 8004022:	b082      	sub	sp, #8
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
	 /* Collects user input from serial (maybe eventually CAN) and updates settings */

	 switch (fsmstate->cmd_id){
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	7b5b      	ldrb	r3, [r3, #13]
 800402c:	3b61      	subs	r3, #97	; 0x61
 800402e:	2b17      	cmp	r3, #23
 8004030:	f200 8266 	bhi.w	8004500 <process_user_input+0x4e0>
 8004034:	a201      	add	r2, pc, #4	; (adr r2, 800403c <process_user_input+0x1c>)
 8004036:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800403a:	bf00      	nop
 800403c:	0800429b 	.word	0x0800429b
 8004040:	0800409d 	.word	0x0800409d
 8004044:	08004247 	.word	0x08004247
 8004048:	08004415 	.word	0x08004415
 800404c:	08004501 	.word	0x08004501
 8004050:	08004181 	.word	0x08004181
 8004054:	080042ef 	.word	0x080042ef
 8004058:	080041f3 	.word	0x080041f3
 800405c:	080040f1 	.word	0x080040f1
 8004060:	08004501 	.word	0x08004501
 8004064:	08004333 	.word	0x08004333
 8004068:	0800412d 	.word	0x0800412d
 800406c:	0800410f 	.word	0x0800410f
 8004070:	08004501 	.word	0x08004501
 8004074:	08004501 	.word	0x08004501
 8004078:	08004459 	.word	0x08004459
 800407c:	08004501 	.word	0x08004501
 8004080:	08004501 	.word	0x08004501
 8004084:	08004501 	.word	0x08004501
 8004088:	080041d5 	.word	0x080041d5
 800408c:	08004501 	.word	0x08004501
 8004090:	080044ad 	.word	0x080044ad
 8004094:	08004501 	.word	0x08004501
 8004098:	08004377 	.word	0x08004377
		 case 'b':
			 I_BW = fmaxf(fminf(atof(fsmstate->cmd_buff), 2000.0f), 100.0f);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	3304      	adds	r3, #4
 80040a0:	4618      	mov	r0, r3
 80040a2:	f009 fbd1 	bl	800d848 <atof>
 80040a6:	ec53 2b10 	vmov	r2, r3, d0
 80040aa:	4610      	mov	r0, r2
 80040ac:	4619      	mov	r1, r3
 80040ae:	f7fc fdc3 	bl	8000c38 <__aeabi_d2f>
 80040b2:	4603      	mov	r3, r0
 80040b4:	eddf 0ac1 	vldr	s1, [pc, #772]	; 80043bc <process_user_input+0x39c>
 80040b8:	ee00 3a10 	vmov	s0, r3
 80040bc:	f00d fd43 	bl	8011b46 <fminf>
 80040c0:	eef0 7a40 	vmov.f32	s15, s0
 80040c4:	eddf 0abe 	vldr	s1, [pc, #760]	; 80043c0 <process_user_input+0x3a0>
 80040c8:	eeb0 0a67 	vmov.f32	s0, s15
 80040cc:	f00d fd20 	bl	8011b10 <fmaxf>
 80040d0:	eef0 7a40 	vmov.f32	s15, s0
 80040d4:	4bbb      	ldr	r3, [pc, #748]	; (80043c4 <process_user_input+0x3a4>)
 80040d6:	edc3 7a02 	vstr	s15, [r3, #8]
			 printf("I_BW set to %f\r\n", I_BW);
 80040da:	4bba      	ldr	r3, [pc, #744]	; (80043c4 <process_user_input+0x3a4>)
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	4618      	mov	r0, r3
 80040e0:	f7fc fa5a 	bl	8000598 <__aeabi_f2d>
 80040e4:	4602      	mov	r2, r0
 80040e6:	460b      	mov	r3, r1
 80040e8:	48b7      	ldr	r0, [pc, #732]	; (80043c8 <process_user_input+0x3a8>)
 80040ea:	f00a f85f 	bl	800e1ac <iprintf>
			 break;
 80040ee:	e20e      	b.n	800450e <process_user_input+0x4ee>
		 case 'i':
			 CAN_ID = atoi(fsmstate->cmd_buff);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	3304      	adds	r3, #4
 80040f4:	4618      	mov	r0, r3
 80040f6:	f009 fbaa 	bl	800d84e <atoi>
 80040fa:	4603      	mov	r3, r0
 80040fc:	4ab3      	ldr	r2, [pc, #716]	; (80043cc <process_user_input+0x3ac>)
 80040fe:	6053      	str	r3, [r2, #4]
			 printf("CAN_ID set to %d\r\n", CAN_ID);
 8004100:	4bb2      	ldr	r3, [pc, #712]	; (80043cc <process_user_input+0x3ac>)
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	4619      	mov	r1, r3
 8004106:	48b2      	ldr	r0, [pc, #712]	; (80043d0 <process_user_input+0x3b0>)
 8004108:	f00a f850 	bl	800e1ac <iprintf>
			 break;
 800410c:	e1ff      	b.n	800450e <process_user_input+0x4ee>
		 case 'm':
			 CAN_MASTER = atoi(fsmstate->cmd_buff);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	3304      	adds	r3, #4
 8004112:	4618      	mov	r0, r3
 8004114:	f009 fb9b 	bl	800d84e <atoi>
 8004118:	4603      	mov	r3, r0
 800411a:	4aac      	ldr	r2, [pc, #688]	; (80043cc <process_user_input+0x3ac>)
 800411c:	6093      	str	r3, [r2, #8]
			 printf("CAN_MASTER set to %d\r\n", CAN_MASTER);
 800411e:	4bab      	ldr	r3, [pc, #684]	; (80043cc <process_user_input+0x3ac>)
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	4619      	mov	r1, r3
 8004124:	48ab      	ldr	r0, [pc, #684]	; (80043d4 <process_user_input+0x3b4>)
 8004126:	f00a f841 	bl	800e1ac <iprintf>
			 break;
 800412a:	e1f0      	b.n	800450e <process_user_input+0x4ee>
		 case 'l':
			 I_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 40.0f), 0.0f);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	3304      	adds	r3, #4
 8004130:	4618      	mov	r0, r3
 8004132:	f009 fb89 	bl	800d848 <atof>
 8004136:	ec53 2b10 	vmov	r2, r3, d0
 800413a:	4610      	mov	r0, r2
 800413c:	4619      	mov	r1, r3
 800413e:	f7fc fd7b 	bl	8000c38 <__aeabi_d2f>
 8004142:	4603      	mov	r3, r0
 8004144:	eddf 0aa4 	vldr	s1, [pc, #656]	; 80043d8 <process_user_input+0x3b8>
 8004148:	ee00 3a10 	vmov	s0, r3
 800414c:	f00d fcfb 	bl	8011b46 <fminf>
 8004150:	eef0 7a40 	vmov.f32	s15, s0
 8004154:	eddf 0aae 	vldr	s1, [pc, #696]	; 8004410 <process_user_input+0x3f0>
 8004158:	eeb0 0a67 	vmov.f32	s0, s15
 800415c:	f00d fcd8 	bl	8011b10 <fmaxf>
 8004160:	eef0 7a40 	vmov.f32	s15, s0
 8004164:	4b97      	ldr	r3, [pc, #604]	; (80043c4 <process_user_input+0x3a4>)
 8004166:	edc3 7a03 	vstr	s15, [r3, #12]
			 printf("I_MAX set to %f\r\n", I_MAX);
 800416a:	4b96      	ldr	r3, [pc, #600]	; (80043c4 <process_user_input+0x3a4>)
 800416c:	68db      	ldr	r3, [r3, #12]
 800416e:	4618      	mov	r0, r3
 8004170:	f7fc fa12 	bl	8000598 <__aeabi_f2d>
 8004174:	4602      	mov	r2, r0
 8004176:	460b      	mov	r3, r1
 8004178:	4898      	ldr	r0, [pc, #608]	; (80043dc <process_user_input+0x3bc>)
 800417a:	f00a f817 	bl	800e1ac <iprintf>
			 break;
 800417e:	e1c6      	b.n	800450e <process_user_input+0x4ee>
		 case 'f':
			 I_FW_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 33.0f), 0.0f);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	3304      	adds	r3, #4
 8004184:	4618      	mov	r0, r3
 8004186:	f009 fb5f 	bl	800d848 <atof>
 800418a:	ec53 2b10 	vmov	r2, r3, d0
 800418e:	4610      	mov	r0, r2
 8004190:	4619      	mov	r1, r3
 8004192:	f7fc fd51 	bl	8000c38 <__aeabi_d2f>
 8004196:	4603      	mov	r3, r0
 8004198:	eddf 0a91 	vldr	s1, [pc, #580]	; 80043e0 <process_user_input+0x3c0>
 800419c:	ee00 3a10 	vmov	s0, r3
 80041a0:	f00d fcd1 	bl	8011b46 <fminf>
 80041a4:	eef0 7a40 	vmov.f32	s15, s0
 80041a8:	eddf 0a99 	vldr	s1, [pc, #612]	; 8004410 <process_user_input+0x3f0>
 80041ac:	eeb0 0a67 	vmov.f32	s0, s15
 80041b0:	f00d fcae 	bl	8011b10 <fmaxf>
 80041b4:	eef0 7a40 	vmov.f32	s15, s0
 80041b8:	4b82      	ldr	r3, [pc, #520]	; (80043c4 <process_user_input+0x3a4>)
 80041ba:	edc3 7a06 	vstr	s15, [r3, #24]
			 printf("I_FW_MAX set to %f\r\n", I_FW_MAX);
 80041be:	4b81      	ldr	r3, [pc, #516]	; (80043c4 <process_user_input+0x3a4>)
 80041c0:	699b      	ldr	r3, [r3, #24]
 80041c2:	4618      	mov	r0, r3
 80041c4:	f7fc f9e8 	bl	8000598 <__aeabi_f2d>
 80041c8:	4602      	mov	r2, r0
 80041ca:	460b      	mov	r3, r1
 80041cc:	4885      	ldr	r0, [pc, #532]	; (80043e4 <process_user_input+0x3c4>)
 80041ce:	f009 ffed 	bl	800e1ac <iprintf>
			 break;
 80041d2:	e19c      	b.n	800450e <process_user_input+0x4ee>
		 case 't':
			 CAN_TIMEOUT = atoi(fsmstate->cmd_buff);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	3304      	adds	r3, #4
 80041d8:	4618      	mov	r0, r3
 80041da:	f009 fb38 	bl	800d84e <atoi>
 80041de:	4603      	mov	r3, r0
 80041e0:	4a7a      	ldr	r2, [pc, #488]	; (80043cc <process_user_input+0x3ac>)
 80041e2:	60d3      	str	r3, [r2, #12]
			 printf("CAN_TIMEOUT set to %d\r\n", CAN_TIMEOUT);
 80041e4:	4b79      	ldr	r3, [pc, #484]	; (80043cc <process_user_input+0x3ac>)
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	4619      	mov	r1, r3
 80041ea:	487f      	ldr	r0, [pc, #508]	; (80043e8 <process_user_input+0x3c8>)
 80041ec:	f009 ffde 	bl	800e1ac <iprintf>
			 break;
 80041f0:	e18d      	b.n	800450e <process_user_input+0x4ee>
		 case 'h':
			 TEMP_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 150.0f), 0.0f);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	3304      	adds	r3, #4
 80041f6:	4618      	mov	r0, r3
 80041f8:	f009 fb26 	bl	800d848 <atof>
 80041fc:	ec53 2b10 	vmov	r2, r3, d0
 8004200:	4610      	mov	r0, r2
 8004202:	4619      	mov	r1, r3
 8004204:	f7fc fd18 	bl	8000c38 <__aeabi_d2f>
 8004208:	4603      	mov	r3, r0
 800420a:	eddf 0a78 	vldr	s1, [pc, #480]	; 80043ec <process_user_input+0x3cc>
 800420e:	ee00 3a10 	vmov	s0, r3
 8004212:	f00d fc98 	bl	8011b46 <fminf>
 8004216:	eef0 7a40 	vmov.f32	s15, s0
 800421a:	eddf 0a7d 	vldr	s1, [pc, #500]	; 8004410 <process_user_input+0x3f0>
 800421e:	eeb0 0a67 	vmov.f32	s0, s15
 8004222:	f00d fc75 	bl	8011b10 <fmaxf>
 8004226:	eef0 7a40 	vmov.f32	s15, s0
 800422a:	4b66      	ldr	r3, [pc, #408]	; (80043c4 <process_user_input+0x3a4>)
 800422c:	edc3 7a08 	vstr	s15, [r3, #32]
			 printf("TEMP_MAX set to %f\r\n", TEMP_MAX);
 8004230:	4b64      	ldr	r3, [pc, #400]	; (80043c4 <process_user_input+0x3a4>)
 8004232:	6a1b      	ldr	r3, [r3, #32]
 8004234:	4618      	mov	r0, r3
 8004236:	f7fc f9af 	bl	8000598 <__aeabi_f2d>
 800423a:	4602      	mov	r2, r0
 800423c:	460b      	mov	r3, r1
 800423e:	486c      	ldr	r0, [pc, #432]	; (80043f0 <process_user_input+0x3d0>)
 8004240:	f009 ffb4 	bl	800e1ac <iprintf>
			 break;
 8004244:	e163      	b.n	800450e <process_user_input+0x4ee>
		 case 'c':
			 I_MAX_CONT = fmaxf(fminf(atof(fsmstate->cmd_buff), 40.0f), 0.0f);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	3304      	adds	r3, #4
 800424a:	4618      	mov	r0, r3
 800424c:	f009 fafc 	bl	800d848 <atof>
 8004250:	ec53 2b10 	vmov	r2, r3, d0
 8004254:	4610      	mov	r0, r2
 8004256:	4619      	mov	r1, r3
 8004258:	f7fc fcee 	bl	8000c38 <__aeabi_d2f>
 800425c:	4603      	mov	r3, r0
 800425e:	eddf 0a5e 	vldr	s1, [pc, #376]	; 80043d8 <process_user_input+0x3b8>
 8004262:	ee00 3a10 	vmov	s0, r3
 8004266:	f00d fc6e 	bl	8011b46 <fminf>
 800426a:	eef0 7a40 	vmov.f32	s15, s0
 800426e:	eddf 0a68 	vldr	s1, [pc, #416]	; 8004410 <process_user_input+0x3f0>
 8004272:	eeb0 0a67 	vmov.f32	s0, s15
 8004276:	f00d fc4b 	bl	8011b10 <fmaxf>
 800427a:	eef0 7a40 	vmov.f32	s15, s0
 800427e:	4b51      	ldr	r3, [pc, #324]	; (80043c4 <process_user_input+0x3a4>)
 8004280:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
			 printf("I_MAX_CONT set to %f\r\n", I_MAX_CONT);
 8004284:	4b4f      	ldr	r3, [pc, #316]	; (80043c4 <process_user_input+0x3a4>)
 8004286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004288:	4618      	mov	r0, r3
 800428a:	f7fc f985 	bl	8000598 <__aeabi_f2d>
 800428e:	4602      	mov	r2, r0
 8004290:	460b      	mov	r3, r1
 8004292:	4858      	ldr	r0, [pc, #352]	; (80043f4 <process_user_input+0x3d4>)
 8004294:	f009 ff8a 	bl	800e1ac <iprintf>
			 break;
 8004298:	e139      	b.n	800450e <process_user_input+0x4ee>
		 case 'a':
			 I_CAL = fmaxf(fminf(atof(fsmstate->cmd_buff), 20.0f), 0.0f);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	3304      	adds	r3, #4
 800429e:	4618      	mov	r0, r3
 80042a0:	f009 fad2 	bl	800d848 <atof>
 80042a4:	ec53 2b10 	vmov	r2, r3, d0
 80042a8:	4610      	mov	r0, r2
 80042aa:	4619      	mov	r1, r3
 80042ac:	f7fc fcc4 	bl	8000c38 <__aeabi_d2f>
 80042b0:	4603      	mov	r3, r0
 80042b2:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 80042b6:	ee00 3a10 	vmov	s0, r3
 80042ba:	f00d fc44 	bl	8011b46 <fminf>
 80042be:	eef0 7a40 	vmov.f32	s15, s0
 80042c2:	eddf 0a53 	vldr	s1, [pc, #332]	; 8004410 <process_user_input+0x3f0>
 80042c6:	eeb0 0a67 	vmov.f32	s0, s15
 80042ca:	f00d fc21 	bl	8011b10 <fmaxf>
 80042ce:	eef0 7a40 	vmov.f32	s15, s0
 80042d2:	4b3c      	ldr	r3, [pc, #240]	; (80043c4 <process_user_input+0x3a4>)
 80042d4:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
			 printf("I_CAL set to %f\r\n", I_CAL);
 80042d8:	4b3a      	ldr	r3, [pc, #232]	; (80043c4 <process_user_input+0x3a4>)
 80042da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042dc:	4618      	mov	r0, r3
 80042de:	f7fc f95b 	bl	8000598 <__aeabi_f2d>
 80042e2:	4602      	mov	r2, r0
 80042e4:	460b      	mov	r3, r1
 80042e6:	4844      	ldr	r0, [pc, #272]	; (80043f8 <process_user_input+0x3d8>)
 80042e8:	f009 ff60 	bl	800e1ac <iprintf>
			 break;
 80042ec:	e10f      	b.n	800450e <process_user_input+0x4ee>
		 case 'g':
			 GR = fmaxf(atof(fsmstate->cmd_buff), .001f);	// Limit prevents divide by zero if user tries to enter zero
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	3304      	adds	r3, #4
 80042f2:	4618      	mov	r0, r3
 80042f4:	f009 faa8 	bl	800d848 <atof>
 80042f8:	ec53 2b10 	vmov	r2, r3, d0
 80042fc:	4610      	mov	r0, r2
 80042fe:	4619      	mov	r1, r3
 8004300:	f7fc fc9a 	bl	8000c38 <__aeabi_d2f>
 8004304:	4603      	mov	r3, r0
 8004306:	eddf 0a3d 	vldr	s1, [pc, #244]	; 80043fc <process_user_input+0x3dc>
 800430a:	ee00 3a10 	vmov	s0, r3
 800430e:	f00d fbff 	bl	8011b10 <fmaxf>
 8004312:	eef0 7a40 	vmov.f32	s15, s0
 8004316:	4b2b      	ldr	r3, [pc, #172]	; (80043c4 <process_user_input+0x3a4>)
 8004318:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
			 printf("GR set to %f\r\n", GR);
 800431c:	4b29      	ldr	r3, [pc, #164]	; (80043c4 <process_user_input+0x3a4>)
 800431e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004320:	4618      	mov	r0, r3
 8004322:	f7fc f939 	bl	8000598 <__aeabi_f2d>
 8004326:	4602      	mov	r2, r0
 8004328:	460b      	mov	r3, r1
 800432a:	4835      	ldr	r0, [pc, #212]	; (8004400 <process_user_input+0x3e0>)
 800432c:	f009 ff3e 	bl	800e1ac <iprintf>
			 break;
 8004330:	e0ed      	b.n	800450e <process_user_input+0x4ee>
		 case 'k':
			 KT = fmaxf(atof(fsmstate->cmd_buff), 0.0001f);	// Limit prevents divide by zero.  Seems like a reasonable LB?
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	3304      	adds	r3, #4
 8004336:	4618      	mov	r0, r3
 8004338:	f009 fa86 	bl	800d848 <atof>
 800433c:	ec53 2b10 	vmov	r2, r3, d0
 8004340:	4610      	mov	r0, r2
 8004342:	4619      	mov	r1, r3
 8004344:	f7fc fc78 	bl	8000c38 <__aeabi_d2f>
 8004348:	4603      	mov	r3, r0
 800434a:	eddf 0a2e 	vldr	s1, [pc, #184]	; 8004404 <process_user_input+0x3e4>
 800434e:	ee00 3a10 	vmov	s0, r3
 8004352:	f00d fbdd 	bl	8011b10 <fmaxf>
 8004356:	eef0 7a40 	vmov.f32	s15, s0
 800435a:	4b1a      	ldr	r3, [pc, #104]	; (80043c4 <process_user_input+0x3a4>)
 800435c:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
			 printf("KT set to %f\r\n", KT);
 8004360:	4b18      	ldr	r3, [pc, #96]	; (80043c4 <process_user_input+0x3a4>)
 8004362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004364:	4618      	mov	r0, r3
 8004366:	f7fc f917 	bl	8000598 <__aeabi_f2d>
 800436a:	4602      	mov	r2, r0
 800436c:	460b      	mov	r3, r1
 800436e:	4826      	ldr	r0, [pc, #152]	; (8004408 <process_user_input+0x3e8>)
 8004370:	f009 ff1c 	bl	800e1ac <iprintf>
			 break;
 8004374:	e0cb      	b.n	800450e <process_user_input+0x4ee>
		 case 'x':
			 KP_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	3304      	adds	r3, #4
 800437a:	4618      	mov	r0, r3
 800437c:	f009 fa64 	bl	800d848 <atof>
 8004380:	ec53 2b10 	vmov	r2, r3, d0
 8004384:	4610      	mov	r0, r2
 8004386:	4619      	mov	r1, r3
 8004388:	f7fc fc56 	bl	8000c38 <__aeabi_d2f>
 800438c:	4603      	mov	r3, r0
 800438e:	eddf 0a20 	vldr	s1, [pc, #128]	; 8004410 <process_user_input+0x3f0>
 8004392:	ee00 3a10 	vmov	s0, r3
 8004396:	f00d fbbb 	bl	8011b10 <fmaxf>
 800439a:	eef0 7a40 	vmov.f32	s15, s0
 800439e:	4b09      	ldr	r3, [pc, #36]	; (80043c4 <process_user_input+0x3a4>)
 80043a0:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
			 printf("KP_MAX set to %f\r\n", KP_MAX);
 80043a4:	4b07      	ldr	r3, [pc, #28]	; (80043c4 <process_user_input+0x3a4>)
 80043a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043a8:	4618      	mov	r0, r3
 80043aa:	f7fc f8f5 	bl	8000598 <__aeabi_f2d>
 80043ae:	4602      	mov	r2, r0
 80043b0:	460b      	mov	r3, r1
 80043b2:	4816      	ldr	r0, [pc, #88]	; (800440c <process_user_input+0x3ec>)
 80043b4:	f009 fefa 	bl	800e1ac <iprintf>
			 break;
 80043b8:	e0a9      	b.n	800450e <process_user_input+0x4ee>
 80043ba:	bf00      	nop
 80043bc:	44fa0000 	.word	0x44fa0000
 80043c0:	42c80000 	.word	0x42c80000
 80043c4:	2000130c 	.word	0x2000130c
 80043c8:	0801281c 	.word	0x0801281c
 80043cc:	20009bbc 	.word	0x20009bbc
 80043d0:	08012830 	.word	0x08012830
 80043d4:	08012844 	.word	0x08012844
 80043d8:	42200000 	.word	0x42200000
 80043dc:	0801285c 	.word	0x0801285c
 80043e0:	42040000 	.word	0x42040000
 80043e4:	08012870 	.word	0x08012870
 80043e8:	08012888 	.word	0x08012888
 80043ec:	43160000 	.word	0x43160000
 80043f0:	080128a0 	.word	0x080128a0
 80043f4:	080128b8 	.word	0x080128b8
 80043f8:	080128d0 	.word	0x080128d0
 80043fc:	3a83126f 	.word	0x3a83126f
 8004400:	080128e4 	.word	0x080128e4
 8004404:	38d1b717 	.word	0x38d1b717
 8004408:	080128f4 	.word	0x080128f4
 800440c:	08012904 	.word	0x08012904
 8004410:	00000000 	.word	0x00000000
		 case 'd':
			 KD_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	3304      	adds	r3, #4
 8004418:	4618      	mov	r0, r3
 800441a:	f009 fa15 	bl	800d848 <atof>
 800441e:	ec53 2b10 	vmov	r2, r3, d0
 8004422:	4610      	mov	r0, r2
 8004424:	4619      	mov	r1, r3
 8004426:	f7fc fc07 	bl	8000c38 <__aeabi_d2f>
 800442a:	4603      	mov	r3, r0
 800442c:	ed5f 0a08 	vldr	s1, [pc, #-32]	; 8004410 <process_user_input+0x3f0>
 8004430:	ee00 3a10 	vmov	s0, r3
 8004434:	f00d fb6c 	bl	8011b10 <fmaxf>
 8004438:	eef0 7a40 	vmov.f32	s15, s0
 800443c:	4b3f      	ldr	r3, [pc, #252]	; (800453c <process_user_input+0x51c>)
 800443e:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
			 printf("KD_MAX set to %f\r\n", KD_MAX);
 8004442:	4b3e      	ldr	r3, [pc, #248]	; (800453c <process_user_input+0x51c>)
 8004444:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004446:	4618      	mov	r0, r3
 8004448:	f7fc f8a6 	bl	8000598 <__aeabi_f2d>
 800444c:	4602      	mov	r2, r0
 800444e:	460b      	mov	r3, r1
 8004450:	483b      	ldr	r0, [pc, #236]	; (8004540 <process_user_input+0x520>)
 8004452:	f009 feab 	bl	800e1ac <iprintf>
			 break;
 8004456:	e05a      	b.n	800450e <process_user_input+0x4ee>
		 case 'p':
			 P_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	3304      	adds	r3, #4
 800445c:	4618      	mov	r0, r3
 800445e:	f009 f9f3 	bl	800d848 <atof>
 8004462:	ec53 2b10 	vmov	r2, r3, d0
 8004466:	4610      	mov	r0, r2
 8004468:	4619      	mov	r1, r3
 800446a:	f7fc fbe5 	bl	8000c38 <__aeabi_d2f>
 800446e:	4603      	mov	r3, r0
 8004470:	eddf 0a34 	vldr	s1, [pc, #208]	; 8004544 <process_user_input+0x524>
 8004474:	ee00 3a10 	vmov	s0, r3
 8004478:	f00d fb4a 	bl	8011b10 <fmaxf>
 800447c:	eef0 7a40 	vmov.f32	s15, s0
 8004480:	4b2e      	ldr	r3, [pc, #184]	; (800453c <process_user_input+0x51c>)
 8004482:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
			 P_MIN = -P_MAX;
 8004486:	4b2d      	ldr	r3, [pc, #180]	; (800453c <process_user_input+0x51c>)
 8004488:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 800448c:	eef1 7a67 	vneg.f32	s15, s15
 8004490:	4b2a      	ldr	r3, [pc, #168]	; (800453c <process_user_input+0x51c>)
 8004492:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
			 printf("P_MAX set to %f\r\n", P_MAX);
 8004496:	4b29      	ldr	r3, [pc, #164]	; (800453c <process_user_input+0x51c>)
 8004498:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800449a:	4618      	mov	r0, r3
 800449c:	f7fc f87c 	bl	8000598 <__aeabi_f2d>
 80044a0:	4602      	mov	r2, r0
 80044a2:	460b      	mov	r3, r1
 80044a4:	4828      	ldr	r0, [pc, #160]	; (8004548 <process_user_input+0x528>)
 80044a6:	f009 fe81 	bl	800e1ac <iprintf>
			 break;
 80044aa:	e030      	b.n	800450e <process_user_input+0x4ee>
		 case 'v':
			 V_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	3304      	adds	r3, #4
 80044b0:	4618      	mov	r0, r3
 80044b2:	f009 f9c9 	bl	800d848 <atof>
 80044b6:	ec53 2b10 	vmov	r2, r3, d0
 80044ba:	4610      	mov	r0, r2
 80044bc:	4619      	mov	r1, r3
 80044be:	f7fc fbbb 	bl	8000c38 <__aeabi_d2f>
 80044c2:	4603      	mov	r3, r0
 80044c4:	eddf 0a1f 	vldr	s1, [pc, #124]	; 8004544 <process_user_input+0x524>
 80044c8:	ee00 3a10 	vmov	s0, r3
 80044cc:	f00d fb20 	bl	8011b10 <fmaxf>
 80044d0:	eef0 7a40 	vmov.f32	s15, s0
 80044d4:	4b19      	ldr	r3, [pc, #100]	; (800453c <process_user_input+0x51c>)
 80044d6:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
			 V_MIN = -V_MAX;
 80044da:	4b18      	ldr	r3, [pc, #96]	; (800453c <process_user_input+0x51c>)
 80044dc:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80044e0:	eef1 7a67 	vneg.f32	s15, s15
 80044e4:	4b15      	ldr	r3, [pc, #84]	; (800453c <process_user_input+0x51c>)
 80044e6:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
			 printf("V_MAX set to %f\r\n", V_MAX);
 80044ea:	4b14      	ldr	r3, [pc, #80]	; (800453c <process_user_input+0x51c>)
 80044ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044ee:	4618      	mov	r0, r3
 80044f0:	f7fc f852 	bl	8000598 <__aeabi_f2d>
 80044f4:	4602      	mov	r2, r0
 80044f6:	460b      	mov	r3, r1
 80044f8:	4814      	ldr	r0, [pc, #80]	; (800454c <process_user_input+0x52c>)
 80044fa:	f009 fe57 	bl	800e1ac <iprintf>
			 break;
 80044fe:	e006      	b.n	800450e <process_user_input+0x4ee>
		 default:
			 printf("\n\r '%c' Not a valid command prefix\n\r\n\r", fsmstate->cmd_buff);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	3304      	adds	r3, #4
 8004504:	4619      	mov	r1, r3
 8004506:	4812      	ldr	r0, [pc, #72]	; (8004550 <process_user_input+0x530>)
 8004508:	f009 fe50 	bl	800e1ac <iprintf>
			 break;
 800450c:	bf00      	nop
	 if (!preference_writer_ready(prefs)){ preference_writer_open(&prefs);}
	 preference_writer_flush(&prefs);
	 preference_writer_close(&prefs);
	 preference_writer_load(prefs);
	 */
	 save_to_flash();
 800450e:	f7fe f951 	bl	80027b4 <save_to_flash>
	 load_from_flash();
 8004512:	f7fe f8a7 	bl	8002664 <load_from_flash>
	 enter_setup_state();
 8004516:	f7ff fc0f 	bl	8003d38 <enter_setup_state>

	 fsmstate->bytecount = 0;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2200      	movs	r2, #0
 800451e:	731a      	strb	r2, [r3, #12]
	 fsmstate->cmd_id = 0;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2200      	movs	r2, #0
 8004524:	735a      	strb	r2, [r3, #13]
	 memset(&fsmstate->cmd_buff, 0, sizeof(fsmstate->cmd_buff));
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	3304      	adds	r3, #4
 800452a:	2208      	movs	r2, #8
 800452c:	2100      	movs	r1, #0
 800452e:	4618      	mov	r0, r3
 8004530:	f009 f9ca 	bl	800d8c8 <memset>
 }
 8004534:	bf00      	nop
 8004536:	3708      	adds	r7, #8
 8004538:	46bd      	mov	sp, r7
 800453a:	bd80      	pop	{r7, pc}
 800453c:	2000130c 	.word	0x2000130c
 8004540:	08012918 	.word	0x08012918
 8004544:	00000000 	.word	0x00000000
 8004548:	0801292c 	.word	0x0801292c
 800454c:	08012940 	.word	0x08012940
 8004550:	08012954 	.word	0x08012954

08004554 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b08a      	sub	sp, #40	; 0x28
 8004558:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800455a:	f107 0314 	add.w	r3, r7, #20
 800455e:	2200      	movs	r2, #0
 8004560:	601a      	str	r2, [r3, #0]
 8004562:	605a      	str	r2, [r3, #4]
 8004564:	609a      	str	r2, [r3, #8]
 8004566:	60da      	str	r2, [r3, #12]
 8004568:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800456a:	4b39      	ldr	r3, [pc, #228]	; (8004650 <MX_GPIO_Init+0xfc>)
 800456c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800456e:	4a38      	ldr	r2, [pc, #224]	; (8004650 <MX_GPIO_Init+0xfc>)
 8004570:	f043 0320 	orr.w	r3, r3, #32
 8004574:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004576:	4b36      	ldr	r3, [pc, #216]	; (8004650 <MX_GPIO_Init+0xfc>)
 8004578:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800457a:	f003 0320 	and.w	r3, r3, #32
 800457e:	613b      	str	r3, [r7, #16]
 8004580:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004582:	4b33      	ldr	r3, [pc, #204]	; (8004650 <MX_GPIO_Init+0xfc>)
 8004584:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004586:	4a32      	ldr	r2, [pc, #200]	; (8004650 <MX_GPIO_Init+0xfc>)
 8004588:	f043 0304 	orr.w	r3, r3, #4
 800458c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800458e:	4b30      	ldr	r3, [pc, #192]	; (8004650 <MX_GPIO_Init+0xfc>)
 8004590:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004592:	f003 0304 	and.w	r3, r3, #4
 8004596:	60fb      	str	r3, [r7, #12]
 8004598:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800459a:	4b2d      	ldr	r3, [pc, #180]	; (8004650 <MX_GPIO_Init+0xfc>)
 800459c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800459e:	4a2c      	ldr	r2, [pc, #176]	; (8004650 <MX_GPIO_Init+0xfc>)
 80045a0:	f043 0301 	orr.w	r3, r3, #1
 80045a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80045a6:	4b2a      	ldr	r3, [pc, #168]	; (8004650 <MX_GPIO_Init+0xfc>)
 80045a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045aa:	f003 0301 	and.w	r3, r3, #1
 80045ae:	60bb      	str	r3, [r7, #8]
 80045b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80045b2:	4b27      	ldr	r3, [pc, #156]	; (8004650 <MX_GPIO_Init+0xfc>)
 80045b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045b6:	4a26      	ldr	r2, [pc, #152]	; (8004650 <MX_GPIO_Init+0xfc>)
 80045b8:	f043 0302 	orr.w	r3, r3, #2
 80045bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80045be:	4b24      	ldr	r3, [pc, #144]	; (8004650 <MX_GPIO_Init+0xfc>)
 80045c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045c2:	f003 0302 	and.w	r3, r3, #2
 80045c6:	607b      	str	r3, [r7, #4]
 80045c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80045ca:	2200      	movs	r2, #0
 80045cc:	210c      	movs	r1, #12
 80045ce:	4821      	ldr	r0, [pc, #132]	; (8004654 <MX_GPIO_Init+0x100>)
 80045d0:	f004 fbc0 	bl	8008d54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_15, GPIO_PIN_RESET);
 80045d4:	2200      	movs	r2, #0
 80045d6:	f648 0110 	movw	r1, #34832	; 0x8810
 80045da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80045de:	f004 fbb9 	bl	8008d54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 80045e2:	2200      	movs	r2, #0
 80045e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80045e8:	481b      	ldr	r0, [pc, #108]	; (8004658 <MX_GPIO_Init+0x104>)
 80045ea:	f004 fbb3 	bl	8008d54 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80045ee:	230c      	movs	r3, #12
 80045f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045f2:	2301      	movs	r3, #1
 80045f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045f6:	2300      	movs	r3, #0
 80045f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045fa:	2300      	movs	r3, #0
 80045fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045fe:	f107 0314 	add.w	r3, r7, #20
 8004602:	4619      	mov	r1, r3
 8004604:	4813      	ldr	r0, [pc, #76]	; (8004654 <MX_GPIO_Init+0x100>)
 8004606:	f004 fa23 	bl	8008a50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA11 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_15;
 800460a:	f648 0310 	movw	r3, #34832	; 0x8810
 800460e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004610:	2301      	movs	r3, #1
 8004612:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004614:	2300      	movs	r3, #0
 8004616:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004618:	2300      	movs	r3, #0
 800461a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800461c:	f107 0314 	add.w	r3, r7, #20
 8004620:	4619      	mov	r1, r3
 8004622:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004626:	f004 fa13 	bl	8008a50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800462a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800462e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004630:	2301      	movs	r3, #1
 8004632:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004634:	2300      	movs	r3, #0
 8004636:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004638:	2300      	movs	r3, #0
 800463a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800463c:	f107 0314 	add.w	r3, r7, #20
 8004640:	4619      	mov	r1, r3
 8004642:	4805      	ldr	r0, [pc, #20]	; (8004658 <MX_GPIO_Init+0x104>)
 8004644:	f004 fa04 	bl	8008a50 <HAL_GPIO_Init>

}
 8004648:	bf00      	nop
 800464a:	3728      	adds	r7, #40	; 0x28
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}
 8004650:	40021000 	.word	0x40021000
 8004654:	48000800 	.word	0x48000800
 8004658:	48000400 	.word	0x48000400

0800465c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800465c:	b480      	push	{r7}
 800465e:	b083      	sub	sp, #12
 8004660:	af00      	add	r7, sp, #0
 8004662:	4603      	mov	r3, r0
 8004664:	6039      	str	r1, [r7, #0]
 8004666:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004668:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800466c:	2b00      	cmp	r3, #0
 800466e:	db0a      	blt.n	8004686 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	b2da      	uxtb	r2, r3
 8004674:	490c      	ldr	r1, [pc, #48]	; (80046a8 <__NVIC_SetPriority+0x4c>)
 8004676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800467a:	0112      	lsls	r2, r2, #4
 800467c:	b2d2      	uxtb	r2, r2
 800467e:	440b      	add	r3, r1
 8004680:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004684:	e00a      	b.n	800469c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	b2da      	uxtb	r2, r3
 800468a:	4908      	ldr	r1, [pc, #32]	; (80046ac <__NVIC_SetPriority+0x50>)
 800468c:	79fb      	ldrb	r3, [r7, #7]
 800468e:	f003 030f 	and.w	r3, r3, #15
 8004692:	3b04      	subs	r3, #4
 8004694:	0112      	lsls	r2, r2, #4
 8004696:	b2d2      	uxtb	r2, r2
 8004698:	440b      	add	r3, r1
 800469a:	761a      	strb	r2, [r3, #24]
}
 800469c:	bf00      	nop
 800469e:	370c      	adds	r7, #12
 80046a0:	46bd      	mov	sp, r7
 80046a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a6:	4770      	bx	lr
 80046a8:	e000e100 	.word	0xe000e100
 80046ac:	e000ed00 	.word	0xe000ed00

080046b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b088      	sub	sp, #32
 80046b4:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80046b6:	f001 fc0a 	bl	8005ece <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80046ba:	f000 fadd 	bl	8004c78 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80046be:	f7ff ff49 	bl	8004554 <MX_GPIO_Init>
  MX_ADC1_Init();
 80046c2:	f7fc fcbb 	bl	800103c <MX_ADC1_Init>
  MX_FDCAN2_Init();
 80046c6:	f7fd fe2d 	bl	8002324 <MX_FDCAN2_Init>
  MX_SPI1_Init();
 80046ca:	f000 feab 	bl	8005424 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80046ce:	f001 fb1b 	bl	8005d08 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 80046d2:	f000 fee5 	bl	80054a0 <MX_SPI3_Init>
  MX_TIM1_Init();
 80046d6:	f001 f9f1 	bl	8005abc <MX_TIM1_Init>
  MX_ADC2_Init();
 80046da:	f7fc fd27 	bl	800112c <MX_ADC2_Init>
  MX_ADC3_Init();
 80046de:	f7fc fd8b 	bl	80011f8 <MX_ADC3_Init>
  /* USER CODE BEGIN 2 */


  /* Load settings from flash */
    load_from_flash();
 80046e2:	f7fd ffbf 	bl	8002664 <load_from_flash>

  /* Sanitize configs in case flash is empty*/
  if(E_ZERO==-1){E_ZERO = 0;}
 80046e6:	4bba      	ldr	r3, [pc, #744]	; (80049d0 <main+0x320>)
 80046e8:	695b      	ldr	r3, [r3, #20]
 80046ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046ee:	d102      	bne.n	80046f6 <main+0x46>
 80046f0:	4bb7      	ldr	r3, [pc, #732]	; (80049d0 <main+0x320>)
 80046f2:	2200      	movs	r2, #0
 80046f4:	615a      	str	r2, [r3, #20]
  if(M_ZERO==-1){M_ZERO = 0;}
 80046f6:	4bb6      	ldr	r3, [pc, #728]	; (80049d0 <main+0x320>)
 80046f8:	691b      	ldr	r3, [r3, #16]
 80046fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046fe:	d102      	bne.n	8004706 <main+0x56>
 8004700:	4bb3      	ldr	r3, [pc, #716]	; (80049d0 <main+0x320>)
 8004702:	2200      	movs	r2, #0
 8004704:	611a      	str	r2, [r3, #16]
  if(isnan(I_BW) || I_BW==-1){I_BW = 1000;}
 8004706:	4bb3      	ldr	r3, [pc, #716]	; (80049d4 <main+0x324>)
 8004708:	edd3 7a02 	vldr	s15, [r3, #8]
 800470c:	eef4 7a67 	vcmp.f32	s15, s15
 8004710:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004714:	d609      	bvs.n	800472a <main+0x7a>
 8004716:	4baf      	ldr	r3, [pc, #700]	; (80049d4 <main+0x324>)
 8004718:	edd3 7a02 	vldr	s15, [r3, #8]
 800471c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004720:	eef4 7a47 	vcmp.f32	s15, s14
 8004724:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004728:	d102      	bne.n	8004730 <main+0x80>
 800472a:	4baa      	ldr	r3, [pc, #680]	; (80049d4 <main+0x324>)
 800472c:	4aaa      	ldr	r2, [pc, #680]	; (80049d8 <main+0x328>)
 800472e:	609a      	str	r2, [r3, #8]
  if(isnan(I_MAX) || I_MAX ==-1){I_MAX=40;}
 8004730:	4ba8      	ldr	r3, [pc, #672]	; (80049d4 <main+0x324>)
 8004732:	edd3 7a03 	vldr	s15, [r3, #12]
 8004736:	eef4 7a67 	vcmp.f32	s15, s15
 800473a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800473e:	d609      	bvs.n	8004754 <main+0xa4>
 8004740:	4ba4      	ldr	r3, [pc, #656]	; (80049d4 <main+0x324>)
 8004742:	edd3 7a03 	vldr	s15, [r3, #12]
 8004746:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800474a:	eef4 7a47 	vcmp.f32	s15, s14
 800474e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004752:	d102      	bne.n	800475a <main+0xaa>
 8004754:	4b9f      	ldr	r3, [pc, #636]	; (80049d4 <main+0x324>)
 8004756:	4aa1      	ldr	r2, [pc, #644]	; (80049dc <main+0x32c>)
 8004758:	60da      	str	r2, [r3, #12]
  if(isnan(I_FW_MAX) || I_FW_MAX ==-1){I_FW_MAX=0;}
 800475a:	4b9e      	ldr	r3, [pc, #632]	; (80049d4 <main+0x324>)
 800475c:	edd3 7a06 	vldr	s15, [r3, #24]
 8004760:	eef4 7a67 	vcmp.f32	s15, s15
 8004764:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004768:	d609      	bvs.n	800477e <main+0xce>
 800476a:	4b9a      	ldr	r3, [pc, #616]	; (80049d4 <main+0x324>)
 800476c:	edd3 7a06 	vldr	s15, [r3, #24]
 8004770:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004774:	eef4 7a47 	vcmp.f32	s15, s14
 8004778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800477c:	d103      	bne.n	8004786 <main+0xd6>
 800477e:	4b95      	ldr	r3, [pc, #596]	; (80049d4 <main+0x324>)
 8004780:	f04f 0200 	mov.w	r2, #0
 8004784:	619a      	str	r2, [r3, #24]
  if(CAN_ID==-1){CAN_ID = 1;}
 8004786:	4b92      	ldr	r3, [pc, #584]	; (80049d0 <main+0x320>)
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800478e:	d102      	bne.n	8004796 <main+0xe6>
 8004790:	4b8f      	ldr	r3, [pc, #572]	; (80049d0 <main+0x320>)
 8004792:	2201      	movs	r2, #1
 8004794:	605a      	str	r2, [r3, #4]
  if(CAN_MASTER==-1){CAN_MASTER = 0;}
 8004796:	4b8e      	ldr	r3, [pc, #568]	; (80049d0 <main+0x320>)
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800479e:	d102      	bne.n	80047a6 <main+0xf6>
 80047a0:	4b8b      	ldr	r3, [pc, #556]	; (80049d0 <main+0x320>)
 80047a2:	2200      	movs	r2, #0
 80047a4:	609a      	str	r2, [r3, #8]
  if(CAN_TIMEOUT==-1){CAN_TIMEOUT = 1000;}
 80047a6:	4b8a      	ldr	r3, [pc, #552]	; (80049d0 <main+0x320>)
 80047a8:	68db      	ldr	r3, [r3, #12]
 80047aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047ae:	d103      	bne.n	80047b8 <main+0x108>
 80047b0:	4b87      	ldr	r3, [pc, #540]	; (80049d0 <main+0x320>)
 80047b2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80047b6:	60da      	str	r2, [r3, #12]
  if(isnan(R_NOMINAL) || R_NOMINAL==-1){R_NOMINAL = 0.0f;}
 80047b8:	4b86      	ldr	r3, [pc, #536]	; (80049d4 <main+0x324>)
 80047ba:	edd3 7a07 	vldr	s15, [r3, #28]
 80047be:	eef4 7a67 	vcmp.f32	s15, s15
 80047c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047c6:	d609      	bvs.n	80047dc <main+0x12c>
 80047c8:	4b82      	ldr	r3, [pc, #520]	; (80049d4 <main+0x324>)
 80047ca:	edd3 7a07 	vldr	s15, [r3, #28]
 80047ce:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80047d2:	eef4 7a47 	vcmp.f32	s15, s14
 80047d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047da:	d103      	bne.n	80047e4 <main+0x134>
 80047dc:	4b7d      	ldr	r3, [pc, #500]	; (80049d4 <main+0x324>)
 80047de:	f04f 0200 	mov.w	r2, #0
 80047e2:	61da      	str	r2, [r3, #28]
  if(isnan(TEMP_MAX) || TEMP_MAX==-1){TEMP_MAX = 125.0f;}
 80047e4:	4b7b      	ldr	r3, [pc, #492]	; (80049d4 <main+0x324>)
 80047e6:	edd3 7a08 	vldr	s15, [r3, #32]
 80047ea:	eef4 7a67 	vcmp.f32	s15, s15
 80047ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047f2:	d609      	bvs.n	8004808 <main+0x158>
 80047f4:	4b77      	ldr	r3, [pc, #476]	; (80049d4 <main+0x324>)
 80047f6:	edd3 7a08 	vldr	s15, [r3, #32]
 80047fa:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80047fe:	eef4 7a47 	vcmp.f32	s15, s14
 8004802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004806:	d102      	bne.n	800480e <main+0x15e>
 8004808:	4b72      	ldr	r3, [pc, #456]	; (80049d4 <main+0x324>)
 800480a:	4a75      	ldr	r2, [pc, #468]	; (80049e0 <main+0x330>)
 800480c:	621a      	str	r2, [r3, #32]
  if(isnan(I_MAX_CONT) || I_MAX_CONT==-1){I_MAX_CONT = 14.0f;}
 800480e:	4b71      	ldr	r3, [pc, #452]	; (80049d4 <main+0x324>)
 8004810:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8004814:	eef4 7a67 	vcmp.f32	s15, s15
 8004818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800481c:	d609      	bvs.n	8004832 <main+0x182>
 800481e:	4b6d      	ldr	r3, [pc, #436]	; (80049d4 <main+0x324>)
 8004820:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8004824:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004828:	eef4 7a47 	vcmp.f32	s15, s14
 800482c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004830:	d102      	bne.n	8004838 <main+0x188>
 8004832:	4b68      	ldr	r3, [pc, #416]	; (80049d4 <main+0x324>)
 8004834:	4a6b      	ldr	r2, [pc, #428]	; (80049e4 <main+0x334>)
 8004836:	625a      	str	r2, [r3, #36]	; 0x24
  if(isnan(I_CAL)||I_CAL==-1){I_CAL = 5.0f;}
 8004838:	4b66      	ldr	r3, [pc, #408]	; (80049d4 <main+0x324>)
 800483a:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 800483e:	eef4 7a67 	vcmp.f32	s15, s15
 8004842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004846:	d609      	bvs.n	800485c <main+0x1ac>
 8004848:	4b62      	ldr	r3, [pc, #392]	; (80049d4 <main+0x324>)
 800484a:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 800484e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004852:	eef4 7a47 	vcmp.f32	s15, s14
 8004856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800485a:	d102      	bne.n	8004862 <main+0x1b2>
 800485c:	4b5d      	ldr	r3, [pc, #372]	; (80049d4 <main+0x324>)
 800485e:	4a62      	ldr	r2, [pc, #392]	; (80049e8 <main+0x338>)
 8004860:	649a      	str	r2, [r3, #72]	; 0x48
  if(isnan(PPAIRS) || PPAIRS==-1){PPAIRS = 21.0f;}
 8004862:	4b5c      	ldr	r3, [pc, #368]	; (80049d4 <main+0x324>)
 8004864:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004868:	eef4 7a67 	vcmp.f32	s15, s15
 800486c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004870:	d609      	bvs.n	8004886 <main+0x1d6>
 8004872:	4b58      	ldr	r3, [pc, #352]	; (80049d4 <main+0x324>)
 8004874:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004878:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800487c:	eef4 7a47 	vcmp.f32	s15, s14
 8004880:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004884:	d102      	bne.n	800488c <main+0x1dc>
 8004886:	4b53      	ldr	r3, [pc, #332]	; (80049d4 <main+0x324>)
 8004888:	4a58      	ldr	r2, [pc, #352]	; (80049ec <main+0x33c>)
 800488a:	629a      	str	r2, [r3, #40]	; 0x28
  if(isnan(GR) || GR==-1){GR = 1.0f;}
 800488c:	4b51      	ldr	r3, [pc, #324]	; (80049d4 <main+0x324>)
 800488e:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8004892:	eef4 7a67 	vcmp.f32	s15, s15
 8004896:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800489a:	d609      	bvs.n	80048b0 <main+0x200>
 800489c:	4b4d      	ldr	r3, [pc, #308]	; (80049d4 <main+0x324>)
 800489e:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80048a2:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80048a6:	eef4 7a47 	vcmp.f32	s15, s14
 80048aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048ae:	d103      	bne.n	80048b8 <main+0x208>
 80048b0:	4b48      	ldr	r3, [pc, #288]	; (80049d4 <main+0x324>)
 80048b2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80048b6:	645a      	str	r2, [r3, #68]	; 0x44
  if(isnan(KT) || KT==-1){KT = 1.0f;}
 80048b8:	4b46      	ldr	r3, [pc, #280]	; (80049d4 <main+0x324>)
 80048ba:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80048be:	eef4 7a67 	vcmp.f32	s15, s15
 80048c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048c6:	d609      	bvs.n	80048dc <main+0x22c>
 80048c8:	4b42      	ldr	r3, [pc, #264]	; (80049d4 <main+0x324>)
 80048ca:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80048ce:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80048d2:	eef4 7a47 	vcmp.f32	s15, s14
 80048d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048da:	d103      	bne.n	80048e4 <main+0x234>
 80048dc:	4b3d      	ldr	r3, [pc, #244]	; (80049d4 <main+0x324>)
 80048de:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80048e2:	639a      	str	r2, [r3, #56]	; 0x38
  if(isnan(KP_MAX) || KP_MAX==-1){KP_MAX = 500.0f;}
 80048e4:	4b3b      	ldr	r3, [pc, #236]	; (80049d4 <main+0x324>)
 80048e6:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80048ea:	eef4 7a67 	vcmp.f32	s15, s15
 80048ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048f2:	d609      	bvs.n	8004908 <main+0x258>
 80048f4:	4b37      	ldr	r3, [pc, #220]	; (80049d4 <main+0x324>)
 80048f6:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80048fa:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80048fe:	eef4 7a47 	vcmp.f32	s15, s14
 8004902:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004906:	d102      	bne.n	800490e <main+0x25e>
 8004908:	4b32      	ldr	r3, [pc, #200]	; (80049d4 <main+0x324>)
 800490a:	4a39      	ldr	r2, [pc, #228]	; (80049f0 <main+0x340>)
 800490c:	65da      	str	r2, [r3, #92]	; 0x5c
  if(isnan(KD_MAX) || KD_MAX==-1){KD_MAX = 5.0f;}
 800490e:	4b31      	ldr	r3, [pc, #196]	; (80049d4 <main+0x324>)
 8004910:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8004914:	eef4 7a67 	vcmp.f32	s15, s15
 8004918:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800491c:	d609      	bvs.n	8004932 <main+0x282>
 800491e:	4b2d      	ldr	r3, [pc, #180]	; (80049d4 <main+0x324>)
 8004920:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8004924:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004928:	eef4 7a47 	vcmp.f32	s15, s14
 800492c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004930:	d102      	bne.n	8004938 <main+0x288>
 8004932:	4b28      	ldr	r3, [pc, #160]	; (80049d4 <main+0x324>)
 8004934:	4a2c      	ldr	r2, [pc, #176]	; (80049e8 <main+0x338>)
 8004936:	661a      	str	r2, [r3, #96]	; 0x60
  if(isnan(P_MAX)){P_MAX = 12.5f;}
 8004938:	4b26      	ldr	r3, [pc, #152]	; (80049d4 <main+0x324>)
 800493a:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 800493e:	eef4 7a67 	vcmp.f32	s15, s15
 8004942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004946:	d702      	bvc.n	800494e <main+0x29e>
 8004948:	4b22      	ldr	r3, [pc, #136]	; (80049d4 <main+0x324>)
 800494a:	4a2a      	ldr	r2, [pc, #168]	; (80049f4 <main+0x344>)
 800494c:	651a      	str	r2, [r3, #80]	; 0x50
  if(isnan(P_MIN)){P_MIN = -12.5f;}
 800494e:	4b21      	ldr	r3, [pc, #132]	; (80049d4 <main+0x324>)
 8004950:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8004954:	eef4 7a67 	vcmp.f32	s15, s15
 8004958:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800495c:	d702      	bvc.n	8004964 <main+0x2b4>
 800495e:	4b1d      	ldr	r3, [pc, #116]	; (80049d4 <main+0x324>)
 8004960:	4a25      	ldr	r2, [pc, #148]	; (80049f8 <main+0x348>)
 8004962:	64da      	str	r2, [r3, #76]	; 0x4c
  if(isnan(V_MAX)){V_MAX = 65.0f;}
 8004964:	4b1b      	ldr	r3, [pc, #108]	; (80049d4 <main+0x324>)
 8004966:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 800496a:	eef4 7a67 	vcmp.f32	s15, s15
 800496e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004972:	d702      	bvc.n	800497a <main+0x2ca>
 8004974:	4b17      	ldr	r3, [pc, #92]	; (80049d4 <main+0x324>)
 8004976:	4a21      	ldr	r2, [pc, #132]	; (80049fc <main+0x34c>)
 8004978:	659a      	str	r2, [r3, #88]	; 0x58
  if(isnan(V_MIN)){V_MIN = -65.0f;}
 800497a:	4b16      	ldr	r3, [pc, #88]	; (80049d4 <main+0x324>)
 800497c:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8004980:	eef4 7a67 	vcmp.f32	s15, s15
 8004984:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004988:	d702      	bvc.n	8004990 <main+0x2e0>
 800498a:	4b12      	ldr	r3, [pc, #72]	; (80049d4 <main+0x324>)
 800498c:	4a1c      	ldr	r2, [pc, #112]	; (8004a00 <main+0x350>)
 800498e:	655a      	str	r2, [r3, #84]	; 0x54


  printf("\r\nFirmware Version Number: %.2f\r\n", VERSION_NUM);
 8004990:	a30d      	add	r3, pc, #52	; (adr r3, 80049c8 <main+0x318>)
 8004992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004996:	481b      	ldr	r0, [pc, #108]	; (8004a04 <main+0x354>)
 8004998:	f009 fc08 	bl	800e1ac <iprintf>
  }
  else{

  }

  init_controller_params(&controller);
 800499c:	481a      	ldr	r0, [pc, #104]	; (8004a08 <main+0x358>)
 800499e:	f7fe fabd 	bl	8002f1c <init_controller_params>

  /* calibration "encoder" zeroing */
  memset(&comm_encoder_cal.cal_position, 0, sizeof(EncoderStruct));
 80049a2:	f44f 7224 	mov.w	r2, #656	; 0x290
 80049a6:	2100      	movs	r1, #0
 80049a8:	4818      	ldr	r0, [pc, #96]	; (8004a0c <main+0x35c>)
 80049aa:	f008 ff8d 	bl	800d8c8 <memset>

  /* commutation encoder setup */
  comm_encoder.m_zero = M_ZERO;
 80049ae:	4b08      	ldr	r3, [pc, #32]	; (80049d0 <main+0x320>)
 80049b0:	691b      	ldr	r3, [r3, #16]
 80049b2:	4a17      	ldr	r2, [pc, #92]	; (8004a10 <main+0x360>)
 80049b4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  comm_encoder.e_zero = E_ZERO;
 80049b8:	4b05      	ldr	r3, [pc, #20]	; (80049d0 <main+0x320>)
 80049ba:	695b      	ldr	r3, [r3, #20]
 80049bc:	4a14      	ldr	r2, [pc, #80]	; (8004a10 <main+0x360>)
 80049be:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 80049c2:	e027      	b.n	8004a14 <main+0x364>
 80049c4:	f3af 8000 	nop.w
 80049c8:	c0000000 	.word	0xc0000000
 80049cc:	4000cccc 	.word	0x4000cccc
 80049d0:	20009bbc 	.word	0x20009bbc
 80049d4:	2000130c 	.word	0x2000130c
 80049d8:	447a0000 	.word	0x447a0000
 80049dc:	42200000 	.word	0x42200000
 80049e0:	42fa0000 	.word	0x42fa0000
 80049e4:	41600000 	.word	0x41600000
 80049e8:	40a00000 	.word	0x40a00000
 80049ec:	41a80000 	.word	0x41a80000
 80049f0:	43fa0000 	.word	0x43fa0000
 80049f4:	41480000 	.word	0x41480000
 80049f8:	c1480000 	.word	0xc1480000
 80049fc:	42820000 	.word	0x42820000
 8004a00:	c2820000 	.word	0xc2820000
 8004a04:	0801297c 	.word	0x0801297c
 8004a08:	2000140c 	.word	0x2000140c
 8004a0c:	2000992c 	.word	0x2000992c
 8004a10:	20001068 	.word	0x20001068
  comm_encoder.ppairs = PPAIRS;
 8004a14:	4b87      	ldr	r3, [pc, #540]	; (8004c34 <main+0x584>)
 8004a16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a18:	4a87      	ldr	r2, [pc, #540]	; (8004c38 <main+0x588>)
 8004a1a:	6693      	str	r3, [r2, #104]	; 0x68
  ps_warmup(&comm_encoder, 100);			// clear the noisy data when the encoder first turns on
 8004a1c:	2164      	movs	r1, #100	; 0x64
 8004a1e:	4886      	ldr	r0, [pc, #536]	; (8004c38 <main+0x588>)
 8004a20:	f000 fb10 	bl	8005044 <ps_warmup>

  if(EN_ENC_LINEARIZATION){memcpy(&comm_encoder.offset_lut, &ENCODER_LUT, sizeof(comm_encoder.offset_lut));}	// Copy the linearization lookup table
 8004a24:	4b84      	ldr	r3, [pc, #528]	; (8004c38 <main+0x588>)
 8004a26:	4a85      	ldr	r2, [pc, #532]	; (8004c3c <main+0x58c>)
 8004a28:	338c      	adds	r3, #140	; 0x8c
 8004a2a:	f102 0118 	add.w	r1, r2, #24
 8004a2e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a32:	4618      	mov	r0, r3
 8004a34:	f008 ff3a 	bl	800d8ac <memcpy>
  else{memset(&comm_encoder.offset_lut, 0, sizeof(comm_encoder.offset_lut));}
  //for(int i = 0; i<128; i++){printf("%d\r\n", comm_encoder.offset_lut[i]);}

  /* Turn on ADCs */
  HAL_ADC_Start(&hadc1);
 8004a38:	4881      	ldr	r0, [pc, #516]	; (8004c40 <main+0x590>)
 8004a3a:	f001 fea9 	bl	8006790 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 8004a3e:	4881      	ldr	r0, [pc, #516]	; (8004c44 <main+0x594>)
 8004a40:	f001 fea6 	bl	8006790 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc3);
 8004a44:	4880      	ldr	r0, [pc, #512]	; (8004c48 <main+0x598>)
 8004a46:	f001 fea3 	bl	8006790 <HAL_ADC_Start>

  /* DRV8323 setup */
  HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	2110      	movs	r1, #16
 8004a4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004a52:	f004 f97f 	bl	8008d54 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ENABLE_PIN, GPIO_PIN_SET );
 8004a56:	2201      	movs	r2, #1
 8004a58:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004a5c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004a60:	f004 f978 	bl	8008d54 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8004a64:	2001      	movs	r0, #1
 8004a66:	f001 faa3 	bl	8005fb0 <HAL_Delay>
  //drv_calibrate(drv);



  HAL_Delay(1);
 8004a6a:	2001      	movs	r0, #1
 8004a6c:	f001 faa0 	bl	8005fb0 <HAL_Delay>
  drv_write_DCR(drv, 0x0, DIS_GDF_EN, 0x0, PWM_MODE_3X, 0x0, 0x0, 0x0, 0x0, 0x1);
 8004a70:	4b76      	ldr	r3, [pc, #472]	; (8004c4c <main+0x59c>)
 8004a72:	2201      	movs	r2, #1
 8004a74:	9206      	str	r2, [sp, #24]
 8004a76:	2200      	movs	r2, #0
 8004a78:	9205      	str	r2, [sp, #20]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	9204      	str	r2, [sp, #16]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	9203      	str	r2, [sp, #12]
 8004a82:	2200      	movs	r2, #0
 8004a84:	9202      	str	r2, [sp, #8]
 8004a86:	2201      	movs	r2, #1
 8004a88:	9201      	str	r2, [sp, #4]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	9200      	str	r2, [sp, #0]
 8004a8e:	681a      	ldr	r2, [r3, #0]
 8004a90:	2000      	movs	r0, #0
 8004a92:	4610      	mov	r0, r2
 8004a94:	889b      	ldrh	r3, [r3, #4]
 8004a96:	2100      	movs	r1, #0
 8004a98:	f363 010f 	bfi	r1, r3, #0, #16
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	f7fd fa61 	bl	8001f66 <drv_write_DCR>
	  HAL_Delay(1);
	  //val++;s
  }
  */

  HAL_Delay(1);
 8004aa4:	2001      	movs	r0, #1
 8004aa6:	f001 fa83 	bl	8005fb0 <HAL_Delay>
  drv_write_CSACR(drv, 0x0, 0x1, 0x0, CSA_GAIN_40, 0x0, 0x1, 0x1, 0x1, SEN_LVL_1_0);
 8004aaa:	4b68      	ldr	r3, [pc, #416]	; (8004c4c <main+0x59c>)
 8004aac:	2203      	movs	r2, #3
 8004aae:	9206      	str	r2, [sp, #24]
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	9205      	str	r2, [sp, #20]
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	9204      	str	r2, [sp, #16]
 8004ab8:	2201      	movs	r2, #1
 8004aba:	9203      	str	r2, [sp, #12]
 8004abc:	2200      	movs	r2, #0
 8004abe:	9202      	str	r2, [sp, #8]
 8004ac0:	2203      	movs	r2, #3
 8004ac2:	9201      	str	r2, [sp, #4]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	9200      	str	r2, [sp, #0]
 8004ac8:	681a      	ldr	r2, [r3, #0]
 8004aca:	2000      	movs	r0, #0
 8004acc:	4610      	mov	r0, r2
 8004ace:	889b      	ldrh	r3, [r3, #4]
 8004ad0:	2100      	movs	r1, #0
 8004ad2:	f363 010f 	bfi	r1, r3, #0, #16
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	2200      	movs	r2, #0
 8004ada:	f7fd fab9 	bl	8002050 <drv_write_CSACR>
  HAL_Delay(1);
 8004ade:	2001      	movs	r0, #1
 8004ae0:	f001 fa66 	bl	8005fb0 <HAL_Delay>
  zero_current(&controller);
 8004ae4:	485a      	ldr	r0, [pc, #360]	; (8004c50 <main+0x5a0>)
 8004ae6:	f7fe f9d5 	bl	8002e94 <zero_current>
  HAL_Delay(1);
 8004aea:	2001      	movs	r0, #1
 8004aec:	f001 fa60 	bl	8005fb0 <HAL_Delay>
  drv_write_CSACR(drv, 0x0, 0x1, 0x0, CSA_GAIN_40, 0x1, 0x0, 0x0, 0x0, SEN_LVL_1_0);
 8004af0:	4b56      	ldr	r3, [pc, #344]	; (8004c4c <main+0x59c>)
 8004af2:	2203      	movs	r2, #3
 8004af4:	9206      	str	r2, [sp, #24]
 8004af6:	2200      	movs	r2, #0
 8004af8:	9205      	str	r2, [sp, #20]
 8004afa:	2200      	movs	r2, #0
 8004afc:	9204      	str	r2, [sp, #16]
 8004afe:	2200      	movs	r2, #0
 8004b00:	9203      	str	r2, [sp, #12]
 8004b02:	2201      	movs	r2, #1
 8004b04:	9202      	str	r2, [sp, #8]
 8004b06:	2203      	movs	r2, #3
 8004b08:	9201      	str	r2, [sp, #4]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	9200      	str	r2, [sp, #0]
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	2000      	movs	r0, #0
 8004b12:	4610      	mov	r0, r2
 8004b14:	889b      	ldrh	r3, [r3, #4]
 8004b16:	2100      	movs	r1, #0
 8004b18:	f363 010f 	bfi	r1, r3, #0, #16
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	2200      	movs	r2, #0
 8004b20:	f7fd fa96 	bl	8002050 <drv_write_CSACR>
  HAL_Delay(1);
 8004b24:	2001      	movs	r0, #1
 8004b26:	f001 fa43 	bl	8005fb0 <HAL_Delay>
  drv_write_OCPCR(drv, TRETRY_50US, DEADTIME_50NS, OCP_DEG_8US, OCP_DEG_8US, VDS_LVL_1_50);
 8004b2a:	4b48      	ldr	r3, [pc, #288]	; (8004c4c <main+0x59c>)
 8004b2c:	220e      	movs	r2, #14
 8004b2e:	9202      	str	r2, [sp, #8]
 8004b30:	2203      	movs	r2, #3
 8004b32:	9201      	str	r2, [sp, #4]
 8004b34:	2203      	movs	r2, #3
 8004b36:	9200      	str	r2, [sp, #0]
 8004b38:	681a      	ldr	r2, [r3, #0]
 8004b3a:	2000      	movs	r0, #0
 8004b3c:	4610      	mov	r0, r2
 8004b3e:	889b      	ldrh	r3, [r3, #4]
 8004b40:	2100      	movs	r1, #0
 8004b42:	f363 010f 	bfi	r1, r3, #0, #16
 8004b46:	2300      	movs	r3, #0
 8004b48:	2201      	movs	r2, #1
 8004b4a:	f7fd fa53 	bl	8001ff4 <drv_write_OCPCR>
  HAL_Delay(1);
 8004b4e:	2001      	movs	r0, #1
 8004b50:	f001 fa2e 	bl	8005fb0 <HAL_Delay>
  drv_disable_gd(drv);
 8004b54:	4b3d      	ldr	r3, [pc, #244]	; (8004c4c <main+0x59c>)
 8004b56:	681a      	ldr	r2, [r3, #0]
 8004b58:	2100      	movs	r1, #0
 8004b5a:	4611      	mov	r1, r2
 8004b5c:	889a      	ldrh	r2, [r3, #4]
 8004b5e:	2300      	movs	r3, #0
 8004b60:	f362 030f 	bfi	r3, r2, #0, #16
 8004b64:	4608      	mov	r0, r1
 8004b66:	4619      	mov	r1, r3
 8004b68:	f7fd face 	bl	8002108 <drv_disable_gd>
  HAL_Delay(1);
 8004b6c:	2001      	movs	r0, #1
 8004b6e:	f001 fa1f 	bl	8005fb0 <HAL_Delay>
  //drv_enable_gd(drv);   */
  printf("ADC A OFFSET: %d     ADC B OFFSET: %d\r\n", controller.adc_a_offset, controller.adc_b_offset);
 8004b72:	4b37      	ldr	r3, [pc, #220]	; (8004c50 <main+0x5a0>)
 8004b74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b78:	4a35      	ldr	r2, [pc, #212]	; (8004c50 <main+0x5a0>)
 8004b7a:	f8d2 2094 	ldr.w	r2, [r2, #148]	; 0x94
 8004b7e:	4619      	mov	r1, r3
 8004b80:	4834      	ldr	r0, [pc, #208]	; (8004c54 <main+0x5a4>)
 8004b82:	f009 fb13 	bl	800e1ac <iprintf>


  HAL_GPIO_WritePin(LED1, 1 );
 8004b86:	2201      	movs	r2, #1
 8004b88:	2104      	movs	r1, #4
 8004b8a:	4833      	ldr	r0, [pc, #204]	; (8004c58 <main+0x5a8>)
 8004b8c:	f004 f8e2 	bl	8008d54 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED2, 1 );
 8004b90:	2201      	movs	r2, #1
 8004b92:	2108      	movs	r1, #8
 8004b94:	4830      	ldr	r0, [pc, #192]	; (8004c58 <main+0x5a8>)
 8004b96:	f004 f8dd 	bl	8008d54 <HAL_GPIO_WritePin>

  /* Turn on PWM */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8004b9a:	2100      	movs	r1, #0
 8004b9c:	482f      	ldr	r0, [pc, #188]	; (8004c5c <main+0x5ac>)
 8004b9e:	f005 fe75 	bl	800a88c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8004ba2:	2104      	movs	r1, #4
 8004ba4:	482d      	ldr	r0, [pc, #180]	; (8004c5c <main+0x5ac>)
 8004ba6:	f005 fe71 	bl	800a88c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8004baa:	2108      	movs	r1, #8
 8004bac:	482b      	ldr	r0, [pc, #172]	; (8004c5c <main+0x5ac>)
 8004bae:	f005 fe6d 	bl	800a88c <HAL_TIM_PWM_Start>
  can_tx_init(&can_tx);
  HAL_CAN_Start(&CAN_H); start CAN
  __HAL_CAN_ENABLE_IT(&CAN_H, CAN_IT_RX_FIFO0_MSG_PENDING);  Start can interrupt
	*/

  can_rx_init(&can_rx);
 8004bb2:	482b      	ldr	r0, [pc, #172]	; (8004c60 <main+0x5b0>)
 8004bb4:	f7fd fc46 	bl	8002444 <can_rx_init>
  can_tx_init(&can_tx);
 8004bb8:	482a      	ldr	r0, [pc, #168]	; (8004c64 <main+0x5b4>)
 8004bba:	f7fd fc73 	bl	80024a4 <can_tx_init>


  HAL_FDCAN_Start(&CAN_H);
 8004bbe:	482a      	ldr	r0, [pc, #168]	; (8004c68 <main+0x5b8>)
 8004bc0:	f003 f85d 	bl	8007c7e <HAL_FDCAN_Start>
  HAL_FDCAN_ActivateNotification(&CAN_H, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	2101      	movs	r1, #1
 8004bc8:	4827      	ldr	r0, [pc, #156]	; (8004c68 <main+0x5b8>)
 8004bca:	f003 f95b 	bl	8007e84 <HAL_FDCAN_ActivateNotification>
  //__HAL_FDCAN_ENABLE_IT(&CAN_H, FDCAN_IT_RX_FIFO0_NEW_MESSAGE); DOES NOT WORK!



  /* Set Interrupt Priorities */
  NVIC_SetPriority(PWM_ISR, 1); // commutation > communication
 8004bce:	2101      	movs	r1, #1
 8004bd0:	2019      	movs	r0, #25
 8004bd2:	f7ff fd43 	bl	800465c <__NVIC_SetPriority>
  NVIC_SetPriority(CAN_ISR, 3);
 8004bd6:	2103      	movs	r1, #3
 8004bd8:	2056      	movs	r0, #86	; 0x56
 8004bda:	f7ff fd3f 	bl	800465c <__NVIC_SetPriority>

  /* Start the FSM */
  state.state = MENU_MODE;
 8004bde:	4b23      	ldr	r3, [pc, #140]	; (8004c6c <main+0x5bc>)
 8004be0:	2200      	movs	r2, #0
 8004be2:	701a      	strb	r2, [r3, #0]
  state.next_state = MENU_MODE;
 8004be4:	4b21      	ldr	r3, [pc, #132]	; (8004c6c <main+0x5bc>)
 8004be6:	2200      	movs	r2, #0
 8004be8:	705a      	strb	r2, [r3, #1]
  state.ready = 1;
 8004bea:	4b20      	ldr	r3, [pc, #128]	; (8004c6c <main+0x5bc>)
 8004bec:	2201      	movs	r2, #1
 8004bee:	70da      	strb	r2, [r3, #3]


  /* Turn on interrupts */
  HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	491f      	ldr	r1, [pc, #124]	; (8004c70 <main+0x5c0>)
 8004bf4:	481f      	ldr	r0, [pc, #124]	; (8004c74 <main+0x5c4>)
 8004bf6:	f007 fa37 	bl	800c068 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim1);
 8004bfa:	4818      	ldr	r0, [pc, #96]	; (8004c5c <main+0x5ac>)
 8004bfc:	f005 fd6c 	bl	800a6d8 <HAL_TIM_Base_Start_IT>


  HAL_GPIO_WritePin(LED1, 0 );
 8004c00:	2200      	movs	r2, #0
 8004c02:	2104      	movs	r1, #4
 8004c04:	4814      	ldr	r0, [pc, #80]	; (8004c58 <main+0x5a8>)
 8004c06:	f004 f8a5 	bl	8008d54 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED2, 0 );
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	2108      	movs	r1, #8
 8004c0e:	4812      	ldr	r0, [pc, #72]	; (8004c58 <main+0x5a8>)
 8004c10:	f004 f8a0 	bl	8008d54 <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_Delay(150);
 8004c14:	2096      	movs	r0, #150	; 0x96
 8004c16:	f001 f9cb 	bl	8005fb0 <HAL_Delay>

	  if(! DRV_DISABLED ) drv_print_faults(drv);
 8004c1a:	4b0c      	ldr	r3, [pc, #48]	; (8004c4c <main+0x59c>)
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	2100      	movs	r1, #0
 8004c20:	4611      	mov	r1, r2
 8004c22:	889a      	ldrh	r2, [r3, #4]
 8004c24:	2300      	movs	r3, #0
 8004c26:	f362 030f 	bfi	r3, r2, #0, #16
 8004c2a:	4608      	mov	r0, r1
 8004c2c:	4619      	mov	r1, r3
 8004c2e:	f7fd fa85 	bl	800213c <drv_print_faults>
	  HAL_Delay(150);
 8004c32:	e7ef      	b.n	8004c14 <main+0x564>
 8004c34:	2000130c 	.word	0x2000130c
 8004c38:	20001068 	.word	0x20001068
 8004c3c:	20009bbc 	.word	0x20009bbc
 8004c40:	20000f28 	.word	0x20000f28
 8004c44:	20000ebc 	.word	0x20000ebc
 8004c48:	20000f94 	.word	0x20000f94
 8004c4c:	20009fe8 	.word	0x20009fe8
 8004c50:	2000140c 	.word	0x2000140c
 8004c54:	080129a0 	.word	0x080129a0
 8004c58:	48000800 	.word	0x48000800
 8004c5c:	2000a130 	.word	0x2000a130
 8004c60:	20009ff0 	.word	0x20009ff0
 8004c64:	20009fbc 	.word	0x20009fbc
 8004c68:	20001000 	.word	0x20001000
 8004c6c:	200012fc 	.word	0x200012fc
 8004c70:	200012f8 	.word	0x200012f8
 8004c74:	2000a17c 	.word	0x2000a17c

08004c78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b0a8      	sub	sp, #160	; 0xa0
 8004c7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004c7e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004c82:	2238      	movs	r2, #56	; 0x38
 8004c84:	2100      	movs	r1, #0
 8004c86:	4618      	mov	r0, r3
 8004c88:	f008 fe1e 	bl	800d8c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004c8c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004c90:	2200      	movs	r2, #0
 8004c92:	601a      	str	r2, [r3, #0]
 8004c94:	605a      	str	r2, [r3, #4]
 8004c96:	609a      	str	r2, [r3, #8]
 8004c98:	60da      	str	r2, [r3, #12]
 8004c9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004c9c:	463b      	mov	r3, r7
 8004c9e:	2254      	movs	r2, #84	; 0x54
 8004ca0:	2100      	movs	r1, #0
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	f008 fe10 	bl	800d8c8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8004ca8:	2000      	movs	r0, #0
 8004caa:	f004 f86b 	bl	8008d84 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004cb2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004cb6:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004cb8:	2302      	movs	r3, #2
 8004cba:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004cbe:	2303      	movs	r3, #3
 8004cc0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8004cc4:	2302      	movs	r3, #2
 8004cc6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8004cca:	2355      	movs	r3, #85	; 0x55
 8004ccc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004cd0:	2302      	movs	r3, #2
 8004cd2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004cd6:	2302      	movs	r3, #2
 8004cd8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004cdc:	2302      	movs	r3, #2
 8004cde:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004ce2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	f004 f900 	bl	8008eec <HAL_RCC_OscConfig>
 8004cec:	4603      	mov	r3, r0
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d001      	beq.n	8004cf6 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8004cf2:	f000 f833 	bl	8004d5c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004cf6:	230f      	movs	r3, #15
 8004cf8:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004cfa:	2303      	movs	r3, #3
 8004cfc:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004cfe:	2300      	movs	r3, #0
 8004d00:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004d02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004d06:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004d0c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004d10:	2104      	movs	r1, #4
 8004d12:	4618      	mov	r0, r3
 8004d14:	f004 fc02 	bl	800951c <HAL_RCC_ClockConfig>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d001      	beq.n	8004d22 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8004d1e:	f000 f81d 	bl	8004d5c <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC12
 8004d22:	4b0d      	ldr	r3, [pc, #52]	; (8004d58 <SystemClock_Config+0xe0>)
 8004d24:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC345|RCC_PERIPHCLK_FDCAN;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004d26:	2300      	movs	r3, #0
 8004d28:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8004d2a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004d2e:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8004d30:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8004d34:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8004d36:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004d3a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004d3c:	463b      	mov	r3, r7
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f004 fe08 	bl	8009954 <HAL_RCCEx_PeriphCLKConfig>
 8004d44:	4603      	mov	r3, r0
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d001      	beq.n	8004d4e <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8004d4a:	f000 f807 	bl	8004d5c <Error_Handler>
  }
}
 8004d4e:	bf00      	nop
 8004d50:	37a0      	adds	r7, #160	; 0xa0
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}
 8004d56:	bf00      	nop
 8004d58:	00019002 	.word	0x00019002

08004d5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004d60:	bf00      	nop
 8004d62:	46bd      	mov	sp, r7
 8004d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d68:	4770      	bx	lr

08004d6a <fast_fmaxf>:

#include "math_ops.h"
#include "lookup.h"


float fast_fmaxf(float x, float y){
 8004d6a:	b480      	push	{r7}
 8004d6c:	b083      	sub	sp, #12
 8004d6e:	af00      	add	r7, sp, #0
 8004d70:	ed87 0a01 	vstr	s0, [r7, #4]
 8004d74:	edc7 0a00 	vstr	s1, [r7]
    /// Returns maximum of x, y ///
    return (((x)>(y))?(x):(y));
 8004d78:	ed97 7a01 	vldr	s14, [r7, #4]
 8004d7c:	edd7 7a00 	vldr	s15, [r7]
 8004d80:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004d84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d88:	dd01      	ble.n	8004d8e <fast_fmaxf+0x24>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	e000      	b.n	8004d90 <fast_fmaxf+0x26>
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	ee07 3a90 	vmov	s15, r3
    }
 8004d94:	eeb0 0a67 	vmov.f32	s0, s15
 8004d98:	370c      	adds	r7, #12
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da0:	4770      	bx	lr

08004da2 <fast_fminf>:

float fast_fminf(float x, float y){
 8004da2:	b480      	push	{r7}
 8004da4:	b083      	sub	sp, #12
 8004da6:	af00      	add	r7, sp, #0
 8004da8:	ed87 0a01 	vstr	s0, [r7, #4]
 8004dac:	edc7 0a00 	vstr	s1, [r7]
    /// Returns minimum of x, y ///
    return (((x)<(y))?(x):(y));
 8004db0:	ed97 7a01 	vldr	s14, [r7, #4]
 8004db4:	edd7 7a00 	vldr	s15, [r7]
 8004db8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004dbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dc0:	d501      	bpl.n	8004dc6 <fast_fminf+0x24>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	e000      	b.n	8004dc8 <fast_fminf+0x26>
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	ee07 3a90 	vmov	s15, r3
    }
 8004dcc:	eeb0 0a67 	vmov.f32	s0, s15
 8004dd0:	370c      	adds	r7, #12
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd8:	4770      	bx	lr

08004dda <fmaxf3>:

float fmaxf3(float x, float y, float z){
 8004dda:	b480      	push	{r7}
 8004ddc:	b085      	sub	sp, #20
 8004dde:	af00      	add	r7, sp, #0
 8004de0:	ed87 0a03 	vstr	s0, [r7, #12]
 8004de4:	edc7 0a02 	vstr	s1, [r7, #8]
 8004de8:	ed87 1a01 	vstr	s2, [r7, #4]
    /// Returns maximum of x, y, z ///
    return (x > y ? (x > z ? x : z) : (y > z ? y : z));
 8004dec:	ed97 7a03 	vldr	s14, [r7, #12]
 8004df0:	edd7 7a02 	vldr	s15, [r7, #8]
 8004df4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004df8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dfc:	dd0c      	ble.n	8004e18 <fmaxf3+0x3e>
 8004dfe:	ed97 7a03 	vldr	s14, [r7, #12]
 8004e02:	edd7 7a01 	vldr	s15, [r7, #4]
 8004e06:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e0e:	dd01      	ble.n	8004e14 <fmaxf3+0x3a>
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	e00d      	b.n	8004e30 <fmaxf3+0x56>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	e00b      	b.n	8004e30 <fmaxf3+0x56>
 8004e18:	ed97 7a02 	vldr	s14, [r7, #8]
 8004e1c:	edd7 7a01 	vldr	s15, [r7, #4]
 8004e20:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e28:	dd01      	ble.n	8004e2e <fmaxf3+0x54>
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	e000      	b.n	8004e30 <fmaxf3+0x56>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	ee07 3a90 	vmov	s15, r3
    }
 8004e34:	eeb0 0a67 	vmov.f32	s0, s15
 8004e38:	3714      	adds	r7, #20
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e40:	4770      	bx	lr

08004e42 <fminf3>:

float fminf3(float x, float y, float z){
 8004e42:	b480      	push	{r7}
 8004e44:	b085      	sub	sp, #20
 8004e46:	af00      	add	r7, sp, #0
 8004e48:	ed87 0a03 	vstr	s0, [r7, #12]
 8004e4c:	edc7 0a02 	vstr	s1, [r7, #8]
 8004e50:	ed87 1a01 	vstr	s2, [r7, #4]
    /// Returns minimum of x, y, z ///
    return (x < y ? (x < z ? x : z) : (y < z ? y : z));
 8004e54:	ed97 7a03 	vldr	s14, [r7, #12]
 8004e58:	edd7 7a02 	vldr	s15, [r7, #8]
 8004e5c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e64:	d50c      	bpl.n	8004e80 <fminf3+0x3e>
 8004e66:	ed97 7a03 	vldr	s14, [r7, #12]
 8004e6a:	edd7 7a01 	vldr	s15, [r7, #4]
 8004e6e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e76:	d501      	bpl.n	8004e7c <fminf3+0x3a>
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	e00d      	b.n	8004e98 <fminf3+0x56>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	e00b      	b.n	8004e98 <fminf3+0x56>
 8004e80:	ed97 7a02 	vldr	s14, [r7, #8]
 8004e84:	edd7 7a01 	vldr	s15, [r7, #4]
 8004e88:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e90:	d501      	bpl.n	8004e96 <fminf3+0x54>
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	e000      	b.n	8004e98 <fminf3+0x56>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	ee07 3a90 	vmov	s15, r3
    }
 8004e9c:	eeb0 0a67 	vmov.f32	s0, s15
 8004ea0:	3714      	adds	r7, #20
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea8:	4770      	bx	lr

08004eaa <limit_norm>:
float roundf(float x){
    /// Returns nearest integer ///
    return x < 0.0f ? ceilf(x - 0.5f) : floorf(x + 0.5f);
    }
  */
void limit_norm(float *x, float *y, float limit){
 8004eaa:	b580      	push	{r7, lr}
 8004eac:	b086      	sub	sp, #24
 8004eae:	af00      	add	r7, sp, #0
 8004eb0:	60f8      	str	r0, [r7, #12]
 8004eb2:	60b9      	str	r1, [r7, #8]
 8004eb4:	ed87 0a01 	vstr	s0, [r7, #4]
    /// Scales the lenght of vector (x, y) to be <= limit ///
    float norm = sqrtf(*x * *x + *y * *y);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	ed93 7a00 	vldr	s14, [r3]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	edd3 7a00 	vldr	s15, [r3]
 8004ec4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	edd3 6a00 	vldr	s13, [r3]
 8004ece:	68bb      	ldr	r3, [r7, #8]
 8004ed0:	edd3 7a00 	vldr	s15, [r3]
 8004ed4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004ed8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004edc:	eeb0 0a67 	vmov.f32	s0, s15
 8004ee0:	f00c fee4 	bl	8011cac <sqrtf>
 8004ee4:	ed87 0a05 	vstr	s0, [r7, #20]
    if(norm > limit){
 8004ee8:	ed97 7a05 	vldr	s14, [r7, #20]
 8004eec:	edd7 7a01 	vldr	s15, [r7, #4]
 8004ef0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004ef4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ef8:	dc00      	bgt.n	8004efc <limit_norm+0x52>
        *x = *x * limit/norm;
        *y = *y * limit/norm;
        }
    }
 8004efa:	e01b      	b.n	8004f34 <limit_norm+0x8a>
        *x = *x * limit/norm;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	ed93 7a00 	vldr	s14, [r3]
 8004f02:	edd7 7a01 	vldr	s15, [r7, #4]
 8004f06:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004f0a:	ed97 7a05 	vldr	s14, [r7, #20]
 8004f0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	edc3 7a00 	vstr	s15, [r3]
        *y = *y * limit/norm;
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	ed93 7a00 	vldr	s14, [r3]
 8004f1e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004f22:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004f26:	ed97 7a05 	vldr	s14, [r7, #20]
 8004f2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	edc3 7a00 	vstr	s15, [r3]
    }
 8004f34:	bf00      	nop
 8004f36:	3718      	adds	r7, #24
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	bd80      	pop	{r7, pc}

08004f3c <uint_to_float>:
    float offset = x_min;
    return (int) ((x-offset)*((float)((1<<bits)-1))/span);
    }
    
    
float uint_to_float(int x_int, float x_min, float x_max, int bits){
 8004f3c:	b480      	push	{r7}
 8004f3e:	b087      	sub	sp, #28
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	60f8      	str	r0, [r7, #12]
 8004f44:	ed87 0a02 	vstr	s0, [r7, #8]
 8004f48:	edc7 0a01 	vstr	s1, [r7, #4]
 8004f4c:	6039      	str	r1, [r7, #0]
    /// converts unsigned int to float, given range and number of bits ///
    float span = x_max - x_min;
 8004f4e:	ed97 7a01 	vldr	s14, [r7, #4]
 8004f52:	edd7 7a02 	vldr	s15, [r7, #8]
 8004f56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004f5a:	edc7 7a05 	vstr	s15, [r7, #20]
    float offset = x_min;
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	613b      	str	r3, [r7, #16]
    return ((float)x_int)*span/((float)((1<<bits)-1)) + offset;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	ee07 3a90 	vmov	s15, r3
 8004f68:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004f6c:	edd7 7a05 	vldr	s15, [r7, #20]
 8004f70:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004f74:	2201      	movs	r2, #1
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	fa02 f303 	lsl.w	r3, r2, r3
 8004f7c:	3b01      	subs	r3, #1
 8004f7e:	ee07 3a90 	vmov	s15, r3
 8004f82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004f86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f8a:	edd7 7a04 	vldr	s15, [r7, #16]
 8004f8e:	ee77 7a27 	vadd.f32	s15, s14, s15
    }
 8004f92:	eeb0 0a67 	vmov.f32	s0, s15
 8004f96:	371c      	adds	r7, #28
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9e:	4770      	bx	lr

08004fa0 <sin_lut>:

float sin_lut(float theta){
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b082      	sub	sp, #8
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	ed87 0a01 	vstr	s0, [r7, #4]
	theta = fmodf(theta, TWO_PI_F);
 8004faa:	eddf 0a17 	vldr	s1, [pc, #92]	; 8005008 <sin_lut+0x68>
 8004fae:	ed97 0a01 	vldr	s0, [r7, #4]
 8004fb2:	f00c fe4f 	bl	8011c54 <fmodf>
 8004fb6:	ed87 0a01 	vstr	s0, [r7, #4]
	theta = theta<0 ? theta + TWO_PI_F : theta;
 8004fba:	edd7 7a01 	vldr	s15, [r7, #4]
 8004fbe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004fc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fc6:	d506      	bpl.n	8004fd6 <sin_lut+0x36>
 8004fc8:	edd7 7a01 	vldr	s15, [r7, #4]
 8004fcc:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8005008 <sin_lut+0x68>
 8004fd0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004fd4:	e001      	b.n	8004fda <sin_lut+0x3a>
 8004fd6:	edd7 7a01 	vldr	s15, [r7, #4]
 8004fda:	edc7 7a01 	vstr	s15, [r7, #4]

	return sin_tab[(int) (LUT_MULT*theta)];
 8004fde:	edd7 7a01 	vldr	s15, [r7, #4]
 8004fe2:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 800500c <sin_lut+0x6c>
 8004fe6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004fea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004fee:	ee17 3a90 	vmov	r3, s15
 8004ff2:	4a07      	ldr	r2, [pc, #28]	; (8005010 <sin_lut+0x70>)
 8004ff4:	009b      	lsls	r3, r3, #2
 8004ff6:	4413      	add	r3, r2
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	ee07 3a90 	vmov	s15, r3
}
 8004ffe:	eeb0 0a67 	vmov.f32	s0, s15
 8005002:	3708      	adds	r7, #8
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}
 8005008:	40c90fdb 	.word	0x40c90fdb
 800500c:	42a2f983 	.word	0x42a2f983
 8005010:	08012a48 	.word	0x08012a48

08005014 <cos_lut>:

float cos_lut(float theta){
 8005014:	b580      	push	{r7, lr}
 8005016:	b082      	sub	sp, #8
 8005018:	af00      	add	r7, sp, #0
 800501a:	ed87 0a01 	vstr	s0, [r7, #4]
	return sin_lut(PI_OVER_2_F - theta);
 800501e:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8005040 <cos_lut+0x2c>
 8005022:	edd7 7a01 	vldr	s15, [r7, #4]
 8005026:	ee77 7a67 	vsub.f32	s15, s14, s15
 800502a:	eeb0 0a67 	vmov.f32	s0, s15
 800502e:	f7ff ffb7 	bl	8004fa0 <sin_lut>
 8005032:	eef0 7a40 	vmov.f32	s15, s0
}
 8005036:	eeb0 0a67 	vmov.f32	s0, s15
 800503a:	3708      	adds	r7, #8
 800503c:	46bd      	mov	sp, r7
 800503e:	bd80      	pop	{r7, pc}
 8005040:	3fc90fdb 	.word	0x3fc90fdb

08005044 <ps_warmup>:
#include "position_sensor.h"
#include "math_ops.h"
#include "hw_config.h"
#include "user_config.h"

void ps_warmup(EncoderStruct * encoder, int n){
 8005044:	b580      	push	{r7, lr}
 8005046:	b086      	sub	sp, #24
 8005048:	af02      	add	r7, sp, #8
 800504a:	6078      	str	r0, [r7, #4]
 800504c:	6039      	str	r1, [r7, #0]
	/* Hall position sensors noisy on startup.  Take a bunch of samples to clear this data */
	for(int i = 0; i<n; i++){
 800504e:	2300      	movs	r3, #0
 8005050:	60fb      	str	r3, [r7, #12]
 8005052:	e023      	b.n	800509c <ps_warmup+0x58>
		encoder->spi_tx_word = 0x0000;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2200      	movs	r2, #0
 8005058:	801a      	strh	r2, [r3, #0]
		HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_RESET ); 	// CS low
 800505a:	2200      	movs	r2, #0
 800505c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005060:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005064:	f003 fe76 	bl	8008d54 <HAL_GPIO_WritePin>
		HAL_SPI_TransmitReceive(&ENC_SPI, (uint8_t*)encoder->spi_tx_buff, (uint8_t *)encoder->spi_rx_buff, 1, 100);
 8005068:	6879      	ldr	r1, [r7, #4]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	1c9a      	adds	r2, r3, #2
 800506e:	2364      	movs	r3, #100	; 0x64
 8005070:	9300      	str	r3, [sp, #0]
 8005072:	2301      	movs	r3, #1
 8005074:	480e      	ldr	r0, [pc, #56]	; (80050b0 <ps_warmup+0x6c>)
 8005076:	f004 ff64 	bl	8009f42 <HAL_SPI_TransmitReceive>
		while( ENC_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 800507a:	bf00      	nop
 800507c:	4b0c      	ldr	r3, [pc, #48]	; (80050b0 <ps_warmup+0x6c>)
 800507e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005082:	b2db      	uxtb	r3, r3
 8005084:	2b02      	cmp	r3, #2
 8005086:	d0f9      	beq.n	800507c <ps_warmup+0x38>
		HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_SET ); 	// CS high
 8005088:	2201      	movs	r2, #1
 800508a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800508e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005092:	f003 fe5f 	bl	8008d54 <HAL_GPIO_WritePin>
	for(int i = 0; i<n; i++){
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	3301      	adds	r3, #1
 800509a:	60fb      	str	r3, [r7, #12]
 800509c:	68fa      	ldr	r2, [r7, #12]
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	429a      	cmp	r2, r3
 80050a2:	dbd7      	blt.n	8005054 <ps_warmup+0x10>
	}
}
 80050a4:	bf00      	nop
 80050a6:	bf00      	nop
 80050a8:	3710      	adds	r7, #16
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}
 80050ae:	bf00      	nop
 80050b0:	2000a068 	.word	0x2000a068

080050b4 <ps_sample>:

void ps_sample(EncoderStruct * encoder, float dt){
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b08a      	sub	sp, #40	; 0x28
 80050b8:	af02      	add	r7, sp, #8
 80050ba:	6078      	str	r0, [r7, #4]
 80050bc:	ed87 0a00 	vstr	s0, [r7]
	/* updates EncoderStruct encoder with the latest sample
	 * after elapsed time dt */

	/* Shift around previous samples */
	encoder->old_angle = encoder->angle_singleturn;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	685a      	ldr	r2, [r3, #4]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	609a      	str	r2, [r3, #8]
	for(int i = N_POS_SAMPLES-1; i>0; i--){encoder->angle_multiturn[i] = encoder->angle_multiturn[i-1];}
 80050c8:	2313      	movs	r3, #19
 80050ca:	61fb      	str	r3, [r7, #28]
 80050cc:	e011      	b.n	80050f2 <ps_sample+0x3e>
 80050ce:	69fb      	ldr	r3, [r7, #28]
 80050d0:	3b01      	subs	r3, #1
 80050d2:	687a      	ldr	r2, [r7, #4]
 80050d4:	3302      	adds	r3, #2
 80050d6:	009b      	lsls	r3, r3, #2
 80050d8:	4413      	add	r3, r2
 80050da:	3304      	adds	r3, #4
 80050dc:	681a      	ldr	r2, [r3, #0]
 80050de:	6879      	ldr	r1, [r7, #4]
 80050e0:	69fb      	ldr	r3, [r7, #28]
 80050e2:	3302      	adds	r3, #2
 80050e4:	009b      	lsls	r3, r3, #2
 80050e6:	440b      	add	r3, r1
 80050e8:	3304      	adds	r3, #4
 80050ea:	601a      	str	r2, [r3, #0]
 80050ec:	69fb      	ldr	r3, [r7, #28]
 80050ee:	3b01      	subs	r3, #1
 80050f0:	61fb      	str	r3, [r7, #28]
 80050f2:	69fb      	ldr	r3, [r7, #28]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	dcea      	bgt.n	80050ce <ps_sample+0x1a>
	//memmove(&encoder->angle_multiturn[1], &encoder->angle_multiturn[0], (N_POS_SAMPLES-1)*sizeof(float)); // this is much slower for some reason

	/* SPI read/write */
	encoder->spi_tx_word = ENC_READ_WORD;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2200      	movs	r2, #0
 80050fc:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_RESET ); 	// CS low
 80050fe:	2200      	movs	r2, #0
 8005100:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005104:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005108:	f003 fe24 	bl	8008d54 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&ENC_SPI, (uint8_t*)encoder->spi_tx_buff, (uint8_t *)encoder->spi_rx_buff, 2, 100);
 800510c:	6879      	ldr	r1, [r7, #4]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	1c9a      	adds	r2, r3, #2
 8005112:	2364      	movs	r3, #100	; 0x64
 8005114:	9300      	str	r3, [sp, #0]
 8005116:	2302      	movs	r3, #2
 8005118:	4899      	ldr	r0, [pc, #612]	; (8005380 <ps_sample+0x2cc>)
 800511a:	f004 ff12 	bl	8009f42 <HAL_SPI_TransmitReceive>
	while( ENC_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 800511e:	bf00      	nop
 8005120:	4b97      	ldr	r3, [pc, #604]	; (8005380 <ps_sample+0x2cc>)
 8005122:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005126:	b2db      	uxtb	r3, r3
 8005128:	2b02      	cmp	r3, #2
 800512a:	d0f9      	beq.n	8005120 <ps_sample+0x6c>
	HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_SET ); 	// CS high
 800512c:	2201      	movs	r2, #1
 800512e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005132:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005136:	f003 fe0d 	bl	8008d54 <HAL_GPIO_WritePin>
	encoder->raw = encoder ->spi_rx_word;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	885b      	ldrh	r3, [r3, #2]
 800513e:	461a      	mov	r2, r3
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	675a      	str	r2, [r3, #116]	; 0x74


	/* Linearization */
	int off_1 = encoder->offset_lut[(encoder->raw)>>9];				// lookup table lower entry
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005148:	125b      	asrs	r3, r3, #9
 800514a:	687a      	ldr	r2, [r7, #4]
 800514c:	3322      	adds	r3, #34	; 0x22
 800514e:	009b      	lsls	r3, r3, #2
 8005150:	4413      	add	r3, r2
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	61bb      	str	r3, [r7, #24]
	int off_2 = encoder->offset_lut[((encoder->raw>>9)+1)%128];		// lookup table higher entry
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800515a:	125b      	asrs	r3, r3, #9
 800515c:	3301      	adds	r3, #1
 800515e:	425a      	negs	r2, r3
 8005160:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005164:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005168:	bf58      	it	pl
 800516a:	4253      	negpl	r3, r2
 800516c:	687a      	ldr	r2, [r7, #4]
 800516e:	3322      	adds	r3, #34	; 0x22
 8005170:	009b      	lsls	r3, r3, #2
 8005172:	4413      	add	r3, r2
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	617b      	str	r3, [r7, #20]
	int off_interp = off_1 + ((off_2 - off_1)*(encoder->raw - ((encoder->raw>>9)<<9))>>9);     // Interpolate between lookup table entries
 8005178:	697a      	ldr	r2, [r7, #20]
 800517a:	69bb      	ldr	r3, [r7, #24]
 800517c:	1ad3      	subs	r3, r2, r3
 800517e:	687a      	ldr	r2, [r7, #4]
 8005180:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005182:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005186:	fb02 f303 	mul.w	r3, r2, r3
 800518a:	125b      	asrs	r3, r3, #9
 800518c:	69ba      	ldr	r2, [r7, #24]
 800518e:	4413      	add	r3, r2
 8005190:	613b      	str	r3, [r7, #16]
	encoder->count = encoder->raw + off_interp;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8005196:	693b      	ldr	r3, [r7, #16]
 8005198:	441a      	add	r2, r3
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	679a      	str	r2, [r3, #120]	; 0x78


	/* Real angles in radians */
	encoder->angle_singleturn = ((float)(encoder->count-M_ZERO))/((float)ENC_CPR);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 80051a2:	4b78      	ldr	r3, [pc, #480]	; (8005384 <ps_sample+0x2d0>)
 80051a4:	691b      	ldr	r3, [r3, #16]
 80051a6:	1ad3      	subs	r3, r2, r3
 80051a8:	ee07 3a90 	vmov	s15, r3
 80051ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80051b0:	eddf 6a75 	vldr	s13, [pc, #468]	; 8005388 <ps_sample+0x2d4>
 80051b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	edc3 7a01 	vstr	s15, [r3, #4]
	int int_angle = encoder->angle_singleturn;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	edd3 7a01 	vldr	s15, [r3, #4]
 80051c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80051c8:	ee17 3a90 	vmov	r3, s15
 80051cc:	60fb      	str	r3, [r7, #12]
	encoder->angle_singleturn = TWO_PI_F*(encoder->angle_singleturn - (float)int_angle);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	ed93 7a01 	vldr	s14, [r3, #4]
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	ee07 3a90 	vmov	s15, r3
 80051da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80051de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80051e2:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 800538c <ps_sample+0x2d8>
 80051e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	edc3 7a01 	vstr	s15, [r3, #4]
	//encoder->angle_singleturn = TWO_PI_F*fmodf(((float)(encoder->count-M_ZERO))/((float)ENC_CPR), 1.0f);
	encoder->angle_singleturn = encoder->angle_singleturn<0 ? encoder->angle_singleturn + TWO_PI_F : encoder->angle_singleturn;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	edd3 7a01 	vldr	s15, [r3, #4]
 80051f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80051fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051fe:	d507      	bpl.n	8005210 <ps_sample+0x15c>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	edd3 7a01 	vldr	s15, [r3, #4]
 8005206:	ed9f 7a61 	vldr	s14, [pc, #388]	; 800538c <ps_sample+0x2d8>
 800520a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800520e:	e002      	b.n	8005216 <ps_sample+0x162>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	edd3 7a01 	vldr	s15, [r3, #4]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	edc3 7a01 	vstr	s15, [r3, #4]

	encoder->elec_angle = (encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8005226:	4b57      	ldr	r3, [pc, #348]	; (8005384 <ps_sample+0x2d0>)
 8005228:	695b      	ldr	r3, [r3, #20]
 800522a:	1ad3      	subs	r3, r2, r3
 800522c:	ee07 3a90 	vmov	s15, r3
 8005230:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005234:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005238:	eddf 6a53 	vldr	s13, [pc, #332]	; 8005388 <ps_sample+0x2d4>
 800523c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	int_angle = (int)encoder->elec_angle;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 800524c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005250:	ee17 3a90 	vmov	r3, s15
 8005254:	60fb      	str	r3, [r7, #12]
	encoder->elec_angle = TWO_PI_F*(encoder->elec_angle - (float)int_angle);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	ee07 3a90 	vmov	s15, r3
 8005262:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005266:	ee77 7a67 	vsub.f32	s15, s14, s15
 800526a:	ed9f 7a48 	vldr	s14, [pc, #288]	; 800538c <ps_sample+0x2d8>
 800526e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	//encoder->elec_angle = TWO_PI_F*fmodf((encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR), 1.0f);
	encoder->elec_angle = encoder->elec_angle<0 ? encoder->elec_angle + TWO_PI_F : encoder->elec_angle;	// Add 2*pi to negative numbers
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 800527e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005286:	d507      	bpl.n	8005298 <ps_sample+0x1e4>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 800528e:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 800538c <ps_sample+0x2d8>
 8005292:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005296:	e002      	b.n	800529e <ps_sample+0x1ea>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	/* Rollover */
	float angle_diff = encoder->angle_singleturn - encoder->old_angle;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	ed93 7a01 	vldr	s14, [r3, #4]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	edd3 7a02 	vldr	s15, [r3, #8]
 80052b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80052b4:	edc7 7a02 	vstr	s15, [r7, #8]
	if(angle_diff > PI_F){encoder->turns--;}
 80052b8:	edd7 7a02 	vldr	s15, [r7, #8]
 80052bc:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8005390 <ps_sample+0x2dc>
 80052c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052c8:	dd07      	ble.n	80052da <ps_sample+0x226>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80052d0:	1e5a      	subs	r2, r3, #1
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 80052d8:	e00f      	b.n	80052fa <ps_sample+0x246>
	else if(angle_diff < -PI_F){encoder->turns++;}
 80052da:	edd7 7a02 	vldr	s15, [r7, #8]
 80052de:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8005394 <ps_sample+0x2e0>
 80052e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052ea:	d506      	bpl.n	80052fa <ps_sample+0x246>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80052f2:	1c5a      	adds	r2, r3, #1
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	if(!encoder->first_sample){
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	f893 328c 	ldrb.w	r3, [r3, #652]	; 0x28c
 8005300:	2b00      	cmp	r3, #0
 8005302:	d107      	bne.n	8005314 <ps_sample+0x260>
		encoder->turns = 0;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2200      	movs	r2, #0
 8005308:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		encoder->first_sample = 1;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2201      	movs	r2, #1
 8005310:	f883 228c 	strb.w	r2, [r3, #652]	; 0x28c
	}



	/* Multi-turn position */
	encoder->angle_multiturn[0] = encoder->angle_singleturn + TWO_PI_F*(float)encoder->turns;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	ed93 7a01 	vldr	s14, [r3, #4]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005320:	ee07 3a90 	vmov	s15, r3
 8005324:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005328:	eddf 6a18 	vldr	s13, [pc, #96]	; 800538c <ps_sample+0x2d8>
 800532c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005330:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	edc3 7a03 	vstr	s15, [r3, #12]
			c1 += encoder->angle_multiturn[i]*q*(i - ibar);
		}
		encoder->vel2 = -c1/dt;
*/
	//encoder->velocity = vel2
	encoder->velocity = (encoder->angle_multiturn[0] - encoder->angle_multiturn[N_POS_SAMPLES-1])/(dt*(float)(N_POS_SAMPLES-1));
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	ed93 7a03 	vldr	s14, [r3, #12]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8005346:	ee77 6a67 	vsub.f32	s13, s14, s15
 800534a:	edd7 7a00 	vldr	s15, [r7]
 800534e:	eeb3 7a03 	vmov.f32	s14, #51	; 0x41980000  19.0
 8005352:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005356:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
	encoder->elec_velocity = encoder->ppairs*encoder->velocity;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 800536c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64

}
 8005376:	bf00      	nop
 8005378:	3720      	adds	r7, #32
 800537a:	46bd      	mov	sp, r7
 800537c:	bd80      	pop	{r7, pc}
 800537e:	bf00      	nop
 8005380:	2000a068 	.word	0x2000a068
 8005384:	20009bbc 	.word	0x20009bbc
 8005388:	47800000 	.word	0x47800000
 800538c:	40c90fdb 	.word	0x40c90fdb
 8005390:	40490fdb 	.word	0x40490fdb
 8005394:	c0490fdb 	.word	0xc0490fdb

08005398 <ps_print>:

void ps_print(EncoderStruct * encoder, int dt_ms){
 8005398:	b580      	push	{r7, lr}
 800539a:	b082      	sub	sp, #8
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
 80053a0:	6039      	str	r1, [r7, #0]
	printf("Raw: %d", encoder->raw);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053a6:	4619      	mov	r1, r3
 80053a8:	4818      	ldr	r0, [pc, #96]	; (800540c <ps_print+0x74>)
 80053aa:	f008 feff 	bl	800e1ac <iprintf>
	printf("   Linearized Count: %d", encoder->count);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80053b2:	4619      	mov	r1, r3
 80053b4:	4816      	ldr	r0, [pc, #88]	; (8005410 <ps_print+0x78>)
 80053b6:	f008 fef9 	bl	800e1ac <iprintf>
	printf("   Single Turn: %f", encoder->angle_singleturn);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	4618      	mov	r0, r3
 80053c0:	f7fb f8ea 	bl	8000598 <__aeabi_f2d>
 80053c4:	4602      	mov	r2, r0
 80053c6:	460b      	mov	r3, r1
 80053c8:	4812      	ldr	r0, [pc, #72]	; (8005414 <ps_print+0x7c>)
 80053ca:	f008 feef 	bl	800e1ac <iprintf>
	printf("   Multiturn: %f", encoder->angle_multiturn[0]);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	68db      	ldr	r3, [r3, #12]
 80053d2:	4618      	mov	r0, r3
 80053d4:	f7fb f8e0 	bl	8000598 <__aeabi_f2d>
 80053d8:	4602      	mov	r2, r0
 80053da:	460b      	mov	r3, r1
 80053dc:	480e      	ldr	r0, [pc, #56]	; (8005418 <ps_print+0x80>)
 80053de:	f008 fee5 	bl	800e1ac <iprintf>
	printf("   Electrical: %f", encoder->elec_angle);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053e6:	4618      	mov	r0, r3
 80053e8:	f7fb f8d6 	bl	8000598 <__aeabi_f2d>
 80053ec:	4602      	mov	r2, r0
 80053ee:	460b      	mov	r3, r1
 80053f0:	480a      	ldr	r0, [pc, #40]	; (800541c <ps_print+0x84>)
 80053f2:	f008 fedb 	bl	800e1ac <iprintf>
	printf("   Turns:  %d\r\n", encoder->turns);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80053fc:	4619      	mov	r1, r3
 80053fe:	4808      	ldr	r0, [pc, #32]	; (8005420 <ps_print+0x88>)
 8005400:	f008 fed4 	bl	800e1ac <iprintf>
	//HAL_Delay(dt_ms);
}
 8005404:	bf00      	nop
 8005406:	3708      	adds	r7, #8
 8005408:	46bd      	mov	sp, r7
 800540a:	bd80      	pop	{r7, pc}
 800540c:	080129c8 	.word	0x080129c8
 8005410:	080129d0 	.word	0x080129d0
 8005414:	080129e8 	.word	0x080129e8
 8005418:	080129fc 	.word	0x080129fc
 800541c:	08012a10 	.word	0x08012a10
 8005420:	08012a24 	.word	0x08012a24

08005424 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8005428:	4b1b      	ldr	r3, [pc, #108]	; (8005498 <MX_SPI1_Init+0x74>)
 800542a:	4a1c      	ldr	r2, [pc, #112]	; (800549c <MX_SPI1_Init+0x78>)
 800542c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800542e:	4b1a      	ldr	r3, [pc, #104]	; (8005498 <MX_SPI1_Init+0x74>)
 8005430:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005434:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8005436:	4b18      	ldr	r3, [pc, #96]	; (8005498 <MX_SPI1_Init+0x74>)
 8005438:	2200      	movs	r2, #0
 800543a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 800543c:	4b16      	ldr	r3, [pc, #88]	; (8005498 <MX_SPI1_Init+0x74>)
 800543e:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8005442:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005444:	4b14      	ldr	r3, [pc, #80]	; (8005498 <MX_SPI1_Init+0x74>)
 8005446:	2200      	movs	r2, #0
 8005448:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800544a:	4b13      	ldr	r3, [pc, #76]	; (8005498 <MX_SPI1_Init+0x74>)
 800544c:	2201      	movs	r2, #1
 800544e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005450:	4b11      	ldr	r3, [pc, #68]	; (8005498 <MX_SPI1_Init+0x74>)
 8005452:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005456:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8005458:	4b0f      	ldr	r3, [pc, #60]	; (8005498 <MX_SPI1_Init+0x74>)
 800545a:	2230      	movs	r2, #48	; 0x30
 800545c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800545e:	4b0e      	ldr	r3, [pc, #56]	; (8005498 <MX_SPI1_Init+0x74>)
 8005460:	2200      	movs	r2, #0
 8005462:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005464:	4b0c      	ldr	r3, [pc, #48]	; (8005498 <MX_SPI1_Init+0x74>)
 8005466:	2200      	movs	r2, #0
 8005468:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800546a:	4b0b      	ldr	r3, [pc, #44]	; (8005498 <MX_SPI1_Init+0x74>)
 800546c:	2200      	movs	r2, #0
 800546e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8005470:	4b09      	ldr	r3, [pc, #36]	; (8005498 <MX_SPI1_Init+0x74>)
 8005472:	2207      	movs	r2, #7
 8005474:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005476:	4b08      	ldr	r3, [pc, #32]	; (8005498 <MX_SPI1_Init+0x74>)
 8005478:	2200      	movs	r2, #0
 800547a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800547c:	4b06      	ldr	r3, [pc, #24]	; (8005498 <MX_SPI1_Init+0x74>)
 800547e:	2200      	movs	r2, #0
 8005480:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005482:	4805      	ldr	r0, [pc, #20]	; (8005498 <MX_SPI1_Init+0x74>)
 8005484:	f004 fcb2 	bl	8009dec <HAL_SPI_Init>
 8005488:	4603      	mov	r3, r0
 800548a:	2b00      	cmp	r3, #0
 800548c:	d001      	beq.n	8005492 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800548e:	f7ff fc65 	bl	8004d5c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8005492:	bf00      	nop
 8005494:	bd80      	pop	{r7, pc}
 8005496:	bf00      	nop
 8005498:	2000a0cc 	.word	0x2000a0cc
 800549c:	40013000 	.word	0x40013000

080054a0 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80054a4:	4b1b      	ldr	r3, [pc, #108]	; (8005514 <MX_SPI3_Init+0x74>)
 80054a6:	4a1c      	ldr	r2, [pc, #112]	; (8005518 <MX_SPI3_Init+0x78>)
 80054a8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80054aa:	4b1a      	ldr	r3, [pc, #104]	; (8005514 <MX_SPI3_Init+0x74>)
 80054ac:	f44f 7282 	mov.w	r2, #260	; 0x104
 80054b0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80054b2:	4b18      	ldr	r3, [pc, #96]	; (8005514 <MX_SPI3_Init+0x74>)
 80054b4:	2200      	movs	r2, #0
 80054b6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 80054b8:	4b16      	ldr	r3, [pc, #88]	; (8005514 <MX_SPI3_Init+0x74>)
 80054ba:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 80054be:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80054c0:	4b14      	ldr	r3, [pc, #80]	; (8005514 <MX_SPI3_Init+0x74>)
 80054c2:	2200      	movs	r2, #0
 80054c4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80054c6:	4b13      	ldr	r3, [pc, #76]	; (8005514 <MX_SPI3_Init+0x74>)
 80054c8:	2200      	movs	r2, #0
 80054ca:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80054cc:	4b11      	ldr	r3, [pc, #68]	; (8005514 <MX_SPI3_Init+0x74>)
 80054ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 80054d2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80054d4:	4b0f      	ldr	r3, [pc, #60]	; (8005514 <MX_SPI3_Init+0x74>)
 80054d6:	2208      	movs	r2, #8
 80054d8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80054da:	4b0e      	ldr	r3, [pc, #56]	; (8005514 <MX_SPI3_Init+0x74>)
 80054dc:	2200      	movs	r2, #0
 80054de:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80054e0:	4b0c      	ldr	r3, [pc, #48]	; (8005514 <MX_SPI3_Init+0x74>)
 80054e2:	2200      	movs	r2, #0
 80054e4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80054e6:	4b0b      	ldr	r3, [pc, #44]	; (8005514 <MX_SPI3_Init+0x74>)
 80054e8:	2200      	movs	r2, #0
 80054ea:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 80054ec:	4b09      	ldr	r3, [pc, #36]	; (8005514 <MX_SPI3_Init+0x74>)
 80054ee:	2207      	movs	r2, #7
 80054f0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80054f2:	4b08      	ldr	r3, [pc, #32]	; (8005514 <MX_SPI3_Init+0x74>)
 80054f4:	2200      	movs	r2, #0
 80054f6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80054f8:	4b06      	ldr	r3, [pc, #24]	; (8005514 <MX_SPI3_Init+0x74>)
 80054fa:	2208      	movs	r2, #8
 80054fc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80054fe:	4805      	ldr	r0, [pc, #20]	; (8005514 <MX_SPI3_Init+0x74>)
 8005500:	f004 fc74 	bl	8009dec <HAL_SPI_Init>
 8005504:	4603      	mov	r3, r0
 8005506:	2b00      	cmp	r3, #0
 8005508:	d001      	beq.n	800550e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800550a:	f7ff fc27 	bl	8004d5c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800550e:	bf00      	nop
 8005510:	bd80      	pop	{r7, pc}
 8005512:	bf00      	nop
 8005514:	2000a068 	.word	0x2000a068
 8005518:	40003c00 	.word	0x40003c00

0800551c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b08c      	sub	sp, #48	; 0x30
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005524:	f107 031c 	add.w	r3, r7, #28
 8005528:	2200      	movs	r2, #0
 800552a:	601a      	str	r2, [r3, #0]
 800552c:	605a      	str	r2, [r3, #4]
 800552e:	609a      	str	r2, [r3, #8]
 8005530:	60da      	str	r2, [r3, #12]
 8005532:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a2f      	ldr	r2, [pc, #188]	; (80055f8 <HAL_SPI_MspInit+0xdc>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d129      	bne.n	8005592 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800553e:	4b2f      	ldr	r3, [pc, #188]	; (80055fc <HAL_SPI_MspInit+0xe0>)
 8005540:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005542:	4a2e      	ldr	r2, [pc, #184]	; (80055fc <HAL_SPI_MspInit+0xe0>)
 8005544:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005548:	6613      	str	r3, [r2, #96]	; 0x60
 800554a:	4b2c      	ldr	r3, [pc, #176]	; (80055fc <HAL_SPI_MspInit+0xe0>)
 800554c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800554e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005552:	61bb      	str	r3, [r7, #24]
 8005554:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005556:	4b29      	ldr	r3, [pc, #164]	; (80055fc <HAL_SPI_MspInit+0xe0>)
 8005558:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800555a:	4a28      	ldr	r2, [pc, #160]	; (80055fc <HAL_SPI_MspInit+0xe0>)
 800555c:	f043 0301 	orr.w	r3, r3, #1
 8005560:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005562:	4b26      	ldr	r3, [pc, #152]	; (80055fc <HAL_SPI_MspInit+0xe0>)
 8005564:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005566:	f003 0301 	and.w	r3, r3, #1
 800556a:	617b      	str	r3, [r7, #20]
 800556c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800556e:	23e0      	movs	r3, #224	; 0xe0
 8005570:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005572:	2302      	movs	r3, #2
 8005574:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005576:	2300      	movs	r3, #0
 8005578:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800557a:	2300      	movs	r3, #0
 800557c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800557e:	2305      	movs	r3, #5
 8005580:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005582:	f107 031c 	add.w	r3, r7, #28
 8005586:	4619      	mov	r1, r3
 8005588:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800558c:	f003 fa60 	bl	8008a50 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8005590:	e02d      	b.n	80055ee <HAL_SPI_MspInit+0xd2>
  else if(spiHandle->Instance==SPI3)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a1a      	ldr	r2, [pc, #104]	; (8005600 <HAL_SPI_MspInit+0xe4>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d128      	bne.n	80055ee <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800559c:	4b17      	ldr	r3, [pc, #92]	; (80055fc <HAL_SPI_MspInit+0xe0>)
 800559e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055a0:	4a16      	ldr	r2, [pc, #88]	; (80055fc <HAL_SPI_MspInit+0xe0>)
 80055a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80055a6:	6593      	str	r3, [r2, #88]	; 0x58
 80055a8:	4b14      	ldr	r3, [pc, #80]	; (80055fc <HAL_SPI_MspInit+0xe0>)
 80055aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055ac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80055b0:	613b      	str	r3, [r7, #16]
 80055b2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80055b4:	4b11      	ldr	r3, [pc, #68]	; (80055fc <HAL_SPI_MspInit+0xe0>)
 80055b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055b8:	4a10      	ldr	r2, [pc, #64]	; (80055fc <HAL_SPI_MspInit+0xe0>)
 80055ba:	f043 0304 	orr.w	r3, r3, #4
 80055be:	64d3      	str	r3, [r2, #76]	; 0x4c
 80055c0:	4b0e      	ldr	r3, [pc, #56]	; (80055fc <HAL_SPI_MspInit+0xe0>)
 80055c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055c4:	f003 0304 	and.w	r3, r3, #4
 80055c8:	60fb      	str	r3, [r7, #12]
 80055ca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80055cc:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80055d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055d2:	2302      	movs	r3, #2
 80055d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055d6:	2300      	movs	r3, #0
 80055d8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80055da:	2300      	movs	r3, #0
 80055dc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80055de:	2306      	movs	r3, #6
 80055e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80055e2:	f107 031c 	add.w	r3, r7, #28
 80055e6:	4619      	mov	r1, r3
 80055e8:	4806      	ldr	r0, [pc, #24]	; (8005604 <HAL_SPI_MspInit+0xe8>)
 80055ea:	f003 fa31 	bl	8008a50 <HAL_GPIO_Init>
}
 80055ee:	bf00      	nop
 80055f0:	3730      	adds	r7, #48	; 0x30
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}
 80055f6:	bf00      	nop
 80055f8:	40013000 	.word	0x40013000
 80055fc:	40021000 	.word	0x40021000
 8005600:	40003c00 	.word	0x40003c00
 8005604:	48000800 	.word	0x48000800

08005608 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b082      	sub	sp, #8
 800560c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800560e:	4b0f      	ldr	r3, [pc, #60]	; (800564c <HAL_MspInit+0x44>)
 8005610:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005612:	4a0e      	ldr	r2, [pc, #56]	; (800564c <HAL_MspInit+0x44>)
 8005614:	f043 0301 	orr.w	r3, r3, #1
 8005618:	6613      	str	r3, [r2, #96]	; 0x60
 800561a:	4b0c      	ldr	r3, [pc, #48]	; (800564c <HAL_MspInit+0x44>)
 800561c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800561e:	f003 0301 	and.w	r3, r3, #1
 8005622:	607b      	str	r3, [r7, #4]
 8005624:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005626:	4b09      	ldr	r3, [pc, #36]	; (800564c <HAL_MspInit+0x44>)
 8005628:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800562a:	4a08      	ldr	r2, [pc, #32]	; (800564c <HAL_MspInit+0x44>)
 800562c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005630:	6593      	str	r3, [r2, #88]	; 0x58
 8005632:	4b06      	ldr	r3, [pc, #24]	; (800564c <HAL_MspInit+0x44>)
 8005634:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005636:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800563a:	603b      	str	r3, [r7, #0]
 800563c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800563e:	f003 fc45 	bl	8008ecc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005642:	bf00      	nop
 8005644:	3708      	adds	r7, #8
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}
 800564a:	bf00      	nop
 800564c:	40021000 	.word	0x40021000

08005650 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005650:	b480      	push	{r7}
 8005652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005654:	e7fe      	b.n	8005654 <NMI_Handler+0x4>

08005656 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005656:	b480      	push	{r7}
 8005658:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800565a:	e7fe      	b.n	800565a <HardFault_Handler+0x4>

0800565c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800565c:	b480      	push	{r7}
 800565e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005660:	e7fe      	b.n	8005660 <MemManage_Handler+0x4>

08005662 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005662:	b480      	push	{r7}
 8005664:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005666:	e7fe      	b.n	8005666 <BusFault_Handler+0x4>

08005668 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005668:	b480      	push	{r7}
 800566a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800566c:	e7fe      	b.n	800566c <UsageFault_Handler+0x4>

0800566e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800566e:	b480      	push	{r7}
 8005670:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005672:	bf00      	nop
 8005674:	46bd      	mov	sp, r7
 8005676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567a:	4770      	bx	lr

0800567c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800567c:	b480      	push	{r7}
 800567e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005680:	bf00      	nop
 8005682:	46bd      	mov	sp, r7
 8005684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005688:	4770      	bx	lr

0800568a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800568a:	b480      	push	{r7}
 800568c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800568e:	bf00      	nop
 8005690:	46bd      	mov	sp, r7
 8005692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005696:	4770      	bx	lr

08005698 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800569c:	f000 fc6a 	bl	8005f74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80056a0:	bf00      	nop
 80056a2:	bd80      	pop	{r7, pc}

080056a4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
  HAL_GPIO_WritePin(LED1, 1);
 80056a8:	2201      	movs	r2, #1
 80056aa:	2104      	movs	r1, #4
 80056ac:	480f      	ldr	r0, [pc, #60]	; (80056ec <TIM1_UP_TIM16_IRQHandler+0x48>)
 80056ae:	f003 fb51 	bl	8008d54 <HAL_GPIO_WritePin>

  analog_sample(&controller);
 80056b2:	480f      	ldr	r0, [pc, #60]	; (80056f0 <TIM1_UP_TIM16_IRQHandler+0x4c>)
 80056b4:	f7fd f9b6 	bl	8002a24 <analog_sample>

  /* Sample position sensor */
  ps_sample(&comm_encoder, DT);
 80056b8:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 80056f4 <TIM1_UP_TIM16_IRQHandler+0x50>
 80056bc:	480e      	ldr	r0, [pc, #56]	; (80056f8 <TIM1_UP_TIM16_IRQHandler+0x54>)
 80056be:	f7ff fcf9 	bl	80050b4 <ps_sample>

  /* Run Finite State Machine */
  run_fsm(&state);
 80056c2:	480e      	ldr	r0, [pc, #56]	; (80056fc <TIM1_UP_TIM16_IRQHandler+0x58>)
 80056c4:	f7fe f838 	bl	8003738 <run_fsm>

  /* increment loop count */
  controller.loop_count++;
 80056c8:	4b09      	ldr	r3, [pc, #36]	; (80056f0 <TIM1_UP_TIM16_IRQHandler+0x4c>)
 80056ca:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80056ce:	3301      	adds	r3, #1
 80056d0:	4a07      	ldr	r2, [pc, #28]	; (80056f0 <TIM1_UP_TIM16_IRQHandler+0x4c>)
 80056d2:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0


  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80056d6:	480a      	ldr	r0, [pc, #40]	; (8005700 <TIM1_UP_TIM16_IRQHandler+0x5c>)
 80056d8:	f005 f9ea 	bl	800aab0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */
  HAL_GPIO_WritePin(LED1, 0);
 80056dc:	2200      	movs	r2, #0
 80056de:	2104      	movs	r1, #4
 80056e0:	4802      	ldr	r0, [pc, #8]	; (80056ec <TIM1_UP_TIM16_IRQHandler+0x48>)
 80056e2:	f003 fb37 	bl	8008d54 <HAL_GPIO_WritePin>
  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80056e6:	bf00      	nop
 80056e8:	bd80      	pop	{r7, pc}
 80056ea:	bf00      	nop
 80056ec:	48000800 	.word	0x48000800
 80056f0:	2000140c 	.word	0x2000140c
 80056f4:	37f34507 	.word	0x37f34507
 80056f8:	20001068 	.word	0x20001068
 80056fc:	200012fc 	.word	0x200012fc
 8005700:	2000a130 	.word	0x2000a130

08005704 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b082      	sub	sp, #8
 8005708:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800570a:	4807      	ldr	r0, [pc, #28]	; (8005728 <USART2_IRQHandler+0x24>)
 800570c:	f006 fcf2 	bl	800c0f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  char c = Serial2RxBuffer[0];
 8005710:	4b06      	ldr	r3, [pc, #24]	; (800572c <USART2_IRQHandler+0x28>)
 8005712:	781b      	ldrb	r3, [r3, #0]
 8005714:	71fb      	strb	r3, [r7, #7]
  update_fsm(&state, c);
 8005716:	79fb      	ldrb	r3, [r7, #7]
 8005718:	4619      	mov	r1, r3
 800571a:	4805      	ldr	r0, [pc, #20]	; (8005730 <USART2_IRQHandler+0x2c>)
 800571c:	f7fe f9b6 	bl	8003a8c <update_fsm>
  /* USER CODE END USART2_IRQn 1 */
}
 8005720:	bf00      	nop
 8005722:	3708      	adds	r7, #8
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}
 8005728:	2000a17c 	.word	0x2000a17c
 800572c:	200012f8 	.word	0x200012f8
 8005730:	200012fc 	.word	0x200012fc

08005734 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8005734:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005736:	b091      	sub	sp, #68	; 0x44
 8005738:	af10      	add	r7, sp, #64	; 0x40
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 800573a:	486c      	ldr	r0, [pc, #432]	; (80058ec <FDCAN2_IT0_IRQHandler+0x1b8>)
 800573c:	f002 fc88 	bl	8008050 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */
  HAL_FDCAN_GetRxMessage(&CAN_H, FDCAN_RX_FIFO0, &can_rx.rx_header, can_rx.data);	// Read CAN
 8005740:	4b6b      	ldr	r3, [pc, #428]	; (80058f0 <FDCAN2_IT0_IRQHandler+0x1bc>)
 8005742:	4a6c      	ldr	r2, [pc, #432]	; (80058f4 <FDCAN2_IT0_IRQHandler+0x1c0>)
 8005744:	2140      	movs	r1, #64	; 0x40
 8005746:	4869      	ldr	r0, [pc, #420]	; (80058ec <FDCAN2_IT0_IRQHandler+0x1b8>)
 8005748:	f002 fac2 	bl	8007cd0 <HAL_FDCAN_GetRxMessage>
  uint32_t TxMailbox;
  //pack_reply(&can_tx, CAN_ID,  comm_encoder.angle_multiturn[0]/GR, comm_encoder.velocity/GR, controller.i_q_filt*KT*GR);	// Pack response

  printf("CAN tx disabled!!\n\r");
 800574c:	486a      	ldr	r0, [pc, #424]	; (80058f8 <FDCAN2_IT0_IRQHandler+0x1c4>)
 800574e:	f008 fd2d 	bl	800e1ac <iprintf>
  //HAL_FDCAN_AddTxMessage(&CAN_H, &can_tx.tx_header, can_tx.data, &TxMailbox);	// Send response - from Ben's fw
  //TODO send again
  //HAL_FDCAN_AddMessageToTxFifoQ(&CAN_H, &can_tx.tx_header, can_tx.data); //replacement for above line

  /* Check for special Commands */
  if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) & (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFC))){
 8005752:	4b6a      	ldr	r3, [pc, #424]	; (80058fc <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005754:	785a      	ldrb	r2, [r3, #1]
 8005756:	4b69      	ldr	r3, [pc, #420]	; (80058fc <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005758:	789b      	ldrb	r3, [r3, #2]
 800575a:	4013      	ands	r3, r2
 800575c:	b2da      	uxtb	r2, r3
 800575e:	4b67      	ldr	r3, [pc, #412]	; (80058fc <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005760:	78db      	ldrb	r3, [r3, #3]
 8005762:	4013      	ands	r3, r2
 8005764:	b2da      	uxtb	r2, r3
 8005766:	4b65      	ldr	r3, [pc, #404]	; (80058fc <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005768:	791b      	ldrb	r3, [r3, #4]
 800576a:	4013      	ands	r3, r2
 800576c:	b2da      	uxtb	r2, r3
 800576e:	4b63      	ldr	r3, [pc, #396]	; (80058fc <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005770:	795b      	ldrb	r3, [r3, #5]
 8005772:	4013      	ands	r3, r2
 8005774:	b2da      	uxtb	r2, r3
 8005776:	4b61      	ldr	r3, [pc, #388]	; (80058fc <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005778:	799b      	ldrb	r3, [r3, #6]
 800577a:	4013      	ands	r3, r2
 800577c:	b2da      	uxtb	r2, r3
 800577e:	4b5f      	ldr	r3, [pc, #380]	; (80058fc <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005780:	79db      	ldrb	r3, [r3, #7]
 8005782:	4013      	ands	r3, r2
 8005784:	b2db      	uxtb	r3, r3
 8005786:	2bff      	cmp	r3, #255	; 0xff
 8005788:	bf0c      	ite	eq
 800578a:	2301      	moveq	r3, #1
 800578c:	2300      	movne	r3, #0
 800578e:	b2da      	uxtb	r2, r3
 8005790:	4b5a      	ldr	r3, [pc, #360]	; (80058fc <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005792:	7a1b      	ldrb	r3, [r3, #8]
 8005794:	2bfc      	cmp	r3, #252	; 0xfc
 8005796:	bf0c      	ite	eq
 8005798:	2301      	moveq	r3, #1
 800579a:	2300      	movne	r3, #0
 800579c:	b2db      	uxtb	r3, r3
 800579e:	4013      	ands	r3, r2
 80057a0:	b2db      	uxtb	r3, r3
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d004      	beq.n	80057b0 <FDCAN2_IT0_IRQHandler+0x7c>
	  update_fsm(&state, MOTOR_CMD);
 80057a6:	216d      	movs	r1, #109	; 0x6d
 80057a8:	4855      	ldr	r0, [pc, #340]	; (8005900 <FDCAN2_IT0_IRQHandler+0x1cc>)
 80057aa:	f7fe f96f 	bl	8003a8c <update_fsm>
	  unpack_cmd(can_rx, controller.commands);	// Unpack commands
  	  controller.timeout = 0;					// Reset timeout counter
      }

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 80057ae:	e099      	b.n	80058e4 <FDCAN2_IT0_IRQHandler+0x1b0>
  else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) * (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFD))){
 80057b0:	4b52      	ldr	r3, [pc, #328]	; (80058fc <FDCAN2_IT0_IRQHandler+0x1c8>)
 80057b2:	785a      	ldrb	r2, [r3, #1]
 80057b4:	4b51      	ldr	r3, [pc, #324]	; (80058fc <FDCAN2_IT0_IRQHandler+0x1c8>)
 80057b6:	789b      	ldrb	r3, [r3, #2]
 80057b8:	4013      	ands	r3, r2
 80057ba:	b2da      	uxtb	r2, r3
 80057bc:	4b4f      	ldr	r3, [pc, #316]	; (80058fc <FDCAN2_IT0_IRQHandler+0x1c8>)
 80057be:	78db      	ldrb	r3, [r3, #3]
 80057c0:	4013      	ands	r3, r2
 80057c2:	b2db      	uxtb	r3, r3
 80057c4:	2bff      	cmp	r3, #255	; 0xff
 80057c6:	bf0c      	ite	eq
 80057c8:	2301      	moveq	r3, #1
 80057ca:	2300      	movne	r3, #0
 80057cc:	b2db      	uxtb	r3, r3
 80057ce:	461a      	mov	r2, r3
 80057d0:	4b4a      	ldr	r3, [pc, #296]	; (80058fc <FDCAN2_IT0_IRQHandler+0x1c8>)
 80057d2:	791b      	ldrb	r3, [r3, #4]
 80057d4:	2bff      	cmp	r3, #255	; 0xff
 80057d6:	bf0c      	ite	eq
 80057d8:	2301      	moveq	r3, #1
 80057da:	2300      	movne	r3, #0
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	4619      	mov	r1, r3
 80057e0:	4b46      	ldr	r3, [pc, #280]	; (80058fc <FDCAN2_IT0_IRQHandler+0x1c8>)
 80057e2:	795b      	ldrb	r3, [r3, #5]
 80057e4:	2bff      	cmp	r3, #255	; 0xff
 80057e6:	bf0c      	ite	eq
 80057e8:	2301      	moveq	r3, #1
 80057ea:	2300      	movne	r3, #0
 80057ec:	b2db      	uxtb	r3, r3
 80057ee:	fb03 f301 	mul.w	r3, r3, r1
 80057f2:	4013      	ands	r3, r2
 80057f4:	4a41      	ldr	r2, [pc, #260]	; (80058fc <FDCAN2_IT0_IRQHandler+0x1c8>)
 80057f6:	7992      	ldrb	r2, [r2, #6]
 80057f8:	2aff      	cmp	r2, #255	; 0xff
 80057fa:	bf0c      	ite	eq
 80057fc:	2201      	moveq	r2, #1
 80057fe:	2200      	movne	r2, #0
 8005800:	b2d2      	uxtb	r2, r2
 8005802:	4013      	ands	r3, r2
 8005804:	4a3d      	ldr	r2, [pc, #244]	; (80058fc <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005806:	79d2      	ldrb	r2, [r2, #7]
 8005808:	2aff      	cmp	r2, #255	; 0xff
 800580a:	bf0c      	ite	eq
 800580c:	2201      	moveq	r2, #1
 800580e:	2200      	movne	r2, #0
 8005810:	b2d2      	uxtb	r2, r2
 8005812:	4013      	ands	r3, r2
 8005814:	4a39      	ldr	r2, [pc, #228]	; (80058fc <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005816:	7a12      	ldrb	r2, [r2, #8]
 8005818:	2afd      	cmp	r2, #253	; 0xfd
 800581a:	bf0c      	ite	eq
 800581c:	2201      	moveq	r2, #1
 800581e:	2200      	movne	r2, #0
 8005820:	b2d2      	uxtb	r2, r2
 8005822:	4013      	ands	r3, r2
 8005824:	2b00      	cmp	r3, #0
 8005826:	d004      	beq.n	8005832 <FDCAN2_IT0_IRQHandler+0xfe>
	  update_fsm(&state, MENU_CMD);
 8005828:	211b      	movs	r1, #27
 800582a:	4835      	ldr	r0, [pc, #212]	; (8005900 <FDCAN2_IT0_IRQHandler+0x1cc>)
 800582c:	f7fe f92e 	bl	8003a8c <update_fsm>
}
 8005830:	e058      	b.n	80058e4 <FDCAN2_IT0_IRQHandler+0x1b0>
  else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) * (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFE))){
 8005832:	4b32      	ldr	r3, [pc, #200]	; (80058fc <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005834:	785a      	ldrb	r2, [r3, #1]
 8005836:	4b31      	ldr	r3, [pc, #196]	; (80058fc <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005838:	789b      	ldrb	r3, [r3, #2]
 800583a:	4013      	ands	r3, r2
 800583c:	b2da      	uxtb	r2, r3
 800583e:	4b2f      	ldr	r3, [pc, #188]	; (80058fc <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005840:	78db      	ldrb	r3, [r3, #3]
 8005842:	4013      	ands	r3, r2
 8005844:	b2db      	uxtb	r3, r3
 8005846:	2bff      	cmp	r3, #255	; 0xff
 8005848:	bf0c      	ite	eq
 800584a:	2301      	moveq	r3, #1
 800584c:	2300      	movne	r3, #0
 800584e:	b2db      	uxtb	r3, r3
 8005850:	461a      	mov	r2, r3
 8005852:	4b2a      	ldr	r3, [pc, #168]	; (80058fc <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005854:	791b      	ldrb	r3, [r3, #4]
 8005856:	2bff      	cmp	r3, #255	; 0xff
 8005858:	bf0c      	ite	eq
 800585a:	2301      	moveq	r3, #1
 800585c:	2300      	movne	r3, #0
 800585e:	b2db      	uxtb	r3, r3
 8005860:	4619      	mov	r1, r3
 8005862:	4b26      	ldr	r3, [pc, #152]	; (80058fc <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005864:	795b      	ldrb	r3, [r3, #5]
 8005866:	2bff      	cmp	r3, #255	; 0xff
 8005868:	bf0c      	ite	eq
 800586a:	2301      	moveq	r3, #1
 800586c:	2300      	movne	r3, #0
 800586e:	b2db      	uxtb	r3, r3
 8005870:	fb03 f301 	mul.w	r3, r3, r1
 8005874:	4013      	ands	r3, r2
 8005876:	4a21      	ldr	r2, [pc, #132]	; (80058fc <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005878:	7992      	ldrb	r2, [r2, #6]
 800587a:	2aff      	cmp	r2, #255	; 0xff
 800587c:	bf0c      	ite	eq
 800587e:	2201      	moveq	r2, #1
 8005880:	2200      	movne	r2, #0
 8005882:	b2d2      	uxtb	r2, r2
 8005884:	4013      	ands	r3, r2
 8005886:	4a1d      	ldr	r2, [pc, #116]	; (80058fc <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005888:	79d2      	ldrb	r2, [r2, #7]
 800588a:	2aff      	cmp	r2, #255	; 0xff
 800588c:	bf0c      	ite	eq
 800588e:	2201      	moveq	r2, #1
 8005890:	2200      	movne	r2, #0
 8005892:	b2d2      	uxtb	r2, r2
 8005894:	4013      	ands	r3, r2
 8005896:	4a19      	ldr	r2, [pc, #100]	; (80058fc <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005898:	7a12      	ldrb	r2, [r2, #8]
 800589a:	2afe      	cmp	r2, #254	; 0xfe
 800589c:	bf0c      	ite	eq
 800589e:	2201      	moveq	r2, #1
 80058a0:	2200      	movne	r2, #0
 80058a2:	b2d2      	uxtb	r2, r2
 80058a4:	4013      	ands	r3, r2
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d004      	beq.n	80058b4 <FDCAN2_IT0_IRQHandler+0x180>
	  update_fsm(&state, ZERO_CMD);
 80058aa:	217a      	movs	r1, #122	; 0x7a
 80058ac:	4814      	ldr	r0, [pc, #80]	; (8005900 <FDCAN2_IT0_IRQHandler+0x1cc>)
 80058ae:	f7fe f8ed 	bl	8003a8c <update_fsm>
}
 80058b2:	e017      	b.n	80058e4 <FDCAN2_IT0_IRQHandler+0x1b0>
	  unpack_cmd(can_rx, controller.commands);	// Unpack commands
 80058b4:	4e11      	ldr	r6, [pc, #68]	; (80058fc <FDCAN2_IT0_IRQHandler+0x1c8>)
 80058b6:	4b13      	ldr	r3, [pc, #76]	; (8005904 <FDCAN2_IT0_IRQHandler+0x1d0>)
 80058b8:	930f      	str	r3, [sp, #60]	; 0x3c
 80058ba:	466d      	mov	r5, sp
 80058bc:	f106 0410 	add.w	r4, r6, #16
 80058c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80058c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80058c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80058c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80058c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80058ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80058cc:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80058d0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80058d4:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80058d8:	f7fc fe10 	bl	80024fc <unpack_cmd>
  	  controller.timeout = 0;					// Reset timeout counter
 80058dc:	4b0a      	ldr	r3, [pc, #40]	; (8005908 <FDCAN2_IT0_IRQHandler+0x1d4>)
 80058de:	2200      	movs	r2, #0
 80058e0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
 80058e4:	bf00      	nop
 80058e6:	3704      	adds	r7, #4
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058ec:	20001000 	.word	0x20001000
 80058f0:	20009ff1 	.word	0x20009ff1
 80058f4:	20009ffc 	.word	0x20009ffc
 80058f8:	08012a34 	.word	0x08012a34
 80058fc:	20009ff0 	.word	0x20009ff0
 8005900:	200012fc 	.word	0x200012fc
 8005904:	200014d4 	.word	0x200014d4
 8005908:	2000140c 	.word	0x2000140c

0800590c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800590c:	b480      	push	{r7}
 800590e:	af00      	add	r7, sp, #0
	return 1;
 8005910:	2301      	movs	r3, #1
}
 8005912:	4618      	mov	r0, r3
 8005914:	46bd      	mov	sp, r7
 8005916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591a:	4770      	bx	lr

0800591c <_kill>:

int _kill(int pid, int sig)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b082      	sub	sp, #8
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
 8005924:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8005926:	f007 ff97 	bl	800d858 <__errno>
 800592a:	4603      	mov	r3, r0
 800592c:	2216      	movs	r2, #22
 800592e:	601a      	str	r2, [r3, #0]
	return -1;
 8005930:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005934:	4618      	mov	r0, r3
 8005936:	3708      	adds	r7, #8
 8005938:	46bd      	mov	sp, r7
 800593a:	bd80      	pop	{r7, pc}

0800593c <_exit>:

void _exit (int status)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b082      	sub	sp, #8
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8005944:	f04f 31ff 	mov.w	r1, #4294967295
 8005948:	6878      	ldr	r0, [r7, #4]
 800594a:	f7ff ffe7 	bl	800591c <_kill>
	while (1) {}		/* Make sure we hang here */
 800594e:	e7fe      	b.n	800594e <_exit+0x12>

08005950 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b086      	sub	sp, #24
 8005954:	af00      	add	r7, sp, #0
 8005956:	60f8      	str	r0, [r7, #12]
 8005958:	60b9      	str	r1, [r7, #8]
 800595a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800595c:	2300      	movs	r3, #0
 800595e:	617b      	str	r3, [r7, #20]
 8005960:	e00a      	b.n	8005978 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005962:	f3af 8000 	nop.w
 8005966:	4601      	mov	r1, r0
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	1c5a      	adds	r2, r3, #1
 800596c:	60ba      	str	r2, [r7, #8]
 800596e:	b2ca      	uxtb	r2, r1
 8005970:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	3301      	adds	r3, #1
 8005976:	617b      	str	r3, [r7, #20]
 8005978:	697a      	ldr	r2, [r7, #20]
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	429a      	cmp	r2, r3
 800597e:	dbf0      	blt.n	8005962 <_read+0x12>
	}

return len;
 8005980:	687b      	ldr	r3, [r7, #4]
}
 8005982:	4618      	mov	r0, r3
 8005984:	3718      	adds	r7, #24
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}

0800598a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800598a:	b580      	push	{r7, lr}
 800598c:	b086      	sub	sp, #24
 800598e:	af00      	add	r7, sp, #0
 8005990:	60f8      	str	r0, [r7, #12]
 8005992:	60b9      	str	r1, [r7, #8]
 8005994:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005996:	2300      	movs	r3, #0
 8005998:	617b      	str	r3, [r7, #20]
 800599a:	e009      	b.n	80059b0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	1c5a      	adds	r2, r3, #1
 80059a0:	60ba      	str	r2, [r7, #8]
 80059a2:	781b      	ldrb	r3, [r3, #0]
 80059a4:	4618      	mov	r0, r3
 80059a6:	f000 fa45 	bl	8005e34 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	3301      	adds	r3, #1
 80059ae:	617b      	str	r3, [r7, #20]
 80059b0:	697a      	ldr	r2, [r7, #20]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	429a      	cmp	r2, r3
 80059b6:	dbf1      	blt.n	800599c <_write+0x12>
	}
	return len;
 80059b8:	687b      	ldr	r3, [r7, #4]
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	3718      	adds	r7, #24
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}

080059c2 <_close>:

int _close(int file)
{
 80059c2:	b480      	push	{r7}
 80059c4:	b083      	sub	sp, #12
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	6078      	str	r0, [r7, #4]
	return -1;
 80059ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	370c      	adds	r7, #12
 80059d2:	46bd      	mov	sp, r7
 80059d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d8:	4770      	bx	lr

080059da <_fstat>:


int _fstat(int file, struct stat *st)
{
 80059da:	b480      	push	{r7}
 80059dc:	b083      	sub	sp, #12
 80059de:	af00      	add	r7, sp, #0
 80059e0:	6078      	str	r0, [r7, #4]
 80059e2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80059ea:	605a      	str	r2, [r3, #4]
	return 0;
 80059ec:	2300      	movs	r3, #0
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	370c      	adds	r7, #12
 80059f2:	46bd      	mov	sp, r7
 80059f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f8:	4770      	bx	lr

080059fa <_isatty>:

int _isatty(int file)
{
 80059fa:	b480      	push	{r7}
 80059fc:	b083      	sub	sp, #12
 80059fe:	af00      	add	r7, sp, #0
 8005a00:	6078      	str	r0, [r7, #4]
	return 1;
 8005a02:	2301      	movs	r3, #1
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	370c      	adds	r7, #12
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0e:	4770      	bx	lr

08005a10 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005a10:	b480      	push	{r7}
 8005a12:	b085      	sub	sp, #20
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	60f8      	str	r0, [r7, #12]
 8005a18:	60b9      	str	r1, [r7, #8]
 8005a1a:	607a      	str	r2, [r7, #4]
	return 0;
 8005a1c:	2300      	movs	r3, #0
}
 8005a1e:	4618      	mov	r0, r3
 8005a20:	3714      	adds	r7, #20
 8005a22:	46bd      	mov	sp, r7
 8005a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a28:	4770      	bx	lr
	...

08005a2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b086      	sub	sp, #24
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005a34:	4a14      	ldr	r2, [pc, #80]	; (8005a88 <_sbrk+0x5c>)
 8005a36:	4b15      	ldr	r3, [pc, #84]	; (8005a8c <_sbrk+0x60>)
 8005a38:	1ad3      	subs	r3, r2, r3
 8005a3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005a40:	4b13      	ldr	r3, [pc, #76]	; (8005a90 <_sbrk+0x64>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d102      	bne.n	8005a4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005a48:	4b11      	ldr	r3, [pc, #68]	; (8005a90 <_sbrk+0x64>)
 8005a4a:	4a12      	ldr	r2, [pc, #72]	; (8005a94 <_sbrk+0x68>)
 8005a4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005a4e:	4b10      	ldr	r3, [pc, #64]	; (8005a90 <_sbrk+0x64>)
 8005a50:	681a      	ldr	r2, [r3, #0]
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	4413      	add	r3, r2
 8005a56:	693a      	ldr	r2, [r7, #16]
 8005a58:	429a      	cmp	r2, r3
 8005a5a:	d207      	bcs.n	8005a6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005a5c:	f007 fefc 	bl	800d858 <__errno>
 8005a60:	4603      	mov	r3, r0
 8005a62:	220c      	movs	r2, #12
 8005a64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005a66:	f04f 33ff 	mov.w	r3, #4294967295
 8005a6a:	e009      	b.n	8005a80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005a6c:	4b08      	ldr	r3, [pc, #32]	; (8005a90 <_sbrk+0x64>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005a72:	4b07      	ldr	r3, [pc, #28]	; (8005a90 <_sbrk+0x64>)
 8005a74:	681a      	ldr	r2, [r3, #0]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	4413      	add	r3, r2
 8005a7a:	4a05      	ldr	r2, [pc, #20]	; (8005a90 <_sbrk+0x64>)
 8005a7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	3718      	adds	r7, #24
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}
 8005a88:	20020000 	.word	0x20020000
 8005a8c:	00000400 	.word	0x00000400
 8005a90:	20000eb0 	.word	0x20000eb0
 8005a94:	2000a220 	.word	0x2000a220

08005a98 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005a9c:	4b06      	ldr	r3, [pc, #24]	; (8005ab8 <SystemInit+0x20>)
 8005a9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005aa2:	4a05      	ldr	r2, [pc, #20]	; (8005ab8 <SystemInit+0x20>)
 8005aa4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005aa8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005aac:	bf00      	nop
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab4:	4770      	bx	lr
 8005ab6:	bf00      	nop
 8005ab8:	e000ed00 	.word	0xe000ed00

08005abc <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b09c      	sub	sp, #112	; 0x70
 8005ac0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005ac2:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	601a      	str	r2, [r3, #0]
 8005aca:	605a      	str	r2, [r3, #4]
 8005acc:	609a      	str	r2, [r3, #8]
 8005ace:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005ad0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	601a      	str	r2, [r3, #0]
 8005ad8:	605a      	str	r2, [r3, #4]
 8005ada:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005adc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	601a      	str	r2, [r3, #0]
 8005ae4:	605a      	str	r2, [r3, #4]
 8005ae6:	609a      	str	r2, [r3, #8]
 8005ae8:	60da      	str	r2, [r3, #12]
 8005aea:	611a      	str	r2, [r3, #16]
 8005aec:	615a      	str	r2, [r3, #20]
 8005aee:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005af0:	1d3b      	adds	r3, r7, #4
 8005af2:	2234      	movs	r2, #52	; 0x34
 8005af4:	2100      	movs	r1, #0
 8005af6:	4618      	mov	r0, r3
 8005af8:	f007 fee6 	bl	800d8c8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8005afc:	4b51      	ldr	r3, [pc, #324]	; (8005c44 <MX_TIM1_Init+0x188>)
 8005afe:	4a52      	ldr	r2, [pc, #328]	; (8005c48 <MX_TIM1_Init+0x18c>)
 8005b00:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8005b02:	4b50      	ldr	r3, [pc, #320]	; (8005c44 <MX_TIM1_Init+0x188>)
 8005b04:	2200      	movs	r2, #0
 8005b06:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8005b08:	4b4e      	ldr	r3, [pc, #312]	; (8005c44 <MX_TIM1_Init+0x188>)
 8005b0a:	2220      	movs	r2, #32
 8005b0c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4930;
 8005b0e:	4b4d      	ldr	r3, [pc, #308]	; (8005c44 <MX_TIM1_Init+0x188>)
 8005b10:	f241 3242 	movw	r2, #4930	; 0x1342
 8005b14:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005b16:	4b4b      	ldr	r3, [pc, #300]	; (8005c44 <MX_TIM1_Init+0x188>)
 8005b18:	2200      	movs	r2, #0
 8005b1a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8005b1c:	4b49      	ldr	r3, [pc, #292]	; (8005c44 <MX_TIM1_Init+0x188>)
 8005b1e:	2200      	movs	r2, #0
 8005b20:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005b22:	4b48      	ldr	r3, [pc, #288]	; (8005c44 <MX_TIM1_Init+0x188>)
 8005b24:	2280      	movs	r2, #128	; 0x80
 8005b26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8005b28:	4846      	ldr	r0, [pc, #280]	; (8005c44 <MX_TIM1_Init+0x188>)
 8005b2a:	f004 fd7d 	bl	800a628 <HAL_TIM_Base_Init>
 8005b2e:	4603      	mov	r3, r0
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d001      	beq.n	8005b38 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8005b34:	f7ff f912 	bl	8004d5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005b38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005b3c:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8005b3e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8005b42:	4619      	mov	r1, r3
 8005b44:	483f      	ldr	r0, [pc, #252]	; (8005c44 <MX_TIM1_Init+0x188>)
 8005b46:	f005 fa43 	bl	800afd0 <HAL_TIM_ConfigClockSource>
 8005b4a:	4603      	mov	r3, r0
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d001      	beq.n	8005b54 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8005b50:	f7ff f904 	bl	8004d5c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8005b54:	483b      	ldr	r0, [pc, #236]	; (8005c44 <MX_TIM1_Init+0x188>)
 8005b56:	f004 fe37 	bl	800a7c8 <HAL_TIM_PWM_Init>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d001      	beq.n	8005b64 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8005b60:	f7ff f8fc 	bl	8004d5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005b64:	2300      	movs	r3, #0
 8005b66:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005b68:	2300      	movs	r3, #0
 8005b6a:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005b70:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005b74:	4619      	mov	r1, r3
 8005b76:	4833      	ldr	r0, [pc, #204]	; (8005c44 <MX_TIM1_Init+0x188>)
 8005b78:	f006 f802 	bl	800bb80 <HAL_TIMEx_MasterConfigSynchronization>
 8005b7c:	4603      	mov	r3, r0
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d001      	beq.n	8005b86 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8005b82:	f7ff f8eb 	bl	8004d5c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005b86:	2360      	movs	r3, #96	; 0x60
 8005b88:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005b8e:	2300      	movs	r3, #0
 8005b90:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005b92:	2300      	movs	r3, #0
 8005b94:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005b96:	2300      	movs	r3, #0
 8005b98:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005ba2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	4619      	mov	r1, r3
 8005baa:	4826      	ldr	r0, [pc, #152]	; (8005c44 <MX_TIM1_Init+0x188>)
 8005bac:	f005 f900 	bl	800adb0 <HAL_TIM_PWM_ConfigChannel>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d001      	beq.n	8005bba <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8005bb6:	f7ff f8d1 	bl	8004d5c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005bba:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005bbe:	2204      	movs	r2, #4
 8005bc0:	4619      	mov	r1, r3
 8005bc2:	4820      	ldr	r0, [pc, #128]	; (8005c44 <MX_TIM1_Init+0x188>)
 8005bc4:	f005 f8f4 	bl	800adb0 <HAL_TIM_PWM_ConfigChannel>
 8005bc8:	4603      	mov	r3, r0
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d001      	beq.n	8005bd2 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8005bce:	f7ff f8c5 	bl	8004d5c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005bd2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005bd6:	2208      	movs	r2, #8
 8005bd8:	4619      	mov	r1, r3
 8005bda:	481a      	ldr	r0, [pc, #104]	; (8005c44 <MX_TIM1_Init+0x188>)
 8005bdc:	f005 f8e8 	bl	800adb0 <HAL_TIM_PWM_ConfigChannel>
 8005be0:	4603      	mov	r3, r0
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d001      	beq.n	8005bea <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8005be6:	f7ff f8b9 	bl	8004d5c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005bea:	2300      	movs	r3, #0
 8005bec:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005bee:	2300      	movs	r3, #0
 8005bf0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005bfe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005c02:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005c04:	2300      	movs	r3, #0
 8005c06:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8005c08:	2300      	movs	r3, #0
 8005c0a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8005c10:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005c14:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8005c16:	2300      	movs	r3, #0
 8005c18:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005c22:	1d3b      	adds	r3, r7, #4
 8005c24:	4619      	mov	r1, r3
 8005c26:	4807      	ldr	r0, [pc, #28]	; (8005c44 <MX_TIM1_Init+0x188>)
 8005c28:	f006 f840 	bl	800bcac <HAL_TIMEx_ConfigBreakDeadTime>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d001      	beq.n	8005c36 <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 8005c32:	f7ff f893 	bl	8004d5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8005c36:	4803      	ldr	r0, [pc, #12]	; (8005c44 <MX_TIM1_Init+0x188>)
 8005c38:	f000 f82e 	bl	8005c98 <HAL_TIM_MspPostInit>

}
 8005c3c:	bf00      	nop
 8005c3e:	3770      	adds	r7, #112	; 0x70
 8005c40:	46bd      	mov	sp, r7
 8005c42:	bd80      	pop	{r7, pc}
 8005c44:	2000a130 	.word	0x2000a130
 8005c48:	40012c00 	.word	0x40012c00

08005c4c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b084      	sub	sp, #16
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4a0d      	ldr	r2, [pc, #52]	; (8005c90 <HAL_TIM_Base_MspInit+0x44>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d113      	bne.n	8005c86 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005c5e:	4b0d      	ldr	r3, [pc, #52]	; (8005c94 <HAL_TIM_Base_MspInit+0x48>)
 8005c60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c62:	4a0c      	ldr	r2, [pc, #48]	; (8005c94 <HAL_TIM_Base_MspInit+0x48>)
 8005c64:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005c68:	6613      	str	r3, [r2, #96]	; 0x60
 8005c6a:	4b0a      	ldr	r3, [pc, #40]	; (8005c94 <HAL_TIM_Base_MspInit+0x48>)
 8005c6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c72:	60fb      	str	r3, [r7, #12]
 8005c74:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8005c76:	2200      	movs	r2, #0
 8005c78:	2100      	movs	r1, #0
 8005c7a:	2019      	movs	r0, #25
 8005c7c:	f001 fd25 	bl	80076ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8005c80:	2019      	movs	r0, #25
 8005c82:	f001 fd3c 	bl	80076fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8005c86:	bf00      	nop
 8005c88:	3710      	adds	r7, #16
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bd80      	pop	{r7, pc}
 8005c8e:	bf00      	nop
 8005c90:	40012c00 	.word	0x40012c00
 8005c94:	40021000 	.word	0x40021000

08005c98 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b088      	sub	sp, #32
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ca0:	f107 030c 	add.w	r3, r7, #12
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	601a      	str	r2, [r3, #0]
 8005ca8:	605a      	str	r2, [r3, #4]
 8005caa:	609a      	str	r2, [r3, #8]
 8005cac:	60da      	str	r2, [r3, #12]
 8005cae:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a12      	ldr	r2, [pc, #72]	; (8005d00 <HAL_TIM_MspPostInit+0x68>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d11d      	bne.n	8005cf6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005cba:	4b12      	ldr	r3, [pc, #72]	; (8005d04 <HAL_TIM_MspPostInit+0x6c>)
 8005cbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cbe:	4a11      	ldr	r2, [pc, #68]	; (8005d04 <HAL_TIM_MspPostInit+0x6c>)
 8005cc0:	f043 0301 	orr.w	r3, r3, #1
 8005cc4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005cc6:	4b0f      	ldr	r3, [pc, #60]	; (8005d04 <HAL_TIM_MspPostInit+0x6c>)
 8005cc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cca:	f003 0301 	and.w	r3, r3, #1
 8005cce:	60bb      	str	r3, [r7, #8]
 8005cd0:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8005cd2:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8005cd6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005cd8:	2302      	movs	r3, #2
 8005cda:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cdc:	2300      	movs	r3, #0
 8005cde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8005ce4:	2306      	movs	r3, #6
 8005ce6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ce8:	f107 030c 	add.w	r3, r7, #12
 8005cec:	4619      	mov	r1, r3
 8005cee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005cf2:	f002 fead 	bl	8008a50 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005cf6:	bf00      	nop
 8005cf8:	3720      	adds	r7, #32
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bd80      	pop	{r7, pc}
 8005cfe:	bf00      	nop
 8005d00:	40012c00 	.word	0x40012c00
 8005d04:	40021000 	.word	0x40021000

08005d08 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005d0c:	4b22      	ldr	r3, [pc, #136]	; (8005d98 <MX_USART2_UART_Init+0x90>)
 8005d0e:	4a23      	ldr	r2, [pc, #140]	; (8005d9c <MX_USART2_UART_Init+0x94>)
 8005d10:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005d12:	4b21      	ldr	r3, [pc, #132]	; (8005d98 <MX_USART2_UART_Init+0x90>)
 8005d14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005d18:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005d1a:	4b1f      	ldr	r3, [pc, #124]	; (8005d98 <MX_USART2_UART_Init+0x90>)
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005d20:	4b1d      	ldr	r3, [pc, #116]	; (8005d98 <MX_USART2_UART_Init+0x90>)
 8005d22:	2200      	movs	r2, #0
 8005d24:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005d26:	4b1c      	ldr	r3, [pc, #112]	; (8005d98 <MX_USART2_UART_Init+0x90>)
 8005d28:	2200      	movs	r2, #0
 8005d2a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005d2c:	4b1a      	ldr	r3, [pc, #104]	; (8005d98 <MX_USART2_UART_Init+0x90>)
 8005d2e:	220c      	movs	r2, #12
 8005d30:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005d32:	4b19      	ldr	r3, [pc, #100]	; (8005d98 <MX_USART2_UART_Init+0x90>)
 8005d34:	2200      	movs	r2, #0
 8005d36:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005d38:	4b17      	ldr	r3, [pc, #92]	; (8005d98 <MX_USART2_UART_Init+0x90>)
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005d3e:	4b16      	ldr	r3, [pc, #88]	; (8005d98 <MX_USART2_UART_Init+0x90>)
 8005d40:	2200      	movs	r2, #0
 8005d42:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005d44:	4b14      	ldr	r3, [pc, #80]	; (8005d98 <MX_USART2_UART_Init+0x90>)
 8005d46:	2200      	movs	r2, #0
 8005d48:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005d4a:	4b13      	ldr	r3, [pc, #76]	; (8005d98 <MX_USART2_UART_Init+0x90>)
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005d50:	4811      	ldr	r0, [pc, #68]	; (8005d98 <MX_USART2_UART_Init+0x90>)
 8005d52:	f006 f8a3 	bl	800be9c <HAL_UART_Init>
 8005d56:	4603      	mov	r3, r0
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d001      	beq.n	8005d60 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8005d5c:	f7fe fffe 	bl	8004d5c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005d60:	2100      	movs	r1, #0
 8005d62:	480d      	ldr	r0, [pc, #52]	; (8005d98 <MX_USART2_UART_Init+0x90>)
 8005d64:	f007 fca5 	bl	800d6b2 <HAL_UARTEx_SetTxFifoThreshold>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d001      	beq.n	8005d72 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8005d6e:	f7fe fff5 	bl	8004d5c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005d72:	2100      	movs	r1, #0
 8005d74:	4808      	ldr	r0, [pc, #32]	; (8005d98 <MX_USART2_UART_Init+0x90>)
 8005d76:	f007 fcda 	bl	800d72e <HAL_UARTEx_SetRxFifoThreshold>
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d001      	beq.n	8005d84 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8005d80:	f7fe ffec 	bl	8004d5c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8005d84:	4804      	ldr	r0, [pc, #16]	; (8005d98 <MX_USART2_UART_Init+0x90>)
 8005d86:	f007 fc5b 	bl	800d640 <HAL_UARTEx_DisableFifoMode>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d001      	beq.n	8005d94 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8005d90:	f7fe ffe4 	bl	8004d5c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005d94:	bf00      	nop
 8005d96:	bd80      	pop	{r7, pc}
 8005d98:	2000a17c 	.word	0x2000a17c
 8005d9c:	40004400 	.word	0x40004400

08005da0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b08a      	sub	sp, #40	; 0x28
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005da8:	f107 0314 	add.w	r3, r7, #20
 8005dac:	2200      	movs	r2, #0
 8005dae:	601a      	str	r2, [r3, #0]
 8005db0:	605a      	str	r2, [r3, #4]
 8005db2:	609a      	str	r2, [r3, #8]
 8005db4:	60da      	str	r2, [r3, #12]
 8005db6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a1b      	ldr	r2, [pc, #108]	; (8005e2c <HAL_UART_MspInit+0x8c>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d130      	bne.n	8005e24 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005dc2:	4b1b      	ldr	r3, [pc, #108]	; (8005e30 <HAL_UART_MspInit+0x90>)
 8005dc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dc6:	4a1a      	ldr	r2, [pc, #104]	; (8005e30 <HAL_UART_MspInit+0x90>)
 8005dc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005dcc:	6593      	str	r3, [r2, #88]	; 0x58
 8005dce:	4b18      	ldr	r3, [pc, #96]	; (8005e30 <HAL_UART_MspInit+0x90>)
 8005dd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dd6:	613b      	str	r3, [r7, #16]
 8005dd8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005dda:	4b15      	ldr	r3, [pc, #84]	; (8005e30 <HAL_UART_MspInit+0x90>)
 8005ddc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005dde:	4a14      	ldr	r2, [pc, #80]	; (8005e30 <HAL_UART_MspInit+0x90>)
 8005de0:	f043 0301 	orr.w	r3, r3, #1
 8005de4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005de6:	4b12      	ldr	r3, [pc, #72]	; (8005e30 <HAL_UART_MspInit+0x90>)
 8005de8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005dea:	f003 0301 	and.w	r3, r3, #1
 8005dee:	60fb      	str	r3, [r7, #12]
 8005df0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005df2:	230c      	movs	r3, #12
 8005df4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005df6:	2302      	movs	r3, #2
 8005df8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005e02:	2307      	movs	r3, #7
 8005e04:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e06:	f107 0314 	add.w	r3, r7, #20
 8005e0a:	4619      	mov	r1, r3
 8005e0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005e10:	f002 fe1e 	bl	8008a50 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005e14:	2200      	movs	r2, #0
 8005e16:	2100      	movs	r1, #0
 8005e18:	2026      	movs	r0, #38	; 0x26
 8005e1a:	f001 fc56 	bl	80076ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005e1e:	2026      	movs	r0, #38	; 0x26
 8005e20:	f001 fc6d 	bl	80076fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005e24:	bf00      	nop
 8005e26:	3728      	adds	r7, #40	; 0x28
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	bd80      	pop	{r7, pc}
 8005e2c:	40004400 	.word	0x40004400
 8005e30:	40021000 	.word	0x40021000

08005e34 <__io_putchar>:
  /* USER CODE END USART2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
int __io_putchar(int ch) {
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b082      	sub	sp, #8
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 0xffff);
 8005e3c:	1d39      	adds	r1, r7, #4
 8005e3e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005e42:	2201      	movs	r2, #1
 8005e44:	4803      	ldr	r0, [pc, #12]	; (8005e54 <__io_putchar+0x20>)
 8005e46:	f006 f879 	bl	800bf3c <HAL_UART_Transmit>
return 0;
 8005e4a:	2300      	movs	r3, #0
}
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	3708      	adds	r7, #8
 8005e50:	46bd      	mov	sp, r7
 8005e52:	bd80      	pop	{r7, pc}
 8005e54:	2000a17c 	.word	0x2000a17c

08005e58 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b082      	sub	sp, #8
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
	HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 8005e60:	2201      	movs	r2, #1
 8005e62:	4904      	ldr	r1, [pc, #16]	; (8005e74 <HAL_UART_RxCpltCallback+0x1c>)
 8005e64:	4804      	ldr	r0, [pc, #16]	; (8005e78 <HAL_UART_RxCpltCallback+0x20>)
 8005e66:	f006 f8ff 	bl	800c068 <HAL_UART_Receive_IT>
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005e6a:	bf00      	nop
 8005e6c:	3708      	adds	r7, #8
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd80      	pop	{r7, pc}
 8005e72:	bf00      	nop
 8005e74:	200012f8 	.word	0x200012f8
 8005e78:	2000a17c 	.word	0x2000a17c

08005e7c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005e7c:	480d      	ldr	r0, [pc, #52]	; (8005eb4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005e7e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005e80:	480d      	ldr	r0, [pc, #52]	; (8005eb8 <LoopForever+0x6>)
  ldr r1, =_edata
 8005e82:	490e      	ldr	r1, [pc, #56]	; (8005ebc <LoopForever+0xa>)
  ldr r2, =_sidata
 8005e84:	4a0e      	ldr	r2, [pc, #56]	; (8005ec0 <LoopForever+0xe>)
  movs r3, #0
 8005e86:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8005e88:	e002      	b.n	8005e90 <LoopCopyDataInit>

08005e8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005e8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005e8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005e8e:	3304      	adds	r3, #4

08005e90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005e90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005e92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005e94:	d3f9      	bcc.n	8005e8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005e96:	4a0b      	ldr	r2, [pc, #44]	; (8005ec4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005e98:	4c0b      	ldr	r4, [pc, #44]	; (8005ec8 <LoopForever+0x16>)
  movs r3, #0
 8005e9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005e9c:	e001      	b.n	8005ea2 <LoopFillZerobss>

08005e9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005e9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005ea0:	3204      	adds	r2, #4

08005ea2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005ea2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005ea4:	d3fb      	bcc.n	8005e9e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005ea6:	f7ff fdf7 	bl	8005a98 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005eaa:	f007 fcdb 	bl	800d864 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005eae:	f7fe fbff 	bl	80046b0 <main>

08005eb2 <LoopForever>:

LoopForever:
    b LoopForever
 8005eb2:	e7fe      	b.n	8005eb2 <LoopForever>
  ldr   r0, =_estack
 8005eb4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005eb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005ebc:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 8005ec0:	08013790 	.word	0x08013790
  ldr r2, =_sbss
 8005ec4:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 8005ec8:	2000a220 	.word	0x2000a220

08005ecc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005ecc:	e7fe      	b.n	8005ecc <ADC1_2_IRQHandler>

08005ece <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005ece:	b580      	push	{r7, lr}
 8005ed0:	b082      	sub	sp, #8
 8005ed2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005ed8:	2003      	movs	r0, #3
 8005eda:	f001 fbeb 	bl	80076b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005ede:	2000      	movs	r0, #0
 8005ee0:	f000 f80e 	bl	8005f00 <HAL_InitTick>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d002      	beq.n	8005ef0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005eea:	2301      	movs	r3, #1
 8005eec:	71fb      	strb	r3, [r7, #7]
 8005eee:	e001      	b.n	8005ef4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005ef0:	f7ff fb8a 	bl	8005608 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005ef4:	79fb      	ldrb	r3, [r7, #7]

}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	3708      	adds	r7, #8
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bd80      	pop	{r7, pc}
	...

08005f00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b084      	sub	sp, #16
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005f08:	2300      	movs	r3, #0
 8005f0a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8005f0c:	4b16      	ldr	r3, [pc, #88]	; (8005f68 <HAL_InitTick+0x68>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d022      	beq.n	8005f5a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8005f14:	4b15      	ldr	r3, [pc, #84]	; (8005f6c <HAL_InitTick+0x6c>)
 8005f16:	681a      	ldr	r2, [r3, #0]
 8005f18:	4b13      	ldr	r3, [pc, #76]	; (8005f68 <HAL_InitTick+0x68>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005f20:	fbb1 f3f3 	udiv	r3, r1, r3
 8005f24:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f28:	4618      	mov	r0, r3
 8005f2a:	f001 fbf6 	bl	800771a <HAL_SYSTICK_Config>
 8005f2e:	4603      	mov	r3, r0
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d10f      	bne.n	8005f54 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2b0f      	cmp	r3, #15
 8005f38:	d809      	bhi.n	8005f4e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	6879      	ldr	r1, [r7, #4]
 8005f3e:	f04f 30ff 	mov.w	r0, #4294967295
 8005f42:	f001 fbc2 	bl	80076ca <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005f46:	4a0a      	ldr	r2, [pc, #40]	; (8005f70 <HAL_InitTick+0x70>)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6013      	str	r3, [r2, #0]
 8005f4c:	e007      	b.n	8005f5e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8005f4e:	2301      	movs	r3, #1
 8005f50:	73fb      	strb	r3, [r7, #15]
 8005f52:	e004      	b.n	8005f5e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005f54:	2301      	movs	r3, #1
 8005f56:	73fb      	strb	r3, [r7, #15]
 8005f58:	e001      	b.n	8005f5e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005f5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f60:	4618      	mov	r0, r3
 8005f62:	3710      	adds	r7, #16
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bd80      	pop	{r7, pc}
 8005f68:	20000008 	.word	0x20000008
 8005f6c:	20000000 	.word	0x20000000
 8005f70:	20000004 	.word	0x20000004

08005f74 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005f74:	b480      	push	{r7}
 8005f76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005f78:	4b05      	ldr	r3, [pc, #20]	; (8005f90 <HAL_IncTick+0x1c>)
 8005f7a:	681a      	ldr	r2, [r3, #0]
 8005f7c:	4b05      	ldr	r3, [pc, #20]	; (8005f94 <HAL_IncTick+0x20>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4413      	add	r3, r2
 8005f82:	4a03      	ldr	r2, [pc, #12]	; (8005f90 <HAL_IncTick+0x1c>)
 8005f84:	6013      	str	r3, [r2, #0]
}
 8005f86:	bf00      	nop
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr
 8005f90:	2000a20c 	.word	0x2000a20c
 8005f94:	20000008 	.word	0x20000008

08005f98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	af00      	add	r7, sp, #0
  return uwTick;
 8005f9c:	4b03      	ldr	r3, [pc, #12]	; (8005fac <HAL_GetTick+0x14>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
}
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa8:	4770      	bx	lr
 8005faa:	bf00      	nop
 8005fac:	2000a20c 	.word	0x2000a20c

08005fb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b084      	sub	sp, #16
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005fb8:	f7ff ffee 	bl	8005f98 <HAL_GetTick>
 8005fbc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fc8:	d004      	beq.n	8005fd4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8005fca:	4b09      	ldr	r3, [pc, #36]	; (8005ff0 <HAL_Delay+0x40>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	68fa      	ldr	r2, [r7, #12]
 8005fd0:	4413      	add	r3, r2
 8005fd2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005fd4:	bf00      	nop
 8005fd6:	f7ff ffdf 	bl	8005f98 <HAL_GetTick>
 8005fda:	4602      	mov	r2, r0
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	1ad3      	subs	r3, r2, r3
 8005fe0:	68fa      	ldr	r2, [r7, #12]
 8005fe2:	429a      	cmp	r2, r3
 8005fe4:	d8f7      	bhi.n	8005fd6 <HAL_Delay+0x26>
  {
  }
}
 8005fe6:	bf00      	nop
 8005fe8:	bf00      	nop
 8005fea:	3710      	adds	r7, #16
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bd80      	pop	{r7, pc}
 8005ff0:	20000008 	.word	0x20000008

08005ff4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b083      	sub	sp, #12
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
 8005ffc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	689b      	ldr	r3, [r3, #8]
 8006002:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	431a      	orrs	r2, r3
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	609a      	str	r2, [r3, #8]
}
 800600e:	bf00      	nop
 8006010:	370c      	adds	r7, #12
 8006012:	46bd      	mov	sp, r7
 8006014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006018:	4770      	bx	lr

0800601a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800601a:	b480      	push	{r7}
 800601c:	b083      	sub	sp, #12
 800601e:	af00      	add	r7, sp, #0
 8006020:	6078      	str	r0, [r7, #4]
 8006022:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	431a      	orrs	r2, r3
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	609a      	str	r2, [r3, #8]
}
 8006034:	bf00      	nop
 8006036:	370c      	adds	r7, #12
 8006038:	46bd      	mov	sp, r7
 800603a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603e:	4770      	bx	lr

08006040 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006040:	b480      	push	{r7}
 8006042:	b083      	sub	sp, #12
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8006050:	4618      	mov	r0, r3
 8006052:	370c      	adds	r7, #12
 8006054:	46bd      	mov	sp, r7
 8006056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605a:	4770      	bx	lr

0800605c <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800605c:	b480      	push	{r7}
 800605e:	b087      	sub	sp, #28
 8006060:	af00      	add	r7, sp, #0
 8006062:	60f8      	str	r0, [r7, #12]
 8006064:	60b9      	str	r1, [r7, #8]
 8006066:	607a      	str	r2, [r7, #4]
 8006068:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	3360      	adds	r3, #96	; 0x60
 800606e:	461a      	mov	r2, r3
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	009b      	lsls	r3, r3, #2
 8006074:	4413      	add	r3, r2
 8006076:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006078:	697b      	ldr	r3, [r7, #20]
 800607a:	681a      	ldr	r2, [r3, #0]
 800607c:	4b08      	ldr	r3, [pc, #32]	; (80060a0 <LL_ADC_SetOffset+0x44>)
 800607e:	4013      	ands	r3, r2
 8006080:	687a      	ldr	r2, [r7, #4]
 8006082:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8006086:	683a      	ldr	r2, [r7, #0]
 8006088:	430a      	orrs	r2, r1
 800608a:	4313      	orrs	r3, r2
 800608c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006090:	697b      	ldr	r3, [r7, #20]
 8006092:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8006094:	bf00      	nop
 8006096:	371c      	adds	r7, #28
 8006098:	46bd      	mov	sp, r7
 800609a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609e:	4770      	bx	lr
 80060a0:	03fff000 	.word	0x03fff000

080060a4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80060a4:	b480      	push	{r7}
 80060a6:	b085      	sub	sp, #20
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
 80060ac:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	3360      	adds	r3, #96	; 0x60
 80060b2:	461a      	mov	r2, r3
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	009b      	lsls	r3, r3, #2
 80060b8:	4413      	add	r3, r2
 80060ba:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	3714      	adds	r7, #20
 80060c8:	46bd      	mov	sp, r7
 80060ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ce:	4770      	bx	lr

080060d0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80060d0:	b480      	push	{r7}
 80060d2:	b087      	sub	sp, #28
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	60f8      	str	r0, [r7, #12]
 80060d8:	60b9      	str	r1, [r7, #8]
 80060da:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	3360      	adds	r3, #96	; 0x60
 80060e0:	461a      	mov	r2, r3
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	009b      	lsls	r3, r3, #2
 80060e6:	4413      	add	r3, r2
 80060e8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	431a      	orrs	r2, r3
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80060fa:	bf00      	nop
 80060fc:	371c      	adds	r7, #28
 80060fe:	46bd      	mov	sp, r7
 8006100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006104:	4770      	bx	lr

08006106 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8006106:	b480      	push	{r7}
 8006108:	b087      	sub	sp, #28
 800610a:	af00      	add	r7, sp, #0
 800610c:	60f8      	str	r0, [r7, #12]
 800610e:	60b9      	str	r1, [r7, #8]
 8006110:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	3360      	adds	r3, #96	; 0x60
 8006116:	461a      	mov	r2, r3
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	009b      	lsls	r3, r3, #2
 800611c:	4413      	add	r3, r2
 800611e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	431a      	orrs	r2, r3
 800612c:	697b      	ldr	r3, [r7, #20]
 800612e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8006130:	bf00      	nop
 8006132:	371c      	adds	r7, #28
 8006134:	46bd      	mov	sp, r7
 8006136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613a:	4770      	bx	lr

0800613c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800613c:	b480      	push	{r7}
 800613e:	b087      	sub	sp, #28
 8006140:	af00      	add	r7, sp, #0
 8006142:	60f8      	str	r0, [r7, #12]
 8006144:	60b9      	str	r1, [r7, #8]
 8006146:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	3360      	adds	r3, #96	; 0x60
 800614c:	461a      	mov	r2, r3
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	009b      	lsls	r3, r3, #2
 8006152:	4413      	add	r3, r2
 8006154:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	431a      	orrs	r2, r3
 8006162:	697b      	ldr	r3, [r7, #20]
 8006164:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8006166:	bf00      	nop
 8006168:	371c      	adds	r7, #28
 800616a:	46bd      	mov	sp, r7
 800616c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006170:	4770      	bx	lr

08006172 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8006172:	b480      	push	{r7}
 8006174:	b083      	sub	sp, #12
 8006176:	af00      	add	r7, sp, #0
 8006178:	6078      	str	r0, [r7, #4]
 800617a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	695b      	ldr	r3, [r3, #20]
 8006180:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	431a      	orrs	r2, r3
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	615a      	str	r2, [r3, #20]
}
 800618c:	bf00      	nop
 800618e:	370c      	adds	r7, #12
 8006190:	46bd      	mov	sp, r7
 8006192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006196:	4770      	bx	lr

08006198 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8006198:	b480      	push	{r7}
 800619a:	b087      	sub	sp, #28
 800619c:	af00      	add	r7, sp, #0
 800619e:	60f8      	str	r0, [r7, #12]
 80061a0:	60b9      	str	r1, [r7, #8]
 80061a2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	3330      	adds	r3, #48	; 0x30
 80061a8:	461a      	mov	r2, r3
 80061aa:	68bb      	ldr	r3, [r7, #8]
 80061ac:	0a1b      	lsrs	r3, r3, #8
 80061ae:	009b      	lsls	r3, r3, #2
 80061b0:	f003 030c 	and.w	r3, r3, #12
 80061b4:	4413      	add	r3, r2
 80061b6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80061b8:	697b      	ldr	r3, [r7, #20]
 80061ba:	681a      	ldr	r2, [r3, #0]
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	f003 031f 	and.w	r3, r3, #31
 80061c2:	211f      	movs	r1, #31
 80061c4:	fa01 f303 	lsl.w	r3, r1, r3
 80061c8:	43db      	mvns	r3, r3
 80061ca:	401a      	ands	r2, r3
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	0e9b      	lsrs	r3, r3, #26
 80061d0:	f003 011f 	and.w	r1, r3, #31
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	f003 031f 	and.w	r3, r3, #31
 80061da:	fa01 f303 	lsl.w	r3, r1, r3
 80061de:	431a      	orrs	r2, r3
 80061e0:	697b      	ldr	r3, [r7, #20]
 80061e2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80061e4:	bf00      	nop
 80061e6:	371c      	adds	r7, #28
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr

080061f0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b087      	sub	sp, #28
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	60f8      	str	r0, [r7, #12]
 80061f8:	60b9      	str	r1, [r7, #8]
 80061fa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	3314      	adds	r3, #20
 8006200:	461a      	mov	r2, r3
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	0e5b      	lsrs	r3, r3, #25
 8006206:	009b      	lsls	r3, r3, #2
 8006208:	f003 0304 	and.w	r3, r3, #4
 800620c:	4413      	add	r3, r2
 800620e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006210:	697b      	ldr	r3, [r7, #20]
 8006212:	681a      	ldr	r2, [r3, #0]
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	0d1b      	lsrs	r3, r3, #20
 8006218:	f003 031f 	and.w	r3, r3, #31
 800621c:	2107      	movs	r1, #7
 800621e:	fa01 f303 	lsl.w	r3, r1, r3
 8006222:	43db      	mvns	r3, r3
 8006224:	401a      	ands	r2, r3
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	0d1b      	lsrs	r3, r3, #20
 800622a:	f003 031f 	and.w	r3, r3, #31
 800622e:	6879      	ldr	r1, [r7, #4]
 8006230:	fa01 f303 	lsl.w	r3, r1, r3
 8006234:	431a      	orrs	r2, r3
 8006236:	697b      	ldr	r3, [r7, #20]
 8006238:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800623a:	bf00      	nop
 800623c:	371c      	adds	r7, #28
 800623e:	46bd      	mov	sp, r7
 8006240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006244:	4770      	bx	lr
	...

08006248 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8006248:	b480      	push	{r7}
 800624a:	b085      	sub	sp, #20
 800624c:	af00      	add	r7, sp, #0
 800624e:	60f8      	str	r0, [r7, #12]
 8006250:	60b9      	str	r1, [r7, #8]
 8006252:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006260:	43db      	mvns	r3, r3
 8006262:	401a      	ands	r2, r3
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	f003 0318 	and.w	r3, r3, #24
 800626a:	4908      	ldr	r1, [pc, #32]	; (800628c <LL_ADC_SetChannelSingleDiff+0x44>)
 800626c:	40d9      	lsrs	r1, r3
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	400b      	ands	r3, r1
 8006272:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006276:	431a      	orrs	r2, r3
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800627e:	bf00      	nop
 8006280:	3714      	adds	r7, #20
 8006282:	46bd      	mov	sp, r7
 8006284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006288:	4770      	bx	lr
 800628a:	bf00      	nop
 800628c:	0007ffff 	.word	0x0007ffff

08006290 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006290:	b480      	push	{r7}
 8006292:	b083      	sub	sp, #12
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	689b      	ldr	r3, [r3, #8]
 800629c:	f003 031f 	and.w	r3, r3, #31
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	370c      	adds	r7, #12
 80062a4:	46bd      	mov	sp, r7
 80062a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062aa:	4770      	bx	lr

080062ac <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80062ac:	b480      	push	{r7}
 80062ae:	b083      	sub	sp, #12
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	689b      	ldr	r3, [r3, #8]
 80062b8:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80062bc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80062c0:	687a      	ldr	r2, [r7, #4]
 80062c2:	6093      	str	r3, [r2, #8]
}
 80062c4:	bf00      	nop
 80062c6:	370c      	adds	r7, #12
 80062c8:	46bd      	mov	sp, r7
 80062ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ce:	4770      	bx	lr

080062d0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80062d0:	b480      	push	{r7}
 80062d2:	b083      	sub	sp, #12
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	689b      	ldr	r3, [r3, #8]
 80062dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80062e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80062e4:	d101      	bne.n	80062ea <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80062e6:	2301      	movs	r3, #1
 80062e8:	e000      	b.n	80062ec <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80062ea:	2300      	movs	r3, #0
}
 80062ec:	4618      	mov	r0, r3
 80062ee:	370c      	adds	r7, #12
 80062f0:	46bd      	mov	sp, r7
 80062f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f6:	4770      	bx	lr

080062f8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	689b      	ldr	r3, [r3, #8]
 8006304:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8006308:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800630c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006314:	bf00      	nop
 8006316:	370c      	adds	r7, #12
 8006318:	46bd      	mov	sp, r7
 800631a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631e:	4770      	bx	lr

08006320 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8006320:	b480      	push	{r7}
 8006322:	b083      	sub	sp, #12
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	689b      	ldr	r3, [r3, #8]
 800632c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006330:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006334:	d101      	bne.n	800633a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006336:	2301      	movs	r3, #1
 8006338:	e000      	b.n	800633c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800633a:	2300      	movs	r3, #0
}
 800633c:	4618      	mov	r0, r3
 800633e:	370c      	adds	r7, #12
 8006340:	46bd      	mov	sp, r7
 8006342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006346:	4770      	bx	lr

08006348 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006348:	b480      	push	{r7}
 800634a:	b083      	sub	sp, #12
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	689b      	ldr	r3, [r3, #8]
 8006354:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006358:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800635c:	f043 0201 	orr.w	r2, r3, #1
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8006364:	bf00      	nop
 8006366:	370c      	adds	r7, #12
 8006368:	46bd      	mov	sp, r7
 800636a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636e:	4770      	bx	lr

08006370 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8006370:	b480      	push	{r7}
 8006372:	b083      	sub	sp, #12
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	f003 0301 	and.w	r3, r3, #1
 8006380:	2b01      	cmp	r3, #1
 8006382:	d101      	bne.n	8006388 <LL_ADC_IsEnabled+0x18>
 8006384:	2301      	movs	r3, #1
 8006386:	e000      	b.n	800638a <LL_ADC_IsEnabled+0x1a>
 8006388:	2300      	movs	r3, #0
}
 800638a:	4618      	mov	r0, r3
 800638c:	370c      	adds	r7, #12
 800638e:	46bd      	mov	sp, r7
 8006390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006394:	4770      	bx	lr

08006396 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8006396:	b480      	push	{r7}
 8006398:	b083      	sub	sp, #12
 800639a:	af00      	add	r7, sp, #0
 800639c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	689b      	ldr	r3, [r3, #8]
 80063a2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80063a6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80063aa:	f043 0204 	orr.w	r2, r3, #4
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80063b2:	bf00      	nop
 80063b4:	370c      	adds	r7, #12
 80063b6:	46bd      	mov	sp, r7
 80063b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063bc:	4770      	bx	lr

080063be <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80063be:	b480      	push	{r7}
 80063c0:	b083      	sub	sp, #12
 80063c2:	af00      	add	r7, sp, #0
 80063c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	689b      	ldr	r3, [r3, #8]
 80063ca:	f003 0304 	and.w	r3, r3, #4
 80063ce:	2b04      	cmp	r3, #4
 80063d0:	d101      	bne.n	80063d6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80063d2:	2301      	movs	r3, #1
 80063d4:	e000      	b.n	80063d8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80063d6:	2300      	movs	r3, #0
}
 80063d8:	4618      	mov	r0, r3
 80063da:	370c      	adds	r7, #12
 80063dc:	46bd      	mov	sp, r7
 80063de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e2:	4770      	bx	lr

080063e4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80063e4:	b480      	push	{r7}
 80063e6:	b083      	sub	sp, #12
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	689b      	ldr	r3, [r3, #8]
 80063f0:	f003 0308 	and.w	r3, r3, #8
 80063f4:	2b08      	cmp	r3, #8
 80063f6:	d101      	bne.n	80063fc <LL_ADC_INJ_IsConversionOngoing+0x18>
 80063f8:	2301      	movs	r3, #1
 80063fa:	e000      	b.n	80063fe <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80063fc:	2300      	movs	r3, #0
}
 80063fe:	4618      	mov	r0, r3
 8006400:	370c      	adds	r7, #12
 8006402:	46bd      	mov	sp, r7
 8006404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006408:	4770      	bx	lr
	...

0800640c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800640c:	b590      	push	{r4, r7, lr}
 800640e:	b089      	sub	sp, #36	; 0x24
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006414:	2300      	movs	r3, #0
 8006416:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8006418:	2300      	movs	r3, #0
 800641a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d101      	bne.n	8006426 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8006422:	2301      	movs	r3, #1
 8006424:	e1af      	b.n	8006786 <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	695b      	ldr	r3, [r3, #20]
 800642a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006430:	2b00      	cmp	r3, #0
 8006432:	d109      	bne.n	8006448 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006434:	6878      	ldr	r0, [r7, #4]
 8006436:	f7fa ff57 	bl	80012e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2200      	movs	r2, #0
 800643e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2200      	movs	r2, #0
 8006444:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	4618      	mov	r0, r3
 800644e:	f7ff ff3f 	bl	80062d0 <LL_ADC_IsDeepPowerDownEnabled>
 8006452:	4603      	mov	r3, r0
 8006454:	2b00      	cmp	r3, #0
 8006456:	d004      	beq.n	8006462 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	4618      	mov	r0, r3
 800645e:	f7ff ff25 	bl	80062ac <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4618      	mov	r0, r3
 8006468:	f7ff ff5a 	bl	8006320 <LL_ADC_IsInternalRegulatorEnabled>
 800646c:	4603      	mov	r3, r0
 800646e:	2b00      	cmp	r3, #0
 8006470:	d115      	bne.n	800649e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4618      	mov	r0, r3
 8006478:	f7ff ff3e 	bl	80062f8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800647c:	4b9f      	ldr	r3, [pc, #636]	; (80066fc <HAL_ADC_Init+0x2f0>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	099b      	lsrs	r3, r3, #6
 8006482:	4a9f      	ldr	r2, [pc, #636]	; (8006700 <HAL_ADC_Init+0x2f4>)
 8006484:	fba2 2303 	umull	r2, r3, r2, r3
 8006488:	099b      	lsrs	r3, r3, #6
 800648a:	3301      	adds	r3, #1
 800648c:	005b      	lsls	r3, r3, #1
 800648e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8006490:	e002      	b.n	8006498 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8006492:	68bb      	ldr	r3, [r7, #8]
 8006494:	3b01      	subs	r3, #1
 8006496:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8006498:	68bb      	ldr	r3, [r7, #8]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d1f9      	bne.n	8006492 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	4618      	mov	r0, r3
 80064a4:	f7ff ff3c 	bl	8006320 <LL_ADC_IsInternalRegulatorEnabled>
 80064a8:	4603      	mov	r3, r0
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d10d      	bne.n	80064ca <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064b2:	f043 0210 	orr.w	r2, r3, #16
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80064be:	f043 0201 	orr.w	r2, r3, #1
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80064c6:	2301      	movs	r3, #1
 80064c8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4618      	mov	r0, r3
 80064d0:	f7ff ff75 	bl	80063be <LL_ADC_REG_IsConversionOngoing>
 80064d4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064da:	f003 0310 	and.w	r3, r3, #16
 80064de:	2b00      	cmp	r3, #0
 80064e0:	f040 8148 	bne.w	8006774 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	f040 8144 	bne.w	8006774 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064f0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80064f4:	f043 0202 	orr.w	r2, r3, #2
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4618      	mov	r0, r3
 8006502:	f7ff ff35 	bl	8006370 <LL_ADC_IsEnabled>
 8006506:	4603      	mov	r3, r0
 8006508:	2b00      	cmp	r3, #0
 800650a:	d141      	bne.n	8006590 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006514:	d004      	beq.n	8006520 <HAL_ADC_Init+0x114>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4a7a      	ldr	r2, [pc, #488]	; (8006704 <HAL_ADC_Init+0x2f8>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d10f      	bne.n	8006540 <HAL_ADC_Init+0x134>
 8006520:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8006524:	f7ff ff24 	bl	8006370 <LL_ADC_IsEnabled>
 8006528:	4604      	mov	r4, r0
 800652a:	4876      	ldr	r0, [pc, #472]	; (8006704 <HAL_ADC_Init+0x2f8>)
 800652c:	f7ff ff20 	bl	8006370 <LL_ADC_IsEnabled>
 8006530:	4603      	mov	r3, r0
 8006532:	4323      	orrs	r3, r4
 8006534:	2b00      	cmp	r3, #0
 8006536:	bf0c      	ite	eq
 8006538:	2301      	moveq	r3, #1
 800653a:	2300      	movne	r3, #0
 800653c:	b2db      	uxtb	r3, r3
 800653e:	e012      	b.n	8006566 <HAL_ADC_Init+0x15a>
 8006540:	4871      	ldr	r0, [pc, #452]	; (8006708 <HAL_ADC_Init+0x2fc>)
 8006542:	f7ff ff15 	bl	8006370 <LL_ADC_IsEnabled>
 8006546:	4604      	mov	r4, r0
 8006548:	4870      	ldr	r0, [pc, #448]	; (800670c <HAL_ADC_Init+0x300>)
 800654a:	f7ff ff11 	bl	8006370 <LL_ADC_IsEnabled>
 800654e:	4603      	mov	r3, r0
 8006550:	431c      	orrs	r4, r3
 8006552:	486f      	ldr	r0, [pc, #444]	; (8006710 <HAL_ADC_Init+0x304>)
 8006554:	f7ff ff0c 	bl	8006370 <LL_ADC_IsEnabled>
 8006558:	4603      	mov	r3, r0
 800655a:	4323      	orrs	r3, r4
 800655c:	2b00      	cmp	r3, #0
 800655e:	bf0c      	ite	eq
 8006560:	2301      	moveq	r3, #1
 8006562:	2300      	movne	r3, #0
 8006564:	b2db      	uxtb	r3, r3
 8006566:	2b00      	cmp	r3, #0
 8006568:	d012      	beq.n	8006590 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006572:	d004      	beq.n	800657e <HAL_ADC_Init+0x172>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4a62      	ldr	r2, [pc, #392]	; (8006704 <HAL_ADC_Init+0x2f8>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d101      	bne.n	8006582 <HAL_ADC_Init+0x176>
 800657e:	4a65      	ldr	r2, [pc, #404]	; (8006714 <HAL_ADC_Init+0x308>)
 8006580:	e000      	b.n	8006584 <HAL_ADC_Init+0x178>
 8006582:	4a65      	ldr	r2, [pc, #404]	; (8006718 <HAL_ADC_Init+0x30c>)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	685b      	ldr	r3, [r3, #4]
 8006588:	4619      	mov	r1, r3
 800658a:	4610      	mov	r0, r2
 800658c:	f7ff fd32 	bl	8005ff4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	7f5b      	ldrb	r3, [r3, #29]
 8006594:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800659a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80065a0:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80065a6:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80065ae:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80065b0:	4313      	orrs	r3, r2
 80065b2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80065ba:	2b01      	cmp	r3, #1
 80065bc:	d106      	bne.n	80065cc <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065c2:	3b01      	subs	r3, #1
 80065c4:	045b      	lsls	r3, r3, #17
 80065c6:	69ba      	ldr	r2, [r7, #24]
 80065c8:	4313      	orrs	r3, r2
 80065ca:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d009      	beq.n	80065e8 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065d8:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065e0:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80065e2:	69ba      	ldr	r2, [r7, #24]
 80065e4:	4313      	orrs	r3, r2
 80065e6:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	68da      	ldr	r2, [r3, #12]
 80065ee:	4b4b      	ldr	r3, [pc, #300]	; (800671c <HAL_ADC_Init+0x310>)
 80065f0:	4013      	ands	r3, r2
 80065f2:	687a      	ldr	r2, [r7, #4]
 80065f4:	6812      	ldr	r2, [r2, #0]
 80065f6:	69b9      	ldr	r1, [r7, #24]
 80065f8:	430b      	orrs	r3, r1
 80065fa:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	691b      	ldr	r3, [r3, #16]
 8006602:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	430a      	orrs	r2, r1
 8006610:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	4618      	mov	r0, r3
 8006618:	f7ff fed1 	bl	80063be <LL_ADC_REG_IsConversionOngoing>
 800661c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	4618      	mov	r0, r3
 8006624:	f7ff fede 	bl	80063e4 <LL_ADC_INJ_IsConversionOngoing>
 8006628:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d17f      	bne.n	8006730 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d17c      	bne.n	8006730 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800663a:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006642:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8006644:	4313      	orrs	r3, r2
 8006646:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	68db      	ldr	r3, [r3, #12]
 800664e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006652:	f023 0302 	bic.w	r3, r3, #2
 8006656:	687a      	ldr	r2, [r7, #4]
 8006658:	6812      	ldr	r2, [r2, #0]
 800665a:	69b9      	ldr	r1, [r7, #24]
 800665c:	430b      	orrs	r3, r1
 800665e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	691b      	ldr	r3, [r3, #16]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d017      	beq.n	8006698 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	691a      	ldr	r2, [r3, #16]
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006676:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8006680:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8006684:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006688:	687a      	ldr	r2, [r7, #4]
 800668a:	6911      	ldr	r1, [r2, #16]
 800668c:	687a      	ldr	r2, [r7, #4]
 800668e:	6812      	ldr	r2, [r2, #0]
 8006690:	430b      	orrs	r3, r1
 8006692:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8006696:	e013      	b.n	80066c0 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	691a      	ldr	r2, [r3, #16]
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80066a6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80066b0:	687a      	ldr	r2, [r7, #4]
 80066b2:	6812      	ldr	r2, [r2, #0]
 80066b4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80066b8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80066bc:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80066c6:	2b01      	cmp	r3, #1
 80066c8:	d12a      	bne.n	8006720 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	691b      	ldr	r3, [r3, #16]
 80066d0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80066d4:	f023 0304 	bic.w	r3, r3, #4
 80066d8:	687a      	ldr	r2, [r7, #4]
 80066da:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80066dc:	687a      	ldr	r2, [r7, #4]
 80066de:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80066e0:	4311      	orrs	r1, r2
 80066e2:	687a      	ldr	r2, [r7, #4]
 80066e4:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80066e6:	4311      	orrs	r1, r2
 80066e8:	687a      	ldr	r2, [r7, #4]
 80066ea:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80066ec:	430a      	orrs	r2, r1
 80066ee:	431a      	orrs	r2, r3
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f042 0201 	orr.w	r2, r2, #1
 80066f8:	611a      	str	r2, [r3, #16]
 80066fa:	e019      	b.n	8006730 <HAL_ADC_Init+0x324>
 80066fc:	20000000 	.word	0x20000000
 8006700:	053e2d63 	.word	0x053e2d63
 8006704:	50000100 	.word	0x50000100
 8006708:	50000400 	.word	0x50000400
 800670c:	50000500 	.word	0x50000500
 8006710:	50000600 	.word	0x50000600
 8006714:	50000300 	.word	0x50000300
 8006718:	50000700 	.word	0x50000700
 800671c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	691a      	ldr	r2, [r3, #16]
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f022 0201 	bic.w	r2, r2, #1
 800672e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	695b      	ldr	r3, [r3, #20]
 8006734:	2b01      	cmp	r3, #1
 8006736:	d10c      	bne.n	8006752 <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800673e:	f023 010f 	bic.w	r1, r3, #15
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6a1b      	ldr	r3, [r3, #32]
 8006746:	1e5a      	subs	r2, r3, #1
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	430a      	orrs	r2, r1
 800674e:	631a      	str	r2, [r3, #48]	; 0x30
 8006750:	e007      	b.n	8006762 <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f022 020f 	bic.w	r2, r2, #15
 8006760:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006766:	f023 0303 	bic.w	r3, r3, #3
 800676a:	f043 0201 	orr.w	r2, r3, #1
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	65da      	str	r2, [r3, #92]	; 0x5c
 8006772:	e007      	b.n	8006784 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006778:	f043 0210 	orr.w	r2, r3, #16
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8006780:	2301      	movs	r3, #1
 8006782:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006784:	7ffb      	ldrb	r3, [r7, #31]
}
 8006786:	4618      	mov	r0, r3
 8006788:	3724      	adds	r7, #36	; 0x24
 800678a:	46bd      	mov	sp, r7
 800678c:	bd90      	pop	{r4, r7, pc}
 800678e:	bf00      	nop

08006790 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b086      	sub	sp, #24
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80067a0:	d004      	beq.n	80067ac <HAL_ADC_Start+0x1c>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	4a67      	ldr	r2, [pc, #412]	; (8006944 <HAL_ADC_Start+0x1b4>)
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d101      	bne.n	80067b0 <HAL_ADC_Start+0x20>
 80067ac:	4b66      	ldr	r3, [pc, #408]	; (8006948 <HAL_ADC_Start+0x1b8>)
 80067ae:	e000      	b.n	80067b2 <HAL_ADC_Start+0x22>
 80067b0:	4b66      	ldr	r3, [pc, #408]	; (800694c <HAL_ADC_Start+0x1bc>)
 80067b2:	4618      	mov	r0, r3
 80067b4:	f7ff fd6c 	bl	8006290 <LL_ADC_GetMultimode>
 80067b8:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	4618      	mov	r0, r3
 80067c0:	f7ff fdfd 	bl	80063be <LL_ADC_REG_IsConversionOngoing>
 80067c4:	4603      	mov	r3, r0
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	f040 80b4 	bne.w	8006934 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80067d2:	2b01      	cmp	r3, #1
 80067d4:	d101      	bne.n	80067da <HAL_ADC_Start+0x4a>
 80067d6:	2302      	movs	r3, #2
 80067d8:	e0af      	b.n	800693a <HAL_ADC_Start+0x1aa>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2201      	movs	r2, #1
 80067de:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80067e2:	6878      	ldr	r0, [r7, #4]
 80067e4:	f000 fd06 	bl	80071f4 <ADC_Enable>
 80067e8:	4603      	mov	r3, r0
 80067ea:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80067ec:	7dfb      	ldrb	r3, [r7, #23]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	f040 809b 	bne.w	800692a <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067f8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80067fc:	f023 0301 	bic.w	r3, r3, #1
 8006800:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a4d      	ldr	r2, [pc, #308]	; (8006944 <HAL_ADC_Start+0x1b4>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d009      	beq.n	8006826 <HAL_ADC_Start+0x96>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	4a4e      	ldr	r2, [pc, #312]	; (8006950 <HAL_ADC_Start+0x1c0>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d002      	beq.n	8006822 <HAL_ADC_Start+0x92>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	e003      	b.n	800682a <HAL_ADC_Start+0x9a>
 8006822:	4b4c      	ldr	r3, [pc, #304]	; (8006954 <HAL_ADC_Start+0x1c4>)
 8006824:	e001      	b.n	800682a <HAL_ADC_Start+0x9a>
 8006826:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800682a:	687a      	ldr	r2, [r7, #4]
 800682c:	6812      	ldr	r2, [r2, #0]
 800682e:	4293      	cmp	r3, r2
 8006830:	d002      	beq.n	8006838 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006832:	693b      	ldr	r3, [r7, #16]
 8006834:	2b00      	cmp	r3, #0
 8006836:	d105      	bne.n	8006844 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800683c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006848:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800684c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006850:	d106      	bne.n	8006860 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006856:	f023 0206 	bic.w	r2, r3, #6
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	661a      	str	r2, [r3, #96]	; 0x60
 800685e:	e002      	b.n	8006866 <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2200      	movs	r2, #0
 8006864:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	221c      	movs	r2, #28
 800686c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2200      	movs	r2, #0
 8006872:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4a32      	ldr	r2, [pc, #200]	; (8006944 <HAL_ADC_Start+0x1b4>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d009      	beq.n	8006894 <HAL_ADC_Start+0x104>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	4a32      	ldr	r2, [pc, #200]	; (8006950 <HAL_ADC_Start+0x1c0>)
 8006886:	4293      	cmp	r3, r2
 8006888:	d002      	beq.n	8006890 <HAL_ADC_Start+0x100>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	e003      	b.n	8006898 <HAL_ADC_Start+0x108>
 8006890:	4b30      	ldr	r3, [pc, #192]	; (8006954 <HAL_ADC_Start+0x1c4>)
 8006892:	e001      	b.n	8006898 <HAL_ADC_Start+0x108>
 8006894:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8006898:	687a      	ldr	r2, [r7, #4]
 800689a:	6812      	ldr	r2, [r2, #0]
 800689c:	4293      	cmp	r3, r2
 800689e:	d008      	beq.n	80068b2 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80068a0:	693b      	ldr	r3, [r7, #16]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d005      	beq.n	80068b2 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80068a6:	693b      	ldr	r3, [r7, #16]
 80068a8:	2b05      	cmp	r3, #5
 80068aa:	d002      	beq.n	80068b2 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80068ac:	693b      	ldr	r3, [r7, #16]
 80068ae:	2b09      	cmp	r3, #9
 80068b0:	d114      	bne.n	80068dc <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	68db      	ldr	r3, [r3, #12]
 80068b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d007      	beq.n	80068d0 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068c4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80068c8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	4618      	mov	r0, r3
 80068d6:	f7ff fd5e 	bl	8006396 <LL_ADC_REG_StartConversion>
 80068da:	e02d      	b.n	8006938 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068e0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a15      	ldr	r2, [pc, #84]	; (8006944 <HAL_ADC_Start+0x1b4>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d009      	beq.n	8006906 <HAL_ADC_Start+0x176>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a16      	ldr	r2, [pc, #88]	; (8006950 <HAL_ADC_Start+0x1c0>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d002      	beq.n	8006902 <HAL_ADC_Start+0x172>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	e003      	b.n	800690a <HAL_ADC_Start+0x17a>
 8006902:	4b14      	ldr	r3, [pc, #80]	; (8006954 <HAL_ADC_Start+0x1c4>)
 8006904:	e001      	b.n	800690a <HAL_ADC_Start+0x17a>
 8006906:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800690a:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	68db      	ldr	r3, [r3, #12]
 8006910:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006914:	2b00      	cmp	r3, #0
 8006916:	d00f      	beq.n	8006938 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800691c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006920:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	65da      	str	r2, [r3, #92]	; 0x5c
 8006928:	e006      	b.n	8006938 <HAL_ADC_Start+0x1a8>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2200      	movs	r2, #0
 800692e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8006932:	e001      	b.n	8006938 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006934:	2302      	movs	r3, #2
 8006936:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006938:	7dfb      	ldrb	r3, [r7, #23]
}
 800693a:	4618      	mov	r0, r3
 800693c:	3718      	adds	r7, #24
 800693e:	46bd      	mov	sp, r7
 8006940:	bd80      	pop	{r7, pc}
 8006942:	bf00      	nop
 8006944:	50000100 	.word	0x50000100
 8006948:	50000300 	.word	0x50000300
 800694c:	50000700 	.word	0x50000700
 8006950:	50000500 	.word	0x50000500
 8006954:	50000400 	.word	0x50000400

08006958 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8006958:	b480      	push	{r7}
 800695a:	b083      	sub	sp, #12
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8006966:	4618      	mov	r0, r3
 8006968:	370c      	adds	r7, #12
 800696a:	46bd      	mov	sp, r7
 800696c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006970:	4770      	bx	lr
	...

08006974 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b0b6      	sub	sp, #216	; 0xd8
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
 800697c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800697e:	2300      	movs	r3, #0
 8006980:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006984:	2300      	movs	r3, #0
 8006986:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800698e:	2b01      	cmp	r3, #1
 8006990:	d102      	bne.n	8006998 <HAL_ADC_ConfigChannel+0x24>
 8006992:	2302      	movs	r3, #2
 8006994:	f000 bc13 	b.w	80071be <HAL_ADC_ConfigChannel+0x84a>
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2201      	movs	r2, #1
 800699c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	4618      	mov	r0, r3
 80069a6:	f7ff fd0a 	bl	80063be <LL_ADC_REG_IsConversionOngoing>
 80069aa:	4603      	mov	r3, r0
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	f040 83f3 	bne.w	8007198 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6818      	ldr	r0, [r3, #0]
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	6859      	ldr	r1, [r3, #4]
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	461a      	mov	r2, r3
 80069c0:	f7ff fbea 	bl	8006198 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4618      	mov	r0, r3
 80069ca:	f7ff fcf8 	bl	80063be <LL_ADC_REG_IsConversionOngoing>
 80069ce:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	4618      	mov	r0, r3
 80069d8:	f7ff fd04 	bl	80063e4 <LL_ADC_INJ_IsConversionOngoing>
 80069dc:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80069e0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	f040 81d9 	bne.w	8006d9c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80069ea:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	f040 81d4 	bne.w	8006d9c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	689b      	ldr	r3, [r3, #8]
 80069f8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80069fc:	d10f      	bne.n	8006a1e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6818      	ldr	r0, [r3, #0]
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	2200      	movs	r2, #0
 8006a08:	4619      	mov	r1, r3
 8006a0a:	f7ff fbf1 	bl	80061f0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8006a16:	4618      	mov	r0, r3
 8006a18:	f7ff fbab 	bl	8006172 <LL_ADC_SetSamplingTimeCommonConfig>
 8006a1c:	e00e      	b.n	8006a3c <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6818      	ldr	r0, [r3, #0]
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	6819      	ldr	r1, [r3, #0]
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	689b      	ldr	r3, [r3, #8]
 8006a2a:	461a      	mov	r2, r3
 8006a2c:	f7ff fbe0 	bl	80061f0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	2100      	movs	r1, #0
 8006a36:	4618      	mov	r0, r3
 8006a38:	f7ff fb9b 	bl	8006172 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	695a      	ldr	r2, [r3, #20]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	68db      	ldr	r3, [r3, #12]
 8006a46:	08db      	lsrs	r3, r3, #3
 8006a48:	f003 0303 	and.w	r3, r3, #3
 8006a4c:	005b      	lsls	r3, r3, #1
 8006a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a52:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	691b      	ldr	r3, [r3, #16]
 8006a5a:	2b04      	cmp	r3, #4
 8006a5c:	d022      	beq.n	8006aa4 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6818      	ldr	r0, [r3, #0]
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	6919      	ldr	r1, [r3, #16]
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	681a      	ldr	r2, [r3, #0]
 8006a6a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006a6e:	f7ff faf5 	bl	800605c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6818      	ldr	r0, [r3, #0]
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	6919      	ldr	r1, [r3, #16]
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	699b      	ldr	r3, [r3, #24]
 8006a7e:	461a      	mov	r2, r3
 8006a80:	f7ff fb41 	bl	8006106 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	6818      	ldr	r0, [r3, #0]
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	6919      	ldr	r1, [r3, #16]
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	7f1b      	ldrb	r3, [r3, #28]
 8006a90:	2b01      	cmp	r3, #1
 8006a92:	d102      	bne.n	8006a9a <HAL_ADC_ConfigChannel+0x126>
 8006a94:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006a98:	e000      	b.n	8006a9c <HAL_ADC_ConfigChannel+0x128>
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	461a      	mov	r2, r3
 8006a9e:	f7ff fb4d 	bl	800613c <LL_ADC_SetOffsetSaturation>
 8006aa2:	e17b      	b.n	8006d9c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	2100      	movs	r1, #0
 8006aaa:	4618      	mov	r0, r3
 8006aac:	f7ff fafa 	bl	80060a4 <LL_ADC_GetOffsetChannel>
 8006ab0:	4603      	mov	r3, r0
 8006ab2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d10a      	bne.n	8006ad0 <HAL_ADC_ConfigChannel+0x15c>
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	2100      	movs	r1, #0
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	f7ff faef 	bl	80060a4 <LL_ADC_GetOffsetChannel>
 8006ac6:	4603      	mov	r3, r0
 8006ac8:	0e9b      	lsrs	r3, r3, #26
 8006aca:	f003 021f 	and.w	r2, r3, #31
 8006ace:	e01e      	b.n	8006b0e <HAL_ADC_ConfigChannel+0x19a>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	2100      	movs	r1, #0
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	f7ff fae4 	bl	80060a4 <LL_ADC_GetOffsetChannel>
 8006adc:	4603      	mov	r3, r0
 8006ade:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ae2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006ae6:	fa93 f3a3 	rbit	r3, r3
 8006aea:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006aee:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006af2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006af6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d101      	bne.n	8006b02 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8006afe:	2320      	movs	r3, #32
 8006b00:	e004      	b.n	8006b0c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8006b02:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006b06:	fab3 f383 	clz	r3, r3
 8006b0a:	b2db      	uxtb	r3, r3
 8006b0c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d105      	bne.n	8006b26 <HAL_ADC_ConfigChannel+0x1b2>
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	0e9b      	lsrs	r3, r3, #26
 8006b20:	f003 031f 	and.w	r3, r3, #31
 8006b24:	e018      	b.n	8006b58 <HAL_ADC_ConfigChannel+0x1e4>
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b2e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006b32:	fa93 f3a3 	rbit	r3, r3
 8006b36:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8006b3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006b3e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8006b42:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d101      	bne.n	8006b4e <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8006b4a:	2320      	movs	r3, #32
 8006b4c:	e004      	b.n	8006b58 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8006b4e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006b52:	fab3 f383 	clz	r3, r3
 8006b56:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006b58:	429a      	cmp	r2, r3
 8006b5a:	d106      	bne.n	8006b6a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	2200      	movs	r2, #0
 8006b62:	2100      	movs	r1, #0
 8006b64:	4618      	mov	r0, r3
 8006b66:	f7ff fab3 	bl	80060d0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	2101      	movs	r1, #1
 8006b70:	4618      	mov	r0, r3
 8006b72:	f7ff fa97 	bl	80060a4 <LL_ADC_GetOffsetChannel>
 8006b76:	4603      	mov	r3, r0
 8006b78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d10a      	bne.n	8006b96 <HAL_ADC_ConfigChannel+0x222>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	2101      	movs	r1, #1
 8006b86:	4618      	mov	r0, r3
 8006b88:	f7ff fa8c 	bl	80060a4 <LL_ADC_GetOffsetChannel>
 8006b8c:	4603      	mov	r3, r0
 8006b8e:	0e9b      	lsrs	r3, r3, #26
 8006b90:	f003 021f 	and.w	r2, r3, #31
 8006b94:	e01e      	b.n	8006bd4 <HAL_ADC_ConfigChannel+0x260>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	2101      	movs	r1, #1
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	f7ff fa81 	bl	80060a4 <LL_ADC_GetOffsetChannel>
 8006ba2:	4603      	mov	r3, r0
 8006ba4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ba8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006bac:	fa93 f3a3 	rbit	r3, r3
 8006bb0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8006bb4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006bb8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8006bbc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d101      	bne.n	8006bc8 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8006bc4:	2320      	movs	r3, #32
 8006bc6:	e004      	b.n	8006bd2 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8006bc8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006bcc:	fab3 f383 	clz	r3, r3
 8006bd0:	b2db      	uxtb	r3, r3
 8006bd2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d105      	bne.n	8006bec <HAL_ADC_ConfigChannel+0x278>
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	0e9b      	lsrs	r3, r3, #26
 8006be6:	f003 031f 	and.w	r3, r3, #31
 8006bea:	e018      	b.n	8006c1e <HAL_ADC_ConfigChannel+0x2aa>
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bf4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006bf8:	fa93 f3a3 	rbit	r3, r3
 8006bfc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8006c00:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006c04:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8006c08:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d101      	bne.n	8006c14 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8006c10:	2320      	movs	r3, #32
 8006c12:	e004      	b.n	8006c1e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8006c14:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006c18:	fab3 f383 	clz	r3, r3
 8006c1c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006c1e:	429a      	cmp	r2, r3
 8006c20:	d106      	bne.n	8006c30 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	2200      	movs	r2, #0
 8006c28:	2101      	movs	r1, #1
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	f7ff fa50 	bl	80060d0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	2102      	movs	r1, #2
 8006c36:	4618      	mov	r0, r3
 8006c38:	f7ff fa34 	bl	80060a4 <LL_ADC_GetOffsetChannel>
 8006c3c:	4603      	mov	r3, r0
 8006c3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d10a      	bne.n	8006c5c <HAL_ADC_ConfigChannel+0x2e8>
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	2102      	movs	r1, #2
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	f7ff fa29 	bl	80060a4 <LL_ADC_GetOffsetChannel>
 8006c52:	4603      	mov	r3, r0
 8006c54:	0e9b      	lsrs	r3, r3, #26
 8006c56:	f003 021f 	and.w	r2, r3, #31
 8006c5a:	e01e      	b.n	8006c9a <HAL_ADC_ConfigChannel+0x326>
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	2102      	movs	r1, #2
 8006c62:	4618      	mov	r0, r3
 8006c64:	f7ff fa1e 	bl	80060a4 <LL_ADC_GetOffsetChannel>
 8006c68:	4603      	mov	r3, r0
 8006c6a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006c72:	fa93 f3a3 	rbit	r3, r3
 8006c76:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8006c7a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006c7e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8006c82:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d101      	bne.n	8006c8e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8006c8a:	2320      	movs	r3, #32
 8006c8c:	e004      	b.n	8006c98 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8006c8e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006c92:	fab3 f383 	clz	r3, r3
 8006c96:	b2db      	uxtb	r3, r3
 8006c98:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d105      	bne.n	8006cb2 <HAL_ADC_ConfigChannel+0x33e>
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	0e9b      	lsrs	r3, r3, #26
 8006cac:	f003 031f 	and.w	r3, r3, #31
 8006cb0:	e016      	b.n	8006ce0 <HAL_ADC_ConfigChannel+0x36c>
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cba:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006cbe:	fa93 f3a3 	rbit	r3, r3
 8006cc2:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8006cc4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006cc6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8006cca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d101      	bne.n	8006cd6 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8006cd2:	2320      	movs	r3, #32
 8006cd4:	e004      	b.n	8006ce0 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8006cd6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006cda:	fab3 f383 	clz	r3, r3
 8006cde:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006ce0:	429a      	cmp	r2, r3
 8006ce2:	d106      	bne.n	8006cf2 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	2200      	movs	r2, #0
 8006cea:	2102      	movs	r1, #2
 8006cec:	4618      	mov	r0, r3
 8006cee:	f7ff f9ef 	bl	80060d0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	2103      	movs	r1, #3
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	f7ff f9d3 	bl	80060a4 <LL_ADC_GetOffsetChannel>
 8006cfe:	4603      	mov	r3, r0
 8006d00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d10a      	bne.n	8006d1e <HAL_ADC_ConfigChannel+0x3aa>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	2103      	movs	r1, #3
 8006d0e:	4618      	mov	r0, r3
 8006d10:	f7ff f9c8 	bl	80060a4 <LL_ADC_GetOffsetChannel>
 8006d14:	4603      	mov	r3, r0
 8006d16:	0e9b      	lsrs	r3, r3, #26
 8006d18:	f003 021f 	and.w	r2, r3, #31
 8006d1c:	e017      	b.n	8006d4e <HAL_ADC_ConfigChannel+0x3da>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	2103      	movs	r1, #3
 8006d24:	4618      	mov	r0, r3
 8006d26:	f7ff f9bd 	bl	80060a4 <LL_ADC_GetOffsetChannel>
 8006d2a:	4603      	mov	r3, r0
 8006d2c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d2e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006d30:	fa93 f3a3 	rbit	r3, r3
 8006d34:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8006d36:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006d38:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8006d3a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d101      	bne.n	8006d44 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8006d40:	2320      	movs	r3, #32
 8006d42:	e003      	b.n	8006d4c <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8006d44:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006d46:	fab3 f383 	clz	r3, r3
 8006d4a:	b2db      	uxtb	r3, r3
 8006d4c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d105      	bne.n	8006d66 <HAL_ADC_ConfigChannel+0x3f2>
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	0e9b      	lsrs	r3, r3, #26
 8006d60:	f003 031f 	and.w	r3, r3, #31
 8006d64:	e011      	b.n	8006d8a <HAL_ADC_ConfigChannel+0x416>
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d6c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006d6e:	fa93 f3a3 	rbit	r3, r3
 8006d72:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8006d74:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006d76:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8006d78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d101      	bne.n	8006d82 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8006d7e:	2320      	movs	r3, #32
 8006d80:	e003      	b.n	8006d8a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8006d82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d84:	fab3 f383 	clz	r3, r3
 8006d88:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006d8a:	429a      	cmp	r2, r3
 8006d8c:	d106      	bne.n	8006d9c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	2200      	movs	r2, #0
 8006d94:	2103      	movs	r1, #3
 8006d96:	4618      	mov	r0, r3
 8006d98:	f7ff f99a 	bl	80060d0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4618      	mov	r0, r3
 8006da2:	f7ff fae5 	bl	8006370 <LL_ADC_IsEnabled>
 8006da6:	4603      	mov	r3, r0
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	f040 813d 	bne.w	8007028 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6818      	ldr	r0, [r3, #0]
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	6819      	ldr	r1, [r3, #0]
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	68db      	ldr	r3, [r3, #12]
 8006dba:	461a      	mov	r2, r3
 8006dbc:	f7ff fa44 	bl	8006248 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	68db      	ldr	r3, [r3, #12]
 8006dc4:	4aa2      	ldr	r2, [pc, #648]	; (8007050 <HAL_ADC_ConfigChannel+0x6dc>)
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	f040 812e 	bne.w	8007028 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d10b      	bne.n	8006df4 <HAL_ADC_ConfigChannel+0x480>
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	0e9b      	lsrs	r3, r3, #26
 8006de2:	3301      	adds	r3, #1
 8006de4:	f003 031f 	and.w	r3, r3, #31
 8006de8:	2b09      	cmp	r3, #9
 8006dea:	bf94      	ite	ls
 8006dec:	2301      	movls	r3, #1
 8006dee:	2300      	movhi	r3, #0
 8006df0:	b2db      	uxtb	r3, r3
 8006df2:	e019      	b.n	8006e28 <HAL_ADC_ConfigChannel+0x4b4>
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006dfa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006dfc:	fa93 f3a3 	rbit	r3, r3
 8006e00:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8006e02:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006e04:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8006e06:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d101      	bne.n	8006e10 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8006e0c:	2320      	movs	r3, #32
 8006e0e:	e003      	b.n	8006e18 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8006e10:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006e12:	fab3 f383 	clz	r3, r3
 8006e16:	b2db      	uxtb	r3, r3
 8006e18:	3301      	adds	r3, #1
 8006e1a:	f003 031f 	and.w	r3, r3, #31
 8006e1e:	2b09      	cmp	r3, #9
 8006e20:	bf94      	ite	ls
 8006e22:	2301      	movls	r3, #1
 8006e24:	2300      	movhi	r3, #0
 8006e26:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d079      	beq.n	8006f20 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d107      	bne.n	8006e48 <HAL_ADC_ConfigChannel+0x4d4>
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	0e9b      	lsrs	r3, r3, #26
 8006e3e:	3301      	adds	r3, #1
 8006e40:	069b      	lsls	r3, r3, #26
 8006e42:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006e46:	e015      	b.n	8006e74 <HAL_ADC_ConfigChannel+0x500>
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e4e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e50:	fa93 f3a3 	rbit	r3, r3
 8006e54:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8006e56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e58:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8006e5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d101      	bne.n	8006e64 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8006e60:	2320      	movs	r3, #32
 8006e62:	e003      	b.n	8006e6c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8006e64:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006e66:	fab3 f383 	clz	r3, r3
 8006e6a:	b2db      	uxtb	r3, r3
 8006e6c:	3301      	adds	r3, #1
 8006e6e:	069b      	lsls	r3, r3, #26
 8006e70:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006e74:	683b      	ldr	r3, [r7, #0]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d109      	bne.n	8006e94 <HAL_ADC_ConfigChannel+0x520>
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	0e9b      	lsrs	r3, r3, #26
 8006e86:	3301      	adds	r3, #1
 8006e88:	f003 031f 	and.w	r3, r3, #31
 8006e8c:	2101      	movs	r1, #1
 8006e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8006e92:	e017      	b.n	8006ec4 <HAL_ADC_ConfigChannel+0x550>
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006e9c:	fa93 f3a3 	rbit	r3, r3
 8006ea0:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8006ea2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ea4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8006ea6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d101      	bne.n	8006eb0 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8006eac:	2320      	movs	r3, #32
 8006eae:	e003      	b.n	8006eb8 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8006eb0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006eb2:	fab3 f383 	clz	r3, r3
 8006eb6:	b2db      	uxtb	r3, r3
 8006eb8:	3301      	adds	r3, #1
 8006eba:	f003 031f 	and.w	r3, r3, #31
 8006ebe:	2101      	movs	r1, #1
 8006ec0:	fa01 f303 	lsl.w	r3, r1, r3
 8006ec4:	ea42 0103 	orr.w	r1, r2, r3
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d10a      	bne.n	8006eea <HAL_ADC_ConfigChannel+0x576>
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	0e9b      	lsrs	r3, r3, #26
 8006eda:	3301      	adds	r3, #1
 8006edc:	f003 021f 	and.w	r2, r3, #31
 8006ee0:	4613      	mov	r3, r2
 8006ee2:	005b      	lsls	r3, r3, #1
 8006ee4:	4413      	add	r3, r2
 8006ee6:	051b      	lsls	r3, r3, #20
 8006ee8:	e018      	b.n	8006f1c <HAL_ADC_ConfigChannel+0x5a8>
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ef0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ef2:	fa93 f3a3 	rbit	r3, r3
 8006ef6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8006ef8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006efa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8006efc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d101      	bne.n	8006f06 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8006f02:	2320      	movs	r3, #32
 8006f04:	e003      	b.n	8006f0e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8006f06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f08:	fab3 f383 	clz	r3, r3
 8006f0c:	b2db      	uxtb	r3, r3
 8006f0e:	3301      	adds	r3, #1
 8006f10:	f003 021f 	and.w	r2, r3, #31
 8006f14:	4613      	mov	r3, r2
 8006f16:	005b      	lsls	r3, r3, #1
 8006f18:	4413      	add	r3, r2
 8006f1a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006f1c:	430b      	orrs	r3, r1
 8006f1e:	e07e      	b.n	800701e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d107      	bne.n	8006f3c <HAL_ADC_ConfigChannel+0x5c8>
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	0e9b      	lsrs	r3, r3, #26
 8006f32:	3301      	adds	r3, #1
 8006f34:	069b      	lsls	r3, r3, #26
 8006f36:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006f3a:	e015      	b.n	8006f68 <HAL_ADC_ConfigChannel+0x5f4>
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f44:	fa93 f3a3 	rbit	r3, r3
 8006f48:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8006f4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f4c:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8006f4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d101      	bne.n	8006f58 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8006f54:	2320      	movs	r3, #32
 8006f56:	e003      	b.n	8006f60 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8006f58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f5a:	fab3 f383 	clz	r3, r3
 8006f5e:	b2db      	uxtb	r3, r3
 8006f60:	3301      	adds	r3, #1
 8006f62:	069b      	lsls	r3, r3, #26
 8006f64:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d109      	bne.n	8006f88 <HAL_ADC_ConfigChannel+0x614>
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	0e9b      	lsrs	r3, r3, #26
 8006f7a:	3301      	adds	r3, #1
 8006f7c:	f003 031f 	and.w	r3, r3, #31
 8006f80:	2101      	movs	r1, #1
 8006f82:	fa01 f303 	lsl.w	r3, r1, r3
 8006f86:	e017      	b.n	8006fb8 <HAL_ADC_ConfigChannel+0x644>
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f8e:	6a3b      	ldr	r3, [r7, #32]
 8006f90:	fa93 f3a3 	rbit	r3, r3
 8006f94:	61fb      	str	r3, [r7, #28]
  return result;
 8006f96:	69fb      	ldr	r3, [r7, #28]
 8006f98:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d101      	bne.n	8006fa4 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8006fa0:	2320      	movs	r3, #32
 8006fa2:	e003      	b.n	8006fac <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8006fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fa6:	fab3 f383 	clz	r3, r3
 8006faa:	b2db      	uxtb	r3, r3
 8006fac:	3301      	adds	r3, #1
 8006fae:	f003 031f 	and.w	r3, r3, #31
 8006fb2:	2101      	movs	r1, #1
 8006fb4:	fa01 f303 	lsl.w	r3, r1, r3
 8006fb8:	ea42 0103 	orr.w	r1, r2, r3
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d10d      	bne.n	8006fe4 <HAL_ADC_ConfigChannel+0x670>
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	0e9b      	lsrs	r3, r3, #26
 8006fce:	3301      	adds	r3, #1
 8006fd0:	f003 021f 	and.w	r2, r3, #31
 8006fd4:	4613      	mov	r3, r2
 8006fd6:	005b      	lsls	r3, r3, #1
 8006fd8:	4413      	add	r3, r2
 8006fda:	3b1e      	subs	r3, #30
 8006fdc:	051b      	lsls	r3, r3, #20
 8006fde:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006fe2:	e01b      	b.n	800701c <HAL_ADC_ConfigChannel+0x6a8>
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fea:	697b      	ldr	r3, [r7, #20]
 8006fec:	fa93 f3a3 	rbit	r3, r3
 8006ff0:	613b      	str	r3, [r7, #16]
  return result;
 8006ff2:	693b      	ldr	r3, [r7, #16]
 8006ff4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006ff6:	69bb      	ldr	r3, [r7, #24]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d101      	bne.n	8007000 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8006ffc:	2320      	movs	r3, #32
 8006ffe:	e003      	b.n	8007008 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8007000:	69bb      	ldr	r3, [r7, #24]
 8007002:	fab3 f383 	clz	r3, r3
 8007006:	b2db      	uxtb	r3, r3
 8007008:	3301      	adds	r3, #1
 800700a:	f003 021f 	and.w	r2, r3, #31
 800700e:	4613      	mov	r3, r2
 8007010:	005b      	lsls	r3, r3, #1
 8007012:	4413      	add	r3, r2
 8007014:	3b1e      	subs	r3, #30
 8007016:	051b      	lsls	r3, r3, #20
 8007018:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800701c:	430b      	orrs	r3, r1
 800701e:	683a      	ldr	r2, [r7, #0]
 8007020:	6892      	ldr	r2, [r2, #8]
 8007022:	4619      	mov	r1, r3
 8007024:	f7ff f8e4 	bl	80061f0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	681a      	ldr	r2, [r3, #0]
 800702c:	4b09      	ldr	r3, [pc, #36]	; (8007054 <HAL_ADC_ConfigChannel+0x6e0>)
 800702e:	4013      	ands	r3, r2
 8007030:	2b00      	cmp	r3, #0
 8007032:	f000 80be 	beq.w	80071b2 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800703e:	d004      	beq.n	800704a <HAL_ADC_ConfigChannel+0x6d6>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	4a04      	ldr	r2, [pc, #16]	; (8007058 <HAL_ADC_ConfigChannel+0x6e4>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d10a      	bne.n	8007060 <HAL_ADC_ConfigChannel+0x6ec>
 800704a:	4b04      	ldr	r3, [pc, #16]	; (800705c <HAL_ADC_ConfigChannel+0x6e8>)
 800704c:	e009      	b.n	8007062 <HAL_ADC_ConfigChannel+0x6ee>
 800704e:	bf00      	nop
 8007050:	407f0000 	.word	0x407f0000
 8007054:	80080000 	.word	0x80080000
 8007058:	50000100 	.word	0x50000100
 800705c:	50000300 	.word	0x50000300
 8007060:	4b59      	ldr	r3, [pc, #356]	; (80071c8 <HAL_ADC_ConfigChannel+0x854>)
 8007062:	4618      	mov	r0, r3
 8007064:	f7fe ffec 	bl	8006040 <LL_ADC_GetCommonPathInternalCh>
 8007068:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	4a56      	ldr	r2, [pc, #344]	; (80071cc <HAL_ADC_ConfigChannel+0x858>)
 8007072:	4293      	cmp	r3, r2
 8007074:	d004      	beq.n	8007080 <HAL_ADC_ConfigChannel+0x70c>
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	4a55      	ldr	r2, [pc, #340]	; (80071d0 <HAL_ADC_ConfigChannel+0x85c>)
 800707c:	4293      	cmp	r3, r2
 800707e:	d13a      	bne.n	80070f6 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007080:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007084:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007088:	2b00      	cmp	r3, #0
 800708a:	d134      	bne.n	80070f6 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007094:	d005      	beq.n	80070a2 <HAL_ADC_ConfigChannel+0x72e>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	4a4e      	ldr	r2, [pc, #312]	; (80071d4 <HAL_ADC_ConfigChannel+0x860>)
 800709c:	4293      	cmp	r3, r2
 800709e:	f040 8085 	bne.w	80071ac <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80070aa:	d004      	beq.n	80070b6 <HAL_ADC_ConfigChannel+0x742>
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	4a49      	ldr	r2, [pc, #292]	; (80071d8 <HAL_ADC_ConfigChannel+0x864>)
 80070b2:	4293      	cmp	r3, r2
 80070b4:	d101      	bne.n	80070ba <HAL_ADC_ConfigChannel+0x746>
 80070b6:	4a49      	ldr	r2, [pc, #292]	; (80071dc <HAL_ADC_ConfigChannel+0x868>)
 80070b8:	e000      	b.n	80070bc <HAL_ADC_ConfigChannel+0x748>
 80070ba:	4a43      	ldr	r2, [pc, #268]	; (80071c8 <HAL_ADC_ConfigChannel+0x854>)
 80070bc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80070c0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80070c4:	4619      	mov	r1, r3
 80070c6:	4610      	mov	r0, r2
 80070c8:	f7fe ffa7 	bl	800601a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80070cc:	4b44      	ldr	r3, [pc, #272]	; (80071e0 <HAL_ADC_ConfigChannel+0x86c>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	099b      	lsrs	r3, r3, #6
 80070d2:	4a44      	ldr	r2, [pc, #272]	; (80071e4 <HAL_ADC_ConfigChannel+0x870>)
 80070d4:	fba2 2303 	umull	r2, r3, r2, r3
 80070d8:	099b      	lsrs	r3, r3, #6
 80070da:	1c5a      	adds	r2, r3, #1
 80070dc:	4613      	mov	r3, r2
 80070de:	005b      	lsls	r3, r3, #1
 80070e0:	4413      	add	r3, r2
 80070e2:	009b      	lsls	r3, r3, #2
 80070e4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80070e6:	e002      	b.n	80070ee <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	3b01      	subs	r3, #1
 80070ec:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d1f9      	bne.n	80070e8 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80070f4:	e05a      	b.n	80071ac <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80070f6:	683b      	ldr	r3, [r7, #0]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	4a3b      	ldr	r2, [pc, #236]	; (80071e8 <HAL_ADC_ConfigChannel+0x874>)
 80070fc:	4293      	cmp	r3, r2
 80070fe:	d125      	bne.n	800714c <HAL_ADC_ConfigChannel+0x7d8>
 8007100:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007104:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007108:	2b00      	cmp	r3, #0
 800710a:	d11f      	bne.n	800714c <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	4a31      	ldr	r2, [pc, #196]	; (80071d8 <HAL_ADC_ConfigChannel+0x864>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d104      	bne.n	8007120 <HAL_ADC_ConfigChannel+0x7ac>
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	4a34      	ldr	r2, [pc, #208]	; (80071ec <HAL_ADC_ConfigChannel+0x878>)
 800711c:	4293      	cmp	r3, r2
 800711e:	d047      	beq.n	80071b0 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007128:	d004      	beq.n	8007134 <HAL_ADC_ConfigChannel+0x7c0>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	4a2a      	ldr	r2, [pc, #168]	; (80071d8 <HAL_ADC_ConfigChannel+0x864>)
 8007130:	4293      	cmp	r3, r2
 8007132:	d101      	bne.n	8007138 <HAL_ADC_ConfigChannel+0x7c4>
 8007134:	4a29      	ldr	r2, [pc, #164]	; (80071dc <HAL_ADC_ConfigChannel+0x868>)
 8007136:	e000      	b.n	800713a <HAL_ADC_ConfigChannel+0x7c6>
 8007138:	4a23      	ldr	r2, [pc, #140]	; (80071c8 <HAL_ADC_ConfigChannel+0x854>)
 800713a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800713e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007142:	4619      	mov	r1, r3
 8007144:	4610      	mov	r0, r2
 8007146:	f7fe ff68 	bl	800601a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800714a:	e031      	b.n	80071b0 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	4a27      	ldr	r2, [pc, #156]	; (80071f0 <HAL_ADC_ConfigChannel+0x87c>)
 8007152:	4293      	cmp	r3, r2
 8007154:	d12d      	bne.n	80071b2 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007156:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800715a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800715e:	2b00      	cmp	r3, #0
 8007160:	d127      	bne.n	80071b2 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	4a1c      	ldr	r2, [pc, #112]	; (80071d8 <HAL_ADC_ConfigChannel+0x864>)
 8007168:	4293      	cmp	r3, r2
 800716a:	d022      	beq.n	80071b2 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007174:	d004      	beq.n	8007180 <HAL_ADC_ConfigChannel+0x80c>
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	4a17      	ldr	r2, [pc, #92]	; (80071d8 <HAL_ADC_ConfigChannel+0x864>)
 800717c:	4293      	cmp	r3, r2
 800717e:	d101      	bne.n	8007184 <HAL_ADC_ConfigChannel+0x810>
 8007180:	4a16      	ldr	r2, [pc, #88]	; (80071dc <HAL_ADC_ConfigChannel+0x868>)
 8007182:	e000      	b.n	8007186 <HAL_ADC_ConfigChannel+0x812>
 8007184:	4a10      	ldr	r2, [pc, #64]	; (80071c8 <HAL_ADC_ConfigChannel+0x854>)
 8007186:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800718a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800718e:	4619      	mov	r1, r3
 8007190:	4610      	mov	r0, r2
 8007192:	f7fe ff42 	bl	800601a <LL_ADC_SetCommonPathInternalCh>
 8007196:	e00c      	b.n	80071b2 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800719c:	f043 0220 	orr.w	r2, r3, #32
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80071a4:	2301      	movs	r3, #1
 80071a6:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80071aa:	e002      	b.n	80071b2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80071ac:	bf00      	nop
 80071ae:	e000      	b.n	80071b2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80071b0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2200      	movs	r2, #0
 80071b6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80071ba:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80071be:	4618      	mov	r0, r3
 80071c0:	37d8      	adds	r7, #216	; 0xd8
 80071c2:	46bd      	mov	sp, r7
 80071c4:	bd80      	pop	{r7, pc}
 80071c6:	bf00      	nop
 80071c8:	50000700 	.word	0x50000700
 80071cc:	c3210000 	.word	0xc3210000
 80071d0:	90c00010 	.word	0x90c00010
 80071d4:	50000600 	.word	0x50000600
 80071d8:	50000100 	.word	0x50000100
 80071dc:	50000300 	.word	0x50000300
 80071e0:	20000000 	.word	0x20000000
 80071e4:	053e2d63 	.word	0x053e2d63
 80071e8:	c7520000 	.word	0xc7520000
 80071ec:	50000500 	.word	0x50000500
 80071f0:	cb840000 	.word	0xcb840000

080071f4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b084      	sub	sp, #16
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	4618      	mov	r0, r3
 8007202:	f7ff f8b5 	bl	8006370 <LL_ADC_IsEnabled>
 8007206:	4603      	mov	r3, r0
 8007208:	2b00      	cmp	r3, #0
 800720a:	d14d      	bne.n	80072a8 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	689a      	ldr	r2, [r3, #8]
 8007212:	4b28      	ldr	r3, [pc, #160]	; (80072b4 <ADC_Enable+0xc0>)
 8007214:	4013      	ands	r3, r2
 8007216:	2b00      	cmp	r3, #0
 8007218:	d00d      	beq.n	8007236 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800721e:	f043 0210 	orr.w	r2, r3, #16
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800722a:	f043 0201 	orr.w	r2, r3, #1
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8007232:	2301      	movs	r3, #1
 8007234:	e039      	b.n	80072aa <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	4618      	mov	r0, r3
 800723c:	f7ff f884 	bl	8006348 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8007240:	f7fe feaa 	bl	8005f98 <HAL_GetTick>
 8007244:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007246:	e028      	b.n	800729a <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	4618      	mov	r0, r3
 800724e:	f7ff f88f 	bl	8006370 <LL_ADC_IsEnabled>
 8007252:	4603      	mov	r3, r0
 8007254:	2b00      	cmp	r3, #0
 8007256:	d104      	bne.n	8007262 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	4618      	mov	r0, r3
 800725e:	f7ff f873 	bl	8006348 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007262:	f7fe fe99 	bl	8005f98 <HAL_GetTick>
 8007266:	4602      	mov	r2, r0
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	1ad3      	subs	r3, r2, r3
 800726c:	2b02      	cmp	r3, #2
 800726e:	d914      	bls.n	800729a <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f003 0301 	and.w	r3, r3, #1
 800727a:	2b01      	cmp	r3, #1
 800727c:	d00d      	beq.n	800729a <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007282:	f043 0210 	orr.w	r2, r3, #16
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800728e:	f043 0201 	orr.w	r2, r3, #1
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8007296:	2301      	movs	r3, #1
 8007298:	e007      	b.n	80072aa <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f003 0301 	and.w	r3, r3, #1
 80072a4:	2b01      	cmp	r3, #1
 80072a6:	d1cf      	bne.n	8007248 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80072a8:	2300      	movs	r3, #0
}
 80072aa:	4618      	mov	r0, r3
 80072ac:	3710      	adds	r7, #16
 80072ae:	46bd      	mov	sp, r7
 80072b0:	bd80      	pop	{r7, pc}
 80072b2:	bf00      	nop
 80072b4:	8000003f 	.word	0x8000003f

080072b8 <LL_ADC_IsEnabled>:
{
 80072b8:	b480      	push	{r7}
 80072ba:	b083      	sub	sp, #12
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	689b      	ldr	r3, [r3, #8]
 80072c4:	f003 0301 	and.w	r3, r3, #1
 80072c8:	2b01      	cmp	r3, #1
 80072ca:	d101      	bne.n	80072d0 <LL_ADC_IsEnabled+0x18>
 80072cc:	2301      	movs	r3, #1
 80072ce:	e000      	b.n	80072d2 <LL_ADC_IsEnabled+0x1a>
 80072d0:	2300      	movs	r3, #0
}
 80072d2:	4618      	mov	r0, r3
 80072d4:	370c      	adds	r7, #12
 80072d6:	46bd      	mov	sp, r7
 80072d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072dc:	4770      	bx	lr

080072de <LL_ADC_REG_IsConversionOngoing>:
{
 80072de:	b480      	push	{r7}
 80072e0:	b083      	sub	sp, #12
 80072e2:	af00      	add	r7, sp, #0
 80072e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	689b      	ldr	r3, [r3, #8]
 80072ea:	f003 0304 	and.w	r3, r3, #4
 80072ee:	2b04      	cmp	r3, #4
 80072f0:	d101      	bne.n	80072f6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80072f2:	2301      	movs	r3, #1
 80072f4:	e000      	b.n	80072f8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80072f6:	2300      	movs	r3, #0
}
 80072f8:	4618      	mov	r0, r3
 80072fa:	370c      	adds	r7, #12
 80072fc:	46bd      	mov	sp, r7
 80072fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007302:	4770      	bx	lr

08007304 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8007304:	b590      	push	{r4, r7, lr}
 8007306:	b0a1      	sub	sp, #132	; 0x84
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
 800730c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800730e:	2300      	movs	r3, #0
 8007310:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800731a:	2b01      	cmp	r3, #1
 800731c:	d101      	bne.n	8007322 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800731e:	2302      	movs	r3, #2
 8007320:	e0e7      	b.n	80074f2 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2201      	movs	r2, #1
 8007326:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800732a:	2300      	movs	r3, #0
 800732c:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 800732e:	2300      	movs	r3, #0
 8007330:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800733a:	d102      	bne.n	8007342 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800733c:	4b6f      	ldr	r3, [pc, #444]	; (80074fc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800733e:	60bb      	str	r3, [r7, #8]
 8007340:	e009      	b.n	8007356 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	4a6e      	ldr	r2, [pc, #440]	; (8007500 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8007348:	4293      	cmp	r3, r2
 800734a:	d102      	bne.n	8007352 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800734c:	4b6d      	ldr	r3, [pc, #436]	; (8007504 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800734e:	60bb      	str	r3, [r7, #8]
 8007350:	e001      	b.n	8007356 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8007352:	2300      	movs	r3, #0
 8007354:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d10b      	bne.n	8007374 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007360:	f043 0220 	orr.w	r2, r3, #32
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2200      	movs	r2, #0
 800736c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8007370:	2301      	movs	r3, #1
 8007372:	e0be      	b.n	80074f2 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8007374:	68bb      	ldr	r3, [r7, #8]
 8007376:	4618      	mov	r0, r3
 8007378:	f7ff ffb1 	bl	80072de <LL_ADC_REG_IsConversionOngoing>
 800737c:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	4618      	mov	r0, r3
 8007384:	f7ff ffab 	bl	80072de <LL_ADC_REG_IsConversionOngoing>
 8007388:	4603      	mov	r3, r0
 800738a:	2b00      	cmp	r3, #0
 800738c:	f040 80a0 	bne.w	80074d0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8007390:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007392:	2b00      	cmp	r3, #0
 8007394:	f040 809c 	bne.w	80074d0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80073a0:	d004      	beq.n	80073ac <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	4a55      	ldr	r2, [pc, #340]	; (80074fc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80073a8:	4293      	cmp	r3, r2
 80073aa:	d101      	bne.n	80073b0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80073ac:	4b56      	ldr	r3, [pc, #344]	; (8007508 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80073ae:	e000      	b.n	80073b2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80073b0:	4b56      	ldr	r3, [pc, #344]	; (800750c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80073b2:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d04b      	beq.n	8007454 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80073bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80073be:	689b      	ldr	r3, [r3, #8]
 80073c0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	6859      	ldr	r1, [r3, #4]
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80073ce:	035b      	lsls	r3, r3, #13
 80073d0:	430b      	orrs	r3, r1
 80073d2:	431a      	orrs	r2, r3
 80073d4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80073d6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80073e0:	d004      	beq.n	80073ec <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	4a45      	ldr	r2, [pc, #276]	; (80074fc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d10f      	bne.n	800740c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80073ec:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80073f0:	f7ff ff62 	bl	80072b8 <LL_ADC_IsEnabled>
 80073f4:	4604      	mov	r4, r0
 80073f6:	4841      	ldr	r0, [pc, #260]	; (80074fc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80073f8:	f7ff ff5e 	bl	80072b8 <LL_ADC_IsEnabled>
 80073fc:	4603      	mov	r3, r0
 80073fe:	4323      	orrs	r3, r4
 8007400:	2b00      	cmp	r3, #0
 8007402:	bf0c      	ite	eq
 8007404:	2301      	moveq	r3, #1
 8007406:	2300      	movne	r3, #0
 8007408:	b2db      	uxtb	r3, r3
 800740a:	e012      	b.n	8007432 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800740c:	483c      	ldr	r0, [pc, #240]	; (8007500 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800740e:	f7ff ff53 	bl	80072b8 <LL_ADC_IsEnabled>
 8007412:	4604      	mov	r4, r0
 8007414:	483b      	ldr	r0, [pc, #236]	; (8007504 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8007416:	f7ff ff4f 	bl	80072b8 <LL_ADC_IsEnabled>
 800741a:	4603      	mov	r3, r0
 800741c:	431c      	orrs	r4, r3
 800741e:	483c      	ldr	r0, [pc, #240]	; (8007510 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8007420:	f7ff ff4a 	bl	80072b8 <LL_ADC_IsEnabled>
 8007424:	4603      	mov	r3, r0
 8007426:	4323      	orrs	r3, r4
 8007428:	2b00      	cmp	r3, #0
 800742a:	bf0c      	ite	eq
 800742c:	2301      	moveq	r3, #1
 800742e:	2300      	movne	r3, #0
 8007430:	b2db      	uxtb	r3, r3
 8007432:	2b00      	cmp	r3, #0
 8007434:	d056      	beq.n	80074e4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8007436:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007438:	689b      	ldr	r3, [r3, #8]
 800743a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800743e:	f023 030f 	bic.w	r3, r3, #15
 8007442:	683a      	ldr	r2, [r7, #0]
 8007444:	6811      	ldr	r1, [r2, #0]
 8007446:	683a      	ldr	r2, [r7, #0]
 8007448:	6892      	ldr	r2, [r2, #8]
 800744a:	430a      	orrs	r2, r1
 800744c:	431a      	orrs	r2, r3
 800744e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007450:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007452:	e047      	b.n	80074e4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8007454:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007456:	689b      	ldr	r3, [r3, #8]
 8007458:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800745c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800745e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007468:	d004      	beq.n	8007474 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	4a23      	ldr	r2, [pc, #140]	; (80074fc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d10f      	bne.n	8007494 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8007474:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8007478:	f7ff ff1e 	bl	80072b8 <LL_ADC_IsEnabled>
 800747c:	4604      	mov	r4, r0
 800747e:	481f      	ldr	r0, [pc, #124]	; (80074fc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007480:	f7ff ff1a 	bl	80072b8 <LL_ADC_IsEnabled>
 8007484:	4603      	mov	r3, r0
 8007486:	4323      	orrs	r3, r4
 8007488:	2b00      	cmp	r3, #0
 800748a:	bf0c      	ite	eq
 800748c:	2301      	moveq	r3, #1
 800748e:	2300      	movne	r3, #0
 8007490:	b2db      	uxtb	r3, r3
 8007492:	e012      	b.n	80074ba <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8007494:	481a      	ldr	r0, [pc, #104]	; (8007500 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8007496:	f7ff ff0f 	bl	80072b8 <LL_ADC_IsEnabled>
 800749a:	4604      	mov	r4, r0
 800749c:	4819      	ldr	r0, [pc, #100]	; (8007504 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800749e:	f7ff ff0b 	bl	80072b8 <LL_ADC_IsEnabled>
 80074a2:	4603      	mov	r3, r0
 80074a4:	431c      	orrs	r4, r3
 80074a6:	481a      	ldr	r0, [pc, #104]	; (8007510 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80074a8:	f7ff ff06 	bl	80072b8 <LL_ADC_IsEnabled>
 80074ac:	4603      	mov	r3, r0
 80074ae:	4323      	orrs	r3, r4
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	bf0c      	ite	eq
 80074b4:	2301      	moveq	r3, #1
 80074b6:	2300      	movne	r3, #0
 80074b8:	b2db      	uxtb	r3, r3
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d012      	beq.n	80074e4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80074be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80074c0:	689b      	ldr	r3, [r3, #8]
 80074c2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80074c6:	f023 030f 	bic.w	r3, r3, #15
 80074ca:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80074cc:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80074ce:	e009      	b.n	80074e4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074d4:	f043 0220 	orr.w	r2, r3, #32
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80074dc:	2301      	movs	r3, #1
 80074de:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80074e2:	e000      	b.n	80074e6 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80074e4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2200      	movs	r2, #0
 80074ea:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80074ee:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80074f2:	4618      	mov	r0, r3
 80074f4:	3784      	adds	r7, #132	; 0x84
 80074f6:	46bd      	mov	sp, r7
 80074f8:	bd90      	pop	{r4, r7, pc}
 80074fa:	bf00      	nop
 80074fc:	50000100 	.word	0x50000100
 8007500:	50000400 	.word	0x50000400
 8007504:	50000500 	.word	0x50000500
 8007508:	50000300 	.word	0x50000300
 800750c:	50000700 	.word	0x50000700
 8007510:	50000600 	.word	0x50000600

08007514 <__NVIC_SetPriorityGrouping>:
{
 8007514:	b480      	push	{r7}
 8007516:	b085      	sub	sp, #20
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	f003 0307 	and.w	r3, r3, #7
 8007522:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007524:	4b0c      	ldr	r3, [pc, #48]	; (8007558 <__NVIC_SetPriorityGrouping+0x44>)
 8007526:	68db      	ldr	r3, [r3, #12]
 8007528:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800752a:	68ba      	ldr	r2, [r7, #8]
 800752c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007530:	4013      	ands	r3, r2
 8007532:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800753c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007540:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007544:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007546:	4a04      	ldr	r2, [pc, #16]	; (8007558 <__NVIC_SetPriorityGrouping+0x44>)
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	60d3      	str	r3, [r2, #12]
}
 800754c:	bf00      	nop
 800754e:	3714      	adds	r7, #20
 8007550:	46bd      	mov	sp, r7
 8007552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007556:	4770      	bx	lr
 8007558:	e000ed00 	.word	0xe000ed00

0800755c <__NVIC_GetPriorityGrouping>:
{
 800755c:	b480      	push	{r7}
 800755e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007560:	4b04      	ldr	r3, [pc, #16]	; (8007574 <__NVIC_GetPriorityGrouping+0x18>)
 8007562:	68db      	ldr	r3, [r3, #12]
 8007564:	0a1b      	lsrs	r3, r3, #8
 8007566:	f003 0307 	and.w	r3, r3, #7
}
 800756a:	4618      	mov	r0, r3
 800756c:	46bd      	mov	sp, r7
 800756e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007572:	4770      	bx	lr
 8007574:	e000ed00 	.word	0xe000ed00

08007578 <__NVIC_EnableIRQ>:
{
 8007578:	b480      	push	{r7}
 800757a:	b083      	sub	sp, #12
 800757c:	af00      	add	r7, sp, #0
 800757e:	4603      	mov	r3, r0
 8007580:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007586:	2b00      	cmp	r3, #0
 8007588:	db0b      	blt.n	80075a2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800758a:	79fb      	ldrb	r3, [r7, #7]
 800758c:	f003 021f 	and.w	r2, r3, #31
 8007590:	4907      	ldr	r1, [pc, #28]	; (80075b0 <__NVIC_EnableIRQ+0x38>)
 8007592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007596:	095b      	lsrs	r3, r3, #5
 8007598:	2001      	movs	r0, #1
 800759a:	fa00 f202 	lsl.w	r2, r0, r2
 800759e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80075a2:	bf00      	nop
 80075a4:	370c      	adds	r7, #12
 80075a6:	46bd      	mov	sp, r7
 80075a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ac:	4770      	bx	lr
 80075ae:	bf00      	nop
 80075b0:	e000e100 	.word	0xe000e100

080075b4 <__NVIC_SetPriority>:
{
 80075b4:	b480      	push	{r7}
 80075b6:	b083      	sub	sp, #12
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	4603      	mov	r3, r0
 80075bc:	6039      	str	r1, [r7, #0]
 80075be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80075c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	db0a      	blt.n	80075de <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	b2da      	uxtb	r2, r3
 80075cc:	490c      	ldr	r1, [pc, #48]	; (8007600 <__NVIC_SetPriority+0x4c>)
 80075ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80075d2:	0112      	lsls	r2, r2, #4
 80075d4:	b2d2      	uxtb	r2, r2
 80075d6:	440b      	add	r3, r1
 80075d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80075dc:	e00a      	b.n	80075f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	b2da      	uxtb	r2, r3
 80075e2:	4908      	ldr	r1, [pc, #32]	; (8007604 <__NVIC_SetPriority+0x50>)
 80075e4:	79fb      	ldrb	r3, [r7, #7]
 80075e6:	f003 030f 	and.w	r3, r3, #15
 80075ea:	3b04      	subs	r3, #4
 80075ec:	0112      	lsls	r2, r2, #4
 80075ee:	b2d2      	uxtb	r2, r2
 80075f0:	440b      	add	r3, r1
 80075f2:	761a      	strb	r2, [r3, #24]
}
 80075f4:	bf00      	nop
 80075f6:	370c      	adds	r7, #12
 80075f8:	46bd      	mov	sp, r7
 80075fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fe:	4770      	bx	lr
 8007600:	e000e100 	.word	0xe000e100
 8007604:	e000ed00 	.word	0xe000ed00

08007608 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007608:	b480      	push	{r7}
 800760a:	b089      	sub	sp, #36	; 0x24
 800760c:	af00      	add	r7, sp, #0
 800760e:	60f8      	str	r0, [r7, #12]
 8007610:	60b9      	str	r1, [r7, #8]
 8007612:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	f003 0307 	and.w	r3, r3, #7
 800761a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800761c:	69fb      	ldr	r3, [r7, #28]
 800761e:	f1c3 0307 	rsb	r3, r3, #7
 8007622:	2b04      	cmp	r3, #4
 8007624:	bf28      	it	cs
 8007626:	2304      	movcs	r3, #4
 8007628:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800762a:	69fb      	ldr	r3, [r7, #28]
 800762c:	3304      	adds	r3, #4
 800762e:	2b06      	cmp	r3, #6
 8007630:	d902      	bls.n	8007638 <NVIC_EncodePriority+0x30>
 8007632:	69fb      	ldr	r3, [r7, #28]
 8007634:	3b03      	subs	r3, #3
 8007636:	e000      	b.n	800763a <NVIC_EncodePriority+0x32>
 8007638:	2300      	movs	r3, #0
 800763a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800763c:	f04f 32ff 	mov.w	r2, #4294967295
 8007640:	69bb      	ldr	r3, [r7, #24]
 8007642:	fa02 f303 	lsl.w	r3, r2, r3
 8007646:	43da      	mvns	r2, r3
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	401a      	ands	r2, r3
 800764c:	697b      	ldr	r3, [r7, #20]
 800764e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007650:	f04f 31ff 	mov.w	r1, #4294967295
 8007654:	697b      	ldr	r3, [r7, #20]
 8007656:	fa01 f303 	lsl.w	r3, r1, r3
 800765a:	43d9      	mvns	r1, r3
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007660:	4313      	orrs	r3, r2
         );
}
 8007662:	4618      	mov	r0, r3
 8007664:	3724      	adds	r7, #36	; 0x24
 8007666:	46bd      	mov	sp, r7
 8007668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766c:	4770      	bx	lr
	...

08007670 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007670:	b580      	push	{r7, lr}
 8007672:	b082      	sub	sp, #8
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	3b01      	subs	r3, #1
 800767c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007680:	d301      	bcc.n	8007686 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007682:	2301      	movs	r3, #1
 8007684:	e00f      	b.n	80076a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007686:	4a0a      	ldr	r2, [pc, #40]	; (80076b0 <SysTick_Config+0x40>)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	3b01      	subs	r3, #1
 800768c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800768e:	210f      	movs	r1, #15
 8007690:	f04f 30ff 	mov.w	r0, #4294967295
 8007694:	f7ff ff8e 	bl	80075b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007698:	4b05      	ldr	r3, [pc, #20]	; (80076b0 <SysTick_Config+0x40>)
 800769a:	2200      	movs	r2, #0
 800769c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800769e:	4b04      	ldr	r3, [pc, #16]	; (80076b0 <SysTick_Config+0x40>)
 80076a0:	2207      	movs	r2, #7
 80076a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80076a4:	2300      	movs	r3, #0
}
 80076a6:	4618      	mov	r0, r3
 80076a8:	3708      	adds	r7, #8
 80076aa:	46bd      	mov	sp, r7
 80076ac:	bd80      	pop	{r7, pc}
 80076ae:	bf00      	nop
 80076b0:	e000e010 	.word	0xe000e010

080076b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	b082      	sub	sp, #8
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80076bc:	6878      	ldr	r0, [r7, #4]
 80076be:	f7ff ff29 	bl	8007514 <__NVIC_SetPriorityGrouping>
}
 80076c2:	bf00      	nop
 80076c4:	3708      	adds	r7, #8
 80076c6:	46bd      	mov	sp, r7
 80076c8:	bd80      	pop	{r7, pc}

080076ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80076ca:	b580      	push	{r7, lr}
 80076cc:	b086      	sub	sp, #24
 80076ce:	af00      	add	r7, sp, #0
 80076d0:	4603      	mov	r3, r0
 80076d2:	60b9      	str	r1, [r7, #8]
 80076d4:	607a      	str	r2, [r7, #4]
 80076d6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80076d8:	f7ff ff40 	bl	800755c <__NVIC_GetPriorityGrouping>
 80076dc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80076de:	687a      	ldr	r2, [r7, #4]
 80076e0:	68b9      	ldr	r1, [r7, #8]
 80076e2:	6978      	ldr	r0, [r7, #20]
 80076e4:	f7ff ff90 	bl	8007608 <NVIC_EncodePriority>
 80076e8:	4602      	mov	r2, r0
 80076ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80076ee:	4611      	mov	r1, r2
 80076f0:	4618      	mov	r0, r3
 80076f2:	f7ff ff5f 	bl	80075b4 <__NVIC_SetPriority>
}
 80076f6:	bf00      	nop
 80076f8:	3718      	adds	r7, #24
 80076fa:	46bd      	mov	sp, r7
 80076fc:	bd80      	pop	{r7, pc}

080076fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80076fe:	b580      	push	{r7, lr}
 8007700:	b082      	sub	sp, #8
 8007702:	af00      	add	r7, sp, #0
 8007704:	4603      	mov	r3, r0
 8007706:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007708:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800770c:	4618      	mov	r0, r3
 800770e:	f7ff ff33 	bl	8007578 <__NVIC_EnableIRQ>
}
 8007712:	bf00      	nop
 8007714:	3708      	adds	r7, #8
 8007716:	46bd      	mov	sp, r7
 8007718:	bd80      	pop	{r7, pc}

0800771a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800771a:	b580      	push	{r7, lr}
 800771c:	b082      	sub	sp, #8
 800771e:	af00      	add	r7, sp, #0
 8007720:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007722:	6878      	ldr	r0, [r7, #4]
 8007724:	f7ff ffa4 	bl	8007670 <SysTick_Config>
 8007728:	4603      	mov	r3, r0
}
 800772a:	4618      	mov	r0, r3
 800772c:	3708      	adds	r7, #8
 800772e:	46bd      	mov	sp, r7
 8007730:	bd80      	pop	{r7, pc}

08007732 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007732:	b480      	push	{r7}
 8007734:	b085      	sub	sp, #20
 8007736:	af00      	add	r7, sp, #0
 8007738:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800773a:	2300      	movs	r3, #0
 800773c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007744:	b2db      	uxtb	r3, r3
 8007746:	2b02      	cmp	r3, #2
 8007748:	d005      	beq.n	8007756 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2204      	movs	r2, #4
 800774e:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8007750:	2301      	movs	r3, #1
 8007752:	73fb      	strb	r3, [r7, #15]
 8007754:	e037      	b.n	80077c6 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	681a      	ldr	r2, [r3, #0]
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f022 020e 	bic.w	r2, r2, #14
 8007764:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800776a:	681a      	ldr	r2, [r3, #0]
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007770:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007774:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	681a      	ldr	r2, [r3, #0]
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f022 0201 	bic.w	r2, r2, #1
 8007784:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800778a:	f003 021f 	and.w	r2, r3, #31
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007792:	2101      	movs	r1, #1
 8007794:	fa01 f202 	lsl.w	r2, r1, r2
 8007798:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800779e:	687a      	ldr	r2, [r7, #4]
 80077a0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80077a2:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d00c      	beq.n	80077c6 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077b0:	681a      	ldr	r2, [r3, #0]
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077b6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80077ba:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077c0:	687a      	ldr	r2, [r7, #4]
 80077c2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80077c4:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2201      	movs	r2, #1
 80077ca:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2200      	movs	r2, #0
 80077d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 80077d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80077d8:	4618      	mov	r0, r3
 80077da:	3714      	adds	r7, #20
 80077dc:	46bd      	mov	sp, r7
 80077de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e2:	4770      	bx	lr

080077e4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b084      	sub	sp, #16
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80077ec:	2300      	movs	r3, #0
 80077ee:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80077f6:	b2db      	uxtb	r3, r3
 80077f8:	2b02      	cmp	r3, #2
 80077fa:	d00d      	beq.n	8007818 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2204      	movs	r2, #4
 8007800:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	2201      	movs	r2, #1
 8007806:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2200      	movs	r2, #0
 800780e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8007812:	2301      	movs	r3, #1
 8007814:	73fb      	strb	r3, [r7, #15]
 8007816:	e047      	b.n	80078a8 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	681a      	ldr	r2, [r3, #0]
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f022 020e 	bic.w	r2, r2, #14
 8007826:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	681a      	ldr	r2, [r3, #0]
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f022 0201 	bic.w	r2, r2, #1
 8007836:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800783c:	681a      	ldr	r2, [r3, #0]
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007842:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007846:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800784c:	f003 021f 	and.w	r2, r3, #31
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007854:	2101      	movs	r1, #1
 8007856:	fa01 f202 	lsl.w	r2, r1, r2
 800785a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007860:	687a      	ldr	r2, [r7, #4]
 8007862:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007864:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800786a:	2b00      	cmp	r3, #0
 800786c:	d00c      	beq.n	8007888 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007872:	681a      	ldr	r2, [r3, #0]
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007878:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800787c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007882:	687a      	ldr	r2, [r7, #4]
 8007884:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007886:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2201      	movs	r2, #1
 800788c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2200      	movs	r2, #0
 8007894:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800789c:	2b00      	cmp	r3, #0
 800789e:	d003      	beq.n	80078a8 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078a4:	6878      	ldr	r0, [r7, #4]
 80078a6:	4798      	blx	r3
    }
  }
  return status;
 80078a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80078aa:	4618      	mov	r0, r3
 80078ac:	3710      	adds	r7, #16
 80078ae:	46bd      	mov	sp, r7
 80078b0:	bd80      	pop	{r7, pc}
	...

080078b4 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b084      	sub	sp, #16
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d101      	bne.n	80078c6 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80078c2:	2301      	movs	r3, #1
 80078c4:	e147      	b.n	8007b56 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80078cc:	b2db      	uxtb	r3, r3
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d106      	bne.n	80078e0 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2200      	movs	r2, #0
 80078d6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	f7fa fd66 	bl	80023ac <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	699a      	ldr	r2, [r3, #24]
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f022 0210 	bic.w	r2, r2, #16
 80078ee:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80078f0:	f7fe fb52 	bl	8005f98 <HAL_GetTick>
 80078f4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80078f6:	e012      	b.n	800791e <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80078f8:	f7fe fb4e 	bl	8005f98 <HAL_GetTick>
 80078fc:	4602      	mov	r2, r0
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	1ad3      	subs	r3, r2, r3
 8007902:	2b0a      	cmp	r3, #10
 8007904:	d90b      	bls.n	800791e <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800790a:	f043 0201 	orr.w	r2, r3, #1
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2203      	movs	r2, #3
 8007916:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800791a:	2301      	movs	r3, #1
 800791c:	e11b      	b.n	8007b56 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	699b      	ldr	r3, [r3, #24]
 8007924:	f003 0308 	and.w	r3, r3, #8
 8007928:	2b08      	cmp	r3, #8
 800792a:	d0e5      	beq.n	80078f8 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	699a      	ldr	r2, [r3, #24]
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	f042 0201 	orr.w	r2, r2, #1
 800793a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800793c:	f7fe fb2c 	bl	8005f98 <HAL_GetTick>
 8007940:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007942:	e012      	b.n	800796a <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007944:	f7fe fb28 	bl	8005f98 <HAL_GetTick>
 8007948:	4602      	mov	r2, r0
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	1ad3      	subs	r3, r2, r3
 800794e:	2b0a      	cmp	r3, #10
 8007950:	d90b      	bls.n	800796a <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007956:	f043 0201 	orr.w	r2, r3, #1
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2203      	movs	r2, #3
 8007962:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8007966:	2301      	movs	r3, #1
 8007968:	e0f5      	b.n	8007b56 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	699b      	ldr	r3, [r3, #24]
 8007970:	f003 0301 	and.w	r3, r3, #1
 8007974:	2b00      	cmp	r3, #0
 8007976:	d0e5      	beq.n	8007944 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	699a      	ldr	r2, [r3, #24]
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	f042 0202 	orr.w	r2, r2, #2
 8007986:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	4a74      	ldr	r2, [pc, #464]	; (8007b60 <HAL_FDCAN_Init+0x2ac>)
 800798e:	4293      	cmp	r3, r2
 8007990:	d103      	bne.n	800799a <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8007992:	4a74      	ldr	r2, [pc, #464]	; (8007b64 <HAL_FDCAN_Init+0x2b0>)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	685b      	ldr	r3, [r3, #4]
 8007998:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	7c1b      	ldrb	r3, [r3, #16]
 800799e:	2b01      	cmp	r3, #1
 80079a0:	d108      	bne.n	80079b4 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	699a      	ldr	r2, [r3, #24]
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80079b0:	619a      	str	r2, [r3, #24]
 80079b2:	e007      	b.n	80079c4 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	699a      	ldr	r2, [r3, #24]
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80079c2:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	7c5b      	ldrb	r3, [r3, #17]
 80079c8:	2b01      	cmp	r3, #1
 80079ca:	d108      	bne.n	80079de <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	699a      	ldr	r2, [r3, #24]
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80079da:	619a      	str	r2, [r3, #24]
 80079dc:	e007      	b.n	80079ee <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	699a      	ldr	r2, [r3, #24]
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80079ec:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	7c9b      	ldrb	r3, [r3, #18]
 80079f2:	2b01      	cmp	r3, #1
 80079f4:	d108      	bne.n	8007a08 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	699a      	ldr	r2, [r3, #24]
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007a04:	619a      	str	r2, [r3, #24]
 8007a06:	e007      	b.n	8007a18 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	699a      	ldr	r2, [r3, #24]
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007a16:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	699b      	ldr	r3, [r3, #24]
 8007a1e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	689a      	ldr	r2, [r3, #8]
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	430a      	orrs	r2, r1
 8007a2c:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	699a      	ldr	r2, [r3, #24]
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8007a3c:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	691a      	ldr	r2, [r3, #16]
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f022 0210 	bic.w	r2, r2, #16
 8007a4c:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	68db      	ldr	r3, [r3, #12]
 8007a52:	2b01      	cmp	r3, #1
 8007a54:	d108      	bne.n	8007a68 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	699a      	ldr	r2, [r3, #24]
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f042 0204 	orr.w	r2, r2, #4
 8007a64:	619a      	str	r2, [r3, #24]
 8007a66:	e02c      	b.n	8007ac2 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	68db      	ldr	r3, [r3, #12]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d028      	beq.n	8007ac2 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	68db      	ldr	r3, [r3, #12]
 8007a74:	2b02      	cmp	r3, #2
 8007a76:	d01c      	beq.n	8007ab2 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	699a      	ldr	r2, [r3, #24]
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007a86:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	691a      	ldr	r2, [r3, #16]
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f042 0210 	orr.w	r2, r2, #16
 8007a96:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	68db      	ldr	r3, [r3, #12]
 8007a9c:	2b03      	cmp	r3, #3
 8007a9e:	d110      	bne.n	8007ac2 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	699a      	ldr	r2, [r3, #24]
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f042 0220 	orr.w	r2, r2, #32
 8007aae:	619a      	str	r2, [r3, #24]
 8007ab0:	e007      	b.n	8007ac2 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	699a      	ldr	r2, [r3, #24]
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f042 0220 	orr.w	r2, r2, #32
 8007ac0:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	699b      	ldr	r3, [r3, #24]
 8007ac6:	3b01      	subs	r3, #1
 8007ac8:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	69db      	ldr	r3, [r3, #28]
 8007ace:	3b01      	subs	r3, #1
 8007ad0:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007ad2:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	6a1b      	ldr	r3, [r3, #32]
 8007ad8:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007ada:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	695b      	ldr	r3, [r3, #20]
 8007ae2:	3b01      	subs	r3, #1
 8007ae4:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007aea:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007aec:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	689b      	ldr	r3, [r3, #8]
 8007af2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007af6:	d115      	bne.n	8007b24 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007afc:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b02:	3b01      	subs	r3, #1
 8007b04:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007b06:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b0c:	3b01      	subs	r3, #1
 8007b0e:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007b10:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b18:	3b01      	subs	r3, #1
 8007b1a:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007b20:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007b22:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	430a      	orrs	r2, r1
 8007b36:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8007b3a:	6878      	ldr	r0, [r7, #4]
 8007b3c:	f000 fc36 	bl	80083ac <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2200      	movs	r2, #0
 8007b44:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2200      	movs	r2, #0
 8007b4a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2201      	movs	r2, #1
 8007b50:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8007b54:	2300      	movs	r3, #0
}
 8007b56:	4618      	mov	r0, r3
 8007b58:	3710      	adds	r7, #16
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	bd80      	pop	{r7, pc}
 8007b5e:	bf00      	nop
 8007b60:	40006400 	.word	0x40006400
 8007b64:	40006500 	.word	0x40006500

08007b68 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 8007b68:	b480      	push	{r7}
 8007b6a:	b087      	sub	sp, #28
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
 8007b70:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007b78:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8007b7a:	7dfb      	ldrb	r3, [r7, #23]
 8007b7c:	2b01      	cmp	r3, #1
 8007b7e:	d002      	beq.n	8007b86 <HAL_FDCAN_ConfigFilter+0x1e>
 8007b80:	7dfb      	ldrb	r3, [r7, #23]
 8007b82:	2b02      	cmp	r3, #2
 8007b84:	d13d      	bne.n	8007c02 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d119      	bne.n	8007bc2 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007b8e:	683b      	ldr	r3, [r7, #0]
 8007b90:	689b      	ldr	r3, [r3, #8]
 8007b92:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8007b94:	683b      	ldr	r3, [r7, #0]
 8007b96:	68db      	ldr	r3, [r3, #12]
 8007b98:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007b9a:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	691b      	ldr	r3, [r3, #16]
 8007ba0:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8007ba2:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007ba8:	4313      	orrs	r3, r2
 8007baa:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	685b      	ldr	r3, [r3, #4]
 8007bb4:	009b      	lsls	r3, r3, #2
 8007bb6:	4413      	add	r3, r2
 8007bb8:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8007bba:	68bb      	ldr	r3, [r7, #8]
 8007bbc:	693a      	ldr	r2, [r7, #16]
 8007bbe:	601a      	str	r2, [r3, #0]
 8007bc0:	e01d      	b.n	8007bfe <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8007bc2:	683b      	ldr	r3, [r7, #0]
 8007bc4:	68db      	ldr	r3, [r3, #12]
 8007bc6:	075a      	lsls	r2, r3, #29
 8007bc8:	683b      	ldr	r3, [r7, #0]
 8007bca:	691b      	ldr	r3, [r3, #16]
 8007bcc:	4313      	orrs	r3, r2
 8007bce:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	689b      	ldr	r3, [r3, #8]
 8007bd4:	079a      	lsls	r2, r3, #30
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	695b      	ldr	r3, [r3, #20]
 8007bda:	4313      	orrs	r3, r2
 8007bdc:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	685b      	ldr	r3, [r3, #4]
 8007be6:	00db      	lsls	r3, r3, #3
 8007be8:	4413      	add	r3, r2
 8007bea:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	693a      	ldr	r2, [r7, #16]
 8007bf0:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8007bf2:	68bb      	ldr	r3, [r7, #8]
 8007bf4:	3304      	adds	r3, #4
 8007bf6:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8007bf8:	68bb      	ldr	r3, [r7, #8]
 8007bfa:	68fa      	ldr	r2, [r7, #12]
 8007bfc:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8007bfe:	2300      	movs	r3, #0
 8007c00:	e006      	b.n	8007c10 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c06:	f043 0202 	orr.w	r2, r3, #2
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8007c0e:	2301      	movs	r3, #1
  }
}
 8007c10:	4618      	mov	r0, r3
 8007c12:	371c      	adds	r7, #28
 8007c14:	46bd      	mov	sp, r7
 8007c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1a:	4770      	bx	lr

08007c1c <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8007c1c:	b480      	push	{r7}
 8007c1e:	b085      	sub	sp, #20
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	60f8      	str	r0, [r7, #12]
 8007c24:	60b9      	str	r1, [r7, #8]
 8007c26:	607a      	str	r2, [r7, #4]
 8007c28:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007c30:	b2db      	uxtb	r3, r3
 8007c32:	2b01      	cmp	r3, #1
 8007c34:	d116      	bne.n	8007c64 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007c3e:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007c42:	68bb      	ldr	r3, [r7, #8]
 8007c44:	011a      	lsls	r2, r3, #4
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	009b      	lsls	r3, r3, #2
 8007c4a:	431a      	orrs	r2, r3
 8007c4c:	683b      	ldr	r3, [r7, #0]
 8007c4e:	005b      	lsls	r3, r3, #1
 8007c50:	431a      	orrs	r2, r3
 8007c52:	69bb      	ldr	r3, [r7, #24]
 8007c54:	431a      	orrs	r2, r3
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	430a      	orrs	r2, r1
 8007c5c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8007c60:	2300      	movs	r3, #0
 8007c62:	e006      	b.n	8007c72 <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c68:	f043 0204 	orr.w	r2, r3, #4
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8007c70:	2301      	movs	r3, #1
  }
}
 8007c72:	4618      	mov	r0, r3
 8007c74:	3714      	adds	r7, #20
 8007c76:	46bd      	mov	sp, r7
 8007c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7c:	4770      	bx	lr

08007c7e <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8007c7e:	b480      	push	{r7}
 8007c80:	b083      	sub	sp, #12
 8007c82:	af00      	add	r7, sp, #0
 8007c84:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007c8c:	b2db      	uxtb	r3, r3
 8007c8e:	2b01      	cmp	r3, #1
 8007c90:	d110      	bne.n	8007cb4 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2202      	movs	r2, #2
 8007c96:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	699a      	ldr	r2, [r3, #24]
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f022 0201 	bic.w	r2, r2, #1
 8007ca8:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2200      	movs	r2, #0
 8007cae:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	e006      	b.n	8007cc2 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007cb8:	f043 0204 	orr.w	r2, r3, #4
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8007cc0:	2301      	movs	r3, #1
  }
}
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	370c      	adds	r7, #12
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ccc:	4770      	bx	lr
	...

08007cd0 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8007cd0:	b480      	push	{r7}
 8007cd2:	b08b      	sub	sp, #44	; 0x2c
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	60f8      	str	r0, [r7, #12]
 8007cd8:	60b9      	str	r1, [r7, #8]
 8007cda:	607a      	str	r2, [r7, #4]
 8007cdc:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007ce4:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8007ce6:	7efb      	ldrb	r3, [r7, #27]
 8007ce8:	2b02      	cmp	r3, #2
 8007cea:	f040 80bc 	bne.w	8007e66 <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	2b40      	cmp	r3, #64	; 0x40
 8007cf2:	d121      	bne.n	8007d38 <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007cfc:	f003 030f 	and.w	r3, r3, #15
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d107      	bne.n	8007d14 <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007d08:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8007d10:	2301      	movs	r3, #1
 8007d12:	e0af      	b.n	8007e74 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d1c:	0a1b      	lsrs	r3, r3, #8
 8007d1e:	f003 0303 	and.w	r3, r3, #3
 8007d22:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8007d28:	69fa      	ldr	r2, [r7, #28]
 8007d2a:	4613      	mov	r3, r2
 8007d2c:	00db      	lsls	r3, r3, #3
 8007d2e:	4413      	add	r3, r2
 8007d30:	00db      	lsls	r3, r3, #3
 8007d32:	440b      	add	r3, r1
 8007d34:	627b      	str	r3, [r7, #36]	; 0x24
 8007d36:	e020      	b.n	8007d7a <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007d40:	f003 030f 	and.w	r3, r3, #15
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d107      	bne.n	8007d58 <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007d4c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8007d54:	2301      	movs	r3, #1
 8007d56:	e08d      	b.n	8007e74 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007d60:	0a1b      	lsrs	r3, r3, #8
 8007d62:	f003 0303 	and.w	r3, r3, #3
 8007d66:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8007d6c:	69fa      	ldr	r2, [r7, #28]
 8007d6e:	4613      	mov	r3, r2
 8007d70:	00db      	lsls	r3, r3, #3
 8007d72:	4413      	add	r3, r2
 8007d74:	00db      	lsls	r3, r3, #3
 8007d76:	440b      	add	r3, r1
 8007d78:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8007d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	685b      	ldr	r3, [r3, #4]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d107      	bne.n	8007d9e <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8007d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	0c9b      	lsrs	r3, r3, #18
 8007d94:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	601a      	str	r2, [r3, #0]
 8007d9c:	e005      	b.n	8007daa <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8007d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8007daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8007db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8007dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dc4:	3304      	adds	r3, #4
 8007dc6:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8007dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	b29a      	uxth	r2, r3
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 8007dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8007dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8007dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8007df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	0e1b      	lsrs	r3, r3, #24
 8007dfc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8007e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	0fda      	lsrs	r2, r3, #31
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8007e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e10:	3304      	adds	r3, #4
 8007e12:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8007e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e16:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8007e18:	2300      	movs	r3, #0
 8007e1a:	623b      	str	r3, [r7, #32]
 8007e1c:	e00a      	b.n	8007e34 <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8007e1e:	697a      	ldr	r2, [r7, #20]
 8007e20:	6a3b      	ldr	r3, [r7, #32]
 8007e22:	441a      	add	r2, r3
 8007e24:	6839      	ldr	r1, [r7, #0]
 8007e26:	6a3b      	ldr	r3, [r7, #32]
 8007e28:	440b      	add	r3, r1
 8007e2a:	7812      	ldrb	r2, [r2, #0]
 8007e2c:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8007e2e:	6a3b      	ldr	r3, [r7, #32]
 8007e30:	3301      	adds	r3, #1
 8007e32:	623b      	str	r3, [r7, #32]
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	68db      	ldr	r3, [r3, #12]
 8007e38:	0c1b      	lsrs	r3, r3, #16
 8007e3a:	4a11      	ldr	r2, [pc, #68]	; (8007e80 <HAL_FDCAN_GetRxMessage+0x1b0>)
 8007e3c:	5cd3      	ldrb	r3, [r2, r3]
 8007e3e:	461a      	mov	r2, r3
 8007e40:	6a3b      	ldr	r3, [r7, #32]
 8007e42:	4293      	cmp	r3, r2
 8007e44:	d3eb      	bcc.n	8007e1e <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007e46:	68bb      	ldr	r3, [r7, #8]
 8007e48:	2b40      	cmp	r3, #64	; 0x40
 8007e4a:	d105      	bne.n	8007e58 <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	69fa      	ldr	r2, [r7, #28]
 8007e52:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8007e56:	e004      	b.n	8007e62 <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	69fa      	ldr	r2, [r7, #28]
 8007e5e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8007e62:	2300      	movs	r3, #0
 8007e64:	e006      	b.n	8007e74 <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e6a:	f043 0208 	orr.w	r2, r3, #8
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8007e72:	2301      	movs	r3, #1
  }
}
 8007e74:	4618      	mov	r0, r3
 8007e76:	372c      	adds	r7, #44	; 0x2c
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7e:	4770      	bx	lr
 8007e80:	08013260 	.word	0x08013260

08007e84 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8007e84:	b480      	push	{r7}
 8007e86:	b087      	sub	sp, #28
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	60f8      	str	r0, [r7, #12]
 8007e8c:	60b9      	str	r1, [r7, #8]
 8007e8e:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007e96:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8007e98:	7dfb      	ldrb	r3, [r7, #23]
 8007e9a:	2b01      	cmp	r3, #1
 8007e9c:	d003      	beq.n	8007ea6 <HAL_FDCAN_ActivateNotification+0x22>
 8007e9e:	7dfb      	ldrb	r3, [r7, #23]
 8007ea0:	2b02      	cmp	r3, #2
 8007ea2:	f040 80c8 	bne.w	8008036 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007eac:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	f003 0307 	and.w	r3, r3, #7
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d004      	beq.n	8007ec2 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8007eb8:	693b      	ldr	r3, [r7, #16]
 8007eba:	f003 0301 	and.w	r3, r3, #1
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d03b      	beq.n	8007f3a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8007ec2:	68bb      	ldr	r3, [r7, #8]
 8007ec4:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d004      	beq.n	8007ed6 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8007ecc:	693b      	ldr	r3, [r7, #16]
 8007ece:	f003 0302 	and.w	r3, r3, #2
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d031      	beq.n	8007f3a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d004      	beq.n	8007eea <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8007ee0:	693b      	ldr	r3, [r7, #16]
 8007ee2:	f003 0304 	and.w	r3, r3, #4
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d027      	beq.n	8007f3a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8007eea:	68bb      	ldr	r3, [r7, #8]
 8007eec:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d004      	beq.n	8007efe <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8007ef4:	693b      	ldr	r3, [r7, #16]
 8007ef6:	f003 0308 	and.w	r3, r3, #8
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d01d      	beq.n	8007f3a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8007efe:	68bb      	ldr	r3, [r7, #8]
 8007f00:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d004      	beq.n	8007f12 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8007f08:	693b      	ldr	r3, [r7, #16]
 8007f0a:	f003 0310 	and.w	r3, r3, #16
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d013      	beq.n	8007f3a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8007f12:	68bb      	ldr	r3, [r7, #8]
 8007f14:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d004      	beq.n	8007f26 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8007f1c:	693b      	ldr	r3, [r7, #16]
 8007f1e:	f003 0320 	and.w	r3, r3, #32
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d009      	beq.n	8007f3a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8007f26:	68bb      	ldr	r3, [r7, #8]
 8007f28:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d00c      	beq.n	8007f4a <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8007f30:	693b      	ldr	r3, [r7, #16]
 8007f32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d107      	bne.n	8007f4a <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	f042 0201 	orr.w	r2, r2, #1
 8007f48:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8007f4a:	68bb      	ldr	r3, [r7, #8]
 8007f4c:	f003 0307 	and.w	r3, r3, #7
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d004      	beq.n	8007f5e <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8007f54:	693b      	ldr	r3, [r7, #16]
 8007f56:	f003 0301 	and.w	r3, r3, #1
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d13b      	bne.n	8007fd6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8007f5e:	68bb      	ldr	r3, [r7, #8]
 8007f60:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d004      	beq.n	8007f72 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8007f68:	693b      	ldr	r3, [r7, #16]
 8007f6a:	f003 0302 	and.w	r3, r3, #2
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d131      	bne.n	8007fd6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8007f72:	68bb      	ldr	r3, [r7, #8]
 8007f74:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d004      	beq.n	8007f86 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8007f7c:	693b      	ldr	r3, [r7, #16]
 8007f7e:	f003 0304 	and.w	r3, r3, #4
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d127      	bne.n	8007fd6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8007f86:	68bb      	ldr	r3, [r7, #8]
 8007f88:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d004      	beq.n	8007f9a <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8007f90:	693b      	ldr	r3, [r7, #16]
 8007f92:	f003 0308 	and.w	r3, r3, #8
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d11d      	bne.n	8007fd6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8007f9a:	68bb      	ldr	r3, [r7, #8]
 8007f9c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d004      	beq.n	8007fae <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8007fa4:	693b      	ldr	r3, [r7, #16]
 8007fa6:	f003 0310 	and.w	r3, r3, #16
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d113      	bne.n	8007fd6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d004      	beq.n	8007fc2 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8007fb8:	693b      	ldr	r3, [r7, #16]
 8007fba:	f003 0320 	and.w	r3, r3, #32
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d109      	bne.n	8007fd6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d00c      	beq.n	8007fe6 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8007fcc:	693b      	ldr	r3, [r7, #16]
 8007fce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d007      	beq.n	8007fe6 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f042 0202 	orr.w	r2, r2, #2
 8007fe4:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8007fe6:	68bb      	ldr	r3, [r7, #8]
 8007fe8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d009      	beq.n	8008004 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	687a      	ldr	r2, [r7, #4]
 8007ffe:	430a      	orrs	r2, r1
 8008000:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8008004:	68bb      	ldr	r3, [r7, #8]
 8008006:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800800a:	2b00      	cmp	r3, #0
 800800c:	d009      	beq.n	8008022 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	687a      	ldr	r2, [r7, #4]
 800801c:	430a      	orrs	r2, r1
 800801e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	68ba      	ldr	r2, [r7, #8]
 800802e:	430a      	orrs	r2, r1
 8008030:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 8008032:	2300      	movs	r3, #0
 8008034:	e006      	b.n	8008044 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800803a:	f043 0202 	orr.w	r2, r3, #2
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8008042:	2301      	movs	r3, #1
  }
}
 8008044:	4618      	mov	r0, r3
 8008046:	371c      	adds	r7, #28
 8008048:	46bd      	mov	sp, r7
 800804a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804e:	4770      	bx	lr

08008050 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8008050:	b580      	push	{r7, lr}
 8008052:	b08a      	sub	sp, #40	; 0x28
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
  uint32_t Errors;
  uint32_t ErrorStatusITs;
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800805e:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8008062:	627b      	str	r3, [r7, #36]	; 0x24
  TxEventFifoITs &= hfdcan->Instance->IE;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800806a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800806c:	4013      	ands	r3, r2
 800806e:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008076:	f003 0307 	and.w	r3, r3, #7
 800807a:	623b      	str	r3, [r7, #32]
  RxFifo0ITs &= hfdcan->Instance->IE;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008082:	6a3a      	ldr	r2, [r7, #32]
 8008084:	4013      	ands	r3, r2
 8008086:	623b      	str	r3, [r7, #32]
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800808e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008092:	61fb      	str	r3, [r7, #28]
  RxFifo1ITs &= hfdcan->Instance->IE;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800809a:	69fa      	ldr	r2, [r7, #28]
 800809c:	4013      	ands	r3, r2
 800809e:	61fb      	str	r3, [r7, #28]
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80080a6:	f403 0371 	and.w	r3, r3, #15794176	; 0xf10000
 80080aa:	61bb      	str	r3, [r7, #24]
  Errors &= hfdcan->Instance->IE;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080b2:	69ba      	ldr	r2, [r7, #24]
 80080b4:	4013      	ands	r3, r2
 80080b6:	61bb      	str	r3, [r7, #24]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80080be:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80080c2:	617b      	str	r3, [r7, #20]
  ErrorStatusITs &= hfdcan->Instance->IE;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080ca:	697a      	ldr	r2, [r7, #20]
 80080cc:	4013      	ands	r3, r2
 80080ce:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80080d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d00d      	beq.n	80080fa <HAL_FDCAN_IRQHandler+0xaa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d006      	beq.n	80080fa <HAL_FDCAN_IRQHandler+0xaa>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	2240      	movs	r2, #64	; 0x40
 80080f2:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80080f4:	6878      	ldr	r0, [r7, #4]
 80080f6:	f000 f939 	bl	800836c <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008100:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008104:	2b00      	cmp	r3, #0
 8008106:	d01b      	beq.n	8008140 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800810e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008112:	2b00      	cmp	r3, #0
 8008114:	d014      	beq.n	8008140 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800811e:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008128:	693a      	ldr	r2, [r7, #16]
 800812a:	4013      	ands	r3, r2
 800812c:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008136:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8008138:	6939      	ldr	r1, [r7, #16]
 800813a:	6878      	ldr	r0, [r7, #4]
 800813c:	f000 f8f7 	bl	800832e <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8008140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008142:	2b00      	cmp	r3, #0
 8008144:	d007      	beq.n	8008156 <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800814c:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800814e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008150:	6878      	ldr	r0, [r7, #4]
 8008152:	f000 f8b6 	bl	80082c2 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8008156:	6a3b      	ldr	r3, [r7, #32]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d007      	beq.n	800816c <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	6a3a      	ldr	r2, [r7, #32]
 8008162:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8008164:	6a39      	ldr	r1, [r7, #32]
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f000 f8b6 	bl	80082d8 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 800816c:	69fb      	ldr	r3, [r7, #28]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d007      	beq.n	8008182 <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	69fa      	ldr	r2, [r7, #28]
 8008178:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800817a:	69f9      	ldr	r1, [r7, #28]
 800817c:	6878      	ldr	r0, [r7, #4]
 800817e:	f000 f8b6 	bl	80082ee <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008188:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800818c:	2b00      	cmp	r3, #0
 800818e:	d00e      	beq.n	80081ae <HAL_FDCAN_IRQHandler+0x15e>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008196:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800819a:	2b00      	cmp	r3, #0
 800819c:	d007      	beq.n	80081ae <HAL_FDCAN_IRQHandler+0x15e>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80081a6:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80081a8:	6878      	ldr	r0, [r7, #4]
 80081aa:	f000 f8ab 	bl	8008304 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d01a      	beq.n	80081f2 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d013      	beq.n	80081f2 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80081d2:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80081dc:	68fa      	ldr	r2, [r7, #12]
 80081de:	4013      	ands	r3, r2
 80081e0:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	2280      	movs	r2, #128	; 0x80
 80081e8:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80081ea:	68f9      	ldr	r1, [r7, #12]
 80081ec:	6878      	ldr	r0, [r7, #4]
 80081ee:	f000 f893 	bl	8008318 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d00e      	beq.n	800821e <HAL_FDCAN_IRQHandler+0x1ce>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008206:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800820a:	2b00      	cmp	r3, #0
 800820c:	d007      	beq.n	800821e <HAL_FDCAN_IRQHandler+0x1ce>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008216:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8008218:	6878      	ldr	r0, [r7, #4]
 800821a:	f000 f893 	bl	8008344 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008224:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008228:	2b00      	cmp	r3, #0
 800822a:	d00e      	beq.n	800824a <HAL_FDCAN_IRQHandler+0x1fa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008232:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008236:	2b00      	cmp	r3, #0
 8008238:	d007      	beq.n	800824a <HAL_FDCAN_IRQHandler+0x1fa>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8008242:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8008244:	6878      	ldr	r0, [r7, #4]
 8008246:	f000 f887 	bl	8008358 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008250:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008254:	2b00      	cmp	r3, #0
 8008256:	d011      	beq.n	800827c <HAL_FDCAN_IRQHandler+0x22c>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800825e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008262:	2b00      	cmp	r3, #0
 8008264:	d00a      	beq.n	800827c <HAL_FDCAN_IRQHandler+0x22c>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800826e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008274:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 800827c:	697b      	ldr	r3, [r7, #20]
 800827e:	2b00      	cmp	r3, #0
 8008280:	d007      	beq.n	8008292 <HAL_FDCAN_IRQHandler+0x242>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	697a      	ldr	r2, [r7, #20]
 8008288:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800828a:	6979      	ldr	r1, [r7, #20]
 800828c:	6878      	ldr	r0, [r7, #4]
 800828e:	f000 f881 	bl	8008394 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8008292:	69bb      	ldr	r3, [r7, #24]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d009      	beq.n	80082ac <HAL_FDCAN_IRQHandler+0x25c>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	69ba      	ldr	r2, [r7, #24]
 800829e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80082a4:	69bb      	ldr	r3, [r7, #24]
 80082a6:	431a      	orrs	r2, r3
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d002      	beq.n	80082ba <HAL_FDCAN_IRQHandler+0x26a>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80082b4:	6878      	ldr	r0, [r7, #4]
 80082b6:	f000 f863 	bl	8008380 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80082ba:	bf00      	nop
 80082bc:	3728      	adds	r7, #40	; 0x28
 80082be:	46bd      	mov	sp, r7
 80082c0:	bd80      	pop	{r7, pc}

080082c2 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80082c2:	b480      	push	{r7}
 80082c4:	b083      	sub	sp, #12
 80082c6:	af00      	add	r7, sp, #0
 80082c8:	6078      	str	r0, [r7, #4]
 80082ca:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80082cc:	bf00      	nop
 80082ce:	370c      	adds	r7, #12
 80082d0:	46bd      	mov	sp, r7
 80082d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d6:	4770      	bx	lr

080082d8 <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 80082d8:	b480      	push	{r7}
 80082da:	b083      	sub	sp, #12
 80082dc:	af00      	add	r7, sp, #0
 80082de:	6078      	str	r0, [r7, #4]
 80082e0:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 80082e2:	bf00      	nop
 80082e4:	370c      	adds	r7, #12
 80082e6:	46bd      	mov	sp, r7
 80082e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ec:	4770      	bx	lr

080082ee <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80082ee:	b480      	push	{r7}
 80082f0:	b083      	sub	sp, #12
 80082f2:	af00      	add	r7, sp, #0
 80082f4:	6078      	str	r0, [r7, #4]
 80082f6:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 80082f8:	bf00      	nop
 80082fa:	370c      	adds	r7, #12
 80082fc:	46bd      	mov	sp, r7
 80082fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008302:	4770      	bx	lr

08008304 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8008304:	b480      	push	{r7}
 8008306:	b083      	sub	sp, #12
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800830c:	bf00      	nop
 800830e:	370c      	adds	r7, #12
 8008310:	46bd      	mov	sp, r7
 8008312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008316:	4770      	bx	lr

08008318 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8008318:	b480      	push	{r7}
 800831a:	b083      	sub	sp, #12
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
 8008320:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8008322:	bf00      	nop
 8008324:	370c      	adds	r7, #12
 8008326:	46bd      	mov	sp, r7
 8008328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832c:	4770      	bx	lr

0800832e <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800832e:	b480      	push	{r7}
 8008330:	b083      	sub	sp, #12
 8008332:	af00      	add	r7, sp, #0
 8008334:	6078      	str	r0, [r7, #4]
 8008336:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8008338:	bf00      	nop
 800833a:	370c      	adds	r7, #12
 800833c:	46bd      	mov	sp, r7
 800833e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008342:	4770      	bx	lr

08008344 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8008344:	b480      	push	{r7}
 8008346:	b083      	sub	sp, #12
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800834c:	bf00      	nop
 800834e:	370c      	adds	r7, #12
 8008350:	46bd      	mov	sp, r7
 8008352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008356:	4770      	bx	lr

08008358 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8008358:	b480      	push	{r7}
 800835a:	b083      	sub	sp, #12
 800835c:	af00      	add	r7, sp, #0
 800835e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8008360:	bf00      	nop
 8008362:	370c      	adds	r7, #12
 8008364:	46bd      	mov	sp, r7
 8008366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836a:	4770      	bx	lr

0800836c <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800836c:	b480      	push	{r7}
 800836e:	b083      	sub	sp, #12
 8008370:	af00      	add	r7, sp, #0
 8008372:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8008374:	bf00      	nop
 8008376:	370c      	adds	r7, #12
 8008378:	46bd      	mov	sp, r7
 800837a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837e:	4770      	bx	lr

08008380 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8008380:	b480      	push	{r7}
 8008382:	b083      	sub	sp, #12
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8008388:	bf00      	nop
 800838a:	370c      	adds	r7, #12
 800838c:	46bd      	mov	sp, r7
 800838e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008392:	4770      	bx	lr

08008394 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8008394:	b480      	push	{r7}
 8008396:	b083      	sub	sp, #12
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
 800839c:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 800839e:	bf00      	nop
 80083a0:	370c      	adds	r7, #12
 80083a2:	46bd      	mov	sp, r7
 80083a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a8:	4770      	bx	lr
	...

080083ac <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80083ac:	b480      	push	{r7}
 80083ae:	b085      	sub	sp, #20
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80083b4:	4b30      	ldr	r3, [pc, #192]	; (8008478 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 80083b6:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	4a2f      	ldr	r2, [pc, #188]	; (800847c <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 80083be:	4293      	cmp	r3, r2
 80083c0:	d103      	bne.n	80083ca <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 80083c2:	68bb      	ldr	r3, [r7, #8]
 80083c4:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80083c8:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	4a2c      	ldr	r2, [pc, #176]	; (8008480 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 80083d0:	4293      	cmp	r3, r2
 80083d2:	d103      	bne.n	80083dc <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 80083d4:	68bb      	ldr	r3, [r7, #8]
 80083d6:	f503 63d4 	add.w	r3, r3, #1696	; 0x6a0
 80083da:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	68ba      	ldr	r2, [r7, #8]
 80083e0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80083ea:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083f2:	041a      	lsls	r2, r3, #16
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	430a      	orrs	r2, r1
 80083fa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80083fe:	68bb      	ldr	r3, [r7, #8]
 8008400:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008410:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008418:	061a      	lsls	r2, r3, #24
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	430a      	orrs	r2, r1
 8008420:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8008424:	68bb      	ldr	r3, [r7, #8]
 8008426:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800842e:	68bb      	ldr	r3, [r7, #8]
 8008430:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8008438:	68bb      	ldr	r3, [r7, #8]
 800843a:	f503 7218 	add.w	r2, r3, #608	; 0x260
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8008442:	68bb      	ldr	r3, [r7, #8]
 8008444:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800844c:	68bb      	ldr	r3, [r7, #8]
 800844e:	60fb      	str	r3, [r7, #12]
 8008450:	e005      	b.n	800845e <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	2200      	movs	r2, #0
 8008456:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	3304      	adds	r3, #4
 800845c:	60fb      	str	r3, [r7, #12]
 800845e:	68bb      	ldr	r3, [r7, #8]
 8008460:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008464:	68fa      	ldr	r2, [r7, #12]
 8008466:	429a      	cmp	r2, r3
 8008468:	d3f3      	bcc.n	8008452 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 800846a:	bf00      	nop
 800846c:	bf00      	nop
 800846e:	3714      	adds	r7, #20
 8008470:	46bd      	mov	sp, r7
 8008472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008476:	4770      	bx	lr
 8008478:	4000a400 	.word	0x4000a400
 800847c:	40006800 	.word	0x40006800
 8008480:	40006c00 	.word	0x40006c00

08008484 <HAL_FLASH_Program>:
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8008484:	b580      	push	{r7, lr}
 8008486:	b086      	sub	sp, #24
 8008488:	af00      	add	r7, sp, #0
 800848a:	60f8      	str	r0, [r7, #12]
 800848c:	60b9      	str	r1, [r7, #8]
 800848e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8008492:	2300      	movs	r3, #0
 8008494:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8008496:	4b24      	ldr	r3, [pc, #144]	; (8008528 <HAL_FLASH_Program+0xa4>)
 8008498:	781b      	ldrb	r3, [r3, #0]
 800849a:	2b01      	cmp	r3, #1
 800849c:	d101      	bne.n	80084a2 <HAL_FLASH_Program+0x1e>
 800849e:	2302      	movs	r3, #2
 80084a0:	e03e      	b.n	8008520 <HAL_FLASH_Program+0x9c>
 80084a2:	4b21      	ldr	r3, [pc, #132]	; (8008528 <HAL_FLASH_Program+0xa4>)
 80084a4:	2201      	movs	r2, #1
 80084a6:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80084a8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80084ac:	f000 f8be 	bl	800862c <FLASH_WaitForLastOperation>
 80084b0:	4603      	mov	r3, r0
 80084b2:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80084b4:	7dfb      	ldrb	r3, [r7, #23]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d12e      	bne.n	8008518 <HAL_FLASH_Program+0x94>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80084ba:	4b1b      	ldr	r3, [pc, #108]	; (8008528 <HAL_FLASH_Program+0xa4>)
 80084bc:	2200      	movs	r2, #0
 80084be:	605a      	str	r2, [r3, #4]

    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d107      	bne.n	80084d6 <HAL_FLASH_Program+0x52>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 80084c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80084ca:	68b8      	ldr	r0, [r7, #8]
 80084cc:	f000 f902 	bl	80086d4 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 80084d0:	2301      	movs	r3, #1
 80084d2:	613b      	str	r3, [r7, #16]
 80084d4:	e010      	b.n	80084f8 <HAL_FLASH_Program+0x74>
    }
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	2b01      	cmp	r3, #1
 80084da:	d002      	beq.n	80084e2 <HAL_FLASH_Program+0x5e>
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	2b02      	cmp	r3, #2
 80084e0:	d10a      	bne.n	80084f8 <HAL_FLASH_Program+0x74>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	4619      	mov	r1, r3
 80084e6:	68b8      	ldr	r0, [r7, #8]
 80084e8:	f000 f91a 	bl	8008720 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	2b02      	cmp	r3, #2
 80084f0:	d102      	bne.n	80084f8 <HAL_FLASH_Program+0x74>
      {
        prog_bit = FLASH_CR_FSTPG;
 80084f2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80084f6:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80084f8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80084fc:	f000 f896 	bl	800862c <FLASH_WaitForLastOperation>
 8008500:	4603      	mov	r3, r0
 8008502:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8008504:	693b      	ldr	r3, [r7, #16]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d006      	beq.n	8008518 <HAL_FLASH_Program+0x94>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 800850a:	4b08      	ldr	r3, [pc, #32]	; (800852c <HAL_FLASH_Program+0xa8>)
 800850c:	695a      	ldr	r2, [r3, #20]
 800850e:	693b      	ldr	r3, [r7, #16]
 8008510:	43db      	mvns	r3, r3
 8008512:	4906      	ldr	r1, [pc, #24]	; (800852c <HAL_FLASH_Program+0xa8>)
 8008514:	4013      	ands	r3, r2
 8008516:	614b      	str	r3, [r1, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8008518:	4b03      	ldr	r3, [pc, #12]	; (8008528 <HAL_FLASH_Program+0xa4>)
 800851a:	2200      	movs	r2, #0
 800851c:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 800851e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008520:	4618      	mov	r0, r3
 8008522:	3718      	adds	r7, #24
 8008524:	46bd      	mov	sp, r7
 8008526:	bd80      	pop	{r7, pc}
 8008528:	2000000c 	.word	0x2000000c
 800852c:	40022000 	.word	0x40022000

08008530 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8008530:	b480      	push	{r7}
 8008532:	b083      	sub	sp, #12
 8008534:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8008536:	2300      	movs	r3, #0
 8008538:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800853a:	4b0b      	ldr	r3, [pc, #44]	; (8008568 <HAL_FLASH_Unlock+0x38>)
 800853c:	695b      	ldr	r3, [r3, #20]
 800853e:	2b00      	cmp	r3, #0
 8008540:	da0b      	bge.n	800855a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8008542:	4b09      	ldr	r3, [pc, #36]	; (8008568 <HAL_FLASH_Unlock+0x38>)
 8008544:	4a09      	ldr	r2, [pc, #36]	; (800856c <HAL_FLASH_Unlock+0x3c>)
 8008546:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8008548:	4b07      	ldr	r3, [pc, #28]	; (8008568 <HAL_FLASH_Unlock+0x38>)
 800854a:	4a09      	ldr	r2, [pc, #36]	; (8008570 <HAL_FLASH_Unlock+0x40>)
 800854c:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800854e:	4b06      	ldr	r3, [pc, #24]	; (8008568 <HAL_FLASH_Unlock+0x38>)
 8008550:	695b      	ldr	r3, [r3, #20]
 8008552:	2b00      	cmp	r3, #0
 8008554:	da01      	bge.n	800855a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8008556:	2301      	movs	r3, #1
 8008558:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800855a:	79fb      	ldrb	r3, [r7, #7]
}
 800855c:	4618      	mov	r0, r3
 800855e:	370c      	adds	r7, #12
 8008560:	46bd      	mov	sp, r7
 8008562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008566:	4770      	bx	lr
 8008568:	40022000 	.word	0x40022000
 800856c:	45670123 	.word	0x45670123
 8008570:	cdef89ab 	.word	0xcdef89ab

08008574 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8008574:	b480      	push	{r7}
 8008576:	b083      	sub	sp, #12
 8008578:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 800857a:	2301      	movs	r3, #1
 800857c:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800857e:	4b09      	ldr	r3, [pc, #36]	; (80085a4 <HAL_FLASH_Lock+0x30>)
 8008580:	695b      	ldr	r3, [r3, #20]
 8008582:	4a08      	ldr	r2, [pc, #32]	; (80085a4 <HAL_FLASH_Lock+0x30>)
 8008584:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008588:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800858a:	4b06      	ldr	r3, [pc, #24]	; (80085a4 <HAL_FLASH_Lock+0x30>)
 800858c:	695b      	ldr	r3, [r3, #20]
 800858e:	2b00      	cmp	r3, #0
 8008590:	da01      	bge.n	8008596 <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 8008592:	2300      	movs	r3, #0
 8008594:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8008596:	79fb      	ldrb	r3, [r7, #7]
}
 8008598:	4618      	mov	r0, r3
 800859a:	370c      	adds	r7, #12
 800859c:	46bd      	mov	sp, r7
 800859e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a2:	4770      	bx	lr
 80085a4:	40022000 	.word	0x40022000

080085a8 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Bytes Registers access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 80085a8:	b480      	push	{r7}
 80085aa:	b083      	sub	sp, #12
 80085ac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80085ae:	2300      	movs	r3, #0
 80085b0:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U)
 80085b2:	4b0d      	ldr	r3, [pc, #52]	; (80085e8 <HAL_FLASH_OB_Unlock+0x40>)
 80085b4:	695b      	ldr	r3, [r3, #20]
 80085b6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d00d      	beq.n	80085da <HAL_FLASH_OB_Unlock+0x32>
  {
    /* Authorizes the Option Byte register programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 80085be:	4b0a      	ldr	r3, [pc, #40]	; (80085e8 <HAL_FLASH_OB_Unlock+0x40>)
 80085c0:	4a0a      	ldr	r2, [pc, #40]	; (80085ec <HAL_FLASH_OB_Unlock+0x44>)
 80085c2:	60da      	str	r2, [r3, #12]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 80085c4:	4b08      	ldr	r3, [pc, #32]	; (80085e8 <HAL_FLASH_OB_Unlock+0x40>)
 80085c6:	4a0a      	ldr	r2, [pc, #40]	; (80085f0 <HAL_FLASH_OB_Unlock+0x48>)
 80085c8:	60da      	str	r2, [r3, #12]

    /* verify option bytes are unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U)
 80085ca:	4b07      	ldr	r3, [pc, #28]	; (80085e8 <HAL_FLASH_OB_Unlock+0x40>)
 80085cc:	695b      	ldr	r3, [r3, #20]
 80085ce:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d001      	beq.n	80085da <HAL_FLASH_OB_Unlock+0x32>
    {
      status = HAL_ERROR;
 80085d6:	2301      	movs	r3, #1
 80085d8:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80085da:	79fb      	ldrb	r3, [r7, #7]
}
 80085dc:	4618      	mov	r0, r3
 80085de:	370c      	adds	r7, #12
 80085e0:	46bd      	mov	sp, r7
 80085e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e6:	4770      	bx	lr
 80085e8:	40022000 	.word	0x40022000
 80085ec:	08192a3b 	.word	0x08192a3b
 80085f0:	4c5d6e7f 	.word	0x4c5d6e7f

080085f4 <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Bytes Registers access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 80085f4:	b480      	push	{r7}
 80085f6:	b083      	sub	sp, #12
 80085f8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 80085fa:	2301      	movs	r3, #1
 80085fc:	71fb      	strb	r3, [r7, #7]

  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_OPTLOCK);
 80085fe:	4b0a      	ldr	r3, [pc, #40]	; (8008628 <HAL_FLASH_OB_Lock+0x34>)
 8008600:	695b      	ldr	r3, [r3, #20]
 8008602:	4a09      	ldr	r2, [pc, #36]	; (8008628 <HAL_FLASH_OB_Lock+0x34>)
 8008604:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008608:	6153      	str	r3, [r2, #20]

  /* Verify option bytes are locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U)
 800860a:	4b07      	ldr	r3, [pc, #28]	; (8008628 <HAL_FLASH_OB_Lock+0x34>)
 800860c:	695b      	ldr	r3, [r3, #20]
 800860e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008612:	2b00      	cmp	r3, #0
 8008614:	d001      	beq.n	800861a <HAL_FLASH_OB_Lock+0x26>
  {
    status = HAL_OK;
 8008616:	2300      	movs	r3, #0
 8008618:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800861a:	79fb      	ldrb	r3, [r7, #7]
}
 800861c:	4618      	mov	r0, r3
 800861e:	370c      	adds	r7, #12
 8008620:	46bd      	mov	sp, r7
 8008622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008626:	4770      	bx	lr
 8008628:	40022000 	.word	0x40022000

0800862c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout.
  * @retval HAL_Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b084      	sub	sp, #16
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8008634:	f7fd fcb0 	bl	8005f98 <HAL_GetTick>
 8008638:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800863a:	e009      	b.n	8008650 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 800863c:	f7fd fcac 	bl	8005f98 <HAL_GetTick>
 8008640:	4602      	mov	r2, r0
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	1ad3      	subs	r3, r2, r3
 8008646:	687a      	ldr	r2, [r7, #4]
 8008648:	429a      	cmp	r2, r3
 800864a:	d201      	bcs.n	8008650 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 800864c:	2303      	movs	r3, #3
 800864e:	e038      	b.n	80086c2 <FLASH_WaitForLastOperation+0x96>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8008650:	4b1e      	ldr	r3, [pc, #120]	; (80086cc <FLASH_WaitForLastOperation+0xa0>)
 8008652:	691b      	ldr	r3, [r3, #16]
 8008654:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008658:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800865c:	d0ee      	beq.n	800863c <FLASH_WaitForLastOperation+0x10>
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 800865e:	4b1b      	ldr	r3, [pc, #108]	; (80086cc <FLASH_WaitForLastOperation+0xa0>)
 8008660:	691a      	ldr	r2, [r3, #16]
 8008662:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 8008666:	4013      	ands	r3, r2
 8008668:	60bb      	str	r3, [r7, #8]
  if (error != 0u)
 800866a:	68bb      	ldr	r3, [r7, #8]
 800866c:	2b00      	cmp	r3, #0
 800866e:	d01e      	beq.n	80086ae <FLASH_WaitForLastOperation+0x82>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
 8008670:	4b17      	ldr	r3, [pc, #92]	; (80086d0 <FLASH_WaitForLastOperation+0xa4>)
 8008672:	685a      	ldr	r2, [r3, #4]
 8008674:	68bb      	ldr	r3, [r7, #8]
 8008676:	4313      	orrs	r3, r2
 8008678:	4a15      	ldr	r2, [pc, #84]	; (80086d0 <FLASH_WaitForLastOperation+0xa4>)
 800867a:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 800867c:	68bb      	ldr	r3, [r7, #8]
 800867e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008682:	2b00      	cmp	r3, #0
 8008684:	d007      	beq.n	8008696 <FLASH_WaitForLastOperation+0x6a>
 8008686:	4b11      	ldr	r3, [pc, #68]	; (80086cc <FLASH_WaitForLastOperation+0xa0>)
 8008688:	699a      	ldr	r2, [r3, #24]
 800868a:	68bb      	ldr	r3, [r7, #8]
 800868c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008690:	490e      	ldr	r1, [pc, #56]	; (80086cc <FLASH_WaitForLastOperation+0xa0>)
 8008692:	4313      	orrs	r3, r2
 8008694:	618b      	str	r3, [r1, #24]
 8008696:	68bb      	ldr	r3, [r7, #8]
 8008698:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800869c:	2b00      	cmp	r3, #0
 800869e:	d004      	beq.n	80086aa <FLASH_WaitForLastOperation+0x7e>
 80086a0:	4a0a      	ldr	r2, [pc, #40]	; (80086cc <FLASH_WaitForLastOperation+0xa0>)
 80086a2:	68bb      	ldr	r3, [r7, #8]
 80086a4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80086a8:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 80086aa:	2301      	movs	r3, #1
 80086ac:	e009      	b.n	80086c2 <FLASH_WaitForLastOperation+0x96>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80086ae:	4b07      	ldr	r3, [pc, #28]	; (80086cc <FLASH_WaitForLastOperation+0xa0>)
 80086b0:	691b      	ldr	r3, [r3, #16]
 80086b2:	f003 0301 	and.w	r3, r3, #1
 80086b6:	2b01      	cmp	r3, #1
 80086b8:	d102      	bne.n	80086c0 <FLASH_WaitForLastOperation+0x94>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80086ba:	4b04      	ldr	r3, [pc, #16]	; (80086cc <FLASH_WaitForLastOperation+0xa0>)
 80086bc:	2201      	movs	r2, #1
 80086be:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 80086c0:	2300      	movs	r3, #0
}
 80086c2:	4618      	mov	r0, r3
 80086c4:	3710      	adds	r7, #16
 80086c6:	46bd      	mov	sp, r7
 80086c8:	bd80      	pop	{r7, pc}
 80086ca:	bf00      	nop
 80086cc:	40022000 	.word	0x40022000
 80086d0:	2000000c 	.word	0x2000000c

080086d4 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80086d4:	b480      	push	{r7}
 80086d6:	b085      	sub	sp, #20
 80086d8:	af00      	add	r7, sp, #0
 80086da:	60f8      	str	r0, [r7, #12]
 80086dc:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80086e0:	4b0e      	ldr	r3, [pc, #56]	; (800871c <FLASH_Program_DoubleWord+0x48>)
 80086e2:	695b      	ldr	r3, [r3, #20]
 80086e4:	4a0d      	ldr	r2, [pc, #52]	; (800871c <FLASH_Program_DoubleWord+0x48>)
 80086e6:	f043 0301 	orr.w	r3, r3, #1
 80086ea:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	683a      	ldr	r2, [r7, #0]
 80086f0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80086f2:	f3bf 8f6f 	isb	sy
}
 80086f6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 80086f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80086fc:	f04f 0200 	mov.w	r2, #0
 8008700:	f04f 0300 	mov.w	r3, #0
 8008704:	000a      	movs	r2, r1
 8008706:	2300      	movs	r3, #0
 8008708:	68f9      	ldr	r1, [r7, #12]
 800870a:	3104      	adds	r1, #4
 800870c:	4613      	mov	r3, r2
 800870e:	600b      	str	r3, [r1, #0]
}
 8008710:	bf00      	nop
 8008712:	3714      	adds	r7, #20
 8008714:	46bd      	mov	sp, r7
 8008716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871a:	4770      	bx	lr
 800871c:	40022000 	.word	0x40022000

08008720 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8008720:	b480      	push	{r7}
 8008722:	b089      	sub	sp, #36	; 0x24
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
 8008728:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 800872a:	2340      	movs	r3, #64	; 0x40
 800872c:	77fb      	strb	r3, [r7, #31]
  uint32_t *dest_addr = (uint32_t *)Address;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	61bb      	str	r3, [r7, #24]
  uint32_t *src_addr = (uint32_t *)DataAddress;
 8008732:	683b      	ldr	r3, [r7, #0]
 8008734:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8008736:	4b14      	ldr	r3, [pc, #80]	; (8008788 <FLASH_Program_Fast+0x68>)
 8008738:	695b      	ldr	r3, [r3, #20]
 800873a:	4a13      	ldr	r2, [pc, #76]	; (8008788 <FLASH_Program_Fast+0x68>)
 800873c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008740:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008742:	f3ef 8310 	mrs	r3, PRIMASK
 8008746:	60fb      	str	r3, [r7, #12]
  return(result);
 8008748:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 800874a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800874c:	b672      	cpsid	i
}
 800874e:	bf00      	nop
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 8008750:	697b      	ldr	r3, [r7, #20]
 8008752:	681a      	ldr	r2, [r3, #0]
 8008754:	69bb      	ldr	r3, [r7, #24]
 8008756:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8008758:	69bb      	ldr	r3, [r7, #24]
 800875a:	3304      	adds	r3, #4
 800875c:	61bb      	str	r3, [r7, #24]
    src_addr++;
 800875e:	697b      	ldr	r3, [r7, #20]
 8008760:	3304      	adds	r3, #4
 8008762:	617b      	str	r3, [r7, #20]
    row_index--;
 8008764:	7ffb      	ldrb	r3, [r7, #31]
 8008766:	3b01      	subs	r3, #1
 8008768:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 800876a:	7ffb      	ldrb	r3, [r7, #31]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d1ef      	bne.n	8008750 <FLASH_Program_Fast+0x30>
 8008770:	693b      	ldr	r3, [r7, #16]
 8008772:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008774:	68bb      	ldr	r3, [r7, #8]
 8008776:	f383 8810 	msr	PRIMASK, r3
}
 800877a:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 800877c:	bf00      	nop
 800877e:	3724      	adds	r7, #36	; 0x24
 8008780:	46bd      	mov	sp, r7
 8008782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008786:	4770      	bx	lr
 8008788:	40022000 	.word	0x40022000

0800878c <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 800878c:	b580      	push	{r7, lr}
 800878e:	b084      	sub	sp, #16
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
 8008794:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8008796:	4b4c      	ldr	r3, [pc, #304]	; (80088c8 <HAL_FLASHEx_Erase+0x13c>)
 8008798:	781b      	ldrb	r3, [r3, #0]
 800879a:	2b01      	cmp	r3, #1
 800879c:	d101      	bne.n	80087a2 <HAL_FLASHEx_Erase+0x16>
 800879e:	2302      	movs	r3, #2
 80087a0:	e08d      	b.n	80088be <HAL_FLASHEx_Erase+0x132>
 80087a2:	4b49      	ldr	r3, [pc, #292]	; (80088c8 <HAL_FLASHEx_Erase+0x13c>)
 80087a4:	2201      	movs	r2, #1
 80087a6:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80087a8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80087ac:	f7ff ff3e 	bl	800862c <FLASH_WaitForLastOperation>
 80087b0:	4603      	mov	r3, r0
 80087b2:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80087b4:	7bfb      	ldrb	r3, [r7, #15]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d17d      	bne.n	80088b6 <HAL_FLASHEx_Erase+0x12a>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80087ba:	4b43      	ldr	r3, [pc, #268]	; (80088c8 <HAL_FLASHEx_Erase+0x13c>)
 80087bc:	2200      	movs	r2, #0
 80087be:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80087c0:	4b42      	ldr	r3, [pc, #264]	; (80088cc <HAL_FLASHEx_Erase+0x140>)
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d019      	beq.n	8008800 <HAL_FLASHEx_Erase+0x74>
    {
      /* Disable instruction cache  */
      __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80087cc:	4b3f      	ldr	r3, [pc, #252]	; (80088cc <HAL_FLASHEx_Erase+0x140>)
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	4a3e      	ldr	r2, [pc, #248]	; (80088cc <HAL_FLASHEx_Erase+0x140>)
 80087d2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80087d6:	6013      	str	r3, [r2, #0]

      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80087d8:	4b3c      	ldr	r3, [pc, #240]	; (80088cc <HAL_FLASHEx_Erase+0x140>)
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d009      	beq.n	80087f8 <HAL_FLASHEx_Erase+0x6c>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 80087e4:	4b39      	ldr	r3, [pc, #228]	; (80088cc <HAL_FLASHEx_Erase+0x140>)
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	4a38      	ldr	r2, [pc, #224]	; (80088cc <HAL_FLASHEx_Erase+0x140>)
 80087ea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80087ee:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 80087f0:	4b35      	ldr	r3, [pc, #212]	; (80088c8 <HAL_FLASHEx_Erase+0x13c>)
 80087f2:	2203      	movs	r2, #3
 80087f4:	771a      	strb	r2, [r3, #28]
 80087f6:	e016      	b.n	8008826 <HAL_FLASHEx_Erase+0x9a>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 80087f8:	4b33      	ldr	r3, [pc, #204]	; (80088c8 <HAL_FLASHEx_Erase+0x13c>)
 80087fa:	2201      	movs	r2, #1
 80087fc:	771a      	strb	r2, [r3, #28]
 80087fe:	e012      	b.n	8008826 <HAL_FLASHEx_Erase+0x9a>
      }
    }
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8008800:	4b32      	ldr	r3, [pc, #200]	; (80088cc <HAL_FLASHEx_Erase+0x140>)
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008808:	2b00      	cmp	r3, #0
 800880a:	d009      	beq.n	8008820 <HAL_FLASHEx_Erase+0x94>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 800880c:	4b2f      	ldr	r3, [pc, #188]	; (80088cc <HAL_FLASHEx_Erase+0x140>)
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	4a2e      	ldr	r2, [pc, #184]	; (80088cc <HAL_FLASHEx_Erase+0x140>)
 8008812:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008816:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8008818:	4b2b      	ldr	r3, [pc, #172]	; (80088c8 <HAL_FLASHEx_Erase+0x13c>)
 800881a:	2202      	movs	r2, #2
 800881c:	771a      	strb	r2, [r3, #28]
 800881e:	e002      	b.n	8008826 <HAL_FLASHEx_Erase+0x9a>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8008820:	4b29      	ldr	r3, [pc, #164]	; (80088c8 <HAL_FLASHEx_Erase+0x13c>)
 8008822:	2200      	movs	r2, #0
 8008824:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	2b01      	cmp	r3, #1
 800882c:	d113      	bne.n	8008856 <HAL_FLASHEx_Erase+0xca>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	685b      	ldr	r3, [r3, #4]
 8008832:	4618      	mov	r0, r3
 8008834:	f000 f84c 	bl	80088d0 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008838:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800883c:	f7ff fef6 	bl	800862c <FLASH_WaitForLastOperation>
 8008840:	4603      	mov	r3, r0
 8008842:	73fb      	strb	r3, [r7, #15]

#if defined (FLASH_OPTR_DBANK)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8008844:	4b21      	ldr	r3, [pc, #132]	; (80088cc <HAL_FLASHEx_Erase+0x140>)
 8008846:	695b      	ldr	r3, [r3, #20]
 8008848:	4a20      	ldr	r2, [pc, #128]	; (80088cc <HAL_FLASHEx_Erase+0x140>)
 800884a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800884e:	f023 0304 	bic.w	r3, r3, #4
 8008852:	6153      	str	r3, [r2, #20]
 8008854:	e02d      	b.n	80088b2 <HAL_FLASHEx_Erase+0x126>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8008856:	683b      	ldr	r3, [r7, #0]
 8008858:	f04f 32ff 	mov.w	r2, #4294967295
 800885c:	601a      	str	r2, [r3, #0]

      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	689b      	ldr	r3, [r3, #8]
 8008862:	60bb      	str	r3, [r7, #8]
 8008864:	e01d      	b.n	80088a2 <HAL_FLASHEx_Erase+0x116>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	685b      	ldr	r3, [r3, #4]
 800886a:	4619      	mov	r1, r3
 800886c:	68b8      	ldr	r0, [r7, #8]
 800886e:	f000 f867 	bl	8008940 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008872:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008876:	f7ff fed9 	bl	800862c <FLASH_WaitForLastOperation>
 800887a:	4603      	mov	r3, r0
 800887c:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 800887e:	4b13      	ldr	r3, [pc, #76]	; (80088cc <HAL_FLASHEx_Erase+0x140>)
 8008880:	695b      	ldr	r3, [r3, #20]
 8008882:	4a12      	ldr	r2, [pc, #72]	; (80088cc <HAL_FLASHEx_Erase+0x140>)
 8008884:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 8008888:	f023 0302 	bic.w	r3, r3, #2
 800888c:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 800888e:	7bfb      	ldrb	r3, [r7, #15]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d003      	beq.n	800889c <HAL_FLASHEx_Erase+0x110>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	68ba      	ldr	r2, [r7, #8]
 8008898:	601a      	str	r2, [r3, #0]
          break;
 800889a:	e00a      	b.n	80088b2 <HAL_FLASHEx_Erase+0x126>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800889c:	68bb      	ldr	r3, [r7, #8]
 800889e:	3301      	adds	r3, #1
 80088a0:	60bb      	str	r3, [r7, #8]
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	689a      	ldr	r2, [r3, #8]
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	68db      	ldr	r3, [r3, #12]
 80088aa:	4413      	add	r3, r2
 80088ac:	68ba      	ldr	r2, [r7, #8]
 80088ae:	429a      	cmp	r2, r3
 80088b0:	d3d9      	bcc.n	8008866 <HAL_FLASHEx_Erase+0xda>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80088b2:	f000 f889 	bl	80089c8 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80088b6:	4b04      	ldr	r3, [pc, #16]	; (80088c8 <HAL_FLASHEx_Erase+0x13c>)
 80088b8:	2200      	movs	r2, #0
 80088ba:	701a      	strb	r2, [r3, #0]

  return status;
 80088bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80088be:	4618      	mov	r0, r3
 80088c0:	3710      	adds	r7, #16
 80088c2:	46bd      	mov	sp, r7
 80088c4:	bd80      	pop	{r7, pc}
 80088c6:	bf00      	nop
 80088c8:	2000000c 	.word	0x2000000c
 80088cc:	40022000 	.word	0x40022000

080088d0 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80088d0:	b480      	push	{r7}
 80088d2:	b083      	sub	sp, #12
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	6078      	str	r0, [r7, #4]
#if defined (FLASH_OPTR_DBANK)
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) != 0U)
 80088d8:	4b18      	ldr	r3, [pc, #96]	; (800893c <FLASH_MassErase+0x6c>)
 80088da:	6a1b      	ldr	r3, [r3, #32]
 80088dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d016      	beq.n	8008912 <FLASH_MassErase+0x42>
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if ((Banks & FLASH_BANK_1) != 0U)
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	f003 0301 	and.w	r3, r3, #1
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d005      	beq.n	80088fa <FLASH_MassErase+0x2a>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 80088ee:	4b13      	ldr	r3, [pc, #76]	; (800893c <FLASH_MassErase+0x6c>)
 80088f0:	695b      	ldr	r3, [r3, #20]
 80088f2:	4a12      	ldr	r2, [pc, #72]	; (800893c <FLASH_MassErase+0x6c>)
 80088f4:	f043 0304 	orr.w	r3, r3, #4
 80088f8:	6153      	str	r3, [r2, #20]
    }

#if defined (FLASH_OPTR_DBANK)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if ((Banks & FLASH_BANK_2) != 0U)
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	f003 0302 	and.w	r3, r3, #2
 8008900:	2b00      	cmp	r3, #0
 8008902:	d00e      	beq.n	8008922 <FLASH_MassErase+0x52>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 8008904:	4b0d      	ldr	r3, [pc, #52]	; (800893c <FLASH_MassErase+0x6c>)
 8008906:	695b      	ldr	r3, [r3, #20]
 8008908:	4a0c      	ldr	r2, [pc, #48]	; (800893c <FLASH_MassErase+0x6c>)
 800890a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800890e:	6153      	str	r3, [r2, #20]
 8008910:	e007      	b.n	8008922 <FLASH_MassErase+0x52>
#endif
  }
#if defined (FLASH_OPTR_DBANK)
  else
  {
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8008912:	4b0a      	ldr	r3, [pc, #40]	; (800893c <FLASH_MassErase+0x6c>)
 8008914:	695b      	ldr	r3, [r3, #20]
 8008916:	4a09      	ldr	r2, [pc, #36]	; (800893c <FLASH_MassErase+0x6c>)
 8008918:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800891c:	f043 0304 	orr.w	r3, r3, #4
 8008920:	6153      	str	r3, [r2, #20]
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8008922:	4b06      	ldr	r3, [pc, #24]	; (800893c <FLASH_MassErase+0x6c>)
 8008924:	695b      	ldr	r3, [r3, #20]
 8008926:	4a05      	ldr	r2, [pc, #20]	; (800893c <FLASH_MassErase+0x6c>)
 8008928:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800892c:	6153      	str	r3, [r2, #20]
}
 800892e:	bf00      	nop
 8008930:	370c      	adds	r7, #12
 8008932:	46bd      	mov	sp, r7
 8008934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008938:	4770      	bx	lr
 800893a:	bf00      	nop
 800893c:	40022000 	.word	0x40022000

08008940 <FLASH_PageErase>:
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8008940:	b480      	push	{r7}
 8008942:	b083      	sub	sp, #12
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
 8008948:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_PAGE(Page));

#if defined (FLASH_OPTR_DBANK)
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 800894a:	4b1e      	ldr	r3, [pc, #120]	; (80089c4 <FLASH_PageErase+0x84>)
 800894c:	6a1b      	ldr	r3, [r3, #32]
 800894e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008952:	2b00      	cmp	r3, #0
 8008954:	d106      	bne.n	8008964 <FLASH_PageErase+0x24>
  {
    CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8008956:	4b1b      	ldr	r3, [pc, #108]	; (80089c4 <FLASH_PageErase+0x84>)
 8008958:	695b      	ldr	r3, [r3, #20]
 800895a:	4a1a      	ldr	r2, [pc, #104]	; (80089c4 <FLASH_PageErase+0x84>)
 800895c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008960:	6153      	str	r3, [r2, #20]
 8008962:	e011      	b.n	8008988 <FLASH_PageErase+0x48>
  }
  else
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if ((Banks & FLASH_BANK_1) != 0U)
 8008964:	683b      	ldr	r3, [r7, #0]
 8008966:	f003 0301 	and.w	r3, r3, #1
 800896a:	2b00      	cmp	r3, #0
 800896c:	d006      	beq.n	800897c <FLASH_PageErase+0x3c>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 800896e:	4b15      	ldr	r3, [pc, #84]	; (80089c4 <FLASH_PageErase+0x84>)
 8008970:	695b      	ldr	r3, [r3, #20]
 8008972:	4a14      	ldr	r2, [pc, #80]	; (80089c4 <FLASH_PageErase+0x84>)
 8008974:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008978:	6153      	str	r3, [r2, #20]
 800897a:	e005      	b.n	8008988 <FLASH_PageErase+0x48>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 800897c:	4b11      	ldr	r3, [pc, #68]	; (80089c4 <FLASH_PageErase+0x84>)
 800897e:	695b      	ldr	r3, [r3, #20]
 8008980:	4a10      	ldr	r2, [pc, #64]	; (80089c4 <FLASH_PageErase+0x84>)
 8008982:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008986:	6153      	str	r3, [r2, #20]
    }
  }
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8008988:	4b0e      	ldr	r3, [pc, #56]	; (80089c4 <FLASH_PageErase+0x84>)
 800898a:	695b      	ldr	r3, [r3, #20]
 800898c:	f423 727e 	bic.w	r2, r3, #1016	; 0x3f8
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	00db      	lsls	r3, r3, #3
 8008994:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 8008998:	490a      	ldr	r1, [pc, #40]	; (80089c4 <FLASH_PageErase+0x84>)
 800899a:	4313      	orrs	r3, r2
 800899c:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 800899e:	4b09      	ldr	r3, [pc, #36]	; (80089c4 <FLASH_PageErase+0x84>)
 80089a0:	695b      	ldr	r3, [r3, #20]
 80089a2:	4a08      	ldr	r2, [pc, #32]	; (80089c4 <FLASH_PageErase+0x84>)
 80089a4:	f043 0302 	orr.w	r3, r3, #2
 80089a8:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80089aa:	4b06      	ldr	r3, [pc, #24]	; (80089c4 <FLASH_PageErase+0x84>)
 80089ac:	695b      	ldr	r3, [r3, #20]
 80089ae:	4a05      	ldr	r2, [pc, #20]	; (80089c4 <FLASH_PageErase+0x84>)
 80089b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80089b4:	6153      	str	r3, [r2, #20]
}
 80089b6:	bf00      	nop
 80089b8:	370c      	adds	r7, #12
 80089ba:	46bd      	mov	sp, r7
 80089bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c0:	4770      	bx	lr
 80089c2:	bf00      	nop
 80089c4:	40022000 	.word	0x40022000

080089c8 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80089c8:	b480      	push	{r7}
 80089ca:	b083      	sub	sp, #12
 80089cc:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 80089ce:	4b1e      	ldr	r3, [pc, #120]	; (8008a48 <FLASH_FlushCaches+0x80>)
 80089d0:	7f1b      	ldrb	r3, [r3, #28]
 80089d2:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 80089d4:	79fb      	ldrb	r3, [r7, #7]
 80089d6:	2b01      	cmp	r3, #1
 80089d8:	d002      	beq.n	80089e0 <FLASH_FlushCaches+0x18>
 80089da:	79fb      	ldrb	r3, [r7, #7]
 80089dc:	2b03      	cmp	r3, #3
 80089de:	d111      	bne.n	8008a04 <FLASH_FlushCaches+0x3c>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80089e0:	4b1a      	ldr	r3, [pc, #104]	; (8008a4c <FLASH_FlushCaches+0x84>)
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	4a19      	ldr	r2, [pc, #100]	; (8008a4c <FLASH_FlushCaches+0x84>)
 80089e6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80089ea:	6013      	str	r3, [r2, #0]
 80089ec:	4b17      	ldr	r3, [pc, #92]	; (8008a4c <FLASH_FlushCaches+0x84>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	4a16      	ldr	r2, [pc, #88]	; (8008a4c <FLASH_FlushCaches+0x84>)
 80089f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80089f6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80089f8:	4b14      	ldr	r3, [pc, #80]	; (8008a4c <FLASH_FlushCaches+0x84>)
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	4a13      	ldr	r2, [pc, #76]	; (8008a4c <FLASH_FlushCaches+0x84>)
 80089fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008a02:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8008a04:	79fb      	ldrb	r3, [r7, #7]
 8008a06:	2b02      	cmp	r3, #2
 8008a08:	d002      	beq.n	8008a10 <FLASH_FlushCaches+0x48>
 8008a0a:	79fb      	ldrb	r3, [r7, #7]
 8008a0c:	2b03      	cmp	r3, #3
 8008a0e:	d111      	bne.n	8008a34 <FLASH_FlushCaches+0x6c>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8008a10:	4b0e      	ldr	r3, [pc, #56]	; (8008a4c <FLASH_FlushCaches+0x84>)
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	4a0d      	ldr	r2, [pc, #52]	; (8008a4c <FLASH_FlushCaches+0x84>)
 8008a16:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008a1a:	6013      	str	r3, [r2, #0]
 8008a1c:	4b0b      	ldr	r3, [pc, #44]	; (8008a4c <FLASH_FlushCaches+0x84>)
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	4a0a      	ldr	r2, [pc, #40]	; (8008a4c <FLASH_FlushCaches+0x84>)
 8008a22:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008a26:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8008a28:	4b08      	ldr	r3, [pc, #32]	; (8008a4c <FLASH_FlushCaches+0x84>)
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	4a07      	ldr	r2, [pc, #28]	; (8008a4c <FLASH_FlushCaches+0x84>)
 8008a2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008a32:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8008a34:	4b04      	ldr	r3, [pc, #16]	; (8008a48 <FLASH_FlushCaches+0x80>)
 8008a36:	2200      	movs	r2, #0
 8008a38:	771a      	strb	r2, [r3, #28]
}
 8008a3a:	bf00      	nop
 8008a3c:	370c      	adds	r7, #12
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a44:	4770      	bx	lr
 8008a46:	bf00      	nop
 8008a48:	2000000c 	.word	0x2000000c
 8008a4c:	40022000 	.word	0x40022000

08008a50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008a50:	b480      	push	{r7}
 8008a52:	b087      	sub	sp, #28
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	6078      	str	r0, [r7, #4]
 8008a58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008a5e:	e15a      	b.n	8008d16 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	681a      	ldr	r2, [r3, #0]
 8008a64:	2101      	movs	r1, #1
 8008a66:	697b      	ldr	r3, [r7, #20]
 8008a68:	fa01 f303 	lsl.w	r3, r1, r3
 8008a6c:	4013      	ands	r3, r2
 8008a6e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	f000 814c 	beq.w	8008d10 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	685b      	ldr	r3, [r3, #4]
 8008a7c:	2b01      	cmp	r3, #1
 8008a7e:	d00b      	beq.n	8008a98 <HAL_GPIO_Init+0x48>
 8008a80:	683b      	ldr	r3, [r7, #0]
 8008a82:	685b      	ldr	r3, [r3, #4]
 8008a84:	2b02      	cmp	r3, #2
 8008a86:	d007      	beq.n	8008a98 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008a8c:	2b11      	cmp	r3, #17
 8008a8e:	d003      	beq.n	8008a98 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008a90:	683b      	ldr	r3, [r7, #0]
 8008a92:	685b      	ldr	r3, [r3, #4]
 8008a94:	2b12      	cmp	r3, #18
 8008a96:	d130      	bne.n	8008afa <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	689b      	ldr	r3, [r3, #8]
 8008a9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008a9e:	697b      	ldr	r3, [r7, #20]
 8008aa0:	005b      	lsls	r3, r3, #1
 8008aa2:	2203      	movs	r2, #3
 8008aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8008aa8:	43db      	mvns	r3, r3
 8008aaa:	693a      	ldr	r2, [r7, #16]
 8008aac:	4013      	ands	r3, r2
 8008aae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	68da      	ldr	r2, [r3, #12]
 8008ab4:	697b      	ldr	r3, [r7, #20]
 8008ab6:	005b      	lsls	r3, r3, #1
 8008ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8008abc:	693a      	ldr	r2, [r7, #16]
 8008abe:	4313      	orrs	r3, r2
 8008ac0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	693a      	ldr	r2, [r7, #16]
 8008ac6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	685b      	ldr	r3, [r3, #4]
 8008acc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008ace:	2201      	movs	r2, #1
 8008ad0:	697b      	ldr	r3, [r7, #20]
 8008ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8008ad6:	43db      	mvns	r3, r3
 8008ad8:	693a      	ldr	r2, [r7, #16]
 8008ada:	4013      	ands	r3, r2
 8008adc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	685b      	ldr	r3, [r3, #4]
 8008ae2:	091b      	lsrs	r3, r3, #4
 8008ae4:	f003 0201 	and.w	r2, r3, #1
 8008ae8:	697b      	ldr	r3, [r7, #20]
 8008aea:	fa02 f303 	lsl.w	r3, r2, r3
 8008aee:	693a      	ldr	r2, [r7, #16]
 8008af0:	4313      	orrs	r3, r2
 8008af2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	693a      	ldr	r2, [r7, #16]
 8008af8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	68db      	ldr	r3, [r3, #12]
 8008afe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008b00:	697b      	ldr	r3, [r7, #20]
 8008b02:	005b      	lsls	r3, r3, #1
 8008b04:	2203      	movs	r2, #3
 8008b06:	fa02 f303 	lsl.w	r3, r2, r3
 8008b0a:	43db      	mvns	r3, r3
 8008b0c:	693a      	ldr	r2, [r7, #16]
 8008b0e:	4013      	ands	r3, r2
 8008b10:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	689a      	ldr	r2, [r3, #8]
 8008b16:	697b      	ldr	r3, [r7, #20]
 8008b18:	005b      	lsls	r3, r3, #1
 8008b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8008b1e:	693a      	ldr	r2, [r7, #16]
 8008b20:	4313      	orrs	r3, r2
 8008b22:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	693a      	ldr	r2, [r7, #16]
 8008b28:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008b2a:	683b      	ldr	r3, [r7, #0]
 8008b2c:	685b      	ldr	r3, [r3, #4]
 8008b2e:	2b02      	cmp	r3, #2
 8008b30:	d003      	beq.n	8008b3a <HAL_GPIO_Init+0xea>
 8008b32:	683b      	ldr	r3, [r7, #0]
 8008b34:	685b      	ldr	r3, [r3, #4]
 8008b36:	2b12      	cmp	r3, #18
 8008b38:	d123      	bne.n	8008b82 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008b3a:	697b      	ldr	r3, [r7, #20]
 8008b3c:	08da      	lsrs	r2, r3, #3
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	3208      	adds	r2, #8
 8008b42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b46:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008b48:	697b      	ldr	r3, [r7, #20]
 8008b4a:	f003 0307 	and.w	r3, r3, #7
 8008b4e:	009b      	lsls	r3, r3, #2
 8008b50:	220f      	movs	r2, #15
 8008b52:	fa02 f303 	lsl.w	r3, r2, r3
 8008b56:	43db      	mvns	r3, r3
 8008b58:	693a      	ldr	r2, [r7, #16]
 8008b5a:	4013      	ands	r3, r2
 8008b5c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	691a      	ldr	r2, [r3, #16]
 8008b62:	697b      	ldr	r3, [r7, #20]
 8008b64:	f003 0307 	and.w	r3, r3, #7
 8008b68:	009b      	lsls	r3, r3, #2
 8008b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8008b6e:	693a      	ldr	r2, [r7, #16]
 8008b70:	4313      	orrs	r3, r2
 8008b72:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8008b74:	697b      	ldr	r3, [r7, #20]
 8008b76:	08da      	lsrs	r2, r3, #3
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	3208      	adds	r2, #8
 8008b7c:	6939      	ldr	r1, [r7, #16]
 8008b7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008b88:	697b      	ldr	r3, [r7, #20]
 8008b8a:	005b      	lsls	r3, r3, #1
 8008b8c:	2203      	movs	r2, #3
 8008b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8008b92:	43db      	mvns	r3, r3
 8008b94:	693a      	ldr	r2, [r7, #16]
 8008b96:	4013      	ands	r3, r2
 8008b98:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	685b      	ldr	r3, [r3, #4]
 8008b9e:	f003 0203 	and.w	r2, r3, #3
 8008ba2:	697b      	ldr	r3, [r7, #20]
 8008ba4:	005b      	lsls	r3, r3, #1
 8008ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8008baa:	693a      	ldr	r2, [r7, #16]
 8008bac:	4313      	orrs	r3, r2
 8008bae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	693a      	ldr	r2, [r7, #16]
 8008bb4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008bb6:	683b      	ldr	r3, [r7, #0]
 8008bb8:	685b      	ldr	r3, [r3, #4]
 8008bba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	f000 80a6 	beq.w	8008d10 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008bc4:	4b5b      	ldr	r3, [pc, #364]	; (8008d34 <HAL_GPIO_Init+0x2e4>)
 8008bc6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008bc8:	4a5a      	ldr	r2, [pc, #360]	; (8008d34 <HAL_GPIO_Init+0x2e4>)
 8008bca:	f043 0301 	orr.w	r3, r3, #1
 8008bce:	6613      	str	r3, [r2, #96]	; 0x60
 8008bd0:	4b58      	ldr	r3, [pc, #352]	; (8008d34 <HAL_GPIO_Init+0x2e4>)
 8008bd2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008bd4:	f003 0301 	and.w	r3, r3, #1
 8008bd8:	60bb      	str	r3, [r7, #8]
 8008bda:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008bdc:	4a56      	ldr	r2, [pc, #344]	; (8008d38 <HAL_GPIO_Init+0x2e8>)
 8008bde:	697b      	ldr	r3, [r7, #20]
 8008be0:	089b      	lsrs	r3, r3, #2
 8008be2:	3302      	adds	r3, #2
 8008be4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008be8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008bea:	697b      	ldr	r3, [r7, #20]
 8008bec:	f003 0303 	and.w	r3, r3, #3
 8008bf0:	009b      	lsls	r3, r3, #2
 8008bf2:	220f      	movs	r2, #15
 8008bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8008bf8:	43db      	mvns	r3, r3
 8008bfa:	693a      	ldr	r2, [r7, #16]
 8008bfc:	4013      	ands	r3, r2
 8008bfe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8008c06:	d01f      	beq.n	8008c48 <HAL_GPIO_Init+0x1f8>
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	4a4c      	ldr	r2, [pc, #304]	; (8008d3c <HAL_GPIO_Init+0x2ec>)
 8008c0c:	4293      	cmp	r3, r2
 8008c0e:	d019      	beq.n	8008c44 <HAL_GPIO_Init+0x1f4>
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	4a4b      	ldr	r2, [pc, #300]	; (8008d40 <HAL_GPIO_Init+0x2f0>)
 8008c14:	4293      	cmp	r3, r2
 8008c16:	d013      	beq.n	8008c40 <HAL_GPIO_Init+0x1f0>
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	4a4a      	ldr	r2, [pc, #296]	; (8008d44 <HAL_GPIO_Init+0x2f4>)
 8008c1c:	4293      	cmp	r3, r2
 8008c1e:	d00d      	beq.n	8008c3c <HAL_GPIO_Init+0x1ec>
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	4a49      	ldr	r2, [pc, #292]	; (8008d48 <HAL_GPIO_Init+0x2f8>)
 8008c24:	4293      	cmp	r3, r2
 8008c26:	d007      	beq.n	8008c38 <HAL_GPIO_Init+0x1e8>
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	4a48      	ldr	r2, [pc, #288]	; (8008d4c <HAL_GPIO_Init+0x2fc>)
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	d101      	bne.n	8008c34 <HAL_GPIO_Init+0x1e4>
 8008c30:	2305      	movs	r3, #5
 8008c32:	e00a      	b.n	8008c4a <HAL_GPIO_Init+0x1fa>
 8008c34:	2306      	movs	r3, #6
 8008c36:	e008      	b.n	8008c4a <HAL_GPIO_Init+0x1fa>
 8008c38:	2304      	movs	r3, #4
 8008c3a:	e006      	b.n	8008c4a <HAL_GPIO_Init+0x1fa>
 8008c3c:	2303      	movs	r3, #3
 8008c3e:	e004      	b.n	8008c4a <HAL_GPIO_Init+0x1fa>
 8008c40:	2302      	movs	r3, #2
 8008c42:	e002      	b.n	8008c4a <HAL_GPIO_Init+0x1fa>
 8008c44:	2301      	movs	r3, #1
 8008c46:	e000      	b.n	8008c4a <HAL_GPIO_Init+0x1fa>
 8008c48:	2300      	movs	r3, #0
 8008c4a:	697a      	ldr	r2, [r7, #20]
 8008c4c:	f002 0203 	and.w	r2, r2, #3
 8008c50:	0092      	lsls	r2, r2, #2
 8008c52:	4093      	lsls	r3, r2
 8008c54:	693a      	ldr	r2, [r7, #16]
 8008c56:	4313      	orrs	r3, r2
 8008c58:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008c5a:	4937      	ldr	r1, [pc, #220]	; (8008d38 <HAL_GPIO_Init+0x2e8>)
 8008c5c:	697b      	ldr	r3, [r7, #20]
 8008c5e:	089b      	lsrs	r3, r3, #2
 8008c60:	3302      	adds	r3, #2
 8008c62:	693a      	ldr	r2, [r7, #16]
 8008c64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8008c68:	4b39      	ldr	r3, [pc, #228]	; (8008d50 <HAL_GPIO_Init+0x300>)
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	43db      	mvns	r3, r3
 8008c72:	693a      	ldr	r2, [r7, #16]
 8008c74:	4013      	ands	r3, r2
 8008c76:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	685b      	ldr	r3, [r3, #4]
 8008c7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d003      	beq.n	8008c8c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8008c84:	693a      	ldr	r2, [r7, #16]
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	4313      	orrs	r3, r2
 8008c8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008c8c:	4a30      	ldr	r2, [pc, #192]	; (8008d50 <HAL_GPIO_Init+0x300>)
 8008c8e:	693b      	ldr	r3, [r7, #16]
 8008c90:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8008c92:	4b2f      	ldr	r3, [pc, #188]	; (8008d50 <HAL_GPIO_Init+0x300>)
 8008c94:	685b      	ldr	r3, [r3, #4]
 8008c96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	43db      	mvns	r3, r3
 8008c9c:	693a      	ldr	r2, [r7, #16]
 8008c9e:	4013      	ands	r3, r2
 8008ca0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	685b      	ldr	r3, [r3, #4]
 8008ca6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d003      	beq.n	8008cb6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8008cae:	693a      	ldr	r2, [r7, #16]
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	4313      	orrs	r3, r2
 8008cb4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008cb6:	4a26      	ldr	r2, [pc, #152]	; (8008d50 <HAL_GPIO_Init+0x300>)
 8008cb8:	693b      	ldr	r3, [r7, #16]
 8008cba:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008cbc:	4b24      	ldr	r3, [pc, #144]	; (8008d50 <HAL_GPIO_Init+0x300>)
 8008cbe:	689b      	ldr	r3, [r3, #8]
 8008cc0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	43db      	mvns	r3, r3
 8008cc6:	693a      	ldr	r2, [r7, #16]
 8008cc8:	4013      	ands	r3, r2
 8008cca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	685b      	ldr	r3, [r3, #4]
 8008cd0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d003      	beq.n	8008ce0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8008cd8:	693a      	ldr	r2, [r7, #16]
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	4313      	orrs	r3, r2
 8008cde:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008ce0:	4a1b      	ldr	r2, [pc, #108]	; (8008d50 <HAL_GPIO_Init+0x300>)
 8008ce2:	693b      	ldr	r3, [r7, #16]
 8008ce4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8008ce6:	4b1a      	ldr	r3, [pc, #104]	; (8008d50 <HAL_GPIO_Init+0x300>)
 8008ce8:	68db      	ldr	r3, [r3, #12]
 8008cea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	43db      	mvns	r3, r3
 8008cf0:	693a      	ldr	r2, [r7, #16]
 8008cf2:	4013      	ands	r3, r2
 8008cf4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008cf6:	683b      	ldr	r3, [r7, #0]
 8008cf8:	685b      	ldr	r3, [r3, #4]
 8008cfa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d003      	beq.n	8008d0a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8008d02:	693a      	ldr	r2, [r7, #16]
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	4313      	orrs	r3, r2
 8008d08:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008d0a:	4a11      	ldr	r2, [pc, #68]	; (8008d50 <HAL_GPIO_Init+0x300>)
 8008d0c:	693b      	ldr	r3, [r7, #16]
 8008d0e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8008d10:	697b      	ldr	r3, [r7, #20]
 8008d12:	3301      	adds	r3, #1
 8008d14:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008d16:	683b      	ldr	r3, [r7, #0]
 8008d18:	681a      	ldr	r2, [r3, #0]
 8008d1a:	697b      	ldr	r3, [r7, #20]
 8008d1c:	fa22 f303 	lsr.w	r3, r2, r3
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	f47f ae9d 	bne.w	8008a60 <HAL_GPIO_Init+0x10>
  }
}
 8008d26:	bf00      	nop
 8008d28:	bf00      	nop
 8008d2a:	371c      	adds	r7, #28
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d32:	4770      	bx	lr
 8008d34:	40021000 	.word	0x40021000
 8008d38:	40010000 	.word	0x40010000
 8008d3c:	48000400 	.word	0x48000400
 8008d40:	48000800 	.word	0x48000800
 8008d44:	48000c00 	.word	0x48000c00
 8008d48:	48001000 	.word	0x48001000
 8008d4c:	48001400 	.word	0x48001400
 8008d50:	40010400 	.word	0x40010400

08008d54 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008d54:	b480      	push	{r7}
 8008d56:	b083      	sub	sp, #12
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
 8008d5c:	460b      	mov	r3, r1
 8008d5e:	807b      	strh	r3, [r7, #2]
 8008d60:	4613      	mov	r3, r2
 8008d62:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008d64:	787b      	ldrb	r3, [r7, #1]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d003      	beq.n	8008d72 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008d6a:	887a      	ldrh	r2, [r7, #2]
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008d70:	e002      	b.n	8008d78 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008d72:	887a      	ldrh	r2, [r7, #2]
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008d78:	bf00      	nop
 8008d7a:	370c      	adds	r7, #12
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d82:	4770      	bx	lr

08008d84 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008d84:	b480      	push	{r7}
 8008d86:	b085      	sub	sp, #20
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d141      	bne.n	8008e16 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008d92:	4b4b      	ldr	r3, [pc, #300]	; (8008ec0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008d9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008d9e:	d131      	bne.n	8008e04 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008da0:	4b47      	ldr	r3, [pc, #284]	; (8008ec0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008da2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008da6:	4a46      	ldr	r2, [pc, #280]	; (8008ec0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008da8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008dac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008db0:	4b43      	ldr	r3, [pc, #268]	; (8008ec0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008db8:	4a41      	ldr	r2, [pc, #260]	; (8008ec0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008dba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008dbe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008dc0:	4b40      	ldr	r3, [pc, #256]	; (8008ec4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	2232      	movs	r2, #50	; 0x32
 8008dc6:	fb02 f303 	mul.w	r3, r2, r3
 8008dca:	4a3f      	ldr	r2, [pc, #252]	; (8008ec8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008dcc:	fba2 2303 	umull	r2, r3, r2, r3
 8008dd0:	0c9b      	lsrs	r3, r3, #18
 8008dd2:	3301      	adds	r3, #1
 8008dd4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008dd6:	e002      	b.n	8008dde <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	3b01      	subs	r3, #1
 8008ddc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008dde:	4b38      	ldr	r3, [pc, #224]	; (8008ec0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008de0:	695b      	ldr	r3, [r3, #20]
 8008de2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008de6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008dea:	d102      	bne.n	8008df2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d1f2      	bne.n	8008dd8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008df2:	4b33      	ldr	r3, [pc, #204]	; (8008ec0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008df4:	695b      	ldr	r3, [r3, #20]
 8008df6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008dfa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008dfe:	d158      	bne.n	8008eb2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008e00:	2303      	movs	r3, #3
 8008e02:	e057      	b.n	8008eb4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008e04:	4b2e      	ldr	r3, [pc, #184]	; (8008ec0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e06:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008e0a:	4a2d      	ldr	r2, [pc, #180]	; (8008ec0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008e10:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8008e14:	e04d      	b.n	8008eb2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008e1c:	d141      	bne.n	8008ea2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008e1e:	4b28      	ldr	r3, [pc, #160]	; (8008ec0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008e26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008e2a:	d131      	bne.n	8008e90 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008e2c:	4b24      	ldr	r3, [pc, #144]	; (8008ec0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008e32:	4a23      	ldr	r2, [pc, #140]	; (8008ec0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008e38:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008e3c:	4b20      	ldr	r3, [pc, #128]	; (8008ec0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008e44:	4a1e      	ldr	r2, [pc, #120]	; (8008ec0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e46:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008e4a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008e4c:	4b1d      	ldr	r3, [pc, #116]	; (8008ec4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	2232      	movs	r2, #50	; 0x32
 8008e52:	fb02 f303 	mul.w	r3, r2, r3
 8008e56:	4a1c      	ldr	r2, [pc, #112]	; (8008ec8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008e58:	fba2 2303 	umull	r2, r3, r2, r3
 8008e5c:	0c9b      	lsrs	r3, r3, #18
 8008e5e:	3301      	adds	r3, #1
 8008e60:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008e62:	e002      	b.n	8008e6a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	3b01      	subs	r3, #1
 8008e68:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008e6a:	4b15      	ldr	r3, [pc, #84]	; (8008ec0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e6c:	695b      	ldr	r3, [r3, #20]
 8008e6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008e72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008e76:	d102      	bne.n	8008e7e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d1f2      	bne.n	8008e64 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008e7e:	4b10      	ldr	r3, [pc, #64]	; (8008ec0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e80:	695b      	ldr	r3, [r3, #20]
 8008e82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008e86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008e8a:	d112      	bne.n	8008eb2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008e8c:	2303      	movs	r3, #3
 8008e8e:	e011      	b.n	8008eb4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008e90:	4b0b      	ldr	r3, [pc, #44]	; (8008ec0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e92:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008e96:	4a0a      	ldr	r2, [pc, #40]	; (8008ec0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008e9c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8008ea0:	e007      	b.n	8008eb2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8008ea2:	4b07      	ldr	r3, [pc, #28]	; (8008ec0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008eaa:	4a05      	ldr	r2, [pc, #20]	; (8008ec0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008eac:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008eb0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8008eb2:	2300      	movs	r3, #0
}
 8008eb4:	4618      	mov	r0, r3
 8008eb6:	3714      	adds	r7, #20
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebe:	4770      	bx	lr
 8008ec0:	40007000 	.word	0x40007000
 8008ec4:	20000000 	.word	0x20000000
 8008ec8:	431bde83 	.word	0x431bde83

08008ecc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8008ecc:	b480      	push	{r7}
 8008ece:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8008ed0:	4b05      	ldr	r3, [pc, #20]	; (8008ee8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008ed2:	689b      	ldr	r3, [r3, #8]
 8008ed4:	4a04      	ldr	r2, [pc, #16]	; (8008ee8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008ed6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008eda:	6093      	str	r3, [r2, #8]
}
 8008edc:	bf00      	nop
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee4:	4770      	bx	lr
 8008ee6:	bf00      	nop
 8008ee8:	40007000 	.word	0x40007000

08008eec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b088      	sub	sp, #32
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d101      	bne.n	8008efe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008efa:	2301      	movs	r3, #1
 8008efc:	e308      	b.n	8009510 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	f003 0301 	and.w	r3, r3, #1
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d075      	beq.n	8008ff6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008f0a:	4ba3      	ldr	r3, [pc, #652]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 8008f0c:	689b      	ldr	r3, [r3, #8]
 8008f0e:	f003 030c 	and.w	r3, r3, #12
 8008f12:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008f14:	4ba0      	ldr	r3, [pc, #640]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 8008f16:	68db      	ldr	r3, [r3, #12]
 8008f18:	f003 0303 	and.w	r3, r3, #3
 8008f1c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8008f1e:	69bb      	ldr	r3, [r7, #24]
 8008f20:	2b0c      	cmp	r3, #12
 8008f22:	d102      	bne.n	8008f2a <HAL_RCC_OscConfig+0x3e>
 8008f24:	697b      	ldr	r3, [r7, #20]
 8008f26:	2b03      	cmp	r3, #3
 8008f28:	d002      	beq.n	8008f30 <HAL_RCC_OscConfig+0x44>
 8008f2a:	69bb      	ldr	r3, [r7, #24]
 8008f2c:	2b08      	cmp	r3, #8
 8008f2e:	d10b      	bne.n	8008f48 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008f30:	4b99      	ldr	r3, [pc, #612]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d05b      	beq.n	8008ff4 <HAL_RCC_OscConfig+0x108>
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	685b      	ldr	r3, [r3, #4]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d157      	bne.n	8008ff4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008f44:	2301      	movs	r3, #1
 8008f46:	e2e3      	b.n	8009510 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	685b      	ldr	r3, [r3, #4]
 8008f4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008f50:	d106      	bne.n	8008f60 <HAL_RCC_OscConfig+0x74>
 8008f52:	4b91      	ldr	r3, [pc, #580]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	4a90      	ldr	r2, [pc, #576]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 8008f58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008f5c:	6013      	str	r3, [r2, #0]
 8008f5e:	e01d      	b.n	8008f9c <HAL_RCC_OscConfig+0xb0>
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	685b      	ldr	r3, [r3, #4]
 8008f64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008f68:	d10c      	bne.n	8008f84 <HAL_RCC_OscConfig+0x98>
 8008f6a:	4b8b      	ldr	r3, [pc, #556]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	4a8a      	ldr	r2, [pc, #552]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 8008f70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008f74:	6013      	str	r3, [r2, #0]
 8008f76:	4b88      	ldr	r3, [pc, #544]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	4a87      	ldr	r2, [pc, #540]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 8008f7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008f80:	6013      	str	r3, [r2, #0]
 8008f82:	e00b      	b.n	8008f9c <HAL_RCC_OscConfig+0xb0>
 8008f84:	4b84      	ldr	r3, [pc, #528]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	4a83      	ldr	r2, [pc, #524]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 8008f8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008f8e:	6013      	str	r3, [r2, #0]
 8008f90:	4b81      	ldr	r3, [pc, #516]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	4a80      	ldr	r2, [pc, #512]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 8008f96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008f9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	685b      	ldr	r3, [r3, #4]
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d013      	beq.n	8008fcc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fa4:	f7fc fff8 	bl	8005f98 <HAL_GetTick>
 8008fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008faa:	e008      	b.n	8008fbe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008fac:	f7fc fff4 	bl	8005f98 <HAL_GetTick>
 8008fb0:	4602      	mov	r2, r0
 8008fb2:	693b      	ldr	r3, [r7, #16]
 8008fb4:	1ad3      	subs	r3, r2, r3
 8008fb6:	2b64      	cmp	r3, #100	; 0x64
 8008fb8:	d901      	bls.n	8008fbe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008fba:	2303      	movs	r3, #3
 8008fbc:	e2a8      	b.n	8009510 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008fbe:	4b76      	ldr	r3, [pc, #472]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d0f0      	beq.n	8008fac <HAL_RCC_OscConfig+0xc0>
 8008fca:	e014      	b.n	8008ff6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fcc:	f7fc ffe4 	bl	8005f98 <HAL_GetTick>
 8008fd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008fd2:	e008      	b.n	8008fe6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008fd4:	f7fc ffe0 	bl	8005f98 <HAL_GetTick>
 8008fd8:	4602      	mov	r2, r0
 8008fda:	693b      	ldr	r3, [r7, #16]
 8008fdc:	1ad3      	subs	r3, r2, r3
 8008fde:	2b64      	cmp	r3, #100	; 0x64
 8008fe0:	d901      	bls.n	8008fe6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008fe2:	2303      	movs	r3, #3
 8008fe4:	e294      	b.n	8009510 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008fe6:	4b6c      	ldr	r3, [pc, #432]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d1f0      	bne.n	8008fd4 <HAL_RCC_OscConfig+0xe8>
 8008ff2:	e000      	b.n	8008ff6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008ff4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	f003 0302 	and.w	r3, r3, #2
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d075      	beq.n	80090ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009002:	4b65      	ldr	r3, [pc, #404]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 8009004:	689b      	ldr	r3, [r3, #8]
 8009006:	f003 030c 	and.w	r3, r3, #12
 800900a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800900c:	4b62      	ldr	r3, [pc, #392]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 800900e:	68db      	ldr	r3, [r3, #12]
 8009010:	f003 0303 	and.w	r3, r3, #3
 8009014:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8009016:	69bb      	ldr	r3, [r7, #24]
 8009018:	2b0c      	cmp	r3, #12
 800901a:	d102      	bne.n	8009022 <HAL_RCC_OscConfig+0x136>
 800901c:	697b      	ldr	r3, [r7, #20]
 800901e:	2b02      	cmp	r3, #2
 8009020:	d002      	beq.n	8009028 <HAL_RCC_OscConfig+0x13c>
 8009022:	69bb      	ldr	r3, [r7, #24]
 8009024:	2b04      	cmp	r3, #4
 8009026:	d11f      	bne.n	8009068 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009028:	4b5b      	ldr	r3, [pc, #364]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009030:	2b00      	cmp	r3, #0
 8009032:	d005      	beq.n	8009040 <HAL_RCC_OscConfig+0x154>
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	68db      	ldr	r3, [r3, #12]
 8009038:	2b00      	cmp	r3, #0
 800903a:	d101      	bne.n	8009040 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800903c:	2301      	movs	r3, #1
 800903e:	e267      	b.n	8009510 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009040:	4b55      	ldr	r3, [pc, #340]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 8009042:	685b      	ldr	r3, [r3, #4]
 8009044:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	691b      	ldr	r3, [r3, #16]
 800904c:	061b      	lsls	r3, r3, #24
 800904e:	4952      	ldr	r1, [pc, #328]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 8009050:	4313      	orrs	r3, r2
 8009052:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009054:	4b51      	ldr	r3, [pc, #324]	; (800919c <HAL_RCC_OscConfig+0x2b0>)
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	4618      	mov	r0, r3
 800905a:	f7fc ff51 	bl	8005f00 <HAL_InitTick>
 800905e:	4603      	mov	r3, r0
 8009060:	2b00      	cmp	r3, #0
 8009062:	d043      	beq.n	80090ec <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8009064:	2301      	movs	r3, #1
 8009066:	e253      	b.n	8009510 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	68db      	ldr	r3, [r3, #12]
 800906c:	2b00      	cmp	r3, #0
 800906e:	d023      	beq.n	80090b8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009070:	4b49      	ldr	r3, [pc, #292]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	4a48      	ldr	r2, [pc, #288]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 8009076:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800907a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800907c:	f7fc ff8c 	bl	8005f98 <HAL_GetTick>
 8009080:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009082:	e008      	b.n	8009096 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009084:	f7fc ff88 	bl	8005f98 <HAL_GetTick>
 8009088:	4602      	mov	r2, r0
 800908a:	693b      	ldr	r3, [r7, #16]
 800908c:	1ad3      	subs	r3, r2, r3
 800908e:	2b02      	cmp	r3, #2
 8009090:	d901      	bls.n	8009096 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8009092:	2303      	movs	r3, #3
 8009094:	e23c      	b.n	8009510 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009096:	4b40      	ldr	r3, [pc, #256]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d0f0      	beq.n	8009084 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80090a2:	4b3d      	ldr	r3, [pc, #244]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 80090a4:	685b      	ldr	r3, [r3, #4]
 80090a6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	691b      	ldr	r3, [r3, #16]
 80090ae:	061b      	lsls	r3, r3, #24
 80090b0:	4939      	ldr	r1, [pc, #228]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 80090b2:	4313      	orrs	r3, r2
 80090b4:	604b      	str	r3, [r1, #4]
 80090b6:	e01a      	b.n	80090ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80090b8:	4b37      	ldr	r3, [pc, #220]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	4a36      	ldr	r2, [pc, #216]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 80090be:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80090c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090c4:	f7fc ff68 	bl	8005f98 <HAL_GetTick>
 80090c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80090ca:	e008      	b.n	80090de <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80090cc:	f7fc ff64 	bl	8005f98 <HAL_GetTick>
 80090d0:	4602      	mov	r2, r0
 80090d2:	693b      	ldr	r3, [r7, #16]
 80090d4:	1ad3      	subs	r3, r2, r3
 80090d6:	2b02      	cmp	r3, #2
 80090d8:	d901      	bls.n	80090de <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80090da:	2303      	movs	r3, #3
 80090dc:	e218      	b.n	8009510 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80090de:	4b2e      	ldr	r3, [pc, #184]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d1f0      	bne.n	80090cc <HAL_RCC_OscConfig+0x1e0>
 80090ea:	e000      	b.n	80090ee <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80090ec:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	f003 0308 	and.w	r3, r3, #8
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d03c      	beq.n	8009174 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	695b      	ldr	r3, [r3, #20]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d01c      	beq.n	800913c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009102:	4b25      	ldr	r3, [pc, #148]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 8009104:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009108:	4a23      	ldr	r2, [pc, #140]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 800910a:	f043 0301 	orr.w	r3, r3, #1
 800910e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009112:	f7fc ff41 	bl	8005f98 <HAL_GetTick>
 8009116:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009118:	e008      	b.n	800912c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800911a:	f7fc ff3d 	bl	8005f98 <HAL_GetTick>
 800911e:	4602      	mov	r2, r0
 8009120:	693b      	ldr	r3, [r7, #16]
 8009122:	1ad3      	subs	r3, r2, r3
 8009124:	2b02      	cmp	r3, #2
 8009126:	d901      	bls.n	800912c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009128:	2303      	movs	r3, #3
 800912a:	e1f1      	b.n	8009510 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800912c:	4b1a      	ldr	r3, [pc, #104]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 800912e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009132:	f003 0302 	and.w	r3, r3, #2
 8009136:	2b00      	cmp	r3, #0
 8009138:	d0ef      	beq.n	800911a <HAL_RCC_OscConfig+0x22e>
 800913a:	e01b      	b.n	8009174 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800913c:	4b16      	ldr	r3, [pc, #88]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 800913e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009142:	4a15      	ldr	r2, [pc, #84]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 8009144:	f023 0301 	bic.w	r3, r3, #1
 8009148:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800914c:	f7fc ff24 	bl	8005f98 <HAL_GetTick>
 8009150:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009152:	e008      	b.n	8009166 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009154:	f7fc ff20 	bl	8005f98 <HAL_GetTick>
 8009158:	4602      	mov	r2, r0
 800915a:	693b      	ldr	r3, [r7, #16]
 800915c:	1ad3      	subs	r3, r2, r3
 800915e:	2b02      	cmp	r3, #2
 8009160:	d901      	bls.n	8009166 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 8009162:	2303      	movs	r3, #3
 8009164:	e1d4      	b.n	8009510 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009166:	4b0c      	ldr	r3, [pc, #48]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 8009168:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800916c:	f003 0302 	and.w	r3, r3, #2
 8009170:	2b00      	cmp	r3, #0
 8009172:	d1ef      	bne.n	8009154 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	f003 0304 	and.w	r3, r3, #4
 800917c:	2b00      	cmp	r3, #0
 800917e:	f000 80ab 	beq.w	80092d8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009182:	2300      	movs	r3, #0
 8009184:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009186:	4b04      	ldr	r3, [pc, #16]	; (8009198 <HAL_RCC_OscConfig+0x2ac>)
 8009188:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800918a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800918e:	2b00      	cmp	r3, #0
 8009190:	d106      	bne.n	80091a0 <HAL_RCC_OscConfig+0x2b4>
 8009192:	2301      	movs	r3, #1
 8009194:	e005      	b.n	80091a2 <HAL_RCC_OscConfig+0x2b6>
 8009196:	bf00      	nop
 8009198:	40021000 	.word	0x40021000
 800919c:	20000004 	.word	0x20000004
 80091a0:	2300      	movs	r3, #0
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d00d      	beq.n	80091c2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80091a6:	4baf      	ldr	r3, [pc, #700]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 80091a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80091aa:	4aae      	ldr	r2, [pc, #696]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 80091ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80091b0:	6593      	str	r3, [r2, #88]	; 0x58
 80091b2:	4bac      	ldr	r3, [pc, #688]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 80091b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80091b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80091ba:	60fb      	str	r3, [r7, #12]
 80091bc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80091be:	2301      	movs	r3, #1
 80091c0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80091c2:	4ba9      	ldr	r3, [pc, #676]	; (8009468 <HAL_RCC_OscConfig+0x57c>)
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d118      	bne.n	8009200 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80091ce:	4ba6      	ldr	r3, [pc, #664]	; (8009468 <HAL_RCC_OscConfig+0x57c>)
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	4aa5      	ldr	r2, [pc, #660]	; (8009468 <HAL_RCC_OscConfig+0x57c>)
 80091d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80091d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80091da:	f7fc fedd 	bl	8005f98 <HAL_GetTick>
 80091de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80091e0:	e008      	b.n	80091f4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80091e2:	f7fc fed9 	bl	8005f98 <HAL_GetTick>
 80091e6:	4602      	mov	r2, r0
 80091e8:	693b      	ldr	r3, [r7, #16]
 80091ea:	1ad3      	subs	r3, r2, r3
 80091ec:	2b02      	cmp	r3, #2
 80091ee:	d901      	bls.n	80091f4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80091f0:	2303      	movs	r3, #3
 80091f2:	e18d      	b.n	8009510 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80091f4:	4b9c      	ldr	r3, [pc, #624]	; (8009468 <HAL_RCC_OscConfig+0x57c>)
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d0f0      	beq.n	80091e2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	689b      	ldr	r3, [r3, #8]
 8009204:	2b01      	cmp	r3, #1
 8009206:	d108      	bne.n	800921a <HAL_RCC_OscConfig+0x32e>
 8009208:	4b96      	ldr	r3, [pc, #600]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 800920a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800920e:	4a95      	ldr	r2, [pc, #596]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 8009210:	f043 0301 	orr.w	r3, r3, #1
 8009214:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009218:	e024      	b.n	8009264 <HAL_RCC_OscConfig+0x378>
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	689b      	ldr	r3, [r3, #8]
 800921e:	2b05      	cmp	r3, #5
 8009220:	d110      	bne.n	8009244 <HAL_RCC_OscConfig+0x358>
 8009222:	4b90      	ldr	r3, [pc, #576]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 8009224:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009228:	4a8e      	ldr	r2, [pc, #568]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 800922a:	f043 0304 	orr.w	r3, r3, #4
 800922e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009232:	4b8c      	ldr	r3, [pc, #560]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 8009234:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009238:	4a8a      	ldr	r2, [pc, #552]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 800923a:	f043 0301 	orr.w	r3, r3, #1
 800923e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009242:	e00f      	b.n	8009264 <HAL_RCC_OscConfig+0x378>
 8009244:	4b87      	ldr	r3, [pc, #540]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 8009246:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800924a:	4a86      	ldr	r2, [pc, #536]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 800924c:	f023 0301 	bic.w	r3, r3, #1
 8009250:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009254:	4b83      	ldr	r3, [pc, #524]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 8009256:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800925a:	4a82      	ldr	r2, [pc, #520]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 800925c:	f023 0304 	bic.w	r3, r3, #4
 8009260:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	689b      	ldr	r3, [r3, #8]
 8009268:	2b00      	cmp	r3, #0
 800926a:	d016      	beq.n	800929a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800926c:	f7fc fe94 	bl	8005f98 <HAL_GetTick>
 8009270:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009272:	e00a      	b.n	800928a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009274:	f7fc fe90 	bl	8005f98 <HAL_GetTick>
 8009278:	4602      	mov	r2, r0
 800927a:	693b      	ldr	r3, [r7, #16]
 800927c:	1ad3      	subs	r3, r2, r3
 800927e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009282:	4293      	cmp	r3, r2
 8009284:	d901      	bls.n	800928a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8009286:	2303      	movs	r3, #3
 8009288:	e142      	b.n	8009510 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800928a:	4b76      	ldr	r3, [pc, #472]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 800928c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009290:	f003 0302 	and.w	r3, r3, #2
 8009294:	2b00      	cmp	r3, #0
 8009296:	d0ed      	beq.n	8009274 <HAL_RCC_OscConfig+0x388>
 8009298:	e015      	b.n	80092c6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800929a:	f7fc fe7d 	bl	8005f98 <HAL_GetTick>
 800929e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80092a0:	e00a      	b.n	80092b8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80092a2:	f7fc fe79 	bl	8005f98 <HAL_GetTick>
 80092a6:	4602      	mov	r2, r0
 80092a8:	693b      	ldr	r3, [r7, #16]
 80092aa:	1ad3      	subs	r3, r2, r3
 80092ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80092b0:	4293      	cmp	r3, r2
 80092b2:	d901      	bls.n	80092b8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80092b4:	2303      	movs	r3, #3
 80092b6:	e12b      	b.n	8009510 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80092b8:	4b6a      	ldr	r3, [pc, #424]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 80092ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80092be:	f003 0302 	and.w	r3, r3, #2
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d1ed      	bne.n	80092a2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80092c6:	7ffb      	ldrb	r3, [r7, #31]
 80092c8:	2b01      	cmp	r3, #1
 80092ca:	d105      	bne.n	80092d8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80092cc:	4b65      	ldr	r3, [pc, #404]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 80092ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80092d0:	4a64      	ldr	r2, [pc, #400]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 80092d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80092d6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	f003 0320 	and.w	r3, r3, #32
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d03c      	beq.n	800935e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	699b      	ldr	r3, [r3, #24]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d01c      	beq.n	8009326 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80092ec:	4b5d      	ldr	r3, [pc, #372]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 80092ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80092f2:	4a5c      	ldr	r2, [pc, #368]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 80092f4:	f043 0301 	orr.w	r3, r3, #1
 80092f8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80092fc:	f7fc fe4c 	bl	8005f98 <HAL_GetTick>
 8009300:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009302:	e008      	b.n	8009316 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009304:	f7fc fe48 	bl	8005f98 <HAL_GetTick>
 8009308:	4602      	mov	r2, r0
 800930a:	693b      	ldr	r3, [r7, #16]
 800930c:	1ad3      	subs	r3, r2, r3
 800930e:	2b02      	cmp	r3, #2
 8009310:	d901      	bls.n	8009316 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8009312:	2303      	movs	r3, #3
 8009314:	e0fc      	b.n	8009510 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009316:	4b53      	ldr	r3, [pc, #332]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 8009318:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800931c:	f003 0302 	and.w	r3, r3, #2
 8009320:	2b00      	cmp	r3, #0
 8009322:	d0ef      	beq.n	8009304 <HAL_RCC_OscConfig+0x418>
 8009324:	e01b      	b.n	800935e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009326:	4b4f      	ldr	r3, [pc, #316]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 8009328:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800932c:	4a4d      	ldr	r2, [pc, #308]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 800932e:	f023 0301 	bic.w	r3, r3, #1
 8009332:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009336:	f7fc fe2f 	bl	8005f98 <HAL_GetTick>
 800933a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800933c:	e008      	b.n	8009350 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800933e:	f7fc fe2b 	bl	8005f98 <HAL_GetTick>
 8009342:	4602      	mov	r2, r0
 8009344:	693b      	ldr	r3, [r7, #16]
 8009346:	1ad3      	subs	r3, r2, r3
 8009348:	2b02      	cmp	r3, #2
 800934a:	d901      	bls.n	8009350 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800934c:	2303      	movs	r3, #3
 800934e:	e0df      	b.n	8009510 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009350:	4b44      	ldr	r3, [pc, #272]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 8009352:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009356:	f003 0302 	and.w	r3, r3, #2
 800935a:	2b00      	cmp	r3, #0
 800935c:	d1ef      	bne.n	800933e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	69db      	ldr	r3, [r3, #28]
 8009362:	2b00      	cmp	r3, #0
 8009364:	f000 80d3 	beq.w	800950e <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009368:	4b3e      	ldr	r3, [pc, #248]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 800936a:	689b      	ldr	r3, [r3, #8]
 800936c:	f003 030c 	and.w	r3, r3, #12
 8009370:	2b0c      	cmp	r3, #12
 8009372:	f000 808d 	beq.w	8009490 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	69db      	ldr	r3, [r3, #28]
 800937a:	2b02      	cmp	r3, #2
 800937c:	d15a      	bne.n	8009434 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800937e:	4b39      	ldr	r3, [pc, #228]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	4a38      	ldr	r2, [pc, #224]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 8009384:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009388:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800938a:	f7fc fe05 	bl	8005f98 <HAL_GetTick>
 800938e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009390:	e008      	b.n	80093a4 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009392:	f7fc fe01 	bl	8005f98 <HAL_GetTick>
 8009396:	4602      	mov	r2, r0
 8009398:	693b      	ldr	r3, [r7, #16]
 800939a:	1ad3      	subs	r3, r2, r3
 800939c:	2b02      	cmp	r3, #2
 800939e:	d901      	bls.n	80093a4 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 80093a0:	2303      	movs	r3, #3
 80093a2:	e0b5      	b.n	8009510 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80093a4:	4b2f      	ldr	r3, [pc, #188]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d1f0      	bne.n	8009392 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80093b0:	4b2c      	ldr	r3, [pc, #176]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 80093b2:	68da      	ldr	r2, [r3, #12]
 80093b4:	4b2d      	ldr	r3, [pc, #180]	; (800946c <HAL_RCC_OscConfig+0x580>)
 80093b6:	4013      	ands	r3, r2
 80093b8:	687a      	ldr	r2, [r7, #4]
 80093ba:	6a11      	ldr	r1, [r2, #32]
 80093bc:	687a      	ldr	r2, [r7, #4]
 80093be:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80093c0:	3a01      	subs	r2, #1
 80093c2:	0112      	lsls	r2, r2, #4
 80093c4:	4311      	orrs	r1, r2
 80093c6:	687a      	ldr	r2, [r7, #4]
 80093c8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80093ca:	0212      	lsls	r2, r2, #8
 80093cc:	4311      	orrs	r1, r2
 80093ce:	687a      	ldr	r2, [r7, #4]
 80093d0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80093d2:	0852      	lsrs	r2, r2, #1
 80093d4:	3a01      	subs	r2, #1
 80093d6:	0552      	lsls	r2, r2, #21
 80093d8:	4311      	orrs	r1, r2
 80093da:	687a      	ldr	r2, [r7, #4]
 80093dc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80093de:	0852      	lsrs	r2, r2, #1
 80093e0:	3a01      	subs	r2, #1
 80093e2:	0652      	lsls	r2, r2, #25
 80093e4:	4311      	orrs	r1, r2
 80093e6:	687a      	ldr	r2, [r7, #4]
 80093e8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80093ea:	06d2      	lsls	r2, r2, #27
 80093ec:	430a      	orrs	r2, r1
 80093ee:	491d      	ldr	r1, [pc, #116]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 80093f0:	4313      	orrs	r3, r2
 80093f2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80093f4:	4b1b      	ldr	r3, [pc, #108]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	4a1a      	ldr	r2, [pc, #104]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 80093fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80093fe:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009400:	4b18      	ldr	r3, [pc, #96]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 8009402:	68db      	ldr	r3, [r3, #12]
 8009404:	4a17      	ldr	r2, [pc, #92]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 8009406:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800940a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800940c:	f7fc fdc4 	bl	8005f98 <HAL_GetTick>
 8009410:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009412:	e008      	b.n	8009426 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009414:	f7fc fdc0 	bl	8005f98 <HAL_GetTick>
 8009418:	4602      	mov	r2, r0
 800941a:	693b      	ldr	r3, [r7, #16]
 800941c:	1ad3      	subs	r3, r2, r3
 800941e:	2b02      	cmp	r3, #2
 8009420:	d901      	bls.n	8009426 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 8009422:	2303      	movs	r3, #3
 8009424:	e074      	b.n	8009510 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009426:	4b0f      	ldr	r3, [pc, #60]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800942e:	2b00      	cmp	r3, #0
 8009430:	d0f0      	beq.n	8009414 <HAL_RCC_OscConfig+0x528>
 8009432:	e06c      	b.n	800950e <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009434:	4b0b      	ldr	r3, [pc, #44]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	4a0a      	ldr	r2, [pc, #40]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 800943a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800943e:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8009440:	4b08      	ldr	r3, [pc, #32]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 8009442:	68db      	ldr	r3, [r3, #12]
 8009444:	4a07      	ldr	r2, [pc, #28]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 8009446:	f023 0303 	bic.w	r3, r3, #3
 800944a:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800944c:	4b05      	ldr	r3, [pc, #20]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 800944e:	68db      	ldr	r3, [r3, #12]
 8009450:	4a04      	ldr	r2, [pc, #16]	; (8009464 <HAL_RCC_OscConfig+0x578>)
 8009452:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8009456:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800945a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800945c:	f7fc fd9c 	bl	8005f98 <HAL_GetTick>
 8009460:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009462:	e00e      	b.n	8009482 <HAL_RCC_OscConfig+0x596>
 8009464:	40021000 	.word	0x40021000
 8009468:	40007000 	.word	0x40007000
 800946c:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009470:	f7fc fd92 	bl	8005f98 <HAL_GetTick>
 8009474:	4602      	mov	r2, r0
 8009476:	693b      	ldr	r3, [r7, #16]
 8009478:	1ad3      	subs	r3, r2, r3
 800947a:	2b02      	cmp	r3, #2
 800947c:	d901      	bls.n	8009482 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 800947e:	2303      	movs	r3, #3
 8009480:	e046      	b.n	8009510 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009482:	4b25      	ldr	r3, [pc, #148]	; (8009518 <HAL_RCC_OscConfig+0x62c>)
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800948a:	2b00      	cmp	r3, #0
 800948c:	d1f0      	bne.n	8009470 <HAL_RCC_OscConfig+0x584>
 800948e:	e03e      	b.n	800950e <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	69db      	ldr	r3, [r3, #28]
 8009494:	2b01      	cmp	r3, #1
 8009496:	d101      	bne.n	800949c <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8009498:	2301      	movs	r3, #1
 800949a:	e039      	b.n	8009510 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800949c:	4b1e      	ldr	r3, [pc, #120]	; (8009518 <HAL_RCC_OscConfig+0x62c>)
 800949e:	68db      	ldr	r3, [r3, #12]
 80094a0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80094a2:	697b      	ldr	r3, [r7, #20]
 80094a4:	f003 0203 	and.w	r2, r3, #3
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	6a1b      	ldr	r3, [r3, #32]
 80094ac:	429a      	cmp	r2, r3
 80094ae:	d12c      	bne.n	800950a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80094b0:	697b      	ldr	r3, [r7, #20]
 80094b2:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094ba:	3b01      	subs	r3, #1
 80094bc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80094be:	429a      	cmp	r2, r3
 80094c0:	d123      	bne.n	800950a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80094c2:	697b      	ldr	r3, [r7, #20]
 80094c4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094cc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80094ce:	429a      	cmp	r2, r3
 80094d0:	d11b      	bne.n	800950a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80094d2:	697b      	ldr	r3, [r7, #20]
 80094d4:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094dc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80094de:	429a      	cmp	r2, r3
 80094e0:	d113      	bne.n	800950a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80094e2:	697b      	ldr	r3, [r7, #20]
 80094e4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094ec:	085b      	lsrs	r3, r3, #1
 80094ee:	3b01      	subs	r3, #1
 80094f0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80094f2:	429a      	cmp	r2, r3
 80094f4:	d109      	bne.n	800950a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80094f6:	697b      	ldr	r3, [r7, #20]
 80094f8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009500:	085b      	lsrs	r3, r3, #1
 8009502:	3b01      	subs	r3, #1
 8009504:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009506:	429a      	cmp	r2, r3
 8009508:	d001      	beq.n	800950e <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 800950a:	2301      	movs	r3, #1
 800950c:	e000      	b.n	8009510 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 800950e:	2300      	movs	r3, #0
}
 8009510:	4618      	mov	r0, r3
 8009512:	3720      	adds	r7, #32
 8009514:	46bd      	mov	sp, r7
 8009516:	bd80      	pop	{r7, pc}
 8009518:	40021000 	.word	0x40021000

0800951c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800951c:	b580      	push	{r7, lr}
 800951e:	b086      	sub	sp, #24
 8009520:	af00      	add	r7, sp, #0
 8009522:	6078      	str	r0, [r7, #4]
 8009524:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8009526:	2300      	movs	r3, #0
 8009528:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	2b00      	cmp	r3, #0
 800952e:	d101      	bne.n	8009534 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009530:	2301      	movs	r3, #1
 8009532:	e11e      	b.n	8009772 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009534:	4b91      	ldr	r3, [pc, #580]	; (800977c <HAL_RCC_ClockConfig+0x260>)
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	f003 030f 	and.w	r3, r3, #15
 800953c:	683a      	ldr	r2, [r7, #0]
 800953e:	429a      	cmp	r2, r3
 8009540:	d910      	bls.n	8009564 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009542:	4b8e      	ldr	r3, [pc, #568]	; (800977c <HAL_RCC_ClockConfig+0x260>)
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	f023 020f 	bic.w	r2, r3, #15
 800954a:	498c      	ldr	r1, [pc, #560]	; (800977c <HAL_RCC_ClockConfig+0x260>)
 800954c:	683b      	ldr	r3, [r7, #0]
 800954e:	4313      	orrs	r3, r2
 8009550:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009552:	4b8a      	ldr	r3, [pc, #552]	; (800977c <HAL_RCC_ClockConfig+0x260>)
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	f003 030f 	and.w	r3, r3, #15
 800955a:	683a      	ldr	r2, [r7, #0]
 800955c:	429a      	cmp	r2, r3
 800955e:	d001      	beq.n	8009564 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009560:	2301      	movs	r3, #1
 8009562:	e106      	b.n	8009772 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	f003 0301 	and.w	r3, r3, #1
 800956c:	2b00      	cmp	r3, #0
 800956e:	d073      	beq.n	8009658 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	685b      	ldr	r3, [r3, #4]
 8009574:	2b03      	cmp	r3, #3
 8009576:	d129      	bne.n	80095cc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009578:	4b81      	ldr	r3, [pc, #516]	; (8009780 <HAL_RCC_ClockConfig+0x264>)
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009580:	2b00      	cmp	r3, #0
 8009582:	d101      	bne.n	8009588 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8009584:	2301      	movs	r3, #1
 8009586:	e0f4      	b.n	8009772 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8009588:	f000 f99e 	bl	80098c8 <RCC_GetSysClockFreqFromPLLSource>
 800958c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800958e:	693b      	ldr	r3, [r7, #16]
 8009590:	4a7c      	ldr	r2, [pc, #496]	; (8009784 <HAL_RCC_ClockConfig+0x268>)
 8009592:	4293      	cmp	r3, r2
 8009594:	d93f      	bls.n	8009616 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009596:	4b7a      	ldr	r3, [pc, #488]	; (8009780 <HAL_RCC_ClockConfig+0x264>)
 8009598:	689b      	ldr	r3, [r3, #8]
 800959a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d009      	beq.n	80095b6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d033      	beq.n	8009616 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d12f      	bne.n	8009616 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80095b6:	4b72      	ldr	r3, [pc, #456]	; (8009780 <HAL_RCC_ClockConfig+0x264>)
 80095b8:	689b      	ldr	r3, [r3, #8]
 80095ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80095be:	4a70      	ldr	r2, [pc, #448]	; (8009780 <HAL_RCC_ClockConfig+0x264>)
 80095c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80095c4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80095c6:	2380      	movs	r3, #128	; 0x80
 80095c8:	617b      	str	r3, [r7, #20]
 80095ca:	e024      	b.n	8009616 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	685b      	ldr	r3, [r3, #4]
 80095d0:	2b02      	cmp	r3, #2
 80095d2:	d107      	bne.n	80095e4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80095d4:	4b6a      	ldr	r3, [pc, #424]	; (8009780 <HAL_RCC_ClockConfig+0x264>)
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d109      	bne.n	80095f4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80095e0:	2301      	movs	r3, #1
 80095e2:	e0c6      	b.n	8009772 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80095e4:	4b66      	ldr	r3, [pc, #408]	; (8009780 <HAL_RCC_ClockConfig+0x264>)
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d101      	bne.n	80095f4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80095f0:	2301      	movs	r3, #1
 80095f2:	e0be      	b.n	8009772 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80095f4:	f000 f8ce 	bl	8009794 <HAL_RCC_GetSysClockFreq>
 80095f8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80095fa:	693b      	ldr	r3, [r7, #16]
 80095fc:	4a61      	ldr	r2, [pc, #388]	; (8009784 <HAL_RCC_ClockConfig+0x268>)
 80095fe:	4293      	cmp	r3, r2
 8009600:	d909      	bls.n	8009616 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009602:	4b5f      	ldr	r3, [pc, #380]	; (8009780 <HAL_RCC_ClockConfig+0x264>)
 8009604:	689b      	ldr	r3, [r3, #8]
 8009606:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800960a:	4a5d      	ldr	r2, [pc, #372]	; (8009780 <HAL_RCC_ClockConfig+0x264>)
 800960c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009610:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8009612:	2380      	movs	r3, #128	; 0x80
 8009614:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009616:	4b5a      	ldr	r3, [pc, #360]	; (8009780 <HAL_RCC_ClockConfig+0x264>)
 8009618:	689b      	ldr	r3, [r3, #8]
 800961a:	f023 0203 	bic.w	r2, r3, #3
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	685b      	ldr	r3, [r3, #4]
 8009622:	4957      	ldr	r1, [pc, #348]	; (8009780 <HAL_RCC_ClockConfig+0x264>)
 8009624:	4313      	orrs	r3, r2
 8009626:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009628:	f7fc fcb6 	bl	8005f98 <HAL_GetTick>
 800962c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800962e:	e00a      	b.n	8009646 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009630:	f7fc fcb2 	bl	8005f98 <HAL_GetTick>
 8009634:	4602      	mov	r2, r0
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	1ad3      	subs	r3, r2, r3
 800963a:	f241 3288 	movw	r2, #5000	; 0x1388
 800963e:	4293      	cmp	r3, r2
 8009640:	d901      	bls.n	8009646 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8009642:	2303      	movs	r3, #3
 8009644:	e095      	b.n	8009772 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009646:	4b4e      	ldr	r3, [pc, #312]	; (8009780 <HAL_RCC_ClockConfig+0x264>)
 8009648:	689b      	ldr	r3, [r3, #8]
 800964a:	f003 020c 	and.w	r2, r3, #12
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	685b      	ldr	r3, [r3, #4]
 8009652:	009b      	lsls	r3, r3, #2
 8009654:	429a      	cmp	r2, r3
 8009656:	d1eb      	bne.n	8009630 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	f003 0302 	and.w	r3, r3, #2
 8009660:	2b00      	cmp	r3, #0
 8009662:	d023      	beq.n	80096ac <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	f003 0304 	and.w	r3, r3, #4
 800966c:	2b00      	cmp	r3, #0
 800966e:	d005      	beq.n	800967c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009670:	4b43      	ldr	r3, [pc, #268]	; (8009780 <HAL_RCC_ClockConfig+0x264>)
 8009672:	689b      	ldr	r3, [r3, #8]
 8009674:	4a42      	ldr	r2, [pc, #264]	; (8009780 <HAL_RCC_ClockConfig+0x264>)
 8009676:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800967a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	f003 0308 	and.w	r3, r3, #8
 8009684:	2b00      	cmp	r3, #0
 8009686:	d007      	beq.n	8009698 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8009688:	4b3d      	ldr	r3, [pc, #244]	; (8009780 <HAL_RCC_ClockConfig+0x264>)
 800968a:	689b      	ldr	r3, [r3, #8]
 800968c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8009690:	4a3b      	ldr	r2, [pc, #236]	; (8009780 <HAL_RCC_ClockConfig+0x264>)
 8009692:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8009696:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009698:	4b39      	ldr	r3, [pc, #228]	; (8009780 <HAL_RCC_ClockConfig+0x264>)
 800969a:	689b      	ldr	r3, [r3, #8]
 800969c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	689b      	ldr	r3, [r3, #8]
 80096a4:	4936      	ldr	r1, [pc, #216]	; (8009780 <HAL_RCC_ClockConfig+0x264>)
 80096a6:	4313      	orrs	r3, r2
 80096a8:	608b      	str	r3, [r1, #8]
 80096aa:	e008      	b.n	80096be <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80096ac:	697b      	ldr	r3, [r7, #20]
 80096ae:	2b80      	cmp	r3, #128	; 0x80
 80096b0:	d105      	bne.n	80096be <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80096b2:	4b33      	ldr	r3, [pc, #204]	; (8009780 <HAL_RCC_ClockConfig+0x264>)
 80096b4:	689b      	ldr	r3, [r3, #8]
 80096b6:	4a32      	ldr	r2, [pc, #200]	; (8009780 <HAL_RCC_ClockConfig+0x264>)
 80096b8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80096bc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80096be:	4b2f      	ldr	r3, [pc, #188]	; (800977c <HAL_RCC_ClockConfig+0x260>)
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	f003 030f 	and.w	r3, r3, #15
 80096c6:	683a      	ldr	r2, [r7, #0]
 80096c8:	429a      	cmp	r2, r3
 80096ca:	d21d      	bcs.n	8009708 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80096cc:	4b2b      	ldr	r3, [pc, #172]	; (800977c <HAL_RCC_ClockConfig+0x260>)
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	f023 020f 	bic.w	r2, r3, #15
 80096d4:	4929      	ldr	r1, [pc, #164]	; (800977c <HAL_RCC_ClockConfig+0x260>)
 80096d6:	683b      	ldr	r3, [r7, #0]
 80096d8:	4313      	orrs	r3, r2
 80096da:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80096dc:	f7fc fc5c 	bl	8005f98 <HAL_GetTick>
 80096e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80096e2:	e00a      	b.n	80096fa <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80096e4:	f7fc fc58 	bl	8005f98 <HAL_GetTick>
 80096e8:	4602      	mov	r2, r0
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	1ad3      	subs	r3, r2, r3
 80096ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80096f2:	4293      	cmp	r3, r2
 80096f4:	d901      	bls.n	80096fa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80096f6:	2303      	movs	r3, #3
 80096f8:	e03b      	b.n	8009772 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80096fa:	4b20      	ldr	r3, [pc, #128]	; (800977c <HAL_RCC_ClockConfig+0x260>)
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	f003 030f 	and.w	r3, r3, #15
 8009702:	683a      	ldr	r2, [r7, #0]
 8009704:	429a      	cmp	r2, r3
 8009706:	d1ed      	bne.n	80096e4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	f003 0304 	and.w	r3, r3, #4
 8009710:	2b00      	cmp	r3, #0
 8009712:	d008      	beq.n	8009726 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009714:	4b1a      	ldr	r3, [pc, #104]	; (8009780 <HAL_RCC_ClockConfig+0x264>)
 8009716:	689b      	ldr	r3, [r3, #8]
 8009718:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	68db      	ldr	r3, [r3, #12]
 8009720:	4917      	ldr	r1, [pc, #92]	; (8009780 <HAL_RCC_ClockConfig+0x264>)
 8009722:	4313      	orrs	r3, r2
 8009724:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	f003 0308 	and.w	r3, r3, #8
 800972e:	2b00      	cmp	r3, #0
 8009730:	d009      	beq.n	8009746 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009732:	4b13      	ldr	r3, [pc, #76]	; (8009780 <HAL_RCC_ClockConfig+0x264>)
 8009734:	689b      	ldr	r3, [r3, #8]
 8009736:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	691b      	ldr	r3, [r3, #16]
 800973e:	00db      	lsls	r3, r3, #3
 8009740:	490f      	ldr	r1, [pc, #60]	; (8009780 <HAL_RCC_ClockConfig+0x264>)
 8009742:	4313      	orrs	r3, r2
 8009744:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009746:	f000 f825 	bl	8009794 <HAL_RCC_GetSysClockFreq>
 800974a:	4602      	mov	r2, r0
 800974c:	4b0c      	ldr	r3, [pc, #48]	; (8009780 <HAL_RCC_ClockConfig+0x264>)
 800974e:	689b      	ldr	r3, [r3, #8]
 8009750:	091b      	lsrs	r3, r3, #4
 8009752:	f003 030f 	and.w	r3, r3, #15
 8009756:	490c      	ldr	r1, [pc, #48]	; (8009788 <HAL_RCC_ClockConfig+0x26c>)
 8009758:	5ccb      	ldrb	r3, [r1, r3]
 800975a:	f003 031f 	and.w	r3, r3, #31
 800975e:	fa22 f303 	lsr.w	r3, r2, r3
 8009762:	4a0a      	ldr	r2, [pc, #40]	; (800978c <HAL_RCC_ClockConfig+0x270>)
 8009764:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8009766:	4b0a      	ldr	r3, [pc, #40]	; (8009790 <HAL_RCC_ClockConfig+0x274>)
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	4618      	mov	r0, r3
 800976c:	f7fc fbc8 	bl	8005f00 <HAL_InitTick>
 8009770:	4603      	mov	r3, r0
}
 8009772:	4618      	mov	r0, r3
 8009774:	3718      	adds	r7, #24
 8009776:	46bd      	mov	sp, r7
 8009778:	bd80      	pop	{r7, pc}
 800977a:	bf00      	nop
 800977c:	40022000 	.word	0x40022000
 8009780:	40021000 	.word	0x40021000
 8009784:	04c4b400 	.word	0x04c4b400
 8009788:	08013248 	.word	0x08013248
 800978c:	20000000 	.word	0x20000000
 8009790:	20000004 	.word	0x20000004

08009794 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009794:	b480      	push	{r7}
 8009796:	b087      	sub	sp, #28
 8009798:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800979a:	4b2c      	ldr	r3, [pc, #176]	; (800984c <HAL_RCC_GetSysClockFreq+0xb8>)
 800979c:	689b      	ldr	r3, [r3, #8]
 800979e:	f003 030c 	and.w	r3, r3, #12
 80097a2:	2b04      	cmp	r3, #4
 80097a4:	d102      	bne.n	80097ac <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80097a6:	4b2a      	ldr	r3, [pc, #168]	; (8009850 <HAL_RCC_GetSysClockFreq+0xbc>)
 80097a8:	613b      	str	r3, [r7, #16]
 80097aa:	e047      	b.n	800983c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80097ac:	4b27      	ldr	r3, [pc, #156]	; (800984c <HAL_RCC_GetSysClockFreq+0xb8>)
 80097ae:	689b      	ldr	r3, [r3, #8]
 80097b0:	f003 030c 	and.w	r3, r3, #12
 80097b4:	2b08      	cmp	r3, #8
 80097b6:	d102      	bne.n	80097be <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80097b8:	4b26      	ldr	r3, [pc, #152]	; (8009854 <HAL_RCC_GetSysClockFreq+0xc0>)
 80097ba:	613b      	str	r3, [r7, #16]
 80097bc:	e03e      	b.n	800983c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80097be:	4b23      	ldr	r3, [pc, #140]	; (800984c <HAL_RCC_GetSysClockFreq+0xb8>)
 80097c0:	689b      	ldr	r3, [r3, #8]
 80097c2:	f003 030c 	and.w	r3, r3, #12
 80097c6:	2b0c      	cmp	r3, #12
 80097c8:	d136      	bne.n	8009838 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80097ca:	4b20      	ldr	r3, [pc, #128]	; (800984c <HAL_RCC_GetSysClockFreq+0xb8>)
 80097cc:	68db      	ldr	r3, [r3, #12]
 80097ce:	f003 0303 	and.w	r3, r3, #3
 80097d2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80097d4:	4b1d      	ldr	r3, [pc, #116]	; (800984c <HAL_RCC_GetSysClockFreq+0xb8>)
 80097d6:	68db      	ldr	r3, [r3, #12]
 80097d8:	091b      	lsrs	r3, r3, #4
 80097da:	f003 030f 	and.w	r3, r3, #15
 80097de:	3301      	adds	r3, #1
 80097e0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	2b03      	cmp	r3, #3
 80097e6:	d10c      	bne.n	8009802 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80097e8:	4a1a      	ldr	r2, [pc, #104]	; (8009854 <HAL_RCC_GetSysClockFreq+0xc0>)
 80097ea:	68bb      	ldr	r3, [r7, #8]
 80097ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80097f0:	4a16      	ldr	r2, [pc, #88]	; (800984c <HAL_RCC_GetSysClockFreq+0xb8>)
 80097f2:	68d2      	ldr	r2, [r2, #12]
 80097f4:	0a12      	lsrs	r2, r2, #8
 80097f6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80097fa:	fb02 f303 	mul.w	r3, r2, r3
 80097fe:	617b      	str	r3, [r7, #20]
      break;
 8009800:	e00c      	b.n	800981c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009802:	4a13      	ldr	r2, [pc, #76]	; (8009850 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009804:	68bb      	ldr	r3, [r7, #8]
 8009806:	fbb2 f3f3 	udiv	r3, r2, r3
 800980a:	4a10      	ldr	r2, [pc, #64]	; (800984c <HAL_RCC_GetSysClockFreq+0xb8>)
 800980c:	68d2      	ldr	r2, [r2, #12]
 800980e:	0a12      	lsrs	r2, r2, #8
 8009810:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009814:	fb02 f303 	mul.w	r3, r2, r3
 8009818:	617b      	str	r3, [r7, #20]
      break;
 800981a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800981c:	4b0b      	ldr	r3, [pc, #44]	; (800984c <HAL_RCC_GetSysClockFreq+0xb8>)
 800981e:	68db      	ldr	r3, [r3, #12]
 8009820:	0e5b      	lsrs	r3, r3, #25
 8009822:	f003 0303 	and.w	r3, r3, #3
 8009826:	3301      	adds	r3, #1
 8009828:	005b      	lsls	r3, r3, #1
 800982a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800982c:	697a      	ldr	r2, [r7, #20]
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	fbb2 f3f3 	udiv	r3, r2, r3
 8009834:	613b      	str	r3, [r7, #16]
 8009836:	e001      	b.n	800983c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8009838:	2300      	movs	r3, #0
 800983a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800983c:	693b      	ldr	r3, [r7, #16]
}
 800983e:	4618      	mov	r0, r3
 8009840:	371c      	adds	r7, #28
 8009842:	46bd      	mov	sp, r7
 8009844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009848:	4770      	bx	lr
 800984a:	bf00      	nop
 800984c:	40021000 	.word	0x40021000
 8009850:	00f42400 	.word	0x00f42400
 8009854:	007a1200 	.word	0x007a1200

08009858 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009858:	b480      	push	{r7}
 800985a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800985c:	4b03      	ldr	r3, [pc, #12]	; (800986c <HAL_RCC_GetHCLKFreq+0x14>)
 800985e:	681b      	ldr	r3, [r3, #0]
}
 8009860:	4618      	mov	r0, r3
 8009862:	46bd      	mov	sp, r7
 8009864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009868:	4770      	bx	lr
 800986a:	bf00      	nop
 800986c:	20000000 	.word	0x20000000

08009870 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009870:	b580      	push	{r7, lr}
 8009872:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8009874:	f7ff fff0 	bl	8009858 <HAL_RCC_GetHCLKFreq>
 8009878:	4602      	mov	r2, r0
 800987a:	4b06      	ldr	r3, [pc, #24]	; (8009894 <HAL_RCC_GetPCLK1Freq+0x24>)
 800987c:	689b      	ldr	r3, [r3, #8]
 800987e:	0a1b      	lsrs	r3, r3, #8
 8009880:	f003 0307 	and.w	r3, r3, #7
 8009884:	4904      	ldr	r1, [pc, #16]	; (8009898 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009886:	5ccb      	ldrb	r3, [r1, r3]
 8009888:	f003 031f 	and.w	r3, r3, #31
 800988c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009890:	4618      	mov	r0, r3
 8009892:	bd80      	pop	{r7, pc}
 8009894:	40021000 	.word	0x40021000
 8009898:	08013258 	.word	0x08013258

0800989c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800989c:	b580      	push	{r7, lr}
 800989e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80098a0:	f7ff ffda 	bl	8009858 <HAL_RCC_GetHCLKFreq>
 80098a4:	4602      	mov	r2, r0
 80098a6:	4b06      	ldr	r3, [pc, #24]	; (80098c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80098a8:	689b      	ldr	r3, [r3, #8]
 80098aa:	0adb      	lsrs	r3, r3, #11
 80098ac:	f003 0307 	and.w	r3, r3, #7
 80098b0:	4904      	ldr	r1, [pc, #16]	; (80098c4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80098b2:	5ccb      	ldrb	r3, [r1, r3]
 80098b4:	f003 031f 	and.w	r3, r3, #31
 80098b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80098bc:	4618      	mov	r0, r3
 80098be:	bd80      	pop	{r7, pc}
 80098c0:	40021000 	.word	0x40021000
 80098c4:	08013258 	.word	0x08013258

080098c8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80098c8:	b480      	push	{r7}
 80098ca:	b087      	sub	sp, #28
 80098cc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80098ce:	4b1e      	ldr	r3, [pc, #120]	; (8009948 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80098d0:	68db      	ldr	r3, [r3, #12]
 80098d2:	f003 0303 	and.w	r3, r3, #3
 80098d6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80098d8:	4b1b      	ldr	r3, [pc, #108]	; (8009948 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80098da:	68db      	ldr	r3, [r3, #12]
 80098dc:	091b      	lsrs	r3, r3, #4
 80098de:	f003 030f 	and.w	r3, r3, #15
 80098e2:	3301      	adds	r3, #1
 80098e4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80098e6:	693b      	ldr	r3, [r7, #16]
 80098e8:	2b03      	cmp	r3, #3
 80098ea:	d10c      	bne.n	8009906 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80098ec:	4a17      	ldr	r2, [pc, #92]	; (800994c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80098f4:	4a14      	ldr	r2, [pc, #80]	; (8009948 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80098f6:	68d2      	ldr	r2, [r2, #12]
 80098f8:	0a12      	lsrs	r2, r2, #8
 80098fa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80098fe:	fb02 f303 	mul.w	r3, r2, r3
 8009902:	617b      	str	r3, [r7, #20]
    break;
 8009904:	e00c      	b.n	8009920 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009906:	4a12      	ldr	r2, [pc, #72]	; (8009950 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	fbb2 f3f3 	udiv	r3, r2, r3
 800990e:	4a0e      	ldr	r2, [pc, #56]	; (8009948 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009910:	68d2      	ldr	r2, [r2, #12]
 8009912:	0a12      	lsrs	r2, r2, #8
 8009914:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009918:	fb02 f303 	mul.w	r3, r2, r3
 800991c:	617b      	str	r3, [r7, #20]
    break;
 800991e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009920:	4b09      	ldr	r3, [pc, #36]	; (8009948 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009922:	68db      	ldr	r3, [r3, #12]
 8009924:	0e5b      	lsrs	r3, r3, #25
 8009926:	f003 0303 	and.w	r3, r3, #3
 800992a:	3301      	adds	r3, #1
 800992c:	005b      	lsls	r3, r3, #1
 800992e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8009930:	697a      	ldr	r2, [r7, #20]
 8009932:	68bb      	ldr	r3, [r7, #8]
 8009934:	fbb2 f3f3 	udiv	r3, r2, r3
 8009938:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800993a:	687b      	ldr	r3, [r7, #4]
}
 800993c:	4618      	mov	r0, r3
 800993e:	371c      	adds	r7, #28
 8009940:	46bd      	mov	sp, r7
 8009942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009946:	4770      	bx	lr
 8009948:	40021000 	.word	0x40021000
 800994c:	007a1200 	.word	0x007a1200
 8009950:	00f42400 	.word	0x00f42400

08009954 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009954:	b580      	push	{r7, lr}
 8009956:	b086      	sub	sp, #24
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800995c:	2300      	movs	r3, #0
 800995e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009960:	2300      	movs	r3, #0
 8009962:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800996c:	2b00      	cmp	r3, #0
 800996e:	f000 8098 	beq.w	8009aa2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009972:	2300      	movs	r3, #0
 8009974:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009976:	4b43      	ldr	r3, [pc, #268]	; (8009a84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009978:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800997a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800997e:	2b00      	cmp	r3, #0
 8009980:	d10d      	bne.n	800999e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009982:	4b40      	ldr	r3, [pc, #256]	; (8009a84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009984:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009986:	4a3f      	ldr	r2, [pc, #252]	; (8009a84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009988:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800998c:	6593      	str	r3, [r2, #88]	; 0x58
 800998e:	4b3d      	ldr	r3, [pc, #244]	; (8009a84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009990:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009992:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009996:	60bb      	str	r3, [r7, #8]
 8009998:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800999a:	2301      	movs	r3, #1
 800999c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800999e:	4b3a      	ldr	r3, [pc, #232]	; (8009a88 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	4a39      	ldr	r2, [pc, #228]	; (8009a88 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80099a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80099a8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80099aa:	f7fc faf5 	bl	8005f98 <HAL_GetTick>
 80099ae:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80099b0:	e009      	b.n	80099c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80099b2:	f7fc faf1 	bl	8005f98 <HAL_GetTick>
 80099b6:	4602      	mov	r2, r0
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	1ad3      	subs	r3, r2, r3
 80099bc:	2b02      	cmp	r3, #2
 80099be:	d902      	bls.n	80099c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80099c0:	2303      	movs	r3, #3
 80099c2:	74fb      	strb	r3, [r7, #19]
        break;
 80099c4:	e005      	b.n	80099d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80099c6:	4b30      	ldr	r3, [pc, #192]	; (8009a88 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d0ef      	beq.n	80099b2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80099d2:	7cfb      	ldrb	r3, [r7, #19]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d159      	bne.n	8009a8c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80099d8:	4b2a      	ldr	r3, [pc, #168]	; (8009a84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80099da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80099de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80099e2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80099e4:	697b      	ldr	r3, [r7, #20]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d01e      	beq.n	8009a28 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80099ee:	697a      	ldr	r2, [r7, #20]
 80099f0:	429a      	cmp	r2, r3
 80099f2:	d019      	beq.n	8009a28 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80099f4:	4b23      	ldr	r3, [pc, #140]	; (8009a84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80099f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80099fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80099fe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009a00:	4b20      	ldr	r3, [pc, #128]	; (8009a84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009a02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009a06:	4a1f      	ldr	r2, [pc, #124]	; (8009a84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009a08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009a0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009a10:	4b1c      	ldr	r3, [pc, #112]	; (8009a84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009a16:	4a1b      	ldr	r2, [pc, #108]	; (8009a84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009a18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009a1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009a20:	4a18      	ldr	r2, [pc, #96]	; (8009a84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009a22:	697b      	ldr	r3, [r7, #20]
 8009a24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009a28:	697b      	ldr	r3, [r7, #20]
 8009a2a:	f003 0301 	and.w	r3, r3, #1
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d016      	beq.n	8009a60 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a32:	f7fc fab1 	bl	8005f98 <HAL_GetTick>
 8009a36:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009a38:	e00b      	b.n	8009a52 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009a3a:	f7fc faad 	bl	8005f98 <HAL_GetTick>
 8009a3e:	4602      	mov	r2, r0
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	1ad3      	subs	r3, r2, r3
 8009a44:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a48:	4293      	cmp	r3, r2
 8009a4a:	d902      	bls.n	8009a52 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8009a4c:	2303      	movs	r3, #3
 8009a4e:	74fb      	strb	r3, [r7, #19]
            break;
 8009a50:	e006      	b.n	8009a60 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009a52:	4b0c      	ldr	r3, [pc, #48]	; (8009a84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009a54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009a58:	f003 0302 	and.w	r3, r3, #2
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d0ec      	beq.n	8009a3a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8009a60:	7cfb      	ldrb	r3, [r7, #19]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d10b      	bne.n	8009a7e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009a66:	4b07      	ldr	r3, [pc, #28]	; (8009a84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009a68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009a6c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009a74:	4903      	ldr	r1, [pc, #12]	; (8009a84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009a76:	4313      	orrs	r3, r2
 8009a78:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8009a7c:	e008      	b.n	8009a90 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009a7e:	7cfb      	ldrb	r3, [r7, #19]
 8009a80:	74bb      	strb	r3, [r7, #18]
 8009a82:	e005      	b.n	8009a90 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8009a84:	40021000 	.word	0x40021000
 8009a88:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a8c:	7cfb      	ldrb	r3, [r7, #19]
 8009a8e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009a90:	7c7b      	ldrb	r3, [r7, #17]
 8009a92:	2b01      	cmp	r3, #1
 8009a94:	d105      	bne.n	8009aa2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009a96:	4baf      	ldr	r3, [pc, #700]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009a98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009a9a:	4aae      	ldr	r2, [pc, #696]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009a9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009aa0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	f003 0301 	and.w	r3, r3, #1
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d00a      	beq.n	8009ac4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009aae:	4ba9      	ldr	r3, [pc, #676]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009ab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ab4:	f023 0203 	bic.w	r2, r3, #3
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	685b      	ldr	r3, [r3, #4]
 8009abc:	49a5      	ldr	r1, [pc, #660]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009abe:	4313      	orrs	r3, r2
 8009ac0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	f003 0302 	and.w	r3, r3, #2
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d00a      	beq.n	8009ae6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009ad0:	4ba0      	ldr	r3, [pc, #640]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ad6:	f023 020c 	bic.w	r2, r3, #12
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	689b      	ldr	r3, [r3, #8]
 8009ade:	499d      	ldr	r1, [pc, #628]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009ae0:	4313      	orrs	r3, r2
 8009ae2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	f003 0304 	and.w	r3, r3, #4
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d00a      	beq.n	8009b08 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009af2:	4b98      	ldr	r3, [pc, #608]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009af8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	68db      	ldr	r3, [r3, #12]
 8009b00:	4994      	ldr	r1, [pc, #592]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b02:	4313      	orrs	r3, r2
 8009b04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	f003 0308 	and.w	r3, r3, #8
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d00a      	beq.n	8009b2a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009b14:	4b8f      	ldr	r3, [pc, #572]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b1a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	691b      	ldr	r3, [r3, #16]
 8009b22:	498c      	ldr	r1, [pc, #560]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b24:	4313      	orrs	r3, r2
 8009b26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	f003 0310 	and.w	r3, r3, #16
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d00a      	beq.n	8009b4c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009b36:	4b87      	ldr	r3, [pc, #540]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b3c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	695b      	ldr	r3, [r3, #20]
 8009b44:	4983      	ldr	r1, [pc, #524]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b46:	4313      	orrs	r3, r2
 8009b48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	f003 0320 	and.w	r3, r3, #32
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d00a      	beq.n	8009b6e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009b58:	4b7e      	ldr	r3, [pc, #504]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b5e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	699b      	ldr	r3, [r3, #24]
 8009b66:	497b      	ldr	r1, [pc, #492]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b68:	4313      	orrs	r3, r2
 8009b6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d00a      	beq.n	8009b90 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009b7a:	4b76      	ldr	r3, [pc, #472]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b80:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	69db      	ldr	r3, [r3, #28]
 8009b88:	4972      	ldr	r1, [pc, #456]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b8a:	4313      	orrs	r3, r2
 8009b8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d00a      	beq.n	8009bb2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009b9c:	4b6d      	ldr	r3, [pc, #436]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ba2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	6a1b      	ldr	r3, [r3, #32]
 8009baa:	496a      	ldr	r1, [pc, #424]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009bac:	4313      	orrs	r3, r2
 8009bae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d00a      	beq.n	8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009bbe:	4b65      	ldr	r3, [pc, #404]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009bc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009bc4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bcc:	4961      	ldr	r1, [pc, #388]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009bce:	4313      	orrs	r3, r2
 8009bd0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d00a      	beq.n	8009bf6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009be0:	4b5c      	ldr	r3, [pc, #368]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009be2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009be6:	f023 0203 	bic.w	r2, r3, #3
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009bee:	4959      	ldr	r1, [pc, #356]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009bf0:	4313      	orrs	r3, r2
 8009bf2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d00a      	beq.n	8009c18 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009c02:	4b54      	ldr	r3, [pc, #336]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009c04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c08:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c10:	4950      	ldr	r1, [pc, #320]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009c12:	4313      	orrs	r3, r2
 8009c14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d015      	beq.n	8009c50 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009c24:	4b4b      	ldr	r3, [pc, #300]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c2a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c32:	4948      	ldr	r1, [pc, #288]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009c34:	4313      	orrs	r3, r2
 8009c36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c3e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009c42:	d105      	bne.n	8009c50 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009c44:	4b43      	ldr	r3, [pc, #268]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009c46:	68db      	ldr	r3, [r3, #12]
 8009c48:	4a42      	ldr	r2, [pc, #264]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009c4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009c4e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d015      	beq.n	8009c88 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009c5c:	4b3d      	ldr	r3, [pc, #244]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c62:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c6a:	493a      	ldr	r1, [pc, #232]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009c6c:	4313      	orrs	r3, r2
 8009c6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c76:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009c7a:	d105      	bne.n	8009c88 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009c7c:	4b35      	ldr	r3, [pc, #212]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009c7e:	68db      	ldr	r3, [r3, #12]
 8009c80:	4a34      	ldr	r2, [pc, #208]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009c82:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009c86:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d015      	beq.n	8009cc0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009c94:	4b2f      	ldr	r3, [pc, #188]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009c96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c9a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ca2:	492c      	ldr	r1, [pc, #176]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009ca4:	4313      	orrs	r3, r2
 8009ca6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cae:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009cb2:	d105      	bne.n	8009cc0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009cb4:	4b27      	ldr	r3, [pc, #156]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009cb6:	68db      	ldr	r3, [r3, #12]
 8009cb8:	4a26      	ldr	r2, [pc, #152]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009cba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009cbe:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d015      	beq.n	8009cf8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009ccc:	4b21      	ldr	r3, [pc, #132]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009cd2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009cda:	491e      	ldr	r1, [pc, #120]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009cdc:	4313      	orrs	r3, r2
 8009cde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ce6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009cea:	d105      	bne.n	8009cf8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009cec:	4b19      	ldr	r3, [pc, #100]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009cee:	68db      	ldr	r3, [r3, #12]
 8009cf0:	4a18      	ldr	r2, [pc, #96]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009cf2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009cf6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d015      	beq.n	8009d30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009d04:	4b13      	ldr	r3, [pc, #76]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009d06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d0a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d12:	4910      	ldr	r1, [pc, #64]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009d14:	4313      	orrs	r3, r2
 8009d16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d1e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009d22:	d105      	bne.n	8009d30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009d24:	4b0b      	ldr	r3, [pc, #44]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009d26:	68db      	ldr	r3, [r3, #12]
 8009d28:	4a0a      	ldr	r2, [pc, #40]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009d2a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009d2e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d018      	beq.n	8009d6e <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8009d3c:	4b05      	ldr	r3, [pc, #20]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d42:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d4a:	4902      	ldr	r1, [pc, #8]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009d4c:	4313      	orrs	r3, r2
 8009d4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8009d52:	e001      	b.n	8009d58 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8009d54:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d5c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009d60:	d105      	bne.n	8009d6e <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009d62:	4b21      	ldr	r3, [pc, #132]	; (8009de8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009d64:	68db      	ldr	r3, [r3, #12]
 8009d66:	4a20      	ldr	r2, [pc, #128]	; (8009de8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009d68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009d6c:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d015      	beq.n	8009da6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8009d7a:	4b1b      	ldr	r3, [pc, #108]	; (8009de8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009d7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d80:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009d88:	4917      	ldr	r1, [pc, #92]	; (8009de8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009d8a:	4313      	orrs	r3, r2
 8009d8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009d94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d98:	d105      	bne.n	8009da6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009d9a:	4b13      	ldr	r3, [pc, #76]	; (8009de8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009d9c:	68db      	ldr	r3, [r3, #12]
 8009d9e:	4a12      	ldr	r2, [pc, #72]	; (8009de8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009da0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009da4:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d015      	beq.n	8009dde <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009db2:	4b0d      	ldr	r3, [pc, #52]	; (8009de8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009db4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009db8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009dc0:	4909      	ldr	r1, [pc, #36]	; (8009de8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009dc2:	4313      	orrs	r3, r2
 8009dc4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009dcc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009dd0:	d105      	bne.n	8009dde <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009dd2:	4b05      	ldr	r3, [pc, #20]	; (8009de8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009dd4:	68db      	ldr	r3, [r3, #12]
 8009dd6:	4a04      	ldr	r2, [pc, #16]	; (8009de8 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009dd8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009ddc:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8009dde:	7cbb      	ldrb	r3, [r7, #18]
}
 8009de0:	4618      	mov	r0, r3
 8009de2:	3718      	adds	r7, #24
 8009de4:	46bd      	mov	sp, r7
 8009de6:	bd80      	pop	{r7, pc}
 8009de8:	40021000 	.word	0x40021000

08009dec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b084      	sub	sp, #16
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d101      	bne.n	8009dfe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009dfa:	2301      	movs	r3, #1
 8009dfc:	e09d      	b.n	8009f3a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d108      	bne.n	8009e18 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	685b      	ldr	r3, [r3, #4]
 8009e0a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009e0e:	d009      	beq.n	8009e24 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	2200      	movs	r2, #0
 8009e14:	61da      	str	r2, [r3, #28]
 8009e16:	e005      	b.n	8009e24 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	2200      	movs	r2, #0
 8009e22:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	2200      	movs	r2, #0
 8009e28:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009e30:	b2db      	uxtb	r3, r3
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d106      	bne.n	8009e44 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	2200      	movs	r2, #0
 8009e3a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009e3e:	6878      	ldr	r0, [r7, #4]
 8009e40:	f7fb fb6c 	bl	800551c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2202      	movs	r2, #2
 8009e48:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	681a      	ldr	r2, [r3, #0]
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009e5a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	68db      	ldr	r3, [r3, #12]
 8009e60:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009e64:	d902      	bls.n	8009e6c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009e66:	2300      	movs	r3, #0
 8009e68:	60fb      	str	r3, [r7, #12]
 8009e6a:	e002      	b.n	8009e72 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009e6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009e70:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	68db      	ldr	r3, [r3, #12]
 8009e76:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8009e7a:	d007      	beq.n	8009e8c <HAL_SPI_Init+0xa0>
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	68db      	ldr	r3, [r3, #12]
 8009e80:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009e84:	d002      	beq.n	8009e8c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	2200      	movs	r2, #0
 8009e8a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	685b      	ldr	r3, [r3, #4]
 8009e90:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	689b      	ldr	r3, [r3, #8]
 8009e98:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009e9c:	431a      	orrs	r2, r3
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	691b      	ldr	r3, [r3, #16]
 8009ea2:	f003 0302 	and.w	r3, r3, #2
 8009ea6:	431a      	orrs	r2, r3
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	695b      	ldr	r3, [r3, #20]
 8009eac:	f003 0301 	and.w	r3, r3, #1
 8009eb0:	431a      	orrs	r2, r3
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	699b      	ldr	r3, [r3, #24]
 8009eb6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009eba:	431a      	orrs	r2, r3
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	69db      	ldr	r3, [r3, #28]
 8009ec0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009ec4:	431a      	orrs	r2, r3
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	6a1b      	ldr	r3, [r3, #32]
 8009eca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ece:	ea42 0103 	orr.w	r1, r2, r3
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ed6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	430a      	orrs	r2, r1
 8009ee0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	699b      	ldr	r3, [r3, #24]
 8009ee6:	0c1b      	lsrs	r3, r3, #16
 8009ee8:	f003 0204 	and.w	r2, r3, #4
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ef0:	f003 0310 	and.w	r3, r3, #16
 8009ef4:	431a      	orrs	r2, r3
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009efa:	f003 0308 	and.w	r3, r3, #8
 8009efe:	431a      	orrs	r2, r3
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	68db      	ldr	r3, [r3, #12]
 8009f04:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8009f08:	ea42 0103 	orr.w	r1, r2, r3
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	430a      	orrs	r2, r1
 8009f18:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	69da      	ldr	r2, [r3, #28]
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009f28:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	2201      	movs	r2, #1
 8009f34:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8009f38:	2300      	movs	r3, #0
}
 8009f3a:	4618      	mov	r0, r3
 8009f3c:	3710      	adds	r7, #16
 8009f3e:	46bd      	mov	sp, r7
 8009f40:	bd80      	pop	{r7, pc}

08009f42 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009f42:	b580      	push	{r7, lr}
 8009f44:	b08a      	sub	sp, #40	; 0x28
 8009f46:	af00      	add	r7, sp, #0
 8009f48:	60f8      	str	r0, [r7, #12]
 8009f4a:	60b9      	str	r1, [r7, #8]
 8009f4c:	607a      	str	r2, [r7, #4]
 8009f4e:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009f50:	2301      	movs	r3, #1
 8009f52:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009f54:	2300      	movs	r3, #0
 8009f56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8009f60:	2b01      	cmp	r3, #1
 8009f62:	d101      	bne.n	8009f68 <HAL_SPI_TransmitReceive+0x26>
 8009f64:	2302      	movs	r3, #2
 8009f66:	e1fb      	b.n	800a360 <HAL_SPI_TransmitReceive+0x41e>
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	2201      	movs	r2, #1
 8009f6c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009f70:	f7fc f812 	bl	8005f98 <HAL_GetTick>
 8009f74:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009f7c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	685b      	ldr	r3, [r3, #4]
 8009f82:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8009f84:	887b      	ldrh	r3, [r7, #2]
 8009f86:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8009f88:	887b      	ldrh	r3, [r7, #2]
 8009f8a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009f8c:	7efb      	ldrb	r3, [r7, #27]
 8009f8e:	2b01      	cmp	r3, #1
 8009f90:	d00e      	beq.n	8009fb0 <HAL_SPI_TransmitReceive+0x6e>
 8009f92:	697b      	ldr	r3, [r7, #20]
 8009f94:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009f98:	d106      	bne.n	8009fa8 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	689b      	ldr	r3, [r3, #8]
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d102      	bne.n	8009fa8 <HAL_SPI_TransmitReceive+0x66>
 8009fa2:	7efb      	ldrb	r3, [r7, #27]
 8009fa4:	2b04      	cmp	r3, #4
 8009fa6:	d003      	beq.n	8009fb0 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8009fa8:	2302      	movs	r3, #2
 8009faa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8009fae:	e1cd      	b.n	800a34c <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009fb0:	68bb      	ldr	r3, [r7, #8]
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d005      	beq.n	8009fc2 <HAL_SPI_TransmitReceive+0x80>
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d002      	beq.n	8009fc2 <HAL_SPI_TransmitReceive+0x80>
 8009fbc:	887b      	ldrh	r3, [r7, #2]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d103      	bne.n	8009fca <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8009fc2:	2301      	movs	r3, #1
 8009fc4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8009fc8:	e1c0      	b.n	800a34c <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009fd0:	b2db      	uxtb	r3, r3
 8009fd2:	2b04      	cmp	r3, #4
 8009fd4:	d003      	beq.n	8009fde <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	2205      	movs	r2, #5
 8009fda:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	2200      	movs	r2, #0
 8009fe2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	687a      	ldr	r2, [r7, #4]
 8009fe8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	887a      	ldrh	r2, [r7, #2]
 8009fee:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	887a      	ldrh	r2, [r7, #2]
 8009ff6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	68ba      	ldr	r2, [r7, #8]
 8009ffe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	887a      	ldrh	r2, [r7, #2]
 800a004:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	887a      	ldrh	r2, [r7, #2]
 800a00a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	2200      	movs	r2, #0
 800a010:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	2200      	movs	r2, #0
 800a016:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	68db      	ldr	r3, [r3, #12]
 800a01c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a020:	d802      	bhi.n	800a028 <HAL_SPI_TransmitReceive+0xe6>
 800a022:	8a3b      	ldrh	r3, [r7, #16]
 800a024:	2b01      	cmp	r3, #1
 800a026:	d908      	bls.n	800a03a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	685a      	ldr	r2, [r3, #4]
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a036:	605a      	str	r2, [r3, #4]
 800a038:	e007      	b.n	800a04a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	685a      	ldr	r2, [r3, #4]
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a048:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a054:	2b40      	cmp	r3, #64	; 0x40
 800a056:	d007      	beq.n	800a068 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	681a      	ldr	r2, [r3, #0]
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a066:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	68db      	ldr	r3, [r3, #12]
 800a06c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a070:	d97c      	bls.n	800a16c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	685b      	ldr	r3, [r3, #4]
 800a076:	2b00      	cmp	r3, #0
 800a078:	d002      	beq.n	800a080 <HAL_SPI_TransmitReceive+0x13e>
 800a07a:	8a7b      	ldrh	r3, [r7, #18]
 800a07c:	2b01      	cmp	r3, #1
 800a07e:	d169      	bne.n	800a154 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a084:	881a      	ldrh	r2, [r3, #0]
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a090:	1c9a      	adds	r2, r3, #2
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a09a:	b29b      	uxth	r3, r3
 800a09c:	3b01      	subs	r3, #1
 800a09e:	b29a      	uxth	r2, r3
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a0a4:	e056      	b.n	800a154 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	689b      	ldr	r3, [r3, #8]
 800a0ac:	f003 0302 	and.w	r3, r3, #2
 800a0b0:	2b02      	cmp	r3, #2
 800a0b2:	d11b      	bne.n	800a0ec <HAL_SPI_TransmitReceive+0x1aa>
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a0b8:	b29b      	uxth	r3, r3
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d016      	beq.n	800a0ec <HAL_SPI_TransmitReceive+0x1aa>
 800a0be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0c0:	2b01      	cmp	r3, #1
 800a0c2:	d113      	bne.n	800a0ec <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0c8:	881a      	ldrh	r2, [r3, #0]
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0d4:	1c9a      	adds	r2, r3, #2
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a0de:	b29b      	uxth	r3, r3
 800a0e0:	3b01      	subs	r3, #1
 800a0e2:	b29a      	uxth	r2, r3
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	689b      	ldr	r3, [r3, #8]
 800a0f2:	f003 0301 	and.w	r3, r3, #1
 800a0f6:	2b01      	cmp	r3, #1
 800a0f8:	d11c      	bne.n	800a134 <HAL_SPI_TransmitReceive+0x1f2>
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a100:	b29b      	uxth	r3, r3
 800a102:	2b00      	cmp	r3, #0
 800a104:	d016      	beq.n	800a134 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	68da      	ldr	r2, [r3, #12]
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a110:	b292      	uxth	r2, r2
 800a112:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a118:	1c9a      	adds	r2, r3, #2
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a124:	b29b      	uxth	r3, r3
 800a126:	3b01      	subs	r3, #1
 800a128:	b29a      	uxth	r2, r3
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a130:	2301      	movs	r3, #1
 800a132:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a134:	f7fb ff30 	bl	8005f98 <HAL_GetTick>
 800a138:	4602      	mov	r2, r0
 800a13a:	69fb      	ldr	r3, [r7, #28]
 800a13c:	1ad3      	subs	r3, r2, r3
 800a13e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a140:	429a      	cmp	r2, r3
 800a142:	d807      	bhi.n	800a154 <HAL_SPI_TransmitReceive+0x212>
 800a144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a146:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a14a:	d003      	beq.n	800a154 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800a14c:	2303      	movs	r3, #3
 800a14e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800a152:	e0fb      	b.n	800a34c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a158:	b29b      	uxth	r3, r3
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d1a3      	bne.n	800a0a6 <HAL_SPI_TransmitReceive+0x164>
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a164:	b29b      	uxth	r3, r3
 800a166:	2b00      	cmp	r3, #0
 800a168:	d19d      	bne.n	800a0a6 <HAL_SPI_TransmitReceive+0x164>
 800a16a:	e0df      	b.n	800a32c <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	685b      	ldr	r3, [r3, #4]
 800a170:	2b00      	cmp	r3, #0
 800a172:	d003      	beq.n	800a17c <HAL_SPI_TransmitReceive+0x23a>
 800a174:	8a7b      	ldrh	r3, [r7, #18]
 800a176:	2b01      	cmp	r3, #1
 800a178:	f040 80cb 	bne.w	800a312 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a180:	b29b      	uxth	r3, r3
 800a182:	2b01      	cmp	r3, #1
 800a184:	d912      	bls.n	800a1ac <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a18a:	881a      	ldrh	r2, [r3, #0]
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a196:	1c9a      	adds	r2, r3, #2
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a1a0:	b29b      	uxth	r3, r3
 800a1a2:	3b02      	subs	r3, #2
 800a1a4:	b29a      	uxth	r2, r3
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a1aa:	e0b2      	b.n	800a312 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	330c      	adds	r3, #12
 800a1b6:	7812      	ldrb	r2, [r2, #0]
 800a1b8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1be:	1c5a      	adds	r2, r3, #1
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a1c8:	b29b      	uxth	r3, r3
 800a1ca:	3b01      	subs	r3, #1
 800a1cc:	b29a      	uxth	r2, r3
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a1d2:	e09e      	b.n	800a312 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	689b      	ldr	r3, [r3, #8]
 800a1da:	f003 0302 	and.w	r3, r3, #2
 800a1de:	2b02      	cmp	r3, #2
 800a1e0:	d134      	bne.n	800a24c <HAL_SPI_TransmitReceive+0x30a>
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a1e6:	b29b      	uxth	r3, r3
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d02f      	beq.n	800a24c <HAL_SPI_TransmitReceive+0x30a>
 800a1ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1ee:	2b01      	cmp	r3, #1
 800a1f0:	d12c      	bne.n	800a24c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a1f6:	b29b      	uxth	r3, r3
 800a1f8:	2b01      	cmp	r3, #1
 800a1fa:	d912      	bls.n	800a222 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a200:	881a      	ldrh	r2, [r3, #0]
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a20c:	1c9a      	adds	r2, r3, #2
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a216:	b29b      	uxth	r3, r3
 800a218:	3b02      	subs	r3, #2
 800a21a:	b29a      	uxth	r2, r3
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a220:	e012      	b.n	800a248 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	330c      	adds	r3, #12
 800a22c:	7812      	ldrb	r2, [r2, #0]
 800a22e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a234:	1c5a      	adds	r2, r3, #1
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a23e:	b29b      	uxth	r3, r3
 800a240:	3b01      	subs	r3, #1
 800a242:	b29a      	uxth	r2, r3
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a248:	2300      	movs	r3, #0
 800a24a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	689b      	ldr	r3, [r3, #8]
 800a252:	f003 0301 	and.w	r3, r3, #1
 800a256:	2b01      	cmp	r3, #1
 800a258:	d148      	bne.n	800a2ec <HAL_SPI_TransmitReceive+0x3aa>
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a260:	b29b      	uxth	r3, r3
 800a262:	2b00      	cmp	r3, #0
 800a264:	d042      	beq.n	800a2ec <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a26c:	b29b      	uxth	r3, r3
 800a26e:	2b01      	cmp	r3, #1
 800a270:	d923      	bls.n	800a2ba <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	68da      	ldr	r2, [r3, #12]
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a27c:	b292      	uxth	r2, r2
 800a27e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a284:	1c9a      	adds	r2, r3, #2
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a290:	b29b      	uxth	r3, r3
 800a292:	3b02      	subs	r3, #2
 800a294:	b29a      	uxth	r2, r3
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a2a2:	b29b      	uxth	r3, r3
 800a2a4:	2b01      	cmp	r3, #1
 800a2a6:	d81f      	bhi.n	800a2e8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	685a      	ldr	r2, [r3, #4]
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a2b6:	605a      	str	r2, [r3, #4]
 800a2b8:	e016      	b.n	800a2e8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	f103 020c 	add.w	r2, r3, #12
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2c6:	7812      	ldrb	r2, [r2, #0]
 800a2c8:	b2d2      	uxtb	r2, r2
 800a2ca:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2d0:	1c5a      	adds	r2, r3, #1
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a2dc:	b29b      	uxth	r3, r3
 800a2de:	3b01      	subs	r3, #1
 800a2e0:	b29a      	uxth	r2, r3
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a2e8:	2301      	movs	r3, #1
 800a2ea:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a2ec:	f7fb fe54 	bl	8005f98 <HAL_GetTick>
 800a2f0:	4602      	mov	r2, r0
 800a2f2:	69fb      	ldr	r3, [r7, #28]
 800a2f4:	1ad3      	subs	r3, r2, r3
 800a2f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a2f8:	429a      	cmp	r2, r3
 800a2fa:	d803      	bhi.n	800a304 <HAL_SPI_TransmitReceive+0x3c2>
 800a2fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a302:	d102      	bne.n	800a30a <HAL_SPI_TransmitReceive+0x3c8>
 800a304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a306:	2b00      	cmp	r3, #0
 800a308:	d103      	bne.n	800a312 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800a30a:	2303      	movs	r3, #3
 800a30c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800a310:	e01c      	b.n	800a34c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a316:	b29b      	uxth	r3, r3
 800a318:	2b00      	cmp	r3, #0
 800a31a:	f47f af5b 	bne.w	800a1d4 <HAL_SPI_TransmitReceive+0x292>
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a324:	b29b      	uxth	r3, r3
 800a326:	2b00      	cmp	r3, #0
 800a328:	f47f af54 	bne.w	800a1d4 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a32c:	69fa      	ldr	r2, [r7, #28]
 800a32e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a330:	68f8      	ldr	r0, [r7, #12]
 800a332:	f000 f933 	bl	800a59c <SPI_EndRxTxTransaction>
 800a336:	4603      	mov	r3, r0
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d006      	beq.n	800a34a <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800a33c:	2301      	movs	r3, #1
 800a33e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	2220      	movs	r2, #32
 800a346:	661a      	str	r2, [r3, #96]	; 0x60
 800a348:	e000      	b.n	800a34c <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800a34a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	2201      	movs	r2, #1
 800a350:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	2200      	movs	r2, #0
 800a358:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800a35c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800a360:	4618      	mov	r0, r3
 800a362:	3728      	adds	r7, #40	; 0x28
 800a364:	46bd      	mov	sp, r7
 800a366:	bd80      	pop	{r7, pc}

0800a368 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a368:	b580      	push	{r7, lr}
 800a36a:	b088      	sub	sp, #32
 800a36c:	af00      	add	r7, sp, #0
 800a36e:	60f8      	str	r0, [r7, #12]
 800a370:	60b9      	str	r1, [r7, #8]
 800a372:	603b      	str	r3, [r7, #0]
 800a374:	4613      	mov	r3, r2
 800a376:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a378:	f7fb fe0e 	bl	8005f98 <HAL_GetTick>
 800a37c:	4602      	mov	r2, r0
 800a37e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a380:	1a9b      	subs	r3, r3, r2
 800a382:	683a      	ldr	r2, [r7, #0]
 800a384:	4413      	add	r3, r2
 800a386:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a388:	f7fb fe06 	bl	8005f98 <HAL_GetTick>
 800a38c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a38e:	4b39      	ldr	r3, [pc, #228]	; (800a474 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	015b      	lsls	r3, r3, #5
 800a394:	0d1b      	lsrs	r3, r3, #20
 800a396:	69fa      	ldr	r2, [r7, #28]
 800a398:	fb02 f303 	mul.w	r3, r2, r3
 800a39c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a39e:	e054      	b.n	800a44a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a3a0:	683b      	ldr	r3, [r7, #0]
 800a3a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3a6:	d050      	beq.n	800a44a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a3a8:	f7fb fdf6 	bl	8005f98 <HAL_GetTick>
 800a3ac:	4602      	mov	r2, r0
 800a3ae:	69bb      	ldr	r3, [r7, #24]
 800a3b0:	1ad3      	subs	r3, r2, r3
 800a3b2:	69fa      	ldr	r2, [r7, #28]
 800a3b4:	429a      	cmp	r2, r3
 800a3b6:	d902      	bls.n	800a3be <SPI_WaitFlagStateUntilTimeout+0x56>
 800a3b8:	69fb      	ldr	r3, [r7, #28]
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d13d      	bne.n	800a43a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	685a      	ldr	r2, [r3, #4]
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a3cc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	685b      	ldr	r3, [r3, #4]
 800a3d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a3d6:	d111      	bne.n	800a3fc <SPI_WaitFlagStateUntilTimeout+0x94>
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	689b      	ldr	r3, [r3, #8]
 800a3dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a3e0:	d004      	beq.n	800a3ec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	689b      	ldr	r3, [r3, #8]
 800a3e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a3ea:	d107      	bne.n	800a3fc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	681a      	ldr	r2, [r3, #0]
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a3fa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a400:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a404:	d10f      	bne.n	800a426 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	681a      	ldr	r2, [r3, #0]
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a414:	601a      	str	r2, [r3, #0]
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	681a      	ldr	r2, [r3, #0]
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a424:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	2201      	movs	r2, #1
 800a42a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	2200      	movs	r2, #0
 800a432:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800a436:	2303      	movs	r3, #3
 800a438:	e017      	b.n	800a46a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800a43a:	697b      	ldr	r3, [r7, #20]
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d101      	bne.n	800a444 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800a440:	2300      	movs	r3, #0
 800a442:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a444:	697b      	ldr	r3, [r7, #20]
 800a446:	3b01      	subs	r3, #1
 800a448:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	689a      	ldr	r2, [r3, #8]
 800a450:	68bb      	ldr	r3, [r7, #8]
 800a452:	4013      	ands	r3, r2
 800a454:	68ba      	ldr	r2, [r7, #8]
 800a456:	429a      	cmp	r2, r3
 800a458:	bf0c      	ite	eq
 800a45a:	2301      	moveq	r3, #1
 800a45c:	2300      	movne	r3, #0
 800a45e:	b2db      	uxtb	r3, r3
 800a460:	461a      	mov	r2, r3
 800a462:	79fb      	ldrb	r3, [r7, #7]
 800a464:	429a      	cmp	r2, r3
 800a466:	d19b      	bne.n	800a3a0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a468:	2300      	movs	r3, #0
}
 800a46a:	4618      	mov	r0, r3
 800a46c:	3720      	adds	r7, #32
 800a46e:	46bd      	mov	sp, r7
 800a470:	bd80      	pop	{r7, pc}
 800a472:	bf00      	nop
 800a474:	20000000 	.word	0x20000000

0800a478 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a478:	b580      	push	{r7, lr}
 800a47a:	b088      	sub	sp, #32
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	60f8      	str	r0, [r7, #12]
 800a480:	60b9      	str	r1, [r7, #8]
 800a482:	607a      	str	r2, [r7, #4]
 800a484:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800a486:	f7fb fd87 	bl	8005f98 <HAL_GetTick>
 800a48a:	4602      	mov	r2, r0
 800a48c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a48e:	1a9b      	subs	r3, r3, r2
 800a490:	683a      	ldr	r2, [r7, #0]
 800a492:	4413      	add	r3, r2
 800a494:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a496:	f7fb fd7f 	bl	8005f98 <HAL_GetTick>
 800a49a:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800a49c:	4b3e      	ldr	r3, [pc, #248]	; (800a598 <SPI_WaitFifoStateUntilTimeout+0x120>)
 800a49e:	681a      	ldr	r2, [r3, #0]
 800a4a0:	4613      	mov	r3, r2
 800a4a2:	009b      	lsls	r3, r3, #2
 800a4a4:	4413      	add	r3, r2
 800a4a6:	00da      	lsls	r2, r3, #3
 800a4a8:	1ad3      	subs	r3, r2, r3
 800a4aa:	0d1b      	lsrs	r3, r3, #20
 800a4ac:	69fa      	ldr	r2, [r7, #28]
 800a4ae:	fb02 f303 	mul.w	r3, r2, r3
 800a4b2:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 800a4b4:	e062      	b.n	800a57c <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800a4b6:	68bb      	ldr	r3, [r7, #8]
 800a4b8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800a4bc:	d109      	bne.n	800a4d2 <SPI_WaitFifoStateUntilTimeout+0x5a>
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d106      	bne.n	800a4d2 <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	330c      	adds	r3, #12
 800a4ca:	781b      	ldrb	r3, [r3, #0]
 800a4cc:	b2db      	uxtb	r3, r3
 800a4ce:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 800a4d0:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 800a4d2:	683b      	ldr	r3, [r7, #0]
 800a4d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4d8:	d050      	beq.n	800a57c <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a4da:	f7fb fd5d 	bl	8005f98 <HAL_GetTick>
 800a4de:	4602      	mov	r2, r0
 800a4e0:	69bb      	ldr	r3, [r7, #24]
 800a4e2:	1ad3      	subs	r3, r2, r3
 800a4e4:	69fa      	ldr	r2, [r7, #28]
 800a4e6:	429a      	cmp	r2, r3
 800a4e8:	d902      	bls.n	800a4f0 <SPI_WaitFifoStateUntilTimeout+0x78>
 800a4ea:	69fb      	ldr	r3, [r7, #28]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d13d      	bne.n	800a56c <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	685a      	ldr	r2, [r3, #4]
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a4fe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	685b      	ldr	r3, [r3, #4]
 800a504:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a508:	d111      	bne.n	800a52e <SPI_WaitFifoStateUntilTimeout+0xb6>
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	689b      	ldr	r3, [r3, #8]
 800a50e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a512:	d004      	beq.n	800a51e <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	689b      	ldr	r3, [r3, #8]
 800a518:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a51c:	d107      	bne.n	800a52e <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	681a      	ldr	r2, [r3, #0]
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a52c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a532:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a536:	d10f      	bne.n	800a558 <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	681a      	ldr	r2, [r3, #0]
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a546:	601a      	str	r2, [r3, #0]
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	681a      	ldr	r2, [r3, #0]
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a556:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	2201      	movs	r2, #1
 800a55c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	2200      	movs	r2, #0
 800a564:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800a568:	2303      	movs	r3, #3
 800a56a:	e010      	b.n	800a58e <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800a56c:	693b      	ldr	r3, [r7, #16]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d101      	bne.n	800a576 <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 800a572:	2300      	movs	r3, #0
 800a574:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 800a576:	693b      	ldr	r3, [r7, #16]
 800a578:	3b01      	subs	r3, #1
 800a57a:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	689a      	ldr	r2, [r3, #8]
 800a582:	68bb      	ldr	r3, [r7, #8]
 800a584:	4013      	ands	r3, r2
 800a586:	687a      	ldr	r2, [r7, #4]
 800a588:	429a      	cmp	r2, r3
 800a58a:	d194      	bne.n	800a4b6 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 800a58c:	2300      	movs	r3, #0
}
 800a58e:	4618      	mov	r0, r3
 800a590:	3720      	adds	r7, #32
 800a592:	46bd      	mov	sp, r7
 800a594:	bd80      	pop	{r7, pc}
 800a596:	bf00      	nop
 800a598:	20000000 	.word	0x20000000

0800a59c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b086      	sub	sp, #24
 800a5a0:	af02      	add	r7, sp, #8
 800a5a2:	60f8      	str	r0, [r7, #12]
 800a5a4:	60b9      	str	r1, [r7, #8]
 800a5a6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	9300      	str	r3, [sp, #0]
 800a5ac:	68bb      	ldr	r3, [r7, #8]
 800a5ae:	2200      	movs	r2, #0
 800a5b0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800a5b4:	68f8      	ldr	r0, [r7, #12]
 800a5b6:	f7ff ff5f 	bl	800a478 <SPI_WaitFifoStateUntilTimeout>
 800a5ba:	4603      	mov	r3, r0
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d007      	beq.n	800a5d0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a5c4:	f043 0220 	orr.w	r2, r3, #32
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a5cc:	2303      	movs	r3, #3
 800a5ce:	e027      	b.n	800a620 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	9300      	str	r3, [sp, #0]
 800a5d4:	68bb      	ldr	r3, [r7, #8]
 800a5d6:	2200      	movs	r2, #0
 800a5d8:	2180      	movs	r1, #128	; 0x80
 800a5da:	68f8      	ldr	r0, [r7, #12]
 800a5dc:	f7ff fec4 	bl	800a368 <SPI_WaitFlagStateUntilTimeout>
 800a5e0:	4603      	mov	r3, r0
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d007      	beq.n	800a5f6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a5ea:	f043 0220 	orr.w	r2, r3, #32
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a5f2:	2303      	movs	r3, #3
 800a5f4:	e014      	b.n	800a620 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	9300      	str	r3, [sp, #0]
 800a5fa:	68bb      	ldr	r3, [r7, #8]
 800a5fc:	2200      	movs	r2, #0
 800a5fe:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800a602:	68f8      	ldr	r0, [r7, #12]
 800a604:	f7ff ff38 	bl	800a478 <SPI_WaitFifoStateUntilTimeout>
 800a608:	4603      	mov	r3, r0
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d007      	beq.n	800a61e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a612:	f043 0220 	orr.w	r2, r3, #32
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a61a:	2303      	movs	r3, #3
 800a61c:	e000      	b.n	800a620 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800a61e:	2300      	movs	r3, #0
}
 800a620:	4618      	mov	r0, r3
 800a622:	3710      	adds	r7, #16
 800a624:	46bd      	mov	sp, r7
 800a626:	bd80      	pop	{r7, pc}

0800a628 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b082      	sub	sp, #8
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	2b00      	cmp	r3, #0
 800a634:	d101      	bne.n	800a63a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a636:	2301      	movs	r3, #1
 800a638:	e049      	b.n	800a6ce <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a640:	b2db      	uxtb	r3, r3
 800a642:	2b00      	cmp	r3, #0
 800a644:	d106      	bne.n	800a654 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	2200      	movs	r2, #0
 800a64a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a64e:	6878      	ldr	r0, [r7, #4]
 800a650:	f7fb fafc 	bl	8005c4c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	2202      	movs	r2, #2
 800a658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	681a      	ldr	r2, [r3, #0]
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	3304      	adds	r3, #4
 800a664:	4619      	mov	r1, r3
 800a666:	4610      	mov	r0, r2
 800a668:	f000 fdf6 	bl	800b258 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	2201      	movs	r2, #1
 800a670:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	2201      	movs	r2, #1
 800a678:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	2201      	movs	r2, #1
 800a680:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	2201      	movs	r2, #1
 800a688:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	2201      	movs	r2, #1
 800a690:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	2201      	movs	r2, #1
 800a698:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	2201      	movs	r2, #1
 800a6a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	2201      	movs	r2, #1
 800a6a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	2201      	movs	r2, #1
 800a6b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	2201      	movs	r2, #1
 800a6b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2201      	movs	r2, #1
 800a6c0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	2201      	movs	r2, #1
 800a6c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a6cc:	2300      	movs	r3, #0
}
 800a6ce:	4618      	mov	r0, r3
 800a6d0:	3708      	adds	r7, #8
 800a6d2:	46bd      	mov	sp, r7
 800a6d4:	bd80      	pop	{r7, pc}
	...

0800a6d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a6d8:	b480      	push	{r7}
 800a6da:	b085      	sub	sp, #20
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a6e6:	b2db      	uxtb	r3, r3
 800a6e8:	2b01      	cmp	r3, #1
 800a6ea:	d001      	beq.n	800a6f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a6ec:	2301      	movs	r3, #1
 800a6ee:	e054      	b.n	800a79a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	2202      	movs	r2, #2
 800a6f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	68da      	ldr	r2, [r3, #12]
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	f042 0201 	orr.w	r2, r2, #1
 800a706:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	4a26      	ldr	r2, [pc, #152]	; (800a7a8 <HAL_TIM_Base_Start_IT+0xd0>)
 800a70e:	4293      	cmp	r3, r2
 800a710:	d022      	beq.n	800a758 <HAL_TIM_Base_Start_IT+0x80>
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a71a:	d01d      	beq.n	800a758 <HAL_TIM_Base_Start_IT+0x80>
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	4a22      	ldr	r2, [pc, #136]	; (800a7ac <HAL_TIM_Base_Start_IT+0xd4>)
 800a722:	4293      	cmp	r3, r2
 800a724:	d018      	beq.n	800a758 <HAL_TIM_Base_Start_IT+0x80>
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	4a21      	ldr	r2, [pc, #132]	; (800a7b0 <HAL_TIM_Base_Start_IT+0xd8>)
 800a72c:	4293      	cmp	r3, r2
 800a72e:	d013      	beq.n	800a758 <HAL_TIM_Base_Start_IT+0x80>
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	4a1f      	ldr	r2, [pc, #124]	; (800a7b4 <HAL_TIM_Base_Start_IT+0xdc>)
 800a736:	4293      	cmp	r3, r2
 800a738:	d00e      	beq.n	800a758 <HAL_TIM_Base_Start_IT+0x80>
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	4a1e      	ldr	r2, [pc, #120]	; (800a7b8 <HAL_TIM_Base_Start_IT+0xe0>)
 800a740:	4293      	cmp	r3, r2
 800a742:	d009      	beq.n	800a758 <HAL_TIM_Base_Start_IT+0x80>
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	4a1c      	ldr	r2, [pc, #112]	; (800a7bc <HAL_TIM_Base_Start_IT+0xe4>)
 800a74a:	4293      	cmp	r3, r2
 800a74c:	d004      	beq.n	800a758 <HAL_TIM_Base_Start_IT+0x80>
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	4a1b      	ldr	r2, [pc, #108]	; (800a7c0 <HAL_TIM_Base_Start_IT+0xe8>)
 800a754:	4293      	cmp	r3, r2
 800a756:	d115      	bne.n	800a784 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	689a      	ldr	r2, [r3, #8]
 800a75e:	4b19      	ldr	r3, [pc, #100]	; (800a7c4 <HAL_TIM_Base_Start_IT+0xec>)
 800a760:	4013      	ands	r3, r2
 800a762:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	2b06      	cmp	r3, #6
 800a768:	d015      	beq.n	800a796 <HAL_TIM_Base_Start_IT+0xbe>
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a770:	d011      	beq.n	800a796 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	681a      	ldr	r2, [r3, #0]
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	f042 0201 	orr.w	r2, r2, #1
 800a780:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a782:	e008      	b.n	800a796 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	681a      	ldr	r2, [r3, #0]
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	f042 0201 	orr.w	r2, r2, #1
 800a792:	601a      	str	r2, [r3, #0]
 800a794:	e000      	b.n	800a798 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a796:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a798:	2300      	movs	r3, #0
}
 800a79a:	4618      	mov	r0, r3
 800a79c:	3714      	adds	r7, #20
 800a79e:	46bd      	mov	sp, r7
 800a7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a4:	4770      	bx	lr
 800a7a6:	bf00      	nop
 800a7a8:	40012c00 	.word	0x40012c00
 800a7ac:	40000400 	.word	0x40000400
 800a7b0:	40000800 	.word	0x40000800
 800a7b4:	40000c00 	.word	0x40000c00
 800a7b8:	40013400 	.word	0x40013400
 800a7bc:	40014000 	.word	0x40014000
 800a7c0:	40015000 	.word	0x40015000
 800a7c4:	00010007 	.word	0x00010007

0800a7c8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a7c8:	b580      	push	{r7, lr}
 800a7ca:	b082      	sub	sp, #8
 800a7cc:	af00      	add	r7, sp, #0
 800a7ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d101      	bne.n	800a7da <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a7d6:	2301      	movs	r3, #1
 800a7d8:	e049      	b.n	800a86e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a7e0:	b2db      	uxtb	r3, r3
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d106      	bne.n	800a7f4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	2200      	movs	r2, #0
 800a7ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a7ee:	6878      	ldr	r0, [r7, #4]
 800a7f0:	f000 f841 	bl	800a876 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	2202      	movs	r2, #2
 800a7f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	681a      	ldr	r2, [r3, #0]
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	3304      	adds	r3, #4
 800a804:	4619      	mov	r1, r3
 800a806:	4610      	mov	r0, r2
 800a808:	f000 fd26 	bl	800b258 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	2201      	movs	r2, #1
 800a810:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	2201      	movs	r2, #1
 800a818:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	2201      	movs	r2, #1
 800a820:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	2201      	movs	r2, #1
 800a828:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	2201      	movs	r2, #1
 800a830:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	2201      	movs	r2, #1
 800a838:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	2201      	movs	r2, #1
 800a840:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	2201      	movs	r2, #1
 800a848:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	2201      	movs	r2, #1
 800a850:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	2201      	movs	r2, #1
 800a858:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	2201      	movs	r2, #1
 800a860:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	2201      	movs	r2, #1
 800a868:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a86c:	2300      	movs	r3, #0
}
 800a86e:	4618      	mov	r0, r3
 800a870:	3708      	adds	r7, #8
 800a872:	46bd      	mov	sp, r7
 800a874:	bd80      	pop	{r7, pc}

0800a876 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a876:	b480      	push	{r7}
 800a878:	b083      	sub	sp, #12
 800a87a:	af00      	add	r7, sp, #0
 800a87c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a87e:	bf00      	nop
 800a880:	370c      	adds	r7, #12
 800a882:	46bd      	mov	sp, r7
 800a884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a888:	4770      	bx	lr
	...

0800a88c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a88c:	b580      	push	{r7, lr}
 800a88e:	b084      	sub	sp, #16
 800a890:	af00      	add	r7, sp, #0
 800a892:	6078      	str	r0, [r7, #4]
 800a894:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a896:	683b      	ldr	r3, [r7, #0]
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d109      	bne.n	800a8b0 <HAL_TIM_PWM_Start+0x24>
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a8a2:	b2db      	uxtb	r3, r3
 800a8a4:	2b01      	cmp	r3, #1
 800a8a6:	bf14      	ite	ne
 800a8a8:	2301      	movne	r3, #1
 800a8aa:	2300      	moveq	r3, #0
 800a8ac:	b2db      	uxtb	r3, r3
 800a8ae:	e03c      	b.n	800a92a <HAL_TIM_PWM_Start+0x9e>
 800a8b0:	683b      	ldr	r3, [r7, #0]
 800a8b2:	2b04      	cmp	r3, #4
 800a8b4:	d109      	bne.n	800a8ca <HAL_TIM_PWM_Start+0x3e>
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800a8bc:	b2db      	uxtb	r3, r3
 800a8be:	2b01      	cmp	r3, #1
 800a8c0:	bf14      	ite	ne
 800a8c2:	2301      	movne	r3, #1
 800a8c4:	2300      	moveq	r3, #0
 800a8c6:	b2db      	uxtb	r3, r3
 800a8c8:	e02f      	b.n	800a92a <HAL_TIM_PWM_Start+0x9e>
 800a8ca:	683b      	ldr	r3, [r7, #0]
 800a8cc:	2b08      	cmp	r3, #8
 800a8ce:	d109      	bne.n	800a8e4 <HAL_TIM_PWM_Start+0x58>
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a8d6:	b2db      	uxtb	r3, r3
 800a8d8:	2b01      	cmp	r3, #1
 800a8da:	bf14      	ite	ne
 800a8dc:	2301      	movne	r3, #1
 800a8de:	2300      	moveq	r3, #0
 800a8e0:	b2db      	uxtb	r3, r3
 800a8e2:	e022      	b.n	800a92a <HAL_TIM_PWM_Start+0x9e>
 800a8e4:	683b      	ldr	r3, [r7, #0]
 800a8e6:	2b0c      	cmp	r3, #12
 800a8e8:	d109      	bne.n	800a8fe <HAL_TIM_PWM_Start+0x72>
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a8f0:	b2db      	uxtb	r3, r3
 800a8f2:	2b01      	cmp	r3, #1
 800a8f4:	bf14      	ite	ne
 800a8f6:	2301      	movne	r3, #1
 800a8f8:	2300      	moveq	r3, #0
 800a8fa:	b2db      	uxtb	r3, r3
 800a8fc:	e015      	b.n	800a92a <HAL_TIM_PWM_Start+0x9e>
 800a8fe:	683b      	ldr	r3, [r7, #0]
 800a900:	2b10      	cmp	r3, #16
 800a902:	d109      	bne.n	800a918 <HAL_TIM_PWM_Start+0x8c>
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a90a:	b2db      	uxtb	r3, r3
 800a90c:	2b01      	cmp	r3, #1
 800a90e:	bf14      	ite	ne
 800a910:	2301      	movne	r3, #1
 800a912:	2300      	moveq	r3, #0
 800a914:	b2db      	uxtb	r3, r3
 800a916:	e008      	b.n	800a92a <HAL_TIM_PWM_Start+0x9e>
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800a91e:	b2db      	uxtb	r3, r3
 800a920:	2b01      	cmp	r3, #1
 800a922:	bf14      	ite	ne
 800a924:	2301      	movne	r3, #1
 800a926:	2300      	moveq	r3, #0
 800a928:	b2db      	uxtb	r3, r3
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d001      	beq.n	800a932 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800a92e:	2301      	movs	r3, #1
 800a930:	e0a6      	b.n	800aa80 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a932:	683b      	ldr	r3, [r7, #0]
 800a934:	2b00      	cmp	r3, #0
 800a936:	d104      	bne.n	800a942 <HAL_TIM_PWM_Start+0xb6>
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	2202      	movs	r2, #2
 800a93c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a940:	e023      	b.n	800a98a <HAL_TIM_PWM_Start+0xfe>
 800a942:	683b      	ldr	r3, [r7, #0]
 800a944:	2b04      	cmp	r3, #4
 800a946:	d104      	bne.n	800a952 <HAL_TIM_PWM_Start+0xc6>
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	2202      	movs	r2, #2
 800a94c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a950:	e01b      	b.n	800a98a <HAL_TIM_PWM_Start+0xfe>
 800a952:	683b      	ldr	r3, [r7, #0]
 800a954:	2b08      	cmp	r3, #8
 800a956:	d104      	bne.n	800a962 <HAL_TIM_PWM_Start+0xd6>
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	2202      	movs	r2, #2
 800a95c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a960:	e013      	b.n	800a98a <HAL_TIM_PWM_Start+0xfe>
 800a962:	683b      	ldr	r3, [r7, #0]
 800a964:	2b0c      	cmp	r3, #12
 800a966:	d104      	bne.n	800a972 <HAL_TIM_PWM_Start+0xe6>
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	2202      	movs	r2, #2
 800a96c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a970:	e00b      	b.n	800a98a <HAL_TIM_PWM_Start+0xfe>
 800a972:	683b      	ldr	r3, [r7, #0]
 800a974:	2b10      	cmp	r3, #16
 800a976:	d104      	bne.n	800a982 <HAL_TIM_PWM_Start+0xf6>
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	2202      	movs	r2, #2
 800a97c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a980:	e003      	b.n	800a98a <HAL_TIM_PWM_Start+0xfe>
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	2202      	movs	r2, #2
 800a986:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	2201      	movs	r2, #1
 800a990:	6839      	ldr	r1, [r7, #0]
 800a992:	4618      	mov	r0, r3
 800a994:	f001 f8ce 	bl	800bb34 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	4a3a      	ldr	r2, [pc, #232]	; (800aa88 <HAL_TIM_PWM_Start+0x1fc>)
 800a99e:	4293      	cmp	r3, r2
 800a9a0:	d018      	beq.n	800a9d4 <HAL_TIM_PWM_Start+0x148>
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	4a39      	ldr	r2, [pc, #228]	; (800aa8c <HAL_TIM_PWM_Start+0x200>)
 800a9a8:	4293      	cmp	r3, r2
 800a9aa:	d013      	beq.n	800a9d4 <HAL_TIM_PWM_Start+0x148>
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	4a37      	ldr	r2, [pc, #220]	; (800aa90 <HAL_TIM_PWM_Start+0x204>)
 800a9b2:	4293      	cmp	r3, r2
 800a9b4:	d00e      	beq.n	800a9d4 <HAL_TIM_PWM_Start+0x148>
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	4a36      	ldr	r2, [pc, #216]	; (800aa94 <HAL_TIM_PWM_Start+0x208>)
 800a9bc:	4293      	cmp	r3, r2
 800a9be:	d009      	beq.n	800a9d4 <HAL_TIM_PWM_Start+0x148>
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	4a34      	ldr	r2, [pc, #208]	; (800aa98 <HAL_TIM_PWM_Start+0x20c>)
 800a9c6:	4293      	cmp	r3, r2
 800a9c8:	d004      	beq.n	800a9d4 <HAL_TIM_PWM_Start+0x148>
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	4a33      	ldr	r2, [pc, #204]	; (800aa9c <HAL_TIM_PWM_Start+0x210>)
 800a9d0:	4293      	cmp	r3, r2
 800a9d2:	d101      	bne.n	800a9d8 <HAL_TIM_PWM_Start+0x14c>
 800a9d4:	2301      	movs	r3, #1
 800a9d6:	e000      	b.n	800a9da <HAL_TIM_PWM_Start+0x14e>
 800a9d8:	2300      	movs	r3, #0
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d007      	beq.n	800a9ee <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a9ec:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	4a25      	ldr	r2, [pc, #148]	; (800aa88 <HAL_TIM_PWM_Start+0x1fc>)
 800a9f4:	4293      	cmp	r3, r2
 800a9f6:	d022      	beq.n	800aa3e <HAL_TIM_PWM_Start+0x1b2>
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aa00:	d01d      	beq.n	800aa3e <HAL_TIM_PWM_Start+0x1b2>
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	4a26      	ldr	r2, [pc, #152]	; (800aaa0 <HAL_TIM_PWM_Start+0x214>)
 800aa08:	4293      	cmp	r3, r2
 800aa0a:	d018      	beq.n	800aa3e <HAL_TIM_PWM_Start+0x1b2>
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	4a24      	ldr	r2, [pc, #144]	; (800aaa4 <HAL_TIM_PWM_Start+0x218>)
 800aa12:	4293      	cmp	r3, r2
 800aa14:	d013      	beq.n	800aa3e <HAL_TIM_PWM_Start+0x1b2>
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	4a23      	ldr	r2, [pc, #140]	; (800aaa8 <HAL_TIM_PWM_Start+0x21c>)
 800aa1c:	4293      	cmp	r3, r2
 800aa1e:	d00e      	beq.n	800aa3e <HAL_TIM_PWM_Start+0x1b2>
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	4a19      	ldr	r2, [pc, #100]	; (800aa8c <HAL_TIM_PWM_Start+0x200>)
 800aa26:	4293      	cmp	r3, r2
 800aa28:	d009      	beq.n	800aa3e <HAL_TIM_PWM_Start+0x1b2>
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	4a18      	ldr	r2, [pc, #96]	; (800aa90 <HAL_TIM_PWM_Start+0x204>)
 800aa30:	4293      	cmp	r3, r2
 800aa32:	d004      	beq.n	800aa3e <HAL_TIM_PWM_Start+0x1b2>
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	4a18      	ldr	r2, [pc, #96]	; (800aa9c <HAL_TIM_PWM_Start+0x210>)
 800aa3a:	4293      	cmp	r3, r2
 800aa3c:	d115      	bne.n	800aa6a <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	689a      	ldr	r2, [r3, #8]
 800aa44:	4b19      	ldr	r3, [pc, #100]	; (800aaac <HAL_TIM_PWM_Start+0x220>)
 800aa46:	4013      	ands	r3, r2
 800aa48:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	2b06      	cmp	r3, #6
 800aa4e:	d015      	beq.n	800aa7c <HAL_TIM_PWM_Start+0x1f0>
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aa56:	d011      	beq.n	800aa7c <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	681a      	ldr	r2, [r3, #0]
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	f042 0201 	orr.w	r2, r2, #1
 800aa66:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aa68:	e008      	b.n	800aa7c <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	681a      	ldr	r2, [r3, #0]
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	f042 0201 	orr.w	r2, r2, #1
 800aa78:	601a      	str	r2, [r3, #0]
 800aa7a:	e000      	b.n	800aa7e <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aa7c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800aa7e:	2300      	movs	r3, #0
}
 800aa80:	4618      	mov	r0, r3
 800aa82:	3710      	adds	r7, #16
 800aa84:	46bd      	mov	sp, r7
 800aa86:	bd80      	pop	{r7, pc}
 800aa88:	40012c00 	.word	0x40012c00
 800aa8c:	40013400 	.word	0x40013400
 800aa90:	40014000 	.word	0x40014000
 800aa94:	40014400 	.word	0x40014400
 800aa98:	40014800 	.word	0x40014800
 800aa9c:	40015000 	.word	0x40015000
 800aaa0:	40000400 	.word	0x40000400
 800aaa4:	40000800 	.word	0x40000800
 800aaa8:	40000c00 	.word	0x40000c00
 800aaac:	00010007 	.word	0x00010007

0800aab0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800aab0:	b580      	push	{r7, lr}
 800aab2:	b082      	sub	sp, #8
 800aab4:	af00      	add	r7, sp, #0
 800aab6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	691b      	ldr	r3, [r3, #16]
 800aabe:	f003 0302 	and.w	r3, r3, #2
 800aac2:	2b02      	cmp	r3, #2
 800aac4:	d122      	bne.n	800ab0c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	68db      	ldr	r3, [r3, #12]
 800aacc:	f003 0302 	and.w	r3, r3, #2
 800aad0:	2b02      	cmp	r3, #2
 800aad2:	d11b      	bne.n	800ab0c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	f06f 0202 	mvn.w	r2, #2
 800aadc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	2201      	movs	r2, #1
 800aae2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	699b      	ldr	r3, [r3, #24]
 800aaea:	f003 0303 	and.w	r3, r3, #3
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d003      	beq.n	800aafa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800aaf2:	6878      	ldr	r0, [r7, #4]
 800aaf4:	f000 fb92 	bl	800b21c <HAL_TIM_IC_CaptureCallback>
 800aaf8:	e005      	b.n	800ab06 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800aafa:	6878      	ldr	r0, [r7, #4]
 800aafc:	f000 fb84 	bl	800b208 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ab00:	6878      	ldr	r0, [r7, #4]
 800ab02:	f000 fb95 	bl	800b230 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	2200      	movs	r2, #0
 800ab0a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	691b      	ldr	r3, [r3, #16]
 800ab12:	f003 0304 	and.w	r3, r3, #4
 800ab16:	2b04      	cmp	r3, #4
 800ab18:	d122      	bne.n	800ab60 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	68db      	ldr	r3, [r3, #12]
 800ab20:	f003 0304 	and.w	r3, r3, #4
 800ab24:	2b04      	cmp	r3, #4
 800ab26:	d11b      	bne.n	800ab60 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	f06f 0204 	mvn.w	r2, #4
 800ab30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	2202      	movs	r2, #2
 800ab36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	699b      	ldr	r3, [r3, #24]
 800ab3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d003      	beq.n	800ab4e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ab46:	6878      	ldr	r0, [r7, #4]
 800ab48:	f000 fb68 	bl	800b21c <HAL_TIM_IC_CaptureCallback>
 800ab4c:	e005      	b.n	800ab5a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ab4e:	6878      	ldr	r0, [r7, #4]
 800ab50:	f000 fb5a 	bl	800b208 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ab54:	6878      	ldr	r0, [r7, #4]
 800ab56:	f000 fb6b 	bl	800b230 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	2200      	movs	r2, #0
 800ab5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	691b      	ldr	r3, [r3, #16]
 800ab66:	f003 0308 	and.w	r3, r3, #8
 800ab6a:	2b08      	cmp	r3, #8
 800ab6c:	d122      	bne.n	800abb4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	68db      	ldr	r3, [r3, #12]
 800ab74:	f003 0308 	and.w	r3, r3, #8
 800ab78:	2b08      	cmp	r3, #8
 800ab7a:	d11b      	bne.n	800abb4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	f06f 0208 	mvn.w	r2, #8
 800ab84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	2204      	movs	r2, #4
 800ab8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	69db      	ldr	r3, [r3, #28]
 800ab92:	f003 0303 	and.w	r3, r3, #3
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d003      	beq.n	800aba2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ab9a:	6878      	ldr	r0, [r7, #4]
 800ab9c:	f000 fb3e 	bl	800b21c <HAL_TIM_IC_CaptureCallback>
 800aba0:	e005      	b.n	800abae <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aba2:	6878      	ldr	r0, [r7, #4]
 800aba4:	f000 fb30 	bl	800b208 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aba8:	6878      	ldr	r0, [r7, #4]
 800abaa:	f000 fb41 	bl	800b230 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	2200      	movs	r2, #0
 800abb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	691b      	ldr	r3, [r3, #16]
 800abba:	f003 0310 	and.w	r3, r3, #16
 800abbe:	2b10      	cmp	r3, #16
 800abc0:	d122      	bne.n	800ac08 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	68db      	ldr	r3, [r3, #12]
 800abc8:	f003 0310 	and.w	r3, r3, #16
 800abcc:	2b10      	cmp	r3, #16
 800abce:	d11b      	bne.n	800ac08 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	f06f 0210 	mvn.w	r2, #16
 800abd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	2208      	movs	r2, #8
 800abde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	69db      	ldr	r3, [r3, #28]
 800abe6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800abea:	2b00      	cmp	r3, #0
 800abec:	d003      	beq.n	800abf6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800abee:	6878      	ldr	r0, [r7, #4]
 800abf0:	f000 fb14 	bl	800b21c <HAL_TIM_IC_CaptureCallback>
 800abf4:	e005      	b.n	800ac02 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800abf6:	6878      	ldr	r0, [r7, #4]
 800abf8:	f000 fb06 	bl	800b208 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800abfc:	6878      	ldr	r0, [r7, #4]
 800abfe:	f000 fb17 	bl	800b230 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	2200      	movs	r2, #0
 800ac06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	691b      	ldr	r3, [r3, #16]
 800ac0e:	f003 0301 	and.w	r3, r3, #1
 800ac12:	2b01      	cmp	r3, #1
 800ac14:	d10e      	bne.n	800ac34 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	68db      	ldr	r3, [r3, #12]
 800ac1c:	f003 0301 	and.w	r3, r3, #1
 800ac20:	2b01      	cmp	r3, #1
 800ac22:	d107      	bne.n	800ac34 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	f06f 0201 	mvn.w	r2, #1
 800ac2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ac2e:	6878      	ldr	r0, [r7, #4]
 800ac30:	f000 fae0 	bl	800b1f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	691b      	ldr	r3, [r3, #16]
 800ac3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ac3e:	2b80      	cmp	r3, #128	; 0x80
 800ac40:	d10e      	bne.n	800ac60 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	68db      	ldr	r3, [r3, #12]
 800ac48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ac4c:	2b80      	cmp	r3, #128	; 0x80
 800ac4e:	d107      	bne.n	800ac60 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800ac58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ac5a:	6878      	ldr	r0, [r7, #4]
 800ac5c:	f001 f8e2 	bl	800be24 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	691b      	ldr	r3, [r3, #16]
 800ac66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ac6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ac6e:	d10e      	bne.n	800ac8e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	68db      	ldr	r3, [r3, #12]
 800ac76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ac7a:	2b80      	cmp	r3, #128	; 0x80
 800ac7c:	d107      	bne.n	800ac8e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800ac86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800ac88:	6878      	ldr	r0, [r7, #4]
 800ac8a:	f001 f8d5 	bl	800be38 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	691b      	ldr	r3, [r3, #16]
 800ac94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac98:	2b40      	cmp	r3, #64	; 0x40
 800ac9a:	d10e      	bne.n	800acba <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	68db      	ldr	r3, [r3, #12]
 800aca2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aca6:	2b40      	cmp	r3, #64	; 0x40
 800aca8:	d107      	bne.n	800acba <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800acb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800acb4:	6878      	ldr	r0, [r7, #4]
 800acb6:	f000 fac5 	bl	800b244 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	691b      	ldr	r3, [r3, #16]
 800acc0:	f003 0320 	and.w	r3, r3, #32
 800acc4:	2b20      	cmp	r3, #32
 800acc6:	d10e      	bne.n	800ace6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	68db      	ldr	r3, [r3, #12]
 800acce:	f003 0320 	and.w	r3, r3, #32
 800acd2:	2b20      	cmp	r3, #32
 800acd4:	d107      	bne.n	800ace6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	f06f 0220 	mvn.w	r2, #32
 800acde:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ace0:	6878      	ldr	r0, [r7, #4]
 800ace2:	f001 f895 	bl	800be10 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	691b      	ldr	r3, [r3, #16]
 800acec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800acf0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800acf4:	d10f      	bne.n	800ad16 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	68db      	ldr	r3, [r3, #12]
 800acfc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ad00:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ad04:	d107      	bne.n	800ad16 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800ad0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800ad10:	6878      	ldr	r0, [r7, #4]
 800ad12:	f001 f89b 	bl	800be4c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	691b      	ldr	r3, [r3, #16]
 800ad1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ad20:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ad24:	d10f      	bne.n	800ad46 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	68db      	ldr	r3, [r3, #12]
 800ad2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ad30:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ad34:	d107      	bne.n	800ad46 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800ad3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800ad40:	6878      	ldr	r0, [r7, #4]
 800ad42:	f001 f88d 	bl	800be60 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	691b      	ldr	r3, [r3, #16]
 800ad4c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ad50:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ad54:	d10f      	bne.n	800ad76 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	68db      	ldr	r3, [r3, #12]
 800ad5c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ad60:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ad64:	d107      	bne.n	800ad76 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800ad6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800ad70:	6878      	ldr	r0, [r7, #4]
 800ad72:	f001 f87f 	bl	800be74 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	691b      	ldr	r3, [r3, #16]
 800ad7c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ad80:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ad84:	d10f      	bne.n	800ada6 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	68db      	ldr	r3, [r3, #12]
 800ad8c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ad90:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ad94:	d107      	bne.n	800ada6 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800ad9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800ada0:	6878      	ldr	r0, [r7, #4]
 800ada2:	f001 f871 	bl	800be88 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ada6:	bf00      	nop
 800ada8:	3708      	adds	r7, #8
 800adaa:	46bd      	mov	sp, r7
 800adac:	bd80      	pop	{r7, pc}
	...

0800adb0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800adb0:	b580      	push	{r7, lr}
 800adb2:	b084      	sub	sp, #16
 800adb4:	af00      	add	r7, sp, #0
 800adb6:	60f8      	str	r0, [r7, #12]
 800adb8:	60b9      	str	r1, [r7, #8]
 800adba:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800adc2:	2b01      	cmp	r3, #1
 800adc4:	d101      	bne.n	800adca <HAL_TIM_PWM_ConfigChannel+0x1a>
 800adc6:	2302      	movs	r3, #2
 800adc8:	e0fd      	b.n	800afc6 <HAL_TIM_PWM_ConfigChannel+0x216>
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	2201      	movs	r2, #1
 800adce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	2b14      	cmp	r3, #20
 800add6:	f200 80f0 	bhi.w	800afba <HAL_TIM_PWM_ConfigChannel+0x20a>
 800adda:	a201      	add	r2, pc, #4	; (adr r2, 800ade0 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800addc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ade0:	0800ae35 	.word	0x0800ae35
 800ade4:	0800afbb 	.word	0x0800afbb
 800ade8:	0800afbb 	.word	0x0800afbb
 800adec:	0800afbb 	.word	0x0800afbb
 800adf0:	0800ae75 	.word	0x0800ae75
 800adf4:	0800afbb 	.word	0x0800afbb
 800adf8:	0800afbb 	.word	0x0800afbb
 800adfc:	0800afbb 	.word	0x0800afbb
 800ae00:	0800aeb7 	.word	0x0800aeb7
 800ae04:	0800afbb 	.word	0x0800afbb
 800ae08:	0800afbb 	.word	0x0800afbb
 800ae0c:	0800afbb 	.word	0x0800afbb
 800ae10:	0800aef7 	.word	0x0800aef7
 800ae14:	0800afbb 	.word	0x0800afbb
 800ae18:	0800afbb 	.word	0x0800afbb
 800ae1c:	0800afbb 	.word	0x0800afbb
 800ae20:	0800af39 	.word	0x0800af39
 800ae24:	0800afbb 	.word	0x0800afbb
 800ae28:	0800afbb 	.word	0x0800afbb
 800ae2c:	0800afbb 	.word	0x0800afbb
 800ae30:	0800af79 	.word	0x0800af79
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	68b9      	ldr	r1, [r7, #8]
 800ae3a:	4618      	mov	r0, r3
 800ae3c:	f000 fab4 	bl	800b3a8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	699a      	ldr	r2, [r3, #24]
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	f042 0208 	orr.w	r2, r2, #8
 800ae4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	699a      	ldr	r2, [r3, #24]
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	f022 0204 	bic.w	r2, r2, #4
 800ae5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	6999      	ldr	r1, [r3, #24]
 800ae66:	68bb      	ldr	r3, [r7, #8]
 800ae68:	691a      	ldr	r2, [r3, #16]
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	430a      	orrs	r2, r1
 800ae70:	619a      	str	r2, [r3, #24]
      break;
 800ae72:	e0a3      	b.n	800afbc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	68b9      	ldr	r1, [r7, #8]
 800ae7a:	4618      	mov	r0, r3
 800ae7c:	f000 fb2e 	bl	800b4dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	699a      	ldr	r2, [r3, #24]
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ae8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	699a      	ldr	r2, [r3, #24]
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ae9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	6999      	ldr	r1, [r3, #24]
 800aea6:	68bb      	ldr	r3, [r7, #8]
 800aea8:	691b      	ldr	r3, [r3, #16]
 800aeaa:	021a      	lsls	r2, r3, #8
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	430a      	orrs	r2, r1
 800aeb2:	619a      	str	r2, [r3, #24]
      break;
 800aeb4:	e082      	b.n	800afbc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	68b9      	ldr	r1, [r7, #8]
 800aebc:	4618      	mov	r0, r3
 800aebe:	f000 fba1 	bl	800b604 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	69da      	ldr	r2, [r3, #28]
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	f042 0208 	orr.w	r2, r2, #8
 800aed0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	69da      	ldr	r2, [r3, #28]
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	f022 0204 	bic.w	r2, r2, #4
 800aee0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	69d9      	ldr	r1, [r3, #28]
 800aee8:	68bb      	ldr	r3, [r7, #8]
 800aeea:	691a      	ldr	r2, [r3, #16]
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	430a      	orrs	r2, r1
 800aef2:	61da      	str	r2, [r3, #28]
      break;
 800aef4:	e062      	b.n	800afbc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	68b9      	ldr	r1, [r7, #8]
 800aefc:	4618      	mov	r0, r3
 800aefe:	f000 fc13 	bl	800b728 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	69da      	ldr	r2, [r3, #28]
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800af10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	69da      	ldr	r2, [r3, #28]
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800af20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	69d9      	ldr	r1, [r3, #28]
 800af28:	68bb      	ldr	r3, [r7, #8]
 800af2a:	691b      	ldr	r3, [r3, #16]
 800af2c:	021a      	lsls	r2, r3, #8
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	430a      	orrs	r2, r1
 800af34:	61da      	str	r2, [r3, #28]
      break;
 800af36:	e041      	b.n	800afbc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	68b9      	ldr	r1, [r7, #8]
 800af3e:	4618      	mov	r0, r3
 800af40:	f000 fc86 	bl	800b850 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	f042 0208 	orr.w	r2, r2, #8
 800af52:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	f022 0204 	bic.w	r2, r2, #4
 800af62:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800af6a:	68bb      	ldr	r3, [r7, #8]
 800af6c:	691a      	ldr	r2, [r3, #16]
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	430a      	orrs	r2, r1
 800af74:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800af76:	e021      	b.n	800afbc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	68b9      	ldr	r1, [r7, #8]
 800af7e:	4618      	mov	r0, r3
 800af80:	f000 fcd0 	bl	800b924 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800af92:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800afa2:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800afaa:	68bb      	ldr	r3, [r7, #8]
 800afac:	691b      	ldr	r3, [r3, #16]
 800afae:	021a      	lsls	r2, r3, #8
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	430a      	orrs	r2, r1
 800afb6:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800afb8:	e000      	b.n	800afbc <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800afba:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	2200      	movs	r2, #0
 800afc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800afc4:	2300      	movs	r3, #0
}
 800afc6:	4618      	mov	r0, r3
 800afc8:	3710      	adds	r7, #16
 800afca:	46bd      	mov	sp, r7
 800afcc:	bd80      	pop	{r7, pc}
 800afce:	bf00      	nop

0800afd0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800afd0:	b580      	push	{r7, lr}
 800afd2:	b084      	sub	sp, #16
 800afd4:	af00      	add	r7, sp, #0
 800afd6:	6078      	str	r0, [r7, #4]
 800afd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800afe0:	2b01      	cmp	r3, #1
 800afe2:	d101      	bne.n	800afe8 <HAL_TIM_ConfigClockSource+0x18>
 800afe4:	2302      	movs	r3, #2
 800afe6:	e0f5      	b.n	800b1d4 <HAL_TIM_ConfigClockSource+0x204>
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	2201      	movs	r2, #1
 800afec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	2202      	movs	r2, #2
 800aff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	689b      	ldr	r3, [r3, #8]
 800affe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800b006:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800b00a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b012:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	68fa      	ldr	r2, [r7, #12]
 800b01a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b01c:	683b      	ldr	r3, [r7, #0]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	4a6e      	ldr	r2, [pc, #440]	; (800b1dc <HAL_TIM_ConfigClockSource+0x20c>)
 800b022:	4293      	cmp	r3, r2
 800b024:	f000 80c1 	beq.w	800b1aa <HAL_TIM_ConfigClockSource+0x1da>
 800b028:	4a6c      	ldr	r2, [pc, #432]	; (800b1dc <HAL_TIM_ConfigClockSource+0x20c>)
 800b02a:	4293      	cmp	r3, r2
 800b02c:	f200 80c6 	bhi.w	800b1bc <HAL_TIM_ConfigClockSource+0x1ec>
 800b030:	4a6b      	ldr	r2, [pc, #428]	; (800b1e0 <HAL_TIM_ConfigClockSource+0x210>)
 800b032:	4293      	cmp	r3, r2
 800b034:	f000 80b9 	beq.w	800b1aa <HAL_TIM_ConfigClockSource+0x1da>
 800b038:	4a69      	ldr	r2, [pc, #420]	; (800b1e0 <HAL_TIM_ConfigClockSource+0x210>)
 800b03a:	4293      	cmp	r3, r2
 800b03c:	f200 80be 	bhi.w	800b1bc <HAL_TIM_ConfigClockSource+0x1ec>
 800b040:	4a68      	ldr	r2, [pc, #416]	; (800b1e4 <HAL_TIM_ConfigClockSource+0x214>)
 800b042:	4293      	cmp	r3, r2
 800b044:	f000 80b1 	beq.w	800b1aa <HAL_TIM_ConfigClockSource+0x1da>
 800b048:	4a66      	ldr	r2, [pc, #408]	; (800b1e4 <HAL_TIM_ConfigClockSource+0x214>)
 800b04a:	4293      	cmp	r3, r2
 800b04c:	f200 80b6 	bhi.w	800b1bc <HAL_TIM_ConfigClockSource+0x1ec>
 800b050:	4a65      	ldr	r2, [pc, #404]	; (800b1e8 <HAL_TIM_ConfigClockSource+0x218>)
 800b052:	4293      	cmp	r3, r2
 800b054:	f000 80a9 	beq.w	800b1aa <HAL_TIM_ConfigClockSource+0x1da>
 800b058:	4a63      	ldr	r2, [pc, #396]	; (800b1e8 <HAL_TIM_ConfigClockSource+0x218>)
 800b05a:	4293      	cmp	r3, r2
 800b05c:	f200 80ae 	bhi.w	800b1bc <HAL_TIM_ConfigClockSource+0x1ec>
 800b060:	4a62      	ldr	r2, [pc, #392]	; (800b1ec <HAL_TIM_ConfigClockSource+0x21c>)
 800b062:	4293      	cmp	r3, r2
 800b064:	f000 80a1 	beq.w	800b1aa <HAL_TIM_ConfigClockSource+0x1da>
 800b068:	4a60      	ldr	r2, [pc, #384]	; (800b1ec <HAL_TIM_ConfigClockSource+0x21c>)
 800b06a:	4293      	cmp	r3, r2
 800b06c:	f200 80a6 	bhi.w	800b1bc <HAL_TIM_ConfigClockSource+0x1ec>
 800b070:	4a5f      	ldr	r2, [pc, #380]	; (800b1f0 <HAL_TIM_ConfigClockSource+0x220>)
 800b072:	4293      	cmp	r3, r2
 800b074:	f000 8099 	beq.w	800b1aa <HAL_TIM_ConfigClockSource+0x1da>
 800b078:	4a5d      	ldr	r2, [pc, #372]	; (800b1f0 <HAL_TIM_ConfigClockSource+0x220>)
 800b07a:	4293      	cmp	r3, r2
 800b07c:	f200 809e 	bhi.w	800b1bc <HAL_TIM_ConfigClockSource+0x1ec>
 800b080:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800b084:	f000 8091 	beq.w	800b1aa <HAL_TIM_ConfigClockSource+0x1da>
 800b088:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800b08c:	f200 8096 	bhi.w	800b1bc <HAL_TIM_ConfigClockSource+0x1ec>
 800b090:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b094:	f000 8089 	beq.w	800b1aa <HAL_TIM_ConfigClockSource+0x1da>
 800b098:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b09c:	f200 808e 	bhi.w	800b1bc <HAL_TIM_ConfigClockSource+0x1ec>
 800b0a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b0a4:	d03e      	beq.n	800b124 <HAL_TIM_ConfigClockSource+0x154>
 800b0a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b0aa:	f200 8087 	bhi.w	800b1bc <HAL_TIM_ConfigClockSource+0x1ec>
 800b0ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b0b2:	f000 8085 	beq.w	800b1c0 <HAL_TIM_ConfigClockSource+0x1f0>
 800b0b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b0ba:	d87f      	bhi.n	800b1bc <HAL_TIM_ConfigClockSource+0x1ec>
 800b0bc:	2b70      	cmp	r3, #112	; 0x70
 800b0be:	d01a      	beq.n	800b0f6 <HAL_TIM_ConfigClockSource+0x126>
 800b0c0:	2b70      	cmp	r3, #112	; 0x70
 800b0c2:	d87b      	bhi.n	800b1bc <HAL_TIM_ConfigClockSource+0x1ec>
 800b0c4:	2b60      	cmp	r3, #96	; 0x60
 800b0c6:	d050      	beq.n	800b16a <HAL_TIM_ConfigClockSource+0x19a>
 800b0c8:	2b60      	cmp	r3, #96	; 0x60
 800b0ca:	d877      	bhi.n	800b1bc <HAL_TIM_ConfigClockSource+0x1ec>
 800b0cc:	2b50      	cmp	r3, #80	; 0x50
 800b0ce:	d03c      	beq.n	800b14a <HAL_TIM_ConfigClockSource+0x17a>
 800b0d0:	2b50      	cmp	r3, #80	; 0x50
 800b0d2:	d873      	bhi.n	800b1bc <HAL_TIM_ConfigClockSource+0x1ec>
 800b0d4:	2b40      	cmp	r3, #64	; 0x40
 800b0d6:	d058      	beq.n	800b18a <HAL_TIM_ConfigClockSource+0x1ba>
 800b0d8:	2b40      	cmp	r3, #64	; 0x40
 800b0da:	d86f      	bhi.n	800b1bc <HAL_TIM_ConfigClockSource+0x1ec>
 800b0dc:	2b30      	cmp	r3, #48	; 0x30
 800b0de:	d064      	beq.n	800b1aa <HAL_TIM_ConfigClockSource+0x1da>
 800b0e0:	2b30      	cmp	r3, #48	; 0x30
 800b0e2:	d86b      	bhi.n	800b1bc <HAL_TIM_ConfigClockSource+0x1ec>
 800b0e4:	2b20      	cmp	r3, #32
 800b0e6:	d060      	beq.n	800b1aa <HAL_TIM_ConfigClockSource+0x1da>
 800b0e8:	2b20      	cmp	r3, #32
 800b0ea:	d867      	bhi.n	800b1bc <HAL_TIM_ConfigClockSource+0x1ec>
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d05c      	beq.n	800b1aa <HAL_TIM_ConfigClockSource+0x1da>
 800b0f0:	2b10      	cmp	r3, #16
 800b0f2:	d05a      	beq.n	800b1aa <HAL_TIM_ConfigClockSource+0x1da>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800b0f4:	e062      	b.n	800b1bc <HAL_TIM_ConfigClockSource+0x1ec>
      TIM_ETR_SetConfig(htim->Instance,
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	6818      	ldr	r0, [r3, #0]
 800b0fa:	683b      	ldr	r3, [r7, #0]
 800b0fc:	6899      	ldr	r1, [r3, #8]
 800b0fe:	683b      	ldr	r3, [r7, #0]
 800b100:	685a      	ldr	r2, [r3, #4]
 800b102:	683b      	ldr	r3, [r7, #0]
 800b104:	68db      	ldr	r3, [r3, #12]
 800b106:	f000 fcf5 	bl	800baf4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	689b      	ldr	r3, [r3, #8]
 800b110:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800b118:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	68fa      	ldr	r2, [r7, #12]
 800b120:	609a      	str	r2, [r3, #8]
      break;
 800b122:	e04e      	b.n	800b1c2 <HAL_TIM_ConfigClockSource+0x1f2>
      TIM_ETR_SetConfig(htim->Instance,
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	6818      	ldr	r0, [r3, #0]
 800b128:	683b      	ldr	r3, [r7, #0]
 800b12a:	6899      	ldr	r1, [r3, #8]
 800b12c:	683b      	ldr	r3, [r7, #0]
 800b12e:	685a      	ldr	r2, [r3, #4]
 800b130:	683b      	ldr	r3, [r7, #0]
 800b132:	68db      	ldr	r3, [r3, #12]
 800b134:	f000 fcde 	bl	800baf4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	689a      	ldr	r2, [r3, #8]
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b146:	609a      	str	r2, [r3, #8]
      break;
 800b148:	e03b      	b.n	800b1c2 <HAL_TIM_ConfigClockSource+0x1f2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	6818      	ldr	r0, [r3, #0]
 800b14e:	683b      	ldr	r3, [r7, #0]
 800b150:	6859      	ldr	r1, [r3, #4]
 800b152:	683b      	ldr	r3, [r7, #0]
 800b154:	68db      	ldr	r3, [r3, #12]
 800b156:	461a      	mov	r2, r3
 800b158:	f000 fc50 	bl	800b9fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	2150      	movs	r1, #80	; 0x50
 800b162:	4618      	mov	r0, r3
 800b164:	f000 fca9 	bl	800baba <TIM_ITRx_SetConfig>
      break;
 800b168:	e02b      	b.n	800b1c2 <HAL_TIM_ConfigClockSource+0x1f2>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	6818      	ldr	r0, [r3, #0]
 800b16e:	683b      	ldr	r3, [r7, #0]
 800b170:	6859      	ldr	r1, [r3, #4]
 800b172:	683b      	ldr	r3, [r7, #0]
 800b174:	68db      	ldr	r3, [r3, #12]
 800b176:	461a      	mov	r2, r3
 800b178:	f000 fc6f 	bl	800ba5a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	2160      	movs	r1, #96	; 0x60
 800b182:	4618      	mov	r0, r3
 800b184:	f000 fc99 	bl	800baba <TIM_ITRx_SetConfig>
      break;
 800b188:	e01b      	b.n	800b1c2 <HAL_TIM_ConfigClockSource+0x1f2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	6818      	ldr	r0, [r3, #0]
 800b18e:	683b      	ldr	r3, [r7, #0]
 800b190:	6859      	ldr	r1, [r3, #4]
 800b192:	683b      	ldr	r3, [r7, #0]
 800b194:	68db      	ldr	r3, [r3, #12]
 800b196:	461a      	mov	r2, r3
 800b198:	f000 fc30 	bl	800b9fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	2140      	movs	r1, #64	; 0x40
 800b1a2:	4618      	mov	r0, r3
 800b1a4:	f000 fc89 	bl	800baba <TIM_ITRx_SetConfig>
      break;
 800b1a8:	e00b      	b.n	800b1c2 <HAL_TIM_ConfigClockSource+0x1f2>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	681a      	ldr	r2, [r3, #0]
 800b1ae:	683b      	ldr	r3, [r7, #0]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	4619      	mov	r1, r3
 800b1b4:	4610      	mov	r0, r2
 800b1b6:	f000 fc80 	bl	800baba <TIM_ITRx_SetConfig>
        break;
 800b1ba:	e002      	b.n	800b1c2 <HAL_TIM_ConfigClockSource+0x1f2>
      break;
 800b1bc:	bf00      	nop
 800b1be:	e000      	b.n	800b1c2 <HAL_TIM_ConfigClockSource+0x1f2>
      break;
 800b1c0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	2201      	movs	r2, #1
 800b1c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	2200      	movs	r2, #0
 800b1ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b1d2:	2300      	movs	r3, #0
}
 800b1d4:	4618      	mov	r0, r3
 800b1d6:	3710      	adds	r7, #16
 800b1d8:	46bd      	mov	sp, r7
 800b1da:	bd80      	pop	{r7, pc}
 800b1dc:	00100070 	.word	0x00100070
 800b1e0:	00100060 	.word	0x00100060
 800b1e4:	00100050 	.word	0x00100050
 800b1e8:	00100040 	.word	0x00100040
 800b1ec:	00100030 	.word	0x00100030
 800b1f0:	00100020 	.word	0x00100020

0800b1f4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b1f4:	b480      	push	{r7}
 800b1f6:	b083      	sub	sp, #12
 800b1f8:	af00      	add	r7, sp, #0
 800b1fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800b1fc:	bf00      	nop
 800b1fe:	370c      	adds	r7, #12
 800b200:	46bd      	mov	sp, r7
 800b202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b206:	4770      	bx	lr

0800b208 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b208:	b480      	push	{r7}
 800b20a:	b083      	sub	sp, #12
 800b20c:	af00      	add	r7, sp, #0
 800b20e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b210:	bf00      	nop
 800b212:	370c      	adds	r7, #12
 800b214:	46bd      	mov	sp, r7
 800b216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b21a:	4770      	bx	lr

0800b21c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b21c:	b480      	push	{r7}
 800b21e:	b083      	sub	sp, #12
 800b220:	af00      	add	r7, sp, #0
 800b222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b224:	bf00      	nop
 800b226:	370c      	adds	r7, #12
 800b228:	46bd      	mov	sp, r7
 800b22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b22e:	4770      	bx	lr

0800b230 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b230:	b480      	push	{r7}
 800b232:	b083      	sub	sp, #12
 800b234:	af00      	add	r7, sp, #0
 800b236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b238:	bf00      	nop
 800b23a:	370c      	adds	r7, #12
 800b23c:	46bd      	mov	sp, r7
 800b23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b242:	4770      	bx	lr

0800b244 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b244:	b480      	push	{r7}
 800b246:	b083      	sub	sp, #12
 800b248:	af00      	add	r7, sp, #0
 800b24a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b24c:	bf00      	nop
 800b24e:	370c      	adds	r7, #12
 800b250:	46bd      	mov	sp, r7
 800b252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b256:	4770      	bx	lr

0800b258 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b258:	b480      	push	{r7}
 800b25a:	b085      	sub	sp, #20
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	6078      	str	r0, [r7, #4]
 800b260:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	4a46      	ldr	r2, [pc, #280]	; (800b384 <TIM_Base_SetConfig+0x12c>)
 800b26c:	4293      	cmp	r3, r2
 800b26e:	d017      	beq.n	800b2a0 <TIM_Base_SetConfig+0x48>
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b276:	d013      	beq.n	800b2a0 <TIM_Base_SetConfig+0x48>
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	4a43      	ldr	r2, [pc, #268]	; (800b388 <TIM_Base_SetConfig+0x130>)
 800b27c:	4293      	cmp	r3, r2
 800b27e:	d00f      	beq.n	800b2a0 <TIM_Base_SetConfig+0x48>
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	4a42      	ldr	r2, [pc, #264]	; (800b38c <TIM_Base_SetConfig+0x134>)
 800b284:	4293      	cmp	r3, r2
 800b286:	d00b      	beq.n	800b2a0 <TIM_Base_SetConfig+0x48>
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	4a41      	ldr	r2, [pc, #260]	; (800b390 <TIM_Base_SetConfig+0x138>)
 800b28c:	4293      	cmp	r3, r2
 800b28e:	d007      	beq.n	800b2a0 <TIM_Base_SetConfig+0x48>
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	4a40      	ldr	r2, [pc, #256]	; (800b394 <TIM_Base_SetConfig+0x13c>)
 800b294:	4293      	cmp	r3, r2
 800b296:	d003      	beq.n	800b2a0 <TIM_Base_SetConfig+0x48>
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	4a3f      	ldr	r2, [pc, #252]	; (800b398 <TIM_Base_SetConfig+0x140>)
 800b29c:	4293      	cmp	r3, r2
 800b29e:	d108      	bne.n	800b2b2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b2a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b2a8:	683b      	ldr	r3, [r7, #0]
 800b2aa:	685b      	ldr	r3, [r3, #4]
 800b2ac:	68fa      	ldr	r2, [r7, #12]
 800b2ae:	4313      	orrs	r3, r2
 800b2b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	4a33      	ldr	r2, [pc, #204]	; (800b384 <TIM_Base_SetConfig+0x12c>)
 800b2b6:	4293      	cmp	r3, r2
 800b2b8:	d023      	beq.n	800b302 <TIM_Base_SetConfig+0xaa>
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b2c0:	d01f      	beq.n	800b302 <TIM_Base_SetConfig+0xaa>
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	4a30      	ldr	r2, [pc, #192]	; (800b388 <TIM_Base_SetConfig+0x130>)
 800b2c6:	4293      	cmp	r3, r2
 800b2c8:	d01b      	beq.n	800b302 <TIM_Base_SetConfig+0xaa>
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	4a2f      	ldr	r2, [pc, #188]	; (800b38c <TIM_Base_SetConfig+0x134>)
 800b2ce:	4293      	cmp	r3, r2
 800b2d0:	d017      	beq.n	800b302 <TIM_Base_SetConfig+0xaa>
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	4a2e      	ldr	r2, [pc, #184]	; (800b390 <TIM_Base_SetConfig+0x138>)
 800b2d6:	4293      	cmp	r3, r2
 800b2d8:	d013      	beq.n	800b302 <TIM_Base_SetConfig+0xaa>
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	4a2d      	ldr	r2, [pc, #180]	; (800b394 <TIM_Base_SetConfig+0x13c>)
 800b2de:	4293      	cmp	r3, r2
 800b2e0:	d00f      	beq.n	800b302 <TIM_Base_SetConfig+0xaa>
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	4a2d      	ldr	r2, [pc, #180]	; (800b39c <TIM_Base_SetConfig+0x144>)
 800b2e6:	4293      	cmp	r3, r2
 800b2e8:	d00b      	beq.n	800b302 <TIM_Base_SetConfig+0xaa>
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	4a2c      	ldr	r2, [pc, #176]	; (800b3a0 <TIM_Base_SetConfig+0x148>)
 800b2ee:	4293      	cmp	r3, r2
 800b2f0:	d007      	beq.n	800b302 <TIM_Base_SetConfig+0xaa>
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	4a2b      	ldr	r2, [pc, #172]	; (800b3a4 <TIM_Base_SetConfig+0x14c>)
 800b2f6:	4293      	cmp	r3, r2
 800b2f8:	d003      	beq.n	800b302 <TIM_Base_SetConfig+0xaa>
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	4a26      	ldr	r2, [pc, #152]	; (800b398 <TIM_Base_SetConfig+0x140>)
 800b2fe:	4293      	cmp	r3, r2
 800b300:	d108      	bne.n	800b314 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b308:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b30a:	683b      	ldr	r3, [r7, #0]
 800b30c:	68db      	ldr	r3, [r3, #12]
 800b30e:	68fa      	ldr	r2, [r7, #12]
 800b310:	4313      	orrs	r3, r2
 800b312:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b31a:	683b      	ldr	r3, [r7, #0]
 800b31c:	695b      	ldr	r3, [r3, #20]
 800b31e:	4313      	orrs	r3, r2
 800b320:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	68fa      	ldr	r2, [r7, #12]
 800b326:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b328:	683b      	ldr	r3, [r7, #0]
 800b32a:	689a      	ldr	r2, [r3, #8]
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b330:	683b      	ldr	r3, [r7, #0]
 800b332:	681a      	ldr	r2, [r3, #0]
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	4a12      	ldr	r2, [pc, #72]	; (800b384 <TIM_Base_SetConfig+0x12c>)
 800b33c:	4293      	cmp	r3, r2
 800b33e:	d013      	beq.n	800b368 <TIM_Base_SetConfig+0x110>
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	4a14      	ldr	r2, [pc, #80]	; (800b394 <TIM_Base_SetConfig+0x13c>)
 800b344:	4293      	cmp	r3, r2
 800b346:	d00f      	beq.n	800b368 <TIM_Base_SetConfig+0x110>
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	4a14      	ldr	r2, [pc, #80]	; (800b39c <TIM_Base_SetConfig+0x144>)
 800b34c:	4293      	cmp	r3, r2
 800b34e:	d00b      	beq.n	800b368 <TIM_Base_SetConfig+0x110>
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	4a13      	ldr	r2, [pc, #76]	; (800b3a0 <TIM_Base_SetConfig+0x148>)
 800b354:	4293      	cmp	r3, r2
 800b356:	d007      	beq.n	800b368 <TIM_Base_SetConfig+0x110>
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	4a12      	ldr	r2, [pc, #72]	; (800b3a4 <TIM_Base_SetConfig+0x14c>)
 800b35c:	4293      	cmp	r3, r2
 800b35e:	d003      	beq.n	800b368 <TIM_Base_SetConfig+0x110>
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	4a0d      	ldr	r2, [pc, #52]	; (800b398 <TIM_Base_SetConfig+0x140>)
 800b364:	4293      	cmp	r3, r2
 800b366:	d103      	bne.n	800b370 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b368:	683b      	ldr	r3, [r7, #0]
 800b36a:	691a      	ldr	r2, [r3, #16]
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	2201      	movs	r2, #1
 800b374:	615a      	str	r2, [r3, #20]
}
 800b376:	bf00      	nop
 800b378:	3714      	adds	r7, #20
 800b37a:	46bd      	mov	sp, r7
 800b37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b380:	4770      	bx	lr
 800b382:	bf00      	nop
 800b384:	40012c00 	.word	0x40012c00
 800b388:	40000400 	.word	0x40000400
 800b38c:	40000800 	.word	0x40000800
 800b390:	40000c00 	.word	0x40000c00
 800b394:	40013400 	.word	0x40013400
 800b398:	40015000 	.word	0x40015000
 800b39c:	40014000 	.word	0x40014000
 800b3a0:	40014400 	.word	0x40014400
 800b3a4:	40014800 	.word	0x40014800

0800b3a8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b3a8:	b480      	push	{r7}
 800b3aa:	b087      	sub	sp, #28
 800b3ac:	af00      	add	r7, sp, #0
 800b3ae:	6078      	str	r0, [r7, #4]
 800b3b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	6a1b      	ldr	r3, [r3, #32]
 800b3b6:	f023 0201 	bic.w	r2, r3, #1
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	6a1b      	ldr	r3, [r3, #32]
 800b3c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	685b      	ldr	r3, [r3, #4]
 800b3c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	699b      	ldr	r3, [r3, #24]
 800b3ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b3d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b3da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	f023 0303 	bic.w	r3, r3, #3
 800b3e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b3e4:	683b      	ldr	r3, [r7, #0]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	68fa      	ldr	r2, [r7, #12]
 800b3ea:	4313      	orrs	r3, r2
 800b3ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b3ee:	697b      	ldr	r3, [r7, #20]
 800b3f0:	f023 0302 	bic.w	r3, r3, #2
 800b3f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b3f6:	683b      	ldr	r3, [r7, #0]
 800b3f8:	689b      	ldr	r3, [r3, #8]
 800b3fa:	697a      	ldr	r2, [r7, #20]
 800b3fc:	4313      	orrs	r3, r2
 800b3fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	4a30      	ldr	r2, [pc, #192]	; (800b4c4 <TIM_OC1_SetConfig+0x11c>)
 800b404:	4293      	cmp	r3, r2
 800b406:	d013      	beq.n	800b430 <TIM_OC1_SetConfig+0x88>
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	4a2f      	ldr	r2, [pc, #188]	; (800b4c8 <TIM_OC1_SetConfig+0x120>)
 800b40c:	4293      	cmp	r3, r2
 800b40e:	d00f      	beq.n	800b430 <TIM_OC1_SetConfig+0x88>
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	4a2e      	ldr	r2, [pc, #184]	; (800b4cc <TIM_OC1_SetConfig+0x124>)
 800b414:	4293      	cmp	r3, r2
 800b416:	d00b      	beq.n	800b430 <TIM_OC1_SetConfig+0x88>
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	4a2d      	ldr	r2, [pc, #180]	; (800b4d0 <TIM_OC1_SetConfig+0x128>)
 800b41c:	4293      	cmp	r3, r2
 800b41e:	d007      	beq.n	800b430 <TIM_OC1_SetConfig+0x88>
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	4a2c      	ldr	r2, [pc, #176]	; (800b4d4 <TIM_OC1_SetConfig+0x12c>)
 800b424:	4293      	cmp	r3, r2
 800b426:	d003      	beq.n	800b430 <TIM_OC1_SetConfig+0x88>
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	4a2b      	ldr	r2, [pc, #172]	; (800b4d8 <TIM_OC1_SetConfig+0x130>)
 800b42c:	4293      	cmp	r3, r2
 800b42e:	d10c      	bne.n	800b44a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b430:	697b      	ldr	r3, [r7, #20]
 800b432:	f023 0308 	bic.w	r3, r3, #8
 800b436:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b438:	683b      	ldr	r3, [r7, #0]
 800b43a:	68db      	ldr	r3, [r3, #12]
 800b43c:	697a      	ldr	r2, [r7, #20]
 800b43e:	4313      	orrs	r3, r2
 800b440:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b442:	697b      	ldr	r3, [r7, #20]
 800b444:	f023 0304 	bic.w	r3, r3, #4
 800b448:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	4a1d      	ldr	r2, [pc, #116]	; (800b4c4 <TIM_OC1_SetConfig+0x11c>)
 800b44e:	4293      	cmp	r3, r2
 800b450:	d013      	beq.n	800b47a <TIM_OC1_SetConfig+0xd2>
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	4a1c      	ldr	r2, [pc, #112]	; (800b4c8 <TIM_OC1_SetConfig+0x120>)
 800b456:	4293      	cmp	r3, r2
 800b458:	d00f      	beq.n	800b47a <TIM_OC1_SetConfig+0xd2>
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	4a1b      	ldr	r2, [pc, #108]	; (800b4cc <TIM_OC1_SetConfig+0x124>)
 800b45e:	4293      	cmp	r3, r2
 800b460:	d00b      	beq.n	800b47a <TIM_OC1_SetConfig+0xd2>
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	4a1a      	ldr	r2, [pc, #104]	; (800b4d0 <TIM_OC1_SetConfig+0x128>)
 800b466:	4293      	cmp	r3, r2
 800b468:	d007      	beq.n	800b47a <TIM_OC1_SetConfig+0xd2>
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	4a19      	ldr	r2, [pc, #100]	; (800b4d4 <TIM_OC1_SetConfig+0x12c>)
 800b46e:	4293      	cmp	r3, r2
 800b470:	d003      	beq.n	800b47a <TIM_OC1_SetConfig+0xd2>
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	4a18      	ldr	r2, [pc, #96]	; (800b4d8 <TIM_OC1_SetConfig+0x130>)
 800b476:	4293      	cmp	r3, r2
 800b478:	d111      	bne.n	800b49e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b47a:	693b      	ldr	r3, [r7, #16]
 800b47c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b480:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b482:	693b      	ldr	r3, [r7, #16]
 800b484:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b488:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b48a:	683b      	ldr	r3, [r7, #0]
 800b48c:	695b      	ldr	r3, [r3, #20]
 800b48e:	693a      	ldr	r2, [r7, #16]
 800b490:	4313      	orrs	r3, r2
 800b492:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b494:	683b      	ldr	r3, [r7, #0]
 800b496:	699b      	ldr	r3, [r3, #24]
 800b498:	693a      	ldr	r2, [r7, #16]
 800b49a:	4313      	orrs	r3, r2
 800b49c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	693a      	ldr	r2, [r7, #16]
 800b4a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	68fa      	ldr	r2, [r7, #12]
 800b4a8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b4aa:	683b      	ldr	r3, [r7, #0]
 800b4ac:	685a      	ldr	r2, [r3, #4]
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	697a      	ldr	r2, [r7, #20]
 800b4b6:	621a      	str	r2, [r3, #32]
}
 800b4b8:	bf00      	nop
 800b4ba:	371c      	adds	r7, #28
 800b4bc:	46bd      	mov	sp, r7
 800b4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4c2:	4770      	bx	lr
 800b4c4:	40012c00 	.word	0x40012c00
 800b4c8:	40013400 	.word	0x40013400
 800b4cc:	40014000 	.word	0x40014000
 800b4d0:	40014400 	.word	0x40014400
 800b4d4:	40014800 	.word	0x40014800
 800b4d8:	40015000 	.word	0x40015000

0800b4dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b4dc:	b480      	push	{r7}
 800b4de:	b087      	sub	sp, #28
 800b4e0:	af00      	add	r7, sp, #0
 800b4e2:	6078      	str	r0, [r7, #4]
 800b4e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	6a1b      	ldr	r3, [r3, #32]
 800b4ea:	f023 0210 	bic.w	r2, r3, #16
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	6a1b      	ldr	r3, [r3, #32]
 800b4f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	685b      	ldr	r3, [r3, #4]
 800b4fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	699b      	ldr	r3, [r3, #24]
 800b502:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b50a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b50e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b516:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b518:	683b      	ldr	r3, [r7, #0]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	021b      	lsls	r3, r3, #8
 800b51e:	68fa      	ldr	r2, [r7, #12]
 800b520:	4313      	orrs	r3, r2
 800b522:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b524:	697b      	ldr	r3, [r7, #20]
 800b526:	f023 0320 	bic.w	r3, r3, #32
 800b52a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b52c:	683b      	ldr	r3, [r7, #0]
 800b52e:	689b      	ldr	r3, [r3, #8]
 800b530:	011b      	lsls	r3, r3, #4
 800b532:	697a      	ldr	r2, [r7, #20]
 800b534:	4313      	orrs	r3, r2
 800b536:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	4a2c      	ldr	r2, [pc, #176]	; (800b5ec <TIM_OC2_SetConfig+0x110>)
 800b53c:	4293      	cmp	r3, r2
 800b53e:	d007      	beq.n	800b550 <TIM_OC2_SetConfig+0x74>
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	4a2b      	ldr	r2, [pc, #172]	; (800b5f0 <TIM_OC2_SetConfig+0x114>)
 800b544:	4293      	cmp	r3, r2
 800b546:	d003      	beq.n	800b550 <TIM_OC2_SetConfig+0x74>
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	4a2a      	ldr	r2, [pc, #168]	; (800b5f4 <TIM_OC2_SetConfig+0x118>)
 800b54c:	4293      	cmp	r3, r2
 800b54e:	d10d      	bne.n	800b56c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b550:	697b      	ldr	r3, [r7, #20]
 800b552:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b556:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b558:	683b      	ldr	r3, [r7, #0]
 800b55a:	68db      	ldr	r3, [r3, #12]
 800b55c:	011b      	lsls	r3, r3, #4
 800b55e:	697a      	ldr	r2, [r7, #20]
 800b560:	4313      	orrs	r3, r2
 800b562:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b564:	697b      	ldr	r3, [r7, #20]
 800b566:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b56a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	4a1f      	ldr	r2, [pc, #124]	; (800b5ec <TIM_OC2_SetConfig+0x110>)
 800b570:	4293      	cmp	r3, r2
 800b572:	d013      	beq.n	800b59c <TIM_OC2_SetConfig+0xc0>
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	4a1e      	ldr	r2, [pc, #120]	; (800b5f0 <TIM_OC2_SetConfig+0x114>)
 800b578:	4293      	cmp	r3, r2
 800b57a:	d00f      	beq.n	800b59c <TIM_OC2_SetConfig+0xc0>
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	4a1e      	ldr	r2, [pc, #120]	; (800b5f8 <TIM_OC2_SetConfig+0x11c>)
 800b580:	4293      	cmp	r3, r2
 800b582:	d00b      	beq.n	800b59c <TIM_OC2_SetConfig+0xc0>
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	4a1d      	ldr	r2, [pc, #116]	; (800b5fc <TIM_OC2_SetConfig+0x120>)
 800b588:	4293      	cmp	r3, r2
 800b58a:	d007      	beq.n	800b59c <TIM_OC2_SetConfig+0xc0>
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	4a1c      	ldr	r2, [pc, #112]	; (800b600 <TIM_OC2_SetConfig+0x124>)
 800b590:	4293      	cmp	r3, r2
 800b592:	d003      	beq.n	800b59c <TIM_OC2_SetConfig+0xc0>
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	4a17      	ldr	r2, [pc, #92]	; (800b5f4 <TIM_OC2_SetConfig+0x118>)
 800b598:	4293      	cmp	r3, r2
 800b59a:	d113      	bne.n	800b5c4 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b59c:	693b      	ldr	r3, [r7, #16]
 800b59e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b5a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b5a4:	693b      	ldr	r3, [r7, #16]
 800b5a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b5aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b5ac:	683b      	ldr	r3, [r7, #0]
 800b5ae:	695b      	ldr	r3, [r3, #20]
 800b5b0:	009b      	lsls	r3, r3, #2
 800b5b2:	693a      	ldr	r2, [r7, #16]
 800b5b4:	4313      	orrs	r3, r2
 800b5b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b5b8:	683b      	ldr	r3, [r7, #0]
 800b5ba:	699b      	ldr	r3, [r3, #24]
 800b5bc:	009b      	lsls	r3, r3, #2
 800b5be:	693a      	ldr	r2, [r7, #16]
 800b5c0:	4313      	orrs	r3, r2
 800b5c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	693a      	ldr	r2, [r7, #16]
 800b5c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	68fa      	ldr	r2, [r7, #12]
 800b5ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b5d0:	683b      	ldr	r3, [r7, #0]
 800b5d2:	685a      	ldr	r2, [r3, #4]
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	697a      	ldr	r2, [r7, #20]
 800b5dc:	621a      	str	r2, [r3, #32]
}
 800b5de:	bf00      	nop
 800b5e0:	371c      	adds	r7, #28
 800b5e2:	46bd      	mov	sp, r7
 800b5e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5e8:	4770      	bx	lr
 800b5ea:	bf00      	nop
 800b5ec:	40012c00 	.word	0x40012c00
 800b5f0:	40013400 	.word	0x40013400
 800b5f4:	40015000 	.word	0x40015000
 800b5f8:	40014000 	.word	0x40014000
 800b5fc:	40014400 	.word	0x40014400
 800b600:	40014800 	.word	0x40014800

0800b604 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b604:	b480      	push	{r7}
 800b606:	b087      	sub	sp, #28
 800b608:	af00      	add	r7, sp, #0
 800b60a:	6078      	str	r0, [r7, #4]
 800b60c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	6a1b      	ldr	r3, [r3, #32]
 800b612:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	6a1b      	ldr	r3, [r3, #32]
 800b61e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	685b      	ldr	r3, [r3, #4]
 800b624:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	69db      	ldr	r3, [r3, #28]
 800b62a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b632:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b636:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	f023 0303 	bic.w	r3, r3, #3
 800b63e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b640:	683b      	ldr	r3, [r7, #0]
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	68fa      	ldr	r2, [r7, #12]
 800b646:	4313      	orrs	r3, r2
 800b648:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b64a:	697b      	ldr	r3, [r7, #20]
 800b64c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b650:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b652:	683b      	ldr	r3, [r7, #0]
 800b654:	689b      	ldr	r3, [r3, #8]
 800b656:	021b      	lsls	r3, r3, #8
 800b658:	697a      	ldr	r2, [r7, #20]
 800b65a:	4313      	orrs	r3, r2
 800b65c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	4a2b      	ldr	r2, [pc, #172]	; (800b710 <TIM_OC3_SetConfig+0x10c>)
 800b662:	4293      	cmp	r3, r2
 800b664:	d007      	beq.n	800b676 <TIM_OC3_SetConfig+0x72>
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	4a2a      	ldr	r2, [pc, #168]	; (800b714 <TIM_OC3_SetConfig+0x110>)
 800b66a:	4293      	cmp	r3, r2
 800b66c:	d003      	beq.n	800b676 <TIM_OC3_SetConfig+0x72>
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	4a29      	ldr	r2, [pc, #164]	; (800b718 <TIM_OC3_SetConfig+0x114>)
 800b672:	4293      	cmp	r3, r2
 800b674:	d10d      	bne.n	800b692 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b676:	697b      	ldr	r3, [r7, #20]
 800b678:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b67c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b67e:	683b      	ldr	r3, [r7, #0]
 800b680:	68db      	ldr	r3, [r3, #12]
 800b682:	021b      	lsls	r3, r3, #8
 800b684:	697a      	ldr	r2, [r7, #20]
 800b686:	4313      	orrs	r3, r2
 800b688:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b68a:	697b      	ldr	r3, [r7, #20]
 800b68c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b690:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	4a1e      	ldr	r2, [pc, #120]	; (800b710 <TIM_OC3_SetConfig+0x10c>)
 800b696:	4293      	cmp	r3, r2
 800b698:	d013      	beq.n	800b6c2 <TIM_OC3_SetConfig+0xbe>
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	4a1d      	ldr	r2, [pc, #116]	; (800b714 <TIM_OC3_SetConfig+0x110>)
 800b69e:	4293      	cmp	r3, r2
 800b6a0:	d00f      	beq.n	800b6c2 <TIM_OC3_SetConfig+0xbe>
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	4a1d      	ldr	r2, [pc, #116]	; (800b71c <TIM_OC3_SetConfig+0x118>)
 800b6a6:	4293      	cmp	r3, r2
 800b6a8:	d00b      	beq.n	800b6c2 <TIM_OC3_SetConfig+0xbe>
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	4a1c      	ldr	r2, [pc, #112]	; (800b720 <TIM_OC3_SetConfig+0x11c>)
 800b6ae:	4293      	cmp	r3, r2
 800b6b0:	d007      	beq.n	800b6c2 <TIM_OC3_SetConfig+0xbe>
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	4a1b      	ldr	r2, [pc, #108]	; (800b724 <TIM_OC3_SetConfig+0x120>)
 800b6b6:	4293      	cmp	r3, r2
 800b6b8:	d003      	beq.n	800b6c2 <TIM_OC3_SetConfig+0xbe>
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	4a16      	ldr	r2, [pc, #88]	; (800b718 <TIM_OC3_SetConfig+0x114>)
 800b6be:	4293      	cmp	r3, r2
 800b6c0:	d113      	bne.n	800b6ea <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b6c2:	693b      	ldr	r3, [r7, #16]
 800b6c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b6c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b6ca:	693b      	ldr	r3, [r7, #16]
 800b6cc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b6d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b6d2:	683b      	ldr	r3, [r7, #0]
 800b6d4:	695b      	ldr	r3, [r3, #20]
 800b6d6:	011b      	lsls	r3, r3, #4
 800b6d8:	693a      	ldr	r2, [r7, #16]
 800b6da:	4313      	orrs	r3, r2
 800b6dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b6de:	683b      	ldr	r3, [r7, #0]
 800b6e0:	699b      	ldr	r3, [r3, #24]
 800b6e2:	011b      	lsls	r3, r3, #4
 800b6e4:	693a      	ldr	r2, [r7, #16]
 800b6e6:	4313      	orrs	r3, r2
 800b6e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	693a      	ldr	r2, [r7, #16]
 800b6ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	68fa      	ldr	r2, [r7, #12]
 800b6f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b6f6:	683b      	ldr	r3, [r7, #0]
 800b6f8:	685a      	ldr	r2, [r3, #4]
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	697a      	ldr	r2, [r7, #20]
 800b702:	621a      	str	r2, [r3, #32]
}
 800b704:	bf00      	nop
 800b706:	371c      	adds	r7, #28
 800b708:	46bd      	mov	sp, r7
 800b70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b70e:	4770      	bx	lr
 800b710:	40012c00 	.word	0x40012c00
 800b714:	40013400 	.word	0x40013400
 800b718:	40015000 	.word	0x40015000
 800b71c:	40014000 	.word	0x40014000
 800b720:	40014400 	.word	0x40014400
 800b724:	40014800 	.word	0x40014800

0800b728 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b728:	b480      	push	{r7}
 800b72a:	b087      	sub	sp, #28
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	6078      	str	r0, [r7, #4]
 800b730:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	6a1b      	ldr	r3, [r3, #32]
 800b736:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	6a1b      	ldr	r3, [r3, #32]
 800b742:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	685b      	ldr	r3, [r3, #4]
 800b748:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	69db      	ldr	r3, [r3, #28]
 800b74e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b756:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b75a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b762:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b764:	683b      	ldr	r3, [r7, #0]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	021b      	lsls	r3, r3, #8
 800b76a:	68fa      	ldr	r2, [r7, #12]
 800b76c:	4313      	orrs	r3, r2
 800b76e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b770:	697b      	ldr	r3, [r7, #20]
 800b772:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b776:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b778:	683b      	ldr	r3, [r7, #0]
 800b77a:	689b      	ldr	r3, [r3, #8]
 800b77c:	031b      	lsls	r3, r3, #12
 800b77e:	697a      	ldr	r2, [r7, #20]
 800b780:	4313      	orrs	r3, r2
 800b782:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	4a2c      	ldr	r2, [pc, #176]	; (800b838 <TIM_OC4_SetConfig+0x110>)
 800b788:	4293      	cmp	r3, r2
 800b78a:	d007      	beq.n	800b79c <TIM_OC4_SetConfig+0x74>
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	4a2b      	ldr	r2, [pc, #172]	; (800b83c <TIM_OC4_SetConfig+0x114>)
 800b790:	4293      	cmp	r3, r2
 800b792:	d003      	beq.n	800b79c <TIM_OC4_SetConfig+0x74>
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	4a2a      	ldr	r2, [pc, #168]	; (800b840 <TIM_OC4_SetConfig+0x118>)
 800b798:	4293      	cmp	r3, r2
 800b79a:	d10d      	bne.n	800b7b8 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800b79c:	697b      	ldr	r3, [r7, #20]
 800b79e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b7a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800b7a4:	683b      	ldr	r3, [r7, #0]
 800b7a6:	68db      	ldr	r3, [r3, #12]
 800b7a8:	031b      	lsls	r3, r3, #12
 800b7aa:	697a      	ldr	r2, [r7, #20]
 800b7ac:	4313      	orrs	r3, r2
 800b7ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800b7b0:	697b      	ldr	r3, [r7, #20]
 800b7b2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b7b6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	4a1f      	ldr	r2, [pc, #124]	; (800b838 <TIM_OC4_SetConfig+0x110>)
 800b7bc:	4293      	cmp	r3, r2
 800b7be:	d013      	beq.n	800b7e8 <TIM_OC4_SetConfig+0xc0>
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	4a1e      	ldr	r2, [pc, #120]	; (800b83c <TIM_OC4_SetConfig+0x114>)
 800b7c4:	4293      	cmp	r3, r2
 800b7c6:	d00f      	beq.n	800b7e8 <TIM_OC4_SetConfig+0xc0>
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	4a1e      	ldr	r2, [pc, #120]	; (800b844 <TIM_OC4_SetConfig+0x11c>)
 800b7cc:	4293      	cmp	r3, r2
 800b7ce:	d00b      	beq.n	800b7e8 <TIM_OC4_SetConfig+0xc0>
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	4a1d      	ldr	r2, [pc, #116]	; (800b848 <TIM_OC4_SetConfig+0x120>)
 800b7d4:	4293      	cmp	r3, r2
 800b7d6:	d007      	beq.n	800b7e8 <TIM_OC4_SetConfig+0xc0>
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	4a1c      	ldr	r2, [pc, #112]	; (800b84c <TIM_OC4_SetConfig+0x124>)
 800b7dc:	4293      	cmp	r3, r2
 800b7de:	d003      	beq.n	800b7e8 <TIM_OC4_SetConfig+0xc0>
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	4a17      	ldr	r2, [pc, #92]	; (800b840 <TIM_OC4_SetConfig+0x118>)
 800b7e4:	4293      	cmp	r3, r2
 800b7e6:	d113      	bne.n	800b810 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b7e8:	693b      	ldr	r3, [r7, #16]
 800b7ea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b7ee:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800b7f0:	693b      	ldr	r3, [r7, #16]
 800b7f2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b7f6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b7f8:	683b      	ldr	r3, [r7, #0]
 800b7fa:	695b      	ldr	r3, [r3, #20]
 800b7fc:	019b      	lsls	r3, r3, #6
 800b7fe:	693a      	ldr	r2, [r7, #16]
 800b800:	4313      	orrs	r3, r2
 800b802:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800b804:	683b      	ldr	r3, [r7, #0]
 800b806:	699b      	ldr	r3, [r3, #24]
 800b808:	019b      	lsls	r3, r3, #6
 800b80a:	693a      	ldr	r2, [r7, #16]
 800b80c:	4313      	orrs	r3, r2
 800b80e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	693a      	ldr	r2, [r7, #16]
 800b814:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	68fa      	ldr	r2, [r7, #12]
 800b81a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b81c:	683b      	ldr	r3, [r7, #0]
 800b81e:	685a      	ldr	r2, [r3, #4]
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	697a      	ldr	r2, [r7, #20]
 800b828:	621a      	str	r2, [r3, #32]
}
 800b82a:	bf00      	nop
 800b82c:	371c      	adds	r7, #28
 800b82e:	46bd      	mov	sp, r7
 800b830:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b834:	4770      	bx	lr
 800b836:	bf00      	nop
 800b838:	40012c00 	.word	0x40012c00
 800b83c:	40013400 	.word	0x40013400
 800b840:	40015000 	.word	0x40015000
 800b844:	40014000 	.word	0x40014000
 800b848:	40014400 	.word	0x40014400
 800b84c:	40014800 	.word	0x40014800

0800b850 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800b850:	b480      	push	{r7}
 800b852:	b087      	sub	sp, #28
 800b854:	af00      	add	r7, sp, #0
 800b856:	6078      	str	r0, [r7, #4]
 800b858:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	6a1b      	ldr	r3, [r3, #32]
 800b85e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	6a1b      	ldr	r3, [r3, #32]
 800b86a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	685b      	ldr	r3, [r3, #4]
 800b870:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b876:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b87e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b882:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b884:	683b      	ldr	r3, [r7, #0]
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	68fa      	ldr	r2, [r7, #12]
 800b88a:	4313      	orrs	r3, r2
 800b88c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b88e:	693b      	ldr	r3, [r7, #16]
 800b890:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800b894:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b896:	683b      	ldr	r3, [r7, #0]
 800b898:	689b      	ldr	r3, [r3, #8]
 800b89a:	041b      	lsls	r3, r3, #16
 800b89c:	693a      	ldr	r2, [r7, #16]
 800b89e:	4313      	orrs	r3, r2
 800b8a0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	4a19      	ldr	r2, [pc, #100]	; (800b90c <TIM_OC5_SetConfig+0xbc>)
 800b8a6:	4293      	cmp	r3, r2
 800b8a8:	d013      	beq.n	800b8d2 <TIM_OC5_SetConfig+0x82>
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	4a18      	ldr	r2, [pc, #96]	; (800b910 <TIM_OC5_SetConfig+0xc0>)
 800b8ae:	4293      	cmp	r3, r2
 800b8b0:	d00f      	beq.n	800b8d2 <TIM_OC5_SetConfig+0x82>
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	4a17      	ldr	r2, [pc, #92]	; (800b914 <TIM_OC5_SetConfig+0xc4>)
 800b8b6:	4293      	cmp	r3, r2
 800b8b8:	d00b      	beq.n	800b8d2 <TIM_OC5_SetConfig+0x82>
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	4a16      	ldr	r2, [pc, #88]	; (800b918 <TIM_OC5_SetConfig+0xc8>)
 800b8be:	4293      	cmp	r3, r2
 800b8c0:	d007      	beq.n	800b8d2 <TIM_OC5_SetConfig+0x82>
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	4a15      	ldr	r2, [pc, #84]	; (800b91c <TIM_OC5_SetConfig+0xcc>)
 800b8c6:	4293      	cmp	r3, r2
 800b8c8:	d003      	beq.n	800b8d2 <TIM_OC5_SetConfig+0x82>
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	4a14      	ldr	r2, [pc, #80]	; (800b920 <TIM_OC5_SetConfig+0xd0>)
 800b8ce:	4293      	cmp	r3, r2
 800b8d0:	d109      	bne.n	800b8e6 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b8d2:	697b      	ldr	r3, [r7, #20]
 800b8d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b8d8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b8da:	683b      	ldr	r3, [r7, #0]
 800b8dc:	695b      	ldr	r3, [r3, #20]
 800b8de:	021b      	lsls	r3, r3, #8
 800b8e0:	697a      	ldr	r2, [r7, #20]
 800b8e2:	4313      	orrs	r3, r2
 800b8e4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	697a      	ldr	r2, [r7, #20]
 800b8ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	68fa      	ldr	r2, [r7, #12]
 800b8f0:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b8f2:	683b      	ldr	r3, [r7, #0]
 800b8f4:	685a      	ldr	r2, [r3, #4]
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	693a      	ldr	r2, [r7, #16]
 800b8fe:	621a      	str	r2, [r3, #32]
}
 800b900:	bf00      	nop
 800b902:	371c      	adds	r7, #28
 800b904:	46bd      	mov	sp, r7
 800b906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b90a:	4770      	bx	lr
 800b90c:	40012c00 	.word	0x40012c00
 800b910:	40013400 	.word	0x40013400
 800b914:	40014000 	.word	0x40014000
 800b918:	40014400 	.word	0x40014400
 800b91c:	40014800 	.word	0x40014800
 800b920:	40015000 	.word	0x40015000

0800b924 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800b924:	b480      	push	{r7}
 800b926:	b087      	sub	sp, #28
 800b928:	af00      	add	r7, sp, #0
 800b92a:	6078      	str	r0, [r7, #4]
 800b92c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	6a1b      	ldr	r3, [r3, #32]
 800b932:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	6a1b      	ldr	r3, [r3, #32]
 800b93e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	685b      	ldr	r3, [r3, #4]
 800b944:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b94a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b952:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b956:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b958:	683b      	ldr	r3, [r7, #0]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	021b      	lsls	r3, r3, #8
 800b95e:	68fa      	ldr	r2, [r7, #12]
 800b960:	4313      	orrs	r3, r2
 800b962:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b964:	693b      	ldr	r3, [r7, #16]
 800b966:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b96a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b96c:	683b      	ldr	r3, [r7, #0]
 800b96e:	689b      	ldr	r3, [r3, #8]
 800b970:	051b      	lsls	r3, r3, #20
 800b972:	693a      	ldr	r2, [r7, #16]
 800b974:	4313      	orrs	r3, r2
 800b976:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	4a1a      	ldr	r2, [pc, #104]	; (800b9e4 <TIM_OC6_SetConfig+0xc0>)
 800b97c:	4293      	cmp	r3, r2
 800b97e:	d013      	beq.n	800b9a8 <TIM_OC6_SetConfig+0x84>
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	4a19      	ldr	r2, [pc, #100]	; (800b9e8 <TIM_OC6_SetConfig+0xc4>)
 800b984:	4293      	cmp	r3, r2
 800b986:	d00f      	beq.n	800b9a8 <TIM_OC6_SetConfig+0x84>
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	4a18      	ldr	r2, [pc, #96]	; (800b9ec <TIM_OC6_SetConfig+0xc8>)
 800b98c:	4293      	cmp	r3, r2
 800b98e:	d00b      	beq.n	800b9a8 <TIM_OC6_SetConfig+0x84>
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	4a17      	ldr	r2, [pc, #92]	; (800b9f0 <TIM_OC6_SetConfig+0xcc>)
 800b994:	4293      	cmp	r3, r2
 800b996:	d007      	beq.n	800b9a8 <TIM_OC6_SetConfig+0x84>
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	4a16      	ldr	r2, [pc, #88]	; (800b9f4 <TIM_OC6_SetConfig+0xd0>)
 800b99c:	4293      	cmp	r3, r2
 800b99e:	d003      	beq.n	800b9a8 <TIM_OC6_SetConfig+0x84>
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	4a15      	ldr	r2, [pc, #84]	; (800b9f8 <TIM_OC6_SetConfig+0xd4>)
 800b9a4:	4293      	cmp	r3, r2
 800b9a6:	d109      	bne.n	800b9bc <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b9a8:	697b      	ldr	r3, [r7, #20]
 800b9aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b9ae:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b9b0:	683b      	ldr	r3, [r7, #0]
 800b9b2:	695b      	ldr	r3, [r3, #20]
 800b9b4:	029b      	lsls	r3, r3, #10
 800b9b6:	697a      	ldr	r2, [r7, #20]
 800b9b8:	4313      	orrs	r3, r2
 800b9ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	697a      	ldr	r2, [r7, #20]
 800b9c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	68fa      	ldr	r2, [r7, #12]
 800b9c6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b9c8:	683b      	ldr	r3, [r7, #0]
 800b9ca:	685a      	ldr	r2, [r3, #4]
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	693a      	ldr	r2, [r7, #16]
 800b9d4:	621a      	str	r2, [r3, #32]
}
 800b9d6:	bf00      	nop
 800b9d8:	371c      	adds	r7, #28
 800b9da:	46bd      	mov	sp, r7
 800b9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e0:	4770      	bx	lr
 800b9e2:	bf00      	nop
 800b9e4:	40012c00 	.word	0x40012c00
 800b9e8:	40013400 	.word	0x40013400
 800b9ec:	40014000 	.word	0x40014000
 800b9f0:	40014400 	.word	0x40014400
 800b9f4:	40014800 	.word	0x40014800
 800b9f8:	40015000 	.word	0x40015000

0800b9fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b9fc:	b480      	push	{r7}
 800b9fe:	b087      	sub	sp, #28
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	60f8      	str	r0, [r7, #12]
 800ba04:	60b9      	str	r1, [r7, #8]
 800ba06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	6a1b      	ldr	r3, [r3, #32]
 800ba0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	6a1b      	ldr	r3, [r3, #32]
 800ba12:	f023 0201 	bic.w	r2, r3, #1
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	699b      	ldr	r3, [r3, #24]
 800ba1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ba20:	693b      	ldr	r3, [r7, #16]
 800ba22:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ba26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	011b      	lsls	r3, r3, #4
 800ba2c:	693a      	ldr	r2, [r7, #16]
 800ba2e:	4313      	orrs	r3, r2
 800ba30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ba32:	697b      	ldr	r3, [r7, #20]
 800ba34:	f023 030a 	bic.w	r3, r3, #10
 800ba38:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ba3a:	697a      	ldr	r2, [r7, #20]
 800ba3c:	68bb      	ldr	r3, [r7, #8]
 800ba3e:	4313      	orrs	r3, r2
 800ba40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	693a      	ldr	r2, [r7, #16]
 800ba46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	697a      	ldr	r2, [r7, #20]
 800ba4c:	621a      	str	r2, [r3, #32]
}
 800ba4e:	bf00      	nop
 800ba50:	371c      	adds	r7, #28
 800ba52:	46bd      	mov	sp, r7
 800ba54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba58:	4770      	bx	lr

0800ba5a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ba5a:	b480      	push	{r7}
 800ba5c:	b087      	sub	sp, #28
 800ba5e:	af00      	add	r7, sp, #0
 800ba60:	60f8      	str	r0, [r7, #12]
 800ba62:	60b9      	str	r1, [r7, #8]
 800ba64:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	6a1b      	ldr	r3, [r3, #32]
 800ba6a:	f023 0210 	bic.w	r2, r3, #16
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	699b      	ldr	r3, [r3, #24]
 800ba76:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	6a1b      	ldr	r3, [r3, #32]
 800ba7c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ba7e:	697b      	ldr	r3, [r7, #20]
 800ba80:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ba84:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	031b      	lsls	r3, r3, #12
 800ba8a:	697a      	ldr	r2, [r7, #20]
 800ba8c:	4313      	orrs	r3, r2
 800ba8e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ba90:	693b      	ldr	r3, [r7, #16]
 800ba92:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800ba96:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ba98:	68bb      	ldr	r3, [r7, #8]
 800ba9a:	011b      	lsls	r3, r3, #4
 800ba9c:	693a      	ldr	r2, [r7, #16]
 800ba9e:	4313      	orrs	r3, r2
 800baa0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	697a      	ldr	r2, [r7, #20]
 800baa6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	693a      	ldr	r2, [r7, #16]
 800baac:	621a      	str	r2, [r3, #32]
}
 800baae:	bf00      	nop
 800bab0:	371c      	adds	r7, #28
 800bab2:	46bd      	mov	sp, r7
 800bab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bab8:	4770      	bx	lr

0800baba <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800baba:	b480      	push	{r7}
 800babc:	b085      	sub	sp, #20
 800babe:	af00      	add	r7, sp, #0
 800bac0:	6078      	str	r0, [r7, #4]
 800bac2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	689b      	ldr	r3, [r3, #8]
 800bac8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800bad0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bad4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800bad6:	683a      	ldr	r2, [r7, #0]
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	4313      	orrs	r3, r2
 800badc:	f043 0307 	orr.w	r3, r3, #7
 800bae0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	68fa      	ldr	r2, [r7, #12]
 800bae6:	609a      	str	r2, [r3, #8]
}
 800bae8:	bf00      	nop
 800baea:	3714      	adds	r7, #20
 800baec:	46bd      	mov	sp, r7
 800baee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf2:	4770      	bx	lr

0800baf4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800baf4:	b480      	push	{r7}
 800baf6:	b087      	sub	sp, #28
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	60f8      	str	r0, [r7, #12]
 800bafc:	60b9      	str	r1, [r7, #8]
 800bafe:	607a      	str	r2, [r7, #4]
 800bb00:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800bb02:	68fb      	ldr	r3, [r7, #12]
 800bb04:	689b      	ldr	r3, [r3, #8]
 800bb06:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bb08:	697b      	ldr	r3, [r7, #20]
 800bb0a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800bb0e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800bb10:	683b      	ldr	r3, [r7, #0]
 800bb12:	021a      	lsls	r2, r3, #8
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	431a      	orrs	r2, r3
 800bb18:	68bb      	ldr	r3, [r7, #8]
 800bb1a:	4313      	orrs	r3, r2
 800bb1c:	697a      	ldr	r2, [r7, #20]
 800bb1e:	4313      	orrs	r3, r2
 800bb20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	697a      	ldr	r2, [r7, #20]
 800bb26:	609a      	str	r2, [r3, #8]
}
 800bb28:	bf00      	nop
 800bb2a:	371c      	adds	r7, #28
 800bb2c:	46bd      	mov	sp, r7
 800bb2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb32:	4770      	bx	lr

0800bb34 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800bb34:	b480      	push	{r7}
 800bb36:	b087      	sub	sp, #28
 800bb38:	af00      	add	r7, sp, #0
 800bb3a:	60f8      	str	r0, [r7, #12]
 800bb3c:	60b9      	str	r1, [r7, #8]
 800bb3e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800bb40:	68bb      	ldr	r3, [r7, #8]
 800bb42:	f003 031f 	and.w	r3, r3, #31
 800bb46:	2201      	movs	r2, #1
 800bb48:	fa02 f303 	lsl.w	r3, r2, r3
 800bb4c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	6a1a      	ldr	r2, [r3, #32]
 800bb52:	697b      	ldr	r3, [r7, #20]
 800bb54:	43db      	mvns	r3, r3
 800bb56:	401a      	ands	r2, r3
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	6a1a      	ldr	r2, [r3, #32]
 800bb60:	68bb      	ldr	r3, [r7, #8]
 800bb62:	f003 031f 	and.w	r3, r3, #31
 800bb66:	6879      	ldr	r1, [r7, #4]
 800bb68:	fa01 f303 	lsl.w	r3, r1, r3
 800bb6c:	431a      	orrs	r2, r3
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	621a      	str	r2, [r3, #32]
}
 800bb72:	bf00      	nop
 800bb74:	371c      	adds	r7, #28
 800bb76:	46bd      	mov	sp, r7
 800bb78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb7c:	4770      	bx	lr
	...

0800bb80 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800bb80:	b480      	push	{r7}
 800bb82:	b085      	sub	sp, #20
 800bb84:	af00      	add	r7, sp, #0
 800bb86:	6078      	str	r0, [r7, #4]
 800bb88:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bb90:	2b01      	cmp	r3, #1
 800bb92:	d101      	bne.n	800bb98 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800bb94:	2302      	movs	r3, #2
 800bb96:	e074      	b.n	800bc82 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	2201      	movs	r2, #1
 800bb9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	2202      	movs	r2, #2
 800bba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	685b      	ldr	r3, [r3, #4]
 800bbae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	689b      	ldr	r3, [r3, #8]
 800bbb6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	4a34      	ldr	r2, [pc, #208]	; (800bc90 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800bbbe:	4293      	cmp	r3, r2
 800bbc0:	d009      	beq.n	800bbd6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	4a33      	ldr	r2, [pc, #204]	; (800bc94 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800bbc8:	4293      	cmp	r3, r2
 800bbca:	d004      	beq.n	800bbd6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	4a31      	ldr	r2, [pc, #196]	; (800bc98 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800bbd2:	4293      	cmp	r3, r2
 800bbd4:	d108      	bne.n	800bbe8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800bbdc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800bbde:	683b      	ldr	r3, [r7, #0]
 800bbe0:	685b      	ldr	r3, [r3, #4]
 800bbe2:	68fa      	ldr	r2, [r7, #12]
 800bbe4:	4313      	orrs	r3, r2
 800bbe6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800bbee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bbf2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bbf4:	683b      	ldr	r3, [r7, #0]
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	68fa      	ldr	r2, [r7, #12]
 800bbfa:	4313      	orrs	r3, r2
 800bbfc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	68fa      	ldr	r2, [r7, #12]
 800bc04:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	4a21      	ldr	r2, [pc, #132]	; (800bc90 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800bc0c:	4293      	cmp	r3, r2
 800bc0e:	d022      	beq.n	800bc56 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bc18:	d01d      	beq.n	800bc56 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	4a1f      	ldr	r2, [pc, #124]	; (800bc9c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800bc20:	4293      	cmp	r3, r2
 800bc22:	d018      	beq.n	800bc56 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	4a1d      	ldr	r2, [pc, #116]	; (800bca0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800bc2a:	4293      	cmp	r3, r2
 800bc2c:	d013      	beq.n	800bc56 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	4a1c      	ldr	r2, [pc, #112]	; (800bca4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800bc34:	4293      	cmp	r3, r2
 800bc36:	d00e      	beq.n	800bc56 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	4a15      	ldr	r2, [pc, #84]	; (800bc94 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800bc3e:	4293      	cmp	r3, r2
 800bc40:	d009      	beq.n	800bc56 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	4a18      	ldr	r2, [pc, #96]	; (800bca8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800bc48:	4293      	cmp	r3, r2
 800bc4a:	d004      	beq.n	800bc56 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	4a11      	ldr	r2, [pc, #68]	; (800bc98 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800bc52:	4293      	cmp	r3, r2
 800bc54:	d10c      	bne.n	800bc70 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bc56:	68bb      	ldr	r3, [r7, #8]
 800bc58:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bc5c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bc5e:	683b      	ldr	r3, [r7, #0]
 800bc60:	689b      	ldr	r3, [r3, #8]
 800bc62:	68ba      	ldr	r2, [r7, #8]
 800bc64:	4313      	orrs	r3, r2
 800bc66:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	68ba      	ldr	r2, [r7, #8]
 800bc6e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	2201      	movs	r2, #1
 800bc74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	2200      	movs	r2, #0
 800bc7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bc80:	2300      	movs	r3, #0
}
 800bc82:	4618      	mov	r0, r3
 800bc84:	3714      	adds	r7, #20
 800bc86:	46bd      	mov	sp, r7
 800bc88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc8c:	4770      	bx	lr
 800bc8e:	bf00      	nop
 800bc90:	40012c00 	.word	0x40012c00
 800bc94:	40013400 	.word	0x40013400
 800bc98:	40015000 	.word	0x40015000
 800bc9c:	40000400 	.word	0x40000400
 800bca0:	40000800 	.word	0x40000800
 800bca4:	40000c00 	.word	0x40000c00
 800bca8:	40014000 	.word	0x40014000

0800bcac <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800bcac:	b480      	push	{r7}
 800bcae:	b085      	sub	sp, #20
 800bcb0:	af00      	add	r7, sp, #0
 800bcb2:	6078      	str	r0, [r7, #4]
 800bcb4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800bcb6:	2300      	movs	r3, #0
 800bcb8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bcc0:	2b01      	cmp	r3, #1
 800bcc2:	d101      	bne.n	800bcc8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800bcc4:	2302      	movs	r3, #2
 800bcc6:	e096      	b.n	800bdf6 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	2201      	movs	r2, #1
 800bccc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800bcd6:	683b      	ldr	r3, [r7, #0]
 800bcd8:	68db      	ldr	r3, [r3, #12]
 800bcda:	4313      	orrs	r3, r2
 800bcdc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800bce4:	683b      	ldr	r3, [r7, #0]
 800bce6:	689b      	ldr	r3, [r3, #8]
 800bce8:	4313      	orrs	r3, r2
 800bcea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800bcec:	68fb      	ldr	r3, [r7, #12]
 800bcee:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800bcf2:	683b      	ldr	r3, [r7, #0]
 800bcf4:	685b      	ldr	r3, [r3, #4]
 800bcf6:	4313      	orrs	r3, r2
 800bcf8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800bd00:	683b      	ldr	r3, [r7, #0]
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	4313      	orrs	r3, r2
 800bd06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800bd0e:	683b      	ldr	r3, [r7, #0]
 800bd10:	691b      	ldr	r3, [r3, #16]
 800bd12:	4313      	orrs	r3, r2
 800bd14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800bd1c:	683b      	ldr	r3, [r7, #0]
 800bd1e:	695b      	ldr	r3, [r3, #20]
 800bd20:	4313      	orrs	r3, r2
 800bd22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800bd2a:	683b      	ldr	r3, [r7, #0]
 800bd2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd2e:	4313      	orrs	r3, r2
 800bd30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800bd38:	683b      	ldr	r3, [r7, #0]
 800bd3a:	699b      	ldr	r3, [r3, #24]
 800bd3c:	041b      	lsls	r3, r3, #16
 800bd3e:	4313      	orrs	r3, r2
 800bd40:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	4a2f      	ldr	r2, [pc, #188]	; (800be04 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800bd48:	4293      	cmp	r3, r2
 800bd4a:	d009      	beq.n	800bd60 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	4a2d      	ldr	r2, [pc, #180]	; (800be08 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800bd52:	4293      	cmp	r3, r2
 800bd54:	d004      	beq.n	800bd60 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	4a2c      	ldr	r2, [pc, #176]	; (800be0c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800bd5c:	4293      	cmp	r3, r2
 800bd5e:	d106      	bne.n	800bd6e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800bd66:	683b      	ldr	r3, [r7, #0]
 800bd68:	69db      	ldr	r3, [r3, #28]
 800bd6a:	4313      	orrs	r3, r2
 800bd6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	4a24      	ldr	r2, [pc, #144]	; (800be04 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800bd74:	4293      	cmp	r3, r2
 800bd76:	d009      	beq.n	800bd8c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	4a22      	ldr	r2, [pc, #136]	; (800be08 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800bd7e:	4293      	cmp	r3, r2
 800bd80:	d004      	beq.n	800bd8c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	4a21      	ldr	r2, [pc, #132]	; (800be0c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800bd88:	4293      	cmp	r3, r2
 800bd8a:	d12b      	bne.n	800bde4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800bd92:	683b      	ldr	r3, [r7, #0]
 800bd94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd96:	051b      	lsls	r3, r3, #20
 800bd98:	4313      	orrs	r3, r2
 800bd9a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800bda2:	683b      	ldr	r3, [r7, #0]
 800bda4:	6a1b      	ldr	r3, [r3, #32]
 800bda6:	4313      	orrs	r3, r2
 800bda8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800bdb0:	683b      	ldr	r3, [r7, #0]
 800bdb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bdb4:	4313      	orrs	r3, r2
 800bdb6:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	4a11      	ldr	r2, [pc, #68]	; (800be04 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800bdbe:	4293      	cmp	r3, r2
 800bdc0:	d009      	beq.n	800bdd6 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	4a10      	ldr	r2, [pc, #64]	; (800be08 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800bdc8:	4293      	cmp	r3, r2
 800bdca:	d004      	beq.n	800bdd6 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	4a0e      	ldr	r2, [pc, #56]	; (800be0c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800bdd2:	4293      	cmp	r3, r2
 800bdd4:	d106      	bne.n	800bde4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800bddc:	683b      	ldr	r3, [r7, #0]
 800bdde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bde0:	4313      	orrs	r3, r2
 800bde2:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	68fa      	ldr	r2, [r7, #12]
 800bdea:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	2200      	movs	r2, #0
 800bdf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bdf4:	2300      	movs	r3, #0
}
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	3714      	adds	r7, #20
 800bdfa:	46bd      	mov	sp, r7
 800bdfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be00:	4770      	bx	lr
 800be02:	bf00      	nop
 800be04:	40012c00 	.word	0x40012c00
 800be08:	40013400 	.word	0x40013400
 800be0c:	40015000 	.word	0x40015000

0800be10 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800be10:	b480      	push	{r7}
 800be12:	b083      	sub	sp, #12
 800be14:	af00      	add	r7, sp, #0
 800be16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800be18:	bf00      	nop
 800be1a:	370c      	adds	r7, #12
 800be1c:	46bd      	mov	sp, r7
 800be1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be22:	4770      	bx	lr

0800be24 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800be24:	b480      	push	{r7}
 800be26:	b083      	sub	sp, #12
 800be28:	af00      	add	r7, sp, #0
 800be2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800be2c:	bf00      	nop
 800be2e:	370c      	adds	r7, #12
 800be30:	46bd      	mov	sp, r7
 800be32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be36:	4770      	bx	lr

0800be38 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800be38:	b480      	push	{r7}
 800be3a:	b083      	sub	sp, #12
 800be3c:	af00      	add	r7, sp, #0
 800be3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800be40:	bf00      	nop
 800be42:	370c      	adds	r7, #12
 800be44:	46bd      	mov	sp, r7
 800be46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be4a:	4770      	bx	lr

0800be4c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800be4c:	b480      	push	{r7}
 800be4e:	b083      	sub	sp, #12
 800be50:	af00      	add	r7, sp, #0
 800be52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800be54:	bf00      	nop
 800be56:	370c      	adds	r7, #12
 800be58:	46bd      	mov	sp, r7
 800be5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be5e:	4770      	bx	lr

0800be60 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800be60:	b480      	push	{r7}
 800be62:	b083      	sub	sp, #12
 800be64:	af00      	add	r7, sp, #0
 800be66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800be68:	bf00      	nop
 800be6a:	370c      	adds	r7, #12
 800be6c:	46bd      	mov	sp, r7
 800be6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be72:	4770      	bx	lr

0800be74 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800be74:	b480      	push	{r7}
 800be76:	b083      	sub	sp, #12
 800be78:	af00      	add	r7, sp, #0
 800be7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800be7c:	bf00      	nop
 800be7e:	370c      	adds	r7, #12
 800be80:	46bd      	mov	sp, r7
 800be82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be86:	4770      	bx	lr

0800be88 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800be88:	b480      	push	{r7}
 800be8a:	b083      	sub	sp, #12
 800be8c:	af00      	add	r7, sp, #0
 800be8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800be90:	bf00      	nop
 800be92:	370c      	adds	r7, #12
 800be94:	46bd      	mov	sp, r7
 800be96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be9a:	4770      	bx	lr

0800be9c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800be9c:	b580      	push	{r7, lr}
 800be9e:	b082      	sub	sp, #8
 800bea0:	af00      	add	r7, sp, #0
 800bea2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d101      	bne.n	800beae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800beaa:	2301      	movs	r3, #1
 800beac:	e042      	b.n	800bf34 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d106      	bne.n	800bec6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	2200      	movs	r2, #0
 800bebc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800bec0:	6878      	ldr	r0, [r7, #4]
 800bec2:	f7f9 ff6d 	bl	8005da0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	2224      	movs	r2, #36	; 0x24
 800beca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	681a      	ldr	r2, [r3, #0]
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	f022 0201 	bic.w	r2, r2, #1
 800bedc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800bede:	6878      	ldr	r0, [r7, #4]
 800bee0:	f000 fb5c 	bl	800c59c <UART_SetConfig>
 800bee4:	4603      	mov	r3, r0
 800bee6:	2b01      	cmp	r3, #1
 800bee8:	d101      	bne.n	800beee <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800beea:	2301      	movs	r3, #1
 800beec:	e022      	b.n	800bf34 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d002      	beq.n	800befc <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800bef6:	6878      	ldr	r0, [r7, #4]
 800bef8:	f000 fe1a 	bl	800cb30 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	685a      	ldr	r2, [r3, #4]
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800bf0a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	689a      	ldr	r2, [r3, #8]
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800bf1a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	681a      	ldr	r2, [r3, #0]
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	f042 0201 	orr.w	r2, r2, #1
 800bf2a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800bf2c:	6878      	ldr	r0, [r7, #4]
 800bf2e:	f000 fea1 	bl	800cc74 <UART_CheckIdleState>
 800bf32:	4603      	mov	r3, r0
}
 800bf34:	4618      	mov	r0, r3
 800bf36:	3708      	adds	r7, #8
 800bf38:	46bd      	mov	sp, r7
 800bf3a:	bd80      	pop	{r7, pc}

0800bf3c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bf3c:	b580      	push	{r7, lr}
 800bf3e:	b08a      	sub	sp, #40	; 0x28
 800bf40:	af02      	add	r7, sp, #8
 800bf42:	60f8      	str	r0, [r7, #12]
 800bf44:	60b9      	str	r1, [r7, #8]
 800bf46:	603b      	str	r3, [r7, #0]
 800bf48:	4613      	mov	r3, r2
 800bf4a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bf52:	2b20      	cmp	r3, #32
 800bf54:	f040 8083 	bne.w	800c05e <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800bf58:	68bb      	ldr	r3, [r7, #8]
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d002      	beq.n	800bf64 <HAL_UART_Transmit+0x28>
 800bf5e:	88fb      	ldrh	r3, [r7, #6]
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d101      	bne.n	800bf68 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800bf64:	2301      	movs	r3, #1
 800bf66:	e07b      	b.n	800c060 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800bf6e:	2b01      	cmp	r3, #1
 800bf70:	d101      	bne.n	800bf76 <HAL_UART_Transmit+0x3a>
 800bf72:	2302      	movs	r3, #2
 800bf74:	e074      	b.n	800c060 <HAL_UART_Transmit+0x124>
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	2201      	movs	r2, #1
 800bf7a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	2200      	movs	r2, #0
 800bf82:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	2221      	movs	r2, #33	; 0x21
 800bf8a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800bf8e:	f7fa f803 	bl	8005f98 <HAL_GetTick>
 800bf92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	88fa      	ldrh	r2, [r7, #6]
 800bf98:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	88fa      	ldrh	r2, [r7, #6]
 800bfa0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	689b      	ldr	r3, [r3, #8]
 800bfa8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bfac:	d108      	bne.n	800bfc0 <HAL_UART_Transmit+0x84>
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	691b      	ldr	r3, [r3, #16]
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d104      	bne.n	800bfc0 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800bfb6:	2300      	movs	r3, #0
 800bfb8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800bfba:	68bb      	ldr	r3, [r7, #8]
 800bfbc:	61bb      	str	r3, [r7, #24]
 800bfbe:	e003      	b.n	800bfc8 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800bfc0:	68bb      	ldr	r3, [r7, #8]
 800bfc2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800bfc4:	2300      	movs	r3, #0
 800bfc6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	2200      	movs	r2, #0
 800bfcc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800bfd0:	e02c      	b.n	800c02c <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800bfd2:	683b      	ldr	r3, [r7, #0]
 800bfd4:	9300      	str	r3, [sp, #0]
 800bfd6:	697b      	ldr	r3, [r7, #20]
 800bfd8:	2200      	movs	r2, #0
 800bfda:	2180      	movs	r1, #128	; 0x80
 800bfdc:	68f8      	ldr	r0, [r7, #12]
 800bfde:	f000 fe94 	bl	800cd0a <UART_WaitOnFlagUntilTimeout>
 800bfe2:	4603      	mov	r3, r0
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d001      	beq.n	800bfec <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800bfe8:	2303      	movs	r3, #3
 800bfea:	e039      	b.n	800c060 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800bfec:	69fb      	ldr	r3, [r7, #28]
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d10b      	bne.n	800c00a <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800bff2:	69bb      	ldr	r3, [r7, #24]
 800bff4:	881b      	ldrh	r3, [r3, #0]
 800bff6:	461a      	mov	r2, r3
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c000:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800c002:	69bb      	ldr	r3, [r7, #24]
 800c004:	3302      	adds	r3, #2
 800c006:	61bb      	str	r3, [r7, #24]
 800c008:	e007      	b.n	800c01a <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800c00a:	69fb      	ldr	r3, [r7, #28]
 800c00c:	781a      	ldrb	r2, [r3, #0]
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800c014:	69fb      	ldr	r3, [r7, #28]
 800c016:	3301      	adds	r3, #1
 800c018:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800c020:	b29b      	uxth	r3, r3
 800c022:	3b01      	subs	r3, #1
 800c024:	b29a      	uxth	r2, r3
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800c032:	b29b      	uxth	r3, r3
 800c034:	2b00      	cmp	r3, #0
 800c036:	d1cc      	bne.n	800bfd2 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c038:	683b      	ldr	r3, [r7, #0]
 800c03a:	9300      	str	r3, [sp, #0]
 800c03c:	697b      	ldr	r3, [r7, #20]
 800c03e:	2200      	movs	r2, #0
 800c040:	2140      	movs	r1, #64	; 0x40
 800c042:	68f8      	ldr	r0, [r7, #12]
 800c044:	f000 fe61 	bl	800cd0a <UART_WaitOnFlagUntilTimeout>
 800c048:	4603      	mov	r3, r0
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d001      	beq.n	800c052 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800c04e:	2303      	movs	r3, #3
 800c050:	e006      	b.n	800c060 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	2220      	movs	r2, #32
 800c056:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800c05a:	2300      	movs	r3, #0
 800c05c:	e000      	b.n	800c060 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800c05e:	2302      	movs	r3, #2
  }
}
 800c060:	4618      	mov	r0, r3
 800c062:	3720      	adds	r7, #32
 800c064:	46bd      	mov	sp, r7
 800c066:	bd80      	pop	{r7, pc}

0800c068 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c068:	b580      	push	{r7, lr}
 800c06a:	b084      	sub	sp, #16
 800c06c:	af00      	add	r7, sp, #0
 800c06e:	60f8      	str	r0, [r7, #12]
 800c070:	60b9      	str	r1, [r7, #8]
 800c072:	4613      	mov	r3, r2
 800c074:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c07c:	2b20      	cmp	r3, #32
 800c07e:	d131      	bne.n	800c0e4 <HAL_UART_Receive_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800c080:	68bb      	ldr	r3, [r7, #8]
 800c082:	2b00      	cmp	r3, #0
 800c084:	d002      	beq.n	800c08c <HAL_UART_Receive_IT+0x24>
 800c086:	88fb      	ldrh	r3, [r7, #6]
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d101      	bne.n	800c090 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800c08c:	2301      	movs	r3, #1
 800c08e:	e02a      	b.n	800c0e6 <HAL_UART_Receive_IT+0x7e>
    }

    __HAL_LOCK(huart);
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c096:	2b01      	cmp	r3, #1
 800c098:	d101      	bne.n	800c09e <HAL_UART_Receive_IT+0x36>
 800c09a:	2302      	movs	r3, #2
 800c09c:	e023      	b.n	800c0e6 <HAL_UART_Receive_IT+0x7e>
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	2201      	movs	r2, #1
 800c0a2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	2200      	movs	r2, #0
 800c0aa:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	4a0f      	ldr	r2, [pc, #60]	; (800c0f0 <HAL_UART_Receive_IT+0x88>)
 800c0b2:	4293      	cmp	r3, r2
 800c0b4:	d00e      	beq.n	800c0d4 <HAL_UART_Receive_IT+0x6c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	685b      	ldr	r3, [r3, #4]
 800c0bc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d007      	beq.n	800c0d4 <HAL_UART_Receive_IT+0x6c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	681a      	ldr	r2, [r3, #0]
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800c0d2:	601a      	str	r2, [r3, #0]
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800c0d4:	88fb      	ldrh	r3, [r7, #6]
 800c0d6:	461a      	mov	r2, r3
 800c0d8:	68b9      	ldr	r1, [r7, #8]
 800c0da:	68f8      	ldr	r0, [r7, #12]
 800c0dc:	f000 fe96 	bl	800ce0c <UART_Start_Receive_IT>
 800c0e0:	4603      	mov	r3, r0
 800c0e2:	e000      	b.n	800c0e6 <HAL_UART_Receive_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800c0e4:	2302      	movs	r3, #2
  }
}
 800c0e6:	4618      	mov	r0, r3
 800c0e8:	3710      	adds	r7, #16
 800c0ea:	46bd      	mov	sp, r7
 800c0ec:	bd80      	pop	{r7, pc}
 800c0ee:	bf00      	nop
 800c0f0:	40008000 	.word	0x40008000

0800c0f4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c0f4:	b580      	push	{r7, lr}
 800c0f6:	b088      	sub	sp, #32
 800c0f8:	af00      	add	r7, sp, #0
 800c0fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	69db      	ldr	r3, [r3, #28]
 800c102:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	689b      	ldr	r3, [r3, #8]
 800c112:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c114:	69fa      	ldr	r2, [r7, #28]
 800c116:	f640 030f 	movw	r3, #2063	; 0x80f
 800c11a:	4013      	ands	r3, r2
 800c11c:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800c11e:	693b      	ldr	r3, [r7, #16]
 800c120:	2b00      	cmp	r3, #0
 800c122:	d118      	bne.n	800c156 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c124:	69fb      	ldr	r3, [r7, #28]
 800c126:	f003 0320 	and.w	r3, r3, #32
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d013      	beq.n	800c156 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c12e:	69bb      	ldr	r3, [r7, #24]
 800c130:	f003 0320 	and.w	r3, r3, #32
 800c134:	2b00      	cmp	r3, #0
 800c136:	d104      	bne.n	800c142 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c138:	697b      	ldr	r3, [r7, #20]
 800c13a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c13e:	2b00      	cmp	r3, #0
 800c140:	d009      	beq.n	800c156 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c146:	2b00      	cmp	r3, #0
 800c148:	f000 81fb 	beq.w	800c542 <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c150:	6878      	ldr	r0, [r7, #4]
 800c152:	4798      	blx	r3
      }
      return;
 800c154:	e1f5      	b.n	800c542 <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c156:	693b      	ldr	r3, [r7, #16]
 800c158:	2b00      	cmp	r3, #0
 800c15a:	f000 80ef 	beq.w	800c33c <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c15e:	697a      	ldr	r2, [r7, #20]
 800c160:	4b73      	ldr	r3, [pc, #460]	; (800c330 <HAL_UART_IRQHandler+0x23c>)
 800c162:	4013      	ands	r3, r2
 800c164:	2b00      	cmp	r3, #0
 800c166:	d105      	bne.n	800c174 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c168:	69ba      	ldr	r2, [r7, #24]
 800c16a:	4b72      	ldr	r3, [pc, #456]	; (800c334 <HAL_UART_IRQHandler+0x240>)
 800c16c:	4013      	ands	r3, r2
 800c16e:	2b00      	cmp	r3, #0
 800c170:	f000 80e4 	beq.w	800c33c <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c174:	69fb      	ldr	r3, [r7, #28]
 800c176:	f003 0301 	and.w	r3, r3, #1
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d010      	beq.n	800c1a0 <HAL_UART_IRQHandler+0xac>
 800c17e:	69bb      	ldr	r3, [r7, #24]
 800c180:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c184:	2b00      	cmp	r3, #0
 800c186:	d00b      	beq.n	800c1a0 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	2201      	movs	r2, #1
 800c18e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c196:	f043 0201 	orr.w	r2, r3, #1
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c1a0:	69fb      	ldr	r3, [r7, #28]
 800c1a2:	f003 0302 	and.w	r3, r3, #2
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d010      	beq.n	800c1cc <HAL_UART_IRQHandler+0xd8>
 800c1aa:	697b      	ldr	r3, [r7, #20]
 800c1ac:	f003 0301 	and.w	r3, r3, #1
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d00b      	beq.n	800c1cc <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	2202      	movs	r2, #2
 800c1ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c1c2:	f043 0204 	orr.w	r2, r3, #4
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c1cc:	69fb      	ldr	r3, [r7, #28]
 800c1ce:	f003 0304 	and.w	r3, r3, #4
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d010      	beq.n	800c1f8 <HAL_UART_IRQHandler+0x104>
 800c1d6:	697b      	ldr	r3, [r7, #20]
 800c1d8:	f003 0301 	and.w	r3, r3, #1
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d00b      	beq.n	800c1f8 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	2204      	movs	r2, #4
 800c1e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c1ee:	f043 0202 	orr.w	r2, r3, #2
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c1f8:	69fb      	ldr	r3, [r7, #28]
 800c1fa:	f003 0308 	and.w	r3, r3, #8
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	d015      	beq.n	800c22e <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c202:	69bb      	ldr	r3, [r7, #24]
 800c204:	f003 0320 	and.w	r3, r3, #32
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d104      	bne.n	800c216 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800c20c:	697a      	ldr	r2, [r7, #20]
 800c20e:	4b48      	ldr	r3, [pc, #288]	; (800c330 <HAL_UART_IRQHandler+0x23c>)
 800c210:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c212:	2b00      	cmp	r3, #0
 800c214:	d00b      	beq.n	800c22e <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	2208      	movs	r2, #8
 800c21c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c224:	f043 0208 	orr.w	r2, r3, #8
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c22e:	69fb      	ldr	r3, [r7, #28]
 800c230:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c234:	2b00      	cmp	r3, #0
 800c236:	d011      	beq.n	800c25c <HAL_UART_IRQHandler+0x168>
 800c238:	69bb      	ldr	r3, [r7, #24]
 800c23a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d00c      	beq.n	800c25c <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c24a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c252:	f043 0220 	orr.w	r2, r3, #32
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c262:	2b00      	cmp	r3, #0
 800c264:	f000 816f 	beq.w	800c546 <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c268:	69fb      	ldr	r3, [r7, #28]
 800c26a:	f003 0320 	and.w	r3, r3, #32
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d011      	beq.n	800c296 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c272:	69bb      	ldr	r3, [r7, #24]
 800c274:	f003 0320 	and.w	r3, r3, #32
 800c278:	2b00      	cmp	r3, #0
 800c27a:	d104      	bne.n	800c286 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c27c:	697b      	ldr	r3, [r7, #20]
 800c27e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c282:	2b00      	cmp	r3, #0
 800c284:	d007      	beq.n	800c296 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d003      	beq.n	800c296 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c292:	6878      	ldr	r0, [r7, #4]
 800c294:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c29c:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	689b      	ldr	r3, [r3, #8]
 800c2a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c2a8:	2b40      	cmp	r3, #64	; 0x40
 800c2aa:	d004      	beq.n	800c2b6 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d031      	beq.n	800c31a <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c2b6:	6878      	ldr	r0, [r7, #4]
 800c2b8:	f000 fe66 	bl	800cf88 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	689b      	ldr	r3, [r3, #8]
 800c2c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c2c6:	2b40      	cmp	r3, #64	; 0x40
 800c2c8:	d123      	bne.n	800c312 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	689a      	ldr	r2, [r3, #8]
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c2d8:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d013      	beq.n	800c30a <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c2e6:	4a14      	ldr	r2, [pc, #80]	; (800c338 <HAL_UART_IRQHandler+0x244>)
 800c2e8:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c2ee:	4618      	mov	r0, r3
 800c2f0:	f7fb fa78 	bl	80077e4 <HAL_DMA_Abort_IT>
 800c2f4:	4603      	mov	r3, r0
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d017      	beq.n	800c32a <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c2fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c300:	687a      	ldr	r2, [r7, #4]
 800c302:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800c304:	4610      	mov	r0, r2
 800c306:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c308:	e00f      	b.n	800c32a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c30a:	6878      	ldr	r0, [r7, #4]
 800c30c:	f000 f930 	bl	800c570 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c310:	e00b      	b.n	800c32a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c312:	6878      	ldr	r0, [r7, #4]
 800c314:	f000 f92c 	bl	800c570 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c318:	e007      	b.n	800c32a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c31a:	6878      	ldr	r0, [r7, #4]
 800c31c:	f000 f928 	bl	800c570 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	2200      	movs	r2, #0
 800c324:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800c328:	e10d      	b.n	800c546 <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c32a:	bf00      	nop
    return;
 800c32c:	e10b      	b.n	800c546 <HAL_UART_IRQHandler+0x452>
 800c32e:	bf00      	nop
 800c330:	10000001 	.word	0x10000001
 800c334:	04000120 	.word	0x04000120
 800c338:	0800cfed 	.word	0x0800cfed

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c340:	2b01      	cmp	r3, #1
 800c342:	f040 80ab 	bne.w	800c49c <HAL_UART_IRQHandler+0x3a8>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c346:	69fb      	ldr	r3, [r7, #28]
 800c348:	f003 0310 	and.w	r3, r3, #16
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	f000 80a5 	beq.w	800c49c <HAL_UART_IRQHandler+0x3a8>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c352:	69bb      	ldr	r3, [r7, #24]
 800c354:	f003 0310 	and.w	r3, r3, #16
 800c358:	2b00      	cmp	r3, #0
 800c35a:	f000 809f 	beq.w	800c49c <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	2210      	movs	r2, #16
 800c364:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	681b      	ldr	r3, [r3, #0]
 800c36a:	689b      	ldr	r3, [r3, #8]
 800c36c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c370:	2b40      	cmp	r3, #64	; 0x40
 800c372:	d155      	bne.n	800c420 <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	685b      	ldr	r3, [r3, #4]
 800c37c:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 800c37e:	893b      	ldrh	r3, [r7, #8]
 800c380:	2b00      	cmp	r3, #0
 800c382:	f000 80e2 	beq.w	800c54a <HAL_UART_IRQHandler+0x456>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800c38c:	893a      	ldrh	r2, [r7, #8]
 800c38e:	429a      	cmp	r2, r3
 800c390:	f080 80db 	bcs.w	800c54a <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	893a      	ldrh	r2, [r7, #8]
 800c398:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	f003 0320 	and.w	r3, r3, #32
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d12b      	bne.n	800c404 <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	681a      	ldr	r2, [r3, #0]
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c3ba:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	689a      	ldr	r2, [r3, #8]
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	f022 0201 	bic.w	r2, r2, #1
 800c3ca:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	689a      	ldr	r2, [r3, #8]
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c3da:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	2220      	movs	r2, #32
 800c3e0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	2200      	movs	r2, #0
 800c3e8:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	681a      	ldr	r2, [r3, #0]
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	f022 0210 	bic.w	r2, r2, #16
 800c3f8:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c3fe:	4618      	mov	r0, r3
 800c400:	f7fb f997 	bl	8007732 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800c410:	b29b      	uxth	r3, r3
 800c412:	1ad3      	subs	r3, r2, r3
 800c414:	b29b      	uxth	r3, r3
 800c416:	4619      	mov	r1, r3
 800c418:	6878      	ldr	r0, [r7, #4]
 800c41a:	f000 f8b3 	bl	800c584 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c41e:	e094      	b.n	800c54a <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800c42c:	b29b      	uxth	r3, r3
 800c42e:	1ad3      	subs	r3, r2, r3
 800c430:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800c438:	b29b      	uxth	r3, r3
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	f000 8087 	beq.w	800c54e <HAL_UART_IRQHandler+0x45a>
          && (nb_rx_data > 0U))
 800c440:	897b      	ldrh	r3, [r7, #10]
 800c442:	2b00      	cmp	r3, #0
 800c444:	f000 8083 	beq.w	800c54e <HAL_UART_IRQHandler+0x45a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	681a      	ldr	r2, [r3, #0]
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800c456:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	689b      	ldr	r3, [r3, #8]
 800c45e:	687a      	ldr	r2, [r7, #4]
 800c460:	6812      	ldr	r2, [r2, #0]
 800c462:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c466:	f023 0301 	bic.w	r3, r3, #1
 800c46a:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	2220      	movs	r2, #32
 800c470:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	2200      	movs	r2, #0
 800c478:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	2200      	movs	r2, #0
 800c47e:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	681a      	ldr	r2, [r3, #0]
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	f022 0210 	bic.w	r2, r2, #16
 800c48e:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c490:	897b      	ldrh	r3, [r7, #10]
 800c492:	4619      	mov	r1, r3
 800c494:	6878      	ldr	r0, [r7, #4]
 800c496:	f000 f875 	bl	800c584 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c49a:	e058      	b.n	800c54e <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c49c:	69fb      	ldr	r3, [r7, #28]
 800c49e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d00d      	beq.n	800c4c2 <HAL_UART_IRQHandler+0x3ce>
 800c4a6:	697b      	ldr	r3, [r7, #20]
 800c4a8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d008      	beq.n	800c4c2 <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800c4b8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800c4ba:	6878      	ldr	r0, [r7, #4]
 800c4bc:	f001 f8a2 	bl	800d604 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c4c0:	e048      	b.n	800c554 <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800c4c2:	69fb      	ldr	r3, [r7, #28]
 800c4c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d012      	beq.n	800c4f2 <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800c4cc:	69bb      	ldr	r3, [r7, #24]
 800c4ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d104      	bne.n	800c4e0 <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800c4d6:	697b      	ldr	r3, [r7, #20]
 800c4d8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d008      	beq.n	800c4f2 <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d034      	beq.n	800c552 <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c4ec:	6878      	ldr	r0, [r7, #4]
 800c4ee:	4798      	blx	r3
    }
    return;
 800c4f0:	e02f      	b.n	800c552 <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c4f2:	69fb      	ldr	r3, [r7, #28]
 800c4f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d008      	beq.n	800c50e <HAL_UART_IRQHandler+0x41a>
 800c4fc:	69bb      	ldr	r3, [r7, #24]
 800c4fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c502:	2b00      	cmp	r3, #0
 800c504:	d003      	beq.n	800c50e <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 800c506:	6878      	ldr	r0, [r7, #4]
 800c508:	f000 fd86 	bl	800d018 <UART_EndTransmit_IT>
    return;
 800c50c:	e022      	b.n	800c554 <HAL_UART_IRQHandler+0x460>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800c50e:	69fb      	ldr	r3, [r7, #28]
 800c510:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c514:	2b00      	cmp	r3, #0
 800c516:	d008      	beq.n	800c52a <HAL_UART_IRQHandler+0x436>
 800c518:	69bb      	ldr	r3, [r7, #24]
 800c51a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d003      	beq.n	800c52a <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800c522:	6878      	ldr	r0, [r7, #4]
 800c524:	f001 f882 	bl	800d62c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c528:	e014      	b.n	800c554 <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800c52a:	69fb      	ldr	r3, [r7, #28]
 800c52c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c530:	2b00      	cmp	r3, #0
 800c532:	d00f      	beq.n	800c554 <HAL_UART_IRQHandler+0x460>
 800c534:	69bb      	ldr	r3, [r7, #24]
 800c536:	2b00      	cmp	r3, #0
 800c538:	da0c      	bge.n	800c554 <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800c53a:	6878      	ldr	r0, [r7, #4]
 800c53c:	f001 f86c 	bl	800d618 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c540:	e008      	b.n	800c554 <HAL_UART_IRQHandler+0x460>
      return;
 800c542:	bf00      	nop
 800c544:	e006      	b.n	800c554 <HAL_UART_IRQHandler+0x460>
    return;
 800c546:	bf00      	nop
 800c548:	e004      	b.n	800c554 <HAL_UART_IRQHandler+0x460>
      return;
 800c54a:	bf00      	nop
 800c54c:	e002      	b.n	800c554 <HAL_UART_IRQHandler+0x460>
      return;
 800c54e:	bf00      	nop
 800c550:	e000      	b.n	800c554 <HAL_UART_IRQHandler+0x460>
    return;
 800c552:	bf00      	nop
  }
}
 800c554:	3720      	adds	r7, #32
 800c556:	46bd      	mov	sp, r7
 800c558:	bd80      	pop	{r7, pc}
 800c55a:	bf00      	nop

0800c55c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c55c:	b480      	push	{r7}
 800c55e:	b083      	sub	sp, #12
 800c560:	af00      	add	r7, sp, #0
 800c562:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800c564:	bf00      	nop
 800c566:	370c      	adds	r7, #12
 800c568:	46bd      	mov	sp, r7
 800c56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c56e:	4770      	bx	lr

0800c570 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c570:	b480      	push	{r7}
 800c572:	b083      	sub	sp, #12
 800c574:	af00      	add	r7, sp, #0
 800c576:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c578:	bf00      	nop
 800c57a:	370c      	adds	r7, #12
 800c57c:	46bd      	mov	sp, r7
 800c57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c582:	4770      	bx	lr

0800c584 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c584:	b480      	push	{r7}
 800c586:	b083      	sub	sp, #12
 800c588:	af00      	add	r7, sp, #0
 800c58a:	6078      	str	r0, [r7, #4]
 800c58c:	460b      	mov	r3, r1
 800c58e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c590:	bf00      	nop
 800c592:	370c      	adds	r7, #12
 800c594:	46bd      	mov	sp, r7
 800c596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c59a:	4770      	bx	lr

0800c59c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c59c:	b5b0      	push	{r4, r5, r7, lr}
 800c59e:	b088      	sub	sp, #32
 800c5a0:	af00      	add	r7, sp, #0
 800c5a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c5a4:	2300      	movs	r3, #0
 800c5a6:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	689a      	ldr	r2, [r3, #8]
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	691b      	ldr	r3, [r3, #16]
 800c5b0:	431a      	orrs	r2, r3
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	695b      	ldr	r3, [r3, #20]
 800c5b6:	431a      	orrs	r2, r3
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	69db      	ldr	r3, [r3, #28]
 800c5bc:	4313      	orrs	r3, r2
 800c5be:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	681a      	ldr	r2, [r3, #0]
 800c5c6:	4bb1      	ldr	r3, [pc, #708]	; (800c88c <UART_SetConfig+0x2f0>)
 800c5c8:	4013      	ands	r3, r2
 800c5ca:	687a      	ldr	r2, [r7, #4]
 800c5cc:	6812      	ldr	r2, [r2, #0]
 800c5ce:	69f9      	ldr	r1, [r7, #28]
 800c5d0:	430b      	orrs	r3, r1
 800c5d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	685b      	ldr	r3, [r3, #4]
 800c5da:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	68da      	ldr	r2, [r3, #12]
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	430a      	orrs	r2, r1
 800c5e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	699b      	ldr	r3, [r3, #24]
 800c5ee:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	4aa6      	ldr	r2, [pc, #664]	; (800c890 <UART_SetConfig+0x2f4>)
 800c5f6:	4293      	cmp	r3, r2
 800c5f8:	d004      	beq.n	800c604 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	6a1b      	ldr	r3, [r3, #32]
 800c5fe:	69fa      	ldr	r2, [r7, #28]
 800c600:	4313      	orrs	r3, r2
 800c602:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	689b      	ldr	r3, [r3, #8]
 800c60a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800c60e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800c612:	687a      	ldr	r2, [r7, #4]
 800c614:	6812      	ldr	r2, [r2, #0]
 800c616:	69f9      	ldr	r1, [r7, #28]
 800c618:	430b      	orrs	r3, r1
 800c61a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c622:	f023 010f 	bic.w	r1, r3, #15
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	430a      	orrs	r2, r1
 800c630:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	4a97      	ldr	r2, [pc, #604]	; (800c894 <UART_SetConfig+0x2f8>)
 800c638:	4293      	cmp	r3, r2
 800c63a:	d120      	bne.n	800c67e <UART_SetConfig+0xe2>
 800c63c:	4b96      	ldr	r3, [pc, #600]	; (800c898 <UART_SetConfig+0x2fc>)
 800c63e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c642:	f003 0303 	and.w	r3, r3, #3
 800c646:	2b03      	cmp	r3, #3
 800c648:	d816      	bhi.n	800c678 <UART_SetConfig+0xdc>
 800c64a:	a201      	add	r2, pc, #4	; (adr r2, 800c650 <UART_SetConfig+0xb4>)
 800c64c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c650:	0800c661 	.word	0x0800c661
 800c654:	0800c66d 	.word	0x0800c66d
 800c658:	0800c667 	.word	0x0800c667
 800c65c:	0800c673 	.word	0x0800c673
 800c660:	2301      	movs	r3, #1
 800c662:	76fb      	strb	r3, [r7, #27]
 800c664:	e0e7      	b.n	800c836 <UART_SetConfig+0x29a>
 800c666:	2302      	movs	r3, #2
 800c668:	76fb      	strb	r3, [r7, #27]
 800c66a:	e0e4      	b.n	800c836 <UART_SetConfig+0x29a>
 800c66c:	2304      	movs	r3, #4
 800c66e:	76fb      	strb	r3, [r7, #27]
 800c670:	e0e1      	b.n	800c836 <UART_SetConfig+0x29a>
 800c672:	2308      	movs	r3, #8
 800c674:	76fb      	strb	r3, [r7, #27]
 800c676:	e0de      	b.n	800c836 <UART_SetConfig+0x29a>
 800c678:	2310      	movs	r3, #16
 800c67a:	76fb      	strb	r3, [r7, #27]
 800c67c:	e0db      	b.n	800c836 <UART_SetConfig+0x29a>
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	4a86      	ldr	r2, [pc, #536]	; (800c89c <UART_SetConfig+0x300>)
 800c684:	4293      	cmp	r3, r2
 800c686:	d132      	bne.n	800c6ee <UART_SetConfig+0x152>
 800c688:	4b83      	ldr	r3, [pc, #524]	; (800c898 <UART_SetConfig+0x2fc>)
 800c68a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c68e:	f003 030c 	and.w	r3, r3, #12
 800c692:	2b0c      	cmp	r3, #12
 800c694:	d828      	bhi.n	800c6e8 <UART_SetConfig+0x14c>
 800c696:	a201      	add	r2, pc, #4	; (adr r2, 800c69c <UART_SetConfig+0x100>)
 800c698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c69c:	0800c6d1 	.word	0x0800c6d1
 800c6a0:	0800c6e9 	.word	0x0800c6e9
 800c6a4:	0800c6e9 	.word	0x0800c6e9
 800c6a8:	0800c6e9 	.word	0x0800c6e9
 800c6ac:	0800c6dd 	.word	0x0800c6dd
 800c6b0:	0800c6e9 	.word	0x0800c6e9
 800c6b4:	0800c6e9 	.word	0x0800c6e9
 800c6b8:	0800c6e9 	.word	0x0800c6e9
 800c6bc:	0800c6d7 	.word	0x0800c6d7
 800c6c0:	0800c6e9 	.word	0x0800c6e9
 800c6c4:	0800c6e9 	.word	0x0800c6e9
 800c6c8:	0800c6e9 	.word	0x0800c6e9
 800c6cc:	0800c6e3 	.word	0x0800c6e3
 800c6d0:	2300      	movs	r3, #0
 800c6d2:	76fb      	strb	r3, [r7, #27]
 800c6d4:	e0af      	b.n	800c836 <UART_SetConfig+0x29a>
 800c6d6:	2302      	movs	r3, #2
 800c6d8:	76fb      	strb	r3, [r7, #27]
 800c6da:	e0ac      	b.n	800c836 <UART_SetConfig+0x29a>
 800c6dc:	2304      	movs	r3, #4
 800c6de:	76fb      	strb	r3, [r7, #27]
 800c6e0:	e0a9      	b.n	800c836 <UART_SetConfig+0x29a>
 800c6e2:	2308      	movs	r3, #8
 800c6e4:	76fb      	strb	r3, [r7, #27]
 800c6e6:	e0a6      	b.n	800c836 <UART_SetConfig+0x29a>
 800c6e8:	2310      	movs	r3, #16
 800c6ea:	76fb      	strb	r3, [r7, #27]
 800c6ec:	e0a3      	b.n	800c836 <UART_SetConfig+0x29a>
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	4a6b      	ldr	r2, [pc, #428]	; (800c8a0 <UART_SetConfig+0x304>)
 800c6f4:	4293      	cmp	r3, r2
 800c6f6:	d120      	bne.n	800c73a <UART_SetConfig+0x19e>
 800c6f8:	4b67      	ldr	r3, [pc, #412]	; (800c898 <UART_SetConfig+0x2fc>)
 800c6fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c6fe:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800c702:	2b30      	cmp	r3, #48	; 0x30
 800c704:	d013      	beq.n	800c72e <UART_SetConfig+0x192>
 800c706:	2b30      	cmp	r3, #48	; 0x30
 800c708:	d814      	bhi.n	800c734 <UART_SetConfig+0x198>
 800c70a:	2b20      	cmp	r3, #32
 800c70c:	d009      	beq.n	800c722 <UART_SetConfig+0x186>
 800c70e:	2b20      	cmp	r3, #32
 800c710:	d810      	bhi.n	800c734 <UART_SetConfig+0x198>
 800c712:	2b00      	cmp	r3, #0
 800c714:	d002      	beq.n	800c71c <UART_SetConfig+0x180>
 800c716:	2b10      	cmp	r3, #16
 800c718:	d006      	beq.n	800c728 <UART_SetConfig+0x18c>
 800c71a:	e00b      	b.n	800c734 <UART_SetConfig+0x198>
 800c71c:	2300      	movs	r3, #0
 800c71e:	76fb      	strb	r3, [r7, #27]
 800c720:	e089      	b.n	800c836 <UART_SetConfig+0x29a>
 800c722:	2302      	movs	r3, #2
 800c724:	76fb      	strb	r3, [r7, #27]
 800c726:	e086      	b.n	800c836 <UART_SetConfig+0x29a>
 800c728:	2304      	movs	r3, #4
 800c72a:	76fb      	strb	r3, [r7, #27]
 800c72c:	e083      	b.n	800c836 <UART_SetConfig+0x29a>
 800c72e:	2308      	movs	r3, #8
 800c730:	76fb      	strb	r3, [r7, #27]
 800c732:	e080      	b.n	800c836 <UART_SetConfig+0x29a>
 800c734:	2310      	movs	r3, #16
 800c736:	76fb      	strb	r3, [r7, #27]
 800c738:	e07d      	b.n	800c836 <UART_SetConfig+0x29a>
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	4a59      	ldr	r2, [pc, #356]	; (800c8a4 <UART_SetConfig+0x308>)
 800c740:	4293      	cmp	r3, r2
 800c742:	d120      	bne.n	800c786 <UART_SetConfig+0x1ea>
 800c744:	4b54      	ldr	r3, [pc, #336]	; (800c898 <UART_SetConfig+0x2fc>)
 800c746:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c74a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800c74e:	2bc0      	cmp	r3, #192	; 0xc0
 800c750:	d013      	beq.n	800c77a <UART_SetConfig+0x1de>
 800c752:	2bc0      	cmp	r3, #192	; 0xc0
 800c754:	d814      	bhi.n	800c780 <UART_SetConfig+0x1e4>
 800c756:	2b80      	cmp	r3, #128	; 0x80
 800c758:	d009      	beq.n	800c76e <UART_SetConfig+0x1d2>
 800c75a:	2b80      	cmp	r3, #128	; 0x80
 800c75c:	d810      	bhi.n	800c780 <UART_SetConfig+0x1e4>
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d002      	beq.n	800c768 <UART_SetConfig+0x1cc>
 800c762:	2b40      	cmp	r3, #64	; 0x40
 800c764:	d006      	beq.n	800c774 <UART_SetConfig+0x1d8>
 800c766:	e00b      	b.n	800c780 <UART_SetConfig+0x1e4>
 800c768:	2300      	movs	r3, #0
 800c76a:	76fb      	strb	r3, [r7, #27]
 800c76c:	e063      	b.n	800c836 <UART_SetConfig+0x29a>
 800c76e:	2302      	movs	r3, #2
 800c770:	76fb      	strb	r3, [r7, #27]
 800c772:	e060      	b.n	800c836 <UART_SetConfig+0x29a>
 800c774:	2304      	movs	r3, #4
 800c776:	76fb      	strb	r3, [r7, #27]
 800c778:	e05d      	b.n	800c836 <UART_SetConfig+0x29a>
 800c77a:	2308      	movs	r3, #8
 800c77c:	76fb      	strb	r3, [r7, #27]
 800c77e:	e05a      	b.n	800c836 <UART_SetConfig+0x29a>
 800c780:	2310      	movs	r3, #16
 800c782:	76fb      	strb	r3, [r7, #27]
 800c784:	e057      	b.n	800c836 <UART_SetConfig+0x29a>
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	4a47      	ldr	r2, [pc, #284]	; (800c8a8 <UART_SetConfig+0x30c>)
 800c78c:	4293      	cmp	r3, r2
 800c78e:	d125      	bne.n	800c7dc <UART_SetConfig+0x240>
 800c790:	4b41      	ldr	r3, [pc, #260]	; (800c898 <UART_SetConfig+0x2fc>)
 800c792:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c796:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c79a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c79e:	d017      	beq.n	800c7d0 <UART_SetConfig+0x234>
 800c7a0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c7a4:	d817      	bhi.n	800c7d6 <UART_SetConfig+0x23a>
 800c7a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c7aa:	d00b      	beq.n	800c7c4 <UART_SetConfig+0x228>
 800c7ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c7b0:	d811      	bhi.n	800c7d6 <UART_SetConfig+0x23a>
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d003      	beq.n	800c7be <UART_SetConfig+0x222>
 800c7b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c7ba:	d006      	beq.n	800c7ca <UART_SetConfig+0x22e>
 800c7bc:	e00b      	b.n	800c7d6 <UART_SetConfig+0x23a>
 800c7be:	2300      	movs	r3, #0
 800c7c0:	76fb      	strb	r3, [r7, #27]
 800c7c2:	e038      	b.n	800c836 <UART_SetConfig+0x29a>
 800c7c4:	2302      	movs	r3, #2
 800c7c6:	76fb      	strb	r3, [r7, #27]
 800c7c8:	e035      	b.n	800c836 <UART_SetConfig+0x29a>
 800c7ca:	2304      	movs	r3, #4
 800c7cc:	76fb      	strb	r3, [r7, #27]
 800c7ce:	e032      	b.n	800c836 <UART_SetConfig+0x29a>
 800c7d0:	2308      	movs	r3, #8
 800c7d2:	76fb      	strb	r3, [r7, #27]
 800c7d4:	e02f      	b.n	800c836 <UART_SetConfig+0x29a>
 800c7d6:	2310      	movs	r3, #16
 800c7d8:	76fb      	strb	r3, [r7, #27]
 800c7da:	e02c      	b.n	800c836 <UART_SetConfig+0x29a>
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	4a2b      	ldr	r2, [pc, #172]	; (800c890 <UART_SetConfig+0x2f4>)
 800c7e2:	4293      	cmp	r3, r2
 800c7e4:	d125      	bne.n	800c832 <UART_SetConfig+0x296>
 800c7e6:	4b2c      	ldr	r3, [pc, #176]	; (800c898 <UART_SetConfig+0x2fc>)
 800c7e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c7ec:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800c7f0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c7f4:	d017      	beq.n	800c826 <UART_SetConfig+0x28a>
 800c7f6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c7fa:	d817      	bhi.n	800c82c <UART_SetConfig+0x290>
 800c7fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c800:	d00b      	beq.n	800c81a <UART_SetConfig+0x27e>
 800c802:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c806:	d811      	bhi.n	800c82c <UART_SetConfig+0x290>
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d003      	beq.n	800c814 <UART_SetConfig+0x278>
 800c80c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c810:	d006      	beq.n	800c820 <UART_SetConfig+0x284>
 800c812:	e00b      	b.n	800c82c <UART_SetConfig+0x290>
 800c814:	2300      	movs	r3, #0
 800c816:	76fb      	strb	r3, [r7, #27]
 800c818:	e00d      	b.n	800c836 <UART_SetConfig+0x29a>
 800c81a:	2302      	movs	r3, #2
 800c81c:	76fb      	strb	r3, [r7, #27]
 800c81e:	e00a      	b.n	800c836 <UART_SetConfig+0x29a>
 800c820:	2304      	movs	r3, #4
 800c822:	76fb      	strb	r3, [r7, #27]
 800c824:	e007      	b.n	800c836 <UART_SetConfig+0x29a>
 800c826:	2308      	movs	r3, #8
 800c828:	76fb      	strb	r3, [r7, #27]
 800c82a:	e004      	b.n	800c836 <UART_SetConfig+0x29a>
 800c82c:	2310      	movs	r3, #16
 800c82e:	76fb      	strb	r3, [r7, #27]
 800c830:	e001      	b.n	800c836 <UART_SetConfig+0x29a>
 800c832:	2310      	movs	r3, #16
 800c834:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	4a15      	ldr	r2, [pc, #84]	; (800c890 <UART_SetConfig+0x2f4>)
 800c83c:	4293      	cmp	r3, r2
 800c83e:	f040 809f 	bne.w	800c980 <UART_SetConfig+0x3e4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c842:	7efb      	ldrb	r3, [r7, #27]
 800c844:	2b08      	cmp	r3, #8
 800c846:	d837      	bhi.n	800c8b8 <UART_SetConfig+0x31c>
 800c848:	a201      	add	r2, pc, #4	; (adr r2, 800c850 <UART_SetConfig+0x2b4>)
 800c84a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c84e:	bf00      	nop
 800c850:	0800c875 	.word	0x0800c875
 800c854:	0800c8b9 	.word	0x0800c8b9
 800c858:	0800c87d 	.word	0x0800c87d
 800c85c:	0800c8b9 	.word	0x0800c8b9
 800c860:	0800c883 	.word	0x0800c883
 800c864:	0800c8b9 	.word	0x0800c8b9
 800c868:	0800c8b9 	.word	0x0800c8b9
 800c86c:	0800c8b9 	.word	0x0800c8b9
 800c870:	0800c8b1 	.word	0x0800c8b1
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c874:	f7fc fffc 	bl	8009870 <HAL_RCC_GetPCLK1Freq>
 800c878:	6178      	str	r0, [r7, #20]
        break;
 800c87a:	e022      	b.n	800c8c2 <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c87c:	4b0b      	ldr	r3, [pc, #44]	; (800c8ac <UART_SetConfig+0x310>)
 800c87e:	617b      	str	r3, [r7, #20]
        break;
 800c880:	e01f      	b.n	800c8c2 <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c882:	f7fc ff87 	bl	8009794 <HAL_RCC_GetSysClockFreq>
 800c886:	6178      	str	r0, [r7, #20]
        break;
 800c888:	e01b      	b.n	800c8c2 <UART_SetConfig+0x326>
 800c88a:	bf00      	nop
 800c88c:	cfff69f3 	.word	0xcfff69f3
 800c890:	40008000 	.word	0x40008000
 800c894:	40013800 	.word	0x40013800
 800c898:	40021000 	.word	0x40021000
 800c89c:	40004400 	.word	0x40004400
 800c8a0:	40004800 	.word	0x40004800
 800c8a4:	40004c00 	.word	0x40004c00
 800c8a8:	40005000 	.word	0x40005000
 800c8ac:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c8b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c8b4:	617b      	str	r3, [r7, #20]
        break;
 800c8b6:	e004      	b.n	800c8c2 <UART_SetConfig+0x326>
      default:
        pclk = 0U;
 800c8b8:	2300      	movs	r3, #0
 800c8ba:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800c8bc:	2301      	movs	r3, #1
 800c8be:	76bb      	strb	r3, [r7, #26]
        break;
 800c8c0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c8c2:	697b      	ldr	r3, [r7, #20]
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	f000 811b 	beq.w	800cb00 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c8ce:	4a96      	ldr	r2, [pc, #600]	; (800cb28 <UART_SetConfig+0x58c>)
 800c8d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c8d4:	461a      	mov	r2, r3
 800c8d6:	697b      	ldr	r3, [r7, #20]
 800c8d8:	fbb3 f3f2 	udiv	r3, r3, r2
 800c8dc:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	685a      	ldr	r2, [r3, #4]
 800c8e2:	4613      	mov	r3, r2
 800c8e4:	005b      	lsls	r3, r3, #1
 800c8e6:	4413      	add	r3, r2
 800c8e8:	68ba      	ldr	r2, [r7, #8]
 800c8ea:	429a      	cmp	r2, r3
 800c8ec:	d305      	bcc.n	800c8fa <UART_SetConfig+0x35e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	685b      	ldr	r3, [r3, #4]
 800c8f2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c8f4:	68ba      	ldr	r2, [r7, #8]
 800c8f6:	429a      	cmp	r2, r3
 800c8f8:	d902      	bls.n	800c900 <UART_SetConfig+0x364>
      {
        ret = HAL_ERROR;
 800c8fa:	2301      	movs	r3, #1
 800c8fc:	76bb      	strb	r3, [r7, #26]
 800c8fe:	e0ff      	b.n	800cb00 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c900:	697b      	ldr	r3, [r7, #20]
 800c902:	4618      	mov	r0, r3
 800c904:	f04f 0100 	mov.w	r1, #0
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c90c:	4a86      	ldr	r2, [pc, #536]	; (800cb28 <UART_SetConfig+0x58c>)
 800c90e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c912:	b29a      	uxth	r2, r3
 800c914:	f04f 0300 	mov.w	r3, #0
 800c918:	f7f4 f9de 	bl	8000cd8 <__aeabi_uldivmod>
 800c91c:	4602      	mov	r2, r0
 800c91e:	460b      	mov	r3, r1
 800c920:	4610      	mov	r0, r2
 800c922:	4619      	mov	r1, r3
 800c924:	f04f 0200 	mov.w	r2, #0
 800c928:	f04f 0300 	mov.w	r3, #0
 800c92c:	020b      	lsls	r3, r1, #8
 800c92e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c932:	0202      	lsls	r2, r0, #8
 800c934:	6879      	ldr	r1, [r7, #4]
 800c936:	6849      	ldr	r1, [r1, #4]
 800c938:	0849      	lsrs	r1, r1, #1
 800c93a:	4608      	mov	r0, r1
 800c93c:	f04f 0100 	mov.w	r1, #0
 800c940:	1814      	adds	r4, r2, r0
 800c942:	eb43 0501 	adc.w	r5, r3, r1
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	685b      	ldr	r3, [r3, #4]
 800c94a:	461a      	mov	r2, r3
 800c94c:	f04f 0300 	mov.w	r3, #0
 800c950:	4620      	mov	r0, r4
 800c952:	4629      	mov	r1, r5
 800c954:	f7f4 f9c0 	bl	8000cd8 <__aeabi_uldivmod>
 800c958:	4602      	mov	r2, r0
 800c95a:	460b      	mov	r3, r1
 800c95c:	4613      	mov	r3, r2
 800c95e:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c960:	693b      	ldr	r3, [r7, #16]
 800c962:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c966:	d308      	bcc.n	800c97a <UART_SetConfig+0x3de>
 800c968:	693b      	ldr	r3, [r7, #16]
 800c96a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c96e:	d204      	bcs.n	800c97a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	681b      	ldr	r3, [r3, #0]
 800c974:	693a      	ldr	r2, [r7, #16]
 800c976:	60da      	str	r2, [r3, #12]
 800c978:	e0c2      	b.n	800cb00 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800c97a:	2301      	movs	r3, #1
 800c97c:	76bb      	strb	r3, [r7, #26]
 800c97e:	e0bf      	b.n	800cb00 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	69db      	ldr	r3, [r3, #28]
 800c984:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c988:	d165      	bne.n	800ca56 <UART_SetConfig+0x4ba>
  {
    switch (clocksource)
 800c98a:	7efb      	ldrb	r3, [r7, #27]
 800c98c:	2b08      	cmp	r3, #8
 800c98e:	d828      	bhi.n	800c9e2 <UART_SetConfig+0x446>
 800c990:	a201      	add	r2, pc, #4	; (adr r2, 800c998 <UART_SetConfig+0x3fc>)
 800c992:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c996:	bf00      	nop
 800c998:	0800c9bd 	.word	0x0800c9bd
 800c99c:	0800c9c5 	.word	0x0800c9c5
 800c9a0:	0800c9cd 	.word	0x0800c9cd
 800c9a4:	0800c9e3 	.word	0x0800c9e3
 800c9a8:	0800c9d3 	.word	0x0800c9d3
 800c9ac:	0800c9e3 	.word	0x0800c9e3
 800c9b0:	0800c9e3 	.word	0x0800c9e3
 800c9b4:	0800c9e3 	.word	0x0800c9e3
 800c9b8:	0800c9db 	.word	0x0800c9db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c9bc:	f7fc ff58 	bl	8009870 <HAL_RCC_GetPCLK1Freq>
 800c9c0:	6178      	str	r0, [r7, #20]
        break;
 800c9c2:	e013      	b.n	800c9ec <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c9c4:	f7fc ff6a 	bl	800989c <HAL_RCC_GetPCLK2Freq>
 800c9c8:	6178      	str	r0, [r7, #20]
        break;
 800c9ca:	e00f      	b.n	800c9ec <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c9cc:	4b57      	ldr	r3, [pc, #348]	; (800cb2c <UART_SetConfig+0x590>)
 800c9ce:	617b      	str	r3, [r7, #20]
        break;
 800c9d0:	e00c      	b.n	800c9ec <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c9d2:	f7fc fedf 	bl	8009794 <HAL_RCC_GetSysClockFreq>
 800c9d6:	6178      	str	r0, [r7, #20]
        break;
 800c9d8:	e008      	b.n	800c9ec <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c9da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c9de:	617b      	str	r3, [r7, #20]
        break;
 800c9e0:	e004      	b.n	800c9ec <UART_SetConfig+0x450>
      default:
        pclk = 0U;
 800c9e2:	2300      	movs	r3, #0
 800c9e4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800c9e6:	2301      	movs	r3, #1
 800c9e8:	76bb      	strb	r3, [r7, #26]
        break;
 800c9ea:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c9ec:	697b      	ldr	r3, [r7, #20]
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	f000 8086 	beq.w	800cb00 <UART_SetConfig+0x564>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c9f8:	4a4b      	ldr	r2, [pc, #300]	; (800cb28 <UART_SetConfig+0x58c>)
 800c9fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c9fe:	461a      	mov	r2, r3
 800ca00:	697b      	ldr	r3, [r7, #20]
 800ca02:	fbb3 f3f2 	udiv	r3, r3, r2
 800ca06:	005a      	lsls	r2, r3, #1
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	685b      	ldr	r3, [r3, #4]
 800ca0c:	085b      	lsrs	r3, r3, #1
 800ca0e:	441a      	add	r2, r3
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	685b      	ldr	r3, [r3, #4]
 800ca14:	fbb2 f3f3 	udiv	r3, r2, r3
 800ca18:	b29b      	uxth	r3, r3
 800ca1a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ca1c:	693b      	ldr	r3, [r7, #16]
 800ca1e:	2b0f      	cmp	r3, #15
 800ca20:	d916      	bls.n	800ca50 <UART_SetConfig+0x4b4>
 800ca22:	693b      	ldr	r3, [r7, #16]
 800ca24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ca28:	d212      	bcs.n	800ca50 <UART_SetConfig+0x4b4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ca2a:	693b      	ldr	r3, [r7, #16]
 800ca2c:	b29b      	uxth	r3, r3
 800ca2e:	f023 030f 	bic.w	r3, r3, #15
 800ca32:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ca34:	693b      	ldr	r3, [r7, #16]
 800ca36:	085b      	lsrs	r3, r3, #1
 800ca38:	b29b      	uxth	r3, r3
 800ca3a:	f003 0307 	and.w	r3, r3, #7
 800ca3e:	b29a      	uxth	r2, r3
 800ca40:	89fb      	ldrh	r3, [r7, #14]
 800ca42:	4313      	orrs	r3, r2
 800ca44:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	89fa      	ldrh	r2, [r7, #14]
 800ca4c:	60da      	str	r2, [r3, #12]
 800ca4e:	e057      	b.n	800cb00 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800ca50:	2301      	movs	r3, #1
 800ca52:	76bb      	strb	r3, [r7, #26]
 800ca54:	e054      	b.n	800cb00 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ca56:	7efb      	ldrb	r3, [r7, #27]
 800ca58:	2b08      	cmp	r3, #8
 800ca5a:	d828      	bhi.n	800caae <UART_SetConfig+0x512>
 800ca5c:	a201      	add	r2, pc, #4	; (adr r2, 800ca64 <UART_SetConfig+0x4c8>)
 800ca5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca62:	bf00      	nop
 800ca64:	0800ca89 	.word	0x0800ca89
 800ca68:	0800ca91 	.word	0x0800ca91
 800ca6c:	0800ca99 	.word	0x0800ca99
 800ca70:	0800caaf 	.word	0x0800caaf
 800ca74:	0800ca9f 	.word	0x0800ca9f
 800ca78:	0800caaf 	.word	0x0800caaf
 800ca7c:	0800caaf 	.word	0x0800caaf
 800ca80:	0800caaf 	.word	0x0800caaf
 800ca84:	0800caa7 	.word	0x0800caa7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ca88:	f7fc fef2 	bl	8009870 <HAL_RCC_GetPCLK1Freq>
 800ca8c:	6178      	str	r0, [r7, #20]
        break;
 800ca8e:	e013      	b.n	800cab8 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ca90:	f7fc ff04 	bl	800989c <HAL_RCC_GetPCLK2Freq>
 800ca94:	6178      	str	r0, [r7, #20]
        break;
 800ca96:	e00f      	b.n	800cab8 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ca98:	4b24      	ldr	r3, [pc, #144]	; (800cb2c <UART_SetConfig+0x590>)
 800ca9a:	617b      	str	r3, [r7, #20]
        break;
 800ca9c:	e00c      	b.n	800cab8 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ca9e:	f7fc fe79 	bl	8009794 <HAL_RCC_GetSysClockFreq>
 800caa2:	6178      	str	r0, [r7, #20]
        break;
 800caa4:	e008      	b.n	800cab8 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800caa6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800caaa:	617b      	str	r3, [r7, #20]
        break;
 800caac:	e004      	b.n	800cab8 <UART_SetConfig+0x51c>
      default:
        pclk = 0U;
 800caae:	2300      	movs	r3, #0
 800cab0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800cab2:	2301      	movs	r3, #1
 800cab4:	76bb      	strb	r3, [r7, #26]
        break;
 800cab6:	bf00      	nop
    }

    if (pclk != 0U)
 800cab8:	697b      	ldr	r3, [r7, #20]
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d020      	beq.n	800cb00 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cac2:	4a19      	ldr	r2, [pc, #100]	; (800cb28 <UART_SetConfig+0x58c>)
 800cac4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cac8:	461a      	mov	r2, r3
 800caca:	697b      	ldr	r3, [r7, #20]
 800cacc:	fbb3 f2f2 	udiv	r2, r3, r2
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	685b      	ldr	r3, [r3, #4]
 800cad4:	085b      	lsrs	r3, r3, #1
 800cad6:	441a      	add	r2, r3
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	685b      	ldr	r3, [r3, #4]
 800cadc:	fbb2 f3f3 	udiv	r3, r2, r3
 800cae0:	b29b      	uxth	r3, r3
 800cae2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cae4:	693b      	ldr	r3, [r7, #16]
 800cae6:	2b0f      	cmp	r3, #15
 800cae8:	d908      	bls.n	800cafc <UART_SetConfig+0x560>
 800caea:	693b      	ldr	r3, [r7, #16]
 800caec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800caf0:	d204      	bcs.n	800cafc <UART_SetConfig+0x560>
      {
        huart->Instance->BRR = usartdiv;
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	693a      	ldr	r2, [r7, #16]
 800caf8:	60da      	str	r2, [r3, #12]
 800cafa:	e001      	b.n	800cb00 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800cafc:	2301      	movs	r3, #1
 800cafe:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	2201      	movs	r2, #1
 800cb04:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	2201      	movs	r2, #1
 800cb0c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	2200      	movs	r2, #0
 800cb14:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	2200      	movs	r2, #0
 800cb1a:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800cb1c:	7ebb      	ldrb	r3, [r7, #26]
}
 800cb1e:	4618      	mov	r0, r3
 800cb20:	3720      	adds	r7, #32
 800cb22:	46bd      	mov	sp, r7
 800cb24:	bdb0      	pop	{r4, r5, r7, pc}
 800cb26:	bf00      	nop
 800cb28:	08013270 	.word	0x08013270
 800cb2c:	00f42400 	.word	0x00f42400

0800cb30 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800cb30:	b480      	push	{r7}
 800cb32:	b083      	sub	sp, #12
 800cb34:	af00      	add	r7, sp, #0
 800cb36:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb3c:	f003 0301 	and.w	r3, r3, #1
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d00a      	beq.n	800cb5a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	685b      	ldr	r3, [r3, #4]
 800cb4a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	430a      	orrs	r2, r1
 800cb58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb5e:	f003 0302 	and.w	r3, r3, #2
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d00a      	beq.n	800cb7c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	685b      	ldr	r3, [r3, #4]
 800cb6c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	430a      	orrs	r2, r1
 800cb7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb80:	f003 0304 	and.w	r3, r3, #4
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d00a      	beq.n	800cb9e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	685b      	ldr	r3, [r3, #4]
 800cb8e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	430a      	orrs	r2, r1
 800cb9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cba2:	f003 0308 	and.w	r3, r3, #8
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d00a      	beq.n	800cbc0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	685b      	ldr	r3, [r3, #4]
 800cbb0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	430a      	orrs	r2, r1
 800cbbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cbc4:	f003 0310 	and.w	r3, r3, #16
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	d00a      	beq.n	800cbe2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	689b      	ldr	r3, [r3, #8]
 800cbd2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	430a      	orrs	r2, r1
 800cbe0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cbe6:	f003 0320 	and.w	r3, r3, #32
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d00a      	beq.n	800cc04 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	689b      	ldr	r3, [r3, #8]
 800cbf4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	430a      	orrs	r2, r1
 800cc02:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d01a      	beq.n	800cc46 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	685b      	ldr	r3, [r3, #4]
 800cc16:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	430a      	orrs	r2, r1
 800cc24:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cc2a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cc2e:	d10a      	bne.n	800cc46 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	685b      	ldr	r3, [r3, #4]
 800cc36:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	681b      	ldr	r3, [r3, #0]
 800cc42:	430a      	orrs	r2, r1
 800cc44:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d00a      	beq.n	800cc68 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	685b      	ldr	r3, [r3, #4]
 800cc58:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	430a      	orrs	r2, r1
 800cc66:	605a      	str	r2, [r3, #4]
  }
}
 800cc68:	bf00      	nop
 800cc6a:	370c      	adds	r7, #12
 800cc6c:	46bd      	mov	sp, r7
 800cc6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc72:	4770      	bx	lr

0800cc74 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800cc74:	b580      	push	{r7, lr}
 800cc76:	b086      	sub	sp, #24
 800cc78:	af02      	add	r7, sp, #8
 800cc7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	2200      	movs	r2, #0
 800cc80:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800cc84:	f7f9 f988 	bl	8005f98 <HAL_GetTick>
 800cc88:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	681b      	ldr	r3, [r3, #0]
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	f003 0308 	and.w	r3, r3, #8
 800cc94:	2b08      	cmp	r3, #8
 800cc96:	d10e      	bne.n	800ccb6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cc98:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800cc9c:	9300      	str	r3, [sp, #0]
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	2200      	movs	r2, #0
 800cca2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800cca6:	6878      	ldr	r0, [r7, #4]
 800cca8:	f000 f82f 	bl	800cd0a <UART_WaitOnFlagUntilTimeout>
 800ccac:	4603      	mov	r3, r0
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d001      	beq.n	800ccb6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ccb2:	2303      	movs	r3, #3
 800ccb4:	e025      	b.n	800cd02 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	f003 0304 	and.w	r3, r3, #4
 800ccc0:	2b04      	cmp	r3, #4
 800ccc2:	d10e      	bne.n	800cce2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ccc4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ccc8:	9300      	str	r3, [sp, #0]
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	2200      	movs	r2, #0
 800ccce:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ccd2:	6878      	ldr	r0, [r7, #4]
 800ccd4:	f000 f819 	bl	800cd0a <UART_WaitOnFlagUntilTimeout>
 800ccd8:	4603      	mov	r3, r0
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d001      	beq.n	800cce2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ccde:	2303      	movs	r3, #3
 800cce0:	e00f      	b.n	800cd02 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	2220      	movs	r2, #32
 800cce6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	2220      	movs	r2, #32
 800ccee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	2200      	movs	r2, #0
 800ccf6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	2200      	movs	r2, #0
 800ccfc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800cd00:	2300      	movs	r3, #0
}
 800cd02:	4618      	mov	r0, r3
 800cd04:	3710      	adds	r7, #16
 800cd06:	46bd      	mov	sp, r7
 800cd08:	bd80      	pop	{r7, pc}

0800cd0a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800cd0a:	b580      	push	{r7, lr}
 800cd0c:	b084      	sub	sp, #16
 800cd0e:	af00      	add	r7, sp, #0
 800cd10:	60f8      	str	r0, [r7, #12]
 800cd12:	60b9      	str	r1, [r7, #8]
 800cd14:	603b      	str	r3, [r7, #0]
 800cd16:	4613      	mov	r3, r2
 800cd18:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cd1a:	e062      	b.n	800cde2 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cd1c:	69bb      	ldr	r3, [r7, #24]
 800cd1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd22:	d05e      	beq.n	800cde2 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cd24:	f7f9 f938 	bl	8005f98 <HAL_GetTick>
 800cd28:	4602      	mov	r2, r0
 800cd2a:	683b      	ldr	r3, [r7, #0]
 800cd2c:	1ad3      	subs	r3, r2, r3
 800cd2e:	69ba      	ldr	r2, [r7, #24]
 800cd30:	429a      	cmp	r2, r3
 800cd32:	d302      	bcc.n	800cd3a <UART_WaitOnFlagUntilTimeout+0x30>
 800cd34:	69bb      	ldr	r3, [r7, #24]
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	d11d      	bne.n	800cd76 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	681a      	ldr	r2, [r3, #0]
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800cd48:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cd4a:	68fb      	ldr	r3, [r7, #12]
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	689a      	ldr	r2, [r3, #8]
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	f022 0201 	bic.w	r2, r2, #1
 800cd58:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800cd5a:	68fb      	ldr	r3, [r7, #12]
 800cd5c:	2220      	movs	r2, #32
 800cd5e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800cd62:	68fb      	ldr	r3, [r7, #12]
 800cd64:	2220      	movs	r2, #32
 800cd66:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	2200      	movs	r2, #0
 800cd6e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800cd72:	2303      	movs	r3, #3
 800cd74:	e045      	b.n	800ce02 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800cd76:	68fb      	ldr	r3, [r7, #12]
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	f003 0304 	and.w	r3, r3, #4
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d02e      	beq.n	800cde2 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800cd84:	68fb      	ldr	r3, [r7, #12]
 800cd86:	681b      	ldr	r3, [r3, #0]
 800cd88:	69db      	ldr	r3, [r3, #28]
 800cd8a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800cd8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800cd92:	d126      	bne.n	800cde2 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	681b      	ldr	r3, [r3, #0]
 800cd98:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800cd9c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	681b      	ldr	r3, [r3, #0]
 800cda2:	681a      	ldr	r2, [r3, #0]
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800cdac:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	689a      	ldr	r2, [r3, #8]
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	f022 0201 	bic.w	r2, r2, #1
 800cdbc:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	2220      	movs	r2, #32
 800cdc2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	2220      	movs	r2, #32
 800cdca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	2220      	movs	r2, #32
 800cdd2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	2200      	movs	r2, #0
 800cdda:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800cdde:	2303      	movs	r3, #3
 800cde0:	e00f      	b.n	800ce02 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cde2:	68fb      	ldr	r3, [r7, #12]
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	69da      	ldr	r2, [r3, #28]
 800cde8:	68bb      	ldr	r3, [r7, #8]
 800cdea:	4013      	ands	r3, r2
 800cdec:	68ba      	ldr	r2, [r7, #8]
 800cdee:	429a      	cmp	r2, r3
 800cdf0:	bf0c      	ite	eq
 800cdf2:	2301      	moveq	r3, #1
 800cdf4:	2300      	movne	r3, #0
 800cdf6:	b2db      	uxtb	r3, r3
 800cdf8:	461a      	mov	r2, r3
 800cdfa:	79fb      	ldrb	r3, [r7, #7]
 800cdfc:	429a      	cmp	r2, r3
 800cdfe:	d08d      	beq.n	800cd1c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ce00:	2300      	movs	r3, #0
}
 800ce02:	4618      	mov	r0, r3
 800ce04:	3710      	adds	r7, #16
 800ce06:	46bd      	mov	sp, r7
 800ce08:	bd80      	pop	{r7, pc}
	...

0800ce0c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ce0c:	b480      	push	{r7}
 800ce0e:	b085      	sub	sp, #20
 800ce10:	af00      	add	r7, sp, #0
 800ce12:	60f8      	str	r0, [r7, #12]
 800ce14:	60b9      	str	r1, [r7, #8]
 800ce16:	4613      	mov	r3, r2
 800ce18:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	68ba      	ldr	r2, [r7, #8]
 800ce1e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800ce20:	68fb      	ldr	r3, [r7, #12]
 800ce22:	88fa      	ldrh	r2, [r7, #6]
 800ce24:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 800ce28:	68fb      	ldr	r3, [r7, #12]
 800ce2a:	88fa      	ldrh	r2, [r7, #6]
 800ce2c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	2200      	movs	r2, #0
 800ce34:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800ce36:	68fb      	ldr	r3, [r7, #12]
 800ce38:	689b      	ldr	r3, [r3, #8]
 800ce3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ce3e:	d10e      	bne.n	800ce5e <UART_Start_Receive_IT+0x52>
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	691b      	ldr	r3, [r3, #16]
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d105      	bne.n	800ce54 <UART_Start_Receive_IT+0x48>
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800ce4e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800ce52:	e02d      	b.n	800ceb0 <UART_Start_Receive_IT+0xa4>
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	22ff      	movs	r2, #255	; 0xff
 800ce58:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800ce5c:	e028      	b.n	800ceb0 <UART_Start_Receive_IT+0xa4>
 800ce5e:	68fb      	ldr	r3, [r7, #12]
 800ce60:	689b      	ldr	r3, [r3, #8]
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d10d      	bne.n	800ce82 <UART_Start_Receive_IT+0x76>
 800ce66:	68fb      	ldr	r3, [r7, #12]
 800ce68:	691b      	ldr	r3, [r3, #16]
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d104      	bne.n	800ce78 <UART_Start_Receive_IT+0x6c>
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	22ff      	movs	r2, #255	; 0xff
 800ce72:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800ce76:	e01b      	b.n	800ceb0 <UART_Start_Receive_IT+0xa4>
 800ce78:	68fb      	ldr	r3, [r7, #12]
 800ce7a:	227f      	movs	r2, #127	; 0x7f
 800ce7c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800ce80:	e016      	b.n	800ceb0 <UART_Start_Receive_IT+0xa4>
 800ce82:	68fb      	ldr	r3, [r7, #12]
 800ce84:	689b      	ldr	r3, [r3, #8]
 800ce86:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ce8a:	d10d      	bne.n	800cea8 <UART_Start_Receive_IT+0x9c>
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	691b      	ldr	r3, [r3, #16]
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d104      	bne.n	800ce9e <UART_Start_Receive_IT+0x92>
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	227f      	movs	r2, #127	; 0x7f
 800ce98:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800ce9c:	e008      	b.n	800ceb0 <UART_Start_Receive_IT+0xa4>
 800ce9e:	68fb      	ldr	r3, [r7, #12]
 800cea0:	223f      	movs	r2, #63	; 0x3f
 800cea2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800cea6:	e003      	b.n	800ceb0 <UART_Start_Receive_IT+0xa4>
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	2200      	movs	r2, #0
 800ceac:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ceb0:	68fb      	ldr	r3, [r7, #12]
 800ceb2:	2200      	movs	r2, #0
 800ceb4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ceb8:	68fb      	ldr	r3, [r7, #12]
 800ceba:	2222      	movs	r2, #34	; 0x22
 800cebc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	689a      	ldr	r2, [r3, #8]
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	f042 0201 	orr.w	r2, r2, #1
 800cece:	609a      	str	r2, [r3, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ced4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ced8:	d12a      	bne.n	800cf30 <UART_Start_Receive_IT+0x124>
 800ceda:	68fb      	ldr	r3, [r7, #12]
 800cedc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800cee0:	88fa      	ldrh	r2, [r7, #6]
 800cee2:	429a      	cmp	r2, r3
 800cee4:	d324      	bcc.n	800cf30 <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cee6:	68fb      	ldr	r3, [r7, #12]
 800cee8:	689b      	ldr	r3, [r3, #8]
 800ceea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ceee:	d107      	bne.n	800cf00 <UART_Start_Receive_IT+0xf4>
 800cef0:	68fb      	ldr	r3, [r7, #12]
 800cef2:	691b      	ldr	r3, [r3, #16]
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	d103      	bne.n	800cf00 <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	4a1f      	ldr	r2, [pc, #124]	; (800cf78 <UART_Start_Receive_IT+0x16c>)
 800cefc:	671a      	str	r2, [r3, #112]	; 0x70
 800cefe:	e002      	b.n	800cf06 <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800cf00:	68fb      	ldr	r3, [r7, #12]
 800cf02:	4a1e      	ldr	r2, [pc, #120]	; (800cf7c <UART_Start_Receive_IT+0x170>)
 800cf04:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	2200      	movs	r2, #0
 800cf0a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	681b      	ldr	r3, [r3, #0]
 800cf12:	681a      	ldr	r2, [r3, #0]
 800cf14:	68fb      	ldr	r3, [r7, #12]
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800cf1c:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	689a      	ldr	r2, [r3, #8]
 800cf24:	68fb      	ldr	r3, [r7, #12]
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800cf2c:	609a      	str	r2, [r3, #8]
 800cf2e:	e01b      	b.n	800cf68 <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cf30:	68fb      	ldr	r3, [r7, #12]
 800cf32:	689b      	ldr	r3, [r3, #8]
 800cf34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cf38:	d107      	bne.n	800cf4a <UART_Start_Receive_IT+0x13e>
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	691b      	ldr	r3, [r3, #16]
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d103      	bne.n	800cf4a <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	4a0e      	ldr	r2, [pc, #56]	; (800cf80 <UART_Start_Receive_IT+0x174>)
 800cf46:	671a      	str	r2, [r3, #112]	; 0x70
 800cf48:	e002      	b.n	800cf50 <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800cf4a:	68fb      	ldr	r3, [r7, #12]
 800cf4c:	4a0d      	ldr	r2, [pc, #52]	; (800cf84 <UART_Start_Receive_IT+0x178>)
 800cf4e:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800cf50:	68fb      	ldr	r3, [r7, #12]
 800cf52:	2200      	movs	r2, #0
 800cf54:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800cf58:	68fb      	ldr	r3, [r7, #12]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	681a      	ldr	r2, [r3, #0]
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800cf66:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800cf68:	2300      	movs	r3, #0
}
 800cf6a:	4618      	mov	r0, r3
 800cf6c:	3714      	adds	r7, #20
 800cf6e:	46bd      	mov	sp, r7
 800cf70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf74:	4770      	bx	lr
 800cf76:	bf00      	nop
 800cf78:	0800d401 	.word	0x0800d401
 800cf7c:	0800d1fd 	.word	0x0800d1fd
 800cf80:	0800d125 	.word	0x0800d125
 800cf84:	0800d04d 	.word	0x0800d04d

0800cf88 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800cf88:	b480      	push	{r7}
 800cf8a:	b083      	sub	sp, #12
 800cf8c:	af00      	add	r7, sp, #0
 800cf8e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	681a      	ldr	r2, [r3, #0]
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800cf9e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	681b      	ldr	r3, [r3, #0]
 800cfa4:	689b      	ldr	r3, [r3, #8]
 800cfa6:	687a      	ldr	r2, [r7, #4]
 800cfa8:	6812      	ldr	r2, [r2, #0]
 800cfaa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800cfae:	f023 0301 	bic.w	r3, r3, #1
 800cfb2:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cfb8:	2b01      	cmp	r3, #1
 800cfba:	d107      	bne.n	800cfcc <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	681a      	ldr	r2, [r3, #0]
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	f022 0210 	bic.w	r2, r2, #16
 800cfca:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	2220      	movs	r2, #32
 800cfd0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	2200      	movs	r2, #0
 800cfd8:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	2200      	movs	r2, #0
 800cfde:	671a      	str	r2, [r3, #112]	; 0x70
}
 800cfe0:	bf00      	nop
 800cfe2:	370c      	adds	r7, #12
 800cfe4:	46bd      	mov	sp, r7
 800cfe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfea:	4770      	bx	lr

0800cfec <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800cfec:	b580      	push	{r7, lr}
 800cfee:	b084      	sub	sp, #16
 800cff0:	af00      	add	r7, sp, #0
 800cff2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cff8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800cffa:	68fb      	ldr	r3, [r7, #12]
 800cffc:	2200      	movs	r2, #0
 800cffe:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800d002:	68fb      	ldr	r3, [r7, #12]
 800d004:	2200      	movs	r2, #0
 800d006:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d00a:	68f8      	ldr	r0, [r7, #12]
 800d00c:	f7ff fab0 	bl	800c570 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d010:	bf00      	nop
 800d012:	3710      	adds	r7, #16
 800d014:	46bd      	mov	sp, r7
 800d016:	bd80      	pop	{r7, pc}

0800d018 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d018:	b580      	push	{r7, lr}
 800d01a:	b082      	sub	sp, #8
 800d01c:	af00      	add	r7, sp, #0
 800d01e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	681b      	ldr	r3, [r3, #0]
 800d024:	681a      	ldr	r2, [r3, #0]
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d02e:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	2220      	movs	r2, #32
 800d034:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	2200      	movs	r2, #0
 800d03c:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d03e:	6878      	ldr	r0, [r7, #4]
 800d040:	f7ff fa8c 	bl	800c55c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d044:	bf00      	nop
 800d046:	3708      	adds	r7, #8
 800d048:	46bd      	mov	sp, r7
 800d04a:	bd80      	pop	{r7, pc}

0800d04c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800d04c:	b580      	push	{r7, lr}
 800d04e:	b084      	sub	sp, #16
 800d050:	af00      	add	r7, sp, #0
 800d052:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d05a:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d062:	2b22      	cmp	r3, #34	; 0x22
 800d064:	d152      	bne.n	800d10c <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	681b      	ldr	r3, [r3, #0]
 800d06a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d06c:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800d06e:	89bb      	ldrh	r3, [r7, #12]
 800d070:	b2d9      	uxtb	r1, r3
 800d072:	89fb      	ldrh	r3, [r7, #14]
 800d074:	b2da      	uxtb	r2, r3
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d07a:	400a      	ands	r2, r1
 800d07c:	b2d2      	uxtb	r2, r2
 800d07e:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d084:	1c5a      	adds	r2, r3, #1
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d090:	b29b      	uxth	r3, r3
 800d092:	3b01      	subs	r3, #1
 800d094:	b29a      	uxth	r2, r3
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d0a2:	b29b      	uxth	r3, r3
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d139      	bne.n	800d11c <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	681a      	ldr	r2, [r3, #0]
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800d0b6:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	689a      	ldr	r2, [r3, #8]
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	681b      	ldr	r3, [r3, #0]
 800d0c2:	f022 0201 	bic.w	r2, r2, #1
 800d0c6:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	2220      	movs	r2, #32
 800d0cc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	2200      	movs	r2, #0
 800d0d4:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d0da:	2b01      	cmp	r3, #1
 800d0dc:	d10f      	bne.n	800d0fe <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	681a      	ldr	r2, [r3, #0]
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	f022 0210 	bic.w	r2, r2, #16
 800d0ec:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d0f4:	4619      	mov	r1, r3
 800d0f6:	6878      	ldr	r0, [r7, #4]
 800d0f8:	f7ff fa44 	bl	800c584 <HAL_UARTEx_RxEventCallback>
 800d0fc:	e002      	b.n	800d104 <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800d0fe:	6878      	ldr	r0, [r7, #4]
 800d100:	f7f8 feaa 	bl	8005e58 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	2200      	movs	r2, #0
 800d108:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d10a:	e007      	b.n	800d11c <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	699a      	ldr	r2, [r3, #24]
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	f042 0208 	orr.w	r2, r2, #8
 800d11a:	619a      	str	r2, [r3, #24]
}
 800d11c:	bf00      	nop
 800d11e:	3710      	adds	r7, #16
 800d120:	46bd      	mov	sp, r7
 800d122:	bd80      	pop	{r7, pc}

0800d124 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800d124:	b580      	push	{r7, lr}
 800d126:	b084      	sub	sp, #16
 800d128:	af00      	add	r7, sp, #0
 800d12a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d132:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d13a:	2b22      	cmp	r3, #34	; 0x22
 800d13c:	d152      	bne.n	800d1e4 <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	681b      	ldr	r3, [r3, #0]
 800d142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d144:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d14a:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800d14c:	89ba      	ldrh	r2, [r7, #12]
 800d14e:	89fb      	ldrh	r3, [r7, #14]
 800d150:	4013      	ands	r3, r2
 800d152:	b29a      	uxth	r2, r3
 800d154:	68bb      	ldr	r3, [r7, #8]
 800d156:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d15c:	1c9a      	adds	r2, r3, #2
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d168:	b29b      	uxth	r3, r3
 800d16a:	3b01      	subs	r3, #1
 800d16c:	b29a      	uxth	r2, r3
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d17a:	b29b      	uxth	r3, r3
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d139      	bne.n	800d1f4 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	681a      	ldr	r2, [r3, #0]
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	681b      	ldr	r3, [r3, #0]
 800d18a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800d18e:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	681b      	ldr	r3, [r3, #0]
 800d194:	689a      	ldr	r2, [r3, #8]
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	f022 0201 	bic.w	r2, r2, #1
 800d19e:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	2220      	movs	r2, #32
 800d1a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	2200      	movs	r2, #0
 800d1ac:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d1b2:	2b01      	cmp	r3, #1
 800d1b4:	d10f      	bne.n	800d1d6 <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	681a      	ldr	r2, [r3, #0]
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	f022 0210 	bic.w	r2, r2, #16
 800d1c4:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d1cc:	4619      	mov	r1, r3
 800d1ce:	6878      	ldr	r0, [r7, #4]
 800d1d0:	f7ff f9d8 	bl	800c584 <HAL_UARTEx_RxEventCallback>
 800d1d4:	e002      	b.n	800d1dc <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800d1d6:	6878      	ldr	r0, [r7, #4]
 800d1d8:	f7f8 fe3e 	bl	8005e58 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	2200      	movs	r2, #0
 800d1e0:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d1e2:	e007      	b.n	800d1f4 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	699a      	ldr	r2, [r3, #24]
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	f042 0208 	orr.w	r2, r2, #8
 800d1f2:	619a      	str	r2, [r3, #24]
}
 800d1f4:	bf00      	nop
 800d1f6:	3710      	adds	r7, #16
 800d1f8:	46bd      	mov	sp, r7
 800d1fa:	bd80      	pop	{r7, pc}

0800d1fc <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800d1fc:	b580      	push	{r7, lr}
 800d1fe:	b088      	sub	sp, #32
 800d200:	af00      	add	r7, sp, #0
 800d202:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d20a:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	69db      	ldr	r3, [r3, #28]
 800d212:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	689b      	ldr	r3, [r3, #8]
 800d222:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d22a:	2b22      	cmp	r3, #34	; 0x22
 800d22c:	f040 80da 	bne.w	800d3e4 <UART_RxISR_8BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800d236:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d238:	e0aa      	b.n	800d390 <UART_RxISR_8BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d240:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800d242:	89bb      	ldrh	r3, [r7, #12]
 800d244:	b2d9      	uxtb	r1, r3
 800d246:	8b7b      	ldrh	r3, [r7, #26]
 800d248:	b2da      	uxtb	r2, r3
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d24e:	400a      	ands	r2, r1
 800d250:	b2d2      	uxtb	r2, r2
 800d252:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d258:	1c5a      	adds	r2, r3, #1
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d264:	b29b      	uxth	r3, r3
 800d266:	3b01      	subs	r3, #1
 800d268:	b29a      	uxth	r2, r3
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	69db      	ldr	r3, [r3, #28]
 800d276:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800d278:	69fb      	ldr	r3, [r7, #28]
 800d27a:	f003 0307 	and.w	r3, r3, #7
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d04d      	beq.n	800d31e <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d282:	69fb      	ldr	r3, [r7, #28]
 800d284:	f003 0301 	and.w	r3, r3, #1
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d010      	beq.n	800d2ae <UART_RxISR_8BIT_FIFOEN+0xb2>
 800d28c:	697b      	ldr	r3, [r7, #20]
 800d28e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d292:	2b00      	cmp	r3, #0
 800d294:	d00b      	beq.n	800d2ae <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	681b      	ldr	r3, [r3, #0]
 800d29a:	2201      	movs	r2, #1
 800d29c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d2a4:	f043 0201 	orr.w	r2, r3, #1
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d2ae:	69fb      	ldr	r3, [r7, #28]
 800d2b0:	f003 0302 	and.w	r3, r3, #2
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d010      	beq.n	800d2da <UART_RxISR_8BIT_FIFOEN+0xde>
 800d2b8:	693b      	ldr	r3, [r7, #16]
 800d2ba:	f003 0301 	and.w	r3, r3, #1
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d00b      	beq.n	800d2da <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	2202      	movs	r2, #2
 800d2c8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d2d0:	f043 0204 	orr.w	r2, r3, #4
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d2da:	69fb      	ldr	r3, [r7, #28]
 800d2dc:	f003 0304 	and.w	r3, r3, #4
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d010      	beq.n	800d306 <UART_RxISR_8BIT_FIFOEN+0x10a>
 800d2e4:	693b      	ldr	r3, [r7, #16]
 800d2e6:	f003 0301 	and.w	r3, r3, #1
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	d00b      	beq.n	800d306 <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	2204      	movs	r2, #4
 800d2f4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d2fc:	f043 0202 	orr.w	r2, r3, #2
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	d006      	beq.n	800d31e <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d310:	6878      	ldr	r0, [r7, #4]
 800d312:	f7ff f92d 	bl	800c570 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	2200      	movs	r2, #0
 800d31a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d324:	b29b      	uxth	r3, r3
 800d326:	2b00      	cmp	r3, #0
 800d328:	d132      	bne.n	800d390 <UART_RxISR_8BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	681a      	ldr	r2, [r3, #0]
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	681b      	ldr	r3, [r3, #0]
 800d334:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d338:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	689b      	ldr	r3, [r3, #8]
 800d340:	687a      	ldr	r2, [r7, #4]
 800d342:	6812      	ldr	r2, [r2, #0]
 800d344:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d348:	f023 0301 	bic.w	r3, r3, #1
 800d34c:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	2220      	movs	r2, #32
 800d352:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	2200      	movs	r2, #0
 800d35a:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d360:	2b01      	cmp	r3, #1
 800d362:	d10f      	bne.n	800d384 <UART_RxISR_8BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	681a      	ldr	r2, [r3, #0]
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	f022 0210 	bic.w	r2, r2, #16
 800d372:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d37a:	4619      	mov	r1, r3
 800d37c:	6878      	ldr	r0, [r7, #4]
 800d37e:	f7ff f901 	bl	800c584 <HAL_UARTEx_RxEventCallback>
 800d382:	e002      	b.n	800d38a <UART_RxISR_8BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800d384:	6878      	ldr	r0, [r7, #4]
 800d386:	f7f8 fd67 	bl	8005e58 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	2200      	movs	r2, #0
 800d38e:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d390:	89fb      	ldrh	r3, [r7, #14]
 800d392:	2b00      	cmp	r3, #0
 800d394:	d005      	beq.n	800d3a2 <UART_RxISR_8BIT_FIFOEN+0x1a6>
 800d396:	69fb      	ldr	r3, [r7, #28]
 800d398:	f003 0320 	and.w	r3, r3, #32
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	f47f af4c 	bne.w	800d23a <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d3a8:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800d3aa:	897b      	ldrh	r3, [r7, #10]
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d021      	beq.n	800d3f4 <UART_RxISR_8BIT_FIFOEN+0x1f8>
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800d3b6:	897a      	ldrh	r2, [r7, #10]
 800d3b8:	429a      	cmp	r2, r3
 800d3ba:	d21b      	bcs.n	800d3f4 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	689a      	ldr	r2, [r3, #8]
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	681b      	ldr	r3, [r3, #0]
 800d3c6:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800d3ca:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	4a0b      	ldr	r2, [pc, #44]	; (800d3fc <UART_RxISR_8BIT_FIFOEN+0x200>)
 800d3d0:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	681a      	ldr	r2, [r3, #0]
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	f042 0220 	orr.w	r2, r2, #32
 800d3e0:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d3e2:	e007      	b.n	800d3f4 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	699a      	ldr	r2, [r3, #24]
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	f042 0208 	orr.w	r2, r2, #8
 800d3f2:	619a      	str	r2, [r3, #24]
}
 800d3f4:	bf00      	nop
 800d3f6:	3720      	adds	r7, #32
 800d3f8:	46bd      	mov	sp, r7
 800d3fa:	bd80      	pop	{r7, pc}
 800d3fc:	0800d04d 	.word	0x0800d04d

0800d400 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800d400:	b580      	push	{r7, lr}
 800d402:	b08a      	sub	sp, #40	; 0x28
 800d404:	af00      	add	r7, sp, #0
 800d406:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d40e:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	69db      	ldr	r3, [r3, #28]
 800d416:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	689b      	ldr	r3, [r3, #8]
 800d426:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d42e:	2b22      	cmp	r3, #34	; 0x22
 800d430:	f040 80da 	bne.w	800d5e8 <UART_RxISR_16BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800d43a:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d43c:	e0aa      	b.n	800d594 <UART_RxISR_16BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d444:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d44a:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 800d44c:	8aba      	ldrh	r2, [r7, #20]
 800d44e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d450:	4013      	ands	r3, r2
 800d452:	b29a      	uxth	r2, r3
 800d454:	693b      	ldr	r3, [r7, #16]
 800d456:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d45c:	1c9a      	adds	r2, r3, #2
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d468:	b29b      	uxth	r3, r3
 800d46a:	3b01      	subs	r3, #1
 800d46c:	b29a      	uxth	r2, r3
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	69db      	ldr	r3, [r3, #28]
 800d47a:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800d47c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d47e:	f003 0307 	and.w	r3, r3, #7
 800d482:	2b00      	cmp	r3, #0
 800d484:	d04d      	beq.n	800d522 <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d488:	f003 0301 	and.w	r3, r3, #1
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	d010      	beq.n	800d4b2 <UART_RxISR_16BIT_FIFOEN+0xb2>
 800d490:	69fb      	ldr	r3, [r7, #28]
 800d492:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d496:	2b00      	cmp	r3, #0
 800d498:	d00b      	beq.n	800d4b2 <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	2201      	movs	r2, #1
 800d4a0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d4a8:	f043 0201 	orr.w	r2, r3, #1
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d4b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4b4:	f003 0302 	and.w	r3, r3, #2
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	d010      	beq.n	800d4de <UART_RxISR_16BIT_FIFOEN+0xde>
 800d4bc:	69bb      	ldr	r3, [r7, #24]
 800d4be:	f003 0301 	and.w	r3, r3, #1
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d00b      	beq.n	800d4de <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	2202      	movs	r2, #2
 800d4cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d4d4:	f043 0204 	orr.w	r2, r3, #4
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d4de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4e0:	f003 0304 	and.w	r3, r3, #4
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	d010      	beq.n	800d50a <UART_RxISR_16BIT_FIFOEN+0x10a>
 800d4e8:	69bb      	ldr	r3, [r7, #24]
 800d4ea:	f003 0301 	and.w	r3, r3, #1
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d00b      	beq.n	800d50a <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	2204      	movs	r2, #4
 800d4f8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d500:	f043 0202 	orr.w	r2, r3, #2
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d510:	2b00      	cmp	r3, #0
 800d512:	d006      	beq.n	800d522 <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d514:	6878      	ldr	r0, [r7, #4]
 800d516:	f7ff f82b 	bl	800c570 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	2200      	movs	r2, #0
 800d51e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d528:	b29b      	uxth	r3, r3
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d132      	bne.n	800d594 <UART_RxISR_16BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	681a      	ldr	r2, [r3, #0]
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	681b      	ldr	r3, [r3, #0]
 800d538:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d53c:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	681b      	ldr	r3, [r3, #0]
 800d542:	689b      	ldr	r3, [r3, #8]
 800d544:	687a      	ldr	r2, [r7, #4]
 800d546:	6812      	ldr	r2, [r2, #0]
 800d548:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d54c:	f023 0301 	bic.w	r3, r3, #1
 800d550:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	2220      	movs	r2, #32
 800d556:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	2200      	movs	r2, #0
 800d55e:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d564:	2b01      	cmp	r3, #1
 800d566:	d10f      	bne.n	800d588 <UART_RxISR_16BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	681a      	ldr	r2, [r3, #0]
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	f022 0210 	bic.w	r2, r2, #16
 800d576:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d57e:	4619      	mov	r1, r3
 800d580:	6878      	ldr	r0, [r7, #4]
 800d582:	f7fe ffff 	bl	800c584 <HAL_UARTEx_RxEventCallback>
 800d586:	e002      	b.n	800d58e <UART_RxISR_16BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800d588:	6878      	ldr	r0, [r7, #4]
 800d58a:	f7f8 fc65 	bl	8005e58 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	2200      	movs	r2, #0
 800d592:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d594:	8afb      	ldrh	r3, [r7, #22]
 800d596:	2b00      	cmp	r3, #0
 800d598:	d005      	beq.n	800d5a6 <UART_RxISR_16BIT_FIFOEN+0x1a6>
 800d59a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d59c:	f003 0320 	and.w	r3, r3, #32
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	f47f af4c 	bne.w	800d43e <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d5ac:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800d5ae:	89fb      	ldrh	r3, [r7, #14]
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	d021      	beq.n	800d5f8 <UART_RxISR_16BIT_FIFOEN+0x1f8>
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800d5ba:	89fa      	ldrh	r2, [r7, #14]
 800d5bc:	429a      	cmp	r2, r3
 800d5be:	d21b      	bcs.n	800d5f8 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	689a      	ldr	r2, [r3, #8]
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800d5ce:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	4a0b      	ldr	r2, [pc, #44]	; (800d600 <UART_RxISR_16BIT_FIFOEN+0x200>)
 800d5d4:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	681a      	ldr	r2, [r3, #0]
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	681b      	ldr	r3, [r3, #0]
 800d5e0:	f042 0220 	orr.w	r2, r2, #32
 800d5e4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d5e6:	e007      	b.n	800d5f8 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	681b      	ldr	r3, [r3, #0]
 800d5ec:	699a      	ldr	r2, [r3, #24]
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	681b      	ldr	r3, [r3, #0]
 800d5f2:	f042 0208 	orr.w	r2, r2, #8
 800d5f6:	619a      	str	r2, [r3, #24]
}
 800d5f8:	bf00      	nop
 800d5fa:	3728      	adds	r7, #40	; 0x28
 800d5fc:	46bd      	mov	sp, r7
 800d5fe:	bd80      	pop	{r7, pc}
 800d600:	0800d125 	.word	0x0800d125

0800d604 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d604:	b480      	push	{r7}
 800d606:	b083      	sub	sp, #12
 800d608:	af00      	add	r7, sp, #0
 800d60a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d60c:	bf00      	nop
 800d60e:	370c      	adds	r7, #12
 800d610:	46bd      	mov	sp, r7
 800d612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d616:	4770      	bx	lr

0800d618 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800d618:	b480      	push	{r7}
 800d61a:	b083      	sub	sp, #12
 800d61c:	af00      	add	r7, sp, #0
 800d61e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800d620:	bf00      	nop
 800d622:	370c      	adds	r7, #12
 800d624:	46bd      	mov	sp, r7
 800d626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d62a:	4770      	bx	lr

0800d62c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800d62c:	b480      	push	{r7}
 800d62e:	b083      	sub	sp, #12
 800d630:	af00      	add	r7, sp, #0
 800d632:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800d634:	bf00      	nop
 800d636:	370c      	adds	r7, #12
 800d638:	46bd      	mov	sp, r7
 800d63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d63e:	4770      	bx	lr

0800d640 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d640:	b480      	push	{r7}
 800d642:	b085      	sub	sp, #20
 800d644:	af00      	add	r7, sp, #0
 800d646:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d64e:	2b01      	cmp	r3, #1
 800d650:	d101      	bne.n	800d656 <HAL_UARTEx_DisableFifoMode+0x16>
 800d652:	2302      	movs	r3, #2
 800d654:	e027      	b.n	800d6a6 <HAL_UARTEx_DisableFifoMode+0x66>
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	2201      	movs	r2, #1
 800d65a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	2224      	movs	r2, #36	; 0x24
 800d662:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	681b      	ldr	r3, [r3, #0]
 800d66a:	681b      	ldr	r3, [r3, #0]
 800d66c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	681b      	ldr	r3, [r3, #0]
 800d672:	681a      	ldr	r2, [r3, #0]
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	f022 0201 	bic.w	r2, r2, #1
 800d67c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d67e:	68fb      	ldr	r3, [r7, #12]
 800d680:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800d684:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	2200      	movs	r2, #0
 800d68a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	68fa      	ldr	r2, [r7, #12]
 800d692:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	2220      	movs	r2, #32
 800d698:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	2200      	movs	r2, #0
 800d6a0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800d6a4:	2300      	movs	r3, #0
}
 800d6a6:	4618      	mov	r0, r3
 800d6a8:	3714      	adds	r7, #20
 800d6aa:	46bd      	mov	sp, r7
 800d6ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6b0:	4770      	bx	lr

0800d6b2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d6b2:	b580      	push	{r7, lr}
 800d6b4:	b084      	sub	sp, #16
 800d6b6:	af00      	add	r7, sp, #0
 800d6b8:	6078      	str	r0, [r7, #4]
 800d6ba:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d6c2:	2b01      	cmp	r3, #1
 800d6c4:	d101      	bne.n	800d6ca <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d6c6:	2302      	movs	r3, #2
 800d6c8:	e02d      	b.n	800d726 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	2201      	movs	r2, #1
 800d6ce:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	2224      	movs	r2, #36	; 0x24
 800d6d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	681a      	ldr	r2, [r3, #0]
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	681b      	ldr	r3, [r3, #0]
 800d6ec:	f022 0201 	bic.w	r2, r2, #1
 800d6f0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	689b      	ldr	r3, [r3, #8]
 800d6f8:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	683a      	ldr	r2, [r7, #0]
 800d702:	430a      	orrs	r2, r1
 800d704:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d706:	6878      	ldr	r0, [r7, #4]
 800d708:	f000 f850 	bl	800d7ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	68fa      	ldr	r2, [r7, #12]
 800d712:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	2220      	movs	r2, #32
 800d718:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	2200      	movs	r2, #0
 800d720:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800d724:	2300      	movs	r3, #0
}
 800d726:	4618      	mov	r0, r3
 800d728:	3710      	adds	r7, #16
 800d72a:	46bd      	mov	sp, r7
 800d72c:	bd80      	pop	{r7, pc}

0800d72e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d72e:	b580      	push	{r7, lr}
 800d730:	b084      	sub	sp, #16
 800d732:	af00      	add	r7, sp, #0
 800d734:	6078      	str	r0, [r7, #4]
 800d736:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d73e:	2b01      	cmp	r3, #1
 800d740:	d101      	bne.n	800d746 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800d742:	2302      	movs	r3, #2
 800d744:	e02d      	b.n	800d7a2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	2201      	movs	r2, #1
 800d74a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	2224      	movs	r2, #36	; 0x24
 800d752:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	681b      	ldr	r3, [r3, #0]
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	681a      	ldr	r2, [r3, #0]
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	f022 0201 	bic.w	r2, r2, #1
 800d76c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	689b      	ldr	r3, [r3, #8]
 800d774:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	683a      	ldr	r2, [r7, #0]
 800d77e:	430a      	orrs	r2, r1
 800d780:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d782:	6878      	ldr	r0, [r7, #4]
 800d784:	f000 f812 	bl	800d7ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	681b      	ldr	r3, [r3, #0]
 800d78c:	68fa      	ldr	r2, [r7, #12]
 800d78e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	2220      	movs	r2, #32
 800d794:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	2200      	movs	r2, #0
 800d79c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800d7a0:	2300      	movs	r3, #0
}
 800d7a2:	4618      	mov	r0, r3
 800d7a4:	3710      	adds	r7, #16
 800d7a6:	46bd      	mov	sp, r7
 800d7a8:	bd80      	pop	{r7, pc}
	...

0800d7ac <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800d7ac:	b480      	push	{r7}
 800d7ae:	b085      	sub	sp, #20
 800d7b0:	af00      	add	r7, sp, #0
 800d7b2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	d108      	bne.n	800d7ce <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	2201      	movs	r2, #1
 800d7c0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	2201      	movs	r2, #1
 800d7c8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800d7cc:	e031      	b.n	800d832 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800d7ce:	2308      	movs	r3, #8
 800d7d0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800d7d2:	2308      	movs	r3, #8
 800d7d4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	689b      	ldr	r3, [r3, #8]
 800d7dc:	0e5b      	lsrs	r3, r3, #25
 800d7de:	b2db      	uxtb	r3, r3
 800d7e0:	f003 0307 	and.w	r3, r3, #7
 800d7e4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	681b      	ldr	r3, [r3, #0]
 800d7ea:	689b      	ldr	r3, [r3, #8]
 800d7ec:	0f5b      	lsrs	r3, r3, #29
 800d7ee:	b2db      	uxtb	r3, r3
 800d7f0:	f003 0307 	and.w	r3, r3, #7
 800d7f4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d7f6:	7bbb      	ldrb	r3, [r7, #14]
 800d7f8:	7b3a      	ldrb	r2, [r7, #12]
 800d7fa:	4911      	ldr	r1, [pc, #68]	; (800d840 <UARTEx_SetNbDataToProcess+0x94>)
 800d7fc:	5c8a      	ldrb	r2, [r1, r2]
 800d7fe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800d802:	7b3a      	ldrb	r2, [r7, #12]
 800d804:	490f      	ldr	r1, [pc, #60]	; (800d844 <UARTEx_SetNbDataToProcess+0x98>)
 800d806:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d808:	fb93 f3f2 	sdiv	r3, r3, r2
 800d80c:	b29a      	uxth	r2, r3
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d814:	7bfb      	ldrb	r3, [r7, #15]
 800d816:	7b7a      	ldrb	r2, [r7, #13]
 800d818:	4909      	ldr	r1, [pc, #36]	; (800d840 <UARTEx_SetNbDataToProcess+0x94>)
 800d81a:	5c8a      	ldrb	r2, [r1, r2]
 800d81c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800d820:	7b7a      	ldrb	r2, [r7, #13]
 800d822:	4908      	ldr	r1, [pc, #32]	; (800d844 <UARTEx_SetNbDataToProcess+0x98>)
 800d824:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d826:	fb93 f3f2 	sdiv	r3, r3, r2
 800d82a:	b29a      	uxth	r2, r3
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800d832:	bf00      	nop
 800d834:	3714      	adds	r7, #20
 800d836:	46bd      	mov	sp, r7
 800d838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d83c:	4770      	bx	lr
 800d83e:	bf00      	nop
 800d840:	08013288 	.word	0x08013288
 800d844:	08013290 	.word	0x08013290

0800d848 <atof>:
 800d848:	2100      	movs	r1, #0
 800d84a:	f001 bb63 	b.w	800ef14 <strtod>

0800d84e <atoi>:
 800d84e:	220a      	movs	r2, #10
 800d850:	2100      	movs	r1, #0
 800d852:	f001 bbef 	b.w	800f034 <strtol>
	...

0800d858 <__errno>:
 800d858:	4b01      	ldr	r3, [pc, #4]	; (800d860 <__errno+0x8>)
 800d85a:	6818      	ldr	r0, [r3, #0]
 800d85c:	4770      	bx	lr
 800d85e:	bf00      	nop
 800d860:	2000002c 	.word	0x2000002c

0800d864 <__libc_init_array>:
 800d864:	b570      	push	{r4, r5, r6, lr}
 800d866:	4d0d      	ldr	r5, [pc, #52]	; (800d89c <__libc_init_array+0x38>)
 800d868:	4c0d      	ldr	r4, [pc, #52]	; (800d8a0 <__libc_init_array+0x3c>)
 800d86a:	1b64      	subs	r4, r4, r5
 800d86c:	10a4      	asrs	r4, r4, #2
 800d86e:	2600      	movs	r6, #0
 800d870:	42a6      	cmp	r6, r4
 800d872:	d109      	bne.n	800d888 <__libc_init_array+0x24>
 800d874:	4d0b      	ldr	r5, [pc, #44]	; (800d8a4 <__libc_init_array+0x40>)
 800d876:	4c0c      	ldr	r4, [pc, #48]	; (800d8a8 <__libc_init_array+0x44>)
 800d878:	f004 fc48 	bl	801210c <_init>
 800d87c:	1b64      	subs	r4, r4, r5
 800d87e:	10a4      	asrs	r4, r4, #2
 800d880:	2600      	movs	r6, #0
 800d882:	42a6      	cmp	r6, r4
 800d884:	d105      	bne.n	800d892 <__libc_init_array+0x2e>
 800d886:	bd70      	pop	{r4, r5, r6, pc}
 800d888:	f855 3b04 	ldr.w	r3, [r5], #4
 800d88c:	4798      	blx	r3
 800d88e:	3601      	adds	r6, #1
 800d890:	e7ee      	b.n	800d870 <__libc_init_array+0xc>
 800d892:	f855 3b04 	ldr.w	r3, [r5], #4
 800d896:	4798      	blx	r3
 800d898:	3601      	adds	r6, #1
 800d89a:	e7f2      	b.n	800d882 <__libc_init_array+0x1e>
 800d89c:	08013788 	.word	0x08013788
 800d8a0:	08013788 	.word	0x08013788
 800d8a4:	08013788 	.word	0x08013788
 800d8a8:	0801378c 	.word	0x0801378c

0800d8ac <memcpy>:
 800d8ac:	440a      	add	r2, r1
 800d8ae:	4291      	cmp	r1, r2
 800d8b0:	f100 33ff 	add.w	r3, r0, #4294967295
 800d8b4:	d100      	bne.n	800d8b8 <memcpy+0xc>
 800d8b6:	4770      	bx	lr
 800d8b8:	b510      	push	{r4, lr}
 800d8ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d8be:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d8c2:	4291      	cmp	r1, r2
 800d8c4:	d1f9      	bne.n	800d8ba <memcpy+0xe>
 800d8c6:	bd10      	pop	{r4, pc}

0800d8c8 <memset>:
 800d8c8:	4402      	add	r2, r0
 800d8ca:	4603      	mov	r3, r0
 800d8cc:	4293      	cmp	r3, r2
 800d8ce:	d100      	bne.n	800d8d2 <memset+0xa>
 800d8d0:	4770      	bx	lr
 800d8d2:	f803 1b01 	strb.w	r1, [r3], #1
 800d8d6:	e7f9      	b.n	800d8cc <memset+0x4>

0800d8d8 <__cvt>:
 800d8d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d8dc:	ec55 4b10 	vmov	r4, r5, d0
 800d8e0:	2d00      	cmp	r5, #0
 800d8e2:	460e      	mov	r6, r1
 800d8e4:	4619      	mov	r1, r3
 800d8e6:	462b      	mov	r3, r5
 800d8e8:	bfbb      	ittet	lt
 800d8ea:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800d8ee:	461d      	movlt	r5, r3
 800d8f0:	2300      	movge	r3, #0
 800d8f2:	232d      	movlt	r3, #45	; 0x2d
 800d8f4:	700b      	strb	r3, [r1, #0]
 800d8f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d8f8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800d8fc:	4691      	mov	r9, r2
 800d8fe:	f023 0820 	bic.w	r8, r3, #32
 800d902:	bfbc      	itt	lt
 800d904:	4622      	movlt	r2, r4
 800d906:	4614      	movlt	r4, r2
 800d908:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d90c:	d005      	beq.n	800d91a <__cvt+0x42>
 800d90e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800d912:	d100      	bne.n	800d916 <__cvt+0x3e>
 800d914:	3601      	adds	r6, #1
 800d916:	2102      	movs	r1, #2
 800d918:	e000      	b.n	800d91c <__cvt+0x44>
 800d91a:	2103      	movs	r1, #3
 800d91c:	ab03      	add	r3, sp, #12
 800d91e:	9301      	str	r3, [sp, #4]
 800d920:	ab02      	add	r3, sp, #8
 800d922:	9300      	str	r3, [sp, #0]
 800d924:	ec45 4b10 	vmov	d0, r4, r5
 800d928:	4653      	mov	r3, sl
 800d92a:	4632      	mov	r2, r6
 800d92c:	f001 fcd8 	bl	800f2e0 <_dtoa_r>
 800d930:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800d934:	4607      	mov	r7, r0
 800d936:	d102      	bne.n	800d93e <__cvt+0x66>
 800d938:	f019 0f01 	tst.w	r9, #1
 800d93c:	d022      	beq.n	800d984 <__cvt+0xac>
 800d93e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d942:	eb07 0906 	add.w	r9, r7, r6
 800d946:	d110      	bne.n	800d96a <__cvt+0x92>
 800d948:	783b      	ldrb	r3, [r7, #0]
 800d94a:	2b30      	cmp	r3, #48	; 0x30
 800d94c:	d10a      	bne.n	800d964 <__cvt+0x8c>
 800d94e:	2200      	movs	r2, #0
 800d950:	2300      	movs	r3, #0
 800d952:	4620      	mov	r0, r4
 800d954:	4629      	mov	r1, r5
 800d956:	f7f3 f8df 	bl	8000b18 <__aeabi_dcmpeq>
 800d95a:	b918      	cbnz	r0, 800d964 <__cvt+0x8c>
 800d95c:	f1c6 0601 	rsb	r6, r6, #1
 800d960:	f8ca 6000 	str.w	r6, [sl]
 800d964:	f8da 3000 	ldr.w	r3, [sl]
 800d968:	4499      	add	r9, r3
 800d96a:	2200      	movs	r2, #0
 800d96c:	2300      	movs	r3, #0
 800d96e:	4620      	mov	r0, r4
 800d970:	4629      	mov	r1, r5
 800d972:	f7f3 f8d1 	bl	8000b18 <__aeabi_dcmpeq>
 800d976:	b108      	cbz	r0, 800d97c <__cvt+0xa4>
 800d978:	f8cd 900c 	str.w	r9, [sp, #12]
 800d97c:	2230      	movs	r2, #48	; 0x30
 800d97e:	9b03      	ldr	r3, [sp, #12]
 800d980:	454b      	cmp	r3, r9
 800d982:	d307      	bcc.n	800d994 <__cvt+0xbc>
 800d984:	9b03      	ldr	r3, [sp, #12]
 800d986:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d988:	1bdb      	subs	r3, r3, r7
 800d98a:	4638      	mov	r0, r7
 800d98c:	6013      	str	r3, [r2, #0]
 800d98e:	b004      	add	sp, #16
 800d990:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d994:	1c59      	adds	r1, r3, #1
 800d996:	9103      	str	r1, [sp, #12]
 800d998:	701a      	strb	r2, [r3, #0]
 800d99a:	e7f0      	b.n	800d97e <__cvt+0xa6>

0800d99c <__exponent>:
 800d99c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d99e:	4603      	mov	r3, r0
 800d9a0:	2900      	cmp	r1, #0
 800d9a2:	bfb8      	it	lt
 800d9a4:	4249      	neglt	r1, r1
 800d9a6:	f803 2b02 	strb.w	r2, [r3], #2
 800d9aa:	bfb4      	ite	lt
 800d9ac:	222d      	movlt	r2, #45	; 0x2d
 800d9ae:	222b      	movge	r2, #43	; 0x2b
 800d9b0:	2909      	cmp	r1, #9
 800d9b2:	7042      	strb	r2, [r0, #1]
 800d9b4:	dd2a      	ble.n	800da0c <__exponent+0x70>
 800d9b6:	f10d 0407 	add.w	r4, sp, #7
 800d9ba:	46a4      	mov	ip, r4
 800d9bc:	270a      	movs	r7, #10
 800d9be:	46a6      	mov	lr, r4
 800d9c0:	460a      	mov	r2, r1
 800d9c2:	fb91 f6f7 	sdiv	r6, r1, r7
 800d9c6:	fb07 1516 	mls	r5, r7, r6, r1
 800d9ca:	3530      	adds	r5, #48	; 0x30
 800d9cc:	2a63      	cmp	r2, #99	; 0x63
 800d9ce:	f104 34ff 	add.w	r4, r4, #4294967295
 800d9d2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800d9d6:	4631      	mov	r1, r6
 800d9d8:	dcf1      	bgt.n	800d9be <__exponent+0x22>
 800d9da:	3130      	adds	r1, #48	; 0x30
 800d9dc:	f1ae 0502 	sub.w	r5, lr, #2
 800d9e0:	f804 1c01 	strb.w	r1, [r4, #-1]
 800d9e4:	1c44      	adds	r4, r0, #1
 800d9e6:	4629      	mov	r1, r5
 800d9e8:	4561      	cmp	r1, ip
 800d9ea:	d30a      	bcc.n	800da02 <__exponent+0x66>
 800d9ec:	f10d 0209 	add.w	r2, sp, #9
 800d9f0:	eba2 020e 	sub.w	r2, r2, lr
 800d9f4:	4565      	cmp	r5, ip
 800d9f6:	bf88      	it	hi
 800d9f8:	2200      	movhi	r2, #0
 800d9fa:	4413      	add	r3, r2
 800d9fc:	1a18      	subs	r0, r3, r0
 800d9fe:	b003      	add	sp, #12
 800da00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da02:	f811 2b01 	ldrb.w	r2, [r1], #1
 800da06:	f804 2f01 	strb.w	r2, [r4, #1]!
 800da0a:	e7ed      	b.n	800d9e8 <__exponent+0x4c>
 800da0c:	2330      	movs	r3, #48	; 0x30
 800da0e:	3130      	adds	r1, #48	; 0x30
 800da10:	7083      	strb	r3, [r0, #2]
 800da12:	70c1      	strb	r1, [r0, #3]
 800da14:	1d03      	adds	r3, r0, #4
 800da16:	e7f1      	b.n	800d9fc <__exponent+0x60>

0800da18 <_printf_float>:
 800da18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da1c:	ed2d 8b02 	vpush	{d8}
 800da20:	b08d      	sub	sp, #52	; 0x34
 800da22:	460c      	mov	r4, r1
 800da24:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800da28:	4616      	mov	r6, r2
 800da2a:	461f      	mov	r7, r3
 800da2c:	4605      	mov	r5, r0
 800da2e:	f002 ff69 	bl	8010904 <_localeconv_r>
 800da32:	f8d0 a000 	ldr.w	sl, [r0]
 800da36:	4650      	mov	r0, sl
 800da38:	f7f2 fbf2 	bl	8000220 <strlen>
 800da3c:	2300      	movs	r3, #0
 800da3e:	930a      	str	r3, [sp, #40]	; 0x28
 800da40:	6823      	ldr	r3, [r4, #0]
 800da42:	9305      	str	r3, [sp, #20]
 800da44:	f8d8 3000 	ldr.w	r3, [r8]
 800da48:	f894 b018 	ldrb.w	fp, [r4, #24]
 800da4c:	3307      	adds	r3, #7
 800da4e:	f023 0307 	bic.w	r3, r3, #7
 800da52:	f103 0208 	add.w	r2, r3, #8
 800da56:	f8c8 2000 	str.w	r2, [r8]
 800da5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da5e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800da62:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800da66:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800da6a:	9307      	str	r3, [sp, #28]
 800da6c:	f8cd 8018 	str.w	r8, [sp, #24]
 800da70:	ee08 0a10 	vmov	s16, r0
 800da74:	4b9f      	ldr	r3, [pc, #636]	; (800dcf4 <_printf_float+0x2dc>)
 800da76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800da7a:	f04f 32ff 	mov.w	r2, #4294967295
 800da7e:	f7f3 f87d 	bl	8000b7c <__aeabi_dcmpun>
 800da82:	bb88      	cbnz	r0, 800dae8 <_printf_float+0xd0>
 800da84:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800da88:	4b9a      	ldr	r3, [pc, #616]	; (800dcf4 <_printf_float+0x2dc>)
 800da8a:	f04f 32ff 	mov.w	r2, #4294967295
 800da8e:	f7f3 f857 	bl	8000b40 <__aeabi_dcmple>
 800da92:	bb48      	cbnz	r0, 800dae8 <_printf_float+0xd0>
 800da94:	2200      	movs	r2, #0
 800da96:	2300      	movs	r3, #0
 800da98:	4640      	mov	r0, r8
 800da9a:	4649      	mov	r1, r9
 800da9c:	f7f3 f846 	bl	8000b2c <__aeabi_dcmplt>
 800daa0:	b110      	cbz	r0, 800daa8 <_printf_float+0x90>
 800daa2:	232d      	movs	r3, #45	; 0x2d
 800daa4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800daa8:	4b93      	ldr	r3, [pc, #588]	; (800dcf8 <_printf_float+0x2e0>)
 800daaa:	4894      	ldr	r0, [pc, #592]	; (800dcfc <_printf_float+0x2e4>)
 800daac:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800dab0:	bf94      	ite	ls
 800dab2:	4698      	movls	r8, r3
 800dab4:	4680      	movhi	r8, r0
 800dab6:	2303      	movs	r3, #3
 800dab8:	6123      	str	r3, [r4, #16]
 800daba:	9b05      	ldr	r3, [sp, #20]
 800dabc:	f023 0204 	bic.w	r2, r3, #4
 800dac0:	6022      	str	r2, [r4, #0]
 800dac2:	f04f 0900 	mov.w	r9, #0
 800dac6:	9700      	str	r7, [sp, #0]
 800dac8:	4633      	mov	r3, r6
 800daca:	aa0b      	add	r2, sp, #44	; 0x2c
 800dacc:	4621      	mov	r1, r4
 800dace:	4628      	mov	r0, r5
 800dad0:	f000 f9d8 	bl	800de84 <_printf_common>
 800dad4:	3001      	adds	r0, #1
 800dad6:	f040 8090 	bne.w	800dbfa <_printf_float+0x1e2>
 800dada:	f04f 30ff 	mov.w	r0, #4294967295
 800dade:	b00d      	add	sp, #52	; 0x34
 800dae0:	ecbd 8b02 	vpop	{d8}
 800dae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dae8:	4642      	mov	r2, r8
 800daea:	464b      	mov	r3, r9
 800daec:	4640      	mov	r0, r8
 800daee:	4649      	mov	r1, r9
 800daf0:	f7f3 f844 	bl	8000b7c <__aeabi_dcmpun>
 800daf4:	b140      	cbz	r0, 800db08 <_printf_float+0xf0>
 800daf6:	464b      	mov	r3, r9
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	bfbc      	itt	lt
 800dafc:	232d      	movlt	r3, #45	; 0x2d
 800dafe:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800db02:	487f      	ldr	r0, [pc, #508]	; (800dd00 <_printf_float+0x2e8>)
 800db04:	4b7f      	ldr	r3, [pc, #508]	; (800dd04 <_printf_float+0x2ec>)
 800db06:	e7d1      	b.n	800daac <_printf_float+0x94>
 800db08:	6863      	ldr	r3, [r4, #4]
 800db0a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800db0e:	9206      	str	r2, [sp, #24]
 800db10:	1c5a      	adds	r2, r3, #1
 800db12:	d13f      	bne.n	800db94 <_printf_float+0x17c>
 800db14:	2306      	movs	r3, #6
 800db16:	6063      	str	r3, [r4, #4]
 800db18:	9b05      	ldr	r3, [sp, #20]
 800db1a:	6861      	ldr	r1, [r4, #4]
 800db1c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800db20:	2300      	movs	r3, #0
 800db22:	9303      	str	r3, [sp, #12]
 800db24:	ab0a      	add	r3, sp, #40	; 0x28
 800db26:	e9cd b301 	strd	fp, r3, [sp, #4]
 800db2a:	ab09      	add	r3, sp, #36	; 0x24
 800db2c:	ec49 8b10 	vmov	d0, r8, r9
 800db30:	9300      	str	r3, [sp, #0]
 800db32:	6022      	str	r2, [r4, #0]
 800db34:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800db38:	4628      	mov	r0, r5
 800db3a:	f7ff fecd 	bl	800d8d8 <__cvt>
 800db3e:	9b06      	ldr	r3, [sp, #24]
 800db40:	9909      	ldr	r1, [sp, #36]	; 0x24
 800db42:	2b47      	cmp	r3, #71	; 0x47
 800db44:	4680      	mov	r8, r0
 800db46:	d108      	bne.n	800db5a <_printf_float+0x142>
 800db48:	1cc8      	adds	r0, r1, #3
 800db4a:	db02      	blt.n	800db52 <_printf_float+0x13a>
 800db4c:	6863      	ldr	r3, [r4, #4]
 800db4e:	4299      	cmp	r1, r3
 800db50:	dd41      	ble.n	800dbd6 <_printf_float+0x1be>
 800db52:	f1ab 0b02 	sub.w	fp, fp, #2
 800db56:	fa5f fb8b 	uxtb.w	fp, fp
 800db5a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800db5e:	d820      	bhi.n	800dba2 <_printf_float+0x18a>
 800db60:	3901      	subs	r1, #1
 800db62:	465a      	mov	r2, fp
 800db64:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800db68:	9109      	str	r1, [sp, #36]	; 0x24
 800db6a:	f7ff ff17 	bl	800d99c <__exponent>
 800db6e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800db70:	1813      	adds	r3, r2, r0
 800db72:	2a01      	cmp	r2, #1
 800db74:	4681      	mov	r9, r0
 800db76:	6123      	str	r3, [r4, #16]
 800db78:	dc02      	bgt.n	800db80 <_printf_float+0x168>
 800db7a:	6822      	ldr	r2, [r4, #0]
 800db7c:	07d2      	lsls	r2, r2, #31
 800db7e:	d501      	bpl.n	800db84 <_printf_float+0x16c>
 800db80:	3301      	adds	r3, #1
 800db82:	6123      	str	r3, [r4, #16]
 800db84:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d09c      	beq.n	800dac6 <_printf_float+0xae>
 800db8c:	232d      	movs	r3, #45	; 0x2d
 800db8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800db92:	e798      	b.n	800dac6 <_printf_float+0xae>
 800db94:	9a06      	ldr	r2, [sp, #24]
 800db96:	2a47      	cmp	r2, #71	; 0x47
 800db98:	d1be      	bne.n	800db18 <_printf_float+0x100>
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d1bc      	bne.n	800db18 <_printf_float+0x100>
 800db9e:	2301      	movs	r3, #1
 800dba0:	e7b9      	b.n	800db16 <_printf_float+0xfe>
 800dba2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800dba6:	d118      	bne.n	800dbda <_printf_float+0x1c2>
 800dba8:	2900      	cmp	r1, #0
 800dbaa:	6863      	ldr	r3, [r4, #4]
 800dbac:	dd0b      	ble.n	800dbc6 <_printf_float+0x1ae>
 800dbae:	6121      	str	r1, [r4, #16]
 800dbb0:	b913      	cbnz	r3, 800dbb8 <_printf_float+0x1a0>
 800dbb2:	6822      	ldr	r2, [r4, #0]
 800dbb4:	07d0      	lsls	r0, r2, #31
 800dbb6:	d502      	bpl.n	800dbbe <_printf_float+0x1a6>
 800dbb8:	3301      	adds	r3, #1
 800dbba:	440b      	add	r3, r1
 800dbbc:	6123      	str	r3, [r4, #16]
 800dbbe:	65a1      	str	r1, [r4, #88]	; 0x58
 800dbc0:	f04f 0900 	mov.w	r9, #0
 800dbc4:	e7de      	b.n	800db84 <_printf_float+0x16c>
 800dbc6:	b913      	cbnz	r3, 800dbce <_printf_float+0x1b6>
 800dbc8:	6822      	ldr	r2, [r4, #0]
 800dbca:	07d2      	lsls	r2, r2, #31
 800dbcc:	d501      	bpl.n	800dbd2 <_printf_float+0x1ba>
 800dbce:	3302      	adds	r3, #2
 800dbd0:	e7f4      	b.n	800dbbc <_printf_float+0x1a4>
 800dbd2:	2301      	movs	r3, #1
 800dbd4:	e7f2      	b.n	800dbbc <_printf_float+0x1a4>
 800dbd6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800dbda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dbdc:	4299      	cmp	r1, r3
 800dbde:	db05      	blt.n	800dbec <_printf_float+0x1d4>
 800dbe0:	6823      	ldr	r3, [r4, #0]
 800dbe2:	6121      	str	r1, [r4, #16]
 800dbe4:	07d8      	lsls	r0, r3, #31
 800dbe6:	d5ea      	bpl.n	800dbbe <_printf_float+0x1a6>
 800dbe8:	1c4b      	adds	r3, r1, #1
 800dbea:	e7e7      	b.n	800dbbc <_printf_float+0x1a4>
 800dbec:	2900      	cmp	r1, #0
 800dbee:	bfd4      	ite	le
 800dbf0:	f1c1 0202 	rsble	r2, r1, #2
 800dbf4:	2201      	movgt	r2, #1
 800dbf6:	4413      	add	r3, r2
 800dbf8:	e7e0      	b.n	800dbbc <_printf_float+0x1a4>
 800dbfa:	6823      	ldr	r3, [r4, #0]
 800dbfc:	055a      	lsls	r2, r3, #21
 800dbfe:	d407      	bmi.n	800dc10 <_printf_float+0x1f8>
 800dc00:	6923      	ldr	r3, [r4, #16]
 800dc02:	4642      	mov	r2, r8
 800dc04:	4631      	mov	r1, r6
 800dc06:	4628      	mov	r0, r5
 800dc08:	47b8      	blx	r7
 800dc0a:	3001      	adds	r0, #1
 800dc0c:	d12c      	bne.n	800dc68 <_printf_float+0x250>
 800dc0e:	e764      	b.n	800dada <_printf_float+0xc2>
 800dc10:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800dc14:	f240 80e0 	bls.w	800ddd8 <_printf_float+0x3c0>
 800dc18:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800dc1c:	2200      	movs	r2, #0
 800dc1e:	2300      	movs	r3, #0
 800dc20:	f7f2 ff7a 	bl	8000b18 <__aeabi_dcmpeq>
 800dc24:	2800      	cmp	r0, #0
 800dc26:	d034      	beq.n	800dc92 <_printf_float+0x27a>
 800dc28:	4a37      	ldr	r2, [pc, #220]	; (800dd08 <_printf_float+0x2f0>)
 800dc2a:	2301      	movs	r3, #1
 800dc2c:	4631      	mov	r1, r6
 800dc2e:	4628      	mov	r0, r5
 800dc30:	47b8      	blx	r7
 800dc32:	3001      	adds	r0, #1
 800dc34:	f43f af51 	beq.w	800dada <_printf_float+0xc2>
 800dc38:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dc3c:	429a      	cmp	r2, r3
 800dc3e:	db02      	blt.n	800dc46 <_printf_float+0x22e>
 800dc40:	6823      	ldr	r3, [r4, #0]
 800dc42:	07d8      	lsls	r0, r3, #31
 800dc44:	d510      	bpl.n	800dc68 <_printf_float+0x250>
 800dc46:	ee18 3a10 	vmov	r3, s16
 800dc4a:	4652      	mov	r2, sl
 800dc4c:	4631      	mov	r1, r6
 800dc4e:	4628      	mov	r0, r5
 800dc50:	47b8      	blx	r7
 800dc52:	3001      	adds	r0, #1
 800dc54:	f43f af41 	beq.w	800dada <_printf_float+0xc2>
 800dc58:	f04f 0800 	mov.w	r8, #0
 800dc5c:	f104 091a 	add.w	r9, r4, #26
 800dc60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dc62:	3b01      	subs	r3, #1
 800dc64:	4543      	cmp	r3, r8
 800dc66:	dc09      	bgt.n	800dc7c <_printf_float+0x264>
 800dc68:	6823      	ldr	r3, [r4, #0]
 800dc6a:	079b      	lsls	r3, r3, #30
 800dc6c:	f100 8105 	bmi.w	800de7a <_printf_float+0x462>
 800dc70:	68e0      	ldr	r0, [r4, #12]
 800dc72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dc74:	4298      	cmp	r0, r3
 800dc76:	bfb8      	it	lt
 800dc78:	4618      	movlt	r0, r3
 800dc7a:	e730      	b.n	800dade <_printf_float+0xc6>
 800dc7c:	2301      	movs	r3, #1
 800dc7e:	464a      	mov	r2, r9
 800dc80:	4631      	mov	r1, r6
 800dc82:	4628      	mov	r0, r5
 800dc84:	47b8      	blx	r7
 800dc86:	3001      	adds	r0, #1
 800dc88:	f43f af27 	beq.w	800dada <_printf_float+0xc2>
 800dc8c:	f108 0801 	add.w	r8, r8, #1
 800dc90:	e7e6      	b.n	800dc60 <_printf_float+0x248>
 800dc92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	dc39      	bgt.n	800dd0c <_printf_float+0x2f4>
 800dc98:	4a1b      	ldr	r2, [pc, #108]	; (800dd08 <_printf_float+0x2f0>)
 800dc9a:	2301      	movs	r3, #1
 800dc9c:	4631      	mov	r1, r6
 800dc9e:	4628      	mov	r0, r5
 800dca0:	47b8      	blx	r7
 800dca2:	3001      	adds	r0, #1
 800dca4:	f43f af19 	beq.w	800dada <_printf_float+0xc2>
 800dca8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dcac:	4313      	orrs	r3, r2
 800dcae:	d102      	bne.n	800dcb6 <_printf_float+0x29e>
 800dcb0:	6823      	ldr	r3, [r4, #0]
 800dcb2:	07d9      	lsls	r1, r3, #31
 800dcb4:	d5d8      	bpl.n	800dc68 <_printf_float+0x250>
 800dcb6:	ee18 3a10 	vmov	r3, s16
 800dcba:	4652      	mov	r2, sl
 800dcbc:	4631      	mov	r1, r6
 800dcbe:	4628      	mov	r0, r5
 800dcc0:	47b8      	blx	r7
 800dcc2:	3001      	adds	r0, #1
 800dcc4:	f43f af09 	beq.w	800dada <_printf_float+0xc2>
 800dcc8:	f04f 0900 	mov.w	r9, #0
 800dccc:	f104 0a1a 	add.w	sl, r4, #26
 800dcd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dcd2:	425b      	negs	r3, r3
 800dcd4:	454b      	cmp	r3, r9
 800dcd6:	dc01      	bgt.n	800dcdc <_printf_float+0x2c4>
 800dcd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dcda:	e792      	b.n	800dc02 <_printf_float+0x1ea>
 800dcdc:	2301      	movs	r3, #1
 800dcde:	4652      	mov	r2, sl
 800dce0:	4631      	mov	r1, r6
 800dce2:	4628      	mov	r0, r5
 800dce4:	47b8      	blx	r7
 800dce6:	3001      	adds	r0, #1
 800dce8:	f43f aef7 	beq.w	800dada <_printf_float+0xc2>
 800dcec:	f109 0901 	add.w	r9, r9, #1
 800dcf0:	e7ee      	b.n	800dcd0 <_printf_float+0x2b8>
 800dcf2:	bf00      	nop
 800dcf4:	7fefffff 	.word	0x7fefffff
 800dcf8:	0801329c 	.word	0x0801329c
 800dcfc:	080132a0 	.word	0x080132a0
 800dd00:	080132a8 	.word	0x080132a8
 800dd04:	080132a4 	.word	0x080132a4
 800dd08:	080132ac 	.word	0x080132ac
 800dd0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dd0e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800dd10:	429a      	cmp	r2, r3
 800dd12:	bfa8      	it	ge
 800dd14:	461a      	movge	r2, r3
 800dd16:	2a00      	cmp	r2, #0
 800dd18:	4691      	mov	r9, r2
 800dd1a:	dc37      	bgt.n	800dd8c <_printf_float+0x374>
 800dd1c:	f04f 0b00 	mov.w	fp, #0
 800dd20:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dd24:	f104 021a 	add.w	r2, r4, #26
 800dd28:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800dd2a:	9305      	str	r3, [sp, #20]
 800dd2c:	eba3 0309 	sub.w	r3, r3, r9
 800dd30:	455b      	cmp	r3, fp
 800dd32:	dc33      	bgt.n	800dd9c <_printf_float+0x384>
 800dd34:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dd38:	429a      	cmp	r2, r3
 800dd3a:	db3b      	blt.n	800ddb4 <_printf_float+0x39c>
 800dd3c:	6823      	ldr	r3, [r4, #0]
 800dd3e:	07da      	lsls	r2, r3, #31
 800dd40:	d438      	bmi.n	800ddb4 <_printf_float+0x39c>
 800dd42:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dd44:	9b05      	ldr	r3, [sp, #20]
 800dd46:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dd48:	1ad3      	subs	r3, r2, r3
 800dd4a:	eba2 0901 	sub.w	r9, r2, r1
 800dd4e:	4599      	cmp	r9, r3
 800dd50:	bfa8      	it	ge
 800dd52:	4699      	movge	r9, r3
 800dd54:	f1b9 0f00 	cmp.w	r9, #0
 800dd58:	dc35      	bgt.n	800ddc6 <_printf_float+0x3ae>
 800dd5a:	f04f 0800 	mov.w	r8, #0
 800dd5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dd62:	f104 0a1a 	add.w	sl, r4, #26
 800dd66:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dd6a:	1a9b      	subs	r3, r3, r2
 800dd6c:	eba3 0309 	sub.w	r3, r3, r9
 800dd70:	4543      	cmp	r3, r8
 800dd72:	f77f af79 	ble.w	800dc68 <_printf_float+0x250>
 800dd76:	2301      	movs	r3, #1
 800dd78:	4652      	mov	r2, sl
 800dd7a:	4631      	mov	r1, r6
 800dd7c:	4628      	mov	r0, r5
 800dd7e:	47b8      	blx	r7
 800dd80:	3001      	adds	r0, #1
 800dd82:	f43f aeaa 	beq.w	800dada <_printf_float+0xc2>
 800dd86:	f108 0801 	add.w	r8, r8, #1
 800dd8a:	e7ec      	b.n	800dd66 <_printf_float+0x34e>
 800dd8c:	4613      	mov	r3, r2
 800dd8e:	4631      	mov	r1, r6
 800dd90:	4642      	mov	r2, r8
 800dd92:	4628      	mov	r0, r5
 800dd94:	47b8      	blx	r7
 800dd96:	3001      	adds	r0, #1
 800dd98:	d1c0      	bne.n	800dd1c <_printf_float+0x304>
 800dd9a:	e69e      	b.n	800dada <_printf_float+0xc2>
 800dd9c:	2301      	movs	r3, #1
 800dd9e:	4631      	mov	r1, r6
 800dda0:	4628      	mov	r0, r5
 800dda2:	9205      	str	r2, [sp, #20]
 800dda4:	47b8      	blx	r7
 800dda6:	3001      	adds	r0, #1
 800dda8:	f43f ae97 	beq.w	800dada <_printf_float+0xc2>
 800ddac:	9a05      	ldr	r2, [sp, #20]
 800ddae:	f10b 0b01 	add.w	fp, fp, #1
 800ddb2:	e7b9      	b.n	800dd28 <_printf_float+0x310>
 800ddb4:	ee18 3a10 	vmov	r3, s16
 800ddb8:	4652      	mov	r2, sl
 800ddba:	4631      	mov	r1, r6
 800ddbc:	4628      	mov	r0, r5
 800ddbe:	47b8      	blx	r7
 800ddc0:	3001      	adds	r0, #1
 800ddc2:	d1be      	bne.n	800dd42 <_printf_float+0x32a>
 800ddc4:	e689      	b.n	800dada <_printf_float+0xc2>
 800ddc6:	9a05      	ldr	r2, [sp, #20]
 800ddc8:	464b      	mov	r3, r9
 800ddca:	4442      	add	r2, r8
 800ddcc:	4631      	mov	r1, r6
 800ddce:	4628      	mov	r0, r5
 800ddd0:	47b8      	blx	r7
 800ddd2:	3001      	adds	r0, #1
 800ddd4:	d1c1      	bne.n	800dd5a <_printf_float+0x342>
 800ddd6:	e680      	b.n	800dada <_printf_float+0xc2>
 800ddd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ddda:	2a01      	cmp	r2, #1
 800dddc:	dc01      	bgt.n	800dde2 <_printf_float+0x3ca>
 800ddde:	07db      	lsls	r3, r3, #31
 800dde0:	d538      	bpl.n	800de54 <_printf_float+0x43c>
 800dde2:	2301      	movs	r3, #1
 800dde4:	4642      	mov	r2, r8
 800dde6:	4631      	mov	r1, r6
 800dde8:	4628      	mov	r0, r5
 800ddea:	47b8      	blx	r7
 800ddec:	3001      	adds	r0, #1
 800ddee:	f43f ae74 	beq.w	800dada <_printf_float+0xc2>
 800ddf2:	ee18 3a10 	vmov	r3, s16
 800ddf6:	4652      	mov	r2, sl
 800ddf8:	4631      	mov	r1, r6
 800ddfa:	4628      	mov	r0, r5
 800ddfc:	47b8      	blx	r7
 800ddfe:	3001      	adds	r0, #1
 800de00:	f43f ae6b 	beq.w	800dada <_printf_float+0xc2>
 800de04:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800de08:	2200      	movs	r2, #0
 800de0a:	2300      	movs	r3, #0
 800de0c:	f7f2 fe84 	bl	8000b18 <__aeabi_dcmpeq>
 800de10:	b9d8      	cbnz	r0, 800de4a <_printf_float+0x432>
 800de12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800de14:	f108 0201 	add.w	r2, r8, #1
 800de18:	3b01      	subs	r3, #1
 800de1a:	4631      	mov	r1, r6
 800de1c:	4628      	mov	r0, r5
 800de1e:	47b8      	blx	r7
 800de20:	3001      	adds	r0, #1
 800de22:	d10e      	bne.n	800de42 <_printf_float+0x42a>
 800de24:	e659      	b.n	800dada <_printf_float+0xc2>
 800de26:	2301      	movs	r3, #1
 800de28:	4652      	mov	r2, sl
 800de2a:	4631      	mov	r1, r6
 800de2c:	4628      	mov	r0, r5
 800de2e:	47b8      	blx	r7
 800de30:	3001      	adds	r0, #1
 800de32:	f43f ae52 	beq.w	800dada <_printf_float+0xc2>
 800de36:	f108 0801 	add.w	r8, r8, #1
 800de3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800de3c:	3b01      	subs	r3, #1
 800de3e:	4543      	cmp	r3, r8
 800de40:	dcf1      	bgt.n	800de26 <_printf_float+0x40e>
 800de42:	464b      	mov	r3, r9
 800de44:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800de48:	e6dc      	b.n	800dc04 <_printf_float+0x1ec>
 800de4a:	f04f 0800 	mov.w	r8, #0
 800de4e:	f104 0a1a 	add.w	sl, r4, #26
 800de52:	e7f2      	b.n	800de3a <_printf_float+0x422>
 800de54:	2301      	movs	r3, #1
 800de56:	4642      	mov	r2, r8
 800de58:	e7df      	b.n	800de1a <_printf_float+0x402>
 800de5a:	2301      	movs	r3, #1
 800de5c:	464a      	mov	r2, r9
 800de5e:	4631      	mov	r1, r6
 800de60:	4628      	mov	r0, r5
 800de62:	47b8      	blx	r7
 800de64:	3001      	adds	r0, #1
 800de66:	f43f ae38 	beq.w	800dada <_printf_float+0xc2>
 800de6a:	f108 0801 	add.w	r8, r8, #1
 800de6e:	68e3      	ldr	r3, [r4, #12]
 800de70:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800de72:	1a5b      	subs	r3, r3, r1
 800de74:	4543      	cmp	r3, r8
 800de76:	dcf0      	bgt.n	800de5a <_printf_float+0x442>
 800de78:	e6fa      	b.n	800dc70 <_printf_float+0x258>
 800de7a:	f04f 0800 	mov.w	r8, #0
 800de7e:	f104 0919 	add.w	r9, r4, #25
 800de82:	e7f4      	b.n	800de6e <_printf_float+0x456>

0800de84 <_printf_common>:
 800de84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800de88:	4616      	mov	r6, r2
 800de8a:	4699      	mov	r9, r3
 800de8c:	688a      	ldr	r2, [r1, #8]
 800de8e:	690b      	ldr	r3, [r1, #16]
 800de90:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800de94:	4293      	cmp	r3, r2
 800de96:	bfb8      	it	lt
 800de98:	4613      	movlt	r3, r2
 800de9a:	6033      	str	r3, [r6, #0]
 800de9c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800dea0:	4607      	mov	r7, r0
 800dea2:	460c      	mov	r4, r1
 800dea4:	b10a      	cbz	r2, 800deaa <_printf_common+0x26>
 800dea6:	3301      	adds	r3, #1
 800dea8:	6033      	str	r3, [r6, #0]
 800deaa:	6823      	ldr	r3, [r4, #0]
 800deac:	0699      	lsls	r1, r3, #26
 800deae:	bf42      	ittt	mi
 800deb0:	6833      	ldrmi	r3, [r6, #0]
 800deb2:	3302      	addmi	r3, #2
 800deb4:	6033      	strmi	r3, [r6, #0]
 800deb6:	6825      	ldr	r5, [r4, #0]
 800deb8:	f015 0506 	ands.w	r5, r5, #6
 800debc:	d106      	bne.n	800decc <_printf_common+0x48>
 800debe:	f104 0a19 	add.w	sl, r4, #25
 800dec2:	68e3      	ldr	r3, [r4, #12]
 800dec4:	6832      	ldr	r2, [r6, #0]
 800dec6:	1a9b      	subs	r3, r3, r2
 800dec8:	42ab      	cmp	r3, r5
 800deca:	dc26      	bgt.n	800df1a <_printf_common+0x96>
 800decc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ded0:	1e13      	subs	r3, r2, #0
 800ded2:	6822      	ldr	r2, [r4, #0]
 800ded4:	bf18      	it	ne
 800ded6:	2301      	movne	r3, #1
 800ded8:	0692      	lsls	r2, r2, #26
 800deda:	d42b      	bmi.n	800df34 <_printf_common+0xb0>
 800dedc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800dee0:	4649      	mov	r1, r9
 800dee2:	4638      	mov	r0, r7
 800dee4:	47c0      	blx	r8
 800dee6:	3001      	adds	r0, #1
 800dee8:	d01e      	beq.n	800df28 <_printf_common+0xa4>
 800deea:	6823      	ldr	r3, [r4, #0]
 800deec:	68e5      	ldr	r5, [r4, #12]
 800deee:	6832      	ldr	r2, [r6, #0]
 800def0:	f003 0306 	and.w	r3, r3, #6
 800def4:	2b04      	cmp	r3, #4
 800def6:	bf08      	it	eq
 800def8:	1aad      	subeq	r5, r5, r2
 800defa:	68a3      	ldr	r3, [r4, #8]
 800defc:	6922      	ldr	r2, [r4, #16]
 800defe:	bf0c      	ite	eq
 800df00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800df04:	2500      	movne	r5, #0
 800df06:	4293      	cmp	r3, r2
 800df08:	bfc4      	itt	gt
 800df0a:	1a9b      	subgt	r3, r3, r2
 800df0c:	18ed      	addgt	r5, r5, r3
 800df0e:	2600      	movs	r6, #0
 800df10:	341a      	adds	r4, #26
 800df12:	42b5      	cmp	r5, r6
 800df14:	d11a      	bne.n	800df4c <_printf_common+0xc8>
 800df16:	2000      	movs	r0, #0
 800df18:	e008      	b.n	800df2c <_printf_common+0xa8>
 800df1a:	2301      	movs	r3, #1
 800df1c:	4652      	mov	r2, sl
 800df1e:	4649      	mov	r1, r9
 800df20:	4638      	mov	r0, r7
 800df22:	47c0      	blx	r8
 800df24:	3001      	adds	r0, #1
 800df26:	d103      	bne.n	800df30 <_printf_common+0xac>
 800df28:	f04f 30ff 	mov.w	r0, #4294967295
 800df2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df30:	3501      	adds	r5, #1
 800df32:	e7c6      	b.n	800dec2 <_printf_common+0x3e>
 800df34:	18e1      	adds	r1, r4, r3
 800df36:	1c5a      	adds	r2, r3, #1
 800df38:	2030      	movs	r0, #48	; 0x30
 800df3a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800df3e:	4422      	add	r2, r4
 800df40:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800df44:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800df48:	3302      	adds	r3, #2
 800df4a:	e7c7      	b.n	800dedc <_printf_common+0x58>
 800df4c:	2301      	movs	r3, #1
 800df4e:	4622      	mov	r2, r4
 800df50:	4649      	mov	r1, r9
 800df52:	4638      	mov	r0, r7
 800df54:	47c0      	blx	r8
 800df56:	3001      	adds	r0, #1
 800df58:	d0e6      	beq.n	800df28 <_printf_common+0xa4>
 800df5a:	3601      	adds	r6, #1
 800df5c:	e7d9      	b.n	800df12 <_printf_common+0x8e>
	...

0800df60 <_printf_i>:
 800df60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800df64:	460c      	mov	r4, r1
 800df66:	4691      	mov	r9, r2
 800df68:	7e27      	ldrb	r7, [r4, #24]
 800df6a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800df6c:	2f78      	cmp	r7, #120	; 0x78
 800df6e:	4680      	mov	r8, r0
 800df70:	469a      	mov	sl, r3
 800df72:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800df76:	d807      	bhi.n	800df88 <_printf_i+0x28>
 800df78:	2f62      	cmp	r7, #98	; 0x62
 800df7a:	d80a      	bhi.n	800df92 <_printf_i+0x32>
 800df7c:	2f00      	cmp	r7, #0
 800df7e:	f000 80d8 	beq.w	800e132 <_printf_i+0x1d2>
 800df82:	2f58      	cmp	r7, #88	; 0x58
 800df84:	f000 80a3 	beq.w	800e0ce <_printf_i+0x16e>
 800df88:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800df8c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800df90:	e03a      	b.n	800e008 <_printf_i+0xa8>
 800df92:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800df96:	2b15      	cmp	r3, #21
 800df98:	d8f6      	bhi.n	800df88 <_printf_i+0x28>
 800df9a:	a001      	add	r0, pc, #4	; (adr r0, 800dfa0 <_printf_i+0x40>)
 800df9c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800dfa0:	0800dff9 	.word	0x0800dff9
 800dfa4:	0800e00d 	.word	0x0800e00d
 800dfa8:	0800df89 	.word	0x0800df89
 800dfac:	0800df89 	.word	0x0800df89
 800dfb0:	0800df89 	.word	0x0800df89
 800dfb4:	0800df89 	.word	0x0800df89
 800dfb8:	0800e00d 	.word	0x0800e00d
 800dfbc:	0800df89 	.word	0x0800df89
 800dfc0:	0800df89 	.word	0x0800df89
 800dfc4:	0800df89 	.word	0x0800df89
 800dfc8:	0800df89 	.word	0x0800df89
 800dfcc:	0800e119 	.word	0x0800e119
 800dfd0:	0800e03d 	.word	0x0800e03d
 800dfd4:	0800e0fb 	.word	0x0800e0fb
 800dfd8:	0800df89 	.word	0x0800df89
 800dfdc:	0800df89 	.word	0x0800df89
 800dfe0:	0800e13b 	.word	0x0800e13b
 800dfe4:	0800df89 	.word	0x0800df89
 800dfe8:	0800e03d 	.word	0x0800e03d
 800dfec:	0800df89 	.word	0x0800df89
 800dff0:	0800df89 	.word	0x0800df89
 800dff4:	0800e103 	.word	0x0800e103
 800dff8:	680b      	ldr	r3, [r1, #0]
 800dffa:	1d1a      	adds	r2, r3, #4
 800dffc:	681b      	ldr	r3, [r3, #0]
 800dffe:	600a      	str	r2, [r1, #0]
 800e000:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e004:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e008:	2301      	movs	r3, #1
 800e00a:	e0a3      	b.n	800e154 <_printf_i+0x1f4>
 800e00c:	6825      	ldr	r5, [r4, #0]
 800e00e:	6808      	ldr	r0, [r1, #0]
 800e010:	062e      	lsls	r6, r5, #24
 800e012:	f100 0304 	add.w	r3, r0, #4
 800e016:	d50a      	bpl.n	800e02e <_printf_i+0xce>
 800e018:	6805      	ldr	r5, [r0, #0]
 800e01a:	600b      	str	r3, [r1, #0]
 800e01c:	2d00      	cmp	r5, #0
 800e01e:	da03      	bge.n	800e028 <_printf_i+0xc8>
 800e020:	232d      	movs	r3, #45	; 0x2d
 800e022:	426d      	negs	r5, r5
 800e024:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e028:	485e      	ldr	r0, [pc, #376]	; (800e1a4 <_printf_i+0x244>)
 800e02a:	230a      	movs	r3, #10
 800e02c:	e019      	b.n	800e062 <_printf_i+0x102>
 800e02e:	f015 0f40 	tst.w	r5, #64	; 0x40
 800e032:	6805      	ldr	r5, [r0, #0]
 800e034:	600b      	str	r3, [r1, #0]
 800e036:	bf18      	it	ne
 800e038:	b22d      	sxthne	r5, r5
 800e03a:	e7ef      	b.n	800e01c <_printf_i+0xbc>
 800e03c:	680b      	ldr	r3, [r1, #0]
 800e03e:	6825      	ldr	r5, [r4, #0]
 800e040:	1d18      	adds	r0, r3, #4
 800e042:	6008      	str	r0, [r1, #0]
 800e044:	0628      	lsls	r0, r5, #24
 800e046:	d501      	bpl.n	800e04c <_printf_i+0xec>
 800e048:	681d      	ldr	r5, [r3, #0]
 800e04a:	e002      	b.n	800e052 <_printf_i+0xf2>
 800e04c:	0669      	lsls	r1, r5, #25
 800e04e:	d5fb      	bpl.n	800e048 <_printf_i+0xe8>
 800e050:	881d      	ldrh	r5, [r3, #0]
 800e052:	4854      	ldr	r0, [pc, #336]	; (800e1a4 <_printf_i+0x244>)
 800e054:	2f6f      	cmp	r7, #111	; 0x6f
 800e056:	bf0c      	ite	eq
 800e058:	2308      	moveq	r3, #8
 800e05a:	230a      	movne	r3, #10
 800e05c:	2100      	movs	r1, #0
 800e05e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e062:	6866      	ldr	r6, [r4, #4]
 800e064:	60a6      	str	r6, [r4, #8]
 800e066:	2e00      	cmp	r6, #0
 800e068:	bfa2      	ittt	ge
 800e06a:	6821      	ldrge	r1, [r4, #0]
 800e06c:	f021 0104 	bicge.w	r1, r1, #4
 800e070:	6021      	strge	r1, [r4, #0]
 800e072:	b90d      	cbnz	r5, 800e078 <_printf_i+0x118>
 800e074:	2e00      	cmp	r6, #0
 800e076:	d04d      	beq.n	800e114 <_printf_i+0x1b4>
 800e078:	4616      	mov	r6, r2
 800e07a:	fbb5 f1f3 	udiv	r1, r5, r3
 800e07e:	fb03 5711 	mls	r7, r3, r1, r5
 800e082:	5dc7      	ldrb	r7, [r0, r7]
 800e084:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e088:	462f      	mov	r7, r5
 800e08a:	42bb      	cmp	r3, r7
 800e08c:	460d      	mov	r5, r1
 800e08e:	d9f4      	bls.n	800e07a <_printf_i+0x11a>
 800e090:	2b08      	cmp	r3, #8
 800e092:	d10b      	bne.n	800e0ac <_printf_i+0x14c>
 800e094:	6823      	ldr	r3, [r4, #0]
 800e096:	07df      	lsls	r7, r3, #31
 800e098:	d508      	bpl.n	800e0ac <_printf_i+0x14c>
 800e09a:	6923      	ldr	r3, [r4, #16]
 800e09c:	6861      	ldr	r1, [r4, #4]
 800e09e:	4299      	cmp	r1, r3
 800e0a0:	bfde      	ittt	le
 800e0a2:	2330      	movle	r3, #48	; 0x30
 800e0a4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e0a8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e0ac:	1b92      	subs	r2, r2, r6
 800e0ae:	6122      	str	r2, [r4, #16]
 800e0b0:	f8cd a000 	str.w	sl, [sp]
 800e0b4:	464b      	mov	r3, r9
 800e0b6:	aa03      	add	r2, sp, #12
 800e0b8:	4621      	mov	r1, r4
 800e0ba:	4640      	mov	r0, r8
 800e0bc:	f7ff fee2 	bl	800de84 <_printf_common>
 800e0c0:	3001      	adds	r0, #1
 800e0c2:	d14c      	bne.n	800e15e <_printf_i+0x1fe>
 800e0c4:	f04f 30ff 	mov.w	r0, #4294967295
 800e0c8:	b004      	add	sp, #16
 800e0ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e0ce:	4835      	ldr	r0, [pc, #212]	; (800e1a4 <_printf_i+0x244>)
 800e0d0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800e0d4:	6823      	ldr	r3, [r4, #0]
 800e0d6:	680e      	ldr	r6, [r1, #0]
 800e0d8:	061f      	lsls	r7, r3, #24
 800e0da:	f856 5b04 	ldr.w	r5, [r6], #4
 800e0de:	600e      	str	r6, [r1, #0]
 800e0e0:	d514      	bpl.n	800e10c <_printf_i+0x1ac>
 800e0e2:	07d9      	lsls	r1, r3, #31
 800e0e4:	bf44      	itt	mi
 800e0e6:	f043 0320 	orrmi.w	r3, r3, #32
 800e0ea:	6023      	strmi	r3, [r4, #0]
 800e0ec:	b91d      	cbnz	r5, 800e0f6 <_printf_i+0x196>
 800e0ee:	6823      	ldr	r3, [r4, #0]
 800e0f0:	f023 0320 	bic.w	r3, r3, #32
 800e0f4:	6023      	str	r3, [r4, #0]
 800e0f6:	2310      	movs	r3, #16
 800e0f8:	e7b0      	b.n	800e05c <_printf_i+0xfc>
 800e0fa:	6823      	ldr	r3, [r4, #0]
 800e0fc:	f043 0320 	orr.w	r3, r3, #32
 800e100:	6023      	str	r3, [r4, #0]
 800e102:	2378      	movs	r3, #120	; 0x78
 800e104:	4828      	ldr	r0, [pc, #160]	; (800e1a8 <_printf_i+0x248>)
 800e106:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e10a:	e7e3      	b.n	800e0d4 <_printf_i+0x174>
 800e10c:	065e      	lsls	r6, r3, #25
 800e10e:	bf48      	it	mi
 800e110:	b2ad      	uxthmi	r5, r5
 800e112:	e7e6      	b.n	800e0e2 <_printf_i+0x182>
 800e114:	4616      	mov	r6, r2
 800e116:	e7bb      	b.n	800e090 <_printf_i+0x130>
 800e118:	680b      	ldr	r3, [r1, #0]
 800e11a:	6826      	ldr	r6, [r4, #0]
 800e11c:	6960      	ldr	r0, [r4, #20]
 800e11e:	1d1d      	adds	r5, r3, #4
 800e120:	600d      	str	r5, [r1, #0]
 800e122:	0635      	lsls	r5, r6, #24
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	d501      	bpl.n	800e12c <_printf_i+0x1cc>
 800e128:	6018      	str	r0, [r3, #0]
 800e12a:	e002      	b.n	800e132 <_printf_i+0x1d2>
 800e12c:	0671      	lsls	r1, r6, #25
 800e12e:	d5fb      	bpl.n	800e128 <_printf_i+0x1c8>
 800e130:	8018      	strh	r0, [r3, #0]
 800e132:	2300      	movs	r3, #0
 800e134:	6123      	str	r3, [r4, #16]
 800e136:	4616      	mov	r6, r2
 800e138:	e7ba      	b.n	800e0b0 <_printf_i+0x150>
 800e13a:	680b      	ldr	r3, [r1, #0]
 800e13c:	1d1a      	adds	r2, r3, #4
 800e13e:	600a      	str	r2, [r1, #0]
 800e140:	681e      	ldr	r6, [r3, #0]
 800e142:	6862      	ldr	r2, [r4, #4]
 800e144:	2100      	movs	r1, #0
 800e146:	4630      	mov	r0, r6
 800e148:	f7f2 f872 	bl	8000230 <memchr>
 800e14c:	b108      	cbz	r0, 800e152 <_printf_i+0x1f2>
 800e14e:	1b80      	subs	r0, r0, r6
 800e150:	6060      	str	r0, [r4, #4]
 800e152:	6863      	ldr	r3, [r4, #4]
 800e154:	6123      	str	r3, [r4, #16]
 800e156:	2300      	movs	r3, #0
 800e158:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e15c:	e7a8      	b.n	800e0b0 <_printf_i+0x150>
 800e15e:	6923      	ldr	r3, [r4, #16]
 800e160:	4632      	mov	r2, r6
 800e162:	4649      	mov	r1, r9
 800e164:	4640      	mov	r0, r8
 800e166:	47d0      	blx	sl
 800e168:	3001      	adds	r0, #1
 800e16a:	d0ab      	beq.n	800e0c4 <_printf_i+0x164>
 800e16c:	6823      	ldr	r3, [r4, #0]
 800e16e:	079b      	lsls	r3, r3, #30
 800e170:	d413      	bmi.n	800e19a <_printf_i+0x23a>
 800e172:	68e0      	ldr	r0, [r4, #12]
 800e174:	9b03      	ldr	r3, [sp, #12]
 800e176:	4298      	cmp	r0, r3
 800e178:	bfb8      	it	lt
 800e17a:	4618      	movlt	r0, r3
 800e17c:	e7a4      	b.n	800e0c8 <_printf_i+0x168>
 800e17e:	2301      	movs	r3, #1
 800e180:	4632      	mov	r2, r6
 800e182:	4649      	mov	r1, r9
 800e184:	4640      	mov	r0, r8
 800e186:	47d0      	blx	sl
 800e188:	3001      	adds	r0, #1
 800e18a:	d09b      	beq.n	800e0c4 <_printf_i+0x164>
 800e18c:	3501      	adds	r5, #1
 800e18e:	68e3      	ldr	r3, [r4, #12]
 800e190:	9903      	ldr	r1, [sp, #12]
 800e192:	1a5b      	subs	r3, r3, r1
 800e194:	42ab      	cmp	r3, r5
 800e196:	dcf2      	bgt.n	800e17e <_printf_i+0x21e>
 800e198:	e7eb      	b.n	800e172 <_printf_i+0x212>
 800e19a:	2500      	movs	r5, #0
 800e19c:	f104 0619 	add.w	r6, r4, #25
 800e1a0:	e7f5      	b.n	800e18e <_printf_i+0x22e>
 800e1a2:	bf00      	nop
 800e1a4:	080132ae 	.word	0x080132ae
 800e1a8:	080132bf 	.word	0x080132bf

0800e1ac <iprintf>:
 800e1ac:	b40f      	push	{r0, r1, r2, r3}
 800e1ae:	4b0a      	ldr	r3, [pc, #40]	; (800e1d8 <iprintf+0x2c>)
 800e1b0:	b513      	push	{r0, r1, r4, lr}
 800e1b2:	681c      	ldr	r4, [r3, #0]
 800e1b4:	b124      	cbz	r4, 800e1c0 <iprintf+0x14>
 800e1b6:	69a3      	ldr	r3, [r4, #24]
 800e1b8:	b913      	cbnz	r3, 800e1c0 <iprintf+0x14>
 800e1ba:	4620      	mov	r0, r4
 800e1bc:	f001 ff96 	bl	80100ec <__sinit>
 800e1c0:	ab05      	add	r3, sp, #20
 800e1c2:	9a04      	ldr	r2, [sp, #16]
 800e1c4:	68a1      	ldr	r1, [r4, #8]
 800e1c6:	9301      	str	r3, [sp, #4]
 800e1c8:	4620      	mov	r0, r4
 800e1ca:	f003 f9bf 	bl	801154c <_vfiprintf_r>
 800e1ce:	b002      	add	sp, #8
 800e1d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e1d4:	b004      	add	sp, #16
 800e1d6:	4770      	bx	lr
 800e1d8:	2000002c 	.word	0x2000002c

0800e1dc <_puts_r>:
 800e1dc:	b570      	push	{r4, r5, r6, lr}
 800e1de:	460e      	mov	r6, r1
 800e1e0:	4605      	mov	r5, r0
 800e1e2:	b118      	cbz	r0, 800e1ec <_puts_r+0x10>
 800e1e4:	6983      	ldr	r3, [r0, #24]
 800e1e6:	b90b      	cbnz	r3, 800e1ec <_puts_r+0x10>
 800e1e8:	f001 ff80 	bl	80100ec <__sinit>
 800e1ec:	69ab      	ldr	r3, [r5, #24]
 800e1ee:	68ac      	ldr	r4, [r5, #8]
 800e1f0:	b913      	cbnz	r3, 800e1f8 <_puts_r+0x1c>
 800e1f2:	4628      	mov	r0, r5
 800e1f4:	f001 ff7a 	bl	80100ec <__sinit>
 800e1f8:	4b2c      	ldr	r3, [pc, #176]	; (800e2ac <_puts_r+0xd0>)
 800e1fa:	429c      	cmp	r4, r3
 800e1fc:	d120      	bne.n	800e240 <_puts_r+0x64>
 800e1fe:	686c      	ldr	r4, [r5, #4]
 800e200:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e202:	07db      	lsls	r3, r3, #31
 800e204:	d405      	bmi.n	800e212 <_puts_r+0x36>
 800e206:	89a3      	ldrh	r3, [r4, #12]
 800e208:	0598      	lsls	r0, r3, #22
 800e20a:	d402      	bmi.n	800e212 <_puts_r+0x36>
 800e20c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e20e:	f002 fb7e 	bl	801090e <__retarget_lock_acquire_recursive>
 800e212:	89a3      	ldrh	r3, [r4, #12]
 800e214:	0719      	lsls	r1, r3, #28
 800e216:	d51d      	bpl.n	800e254 <_puts_r+0x78>
 800e218:	6923      	ldr	r3, [r4, #16]
 800e21a:	b1db      	cbz	r3, 800e254 <_puts_r+0x78>
 800e21c:	3e01      	subs	r6, #1
 800e21e:	68a3      	ldr	r3, [r4, #8]
 800e220:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e224:	3b01      	subs	r3, #1
 800e226:	60a3      	str	r3, [r4, #8]
 800e228:	bb39      	cbnz	r1, 800e27a <_puts_r+0x9e>
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	da38      	bge.n	800e2a0 <_puts_r+0xc4>
 800e22e:	4622      	mov	r2, r4
 800e230:	210a      	movs	r1, #10
 800e232:	4628      	mov	r0, r5
 800e234:	f000 ff08 	bl	800f048 <__swbuf_r>
 800e238:	3001      	adds	r0, #1
 800e23a:	d011      	beq.n	800e260 <_puts_r+0x84>
 800e23c:	250a      	movs	r5, #10
 800e23e:	e011      	b.n	800e264 <_puts_r+0x88>
 800e240:	4b1b      	ldr	r3, [pc, #108]	; (800e2b0 <_puts_r+0xd4>)
 800e242:	429c      	cmp	r4, r3
 800e244:	d101      	bne.n	800e24a <_puts_r+0x6e>
 800e246:	68ac      	ldr	r4, [r5, #8]
 800e248:	e7da      	b.n	800e200 <_puts_r+0x24>
 800e24a:	4b1a      	ldr	r3, [pc, #104]	; (800e2b4 <_puts_r+0xd8>)
 800e24c:	429c      	cmp	r4, r3
 800e24e:	bf08      	it	eq
 800e250:	68ec      	ldreq	r4, [r5, #12]
 800e252:	e7d5      	b.n	800e200 <_puts_r+0x24>
 800e254:	4621      	mov	r1, r4
 800e256:	4628      	mov	r0, r5
 800e258:	f000 ff48 	bl	800f0ec <__swsetup_r>
 800e25c:	2800      	cmp	r0, #0
 800e25e:	d0dd      	beq.n	800e21c <_puts_r+0x40>
 800e260:	f04f 35ff 	mov.w	r5, #4294967295
 800e264:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e266:	07da      	lsls	r2, r3, #31
 800e268:	d405      	bmi.n	800e276 <_puts_r+0x9a>
 800e26a:	89a3      	ldrh	r3, [r4, #12]
 800e26c:	059b      	lsls	r3, r3, #22
 800e26e:	d402      	bmi.n	800e276 <_puts_r+0x9a>
 800e270:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e272:	f002 fb4d 	bl	8010910 <__retarget_lock_release_recursive>
 800e276:	4628      	mov	r0, r5
 800e278:	bd70      	pop	{r4, r5, r6, pc}
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	da04      	bge.n	800e288 <_puts_r+0xac>
 800e27e:	69a2      	ldr	r2, [r4, #24]
 800e280:	429a      	cmp	r2, r3
 800e282:	dc06      	bgt.n	800e292 <_puts_r+0xb6>
 800e284:	290a      	cmp	r1, #10
 800e286:	d004      	beq.n	800e292 <_puts_r+0xb6>
 800e288:	6823      	ldr	r3, [r4, #0]
 800e28a:	1c5a      	adds	r2, r3, #1
 800e28c:	6022      	str	r2, [r4, #0]
 800e28e:	7019      	strb	r1, [r3, #0]
 800e290:	e7c5      	b.n	800e21e <_puts_r+0x42>
 800e292:	4622      	mov	r2, r4
 800e294:	4628      	mov	r0, r5
 800e296:	f000 fed7 	bl	800f048 <__swbuf_r>
 800e29a:	3001      	adds	r0, #1
 800e29c:	d1bf      	bne.n	800e21e <_puts_r+0x42>
 800e29e:	e7df      	b.n	800e260 <_puts_r+0x84>
 800e2a0:	6823      	ldr	r3, [r4, #0]
 800e2a2:	250a      	movs	r5, #10
 800e2a4:	1c5a      	adds	r2, r3, #1
 800e2a6:	6022      	str	r2, [r4, #0]
 800e2a8:	701d      	strb	r5, [r3, #0]
 800e2aa:	e7db      	b.n	800e264 <_puts_r+0x88>
 800e2ac:	080134d8 	.word	0x080134d8
 800e2b0:	080134f8 	.word	0x080134f8
 800e2b4:	080134b8 	.word	0x080134b8

0800e2b8 <puts>:
 800e2b8:	4b02      	ldr	r3, [pc, #8]	; (800e2c4 <puts+0xc>)
 800e2ba:	4601      	mov	r1, r0
 800e2bc:	6818      	ldr	r0, [r3, #0]
 800e2be:	f7ff bf8d 	b.w	800e1dc <_puts_r>
 800e2c2:	bf00      	nop
 800e2c4:	2000002c 	.word	0x2000002c

0800e2c8 <sulp>:
 800e2c8:	b570      	push	{r4, r5, r6, lr}
 800e2ca:	4604      	mov	r4, r0
 800e2cc:	460d      	mov	r5, r1
 800e2ce:	ec45 4b10 	vmov	d0, r4, r5
 800e2d2:	4616      	mov	r6, r2
 800e2d4:	f002 ff08 	bl	80110e8 <__ulp>
 800e2d8:	ec51 0b10 	vmov	r0, r1, d0
 800e2dc:	b17e      	cbz	r6, 800e2fe <sulp+0x36>
 800e2de:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e2e2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	dd09      	ble.n	800e2fe <sulp+0x36>
 800e2ea:	051b      	lsls	r3, r3, #20
 800e2ec:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800e2f0:	2400      	movs	r4, #0
 800e2f2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800e2f6:	4622      	mov	r2, r4
 800e2f8:	462b      	mov	r3, r5
 800e2fa:	f7f2 f9a5 	bl	8000648 <__aeabi_dmul>
 800e2fe:	bd70      	pop	{r4, r5, r6, pc}

0800e300 <_strtod_l>:
 800e300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e304:	b0a3      	sub	sp, #140	; 0x8c
 800e306:	461f      	mov	r7, r3
 800e308:	2300      	movs	r3, #0
 800e30a:	931e      	str	r3, [sp, #120]	; 0x78
 800e30c:	4ba4      	ldr	r3, [pc, #656]	; (800e5a0 <_strtod_l+0x2a0>)
 800e30e:	9219      	str	r2, [sp, #100]	; 0x64
 800e310:	681b      	ldr	r3, [r3, #0]
 800e312:	9307      	str	r3, [sp, #28]
 800e314:	4604      	mov	r4, r0
 800e316:	4618      	mov	r0, r3
 800e318:	4688      	mov	r8, r1
 800e31a:	f7f1 ff81 	bl	8000220 <strlen>
 800e31e:	f04f 0a00 	mov.w	sl, #0
 800e322:	4605      	mov	r5, r0
 800e324:	f04f 0b00 	mov.w	fp, #0
 800e328:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800e32c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e32e:	781a      	ldrb	r2, [r3, #0]
 800e330:	2a2b      	cmp	r2, #43	; 0x2b
 800e332:	d04c      	beq.n	800e3ce <_strtod_l+0xce>
 800e334:	d839      	bhi.n	800e3aa <_strtod_l+0xaa>
 800e336:	2a0d      	cmp	r2, #13
 800e338:	d832      	bhi.n	800e3a0 <_strtod_l+0xa0>
 800e33a:	2a08      	cmp	r2, #8
 800e33c:	d832      	bhi.n	800e3a4 <_strtod_l+0xa4>
 800e33e:	2a00      	cmp	r2, #0
 800e340:	d03c      	beq.n	800e3bc <_strtod_l+0xbc>
 800e342:	2300      	movs	r3, #0
 800e344:	930e      	str	r3, [sp, #56]	; 0x38
 800e346:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800e348:	7833      	ldrb	r3, [r6, #0]
 800e34a:	2b30      	cmp	r3, #48	; 0x30
 800e34c:	f040 80b4 	bne.w	800e4b8 <_strtod_l+0x1b8>
 800e350:	7873      	ldrb	r3, [r6, #1]
 800e352:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e356:	2b58      	cmp	r3, #88	; 0x58
 800e358:	d16c      	bne.n	800e434 <_strtod_l+0x134>
 800e35a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e35c:	9301      	str	r3, [sp, #4]
 800e35e:	ab1e      	add	r3, sp, #120	; 0x78
 800e360:	9702      	str	r7, [sp, #8]
 800e362:	9300      	str	r3, [sp, #0]
 800e364:	4a8f      	ldr	r2, [pc, #572]	; (800e5a4 <_strtod_l+0x2a4>)
 800e366:	ab1f      	add	r3, sp, #124	; 0x7c
 800e368:	a91d      	add	r1, sp, #116	; 0x74
 800e36a:	4620      	mov	r0, r4
 800e36c:	f001 ffc2 	bl	80102f4 <__gethex>
 800e370:	f010 0707 	ands.w	r7, r0, #7
 800e374:	4605      	mov	r5, r0
 800e376:	d005      	beq.n	800e384 <_strtod_l+0x84>
 800e378:	2f06      	cmp	r7, #6
 800e37a:	d12a      	bne.n	800e3d2 <_strtod_l+0xd2>
 800e37c:	3601      	adds	r6, #1
 800e37e:	2300      	movs	r3, #0
 800e380:	961d      	str	r6, [sp, #116]	; 0x74
 800e382:	930e      	str	r3, [sp, #56]	; 0x38
 800e384:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e386:	2b00      	cmp	r3, #0
 800e388:	f040 8596 	bne.w	800eeb8 <_strtod_l+0xbb8>
 800e38c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e38e:	b1db      	cbz	r3, 800e3c8 <_strtod_l+0xc8>
 800e390:	4652      	mov	r2, sl
 800e392:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800e396:	ec43 2b10 	vmov	d0, r2, r3
 800e39a:	b023      	add	sp, #140	; 0x8c
 800e39c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3a0:	2a20      	cmp	r2, #32
 800e3a2:	d1ce      	bne.n	800e342 <_strtod_l+0x42>
 800e3a4:	3301      	adds	r3, #1
 800e3a6:	931d      	str	r3, [sp, #116]	; 0x74
 800e3a8:	e7c0      	b.n	800e32c <_strtod_l+0x2c>
 800e3aa:	2a2d      	cmp	r2, #45	; 0x2d
 800e3ac:	d1c9      	bne.n	800e342 <_strtod_l+0x42>
 800e3ae:	2201      	movs	r2, #1
 800e3b0:	920e      	str	r2, [sp, #56]	; 0x38
 800e3b2:	1c5a      	adds	r2, r3, #1
 800e3b4:	921d      	str	r2, [sp, #116]	; 0x74
 800e3b6:	785b      	ldrb	r3, [r3, #1]
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	d1c4      	bne.n	800e346 <_strtod_l+0x46>
 800e3bc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e3be:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	f040 8576 	bne.w	800eeb4 <_strtod_l+0xbb4>
 800e3c8:	4652      	mov	r2, sl
 800e3ca:	465b      	mov	r3, fp
 800e3cc:	e7e3      	b.n	800e396 <_strtod_l+0x96>
 800e3ce:	2200      	movs	r2, #0
 800e3d0:	e7ee      	b.n	800e3b0 <_strtod_l+0xb0>
 800e3d2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800e3d4:	b13a      	cbz	r2, 800e3e6 <_strtod_l+0xe6>
 800e3d6:	2135      	movs	r1, #53	; 0x35
 800e3d8:	a820      	add	r0, sp, #128	; 0x80
 800e3da:	f002 ff90 	bl	80112fe <__copybits>
 800e3de:	991e      	ldr	r1, [sp, #120]	; 0x78
 800e3e0:	4620      	mov	r0, r4
 800e3e2:	f002 fb55 	bl	8010a90 <_Bfree>
 800e3e6:	3f01      	subs	r7, #1
 800e3e8:	2f05      	cmp	r7, #5
 800e3ea:	d807      	bhi.n	800e3fc <_strtod_l+0xfc>
 800e3ec:	e8df f007 	tbb	[pc, r7]
 800e3f0:	1d180b0e 	.word	0x1d180b0e
 800e3f4:	030e      	.short	0x030e
 800e3f6:	f04f 0b00 	mov.w	fp, #0
 800e3fa:	46da      	mov	sl, fp
 800e3fc:	0728      	lsls	r0, r5, #28
 800e3fe:	d5c1      	bpl.n	800e384 <_strtod_l+0x84>
 800e400:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800e404:	e7be      	b.n	800e384 <_strtod_l+0x84>
 800e406:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800e40a:	e7f7      	b.n	800e3fc <_strtod_l+0xfc>
 800e40c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800e410:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800e412:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800e416:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800e41a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e41e:	e7ed      	b.n	800e3fc <_strtod_l+0xfc>
 800e420:	f8df b184 	ldr.w	fp, [pc, #388]	; 800e5a8 <_strtod_l+0x2a8>
 800e424:	f04f 0a00 	mov.w	sl, #0
 800e428:	e7e8      	b.n	800e3fc <_strtod_l+0xfc>
 800e42a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800e42e:	f04f 3aff 	mov.w	sl, #4294967295
 800e432:	e7e3      	b.n	800e3fc <_strtod_l+0xfc>
 800e434:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e436:	1c5a      	adds	r2, r3, #1
 800e438:	921d      	str	r2, [sp, #116]	; 0x74
 800e43a:	785b      	ldrb	r3, [r3, #1]
 800e43c:	2b30      	cmp	r3, #48	; 0x30
 800e43e:	d0f9      	beq.n	800e434 <_strtod_l+0x134>
 800e440:	2b00      	cmp	r3, #0
 800e442:	d09f      	beq.n	800e384 <_strtod_l+0x84>
 800e444:	2301      	movs	r3, #1
 800e446:	f04f 0900 	mov.w	r9, #0
 800e44a:	9304      	str	r3, [sp, #16]
 800e44c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e44e:	930a      	str	r3, [sp, #40]	; 0x28
 800e450:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800e454:	464f      	mov	r7, r9
 800e456:	220a      	movs	r2, #10
 800e458:	981d      	ldr	r0, [sp, #116]	; 0x74
 800e45a:	7806      	ldrb	r6, [r0, #0]
 800e45c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800e460:	b2d9      	uxtb	r1, r3
 800e462:	2909      	cmp	r1, #9
 800e464:	d92a      	bls.n	800e4bc <_strtod_l+0x1bc>
 800e466:	9907      	ldr	r1, [sp, #28]
 800e468:	462a      	mov	r2, r5
 800e46a:	f003 f9fc 	bl	8011866 <strncmp>
 800e46e:	b398      	cbz	r0, 800e4d8 <_strtod_l+0x1d8>
 800e470:	2000      	movs	r0, #0
 800e472:	4633      	mov	r3, r6
 800e474:	463d      	mov	r5, r7
 800e476:	9007      	str	r0, [sp, #28]
 800e478:	4602      	mov	r2, r0
 800e47a:	2b65      	cmp	r3, #101	; 0x65
 800e47c:	d001      	beq.n	800e482 <_strtod_l+0x182>
 800e47e:	2b45      	cmp	r3, #69	; 0x45
 800e480:	d118      	bne.n	800e4b4 <_strtod_l+0x1b4>
 800e482:	b91d      	cbnz	r5, 800e48c <_strtod_l+0x18c>
 800e484:	9b04      	ldr	r3, [sp, #16]
 800e486:	4303      	orrs	r3, r0
 800e488:	d098      	beq.n	800e3bc <_strtod_l+0xbc>
 800e48a:	2500      	movs	r5, #0
 800e48c:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800e490:	f108 0301 	add.w	r3, r8, #1
 800e494:	931d      	str	r3, [sp, #116]	; 0x74
 800e496:	f898 3001 	ldrb.w	r3, [r8, #1]
 800e49a:	2b2b      	cmp	r3, #43	; 0x2b
 800e49c:	d075      	beq.n	800e58a <_strtod_l+0x28a>
 800e49e:	2b2d      	cmp	r3, #45	; 0x2d
 800e4a0:	d07b      	beq.n	800e59a <_strtod_l+0x29a>
 800e4a2:	f04f 0c00 	mov.w	ip, #0
 800e4a6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800e4aa:	2909      	cmp	r1, #9
 800e4ac:	f240 8082 	bls.w	800e5b4 <_strtod_l+0x2b4>
 800e4b0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800e4b4:	2600      	movs	r6, #0
 800e4b6:	e09d      	b.n	800e5f4 <_strtod_l+0x2f4>
 800e4b8:	2300      	movs	r3, #0
 800e4ba:	e7c4      	b.n	800e446 <_strtod_l+0x146>
 800e4bc:	2f08      	cmp	r7, #8
 800e4be:	bfd8      	it	le
 800e4c0:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800e4c2:	f100 0001 	add.w	r0, r0, #1
 800e4c6:	bfda      	itte	le
 800e4c8:	fb02 3301 	mlale	r3, r2, r1, r3
 800e4cc:	9309      	strle	r3, [sp, #36]	; 0x24
 800e4ce:	fb02 3909 	mlagt	r9, r2, r9, r3
 800e4d2:	3701      	adds	r7, #1
 800e4d4:	901d      	str	r0, [sp, #116]	; 0x74
 800e4d6:	e7bf      	b.n	800e458 <_strtod_l+0x158>
 800e4d8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e4da:	195a      	adds	r2, r3, r5
 800e4dc:	921d      	str	r2, [sp, #116]	; 0x74
 800e4de:	5d5b      	ldrb	r3, [r3, r5]
 800e4e0:	2f00      	cmp	r7, #0
 800e4e2:	d037      	beq.n	800e554 <_strtod_l+0x254>
 800e4e4:	9007      	str	r0, [sp, #28]
 800e4e6:	463d      	mov	r5, r7
 800e4e8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800e4ec:	2a09      	cmp	r2, #9
 800e4ee:	d912      	bls.n	800e516 <_strtod_l+0x216>
 800e4f0:	2201      	movs	r2, #1
 800e4f2:	e7c2      	b.n	800e47a <_strtod_l+0x17a>
 800e4f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e4f6:	1c5a      	adds	r2, r3, #1
 800e4f8:	921d      	str	r2, [sp, #116]	; 0x74
 800e4fa:	785b      	ldrb	r3, [r3, #1]
 800e4fc:	3001      	adds	r0, #1
 800e4fe:	2b30      	cmp	r3, #48	; 0x30
 800e500:	d0f8      	beq.n	800e4f4 <_strtod_l+0x1f4>
 800e502:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800e506:	2a08      	cmp	r2, #8
 800e508:	f200 84db 	bhi.w	800eec2 <_strtod_l+0xbc2>
 800e50c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800e50e:	9007      	str	r0, [sp, #28]
 800e510:	2000      	movs	r0, #0
 800e512:	920a      	str	r2, [sp, #40]	; 0x28
 800e514:	4605      	mov	r5, r0
 800e516:	3b30      	subs	r3, #48	; 0x30
 800e518:	f100 0201 	add.w	r2, r0, #1
 800e51c:	d014      	beq.n	800e548 <_strtod_l+0x248>
 800e51e:	9907      	ldr	r1, [sp, #28]
 800e520:	4411      	add	r1, r2
 800e522:	9107      	str	r1, [sp, #28]
 800e524:	462a      	mov	r2, r5
 800e526:	eb00 0e05 	add.w	lr, r0, r5
 800e52a:	210a      	movs	r1, #10
 800e52c:	4572      	cmp	r2, lr
 800e52e:	d113      	bne.n	800e558 <_strtod_l+0x258>
 800e530:	182a      	adds	r2, r5, r0
 800e532:	2a08      	cmp	r2, #8
 800e534:	f105 0501 	add.w	r5, r5, #1
 800e538:	4405      	add	r5, r0
 800e53a:	dc1c      	bgt.n	800e576 <_strtod_l+0x276>
 800e53c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e53e:	220a      	movs	r2, #10
 800e540:	fb02 3301 	mla	r3, r2, r1, r3
 800e544:	9309      	str	r3, [sp, #36]	; 0x24
 800e546:	2200      	movs	r2, #0
 800e548:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e54a:	1c59      	adds	r1, r3, #1
 800e54c:	911d      	str	r1, [sp, #116]	; 0x74
 800e54e:	785b      	ldrb	r3, [r3, #1]
 800e550:	4610      	mov	r0, r2
 800e552:	e7c9      	b.n	800e4e8 <_strtod_l+0x1e8>
 800e554:	4638      	mov	r0, r7
 800e556:	e7d2      	b.n	800e4fe <_strtod_l+0x1fe>
 800e558:	2a08      	cmp	r2, #8
 800e55a:	dc04      	bgt.n	800e566 <_strtod_l+0x266>
 800e55c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800e55e:	434e      	muls	r6, r1
 800e560:	9609      	str	r6, [sp, #36]	; 0x24
 800e562:	3201      	adds	r2, #1
 800e564:	e7e2      	b.n	800e52c <_strtod_l+0x22c>
 800e566:	f102 0c01 	add.w	ip, r2, #1
 800e56a:	f1bc 0f10 	cmp.w	ip, #16
 800e56e:	bfd8      	it	le
 800e570:	fb01 f909 	mulle.w	r9, r1, r9
 800e574:	e7f5      	b.n	800e562 <_strtod_l+0x262>
 800e576:	2d10      	cmp	r5, #16
 800e578:	bfdc      	itt	le
 800e57a:	220a      	movle	r2, #10
 800e57c:	fb02 3909 	mlale	r9, r2, r9, r3
 800e580:	e7e1      	b.n	800e546 <_strtod_l+0x246>
 800e582:	2300      	movs	r3, #0
 800e584:	9307      	str	r3, [sp, #28]
 800e586:	2201      	movs	r2, #1
 800e588:	e77c      	b.n	800e484 <_strtod_l+0x184>
 800e58a:	f04f 0c00 	mov.w	ip, #0
 800e58e:	f108 0302 	add.w	r3, r8, #2
 800e592:	931d      	str	r3, [sp, #116]	; 0x74
 800e594:	f898 3002 	ldrb.w	r3, [r8, #2]
 800e598:	e785      	b.n	800e4a6 <_strtod_l+0x1a6>
 800e59a:	f04f 0c01 	mov.w	ip, #1
 800e59e:	e7f6      	b.n	800e58e <_strtod_l+0x28e>
 800e5a0:	08013584 	.word	0x08013584
 800e5a4:	080132d0 	.word	0x080132d0
 800e5a8:	7ff00000 	.word	0x7ff00000
 800e5ac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e5ae:	1c59      	adds	r1, r3, #1
 800e5b0:	911d      	str	r1, [sp, #116]	; 0x74
 800e5b2:	785b      	ldrb	r3, [r3, #1]
 800e5b4:	2b30      	cmp	r3, #48	; 0x30
 800e5b6:	d0f9      	beq.n	800e5ac <_strtod_l+0x2ac>
 800e5b8:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800e5bc:	2908      	cmp	r1, #8
 800e5be:	f63f af79 	bhi.w	800e4b4 <_strtod_l+0x1b4>
 800e5c2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800e5c6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e5c8:	9308      	str	r3, [sp, #32]
 800e5ca:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e5cc:	1c59      	adds	r1, r3, #1
 800e5ce:	911d      	str	r1, [sp, #116]	; 0x74
 800e5d0:	785b      	ldrb	r3, [r3, #1]
 800e5d2:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800e5d6:	2e09      	cmp	r6, #9
 800e5d8:	d937      	bls.n	800e64a <_strtod_l+0x34a>
 800e5da:	9e08      	ldr	r6, [sp, #32]
 800e5dc:	1b89      	subs	r1, r1, r6
 800e5de:	2908      	cmp	r1, #8
 800e5e0:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800e5e4:	dc02      	bgt.n	800e5ec <_strtod_l+0x2ec>
 800e5e6:	4576      	cmp	r6, lr
 800e5e8:	bfa8      	it	ge
 800e5ea:	4676      	movge	r6, lr
 800e5ec:	f1bc 0f00 	cmp.w	ip, #0
 800e5f0:	d000      	beq.n	800e5f4 <_strtod_l+0x2f4>
 800e5f2:	4276      	negs	r6, r6
 800e5f4:	2d00      	cmp	r5, #0
 800e5f6:	d14f      	bne.n	800e698 <_strtod_l+0x398>
 800e5f8:	9904      	ldr	r1, [sp, #16]
 800e5fa:	4301      	orrs	r1, r0
 800e5fc:	f47f aec2 	bne.w	800e384 <_strtod_l+0x84>
 800e600:	2a00      	cmp	r2, #0
 800e602:	f47f aedb 	bne.w	800e3bc <_strtod_l+0xbc>
 800e606:	2b69      	cmp	r3, #105	; 0x69
 800e608:	d027      	beq.n	800e65a <_strtod_l+0x35a>
 800e60a:	dc24      	bgt.n	800e656 <_strtod_l+0x356>
 800e60c:	2b49      	cmp	r3, #73	; 0x49
 800e60e:	d024      	beq.n	800e65a <_strtod_l+0x35a>
 800e610:	2b4e      	cmp	r3, #78	; 0x4e
 800e612:	f47f aed3 	bne.w	800e3bc <_strtod_l+0xbc>
 800e616:	499e      	ldr	r1, [pc, #632]	; (800e890 <_strtod_l+0x590>)
 800e618:	a81d      	add	r0, sp, #116	; 0x74
 800e61a:	f002 f8c3 	bl	80107a4 <__match>
 800e61e:	2800      	cmp	r0, #0
 800e620:	f43f aecc 	beq.w	800e3bc <_strtod_l+0xbc>
 800e624:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e626:	781b      	ldrb	r3, [r3, #0]
 800e628:	2b28      	cmp	r3, #40	; 0x28
 800e62a:	d12d      	bne.n	800e688 <_strtod_l+0x388>
 800e62c:	4999      	ldr	r1, [pc, #612]	; (800e894 <_strtod_l+0x594>)
 800e62e:	aa20      	add	r2, sp, #128	; 0x80
 800e630:	a81d      	add	r0, sp, #116	; 0x74
 800e632:	f002 f8cb 	bl	80107cc <__hexnan>
 800e636:	2805      	cmp	r0, #5
 800e638:	d126      	bne.n	800e688 <_strtod_l+0x388>
 800e63a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e63c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800e640:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800e644:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800e648:	e69c      	b.n	800e384 <_strtod_l+0x84>
 800e64a:	210a      	movs	r1, #10
 800e64c:	fb01 3e0e 	mla	lr, r1, lr, r3
 800e650:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800e654:	e7b9      	b.n	800e5ca <_strtod_l+0x2ca>
 800e656:	2b6e      	cmp	r3, #110	; 0x6e
 800e658:	e7db      	b.n	800e612 <_strtod_l+0x312>
 800e65a:	498f      	ldr	r1, [pc, #572]	; (800e898 <_strtod_l+0x598>)
 800e65c:	a81d      	add	r0, sp, #116	; 0x74
 800e65e:	f002 f8a1 	bl	80107a4 <__match>
 800e662:	2800      	cmp	r0, #0
 800e664:	f43f aeaa 	beq.w	800e3bc <_strtod_l+0xbc>
 800e668:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e66a:	498c      	ldr	r1, [pc, #560]	; (800e89c <_strtod_l+0x59c>)
 800e66c:	3b01      	subs	r3, #1
 800e66e:	a81d      	add	r0, sp, #116	; 0x74
 800e670:	931d      	str	r3, [sp, #116]	; 0x74
 800e672:	f002 f897 	bl	80107a4 <__match>
 800e676:	b910      	cbnz	r0, 800e67e <_strtod_l+0x37e>
 800e678:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e67a:	3301      	adds	r3, #1
 800e67c:	931d      	str	r3, [sp, #116]	; 0x74
 800e67e:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800e8ac <_strtod_l+0x5ac>
 800e682:	f04f 0a00 	mov.w	sl, #0
 800e686:	e67d      	b.n	800e384 <_strtod_l+0x84>
 800e688:	4885      	ldr	r0, [pc, #532]	; (800e8a0 <_strtod_l+0x5a0>)
 800e68a:	f003 f891 	bl	80117b0 <nan>
 800e68e:	ed8d 0b04 	vstr	d0, [sp, #16]
 800e692:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800e696:	e675      	b.n	800e384 <_strtod_l+0x84>
 800e698:	9b07      	ldr	r3, [sp, #28]
 800e69a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e69c:	1af3      	subs	r3, r6, r3
 800e69e:	2f00      	cmp	r7, #0
 800e6a0:	bf08      	it	eq
 800e6a2:	462f      	moveq	r7, r5
 800e6a4:	2d10      	cmp	r5, #16
 800e6a6:	9308      	str	r3, [sp, #32]
 800e6a8:	46a8      	mov	r8, r5
 800e6aa:	bfa8      	it	ge
 800e6ac:	f04f 0810 	movge.w	r8, #16
 800e6b0:	f7f1 ff50 	bl	8000554 <__aeabi_ui2d>
 800e6b4:	2d09      	cmp	r5, #9
 800e6b6:	4682      	mov	sl, r0
 800e6b8:	468b      	mov	fp, r1
 800e6ba:	dd13      	ble.n	800e6e4 <_strtod_l+0x3e4>
 800e6bc:	4b79      	ldr	r3, [pc, #484]	; (800e8a4 <_strtod_l+0x5a4>)
 800e6be:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800e6c2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800e6c6:	f7f1 ffbf 	bl	8000648 <__aeabi_dmul>
 800e6ca:	4682      	mov	sl, r0
 800e6cc:	4648      	mov	r0, r9
 800e6ce:	468b      	mov	fp, r1
 800e6d0:	f7f1 ff40 	bl	8000554 <__aeabi_ui2d>
 800e6d4:	4602      	mov	r2, r0
 800e6d6:	460b      	mov	r3, r1
 800e6d8:	4650      	mov	r0, sl
 800e6da:	4659      	mov	r1, fp
 800e6dc:	f7f1 fdfe 	bl	80002dc <__adddf3>
 800e6e0:	4682      	mov	sl, r0
 800e6e2:	468b      	mov	fp, r1
 800e6e4:	2d0f      	cmp	r5, #15
 800e6e6:	dc38      	bgt.n	800e75a <_strtod_l+0x45a>
 800e6e8:	9b08      	ldr	r3, [sp, #32]
 800e6ea:	2b00      	cmp	r3, #0
 800e6ec:	f43f ae4a 	beq.w	800e384 <_strtod_l+0x84>
 800e6f0:	dd24      	ble.n	800e73c <_strtod_l+0x43c>
 800e6f2:	2b16      	cmp	r3, #22
 800e6f4:	dc0b      	bgt.n	800e70e <_strtod_l+0x40e>
 800e6f6:	4d6b      	ldr	r5, [pc, #428]	; (800e8a4 <_strtod_l+0x5a4>)
 800e6f8:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800e6fc:	e9d5 0100 	ldrd	r0, r1, [r5]
 800e700:	4652      	mov	r2, sl
 800e702:	465b      	mov	r3, fp
 800e704:	f7f1 ffa0 	bl	8000648 <__aeabi_dmul>
 800e708:	4682      	mov	sl, r0
 800e70a:	468b      	mov	fp, r1
 800e70c:	e63a      	b.n	800e384 <_strtod_l+0x84>
 800e70e:	9a08      	ldr	r2, [sp, #32]
 800e710:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800e714:	4293      	cmp	r3, r2
 800e716:	db20      	blt.n	800e75a <_strtod_l+0x45a>
 800e718:	4c62      	ldr	r4, [pc, #392]	; (800e8a4 <_strtod_l+0x5a4>)
 800e71a:	f1c5 050f 	rsb	r5, r5, #15
 800e71e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e722:	4652      	mov	r2, sl
 800e724:	465b      	mov	r3, fp
 800e726:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e72a:	f7f1 ff8d 	bl	8000648 <__aeabi_dmul>
 800e72e:	9b08      	ldr	r3, [sp, #32]
 800e730:	1b5d      	subs	r5, r3, r5
 800e732:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e736:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e73a:	e7e3      	b.n	800e704 <_strtod_l+0x404>
 800e73c:	9b08      	ldr	r3, [sp, #32]
 800e73e:	3316      	adds	r3, #22
 800e740:	db0b      	blt.n	800e75a <_strtod_l+0x45a>
 800e742:	9b07      	ldr	r3, [sp, #28]
 800e744:	4a57      	ldr	r2, [pc, #348]	; (800e8a4 <_strtod_l+0x5a4>)
 800e746:	1b9e      	subs	r6, r3, r6
 800e748:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800e74c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e750:	4650      	mov	r0, sl
 800e752:	4659      	mov	r1, fp
 800e754:	f7f2 f8a2 	bl	800089c <__aeabi_ddiv>
 800e758:	e7d6      	b.n	800e708 <_strtod_l+0x408>
 800e75a:	9b08      	ldr	r3, [sp, #32]
 800e75c:	eba5 0808 	sub.w	r8, r5, r8
 800e760:	4498      	add	r8, r3
 800e762:	f1b8 0f00 	cmp.w	r8, #0
 800e766:	dd71      	ble.n	800e84c <_strtod_l+0x54c>
 800e768:	f018 030f 	ands.w	r3, r8, #15
 800e76c:	d00a      	beq.n	800e784 <_strtod_l+0x484>
 800e76e:	494d      	ldr	r1, [pc, #308]	; (800e8a4 <_strtod_l+0x5a4>)
 800e770:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e774:	4652      	mov	r2, sl
 800e776:	465b      	mov	r3, fp
 800e778:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e77c:	f7f1 ff64 	bl	8000648 <__aeabi_dmul>
 800e780:	4682      	mov	sl, r0
 800e782:	468b      	mov	fp, r1
 800e784:	f038 080f 	bics.w	r8, r8, #15
 800e788:	d04d      	beq.n	800e826 <_strtod_l+0x526>
 800e78a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800e78e:	dd22      	ble.n	800e7d6 <_strtod_l+0x4d6>
 800e790:	2500      	movs	r5, #0
 800e792:	462e      	mov	r6, r5
 800e794:	9509      	str	r5, [sp, #36]	; 0x24
 800e796:	9507      	str	r5, [sp, #28]
 800e798:	2322      	movs	r3, #34	; 0x22
 800e79a:	f8df b110 	ldr.w	fp, [pc, #272]	; 800e8ac <_strtod_l+0x5ac>
 800e79e:	6023      	str	r3, [r4, #0]
 800e7a0:	f04f 0a00 	mov.w	sl, #0
 800e7a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e7a6:	2b00      	cmp	r3, #0
 800e7a8:	f43f adec 	beq.w	800e384 <_strtod_l+0x84>
 800e7ac:	991e      	ldr	r1, [sp, #120]	; 0x78
 800e7ae:	4620      	mov	r0, r4
 800e7b0:	f002 f96e 	bl	8010a90 <_Bfree>
 800e7b4:	9907      	ldr	r1, [sp, #28]
 800e7b6:	4620      	mov	r0, r4
 800e7b8:	f002 f96a 	bl	8010a90 <_Bfree>
 800e7bc:	4631      	mov	r1, r6
 800e7be:	4620      	mov	r0, r4
 800e7c0:	f002 f966 	bl	8010a90 <_Bfree>
 800e7c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e7c6:	4620      	mov	r0, r4
 800e7c8:	f002 f962 	bl	8010a90 <_Bfree>
 800e7cc:	4629      	mov	r1, r5
 800e7ce:	4620      	mov	r0, r4
 800e7d0:	f002 f95e 	bl	8010a90 <_Bfree>
 800e7d4:	e5d6      	b.n	800e384 <_strtod_l+0x84>
 800e7d6:	2300      	movs	r3, #0
 800e7d8:	ea4f 1828 	mov.w	r8, r8, asr #4
 800e7dc:	4650      	mov	r0, sl
 800e7de:	4659      	mov	r1, fp
 800e7e0:	4699      	mov	r9, r3
 800e7e2:	f1b8 0f01 	cmp.w	r8, #1
 800e7e6:	dc21      	bgt.n	800e82c <_strtod_l+0x52c>
 800e7e8:	b10b      	cbz	r3, 800e7ee <_strtod_l+0x4ee>
 800e7ea:	4682      	mov	sl, r0
 800e7ec:	468b      	mov	fp, r1
 800e7ee:	4b2e      	ldr	r3, [pc, #184]	; (800e8a8 <_strtod_l+0x5a8>)
 800e7f0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800e7f4:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800e7f8:	4652      	mov	r2, sl
 800e7fa:	465b      	mov	r3, fp
 800e7fc:	e9d9 0100 	ldrd	r0, r1, [r9]
 800e800:	f7f1 ff22 	bl	8000648 <__aeabi_dmul>
 800e804:	4b29      	ldr	r3, [pc, #164]	; (800e8ac <_strtod_l+0x5ac>)
 800e806:	460a      	mov	r2, r1
 800e808:	400b      	ands	r3, r1
 800e80a:	4929      	ldr	r1, [pc, #164]	; (800e8b0 <_strtod_l+0x5b0>)
 800e80c:	428b      	cmp	r3, r1
 800e80e:	4682      	mov	sl, r0
 800e810:	d8be      	bhi.n	800e790 <_strtod_l+0x490>
 800e812:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800e816:	428b      	cmp	r3, r1
 800e818:	bf86      	itte	hi
 800e81a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800e8b4 <_strtod_l+0x5b4>
 800e81e:	f04f 3aff 	movhi.w	sl, #4294967295
 800e822:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800e826:	2300      	movs	r3, #0
 800e828:	9304      	str	r3, [sp, #16]
 800e82a:	e081      	b.n	800e930 <_strtod_l+0x630>
 800e82c:	f018 0f01 	tst.w	r8, #1
 800e830:	d007      	beq.n	800e842 <_strtod_l+0x542>
 800e832:	4b1d      	ldr	r3, [pc, #116]	; (800e8a8 <_strtod_l+0x5a8>)
 800e834:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800e838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e83c:	f7f1 ff04 	bl	8000648 <__aeabi_dmul>
 800e840:	2301      	movs	r3, #1
 800e842:	f109 0901 	add.w	r9, r9, #1
 800e846:	ea4f 0868 	mov.w	r8, r8, asr #1
 800e84a:	e7ca      	b.n	800e7e2 <_strtod_l+0x4e2>
 800e84c:	d0eb      	beq.n	800e826 <_strtod_l+0x526>
 800e84e:	f1c8 0800 	rsb	r8, r8, #0
 800e852:	f018 020f 	ands.w	r2, r8, #15
 800e856:	d00a      	beq.n	800e86e <_strtod_l+0x56e>
 800e858:	4b12      	ldr	r3, [pc, #72]	; (800e8a4 <_strtod_l+0x5a4>)
 800e85a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e85e:	4650      	mov	r0, sl
 800e860:	4659      	mov	r1, fp
 800e862:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e866:	f7f2 f819 	bl	800089c <__aeabi_ddiv>
 800e86a:	4682      	mov	sl, r0
 800e86c:	468b      	mov	fp, r1
 800e86e:	ea5f 1828 	movs.w	r8, r8, asr #4
 800e872:	d0d8      	beq.n	800e826 <_strtod_l+0x526>
 800e874:	f1b8 0f1f 	cmp.w	r8, #31
 800e878:	dd1e      	ble.n	800e8b8 <_strtod_l+0x5b8>
 800e87a:	2500      	movs	r5, #0
 800e87c:	462e      	mov	r6, r5
 800e87e:	9509      	str	r5, [sp, #36]	; 0x24
 800e880:	9507      	str	r5, [sp, #28]
 800e882:	2322      	movs	r3, #34	; 0x22
 800e884:	f04f 0a00 	mov.w	sl, #0
 800e888:	f04f 0b00 	mov.w	fp, #0
 800e88c:	6023      	str	r3, [r4, #0]
 800e88e:	e789      	b.n	800e7a4 <_strtod_l+0x4a4>
 800e890:	080132a9 	.word	0x080132a9
 800e894:	080132e4 	.word	0x080132e4
 800e898:	080132a1 	.word	0x080132a1
 800e89c:	08013424 	.word	0x08013424
 800e8a0:	08013740 	.word	0x08013740
 800e8a4:	08013620 	.word	0x08013620
 800e8a8:	080135f8 	.word	0x080135f8
 800e8ac:	7ff00000 	.word	0x7ff00000
 800e8b0:	7ca00000 	.word	0x7ca00000
 800e8b4:	7fefffff 	.word	0x7fefffff
 800e8b8:	f018 0310 	ands.w	r3, r8, #16
 800e8bc:	bf18      	it	ne
 800e8be:	236a      	movne	r3, #106	; 0x6a
 800e8c0:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 800ec78 <_strtod_l+0x978>
 800e8c4:	9304      	str	r3, [sp, #16]
 800e8c6:	4650      	mov	r0, sl
 800e8c8:	4659      	mov	r1, fp
 800e8ca:	2300      	movs	r3, #0
 800e8cc:	f018 0f01 	tst.w	r8, #1
 800e8d0:	d004      	beq.n	800e8dc <_strtod_l+0x5dc>
 800e8d2:	e9d9 2300 	ldrd	r2, r3, [r9]
 800e8d6:	f7f1 feb7 	bl	8000648 <__aeabi_dmul>
 800e8da:	2301      	movs	r3, #1
 800e8dc:	ea5f 0868 	movs.w	r8, r8, asr #1
 800e8e0:	f109 0908 	add.w	r9, r9, #8
 800e8e4:	d1f2      	bne.n	800e8cc <_strtod_l+0x5cc>
 800e8e6:	b10b      	cbz	r3, 800e8ec <_strtod_l+0x5ec>
 800e8e8:	4682      	mov	sl, r0
 800e8ea:	468b      	mov	fp, r1
 800e8ec:	9b04      	ldr	r3, [sp, #16]
 800e8ee:	b1bb      	cbz	r3, 800e920 <_strtod_l+0x620>
 800e8f0:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800e8f4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	4659      	mov	r1, fp
 800e8fc:	dd10      	ble.n	800e920 <_strtod_l+0x620>
 800e8fe:	2b1f      	cmp	r3, #31
 800e900:	f340 8128 	ble.w	800eb54 <_strtod_l+0x854>
 800e904:	2b34      	cmp	r3, #52	; 0x34
 800e906:	bfde      	ittt	le
 800e908:	3b20      	suble	r3, #32
 800e90a:	f04f 32ff 	movle.w	r2, #4294967295
 800e90e:	fa02 f303 	lslle.w	r3, r2, r3
 800e912:	f04f 0a00 	mov.w	sl, #0
 800e916:	bfcc      	ite	gt
 800e918:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800e91c:	ea03 0b01 	andle.w	fp, r3, r1
 800e920:	2200      	movs	r2, #0
 800e922:	2300      	movs	r3, #0
 800e924:	4650      	mov	r0, sl
 800e926:	4659      	mov	r1, fp
 800e928:	f7f2 f8f6 	bl	8000b18 <__aeabi_dcmpeq>
 800e92c:	2800      	cmp	r0, #0
 800e92e:	d1a4      	bne.n	800e87a <_strtod_l+0x57a>
 800e930:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e932:	9300      	str	r3, [sp, #0]
 800e934:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e936:	462b      	mov	r3, r5
 800e938:	463a      	mov	r2, r7
 800e93a:	4620      	mov	r0, r4
 800e93c:	f002 f914 	bl	8010b68 <__s2b>
 800e940:	9009      	str	r0, [sp, #36]	; 0x24
 800e942:	2800      	cmp	r0, #0
 800e944:	f43f af24 	beq.w	800e790 <_strtod_l+0x490>
 800e948:	9b07      	ldr	r3, [sp, #28]
 800e94a:	1b9e      	subs	r6, r3, r6
 800e94c:	9b08      	ldr	r3, [sp, #32]
 800e94e:	2b00      	cmp	r3, #0
 800e950:	bfb4      	ite	lt
 800e952:	4633      	movlt	r3, r6
 800e954:	2300      	movge	r3, #0
 800e956:	9310      	str	r3, [sp, #64]	; 0x40
 800e958:	9b08      	ldr	r3, [sp, #32]
 800e95a:	2500      	movs	r5, #0
 800e95c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800e960:	9318      	str	r3, [sp, #96]	; 0x60
 800e962:	462e      	mov	r6, r5
 800e964:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e966:	4620      	mov	r0, r4
 800e968:	6859      	ldr	r1, [r3, #4]
 800e96a:	f002 f851 	bl	8010a10 <_Balloc>
 800e96e:	9007      	str	r0, [sp, #28]
 800e970:	2800      	cmp	r0, #0
 800e972:	f43f af11 	beq.w	800e798 <_strtod_l+0x498>
 800e976:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e978:	691a      	ldr	r2, [r3, #16]
 800e97a:	3202      	adds	r2, #2
 800e97c:	f103 010c 	add.w	r1, r3, #12
 800e980:	0092      	lsls	r2, r2, #2
 800e982:	300c      	adds	r0, #12
 800e984:	f7fe ff92 	bl	800d8ac <memcpy>
 800e988:	ec4b ab10 	vmov	d0, sl, fp
 800e98c:	aa20      	add	r2, sp, #128	; 0x80
 800e98e:	a91f      	add	r1, sp, #124	; 0x7c
 800e990:	4620      	mov	r0, r4
 800e992:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800e996:	f002 fc23 	bl	80111e0 <__d2b>
 800e99a:	901e      	str	r0, [sp, #120]	; 0x78
 800e99c:	2800      	cmp	r0, #0
 800e99e:	f43f aefb 	beq.w	800e798 <_strtod_l+0x498>
 800e9a2:	2101      	movs	r1, #1
 800e9a4:	4620      	mov	r0, r4
 800e9a6:	f002 f979 	bl	8010c9c <__i2b>
 800e9aa:	4606      	mov	r6, r0
 800e9ac:	2800      	cmp	r0, #0
 800e9ae:	f43f aef3 	beq.w	800e798 <_strtod_l+0x498>
 800e9b2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e9b4:	9904      	ldr	r1, [sp, #16]
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	bfab      	itete	ge
 800e9ba:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800e9bc:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800e9be:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 800e9c0:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800e9c4:	bfac      	ite	ge
 800e9c6:	eb03 0902 	addge.w	r9, r3, r2
 800e9ca:	1ad7      	sublt	r7, r2, r3
 800e9cc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800e9ce:	eba3 0801 	sub.w	r8, r3, r1
 800e9d2:	4490      	add	r8, r2
 800e9d4:	4ba3      	ldr	r3, [pc, #652]	; (800ec64 <_strtod_l+0x964>)
 800e9d6:	f108 38ff 	add.w	r8, r8, #4294967295
 800e9da:	4598      	cmp	r8, r3
 800e9dc:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800e9e0:	f280 80cc 	bge.w	800eb7c <_strtod_l+0x87c>
 800e9e4:	eba3 0308 	sub.w	r3, r3, r8
 800e9e8:	2b1f      	cmp	r3, #31
 800e9ea:	eba2 0203 	sub.w	r2, r2, r3
 800e9ee:	f04f 0101 	mov.w	r1, #1
 800e9f2:	f300 80b6 	bgt.w	800eb62 <_strtod_l+0x862>
 800e9f6:	fa01 f303 	lsl.w	r3, r1, r3
 800e9fa:	9311      	str	r3, [sp, #68]	; 0x44
 800e9fc:	2300      	movs	r3, #0
 800e9fe:	930c      	str	r3, [sp, #48]	; 0x30
 800ea00:	eb09 0802 	add.w	r8, r9, r2
 800ea04:	9b04      	ldr	r3, [sp, #16]
 800ea06:	45c1      	cmp	r9, r8
 800ea08:	4417      	add	r7, r2
 800ea0a:	441f      	add	r7, r3
 800ea0c:	464b      	mov	r3, r9
 800ea0e:	bfa8      	it	ge
 800ea10:	4643      	movge	r3, r8
 800ea12:	42bb      	cmp	r3, r7
 800ea14:	bfa8      	it	ge
 800ea16:	463b      	movge	r3, r7
 800ea18:	2b00      	cmp	r3, #0
 800ea1a:	bfc2      	ittt	gt
 800ea1c:	eba8 0803 	subgt.w	r8, r8, r3
 800ea20:	1aff      	subgt	r7, r7, r3
 800ea22:	eba9 0903 	subgt.w	r9, r9, r3
 800ea26:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	dd17      	ble.n	800ea5c <_strtod_l+0x75c>
 800ea2c:	4631      	mov	r1, r6
 800ea2e:	461a      	mov	r2, r3
 800ea30:	4620      	mov	r0, r4
 800ea32:	f002 f9ef 	bl	8010e14 <__pow5mult>
 800ea36:	4606      	mov	r6, r0
 800ea38:	2800      	cmp	r0, #0
 800ea3a:	f43f aead 	beq.w	800e798 <_strtod_l+0x498>
 800ea3e:	4601      	mov	r1, r0
 800ea40:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800ea42:	4620      	mov	r0, r4
 800ea44:	f002 f940 	bl	8010cc8 <__multiply>
 800ea48:	900f      	str	r0, [sp, #60]	; 0x3c
 800ea4a:	2800      	cmp	r0, #0
 800ea4c:	f43f aea4 	beq.w	800e798 <_strtod_l+0x498>
 800ea50:	991e      	ldr	r1, [sp, #120]	; 0x78
 800ea52:	4620      	mov	r0, r4
 800ea54:	f002 f81c 	bl	8010a90 <_Bfree>
 800ea58:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ea5a:	931e      	str	r3, [sp, #120]	; 0x78
 800ea5c:	f1b8 0f00 	cmp.w	r8, #0
 800ea60:	f300 8091 	bgt.w	800eb86 <_strtod_l+0x886>
 800ea64:	9b08      	ldr	r3, [sp, #32]
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	dd08      	ble.n	800ea7c <_strtod_l+0x77c>
 800ea6a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800ea6c:	9907      	ldr	r1, [sp, #28]
 800ea6e:	4620      	mov	r0, r4
 800ea70:	f002 f9d0 	bl	8010e14 <__pow5mult>
 800ea74:	9007      	str	r0, [sp, #28]
 800ea76:	2800      	cmp	r0, #0
 800ea78:	f43f ae8e 	beq.w	800e798 <_strtod_l+0x498>
 800ea7c:	2f00      	cmp	r7, #0
 800ea7e:	dd08      	ble.n	800ea92 <_strtod_l+0x792>
 800ea80:	9907      	ldr	r1, [sp, #28]
 800ea82:	463a      	mov	r2, r7
 800ea84:	4620      	mov	r0, r4
 800ea86:	f002 fa1f 	bl	8010ec8 <__lshift>
 800ea8a:	9007      	str	r0, [sp, #28]
 800ea8c:	2800      	cmp	r0, #0
 800ea8e:	f43f ae83 	beq.w	800e798 <_strtod_l+0x498>
 800ea92:	f1b9 0f00 	cmp.w	r9, #0
 800ea96:	dd08      	ble.n	800eaaa <_strtod_l+0x7aa>
 800ea98:	4631      	mov	r1, r6
 800ea9a:	464a      	mov	r2, r9
 800ea9c:	4620      	mov	r0, r4
 800ea9e:	f002 fa13 	bl	8010ec8 <__lshift>
 800eaa2:	4606      	mov	r6, r0
 800eaa4:	2800      	cmp	r0, #0
 800eaa6:	f43f ae77 	beq.w	800e798 <_strtod_l+0x498>
 800eaaa:	9a07      	ldr	r2, [sp, #28]
 800eaac:	991e      	ldr	r1, [sp, #120]	; 0x78
 800eaae:	4620      	mov	r0, r4
 800eab0:	f002 fa92 	bl	8010fd8 <__mdiff>
 800eab4:	4605      	mov	r5, r0
 800eab6:	2800      	cmp	r0, #0
 800eab8:	f43f ae6e 	beq.w	800e798 <_strtod_l+0x498>
 800eabc:	68c3      	ldr	r3, [r0, #12]
 800eabe:	930f      	str	r3, [sp, #60]	; 0x3c
 800eac0:	2300      	movs	r3, #0
 800eac2:	60c3      	str	r3, [r0, #12]
 800eac4:	4631      	mov	r1, r6
 800eac6:	f002 fa6b 	bl	8010fa0 <__mcmp>
 800eaca:	2800      	cmp	r0, #0
 800eacc:	da65      	bge.n	800eb9a <_strtod_l+0x89a>
 800eace:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ead0:	ea53 030a 	orrs.w	r3, r3, sl
 800ead4:	f040 8087 	bne.w	800ebe6 <_strtod_l+0x8e6>
 800ead8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800eadc:	2b00      	cmp	r3, #0
 800eade:	f040 8082 	bne.w	800ebe6 <_strtod_l+0x8e6>
 800eae2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800eae6:	0d1b      	lsrs	r3, r3, #20
 800eae8:	051b      	lsls	r3, r3, #20
 800eaea:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800eaee:	d97a      	bls.n	800ebe6 <_strtod_l+0x8e6>
 800eaf0:	696b      	ldr	r3, [r5, #20]
 800eaf2:	b913      	cbnz	r3, 800eafa <_strtod_l+0x7fa>
 800eaf4:	692b      	ldr	r3, [r5, #16]
 800eaf6:	2b01      	cmp	r3, #1
 800eaf8:	dd75      	ble.n	800ebe6 <_strtod_l+0x8e6>
 800eafa:	4629      	mov	r1, r5
 800eafc:	2201      	movs	r2, #1
 800eafe:	4620      	mov	r0, r4
 800eb00:	f002 f9e2 	bl	8010ec8 <__lshift>
 800eb04:	4631      	mov	r1, r6
 800eb06:	4605      	mov	r5, r0
 800eb08:	f002 fa4a 	bl	8010fa0 <__mcmp>
 800eb0c:	2800      	cmp	r0, #0
 800eb0e:	dd6a      	ble.n	800ebe6 <_strtod_l+0x8e6>
 800eb10:	9904      	ldr	r1, [sp, #16]
 800eb12:	4a55      	ldr	r2, [pc, #340]	; (800ec68 <_strtod_l+0x968>)
 800eb14:	465b      	mov	r3, fp
 800eb16:	2900      	cmp	r1, #0
 800eb18:	f000 8085 	beq.w	800ec26 <_strtod_l+0x926>
 800eb1c:	ea02 010b 	and.w	r1, r2, fp
 800eb20:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800eb24:	dc7f      	bgt.n	800ec26 <_strtod_l+0x926>
 800eb26:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800eb2a:	f77f aeaa 	ble.w	800e882 <_strtod_l+0x582>
 800eb2e:	4a4f      	ldr	r2, [pc, #316]	; (800ec6c <_strtod_l+0x96c>)
 800eb30:	2300      	movs	r3, #0
 800eb32:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800eb36:	4650      	mov	r0, sl
 800eb38:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800eb3c:	4659      	mov	r1, fp
 800eb3e:	f7f1 fd83 	bl	8000648 <__aeabi_dmul>
 800eb42:	460b      	mov	r3, r1
 800eb44:	4303      	orrs	r3, r0
 800eb46:	bf08      	it	eq
 800eb48:	2322      	moveq	r3, #34	; 0x22
 800eb4a:	4682      	mov	sl, r0
 800eb4c:	468b      	mov	fp, r1
 800eb4e:	bf08      	it	eq
 800eb50:	6023      	streq	r3, [r4, #0]
 800eb52:	e62b      	b.n	800e7ac <_strtod_l+0x4ac>
 800eb54:	f04f 32ff 	mov.w	r2, #4294967295
 800eb58:	fa02 f303 	lsl.w	r3, r2, r3
 800eb5c:	ea03 0a0a 	and.w	sl, r3, sl
 800eb60:	e6de      	b.n	800e920 <_strtod_l+0x620>
 800eb62:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800eb66:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800eb6a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800eb6e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800eb72:	fa01 f308 	lsl.w	r3, r1, r8
 800eb76:	930c      	str	r3, [sp, #48]	; 0x30
 800eb78:	9111      	str	r1, [sp, #68]	; 0x44
 800eb7a:	e741      	b.n	800ea00 <_strtod_l+0x700>
 800eb7c:	2300      	movs	r3, #0
 800eb7e:	930c      	str	r3, [sp, #48]	; 0x30
 800eb80:	2301      	movs	r3, #1
 800eb82:	9311      	str	r3, [sp, #68]	; 0x44
 800eb84:	e73c      	b.n	800ea00 <_strtod_l+0x700>
 800eb86:	991e      	ldr	r1, [sp, #120]	; 0x78
 800eb88:	4642      	mov	r2, r8
 800eb8a:	4620      	mov	r0, r4
 800eb8c:	f002 f99c 	bl	8010ec8 <__lshift>
 800eb90:	901e      	str	r0, [sp, #120]	; 0x78
 800eb92:	2800      	cmp	r0, #0
 800eb94:	f47f af66 	bne.w	800ea64 <_strtod_l+0x764>
 800eb98:	e5fe      	b.n	800e798 <_strtod_l+0x498>
 800eb9a:	465f      	mov	r7, fp
 800eb9c:	d16e      	bne.n	800ec7c <_strtod_l+0x97c>
 800eb9e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800eba0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800eba4:	b342      	cbz	r2, 800ebf8 <_strtod_l+0x8f8>
 800eba6:	4a32      	ldr	r2, [pc, #200]	; (800ec70 <_strtod_l+0x970>)
 800eba8:	4293      	cmp	r3, r2
 800ebaa:	d128      	bne.n	800ebfe <_strtod_l+0x8fe>
 800ebac:	9b04      	ldr	r3, [sp, #16]
 800ebae:	4650      	mov	r0, sl
 800ebb0:	b1eb      	cbz	r3, 800ebee <_strtod_l+0x8ee>
 800ebb2:	4a2d      	ldr	r2, [pc, #180]	; (800ec68 <_strtod_l+0x968>)
 800ebb4:	403a      	ands	r2, r7
 800ebb6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800ebba:	f04f 31ff 	mov.w	r1, #4294967295
 800ebbe:	d819      	bhi.n	800ebf4 <_strtod_l+0x8f4>
 800ebc0:	0d12      	lsrs	r2, r2, #20
 800ebc2:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800ebc6:	fa01 f303 	lsl.w	r3, r1, r3
 800ebca:	4298      	cmp	r0, r3
 800ebcc:	d117      	bne.n	800ebfe <_strtod_l+0x8fe>
 800ebce:	4b29      	ldr	r3, [pc, #164]	; (800ec74 <_strtod_l+0x974>)
 800ebd0:	429f      	cmp	r7, r3
 800ebd2:	d102      	bne.n	800ebda <_strtod_l+0x8da>
 800ebd4:	3001      	adds	r0, #1
 800ebd6:	f43f addf 	beq.w	800e798 <_strtod_l+0x498>
 800ebda:	4b23      	ldr	r3, [pc, #140]	; (800ec68 <_strtod_l+0x968>)
 800ebdc:	403b      	ands	r3, r7
 800ebde:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800ebe2:	f04f 0a00 	mov.w	sl, #0
 800ebe6:	9b04      	ldr	r3, [sp, #16]
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	d1a0      	bne.n	800eb2e <_strtod_l+0x82e>
 800ebec:	e5de      	b.n	800e7ac <_strtod_l+0x4ac>
 800ebee:	f04f 33ff 	mov.w	r3, #4294967295
 800ebf2:	e7ea      	b.n	800ebca <_strtod_l+0x8ca>
 800ebf4:	460b      	mov	r3, r1
 800ebf6:	e7e8      	b.n	800ebca <_strtod_l+0x8ca>
 800ebf8:	ea53 030a 	orrs.w	r3, r3, sl
 800ebfc:	d088      	beq.n	800eb10 <_strtod_l+0x810>
 800ebfe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ec00:	b1db      	cbz	r3, 800ec3a <_strtod_l+0x93a>
 800ec02:	423b      	tst	r3, r7
 800ec04:	d0ef      	beq.n	800ebe6 <_strtod_l+0x8e6>
 800ec06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ec08:	9a04      	ldr	r2, [sp, #16]
 800ec0a:	4650      	mov	r0, sl
 800ec0c:	4659      	mov	r1, fp
 800ec0e:	b1c3      	cbz	r3, 800ec42 <_strtod_l+0x942>
 800ec10:	f7ff fb5a 	bl	800e2c8 <sulp>
 800ec14:	4602      	mov	r2, r0
 800ec16:	460b      	mov	r3, r1
 800ec18:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ec1c:	f7f1 fb5e 	bl	80002dc <__adddf3>
 800ec20:	4682      	mov	sl, r0
 800ec22:	468b      	mov	fp, r1
 800ec24:	e7df      	b.n	800ebe6 <_strtod_l+0x8e6>
 800ec26:	4013      	ands	r3, r2
 800ec28:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800ec2c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ec30:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ec34:	f04f 3aff 	mov.w	sl, #4294967295
 800ec38:	e7d5      	b.n	800ebe6 <_strtod_l+0x8e6>
 800ec3a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ec3c:	ea13 0f0a 	tst.w	r3, sl
 800ec40:	e7e0      	b.n	800ec04 <_strtod_l+0x904>
 800ec42:	f7ff fb41 	bl	800e2c8 <sulp>
 800ec46:	4602      	mov	r2, r0
 800ec48:	460b      	mov	r3, r1
 800ec4a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ec4e:	f7f1 fb43 	bl	80002d8 <__aeabi_dsub>
 800ec52:	2200      	movs	r2, #0
 800ec54:	2300      	movs	r3, #0
 800ec56:	4682      	mov	sl, r0
 800ec58:	468b      	mov	fp, r1
 800ec5a:	f7f1 ff5d 	bl	8000b18 <__aeabi_dcmpeq>
 800ec5e:	2800      	cmp	r0, #0
 800ec60:	d0c1      	beq.n	800ebe6 <_strtod_l+0x8e6>
 800ec62:	e60e      	b.n	800e882 <_strtod_l+0x582>
 800ec64:	fffffc02 	.word	0xfffffc02
 800ec68:	7ff00000 	.word	0x7ff00000
 800ec6c:	39500000 	.word	0x39500000
 800ec70:	000fffff 	.word	0x000fffff
 800ec74:	7fefffff 	.word	0x7fefffff
 800ec78:	080132f8 	.word	0x080132f8
 800ec7c:	4631      	mov	r1, r6
 800ec7e:	4628      	mov	r0, r5
 800ec80:	f002 fb0a 	bl	8011298 <__ratio>
 800ec84:	ec59 8b10 	vmov	r8, r9, d0
 800ec88:	ee10 0a10 	vmov	r0, s0
 800ec8c:	2200      	movs	r2, #0
 800ec8e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ec92:	4649      	mov	r1, r9
 800ec94:	f7f1 ff54 	bl	8000b40 <__aeabi_dcmple>
 800ec98:	2800      	cmp	r0, #0
 800ec9a:	d07c      	beq.n	800ed96 <_strtod_l+0xa96>
 800ec9c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	d04c      	beq.n	800ed3c <_strtod_l+0xa3c>
 800eca2:	4b95      	ldr	r3, [pc, #596]	; (800eef8 <_strtod_l+0xbf8>)
 800eca4:	2200      	movs	r2, #0
 800eca6:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800ecaa:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800eef8 <_strtod_l+0xbf8>
 800ecae:	f04f 0800 	mov.w	r8, #0
 800ecb2:	4b92      	ldr	r3, [pc, #584]	; (800eefc <_strtod_l+0xbfc>)
 800ecb4:	403b      	ands	r3, r7
 800ecb6:	9311      	str	r3, [sp, #68]	; 0x44
 800ecb8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ecba:	4b91      	ldr	r3, [pc, #580]	; (800ef00 <_strtod_l+0xc00>)
 800ecbc:	429a      	cmp	r2, r3
 800ecbe:	f040 80b2 	bne.w	800ee26 <_strtod_l+0xb26>
 800ecc2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ecc6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ecca:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800ecce:	ec4b ab10 	vmov	d0, sl, fp
 800ecd2:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800ecd6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ecda:	f002 fa05 	bl	80110e8 <__ulp>
 800ecde:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ece2:	ec53 2b10 	vmov	r2, r3, d0
 800ece6:	f7f1 fcaf 	bl	8000648 <__aeabi_dmul>
 800ecea:	4652      	mov	r2, sl
 800ecec:	465b      	mov	r3, fp
 800ecee:	f7f1 faf5 	bl	80002dc <__adddf3>
 800ecf2:	460b      	mov	r3, r1
 800ecf4:	4981      	ldr	r1, [pc, #516]	; (800eefc <_strtod_l+0xbfc>)
 800ecf6:	4a83      	ldr	r2, [pc, #524]	; (800ef04 <_strtod_l+0xc04>)
 800ecf8:	4019      	ands	r1, r3
 800ecfa:	4291      	cmp	r1, r2
 800ecfc:	4682      	mov	sl, r0
 800ecfe:	d95e      	bls.n	800edbe <_strtod_l+0xabe>
 800ed00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ed02:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800ed06:	4293      	cmp	r3, r2
 800ed08:	d103      	bne.n	800ed12 <_strtod_l+0xa12>
 800ed0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ed0c:	3301      	adds	r3, #1
 800ed0e:	f43f ad43 	beq.w	800e798 <_strtod_l+0x498>
 800ed12:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 800ef10 <_strtod_l+0xc10>
 800ed16:	f04f 3aff 	mov.w	sl, #4294967295
 800ed1a:	991e      	ldr	r1, [sp, #120]	; 0x78
 800ed1c:	4620      	mov	r0, r4
 800ed1e:	f001 feb7 	bl	8010a90 <_Bfree>
 800ed22:	9907      	ldr	r1, [sp, #28]
 800ed24:	4620      	mov	r0, r4
 800ed26:	f001 feb3 	bl	8010a90 <_Bfree>
 800ed2a:	4631      	mov	r1, r6
 800ed2c:	4620      	mov	r0, r4
 800ed2e:	f001 feaf 	bl	8010a90 <_Bfree>
 800ed32:	4629      	mov	r1, r5
 800ed34:	4620      	mov	r0, r4
 800ed36:	f001 feab 	bl	8010a90 <_Bfree>
 800ed3a:	e613      	b.n	800e964 <_strtod_l+0x664>
 800ed3c:	f1ba 0f00 	cmp.w	sl, #0
 800ed40:	d11b      	bne.n	800ed7a <_strtod_l+0xa7a>
 800ed42:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ed46:	b9f3      	cbnz	r3, 800ed86 <_strtod_l+0xa86>
 800ed48:	4b6b      	ldr	r3, [pc, #428]	; (800eef8 <_strtod_l+0xbf8>)
 800ed4a:	2200      	movs	r2, #0
 800ed4c:	4640      	mov	r0, r8
 800ed4e:	4649      	mov	r1, r9
 800ed50:	f7f1 feec 	bl	8000b2c <__aeabi_dcmplt>
 800ed54:	b9d0      	cbnz	r0, 800ed8c <_strtod_l+0xa8c>
 800ed56:	4640      	mov	r0, r8
 800ed58:	4649      	mov	r1, r9
 800ed5a:	4b6b      	ldr	r3, [pc, #428]	; (800ef08 <_strtod_l+0xc08>)
 800ed5c:	2200      	movs	r2, #0
 800ed5e:	f7f1 fc73 	bl	8000648 <__aeabi_dmul>
 800ed62:	4680      	mov	r8, r0
 800ed64:	4689      	mov	r9, r1
 800ed66:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ed6a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800ed6e:	931b      	str	r3, [sp, #108]	; 0x6c
 800ed70:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800ed74:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800ed78:	e79b      	b.n	800ecb2 <_strtod_l+0x9b2>
 800ed7a:	f1ba 0f01 	cmp.w	sl, #1
 800ed7e:	d102      	bne.n	800ed86 <_strtod_l+0xa86>
 800ed80:	2f00      	cmp	r7, #0
 800ed82:	f43f ad7e 	beq.w	800e882 <_strtod_l+0x582>
 800ed86:	4b61      	ldr	r3, [pc, #388]	; (800ef0c <_strtod_l+0xc0c>)
 800ed88:	2200      	movs	r2, #0
 800ed8a:	e78c      	b.n	800eca6 <_strtod_l+0x9a6>
 800ed8c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800ef08 <_strtod_l+0xc08>
 800ed90:	f04f 0800 	mov.w	r8, #0
 800ed94:	e7e7      	b.n	800ed66 <_strtod_l+0xa66>
 800ed96:	4b5c      	ldr	r3, [pc, #368]	; (800ef08 <_strtod_l+0xc08>)
 800ed98:	4640      	mov	r0, r8
 800ed9a:	4649      	mov	r1, r9
 800ed9c:	2200      	movs	r2, #0
 800ed9e:	f7f1 fc53 	bl	8000648 <__aeabi_dmul>
 800eda2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800eda4:	4680      	mov	r8, r0
 800eda6:	4689      	mov	r9, r1
 800eda8:	b933      	cbnz	r3, 800edb8 <_strtod_l+0xab8>
 800edaa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800edae:	9012      	str	r0, [sp, #72]	; 0x48
 800edb0:	9313      	str	r3, [sp, #76]	; 0x4c
 800edb2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800edb6:	e7dd      	b.n	800ed74 <_strtod_l+0xa74>
 800edb8:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800edbc:	e7f9      	b.n	800edb2 <_strtod_l+0xab2>
 800edbe:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800edc2:	9b04      	ldr	r3, [sp, #16]
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	d1a8      	bne.n	800ed1a <_strtod_l+0xa1a>
 800edc8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800edcc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800edce:	0d1b      	lsrs	r3, r3, #20
 800edd0:	051b      	lsls	r3, r3, #20
 800edd2:	429a      	cmp	r2, r3
 800edd4:	d1a1      	bne.n	800ed1a <_strtod_l+0xa1a>
 800edd6:	4640      	mov	r0, r8
 800edd8:	4649      	mov	r1, r9
 800edda:	f7f1 ff95 	bl	8000d08 <__aeabi_d2lz>
 800edde:	f7f1 fc05 	bl	80005ec <__aeabi_l2d>
 800ede2:	4602      	mov	r2, r0
 800ede4:	460b      	mov	r3, r1
 800ede6:	4640      	mov	r0, r8
 800ede8:	4649      	mov	r1, r9
 800edea:	f7f1 fa75 	bl	80002d8 <__aeabi_dsub>
 800edee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800edf0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800edf4:	ea43 030a 	orr.w	r3, r3, sl
 800edf8:	4313      	orrs	r3, r2
 800edfa:	4680      	mov	r8, r0
 800edfc:	4689      	mov	r9, r1
 800edfe:	d053      	beq.n	800eea8 <_strtod_l+0xba8>
 800ee00:	a335      	add	r3, pc, #212	; (adr r3, 800eed8 <_strtod_l+0xbd8>)
 800ee02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee06:	f7f1 fe91 	bl	8000b2c <__aeabi_dcmplt>
 800ee0a:	2800      	cmp	r0, #0
 800ee0c:	f47f acce 	bne.w	800e7ac <_strtod_l+0x4ac>
 800ee10:	a333      	add	r3, pc, #204	; (adr r3, 800eee0 <_strtod_l+0xbe0>)
 800ee12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee16:	4640      	mov	r0, r8
 800ee18:	4649      	mov	r1, r9
 800ee1a:	f7f1 fea5 	bl	8000b68 <__aeabi_dcmpgt>
 800ee1e:	2800      	cmp	r0, #0
 800ee20:	f43f af7b 	beq.w	800ed1a <_strtod_l+0xa1a>
 800ee24:	e4c2      	b.n	800e7ac <_strtod_l+0x4ac>
 800ee26:	9b04      	ldr	r3, [sp, #16]
 800ee28:	b333      	cbz	r3, 800ee78 <_strtod_l+0xb78>
 800ee2a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ee2c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ee30:	d822      	bhi.n	800ee78 <_strtod_l+0xb78>
 800ee32:	a32d      	add	r3, pc, #180	; (adr r3, 800eee8 <_strtod_l+0xbe8>)
 800ee34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee38:	4640      	mov	r0, r8
 800ee3a:	4649      	mov	r1, r9
 800ee3c:	f7f1 fe80 	bl	8000b40 <__aeabi_dcmple>
 800ee40:	b1a0      	cbz	r0, 800ee6c <_strtod_l+0xb6c>
 800ee42:	4649      	mov	r1, r9
 800ee44:	4640      	mov	r0, r8
 800ee46:	f7f1 fed7 	bl	8000bf8 <__aeabi_d2uiz>
 800ee4a:	2801      	cmp	r0, #1
 800ee4c:	bf38      	it	cc
 800ee4e:	2001      	movcc	r0, #1
 800ee50:	f7f1 fb80 	bl	8000554 <__aeabi_ui2d>
 800ee54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ee56:	4680      	mov	r8, r0
 800ee58:	4689      	mov	r9, r1
 800ee5a:	bb13      	cbnz	r3, 800eea2 <_strtod_l+0xba2>
 800ee5c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ee60:	9014      	str	r0, [sp, #80]	; 0x50
 800ee62:	9315      	str	r3, [sp, #84]	; 0x54
 800ee64:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800ee68:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800ee6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ee6e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ee70:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800ee74:	1a9b      	subs	r3, r3, r2
 800ee76:	930d      	str	r3, [sp, #52]	; 0x34
 800ee78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ee7c:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800ee80:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ee84:	f002 f930 	bl	80110e8 <__ulp>
 800ee88:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ee8c:	ec53 2b10 	vmov	r2, r3, d0
 800ee90:	f7f1 fbda 	bl	8000648 <__aeabi_dmul>
 800ee94:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ee98:	f7f1 fa20 	bl	80002dc <__adddf3>
 800ee9c:	4682      	mov	sl, r0
 800ee9e:	468b      	mov	fp, r1
 800eea0:	e78f      	b.n	800edc2 <_strtod_l+0xac2>
 800eea2:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800eea6:	e7dd      	b.n	800ee64 <_strtod_l+0xb64>
 800eea8:	a311      	add	r3, pc, #68	; (adr r3, 800eef0 <_strtod_l+0xbf0>)
 800eeaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eeae:	f7f1 fe3d 	bl	8000b2c <__aeabi_dcmplt>
 800eeb2:	e7b4      	b.n	800ee1e <_strtod_l+0xb1e>
 800eeb4:	2300      	movs	r3, #0
 800eeb6:	930e      	str	r3, [sp, #56]	; 0x38
 800eeb8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800eeba:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800eebc:	6013      	str	r3, [r2, #0]
 800eebe:	f7ff ba65 	b.w	800e38c <_strtod_l+0x8c>
 800eec2:	2b65      	cmp	r3, #101	; 0x65
 800eec4:	f43f ab5d 	beq.w	800e582 <_strtod_l+0x282>
 800eec8:	2b45      	cmp	r3, #69	; 0x45
 800eeca:	f43f ab5a 	beq.w	800e582 <_strtod_l+0x282>
 800eece:	2201      	movs	r2, #1
 800eed0:	f7ff bb92 	b.w	800e5f8 <_strtod_l+0x2f8>
 800eed4:	f3af 8000 	nop.w
 800eed8:	94a03595 	.word	0x94a03595
 800eedc:	3fdfffff 	.word	0x3fdfffff
 800eee0:	35afe535 	.word	0x35afe535
 800eee4:	3fe00000 	.word	0x3fe00000
 800eee8:	ffc00000 	.word	0xffc00000
 800eeec:	41dfffff 	.word	0x41dfffff
 800eef0:	94a03595 	.word	0x94a03595
 800eef4:	3fcfffff 	.word	0x3fcfffff
 800eef8:	3ff00000 	.word	0x3ff00000
 800eefc:	7ff00000 	.word	0x7ff00000
 800ef00:	7fe00000 	.word	0x7fe00000
 800ef04:	7c9fffff 	.word	0x7c9fffff
 800ef08:	3fe00000 	.word	0x3fe00000
 800ef0c:	bff00000 	.word	0xbff00000
 800ef10:	7fefffff 	.word	0x7fefffff

0800ef14 <strtod>:
 800ef14:	460a      	mov	r2, r1
 800ef16:	4601      	mov	r1, r0
 800ef18:	4802      	ldr	r0, [pc, #8]	; (800ef24 <strtod+0x10>)
 800ef1a:	4b03      	ldr	r3, [pc, #12]	; (800ef28 <strtod+0x14>)
 800ef1c:	6800      	ldr	r0, [r0, #0]
 800ef1e:	f7ff b9ef 	b.w	800e300 <_strtod_l>
 800ef22:	bf00      	nop
 800ef24:	2000002c 	.word	0x2000002c
 800ef28:	20000094 	.word	0x20000094

0800ef2c <_strtol_l.isra.0>:
 800ef2c:	2b01      	cmp	r3, #1
 800ef2e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ef32:	d001      	beq.n	800ef38 <_strtol_l.isra.0+0xc>
 800ef34:	2b24      	cmp	r3, #36	; 0x24
 800ef36:	d906      	bls.n	800ef46 <_strtol_l.isra.0+0x1a>
 800ef38:	f7fe fc8e 	bl	800d858 <__errno>
 800ef3c:	2316      	movs	r3, #22
 800ef3e:	6003      	str	r3, [r0, #0]
 800ef40:	2000      	movs	r0, #0
 800ef42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef46:	4f3a      	ldr	r7, [pc, #232]	; (800f030 <_strtol_l.isra.0+0x104>)
 800ef48:	468e      	mov	lr, r1
 800ef4a:	4676      	mov	r6, lr
 800ef4c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800ef50:	5de5      	ldrb	r5, [r4, r7]
 800ef52:	f015 0508 	ands.w	r5, r5, #8
 800ef56:	d1f8      	bne.n	800ef4a <_strtol_l.isra.0+0x1e>
 800ef58:	2c2d      	cmp	r4, #45	; 0x2d
 800ef5a:	d134      	bne.n	800efc6 <_strtol_l.isra.0+0x9a>
 800ef5c:	f89e 4000 	ldrb.w	r4, [lr]
 800ef60:	f04f 0801 	mov.w	r8, #1
 800ef64:	f106 0e02 	add.w	lr, r6, #2
 800ef68:	2b00      	cmp	r3, #0
 800ef6a:	d05c      	beq.n	800f026 <_strtol_l.isra.0+0xfa>
 800ef6c:	2b10      	cmp	r3, #16
 800ef6e:	d10c      	bne.n	800ef8a <_strtol_l.isra.0+0x5e>
 800ef70:	2c30      	cmp	r4, #48	; 0x30
 800ef72:	d10a      	bne.n	800ef8a <_strtol_l.isra.0+0x5e>
 800ef74:	f89e 4000 	ldrb.w	r4, [lr]
 800ef78:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800ef7c:	2c58      	cmp	r4, #88	; 0x58
 800ef7e:	d14d      	bne.n	800f01c <_strtol_l.isra.0+0xf0>
 800ef80:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800ef84:	2310      	movs	r3, #16
 800ef86:	f10e 0e02 	add.w	lr, lr, #2
 800ef8a:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800ef8e:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ef92:	2600      	movs	r6, #0
 800ef94:	fbbc f9f3 	udiv	r9, ip, r3
 800ef98:	4635      	mov	r5, r6
 800ef9a:	fb03 ca19 	mls	sl, r3, r9, ip
 800ef9e:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800efa2:	2f09      	cmp	r7, #9
 800efa4:	d818      	bhi.n	800efd8 <_strtol_l.isra.0+0xac>
 800efa6:	463c      	mov	r4, r7
 800efa8:	42a3      	cmp	r3, r4
 800efaa:	dd24      	ble.n	800eff6 <_strtol_l.isra.0+0xca>
 800efac:	2e00      	cmp	r6, #0
 800efae:	db1f      	blt.n	800eff0 <_strtol_l.isra.0+0xc4>
 800efb0:	45a9      	cmp	r9, r5
 800efb2:	d31d      	bcc.n	800eff0 <_strtol_l.isra.0+0xc4>
 800efb4:	d101      	bne.n	800efba <_strtol_l.isra.0+0x8e>
 800efb6:	45a2      	cmp	sl, r4
 800efb8:	db1a      	blt.n	800eff0 <_strtol_l.isra.0+0xc4>
 800efba:	fb05 4503 	mla	r5, r5, r3, r4
 800efbe:	2601      	movs	r6, #1
 800efc0:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800efc4:	e7eb      	b.n	800ef9e <_strtol_l.isra.0+0x72>
 800efc6:	2c2b      	cmp	r4, #43	; 0x2b
 800efc8:	bf08      	it	eq
 800efca:	f89e 4000 	ldrbeq.w	r4, [lr]
 800efce:	46a8      	mov	r8, r5
 800efd0:	bf08      	it	eq
 800efd2:	f106 0e02 	addeq.w	lr, r6, #2
 800efd6:	e7c7      	b.n	800ef68 <_strtol_l.isra.0+0x3c>
 800efd8:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800efdc:	2f19      	cmp	r7, #25
 800efde:	d801      	bhi.n	800efe4 <_strtol_l.isra.0+0xb8>
 800efe0:	3c37      	subs	r4, #55	; 0x37
 800efe2:	e7e1      	b.n	800efa8 <_strtol_l.isra.0+0x7c>
 800efe4:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800efe8:	2f19      	cmp	r7, #25
 800efea:	d804      	bhi.n	800eff6 <_strtol_l.isra.0+0xca>
 800efec:	3c57      	subs	r4, #87	; 0x57
 800efee:	e7db      	b.n	800efa8 <_strtol_l.isra.0+0x7c>
 800eff0:	f04f 36ff 	mov.w	r6, #4294967295
 800eff4:	e7e4      	b.n	800efc0 <_strtol_l.isra.0+0x94>
 800eff6:	2e00      	cmp	r6, #0
 800eff8:	da05      	bge.n	800f006 <_strtol_l.isra.0+0xda>
 800effa:	2322      	movs	r3, #34	; 0x22
 800effc:	6003      	str	r3, [r0, #0]
 800effe:	4665      	mov	r5, ip
 800f000:	b942      	cbnz	r2, 800f014 <_strtol_l.isra.0+0xe8>
 800f002:	4628      	mov	r0, r5
 800f004:	e79d      	b.n	800ef42 <_strtol_l.isra.0+0x16>
 800f006:	f1b8 0f00 	cmp.w	r8, #0
 800f00a:	d000      	beq.n	800f00e <_strtol_l.isra.0+0xe2>
 800f00c:	426d      	negs	r5, r5
 800f00e:	2a00      	cmp	r2, #0
 800f010:	d0f7      	beq.n	800f002 <_strtol_l.isra.0+0xd6>
 800f012:	b10e      	cbz	r6, 800f018 <_strtol_l.isra.0+0xec>
 800f014:	f10e 31ff 	add.w	r1, lr, #4294967295
 800f018:	6011      	str	r1, [r2, #0]
 800f01a:	e7f2      	b.n	800f002 <_strtol_l.isra.0+0xd6>
 800f01c:	2430      	movs	r4, #48	; 0x30
 800f01e:	2b00      	cmp	r3, #0
 800f020:	d1b3      	bne.n	800ef8a <_strtol_l.isra.0+0x5e>
 800f022:	2308      	movs	r3, #8
 800f024:	e7b1      	b.n	800ef8a <_strtol_l.isra.0+0x5e>
 800f026:	2c30      	cmp	r4, #48	; 0x30
 800f028:	d0a4      	beq.n	800ef74 <_strtol_l.isra.0+0x48>
 800f02a:	230a      	movs	r3, #10
 800f02c:	e7ad      	b.n	800ef8a <_strtol_l.isra.0+0x5e>
 800f02e:	bf00      	nop
 800f030:	08013321 	.word	0x08013321

0800f034 <strtol>:
 800f034:	4613      	mov	r3, r2
 800f036:	460a      	mov	r2, r1
 800f038:	4601      	mov	r1, r0
 800f03a:	4802      	ldr	r0, [pc, #8]	; (800f044 <strtol+0x10>)
 800f03c:	6800      	ldr	r0, [r0, #0]
 800f03e:	f7ff bf75 	b.w	800ef2c <_strtol_l.isra.0>
 800f042:	bf00      	nop
 800f044:	2000002c 	.word	0x2000002c

0800f048 <__swbuf_r>:
 800f048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f04a:	460e      	mov	r6, r1
 800f04c:	4614      	mov	r4, r2
 800f04e:	4605      	mov	r5, r0
 800f050:	b118      	cbz	r0, 800f05a <__swbuf_r+0x12>
 800f052:	6983      	ldr	r3, [r0, #24]
 800f054:	b90b      	cbnz	r3, 800f05a <__swbuf_r+0x12>
 800f056:	f001 f849 	bl	80100ec <__sinit>
 800f05a:	4b21      	ldr	r3, [pc, #132]	; (800f0e0 <__swbuf_r+0x98>)
 800f05c:	429c      	cmp	r4, r3
 800f05e:	d12b      	bne.n	800f0b8 <__swbuf_r+0x70>
 800f060:	686c      	ldr	r4, [r5, #4]
 800f062:	69a3      	ldr	r3, [r4, #24]
 800f064:	60a3      	str	r3, [r4, #8]
 800f066:	89a3      	ldrh	r3, [r4, #12]
 800f068:	071a      	lsls	r2, r3, #28
 800f06a:	d52f      	bpl.n	800f0cc <__swbuf_r+0x84>
 800f06c:	6923      	ldr	r3, [r4, #16]
 800f06e:	b36b      	cbz	r3, 800f0cc <__swbuf_r+0x84>
 800f070:	6923      	ldr	r3, [r4, #16]
 800f072:	6820      	ldr	r0, [r4, #0]
 800f074:	1ac0      	subs	r0, r0, r3
 800f076:	6963      	ldr	r3, [r4, #20]
 800f078:	b2f6      	uxtb	r6, r6
 800f07a:	4283      	cmp	r3, r0
 800f07c:	4637      	mov	r7, r6
 800f07e:	dc04      	bgt.n	800f08a <__swbuf_r+0x42>
 800f080:	4621      	mov	r1, r4
 800f082:	4628      	mov	r0, r5
 800f084:	f000 ff9e 	bl	800ffc4 <_fflush_r>
 800f088:	bb30      	cbnz	r0, 800f0d8 <__swbuf_r+0x90>
 800f08a:	68a3      	ldr	r3, [r4, #8]
 800f08c:	3b01      	subs	r3, #1
 800f08e:	60a3      	str	r3, [r4, #8]
 800f090:	6823      	ldr	r3, [r4, #0]
 800f092:	1c5a      	adds	r2, r3, #1
 800f094:	6022      	str	r2, [r4, #0]
 800f096:	701e      	strb	r6, [r3, #0]
 800f098:	6963      	ldr	r3, [r4, #20]
 800f09a:	3001      	adds	r0, #1
 800f09c:	4283      	cmp	r3, r0
 800f09e:	d004      	beq.n	800f0aa <__swbuf_r+0x62>
 800f0a0:	89a3      	ldrh	r3, [r4, #12]
 800f0a2:	07db      	lsls	r3, r3, #31
 800f0a4:	d506      	bpl.n	800f0b4 <__swbuf_r+0x6c>
 800f0a6:	2e0a      	cmp	r6, #10
 800f0a8:	d104      	bne.n	800f0b4 <__swbuf_r+0x6c>
 800f0aa:	4621      	mov	r1, r4
 800f0ac:	4628      	mov	r0, r5
 800f0ae:	f000 ff89 	bl	800ffc4 <_fflush_r>
 800f0b2:	b988      	cbnz	r0, 800f0d8 <__swbuf_r+0x90>
 800f0b4:	4638      	mov	r0, r7
 800f0b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f0b8:	4b0a      	ldr	r3, [pc, #40]	; (800f0e4 <__swbuf_r+0x9c>)
 800f0ba:	429c      	cmp	r4, r3
 800f0bc:	d101      	bne.n	800f0c2 <__swbuf_r+0x7a>
 800f0be:	68ac      	ldr	r4, [r5, #8]
 800f0c0:	e7cf      	b.n	800f062 <__swbuf_r+0x1a>
 800f0c2:	4b09      	ldr	r3, [pc, #36]	; (800f0e8 <__swbuf_r+0xa0>)
 800f0c4:	429c      	cmp	r4, r3
 800f0c6:	bf08      	it	eq
 800f0c8:	68ec      	ldreq	r4, [r5, #12]
 800f0ca:	e7ca      	b.n	800f062 <__swbuf_r+0x1a>
 800f0cc:	4621      	mov	r1, r4
 800f0ce:	4628      	mov	r0, r5
 800f0d0:	f000 f80c 	bl	800f0ec <__swsetup_r>
 800f0d4:	2800      	cmp	r0, #0
 800f0d6:	d0cb      	beq.n	800f070 <__swbuf_r+0x28>
 800f0d8:	f04f 37ff 	mov.w	r7, #4294967295
 800f0dc:	e7ea      	b.n	800f0b4 <__swbuf_r+0x6c>
 800f0de:	bf00      	nop
 800f0e0:	080134d8 	.word	0x080134d8
 800f0e4:	080134f8 	.word	0x080134f8
 800f0e8:	080134b8 	.word	0x080134b8

0800f0ec <__swsetup_r>:
 800f0ec:	4b32      	ldr	r3, [pc, #200]	; (800f1b8 <__swsetup_r+0xcc>)
 800f0ee:	b570      	push	{r4, r5, r6, lr}
 800f0f0:	681d      	ldr	r5, [r3, #0]
 800f0f2:	4606      	mov	r6, r0
 800f0f4:	460c      	mov	r4, r1
 800f0f6:	b125      	cbz	r5, 800f102 <__swsetup_r+0x16>
 800f0f8:	69ab      	ldr	r3, [r5, #24]
 800f0fa:	b913      	cbnz	r3, 800f102 <__swsetup_r+0x16>
 800f0fc:	4628      	mov	r0, r5
 800f0fe:	f000 fff5 	bl	80100ec <__sinit>
 800f102:	4b2e      	ldr	r3, [pc, #184]	; (800f1bc <__swsetup_r+0xd0>)
 800f104:	429c      	cmp	r4, r3
 800f106:	d10f      	bne.n	800f128 <__swsetup_r+0x3c>
 800f108:	686c      	ldr	r4, [r5, #4]
 800f10a:	89a3      	ldrh	r3, [r4, #12]
 800f10c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f110:	0719      	lsls	r1, r3, #28
 800f112:	d42c      	bmi.n	800f16e <__swsetup_r+0x82>
 800f114:	06dd      	lsls	r5, r3, #27
 800f116:	d411      	bmi.n	800f13c <__swsetup_r+0x50>
 800f118:	2309      	movs	r3, #9
 800f11a:	6033      	str	r3, [r6, #0]
 800f11c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f120:	81a3      	strh	r3, [r4, #12]
 800f122:	f04f 30ff 	mov.w	r0, #4294967295
 800f126:	e03e      	b.n	800f1a6 <__swsetup_r+0xba>
 800f128:	4b25      	ldr	r3, [pc, #148]	; (800f1c0 <__swsetup_r+0xd4>)
 800f12a:	429c      	cmp	r4, r3
 800f12c:	d101      	bne.n	800f132 <__swsetup_r+0x46>
 800f12e:	68ac      	ldr	r4, [r5, #8]
 800f130:	e7eb      	b.n	800f10a <__swsetup_r+0x1e>
 800f132:	4b24      	ldr	r3, [pc, #144]	; (800f1c4 <__swsetup_r+0xd8>)
 800f134:	429c      	cmp	r4, r3
 800f136:	bf08      	it	eq
 800f138:	68ec      	ldreq	r4, [r5, #12]
 800f13a:	e7e6      	b.n	800f10a <__swsetup_r+0x1e>
 800f13c:	0758      	lsls	r0, r3, #29
 800f13e:	d512      	bpl.n	800f166 <__swsetup_r+0x7a>
 800f140:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f142:	b141      	cbz	r1, 800f156 <__swsetup_r+0x6a>
 800f144:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f148:	4299      	cmp	r1, r3
 800f14a:	d002      	beq.n	800f152 <__swsetup_r+0x66>
 800f14c:	4630      	mov	r0, r6
 800f14e:	f002 f929 	bl	80113a4 <_free_r>
 800f152:	2300      	movs	r3, #0
 800f154:	6363      	str	r3, [r4, #52]	; 0x34
 800f156:	89a3      	ldrh	r3, [r4, #12]
 800f158:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f15c:	81a3      	strh	r3, [r4, #12]
 800f15e:	2300      	movs	r3, #0
 800f160:	6063      	str	r3, [r4, #4]
 800f162:	6923      	ldr	r3, [r4, #16]
 800f164:	6023      	str	r3, [r4, #0]
 800f166:	89a3      	ldrh	r3, [r4, #12]
 800f168:	f043 0308 	orr.w	r3, r3, #8
 800f16c:	81a3      	strh	r3, [r4, #12]
 800f16e:	6923      	ldr	r3, [r4, #16]
 800f170:	b94b      	cbnz	r3, 800f186 <__swsetup_r+0x9a>
 800f172:	89a3      	ldrh	r3, [r4, #12]
 800f174:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f178:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f17c:	d003      	beq.n	800f186 <__swsetup_r+0x9a>
 800f17e:	4621      	mov	r1, r4
 800f180:	4630      	mov	r0, r6
 800f182:	f001 fbeb 	bl	801095c <__smakebuf_r>
 800f186:	89a0      	ldrh	r0, [r4, #12]
 800f188:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f18c:	f010 0301 	ands.w	r3, r0, #1
 800f190:	d00a      	beq.n	800f1a8 <__swsetup_r+0xbc>
 800f192:	2300      	movs	r3, #0
 800f194:	60a3      	str	r3, [r4, #8]
 800f196:	6963      	ldr	r3, [r4, #20]
 800f198:	425b      	negs	r3, r3
 800f19a:	61a3      	str	r3, [r4, #24]
 800f19c:	6923      	ldr	r3, [r4, #16]
 800f19e:	b943      	cbnz	r3, 800f1b2 <__swsetup_r+0xc6>
 800f1a0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f1a4:	d1ba      	bne.n	800f11c <__swsetup_r+0x30>
 800f1a6:	bd70      	pop	{r4, r5, r6, pc}
 800f1a8:	0781      	lsls	r1, r0, #30
 800f1aa:	bf58      	it	pl
 800f1ac:	6963      	ldrpl	r3, [r4, #20]
 800f1ae:	60a3      	str	r3, [r4, #8]
 800f1b0:	e7f4      	b.n	800f19c <__swsetup_r+0xb0>
 800f1b2:	2000      	movs	r0, #0
 800f1b4:	e7f7      	b.n	800f1a6 <__swsetup_r+0xba>
 800f1b6:	bf00      	nop
 800f1b8:	2000002c 	.word	0x2000002c
 800f1bc:	080134d8 	.word	0x080134d8
 800f1c0:	080134f8 	.word	0x080134f8
 800f1c4:	080134b8 	.word	0x080134b8

0800f1c8 <quorem>:
 800f1c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1cc:	6903      	ldr	r3, [r0, #16]
 800f1ce:	690c      	ldr	r4, [r1, #16]
 800f1d0:	42a3      	cmp	r3, r4
 800f1d2:	4607      	mov	r7, r0
 800f1d4:	f2c0 8081 	blt.w	800f2da <quorem+0x112>
 800f1d8:	3c01      	subs	r4, #1
 800f1da:	f101 0814 	add.w	r8, r1, #20
 800f1de:	f100 0514 	add.w	r5, r0, #20
 800f1e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f1e6:	9301      	str	r3, [sp, #4]
 800f1e8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f1ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f1f0:	3301      	adds	r3, #1
 800f1f2:	429a      	cmp	r2, r3
 800f1f4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f1f8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f1fc:	fbb2 f6f3 	udiv	r6, r2, r3
 800f200:	d331      	bcc.n	800f266 <quorem+0x9e>
 800f202:	f04f 0e00 	mov.w	lr, #0
 800f206:	4640      	mov	r0, r8
 800f208:	46ac      	mov	ip, r5
 800f20a:	46f2      	mov	sl, lr
 800f20c:	f850 2b04 	ldr.w	r2, [r0], #4
 800f210:	b293      	uxth	r3, r2
 800f212:	fb06 e303 	mla	r3, r6, r3, lr
 800f216:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800f21a:	b29b      	uxth	r3, r3
 800f21c:	ebaa 0303 	sub.w	r3, sl, r3
 800f220:	0c12      	lsrs	r2, r2, #16
 800f222:	f8dc a000 	ldr.w	sl, [ip]
 800f226:	fb06 e202 	mla	r2, r6, r2, lr
 800f22a:	fa13 f38a 	uxtah	r3, r3, sl
 800f22e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f232:	fa1f fa82 	uxth.w	sl, r2
 800f236:	f8dc 2000 	ldr.w	r2, [ip]
 800f23a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800f23e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f242:	b29b      	uxth	r3, r3
 800f244:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f248:	4581      	cmp	r9, r0
 800f24a:	f84c 3b04 	str.w	r3, [ip], #4
 800f24e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f252:	d2db      	bcs.n	800f20c <quorem+0x44>
 800f254:	f855 300b 	ldr.w	r3, [r5, fp]
 800f258:	b92b      	cbnz	r3, 800f266 <quorem+0x9e>
 800f25a:	9b01      	ldr	r3, [sp, #4]
 800f25c:	3b04      	subs	r3, #4
 800f25e:	429d      	cmp	r5, r3
 800f260:	461a      	mov	r2, r3
 800f262:	d32e      	bcc.n	800f2c2 <quorem+0xfa>
 800f264:	613c      	str	r4, [r7, #16]
 800f266:	4638      	mov	r0, r7
 800f268:	f001 fe9a 	bl	8010fa0 <__mcmp>
 800f26c:	2800      	cmp	r0, #0
 800f26e:	db24      	blt.n	800f2ba <quorem+0xf2>
 800f270:	3601      	adds	r6, #1
 800f272:	4628      	mov	r0, r5
 800f274:	f04f 0c00 	mov.w	ip, #0
 800f278:	f858 2b04 	ldr.w	r2, [r8], #4
 800f27c:	f8d0 e000 	ldr.w	lr, [r0]
 800f280:	b293      	uxth	r3, r2
 800f282:	ebac 0303 	sub.w	r3, ip, r3
 800f286:	0c12      	lsrs	r2, r2, #16
 800f288:	fa13 f38e 	uxtah	r3, r3, lr
 800f28c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f290:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f294:	b29b      	uxth	r3, r3
 800f296:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f29a:	45c1      	cmp	r9, r8
 800f29c:	f840 3b04 	str.w	r3, [r0], #4
 800f2a0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f2a4:	d2e8      	bcs.n	800f278 <quorem+0xb0>
 800f2a6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f2aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f2ae:	b922      	cbnz	r2, 800f2ba <quorem+0xf2>
 800f2b0:	3b04      	subs	r3, #4
 800f2b2:	429d      	cmp	r5, r3
 800f2b4:	461a      	mov	r2, r3
 800f2b6:	d30a      	bcc.n	800f2ce <quorem+0x106>
 800f2b8:	613c      	str	r4, [r7, #16]
 800f2ba:	4630      	mov	r0, r6
 800f2bc:	b003      	add	sp, #12
 800f2be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2c2:	6812      	ldr	r2, [r2, #0]
 800f2c4:	3b04      	subs	r3, #4
 800f2c6:	2a00      	cmp	r2, #0
 800f2c8:	d1cc      	bne.n	800f264 <quorem+0x9c>
 800f2ca:	3c01      	subs	r4, #1
 800f2cc:	e7c7      	b.n	800f25e <quorem+0x96>
 800f2ce:	6812      	ldr	r2, [r2, #0]
 800f2d0:	3b04      	subs	r3, #4
 800f2d2:	2a00      	cmp	r2, #0
 800f2d4:	d1f0      	bne.n	800f2b8 <quorem+0xf0>
 800f2d6:	3c01      	subs	r4, #1
 800f2d8:	e7eb      	b.n	800f2b2 <quorem+0xea>
 800f2da:	2000      	movs	r0, #0
 800f2dc:	e7ee      	b.n	800f2bc <quorem+0xf4>
	...

0800f2e0 <_dtoa_r>:
 800f2e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2e4:	ed2d 8b02 	vpush	{d8}
 800f2e8:	ec57 6b10 	vmov	r6, r7, d0
 800f2ec:	b095      	sub	sp, #84	; 0x54
 800f2ee:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f2f0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f2f4:	9105      	str	r1, [sp, #20]
 800f2f6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800f2fa:	4604      	mov	r4, r0
 800f2fc:	9209      	str	r2, [sp, #36]	; 0x24
 800f2fe:	930f      	str	r3, [sp, #60]	; 0x3c
 800f300:	b975      	cbnz	r5, 800f320 <_dtoa_r+0x40>
 800f302:	2010      	movs	r0, #16
 800f304:	f001 fb6a 	bl	80109dc <malloc>
 800f308:	4602      	mov	r2, r0
 800f30a:	6260      	str	r0, [r4, #36]	; 0x24
 800f30c:	b920      	cbnz	r0, 800f318 <_dtoa_r+0x38>
 800f30e:	4bb2      	ldr	r3, [pc, #712]	; (800f5d8 <_dtoa_r+0x2f8>)
 800f310:	21ea      	movs	r1, #234	; 0xea
 800f312:	48b2      	ldr	r0, [pc, #712]	; (800f5dc <_dtoa_r+0x2fc>)
 800f314:	f002 fad8 	bl	80118c8 <__assert_func>
 800f318:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f31c:	6005      	str	r5, [r0, #0]
 800f31e:	60c5      	str	r5, [r0, #12]
 800f320:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f322:	6819      	ldr	r1, [r3, #0]
 800f324:	b151      	cbz	r1, 800f33c <_dtoa_r+0x5c>
 800f326:	685a      	ldr	r2, [r3, #4]
 800f328:	604a      	str	r2, [r1, #4]
 800f32a:	2301      	movs	r3, #1
 800f32c:	4093      	lsls	r3, r2
 800f32e:	608b      	str	r3, [r1, #8]
 800f330:	4620      	mov	r0, r4
 800f332:	f001 fbad 	bl	8010a90 <_Bfree>
 800f336:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f338:	2200      	movs	r2, #0
 800f33a:	601a      	str	r2, [r3, #0]
 800f33c:	1e3b      	subs	r3, r7, #0
 800f33e:	bfb9      	ittee	lt
 800f340:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800f344:	9303      	strlt	r3, [sp, #12]
 800f346:	2300      	movge	r3, #0
 800f348:	f8c8 3000 	strge.w	r3, [r8]
 800f34c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800f350:	4ba3      	ldr	r3, [pc, #652]	; (800f5e0 <_dtoa_r+0x300>)
 800f352:	bfbc      	itt	lt
 800f354:	2201      	movlt	r2, #1
 800f356:	f8c8 2000 	strlt.w	r2, [r8]
 800f35a:	ea33 0309 	bics.w	r3, r3, r9
 800f35e:	d11b      	bne.n	800f398 <_dtoa_r+0xb8>
 800f360:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f362:	f242 730f 	movw	r3, #9999	; 0x270f
 800f366:	6013      	str	r3, [r2, #0]
 800f368:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f36c:	4333      	orrs	r3, r6
 800f36e:	f000 857a 	beq.w	800fe66 <_dtoa_r+0xb86>
 800f372:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f374:	b963      	cbnz	r3, 800f390 <_dtoa_r+0xb0>
 800f376:	4b9b      	ldr	r3, [pc, #620]	; (800f5e4 <_dtoa_r+0x304>)
 800f378:	e024      	b.n	800f3c4 <_dtoa_r+0xe4>
 800f37a:	4b9b      	ldr	r3, [pc, #620]	; (800f5e8 <_dtoa_r+0x308>)
 800f37c:	9300      	str	r3, [sp, #0]
 800f37e:	3308      	adds	r3, #8
 800f380:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f382:	6013      	str	r3, [r2, #0]
 800f384:	9800      	ldr	r0, [sp, #0]
 800f386:	b015      	add	sp, #84	; 0x54
 800f388:	ecbd 8b02 	vpop	{d8}
 800f38c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f390:	4b94      	ldr	r3, [pc, #592]	; (800f5e4 <_dtoa_r+0x304>)
 800f392:	9300      	str	r3, [sp, #0]
 800f394:	3303      	adds	r3, #3
 800f396:	e7f3      	b.n	800f380 <_dtoa_r+0xa0>
 800f398:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f39c:	2200      	movs	r2, #0
 800f39e:	ec51 0b17 	vmov	r0, r1, d7
 800f3a2:	2300      	movs	r3, #0
 800f3a4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800f3a8:	f7f1 fbb6 	bl	8000b18 <__aeabi_dcmpeq>
 800f3ac:	4680      	mov	r8, r0
 800f3ae:	b158      	cbz	r0, 800f3c8 <_dtoa_r+0xe8>
 800f3b0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f3b2:	2301      	movs	r3, #1
 800f3b4:	6013      	str	r3, [r2, #0]
 800f3b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	f000 8551 	beq.w	800fe60 <_dtoa_r+0xb80>
 800f3be:	488b      	ldr	r0, [pc, #556]	; (800f5ec <_dtoa_r+0x30c>)
 800f3c0:	6018      	str	r0, [r3, #0]
 800f3c2:	1e43      	subs	r3, r0, #1
 800f3c4:	9300      	str	r3, [sp, #0]
 800f3c6:	e7dd      	b.n	800f384 <_dtoa_r+0xa4>
 800f3c8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800f3cc:	aa12      	add	r2, sp, #72	; 0x48
 800f3ce:	a913      	add	r1, sp, #76	; 0x4c
 800f3d0:	4620      	mov	r0, r4
 800f3d2:	f001 ff05 	bl	80111e0 <__d2b>
 800f3d6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f3da:	4683      	mov	fp, r0
 800f3dc:	2d00      	cmp	r5, #0
 800f3de:	d07c      	beq.n	800f4da <_dtoa_r+0x1fa>
 800f3e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f3e2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800f3e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f3ea:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800f3ee:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800f3f2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800f3f6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f3fa:	4b7d      	ldr	r3, [pc, #500]	; (800f5f0 <_dtoa_r+0x310>)
 800f3fc:	2200      	movs	r2, #0
 800f3fe:	4630      	mov	r0, r6
 800f400:	4639      	mov	r1, r7
 800f402:	f7f0 ff69 	bl	80002d8 <__aeabi_dsub>
 800f406:	a36e      	add	r3, pc, #440	; (adr r3, 800f5c0 <_dtoa_r+0x2e0>)
 800f408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f40c:	f7f1 f91c 	bl	8000648 <__aeabi_dmul>
 800f410:	a36d      	add	r3, pc, #436	; (adr r3, 800f5c8 <_dtoa_r+0x2e8>)
 800f412:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f416:	f7f0 ff61 	bl	80002dc <__adddf3>
 800f41a:	4606      	mov	r6, r0
 800f41c:	4628      	mov	r0, r5
 800f41e:	460f      	mov	r7, r1
 800f420:	f7f1 f8a8 	bl	8000574 <__aeabi_i2d>
 800f424:	a36a      	add	r3, pc, #424	; (adr r3, 800f5d0 <_dtoa_r+0x2f0>)
 800f426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f42a:	f7f1 f90d 	bl	8000648 <__aeabi_dmul>
 800f42e:	4602      	mov	r2, r0
 800f430:	460b      	mov	r3, r1
 800f432:	4630      	mov	r0, r6
 800f434:	4639      	mov	r1, r7
 800f436:	f7f0 ff51 	bl	80002dc <__adddf3>
 800f43a:	4606      	mov	r6, r0
 800f43c:	460f      	mov	r7, r1
 800f43e:	f7f1 fbb3 	bl	8000ba8 <__aeabi_d2iz>
 800f442:	2200      	movs	r2, #0
 800f444:	4682      	mov	sl, r0
 800f446:	2300      	movs	r3, #0
 800f448:	4630      	mov	r0, r6
 800f44a:	4639      	mov	r1, r7
 800f44c:	f7f1 fb6e 	bl	8000b2c <__aeabi_dcmplt>
 800f450:	b148      	cbz	r0, 800f466 <_dtoa_r+0x186>
 800f452:	4650      	mov	r0, sl
 800f454:	f7f1 f88e 	bl	8000574 <__aeabi_i2d>
 800f458:	4632      	mov	r2, r6
 800f45a:	463b      	mov	r3, r7
 800f45c:	f7f1 fb5c 	bl	8000b18 <__aeabi_dcmpeq>
 800f460:	b908      	cbnz	r0, 800f466 <_dtoa_r+0x186>
 800f462:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f466:	f1ba 0f16 	cmp.w	sl, #22
 800f46a:	d854      	bhi.n	800f516 <_dtoa_r+0x236>
 800f46c:	4b61      	ldr	r3, [pc, #388]	; (800f5f4 <_dtoa_r+0x314>)
 800f46e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f472:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f476:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f47a:	f7f1 fb57 	bl	8000b2c <__aeabi_dcmplt>
 800f47e:	2800      	cmp	r0, #0
 800f480:	d04b      	beq.n	800f51a <_dtoa_r+0x23a>
 800f482:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f486:	2300      	movs	r3, #0
 800f488:	930e      	str	r3, [sp, #56]	; 0x38
 800f48a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f48c:	1b5d      	subs	r5, r3, r5
 800f48e:	1e6b      	subs	r3, r5, #1
 800f490:	9304      	str	r3, [sp, #16]
 800f492:	bf43      	ittte	mi
 800f494:	2300      	movmi	r3, #0
 800f496:	f1c5 0801 	rsbmi	r8, r5, #1
 800f49a:	9304      	strmi	r3, [sp, #16]
 800f49c:	f04f 0800 	movpl.w	r8, #0
 800f4a0:	f1ba 0f00 	cmp.w	sl, #0
 800f4a4:	db3b      	blt.n	800f51e <_dtoa_r+0x23e>
 800f4a6:	9b04      	ldr	r3, [sp, #16]
 800f4a8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800f4ac:	4453      	add	r3, sl
 800f4ae:	9304      	str	r3, [sp, #16]
 800f4b0:	2300      	movs	r3, #0
 800f4b2:	9306      	str	r3, [sp, #24]
 800f4b4:	9b05      	ldr	r3, [sp, #20]
 800f4b6:	2b09      	cmp	r3, #9
 800f4b8:	d869      	bhi.n	800f58e <_dtoa_r+0x2ae>
 800f4ba:	2b05      	cmp	r3, #5
 800f4bc:	bfc4      	itt	gt
 800f4be:	3b04      	subgt	r3, #4
 800f4c0:	9305      	strgt	r3, [sp, #20]
 800f4c2:	9b05      	ldr	r3, [sp, #20]
 800f4c4:	f1a3 0302 	sub.w	r3, r3, #2
 800f4c8:	bfcc      	ite	gt
 800f4ca:	2500      	movgt	r5, #0
 800f4cc:	2501      	movle	r5, #1
 800f4ce:	2b03      	cmp	r3, #3
 800f4d0:	d869      	bhi.n	800f5a6 <_dtoa_r+0x2c6>
 800f4d2:	e8df f003 	tbb	[pc, r3]
 800f4d6:	4e2c      	.short	0x4e2c
 800f4d8:	5a4c      	.short	0x5a4c
 800f4da:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800f4de:	441d      	add	r5, r3
 800f4e0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800f4e4:	2b20      	cmp	r3, #32
 800f4e6:	bfc1      	itttt	gt
 800f4e8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f4ec:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800f4f0:	fa09 f303 	lslgt.w	r3, r9, r3
 800f4f4:	fa26 f000 	lsrgt.w	r0, r6, r0
 800f4f8:	bfda      	itte	le
 800f4fa:	f1c3 0320 	rsble	r3, r3, #32
 800f4fe:	fa06 f003 	lslle.w	r0, r6, r3
 800f502:	4318      	orrgt	r0, r3
 800f504:	f7f1 f826 	bl	8000554 <__aeabi_ui2d>
 800f508:	2301      	movs	r3, #1
 800f50a:	4606      	mov	r6, r0
 800f50c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800f510:	3d01      	subs	r5, #1
 800f512:	9310      	str	r3, [sp, #64]	; 0x40
 800f514:	e771      	b.n	800f3fa <_dtoa_r+0x11a>
 800f516:	2301      	movs	r3, #1
 800f518:	e7b6      	b.n	800f488 <_dtoa_r+0x1a8>
 800f51a:	900e      	str	r0, [sp, #56]	; 0x38
 800f51c:	e7b5      	b.n	800f48a <_dtoa_r+0x1aa>
 800f51e:	f1ca 0300 	rsb	r3, sl, #0
 800f522:	9306      	str	r3, [sp, #24]
 800f524:	2300      	movs	r3, #0
 800f526:	eba8 080a 	sub.w	r8, r8, sl
 800f52a:	930d      	str	r3, [sp, #52]	; 0x34
 800f52c:	e7c2      	b.n	800f4b4 <_dtoa_r+0x1d4>
 800f52e:	2300      	movs	r3, #0
 800f530:	9308      	str	r3, [sp, #32]
 800f532:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f534:	2b00      	cmp	r3, #0
 800f536:	dc39      	bgt.n	800f5ac <_dtoa_r+0x2cc>
 800f538:	f04f 0901 	mov.w	r9, #1
 800f53c:	f8cd 9004 	str.w	r9, [sp, #4]
 800f540:	464b      	mov	r3, r9
 800f542:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800f546:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800f548:	2200      	movs	r2, #0
 800f54a:	6042      	str	r2, [r0, #4]
 800f54c:	2204      	movs	r2, #4
 800f54e:	f102 0614 	add.w	r6, r2, #20
 800f552:	429e      	cmp	r6, r3
 800f554:	6841      	ldr	r1, [r0, #4]
 800f556:	d92f      	bls.n	800f5b8 <_dtoa_r+0x2d8>
 800f558:	4620      	mov	r0, r4
 800f55a:	f001 fa59 	bl	8010a10 <_Balloc>
 800f55e:	9000      	str	r0, [sp, #0]
 800f560:	2800      	cmp	r0, #0
 800f562:	d14b      	bne.n	800f5fc <_dtoa_r+0x31c>
 800f564:	4b24      	ldr	r3, [pc, #144]	; (800f5f8 <_dtoa_r+0x318>)
 800f566:	4602      	mov	r2, r0
 800f568:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800f56c:	e6d1      	b.n	800f312 <_dtoa_r+0x32>
 800f56e:	2301      	movs	r3, #1
 800f570:	e7de      	b.n	800f530 <_dtoa_r+0x250>
 800f572:	2300      	movs	r3, #0
 800f574:	9308      	str	r3, [sp, #32]
 800f576:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f578:	eb0a 0903 	add.w	r9, sl, r3
 800f57c:	f109 0301 	add.w	r3, r9, #1
 800f580:	2b01      	cmp	r3, #1
 800f582:	9301      	str	r3, [sp, #4]
 800f584:	bfb8      	it	lt
 800f586:	2301      	movlt	r3, #1
 800f588:	e7dd      	b.n	800f546 <_dtoa_r+0x266>
 800f58a:	2301      	movs	r3, #1
 800f58c:	e7f2      	b.n	800f574 <_dtoa_r+0x294>
 800f58e:	2501      	movs	r5, #1
 800f590:	2300      	movs	r3, #0
 800f592:	9305      	str	r3, [sp, #20]
 800f594:	9508      	str	r5, [sp, #32]
 800f596:	f04f 39ff 	mov.w	r9, #4294967295
 800f59a:	2200      	movs	r2, #0
 800f59c:	f8cd 9004 	str.w	r9, [sp, #4]
 800f5a0:	2312      	movs	r3, #18
 800f5a2:	9209      	str	r2, [sp, #36]	; 0x24
 800f5a4:	e7cf      	b.n	800f546 <_dtoa_r+0x266>
 800f5a6:	2301      	movs	r3, #1
 800f5a8:	9308      	str	r3, [sp, #32]
 800f5aa:	e7f4      	b.n	800f596 <_dtoa_r+0x2b6>
 800f5ac:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800f5b0:	f8cd 9004 	str.w	r9, [sp, #4]
 800f5b4:	464b      	mov	r3, r9
 800f5b6:	e7c6      	b.n	800f546 <_dtoa_r+0x266>
 800f5b8:	3101      	adds	r1, #1
 800f5ba:	6041      	str	r1, [r0, #4]
 800f5bc:	0052      	lsls	r2, r2, #1
 800f5be:	e7c6      	b.n	800f54e <_dtoa_r+0x26e>
 800f5c0:	636f4361 	.word	0x636f4361
 800f5c4:	3fd287a7 	.word	0x3fd287a7
 800f5c8:	8b60c8b3 	.word	0x8b60c8b3
 800f5cc:	3fc68a28 	.word	0x3fc68a28
 800f5d0:	509f79fb 	.word	0x509f79fb
 800f5d4:	3fd34413 	.word	0x3fd34413
 800f5d8:	0801342e 	.word	0x0801342e
 800f5dc:	08013445 	.word	0x08013445
 800f5e0:	7ff00000 	.word	0x7ff00000
 800f5e4:	0801342a 	.word	0x0801342a
 800f5e8:	08013421 	.word	0x08013421
 800f5ec:	080132ad 	.word	0x080132ad
 800f5f0:	3ff80000 	.word	0x3ff80000
 800f5f4:	08013620 	.word	0x08013620
 800f5f8:	080134a4 	.word	0x080134a4
 800f5fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f5fe:	9a00      	ldr	r2, [sp, #0]
 800f600:	601a      	str	r2, [r3, #0]
 800f602:	9b01      	ldr	r3, [sp, #4]
 800f604:	2b0e      	cmp	r3, #14
 800f606:	f200 80ad 	bhi.w	800f764 <_dtoa_r+0x484>
 800f60a:	2d00      	cmp	r5, #0
 800f60c:	f000 80aa 	beq.w	800f764 <_dtoa_r+0x484>
 800f610:	f1ba 0f00 	cmp.w	sl, #0
 800f614:	dd36      	ble.n	800f684 <_dtoa_r+0x3a4>
 800f616:	4ac3      	ldr	r2, [pc, #780]	; (800f924 <_dtoa_r+0x644>)
 800f618:	f00a 030f 	and.w	r3, sl, #15
 800f61c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800f620:	ed93 7b00 	vldr	d7, [r3]
 800f624:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800f628:	ea4f 172a 	mov.w	r7, sl, asr #4
 800f62c:	eeb0 8a47 	vmov.f32	s16, s14
 800f630:	eef0 8a67 	vmov.f32	s17, s15
 800f634:	d016      	beq.n	800f664 <_dtoa_r+0x384>
 800f636:	4bbc      	ldr	r3, [pc, #752]	; (800f928 <_dtoa_r+0x648>)
 800f638:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f63c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f640:	f7f1 f92c 	bl	800089c <__aeabi_ddiv>
 800f644:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f648:	f007 070f 	and.w	r7, r7, #15
 800f64c:	2503      	movs	r5, #3
 800f64e:	4eb6      	ldr	r6, [pc, #728]	; (800f928 <_dtoa_r+0x648>)
 800f650:	b957      	cbnz	r7, 800f668 <_dtoa_r+0x388>
 800f652:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f656:	ec53 2b18 	vmov	r2, r3, d8
 800f65a:	f7f1 f91f 	bl	800089c <__aeabi_ddiv>
 800f65e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f662:	e029      	b.n	800f6b8 <_dtoa_r+0x3d8>
 800f664:	2502      	movs	r5, #2
 800f666:	e7f2      	b.n	800f64e <_dtoa_r+0x36e>
 800f668:	07f9      	lsls	r1, r7, #31
 800f66a:	d508      	bpl.n	800f67e <_dtoa_r+0x39e>
 800f66c:	ec51 0b18 	vmov	r0, r1, d8
 800f670:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f674:	f7f0 ffe8 	bl	8000648 <__aeabi_dmul>
 800f678:	ec41 0b18 	vmov	d8, r0, r1
 800f67c:	3501      	adds	r5, #1
 800f67e:	107f      	asrs	r7, r7, #1
 800f680:	3608      	adds	r6, #8
 800f682:	e7e5      	b.n	800f650 <_dtoa_r+0x370>
 800f684:	f000 80a6 	beq.w	800f7d4 <_dtoa_r+0x4f4>
 800f688:	f1ca 0600 	rsb	r6, sl, #0
 800f68c:	4ba5      	ldr	r3, [pc, #660]	; (800f924 <_dtoa_r+0x644>)
 800f68e:	4fa6      	ldr	r7, [pc, #664]	; (800f928 <_dtoa_r+0x648>)
 800f690:	f006 020f 	and.w	r2, r6, #15
 800f694:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f69c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f6a0:	f7f0 ffd2 	bl	8000648 <__aeabi_dmul>
 800f6a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f6a8:	1136      	asrs	r6, r6, #4
 800f6aa:	2300      	movs	r3, #0
 800f6ac:	2502      	movs	r5, #2
 800f6ae:	2e00      	cmp	r6, #0
 800f6b0:	f040 8085 	bne.w	800f7be <_dtoa_r+0x4de>
 800f6b4:	2b00      	cmp	r3, #0
 800f6b6:	d1d2      	bne.n	800f65e <_dtoa_r+0x37e>
 800f6b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f6ba:	2b00      	cmp	r3, #0
 800f6bc:	f000 808c 	beq.w	800f7d8 <_dtoa_r+0x4f8>
 800f6c0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f6c4:	4b99      	ldr	r3, [pc, #612]	; (800f92c <_dtoa_r+0x64c>)
 800f6c6:	2200      	movs	r2, #0
 800f6c8:	4630      	mov	r0, r6
 800f6ca:	4639      	mov	r1, r7
 800f6cc:	f7f1 fa2e 	bl	8000b2c <__aeabi_dcmplt>
 800f6d0:	2800      	cmp	r0, #0
 800f6d2:	f000 8081 	beq.w	800f7d8 <_dtoa_r+0x4f8>
 800f6d6:	9b01      	ldr	r3, [sp, #4]
 800f6d8:	2b00      	cmp	r3, #0
 800f6da:	d07d      	beq.n	800f7d8 <_dtoa_r+0x4f8>
 800f6dc:	f1b9 0f00 	cmp.w	r9, #0
 800f6e0:	dd3c      	ble.n	800f75c <_dtoa_r+0x47c>
 800f6e2:	f10a 33ff 	add.w	r3, sl, #4294967295
 800f6e6:	9307      	str	r3, [sp, #28]
 800f6e8:	2200      	movs	r2, #0
 800f6ea:	4b91      	ldr	r3, [pc, #580]	; (800f930 <_dtoa_r+0x650>)
 800f6ec:	4630      	mov	r0, r6
 800f6ee:	4639      	mov	r1, r7
 800f6f0:	f7f0 ffaa 	bl	8000648 <__aeabi_dmul>
 800f6f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f6f8:	3501      	adds	r5, #1
 800f6fa:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800f6fe:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f702:	4628      	mov	r0, r5
 800f704:	f7f0 ff36 	bl	8000574 <__aeabi_i2d>
 800f708:	4632      	mov	r2, r6
 800f70a:	463b      	mov	r3, r7
 800f70c:	f7f0 ff9c 	bl	8000648 <__aeabi_dmul>
 800f710:	4b88      	ldr	r3, [pc, #544]	; (800f934 <_dtoa_r+0x654>)
 800f712:	2200      	movs	r2, #0
 800f714:	f7f0 fde2 	bl	80002dc <__adddf3>
 800f718:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800f71c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f720:	9303      	str	r3, [sp, #12]
 800f722:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f724:	2b00      	cmp	r3, #0
 800f726:	d15c      	bne.n	800f7e2 <_dtoa_r+0x502>
 800f728:	4b83      	ldr	r3, [pc, #524]	; (800f938 <_dtoa_r+0x658>)
 800f72a:	2200      	movs	r2, #0
 800f72c:	4630      	mov	r0, r6
 800f72e:	4639      	mov	r1, r7
 800f730:	f7f0 fdd2 	bl	80002d8 <__aeabi_dsub>
 800f734:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f738:	4606      	mov	r6, r0
 800f73a:	460f      	mov	r7, r1
 800f73c:	f7f1 fa14 	bl	8000b68 <__aeabi_dcmpgt>
 800f740:	2800      	cmp	r0, #0
 800f742:	f040 8296 	bne.w	800fc72 <_dtoa_r+0x992>
 800f746:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800f74a:	4630      	mov	r0, r6
 800f74c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f750:	4639      	mov	r1, r7
 800f752:	f7f1 f9eb 	bl	8000b2c <__aeabi_dcmplt>
 800f756:	2800      	cmp	r0, #0
 800f758:	f040 8288 	bne.w	800fc6c <_dtoa_r+0x98c>
 800f75c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f760:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f764:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f766:	2b00      	cmp	r3, #0
 800f768:	f2c0 8158 	blt.w	800fa1c <_dtoa_r+0x73c>
 800f76c:	f1ba 0f0e 	cmp.w	sl, #14
 800f770:	f300 8154 	bgt.w	800fa1c <_dtoa_r+0x73c>
 800f774:	4b6b      	ldr	r3, [pc, #428]	; (800f924 <_dtoa_r+0x644>)
 800f776:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f77a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f77e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f780:	2b00      	cmp	r3, #0
 800f782:	f280 80e3 	bge.w	800f94c <_dtoa_r+0x66c>
 800f786:	9b01      	ldr	r3, [sp, #4]
 800f788:	2b00      	cmp	r3, #0
 800f78a:	f300 80df 	bgt.w	800f94c <_dtoa_r+0x66c>
 800f78e:	f040 826d 	bne.w	800fc6c <_dtoa_r+0x98c>
 800f792:	4b69      	ldr	r3, [pc, #420]	; (800f938 <_dtoa_r+0x658>)
 800f794:	2200      	movs	r2, #0
 800f796:	4640      	mov	r0, r8
 800f798:	4649      	mov	r1, r9
 800f79a:	f7f0 ff55 	bl	8000648 <__aeabi_dmul>
 800f79e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f7a2:	f7f1 f9d7 	bl	8000b54 <__aeabi_dcmpge>
 800f7a6:	9e01      	ldr	r6, [sp, #4]
 800f7a8:	4637      	mov	r7, r6
 800f7aa:	2800      	cmp	r0, #0
 800f7ac:	f040 8243 	bne.w	800fc36 <_dtoa_r+0x956>
 800f7b0:	9d00      	ldr	r5, [sp, #0]
 800f7b2:	2331      	movs	r3, #49	; 0x31
 800f7b4:	f805 3b01 	strb.w	r3, [r5], #1
 800f7b8:	f10a 0a01 	add.w	sl, sl, #1
 800f7bc:	e23f      	b.n	800fc3e <_dtoa_r+0x95e>
 800f7be:	07f2      	lsls	r2, r6, #31
 800f7c0:	d505      	bpl.n	800f7ce <_dtoa_r+0x4ee>
 800f7c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f7c6:	f7f0 ff3f 	bl	8000648 <__aeabi_dmul>
 800f7ca:	3501      	adds	r5, #1
 800f7cc:	2301      	movs	r3, #1
 800f7ce:	1076      	asrs	r6, r6, #1
 800f7d0:	3708      	adds	r7, #8
 800f7d2:	e76c      	b.n	800f6ae <_dtoa_r+0x3ce>
 800f7d4:	2502      	movs	r5, #2
 800f7d6:	e76f      	b.n	800f6b8 <_dtoa_r+0x3d8>
 800f7d8:	9b01      	ldr	r3, [sp, #4]
 800f7da:	f8cd a01c 	str.w	sl, [sp, #28]
 800f7de:	930c      	str	r3, [sp, #48]	; 0x30
 800f7e0:	e78d      	b.n	800f6fe <_dtoa_r+0x41e>
 800f7e2:	9900      	ldr	r1, [sp, #0]
 800f7e4:	980c      	ldr	r0, [sp, #48]	; 0x30
 800f7e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f7e8:	4b4e      	ldr	r3, [pc, #312]	; (800f924 <_dtoa_r+0x644>)
 800f7ea:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f7ee:	4401      	add	r1, r0
 800f7f0:	9102      	str	r1, [sp, #8]
 800f7f2:	9908      	ldr	r1, [sp, #32]
 800f7f4:	eeb0 8a47 	vmov.f32	s16, s14
 800f7f8:	eef0 8a67 	vmov.f32	s17, s15
 800f7fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f800:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f804:	2900      	cmp	r1, #0
 800f806:	d045      	beq.n	800f894 <_dtoa_r+0x5b4>
 800f808:	494c      	ldr	r1, [pc, #304]	; (800f93c <_dtoa_r+0x65c>)
 800f80a:	2000      	movs	r0, #0
 800f80c:	f7f1 f846 	bl	800089c <__aeabi_ddiv>
 800f810:	ec53 2b18 	vmov	r2, r3, d8
 800f814:	f7f0 fd60 	bl	80002d8 <__aeabi_dsub>
 800f818:	9d00      	ldr	r5, [sp, #0]
 800f81a:	ec41 0b18 	vmov	d8, r0, r1
 800f81e:	4639      	mov	r1, r7
 800f820:	4630      	mov	r0, r6
 800f822:	f7f1 f9c1 	bl	8000ba8 <__aeabi_d2iz>
 800f826:	900c      	str	r0, [sp, #48]	; 0x30
 800f828:	f7f0 fea4 	bl	8000574 <__aeabi_i2d>
 800f82c:	4602      	mov	r2, r0
 800f82e:	460b      	mov	r3, r1
 800f830:	4630      	mov	r0, r6
 800f832:	4639      	mov	r1, r7
 800f834:	f7f0 fd50 	bl	80002d8 <__aeabi_dsub>
 800f838:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f83a:	3330      	adds	r3, #48	; 0x30
 800f83c:	f805 3b01 	strb.w	r3, [r5], #1
 800f840:	ec53 2b18 	vmov	r2, r3, d8
 800f844:	4606      	mov	r6, r0
 800f846:	460f      	mov	r7, r1
 800f848:	f7f1 f970 	bl	8000b2c <__aeabi_dcmplt>
 800f84c:	2800      	cmp	r0, #0
 800f84e:	d165      	bne.n	800f91c <_dtoa_r+0x63c>
 800f850:	4632      	mov	r2, r6
 800f852:	463b      	mov	r3, r7
 800f854:	4935      	ldr	r1, [pc, #212]	; (800f92c <_dtoa_r+0x64c>)
 800f856:	2000      	movs	r0, #0
 800f858:	f7f0 fd3e 	bl	80002d8 <__aeabi_dsub>
 800f85c:	ec53 2b18 	vmov	r2, r3, d8
 800f860:	f7f1 f964 	bl	8000b2c <__aeabi_dcmplt>
 800f864:	2800      	cmp	r0, #0
 800f866:	f040 80b9 	bne.w	800f9dc <_dtoa_r+0x6fc>
 800f86a:	9b02      	ldr	r3, [sp, #8]
 800f86c:	429d      	cmp	r5, r3
 800f86e:	f43f af75 	beq.w	800f75c <_dtoa_r+0x47c>
 800f872:	4b2f      	ldr	r3, [pc, #188]	; (800f930 <_dtoa_r+0x650>)
 800f874:	ec51 0b18 	vmov	r0, r1, d8
 800f878:	2200      	movs	r2, #0
 800f87a:	f7f0 fee5 	bl	8000648 <__aeabi_dmul>
 800f87e:	4b2c      	ldr	r3, [pc, #176]	; (800f930 <_dtoa_r+0x650>)
 800f880:	ec41 0b18 	vmov	d8, r0, r1
 800f884:	2200      	movs	r2, #0
 800f886:	4630      	mov	r0, r6
 800f888:	4639      	mov	r1, r7
 800f88a:	f7f0 fedd 	bl	8000648 <__aeabi_dmul>
 800f88e:	4606      	mov	r6, r0
 800f890:	460f      	mov	r7, r1
 800f892:	e7c4      	b.n	800f81e <_dtoa_r+0x53e>
 800f894:	ec51 0b17 	vmov	r0, r1, d7
 800f898:	f7f0 fed6 	bl	8000648 <__aeabi_dmul>
 800f89c:	9b02      	ldr	r3, [sp, #8]
 800f89e:	9d00      	ldr	r5, [sp, #0]
 800f8a0:	930c      	str	r3, [sp, #48]	; 0x30
 800f8a2:	ec41 0b18 	vmov	d8, r0, r1
 800f8a6:	4639      	mov	r1, r7
 800f8a8:	4630      	mov	r0, r6
 800f8aa:	f7f1 f97d 	bl	8000ba8 <__aeabi_d2iz>
 800f8ae:	9011      	str	r0, [sp, #68]	; 0x44
 800f8b0:	f7f0 fe60 	bl	8000574 <__aeabi_i2d>
 800f8b4:	4602      	mov	r2, r0
 800f8b6:	460b      	mov	r3, r1
 800f8b8:	4630      	mov	r0, r6
 800f8ba:	4639      	mov	r1, r7
 800f8bc:	f7f0 fd0c 	bl	80002d8 <__aeabi_dsub>
 800f8c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f8c2:	3330      	adds	r3, #48	; 0x30
 800f8c4:	f805 3b01 	strb.w	r3, [r5], #1
 800f8c8:	9b02      	ldr	r3, [sp, #8]
 800f8ca:	429d      	cmp	r5, r3
 800f8cc:	4606      	mov	r6, r0
 800f8ce:	460f      	mov	r7, r1
 800f8d0:	f04f 0200 	mov.w	r2, #0
 800f8d4:	d134      	bne.n	800f940 <_dtoa_r+0x660>
 800f8d6:	4b19      	ldr	r3, [pc, #100]	; (800f93c <_dtoa_r+0x65c>)
 800f8d8:	ec51 0b18 	vmov	r0, r1, d8
 800f8dc:	f7f0 fcfe 	bl	80002dc <__adddf3>
 800f8e0:	4602      	mov	r2, r0
 800f8e2:	460b      	mov	r3, r1
 800f8e4:	4630      	mov	r0, r6
 800f8e6:	4639      	mov	r1, r7
 800f8e8:	f7f1 f93e 	bl	8000b68 <__aeabi_dcmpgt>
 800f8ec:	2800      	cmp	r0, #0
 800f8ee:	d175      	bne.n	800f9dc <_dtoa_r+0x6fc>
 800f8f0:	ec53 2b18 	vmov	r2, r3, d8
 800f8f4:	4911      	ldr	r1, [pc, #68]	; (800f93c <_dtoa_r+0x65c>)
 800f8f6:	2000      	movs	r0, #0
 800f8f8:	f7f0 fcee 	bl	80002d8 <__aeabi_dsub>
 800f8fc:	4602      	mov	r2, r0
 800f8fe:	460b      	mov	r3, r1
 800f900:	4630      	mov	r0, r6
 800f902:	4639      	mov	r1, r7
 800f904:	f7f1 f912 	bl	8000b2c <__aeabi_dcmplt>
 800f908:	2800      	cmp	r0, #0
 800f90a:	f43f af27 	beq.w	800f75c <_dtoa_r+0x47c>
 800f90e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f910:	1e6b      	subs	r3, r5, #1
 800f912:	930c      	str	r3, [sp, #48]	; 0x30
 800f914:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f918:	2b30      	cmp	r3, #48	; 0x30
 800f91a:	d0f8      	beq.n	800f90e <_dtoa_r+0x62e>
 800f91c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800f920:	e04a      	b.n	800f9b8 <_dtoa_r+0x6d8>
 800f922:	bf00      	nop
 800f924:	08013620 	.word	0x08013620
 800f928:	080135f8 	.word	0x080135f8
 800f92c:	3ff00000 	.word	0x3ff00000
 800f930:	40240000 	.word	0x40240000
 800f934:	401c0000 	.word	0x401c0000
 800f938:	40140000 	.word	0x40140000
 800f93c:	3fe00000 	.word	0x3fe00000
 800f940:	4baf      	ldr	r3, [pc, #700]	; (800fc00 <_dtoa_r+0x920>)
 800f942:	f7f0 fe81 	bl	8000648 <__aeabi_dmul>
 800f946:	4606      	mov	r6, r0
 800f948:	460f      	mov	r7, r1
 800f94a:	e7ac      	b.n	800f8a6 <_dtoa_r+0x5c6>
 800f94c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f950:	9d00      	ldr	r5, [sp, #0]
 800f952:	4642      	mov	r2, r8
 800f954:	464b      	mov	r3, r9
 800f956:	4630      	mov	r0, r6
 800f958:	4639      	mov	r1, r7
 800f95a:	f7f0 ff9f 	bl	800089c <__aeabi_ddiv>
 800f95e:	f7f1 f923 	bl	8000ba8 <__aeabi_d2iz>
 800f962:	9002      	str	r0, [sp, #8]
 800f964:	f7f0 fe06 	bl	8000574 <__aeabi_i2d>
 800f968:	4642      	mov	r2, r8
 800f96a:	464b      	mov	r3, r9
 800f96c:	f7f0 fe6c 	bl	8000648 <__aeabi_dmul>
 800f970:	4602      	mov	r2, r0
 800f972:	460b      	mov	r3, r1
 800f974:	4630      	mov	r0, r6
 800f976:	4639      	mov	r1, r7
 800f978:	f7f0 fcae 	bl	80002d8 <__aeabi_dsub>
 800f97c:	9e02      	ldr	r6, [sp, #8]
 800f97e:	9f01      	ldr	r7, [sp, #4]
 800f980:	3630      	adds	r6, #48	; 0x30
 800f982:	f805 6b01 	strb.w	r6, [r5], #1
 800f986:	9e00      	ldr	r6, [sp, #0]
 800f988:	1bae      	subs	r6, r5, r6
 800f98a:	42b7      	cmp	r7, r6
 800f98c:	4602      	mov	r2, r0
 800f98e:	460b      	mov	r3, r1
 800f990:	d137      	bne.n	800fa02 <_dtoa_r+0x722>
 800f992:	f7f0 fca3 	bl	80002dc <__adddf3>
 800f996:	4642      	mov	r2, r8
 800f998:	464b      	mov	r3, r9
 800f99a:	4606      	mov	r6, r0
 800f99c:	460f      	mov	r7, r1
 800f99e:	f7f1 f8e3 	bl	8000b68 <__aeabi_dcmpgt>
 800f9a2:	b9c8      	cbnz	r0, 800f9d8 <_dtoa_r+0x6f8>
 800f9a4:	4642      	mov	r2, r8
 800f9a6:	464b      	mov	r3, r9
 800f9a8:	4630      	mov	r0, r6
 800f9aa:	4639      	mov	r1, r7
 800f9ac:	f7f1 f8b4 	bl	8000b18 <__aeabi_dcmpeq>
 800f9b0:	b110      	cbz	r0, 800f9b8 <_dtoa_r+0x6d8>
 800f9b2:	9b02      	ldr	r3, [sp, #8]
 800f9b4:	07d9      	lsls	r1, r3, #31
 800f9b6:	d40f      	bmi.n	800f9d8 <_dtoa_r+0x6f8>
 800f9b8:	4620      	mov	r0, r4
 800f9ba:	4659      	mov	r1, fp
 800f9bc:	f001 f868 	bl	8010a90 <_Bfree>
 800f9c0:	2300      	movs	r3, #0
 800f9c2:	702b      	strb	r3, [r5, #0]
 800f9c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f9c6:	f10a 0001 	add.w	r0, sl, #1
 800f9ca:	6018      	str	r0, [r3, #0]
 800f9cc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f9ce:	2b00      	cmp	r3, #0
 800f9d0:	f43f acd8 	beq.w	800f384 <_dtoa_r+0xa4>
 800f9d4:	601d      	str	r5, [r3, #0]
 800f9d6:	e4d5      	b.n	800f384 <_dtoa_r+0xa4>
 800f9d8:	f8cd a01c 	str.w	sl, [sp, #28]
 800f9dc:	462b      	mov	r3, r5
 800f9de:	461d      	mov	r5, r3
 800f9e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f9e4:	2a39      	cmp	r2, #57	; 0x39
 800f9e6:	d108      	bne.n	800f9fa <_dtoa_r+0x71a>
 800f9e8:	9a00      	ldr	r2, [sp, #0]
 800f9ea:	429a      	cmp	r2, r3
 800f9ec:	d1f7      	bne.n	800f9de <_dtoa_r+0x6fe>
 800f9ee:	9a07      	ldr	r2, [sp, #28]
 800f9f0:	9900      	ldr	r1, [sp, #0]
 800f9f2:	3201      	adds	r2, #1
 800f9f4:	9207      	str	r2, [sp, #28]
 800f9f6:	2230      	movs	r2, #48	; 0x30
 800f9f8:	700a      	strb	r2, [r1, #0]
 800f9fa:	781a      	ldrb	r2, [r3, #0]
 800f9fc:	3201      	adds	r2, #1
 800f9fe:	701a      	strb	r2, [r3, #0]
 800fa00:	e78c      	b.n	800f91c <_dtoa_r+0x63c>
 800fa02:	4b7f      	ldr	r3, [pc, #508]	; (800fc00 <_dtoa_r+0x920>)
 800fa04:	2200      	movs	r2, #0
 800fa06:	f7f0 fe1f 	bl	8000648 <__aeabi_dmul>
 800fa0a:	2200      	movs	r2, #0
 800fa0c:	2300      	movs	r3, #0
 800fa0e:	4606      	mov	r6, r0
 800fa10:	460f      	mov	r7, r1
 800fa12:	f7f1 f881 	bl	8000b18 <__aeabi_dcmpeq>
 800fa16:	2800      	cmp	r0, #0
 800fa18:	d09b      	beq.n	800f952 <_dtoa_r+0x672>
 800fa1a:	e7cd      	b.n	800f9b8 <_dtoa_r+0x6d8>
 800fa1c:	9a08      	ldr	r2, [sp, #32]
 800fa1e:	2a00      	cmp	r2, #0
 800fa20:	f000 80c4 	beq.w	800fbac <_dtoa_r+0x8cc>
 800fa24:	9a05      	ldr	r2, [sp, #20]
 800fa26:	2a01      	cmp	r2, #1
 800fa28:	f300 80a8 	bgt.w	800fb7c <_dtoa_r+0x89c>
 800fa2c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800fa2e:	2a00      	cmp	r2, #0
 800fa30:	f000 80a0 	beq.w	800fb74 <_dtoa_r+0x894>
 800fa34:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800fa38:	9e06      	ldr	r6, [sp, #24]
 800fa3a:	4645      	mov	r5, r8
 800fa3c:	9a04      	ldr	r2, [sp, #16]
 800fa3e:	2101      	movs	r1, #1
 800fa40:	441a      	add	r2, r3
 800fa42:	4620      	mov	r0, r4
 800fa44:	4498      	add	r8, r3
 800fa46:	9204      	str	r2, [sp, #16]
 800fa48:	f001 f928 	bl	8010c9c <__i2b>
 800fa4c:	4607      	mov	r7, r0
 800fa4e:	2d00      	cmp	r5, #0
 800fa50:	dd0b      	ble.n	800fa6a <_dtoa_r+0x78a>
 800fa52:	9b04      	ldr	r3, [sp, #16]
 800fa54:	2b00      	cmp	r3, #0
 800fa56:	dd08      	ble.n	800fa6a <_dtoa_r+0x78a>
 800fa58:	42ab      	cmp	r3, r5
 800fa5a:	9a04      	ldr	r2, [sp, #16]
 800fa5c:	bfa8      	it	ge
 800fa5e:	462b      	movge	r3, r5
 800fa60:	eba8 0803 	sub.w	r8, r8, r3
 800fa64:	1aed      	subs	r5, r5, r3
 800fa66:	1ad3      	subs	r3, r2, r3
 800fa68:	9304      	str	r3, [sp, #16]
 800fa6a:	9b06      	ldr	r3, [sp, #24]
 800fa6c:	b1fb      	cbz	r3, 800faae <_dtoa_r+0x7ce>
 800fa6e:	9b08      	ldr	r3, [sp, #32]
 800fa70:	2b00      	cmp	r3, #0
 800fa72:	f000 809f 	beq.w	800fbb4 <_dtoa_r+0x8d4>
 800fa76:	2e00      	cmp	r6, #0
 800fa78:	dd11      	ble.n	800fa9e <_dtoa_r+0x7be>
 800fa7a:	4639      	mov	r1, r7
 800fa7c:	4632      	mov	r2, r6
 800fa7e:	4620      	mov	r0, r4
 800fa80:	f001 f9c8 	bl	8010e14 <__pow5mult>
 800fa84:	465a      	mov	r2, fp
 800fa86:	4601      	mov	r1, r0
 800fa88:	4607      	mov	r7, r0
 800fa8a:	4620      	mov	r0, r4
 800fa8c:	f001 f91c 	bl	8010cc8 <__multiply>
 800fa90:	4659      	mov	r1, fp
 800fa92:	9007      	str	r0, [sp, #28]
 800fa94:	4620      	mov	r0, r4
 800fa96:	f000 fffb 	bl	8010a90 <_Bfree>
 800fa9a:	9b07      	ldr	r3, [sp, #28]
 800fa9c:	469b      	mov	fp, r3
 800fa9e:	9b06      	ldr	r3, [sp, #24]
 800faa0:	1b9a      	subs	r2, r3, r6
 800faa2:	d004      	beq.n	800faae <_dtoa_r+0x7ce>
 800faa4:	4659      	mov	r1, fp
 800faa6:	4620      	mov	r0, r4
 800faa8:	f001 f9b4 	bl	8010e14 <__pow5mult>
 800faac:	4683      	mov	fp, r0
 800faae:	2101      	movs	r1, #1
 800fab0:	4620      	mov	r0, r4
 800fab2:	f001 f8f3 	bl	8010c9c <__i2b>
 800fab6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fab8:	2b00      	cmp	r3, #0
 800faba:	4606      	mov	r6, r0
 800fabc:	dd7c      	ble.n	800fbb8 <_dtoa_r+0x8d8>
 800fabe:	461a      	mov	r2, r3
 800fac0:	4601      	mov	r1, r0
 800fac2:	4620      	mov	r0, r4
 800fac4:	f001 f9a6 	bl	8010e14 <__pow5mult>
 800fac8:	9b05      	ldr	r3, [sp, #20]
 800faca:	2b01      	cmp	r3, #1
 800facc:	4606      	mov	r6, r0
 800face:	dd76      	ble.n	800fbbe <_dtoa_r+0x8de>
 800fad0:	2300      	movs	r3, #0
 800fad2:	9306      	str	r3, [sp, #24]
 800fad4:	6933      	ldr	r3, [r6, #16]
 800fad6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800fada:	6918      	ldr	r0, [r3, #16]
 800fadc:	f001 f88e 	bl	8010bfc <__hi0bits>
 800fae0:	f1c0 0020 	rsb	r0, r0, #32
 800fae4:	9b04      	ldr	r3, [sp, #16]
 800fae6:	4418      	add	r0, r3
 800fae8:	f010 001f 	ands.w	r0, r0, #31
 800faec:	f000 8086 	beq.w	800fbfc <_dtoa_r+0x91c>
 800faf0:	f1c0 0320 	rsb	r3, r0, #32
 800faf4:	2b04      	cmp	r3, #4
 800faf6:	dd7f      	ble.n	800fbf8 <_dtoa_r+0x918>
 800faf8:	f1c0 001c 	rsb	r0, r0, #28
 800fafc:	9b04      	ldr	r3, [sp, #16]
 800fafe:	4403      	add	r3, r0
 800fb00:	4480      	add	r8, r0
 800fb02:	4405      	add	r5, r0
 800fb04:	9304      	str	r3, [sp, #16]
 800fb06:	f1b8 0f00 	cmp.w	r8, #0
 800fb0a:	dd05      	ble.n	800fb18 <_dtoa_r+0x838>
 800fb0c:	4659      	mov	r1, fp
 800fb0e:	4642      	mov	r2, r8
 800fb10:	4620      	mov	r0, r4
 800fb12:	f001 f9d9 	bl	8010ec8 <__lshift>
 800fb16:	4683      	mov	fp, r0
 800fb18:	9b04      	ldr	r3, [sp, #16]
 800fb1a:	2b00      	cmp	r3, #0
 800fb1c:	dd05      	ble.n	800fb2a <_dtoa_r+0x84a>
 800fb1e:	4631      	mov	r1, r6
 800fb20:	461a      	mov	r2, r3
 800fb22:	4620      	mov	r0, r4
 800fb24:	f001 f9d0 	bl	8010ec8 <__lshift>
 800fb28:	4606      	mov	r6, r0
 800fb2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fb2c:	2b00      	cmp	r3, #0
 800fb2e:	d069      	beq.n	800fc04 <_dtoa_r+0x924>
 800fb30:	4631      	mov	r1, r6
 800fb32:	4658      	mov	r0, fp
 800fb34:	f001 fa34 	bl	8010fa0 <__mcmp>
 800fb38:	2800      	cmp	r0, #0
 800fb3a:	da63      	bge.n	800fc04 <_dtoa_r+0x924>
 800fb3c:	2300      	movs	r3, #0
 800fb3e:	4659      	mov	r1, fp
 800fb40:	220a      	movs	r2, #10
 800fb42:	4620      	mov	r0, r4
 800fb44:	f000 ffc6 	bl	8010ad4 <__multadd>
 800fb48:	9b08      	ldr	r3, [sp, #32]
 800fb4a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fb4e:	4683      	mov	fp, r0
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	f000 818f 	beq.w	800fe74 <_dtoa_r+0xb94>
 800fb56:	4639      	mov	r1, r7
 800fb58:	2300      	movs	r3, #0
 800fb5a:	220a      	movs	r2, #10
 800fb5c:	4620      	mov	r0, r4
 800fb5e:	f000 ffb9 	bl	8010ad4 <__multadd>
 800fb62:	f1b9 0f00 	cmp.w	r9, #0
 800fb66:	4607      	mov	r7, r0
 800fb68:	f300 808e 	bgt.w	800fc88 <_dtoa_r+0x9a8>
 800fb6c:	9b05      	ldr	r3, [sp, #20]
 800fb6e:	2b02      	cmp	r3, #2
 800fb70:	dc50      	bgt.n	800fc14 <_dtoa_r+0x934>
 800fb72:	e089      	b.n	800fc88 <_dtoa_r+0x9a8>
 800fb74:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800fb76:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800fb7a:	e75d      	b.n	800fa38 <_dtoa_r+0x758>
 800fb7c:	9b01      	ldr	r3, [sp, #4]
 800fb7e:	1e5e      	subs	r6, r3, #1
 800fb80:	9b06      	ldr	r3, [sp, #24]
 800fb82:	42b3      	cmp	r3, r6
 800fb84:	bfbf      	itttt	lt
 800fb86:	9b06      	ldrlt	r3, [sp, #24]
 800fb88:	9606      	strlt	r6, [sp, #24]
 800fb8a:	1af2      	sublt	r2, r6, r3
 800fb8c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800fb8e:	bfb6      	itet	lt
 800fb90:	189b      	addlt	r3, r3, r2
 800fb92:	1b9e      	subge	r6, r3, r6
 800fb94:	930d      	strlt	r3, [sp, #52]	; 0x34
 800fb96:	9b01      	ldr	r3, [sp, #4]
 800fb98:	bfb8      	it	lt
 800fb9a:	2600      	movlt	r6, #0
 800fb9c:	2b00      	cmp	r3, #0
 800fb9e:	bfb5      	itete	lt
 800fba0:	eba8 0503 	sublt.w	r5, r8, r3
 800fba4:	9b01      	ldrge	r3, [sp, #4]
 800fba6:	2300      	movlt	r3, #0
 800fba8:	4645      	movge	r5, r8
 800fbaa:	e747      	b.n	800fa3c <_dtoa_r+0x75c>
 800fbac:	9e06      	ldr	r6, [sp, #24]
 800fbae:	9f08      	ldr	r7, [sp, #32]
 800fbb0:	4645      	mov	r5, r8
 800fbb2:	e74c      	b.n	800fa4e <_dtoa_r+0x76e>
 800fbb4:	9a06      	ldr	r2, [sp, #24]
 800fbb6:	e775      	b.n	800faa4 <_dtoa_r+0x7c4>
 800fbb8:	9b05      	ldr	r3, [sp, #20]
 800fbba:	2b01      	cmp	r3, #1
 800fbbc:	dc18      	bgt.n	800fbf0 <_dtoa_r+0x910>
 800fbbe:	9b02      	ldr	r3, [sp, #8]
 800fbc0:	b9b3      	cbnz	r3, 800fbf0 <_dtoa_r+0x910>
 800fbc2:	9b03      	ldr	r3, [sp, #12]
 800fbc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fbc8:	b9a3      	cbnz	r3, 800fbf4 <_dtoa_r+0x914>
 800fbca:	9b03      	ldr	r3, [sp, #12]
 800fbcc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800fbd0:	0d1b      	lsrs	r3, r3, #20
 800fbd2:	051b      	lsls	r3, r3, #20
 800fbd4:	b12b      	cbz	r3, 800fbe2 <_dtoa_r+0x902>
 800fbd6:	9b04      	ldr	r3, [sp, #16]
 800fbd8:	3301      	adds	r3, #1
 800fbda:	9304      	str	r3, [sp, #16]
 800fbdc:	f108 0801 	add.w	r8, r8, #1
 800fbe0:	2301      	movs	r3, #1
 800fbe2:	9306      	str	r3, [sp, #24]
 800fbe4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	f47f af74 	bne.w	800fad4 <_dtoa_r+0x7f4>
 800fbec:	2001      	movs	r0, #1
 800fbee:	e779      	b.n	800fae4 <_dtoa_r+0x804>
 800fbf0:	2300      	movs	r3, #0
 800fbf2:	e7f6      	b.n	800fbe2 <_dtoa_r+0x902>
 800fbf4:	9b02      	ldr	r3, [sp, #8]
 800fbf6:	e7f4      	b.n	800fbe2 <_dtoa_r+0x902>
 800fbf8:	d085      	beq.n	800fb06 <_dtoa_r+0x826>
 800fbfa:	4618      	mov	r0, r3
 800fbfc:	301c      	adds	r0, #28
 800fbfe:	e77d      	b.n	800fafc <_dtoa_r+0x81c>
 800fc00:	40240000 	.word	0x40240000
 800fc04:	9b01      	ldr	r3, [sp, #4]
 800fc06:	2b00      	cmp	r3, #0
 800fc08:	dc38      	bgt.n	800fc7c <_dtoa_r+0x99c>
 800fc0a:	9b05      	ldr	r3, [sp, #20]
 800fc0c:	2b02      	cmp	r3, #2
 800fc0e:	dd35      	ble.n	800fc7c <_dtoa_r+0x99c>
 800fc10:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800fc14:	f1b9 0f00 	cmp.w	r9, #0
 800fc18:	d10d      	bne.n	800fc36 <_dtoa_r+0x956>
 800fc1a:	4631      	mov	r1, r6
 800fc1c:	464b      	mov	r3, r9
 800fc1e:	2205      	movs	r2, #5
 800fc20:	4620      	mov	r0, r4
 800fc22:	f000 ff57 	bl	8010ad4 <__multadd>
 800fc26:	4601      	mov	r1, r0
 800fc28:	4606      	mov	r6, r0
 800fc2a:	4658      	mov	r0, fp
 800fc2c:	f001 f9b8 	bl	8010fa0 <__mcmp>
 800fc30:	2800      	cmp	r0, #0
 800fc32:	f73f adbd 	bgt.w	800f7b0 <_dtoa_r+0x4d0>
 800fc36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fc38:	9d00      	ldr	r5, [sp, #0]
 800fc3a:	ea6f 0a03 	mvn.w	sl, r3
 800fc3e:	f04f 0800 	mov.w	r8, #0
 800fc42:	4631      	mov	r1, r6
 800fc44:	4620      	mov	r0, r4
 800fc46:	f000 ff23 	bl	8010a90 <_Bfree>
 800fc4a:	2f00      	cmp	r7, #0
 800fc4c:	f43f aeb4 	beq.w	800f9b8 <_dtoa_r+0x6d8>
 800fc50:	f1b8 0f00 	cmp.w	r8, #0
 800fc54:	d005      	beq.n	800fc62 <_dtoa_r+0x982>
 800fc56:	45b8      	cmp	r8, r7
 800fc58:	d003      	beq.n	800fc62 <_dtoa_r+0x982>
 800fc5a:	4641      	mov	r1, r8
 800fc5c:	4620      	mov	r0, r4
 800fc5e:	f000 ff17 	bl	8010a90 <_Bfree>
 800fc62:	4639      	mov	r1, r7
 800fc64:	4620      	mov	r0, r4
 800fc66:	f000 ff13 	bl	8010a90 <_Bfree>
 800fc6a:	e6a5      	b.n	800f9b8 <_dtoa_r+0x6d8>
 800fc6c:	2600      	movs	r6, #0
 800fc6e:	4637      	mov	r7, r6
 800fc70:	e7e1      	b.n	800fc36 <_dtoa_r+0x956>
 800fc72:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800fc74:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800fc78:	4637      	mov	r7, r6
 800fc7a:	e599      	b.n	800f7b0 <_dtoa_r+0x4d0>
 800fc7c:	9b08      	ldr	r3, [sp, #32]
 800fc7e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800fc82:	2b00      	cmp	r3, #0
 800fc84:	f000 80fd 	beq.w	800fe82 <_dtoa_r+0xba2>
 800fc88:	2d00      	cmp	r5, #0
 800fc8a:	dd05      	ble.n	800fc98 <_dtoa_r+0x9b8>
 800fc8c:	4639      	mov	r1, r7
 800fc8e:	462a      	mov	r2, r5
 800fc90:	4620      	mov	r0, r4
 800fc92:	f001 f919 	bl	8010ec8 <__lshift>
 800fc96:	4607      	mov	r7, r0
 800fc98:	9b06      	ldr	r3, [sp, #24]
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	d05c      	beq.n	800fd58 <_dtoa_r+0xa78>
 800fc9e:	6879      	ldr	r1, [r7, #4]
 800fca0:	4620      	mov	r0, r4
 800fca2:	f000 feb5 	bl	8010a10 <_Balloc>
 800fca6:	4605      	mov	r5, r0
 800fca8:	b928      	cbnz	r0, 800fcb6 <_dtoa_r+0x9d6>
 800fcaa:	4b80      	ldr	r3, [pc, #512]	; (800feac <_dtoa_r+0xbcc>)
 800fcac:	4602      	mov	r2, r0
 800fcae:	f240 21ea 	movw	r1, #746	; 0x2ea
 800fcb2:	f7ff bb2e 	b.w	800f312 <_dtoa_r+0x32>
 800fcb6:	693a      	ldr	r2, [r7, #16]
 800fcb8:	3202      	adds	r2, #2
 800fcba:	0092      	lsls	r2, r2, #2
 800fcbc:	f107 010c 	add.w	r1, r7, #12
 800fcc0:	300c      	adds	r0, #12
 800fcc2:	f7fd fdf3 	bl	800d8ac <memcpy>
 800fcc6:	2201      	movs	r2, #1
 800fcc8:	4629      	mov	r1, r5
 800fcca:	4620      	mov	r0, r4
 800fccc:	f001 f8fc 	bl	8010ec8 <__lshift>
 800fcd0:	9b00      	ldr	r3, [sp, #0]
 800fcd2:	3301      	adds	r3, #1
 800fcd4:	9301      	str	r3, [sp, #4]
 800fcd6:	9b00      	ldr	r3, [sp, #0]
 800fcd8:	444b      	add	r3, r9
 800fcda:	9307      	str	r3, [sp, #28]
 800fcdc:	9b02      	ldr	r3, [sp, #8]
 800fcde:	f003 0301 	and.w	r3, r3, #1
 800fce2:	46b8      	mov	r8, r7
 800fce4:	9306      	str	r3, [sp, #24]
 800fce6:	4607      	mov	r7, r0
 800fce8:	9b01      	ldr	r3, [sp, #4]
 800fcea:	4631      	mov	r1, r6
 800fcec:	3b01      	subs	r3, #1
 800fcee:	4658      	mov	r0, fp
 800fcf0:	9302      	str	r3, [sp, #8]
 800fcf2:	f7ff fa69 	bl	800f1c8 <quorem>
 800fcf6:	4603      	mov	r3, r0
 800fcf8:	3330      	adds	r3, #48	; 0x30
 800fcfa:	9004      	str	r0, [sp, #16]
 800fcfc:	4641      	mov	r1, r8
 800fcfe:	4658      	mov	r0, fp
 800fd00:	9308      	str	r3, [sp, #32]
 800fd02:	f001 f94d 	bl	8010fa0 <__mcmp>
 800fd06:	463a      	mov	r2, r7
 800fd08:	4681      	mov	r9, r0
 800fd0a:	4631      	mov	r1, r6
 800fd0c:	4620      	mov	r0, r4
 800fd0e:	f001 f963 	bl	8010fd8 <__mdiff>
 800fd12:	68c2      	ldr	r2, [r0, #12]
 800fd14:	9b08      	ldr	r3, [sp, #32]
 800fd16:	4605      	mov	r5, r0
 800fd18:	bb02      	cbnz	r2, 800fd5c <_dtoa_r+0xa7c>
 800fd1a:	4601      	mov	r1, r0
 800fd1c:	4658      	mov	r0, fp
 800fd1e:	f001 f93f 	bl	8010fa0 <__mcmp>
 800fd22:	9b08      	ldr	r3, [sp, #32]
 800fd24:	4602      	mov	r2, r0
 800fd26:	4629      	mov	r1, r5
 800fd28:	4620      	mov	r0, r4
 800fd2a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800fd2e:	f000 feaf 	bl	8010a90 <_Bfree>
 800fd32:	9b05      	ldr	r3, [sp, #20]
 800fd34:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fd36:	9d01      	ldr	r5, [sp, #4]
 800fd38:	ea43 0102 	orr.w	r1, r3, r2
 800fd3c:	9b06      	ldr	r3, [sp, #24]
 800fd3e:	430b      	orrs	r3, r1
 800fd40:	9b08      	ldr	r3, [sp, #32]
 800fd42:	d10d      	bne.n	800fd60 <_dtoa_r+0xa80>
 800fd44:	2b39      	cmp	r3, #57	; 0x39
 800fd46:	d029      	beq.n	800fd9c <_dtoa_r+0xabc>
 800fd48:	f1b9 0f00 	cmp.w	r9, #0
 800fd4c:	dd01      	ble.n	800fd52 <_dtoa_r+0xa72>
 800fd4e:	9b04      	ldr	r3, [sp, #16]
 800fd50:	3331      	adds	r3, #49	; 0x31
 800fd52:	9a02      	ldr	r2, [sp, #8]
 800fd54:	7013      	strb	r3, [r2, #0]
 800fd56:	e774      	b.n	800fc42 <_dtoa_r+0x962>
 800fd58:	4638      	mov	r0, r7
 800fd5a:	e7b9      	b.n	800fcd0 <_dtoa_r+0x9f0>
 800fd5c:	2201      	movs	r2, #1
 800fd5e:	e7e2      	b.n	800fd26 <_dtoa_r+0xa46>
 800fd60:	f1b9 0f00 	cmp.w	r9, #0
 800fd64:	db06      	blt.n	800fd74 <_dtoa_r+0xa94>
 800fd66:	9905      	ldr	r1, [sp, #20]
 800fd68:	ea41 0909 	orr.w	r9, r1, r9
 800fd6c:	9906      	ldr	r1, [sp, #24]
 800fd6e:	ea59 0101 	orrs.w	r1, r9, r1
 800fd72:	d120      	bne.n	800fdb6 <_dtoa_r+0xad6>
 800fd74:	2a00      	cmp	r2, #0
 800fd76:	ddec      	ble.n	800fd52 <_dtoa_r+0xa72>
 800fd78:	4659      	mov	r1, fp
 800fd7a:	2201      	movs	r2, #1
 800fd7c:	4620      	mov	r0, r4
 800fd7e:	9301      	str	r3, [sp, #4]
 800fd80:	f001 f8a2 	bl	8010ec8 <__lshift>
 800fd84:	4631      	mov	r1, r6
 800fd86:	4683      	mov	fp, r0
 800fd88:	f001 f90a 	bl	8010fa0 <__mcmp>
 800fd8c:	2800      	cmp	r0, #0
 800fd8e:	9b01      	ldr	r3, [sp, #4]
 800fd90:	dc02      	bgt.n	800fd98 <_dtoa_r+0xab8>
 800fd92:	d1de      	bne.n	800fd52 <_dtoa_r+0xa72>
 800fd94:	07da      	lsls	r2, r3, #31
 800fd96:	d5dc      	bpl.n	800fd52 <_dtoa_r+0xa72>
 800fd98:	2b39      	cmp	r3, #57	; 0x39
 800fd9a:	d1d8      	bne.n	800fd4e <_dtoa_r+0xa6e>
 800fd9c:	9a02      	ldr	r2, [sp, #8]
 800fd9e:	2339      	movs	r3, #57	; 0x39
 800fda0:	7013      	strb	r3, [r2, #0]
 800fda2:	462b      	mov	r3, r5
 800fda4:	461d      	mov	r5, r3
 800fda6:	3b01      	subs	r3, #1
 800fda8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800fdac:	2a39      	cmp	r2, #57	; 0x39
 800fdae:	d050      	beq.n	800fe52 <_dtoa_r+0xb72>
 800fdb0:	3201      	adds	r2, #1
 800fdb2:	701a      	strb	r2, [r3, #0]
 800fdb4:	e745      	b.n	800fc42 <_dtoa_r+0x962>
 800fdb6:	2a00      	cmp	r2, #0
 800fdb8:	dd03      	ble.n	800fdc2 <_dtoa_r+0xae2>
 800fdba:	2b39      	cmp	r3, #57	; 0x39
 800fdbc:	d0ee      	beq.n	800fd9c <_dtoa_r+0xabc>
 800fdbe:	3301      	adds	r3, #1
 800fdc0:	e7c7      	b.n	800fd52 <_dtoa_r+0xa72>
 800fdc2:	9a01      	ldr	r2, [sp, #4]
 800fdc4:	9907      	ldr	r1, [sp, #28]
 800fdc6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800fdca:	428a      	cmp	r2, r1
 800fdcc:	d02a      	beq.n	800fe24 <_dtoa_r+0xb44>
 800fdce:	4659      	mov	r1, fp
 800fdd0:	2300      	movs	r3, #0
 800fdd2:	220a      	movs	r2, #10
 800fdd4:	4620      	mov	r0, r4
 800fdd6:	f000 fe7d 	bl	8010ad4 <__multadd>
 800fdda:	45b8      	cmp	r8, r7
 800fddc:	4683      	mov	fp, r0
 800fdde:	f04f 0300 	mov.w	r3, #0
 800fde2:	f04f 020a 	mov.w	r2, #10
 800fde6:	4641      	mov	r1, r8
 800fde8:	4620      	mov	r0, r4
 800fdea:	d107      	bne.n	800fdfc <_dtoa_r+0xb1c>
 800fdec:	f000 fe72 	bl	8010ad4 <__multadd>
 800fdf0:	4680      	mov	r8, r0
 800fdf2:	4607      	mov	r7, r0
 800fdf4:	9b01      	ldr	r3, [sp, #4]
 800fdf6:	3301      	adds	r3, #1
 800fdf8:	9301      	str	r3, [sp, #4]
 800fdfa:	e775      	b.n	800fce8 <_dtoa_r+0xa08>
 800fdfc:	f000 fe6a 	bl	8010ad4 <__multadd>
 800fe00:	4639      	mov	r1, r7
 800fe02:	4680      	mov	r8, r0
 800fe04:	2300      	movs	r3, #0
 800fe06:	220a      	movs	r2, #10
 800fe08:	4620      	mov	r0, r4
 800fe0a:	f000 fe63 	bl	8010ad4 <__multadd>
 800fe0e:	4607      	mov	r7, r0
 800fe10:	e7f0      	b.n	800fdf4 <_dtoa_r+0xb14>
 800fe12:	f1b9 0f00 	cmp.w	r9, #0
 800fe16:	9a00      	ldr	r2, [sp, #0]
 800fe18:	bfcc      	ite	gt
 800fe1a:	464d      	movgt	r5, r9
 800fe1c:	2501      	movle	r5, #1
 800fe1e:	4415      	add	r5, r2
 800fe20:	f04f 0800 	mov.w	r8, #0
 800fe24:	4659      	mov	r1, fp
 800fe26:	2201      	movs	r2, #1
 800fe28:	4620      	mov	r0, r4
 800fe2a:	9301      	str	r3, [sp, #4]
 800fe2c:	f001 f84c 	bl	8010ec8 <__lshift>
 800fe30:	4631      	mov	r1, r6
 800fe32:	4683      	mov	fp, r0
 800fe34:	f001 f8b4 	bl	8010fa0 <__mcmp>
 800fe38:	2800      	cmp	r0, #0
 800fe3a:	dcb2      	bgt.n	800fda2 <_dtoa_r+0xac2>
 800fe3c:	d102      	bne.n	800fe44 <_dtoa_r+0xb64>
 800fe3e:	9b01      	ldr	r3, [sp, #4]
 800fe40:	07db      	lsls	r3, r3, #31
 800fe42:	d4ae      	bmi.n	800fda2 <_dtoa_r+0xac2>
 800fe44:	462b      	mov	r3, r5
 800fe46:	461d      	mov	r5, r3
 800fe48:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fe4c:	2a30      	cmp	r2, #48	; 0x30
 800fe4e:	d0fa      	beq.n	800fe46 <_dtoa_r+0xb66>
 800fe50:	e6f7      	b.n	800fc42 <_dtoa_r+0x962>
 800fe52:	9a00      	ldr	r2, [sp, #0]
 800fe54:	429a      	cmp	r2, r3
 800fe56:	d1a5      	bne.n	800fda4 <_dtoa_r+0xac4>
 800fe58:	f10a 0a01 	add.w	sl, sl, #1
 800fe5c:	2331      	movs	r3, #49	; 0x31
 800fe5e:	e779      	b.n	800fd54 <_dtoa_r+0xa74>
 800fe60:	4b13      	ldr	r3, [pc, #76]	; (800feb0 <_dtoa_r+0xbd0>)
 800fe62:	f7ff baaf 	b.w	800f3c4 <_dtoa_r+0xe4>
 800fe66:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fe68:	2b00      	cmp	r3, #0
 800fe6a:	f47f aa86 	bne.w	800f37a <_dtoa_r+0x9a>
 800fe6e:	4b11      	ldr	r3, [pc, #68]	; (800feb4 <_dtoa_r+0xbd4>)
 800fe70:	f7ff baa8 	b.w	800f3c4 <_dtoa_r+0xe4>
 800fe74:	f1b9 0f00 	cmp.w	r9, #0
 800fe78:	dc03      	bgt.n	800fe82 <_dtoa_r+0xba2>
 800fe7a:	9b05      	ldr	r3, [sp, #20]
 800fe7c:	2b02      	cmp	r3, #2
 800fe7e:	f73f aec9 	bgt.w	800fc14 <_dtoa_r+0x934>
 800fe82:	9d00      	ldr	r5, [sp, #0]
 800fe84:	4631      	mov	r1, r6
 800fe86:	4658      	mov	r0, fp
 800fe88:	f7ff f99e 	bl	800f1c8 <quorem>
 800fe8c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800fe90:	f805 3b01 	strb.w	r3, [r5], #1
 800fe94:	9a00      	ldr	r2, [sp, #0]
 800fe96:	1aaa      	subs	r2, r5, r2
 800fe98:	4591      	cmp	r9, r2
 800fe9a:	ddba      	ble.n	800fe12 <_dtoa_r+0xb32>
 800fe9c:	4659      	mov	r1, fp
 800fe9e:	2300      	movs	r3, #0
 800fea0:	220a      	movs	r2, #10
 800fea2:	4620      	mov	r0, r4
 800fea4:	f000 fe16 	bl	8010ad4 <__multadd>
 800fea8:	4683      	mov	fp, r0
 800feaa:	e7eb      	b.n	800fe84 <_dtoa_r+0xba4>
 800feac:	080134a4 	.word	0x080134a4
 800feb0:	080132ac 	.word	0x080132ac
 800feb4:	08013421 	.word	0x08013421

0800feb8 <__sflush_r>:
 800feb8:	898a      	ldrh	r2, [r1, #12]
 800feba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800febe:	4605      	mov	r5, r0
 800fec0:	0710      	lsls	r0, r2, #28
 800fec2:	460c      	mov	r4, r1
 800fec4:	d458      	bmi.n	800ff78 <__sflush_r+0xc0>
 800fec6:	684b      	ldr	r3, [r1, #4]
 800fec8:	2b00      	cmp	r3, #0
 800feca:	dc05      	bgt.n	800fed8 <__sflush_r+0x20>
 800fecc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800fece:	2b00      	cmp	r3, #0
 800fed0:	dc02      	bgt.n	800fed8 <__sflush_r+0x20>
 800fed2:	2000      	movs	r0, #0
 800fed4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fed8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800feda:	2e00      	cmp	r6, #0
 800fedc:	d0f9      	beq.n	800fed2 <__sflush_r+0x1a>
 800fede:	2300      	movs	r3, #0
 800fee0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800fee4:	682f      	ldr	r7, [r5, #0]
 800fee6:	602b      	str	r3, [r5, #0]
 800fee8:	d032      	beq.n	800ff50 <__sflush_r+0x98>
 800feea:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800feec:	89a3      	ldrh	r3, [r4, #12]
 800feee:	075a      	lsls	r2, r3, #29
 800fef0:	d505      	bpl.n	800fefe <__sflush_r+0x46>
 800fef2:	6863      	ldr	r3, [r4, #4]
 800fef4:	1ac0      	subs	r0, r0, r3
 800fef6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800fef8:	b10b      	cbz	r3, 800fefe <__sflush_r+0x46>
 800fefa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800fefc:	1ac0      	subs	r0, r0, r3
 800fefe:	2300      	movs	r3, #0
 800ff00:	4602      	mov	r2, r0
 800ff02:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ff04:	6a21      	ldr	r1, [r4, #32]
 800ff06:	4628      	mov	r0, r5
 800ff08:	47b0      	blx	r6
 800ff0a:	1c43      	adds	r3, r0, #1
 800ff0c:	89a3      	ldrh	r3, [r4, #12]
 800ff0e:	d106      	bne.n	800ff1e <__sflush_r+0x66>
 800ff10:	6829      	ldr	r1, [r5, #0]
 800ff12:	291d      	cmp	r1, #29
 800ff14:	d82c      	bhi.n	800ff70 <__sflush_r+0xb8>
 800ff16:	4a2a      	ldr	r2, [pc, #168]	; (800ffc0 <__sflush_r+0x108>)
 800ff18:	40ca      	lsrs	r2, r1
 800ff1a:	07d6      	lsls	r6, r2, #31
 800ff1c:	d528      	bpl.n	800ff70 <__sflush_r+0xb8>
 800ff1e:	2200      	movs	r2, #0
 800ff20:	6062      	str	r2, [r4, #4]
 800ff22:	04d9      	lsls	r1, r3, #19
 800ff24:	6922      	ldr	r2, [r4, #16]
 800ff26:	6022      	str	r2, [r4, #0]
 800ff28:	d504      	bpl.n	800ff34 <__sflush_r+0x7c>
 800ff2a:	1c42      	adds	r2, r0, #1
 800ff2c:	d101      	bne.n	800ff32 <__sflush_r+0x7a>
 800ff2e:	682b      	ldr	r3, [r5, #0]
 800ff30:	b903      	cbnz	r3, 800ff34 <__sflush_r+0x7c>
 800ff32:	6560      	str	r0, [r4, #84]	; 0x54
 800ff34:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ff36:	602f      	str	r7, [r5, #0]
 800ff38:	2900      	cmp	r1, #0
 800ff3a:	d0ca      	beq.n	800fed2 <__sflush_r+0x1a>
 800ff3c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ff40:	4299      	cmp	r1, r3
 800ff42:	d002      	beq.n	800ff4a <__sflush_r+0x92>
 800ff44:	4628      	mov	r0, r5
 800ff46:	f001 fa2d 	bl	80113a4 <_free_r>
 800ff4a:	2000      	movs	r0, #0
 800ff4c:	6360      	str	r0, [r4, #52]	; 0x34
 800ff4e:	e7c1      	b.n	800fed4 <__sflush_r+0x1c>
 800ff50:	6a21      	ldr	r1, [r4, #32]
 800ff52:	2301      	movs	r3, #1
 800ff54:	4628      	mov	r0, r5
 800ff56:	47b0      	blx	r6
 800ff58:	1c41      	adds	r1, r0, #1
 800ff5a:	d1c7      	bne.n	800feec <__sflush_r+0x34>
 800ff5c:	682b      	ldr	r3, [r5, #0]
 800ff5e:	2b00      	cmp	r3, #0
 800ff60:	d0c4      	beq.n	800feec <__sflush_r+0x34>
 800ff62:	2b1d      	cmp	r3, #29
 800ff64:	d001      	beq.n	800ff6a <__sflush_r+0xb2>
 800ff66:	2b16      	cmp	r3, #22
 800ff68:	d101      	bne.n	800ff6e <__sflush_r+0xb6>
 800ff6a:	602f      	str	r7, [r5, #0]
 800ff6c:	e7b1      	b.n	800fed2 <__sflush_r+0x1a>
 800ff6e:	89a3      	ldrh	r3, [r4, #12]
 800ff70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ff74:	81a3      	strh	r3, [r4, #12]
 800ff76:	e7ad      	b.n	800fed4 <__sflush_r+0x1c>
 800ff78:	690f      	ldr	r7, [r1, #16]
 800ff7a:	2f00      	cmp	r7, #0
 800ff7c:	d0a9      	beq.n	800fed2 <__sflush_r+0x1a>
 800ff7e:	0793      	lsls	r3, r2, #30
 800ff80:	680e      	ldr	r6, [r1, #0]
 800ff82:	bf08      	it	eq
 800ff84:	694b      	ldreq	r3, [r1, #20]
 800ff86:	600f      	str	r7, [r1, #0]
 800ff88:	bf18      	it	ne
 800ff8a:	2300      	movne	r3, #0
 800ff8c:	eba6 0807 	sub.w	r8, r6, r7
 800ff90:	608b      	str	r3, [r1, #8]
 800ff92:	f1b8 0f00 	cmp.w	r8, #0
 800ff96:	dd9c      	ble.n	800fed2 <__sflush_r+0x1a>
 800ff98:	6a21      	ldr	r1, [r4, #32]
 800ff9a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ff9c:	4643      	mov	r3, r8
 800ff9e:	463a      	mov	r2, r7
 800ffa0:	4628      	mov	r0, r5
 800ffa2:	47b0      	blx	r6
 800ffa4:	2800      	cmp	r0, #0
 800ffa6:	dc06      	bgt.n	800ffb6 <__sflush_r+0xfe>
 800ffa8:	89a3      	ldrh	r3, [r4, #12]
 800ffaa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ffae:	81a3      	strh	r3, [r4, #12]
 800ffb0:	f04f 30ff 	mov.w	r0, #4294967295
 800ffb4:	e78e      	b.n	800fed4 <__sflush_r+0x1c>
 800ffb6:	4407      	add	r7, r0
 800ffb8:	eba8 0800 	sub.w	r8, r8, r0
 800ffbc:	e7e9      	b.n	800ff92 <__sflush_r+0xda>
 800ffbe:	bf00      	nop
 800ffc0:	20400001 	.word	0x20400001

0800ffc4 <_fflush_r>:
 800ffc4:	b538      	push	{r3, r4, r5, lr}
 800ffc6:	690b      	ldr	r3, [r1, #16]
 800ffc8:	4605      	mov	r5, r0
 800ffca:	460c      	mov	r4, r1
 800ffcc:	b913      	cbnz	r3, 800ffd4 <_fflush_r+0x10>
 800ffce:	2500      	movs	r5, #0
 800ffd0:	4628      	mov	r0, r5
 800ffd2:	bd38      	pop	{r3, r4, r5, pc}
 800ffd4:	b118      	cbz	r0, 800ffde <_fflush_r+0x1a>
 800ffd6:	6983      	ldr	r3, [r0, #24]
 800ffd8:	b90b      	cbnz	r3, 800ffde <_fflush_r+0x1a>
 800ffda:	f000 f887 	bl	80100ec <__sinit>
 800ffde:	4b14      	ldr	r3, [pc, #80]	; (8010030 <_fflush_r+0x6c>)
 800ffe0:	429c      	cmp	r4, r3
 800ffe2:	d11b      	bne.n	801001c <_fflush_r+0x58>
 800ffe4:	686c      	ldr	r4, [r5, #4]
 800ffe6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ffea:	2b00      	cmp	r3, #0
 800ffec:	d0ef      	beq.n	800ffce <_fflush_r+0xa>
 800ffee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800fff0:	07d0      	lsls	r0, r2, #31
 800fff2:	d404      	bmi.n	800fffe <_fflush_r+0x3a>
 800fff4:	0599      	lsls	r1, r3, #22
 800fff6:	d402      	bmi.n	800fffe <_fflush_r+0x3a>
 800fff8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fffa:	f000 fc88 	bl	801090e <__retarget_lock_acquire_recursive>
 800fffe:	4628      	mov	r0, r5
 8010000:	4621      	mov	r1, r4
 8010002:	f7ff ff59 	bl	800feb8 <__sflush_r>
 8010006:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010008:	07da      	lsls	r2, r3, #31
 801000a:	4605      	mov	r5, r0
 801000c:	d4e0      	bmi.n	800ffd0 <_fflush_r+0xc>
 801000e:	89a3      	ldrh	r3, [r4, #12]
 8010010:	059b      	lsls	r3, r3, #22
 8010012:	d4dd      	bmi.n	800ffd0 <_fflush_r+0xc>
 8010014:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010016:	f000 fc7b 	bl	8010910 <__retarget_lock_release_recursive>
 801001a:	e7d9      	b.n	800ffd0 <_fflush_r+0xc>
 801001c:	4b05      	ldr	r3, [pc, #20]	; (8010034 <_fflush_r+0x70>)
 801001e:	429c      	cmp	r4, r3
 8010020:	d101      	bne.n	8010026 <_fflush_r+0x62>
 8010022:	68ac      	ldr	r4, [r5, #8]
 8010024:	e7df      	b.n	800ffe6 <_fflush_r+0x22>
 8010026:	4b04      	ldr	r3, [pc, #16]	; (8010038 <_fflush_r+0x74>)
 8010028:	429c      	cmp	r4, r3
 801002a:	bf08      	it	eq
 801002c:	68ec      	ldreq	r4, [r5, #12]
 801002e:	e7da      	b.n	800ffe6 <_fflush_r+0x22>
 8010030:	080134d8 	.word	0x080134d8
 8010034:	080134f8 	.word	0x080134f8
 8010038:	080134b8 	.word	0x080134b8

0801003c <std>:
 801003c:	2300      	movs	r3, #0
 801003e:	b510      	push	{r4, lr}
 8010040:	4604      	mov	r4, r0
 8010042:	e9c0 3300 	strd	r3, r3, [r0]
 8010046:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801004a:	6083      	str	r3, [r0, #8]
 801004c:	8181      	strh	r1, [r0, #12]
 801004e:	6643      	str	r3, [r0, #100]	; 0x64
 8010050:	81c2      	strh	r2, [r0, #14]
 8010052:	6183      	str	r3, [r0, #24]
 8010054:	4619      	mov	r1, r3
 8010056:	2208      	movs	r2, #8
 8010058:	305c      	adds	r0, #92	; 0x5c
 801005a:	f7fd fc35 	bl	800d8c8 <memset>
 801005e:	4b05      	ldr	r3, [pc, #20]	; (8010074 <std+0x38>)
 8010060:	6263      	str	r3, [r4, #36]	; 0x24
 8010062:	4b05      	ldr	r3, [pc, #20]	; (8010078 <std+0x3c>)
 8010064:	62a3      	str	r3, [r4, #40]	; 0x28
 8010066:	4b05      	ldr	r3, [pc, #20]	; (801007c <std+0x40>)
 8010068:	62e3      	str	r3, [r4, #44]	; 0x2c
 801006a:	4b05      	ldr	r3, [pc, #20]	; (8010080 <std+0x44>)
 801006c:	6224      	str	r4, [r4, #32]
 801006e:	6323      	str	r3, [r4, #48]	; 0x30
 8010070:	bd10      	pop	{r4, pc}
 8010072:	bf00      	nop
 8010074:	080117e1 	.word	0x080117e1
 8010078:	08011803 	.word	0x08011803
 801007c:	0801183b 	.word	0x0801183b
 8010080:	0801185f 	.word	0x0801185f

08010084 <_cleanup_r>:
 8010084:	4901      	ldr	r1, [pc, #4]	; (801008c <_cleanup_r+0x8>)
 8010086:	f000 b8af 	b.w	80101e8 <_fwalk_reent>
 801008a:	bf00      	nop
 801008c:	0800ffc5 	.word	0x0800ffc5

08010090 <__sfmoreglue>:
 8010090:	b570      	push	{r4, r5, r6, lr}
 8010092:	1e4a      	subs	r2, r1, #1
 8010094:	2568      	movs	r5, #104	; 0x68
 8010096:	4355      	muls	r5, r2
 8010098:	460e      	mov	r6, r1
 801009a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801009e:	f001 f9d1 	bl	8011444 <_malloc_r>
 80100a2:	4604      	mov	r4, r0
 80100a4:	b140      	cbz	r0, 80100b8 <__sfmoreglue+0x28>
 80100a6:	2100      	movs	r1, #0
 80100a8:	e9c0 1600 	strd	r1, r6, [r0]
 80100ac:	300c      	adds	r0, #12
 80100ae:	60a0      	str	r0, [r4, #8]
 80100b0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80100b4:	f7fd fc08 	bl	800d8c8 <memset>
 80100b8:	4620      	mov	r0, r4
 80100ba:	bd70      	pop	{r4, r5, r6, pc}

080100bc <__sfp_lock_acquire>:
 80100bc:	4801      	ldr	r0, [pc, #4]	; (80100c4 <__sfp_lock_acquire+0x8>)
 80100be:	f000 bc26 	b.w	801090e <__retarget_lock_acquire_recursive>
 80100c2:	bf00      	nop
 80100c4:	2000a218 	.word	0x2000a218

080100c8 <__sfp_lock_release>:
 80100c8:	4801      	ldr	r0, [pc, #4]	; (80100d0 <__sfp_lock_release+0x8>)
 80100ca:	f000 bc21 	b.w	8010910 <__retarget_lock_release_recursive>
 80100ce:	bf00      	nop
 80100d0:	2000a218 	.word	0x2000a218

080100d4 <__sinit_lock_acquire>:
 80100d4:	4801      	ldr	r0, [pc, #4]	; (80100dc <__sinit_lock_acquire+0x8>)
 80100d6:	f000 bc1a 	b.w	801090e <__retarget_lock_acquire_recursive>
 80100da:	bf00      	nop
 80100dc:	2000a213 	.word	0x2000a213

080100e0 <__sinit_lock_release>:
 80100e0:	4801      	ldr	r0, [pc, #4]	; (80100e8 <__sinit_lock_release+0x8>)
 80100e2:	f000 bc15 	b.w	8010910 <__retarget_lock_release_recursive>
 80100e6:	bf00      	nop
 80100e8:	2000a213 	.word	0x2000a213

080100ec <__sinit>:
 80100ec:	b510      	push	{r4, lr}
 80100ee:	4604      	mov	r4, r0
 80100f0:	f7ff fff0 	bl	80100d4 <__sinit_lock_acquire>
 80100f4:	69a3      	ldr	r3, [r4, #24]
 80100f6:	b11b      	cbz	r3, 8010100 <__sinit+0x14>
 80100f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80100fc:	f7ff bff0 	b.w	80100e0 <__sinit_lock_release>
 8010100:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8010104:	6523      	str	r3, [r4, #80]	; 0x50
 8010106:	4b13      	ldr	r3, [pc, #76]	; (8010154 <__sinit+0x68>)
 8010108:	4a13      	ldr	r2, [pc, #76]	; (8010158 <__sinit+0x6c>)
 801010a:	681b      	ldr	r3, [r3, #0]
 801010c:	62a2      	str	r2, [r4, #40]	; 0x28
 801010e:	42a3      	cmp	r3, r4
 8010110:	bf04      	itt	eq
 8010112:	2301      	moveq	r3, #1
 8010114:	61a3      	streq	r3, [r4, #24]
 8010116:	4620      	mov	r0, r4
 8010118:	f000 f820 	bl	801015c <__sfp>
 801011c:	6060      	str	r0, [r4, #4]
 801011e:	4620      	mov	r0, r4
 8010120:	f000 f81c 	bl	801015c <__sfp>
 8010124:	60a0      	str	r0, [r4, #8]
 8010126:	4620      	mov	r0, r4
 8010128:	f000 f818 	bl	801015c <__sfp>
 801012c:	2200      	movs	r2, #0
 801012e:	60e0      	str	r0, [r4, #12]
 8010130:	2104      	movs	r1, #4
 8010132:	6860      	ldr	r0, [r4, #4]
 8010134:	f7ff ff82 	bl	801003c <std>
 8010138:	68a0      	ldr	r0, [r4, #8]
 801013a:	2201      	movs	r2, #1
 801013c:	2109      	movs	r1, #9
 801013e:	f7ff ff7d 	bl	801003c <std>
 8010142:	68e0      	ldr	r0, [r4, #12]
 8010144:	2202      	movs	r2, #2
 8010146:	2112      	movs	r1, #18
 8010148:	f7ff ff78 	bl	801003c <std>
 801014c:	2301      	movs	r3, #1
 801014e:	61a3      	str	r3, [r4, #24]
 8010150:	e7d2      	b.n	80100f8 <__sinit+0xc>
 8010152:	bf00      	nop
 8010154:	08013298 	.word	0x08013298
 8010158:	08010085 	.word	0x08010085

0801015c <__sfp>:
 801015c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801015e:	4607      	mov	r7, r0
 8010160:	f7ff ffac 	bl	80100bc <__sfp_lock_acquire>
 8010164:	4b1e      	ldr	r3, [pc, #120]	; (80101e0 <__sfp+0x84>)
 8010166:	681e      	ldr	r6, [r3, #0]
 8010168:	69b3      	ldr	r3, [r6, #24]
 801016a:	b913      	cbnz	r3, 8010172 <__sfp+0x16>
 801016c:	4630      	mov	r0, r6
 801016e:	f7ff ffbd 	bl	80100ec <__sinit>
 8010172:	3648      	adds	r6, #72	; 0x48
 8010174:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010178:	3b01      	subs	r3, #1
 801017a:	d503      	bpl.n	8010184 <__sfp+0x28>
 801017c:	6833      	ldr	r3, [r6, #0]
 801017e:	b30b      	cbz	r3, 80101c4 <__sfp+0x68>
 8010180:	6836      	ldr	r6, [r6, #0]
 8010182:	e7f7      	b.n	8010174 <__sfp+0x18>
 8010184:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010188:	b9d5      	cbnz	r5, 80101c0 <__sfp+0x64>
 801018a:	4b16      	ldr	r3, [pc, #88]	; (80101e4 <__sfp+0x88>)
 801018c:	60e3      	str	r3, [r4, #12]
 801018e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8010192:	6665      	str	r5, [r4, #100]	; 0x64
 8010194:	f000 fbba 	bl	801090c <__retarget_lock_init_recursive>
 8010198:	f7ff ff96 	bl	80100c8 <__sfp_lock_release>
 801019c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80101a0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80101a4:	6025      	str	r5, [r4, #0]
 80101a6:	61a5      	str	r5, [r4, #24]
 80101a8:	2208      	movs	r2, #8
 80101aa:	4629      	mov	r1, r5
 80101ac:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80101b0:	f7fd fb8a 	bl	800d8c8 <memset>
 80101b4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80101b8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80101bc:	4620      	mov	r0, r4
 80101be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80101c0:	3468      	adds	r4, #104	; 0x68
 80101c2:	e7d9      	b.n	8010178 <__sfp+0x1c>
 80101c4:	2104      	movs	r1, #4
 80101c6:	4638      	mov	r0, r7
 80101c8:	f7ff ff62 	bl	8010090 <__sfmoreglue>
 80101cc:	4604      	mov	r4, r0
 80101ce:	6030      	str	r0, [r6, #0]
 80101d0:	2800      	cmp	r0, #0
 80101d2:	d1d5      	bne.n	8010180 <__sfp+0x24>
 80101d4:	f7ff ff78 	bl	80100c8 <__sfp_lock_release>
 80101d8:	230c      	movs	r3, #12
 80101da:	603b      	str	r3, [r7, #0]
 80101dc:	e7ee      	b.n	80101bc <__sfp+0x60>
 80101de:	bf00      	nop
 80101e0:	08013298 	.word	0x08013298
 80101e4:	ffff0001 	.word	0xffff0001

080101e8 <_fwalk_reent>:
 80101e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80101ec:	4606      	mov	r6, r0
 80101ee:	4688      	mov	r8, r1
 80101f0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80101f4:	2700      	movs	r7, #0
 80101f6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80101fa:	f1b9 0901 	subs.w	r9, r9, #1
 80101fe:	d505      	bpl.n	801020c <_fwalk_reent+0x24>
 8010200:	6824      	ldr	r4, [r4, #0]
 8010202:	2c00      	cmp	r4, #0
 8010204:	d1f7      	bne.n	80101f6 <_fwalk_reent+0xe>
 8010206:	4638      	mov	r0, r7
 8010208:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801020c:	89ab      	ldrh	r3, [r5, #12]
 801020e:	2b01      	cmp	r3, #1
 8010210:	d907      	bls.n	8010222 <_fwalk_reent+0x3a>
 8010212:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010216:	3301      	adds	r3, #1
 8010218:	d003      	beq.n	8010222 <_fwalk_reent+0x3a>
 801021a:	4629      	mov	r1, r5
 801021c:	4630      	mov	r0, r6
 801021e:	47c0      	blx	r8
 8010220:	4307      	orrs	r7, r0
 8010222:	3568      	adds	r5, #104	; 0x68
 8010224:	e7e9      	b.n	80101fa <_fwalk_reent+0x12>

08010226 <rshift>:
 8010226:	6903      	ldr	r3, [r0, #16]
 8010228:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801022c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010230:	ea4f 1261 	mov.w	r2, r1, asr #5
 8010234:	f100 0414 	add.w	r4, r0, #20
 8010238:	dd45      	ble.n	80102c6 <rshift+0xa0>
 801023a:	f011 011f 	ands.w	r1, r1, #31
 801023e:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010242:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010246:	d10c      	bne.n	8010262 <rshift+0x3c>
 8010248:	f100 0710 	add.w	r7, r0, #16
 801024c:	4629      	mov	r1, r5
 801024e:	42b1      	cmp	r1, r6
 8010250:	d334      	bcc.n	80102bc <rshift+0x96>
 8010252:	1a9b      	subs	r3, r3, r2
 8010254:	009b      	lsls	r3, r3, #2
 8010256:	1eea      	subs	r2, r5, #3
 8010258:	4296      	cmp	r6, r2
 801025a:	bf38      	it	cc
 801025c:	2300      	movcc	r3, #0
 801025e:	4423      	add	r3, r4
 8010260:	e015      	b.n	801028e <rshift+0x68>
 8010262:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010266:	f1c1 0820 	rsb	r8, r1, #32
 801026a:	40cf      	lsrs	r7, r1
 801026c:	f105 0e04 	add.w	lr, r5, #4
 8010270:	46a1      	mov	r9, r4
 8010272:	4576      	cmp	r6, lr
 8010274:	46f4      	mov	ip, lr
 8010276:	d815      	bhi.n	80102a4 <rshift+0x7e>
 8010278:	1a9b      	subs	r3, r3, r2
 801027a:	009a      	lsls	r2, r3, #2
 801027c:	3a04      	subs	r2, #4
 801027e:	3501      	adds	r5, #1
 8010280:	42ae      	cmp	r6, r5
 8010282:	bf38      	it	cc
 8010284:	2200      	movcc	r2, #0
 8010286:	18a3      	adds	r3, r4, r2
 8010288:	50a7      	str	r7, [r4, r2]
 801028a:	b107      	cbz	r7, 801028e <rshift+0x68>
 801028c:	3304      	adds	r3, #4
 801028e:	1b1a      	subs	r2, r3, r4
 8010290:	42a3      	cmp	r3, r4
 8010292:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010296:	bf08      	it	eq
 8010298:	2300      	moveq	r3, #0
 801029a:	6102      	str	r2, [r0, #16]
 801029c:	bf08      	it	eq
 801029e:	6143      	streq	r3, [r0, #20]
 80102a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80102a4:	f8dc c000 	ldr.w	ip, [ip]
 80102a8:	fa0c fc08 	lsl.w	ip, ip, r8
 80102ac:	ea4c 0707 	orr.w	r7, ip, r7
 80102b0:	f849 7b04 	str.w	r7, [r9], #4
 80102b4:	f85e 7b04 	ldr.w	r7, [lr], #4
 80102b8:	40cf      	lsrs	r7, r1
 80102ba:	e7da      	b.n	8010272 <rshift+0x4c>
 80102bc:	f851 cb04 	ldr.w	ip, [r1], #4
 80102c0:	f847 cf04 	str.w	ip, [r7, #4]!
 80102c4:	e7c3      	b.n	801024e <rshift+0x28>
 80102c6:	4623      	mov	r3, r4
 80102c8:	e7e1      	b.n	801028e <rshift+0x68>

080102ca <__hexdig_fun>:
 80102ca:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80102ce:	2b09      	cmp	r3, #9
 80102d0:	d802      	bhi.n	80102d8 <__hexdig_fun+0xe>
 80102d2:	3820      	subs	r0, #32
 80102d4:	b2c0      	uxtb	r0, r0
 80102d6:	4770      	bx	lr
 80102d8:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80102dc:	2b05      	cmp	r3, #5
 80102de:	d801      	bhi.n	80102e4 <__hexdig_fun+0x1a>
 80102e0:	3847      	subs	r0, #71	; 0x47
 80102e2:	e7f7      	b.n	80102d4 <__hexdig_fun+0xa>
 80102e4:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80102e8:	2b05      	cmp	r3, #5
 80102ea:	d801      	bhi.n	80102f0 <__hexdig_fun+0x26>
 80102ec:	3827      	subs	r0, #39	; 0x27
 80102ee:	e7f1      	b.n	80102d4 <__hexdig_fun+0xa>
 80102f0:	2000      	movs	r0, #0
 80102f2:	4770      	bx	lr

080102f4 <__gethex>:
 80102f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102f8:	ed2d 8b02 	vpush	{d8}
 80102fc:	b089      	sub	sp, #36	; 0x24
 80102fe:	ee08 0a10 	vmov	s16, r0
 8010302:	9304      	str	r3, [sp, #16]
 8010304:	4bbc      	ldr	r3, [pc, #752]	; (80105f8 <__gethex+0x304>)
 8010306:	681b      	ldr	r3, [r3, #0]
 8010308:	9301      	str	r3, [sp, #4]
 801030a:	4618      	mov	r0, r3
 801030c:	468b      	mov	fp, r1
 801030e:	4690      	mov	r8, r2
 8010310:	f7ef ff86 	bl	8000220 <strlen>
 8010314:	9b01      	ldr	r3, [sp, #4]
 8010316:	f8db 2000 	ldr.w	r2, [fp]
 801031a:	4403      	add	r3, r0
 801031c:	4682      	mov	sl, r0
 801031e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8010322:	9305      	str	r3, [sp, #20]
 8010324:	1c93      	adds	r3, r2, #2
 8010326:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801032a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801032e:	32fe      	adds	r2, #254	; 0xfe
 8010330:	18d1      	adds	r1, r2, r3
 8010332:	461f      	mov	r7, r3
 8010334:	f813 0b01 	ldrb.w	r0, [r3], #1
 8010338:	9100      	str	r1, [sp, #0]
 801033a:	2830      	cmp	r0, #48	; 0x30
 801033c:	d0f8      	beq.n	8010330 <__gethex+0x3c>
 801033e:	f7ff ffc4 	bl	80102ca <__hexdig_fun>
 8010342:	4604      	mov	r4, r0
 8010344:	2800      	cmp	r0, #0
 8010346:	d13a      	bne.n	80103be <__gethex+0xca>
 8010348:	9901      	ldr	r1, [sp, #4]
 801034a:	4652      	mov	r2, sl
 801034c:	4638      	mov	r0, r7
 801034e:	f001 fa8a 	bl	8011866 <strncmp>
 8010352:	4605      	mov	r5, r0
 8010354:	2800      	cmp	r0, #0
 8010356:	d168      	bne.n	801042a <__gethex+0x136>
 8010358:	f817 000a 	ldrb.w	r0, [r7, sl]
 801035c:	eb07 060a 	add.w	r6, r7, sl
 8010360:	f7ff ffb3 	bl	80102ca <__hexdig_fun>
 8010364:	2800      	cmp	r0, #0
 8010366:	d062      	beq.n	801042e <__gethex+0x13a>
 8010368:	4633      	mov	r3, r6
 801036a:	7818      	ldrb	r0, [r3, #0]
 801036c:	2830      	cmp	r0, #48	; 0x30
 801036e:	461f      	mov	r7, r3
 8010370:	f103 0301 	add.w	r3, r3, #1
 8010374:	d0f9      	beq.n	801036a <__gethex+0x76>
 8010376:	f7ff ffa8 	bl	80102ca <__hexdig_fun>
 801037a:	2301      	movs	r3, #1
 801037c:	fab0 f480 	clz	r4, r0
 8010380:	0964      	lsrs	r4, r4, #5
 8010382:	4635      	mov	r5, r6
 8010384:	9300      	str	r3, [sp, #0]
 8010386:	463a      	mov	r2, r7
 8010388:	4616      	mov	r6, r2
 801038a:	3201      	adds	r2, #1
 801038c:	7830      	ldrb	r0, [r6, #0]
 801038e:	f7ff ff9c 	bl	80102ca <__hexdig_fun>
 8010392:	2800      	cmp	r0, #0
 8010394:	d1f8      	bne.n	8010388 <__gethex+0x94>
 8010396:	9901      	ldr	r1, [sp, #4]
 8010398:	4652      	mov	r2, sl
 801039a:	4630      	mov	r0, r6
 801039c:	f001 fa63 	bl	8011866 <strncmp>
 80103a0:	b980      	cbnz	r0, 80103c4 <__gethex+0xd0>
 80103a2:	b94d      	cbnz	r5, 80103b8 <__gethex+0xc4>
 80103a4:	eb06 050a 	add.w	r5, r6, sl
 80103a8:	462a      	mov	r2, r5
 80103aa:	4616      	mov	r6, r2
 80103ac:	3201      	adds	r2, #1
 80103ae:	7830      	ldrb	r0, [r6, #0]
 80103b0:	f7ff ff8b 	bl	80102ca <__hexdig_fun>
 80103b4:	2800      	cmp	r0, #0
 80103b6:	d1f8      	bne.n	80103aa <__gethex+0xb6>
 80103b8:	1bad      	subs	r5, r5, r6
 80103ba:	00ad      	lsls	r5, r5, #2
 80103bc:	e004      	b.n	80103c8 <__gethex+0xd4>
 80103be:	2400      	movs	r4, #0
 80103c0:	4625      	mov	r5, r4
 80103c2:	e7e0      	b.n	8010386 <__gethex+0x92>
 80103c4:	2d00      	cmp	r5, #0
 80103c6:	d1f7      	bne.n	80103b8 <__gethex+0xc4>
 80103c8:	7833      	ldrb	r3, [r6, #0]
 80103ca:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80103ce:	2b50      	cmp	r3, #80	; 0x50
 80103d0:	d13b      	bne.n	801044a <__gethex+0x156>
 80103d2:	7873      	ldrb	r3, [r6, #1]
 80103d4:	2b2b      	cmp	r3, #43	; 0x2b
 80103d6:	d02c      	beq.n	8010432 <__gethex+0x13e>
 80103d8:	2b2d      	cmp	r3, #45	; 0x2d
 80103da:	d02e      	beq.n	801043a <__gethex+0x146>
 80103dc:	1c71      	adds	r1, r6, #1
 80103de:	f04f 0900 	mov.w	r9, #0
 80103e2:	7808      	ldrb	r0, [r1, #0]
 80103e4:	f7ff ff71 	bl	80102ca <__hexdig_fun>
 80103e8:	1e43      	subs	r3, r0, #1
 80103ea:	b2db      	uxtb	r3, r3
 80103ec:	2b18      	cmp	r3, #24
 80103ee:	d82c      	bhi.n	801044a <__gethex+0x156>
 80103f0:	f1a0 0210 	sub.w	r2, r0, #16
 80103f4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80103f8:	f7ff ff67 	bl	80102ca <__hexdig_fun>
 80103fc:	1e43      	subs	r3, r0, #1
 80103fe:	b2db      	uxtb	r3, r3
 8010400:	2b18      	cmp	r3, #24
 8010402:	d91d      	bls.n	8010440 <__gethex+0x14c>
 8010404:	f1b9 0f00 	cmp.w	r9, #0
 8010408:	d000      	beq.n	801040c <__gethex+0x118>
 801040a:	4252      	negs	r2, r2
 801040c:	4415      	add	r5, r2
 801040e:	f8cb 1000 	str.w	r1, [fp]
 8010412:	b1e4      	cbz	r4, 801044e <__gethex+0x15a>
 8010414:	9b00      	ldr	r3, [sp, #0]
 8010416:	2b00      	cmp	r3, #0
 8010418:	bf14      	ite	ne
 801041a:	2700      	movne	r7, #0
 801041c:	2706      	moveq	r7, #6
 801041e:	4638      	mov	r0, r7
 8010420:	b009      	add	sp, #36	; 0x24
 8010422:	ecbd 8b02 	vpop	{d8}
 8010426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801042a:	463e      	mov	r6, r7
 801042c:	4625      	mov	r5, r4
 801042e:	2401      	movs	r4, #1
 8010430:	e7ca      	b.n	80103c8 <__gethex+0xd4>
 8010432:	f04f 0900 	mov.w	r9, #0
 8010436:	1cb1      	adds	r1, r6, #2
 8010438:	e7d3      	b.n	80103e2 <__gethex+0xee>
 801043a:	f04f 0901 	mov.w	r9, #1
 801043e:	e7fa      	b.n	8010436 <__gethex+0x142>
 8010440:	230a      	movs	r3, #10
 8010442:	fb03 0202 	mla	r2, r3, r2, r0
 8010446:	3a10      	subs	r2, #16
 8010448:	e7d4      	b.n	80103f4 <__gethex+0x100>
 801044a:	4631      	mov	r1, r6
 801044c:	e7df      	b.n	801040e <__gethex+0x11a>
 801044e:	1bf3      	subs	r3, r6, r7
 8010450:	3b01      	subs	r3, #1
 8010452:	4621      	mov	r1, r4
 8010454:	2b07      	cmp	r3, #7
 8010456:	dc0b      	bgt.n	8010470 <__gethex+0x17c>
 8010458:	ee18 0a10 	vmov	r0, s16
 801045c:	f000 fad8 	bl	8010a10 <_Balloc>
 8010460:	4604      	mov	r4, r0
 8010462:	b940      	cbnz	r0, 8010476 <__gethex+0x182>
 8010464:	4b65      	ldr	r3, [pc, #404]	; (80105fc <__gethex+0x308>)
 8010466:	4602      	mov	r2, r0
 8010468:	21de      	movs	r1, #222	; 0xde
 801046a:	4865      	ldr	r0, [pc, #404]	; (8010600 <__gethex+0x30c>)
 801046c:	f001 fa2c 	bl	80118c8 <__assert_func>
 8010470:	3101      	adds	r1, #1
 8010472:	105b      	asrs	r3, r3, #1
 8010474:	e7ee      	b.n	8010454 <__gethex+0x160>
 8010476:	f100 0914 	add.w	r9, r0, #20
 801047a:	f04f 0b00 	mov.w	fp, #0
 801047e:	f1ca 0301 	rsb	r3, sl, #1
 8010482:	f8cd 9008 	str.w	r9, [sp, #8]
 8010486:	f8cd b000 	str.w	fp, [sp]
 801048a:	9306      	str	r3, [sp, #24]
 801048c:	42b7      	cmp	r7, r6
 801048e:	d340      	bcc.n	8010512 <__gethex+0x21e>
 8010490:	9802      	ldr	r0, [sp, #8]
 8010492:	9b00      	ldr	r3, [sp, #0]
 8010494:	f840 3b04 	str.w	r3, [r0], #4
 8010498:	eba0 0009 	sub.w	r0, r0, r9
 801049c:	1080      	asrs	r0, r0, #2
 801049e:	0146      	lsls	r6, r0, #5
 80104a0:	6120      	str	r0, [r4, #16]
 80104a2:	4618      	mov	r0, r3
 80104a4:	f000 fbaa 	bl	8010bfc <__hi0bits>
 80104a8:	1a30      	subs	r0, r6, r0
 80104aa:	f8d8 6000 	ldr.w	r6, [r8]
 80104ae:	42b0      	cmp	r0, r6
 80104b0:	dd63      	ble.n	801057a <__gethex+0x286>
 80104b2:	1b87      	subs	r7, r0, r6
 80104b4:	4639      	mov	r1, r7
 80104b6:	4620      	mov	r0, r4
 80104b8:	f000 ff44 	bl	8011344 <__any_on>
 80104bc:	4682      	mov	sl, r0
 80104be:	b1a8      	cbz	r0, 80104ec <__gethex+0x1f8>
 80104c0:	1e7b      	subs	r3, r7, #1
 80104c2:	1159      	asrs	r1, r3, #5
 80104c4:	f003 021f 	and.w	r2, r3, #31
 80104c8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80104cc:	f04f 0a01 	mov.w	sl, #1
 80104d0:	fa0a f202 	lsl.w	r2, sl, r2
 80104d4:	420a      	tst	r2, r1
 80104d6:	d009      	beq.n	80104ec <__gethex+0x1f8>
 80104d8:	4553      	cmp	r3, sl
 80104da:	dd05      	ble.n	80104e8 <__gethex+0x1f4>
 80104dc:	1eb9      	subs	r1, r7, #2
 80104de:	4620      	mov	r0, r4
 80104e0:	f000 ff30 	bl	8011344 <__any_on>
 80104e4:	2800      	cmp	r0, #0
 80104e6:	d145      	bne.n	8010574 <__gethex+0x280>
 80104e8:	f04f 0a02 	mov.w	sl, #2
 80104ec:	4639      	mov	r1, r7
 80104ee:	4620      	mov	r0, r4
 80104f0:	f7ff fe99 	bl	8010226 <rshift>
 80104f4:	443d      	add	r5, r7
 80104f6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80104fa:	42ab      	cmp	r3, r5
 80104fc:	da4c      	bge.n	8010598 <__gethex+0x2a4>
 80104fe:	ee18 0a10 	vmov	r0, s16
 8010502:	4621      	mov	r1, r4
 8010504:	f000 fac4 	bl	8010a90 <_Bfree>
 8010508:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801050a:	2300      	movs	r3, #0
 801050c:	6013      	str	r3, [r2, #0]
 801050e:	27a3      	movs	r7, #163	; 0xa3
 8010510:	e785      	b.n	801041e <__gethex+0x12a>
 8010512:	1e73      	subs	r3, r6, #1
 8010514:	9a05      	ldr	r2, [sp, #20]
 8010516:	9303      	str	r3, [sp, #12]
 8010518:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801051c:	4293      	cmp	r3, r2
 801051e:	d019      	beq.n	8010554 <__gethex+0x260>
 8010520:	f1bb 0f20 	cmp.w	fp, #32
 8010524:	d107      	bne.n	8010536 <__gethex+0x242>
 8010526:	9b02      	ldr	r3, [sp, #8]
 8010528:	9a00      	ldr	r2, [sp, #0]
 801052a:	f843 2b04 	str.w	r2, [r3], #4
 801052e:	9302      	str	r3, [sp, #8]
 8010530:	2300      	movs	r3, #0
 8010532:	9300      	str	r3, [sp, #0]
 8010534:	469b      	mov	fp, r3
 8010536:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801053a:	f7ff fec6 	bl	80102ca <__hexdig_fun>
 801053e:	9b00      	ldr	r3, [sp, #0]
 8010540:	f000 000f 	and.w	r0, r0, #15
 8010544:	fa00 f00b 	lsl.w	r0, r0, fp
 8010548:	4303      	orrs	r3, r0
 801054a:	9300      	str	r3, [sp, #0]
 801054c:	f10b 0b04 	add.w	fp, fp, #4
 8010550:	9b03      	ldr	r3, [sp, #12]
 8010552:	e00d      	b.n	8010570 <__gethex+0x27c>
 8010554:	9b03      	ldr	r3, [sp, #12]
 8010556:	9a06      	ldr	r2, [sp, #24]
 8010558:	4413      	add	r3, r2
 801055a:	42bb      	cmp	r3, r7
 801055c:	d3e0      	bcc.n	8010520 <__gethex+0x22c>
 801055e:	4618      	mov	r0, r3
 8010560:	9901      	ldr	r1, [sp, #4]
 8010562:	9307      	str	r3, [sp, #28]
 8010564:	4652      	mov	r2, sl
 8010566:	f001 f97e 	bl	8011866 <strncmp>
 801056a:	9b07      	ldr	r3, [sp, #28]
 801056c:	2800      	cmp	r0, #0
 801056e:	d1d7      	bne.n	8010520 <__gethex+0x22c>
 8010570:	461e      	mov	r6, r3
 8010572:	e78b      	b.n	801048c <__gethex+0x198>
 8010574:	f04f 0a03 	mov.w	sl, #3
 8010578:	e7b8      	b.n	80104ec <__gethex+0x1f8>
 801057a:	da0a      	bge.n	8010592 <__gethex+0x29e>
 801057c:	1a37      	subs	r7, r6, r0
 801057e:	4621      	mov	r1, r4
 8010580:	ee18 0a10 	vmov	r0, s16
 8010584:	463a      	mov	r2, r7
 8010586:	f000 fc9f 	bl	8010ec8 <__lshift>
 801058a:	1bed      	subs	r5, r5, r7
 801058c:	4604      	mov	r4, r0
 801058e:	f100 0914 	add.w	r9, r0, #20
 8010592:	f04f 0a00 	mov.w	sl, #0
 8010596:	e7ae      	b.n	80104f6 <__gethex+0x202>
 8010598:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801059c:	42a8      	cmp	r0, r5
 801059e:	dd72      	ble.n	8010686 <__gethex+0x392>
 80105a0:	1b45      	subs	r5, r0, r5
 80105a2:	42ae      	cmp	r6, r5
 80105a4:	dc36      	bgt.n	8010614 <__gethex+0x320>
 80105a6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80105aa:	2b02      	cmp	r3, #2
 80105ac:	d02a      	beq.n	8010604 <__gethex+0x310>
 80105ae:	2b03      	cmp	r3, #3
 80105b0:	d02c      	beq.n	801060c <__gethex+0x318>
 80105b2:	2b01      	cmp	r3, #1
 80105b4:	d115      	bne.n	80105e2 <__gethex+0x2ee>
 80105b6:	42ae      	cmp	r6, r5
 80105b8:	d113      	bne.n	80105e2 <__gethex+0x2ee>
 80105ba:	2e01      	cmp	r6, #1
 80105bc:	d10b      	bne.n	80105d6 <__gethex+0x2e2>
 80105be:	9a04      	ldr	r2, [sp, #16]
 80105c0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80105c4:	6013      	str	r3, [r2, #0]
 80105c6:	2301      	movs	r3, #1
 80105c8:	6123      	str	r3, [r4, #16]
 80105ca:	f8c9 3000 	str.w	r3, [r9]
 80105ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80105d0:	2762      	movs	r7, #98	; 0x62
 80105d2:	601c      	str	r4, [r3, #0]
 80105d4:	e723      	b.n	801041e <__gethex+0x12a>
 80105d6:	1e71      	subs	r1, r6, #1
 80105d8:	4620      	mov	r0, r4
 80105da:	f000 feb3 	bl	8011344 <__any_on>
 80105de:	2800      	cmp	r0, #0
 80105e0:	d1ed      	bne.n	80105be <__gethex+0x2ca>
 80105e2:	ee18 0a10 	vmov	r0, s16
 80105e6:	4621      	mov	r1, r4
 80105e8:	f000 fa52 	bl	8010a90 <_Bfree>
 80105ec:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80105ee:	2300      	movs	r3, #0
 80105f0:	6013      	str	r3, [r2, #0]
 80105f2:	2750      	movs	r7, #80	; 0x50
 80105f4:	e713      	b.n	801041e <__gethex+0x12a>
 80105f6:	bf00      	nop
 80105f8:	08013584 	.word	0x08013584
 80105fc:	080134a4 	.word	0x080134a4
 8010600:	08013518 	.word	0x08013518
 8010604:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010606:	2b00      	cmp	r3, #0
 8010608:	d1eb      	bne.n	80105e2 <__gethex+0x2ee>
 801060a:	e7d8      	b.n	80105be <__gethex+0x2ca>
 801060c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801060e:	2b00      	cmp	r3, #0
 8010610:	d1d5      	bne.n	80105be <__gethex+0x2ca>
 8010612:	e7e6      	b.n	80105e2 <__gethex+0x2ee>
 8010614:	1e6f      	subs	r7, r5, #1
 8010616:	f1ba 0f00 	cmp.w	sl, #0
 801061a:	d131      	bne.n	8010680 <__gethex+0x38c>
 801061c:	b127      	cbz	r7, 8010628 <__gethex+0x334>
 801061e:	4639      	mov	r1, r7
 8010620:	4620      	mov	r0, r4
 8010622:	f000 fe8f 	bl	8011344 <__any_on>
 8010626:	4682      	mov	sl, r0
 8010628:	117b      	asrs	r3, r7, #5
 801062a:	2101      	movs	r1, #1
 801062c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8010630:	f007 071f 	and.w	r7, r7, #31
 8010634:	fa01 f707 	lsl.w	r7, r1, r7
 8010638:	421f      	tst	r7, r3
 801063a:	4629      	mov	r1, r5
 801063c:	4620      	mov	r0, r4
 801063e:	bf18      	it	ne
 8010640:	f04a 0a02 	orrne.w	sl, sl, #2
 8010644:	1b76      	subs	r6, r6, r5
 8010646:	f7ff fdee 	bl	8010226 <rshift>
 801064a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801064e:	2702      	movs	r7, #2
 8010650:	f1ba 0f00 	cmp.w	sl, #0
 8010654:	d048      	beq.n	80106e8 <__gethex+0x3f4>
 8010656:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801065a:	2b02      	cmp	r3, #2
 801065c:	d015      	beq.n	801068a <__gethex+0x396>
 801065e:	2b03      	cmp	r3, #3
 8010660:	d017      	beq.n	8010692 <__gethex+0x39e>
 8010662:	2b01      	cmp	r3, #1
 8010664:	d109      	bne.n	801067a <__gethex+0x386>
 8010666:	f01a 0f02 	tst.w	sl, #2
 801066a:	d006      	beq.n	801067a <__gethex+0x386>
 801066c:	f8d9 0000 	ldr.w	r0, [r9]
 8010670:	ea4a 0a00 	orr.w	sl, sl, r0
 8010674:	f01a 0f01 	tst.w	sl, #1
 8010678:	d10e      	bne.n	8010698 <__gethex+0x3a4>
 801067a:	f047 0710 	orr.w	r7, r7, #16
 801067e:	e033      	b.n	80106e8 <__gethex+0x3f4>
 8010680:	f04f 0a01 	mov.w	sl, #1
 8010684:	e7d0      	b.n	8010628 <__gethex+0x334>
 8010686:	2701      	movs	r7, #1
 8010688:	e7e2      	b.n	8010650 <__gethex+0x35c>
 801068a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801068c:	f1c3 0301 	rsb	r3, r3, #1
 8010690:	9315      	str	r3, [sp, #84]	; 0x54
 8010692:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010694:	2b00      	cmp	r3, #0
 8010696:	d0f0      	beq.n	801067a <__gethex+0x386>
 8010698:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801069c:	f104 0314 	add.w	r3, r4, #20
 80106a0:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80106a4:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80106a8:	f04f 0c00 	mov.w	ip, #0
 80106ac:	4618      	mov	r0, r3
 80106ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80106b2:	f1b2 3fff 	cmp.w	r2, #4294967295
 80106b6:	d01c      	beq.n	80106f2 <__gethex+0x3fe>
 80106b8:	3201      	adds	r2, #1
 80106ba:	6002      	str	r2, [r0, #0]
 80106bc:	2f02      	cmp	r7, #2
 80106be:	f104 0314 	add.w	r3, r4, #20
 80106c2:	d13f      	bne.n	8010744 <__gethex+0x450>
 80106c4:	f8d8 2000 	ldr.w	r2, [r8]
 80106c8:	3a01      	subs	r2, #1
 80106ca:	42b2      	cmp	r2, r6
 80106cc:	d10a      	bne.n	80106e4 <__gethex+0x3f0>
 80106ce:	1171      	asrs	r1, r6, #5
 80106d0:	2201      	movs	r2, #1
 80106d2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80106d6:	f006 061f 	and.w	r6, r6, #31
 80106da:	fa02 f606 	lsl.w	r6, r2, r6
 80106de:	421e      	tst	r6, r3
 80106e0:	bf18      	it	ne
 80106e2:	4617      	movne	r7, r2
 80106e4:	f047 0720 	orr.w	r7, r7, #32
 80106e8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80106ea:	601c      	str	r4, [r3, #0]
 80106ec:	9b04      	ldr	r3, [sp, #16]
 80106ee:	601d      	str	r5, [r3, #0]
 80106f0:	e695      	b.n	801041e <__gethex+0x12a>
 80106f2:	4299      	cmp	r1, r3
 80106f4:	f843 cc04 	str.w	ip, [r3, #-4]
 80106f8:	d8d8      	bhi.n	80106ac <__gethex+0x3b8>
 80106fa:	68a3      	ldr	r3, [r4, #8]
 80106fc:	459b      	cmp	fp, r3
 80106fe:	db19      	blt.n	8010734 <__gethex+0x440>
 8010700:	6861      	ldr	r1, [r4, #4]
 8010702:	ee18 0a10 	vmov	r0, s16
 8010706:	3101      	adds	r1, #1
 8010708:	f000 f982 	bl	8010a10 <_Balloc>
 801070c:	4681      	mov	r9, r0
 801070e:	b918      	cbnz	r0, 8010718 <__gethex+0x424>
 8010710:	4b1a      	ldr	r3, [pc, #104]	; (801077c <__gethex+0x488>)
 8010712:	4602      	mov	r2, r0
 8010714:	2184      	movs	r1, #132	; 0x84
 8010716:	e6a8      	b.n	801046a <__gethex+0x176>
 8010718:	6922      	ldr	r2, [r4, #16]
 801071a:	3202      	adds	r2, #2
 801071c:	f104 010c 	add.w	r1, r4, #12
 8010720:	0092      	lsls	r2, r2, #2
 8010722:	300c      	adds	r0, #12
 8010724:	f7fd f8c2 	bl	800d8ac <memcpy>
 8010728:	4621      	mov	r1, r4
 801072a:	ee18 0a10 	vmov	r0, s16
 801072e:	f000 f9af 	bl	8010a90 <_Bfree>
 8010732:	464c      	mov	r4, r9
 8010734:	6923      	ldr	r3, [r4, #16]
 8010736:	1c5a      	adds	r2, r3, #1
 8010738:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801073c:	6122      	str	r2, [r4, #16]
 801073e:	2201      	movs	r2, #1
 8010740:	615a      	str	r2, [r3, #20]
 8010742:	e7bb      	b.n	80106bc <__gethex+0x3c8>
 8010744:	6922      	ldr	r2, [r4, #16]
 8010746:	455a      	cmp	r2, fp
 8010748:	dd0b      	ble.n	8010762 <__gethex+0x46e>
 801074a:	2101      	movs	r1, #1
 801074c:	4620      	mov	r0, r4
 801074e:	f7ff fd6a 	bl	8010226 <rshift>
 8010752:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010756:	3501      	adds	r5, #1
 8010758:	42ab      	cmp	r3, r5
 801075a:	f6ff aed0 	blt.w	80104fe <__gethex+0x20a>
 801075e:	2701      	movs	r7, #1
 8010760:	e7c0      	b.n	80106e4 <__gethex+0x3f0>
 8010762:	f016 061f 	ands.w	r6, r6, #31
 8010766:	d0fa      	beq.n	801075e <__gethex+0x46a>
 8010768:	449a      	add	sl, r3
 801076a:	f1c6 0620 	rsb	r6, r6, #32
 801076e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8010772:	f000 fa43 	bl	8010bfc <__hi0bits>
 8010776:	42b0      	cmp	r0, r6
 8010778:	dbe7      	blt.n	801074a <__gethex+0x456>
 801077a:	e7f0      	b.n	801075e <__gethex+0x46a>
 801077c:	080134a4 	.word	0x080134a4

08010780 <L_shift>:
 8010780:	f1c2 0208 	rsb	r2, r2, #8
 8010784:	0092      	lsls	r2, r2, #2
 8010786:	b570      	push	{r4, r5, r6, lr}
 8010788:	f1c2 0620 	rsb	r6, r2, #32
 801078c:	6843      	ldr	r3, [r0, #4]
 801078e:	6804      	ldr	r4, [r0, #0]
 8010790:	fa03 f506 	lsl.w	r5, r3, r6
 8010794:	432c      	orrs	r4, r5
 8010796:	40d3      	lsrs	r3, r2
 8010798:	6004      	str	r4, [r0, #0]
 801079a:	f840 3f04 	str.w	r3, [r0, #4]!
 801079e:	4288      	cmp	r0, r1
 80107a0:	d3f4      	bcc.n	801078c <L_shift+0xc>
 80107a2:	bd70      	pop	{r4, r5, r6, pc}

080107a4 <__match>:
 80107a4:	b530      	push	{r4, r5, lr}
 80107a6:	6803      	ldr	r3, [r0, #0]
 80107a8:	3301      	adds	r3, #1
 80107aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80107ae:	b914      	cbnz	r4, 80107b6 <__match+0x12>
 80107b0:	6003      	str	r3, [r0, #0]
 80107b2:	2001      	movs	r0, #1
 80107b4:	bd30      	pop	{r4, r5, pc}
 80107b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80107ba:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80107be:	2d19      	cmp	r5, #25
 80107c0:	bf98      	it	ls
 80107c2:	3220      	addls	r2, #32
 80107c4:	42a2      	cmp	r2, r4
 80107c6:	d0f0      	beq.n	80107aa <__match+0x6>
 80107c8:	2000      	movs	r0, #0
 80107ca:	e7f3      	b.n	80107b4 <__match+0x10>

080107cc <__hexnan>:
 80107cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107d0:	680b      	ldr	r3, [r1, #0]
 80107d2:	6801      	ldr	r1, [r0, #0]
 80107d4:	115e      	asrs	r6, r3, #5
 80107d6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80107da:	f013 031f 	ands.w	r3, r3, #31
 80107de:	b087      	sub	sp, #28
 80107e0:	bf18      	it	ne
 80107e2:	3604      	addne	r6, #4
 80107e4:	2500      	movs	r5, #0
 80107e6:	1f37      	subs	r7, r6, #4
 80107e8:	4682      	mov	sl, r0
 80107ea:	4690      	mov	r8, r2
 80107ec:	9301      	str	r3, [sp, #4]
 80107ee:	f846 5c04 	str.w	r5, [r6, #-4]
 80107f2:	46b9      	mov	r9, r7
 80107f4:	463c      	mov	r4, r7
 80107f6:	9502      	str	r5, [sp, #8]
 80107f8:	46ab      	mov	fp, r5
 80107fa:	784a      	ldrb	r2, [r1, #1]
 80107fc:	1c4b      	adds	r3, r1, #1
 80107fe:	9303      	str	r3, [sp, #12]
 8010800:	b342      	cbz	r2, 8010854 <__hexnan+0x88>
 8010802:	4610      	mov	r0, r2
 8010804:	9105      	str	r1, [sp, #20]
 8010806:	9204      	str	r2, [sp, #16]
 8010808:	f7ff fd5f 	bl	80102ca <__hexdig_fun>
 801080c:	2800      	cmp	r0, #0
 801080e:	d14f      	bne.n	80108b0 <__hexnan+0xe4>
 8010810:	9a04      	ldr	r2, [sp, #16]
 8010812:	9905      	ldr	r1, [sp, #20]
 8010814:	2a20      	cmp	r2, #32
 8010816:	d818      	bhi.n	801084a <__hexnan+0x7e>
 8010818:	9b02      	ldr	r3, [sp, #8]
 801081a:	459b      	cmp	fp, r3
 801081c:	dd13      	ble.n	8010846 <__hexnan+0x7a>
 801081e:	454c      	cmp	r4, r9
 8010820:	d206      	bcs.n	8010830 <__hexnan+0x64>
 8010822:	2d07      	cmp	r5, #7
 8010824:	dc04      	bgt.n	8010830 <__hexnan+0x64>
 8010826:	462a      	mov	r2, r5
 8010828:	4649      	mov	r1, r9
 801082a:	4620      	mov	r0, r4
 801082c:	f7ff ffa8 	bl	8010780 <L_shift>
 8010830:	4544      	cmp	r4, r8
 8010832:	d950      	bls.n	80108d6 <__hexnan+0x10a>
 8010834:	2300      	movs	r3, #0
 8010836:	f1a4 0904 	sub.w	r9, r4, #4
 801083a:	f844 3c04 	str.w	r3, [r4, #-4]
 801083e:	f8cd b008 	str.w	fp, [sp, #8]
 8010842:	464c      	mov	r4, r9
 8010844:	461d      	mov	r5, r3
 8010846:	9903      	ldr	r1, [sp, #12]
 8010848:	e7d7      	b.n	80107fa <__hexnan+0x2e>
 801084a:	2a29      	cmp	r2, #41	; 0x29
 801084c:	d156      	bne.n	80108fc <__hexnan+0x130>
 801084e:	3102      	adds	r1, #2
 8010850:	f8ca 1000 	str.w	r1, [sl]
 8010854:	f1bb 0f00 	cmp.w	fp, #0
 8010858:	d050      	beq.n	80108fc <__hexnan+0x130>
 801085a:	454c      	cmp	r4, r9
 801085c:	d206      	bcs.n	801086c <__hexnan+0xa0>
 801085e:	2d07      	cmp	r5, #7
 8010860:	dc04      	bgt.n	801086c <__hexnan+0xa0>
 8010862:	462a      	mov	r2, r5
 8010864:	4649      	mov	r1, r9
 8010866:	4620      	mov	r0, r4
 8010868:	f7ff ff8a 	bl	8010780 <L_shift>
 801086c:	4544      	cmp	r4, r8
 801086e:	d934      	bls.n	80108da <__hexnan+0x10e>
 8010870:	f1a8 0204 	sub.w	r2, r8, #4
 8010874:	4623      	mov	r3, r4
 8010876:	f853 1b04 	ldr.w	r1, [r3], #4
 801087a:	f842 1f04 	str.w	r1, [r2, #4]!
 801087e:	429f      	cmp	r7, r3
 8010880:	d2f9      	bcs.n	8010876 <__hexnan+0xaa>
 8010882:	1b3b      	subs	r3, r7, r4
 8010884:	f023 0303 	bic.w	r3, r3, #3
 8010888:	3304      	adds	r3, #4
 801088a:	3401      	adds	r4, #1
 801088c:	3e03      	subs	r6, #3
 801088e:	42b4      	cmp	r4, r6
 8010890:	bf88      	it	hi
 8010892:	2304      	movhi	r3, #4
 8010894:	4443      	add	r3, r8
 8010896:	2200      	movs	r2, #0
 8010898:	f843 2b04 	str.w	r2, [r3], #4
 801089c:	429f      	cmp	r7, r3
 801089e:	d2fb      	bcs.n	8010898 <__hexnan+0xcc>
 80108a0:	683b      	ldr	r3, [r7, #0]
 80108a2:	b91b      	cbnz	r3, 80108ac <__hexnan+0xe0>
 80108a4:	4547      	cmp	r7, r8
 80108a6:	d127      	bne.n	80108f8 <__hexnan+0x12c>
 80108a8:	2301      	movs	r3, #1
 80108aa:	603b      	str	r3, [r7, #0]
 80108ac:	2005      	movs	r0, #5
 80108ae:	e026      	b.n	80108fe <__hexnan+0x132>
 80108b0:	3501      	adds	r5, #1
 80108b2:	2d08      	cmp	r5, #8
 80108b4:	f10b 0b01 	add.w	fp, fp, #1
 80108b8:	dd06      	ble.n	80108c8 <__hexnan+0xfc>
 80108ba:	4544      	cmp	r4, r8
 80108bc:	d9c3      	bls.n	8010846 <__hexnan+0x7a>
 80108be:	2300      	movs	r3, #0
 80108c0:	f844 3c04 	str.w	r3, [r4, #-4]
 80108c4:	2501      	movs	r5, #1
 80108c6:	3c04      	subs	r4, #4
 80108c8:	6822      	ldr	r2, [r4, #0]
 80108ca:	f000 000f 	and.w	r0, r0, #15
 80108ce:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80108d2:	6022      	str	r2, [r4, #0]
 80108d4:	e7b7      	b.n	8010846 <__hexnan+0x7a>
 80108d6:	2508      	movs	r5, #8
 80108d8:	e7b5      	b.n	8010846 <__hexnan+0x7a>
 80108da:	9b01      	ldr	r3, [sp, #4]
 80108dc:	2b00      	cmp	r3, #0
 80108de:	d0df      	beq.n	80108a0 <__hexnan+0xd4>
 80108e0:	f04f 32ff 	mov.w	r2, #4294967295
 80108e4:	f1c3 0320 	rsb	r3, r3, #32
 80108e8:	fa22 f303 	lsr.w	r3, r2, r3
 80108ec:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80108f0:	401a      	ands	r2, r3
 80108f2:	f846 2c04 	str.w	r2, [r6, #-4]
 80108f6:	e7d3      	b.n	80108a0 <__hexnan+0xd4>
 80108f8:	3f04      	subs	r7, #4
 80108fa:	e7d1      	b.n	80108a0 <__hexnan+0xd4>
 80108fc:	2004      	movs	r0, #4
 80108fe:	b007      	add	sp, #28
 8010900:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010904 <_localeconv_r>:
 8010904:	4800      	ldr	r0, [pc, #0]	; (8010908 <_localeconv_r+0x4>)
 8010906:	4770      	bx	lr
 8010908:	20000184 	.word	0x20000184

0801090c <__retarget_lock_init_recursive>:
 801090c:	4770      	bx	lr

0801090e <__retarget_lock_acquire_recursive>:
 801090e:	4770      	bx	lr

08010910 <__retarget_lock_release_recursive>:
 8010910:	4770      	bx	lr

08010912 <__swhatbuf_r>:
 8010912:	b570      	push	{r4, r5, r6, lr}
 8010914:	460e      	mov	r6, r1
 8010916:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801091a:	2900      	cmp	r1, #0
 801091c:	b096      	sub	sp, #88	; 0x58
 801091e:	4614      	mov	r4, r2
 8010920:	461d      	mov	r5, r3
 8010922:	da07      	bge.n	8010934 <__swhatbuf_r+0x22>
 8010924:	2300      	movs	r3, #0
 8010926:	602b      	str	r3, [r5, #0]
 8010928:	89b3      	ldrh	r3, [r6, #12]
 801092a:	061a      	lsls	r2, r3, #24
 801092c:	d410      	bmi.n	8010950 <__swhatbuf_r+0x3e>
 801092e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010932:	e00e      	b.n	8010952 <__swhatbuf_r+0x40>
 8010934:	466a      	mov	r2, sp
 8010936:	f001 f807 	bl	8011948 <_fstat_r>
 801093a:	2800      	cmp	r0, #0
 801093c:	dbf2      	blt.n	8010924 <__swhatbuf_r+0x12>
 801093e:	9a01      	ldr	r2, [sp, #4]
 8010940:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010944:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8010948:	425a      	negs	r2, r3
 801094a:	415a      	adcs	r2, r3
 801094c:	602a      	str	r2, [r5, #0]
 801094e:	e7ee      	b.n	801092e <__swhatbuf_r+0x1c>
 8010950:	2340      	movs	r3, #64	; 0x40
 8010952:	2000      	movs	r0, #0
 8010954:	6023      	str	r3, [r4, #0]
 8010956:	b016      	add	sp, #88	; 0x58
 8010958:	bd70      	pop	{r4, r5, r6, pc}
	...

0801095c <__smakebuf_r>:
 801095c:	898b      	ldrh	r3, [r1, #12]
 801095e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010960:	079d      	lsls	r5, r3, #30
 8010962:	4606      	mov	r6, r0
 8010964:	460c      	mov	r4, r1
 8010966:	d507      	bpl.n	8010978 <__smakebuf_r+0x1c>
 8010968:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801096c:	6023      	str	r3, [r4, #0]
 801096e:	6123      	str	r3, [r4, #16]
 8010970:	2301      	movs	r3, #1
 8010972:	6163      	str	r3, [r4, #20]
 8010974:	b002      	add	sp, #8
 8010976:	bd70      	pop	{r4, r5, r6, pc}
 8010978:	ab01      	add	r3, sp, #4
 801097a:	466a      	mov	r2, sp
 801097c:	f7ff ffc9 	bl	8010912 <__swhatbuf_r>
 8010980:	9900      	ldr	r1, [sp, #0]
 8010982:	4605      	mov	r5, r0
 8010984:	4630      	mov	r0, r6
 8010986:	f000 fd5d 	bl	8011444 <_malloc_r>
 801098a:	b948      	cbnz	r0, 80109a0 <__smakebuf_r+0x44>
 801098c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010990:	059a      	lsls	r2, r3, #22
 8010992:	d4ef      	bmi.n	8010974 <__smakebuf_r+0x18>
 8010994:	f023 0303 	bic.w	r3, r3, #3
 8010998:	f043 0302 	orr.w	r3, r3, #2
 801099c:	81a3      	strh	r3, [r4, #12]
 801099e:	e7e3      	b.n	8010968 <__smakebuf_r+0xc>
 80109a0:	4b0d      	ldr	r3, [pc, #52]	; (80109d8 <__smakebuf_r+0x7c>)
 80109a2:	62b3      	str	r3, [r6, #40]	; 0x28
 80109a4:	89a3      	ldrh	r3, [r4, #12]
 80109a6:	6020      	str	r0, [r4, #0]
 80109a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80109ac:	81a3      	strh	r3, [r4, #12]
 80109ae:	9b00      	ldr	r3, [sp, #0]
 80109b0:	6163      	str	r3, [r4, #20]
 80109b2:	9b01      	ldr	r3, [sp, #4]
 80109b4:	6120      	str	r0, [r4, #16]
 80109b6:	b15b      	cbz	r3, 80109d0 <__smakebuf_r+0x74>
 80109b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80109bc:	4630      	mov	r0, r6
 80109be:	f000 ffd5 	bl	801196c <_isatty_r>
 80109c2:	b128      	cbz	r0, 80109d0 <__smakebuf_r+0x74>
 80109c4:	89a3      	ldrh	r3, [r4, #12]
 80109c6:	f023 0303 	bic.w	r3, r3, #3
 80109ca:	f043 0301 	orr.w	r3, r3, #1
 80109ce:	81a3      	strh	r3, [r4, #12]
 80109d0:	89a0      	ldrh	r0, [r4, #12]
 80109d2:	4305      	orrs	r5, r0
 80109d4:	81a5      	strh	r5, [r4, #12]
 80109d6:	e7cd      	b.n	8010974 <__smakebuf_r+0x18>
 80109d8:	08010085 	.word	0x08010085

080109dc <malloc>:
 80109dc:	4b02      	ldr	r3, [pc, #8]	; (80109e8 <malloc+0xc>)
 80109de:	4601      	mov	r1, r0
 80109e0:	6818      	ldr	r0, [r3, #0]
 80109e2:	f000 bd2f 	b.w	8011444 <_malloc_r>
 80109e6:	bf00      	nop
 80109e8:	2000002c 	.word	0x2000002c

080109ec <__ascii_mbtowc>:
 80109ec:	b082      	sub	sp, #8
 80109ee:	b901      	cbnz	r1, 80109f2 <__ascii_mbtowc+0x6>
 80109f0:	a901      	add	r1, sp, #4
 80109f2:	b142      	cbz	r2, 8010a06 <__ascii_mbtowc+0x1a>
 80109f4:	b14b      	cbz	r3, 8010a0a <__ascii_mbtowc+0x1e>
 80109f6:	7813      	ldrb	r3, [r2, #0]
 80109f8:	600b      	str	r3, [r1, #0]
 80109fa:	7812      	ldrb	r2, [r2, #0]
 80109fc:	1e10      	subs	r0, r2, #0
 80109fe:	bf18      	it	ne
 8010a00:	2001      	movne	r0, #1
 8010a02:	b002      	add	sp, #8
 8010a04:	4770      	bx	lr
 8010a06:	4610      	mov	r0, r2
 8010a08:	e7fb      	b.n	8010a02 <__ascii_mbtowc+0x16>
 8010a0a:	f06f 0001 	mvn.w	r0, #1
 8010a0e:	e7f8      	b.n	8010a02 <__ascii_mbtowc+0x16>

08010a10 <_Balloc>:
 8010a10:	b570      	push	{r4, r5, r6, lr}
 8010a12:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010a14:	4604      	mov	r4, r0
 8010a16:	460d      	mov	r5, r1
 8010a18:	b976      	cbnz	r6, 8010a38 <_Balloc+0x28>
 8010a1a:	2010      	movs	r0, #16
 8010a1c:	f7ff ffde 	bl	80109dc <malloc>
 8010a20:	4602      	mov	r2, r0
 8010a22:	6260      	str	r0, [r4, #36]	; 0x24
 8010a24:	b920      	cbnz	r0, 8010a30 <_Balloc+0x20>
 8010a26:	4b18      	ldr	r3, [pc, #96]	; (8010a88 <_Balloc+0x78>)
 8010a28:	4818      	ldr	r0, [pc, #96]	; (8010a8c <_Balloc+0x7c>)
 8010a2a:	2166      	movs	r1, #102	; 0x66
 8010a2c:	f000 ff4c 	bl	80118c8 <__assert_func>
 8010a30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010a34:	6006      	str	r6, [r0, #0]
 8010a36:	60c6      	str	r6, [r0, #12]
 8010a38:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010a3a:	68f3      	ldr	r3, [r6, #12]
 8010a3c:	b183      	cbz	r3, 8010a60 <_Balloc+0x50>
 8010a3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010a40:	68db      	ldr	r3, [r3, #12]
 8010a42:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010a46:	b9b8      	cbnz	r0, 8010a78 <_Balloc+0x68>
 8010a48:	2101      	movs	r1, #1
 8010a4a:	fa01 f605 	lsl.w	r6, r1, r5
 8010a4e:	1d72      	adds	r2, r6, #5
 8010a50:	0092      	lsls	r2, r2, #2
 8010a52:	4620      	mov	r0, r4
 8010a54:	f000 fc97 	bl	8011386 <_calloc_r>
 8010a58:	b160      	cbz	r0, 8010a74 <_Balloc+0x64>
 8010a5a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010a5e:	e00e      	b.n	8010a7e <_Balloc+0x6e>
 8010a60:	2221      	movs	r2, #33	; 0x21
 8010a62:	2104      	movs	r1, #4
 8010a64:	4620      	mov	r0, r4
 8010a66:	f000 fc8e 	bl	8011386 <_calloc_r>
 8010a6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010a6c:	60f0      	str	r0, [r6, #12]
 8010a6e:	68db      	ldr	r3, [r3, #12]
 8010a70:	2b00      	cmp	r3, #0
 8010a72:	d1e4      	bne.n	8010a3e <_Balloc+0x2e>
 8010a74:	2000      	movs	r0, #0
 8010a76:	bd70      	pop	{r4, r5, r6, pc}
 8010a78:	6802      	ldr	r2, [r0, #0]
 8010a7a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010a7e:	2300      	movs	r3, #0
 8010a80:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010a84:	e7f7      	b.n	8010a76 <_Balloc+0x66>
 8010a86:	bf00      	nop
 8010a88:	0801342e 	.word	0x0801342e
 8010a8c:	08013598 	.word	0x08013598

08010a90 <_Bfree>:
 8010a90:	b570      	push	{r4, r5, r6, lr}
 8010a92:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010a94:	4605      	mov	r5, r0
 8010a96:	460c      	mov	r4, r1
 8010a98:	b976      	cbnz	r6, 8010ab8 <_Bfree+0x28>
 8010a9a:	2010      	movs	r0, #16
 8010a9c:	f7ff ff9e 	bl	80109dc <malloc>
 8010aa0:	4602      	mov	r2, r0
 8010aa2:	6268      	str	r0, [r5, #36]	; 0x24
 8010aa4:	b920      	cbnz	r0, 8010ab0 <_Bfree+0x20>
 8010aa6:	4b09      	ldr	r3, [pc, #36]	; (8010acc <_Bfree+0x3c>)
 8010aa8:	4809      	ldr	r0, [pc, #36]	; (8010ad0 <_Bfree+0x40>)
 8010aaa:	218a      	movs	r1, #138	; 0x8a
 8010aac:	f000 ff0c 	bl	80118c8 <__assert_func>
 8010ab0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010ab4:	6006      	str	r6, [r0, #0]
 8010ab6:	60c6      	str	r6, [r0, #12]
 8010ab8:	b13c      	cbz	r4, 8010aca <_Bfree+0x3a>
 8010aba:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010abc:	6862      	ldr	r2, [r4, #4]
 8010abe:	68db      	ldr	r3, [r3, #12]
 8010ac0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010ac4:	6021      	str	r1, [r4, #0]
 8010ac6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010aca:	bd70      	pop	{r4, r5, r6, pc}
 8010acc:	0801342e 	.word	0x0801342e
 8010ad0:	08013598 	.word	0x08013598

08010ad4 <__multadd>:
 8010ad4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ad8:	690e      	ldr	r6, [r1, #16]
 8010ada:	4607      	mov	r7, r0
 8010adc:	4698      	mov	r8, r3
 8010ade:	460c      	mov	r4, r1
 8010ae0:	f101 0014 	add.w	r0, r1, #20
 8010ae4:	2300      	movs	r3, #0
 8010ae6:	6805      	ldr	r5, [r0, #0]
 8010ae8:	b2a9      	uxth	r1, r5
 8010aea:	fb02 8101 	mla	r1, r2, r1, r8
 8010aee:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8010af2:	0c2d      	lsrs	r5, r5, #16
 8010af4:	fb02 c505 	mla	r5, r2, r5, ip
 8010af8:	b289      	uxth	r1, r1
 8010afa:	3301      	adds	r3, #1
 8010afc:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8010b00:	429e      	cmp	r6, r3
 8010b02:	f840 1b04 	str.w	r1, [r0], #4
 8010b06:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8010b0a:	dcec      	bgt.n	8010ae6 <__multadd+0x12>
 8010b0c:	f1b8 0f00 	cmp.w	r8, #0
 8010b10:	d022      	beq.n	8010b58 <__multadd+0x84>
 8010b12:	68a3      	ldr	r3, [r4, #8]
 8010b14:	42b3      	cmp	r3, r6
 8010b16:	dc19      	bgt.n	8010b4c <__multadd+0x78>
 8010b18:	6861      	ldr	r1, [r4, #4]
 8010b1a:	4638      	mov	r0, r7
 8010b1c:	3101      	adds	r1, #1
 8010b1e:	f7ff ff77 	bl	8010a10 <_Balloc>
 8010b22:	4605      	mov	r5, r0
 8010b24:	b928      	cbnz	r0, 8010b32 <__multadd+0x5e>
 8010b26:	4602      	mov	r2, r0
 8010b28:	4b0d      	ldr	r3, [pc, #52]	; (8010b60 <__multadd+0x8c>)
 8010b2a:	480e      	ldr	r0, [pc, #56]	; (8010b64 <__multadd+0x90>)
 8010b2c:	21b5      	movs	r1, #181	; 0xb5
 8010b2e:	f000 fecb 	bl	80118c8 <__assert_func>
 8010b32:	6922      	ldr	r2, [r4, #16]
 8010b34:	3202      	adds	r2, #2
 8010b36:	f104 010c 	add.w	r1, r4, #12
 8010b3a:	0092      	lsls	r2, r2, #2
 8010b3c:	300c      	adds	r0, #12
 8010b3e:	f7fc feb5 	bl	800d8ac <memcpy>
 8010b42:	4621      	mov	r1, r4
 8010b44:	4638      	mov	r0, r7
 8010b46:	f7ff ffa3 	bl	8010a90 <_Bfree>
 8010b4a:	462c      	mov	r4, r5
 8010b4c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8010b50:	3601      	adds	r6, #1
 8010b52:	f8c3 8014 	str.w	r8, [r3, #20]
 8010b56:	6126      	str	r6, [r4, #16]
 8010b58:	4620      	mov	r0, r4
 8010b5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010b5e:	bf00      	nop
 8010b60:	080134a4 	.word	0x080134a4
 8010b64:	08013598 	.word	0x08013598

08010b68 <__s2b>:
 8010b68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010b6c:	460c      	mov	r4, r1
 8010b6e:	4615      	mov	r5, r2
 8010b70:	461f      	mov	r7, r3
 8010b72:	2209      	movs	r2, #9
 8010b74:	3308      	adds	r3, #8
 8010b76:	4606      	mov	r6, r0
 8010b78:	fb93 f3f2 	sdiv	r3, r3, r2
 8010b7c:	2100      	movs	r1, #0
 8010b7e:	2201      	movs	r2, #1
 8010b80:	429a      	cmp	r2, r3
 8010b82:	db09      	blt.n	8010b98 <__s2b+0x30>
 8010b84:	4630      	mov	r0, r6
 8010b86:	f7ff ff43 	bl	8010a10 <_Balloc>
 8010b8a:	b940      	cbnz	r0, 8010b9e <__s2b+0x36>
 8010b8c:	4602      	mov	r2, r0
 8010b8e:	4b19      	ldr	r3, [pc, #100]	; (8010bf4 <__s2b+0x8c>)
 8010b90:	4819      	ldr	r0, [pc, #100]	; (8010bf8 <__s2b+0x90>)
 8010b92:	21ce      	movs	r1, #206	; 0xce
 8010b94:	f000 fe98 	bl	80118c8 <__assert_func>
 8010b98:	0052      	lsls	r2, r2, #1
 8010b9a:	3101      	adds	r1, #1
 8010b9c:	e7f0      	b.n	8010b80 <__s2b+0x18>
 8010b9e:	9b08      	ldr	r3, [sp, #32]
 8010ba0:	6143      	str	r3, [r0, #20]
 8010ba2:	2d09      	cmp	r5, #9
 8010ba4:	f04f 0301 	mov.w	r3, #1
 8010ba8:	6103      	str	r3, [r0, #16]
 8010baa:	dd16      	ble.n	8010bda <__s2b+0x72>
 8010bac:	f104 0909 	add.w	r9, r4, #9
 8010bb0:	46c8      	mov	r8, r9
 8010bb2:	442c      	add	r4, r5
 8010bb4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8010bb8:	4601      	mov	r1, r0
 8010bba:	3b30      	subs	r3, #48	; 0x30
 8010bbc:	220a      	movs	r2, #10
 8010bbe:	4630      	mov	r0, r6
 8010bc0:	f7ff ff88 	bl	8010ad4 <__multadd>
 8010bc4:	45a0      	cmp	r8, r4
 8010bc6:	d1f5      	bne.n	8010bb4 <__s2b+0x4c>
 8010bc8:	f1a5 0408 	sub.w	r4, r5, #8
 8010bcc:	444c      	add	r4, r9
 8010bce:	1b2d      	subs	r5, r5, r4
 8010bd0:	1963      	adds	r3, r4, r5
 8010bd2:	42bb      	cmp	r3, r7
 8010bd4:	db04      	blt.n	8010be0 <__s2b+0x78>
 8010bd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010bda:	340a      	adds	r4, #10
 8010bdc:	2509      	movs	r5, #9
 8010bde:	e7f6      	b.n	8010bce <__s2b+0x66>
 8010be0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010be4:	4601      	mov	r1, r0
 8010be6:	3b30      	subs	r3, #48	; 0x30
 8010be8:	220a      	movs	r2, #10
 8010bea:	4630      	mov	r0, r6
 8010bec:	f7ff ff72 	bl	8010ad4 <__multadd>
 8010bf0:	e7ee      	b.n	8010bd0 <__s2b+0x68>
 8010bf2:	bf00      	nop
 8010bf4:	080134a4 	.word	0x080134a4
 8010bf8:	08013598 	.word	0x08013598

08010bfc <__hi0bits>:
 8010bfc:	0c03      	lsrs	r3, r0, #16
 8010bfe:	041b      	lsls	r3, r3, #16
 8010c00:	b9d3      	cbnz	r3, 8010c38 <__hi0bits+0x3c>
 8010c02:	0400      	lsls	r0, r0, #16
 8010c04:	2310      	movs	r3, #16
 8010c06:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8010c0a:	bf04      	itt	eq
 8010c0c:	0200      	lsleq	r0, r0, #8
 8010c0e:	3308      	addeq	r3, #8
 8010c10:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8010c14:	bf04      	itt	eq
 8010c16:	0100      	lsleq	r0, r0, #4
 8010c18:	3304      	addeq	r3, #4
 8010c1a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8010c1e:	bf04      	itt	eq
 8010c20:	0080      	lsleq	r0, r0, #2
 8010c22:	3302      	addeq	r3, #2
 8010c24:	2800      	cmp	r0, #0
 8010c26:	db05      	blt.n	8010c34 <__hi0bits+0x38>
 8010c28:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8010c2c:	f103 0301 	add.w	r3, r3, #1
 8010c30:	bf08      	it	eq
 8010c32:	2320      	moveq	r3, #32
 8010c34:	4618      	mov	r0, r3
 8010c36:	4770      	bx	lr
 8010c38:	2300      	movs	r3, #0
 8010c3a:	e7e4      	b.n	8010c06 <__hi0bits+0xa>

08010c3c <__lo0bits>:
 8010c3c:	6803      	ldr	r3, [r0, #0]
 8010c3e:	f013 0207 	ands.w	r2, r3, #7
 8010c42:	4601      	mov	r1, r0
 8010c44:	d00b      	beq.n	8010c5e <__lo0bits+0x22>
 8010c46:	07da      	lsls	r2, r3, #31
 8010c48:	d424      	bmi.n	8010c94 <__lo0bits+0x58>
 8010c4a:	0798      	lsls	r0, r3, #30
 8010c4c:	bf49      	itett	mi
 8010c4e:	085b      	lsrmi	r3, r3, #1
 8010c50:	089b      	lsrpl	r3, r3, #2
 8010c52:	2001      	movmi	r0, #1
 8010c54:	600b      	strmi	r3, [r1, #0]
 8010c56:	bf5c      	itt	pl
 8010c58:	600b      	strpl	r3, [r1, #0]
 8010c5a:	2002      	movpl	r0, #2
 8010c5c:	4770      	bx	lr
 8010c5e:	b298      	uxth	r0, r3
 8010c60:	b9b0      	cbnz	r0, 8010c90 <__lo0bits+0x54>
 8010c62:	0c1b      	lsrs	r3, r3, #16
 8010c64:	2010      	movs	r0, #16
 8010c66:	f013 0fff 	tst.w	r3, #255	; 0xff
 8010c6a:	bf04      	itt	eq
 8010c6c:	0a1b      	lsreq	r3, r3, #8
 8010c6e:	3008      	addeq	r0, #8
 8010c70:	071a      	lsls	r2, r3, #28
 8010c72:	bf04      	itt	eq
 8010c74:	091b      	lsreq	r3, r3, #4
 8010c76:	3004      	addeq	r0, #4
 8010c78:	079a      	lsls	r2, r3, #30
 8010c7a:	bf04      	itt	eq
 8010c7c:	089b      	lsreq	r3, r3, #2
 8010c7e:	3002      	addeq	r0, #2
 8010c80:	07da      	lsls	r2, r3, #31
 8010c82:	d403      	bmi.n	8010c8c <__lo0bits+0x50>
 8010c84:	085b      	lsrs	r3, r3, #1
 8010c86:	f100 0001 	add.w	r0, r0, #1
 8010c8a:	d005      	beq.n	8010c98 <__lo0bits+0x5c>
 8010c8c:	600b      	str	r3, [r1, #0]
 8010c8e:	4770      	bx	lr
 8010c90:	4610      	mov	r0, r2
 8010c92:	e7e8      	b.n	8010c66 <__lo0bits+0x2a>
 8010c94:	2000      	movs	r0, #0
 8010c96:	4770      	bx	lr
 8010c98:	2020      	movs	r0, #32
 8010c9a:	4770      	bx	lr

08010c9c <__i2b>:
 8010c9c:	b510      	push	{r4, lr}
 8010c9e:	460c      	mov	r4, r1
 8010ca0:	2101      	movs	r1, #1
 8010ca2:	f7ff feb5 	bl	8010a10 <_Balloc>
 8010ca6:	4602      	mov	r2, r0
 8010ca8:	b928      	cbnz	r0, 8010cb6 <__i2b+0x1a>
 8010caa:	4b05      	ldr	r3, [pc, #20]	; (8010cc0 <__i2b+0x24>)
 8010cac:	4805      	ldr	r0, [pc, #20]	; (8010cc4 <__i2b+0x28>)
 8010cae:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8010cb2:	f000 fe09 	bl	80118c8 <__assert_func>
 8010cb6:	2301      	movs	r3, #1
 8010cb8:	6144      	str	r4, [r0, #20]
 8010cba:	6103      	str	r3, [r0, #16]
 8010cbc:	bd10      	pop	{r4, pc}
 8010cbe:	bf00      	nop
 8010cc0:	080134a4 	.word	0x080134a4
 8010cc4:	08013598 	.word	0x08013598

08010cc8 <__multiply>:
 8010cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ccc:	4614      	mov	r4, r2
 8010cce:	690a      	ldr	r2, [r1, #16]
 8010cd0:	6923      	ldr	r3, [r4, #16]
 8010cd2:	429a      	cmp	r2, r3
 8010cd4:	bfb8      	it	lt
 8010cd6:	460b      	movlt	r3, r1
 8010cd8:	460d      	mov	r5, r1
 8010cda:	bfbc      	itt	lt
 8010cdc:	4625      	movlt	r5, r4
 8010cde:	461c      	movlt	r4, r3
 8010ce0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8010ce4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8010ce8:	68ab      	ldr	r3, [r5, #8]
 8010cea:	6869      	ldr	r1, [r5, #4]
 8010cec:	eb0a 0709 	add.w	r7, sl, r9
 8010cf0:	42bb      	cmp	r3, r7
 8010cf2:	b085      	sub	sp, #20
 8010cf4:	bfb8      	it	lt
 8010cf6:	3101      	addlt	r1, #1
 8010cf8:	f7ff fe8a 	bl	8010a10 <_Balloc>
 8010cfc:	b930      	cbnz	r0, 8010d0c <__multiply+0x44>
 8010cfe:	4602      	mov	r2, r0
 8010d00:	4b42      	ldr	r3, [pc, #264]	; (8010e0c <__multiply+0x144>)
 8010d02:	4843      	ldr	r0, [pc, #268]	; (8010e10 <__multiply+0x148>)
 8010d04:	f240 115d 	movw	r1, #349	; 0x15d
 8010d08:	f000 fdde 	bl	80118c8 <__assert_func>
 8010d0c:	f100 0614 	add.w	r6, r0, #20
 8010d10:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8010d14:	4633      	mov	r3, r6
 8010d16:	2200      	movs	r2, #0
 8010d18:	4543      	cmp	r3, r8
 8010d1a:	d31e      	bcc.n	8010d5a <__multiply+0x92>
 8010d1c:	f105 0c14 	add.w	ip, r5, #20
 8010d20:	f104 0314 	add.w	r3, r4, #20
 8010d24:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8010d28:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8010d2c:	9202      	str	r2, [sp, #8]
 8010d2e:	ebac 0205 	sub.w	r2, ip, r5
 8010d32:	3a15      	subs	r2, #21
 8010d34:	f022 0203 	bic.w	r2, r2, #3
 8010d38:	3204      	adds	r2, #4
 8010d3a:	f105 0115 	add.w	r1, r5, #21
 8010d3e:	458c      	cmp	ip, r1
 8010d40:	bf38      	it	cc
 8010d42:	2204      	movcc	r2, #4
 8010d44:	9201      	str	r2, [sp, #4]
 8010d46:	9a02      	ldr	r2, [sp, #8]
 8010d48:	9303      	str	r3, [sp, #12]
 8010d4a:	429a      	cmp	r2, r3
 8010d4c:	d808      	bhi.n	8010d60 <__multiply+0x98>
 8010d4e:	2f00      	cmp	r7, #0
 8010d50:	dc55      	bgt.n	8010dfe <__multiply+0x136>
 8010d52:	6107      	str	r7, [r0, #16]
 8010d54:	b005      	add	sp, #20
 8010d56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d5a:	f843 2b04 	str.w	r2, [r3], #4
 8010d5e:	e7db      	b.n	8010d18 <__multiply+0x50>
 8010d60:	f8b3 a000 	ldrh.w	sl, [r3]
 8010d64:	f1ba 0f00 	cmp.w	sl, #0
 8010d68:	d020      	beq.n	8010dac <__multiply+0xe4>
 8010d6a:	f105 0e14 	add.w	lr, r5, #20
 8010d6e:	46b1      	mov	r9, r6
 8010d70:	2200      	movs	r2, #0
 8010d72:	f85e 4b04 	ldr.w	r4, [lr], #4
 8010d76:	f8d9 b000 	ldr.w	fp, [r9]
 8010d7a:	b2a1      	uxth	r1, r4
 8010d7c:	fa1f fb8b 	uxth.w	fp, fp
 8010d80:	fb0a b101 	mla	r1, sl, r1, fp
 8010d84:	4411      	add	r1, r2
 8010d86:	f8d9 2000 	ldr.w	r2, [r9]
 8010d8a:	0c24      	lsrs	r4, r4, #16
 8010d8c:	0c12      	lsrs	r2, r2, #16
 8010d8e:	fb0a 2404 	mla	r4, sl, r4, r2
 8010d92:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8010d96:	b289      	uxth	r1, r1
 8010d98:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8010d9c:	45f4      	cmp	ip, lr
 8010d9e:	f849 1b04 	str.w	r1, [r9], #4
 8010da2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8010da6:	d8e4      	bhi.n	8010d72 <__multiply+0xaa>
 8010da8:	9901      	ldr	r1, [sp, #4]
 8010daa:	5072      	str	r2, [r6, r1]
 8010dac:	9a03      	ldr	r2, [sp, #12]
 8010dae:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8010db2:	3304      	adds	r3, #4
 8010db4:	f1b9 0f00 	cmp.w	r9, #0
 8010db8:	d01f      	beq.n	8010dfa <__multiply+0x132>
 8010dba:	6834      	ldr	r4, [r6, #0]
 8010dbc:	f105 0114 	add.w	r1, r5, #20
 8010dc0:	46b6      	mov	lr, r6
 8010dc2:	f04f 0a00 	mov.w	sl, #0
 8010dc6:	880a      	ldrh	r2, [r1, #0]
 8010dc8:	f8be b002 	ldrh.w	fp, [lr, #2]
 8010dcc:	fb09 b202 	mla	r2, r9, r2, fp
 8010dd0:	4492      	add	sl, r2
 8010dd2:	b2a4      	uxth	r4, r4
 8010dd4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8010dd8:	f84e 4b04 	str.w	r4, [lr], #4
 8010ddc:	f851 4b04 	ldr.w	r4, [r1], #4
 8010de0:	f8be 2000 	ldrh.w	r2, [lr]
 8010de4:	0c24      	lsrs	r4, r4, #16
 8010de6:	fb09 2404 	mla	r4, r9, r4, r2
 8010dea:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8010dee:	458c      	cmp	ip, r1
 8010df0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8010df4:	d8e7      	bhi.n	8010dc6 <__multiply+0xfe>
 8010df6:	9a01      	ldr	r2, [sp, #4]
 8010df8:	50b4      	str	r4, [r6, r2]
 8010dfa:	3604      	adds	r6, #4
 8010dfc:	e7a3      	b.n	8010d46 <__multiply+0x7e>
 8010dfe:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010e02:	2b00      	cmp	r3, #0
 8010e04:	d1a5      	bne.n	8010d52 <__multiply+0x8a>
 8010e06:	3f01      	subs	r7, #1
 8010e08:	e7a1      	b.n	8010d4e <__multiply+0x86>
 8010e0a:	bf00      	nop
 8010e0c:	080134a4 	.word	0x080134a4
 8010e10:	08013598 	.word	0x08013598

08010e14 <__pow5mult>:
 8010e14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010e18:	4615      	mov	r5, r2
 8010e1a:	f012 0203 	ands.w	r2, r2, #3
 8010e1e:	4606      	mov	r6, r0
 8010e20:	460f      	mov	r7, r1
 8010e22:	d007      	beq.n	8010e34 <__pow5mult+0x20>
 8010e24:	4c25      	ldr	r4, [pc, #148]	; (8010ebc <__pow5mult+0xa8>)
 8010e26:	3a01      	subs	r2, #1
 8010e28:	2300      	movs	r3, #0
 8010e2a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010e2e:	f7ff fe51 	bl	8010ad4 <__multadd>
 8010e32:	4607      	mov	r7, r0
 8010e34:	10ad      	asrs	r5, r5, #2
 8010e36:	d03d      	beq.n	8010eb4 <__pow5mult+0xa0>
 8010e38:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010e3a:	b97c      	cbnz	r4, 8010e5c <__pow5mult+0x48>
 8010e3c:	2010      	movs	r0, #16
 8010e3e:	f7ff fdcd 	bl	80109dc <malloc>
 8010e42:	4602      	mov	r2, r0
 8010e44:	6270      	str	r0, [r6, #36]	; 0x24
 8010e46:	b928      	cbnz	r0, 8010e54 <__pow5mult+0x40>
 8010e48:	4b1d      	ldr	r3, [pc, #116]	; (8010ec0 <__pow5mult+0xac>)
 8010e4a:	481e      	ldr	r0, [pc, #120]	; (8010ec4 <__pow5mult+0xb0>)
 8010e4c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8010e50:	f000 fd3a 	bl	80118c8 <__assert_func>
 8010e54:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010e58:	6004      	str	r4, [r0, #0]
 8010e5a:	60c4      	str	r4, [r0, #12]
 8010e5c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010e60:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010e64:	b94c      	cbnz	r4, 8010e7a <__pow5mult+0x66>
 8010e66:	f240 2171 	movw	r1, #625	; 0x271
 8010e6a:	4630      	mov	r0, r6
 8010e6c:	f7ff ff16 	bl	8010c9c <__i2b>
 8010e70:	2300      	movs	r3, #0
 8010e72:	f8c8 0008 	str.w	r0, [r8, #8]
 8010e76:	4604      	mov	r4, r0
 8010e78:	6003      	str	r3, [r0, #0]
 8010e7a:	f04f 0900 	mov.w	r9, #0
 8010e7e:	07eb      	lsls	r3, r5, #31
 8010e80:	d50a      	bpl.n	8010e98 <__pow5mult+0x84>
 8010e82:	4639      	mov	r1, r7
 8010e84:	4622      	mov	r2, r4
 8010e86:	4630      	mov	r0, r6
 8010e88:	f7ff ff1e 	bl	8010cc8 <__multiply>
 8010e8c:	4639      	mov	r1, r7
 8010e8e:	4680      	mov	r8, r0
 8010e90:	4630      	mov	r0, r6
 8010e92:	f7ff fdfd 	bl	8010a90 <_Bfree>
 8010e96:	4647      	mov	r7, r8
 8010e98:	106d      	asrs	r5, r5, #1
 8010e9a:	d00b      	beq.n	8010eb4 <__pow5mult+0xa0>
 8010e9c:	6820      	ldr	r0, [r4, #0]
 8010e9e:	b938      	cbnz	r0, 8010eb0 <__pow5mult+0x9c>
 8010ea0:	4622      	mov	r2, r4
 8010ea2:	4621      	mov	r1, r4
 8010ea4:	4630      	mov	r0, r6
 8010ea6:	f7ff ff0f 	bl	8010cc8 <__multiply>
 8010eaa:	6020      	str	r0, [r4, #0]
 8010eac:	f8c0 9000 	str.w	r9, [r0]
 8010eb0:	4604      	mov	r4, r0
 8010eb2:	e7e4      	b.n	8010e7e <__pow5mult+0x6a>
 8010eb4:	4638      	mov	r0, r7
 8010eb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010eba:	bf00      	nop
 8010ebc:	080136e8 	.word	0x080136e8
 8010ec0:	0801342e 	.word	0x0801342e
 8010ec4:	08013598 	.word	0x08013598

08010ec8 <__lshift>:
 8010ec8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010ecc:	460c      	mov	r4, r1
 8010ece:	6849      	ldr	r1, [r1, #4]
 8010ed0:	6923      	ldr	r3, [r4, #16]
 8010ed2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010ed6:	68a3      	ldr	r3, [r4, #8]
 8010ed8:	4607      	mov	r7, r0
 8010eda:	4691      	mov	r9, r2
 8010edc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010ee0:	f108 0601 	add.w	r6, r8, #1
 8010ee4:	42b3      	cmp	r3, r6
 8010ee6:	db0b      	blt.n	8010f00 <__lshift+0x38>
 8010ee8:	4638      	mov	r0, r7
 8010eea:	f7ff fd91 	bl	8010a10 <_Balloc>
 8010eee:	4605      	mov	r5, r0
 8010ef0:	b948      	cbnz	r0, 8010f06 <__lshift+0x3e>
 8010ef2:	4602      	mov	r2, r0
 8010ef4:	4b28      	ldr	r3, [pc, #160]	; (8010f98 <__lshift+0xd0>)
 8010ef6:	4829      	ldr	r0, [pc, #164]	; (8010f9c <__lshift+0xd4>)
 8010ef8:	f240 11d9 	movw	r1, #473	; 0x1d9
 8010efc:	f000 fce4 	bl	80118c8 <__assert_func>
 8010f00:	3101      	adds	r1, #1
 8010f02:	005b      	lsls	r3, r3, #1
 8010f04:	e7ee      	b.n	8010ee4 <__lshift+0x1c>
 8010f06:	2300      	movs	r3, #0
 8010f08:	f100 0114 	add.w	r1, r0, #20
 8010f0c:	f100 0210 	add.w	r2, r0, #16
 8010f10:	4618      	mov	r0, r3
 8010f12:	4553      	cmp	r3, sl
 8010f14:	db33      	blt.n	8010f7e <__lshift+0xb6>
 8010f16:	6920      	ldr	r0, [r4, #16]
 8010f18:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010f1c:	f104 0314 	add.w	r3, r4, #20
 8010f20:	f019 091f 	ands.w	r9, r9, #31
 8010f24:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010f28:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010f2c:	d02b      	beq.n	8010f86 <__lshift+0xbe>
 8010f2e:	f1c9 0e20 	rsb	lr, r9, #32
 8010f32:	468a      	mov	sl, r1
 8010f34:	2200      	movs	r2, #0
 8010f36:	6818      	ldr	r0, [r3, #0]
 8010f38:	fa00 f009 	lsl.w	r0, r0, r9
 8010f3c:	4302      	orrs	r2, r0
 8010f3e:	f84a 2b04 	str.w	r2, [sl], #4
 8010f42:	f853 2b04 	ldr.w	r2, [r3], #4
 8010f46:	459c      	cmp	ip, r3
 8010f48:	fa22 f20e 	lsr.w	r2, r2, lr
 8010f4c:	d8f3      	bhi.n	8010f36 <__lshift+0x6e>
 8010f4e:	ebac 0304 	sub.w	r3, ip, r4
 8010f52:	3b15      	subs	r3, #21
 8010f54:	f023 0303 	bic.w	r3, r3, #3
 8010f58:	3304      	adds	r3, #4
 8010f5a:	f104 0015 	add.w	r0, r4, #21
 8010f5e:	4584      	cmp	ip, r0
 8010f60:	bf38      	it	cc
 8010f62:	2304      	movcc	r3, #4
 8010f64:	50ca      	str	r2, [r1, r3]
 8010f66:	b10a      	cbz	r2, 8010f6c <__lshift+0xa4>
 8010f68:	f108 0602 	add.w	r6, r8, #2
 8010f6c:	3e01      	subs	r6, #1
 8010f6e:	4638      	mov	r0, r7
 8010f70:	612e      	str	r6, [r5, #16]
 8010f72:	4621      	mov	r1, r4
 8010f74:	f7ff fd8c 	bl	8010a90 <_Bfree>
 8010f78:	4628      	mov	r0, r5
 8010f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010f7e:	f842 0f04 	str.w	r0, [r2, #4]!
 8010f82:	3301      	adds	r3, #1
 8010f84:	e7c5      	b.n	8010f12 <__lshift+0x4a>
 8010f86:	3904      	subs	r1, #4
 8010f88:	f853 2b04 	ldr.w	r2, [r3], #4
 8010f8c:	f841 2f04 	str.w	r2, [r1, #4]!
 8010f90:	459c      	cmp	ip, r3
 8010f92:	d8f9      	bhi.n	8010f88 <__lshift+0xc0>
 8010f94:	e7ea      	b.n	8010f6c <__lshift+0xa4>
 8010f96:	bf00      	nop
 8010f98:	080134a4 	.word	0x080134a4
 8010f9c:	08013598 	.word	0x08013598

08010fa0 <__mcmp>:
 8010fa0:	b530      	push	{r4, r5, lr}
 8010fa2:	6902      	ldr	r2, [r0, #16]
 8010fa4:	690c      	ldr	r4, [r1, #16]
 8010fa6:	1b12      	subs	r2, r2, r4
 8010fa8:	d10e      	bne.n	8010fc8 <__mcmp+0x28>
 8010faa:	f100 0314 	add.w	r3, r0, #20
 8010fae:	3114      	adds	r1, #20
 8010fb0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8010fb4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8010fb8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8010fbc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8010fc0:	42a5      	cmp	r5, r4
 8010fc2:	d003      	beq.n	8010fcc <__mcmp+0x2c>
 8010fc4:	d305      	bcc.n	8010fd2 <__mcmp+0x32>
 8010fc6:	2201      	movs	r2, #1
 8010fc8:	4610      	mov	r0, r2
 8010fca:	bd30      	pop	{r4, r5, pc}
 8010fcc:	4283      	cmp	r3, r0
 8010fce:	d3f3      	bcc.n	8010fb8 <__mcmp+0x18>
 8010fd0:	e7fa      	b.n	8010fc8 <__mcmp+0x28>
 8010fd2:	f04f 32ff 	mov.w	r2, #4294967295
 8010fd6:	e7f7      	b.n	8010fc8 <__mcmp+0x28>

08010fd8 <__mdiff>:
 8010fd8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010fdc:	460c      	mov	r4, r1
 8010fde:	4606      	mov	r6, r0
 8010fe0:	4611      	mov	r1, r2
 8010fe2:	4620      	mov	r0, r4
 8010fe4:	4617      	mov	r7, r2
 8010fe6:	f7ff ffdb 	bl	8010fa0 <__mcmp>
 8010fea:	1e05      	subs	r5, r0, #0
 8010fec:	d110      	bne.n	8011010 <__mdiff+0x38>
 8010fee:	4629      	mov	r1, r5
 8010ff0:	4630      	mov	r0, r6
 8010ff2:	f7ff fd0d 	bl	8010a10 <_Balloc>
 8010ff6:	b930      	cbnz	r0, 8011006 <__mdiff+0x2e>
 8010ff8:	4b39      	ldr	r3, [pc, #228]	; (80110e0 <__mdiff+0x108>)
 8010ffa:	4602      	mov	r2, r0
 8010ffc:	f240 2132 	movw	r1, #562	; 0x232
 8011000:	4838      	ldr	r0, [pc, #224]	; (80110e4 <__mdiff+0x10c>)
 8011002:	f000 fc61 	bl	80118c8 <__assert_func>
 8011006:	2301      	movs	r3, #1
 8011008:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801100c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011010:	bfa4      	itt	ge
 8011012:	463b      	movge	r3, r7
 8011014:	4627      	movge	r7, r4
 8011016:	4630      	mov	r0, r6
 8011018:	6879      	ldr	r1, [r7, #4]
 801101a:	bfa6      	itte	ge
 801101c:	461c      	movge	r4, r3
 801101e:	2500      	movge	r5, #0
 8011020:	2501      	movlt	r5, #1
 8011022:	f7ff fcf5 	bl	8010a10 <_Balloc>
 8011026:	b920      	cbnz	r0, 8011032 <__mdiff+0x5a>
 8011028:	4b2d      	ldr	r3, [pc, #180]	; (80110e0 <__mdiff+0x108>)
 801102a:	4602      	mov	r2, r0
 801102c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8011030:	e7e6      	b.n	8011000 <__mdiff+0x28>
 8011032:	693e      	ldr	r6, [r7, #16]
 8011034:	60c5      	str	r5, [r0, #12]
 8011036:	6925      	ldr	r5, [r4, #16]
 8011038:	f107 0114 	add.w	r1, r7, #20
 801103c:	f104 0914 	add.w	r9, r4, #20
 8011040:	f100 0e14 	add.w	lr, r0, #20
 8011044:	f107 0210 	add.w	r2, r7, #16
 8011048:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 801104c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8011050:	46f2      	mov	sl, lr
 8011052:	2700      	movs	r7, #0
 8011054:	f859 3b04 	ldr.w	r3, [r9], #4
 8011058:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801105c:	fa1f f883 	uxth.w	r8, r3
 8011060:	fa17 f78b 	uxtah	r7, r7, fp
 8011064:	0c1b      	lsrs	r3, r3, #16
 8011066:	eba7 0808 	sub.w	r8, r7, r8
 801106a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801106e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8011072:	fa1f f888 	uxth.w	r8, r8
 8011076:	141f      	asrs	r7, r3, #16
 8011078:	454d      	cmp	r5, r9
 801107a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801107e:	f84a 3b04 	str.w	r3, [sl], #4
 8011082:	d8e7      	bhi.n	8011054 <__mdiff+0x7c>
 8011084:	1b2b      	subs	r3, r5, r4
 8011086:	3b15      	subs	r3, #21
 8011088:	f023 0303 	bic.w	r3, r3, #3
 801108c:	3304      	adds	r3, #4
 801108e:	3415      	adds	r4, #21
 8011090:	42a5      	cmp	r5, r4
 8011092:	bf38      	it	cc
 8011094:	2304      	movcc	r3, #4
 8011096:	4419      	add	r1, r3
 8011098:	4473      	add	r3, lr
 801109a:	469e      	mov	lr, r3
 801109c:	460d      	mov	r5, r1
 801109e:	4565      	cmp	r5, ip
 80110a0:	d30e      	bcc.n	80110c0 <__mdiff+0xe8>
 80110a2:	f10c 0203 	add.w	r2, ip, #3
 80110a6:	1a52      	subs	r2, r2, r1
 80110a8:	f022 0203 	bic.w	r2, r2, #3
 80110ac:	3903      	subs	r1, #3
 80110ae:	458c      	cmp	ip, r1
 80110b0:	bf38      	it	cc
 80110b2:	2200      	movcc	r2, #0
 80110b4:	441a      	add	r2, r3
 80110b6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80110ba:	b17b      	cbz	r3, 80110dc <__mdiff+0x104>
 80110bc:	6106      	str	r6, [r0, #16]
 80110be:	e7a5      	b.n	801100c <__mdiff+0x34>
 80110c0:	f855 8b04 	ldr.w	r8, [r5], #4
 80110c4:	fa17 f488 	uxtah	r4, r7, r8
 80110c8:	1422      	asrs	r2, r4, #16
 80110ca:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80110ce:	b2a4      	uxth	r4, r4
 80110d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80110d4:	f84e 4b04 	str.w	r4, [lr], #4
 80110d8:	1417      	asrs	r7, r2, #16
 80110da:	e7e0      	b.n	801109e <__mdiff+0xc6>
 80110dc:	3e01      	subs	r6, #1
 80110de:	e7ea      	b.n	80110b6 <__mdiff+0xde>
 80110e0:	080134a4 	.word	0x080134a4
 80110e4:	08013598 	.word	0x08013598

080110e8 <__ulp>:
 80110e8:	b082      	sub	sp, #8
 80110ea:	ed8d 0b00 	vstr	d0, [sp]
 80110ee:	9b01      	ldr	r3, [sp, #4]
 80110f0:	4912      	ldr	r1, [pc, #72]	; (801113c <__ulp+0x54>)
 80110f2:	4019      	ands	r1, r3
 80110f4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80110f8:	2900      	cmp	r1, #0
 80110fa:	dd05      	ble.n	8011108 <__ulp+0x20>
 80110fc:	2200      	movs	r2, #0
 80110fe:	460b      	mov	r3, r1
 8011100:	ec43 2b10 	vmov	d0, r2, r3
 8011104:	b002      	add	sp, #8
 8011106:	4770      	bx	lr
 8011108:	4249      	negs	r1, r1
 801110a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 801110e:	ea4f 5021 	mov.w	r0, r1, asr #20
 8011112:	f04f 0200 	mov.w	r2, #0
 8011116:	f04f 0300 	mov.w	r3, #0
 801111a:	da04      	bge.n	8011126 <__ulp+0x3e>
 801111c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8011120:	fa41 f300 	asr.w	r3, r1, r0
 8011124:	e7ec      	b.n	8011100 <__ulp+0x18>
 8011126:	f1a0 0114 	sub.w	r1, r0, #20
 801112a:	291e      	cmp	r1, #30
 801112c:	bfda      	itte	le
 801112e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8011132:	fa20 f101 	lsrle.w	r1, r0, r1
 8011136:	2101      	movgt	r1, #1
 8011138:	460a      	mov	r2, r1
 801113a:	e7e1      	b.n	8011100 <__ulp+0x18>
 801113c:	7ff00000 	.word	0x7ff00000

08011140 <__b2d>:
 8011140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011142:	6905      	ldr	r5, [r0, #16]
 8011144:	f100 0714 	add.w	r7, r0, #20
 8011148:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 801114c:	1f2e      	subs	r6, r5, #4
 801114e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8011152:	4620      	mov	r0, r4
 8011154:	f7ff fd52 	bl	8010bfc <__hi0bits>
 8011158:	f1c0 0320 	rsb	r3, r0, #32
 801115c:	280a      	cmp	r0, #10
 801115e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80111dc <__b2d+0x9c>
 8011162:	600b      	str	r3, [r1, #0]
 8011164:	dc14      	bgt.n	8011190 <__b2d+0x50>
 8011166:	f1c0 0e0b 	rsb	lr, r0, #11
 801116a:	fa24 f10e 	lsr.w	r1, r4, lr
 801116e:	42b7      	cmp	r7, r6
 8011170:	ea41 030c 	orr.w	r3, r1, ip
 8011174:	bf34      	ite	cc
 8011176:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801117a:	2100      	movcs	r1, #0
 801117c:	3015      	adds	r0, #21
 801117e:	fa04 f000 	lsl.w	r0, r4, r0
 8011182:	fa21 f10e 	lsr.w	r1, r1, lr
 8011186:	ea40 0201 	orr.w	r2, r0, r1
 801118a:	ec43 2b10 	vmov	d0, r2, r3
 801118e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011190:	42b7      	cmp	r7, r6
 8011192:	bf3a      	itte	cc
 8011194:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8011198:	f1a5 0608 	subcc.w	r6, r5, #8
 801119c:	2100      	movcs	r1, #0
 801119e:	380b      	subs	r0, #11
 80111a0:	d017      	beq.n	80111d2 <__b2d+0x92>
 80111a2:	f1c0 0c20 	rsb	ip, r0, #32
 80111a6:	fa04 f500 	lsl.w	r5, r4, r0
 80111aa:	42be      	cmp	r6, r7
 80111ac:	fa21 f40c 	lsr.w	r4, r1, ip
 80111b0:	ea45 0504 	orr.w	r5, r5, r4
 80111b4:	bf8c      	ite	hi
 80111b6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80111ba:	2400      	movls	r4, #0
 80111bc:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80111c0:	fa01 f000 	lsl.w	r0, r1, r0
 80111c4:	fa24 f40c 	lsr.w	r4, r4, ip
 80111c8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80111cc:	ea40 0204 	orr.w	r2, r0, r4
 80111d0:	e7db      	b.n	801118a <__b2d+0x4a>
 80111d2:	ea44 030c 	orr.w	r3, r4, ip
 80111d6:	460a      	mov	r2, r1
 80111d8:	e7d7      	b.n	801118a <__b2d+0x4a>
 80111da:	bf00      	nop
 80111dc:	3ff00000 	.word	0x3ff00000

080111e0 <__d2b>:
 80111e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80111e4:	4689      	mov	r9, r1
 80111e6:	2101      	movs	r1, #1
 80111e8:	ec57 6b10 	vmov	r6, r7, d0
 80111ec:	4690      	mov	r8, r2
 80111ee:	f7ff fc0f 	bl	8010a10 <_Balloc>
 80111f2:	4604      	mov	r4, r0
 80111f4:	b930      	cbnz	r0, 8011204 <__d2b+0x24>
 80111f6:	4602      	mov	r2, r0
 80111f8:	4b25      	ldr	r3, [pc, #148]	; (8011290 <__d2b+0xb0>)
 80111fa:	4826      	ldr	r0, [pc, #152]	; (8011294 <__d2b+0xb4>)
 80111fc:	f240 310a 	movw	r1, #778	; 0x30a
 8011200:	f000 fb62 	bl	80118c8 <__assert_func>
 8011204:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8011208:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801120c:	bb35      	cbnz	r5, 801125c <__d2b+0x7c>
 801120e:	2e00      	cmp	r6, #0
 8011210:	9301      	str	r3, [sp, #4]
 8011212:	d028      	beq.n	8011266 <__d2b+0x86>
 8011214:	4668      	mov	r0, sp
 8011216:	9600      	str	r6, [sp, #0]
 8011218:	f7ff fd10 	bl	8010c3c <__lo0bits>
 801121c:	9900      	ldr	r1, [sp, #0]
 801121e:	b300      	cbz	r0, 8011262 <__d2b+0x82>
 8011220:	9a01      	ldr	r2, [sp, #4]
 8011222:	f1c0 0320 	rsb	r3, r0, #32
 8011226:	fa02 f303 	lsl.w	r3, r2, r3
 801122a:	430b      	orrs	r3, r1
 801122c:	40c2      	lsrs	r2, r0
 801122e:	6163      	str	r3, [r4, #20]
 8011230:	9201      	str	r2, [sp, #4]
 8011232:	9b01      	ldr	r3, [sp, #4]
 8011234:	61a3      	str	r3, [r4, #24]
 8011236:	2b00      	cmp	r3, #0
 8011238:	bf14      	ite	ne
 801123a:	2202      	movne	r2, #2
 801123c:	2201      	moveq	r2, #1
 801123e:	6122      	str	r2, [r4, #16]
 8011240:	b1d5      	cbz	r5, 8011278 <__d2b+0x98>
 8011242:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8011246:	4405      	add	r5, r0
 8011248:	f8c9 5000 	str.w	r5, [r9]
 801124c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011250:	f8c8 0000 	str.w	r0, [r8]
 8011254:	4620      	mov	r0, r4
 8011256:	b003      	add	sp, #12
 8011258:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801125c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011260:	e7d5      	b.n	801120e <__d2b+0x2e>
 8011262:	6161      	str	r1, [r4, #20]
 8011264:	e7e5      	b.n	8011232 <__d2b+0x52>
 8011266:	a801      	add	r0, sp, #4
 8011268:	f7ff fce8 	bl	8010c3c <__lo0bits>
 801126c:	9b01      	ldr	r3, [sp, #4]
 801126e:	6163      	str	r3, [r4, #20]
 8011270:	2201      	movs	r2, #1
 8011272:	6122      	str	r2, [r4, #16]
 8011274:	3020      	adds	r0, #32
 8011276:	e7e3      	b.n	8011240 <__d2b+0x60>
 8011278:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801127c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8011280:	f8c9 0000 	str.w	r0, [r9]
 8011284:	6918      	ldr	r0, [r3, #16]
 8011286:	f7ff fcb9 	bl	8010bfc <__hi0bits>
 801128a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801128e:	e7df      	b.n	8011250 <__d2b+0x70>
 8011290:	080134a4 	.word	0x080134a4
 8011294:	08013598 	.word	0x08013598

08011298 <__ratio>:
 8011298:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801129c:	4688      	mov	r8, r1
 801129e:	4669      	mov	r1, sp
 80112a0:	4681      	mov	r9, r0
 80112a2:	f7ff ff4d 	bl	8011140 <__b2d>
 80112a6:	a901      	add	r1, sp, #4
 80112a8:	4640      	mov	r0, r8
 80112aa:	ec55 4b10 	vmov	r4, r5, d0
 80112ae:	f7ff ff47 	bl	8011140 <__b2d>
 80112b2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80112b6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80112ba:	eba3 0c02 	sub.w	ip, r3, r2
 80112be:	e9dd 3200 	ldrd	r3, r2, [sp]
 80112c2:	1a9b      	subs	r3, r3, r2
 80112c4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80112c8:	ec51 0b10 	vmov	r0, r1, d0
 80112cc:	2b00      	cmp	r3, #0
 80112ce:	bfd6      	itet	le
 80112d0:	460a      	movle	r2, r1
 80112d2:	462a      	movgt	r2, r5
 80112d4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80112d8:	468b      	mov	fp, r1
 80112da:	462f      	mov	r7, r5
 80112dc:	bfd4      	ite	le
 80112de:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80112e2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80112e6:	4620      	mov	r0, r4
 80112e8:	ee10 2a10 	vmov	r2, s0
 80112ec:	465b      	mov	r3, fp
 80112ee:	4639      	mov	r1, r7
 80112f0:	f7ef fad4 	bl	800089c <__aeabi_ddiv>
 80112f4:	ec41 0b10 	vmov	d0, r0, r1
 80112f8:	b003      	add	sp, #12
 80112fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080112fe <__copybits>:
 80112fe:	3901      	subs	r1, #1
 8011300:	b570      	push	{r4, r5, r6, lr}
 8011302:	1149      	asrs	r1, r1, #5
 8011304:	6914      	ldr	r4, [r2, #16]
 8011306:	3101      	adds	r1, #1
 8011308:	f102 0314 	add.w	r3, r2, #20
 801130c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8011310:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8011314:	1f05      	subs	r5, r0, #4
 8011316:	42a3      	cmp	r3, r4
 8011318:	d30c      	bcc.n	8011334 <__copybits+0x36>
 801131a:	1aa3      	subs	r3, r4, r2
 801131c:	3b11      	subs	r3, #17
 801131e:	f023 0303 	bic.w	r3, r3, #3
 8011322:	3211      	adds	r2, #17
 8011324:	42a2      	cmp	r2, r4
 8011326:	bf88      	it	hi
 8011328:	2300      	movhi	r3, #0
 801132a:	4418      	add	r0, r3
 801132c:	2300      	movs	r3, #0
 801132e:	4288      	cmp	r0, r1
 8011330:	d305      	bcc.n	801133e <__copybits+0x40>
 8011332:	bd70      	pop	{r4, r5, r6, pc}
 8011334:	f853 6b04 	ldr.w	r6, [r3], #4
 8011338:	f845 6f04 	str.w	r6, [r5, #4]!
 801133c:	e7eb      	b.n	8011316 <__copybits+0x18>
 801133e:	f840 3b04 	str.w	r3, [r0], #4
 8011342:	e7f4      	b.n	801132e <__copybits+0x30>

08011344 <__any_on>:
 8011344:	f100 0214 	add.w	r2, r0, #20
 8011348:	6900      	ldr	r0, [r0, #16]
 801134a:	114b      	asrs	r3, r1, #5
 801134c:	4298      	cmp	r0, r3
 801134e:	b510      	push	{r4, lr}
 8011350:	db11      	blt.n	8011376 <__any_on+0x32>
 8011352:	dd0a      	ble.n	801136a <__any_on+0x26>
 8011354:	f011 011f 	ands.w	r1, r1, #31
 8011358:	d007      	beq.n	801136a <__any_on+0x26>
 801135a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801135e:	fa24 f001 	lsr.w	r0, r4, r1
 8011362:	fa00 f101 	lsl.w	r1, r0, r1
 8011366:	428c      	cmp	r4, r1
 8011368:	d10b      	bne.n	8011382 <__any_on+0x3e>
 801136a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801136e:	4293      	cmp	r3, r2
 8011370:	d803      	bhi.n	801137a <__any_on+0x36>
 8011372:	2000      	movs	r0, #0
 8011374:	bd10      	pop	{r4, pc}
 8011376:	4603      	mov	r3, r0
 8011378:	e7f7      	b.n	801136a <__any_on+0x26>
 801137a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801137e:	2900      	cmp	r1, #0
 8011380:	d0f5      	beq.n	801136e <__any_on+0x2a>
 8011382:	2001      	movs	r0, #1
 8011384:	e7f6      	b.n	8011374 <__any_on+0x30>

08011386 <_calloc_r>:
 8011386:	b513      	push	{r0, r1, r4, lr}
 8011388:	434a      	muls	r2, r1
 801138a:	4611      	mov	r1, r2
 801138c:	9201      	str	r2, [sp, #4]
 801138e:	f000 f859 	bl	8011444 <_malloc_r>
 8011392:	4604      	mov	r4, r0
 8011394:	b118      	cbz	r0, 801139e <_calloc_r+0x18>
 8011396:	9a01      	ldr	r2, [sp, #4]
 8011398:	2100      	movs	r1, #0
 801139a:	f7fc fa95 	bl	800d8c8 <memset>
 801139e:	4620      	mov	r0, r4
 80113a0:	b002      	add	sp, #8
 80113a2:	bd10      	pop	{r4, pc}

080113a4 <_free_r>:
 80113a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80113a6:	2900      	cmp	r1, #0
 80113a8:	d048      	beq.n	801143c <_free_r+0x98>
 80113aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80113ae:	9001      	str	r0, [sp, #4]
 80113b0:	2b00      	cmp	r3, #0
 80113b2:	f1a1 0404 	sub.w	r4, r1, #4
 80113b6:	bfb8      	it	lt
 80113b8:	18e4      	addlt	r4, r4, r3
 80113ba:	f000 faf9 	bl	80119b0 <__malloc_lock>
 80113be:	4a20      	ldr	r2, [pc, #128]	; (8011440 <_free_r+0x9c>)
 80113c0:	9801      	ldr	r0, [sp, #4]
 80113c2:	6813      	ldr	r3, [r2, #0]
 80113c4:	4615      	mov	r5, r2
 80113c6:	b933      	cbnz	r3, 80113d6 <_free_r+0x32>
 80113c8:	6063      	str	r3, [r4, #4]
 80113ca:	6014      	str	r4, [r2, #0]
 80113cc:	b003      	add	sp, #12
 80113ce:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80113d2:	f000 baf3 	b.w	80119bc <__malloc_unlock>
 80113d6:	42a3      	cmp	r3, r4
 80113d8:	d90b      	bls.n	80113f2 <_free_r+0x4e>
 80113da:	6821      	ldr	r1, [r4, #0]
 80113dc:	1862      	adds	r2, r4, r1
 80113de:	4293      	cmp	r3, r2
 80113e0:	bf04      	itt	eq
 80113e2:	681a      	ldreq	r2, [r3, #0]
 80113e4:	685b      	ldreq	r3, [r3, #4]
 80113e6:	6063      	str	r3, [r4, #4]
 80113e8:	bf04      	itt	eq
 80113ea:	1852      	addeq	r2, r2, r1
 80113ec:	6022      	streq	r2, [r4, #0]
 80113ee:	602c      	str	r4, [r5, #0]
 80113f0:	e7ec      	b.n	80113cc <_free_r+0x28>
 80113f2:	461a      	mov	r2, r3
 80113f4:	685b      	ldr	r3, [r3, #4]
 80113f6:	b10b      	cbz	r3, 80113fc <_free_r+0x58>
 80113f8:	42a3      	cmp	r3, r4
 80113fa:	d9fa      	bls.n	80113f2 <_free_r+0x4e>
 80113fc:	6811      	ldr	r1, [r2, #0]
 80113fe:	1855      	adds	r5, r2, r1
 8011400:	42a5      	cmp	r5, r4
 8011402:	d10b      	bne.n	801141c <_free_r+0x78>
 8011404:	6824      	ldr	r4, [r4, #0]
 8011406:	4421      	add	r1, r4
 8011408:	1854      	adds	r4, r2, r1
 801140a:	42a3      	cmp	r3, r4
 801140c:	6011      	str	r1, [r2, #0]
 801140e:	d1dd      	bne.n	80113cc <_free_r+0x28>
 8011410:	681c      	ldr	r4, [r3, #0]
 8011412:	685b      	ldr	r3, [r3, #4]
 8011414:	6053      	str	r3, [r2, #4]
 8011416:	4421      	add	r1, r4
 8011418:	6011      	str	r1, [r2, #0]
 801141a:	e7d7      	b.n	80113cc <_free_r+0x28>
 801141c:	d902      	bls.n	8011424 <_free_r+0x80>
 801141e:	230c      	movs	r3, #12
 8011420:	6003      	str	r3, [r0, #0]
 8011422:	e7d3      	b.n	80113cc <_free_r+0x28>
 8011424:	6825      	ldr	r5, [r4, #0]
 8011426:	1961      	adds	r1, r4, r5
 8011428:	428b      	cmp	r3, r1
 801142a:	bf04      	itt	eq
 801142c:	6819      	ldreq	r1, [r3, #0]
 801142e:	685b      	ldreq	r3, [r3, #4]
 8011430:	6063      	str	r3, [r4, #4]
 8011432:	bf04      	itt	eq
 8011434:	1949      	addeq	r1, r1, r5
 8011436:	6021      	streq	r1, [r4, #0]
 8011438:	6054      	str	r4, [r2, #4]
 801143a:	e7c7      	b.n	80113cc <_free_r+0x28>
 801143c:	b003      	add	sp, #12
 801143e:	bd30      	pop	{r4, r5, pc}
 8011440:	20000eb4 	.word	0x20000eb4

08011444 <_malloc_r>:
 8011444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011446:	1ccd      	adds	r5, r1, #3
 8011448:	f025 0503 	bic.w	r5, r5, #3
 801144c:	3508      	adds	r5, #8
 801144e:	2d0c      	cmp	r5, #12
 8011450:	bf38      	it	cc
 8011452:	250c      	movcc	r5, #12
 8011454:	2d00      	cmp	r5, #0
 8011456:	4606      	mov	r6, r0
 8011458:	db01      	blt.n	801145e <_malloc_r+0x1a>
 801145a:	42a9      	cmp	r1, r5
 801145c:	d903      	bls.n	8011466 <_malloc_r+0x22>
 801145e:	230c      	movs	r3, #12
 8011460:	6033      	str	r3, [r6, #0]
 8011462:	2000      	movs	r0, #0
 8011464:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011466:	f000 faa3 	bl	80119b0 <__malloc_lock>
 801146a:	4921      	ldr	r1, [pc, #132]	; (80114f0 <_malloc_r+0xac>)
 801146c:	680a      	ldr	r2, [r1, #0]
 801146e:	4614      	mov	r4, r2
 8011470:	b99c      	cbnz	r4, 801149a <_malloc_r+0x56>
 8011472:	4f20      	ldr	r7, [pc, #128]	; (80114f4 <_malloc_r+0xb0>)
 8011474:	683b      	ldr	r3, [r7, #0]
 8011476:	b923      	cbnz	r3, 8011482 <_malloc_r+0x3e>
 8011478:	4621      	mov	r1, r4
 801147a:	4630      	mov	r0, r6
 801147c:	f000 f9a0 	bl	80117c0 <_sbrk_r>
 8011480:	6038      	str	r0, [r7, #0]
 8011482:	4629      	mov	r1, r5
 8011484:	4630      	mov	r0, r6
 8011486:	f000 f99b 	bl	80117c0 <_sbrk_r>
 801148a:	1c43      	adds	r3, r0, #1
 801148c:	d123      	bne.n	80114d6 <_malloc_r+0x92>
 801148e:	230c      	movs	r3, #12
 8011490:	6033      	str	r3, [r6, #0]
 8011492:	4630      	mov	r0, r6
 8011494:	f000 fa92 	bl	80119bc <__malloc_unlock>
 8011498:	e7e3      	b.n	8011462 <_malloc_r+0x1e>
 801149a:	6823      	ldr	r3, [r4, #0]
 801149c:	1b5b      	subs	r3, r3, r5
 801149e:	d417      	bmi.n	80114d0 <_malloc_r+0x8c>
 80114a0:	2b0b      	cmp	r3, #11
 80114a2:	d903      	bls.n	80114ac <_malloc_r+0x68>
 80114a4:	6023      	str	r3, [r4, #0]
 80114a6:	441c      	add	r4, r3
 80114a8:	6025      	str	r5, [r4, #0]
 80114aa:	e004      	b.n	80114b6 <_malloc_r+0x72>
 80114ac:	6863      	ldr	r3, [r4, #4]
 80114ae:	42a2      	cmp	r2, r4
 80114b0:	bf0c      	ite	eq
 80114b2:	600b      	streq	r3, [r1, #0]
 80114b4:	6053      	strne	r3, [r2, #4]
 80114b6:	4630      	mov	r0, r6
 80114b8:	f000 fa80 	bl	80119bc <__malloc_unlock>
 80114bc:	f104 000b 	add.w	r0, r4, #11
 80114c0:	1d23      	adds	r3, r4, #4
 80114c2:	f020 0007 	bic.w	r0, r0, #7
 80114c6:	1ac2      	subs	r2, r0, r3
 80114c8:	d0cc      	beq.n	8011464 <_malloc_r+0x20>
 80114ca:	1a1b      	subs	r3, r3, r0
 80114cc:	50a3      	str	r3, [r4, r2]
 80114ce:	e7c9      	b.n	8011464 <_malloc_r+0x20>
 80114d0:	4622      	mov	r2, r4
 80114d2:	6864      	ldr	r4, [r4, #4]
 80114d4:	e7cc      	b.n	8011470 <_malloc_r+0x2c>
 80114d6:	1cc4      	adds	r4, r0, #3
 80114d8:	f024 0403 	bic.w	r4, r4, #3
 80114dc:	42a0      	cmp	r0, r4
 80114de:	d0e3      	beq.n	80114a8 <_malloc_r+0x64>
 80114e0:	1a21      	subs	r1, r4, r0
 80114e2:	4630      	mov	r0, r6
 80114e4:	f000 f96c 	bl	80117c0 <_sbrk_r>
 80114e8:	3001      	adds	r0, #1
 80114ea:	d1dd      	bne.n	80114a8 <_malloc_r+0x64>
 80114ec:	e7cf      	b.n	801148e <_malloc_r+0x4a>
 80114ee:	bf00      	nop
 80114f0:	20000eb4 	.word	0x20000eb4
 80114f4:	20000eb8 	.word	0x20000eb8

080114f8 <__sfputc_r>:
 80114f8:	6893      	ldr	r3, [r2, #8]
 80114fa:	3b01      	subs	r3, #1
 80114fc:	2b00      	cmp	r3, #0
 80114fe:	b410      	push	{r4}
 8011500:	6093      	str	r3, [r2, #8]
 8011502:	da08      	bge.n	8011516 <__sfputc_r+0x1e>
 8011504:	6994      	ldr	r4, [r2, #24]
 8011506:	42a3      	cmp	r3, r4
 8011508:	db01      	blt.n	801150e <__sfputc_r+0x16>
 801150a:	290a      	cmp	r1, #10
 801150c:	d103      	bne.n	8011516 <__sfputc_r+0x1e>
 801150e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011512:	f7fd bd99 	b.w	800f048 <__swbuf_r>
 8011516:	6813      	ldr	r3, [r2, #0]
 8011518:	1c58      	adds	r0, r3, #1
 801151a:	6010      	str	r0, [r2, #0]
 801151c:	7019      	strb	r1, [r3, #0]
 801151e:	4608      	mov	r0, r1
 8011520:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011524:	4770      	bx	lr

08011526 <__sfputs_r>:
 8011526:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011528:	4606      	mov	r6, r0
 801152a:	460f      	mov	r7, r1
 801152c:	4614      	mov	r4, r2
 801152e:	18d5      	adds	r5, r2, r3
 8011530:	42ac      	cmp	r4, r5
 8011532:	d101      	bne.n	8011538 <__sfputs_r+0x12>
 8011534:	2000      	movs	r0, #0
 8011536:	e007      	b.n	8011548 <__sfputs_r+0x22>
 8011538:	f814 1b01 	ldrb.w	r1, [r4], #1
 801153c:	463a      	mov	r2, r7
 801153e:	4630      	mov	r0, r6
 8011540:	f7ff ffda 	bl	80114f8 <__sfputc_r>
 8011544:	1c43      	adds	r3, r0, #1
 8011546:	d1f3      	bne.n	8011530 <__sfputs_r+0xa>
 8011548:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801154c <_vfiprintf_r>:
 801154c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011550:	460d      	mov	r5, r1
 8011552:	b09d      	sub	sp, #116	; 0x74
 8011554:	4614      	mov	r4, r2
 8011556:	4698      	mov	r8, r3
 8011558:	4606      	mov	r6, r0
 801155a:	b118      	cbz	r0, 8011564 <_vfiprintf_r+0x18>
 801155c:	6983      	ldr	r3, [r0, #24]
 801155e:	b90b      	cbnz	r3, 8011564 <_vfiprintf_r+0x18>
 8011560:	f7fe fdc4 	bl	80100ec <__sinit>
 8011564:	4b89      	ldr	r3, [pc, #548]	; (801178c <_vfiprintf_r+0x240>)
 8011566:	429d      	cmp	r5, r3
 8011568:	d11b      	bne.n	80115a2 <_vfiprintf_r+0x56>
 801156a:	6875      	ldr	r5, [r6, #4]
 801156c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801156e:	07d9      	lsls	r1, r3, #31
 8011570:	d405      	bmi.n	801157e <_vfiprintf_r+0x32>
 8011572:	89ab      	ldrh	r3, [r5, #12]
 8011574:	059a      	lsls	r2, r3, #22
 8011576:	d402      	bmi.n	801157e <_vfiprintf_r+0x32>
 8011578:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801157a:	f7ff f9c8 	bl	801090e <__retarget_lock_acquire_recursive>
 801157e:	89ab      	ldrh	r3, [r5, #12]
 8011580:	071b      	lsls	r3, r3, #28
 8011582:	d501      	bpl.n	8011588 <_vfiprintf_r+0x3c>
 8011584:	692b      	ldr	r3, [r5, #16]
 8011586:	b9eb      	cbnz	r3, 80115c4 <_vfiprintf_r+0x78>
 8011588:	4629      	mov	r1, r5
 801158a:	4630      	mov	r0, r6
 801158c:	f7fd fdae 	bl	800f0ec <__swsetup_r>
 8011590:	b1c0      	cbz	r0, 80115c4 <_vfiprintf_r+0x78>
 8011592:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011594:	07dc      	lsls	r4, r3, #31
 8011596:	d50e      	bpl.n	80115b6 <_vfiprintf_r+0x6a>
 8011598:	f04f 30ff 	mov.w	r0, #4294967295
 801159c:	b01d      	add	sp, #116	; 0x74
 801159e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80115a2:	4b7b      	ldr	r3, [pc, #492]	; (8011790 <_vfiprintf_r+0x244>)
 80115a4:	429d      	cmp	r5, r3
 80115a6:	d101      	bne.n	80115ac <_vfiprintf_r+0x60>
 80115a8:	68b5      	ldr	r5, [r6, #8]
 80115aa:	e7df      	b.n	801156c <_vfiprintf_r+0x20>
 80115ac:	4b79      	ldr	r3, [pc, #484]	; (8011794 <_vfiprintf_r+0x248>)
 80115ae:	429d      	cmp	r5, r3
 80115b0:	bf08      	it	eq
 80115b2:	68f5      	ldreq	r5, [r6, #12]
 80115b4:	e7da      	b.n	801156c <_vfiprintf_r+0x20>
 80115b6:	89ab      	ldrh	r3, [r5, #12]
 80115b8:	0598      	lsls	r0, r3, #22
 80115ba:	d4ed      	bmi.n	8011598 <_vfiprintf_r+0x4c>
 80115bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80115be:	f7ff f9a7 	bl	8010910 <__retarget_lock_release_recursive>
 80115c2:	e7e9      	b.n	8011598 <_vfiprintf_r+0x4c>
 80115c4:	2300      	movs	r3, #0
 80115c6:	9309      	str	r3, [sp, #36]	; 0x24
 80115c8:	2320      	movs	r3, #32
 80115ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80115ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80115d2:	2330      	movs	r3, #48	; 0x30
 80115d4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8011798 <_vfiprintf_r+0x24c>
 80115d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80115dc:	f04f 0901 	mov.w	r9, #1
 80115e0:	4623      	mov	r3, r4
 80115e2:	469a      	mov	sl, r3
 80115e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80115e8:	b10a      	cbz	r2, 80115ee <_vfiprintf_r+0xa2>
 80115ea:	2a25      	cmp	r2, #37	; 0x25
 80115ec:	d1f9      	bne.n	80115e2 <_vfiprintf_r+0x96>
 80115ee:	ebba 0b04 	subs.w	fp, sl, r4
 80115f2:	d00b      	beq.n	801160c <_vfiprintf_r+0xc0>
 80115f4:	465b      	mov	r3, fp
 80115f6:	4622      	mov	r2, r4
 80115f8:	4629      	mov	r1, r5
 80115fa:	4630      	mov	r0, r6
 80115fc:	f7ff ff93 	bl	8011526 <__sfputs_r>
 8011600:	3001      	adds	r0, #1
 8011602:	f000 80aa 	beq.w	801175a <_vfiprintf_r+0x20e>
 8011606:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011608:	445a      	add	r2, fp
 801160a:	9209      	str	r2, [sp, #36]	; 0x24
 801160c:	f89a 3000 	ldrb.w	r3, [sl]
 8011610:	2b00      	cmp	r3, #0
 8011612:	f000 80a2 	beq.w	801175a <_vfiprintf_r+0x20e>
 8011616:	2300      	movs	r3, #0
 8011618:	f04f 32ff 	mov.w	r2, #4294967295
 801161c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011620:	f10a 0a01 	add.w	sl, sl, #1
 8011624:	9304      	str	r3, [sp, #16]
 8011626:	9307      	str	r3, [sp, #28]
 8011628:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801162c:	931a      	str	r3, [sp, #104]	; 0x68
 801162e:	4654      	mov	r4, sl
 8011630:	2205      	movs	r2, #5
 8011632:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011636:	4858      	ldr	r0, [pc, #352]	; (8011798 <_vfiprintf_r+0x24c>)
 8011638:	f7ee fdfa 	bl	8000230 <memchr>
 801163c:	9a04      	ldr	r2, [sp, #16]
 801163e:	b9d8      	cbnz	r0, 8011678 <_vfiprintf_r+0x12c>
 8011640:	06d1      	lsls	r1, r2, #27
 8011642:	bf44      	itt	mi
 8011644:	2320      	movmi	r3, #32
 8011646:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801164a:	0713      	lsls	r3, r2, #28
 801164c:	bf44      	itt	mi
 801164e:	232b      	movmi	r3, #43	; 0x2b
 8011650:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011654:	f89a 3000 	ldrb.w	r3, [sl]
 8011658:	2b2a      	cmp	r3, #42	; 0x2a
 801165a:	d015      	beq.n	8011688 <_vfiprintf_r+0x13c>
 801165c:	9a07      	ldr	r2, [sp, #28]
 801165e:	4654      	mov	r4, sl
 8011660:	2000      	movs	r0, #0
 8011662:	f04f 0c0a 	mov.w	ip, #10
 8011666:	4621      	mov	r1, r4
 8011668:	f811 3b01 	ldrb.w	r3, [r1], #1
 801166c:	3b30      	subs	r3, #48	; 0x30
 801166e:	2b09      	cmp	r3, #9
 8011670:	d94e      	bls.n	8011710 <_vfiprintf_r+0x1c4>
 8011672:	b1b0      	cbz	r0, 80116a2 <_vfiprintf_r+0x156>
 8011674:	9207      	str	r2, [sp, #28]
 8011676:	e014      	b.n	80116a2 <_vfiprintf_r+0x156>
 8011678:	eba0 0308 	sub.w	r3, r0, r8
 801167c:	fa09 f303 	lsl.w	r3, r9, r3
 8011680:	4313      	orrs	r3, r2
 8011682:	9304      	str	r3, [sp, #16]
 8011684:	46a2      	mov	sl, r4
 8011686:	e7d2      	b.n	801162e <_vfiprintf_r+0xe2>
 8011688:	9b03      	ldr	r3, [sp, #12]
 801168a:	1d19      	adds	r1, r3, #4
 801168c:	681b      	ldr	r3, [r3, #0]
 801168e:	9103      	str	r1, [sp, #12]
 8011690:	2b00      	cmp	r3, #0
 8011692:	bfbb      	ittet	lt
 8011694:	425b      	neglt	r3, r3
 8011696:	f042 0202 	orrlt.w	r2, r2, #2
 801169a:	9307      	strge	r3, [sp, #28]
 801169c:	9307      	strlt	r3, [sp, #28]
 801169e:	bfb8      	it	lt
 80116a0:	9204      	strlt	r2, [sp, #16]
 80116a2:	7823      	ldrb	r3, [r4, #0]
 80116a4:	2b2e      	cmp	r3, #46	; 0x2e
 80116a6:	d10c      	bne.n	80116c2 <_vfiprintf_r+0x176>
 80116a8:	7863      	ldrb	r3, [r4, #1]
 80116aa:	2b2a      	cmp	r3, #42	; 0x2a
 80116ac:	d135      	bne.n	801171a <_vfiprintf_r+0x1ce>
 80116ae:	9b03      	ldr	r3, [sp, #12]
 80116b0:	1d1a      	adds	r2, r3, #4
 80116b2:	681b      	ldr	r3, [r3, #0]
 80116b4:	9203      	str	r2, [sp, #12]
 80116b6:	2b00      	cmp	r3, #0
 80116b8:	bfb8      	it	lt
 80116ba:	f04f 33ff 	movlt.w	r3, #4294967295
 80116be:	3402      	adds	r4, #2
 80116c0:	9305      	str	r3, [sp, #20]
 80116c2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80117a8 <_vfiprintf_r+0x25c>
 80116c6:	7821      	ldrb	r1, [r4, #0]
 80116c8:	2203      	movs	r2, #3
 80116ca:	4650      	mov	r0, sl
 80116cc:	f7ee fdb0 	bl	8000230 <memchr>
 80116d0:	b140      	cbz	r0, 80116e4 <_vfiprintf_r+0x198>
 80116d2:	2340      	movs	r3, #64	; 0x40
 80116d4:	eba0 000a 	sub.w	r0, r0, sl
 80116d8:	fa03 f000 	lsl.w	r0, r3, r0
 80116dc:	9b04      	ldr	r3, [sp, #16]
 80116de:	4303      	orrs	r3, r0
 80116e0:	3401      	adds	r4, #1
 80116e2:	9304      	str	r3, [sp, #16]
 80116e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80116e8:	482c      	ldr	r0, [pc, #176]	; (801179c <_vfiprintf_r+0x250>)
 80116ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80116ee:	2206      	movs	r2, #6
 80116f0:	f7ee fd9e 	bl	8000230 <memchr>
 80116f4:	2800      	cmp	r0, #0
 80116f6:	d03f      	beq.n	8011778 <_vfiprintf_r+0x22c>
 80116f8:	4b29      	ldr	r3, [pc, #164]	; (80117a0 <_vfiprintf_r+0x254>)
 80116fa:	bb1b      	cbnz	r3, 8011744 <_vfiprintf_r+0x1f8>
 80116fc:	9b03      	ldr	r3, [sp, #12]
 80116fe:	3307      	adds	r3, #7
 8011700:	f023 0307 	bic.w	r3, r3, #7
 8011704:	3308      	adds	r3, #8
 8011706:	9303      	str	r3, [sp, #12]
 8011708:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801170a:	443b      	add	r3, r7
 801170c:	9309      	str	r3, [sp, #36]	; 0x24
 801170e:	e767      	b.n	80115e0 <_vfiprintf_r+0x94>
 8011710:	fb0c 3202 	mla	r2, ip, r2, r3
 8011714:	460c      	mov	r4, r1
 8011716:	2001      	movs	r0, #1
 8011718:	e7a5      	b.n	8011666 <_vfiprintf_r+0x11a>
 801171a:	2300      	movs	r3, #0
 801171c:	3401      	adds	r4, #1
 801171e:	9305      	str	r3, [sp, #20]
 8011720:	4619      	mov	r1, r3
 8011722:	f04f 0c0a 	mov.w	ip, #10
 8011726:	4620      	mov	r0, r4
 8011728:	f810 2b01 	ldrb.w	r2, [r0], #1
 801172c:	3a30      	subs	r2, #48	; 0x30
 801172e:	2a09      	cmp	r2, #9
 8011730:	d903      	bls.n	801173a <_vfiprintf_r+0x1ee>
 8011732:	2b00      	cmp	r3, #0
 8011734:	d0c5      	beq.n	80116c2 <_vfiprintf_r+0x176>
 8011736:	9105      	str	r1, [sp, #20]
 8011738:	e7c3      	b.n	80116c2 <_vfiprintf_r+0x176>
 801173a:	fb0c 2101 	mla	r1, ip, r1, r2
 801173e:	4604      	mov	r4, r0
 8011740:	2301      	movs	r3, #1
 8011742:	e7f0      	b.n	8011726 <_vfiprintf_r+0x1da>
 8011744:	ab03      	add	r3, sp, #12
 8011746:	9300      	str	r3, [sp, #0]
 8011748:	462a      	mov	r2, r5
 801174a:	4b16      	ldr	r3, [pc, #88]	; (80117a4 <_vfiprintf_r+0x258>)
 801174c:	a904      	add	r1, sp, #16
 801174e:	4630      	mov	r0, r6
 8011750:	f7fc f962 	bl	800da18 <_printf_float>
 8011754:	4607      	mov	r7, r0
 8011756:	1c78      	adds	r0, r7, #1
 8011758:	d1d6      	bne.n	8011708 <_vfiprintf_r+0x1bc>
 801175a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801175c:	07d9      	lsls	r1, r3, #31
 801175e:	d405      	bmi.n	801176c <_vfiprintf_r+0x220>
 8011760:	89ab      	ldrh	r3, [r5, #12]
 8011762:	059a      	lsls	r2, r3, #22
 8011764:	d402      	bmi.n	801176c <_vfiprintf_r+0x220>
 8011766:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011768:	f7ff f8d2 	bl	8010910 <__retarget_lock_release_recursive>
 801176c:	89ab      	ldrh	r3, [r5, #12]
 801176e:	065b      	lsls	r3, r3, #25
 8011770:	f53f af12 	bmi.w	8011598 <_vfiprintf_r+0x4c>
 8011774:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011776:	e711      	b.n	801159c <_vfiprintf_r+0x50>
 8011778:	ab03      	add	r3, sp, #12
 801177a:	9300      	str	r3, [sp, #0]
 801177c:	462a      	mov	r2, r5
 801177e:	4b09      	ldr	r3, [pc, #36]	; (80117a4 <_vfiprintf_r+0x258>)
 8011780:	a904      	add	r1, sp, #16
 8011782:	4630      	mov	r0, r6
 8011784:	f7fc fbec 	bl	800df60 <_printf_i>
 8011788:	e7e4      	b.n	8011754 <_vfiprintf_r+0x208>
 801178a:	bf00      	nop
 801178c:	080134d8 	.word	0x080134d8
 8011790:	080134f8 	.word	0x080134f8
 8011794:	080134b8 	.word	0x080134b8
 8011798:	080136f4 	.word	0x080136f4
 801179c:	080136fe 	.word	0x080136fe
 80117a0:	0800da19 	.word	0x0800da19
 80117a4:	08011527 	.word	0x08011527
 80117a8:	080136fa 	.word	0x080136fa
 80117ac:	00000000 	.word	0x00000000

080117b0 <nan>:
 80117b0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80117b8 <nan+0x8>
 80117b4:	4770      	bx	lr
 80117b6:	bf00      	nop
 80117b8:	00000000 	.word	0x00000000
 80117bc:	7ff80000 	.word	0x7ff80000

080117c0 <_sbrk_r>:
 80117c0:	b538      	push	{r3, r4, r5, lr}
 80117c2:	4d06      	ldr	r5, [pc, #24]	; (80117dc <_sbrk_r+0x1c>)
 80117c4:	2300      	movs	r3, #0
 80117c6:	4604      	mov	r4, r0
 80117c8:	4608      	mov	r0, r1
 80117ca:	602b      	str	r3, [r5, #0]
 80117cc:	f7f4 f92e 	bl	8005a2c <_sbrk>
 80117d0:	1c43      	adds	r3, r0, #1
 80117d2:	d102      	bne.n	80117da <_sbrk_r+0x1a>
 80117d4:	682b      	ldr	r3, [r5, #0]
 80117d6:	b103      	cbz	r3, 80117da <_sbrk_r+0x1a>
 80117d8:	6023      	str	r3, [r4, #0]
 80117da:	bd38      	pop	{r3, r4, r5, pc}
 80117dc:	2000a21c 	.word	0x2000a21c

080117e0 <__sread>:
 80117e0:	b510      	push	{r4, lr}
 80117e2:	460c      	mov	r4, r1
 80117e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80117e8:	f000 f8ee 	bl	80119c8 <_read_r>
 80117ec:	2800      	cmp	r0, #0
 80117ee:	bfab      	itete	ge
 80117f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80117f2:	89a3      	ldrhlt	r3, [r4, #12]
 80117f4:	181b      	addge	r3, r3, r0
 80117f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80117fa:	bfac      	ite	ge
 80117fc:	6563      	strge	r3, [r4, #84]	; 0x54
 80117fe:	81a3      	strhlt	r3, [r4, #12]
 8011800:	bd10      	pop	{r4, pc}

08011802 <__swrite>:
 8011802:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011806:	461f      	mov	r7, r3
 8011808:	898b      	ldrh	r3, [r1, #12]
 801180a:	05db      	lsls	r3, r3, #23
 801180c:	4605      	mov	r5, r0
 801180e:	460c      	mov	r4, r1
 8011810:	4616      	mov	r6, r2
 8011812:	d505      	bpl.n	8011820 <__swrite+0x1e>
 8011814:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011818:	2302      	movs	r3, #2
 801181a:	2200      	movs	r2, #0
 801181c:	f000 f8b6 	bl	801198c <_lseek_r>
 8011820:	89a3      	ldrh	r3, [r4, #12]
 8011822:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011826:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801182a:	81a3      	strh	r3, [r4, #12]
 801182c:	4632      	mov	r2, r6
 801182e:	463b      	mov	r3, r7
 8011830:	4628      	mov	r0, r5
 8011832:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011836:	f000 b835 	b.w	80118a4 <_write_r>

0801183a <__sseek>:
 801183a:	b510      	push	{r4, lr}
 801183c:	460c      	mov	r4, r1
 801183e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011842:	f000 f8a3 	bl	801198c <_lseek_r>
 8011846:	1c43      	adds	r3, r0, #1
 8011848:	89a3      	ldrh	r3, [r4, #12]
 801184a:	bf15      	itete	ne
 801184c:	6560      	strne	r0, [r4, #84]	; 0x54
 801184e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8011852:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011856:	81a3      	strheq	r3, [r4, #12]
 8011858:	bf18      	it	ne
 801185a:	81a3      	strhne	r3, [r4, #12]
 801185c:	bd10      	pop	{r4, pc}

0801185e <__sclose>:
 801185e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011862:	f000 b84f 	b.w	8011904 <_close_r>

08011866 <strncmp>:
 8011866:	b510      	push	{r4, lr}
 8011868:	b16a      	cbz	r2, 8011886 <strncmp+0x20>
 801186a:	3901      	subs	r1, #1
 801186c:	1884      	adds	r4, r0, r2
 801186e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8011872:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8011876:	4293      	cmp	r3, r2
 8011878:	d103      	bne.n	8011882 <strncmp+0x1c>
 801187a:	42a0      	cmp	r0, r4
 801187c:	d001      	beq.n	8011882 <strncmp+0x1c>
 801187e:	2b00      	cmp	r3, #0
 8011880:	d1f5      	bne.n	801186e <strncmp+0x8>
 8011882:	1a98      	subs	r0, r3, r2
 8011884:	bd10      	pop	{r4, pc}
 8011886:	4610      	mov	r0, r2
 8011888:	e7fc      	b.n	8011884 <strncmp+0x1e>

0801188a <__ascii_wctomb>:
 801188a:	b149      	cbz	r1, 80118a0 <__ascii_wctomb+0x16>
 801188c:	2aff      	cmp	r2, #255	; 0xff
 801188e:	bf85      	ittet	hi
 8011890:	238a      	movhi	r3, #138	; 0x8a
 8011892:	6003      	strhi	r3, [r0, #0]
 8011894:	700a      	strbls	r2, [r1, #0]
 8011896:	f04f 30ff 	movhi.w	r0, #4294967295
 801189a:	bf98      	it	ls
 801189c:	2001      	movls	r0, #1
 801189e:	4770      	bx	lr
 80118a0:	4608      	mov	r0, r1
 80118a2:	4770      	bx	lr

080118a4 <_write_r>:
 80118a4:	b538      	push	{r3, r4, r5, lr}
 80118a6:	4d07      	ldr	r5, [pc, #28]	; (80118c4 <_write_r+0x20>)
 80118a8:	4604      	mov	r4, r0
 80118aa:	4608      	mov	r0, r1
 80118ac:	4611      	mov	r1, r2
 80118ae:	2200      	movs	r2, #0
 80118b0:	602a      	str	r2, [r5, #0]
 80118b2:	461a      	mov	r2, r3
 80118b4:	f7f4 f869 	bl	800598a <_write>
 80118b8:	1c43      	adds	r3, r0, #1
 80118ba:	d102      	bne.n	80118c2 <_write_r+0x1e>
 80118bc:	682b      	ldr	r3, [r5, #0]
 80118be:	b103      	cbz	r3, 80118c2 <_write_r+0x1e>
 80118c0:	6023      	str	r3, [r4, #0]
 80118c2:	bd38      	pop	{r3, r4, r5, pc}
 80118c4:	2000a21c 	.word	0x2000a21c

080118c8 <__assert_func>:
 80118c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80118ca:	4614      	mov	r4, r2
 80118cc:	461a      	mov	r2, r3
 80118ce:	4b09      	ldr	r3, [pc, #36]	; (80118f4 <__assert_func+0x2c>)
 80118d0:	681b      	ldr	r3, [r3, #0]
 80118d2:	4605      	mov	r5, r0
 80118d4:	68d8      	ldr	r0, [r3, #12]
 80118d6:	b14c      	cbz	r4, 80118ec <__assert_func+0x24>
 80118d8:	4b07      	ldr	r3, [pc, #28]	; (80118f8 <__assert_func+0x30>)
 80118da:	9100      	str	r1, [sp, #0]
 80118dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80118e0:	4906      	ldr	r1, [pc, #24]	; (80118fc <__assert_func+0x34>)
 80118e2:	462b      	mov	r3, r5
 80118e4:	f000 f81e 	bl	8011924 <fiprintf>
 80118e8:	f000 f880 	bl	80119ec <abort>
 80118ec:	4b04      	ldr	r3, [pc, #16]	; (8011900 <__assert_func+0x38>)
 80118ee:	461c      	mov	r4, r3
 80118f0:	e7f3      	b.n	80118da <__assert_func+0x12>
 80118f2:	bf00      	nop
 80118f4:	2000002c 	.word	0x2000002c
 80118f8:	08013705 	.word	0x08013705
 80118fc:	08013712 	.word	0x08013712
 8011900:	08013740 	.word	0x08013740

08011904 <_close_r>:
 8011904:	b538      	push	{r3, r4, r5, lr}
 8011906:	4d06      	ldr	r5, [pc, #24]	; (8011920 <_close_r+0x1c>)
 8011908:	2300      	movs	r3, #0
 801190a:	4604      	mov	r4, r0
 801190c:	4608      	mov	r0, r1
 801190e:	602b      	str	r3, [r5, #0]
 8011910:	f7f4 f857 	bl	80059c2 <_close>
 8011914:	1c43      	adds	r3, r0, #1
 8011916:	d102      	bne.n	801191e <_close_r+0x1a>
 8011918:	682b      	ldr	r3, [r5, #0]
 801191a:	b103      	cbz	r3, 801191e <_close_r+0x1a>
 801191c:	6023      	str	r3, [r4, #0]
 801191e:	bd38      	pop	{r3, r4, r5, pc}
 8011920:	2000a21c 	.word	0x2000a21c

08011924 <fiprintf>:
 8011924:	b40e      	push	{r1, r2, r3}
 8011926:	b503      	push	{r0, r1, lr}
 8011928:	4601      	mov	r1, r0
 801192a:	ab03      	add	r3, sp, #12
 801192c:	4805      	ldr	r0, [pc, #20]	; (8011944 <fiprintf+0x20>)
 801192e:	f853 2b04 	ldr.w	r2, [r3], #4
 8011932:	6800      	ldr	r0, [r0, #0]
 8011934:	9301      	str	r3, [sp, #4]
 8011936:	f7ff fe09 	bl	801154c <_vfiprintf_r>
 801193a:	b002      	add	sp, #8
 801193c:	f85d eb04 	ldr.w	lr, [sp], #4
 8011940:	b003      	add	sp, #12
 8011942:	4770      	bx	lr
 8011944:	2000002c 	.word	0x2000002c

08011948 <_fstat_r>:
 8011948:	b538      	push	{r3, r4, r5, lr}
 801194a:	4d07      	ldr	r5, [pc, #28]	; (8011968 <_fstat_r+0x20>)
 801194c:	2300      	movs	r3, #0
 801194e:	4604      	mov	r4, r0
 8011950:	4608      	mov	r0, r1
 8011952:	4611      	mov	r1, r2
 8011954:	602b      	str	r3, [r5, #0]
 8011956:	f7f4 f840 	bl	80059da <_fstat>
 801195a:	1c43      	adds	r3, r0, #1
 801195c:	d102      	bne.n	8011964 <_fstat_r+0x1c>
 801195e:	682b      	ldr	r3, [r5, #0]
 8011960:	b103      	cbz	r3, 8011964 <_fstat_r+0x1c>
 8011962:	6023      	str	r3, [r4, #0]
 8011964:	bd38      	pop	{r3, r4, r5, pc}
 8011966:	bf00      	nop
 8011968:	2000a21c 	.word	0x2000a21c

0801196c <_isatty_r>:
 801196c:	b538      	push	{r3, r4, r5, lr}
 801196e:	4d06      	ldr	r5, [pc, #24]	; (8011988 <_isatty_r+0x1c>)
 8011970:	2300      	movs	r3, #0
 8011972:	4604      	mov	r4, r0
 8011974:	4608      	mov	r0, r1
 8011976:	602b      	str	r3, [r5, #0]
 8011978:	f7f4 f83f 	bl	80059fa <_isatty>
 801197c:	1c43      	adds	r3, r0, #1
 801197e:	d102      	bne.n	8011986 <_isatty_r+0x1a>
 8011980:	682b      	ldr	r3, [r5, #0]
 8011982:	b103      	cbz	r3, 8011986 <_isatty_r+0x1a>
 8011984:	6023      	str	r3, [r4, #0]
 8011986:	bd38      	pop	{r3, r4, r5, pc}
 8011988:	2000a21c 	.word	0x2000a21c

0801198c <_lseek_r>:
 801198c:	b538      	push	{r3, r4, r5, lr}
 801198e:	4d07      	ldr	r5, [pc, #28]	; (80119ac <_lseek_r+0x20>)
 8011990:	4604      	mov	r4, r0
 8011992:	4608      	mov	r0, r1
 8011994:	4611      	mov	r1, r2
 8011996:	2200      	movs	r2, #0
 8011998:	602a      	str	r2, [r5, #0]
 801199a:	461a      	mov	r2, r3
 801199c:	f7f4 f838 	bl	8005a10 <_lseek>
 80119a0:	1c43      	adds	r3, r0, #1
 80119a2:	d102      	bne.n	80119aa <_lseek_r+0x1e>
 80119a4:	682b      	ldr	r3, [r5, #0]
 80119a6:	b103      	cbz	r3, 80119aa <_lseek_r+0x1e>
 80119a8:	6023      	str	r3, [r4, #0]
 80119aa:	bd38      	pop	{r3, r4, r5, pc}
 80119ac:	2000a21c 	.word	0x2000a21c

080119b0 <__malloc_lock>:
 80119b0:	4801      	ldr	r0, [pc, #4]	; (80119b8 <__malloc_lock+0x8>)
 80119b2:	f7fe bfac 	b.w	801090e <__retarget_lock_acquire_recursive>
 80119b6:	bf00      	nop
 80119b8:	2000a214 	.word	0x2000a214

080119bc <__malloc_unlock>:
 80119bc:	4801      	ldr	r0, [pc, #4]	; (80119c4 <__malloc_unlock+0x8>)
 80119be:	f7fe bfa7 	b.w	8010910 <__retarget_lock_release_recursive>
 80119c2:	bf00      	nop
 80119c4:	2000a214 	.word	0x2000a214

080119c8 <_read_r>:
 80119c8:	b538      	push	{r3, r4, r5, lr}
 80119ca:	4d07      	ldr	r5, [pc, #28]	; (80119e8 <_read_r+0x20>)
 80119cc:	4604      	mov	r4, r0
 80119ce:	4608      	mov	r0, r1
 80119d0:	4611      	mov	r1, r2
 80119d2:	2200      	movs	r2, #0
 80119d4:	602a      	str	r2, [r5, #0]
 80119d6:	461a      	mov	r2, r3
 80119d8:	f7f3 ffba 	bl	8005950 <_read>
 80119dc:	1c43      	adds	r3, r0, #1
 80119de:	d102      	bne.n	80119e6 <_read_r+0x1e>
 80119e0:	682b      	ldr	r3, [r5, #0]
 80119e2:	b103      	cbz	r3, 80119e6 <_read_r+0x1e>
 80119e4:	6023      	str	r3, [r4, #0]
 80119e6:	bd38      	pop	{r3, r4, r5, pc}
 80119e8:	2000a21c 	.word	0x2000a21c

080119ec <abort>:
 80119ec:	b508      	push	{r3, lr}
 80119ee:	2006      	movs	r0, #6
 80119f0:	f000 f82c 	bl	8011a4c <raise>
 80119f4:	2001      	movs	r0, #1
 80119f6:	f7f3 ffa1 	bl	800593c <_exit>

080119fa <_raise_r>:
 80119fa:	291f      	cmp	r1, #31
 80119fc:	b538      	push	{r3, r4, r5, lr}
 80119fe:	4604      	mov	r4, r0
 8011a00:	460d      	mov	r5, r1
 8011a02:	d904      	bls.n	8011a0e <_raise_r+0x14>
 8011a04:	2316      	movs	r3, #22
 8011a06:	6003      	str	r3, [r0, #0]
 8011a08:	f04f 30ff 	mov.w	r0, #4294967295
 8011a0c:	bd38      	pop	{r3, r4, r5, pc}
 8011a0e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8011a10:	b112      	cbz	r2, 8011a18 <_raise_r+0x1e>
 8011a12:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011a16:	b94b      	cbnz	r3, 8011a2c <_raise_r+0x32>
 8011a18:	4620      	mov	r0, r4
 8011a1a:	f000 f831 	bl	8011a80 <_getpid_r>
 8011a1e:	462a      	mov	r2, r5
 8011a20:	4601      	mov	r1, r0
 8011a22:	4620      	mov	r0, r4
 8011a24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011a28:	f000 b818 	b.w	8011a5c <_kill_r>
 8011a2c:	2b01      	cmp	r3, #1
 8011a2e:	d00a      	beq.n	8011a46 <_raise_r+0x4c>
 8011a30:	1c59      	adds	r1, r3, #1
 8011a32:	d103      	bne.n	8011a3c <_raise_r+0x42>
 8011a34:	2316      	movs	r3, #22
 8011a36:	6003      	str	r3, [r0, #0]
 8011a38:	2001      	movs	r0, #1
 8011a3a:	e7e7      	b.n	8011a0c <_raise_r+0x12>
 8011a3c:	2400      	movs	r4, #0
 8011a3e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8011a42:	4628      	mov	r0, r5
 8011a44:	4798      	blx	r3
 8011a46:	2000      	movs	r0, #0
 8011a48:	e7e0      	b.n	8011a0c <_raise_r+0x12>
	...

08011a4c <raise>:
 8011a4c:	4b02      	ldr	r3, [pc, #8]	; (8011a58 <raise+0xc>)
 8011a4e:	4601      	mov	r1, r0
 8011a50:	6818      	ldr	r0, [r3, #0]
 8011a52:	f7ff bfd2 	b.w	80119fa <_raise_r>
 8011a56:	bf00      	nop
 8011a58:	2000002c 	.word	0x2000002c

08011a5c <_kill_r>:
 8011a5c:	b538      	push	{r3, r4, r5, lr}
 8011a5e:	4d07      	ldr	r5, [pc, #28]	; (8011a7c <_kill_r+0x20>)
 8011a60:	2300      	movs	r3, #0
 8011a62:	4604      	mov	r4, r0
 8011a64:	4608      	mov	r0, r1
 8011a66:	4611      	mov	r1, r2
 8011a68:	602b      	str	r3, [r5, #0]
 8011a6a:	f7f3 ff57 	bl	800591c <_kill>
 8011a6e:	1c43      	adds	r3, r0, #1
 8011a70:	d102      	bne.n	8011a78 <_kill_r+0x1c>
 8011a72:	682b      	ldr	r3, [r5, #0]
 8011a74:	b103      	cbz	r3, 8011a78 <_kill_r+0x1c>
 8011a76:	6023      	str	r3, [r4, #0]
 8011a78:	bd38      	pop	{r3, r4, r5, pc}
 8011a7a:	bf00      	nop
 8011a7c:	2000a21c 	.word	0x2000a21c

08011a80 <_getpid_r>:
 8011a80:	f7f3 bf44 	b.w	800590c <_getpid>

08011a84 <round>:
 8011a84:	ec51 0b10 	vmov	r0, r1, d0
 8011a88:	b570      	push	{r4, r5, r6, lr}
 8011a8a:	f3c1 550a 	ubfx	r5, r1, #20, #11
 8011a8e:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 8011a92:	2c13      	cmp	r4, #19
 8011a94:	ee10 2a10 	vmov	r2, s0
 8011a98:	460b      	mov	r3, r1
 8011a9a:	dc19      	bgt.n	8011ad0 <round+0x4c>
 8011a9c:	2c00      	cmp	r4, #0
 8011a9e:	da09      	bge.n	8011ab4 <round+0x30>
 8011aa0:	3401      	adds	r4, #1
 8011aa2:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8011aa6:	d103      	bne.n	8011ab0 <round+0x2c>
 8011aa8:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8011aac:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8011ab0:	2100      	movs	r1, #0
 8011ab2:	e028      	b.n	8011b06 <round+0x82>
 8011ab4:	4d15      	ldr	r5, [pc, #84]	; (8011b0c <round+0x88>)
 8011ab6:	4125      	asrs	r5, r4
 8011ab8:	ea01 0605 	and.w	r6, r1, r5
 8011abc:	4332      	orrs	r2, r6
 8011abe:	d00e      	beq.n	8011ade <round+0x5a>
 8011ac0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8011ac4:	fa42 f404 	asr.w	r4, r2, r4
 8011ac8:	4423      	add	r3, r4
 8011aca:	ea23 0305 	bic.w	r3, r3, r5
 8011ace:	e7ef      	b.n	8011ab0 <round+0x2c>
 8011ad0:	2c33      	cmp	r4, #51	; 0x33
 8011ad2:	dd07      	ble.n	8011ae4 <round+0x60>
 8011ad4:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8011ad8:	d101      	bne.n	8011ade <round+0x5a>
 8011ada:	f7ee fbff 	bl	80002dc <__adddf3>
 8011ade:	ec41 0b10 	vmov	d0, r0, r1
 8011ae2:	bd70      	pop	{r4, r5, r6, pc}
 8011ae4:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 8011ae8:	f04f 35ff 	mov.w	r5, #4294967295
 8011aec:	40f5      	lsrs	r5, r6
 8011aee:	4228      	tst	r0, r5
 8011af0:	d0f5      	beq.n	8011ade <round+0x5a>
 8011af2:	2101      	movs	r1, #1
 8011af4:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8011af8:	fa01 f404 	lsl.w	r4, r1, r4
 8011afc:	1912      	adds	r2, r2, r4
 8011afe:	bf28      	it	cs
 8011b00:	185b      	addcs	r3, r3, r1
 8011b02:	ea22 0105 	bic.w	r1, r2, r5
 8011b06:	4608      	mov	r0, r1
 8011b08:	4619      	mov	r1, r3
 8011b0a:	e7e8      	b.n	8011ade <round+0x5a>
 8011b0c:	000fffff 	.word	0x000fffff

08011b10 <fmaxf>:
 8011b10:	b508      	push	{r3, lr}
 8011b12:	ed2d 8b02 	vpush	{d8}
 8011b16:	eeb0 8a40 	vmov.f32	s16, s0
 8011b1a:	eef0 8a60 	vmov.f32	s17, s1
 8011b1e:	f000 f82d 	bl	8011b7c <__fpclassifyf>
 8011b22:	b148      	cbz	r0, 8011b38 <fmaxf+0x28>
 8011b24:	eeb0 0a68 	vmov.f32	s0, s17
 8011b28:	f000 f828 	bl	8011b7c <__fpclassifyf>
 8011b2c:	b130      	cbz	r0, 8011b3c <fmaxf+0x2c>
 8011b2e:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8011b32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b36:	dc01      	bgt.n	8011b3c <fmaxf+0x2c>
 8011b38:	eeb0 8a68 	vmov.f32	s16, s17
 8011b3c:	eeb0 0a48 	vmov.f32	s0, s16
 8011b40:	ecbd 8b02 	vpop	{d8}
 8011b44:	bd08      	pop	{r3, pc}

08011b46 <fminf>:
 8011b46:	b508      	push	{r3, lr}
 8011b48:	ed2d 8b02 	vpush	{d8}
 8011b4c:	eeb0 8a40 	vmov.f32	s16, s0
 8011b50:	eef0 8a60 	vmov.f32	s17, s1
 8011b54:	f000 f812 	bl	8011b7c <__fpclassifyf>
 8011b58:	b148      	cbz	r0, 8011b6e <fminf+0x28>
 8011b5a:	eeb0 0a68 	vmov.f32	s0, s17
 8011b5e:	f000 f80d 	bl	8011b7c <__fpclassifyf>
 8011b62:	b130      	cbz	r0, 8011b72 <fminf+0x2c>
 8011b64:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8011b68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b6c:	d401      	bmi.n	8011b72 <fminf+0x2c>
 8011b6e:	eeb0 8a68 	vmov.f32	s16, s17
 8011b72:	eeb0 0a48 	vmov.f32	s0, s16
 8011b76:	ecbd 8b02 	vpop	{d8}
 8011b7a:	bd08      	pop	{r3, pc}

08011b7c <__fpclassifyf>:
 8011b7c:	ee10 3a10 	vmov	r3, s0
 8011b80:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 8011b84:	d00d      	beq.n	8011ba2 <__fpclassifyf+0x26>
 8011b86:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 8011b8a:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8011b8e:	d30a      	bcc.n	8011ba6 <__fpclassifyf+0x2a>
 8011b90:	4b07      	ldr	r3, [pc, #28]	; (8011bb0 <__fpclassifyf+0x34>)
 8011b92:	1e42      	subs	r2, r0, #1
 8011b94:	429a      	cmp	r2, r3
 8011b96:	d908      	bls.n	8011baa <__fpclassifyf+0x2e>
 8011b98:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 8011b9c:	4258      	negs	r0, r3
 8011b9e:	4158      	adcs	r0, r3
 8011ba0:	4770      	bx	lr
 8011ba2:	2002      	movs	r0, #2
 8011ba4:	4770      	bx	lr
 8011ba6:	2004      	movs	r0, #4
 8011ba8:	4770      	bx	lr
 8011baa:	2003      	movs	r0, #3
 8011bac:	4770      	bx	lr
 8011bae:	bf00      	nop
 8011bb0:	007ffffe 	.word	0x007ffffe
 8011bb4:	00000000 	.word	0x00000000

08011bb8 <exp>:
 8011bb8:	b538      	push	{r3, r4, r5, lr}
 8011bba:	ed2d 8b02 	vpush	{d8}
 8011bbe:	ec55 4b10 	vmov	r4, r5, d0
 8011bc2:	f000 f899 	bl	8011cf8 <__ieee754_exp>
 8011bc6:	4b22      	ldr	r3, [pc, #136]	; (8011c50 <exp+0x98>)
 8011bc8:	eeb0 8a40 	vmov.f32	s16, s0
 8011bcc:	eef0 8a60 	vmov.f32	s17, s1
 8011bd0:	f993 3000 	ldrsb.w	r3, [r3]
 8011bd4:	3301      	adds	r3, #1
 8011bd6:	d012      	beq.n	8011bfe <exp+0x46>
 8011bd8:	ec45 4b10 	vmov	d0, r4, r5
 8011bdc:	f000 fa8b 	bl	80120f6 <finite>
 8011be0:	b168      	cbz	r0, 8011bfe <exp+0x46>
 8011be2:	a313      	add	r3, pc, #76	; (adr r3, 8011c30 <exp+0x78>)
 8011be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011be8:	4620      	mov	r0, r4
 8011bea:	4629      	mov	r1, r5
 8011bec:	f7ee ffbc 	bl	8000b68 <__aeabi_dcmpgt>
 8011bf0:	b160      	cbz	r0, 8011c0c <exp+0x54>
 8011bf2:	f7fb fe31 	bl	800d858 <__errno>
 8011bf6:	ed9f 8b10 	vldr	d8, [pc, #64]	; 8011c38 <exp+0x80>
 8011bfa:	2322      	movs	r3, #34	; 0x22
 8011bfc:	6003      	str	r3, [r0, #0]
 8011bfe:	eeb0 0a48 	vmov.f32	s0, s16
 8011c02:	eef0 0a68 	vmov.f32	s1, s17
 8011c06:	ecbd 8b02 	vpop	{d8}
 8011c0a:	bd38      	pop	{r3, r4, r5, pc}
 8011c0c:	a30c      	add	r3, pc, #48	; (adr r3, 8011c40 <exp+0x88>)
 8011c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c12:	4620      	mov	r0, r4
 8011c14:	4629      	mov	r1, r5
 8011c16:	f7ee ff89 	bl	8000b2c <__aeabi_dcmplt>
 8011c1a:	2800      	cmp	r0, #0
 8011c1c:	d0ef      	beq.n	8011bfe <exp+0x46>
 8011c1e:	f7fb fe1b 	bl	800d858 <__errno>
 8011c22:	2322      	movs	r3, #34	; 0x22
 8011c24:	ed9f 8b08 	vldr	d8, [pc, #32]	; 8011c48 <exp+0x90>
 8011c28:	6003      	str	r3, [r0, #0]
 8011c2a:	e7e8      	b.n	8011bfe <exp+0x46>
 8011c2c:	f3af 8000 	nop.w
 8011c30:	fefa39ef 	.word	0xfefa39ef
 8011c34:	40862e42 	.word	0x40862e42
 8011c38:	00000000 	.word	0x00000000
 8011c3c:	7ff00000 	.word	0x7ff00000
 8011c40:	d52d3051 	.word	0xd52d3051
 8011c44:	c0874910 	.word	0xc0874910
	...
 8011c50:	20000200 	.word	0x20000200

08011c54 <fmodf>:
 8011c54:	b508      	push	{r3, lr}
 8011c56:	ed2d 8b02 	vpush	{d8}
 8011c5a:	eef0 8a40 	vmov.f32	s17, s0
 8011c5e:	eeb0 8a60 	vmov.f32	s16, s1
 8011c62:	f000 f9c3 	bl	8011fec <__ieee754_fmodf>
 8011c66:	4b0f      	ldr	r3, [pc, #60]	; (8011ca4 <fmodf+0x50>)
 8011c68:	f993 3000 	ldrsb.w	r3, [r3]
 8011c6c:	3301      	adds	r3, #1
 8011c6e:	d016      	beq.n	8011c9e <fmodf+0x4a>
 8011c70:	eeb4 8a48 	vcmp.f32	s16, s16
 8011c74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c78:	d611      	bvs.n	8011c9e <fmodf+0x4a>
 8011c7a:	eef4 8a68 	vcmp.f32	s17, s17
 8011c7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c82:	d60c      	bvs.n	8011c9e <fmodf+0x4a>
 8011c84:	eddf 8a08 	vldr	s17, [pc, #32]	; 8011ca8 <fmodf+0x54>
 8011c88:	eeb4 8a68 	vcmp.f32	s16, s17
 8011c8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011c90:	d105      	bne.n	8011c9e <fmodf+0x4a>
 8011c92:	f7fb fde1 	bl	800d858 <__errno>
 8011c96:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8011c9a:	2321      	movs	r3, #33	; 0x21
 8011c9c:	6003      	str	r3, [r0, #0]
 8011c9e:	ecbd 8b02 	vpop	{d8}
 8011ca2:	bd08      	pop	{r3, pc}
 8011ca4:	20000200 	.word	0x20000200
 8011ca8:	00000000 	.word	0x00000000

08011cac <sqrtf>:
 8011cac:	b508      	push	{r3, lr}
 8011cae:	ed2d 8b02 	vpush	{d8}
 8011cb2:	eeb0 8a40 	vmov.f32	s16, s0
 8011cb6:	f000 fa1b 	bl	80120f0 <__ieee754_sqrtf>
 8011cba:	4b0d      	ldr	r3, [pc, #52]	; (8011cf0 <sqrtf+0x44>)
 8011cbc:	f993 3000 	ldrsb.w	r3, [r3]
 8011cc0:	3301      	adds	r3, #1
 8011cc2:	d011      	beq.n	8011ce8 <sqrtf+0x3c>
 8011cc4:	eeb4 8a48 	vcmp.f32	s16, s16
 8011cc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ccc:	d60c      	bvs.n	8011ce8 <sqrtf+0x3c>
 8011cce:	eddf 8a09 	vldr	s17, [pc, #36]	; 8011cf4 <sqrtf+0x48>
 8011cd2:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8011cd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011cda:	d505      	bpl.n	8011ce8 <sqrtf+0x3c>
 8011cdc:	f7fb fdbc 	bl	800d858 <__errno>
 8011ce0:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8011ce4:	2321      	movs	r3, #33	; 0x21
 8011ce6:	6003      	str	r3, [r0, #0]
 8011ce8:	ecbd 8b02 	vpop	{d8}
 8011cec:	bd08      	pop	{r3, pc}
 8011cee:	bf00      	nop
 8011cf0:	20000200 	.word	0x20000200
 8011cf4:	00000000 	.word	0x00000000

08011cf8 <__ieee754_exp>:
 8011cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011cfc:	ec55 4b10 	vmov	r4, r5, d0
 8011d00:	49b1      	ldr	r1, [pc, #708]	; (8011fc8 <__ieee754_exp+0x2d0>)
 8011d02:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8011d06:	428b      	cmp	r3, r1
 8011d08:	ed2d 8b04 	vpush	{d8-d9}
 8011d0c:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 8011d10:	d937      	bls.n	8011d82 <__ieee754_exp+0x8a>
 8011d12:	49ae      	ldr	r1, [pc, #696]	; (8011fcc <__ieee754_exp+0x2d4>)
 8011d14:	428b      	cmp	r3, r1
 8011d16:	d916      	bls.n	8011d46 <__ieee754_exp+0x4e>
 8011d18:	ee10 3a10 	vmov	r3, s0
 8011d1c:	f3c5 0213 	ubfx	r2, r5, #0, #20
 8011d20:	4313      	orrs	r3, r2
 8011d22:	d009      	beq.n	8011d38 <__ieee754_exp+0x40>
 8011d24:	ee10 2a10 	vmov	r2, s0
 8011d28:	462b      	mov	r3, r5
 8011d2a:	4620      	mov	r0, r4
 8011d2c:	4629      	mov	r1, r5
 8011d2e:	f7ee fad5 	bl	80002dc <__adddf3>
 8011d32:	4604      	mov	r4, r0
 8011d34:	460d      	mov	r5, r1
 8011d36:	e000      	b.n	8011d3a <__ieee754_exp+0x42>
 8011d38:	bb06      	cbnz	r6, 8011d7c <__ieee754_exp+0x84>
 8011d3a:	ecbd 8b04 	vpop	{d8-d9}
 8011d3e:	ec45 4b10 	vmov	d0, r4, r5
 8011d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011d46:	a38a      	add	r3, pc, #552	; (adr r3, 8011f70 <__ieee754_exp+0x278>)
 8011d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d4c:	ee10 0a10 	vmov	r0, s0
 8011d50:	4629      	mov	r1, r5
 8011d52:	f7ee ff09 	bl	8000b68 <__aeabi_dcmpgt>
 8011d56:	b138      	cbz	r0, 8011d68 <__ieee754_exp+0x70>
 8011d58:	a387      	add	r3, pc, #540	; (adr r3, 8011f78 <__ieee754_exp+0x280>)
 8011d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d5e:	4610      	mov	r0, r2
 8011d60:	4619      	mov	r1, r3
 8011d62:	f7ee fc71 	bl	8000648 <__aeabi_dmul>
 8011d66:	e7e4      	b.n	8011d32 <__ieee754_exp+0x3a>
 8011d68:	a385      	add	r3, pc, #532	; (adr r3, 8011f80 <__ieee754_exp+0x288>)
 8011d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d6e:	4620      	mov	r0, r4
 8011d70:	4629      	mov	r1, r5
 8011d72:	f7ee fedb 	bl	8000b2c <__aeabi_dcmplt>
 8011d76:	2800      	cmp	r0, #0
 8011d78:	f000 8087 	beq.w	8011e8a <__ieee754_exp+0x192>
 8011d7c:	2400      	movs	r4, #0
 8011d7e:	2500      	movs	r5, #0
 8011d80:	e7db      	b.n	8011d3a <__ieee754_exp+0x42>
 8011d82:	4a93      	ldr	r2, [pc, #588]	; (8011fd0 <__ieee754_exp+0x2d8>)
 8011d84:	4293      	cmp	r3, r2
 8011d86:	f240 80ac 	bls.w	8011ee2 <__ieee754_exp+0x1ea>
 8011d8a:	4a92      	ldr	r2, [pc, #584]	; (8011fd4 <__ieee754_exp+0x2dc>)
 8011d8c:	4293      	cmp	r3, r2
 8011d8e:	d87c      	bhi.n	8011e8a <__ieee754_exp+0x192>
 8011d90:	4b91      	ldr	r3, [pc, #580]	; (8011fd8 <__ieee754_exp+0x2e0>)
 8011d92:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8011d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d9a:	ee10 0a10 	vmov	r0, s0
 8011d9e:	4629      	mov	r1, r5
 8011da0:	f7ee fa9a 	bl	80002d8 <__aeabi_dsub>
 8011da4:	4b8d      	ldr	r3, [pc, #564]	; (8011fdc <__ieee754_exp+0x2e4>)
 8011da6:	00f7      	lsls	r7, r6, #3
 8011da8:	443b      	add	r3, r7
 8011daa:	ed93 7b00 	vldr	d7, [r3]
 8011dae:	f1c6 0a01 	rsb	sl, r6, #1
 8011db2:	4680      	mov	r8, r0
 8011db4:	4689      	mov	r9, r1
 8011db6:	ebaa 0a06 	sub.w	sl, sl, r6
 8011dba:	eeb0 8a47 	vmov.f32	s16, s14
 8011dbe:	eef0 8a67 	vmov.f32	s17, s15
 8011dc2:	ec53 2b18 	vmov	r2, r3, d8
 8011dc6:	4640      	mov	r0, r8
 8011dc8:	4649      	mov	r1, r9
 8011dca:	f7ee fa85 	bl	80002d8 <__aeabi_dsub>
 8011dce:	4604      	mov	r4, r0
 8011dd0:	460d      	mov	r5, r1
 8011dd2:	4622      	mov	r2, r4
 8011dd4:	462b      	mov	r3, r5
 8011dd6:	4620      	mov	r0, r4
 8011dd8:	4629      	mov	r1, r5
 8011dda:	f7ee fc35 	bl	8000648 <__aeabi_dmul>
 8011dde:	a36a      	add	r3, pc, #424	; (adr r3, 8011f88 <__ieee754_exp+0x290>)
 8011de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011de4:	4606      	mov	r6, r0
 8011de6:	460f      	mov	r7, r1
 8011de8:	f7ee fc2e 	bl	8000648 <__aeabi_dmul>
 8011dec:	a368      	add	r3, pc, #416	; (adr r3, 8011f90 <__ieee754_exp+0x298>)
 8011dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011df2:	f7ee fa71 	bl	80002d8 <__aeabi_dsub>
 8011df6:	4632      	mov	r2, r6
 8011df8:	463b      	mov	r3, r7
 8011dfa:	f7ee fc25 	bl	8000648 <__aeabi_dmul>
 8011dfe:	a366      	add	r3, pc, #408	; (adr r3, 8011f98 <__ieee754_exp+0x2a0>)
 8011e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e04:	f7ee fa6a 	bl	80002dc <__adddf3>
 8011e08:	4632      	mov	r2, r6
 8011e0a:	463b      	mov	r3, r7
 8011e0c:	f7ee fc1c 	bl	8000648 <__aeabi_dmul>
 8011e10:	a363      	add	r3, pc, #396	; (adr r3, 8011fa0 <__ieee754_exp+0x2a8>)
 8011e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e16:	f7ee fa5f 	bl	80002d8 <__aeabi_dsub>
 8011e1a:	4632      	mov	r2, r6
 8011e1c:	463b      	mov	r3, r7
 8011e1e:	f7ee fc13 	bl	8000648 <__aeabi_dmul>
 8011e22:	a361      	add	r3, pc, #388	; (adr r3, 8011fa8 <__ieee754_exp+0x2b0>)
 8011e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e28:	f7ee fa58 	bl	80002dc <__adddf3>
 8011e2c:	4632      	mov	r2, r6
 8011e2e:	463b      	mov	r3, r7
 8011e30:	f7ee fc0a 	bl	8000648 <__aeabi_dmul>
 8011e34:	4602      	mov	r2, r0
 8011e36:	460b      	mov	r3, r1
 8011e38:	4620      	mov	r0, r4
 8011e3a:	4629      	mov	r1, r5
 8011e3c:	f7ee fa4c 	bl	80002d8 <__aeabi_dsub>
 8011e40:	4602      	mov	r2, r0
 8011e42:	460b      	mov	r3, r1
 8011e44:	4606      	mov	r6, r0
 8011e46:	460f      	mov	r7, r1
 8011e48:	4620      	mov	r0, r4
 8011e4a:	4629      	mov	r1, r5
 8011e4c:	f7ee fbfc 	bl	8000648 <__aeabi_dmul>
 8011e50:	ec41 0b19 	vmov	d9, r0, r1
 8011e54:	f1ba 0f00 	cmp.w	sl, #0
 8011e58:	d15d      	bne.n	8011f16 <__ieee754_exp+0x21e>
 8011e5a:	2200      	movs	r2, #0
 8011e5c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8011e60:	4630      	mov	r0, r6
 8011e62:	4639      	mov	r1, r7
 8011e64:	f7ee fa38 	bl	80002d8 <__aeabi_dsub>
 8011e68:	4602      	mov	r2, r0
 8011e6a:	460b      	mov	r3, r1
 8011e6c:	ec51 0b19 	vmov	r0, r1, d9
 8011e70:	f7ee fd14 	bl	800089c <__aeabi_ddiv>
 8011e74:	4622      	mov	r2, r4
 8011e76:	462b      	mov	r3, r5
 8011e78:	f7ee fa2e 	bl	80002d8 <__aeabi_dsub>
 8011e7c:	4602      	mov	r2, r0
 8011e7e:	460b      	mov	r3, r1
 8011e80:	2000      	movs	r0, #0
 8011e82:	4957      	ldr	r1, [pc, #348]	; (8011fe0 <__ieee754_exp+0x2e8>)
 8011e84:	f7ee fa28 	bl	80002d8 <__aeabi_dsub>
 8011e88:	e753      	b.n	8011d32 <__ieee754_exp+0x3a>
 8011e8a:	4856      	ldr	r0, [pc, #344]	; (8011fe4 <__ieee754_exp+0x2ec>)
 8011e8c:	a348      	add	r3, pc, #288	; (adr r3, 8011fb0 <__ieee754_exp+0x2b8>)
 8011e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e92:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 8011e96:	4629      	mov	r1, r5
 8011e98:	4620      	mov	r0, r4
 8011e9a:	f7ee fbd5 	bl	8000648 <__aeabi_dmul>
 8011e9e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8011ea2:	f7ee fa1b 	bl	80002dc <__adddf3>
 8011ea6:	f7ee fe7f 	bl	8000ba8 <__aeabi_d2iz>
 8011eaa:	4682      	mov	sl, r0
 8011eac:	f7ee fb62 	bl	8000574 <__aeabi_i2d>
 8011eb0:	a341      	add	r3, pc, #260	; (adr r3, 8011fb8 <__ieee754_exp+0x2c0>)
 8011eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011eb6:	4606      	mov	r6, r0
 8011eb8:	460f      	mov	r7, r1
 8011eba:	f7ee fbc5 	bl	8000648 <__aeabi_dmul>
 8011ebe:	4602      	mov	r2, r0
 8011ec0:	460b      	mov	r3, r1
 8011ec2:	4620      	mov	r0, r4
 8011ec4:	4629      	mov	r1, r5
 8011ec6:	f7ee fa07 	bl	80002d8 <__aeabi_dsub>
 8011eca:	a33d      	add	r3, pc, #244	; (adr r3, 8011fc0 <__ieee754_exp+0x2c8>)
 8011ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ed0:	4680      	mov	r8, r0
 8011ed2:	4689      	mov	r9, r1
 8011ed4:	4630      	mov	r0, r6
 8011ed6:	4639      	mov	r1, r7
 8011ed8:	f7ee fbb6 	bl	8000648 <__aeabi_dmul>
 8011edc:	ec41 0b18 	vmov	d8, r0, r1
 8011ee0:	e76f      	b.n	8011dc2 <__ieee754_exp+0xca>
 8011ee2:	4a41      	ldr	r2, [pc, #260]	; (8011fe8 <__ieee754_exp+0x2f0>)
 8011ee4:	4293      	cmp	r3, r2
 8011ee6:	d811      	bhi.n	8011f0c <__ieee754_exp+0x214>
 8011ee8:	a323      	add	r3, pc, #140	; (adr r3, 8011f78 <__ieee754_exp+0x280>)
 8011eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011eee:	ee10 0a10 	vmov	r0, s0
 8011ef2:	4629      	mov	r1, r5
 8011ef4:	f7ee f9f2 	bl	80002dc <__adddf3>
 8011ef8:	4b39      	ldr	r3, [pc, #228]	; (8011fe0 <__ieee754_exp+0x2e8>)
 8011efa:	2200      	movs	r2, #0
 8011efc:	f7ee fe34 	bl	8000b68 <__aeabi_dcmpgt>
 8011f00:	b138      	cbz	r0, 8011f12 <__ieee754_exp+0x21a>
 8011f02:	4b37      	ldr	r3, [pc, #220]	; (8011fe0 <__ieee754_exp+0x2e8>)
 8011f04:	2200      	movs	r2, #0
 8011f06:	4620      	mov	r0, r4
 8011f08:	4629      	mov	r1, r5
 8011f0a:	e710      	b.n	8011d2e <__ieee754_exp+0x36>
 8011f0c:	f04f 0a00 	mov.w	sl, #0
 8011f10:	e75f      	b.n	8011dd2 <__ieee754_exp+0xda>
 8011f12:	4682      	mov	sl, r0
 8011f14:	e75d      	b.n	8011dd2 <__ieee754_exp+0xda>
 8011f16:	4632      	mov	r2, r6
 8011f18:	463b      	mov	r3, r7
 8011f1a:	2000      	movs	r0, #0
 8011f1c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8011f20:	f7ee f9da 	bl	80002d8 <__aeabi_dsub>
 8011f24:	4602      	mov	r2, r0
 8011f26:	460b      	mov	r3, r1
 8011f28:	ec51 0b19 	vmov	r0, r1, d9
 8011f2c:	f7ee fcb6 	bl	800089c <__aeabi_ddiv>
 8011f30:	4602      	mov	r2, r0
 8011f32:	460b      	mov	r3, r1
 8011f34:	ec51 0b18 	vmov	r0, r1, d8
 8011f38:	f7ee f9ce 	bl	80002d8 <__aeabi_dsub>
 8011f3c:	4642      	mov	r2, r8
 8011f3e:	464b      	mov	r3, r9
 8011f40:	f7ee f9ca 	bl	80002d8 <__aeabi_dsub>
 8011f44:	4602      	mov	r2, r0
 8011f46:	460b      	mov	r3, r1
 8011f48:	2000      	movs	r0, #0
 8011f4a:	4925      	ldr	r1, [pc, #148]	; (8011fe0 <__ieee754_exp+0x2e8>)
 8011f4c:	f7ee f9c4 	bl	80002d8 <__aeabi_dsub>
 8011f50:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 8011f54:	4592      	cmp	sl, r2
 8011f56:	db02      	blt.n	8011f5e <__ieee754_exp+0x266>
 8011f58:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8011f5c:	e6e9      	b.n	8011d32 <__ieee754_exp+0x3a>
 8011f5e:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 8011f62:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8011f66:	2200      	movs	r2, #0
 8011f68:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 8011f6c:	e6f9      	b.n	8011d62 <__ieee754_exp+0x6a>
 8011f6e:	bf00      	nop
 8011f70:	fefa39ef 	.word	0xfefa39ef
 8011f74:	40862e42 	.word	0x40862e42
 8011f78:	8800759c 	.word	0x8800759c
 8011f7c:	7e37e43c 	.word	0x7e37e43c
 8011f80:	d52d3051 	.word	0xd52d3051
 8011f84:	c0874910 	.word	0xc0874910
 8011f88:	72bea4d0 	.word	0x72bea4d0
 8011f8c:	3e663769 	.word	0x3e663769
 8011f90:	c5d26bf1 	.word	0xc5d26bf1
 8011f94:	3ebbbd41 	.word	0x3ebbbd41
 8011f98:	af25de2c 	.word	0xaf25de2c
 8011f9c:	3f11566a 	.word	0x3f11566a
 8011fa0:	16bebd93 	.word	0x16bebd93
 8011fa4:	3f66c16c 	.word	0x3f66c16c
 8011fa8:	5555553e 	.word	0x5555553e
 8011fac:	3fc55555 	.word	0x3fc55555
 8011fb0:	652b82fe 	.word	0x652b82fe
 8011fb4:	3ff71547 	.word	0x3ff71547
 8011fb8:	fee00000 	.word	0xfee00000
 8011fbc:	3fe62e42 	.word	0x3fe62e42
 8011fc0:	35793c76 	.word	0x35793c76
 8011fc4:	3dea39ef 	.word	0x3dea39ef
 8011fc8:	40862e41 	.word	0x40862e41
 8011fcc:	7fefffff 	.word	0x7fefffff
 8011fd0:	3fd62e42 	.word	0x3fd62e42
 8011fd4:	3ff0a2b1 	.word	0x3ff0a2b1
 8011fd8:	08013758 	.word	0x08013758
 8011fdc:	08013768 	.word	0x08013768
 8011fe0:	3ff00000 	.word	0x3ff00000
 8011fe4:	08013748 	.word	0x08013748
 8011fe8:	3e2fffff 	.word	0x3e2fffff

08011fec <__ieee754_fmodf>:
 8011fec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011fee:	ee10 6a90 	vmov	r6, s1
 8011ff2:	f036 4500 	bics.w	r5, r6, #2147483648	; 0x80000000
 8011ff6:	d009      	beq.n	801200c <__ieee754_fmodf+0x20>
 8011ff8:	ee10 2a10 	vmov	r2, s0
 8011ffc:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8012000:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8012004:	da02      	bge.n	801200c <__ieee754_fmodf+0x20>
 8012006:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 801200a:	dd04      	ble.n	8012016 <__ieee754_fmodf+0x2a>
 801200c:	ee60 0a20 	vmul.f32	s1, s0, s1
 8012010:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8012014:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012016:	42ab      	cmp	r3, r5
 8012018:	dbfc      	blt.n	8012014 <__ieee754_fmodf+0x28>
 801201a:	f002 4400 	and.w	r4, r2, #2147483648	; 0x80000000
 801201e:	d106      	bne.n	801202e <__ieee754_fmodf+0x42>
 8012020:	4a32      	ldr	r2, [pc, #200]	; (80120ec <__ieee754_fmodf+0x100>)
 8012022:	0fe3      	lsrs	r3, r4, #31
 8012024:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012028:	ed93 0a00 	vldr	s0, [r3]
 801202c:	e7f2      	b.n	8012014 <__ieee754_fmodf+0x28>
 801202e:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 8012032:	d13f      	bne.n	80120b4 <__ieee754_fmodf+0xc8>
 8012034:	0219      	lsls	r1, r3, #8
 8012036:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 801203a:	2900      	cmp	r1, #0
 801203c:	dc37      	bgt.n	80120ae <__ieee754_fmodf+0xc2>
 801203e:	f016 4fff 	tst.w	r6, #2139095040	; 0x7f800000
 8012042:	d13d      	bne.n	80120c0 <__ieee754_fmodf+0xd4>
 8012044:	022f      	lsls	r7, r5, #8
 8012046:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 801204a:	2f00      	cmp	r7, #0
 801204c:	da35      	bge.n	80120ba <__ieee754_fmodf+0xce>
 801204e:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 8012052:	bfbb      	ittet	lt
 8012054:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 8012058:	1a12      	sublt	r2, r2, r0
 801205a:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 801205e:	4093      	lsllt	r3, r2
 8012060:	bfa8      	it	ge
 8012062:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 8012066:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 801206a:	bfb5      	itete	lt
 801206c:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 8012070:	f3c6 0516 	ubfxge	r5, r6, #0, #23
 8012074:	1a52      	sublt	r2, r2, r1
 8012076:	f445 0500 	orrge.w	r5, r5, #8388608	; 0x800000
 801207a:	bfb8      	it	lt
 801207c:	4095      	lsllt	r5, r2
 801207e:	1a40      	subs	r0, r0, r1
 8012080:	1b5a      	subs	r2, r3, r5
 8012082:	bb00      	cbnz	r0, 80120c6 <__ieee754_fmodf+0xda>
 8012084:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 8012088:	bf38      	it	cc
 801208a:	4613      	movcc	r3, r2
 801208c:	2b00      	cmp	r3, #0
 801208e:	d0c7      	beq.n	8012020 <__ieee754_fmodf+0x34>
 8012090:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8012094:	db1f      	blt.n	80120d6 <__ieee754_fmodf+0xea>
 8012096:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 801209a:	db1f      	blt.n	80120dc <__ieee754_fmodf+0xf0>
 801209c:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80120a0:	317f      	adds	r1, #127	; 0x7f
 80120a2:	4323      	orrs	r3, r4
 80120a4:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 80120a8:	ee00 3a10 	vmov	s0, r3
 80120ac:	e7b2      	b.n	8012014 <__ieee754_fmodf+0x28>
 80120ae:	3801      	subs	r0, #1
 80120b0:	0049      	lsls	r1, r1, #1
 80120b2:	e7c2      	b.n	801203a <__ieee754_fmodf+0x4e>
 80120b4:	15d8      	asrs	r0, r3, #23
 80120b6:	387f      	subs	r0, #127	; 0x7f
 80120b8:	e7c1      	b.n	801203e <__ieee754_fmodf+0x52>
 80120ba:	3901      	subs	r1, #1
 80120bc:	007f      	lsls	r7, r7, #1
 80120be:	e7c4      	b.n	801204a <__ieee754_fmodf+0x5e>
 80120c0:	15e9      	asrs	r1, r5, #23
 80120c2:	397f      	subs	r1, #127	; 0x7f
 80120c4:	e7c3      	b.n	801204e <__ieee754_fmodf+0x62>
 80120c6:	2a00      	cmp	r2, #0
 80120c8:	da02      	bge.n	80120d0 <__ieee754_fmodf+0xe4>
 80120ca:	005b      	lsls	r3, r3, #1
 80120cc:	3801      	subs	r0, #1
 80120ce:	e7d7      	b.n	8012080 <__ieee754_fmodf+0x94>
 80120d0:	d0a6      	beq.n	8012020 <__ieee754_fmodf+0x34>
 80120d2:	0053      	lsls	r3, r2, #1
 80120d4:	e7fa      	b.n	80120cc <__ieee754_fmodf+0xe0>
 80120d6:	005b      	lsls	r3, r3, #1
 80120d8:	3901      	subs	r1, #1
 80120da:	e7d9      	b.n	8012090 <__ieee754_fmodf+0xa4>
 80120dc:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 80120e0:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 80120e4:	3182      	adds	r1, #130	; 0x82
 80120e6:	410b      	asrs	r3, r1
 80120e8:	4323      	orrs	r3, r4
 80120ea:	e7dd      	b.n	80120a8 <__ieee754_fmodf+0xbc>
 80120ec:	08013778 	.word	0x08013778

080120f0 <__ieee754_sqrtf>:
 80120f0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80120f4:	4770      	bx	lr

080120f6 <finite>:
 80120f6:	b082      	sub	sp, #8
 80120f8:	ed8d 0b00 	vstr	d0, [sp]
 80120fc:	9801      	ldr	r0, [sp, #4]
 80120fe:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8012102:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8012106:	0fc0      	lsrs	r0, r0, #31
 8012108:	b002      	add	sp, #8
 801210a:	4770      	bx	lr

0801210c <_init>:
 801210c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801210e:	bf00      	nop
 8012110:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012112:	bc08      	pop	{r3}
 8012114:	469e      	mov	lr, r3
 8012116:	4770      	bx	lr

08012118 <_fini>:
 8012118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801211a:	bf00      	nop
 801211c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801211e:	bc08      	pop	{r3}
 8012120:	469e      	mov	lr, r3
 8012122:	4770      	bx	lr
