
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./pr-web-2478.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 3517549 heartbeat IPC: 2.84289 cumulative IPC: 2.84289 (Simulation time: 0 hr 0 min 25 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7315624 heartbeat IPC: 2.63291 cumulative IPC: 2.73388 (Simulation time: 0 hr 0 min 52 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 11313721 heartbeat IPC: 2.50119 cumulative IPC: 2.65165 (Simulation time: 0 hr 1 min 20 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 15313261 heartbeat IPC: 2.50029 cumulative IPC: 2.61212 (Simulation time: 0 hr 1 min 48 sec) 

Warmup complete CPU 0 instructions: 40000001 cycles: 15313261 (Simulation time: 0 hr 1 min 48 sec) 

Heartbeat CPU 0 instructions: 50000003 cycles: 36106910 heartbeat IPC: 0.480916 cumulative IPC: 0.480916 (Simulation time: 0 hr 3 min 12 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 55885188 heartbeat IPC: 0.505605 cumulative IPC: 0.492952 (Simulation time: 0 hr 4 min 28 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 77214689 heartbeat IPC: 0.468834 cumulative IPC: 0.484642 (Simulation time: 0 hr 5 min 46 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 96747535 heartbeat IPC: 0.511958 cumulative IPC: 0.491194 (Simulation time: 0 hr 7 min 2 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 116314961 heartbeat IPC: 0.511053 cumulative IPC: 0.495041 (Simulation time: 0 hr 8 min 24 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 135143013 heartbeat IPC: 0.531122 cumulative IPC: 0.50071 (Simulation time: 0 hr 9 min 33 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 153280805 heartbeat IPC: 0.551335 cumulative IPC: 0.507366 (Simulation time: 0 hr 10 min 44 sec) 
Heartbeat CPU 0 instructions: 120000001 cycles: 174811985 heartbeat IPC: 0.464443 cumulative IPC: 0.501571 (Simulation time: 0 hr 12 min 2 sec) 
Heartbeat CPU 0 instructions: 130000001 cycles: 195611349 heartbeat IPC: 0.480784 cumulative IPC: 0.499173 (Simulation time: 0 hr 13 min 21 sec) 
Heartbeat CPU 0 instructions: 140000003 cycles: 216383434 heartbeat IPC: 0.481415 cumulative IPC: 0.497339 (Simulation time: 0 hr 14 min 41 sec) 
Finished CPU 0 instructions: 100000002 cycles: 201070173 cumulative IPC: 0.497339 (Simulation time: 0 hr 14 min 41 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.497339 instructions: 100000002 cycles: 201070173
cpu0_DTLB TOTAL     ACCESS:   36252749  HIT:   36073871  MISS:     178878
cpu0_DTLB LOAD      ACCESS:   35452403  HIT:   35274678  MISS:     177725
cpu0_DTLB RFO       ACCESS:     800346  HIT:     799193  MISS:       1153
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 35.0746 cycles
cpu0_DTLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 342765
cpu0_ITLB TOTAL     ACCESS:    2265672  HIT:    2265672  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2265672  HIT:    2265672  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:     178878  HIT:     153725  MISS:      25153
cpu0_STLB LOAD      ACCESS:     177725  HIT:     152577  MISS:      25148
cpu0_STLB RFO       ACCESS:       1153  HIT:       1148  MISS:          5
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 186.377 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   25879903  HIT:   23412252  MISS:    2467651
cpu0_L1D LOAD      ACCESS:   24917451  HIT:   22462097  MISS:    2455354
cpu0_L1D RFO       ACCESS:     937317  HIT:     927365  MISS:       9952
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      25135  HIT:      22790  MISS:       2345
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 81.2999 cycles
cpu0_L1D MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 10144254
cpu0_L2C TOTAL     ACCESS:    2527963  HIT:    1113259  MISS:    1414581
cpu0_L2C LOAD      ACCESS:    2455353  HIT:    1047024  MISS:    1408329
cpu0_L2C RFO       ACCESS:       9952  HIT:       4062  MISS:       5890
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      60313  HIT:      60190  MISS:        123
cpu0_L2C TRANSLATION ACCESS:       2345  HIT:       1983  MISS:        362
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 123.632 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    2829281  HIT:      80120  MISS:    1334461
LLC LOAD      ACCESS:    1408326  HIT:      79160  MISS:    1329166
LLC RFO       ACCESS:       5890  HIT:        743  MISS:       5147
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1414703  HIT:          3  MISS:    1414700
LLC TRANSLATION ACCESS:        362  HIT:        214  MISS:        148
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 109.793 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0
CPU0MSHR FULL: 

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     790089  ROW_BUFFER_MISS:     544372
 DBUS AVG_CONGESTED_CYCLE:    3.54992
 WQ ROW_BUFFER_HIT:      33865  ROW_BUFFER_MISS:      17851  FULL:          0

Summary: DRAM events
Added_to_RQ : 1334461
Added_to_WQ : 51716
Merged_WQ_READ : 1
 DBUS congested total cycle: 1276627
 DBUS delay total cycle: 785167076

CPU 0 Branch Prediction Accuracy: 97.0469% MPKI: 5.48541 Average ROB Occupancy at Mispredict: 171.891
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 5.48541
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

