{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 23 13:58:43 2018 " "Info: Processing started: Tue Oct 23 13:58:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "C:/Users/Acer/Desktop/SiFO_4/main.bdf" { { -224 -192 -24 -208 "clk" "" } { 256 1240 1272 272 "clk" "" } { -232 -24 40 -216 "clk" "" } { -16 1264 1320 0 "clk" "" } { 64 1272 1296 80 "clk" "" } { 368 144 272 384 "clk" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_reg " "Info: Assuming node \"clk_reg\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "C:/Users/Acer/Desktop/SiFO_4/main.bdf" { { 728 872 1040 744 "clk_reg" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_reg" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register controlUnit:inst\|lpm_dff10:IR\|lpm_ff:lpm_ff_component\|dffs\[0\] register ALU:inst7\|lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_pkk:auto_generated\|pipeline_dffe\[12\] 206.44 MHz 4.844 ns Internal " "Info: Clock \"clk\" has Internal fmax of 206.44 MHz between source register \"controlUnit:inst\|lpm_dff10:IR\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"ALU:inst7\|lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_pkk:auto_generated\|pipeline_dffe\[12\]\" (period= 4.844 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.662 ns + Longest register register " "Info: + Longest register to register delay is 4.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controlUnit:inst\|lpm_dff10:IR\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X21_Y16_N21 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y16_N21; Fanout = 15; REG Node = 'controlUnit:inst\|lpm_dff10:IR\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { controlUnit:inst|lpm_dff10:IR|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.366 ns) 1.841 ns inst9 2 COMB LCCOMB_X21_Y16_N4 25 " "Info: 2: + IC(1.475 ns) + CELL(0.366 ns) = 1.841 ns; Loc. = LCCOMB_X21_Y16_N4; Fanout = 25; COMB Node = 'inst9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { controlUnit:inst|lpm_dff10:IR|lpm_ff:lpm_ff_component|dffs[0] inst9 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Acer/Desktop/SiFO_4/main.bdf" { { 480 1352 1416 528 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.053 ns) 2.461 ns lpm_bustri11:inst14\|lpm_bustri:lpm_bustri_component\|dout\[11\]~12 3 COMB LCCOMB_X22_Y16_N26 24 " "Info: 3: + IC(0.567 ns) + CELL(0.053 ns) = 2.461 ns; Loc. = LCCOMB_X22_Y16_N26; Fanout = 24; COMB Node = 'lpm_bustri11:inst14\|lpm_bustri:lpm_bustri_component\|dout\[11\]~12'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { inst9 lpm_bustri11:inst14|lpm_bustri:lpm_bustri_component|dout[11]~12 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.154 ns) 3.233 ns lpm_bustri11:inst14\|lpm_bustri:lpm_bustri_component\|dout\[3\]~57 4 COMB LCCOMB_X21_Y17_N16 5 " "Info: 4: + IC(0.618 ns) + CELL(0.154 ns) = 3.233 ns; Loc. = LCCOMB_X21_Y17_N16; Fanout = 5; COMB Node = 'lpm_bustri11:inst14\|lpm_bustri:lpm_bustri_component\|dout\[3\]~57'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.772 ns" { lpm_bustri11:inst14|lpm_bustri:lpm_bustri_component|dout[11]~12 lpm_bustri11:inst14|lpm_bustri:lpm_bustri_component|dout[3]~57 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.557 ns) + CELL(0.309 ns) 4.099 ns ALU:inst7\|lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_pkk:auto_generated\|op_1~14 5 COMB LCCOMB_X22_Y16_N6 2 " "Info: 5: + IC(0.557 ns) + CELL(0.309 ns) = 4.099 ns; Loc. = LCCOMB_X22_Y16_N6; Fanout = 2; COMB Node = 'ALU:inst7\|lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_pkk:auto_generated\|op_1~14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { lpm_bustri11:inst14|lpm_bustri:lpm_bustri_component|dout[3]~57 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.134 ns ALU:inst7\|lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_pkk:auto_generated\|op_1~18 6 COMB LCCOMB_X22_Y16_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 4.134 ns; Loc. = LCCOMB_X22_Y16_N8; Fanout = 2; COMB Node = 'ALU:inst7\|lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_pkk:auto_generated\|op_1~18'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~14 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.169 ns ALU:inst7\|lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_pkk:auto_generated\|op_1~22 7 COMB LCCOMB_X22_Y16_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 4.169 ns; Loc. = LCCOMB_X22_Y16_N10; Fanout = 2; COMB Node = 'ALU:inst7\|lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_pkk:auto_generated\|op_1~22'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~18 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.204 ns ALU:inst7\|lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_pkk:auto_generated\|op_1~26 8 COMB LCCOMB_X22_Y16_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 4.204 ns; Loc. = LCCOMB_X22_Y16_N12; Fanout = 2; COMB Node = 'ALU:inst7\|lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_pkk:auto_generated\|op_1~26'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~22 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.300 ns ALU:inst7\|lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_pkk:auto_generated\|op_1~30 9 COMB LCCOMB_X22_Y16_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 4.300 ns; Loc. = LCCOMB_X22_Y16_N14; Fanout = 2; COMB Node = 'ALU:inst7\|lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_pkk:auto_generated\|op_1~30'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~26 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.335 ns ALU:inst7\|lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_pkk:auto_generated\|op_1~34 10 COMB LCCOMB_X22_Y16_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 4.335 ns; Loc. = LCCOMB_X22_Y16_N16; Fanout = 2; COMB Node = 'ALU:inst7\|lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_pkk:auto_generated\|op_1~34'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~30 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.370 ns ALU:inst7\|lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_pkk:auto_generated\|op_1~38 11 COMB LCCOMB_X22_Y16_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 4.370 ns; Loc. = LCCOMB_X22_Y16_N18; Fanout = 2; COMB Node = 'ALU:inst7\|lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_pkk:auto_generated\|op_1~38'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~34 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.405 ns ALU:inst7\|lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_pkk:auto_generated\|op_1~42 12 COMB LCCOMB_X22_Y16_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 4.405 ns; Loc. = LCCOMB_X22_Y16_N20; Fanout = 2; COMB Node = 'ALU:inst7\|lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_pkk:auto_generated\|op_1~42'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~38 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 4.440 ns ALU:inst7\|lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_pkk:auto_generated\|op_1~46 13 COMB LCCOMB_X22_Y16_N22 1 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 4.440 ns; Loc. = LCCOMB_X22_Y16_N22; Fanout = 1; COMB Node = 'ALU:inst7\|lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_pkk:auto_generated\|op_1~46'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~42 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 4.565 ns ALU:inst7\|lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_pkk:auto_generated\|op_1~49 14 COMB LCCOMB_X22_Y16_N24 1 " "Info: 14: + IC(0.000 ns) + CELL(0.125 ns) = 4.565 ns; Loc. = LCCOMB_X22_Y16_N24; Fanout = 1; COMB Node = 'ALU:inst7\|lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_pkk:auto_generated\|op_1~49'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~46 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~49 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 4.662 ns ALU:inst7\|lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_pkk:auto_generated\|pipeline_dffe\[12\] 15 REG LCFF_X22_Y16_N25 2 " "Info: 15: + IC(0.000 ns) + CELL(0.097 ns) = 4.662 ns; Loc. = LCFF_X22_Y16_N25; Fanout = 2; REG Node = 'ALU:inst7\|lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_pkk:auto_generated\|pipeline_dffe\[12\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~49 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|pipeline_dffe[12] } "NODE_NAME" } } { "db/add_sub_pkk.tdf" "" { Text "C:/Users/Acer/Desktop/SiFO_4/db/add_sub_pkk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 31.00 % ) " "Info: Total cell delay = 1.445 ns ( 31.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.217 ns ( 69.00 % ) " "Info: Total interconnect delay = 3.217 ns ( 69.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.662 ns" { controlUnit:inst|lpm_dff10:IR|lpm_ff:lpm_ff_component|dffs[0] inst9 lpm_bustri11:inst14|lpm_bustri:lpm_bustri_component|dout[11]~12 lpm_bustri11:inst14|lpm_bustri:lpm_bustri_component|dout[3]~57 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~14 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~18 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~22 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~26 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~30 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~34 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~38 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~42 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~46 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~49 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|pipeline_dffe[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.662 ns" { controlUnit:inst|lpm_dff10:IR|lpm_ff:lpm_ff_component|dffs[0] {} inst9 {} lpm_bustri11:inst14|lpm_bustri:lpm_bustri_component|dout[11]~12 {} lpm_bustri11:inst14|lpm_bustri:lpm_bustri_component|dout[3]~57 {} ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~14 {} ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~18 {} ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~22 {} ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~26 {} ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~30 {} ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~34 {} ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~38 {} ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~42 {} ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~46 {} ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~49 {} ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|pipeline_dffe[12] {} } { 0.000ns 1.475ns 0.567ns 0.618ns 0.557ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.366ns 0.053ns 0.154ns 0.309ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.484 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Acer/Desktop/SiFO_4/main.bdf" { { -224 -192 -24 -208 "clk" "" } { 256 1240 1272 272 "clk" "" } { -232 -24 40 -216 "clk" "" } { -16 1264 1320 0 "clk" "" } { 64 1272 1296 80 "clk" "" } { 368 144 272 384 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G1 117 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 117; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Acer/Desktop/SiFO_4/main.bdf" { { -224 -192 -24 -208 "clk" "" } { 256 1240 1272 272 "clk" "" } { -232 -24 40 -216 "clk" "" } { -16 1264 1320 0 "clk" "" } { 64 1272 1296 80 "clk" "" } { 368 144 272 384 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.484 ns ALU:inst7\|lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_pkk:auto_generated\|pipeline_dffe\[12\] 3 REG LCFF_X22_Y16_N25 2 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X22_Y16_N25; Fanout = 2; REG Node = 'ALU:inst7\|lpm_add_sub0:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_pkk:auto_generated\|pipeline_dffe\[12\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { clk~clkctrl ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|pipeline_dffe[12] } "NODE_NAME" } } { "db/add_sub_pkk.tdf" "" { Text "C:/Users/Acer/Desktop/SiFO_4/db/add_sub_pkk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.66 % ) " "Info: Total cell delay = 1.482 ns ( 59.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.34 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk clk~clkctrl ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|pipeline_dffe[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|pipeline_dffe[12] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.482 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Acer/Desktop/SiFO_4/main.bdf" { { -224 -192 -24 -208 "clk" "" } { 256 1240 1272 272 "clk" "" } { -232 -24 40 -216 "clk" "" } { -16 1264 1320 0 "clk" "" } { 64 1272 1296 80 "clk" "" } { 368 144 272 384 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G1 117 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 117; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Acer/Desktop/SiFO_4/main.bdf" { { -224 -192 -24 -208 "clk" "" } { 256 1240 1272 272 "clk" "" } { -232 -24 40 -216 "clk" "" } { -16 1264 1320 0 "clk" "" } { 64 1272 1296 80 "clk" "" } { 368 144 272 384 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.482 ns controlUnit:inst\|lpm_dff10:IR\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X21_Y16_N21 15 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X21_Y16_N21; Fanout = 15; REG Node = 'controlUnit:inst\|lpm_dff10:IR\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { clk~clkctrl controlUnit:inst|lpm_dff10:IR|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.71 % ) " "Info: Total cell delay = 1.482 ns ( 59.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.29 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl controlUnit:inst|lpm_dff10:IR|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} controlUnit:inst|lpm_dff10:IR|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk clk~clkctrl ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|pipeline_dffe[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|pipeline_dffe[12] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl controlUnit:inst|lpm_dff10:IR|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} controlUnit:inst|lpm_dff10:IR|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/add_sub_pkk.tdf" "" { Text "C:/Users/Acer/Desktop/SiFO_4/db/add_sub_pkk.tdf" 32 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.662 ns" { controlUnit:inst|lpm_dff10:IR|lpm_ff:lpm_ff_component|dffs[0] inst9 lpm_bustri11:inst14|lpm_bustri:lpm_bustri_component|dout[11]~12 lpm_bustri11:inst14|lpm_bustri:lpm_bustri_component|dout[3]~57 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~14 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~18 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~22 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~26 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~30 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~34 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~38 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~42 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~46 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~49 ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|pipeline_dffe[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.662 ns" { controlUnit:inst|lpm_dff10:IR|lpm_ff:lpm_ff_component|dffs[0] {} inst9 {} lpm_bustri11:inst14|lpm_bustri:lpm_bustri_component|dout[11]~12 {} lpm_bustri11:inst14|lpm_bustri:lpm_bustri_component|dout[3]~57 {} ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~14 {} ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~18 {} ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~22 {} ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~26 {} ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~30 {} ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~34 {} ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~38 {} ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~42 {} ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~46 {} ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|op_1~49 {} ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|pipeline_dffe[12] {} } { 0.000ns 1.475ns 0.567ns 0.618ns 0.557ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.366ns 0.053ns 0.154ns 0.309ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk clk~clkctrl ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|pipeline_dffe[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst7|lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_pkk:auto_generated|pipeline_dffe[12] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl controlUnit:inst|lpm_dff10:IR|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} controlUnit:inst|lpm_dff10:IR|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_reg " "Info: No valid register-to-register data paths exist for clock \"clk_reg\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "POH:inst16\|lpm_dff4:inst17\|lpm_ff:lpm_ff_component\|dffs\[2\] write_reg clk_reg 7.322 ns register " "Info: tsu for register \"POH:inst16\|lpm_dff4:inst17\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (data pin = \"write_reg\", clock pin = \"clk_reg\") is 7.322 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.710 ns + Longest pin register " "Info: + Longest pin to register delay is 9.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns write_reg 1 PIN PIN_E12 11 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E12; Fanout = 11; PIN Node = 'write_reg'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_reg } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Acer/Desktop/SiFO_4/main.bdf" { { 624 888 1056 640 "write_reg" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.576 ns) + CELL(0.346 ns) 5.749 ns gdfx_temp0\[2\]~0 2 COMB LCCOMB_X21_Y16_N16 44 " "Info: 2: + IC(4.576 ns) + CELL(0.346 ns) = 5.749 ns; Loc. = LCCOMB_X21_Y16_N16; Fanout = 44; COMB Node = 'gdfx_temp0\[2\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.922 ns" { write_reg gdfx_temp0[2]~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.698 ns) + CELL(0.225 ns) 7.672 ns POH:inst16\|inst10 3 COMB LCCOMB_X18_Y16_N26 12 " "Info: 3: + IC(1.698 ns) + CELL(0.225 ns) = 7.672 ns; Loc. = LCCOMB_X18_Y16_N26; Fanout = 12; COMB Node = 'POH:inst16\|inst10'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { gdfx_temp0[2]~0 POH:inst16|inst10 } "NODE_NAME" } } { "POH.bdf" "" { Schematic "C:/Users/Acer/Desktop/SiFO_4/POH.bdf" { { 672 496 560 720 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(0.746 ns) 9.710 ns POH:inst16\|lpm_dff4:inst17\|lpm_ff:lpm_ff_component\|dffs\[2\] 4 REG LCFF_X22_Y15_N17 1 " "Info: 4: + IC(1.292 ns) + CELL(0.746 ns) = 9.710 ns; Loc. = LCFF_X22_Y15_N17; Fanout = 1; REG Node = 'POH:inst16\|lpm_dff4:inst17\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.038 ns" { POH:inst16|inst10 POH:inst16|lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 22.08 % ) " "Info: Total cell delay = 2.144 ns ( 22.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.566 ns ( 77.92 % ) " "Info: Total interconnect delay = 7.566 ns ( 77.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.710 ns" { write_reg gdfx_temp0[2]~0 POH:inst16|inst10 POH:inst16|lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.710 ns" { write_reg {} write_reg~combout {} gdfx_temp0[2]~0 {} POH:inst16|inst10 {} POH:inst16|lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 4.576ns 1.698ns 1.292ns } { 0.000ns 0.827ns 0.346ns 0.225ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_reg destination 2.478 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_reg\" to destination register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_reg 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_reg'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_reg } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Acer/Desktop/SiFO_4/main.bdf" { { 728 872 1040 744 "clk_reg" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_reg~clkctrl 2 COMB CLKCTRL_G3 96 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 96; COMB Node = 'clk_reg~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_reg clk_reg~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Acer/Desktop/SiFO_4/main.bdf" { { 728 872 1040 744 "clk_reg" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns POH:inst16\|lpm_dff4:inst17\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X22_Y15_N17 1 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X22_Y15_N17; Fanout = 1; REG Node = 'POH:inst16\|lpm_dff4:inst17\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { clk_reg~clkctrl POH:inst16|lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk_reg clk_reg~clkctrl POH:inst16|lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk_reg {} clk_reg~combout {} clk_reg~clkctrl {} POH:inst16|lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.710 ns" { write_reg gdfx_temp0[2]~0 POH:inst16|inst10 POH:inst16|lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.710 ns" { write_reg {} write_reg~combout {} gdfx_temp0[2]~0 {} POH:inst16|inst10 {} POH:inst16|lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 4.576ns 1.698ns 1.292ns } { 0.000ns 0.827ns 0.346ns 0.225ns 0.746ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk_reg clk_reg~clkctrl POH:inst16|lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk_reg {} clk_reg~combout {} clk_reg~clkctrl {} POH:inst16|lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data\[4\] controlUnit:inst\|lpm_dff10:IR\|lpm_ff:lpm_ff_component\|dffs\[0\] 10.747 ns register " "Info: tco from clock \"clk\" to destination pin \"data\[4\]\" through register \"controlUnit:inst\|lpm_dff10:IR\|lpm_ff:lpm_ff_component\|dffs\[0\]\" is 10.747 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.482 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Acer/Desktop/SiFO_4/main.bdf" { { -224 -192 -24 -208 "clk" "" } { 256 1240 1272 272 "clk" "" } { -232 -24 40 -216 "clk" "" } { -16 1264 1320 0 "clk" "" } { 64 1272 1296 80 "clk" "" } { 368 144 272 384 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G1 117 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 117; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Acer/Desktop/SiFO_4/main.bdf" { { -224 -192 -24 -208 "clk" "" } { 256 1240 1272 272 "clk" "" } { -232 -24 40 -216 "clk" "" } { -16 1264 1320 0 "clk" "" } { 64 1272 1296 80 "clk" "" } { 368 144 272 384 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.482 ns controlUnit:inst\|lpm_dff10:IR\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X21_Y16_N21 15 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X21_Y16_N21; Fanout = 15; REG Node = 'controlUnit:inst\|lpm_dff10:IR\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { clk~clkctrl controlUnit:inst|lpm_dff10:IR|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.71 % ) " "Info: Total cell delay = 1.482 ns ( 59.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.29 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl controlUnit:inst|lpm_dff10:IR|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} controlUnit:inst|lpm_dff10:IR|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.171 ns + Longest register pin " "Info: + Longest register to pin delay is 8.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controlUnit:inst\|lpm_dff10:IR\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X21_Y16_N21 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y16_N21; Fanout = 15; REG Node = 'controlUnit:inst\|lpm_dff10:IR\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { controlUnit:inst|lpm_dff10:IR|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.366 ns) 1.841 ns inst9 2 COMB LCCOMB_X21_Y16_N4 25 " "Info: 2: + IC(1.475 ns) + CELL(0.366 ns) = 1.841 ns; Loc. = LCCOMB_X21_Y16_N4; Fanout = 25; COMB Node = 'inst9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { controlUnit:inst|lpm_dff10:IR|lpm_ff:lpm_ff_component|dffs[0] inst9 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Acer/Desktop/SiFO_4/main.bdf" { { 480 1352 1416 528 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.503 ns) + CELL(0.154 ns) 3.498 ns lpm_bustri11:inst14\|lpm_bustri:lpm_bustri_component\|dout\[4\]~80 3 COMB LCCOMB_X22_Y17_N2 1 " "Info: 3: + IC(1.503 ns) + CELL(0.154 ns) = 3.498 ns; Loc. = LCCOMB_X22_Y17_N2; Fanout = 1; COMB Node = 'lpm_bustri11:inst14\|lpm_bustri:lpm_bustri_component\|dout\[4\]~80'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { inst9 lpm_bustri11:inst14|lpm_bustri:lpm_bustri_component|dout[4]~80 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.539 ns) + CELL(2.134 ns) 8.171 ns data\[4\] 4 PIN PIN_P18 0 " "Info: 4: + IC(2.539 ns) + CELL(2.134 ns) = 8.171 ns; Loc. = PIN_P18; Fanout = 0; PIN Node = 'data\[4\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.673 ns" { lpm_bustri11:inst14|lpm_bustri:lpm_bustri_component|dout[4]~80 data[4] } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Acer/Desktop/SiFO_4/main.bdf" { { 792 1104 1280 808 "data\[11..0\]" "" } { 328 1048 1072 800 "data\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.654 ns ( 32.48 % ) " "Info: Total cell delay = 2.654 ns ( 32.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.517 ns ( 67.52 % ) " "Info: Total interconnect delay = 5.517 ns ( 67.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.171 ns" { controlUnit:inst|lpm_dff10:IR|lpm_ff:lpm_ff_component|dffs[0] inst9 lpm_bustri11:inst14|lpm_bustri:lpm_bustri_component|dout[4]~80 data[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.171 ns" { controlUnit:inst|lpm_dff10:IR|lpm_ff:lpm_ff_component|dffs[0] {} inst9 {} lpm_bustri11:inst14|lpm_bustri:lpm_bustri_component|dout[4]~80 {} data[4] {} } { 0.000ns 1.475ns 1.503ns 2.539ns } { 0.000ns 0.366ns 0.154ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl controlUnit:inst|lpm_dff10:IR|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} controlUnit:inst|lpm_dff10:IR|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.171 ns" { controlUnit:inst|lpm_dff10:IR|lpm_ff:lpm_ff_component|dffs[0] inst9 lpm_bustri11:inst14|lpm_bustri:lpm_bustri_component|dout[4]~80 data[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.171 ns" { controlUnit:inst|lpm_dff10:IR|lpm_ff:lpm_ff_component|dffs[0] {} inst9 {} lpm_bustri11:inst14|lpm_bustri:lpm_bustri_component|dout[4]~80 {} data[4] {} } { 0.000ns 1.475ns 1.503ns 2.539ns } { 0.000ns 0.366ns 0.154ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "number_reg\[0\] data\[4\] 12.646 ns Longest " "Info: Longest tpd from source pin \"number_reg\[0\]\" to destination pin \"data\[4\]\" is 12.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns number_reg\[0\] 1 PIN PIN_AA8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA8; Fanout = 1; PIN Node = 'number_reg\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { number_reg[0] } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Acer/Desktop/SiFO_4/main.bdf" { { 680 1088 1256 696 "number_reg\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.714 ns) + CELL(0.366 ns) 5.937 ns gdfx_temp0\[0\]~2 2 COMB LCCOMB_X21_Y16_N22 44 " "Info: 2: + IC(4.714 ns) + CELL(0.366 ns) = 5.937 ns; Loc. = LCCOMB_X21_Y16_N22; Fanout = 44; COMB Node = 'gdfx_temp0\[0\]~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.080 ns" { number_reg[0] gdfx_temp0[0]~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.272 ns) 6.879 ns lpm_bustri11:inst14\|lpm_bustri:lpm_bustri_component\|dout\[4\]~50 3 COMB LCCOMB_X21_Y15_N8 2 " "Info: 3: + IC(0.670 ns) + CELL(0.272 ns) = 6.879 ns; Loc. = LCCOMB_X21_Y15_N8; Fanout = 2; COMB Node = 'lpm_bustri11:inst14\|lpm_bustri:lpm_bustri_component\|dout\[4\]~50'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.942 ns" { gdfx_temp0[0]~2 lpm_bustri11:inst14|lpm_bustri:lpm_bustri_component|dout[4]~50 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.272 ns) 7.973 ns lpm_bustri11:inst14\|lpm_bustri:lpm_bustri_component\|dout\[4\]~80 4 COMB LCCOMB_X22_Y17_N2 1 " "Info: 4: + IC(0.822 ns) + CELL(0.272 ns) = 7.973 ns; Loc. = LCCOMB_X22_Y17_N2; Fanout = 1; COMB Node = 'lpm_bustri11:inst14\|lpm_bustri:lpm_bustri_component\|dout\[4\]~80'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { lpm_bustri11:inst14|lpm_bustri:lpm_bustri_component|dout[4]~50 lpm_bustri11:inst14|lpm_bustri:lpm_bustri_component|dout[4]~80 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.539 ns) + CELL(2.134 ns) 12.646 ns data\[4\] 5 PIN PIN_P18 0 " "Info: 5: + IC(2.539 ns) + CELL(2.134 ns) = 12.646 ns; Loc. = PIN_P18; Fanout = 0; PIN Node = 'data\[4\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.673 ns" { lpm_bustri11:inst14|lpm_bustri:lpm_bustri_component|dout[4]~80 data[4] } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Acer/Desktop/SiFO_4/main.bdf" { { 792 1104 1280 808 "data\[11..0\]" "" } { 328 1048 1072 800 "data\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.901 ns ( 30.85 % ) " "Info: Total cell delay = 3.901 ns ( 30.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.745 ns ( 69.15 % ) " "Info: Total interconnect delay = 8.745 ns ( 69.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.646 ns" { number_reg[0] gdfx_temp0[0]~2 lpm_bustri11:inst14|lpm_bustri:lpm_bustri_component|dout[4]~50 lpm_bustri11:inst14|lpm_bustri:lpm_bustri_component|dout[4]~80 data[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "12.646 ns" { number_reg[0] {} number_reg[0]~combout {} gdfx_temp0[0]~2 {} lpm_bustri11:inst14|lpm_bustri:lpm_bustri_component|dout[4]~50 {} lpm_bustri11:inst14|lpm_bustri:lpm_bustri_component|dout[4]~80 {} data[4] {} } { 0.000ns 0.000ns 4.714ns 0.670ns 0.822ns 2.539ns } { 0.000ns 0.857ns 0.366ns 0.272ns 0.272ns 2.134ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "POH:inst16\|lpm_dff4:inst17\|lpm_ff:lpm_ff_component\|dffs\[9\] data_reg\[9\] clk_reg -2.357 ns register " "Info: th for register \"POH:inst16\|lpm_dff4:inst17\|lpm_ff:lpm_ff_component\|dffs\[9\]\" (data pin = \"data_reg\[9\]\", clock pin = \"clk_reg\") is -2.357 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_reg destination 2.480 ns + Longest register " "Info: + Longest clock path from clock \"clk_reg\" to destination register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_reg 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_reg'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_reg } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Acer/Desktop/SiFO_4/main.bdf" { { 728 872 1040 744 "clk_reg" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_reg~clkctrl 2 COMB CLKCTRL_G3 96 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 96; COMB Node = 'clk_reg~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_reg clk_reg~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Acer/Desktop/SiFO_4/main.bdf" { { 728 872 1040 744 "clk_reg" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns POH:inst16\|lpm_dff4:inst17\|lpm_ff:lpm_ff_component\|dffs\[9\] 3 REG LCFF_X26_Y16_N21 1 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X26_Y16_N21; Fanout = 1; REG Node = 'POH:inst16\|lpm_dff4:inst17\|lpm_ff:lpm_ff_component\|dffs\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clk_reg~clkctrl POH:inst16|lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk_reg clk_reg~clkctrl POH:inst16|lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clk_reg {} clk_reg~combout {} clk_reg~clkctrl {} POH:inst16|lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.986 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns data_reg\[9\] 1 PIN PIN_L3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L3; Fanout = 8; PIN Node = 'data_reg\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_reg[9] } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Acer/Desktop/SiFO_4/main.bdf" { { 568 912 1080 584 "data_reg\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.914 ns) + CELL(0.053 ns) 4.831 ns POH:inst16\|lpm_dff4:inst17\|lpm_ff:lpm_ff_component\|dffs\[9\]~feeder 2 COMB LCCOMB_X26_Y16_N20 1 " "Info: 2: + IC(3.914 ns) + CELL(0.053 ns) = 4.831 ns; Loc. = LCCOMB_X26_Y16_N20; Fanout = 1; COMB Node = 'POH:inst16\|lpm_dff4:inst17\|lpm_ff:lpm_ff_component\|dffs\[9\]~feeder'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.967 ns" { data_reg[9] POH:inst16|lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[9]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.986 ns POH:inst16\|lpm_dff4:inst17\|lpm_ff:lpm_ff_component\|dffs\[9\] 3 REG LCFF_X26_Y16_N21 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.986 ns; Loc. = LCFF_X26_Y16_N21; Fanout = 1; REG Node = 'POH:inst16\|lpm_dff4:inst17\|lpm_ff:lpm_ff_component\|dffs\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { POH:inst16|lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[9]~feeder POH:inst16|lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.072 ns ( 21.50 % ) " "Info: Total cell delay = 1.072 ns ( 21.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.914 ns ( 78.50 % ) " "Info: Total interconnect delay = 3.914 ns ( 78.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.986 ns" { data_reg[9] POH:inst16|lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[9]~feeder POH:inst16|lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.986 ns" { data_reg[9] {} data_reg[9]~combout {} POH:inst16|lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[9]~feeder {} POH:inst16|lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 3.914ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk_reg clk_reg~clkctrl POH:inst16|lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clk_reg {} clk_reg~combout {} clk_reg~clkctrl {} POH:inst16|lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.986 ns" { data_reg[9] POH:inst16|lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[9]~feeder POH:inst16|lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.986 ns" { data_reg[9] {} data_reg[9]~combout {} POH:inst16|lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[9]~feeder {} POH:inst16|lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 3.914ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 23 13:58:44 2018 " "Info: Processing ended: Tue Oct 23 13:58:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
