Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Feb 21 20:48:07 2026
| Host         : DESKTOP-FAVD00F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    21          
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (43)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: u_tick/r_tick_50ms_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (43)
-------------------------------------------------
 There are 43 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.847        0.000                      0                   27        0.280        0.000                      0                   27        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.847        0.000                      0                   27        0.280        0.000                      0                   27        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 u_tick/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 2.696ns (51.806%)  route 2.508ns (48.194%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.563     5.084    u_tick/clk_IBUF_BUFG
    SLICE_X38Y39         FDCE                                         r  u_tick/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  u_tick/r_counter_reg[5]/Q
                         net (fo=3, routed)           0.979     6.581    u_tick/r_counter_reg[5]
    SLICE_X39Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.705 r  u_tick/r_tick_50ms0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.705    u_tick/r_tick_50ms0_carry_i_6_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.103 r  u_tick/r_tick_50ms0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.103    u_tick/r_tick_50ms0_carry_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  u_tick/r_tick_50ms0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.217    u_tick/r_tick_50ms0_carry__0_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.331 f  u_tick/r_tick_50ms0_carry__1/CO[3]
                         net (fo=25, routed)          1.529     8.860    u_tick/load
    SLICE_X38Y38         LUT2 (Prop_lut2_I1_O)        0.124     8.984 r  u_tick/r_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.984    u_tick/r_counter[0]_i_6_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.497 r  u_tick/r_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.497    u_tick/r_counter_reg[0]_i_1_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.614 r  u_tick/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.614    u_tick/r_counter_reg[4]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.731 r  u_tick/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.731    u_tick/r_counter_reg[8]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.848 r  u_tick/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.848    u_tick/r_counter_reg[12]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.965 r  u_tick/r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    u_tick/r_counter_reg[16]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.288 r  u_tick/r_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.288    u_tick/r_counter_reg[20]_i_1_n_6
    SLICE_X38Y43         FDCE                                         r  u_tick/r_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.445    14.786    u_tick/clk_IBUF_BUFG
    SLICE_X38Y43         FDCE                                         r  u_tick/r_counter_reg[21]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y43         FDCE (Setup_fdce_C_D)        0.109    15.135    u_tick/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 u_tick/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 2.612ns (51.015%)  route 2.508ns (48.985%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.563     5.084    u_tick/clk_IBUF_BUFG
    SLICE_X38Y39         FDCE                                         r  u_tick/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  u_tick/r_counter_reg[5]/Q
                         net (fo=3, routed)           0.979     6.581    u_tick/r_counter_reg[5]
    SLICE_X39Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.705 r  u_tick/r_tick_50ms0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.705    u_tick/r_tick_50ms0_carry_i_6_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.103 r  u_tick/r_tick_50ms0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.103    u_tick/r_tick_50ms0_carry_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  u_tick/r_tick_50ms0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.217    u_tick/r_tick_50ms0_carry__0_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.331 f  u_tick/r_tick_50ms0_carry__1/CO[3]
                         net (fo=25, routed)          1.529     8.860    u_tick/load
    SLICE_X38Y38         LUT2 (Prop_lut2_I1_O)        0.124     8.984 r  u_tick/r_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.984    u_tick/r_counter[0]_i_6_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.497 r  u_tick/r_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.497    u_tick/r_counter_reg[0]_i_1_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.614 r  u_tick/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.614    u_tick/r_counter_reg[4]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.731 r  u_tick/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.731    u_tick/r_counter_reg[8]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.848 r  u_tick/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.848    u_tick/r_counter_reg[12]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.965 r  u_tick/r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    u_tick/r_counter_reg[16]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.204 r  u_tick/r_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.204    u_tick/r_counter_reg[20]_i_1_n_5
    SLICE_X38Y43         FDCE                                         r  u_tick/r_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.445    14.786    u_tick/clk_IBUF_BUFG
    SLICE_X38Y43         FDCE                                         r  u_tick/r_counter_reg[22]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y43         FDCE (Setup_fdce_C_D)        0.109    15.135    u_tick/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.204    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 u_tick/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 2.592ns (50.823%)  route 2.508ns (49.177%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.563     5.084    u_tick/clk_IBUF_BUFG
    SLICE_X38Y39         FDCE                                         r  u_tick/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  u_tick/r_counter_reg[5]/Q
                         net (fo=3, routed)           0.979     6.581    u_tick/r_counter_reg[5]
    SLICE_X39Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.705 r  u_tick/r_tick_50ms0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.705    u_tick/r_tick_50ms0_carry_i_6_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.103 r  u_tick/r_tick_50ms0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.103    u_tick/r_tick_50ms0_carry_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  u_tick/r_tick_50ms0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.217    u_tick/r_tick_50ms0_carry__0_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.331 f  u_tick/r_tick_50ms0_carry__1/CO[3]
                         net (fo=25, routed)          1.529     8.860    u_tick/load
    SLICE_X38Y38         LUT2 (Prop_lut2_I1_O)        0.124     8.984 r  u_tick/r_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.984    u_tick/r_counter[0]_i_6_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.497 r  u_tick/r_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.497    u_tick/r_counter_reg[0]_i_1_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.614 r  u_tick/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.614    u_tick/r_counter_reg[4]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.731 r  u_tick/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.731    u_tick/r_counter_reg[8]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.848 r  u_tick/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.848    u_tick/r_counter_reg[12]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.965 r  u_tick/r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    u_tick/r_counter_reg[16]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.184 r  u_tick/r_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.184    u_tick/r_counter_reg[20]_i_1_n_7
    SLICE_X38Y43         FDCE                                         r  u_tick/r_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.445    14.786    u_tick/clk_IBUF_BUFG
    SLICE_X38Y43         FDCE                                         r  u_tick/r_counter_reg[20]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y43         FDCE (Setup_fdce_C_D)        0.109    15.135    u_tick/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.184    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 u_tick/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 2.579ns (50.697%)  route 2.508ns (49.303%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.563     5.084    u_tick/clk_IBUF_BUFG
    SLICE_X38Y39         FDCE                                         r  u_tick/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  u_tick/r_counter_reg[5]/Q
                         net (fo=3, routed)           0.979     6.581    u_tick/r_counter_reg[5]
    SLICE_X39Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.705 r  u_tick/r_tick_50ms0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.705    u_tick/r_tick_50ms0_carry_i_6_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.103 r  u_tick/r_tick_50ms0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.103    u_tick/r_tick_50ms0_carry_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  u_tick/r_tick_50ms0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.217    u_tick/r_tick_50ms0_carry__0_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.331 f  u_tick/r_tick_50ms0_carry__1/CO[3]
                         net (fo=25, routed)          1.529     8.860    u_tick/load
    SLICE_X38Y38         LUT2 (Prop_lut2_I1_O)        0.124     8.984 r  u_tick/r_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.984    u_tick/r_counter[0]_i_6_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.497 r  u_tick/r_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.497    u_tick/r_counter_reg[0]_i_1_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.614 r  u_tick/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.614    u_tick/r_counter_reg[4]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.731 r  u_tick/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.731    u_tick/r_counter_reg[8]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.848 r  u_tick/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.848    u_tick/r_counter_reg[12]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.171 r  u_tick/r_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.171    u_tick/r_counter_reg[16]_i_1_n_6
    SLICE_X38Y42         FDCE                                         r  u_tick/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.785    u_tick/clk_IBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  u_tick/r_counter_reg[17]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X38Y42         FDCE (Setup_fdce_C_D)        0.109    15.134    u_tick/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.971ns  (required time - arrival time)
  Source:                 u_tick/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 2.571ns (50.620%)  route 2.508ns (49.381%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.563     5.084    u_tick/clk_IBUF_BUFG
    SLICE_X38Y39         FDCE                                         r  u_tick/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  u_tick/r_counter_reg[5]/Q
                         net (fo=3, routed)           0.979     6.581    u_tick/r_counter_reg[5]
    SLICE_X39Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.705 r  u_tick/r_tick_50ms0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.705    u_tick/r_tick_50ms0_carry_i_6_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.103 r  u_tick/r_tick_50ms0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.103    u_tick/r_tick_50ms0_carry_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  u_tick/r_tick_50ms0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.217    u_tick/r_tick_50ms0_carry__0_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.331 f  u_tick/r_tick_50ms0_carry__1/CO[3]
                         net (fo=25, routed)          1.529     8.860    u_tick/load
    SLICE_X38Y38         LUT2 (Prop_lut2_I1_O)        0.124     8.984 r  u_tick/r_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.984    u_tick/r_counter[0]_i_6_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.497 r  u_tick/r_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.497    u_tick/r_counter_reg[0]_i_1_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.614 r  u_tick/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.614    u_tick/r_counter_reg[4]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.731 r  u_tick/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.731    u_tick/r_counter_reg[8]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.848 r  u_tick/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.848    u_tick/r_counter_reg[12]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.163 r  u_tick/r_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.163    u_tick/r_counter_reg[16]_i_1_n_4
    SLICE_X38Y42         FDCE                                         r  u_tick/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.785    u_tick/clk_IBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  u_tick/r_counter_reg[19]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X38Y42         FDCE (Setup_fdce_C_D)        0.109    15.134    u_tick/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                  4.971    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 u_tick/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 2.495ns (49.869%)  route 2.508ns (50.131%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.563     5.084    u_tick/clk_IBUF_BUFG
    SLICE_X38Y39         FDCE                                         r  u_tick/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  u_tick/r_counter_reg[5]/Q
                         net (fo=3, routed)           0.979     6.581    u_tick/r_counter_reg[5]
    SLICE_X39Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.705 r  u_tick/r_tick_50ms0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.705    u_tick/r_tick_50ms0_carry_i_6_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.103 r  u_tick/r_tick_50ms0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.103    u_tick/r_tick_50ms0_carry_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  u_tick/r_tick_50ms0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.217    u_tick/r_tick_50ms0_carry__0_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.331 f  u_tick/r_tick_50ms0_carry__1/CO[3]
                         net (fo=25, routed)          1.529     8.860    u_tick/load
    SLICE_X38Y38         LUT2 (Prop_lut2_I1_O)        0.124     8.984 r  u_tick/r_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.984    u_tick/r_counter[0]_i_6_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.497 r  u_tick/r_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.497    u_tick/r_counter_reg[0]_i_1_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.614 r  u_tick/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.614    u_tick/r_counter_reg[4]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.731 r  u_tick/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.731    u_tick/r_counter_reg[8]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.848 r  u_tick/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.848    u_tick/r_counter_reg[12]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.087 r  u_tick/r_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.087    u_tick/r_counter_reg[16]_i_1_n_5
    SLICE_X38Y42         FDCE                                         r  u_tick/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.785    u_tick/clk_IBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  u_tick/r_counter_reg[18]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X38Y42         FDCE (Setup_fdce_C_D)        0.109    15.134    u_tick/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -10.087    
  -------------------------------------------------------------------
                         slack                                  5.047    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 u_tick/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 2.475ns (49.668%)  route 2.508ns (50.332%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.563     5.084    u_tick/clk_IBUF_BUFG
    SLICE_X38Y39         FDCE                                         r  u_tick/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  u_tick/r_counter_reg[5]/Q
                         net (fo=3, routed)           0.979     6.581    u_tick/r_counter_reg[5]
    SLICE_X39Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.705 r  u_tick/r_tick_50ms0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.705    u_tick/r_tick_50ms0_carry_i_6_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.103 r  u_tick/r_tick_50ms0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.103    u_tick/r_tick_50ms0_carry_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  u_tick/r_tick_50ms0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.217    u_tick/r_tick_50ms0_carry__0_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.331 f  u_tick/r_tick_50ms0_carry__1/CO[3]
                         net (fo=25, routed)          1.529     8.860    u_tick/load
    SLICE_X38Y38         LUT2 (Prop_lut2_I1_O)        0.124     8.984 r  u_tick/r_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.984    u_tick/r_counter[0]_i_6_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.497 r  u_tick/r_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.497    u_tick/r_counter_reg[0]_i_1_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.614 r  u_tick/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.614    u_tick/r_counter_reg[4]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.731 r  u_tick/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.731    u_tick/r_counter_reg[8]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.848 r  u_tick/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.848    u_tick/r_counter_reg[12]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.067 r  u_tick/r_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.067    u_tick/r_counter_reg[16]_i_1_n_7
    SLICE_X38Y42         FDCE                                         r  u_tick/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.785    u_tick/clk_IBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  u_tick/r_counter_reg[16]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X38Y42         FDCE (Setup_fdce_C_D)        0.109    15.134    u_tick/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 u_tick/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 2.462ns (49.537%)  route 2.508ns (50.463%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.563     5.084    u_tick/clk_IBUF_BUFG
    SLICE_X38Y39         FDCE                                         r  u_tick/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  u_tick/r_counter_reg[5]/Q
                         net (fo=3, routed)           0.979     6.581    u_tick/r_counter_reg[5]
    SLICE_X39Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.705 r  u_tick/r_tick_50ms0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.705    u_tick/r_tick_50ms0_carry_i_6_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.103 r  u_tick/r_tick_50ms0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.103    u_tick/r_tick_50ms0_carry_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  u_tick/r_tick_50ms0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.217    u_tick/r_tick_50ms0_carry__0_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.331 f  u_tick/r_tick_50ms0_carry__1/CO[3]
                         net (fo=25, routed)          1.529     8.860    u_tick/load
    SLICE_X38Y38         LUT2 (Prop_lut2_I1_O)        0.124     8.984 r  u_tick/r_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.984    u_tick/r_counter[0]_i_6_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.497 r  u_tick/r_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.497    u_tick/r_counter_reg[0]_i_1_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.614 r  u_tick/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.614    u_tick/r_counter_reg[4]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.731 r  u_tick/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.731    u_tick/r_counter_reg[8]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.054 r  u_tick/r_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.054    u_tick/r_counter_reg[12]_i_1_n_6
    SLICE_X38Y41         FDCE                                         r  u_tick/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.785    u_tick/clk_IBUF_BUFG
    SLICE_X38Y41         FDCE                                         r  u_tick/r_counter_reg[13]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X38Y41         FDCE (Setup_fdce_C_D)        0.109    15.134    u_tick/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 u_tick/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 2.454ns (49.455%)  route 2.508ns (50.545%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.563     5.084    u_tick/clk_IBUF_BUFG
    SLICE_X38Y39         FDCE                                         r  u_tick/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  u_tick/r_counter_reg[5]/Q
                         net (fo=3, routed)           0.979     6.581    u_tick/r_counter_reg[5]
    SLICE_X39Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.705 r  u_tick/r_tick_50ms0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.705    u_tick/r_tick_50ms0_carry_i_6_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.103 r  u_tick/r_tick_50ms0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.103    u_tick/r_tick_50ms0_carry_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  u_tick/r_tick_50ms0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.217    u_tick/r_tick_50ms0_carry__0_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.331 f  u_tick/r_tick_50ms0_carry__1/CO[3]
                         net (fo=25, routed)          1.529     8.860    u_tick/load
    SLICE_X38Y38         LUT2 (Prop_lut2_I1_O)        0.124     8.984 r  u_tick/r_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.984    u_tick/r_counter[0]_i_6_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.497 r  u_tick/r_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.497    u_tick/r_counter_reg[0]_i_1_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.614 r  u_tick/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.614    u_tick/r_counter_reg[4]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.731 r  u_tick/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.731    u_tick/r_counter_reg[8]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.046 r  u_tick/r_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.046    u_tick/r_counter_reg[12]_i_1_n_4
    SLICE_X38Y41         FDCE                                         r  u_tick/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.785    u_tick/clk_IBUF_BUFG
    SLICE_X38Y41         FDCE                                         r  u_tick/r_counter_reg[15]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X38Y41         FDCE (Setup_fdce_C_D)        0.109    15.134    u_tick/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 u_tick/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 2.378ns (48.669%)  route 2.508ns (51.331%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.563     5.084    u_tick/clk_IBUF_BUFG
    SLICE_X38Y39         FDCE                                         r  u_tick/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  u_tick/r_counter_reg[5]/Q
                         net (fo=3, routed)           0.979     6.581    u_tick/r_counter_reg[5]
    SLICE_X39Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.705 r  u_tick/r_tick_50ms0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.705    u_tick/r_tick_50ms0_carry_i_6_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.103 r  u_tick/r_tick_50ms0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.103    u_tick/r_tick_50ms0_carry_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  u_tick/r_tick_50ms0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.217    u_tick/r_tick_50ms0_carry__0_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.331 f  u_tick/r_tick_50ms0_carry__1/CO[3]
                         net (fo=25, routed)          1.529     8.860    u_tick/load
    SLICE_X38Y38         LUT2 (Prop_lut2_I1_O)        0.124     8.984 r  u_tick/r_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.984    u_tick/r_counter[0]_i_6_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.497 r  u_tick/r_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.497    u_tick/r_counter_reg[0]_i_1_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.614 r  u_tick/r_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.614    u_tick/r_counter_reg[4]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.731 r  u_tick/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.731    u_tick/r_counter_reg[8]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.970 r  u_tick/r_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.970    u_tick/r_counter_reg[12]_i_1_n_5
    SLICE_X38Y41         FDCE                                         r  u_tick/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.785    u_tick/clk_IBUF_BUFG
    SLICE_X38Y41         FDCE                                         r  u_tick/r_counter_reg[14]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X38Y41         FDCE (Setup_fdce_C_D)        0.109    15.134    u_tick/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                  5.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 r_prev_btn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_mode_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.187ns (46.497%)  route 0.215ns (53.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.559     1.442    clk_IBUF_BUFG
    SLICE_X40Y35         FDCE                                         r  r_prev_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  r_prev_btn_reg/Q
                         net (fo=3, routed)           0.215     1.798    u_debouncer/r_prev_btn
    SLICE_X40Y36         LUT5 (Prop_lut5_I3_O)        0.046     1.844 r  u_debouncer/r_mode[2]_i_1/O
                         net (fo=1, routed)           0.000     1.844    u_debouncer_n_1
    SLICE_X40Y36         FDPE                                         r  r_mode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.828     1.955    clk_IBUF_BUFG
    SLICE_X40Y36         FDPE                                         r  r_mode_reg[2]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X40Y36         FDPE (Hold_fdpe_C_D)         0.107     1.564    r_mode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u_tick/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.562     1.445    u_tick/clk_IBUF_BUFG
    SLICE_X38Y41         FDCE                                         r  u_tick/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  u_tick/r_counter_reg[15]/Q
                         net (fo=3, routed)           0.148     1.757    u_tick/r_counter_reg[15]
    SLICE_X38Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.802 r  u_tick/r_counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.802    u_tick/r_counter[12]_i_2_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.866 r  u_tick/r_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    u_tick/r_counter_reg[12]_i_1_n_4
    SLICE_X38Y41         FDCE                                         r  u_tick/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.958    u_tick/clk_IBUF_BUFG
    SLICE_X38Y41         FDCE                                         r  u_tick/r_counter_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X38Y41         FDCE (Hold_fdce_C_D)         0.134     1.579    u_tick/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u_tick/r_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.562     1.445    u_tick/clk_IBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  u_tick/r_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  u_tick/r_counter_reg[19]/Q
                         net (fo=3, routed)           0.148     1.757    u_tick/r_counter_reg[19]
    SLICE_X38Y42         LUT2 (Prop_lut2_I0_O)        0.045     1.802 r  u_tick/r_counter[16]_i_2/O
                         net (fo=1, routed)           0.000     1.802    u_tick/r_counter[16]_i_2_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.866 r  u_tick/r_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    u_tick/r_counter_reg[16]_i_1_n_4
    SLICE_X38Y42         FDCE                                         r  u_tick/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.958    u_tick/clk_IBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  u_tick/r_counter_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X38Y42         FDCE (Hold_fdce_C_D)         0.134     1.579    u_tick/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u_tick/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.562     1.445    u_tick/clk_IBUF_BUFG
    SLICE_X38Y40         FDCE                                         r  u_tick/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  u_tick/r_counter_reg[11]/Q
                         net (fo=3, routed)           0.149     1.758    u_tick/r_counter_reg[11]
    SLICE_X38Y40         LUT2 (Prop_lut2_I0_O)        0.045     1.803 r  u_tick/r_counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.803    u_tick/r_counter[8]_i_2_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.867 r  u_tick/r_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    u_tick/r_counter_reg[8]_i_1_n_4
    SLICE_X38Y40         FDCE                                         r  u_tick/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.958    u_tick/clk_IBUF_BUFG
    SLICE_X38Y40         FDCE                                         r  u_tick/r_counter_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X38Y40         FDCE (Hold_fdce_C_D)         0.134     1.579    u_tick/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u_tick/r_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.561     1.444    u_tick/clk_IBUF_BUFG
    SLICE_X38Y39         FDCE                                         r  u_tick/r_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  u_tick/r_counter_reg[7]/Q
                         net (fo=3, routed)           0.149     1.757    u_tick/r_counter_reg[7]
    SLICE_X38Y39         LUT2 (Prop_lut2_I0_O)        0.045     1.802 r  u_tick/r_counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.802    u_tick/r_counter[4]_i_2_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.866 r  u_tick/r_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    u_tick/r_counter_reg[4]_i_1_n_4
    SLICE_X38Y39         FDCE                                         r  u_tick/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.830     1.957    u_tick/clk_IBUF_BUFG
    SLICE_X38Y39         FDCE                                         r  u_tick/r_counter_reg[7]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X38Y39         FDCE (Hold_fdce_C_D)         0.134     1.578    u_tick/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u_tick/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.561     1.444    u_tick/clk_IBUF_BUFG
    SLICE_X38Y38         FDCE                                         r  u_tick/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  u_tick/r_counter_reg[3]/Q
                         net (fo=3, routed)           0.149     1.757    u_tick/r_counter_reg[3]
    SLICE_X38Y38         LUT2 (Prop_lut2_I0_O)        0.045     1.802 r  u_tick/r_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.802    u_tick/r_counter[0]_i_3_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.866 r  u_tick/r_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    u_tick/r_counter_reg[0]_i_1_n_4
    SLICE_X38Y38         FDCE                                         r  u_tick/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.830     1.957    u_tick/clk_IBUF_BUFG
    SLICE_X38Y38         FDCE                                         r  u_tick/r_counter_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X38Y38         FDCE (Hold_fdce_C_D)         0.134     1.578    u_tick/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 u_tick/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_tick_50ms_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.344ns (78.681%)  route 0.093ns (21.319%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.562     1.445    u_tick/clk_IBUF_BUFG
    SLICE_X38Y41         FDCE                                         r  u_tick/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  u_tick/r_counter_reg[15]/Q
                         net (fo=3, routed)           0.093     1.702    u_tick/r_counter_reg[15]
    SLICE_X39Y41         LUT3 (Prop_lut3_I2_O)        0.049     1.751 r  u_tick/r_tick_50ms0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.751    u_tick/r_tick_50ms0_carry__0_i_1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.843 r  u_tick/r_tick_50ms0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.843    u_tick/r_tick_50ms0_carry__0_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.882 r  u_tick/r_tick_50ms0_carry__1/CO[3]
                         net (fo=25, routed)          0.000     1.882    u_tick/load
    SLICE_X39Y42         FDCE                                         r  u_tick/r_tick_50ms_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.958    u_tick/clk_IBUF_BUFG
    SLICE_X39Y42         FDCE                                         r  u_tick/r_tick_50ms_reg/C
                         clock pessimism             -0.497     1.461    
    SLICE_X39Y42         FDCE (Hold_fdce_C_D)         0.130     1.591    u_tick/r_tick_50ms_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 r_mode_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_mode_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.565%)  route 0.197ns (51.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.559     1.442    clk_IBUF_BUFG
    SLICE_X40Y35         FDPE                                         r  r_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDPE (Prop_fdpe_C_Q)         0.141     1.583 r  r_mode_reg[0]/Q
                         net (fo=20, routed)          0.197     1.780    u_debouncer/r_mode[0]
    SLICE_X40Y35         LUT3 (Prop_lut3_I2_O)        0.045     1.825 r  u_debouncer/r_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    u_debouncer_n_2
    SLICE_X40Y35         FDPE                                         r  r_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.828     1.955    clk_IBUF_BUFG
    SLICE_X40Y35         FDPE                                         r  r_mode_reg[0]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X40Y35         FDPE (Hold_fdpe_C_D)         0.091     1.533    r_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 r_prev_btn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_mode_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.364%)  route 0.215ns (53.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.559     1.442    clk_IBUF_BUFG
    SLICE_X40Y35         FDCE                                         r  r_prev_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  r_prev_btn_reg/Q
                         net (fo=3, routed)           0.215     1.798    u_debouncer/r_prev_btn
    SLICE_X40Y36         LUT4 (Prop_lut4_I2_O)        0.045     1.843 r  u_debouncer/r_mode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.843    u_debouncer_n_3
    SLICE_X40Y36         FDPE                                         r  r_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.828     1.955    clk_IBUF_BUFG
    SLICE_X40Y36         FDPE                                         r  r_mode_reg[1]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X40Y36         FDPE (Hold_fdpe_C_D)         0.091     1.548    r_mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 u_tick/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.562     1.445    u_tick/clk_IBUF_BUFG
    SLICE_X38Y41         FDCE                                         r  u_tick/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  u_tick/r_counter_reg[12]/Q
                         net (fo=3, routed)           0.174     1.783    u_tick/r_counter_reg[12]
    SLICE_X38Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.828 r  u_tick/r_counter[12]_i_5/O
                         net (fo=1, routed)           0.000     1.828    u_tick/r_counter[12]_i_5_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.898 r  u_tick/r_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.898    u_tick/r_counter_reg[12]_i_1_n_7
    SLICE_X38Y41         FDCE                                         r  u_tick/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.958    u_tick/clk_IBUF_BUFG
    SLICE_X38Y41         FDCE                                         r  u_tick/r_counter_reg[12]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X38Y41         FDCE (Hold_fdce_C_D)         0.134     1.579    u_tick/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X40Y35   r_mode_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X40Y36   r_mode_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X40Y36   r_mode_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y35   r_prev_btn_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y38   u_tick/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y40   u_tick/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y40   u_tick/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y41   u_tick/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y41   u_tick/r_counter_reg[13]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y35   r_mode_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y35   r_mode_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y36   r_mode_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y36   r_mode_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y36   r_mode_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y36   r_mode_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y35   r_prev_btn_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y35   r_prev_btn_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y38   u_tick/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y38   u_tick/r_counter_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y35   r_mode_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y35   r_mode_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y36   r_mode_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y36   r_mode_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y36   r_mode_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y36   r_mode_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y35   r_prev_btn_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y35   r_prev_btn_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y38   u_tick/r_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y38   u_tick/r_counter_reg[0]/C



