@MastersThesis{masud_1999,
    title={FPGA routing structures: a novel switch block and depopulated interconnect matrix architectures},
    author={Masud, Muhammad Imran.},
    year={1999},
    school={The University of British Columbia}
}
@misc{switch_blocks, title={Checkerboard Switch Block Topologies for Routing Diversity}, url={http://www.ece.ubc.ca/~lemieux/publications/presentations/lemieux-fpga2002poster/}, journal={Professor Guy Lemieux}, publisher={University of British Columbia}, author={Lemieux, Guy and Lewis, David}, year={2002}}

@misc{simple_ble, title={Programmable Logic/FPGAs}, url={https://en.wikibooks.org/wiki/Programmable_Logic/FPGAs}, journal={Wikibooks, open books for an open world}, year={2007}, month={Nov}}

@misc{xilinx_xc4000, title={The Xilinx Field Programmable Gate Array Series}, note={Available at \url{http://mazsola.iit.uni-miskolc.hu/cae/docs/pld1.en.html}}, journal={Field Programmable Gate Arrays}}

@article{vtr,
  title={{VTR 7.0: Next Generation Architecture and CAD System for FPGAs}},
  author={Luu, Jason and Goeders, Jeff and Wainberg, Michael and Somerville, Andrew and Yu, Thien and Nasartschuk, Konstantin and Nasr, Miad and Wang, Sen and Liu, Tim and Ahmed, Norrudin and Kent, Kenneth B. and Anderson, Jason and Rose, Jonathan and Betz, Vaughn},
  journal = {ACM Trans. Reconfigurable Technol. Syst.},
  month={June},
  volume={7},
  number={2},
  pages={6:1--6:30},
  year={2014}
}
@misc{fsm, title={Implementing a Finite State Machine in VHDL}, url={https://www.allaboutcircuits.com/technical-articles/implementing-a-finite-state-machine-in-vhdl/}, journal={All About Circuits}, author={Williams, David}, year={2015}, month={Dec}}

@book{fpga_arch_overview, place={New York}, title={Tree-based heterogeneous FPGA architectures: application specific exploration and optimization}, publisher={Springer}, author={Farooq, Umer and Marrakchi, Zied and Mehrez, Habib}, year={2012}}

@INPROCEEDINGS{6653592, 
author={A. B. Dhia and L. Naviner and P. Matherat}, 
booktitle={2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)}, 
title={Evaluating CLB designs under multiple SETs in SRAM-based FPGAs}, 
year={2013}, 
volume={}, 
number={}, 
pages={112-117}, 
keywords={CMOS memory circuits;SRAM chips;field programmable gate arrays;integrated circuit reliability;logic design;logic testing;SET;SRAM-based FPGA;STM CMOS technology;cost penalties;defects;design criterion;logic blocks;logical masking;microelectronics;nanoelectronics;reliability gain;single event effects;single event transients;size 65 nm;soft errors;Circuit faults;Computer architecture;Fault tolerance;Fault tolerant systems;Reliability engineering;Tunneling magnetoresistance}, 
doi={10.1109/DFT.2013.6653592}, 
ISSN={1550-5774}, 
month={Oct}}

@INPROCEEDINGS{6463643, 
author={A. Ben Dhia and L. Naviner and P. Matherat}, 
booktitle={2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)}, 
title={a new fault-tolerant architecture for clbs in sram-based fpgas}, 
year={2012}, 
volume={}, 
number={}, 
pages={761-764}, 
keywords={SRAM chips;fault tolerance;field programmable gate arrays;CLB structure;Matlab simulations;SRAM-based FPGA;bit-inversion errors;butterfly architecture;butterfly shape;configurable logic block;digital reconfigurable circuits;fault emulation platform;fault-tolerant architecture;intrinsic redundance;Circuit faults;Fault tolerance;Fault tolerant systems;Field programmable gate arrays;Table lookup;Logical masking;SRAM-based FPGA;fault tolerance;reliability analysis}, 
doi={10.1109/ICECS.2012.6463643}, 
ISSN={}, 
month={Dec},}

@INPROCEEDINGS{933857, 
author={N. Nedjah and L. de Macedo Mourelle}, 
booktitle={Proceedings 12th International Workshop on Rapid System Prototyping. RSP 2001}, 
title={How many CLBs does your circuit need to be implemented? [Configurable logic blocks]}, 
year={2001}, 
volume={}, 
number={}, 
pages={174-179}, 
keywords={logic design;chip area estimation;circuit implementation;configurable logic blocks;economics;hardware devices;logic design;logic synthesis sessions;Circuit simulation;Circuit synthesis;Design engineering;Economic forecasting;Field programmable gate arrays;Hardware;Logic devices;Routing;Statistics;Systems engineering and theory}, 
doi={10.1109/IWRSP.2001.933857}, 
ISSN={}, 
month={},}


