{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 3305, "design__instance__area": 25443.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 30, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0019118399359285831, "power__switching__total": 0.0008081537671387196, "power__leakage__total": 3.746855270492233e-08, "power__total": 0.002720031188800931, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2771735419634894, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2766977558728302, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.5483456066641805, "timing__setup__ws__corner:nom_tt_025C_1v80": 7.98814104140477, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.548346, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 10.446854, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 30, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.29462708107148516, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.29610911782897215, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.2955356043538064, "timing__setup__ws__corner:nom_ss_100C_1v60": 4.779989872545283, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.295536, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 4.77999, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 30, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2710165224505421, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.270615232326942, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.2600841282622933, "timing__setup__ws__corner:nom_ff_n40C_1v95": 8.391495735799776, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.260084, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 12.648141, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 30, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2686751175365394, "clock__skew__worst_setup": 0.2689122056701534, "timing__hold__ws": 0.25747554816985835, "timing__setup__ws": 4.703418232460502, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.257476, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 4.703418, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 260.75 271.47", "design__core__bbox": "5.52 10.88 254.84 258.4", "design__io": 55, "design__die__area": 70785.8, "design__core__area": 61711.7, "design__instance__count__stdcell": 3305, "design__instance__area__stdcell": 25443.2, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.412291, "design__instance__utilization__stdcell": 0.412291, "design__instance__count__class:buffer": 3, "design__instance__count__class:inverter": 342, "design__instance__count__class:sequential_cell": 302, "design__instance__count__class:multi_input_combinational_cell": 976, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 4479, "design__instance__count__class:tap_cell": 883, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 3774180, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 54155.9, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 694, "design__instance__count__class:clock_buffer": 64, "design__instance__count__class:clock_inverter": 37, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 360, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 4, "design__instance__count__class:antenna_cell": 4, "route__net": 2399, "route__net__special": 2, "route__drc_errors__iter:1": 652, "route__wirelength__iter:1": 58644, "route__drc_errors__iter:2": 134, "route__wirelength__iter:2": 58123, "route__drc_errors__iter:3": 83, "route__wirelength__iter:3": 58080, "route__drc_errors__iter:4": 9, "route__wirelength__iter:4": 58069, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 58072, "route__drc_errors": 0, "route__wirelength": 58072, "route__vias": 14471, "route__vias__singlecut": 14471, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 459.23, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 51, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 51, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 51, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 30, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2745131699654909, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2747992189358756, "timing__hold__ws__corner:min_tt_025C_1v80": 0.5445581362197061, "timing__setup__ws__corner:min_tt_025C_1v80": 8.00843680704734, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.544558, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 10.485974, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 51, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 30, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.29083000719757607, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.29213896018062885, "timing__hold__ws__corner:min_ss_100C_1v60": 1.2887556941952765, "timing__setup__ws__corner:min_ss_100C_1v60": 4.856107653444761, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.288756, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 4.856108, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 51, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 30, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2686751175365394, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2689122056701534, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.25747554816985835, "timing__setup__ws__corner:min_ff_n40C_1v95": 8.404827294256517, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.257476, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 12.690855, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 51, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 30, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2823533986536769, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.279402425770764, "timing__hold__ws__corner:max_tt_025C_1v80": 0.5522068514307278, "timing__setup__ws__corner:max_tt_025C_1v80": 7.96247534888482, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.552207, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 10.410162, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 51, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 30, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.30116307522460645, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.30087308496237286, "timing__hold__ws__corner:max_ss_100C_1v60": 1.3038952508987534, "timing__setup__ws__corner:max_ss_100C_1v60": 4.703418232460502, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.303895, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 4.703418, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 51, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 30, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.27560007833733885, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.27272609942336123, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.26323766134177784, "timing__setup__ws__corner:max_ff_n40C_1v95": 8.373964869655927, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.263238, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 12.608791, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 51, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 51, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_ff_n40C_1v95": 1.73208, "design_powergrid__drop__average__net:VPWR__corner:nom_ff_n40C_1v95": 1.7736, "design_powergrid__drop__worst__net:VPWR__corner:nom_ff_n40C_1v95": 0.0679238, "design_powergrid__voltage__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.0878657, "design_powergrid__drop__average__net:VGND__corner:nom_ff_n40C_1v95": 0.0267058, "design_powergrid__drop__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.0878657, "design_powergrid__voltage__worst": 0.0878657, "design_powergrid__voltage__worst__net:VPWR": 1.73208, "design_powergrid__drop__worst": 0.0878657, "design_powergrid__drop__worst__net:VPWR": 0.0679238, "design_powergrid__voltage__worst__net:VGND": 0.0878657, "design_powergrid__drop__worst__net:VGND": 0.0878657, "ir__voltage__worst": 1.73, "ir__drop__avg": 0.0264, "ir__drop__worst": 0.0679, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}