INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tabid/Desktop/Digital Circuit Design/counter/counter.srcs/sources_1/new/A_4_udlecnt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'A_4_udlecnt'
