{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 30 10:57:41 2020 " "Info: Processing started: Thu Jan 30 10:57:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MemInterface -c MemInterface " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MemInterface -c MemInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/_uni/2019-2020/senior/vga driver/vga_lib.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /documents/_uni/2019-2020/senior/vga driver/vga_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_LIB " "Info: Found design unit 1: VGA_LIB" {  } { { "../../vga_lib.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/vga_lib.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/_uni/2019-2020/senior/vga driver/mem_device_sram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /documents/_uni/2019-2020/senior/vga driver/mem_device_sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_device_sram-quartus " "Info: Found design unit 1: mem_device_sram-quartus" {  } { { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mem_device_sram " "Info: Found entity 1: mem_device_sram" {  } { { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "mem_device_sram " "Info: Elaborating entity \"mem_device_sram\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "MemInterface " "Warning: Ignored assignments for entity \"MemInterface\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity MemInterface -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity MemInterface -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity MemInterface -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity MemInterface -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "188 " "Info: Implemented 188 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "54 " "Info: Implemented 54 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Info: Implemented 24 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Info: Implemented 54 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 30 10:57:43 2020 " "Info: Processing ended: Thu Jan 30 10:57:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 30 10:57:43 2020 " "Info: Processing started: Thu Jan 30 10:57:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MemInterface -c MemInterface " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MemInterface -c MemInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "MemInterface EP3C16Q240C8 " "Info: Selected device EP3C16Q240C8 for design \"MemInterface\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Info: Device EP3C25Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Info: Device EP3C40Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 360 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 362 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 364 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 366 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 368 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "134 134 " "Critical Warning: No exact pin location assignment(s) for 134 pins of 134 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_D\[0\] " "Info: Pin FPGA_D\[0\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_D[0] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 17 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 85 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_D\[1\] " "Info: Pin FPGA_D\[1\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_D[1] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 17 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 86 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_D\[2\] " "Info: Pin FPGA_D\[2\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_D[2] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 17 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 87 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_D\[3\] " "Info: Pin FPGA_D\[3\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_D[3] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 17 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_D\[4\] " "Info: Pin FPGA_D\[4\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_D[4] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 17 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 89 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_D\[5\] " "Info: Pin FPGA_D\[5\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_D[5] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 17 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 90 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_D\[6\] " "Info: Pin FPGA_D\[6\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_D[6] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 17 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 91 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_D\[7\] " "Info: Pin FPGA_D\[7\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_D[7] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 17 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_D\[8\] " "Info: Pin FPGA_D\[8\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_D[8] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 17 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 93 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_D\[9\] " "Info: Pin FPGA_D\[9\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_D[9] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 17 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 94 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_D\[10\] " "Info: Pin FPGA_D\[10\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_D[10] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 17 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_D\[11\] " "Info: Pin FPGA_D\[11\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_D[11] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 17 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_A\[0\] " "Info: Pin M1_A\[0\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_A[0] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 24 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 97 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_A\[1\] " "Info: Pin M1_A\[1\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_A[1] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 24 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_A\[2\] " "Info: Pin M1_A\[2\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_A[2] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 24 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 99 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_A\[3\] " "Info: Pin M1_A\[3\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_A[3] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 24 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 100 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_A\[4\] " "Info: Pin M1_A\[4\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_A[4] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 24 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 101 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_A\[5\] " "Info: Pin M1_A\[5\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_A[5] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 24 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 102 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_A\[6\] " "Info: Pin M1_A\[6\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_A[6] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 24 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 103 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_A\[7\] " "Info: Pin M1_A\[7\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_A[7] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 24 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 104 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_A\[8\] " "Info: Pin M1_A\[8\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_A[8] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 24 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 105 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_A\[9\] " "Info: Pin M1_A\[9\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_A[9] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 24 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 106 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_A\[10\] " "Info: Pin M1_A\[10\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_A[10] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 24 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 107 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_A\[11\] " "Info: Pin M1_A\[11\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_A[11] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 24 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 108 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_A\[12\] " "Info: Pin M1_A\[12\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_A[12] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 24 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 109 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_A\[13\] " "Info: Pin M1_A\[13\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_A[13] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 24 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 110 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_A\[14\] " "Info: Pin M1_A\[14\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_A[14] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 24 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 111 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_A\[15\] " "Info: Pin M1_A\[15\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_A[15] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 24 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 112 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_A\[16\] " "Info: Pin M1_A\[16\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_A[16] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 24 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_A[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 113 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_A\[17\] " "Info: Pin M1_A\[17\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_A[17] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 24 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_A[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 114 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_A\[18\] " "Info: Pin M1_A\[18\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_A[18] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 24 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_A[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 115 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_WE " "Info: Pin M1_WE not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_WE } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 26 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_WE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 135 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_OE " "Info: Pin M1_OE not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_OE } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 27 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_OE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 143 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_CLK " "Info: Pin M1_CLK not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_CLK } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 28 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 137 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_A\[0\] " "Info: Pin M2_A\[0\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_A[0] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 31 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 116 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_A\[1\] " "Info: Pin M2_A\[1\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_A[1] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 31 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 117 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_A\[2\] " "Info: Pin M2_A\[2\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_A[2] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 31 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 118 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_A\[3\] " "Info: Pin M2_A\[3\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_A[3] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 31 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 119 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_A\[4\] " "Info: Pin M2_A\[4\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_A[4] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 31 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 120 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_A\[5\] " "Info: Pin M2_A\[5\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_A[5] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 31 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 121 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_A\[6\] " "Info: Pin M2_A\[6\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_A[6] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 31 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 122 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_A\[7\] " "Info: Pin M2_A\[7\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_A[7] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 31 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 123 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_A\[8\] " "Info: Pin M2_A\[8\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_A[8] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 31 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 124 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_A\[9\] " "Info: Pin M2_A\[9\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_A[9] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 31 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 125 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_A\[10\] " "Info: Pin M2_A\[10\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_A[10] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 31 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 126 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_A\[11\] " "Info: Pin M2_A\[11\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_A[11] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 31 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 127 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_A\[12\] " "Info: Pin M2_A\[12\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_A[12] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 31 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 128 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_A\[13\] " "Info: Pin M2_A\[13\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_A[13] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 31 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 129 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_A\[14\] " "Info: Pin M2_A\[14\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_A[14] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 31 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 130 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_A\[15\] " "Info: Pin M2_A\[15\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_A[15] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 31 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 131 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_A\[16\] " "Info: Pin M2_A\[16\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_A[16] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 31 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_A[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 132 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_A\[17\] " "Info: Pin M2_A\[17\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_A[17] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 31 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_A[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 133 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_A\[18\] " "Info: Pin M2_A\[18\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_A[18] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 31 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_A[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 134 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_WE " "Info: Pin M2_WE not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_WE } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 33 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_WE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 136 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_OE " "Info: Pin M2_OE not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_OE } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 34 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_OE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 144 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_CLK " "Info: Pin M2_CLK not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_CLK } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 35 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 138 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_D\[0\] " "Info: Pin M1_D\[0\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_D[0] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 25 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 23 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_D\[1\] " "Info: Pin M1_D\[1\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_D[1] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 25 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 24 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_D\[2\] " "Info: Pin M1_D\[2\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_D[2] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 25 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 25 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_D\[3\] " "Info: Pin M1_D\[3\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_D[3] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 25 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 26 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_D\[4\] " "Info: Pin M1_D\[4\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_D[4] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 25 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 27 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_D\[5\] " "Info: Pin M1_D\[5\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_D[5] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 25 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 28 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_D\[6\] " "Info: Pin M1_D\[6\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_D[6] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 25 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 29 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_D\[7\] " "Info: Pin M1_D\[7\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_D[7] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 25 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 30 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_D\[8\] " "Info: Pin M1_D\[8\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_D[8] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 25 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 31 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_D\[9\] " "Info: Pin M1_D\[9\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_D[9] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 25 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 32 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_D\[10\] " "Info: Pin M1_D\[10\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_D[10] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 25 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 33 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1_D\[11\] " "Info: Pin M1_D\[11\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M1_D[11] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 25 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 34 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_D\[0\] " "Info: Pin M2_D\[0\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_D[0] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 32 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 11 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_D\[1\] " "Info: Pin M2_D\[1\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_D[1] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 32 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 12 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_D\[2\] " "Info: Pin M2_D\[2\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_D[2] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 32 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 13 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_D\[3\] " "Info: Pin M2_D\[3\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_D[3] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 32 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 14 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_D\[4\] " "Info: Pin M2_D\[4\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_D[4] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 32 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 15 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_D\[5\] " "Info: Pin M2_D\[5\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_D[5] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 32 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 16 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_D\[6\] " "Info: Pin M2_D\[6\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_D[6] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 32 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 17 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_D\[7\] " "Info: Pin M2_D\[7\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_D[7] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 32 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 18 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_D\[8\] " "Info: Pin M2_D\[8\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_D[8] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 32 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 19 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_D\[9\] " "Info: Pin M2_D\[9\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_D[9] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 32 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 20 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_D\[10\] " "Info: Pin M2_D\[10\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_D[10] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 32 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 21 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M2_D\[11\] " "Info: Pin M2_D\[11\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { M2_D[11] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 32 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { M2_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 22 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_sel " "Info: Pin mem_sel not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { mem_sel } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 21 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_sel } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 142 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_A\[0\] " "Info: Pin MICRO_A\[0\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_A[0] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 10 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 35 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_A\[0\] " "Info: Pin FPGA_A\[0\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_A[0] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 16 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 66 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_A\[1\] " "Info: Pin MICRO_A\[1\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_A[1] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 10 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 36 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_A\[1\] " "Info: Pin FPGA_A\[1\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_A[1] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 16 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 67 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_A\[2\] " "Info: Pin MICRO_A\[2\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_A[2] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 10 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 37 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_A\[2\] " "Info: Pin FPGA_A\[2\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_A[2] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 16 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 68 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_A\[3\] " "Info: Pin MICRO_A\[3\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_A[3] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 10 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_A\[3\] " "Info: Pin FPGA_A\[3\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_A[3] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 16 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 69 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_A\[4\] " "Info: Pin MICRO_A\[4\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_A[4] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 10 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 39 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_A\[4\] " "Info: Pin FPGA_A\[4\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_A[4] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 16 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 70 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_A\[5\] " "Info: Pin MICRO_A\[5\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_A[5] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 10 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_A\[5\] " "Info: Pin FPGA_A\[5\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_A[5] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 16 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 71 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_A\[6\] " "Info: Pin MICRO_A\[6\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_A[6] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 10 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 41 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_A\[6\] " "Info: Pin FPGA_A\[6\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_A[6] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 16 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 72 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_A\[7\] " "Info: Pin MICRO_A\[7\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_A[7] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 10 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_A\[7\] " "Info: Pin FPGA_A\[7\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_A[7] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 16 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 73 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_A\[8\] " "Info: Pin MICRO_A\[8\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_A[8] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 10 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 43 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_A\[8\] " "Info: Pin FPGA_A\[8\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_A[8] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 16 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_A\[9\] " "Info: Pin MICRO_A\[9\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_A[9] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 10 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_A\[9\] " "Info: Pin FPGA_A\[9\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_A[9] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 16 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 75 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_A\[10\] " "Info: Pin MICRO_A\[10\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_A[10] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 10 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 45 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_A\[10\] " "Info: Pin FPGA_A\[10\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_A[10] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 16 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 76 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_A\[11\] " "Info: Pin MICRO_A\[11\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_A[11] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 10 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_A\[11\] " "Info: Pin FPGA_A\[11\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_A[11] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 16 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 77 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_A\[12\] " "Info: Pin MICRO_A\[12\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_A[12] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 10 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_A\[12\] " "Info: Pin FPGA_A\[12\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_A[12] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 16 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_A\[13\] " "Info: Pin MICRO_A\[13\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_A[13] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 10 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_A\[13\] " "Info: Pin FPGA_A\[13\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_A[13] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 16 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 79 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_A\[14\] " "Info: Pin MICRO_A\[14\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_A[14] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 10 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_A\[14\] " "Info: Pin FPGA_A\[14\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_A[14] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 16 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 80 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_A\[15\] " "Info: Pin MICRO_A\[15\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_A[15] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 10 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_A\[15\] " "Info: Pin FPGA_A\[15\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_A[15] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 16 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 81 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_A\[16\] " "Info: Pin MICRO_A\[16\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_A[16] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 10 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_A[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_A\[16\] " "Info: Pin FPGA_A\[16\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_A[16] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 16 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_A[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 82 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_A\[17\] " "Info: Pin MICRO_A\[17\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_A[17] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 10 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_A[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_A\[17\] " "Info: Pin FPGA_A\[17\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_A[17] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 16 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_A[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 83 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_A\[18\] " "Info: Pin MICRO_A\[18\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_A[18] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 10 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_A[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 53 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_A\[18\] " "Info: Pin FPGA_A\[18\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_A[18] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 16 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_A[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 84 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_WE " "Info: Pin MICRO_WE not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_WE } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 13 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_WE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 140 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_CLK " "Info: Pin MICRO_CLK not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_CLK } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 12 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 139 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FPGA_CLK " "Info: Pin FPGA_CLK not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { FPGA_CLK } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 18 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 141 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_D\[0\] " "Info: Pin MICRO_D\[0\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_D[0] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 11 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_D\[1\] " "Info: Pin MICRO_D\[1\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_D[1] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 11 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_D\[2\] " "Info: Pin MICRO_D\[2\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_D[2] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 11 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 56 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_D\[3\] " "Info: Pin MICRO_D\[3\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_D[3] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 11 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 57 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_D\[4\] " "Info: Pin MICRO_D\[4\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_D[4] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 11 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_D\[5\] " "Info: Pin MICRO_D\[5\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_D[5] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 11 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_D\[6\] " "Info: Pin MICRO_D\[6\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_D[6] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 11 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 60 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_D\[7\] " "Info: Pin MICRO_D\[7\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_D[7] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 11 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 61 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_D\[8\] " "Info: Pin MICRO_D\[8\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_D[8] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 11 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_D\[9\] " "Info: Pin MICRO_D\[9\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_D[9] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 11 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_D\[10\] " "Info: Pin MICRO_D\[10\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_D[10] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 11 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 64 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MICRO_D\[11\] " "Info: Pin MICRO_D\[11\] not assigned to an exact location on the device" {  } { { "d:/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/91sp2/quartus/bin/pin_planner.ppl" { MICRO_D[11] } } } { "../../mem_device_sram.vhd" "" { Text "D:/Documents/_Uni/2019-2020/Senior/VGA driver/mem_device_sram.vhd" 11 -1 0 } } { "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICRO_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/" 0 { } { { 0 { 0 ""} 0 65 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MemInterface.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'MemInterface.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "Warning: No clocks defined in design." {  } {  } 0 0 "No clocks defined in design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "134 unused 2.5V 54 56 24 " "Info: Number of I/O pins in group: 134 (unused VREF, 2.5V VCCIO, 54 input, 56 output, 24 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 12 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 17 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 19 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 16 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 22 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y0 X9_Y9 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "277 " "Info: Peak virtual memory: 277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 30 10:57:48 2020 " "Info: Processing ended: Thu Jan 30 10:57:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 30 10:57:49 2020 " "Info: Processing started: Thu Jan 30 10:57:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MemInterface -c MemInterface " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off MemInterface -c MemInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 30 10:57:49 2020 " "Info: Processing started: Thu Jan 30 10:57:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MemInterface -c MemInterface " "Info: Command: quartus_sta MemInterface -c MemInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "MemInterface " "Warning: Ignored assignments for entity \"MemInterface\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity MemInterface -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity MemInterface -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity MemInterface -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity MemInterface -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MemInterface.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'MemInterface.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "Warning: No clocks defined in design." {  } {  } 0 0 "No clocks defined in design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "Info: No clocks to report" {  } {  } 0 0 "No clocks to report" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "Info: No fmax paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "Info: No Setup paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "Info: No Hold paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "Info: No Minimum Pulse Width paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 30 10:57:51 2020 " "Info: Processing ended: Thu Jan 30 10:57:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "Warning: No clocks defined in design." {  } {  } 0 0 "No clocks defined in design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "Info: No fmax paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "Info: No Setup paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "Info: No Hold paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "Info: No Minimum Pulse Width paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "Warning: No clocks defined in design." {  } {  } 0 0 "No clocks defined in design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "Info: No Setup paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "Info: No Hold paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "Info: No Minimum Pulse Width paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 30 10:57:52 2020 " "Info: Processing ended: Thu Jan 30 10:57:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 30 10:57:53 2020 " "Info: Processing started: Thu Jan 30 10:57:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MemInterface -c MemInterface " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off MemInterface -c MemInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" {  } {  } 0 0 "Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MemInterface_8_1200mv_85c_slow.vho D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/simulation/modelsim/ simulation " "Info: Generated file MemInterface_8_1200mv_85c_slow.vho in folder \"D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MemInterface_8_1200mv_0c_slow.vho D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/simulation/modelsim/ simulation " "Info: Generated file MemInterface_8_1200mv_0c_slow.vho in folder \"D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MemInterface_min_1200mv_0c_fast.vho D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/simulation/modelsim/ simulation " "Info: Generated file MemInterface_min_1200mv_0c_fast.vho in folder \"D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MemInterface.vho D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/simulation/modelsim/ simulation " "Info: Generated file MemInterface.vho in folder \"D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MemInterface_8_1200mv_85c_vhd_slow.sdo D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/simulation/modelsim/ simulation " "Info: Generated file MemInterface_8_1200mv_85c_vhd_slow.sdo in folder \"D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MemInterface_8_1200mv_0c_vhd_slow.sdo D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/simulation/modelsim/ simulation " "Info: Generated file MemInterface_8_1200mv_0c_vhd_slow.sdo in folder \"D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MemInterface_min_1200mv_0c_vhd_fast.sdo D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/simulation/modelsim/ simulation " "Info: Generated file MemInterface_min_1200mv_0c_vhd_fast.sdo in folder \"D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MemInterface_vhd.sdo D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/simulation/modelsim/ simulation " "Info: Generated file MemInterface_vhd.sdo in folder \"D:/Documents/_Uni/2019-2020/Senior/VGA driver/Cyclone III/Memory/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 30 10:57:53 2020 " "Info: Processing ended: Thu Jan 30 10:57:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Info: Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
