set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {regfile_32_by_32.vho regfile_32_by_32_vhd.sdo}}
	{{"Fast Model"} {regfile_32_by_32_fast.vho regfile_32_by_32_vhd_fast.sdo}}
}
