memory bank
code generation
heterogeneous register
spanning tree
bank assignment
data memory
register assignment
