{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1621059125422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1621059125422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 15 14:12:05 2021 " "Processing started: Sat May 15 14:12:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1621059125422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1621059125422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computer -c computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1621059125422 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1621059126514 ""}
{ "Warning" "WSGN_SEARCH_FILE" "computer.vhd 2 1 " "Using design file computer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 computer-beh " "Found design unit 1: computer-beh" {  } { { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059129065 ""} { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059129065 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1621059129065 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer " "Elaborating entity \"computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1621059129116 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actionID computer.vhd(22) " "Verilog HDL or VHDL warning at computer.vhd(22): object \"actionID\" assigned a value but never read" {  } { { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1621059129136 "|computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1KHz computer.vhd(24) " "Verilog HDL or VHDL warning at computer.vhd(24): object \"clk_1KHz\" assigned a value but never read" {  } { { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1621059129136 "|computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1hz computer.vhd(24) " "Verilog HDL or VHDL warning at computer.vhd(24): object \"clk_1hz\" assigned a value but never read" {  } { { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1621059129136 "|computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T_SBUF computer.vhd(33) " "Verilog HDL or VHDL warning at computer.vhd(33): object \"T_SBUF\" assigned a value but never read" {  } { { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1621059129136 "|computer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R_SBUF computer.vhd(34) " "VHDL Signal Declaration warning at computer.vhd(34): used implicit default value for signal \"R_SBUF\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1621059129146 "|computer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uart_pers computer.vhd(35) " "VHDL Signal Declaration warning at computer.vhd(35): used implicit default value for signal \"uart_pers\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1621059129146 "|computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sendclk computer.vhd(36) " "Verilog HDL or VHDL warning at computer.vhd(36): object \"sendclk\" assigned a value but never read" {  } { { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1621059129146 "|computer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_col computer.vhd(102) " "VHDL Process Statement warning at computer.vhd(102): signal \"key_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621059129146 "|computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg computer.vhd(115) " "Verilog HDL or VHDL warning at computer.vhd(115): object \"dbg\" assigned a value but never read" {  } { { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1621059129146 "|computer"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.vhd 2 1 " "Using design file clock_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-beh " "Found design unit 1: clock_generator-beh" {  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/clock_generator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059129186 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/clock_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059129186 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1621059129186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:u1 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:u1\"" {  } { { "computer.vhd" "u1" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059129186 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcdcontrol.vhd 2 1 " "Using design file lcdcontrol.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcdControl-behavioral " "Found design unit 1: lcdControl-behavioral" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059129216 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcdControl " "Found entity 1: lcdControl" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059129216 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1621059129216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdControl lcdControl:u2 " "Elaborating entity \"lcdControl\" for hierarchy \"lcdControl:u2\"" {  } { { "computer.vhd" "u2" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059129216 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stream_data lcdcontrol.vhd(131) " "Verilog HDL or VHDL warning at lcdcontrol.vhd(131): object \"stream_data\" assigned a value but never read" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1621059129516 "|computer|lcdControl:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "speed lcdcontrol.vhd(199) " "VHDL Process Statement warning at lcdcontrol.vhd(199): signal \"speed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1621059129516 "|computer|lcdControl:u2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pos_y_max lcdcontrol.vhd(347) " "Verilog HDL or VHDL warning at lcdcontrol.vhd(347): object \"pos_y_max\" assigned a value but never read" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 347 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1621059129516 "|computer|lcdControl:u2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[15..4\] lcdcontrol.vhd(10) " "Output port \"LED\[15..4\]\" at lcdcontrol.vhd(10) has no driver" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1621059129516 "|computer|lcdControl:u2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "T_SBUF lcdcontrol.vhd(16) " "Output port \"T_SBUF\" at lcdcontrol.vhd(16) has no driver" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1621059129516 "|computer|lcdControl:u2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sendclk lcdcontrol.vhd(19) " "Output port \"sendclk\" at lcdcontrol.vhd(19) has no driver" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1621059129516 "|computer|lcdControl:u2"}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_drv.vhd 2 1 " "Using design file lcd_drv.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_DRV-beh " "Found design unit 1: LCD_DRV-beh" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcd_drv.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059129526 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_DRV " "Found entity 1: LCD_DRV" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcd_drv.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059129526 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1621059129526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_DRV LCD_DRV:u3 " "Elaborating entity \"LCD_DRV\" for hierarchy \"LCD_DRV:u3\"" {  } { { "computer.vhd" "u3" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059129526 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_start lcd_drv.vhd(67) " "Verilog HDL or VHDL warning at lcd_drv.vhd(67): object \"address_start\" assigned a value but never read" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcd_drv.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1621059129596 "|computer|LCD_DRV:u3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "disp_color lcd_drv.vhd(68) " "Verilog HDL or VHDL warning at lcd_drv.vhd(68): object \"disp_color\" assigned a value but never read" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcd_drv.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1621059129596 "|computer|LCD_DRV:u3"}
{ "Warning" "WSGN_SEARCH_FILE" "up_mdu5.vhd 2 1 " "Using design file up_mdu5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up_mdu5-beh " "Found design unit 1: up_mdu5-beh" {  } { { "up_mdu5.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/up_mdu5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059129606 ""} { "Info" "ISGN_ENTITY_NAME" "1 up_mdu5 " "Found entity 1: up_mdu5" {  } { { "up_mdu5.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/up_mdu5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059129606 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1621059129606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_mdu5 LCD_DRV:u3\|up_mdu5:u0 " "Elaborating entity \"up_mdu5\" for hierarchy \"LCD_DRV:u3\|up_mdu5:u0\"" {  } { { "lcd_drv.vhd" "u0" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcd_drv.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059129616 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cmd_rom.v 1 1 " "Using design file cmd_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_rom " "Found entity 1: cmd_rom" {  } { { "cmd_rom.v" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/cmd_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059129646 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1621059129646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_rom LCD_DRV:u3\|cmd_rom:u1 " "Elaborating entity \"cmd_rom\" for hierarchy \"LCD_DRV:u3\|cmd_rom:u1\"" {  } { { "lcd_drv.vhd" "u1" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcd_drv.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059129656 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.data_a 0 cmd_rom.v(6) " "Net \"romA.data_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1621059129666 "|computer|LCD_DRV:u3|cmd_rom:u1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.waddr_a 0 cmd_rom.v(6) " "Net \"romA.waddr_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1621059129666 "|computer|LCD_DRV:u3|cmd_rom:u1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.we_a 0 cmd_rom.v(6) " "Net \"romA.we_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1621059129666 "|computer|LCD_DRV:u3|cmd_rom:u1"}
{ "Warning" "WSGN_SEARCH_FILE" "raminfr.vhd 2 1 " "Using design file raminfr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raminfr-behavioral " "Found design unit 1: raminfr-behavioral" {  } { { "raminfr.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/raminfr.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059129686 ""} { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "raminfr.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/raminfr.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059129686 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1621059129686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr LCD_DRV:u3\|raminfr:u2 " "Elaborating entity \"raminfr\" for hierarchy \"LCD_DRV:u3\|raminfr:u2\"" {  } { { "lcd_drv.vhd" "u2" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcd_drv.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059129686 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keypad.vhd 2 1 " "Using design file keypad.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keypad-behavioral " "Found design unit 1: keypad-behavioral" {  } { { "keypad.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/keypad.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059129716 ""} { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Found entity 1: keypad" {  } { { "keypad.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/keypad.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059129716 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1621059129716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad keypad:u4 " "Elaborating entity \"keypad\" for hierarchy \"keypad:u4\"" {  } { { "computer.vhd" "u4" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059129716 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "lcdControl:u2\|Mux0 " "Found clock multiplexer lcdControl:u2\|Mux0" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 199 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1621059130907 "|computer|lcdControl:u2|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1621059130907 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 85 D:/Quartus/VHDL/project/Alast_game/computer/db/computer.ram0_cmd_rom_565410ab.hdl.mif " "Memory depth (128) in the design file differs from memory depth (85) in the Memory Initialization File \"D:/Quartus/VHDL/project/Alast_game/computer/db/computer.ram0_cmd_rom_565410ab.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1621059135971 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LCD_DRV:u3\|raminfr:u2\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LCD_DRV:u3\|raminfr:u2\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621059147411 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621059147411 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621059147411 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621059147411 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621059147411 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621059147411 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621059147411 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621059147411 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1621059147411 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1621059147411 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1621059147411 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "lcdControl:u2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lcdControl:u2\|Mult0\"" {  } { { "lcdcontrol.vhd" "Mult0" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 205 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059147501 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lcdControl:u2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lcdControl:u2\|Mult1\"" {  } { { "lcdcontrol.vhd" "Mult1" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 209 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059147501 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdControl:u2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdControl:u2\|Div0\"" {  } { { "lcdcontrol.vhd" "Div0" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 216 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059147501 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdControl:u2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdControl:u2\|Div1\"" {  } { { "lcdcontrol.vhd" "Div1" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 220 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059147501 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdControl:u2\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdControl:u2\|Div4\"" {  } { { "lcdcontrol.vhd" "Div4" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 601 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059147501 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdControl:u2\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdControl:u2\|Div3\"" {  } { { "lcdcontrol.vhd" "Div3" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 601 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059147501 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdControl:u2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdControl:u2\|Mod0\"" {  } { { "lcdcontrol.vhd" "Mod0" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 549 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059147501 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdControl:u2\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdControl:u2\|Div2\"" {  } { { "lcdcontrol.vhd" "Div2" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 547 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059147501 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1621059147501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_DRV:u3\|raminfr:u2\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"LCD_DRV:u3\|raminfr:u2\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059148014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_DRV:u3\|raminfr:u2\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"LCD_DRV:u3\|raminfr:u2\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059148024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059148024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059148024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32768 " "Parameter \"NUMWORDS_A\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059148024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059148024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059148024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059148024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059148024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059148024 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621059148024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fh41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fh41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fh41 " "Found entity 1: altsyncram_fh41" {  } { { "db/altsyncram_fh41.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/altsyncram_fh41.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059148285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621059148285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dra " "Found entity 1: decode_dra" {  } { { "db/decode_dra.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/decode_dra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059148419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621059148419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_67a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_67a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_67a " "Found entity 1: decode_67a" {  } { { "db/decode_67a.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/decode_67a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059148513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621059148513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rlb " "Found entity 1: mux_rlb" {  } { { "db/mux_rlb.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/mux_rlb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059148623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621059148623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdControl:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\"" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 205 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059148754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdControl:u2\|lpm_mult:Mult0 " "Instantiated megafunction \"lcdControl:u2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059148754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059148754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059148754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059148754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059148754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059148754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059148754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059148754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059148754 ""}  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 205 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621059148754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a7t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a7t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a7t " "Found entity 1: mult_a7t" {  } { { "db/mult_a7t.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/mult_a7t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059148835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621059148835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdControl:u2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_divide:Div0\"" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 216 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059148975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdControl:u2\|lpm_divide:Div0 " "Instantiated megafunction \"lcdControl:u2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059148975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059148975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059148975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059148975 ""}  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 216 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621059148975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6gm " "Found entity 1: lpm_divide_6gm" {  } { { "db/lpm_divide_6gm.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/lpm_divide_6gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059149046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621059149046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059149076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621059149076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p2f " "Found entity 1: alt_u_div_p2f" {  } { { "db/alt_u_div_p2f.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/alt_u_div_p2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059149110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621059149110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059149200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621059149200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059149280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621059149280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdControl:u2\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_divide:Div4\"" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 601 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059149351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdControl:u2\|lpm_divide:Div4 " "Instantiated megafunction \"lcdControl:u2\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059149351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059149351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059149351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059149351 ""}  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 601 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621059149351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ggm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ggm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ggm " "Found entity 1: lpm_divide_ggm" {  } { { "db/lpm_divide_ggm.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/lpm_divide_ggm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059149455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621059149455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hkh " "Found entity 1: sign_div_unsign_hkh" {  } { { "db/sign_div_unsign_hkh.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/sign_div_unsign_hkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059149496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621059149496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_23f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_23f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_23f " "Found entity 1: alt_u_div_23f" {  } { { "db/alt_u_div_23f.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/alt_u_div_23f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059149546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621059149546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdControl:u2\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_divide:Div3\"" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 601 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059149636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdControl:u2\|lpm_divide:Div3 " "Instantiated megafunction \"lcdControl:u2\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059149636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059149636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059149636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059149636 ""}  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 601 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621059149636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9gm " "Found entity 1: lpm_divide_9gm" {  } { { "db/lpm_divide_9gm.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/lpm_divide_9gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059149736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621059149736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059149816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621059149816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v2f " "Found entity 1: alt_u_div_v2f" {  } { { "db/alt_u_div_v2f.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/alt_u_div_v2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059149856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621059149856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdControl:u2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_divide:Mod0\"" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 549 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059149926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdControl:u2\|lpm_divide:Mod0 " "Instantiated megafunction \"lcdControl:u2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059149926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059149926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059149926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059149926 ""}  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 549 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621059149926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_98m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_98m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_98m " "Found entity 1: lpm_divide_98m" {  } { { "db/lpm_divide_98m.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/lpm_divide_98m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621059149998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621059149998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdControl:u2\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_divide:Div2\"" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 547 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059150063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdControl:u2\|lpm_divide:Div2 " "Instantiated megafunction \"lcdControl:u2\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059150063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059150063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059150063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621059150063 ""}  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 547 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1621059150063 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lcdControl:u2\|lpm_mult:Mult1\|mult_a7t:auto_generated\|le3a\[5\] " "Synthesized away node \"lcdControl:u2\|lpm_mult:Mult1\|mult_a7t:auto_generated\|le3a\[5\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/mult_a7t.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 209 -1 0 } } { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059150257 "|computer|lcdControl:u2|lpm_mult:Mult1|mult_a7t:auto_generated|le3a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lcdControl:u2\|lpm_mult:Mult1\|mult_a7t:auto_generated\|le5a\[4\] " "Synthesized away node \"lcdControl:u2\|lpm_mult:Mult1\|mult_a7t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 209 -1 0 } } { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059150257 "|computer|lcdControl:u2|lpm_mult:Mult1|mult_a7t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lcdControl:u2\|lpm_mult:Mult1\|mult_a7t:auto_generated\|le5a\[0\] " "Synthesized away node \"lcdControl:u2\|lpm_mult:Mult1\|mult_a7t:auto_generated\|le5a\[0\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 209 -1 0 } } { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059150257 "|computer|lcdControl:u2|lpm_mult:Mult1|mult_a7t:auto_generated|le5a[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lcdControl:u2\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le3a\[5\] " "Synthesized away node \"lcdControl:u2\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le3a\[5\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/mult_a7t.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 205 -1 0 } } { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059150257 "|computer|lcdControl:u2|lpm_mult:Mult0|mult_a7t:auto_generated|le3a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lcdControl:u2\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[4\] " "Synthesized away node \"lcdControl:u2\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 205 -1 0 } } { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059150257 "|computer|lcdControl:u2|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lcdControl:u2\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[0\] " "Synthesized away node \"lcdControl:u2\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[0\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 205 -1 0 } } { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059150257 "|computer|lcdControl:u2|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[0]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1621059150257 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1621059150257 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lcdControl:u2\|lpm_mult:Mult1\|mult_a7t:auto_generated\|le3a\[4\] " "Synthesized away node \"lcdControl:u2\|lpm_mult:Mult1\|mult_a7t:auto_generated\|le3a\[4\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/mult_a7t.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 209 -1 0 } } { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059150265 "|computer|lcdControl:u2|lpm_mult:Mult1|mult_a7t:auto_generated|le3a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lcdControl:u2\|lpm_mult:Mult1\|mult_a7t:auto_generated\|le4a\[5\] " "Synthesized away node \"lcdControl:u2\|lpm_mult:Mult1\|mult_a7t:auto_generated\|le4a\[5\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/mult_a7t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 209 -1 0 } } { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059150265 "|computer|lcdControl:u2|lpm_mult:Mult1|mult_a7t:auto_generated|le4a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lcdControl:u2\|lpm_mult:Mult1\|mult_a7t:auto_generated\|le4a\[4\] " "Synthesized away node \"lcdControl:u2\|lpm_mult:Mult1\|mult_a7t:auto_generated\|le4a\[4\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/mult_a7t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 209 -1 0 } } { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059150265 "|computer|lcdControl:u2|lpm_mult:Mult1|mult_a7t:auto_generated|le4a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lcdControl:u2\|lpm_mult:Mult1\|mult_a7t:auto_generated\|le4a\[3\] " "Synthesized away node \"lcdControl:u2\|lpm_mult:Mult1\|mult_a7t:auto_generated\|le4a\[3\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/mult_a7t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 209 -1 0 } } { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059150265 "|computer|lcdControl:u2|lpm_mult:Mult1|mult_a7t:auto_generated|le4a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lcdControl:u2\|lpm_mult:Mult1\|mult_a7t:auto_generated\|le4a\[2\] " "Synthesized away node \"lcdControl:u2\|lpm_mult:Mult1\|mult_a7t:auto_generated\|le4a\[2\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/mult_a7t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 209 -1 0 } } { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059150265 "|computer|lcdControl:u2|lpm_mult:Mult1|mult_a7t:auto_generated|le4a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lcdControl:u2\|lpm_mult:Mult1\|mult_a7t:auto_generated\|le5a\[3\] " "Synthesized away node \"lcdControl:u2\|lpm_mult:Mult1\|mult_a7t:auto_generated\|le5a\[3\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 209 -1 0 } } { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059150265 "|computer|lcdControl:u2|lpm_mult:Mult1|mult_a7t:auto_generated|le5a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lcdControl:u2\|lpm_mult:Mult1\|mult_a7t:auto_generated\|le5a\[2\] " "Synthesized away node \"lcdControl:u2\|lpm_mult:Mult1\|mult_a7t:auto_generated\|le5a\[2\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 209 -1 0 } } { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059150265 "|computer|lcdControl:u2|lpm_mult:Mult1|mult_a7t:auto_generated|le5a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lcdControl:u2\|lpm_mult:Mult1\|mult_a7t:auto_generated\|le5a\[1\] " "Synthesized away node \"lcdControl:u2\|lpm_mult:Mult1\|mult_a7t:auto_generated\|le5a\[1\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 209 -1 0 } } { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059150265 "|computer|lcdControl:u2|lpm_mult:Mult1|mult_a7t:auto_generated|le5a[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lcdControl:u2\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le3a\[4\] " "Synthesized away node \"lcdControl:u2\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le3a\[4\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/mult_a7t.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 205 -1 0 } } { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059150265 "|computer|lcdControl:u2|lpm_mult:Mult0|mult_a7t:auto_generated|le3a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lcdControl:u2\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le4a\[5\] " "Synthesized away node \"lcdControl:u2\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le4a\[5\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/mult_a7t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 205 -1 0 } } { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059150265 "|computer|lcdControl:u2|lpm_mult:Mult0|mult_a7t:auto_generated|le4a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lcdControl:u2\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le4a\[4\] " "Synthesized away node \"lcdControl:u2\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le4a\[4\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/mult_a7t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 205 -1 0 } } { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059150265 "|computer|lcdControl:u2|lpm_mult:Mult0|mult_a7t:auto_generated|le4a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lcdControl:u2\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le4a\[3\] " "Synthesized away node \"lcdControl:u2\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le4a\[3\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/mult_a7t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 205 -1 0 } } { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059150265 "|computer|lcdControl:u2|lpm_mult:Mult0|mult_a7t:auto_generated|le4a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lcdControl:u2\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le4a\[2\] " "Synthesized away node \"lcdControl:u2\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le4a\[2\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/mult_a7t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 205 -1 0 } } { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059150265 "|computer|lcdControl:u2|lpm_mult:Mult0|mult_a7t:auto_generated|le4a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lcdControl:u2\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[3\] " "Synthesized away node \"lcdControl:u2\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[3\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 205 -1 0 } } { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059150265 "|computer|lcdControl:u2|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lcdControl:u2\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[2\] " "Synthesized away node \"lcdControl:u2\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[2\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 205 -1 0 } } { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059150265 "|computer|lcdControl:u2|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lcdControl:u2\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[1\] " "Synthesized away node \"lcdControl:u2\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[1\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcdcontrol.vhd" 205 -1 0 } } { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059150265 "|computer|lcdControl:u2|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[1]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1621059150265 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1621059150265 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1621059152233 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "40 " "Ignored 40 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "8 " "Ignored 8 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1621059152433 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "32 " "Ignored 32 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1621059152433 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1621059152433 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcd_drv.vhd" 12 -1 0 } } { "keypad.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/keypad.vhd" 30 -1 0 } } { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/lcd_drv.vhd" 13 -1 0 } } { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1621059152659 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1621059152659 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621059158676 "|computer|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621059158676 "|computer|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621059158676 "|computer|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621059158676 "|computer|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621059158676 "|computer|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621059158676 "|computer|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[10\] GND " "Pin \"LED\[10\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621059158676 "|computer|LED[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[11\] GND " "Pin \"LED\[11\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621059158676 "|computer|LED[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[12\] GND " "Pin \"LED\[12\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621059158676 "|computer|LED[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[13\] GND " "Pin \"LED\[13\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621059158676 "|computer|LED[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[14\] GND " "Pin \"LED\[14\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621059158676 "|computer|LED[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[15\] GND " "Pin \"LED\[15\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621059158676 "|computer|LED[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BL VCC " "Pin \"BL\" is stuck at VCC" {  } { { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621059158676 "|computer|BL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1621059158676 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1621059159614 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1621059174738 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "rtl~0 " "Logic cell \"rtl~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059174958 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1621059174958 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1621059176190 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059176190 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dipsw1\[4\] " "No output dependent on input pin \"dipsw1\[4\]\"" {  } { { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059177474 "|computer|dipsw1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dipsw1\[5\] " "No output dependent on input pin \"dipsw1\[5\]\"" {  } { { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059177474 "|computer|dipsw1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dipsw1\[6\] " "No output dependent on input pin \"dipsw1\[6\]\"" {  } { { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059177474 "|computer|dipsw1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dipsw1\[7\] " "No output dependent on input pin \"dipsw1\[7\]\"" {  } { { "computer.vhd" "" { Text "D:/Quartus/VHDL/project/Alast_game/computer/computer.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621059177474 "|computer|dipsw1[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1621059177474 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4953 " "Implemented 4953 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1621059177474 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1621059177474 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4889 " "Implemented 4889 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1621059177474 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1621059177474 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1621059177474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1621059177656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 15 14:12:57 2021 " "Processing ended: Sat May 15 14:12:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1621059177656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1621059177656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1621059177656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1621059177656 ""}
