Analysis & Synthesis report for fft_pipeline
Sun Feb 13 19:35:56 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |fft_pipeline|controller:controller|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated
 16. Source assignments for data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated
 17. Source assignments for data_path:dp|my_rom:rom|altsyncram:rom_rtl_0|altsyncram_ep61:auto_generated
 18. Source assignments for data_path:dp|altshift_taps:del_addr_A_rtl_0|shift_taps_tgl:auto_generated|altsyncram_fv21:altsyncram4
 19. Parameter Settings for User Entity Instance: Top-level Entity: |fft_pipeline
 20. Parameter Settings for User Entity Instance: agu:agu
 21. Parameter Settings for User Entity Instance: agu:agu|rotate:rot1
 22. Parameter Settings for User Entity Instance: agu:agu|rotate:rot2
 23. Parameter Settings for User Entity Instance: controller:controller
 24. Parameter Settings for User Entity Instance: data_path:dp
 25. Parameter Settings for User Entity Instance: data_path:dp|mem_bank:mem_bank0
 26. Parameter Settings for User Entity Instance: data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram
 27. Parameter Settings for User Entity Instance: data_path:dp|mem_bank:mem_bank1
 28. Parameter Settings for User Entity Instance: data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram
 29. Parameter Settings for User Entity Instance: data_path:dp|my_rom:rom
 30. Parameter Settings for User Entity Instance: data_path:dp|butterfly:butterfly
 31. Parameter Settings for Inferred Entity Instance: data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0
 32. Parameter Settings for Inferred Entity Instance: data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0
 33. Parameter Settings for Inferred Entity Instance: data_path:dp|my_rom:rom|altsyncram:rom_rtl_0
 34. Parameter Settings for Inferred Entity Instance: data_path:dp|altshift_taps:del_addr_A_rtl_0
 35. Parameter Settings for Inferred Entity Instance: data_path:dp|butterfly:butterfly|lpm_mult:Mult2
 36. Parameter Settings for Inferred Entity Instance: data_path:dp|butterfly:butterfly|lpm_mult:Mult3
 37. Parameter Settings for Inferred Entity Instance: data_path:dp|butterfly:butterfly|lpm_mult:Mult0
 38. Parameter Settings for Inferred Entity Instance: data_path:dp|butterfly:butterfly|lpm_mult:Mult1
 39. altsyncram Parameter Settings by Entity Instance
 40. altshift_taps Parameter Settings by Entity Instance
 41. lpm_mult Parameter Settings by Entity Instance
 42. Port Connectivity Checks: "data_path:dp|mem_bank:mem_bank1"
 43. Port Connectivity Checks: "data_path:dp|mem_bank:mem_bank0"
 44. Port Connectivity Checks: "agu:agu|rotate:rot1"
 45. Post-Synthesis Netlist Statistics for Top Partition
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages
 48. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Feb 13 19:35:56 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; fft_pipeline                                ;
; Top-level Entity Name              ; fft_pipeline                                ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 554                                         ;
;     Total combinational functions  ; 553                                         ;
;     Dedicated logic registers      ; 254                                         ;
; Total registers                    ; 254                                         ;
; Total pins                         ; 77                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 102,460                                     ;
; Embedded Multiplier 9-bit elements ; 16                                          ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; fft_pipeline       ; fft_pipeline       ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                              ;
+----------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------+---------+
; Verilog/fft_pipeline.v                       ; yes             ; User Verilog HDL File                                 ; F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v                       ;         ;
; includes/fn.v                                ; yes             ; Auto-Found Verilog HDL File                           ; F:/Program/Quartus/FFT1024_pipeline/includes/fn.v                                ;         ;
; twiddle_factor_data/twiddle_factor1024.txt   ; yes             ; Auto-Found File                                       ; F:/Program/Quartus/FFT1024_pipeline/twiddle_factor_data/twiddle_factor1024.txt   ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                                          ; f:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf            ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                                          ; f:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc     ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                                          ; f:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc               ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                                          ; f:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc            ;         ;
; aglobal201.inc                               ; yes             ; Megafunction                                          ; f:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc            ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                                          ; f:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc             ;         ;
; altrom.inc                                   ; yes             ; Megafunction                                          ; f:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                ;         ;
; altram.inc                                   ; yes             ; Megafunction                                          ; f:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                                          ; f:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc              ;         ;
; db/altsyncram_kmq1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; F:/Program/Quartus/FFT1024_pipeline/db/altsyncram_kmq1.tdf                       ;         ;
; db/altsyncram_ep61.tdf                       ; yes             ; Auto-Generated Megafunction                           ; F:/Program/Quartus/FFT1024_pipeline/db/altsyncram_ep61.tdf                       ;         ;
; db/fft_pipeline.ram0_my_rom_c6a8fa26.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; F:/Program/Quartus/FFT1024_pipeline/db/fft_pipeline.ram0_my_rom_c6a8fa26.hdl.mif ;         ;
; altshift_taps.tdf                            ; yes             ; Megafunction                                          ; f:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf         ;         ;
; lpm_counter.inc                              ; yes             ; Megafunction                                          ; f:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc           ;         ;
; lpm_compare.inc                              ; yes             ; Megafunction                                          ; f:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc           ;         ;
; lpm_constant.inc                             ; yes             ; Megafunction                                          ; f:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc          ;         ;
; db/shift_taps_tgl.tdf                        ; yes             ; Auto-Generated Megafunction                           ; F:/Program/Quartus/FFT1024_pipeline/db/shift_taps_tgl.tdf                        ;         ;
; db/altsyncram_fv21.tdf                       ; yes             ; Auto-Generated Megafunction                           ; F:/Program/Quartus/FFT1024_pipeline/db/altsyncram_fv21.tdf                       ;         ;
; db/add_sub_oed.tdf                           ; yes             ; Auto-Generated Megafunction                           ; F:/Program/Quartus/FFT1024_pipeline/db/add_sub_oed.tdf                           ;         ;
; db/cntr_s3f.tdf                              ; yes             ; Auto-Generated Megafunction                           ; F:/Program/Quartus/FFT1024_pipeline/db/cntr_s3f.tdf                              ;         ;
; db/cmpr_erb.tdf                              ; yes             ; Auto-Generated Megafunction                           ; F:/Program/Quartus/FFT1024_pipeline/db/cmpr_erb.tdf                              ;         ;
; lpm_mult.tdf                                 ; yes             ; Megafunction                                          ; f:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf              ;         ;
; lpm_add_sub.inc                              ; yes             ; Megafunction                                          ; f:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc           ;         ;
; multcore.inc                                 ; yes             ; Megafunction                                          ; f:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc              ;         ;
; bypassff.inc                                 ; yes             ; Megafunction                                          ; f:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc              ;         ;
; altshift.inc                                 ; yes             ; Megafunction                                          ; f:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc              ;         ;
; db/mult_qgs.tdf                              ; yes             ; Auto-Generated Megafunction                           ; F:/Program/Quartus/FFT1024_pipeline/db/mult_qgs.tdf                              ;         ;
+----------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 554       ;
;                                             ;           ;
; Total combinational functions               ; 553       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 76        ;
;     -- 3 input functions                    ; 412       ;
;     -- <=2 input functions                  ; 65        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 305       ;
;     -- arithmetic mode                      ; 248       ;
;                                             ;           ;
; Total registers                             ; 254       ;
;     -- Dedicated logic registers            ; 254       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 77        ;
; Total memory bits                           ; 102460    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 16        ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 390       ;
; Total fan-out                               ; 5192      ;
; Average fan-out                             ; 4.66      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                              ; Entity Name                ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; |fft_pipeline                                   ; 553 (2)             ; 254 (1)                   ; 102460      ; 0          ; 16           ; 0       ; 8         ; 77   ; 0            ; 0          ; |fft_pipeline                                                                                                                    ; fft_pipeline               ; work         ;
;    |agu:agu|                                    ; 107 (28)            ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fft_pipeline|agu:agu                                                                                                            ; agu                        ; work         ;
;       |rotate:rot1|                             ; 50 (50)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fft_pipeline|agu:agu|rotate:rot1                                                                                                ; rotate                     ; work         ;
;       |rotate:rot2|                             ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fft_pipeline|agu:agu|rotate:rot2                                                                                                ; rotate                     ; work         ;
;    |controller:controller|                      ; 27 (27)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fft_pipeline|controller:controller                                                                                              ; controller                 ; work         ;
;    |data_path:dp|                               ; 417 (126)           ; 225 (0)                   ; 102460      ; 0          ; 16           ; 0       ; 8         ; 0    ; 0            ; 0          ; |fft_pipeline|data_path:dp                                                                                                       ; data_path                  ; work         ;
;       |altshift_taps:del_addr_A_rtl_0|          ; 7 (0)               ; 4 (0)                     ; 60          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fft_pipeline|data_path:dp|altshift_taps:del_addr_A_rtl_0                                                                        ; altshift_taps              ; work         ;
;          |shift_taps_tgl:auto_generated|        ; 7 (2)               ; 4 (2)                     ; 60          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fft_pipeline|data_path:dp|altshift_taps:del_addr_A_rtl_0|shift_taps_tgl:auto_generated                                          ; shift_taps_tgl             ; work         ;
;             |altsyncram_fv21:altsyncram4|       ; 0 (0)               ; 0 (0)                     ; 60          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fft_pipeline|data_path:dp|altshift_taps:del_addr_A_rtl_0|shift_taps_tgl:auto_generated|altsyncram_fv21:altsyncram4              ; altsyncram_fv21            ; work         ;
;             |cntr_s3f:cntr1|                    ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fft_pipeline|data_path:dp|altshift_taps:del_addr_A_rtl_0|shift_taps_tgl:auto_generated|cntr_s3f:cntr1                           ; cntr_s3f                   ; work         ;
;       |butterfly:butterfly|                     ; 156 (72)            ; 84 (84)                   ; 0           ; 0          ; 16           ; 0       ; 8         ; 0    ; 0            ; 0          ; |fft_pipeline|data_path:dp|butterfly:butterfly                                                                                   ; butterfly                  ; work         ;
;          |lpm_mult:Mult0|                       ; 21 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |fft_pipeline|data_path:dp|butterfly:butterfly|lpm_mult:Mult0                                                                    ; lpm_mult                   ; work         ;
;             |mult_qgs:auto_generated|           ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |fft_pipeline|data_path:dp|butterfly:butterfly|lpm_mult:Mult0|mult_qgs:auto_generated                                            ; mult_qgs                   ; work         ;
;          |lpm_mult:Mult1|                       ; 21 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |fft_pipeline|data_path:dp|butterfly:butterfly|lpm_mult:Mult1                                                                    ; lpm_mult                   ; work         ;
;             |mult_qgs:auto_generated|           ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |fft_pipeline|data_path:dp|butterfly:butterfly|lpm_mult:Mult1|mult_qgs:auto_generated                                            ; mult_qgs                   ; work         ;
;          |lpm_mult:Mult2|                       ; 21 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |fft_pipeline|data_path:dp|butterfly:butterfly|lpm_mult:Mult2                                                                    ; lpm_mult                   ; work         ;
;             |mult_qgs:auto_generated|           ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |fft_pipeline|data_path:dp|butterfly:butterfly|lpm_mult:Mult2|mult_qgs:auto_generated                                            ; mult_qgs                   ; work         ;
;          |lpm_mult:Mult3|                       ; 21 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |fft_pipeline|data_path:dp|butterfly:butterfly|lpm_mult:Mult3                                                                    ; lpm_mult                   ; work         ;
;             |mult_qgs:auto_generated|           ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |fft_pipeline|data_path:dp|butterfly:butterfly|lpm_mult:Mult3|mult_qgs:auto_generated                                            ; mult_qgs                   ; work         ;
;       |mem_bank:mem_bank0|                      ; 64 (12)             ; 64 (0)                    ; 43008       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fft_pipeline|data_path:dp|mem_bank:mem_bank0                                                                                    ; mem_bank                   ; work         ;
;          |dual_port_ram_single_clock:ram|       ; 52 (52)             ; 64 (64)                   ; 43008       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fft_pipeline|data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram                                                     ; dual_port_ram_single_clock ; work         ;
;             |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 43008       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fft_pipeline|data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0                                ; altsyncram                 ; work         ;
;                |altsyncram_kmq1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 43008       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fft_pipeline|data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated ; altsyncram_kmq1            ; work         ;
;       |mem_bank:mem_bank1|                      ; 64 (10)             ; 64 (0)                    ; 43008       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fft_pipeline|data_path:dp|mem_bank:mem_bank1                                                                                    ; mem_bank                   ; work         ;
;          |dual_port_ram_single_clock:ram|       ; 54 (54)             ; 64 (64)                   ; 43008       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fft_pipeline|data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram                                                     ; dual_port_ram_single_clock ; work         ;
;             |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 43008       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fft_pipeline|data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0                                ; altsyncram                 ; work         ;
;                |altsyncram_kmq1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 43008       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fft_pipeline|data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated ; altsyncram_kmq1            ; work         ;
;       |my_rom:rom|                              ; 0 (0)               ; 9 (9)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fft_pipeline|data_path:dp|my_rom:rom                                                                                            ; my_rom                     ; work         ;
;          |altsyncram:rom_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fft_pipeline|data_path:dp|my_rom:rom|altsyncram:rom_rtl_0                                                                       ; altsyncram                 ; work         ;
;             |altsyncram_ep61:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |fft_pipeline|data_path:dp|my_rom:rom|altsyncram:rom_rtl_0|altsyncram_ep61:auto_generated                                        ; altsyncram_ep61            ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+
; Name                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                          ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+
; data_path:dp|altshift_taps:del_addr_A_rtl_0|shift_taps_tgl:auto_generated|altsyncram_fv21:altsyncram4|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 3            ; 20           ; 3            ; 20           ; 60    ; None                                         ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 42           ; 1024         ; 42           ; 43008 ; None                                         ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 42           ; 1024         ; 42           ; 43008 ; None                                         ;
; data_path:dp|my_rom:rom|altsyncram:rom_rtl_0|altsyncram_ep61:auto_generated|ALTSYNCRAM                                        ; AUTO ; ROM              ; 512          ; 32           ; --           ; --           ; 16384 ; db/fft_pipeline.ram0_my_rom_c6a8fa26.hdl.mif ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 16          ;
; Signed Embedded Multipliers           ; 4           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 4           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |fft_pipeline|controller:controller|state                                     ;
+--------------+------------+------------+------------+--------------+------------+-------------+
; Name         ; state.DONE ; state.SWAP ; state.WAIT ; state.CASCAD ; state.IDLE ; state.RESET ;
+--------------+------------+------------+------------+--------------+------------+-------------+
; state.RESET  ; 0          ; 0          ; 0          ; 0            ; 0          ; 0           ;
; state.IDLE   ; 0          ; 0          ; 0          ; 0            ; 1          ; 1           ;
; state.CASCAD ; 0          ; 0          ; 0          ; 1            ; 0          ; 1           ;
; state.WAIT   ; 0          ; 0          ; 1          ; 0            ; 0          ; 1           ;
; state.SWAP   ; 0          ; 1          ; 0          ; 0            ; 0          ; 1           ;
; state.DONE   ; 1          ; 0          ; 0          ; 0            ; 0          ; 1           ;
+--------------+------------+------------+------------+--------------+------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Register name                                                                 ; Reason for Removal                                                                        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[0]  ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[0]  ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[1]  ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[1]  ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[2]  ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[2]  ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[3]  ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[3]  ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[4]  ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[4]  ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[5]  ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[5]  ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[6]  ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[6]  ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[7]  ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[7]  ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[8]  ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[8]  ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[9]  ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[9]  ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[10] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[10] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[11] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[11] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[12] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[12] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[13] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[13] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[14] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[14] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[15] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[15] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[16] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[16] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[17] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[17] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[18] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[18] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[19] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[19] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[20] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[20] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[21] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[21] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[22] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[22] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[23] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[23] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[24] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[24] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[25] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[25] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[26] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[26] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[27] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[27] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[28] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[28] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[29] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[29] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[30] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[30] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[31] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[31] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[32] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[32] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[33] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[33] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[34] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[34] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[35] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[35] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[36] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[36] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[37] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[37] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[38] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[38] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[39] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[39] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[40] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[40] ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_b[41] ; Merged with data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_b[41] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[21] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[21] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[22] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[22] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[23] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[23] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[24] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[24] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[25] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[25] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[26] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[26] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[27] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[27] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[28] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[28] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[29] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[29] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[30] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[30] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[31] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[31] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[32] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[32] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[33] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[33] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[34] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[34] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[35] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[35] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[36] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[36] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[37] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[37] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[38] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[38] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[39] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[39] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[40] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[40] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[41] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[41] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[0]  ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[0]  ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[1]  ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[1]  ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[2]  ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[2]  ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[3]  ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[3]  ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[4]  ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[4]  ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[5]  ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[5]  ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[6]  ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[6]  ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[7]  ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[7]  ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[8]  ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[8]  ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[9]  ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[9]  ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[10] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[10] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[11] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[11] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[12] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[12] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[13] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[13] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[14] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[14] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[15] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[15] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[16] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[16] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[17] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[17] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[18] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[18] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[19] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[19] ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|reg_data_a[20] ; Merged with data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|reg_data_a[20] ;
; controller:controller|state~2                                                 ; Lost fanout                                                                               ;
; controller:controller|state~3                                                 ; Lost fanout                                                                               ;
; controller:controller|state~4                                                 ; Lost fanout                                                                               ;
; Total Number of Removed Registers = 87                                        ;                                                                                           ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 254   ;
; Number of registers using Synchronous Clear  ; 43    ;
; Number of registers using Synchronous Load   ; 43    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 22    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                      ;
+---------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+
; Register Name                                                             ; Megafunction                                                             ; Type       ;
+---------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|q_a[0..41] ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|ram_rtl_0 ; RAM        ;
; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|q_b[0..41] ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|ram_rtl_0 ; RAM        ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|q_a[0..41] ; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|ram_rtl_0 ; RAM        ;
; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|q_b[0..41] ; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|ram_rtl_0 ; RAM        ;
; data_path:dp|my_rom:rom|q[0..31]                                          ; data_path:dp|my_rom:rom|rom_rtl_0                                        ; RAM        ;
; data_path:dp|del_addr_A[0..2][0..9]                                       ; data_path:dp|del_addr_A_rtl_0                                            ; SHIFT_TAPS ;
; data_path:dp|del_addr_B[0..2][0..9]                                       ; data_path:dp|del_addr_A_rtl_0                                            ; SHIFT_TAPS ;
+---------------------------------------------------------------------------+--------------------------------------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |fft_pipeline|agu:agu|cnt[8]               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |fft_pipeline|controller:controller|cnt[8] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |fft_pipeline|agu:agu|ShiftLeft0           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |fft_pipeline|agu:agu|ShiftLeft0           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_kmq1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for data_path:dp|my_rom:rom|altsyncram:rom_rtl_0|altsyncram_ep61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_path:dp|altshift_taps:del_addr_A_rtl_0|shift_taps_tgl:auto_generated|altsyncram_fv21:altsyncram4 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |fft_pipeline ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 1024  ; Signed Integer                                      ;
; IN_DATA_WIDTH  ; 10    ; Signed Integer                                      ;
; OUT_DATA_WIDTH ; 21    ; Signed Integer                                      ;
; ADDR_WIDTH     ; 10    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: agu:agu ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; ADDR_WIDTH     ; 10    ; Signed Integer              ;
; TW_ADDR_WIDTH  ; 9     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: agu:agu|rotate:rot1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; L              ; 10    ; Signed Integer                          ;
; N              ; 4     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: agu:agu|rotate:rot2 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; L              ; 10    ; Signed Integer                          ;
; N              ; 4     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:controller ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; Lbit_for_casc  ; 9     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:dp ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; ADDR_WIDTH     ; 10    ; Signed Integer                   ;
; TW_ADDR_WIDTH  ; 9     ; Signed Integer                   ;
; IN_DATA_WIDTH  ; 10    ; Signed Integer                   ;
; OUT_DATA_WIDTH ; 42    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:dp|mem_bank:mem_bank0 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 42    ; Signed Integer                                      ;
; ADDR_WIDTH     ; 10    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 42    ; Signed Integer                                                                     ;
; ADDR_WIDTH     ; 10    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:dp|mem_bank:mem_bank1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 42    ; Signed Integer                                      ;
; ADDR_WIDTH     ; 10    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 42    ; Signed Integer                                                                     ;
; ADDR_WIDTH     ; 10    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:dp|my_rom:rom ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                              ;
; ADDR_WIDTH     ; 9     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:dp|butterfly:butterfly ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; DATA_WIDTH     ; 21    ; Signed Integer                                       ;
; TW_DATA_WIDTH  ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                  ;
; WIDTH_A                            ; 42                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                  ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 42                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_kmq1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                  ;
; WIDTH_A                            ; 42                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                  ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 42                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_kmq1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_path:dp|my_rom:rom|altsyncram:rom_rtl_0      ;
+------------------------------------+----------------------------------------------+----------------+
; Parameter Name                     ; Value                                        ; Type           ;
+------------------------------------+----------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped        ;
; OPERATION_MODE                     ; ROM                                          ; Untyped        ;
; WIDTH_A                            ; 32                                           ; Untyped        ;
; WIDTHAD_A                          ; 9                                            ; Untyped        ;
; NUMWORDS_A                         ; 512                                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WIDTH_B                            ; 1                                            ; Untyped        ;
; WIDTHAD_B                          ; 1                                            ; Untyped        ;
; NUMWORDS_B                         ; 1                                            ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; INIT_FILE                          ; db/fft_pipeline.ram0_my_rom_c6a8fa26.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10                                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ep61                              ; Untyped        ;
+------------------------------------+----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_path:dp|altshift_taps:del_addr_A_rtl_0 ;
+----------------+----------------+------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                       ;
+----------------+----------------+------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                    ;
; TAP_DISTANCE   ; 3              ; Untyped                                                    ;
; WIDTH          ; 20             ; Untyped                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                    ;
; CBXI_PARAMETER ; shift_taps_tgl ; Untyped                                                    ;
+----------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_path:dp|butterfly:butterfly|lpm_mult:Mult2 ;
+------------------------------------------------+----------+--------------------------------------+
; Parameter Name                                 ; Value    ; Type                                 ;
+------------------------------------------------+----------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 21       ; Untyped                              ;
; LPM_WIDTHB                                     ; 16       ; Untyped                              ;
; LPM_WIDTHP                                     ; 37       ; Untyped                              ;
; LPM_WIDTHR                                     ; 37       ; Untyped                              ;
; LPM_WIDTHS                                     ; 1        ; Untyped                              ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                              ;
; LPM_PIPELINE                                   ; 0        ; Untyped                              ;
; LATENCY                                        ; 0        ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                              ;
; USE_EAB                                        ; OFF      ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                              ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                              ;
+------------------------------------------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_path:dp|butterfly:butterfly|lpm_mult:Mult3 ;
+------------------------------------------------+----------+--------------------------------------+
; Parameter Name                                 ; Value    ; Type                                 ;
+------------------------------------------------+----------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 21       ; Untyped                              ;
; LPM_WIDTHB                                     ; 16       ; Untyped                              ;
; LPM_WIDTHP                                     ; 37       ; Untyped                              ;
; LPM_WIDTHR                                     ; 37       ; Untyped                              ;
; LPM_WIDTHS                                     ; 1        ; Untyped                              ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                              ;
; LPM_PIPELINE                                   ; 0        ; Untyped                              ;
; LATENCY                                        ; 0        ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                              ;
; USE_EAB                                        ; OFF      ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                              ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                              ;
+------------------------------------------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_path:dp|butterfly:butterfly|lpm_mult:Mult0 ;
+------------------------------------------------+----------+--------------------------------------+
; Parameter Name                                 ; Value    ; Type                                 ;
+------------------------------------------------+----------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 21       ; Untyped                              ;
; LPM_WIDTHB                                     ; 16       ; Untyped                              ;
; LPM_WIDTHP                                     ; 37       ; Untyped                              ;
; LPM_WIDTHR                                     ; 37       ; Untyped                              ;
; LPM_WIDTHS                                     ; 1        ; Untyped                              ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                              ;
; LPM_PIPELINE                                   ; 0        ; Untyped                              ;
; LATENCY                                        ; 0        ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                              ;
; USE_EAB                                        ; OFF      ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                              ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                              ;
+------------------------------------------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_path:dp|butterfly:butterfly|lpm_mult:Mult1 ;
+------------------------------------------------+----------+--------------------------------------+
; Parameter Name                                 ; Value    ; Type                                 ;
+------------------------------------------------+----------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 21       ; Untyped                              ;
; LPM_WIDTHB                                     ; 16       ; Untyped                              ;
; LPM_WIDTHP                                     ; 37       ; Untyped                              ;
; LPM_WIDTHR                                     ; 37       ; Untyped                              ;
; LPM_WIDTHS                                     ; 1        ; Untyped                              ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                              ;
; LPM_PIPELINE                                   ; 0        ; Untyped                              ;
; LATENCY                                        ; 0        ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                              ;
; USE_EAB                                        ; OFF      ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                              ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                              ;
+------------------------------------------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                   ;
; Entity Instance                           ; data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                     ;
;     -- WIDTH_A                            ; 42                                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 42                                                                                  ;
;     -- NUMWORDS_B                         ; 1024                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                     ;
;     -- WIDTH_A                            ; 42                                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 42                                                                                  ;
;     -- NUMWORDS_B                         ; 1024                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; data_path:dp|my_rom:rom|altsyncram:rom_rtl_0                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                  ;
;     -- NUMWORDS_A                         ; 512                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                      ;
+----------------------------+---------------------------------------------+
; Name                       ; Value                                       ;
+----------------------------+---------------------------------------------+
; Number of entity instances ; 1                                           ;
; Entity Instance            ; data_path:dp|altshift_taps:del_addr_A_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                           ;
;     -- TAP_DISTANCE        ; 3                                           ;
;     -- WIDTH               ; 20                                          ;
+----------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                          ;
+---------------------------------------+-------------------------------------------------+
; Name                                  ; Value                                           ;
+---------------------------------------+-------------------------------------------------+
; Number of entity instances            ; 4                                               ;
; Entity Instance                       ; data_path:dp|butterfly:butterfly|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 21                                              ;
;     -- LPM_WIDTHB                     ; 16                                              ;
;     -- LPM_WIDTHP                     ; 37                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                              ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; data_path:dp|butterfly:butterfly|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 21                                              ;
;     -- LPM_WIDTHB                     ; 16                                              ;
;     -- LPM_WIDTHP                     ; 37                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                              ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; data_path:dp|butterfly:butterfly|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 21                                              ;
;     -- LPM_WIDTHB                     ; 16                                              ;
;     -- LPM_WIDTHP                     ; 37                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                              ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
; Entity Instance                       ; data_path:dp|butterfly:butterfly|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 21                                              ;
;     -- LPM_WIDTHB                     ; 16                                              ;
;     -- LPM_WIDTHP                     ; 37                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                              ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
+---------------------------------------+-------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "data_path:dp|mem_bank:mem_bank1" ;
+-----------------+-------+----------+------------------------+
; Port            ; Type  ; Severity ; Details                ;
+-----------------+-------+----------+------------------------+
; in_data[41..31] ; Input ; Info     ; Stuck at GND           ;
; in_data[20..0]  ; Input ; Info     ; Stuck at GND           ;
+-----------------+-------+----------+------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "data_path:dp|mem_bank:mem_bank0" ;
+-----------------+-------+----------+------------------------+
; Port            ; Type  ; Severity ; Details                ;
+-----------------+-------+----------+------------------------+
; in_data[41..31] ; Input ; Info     ; Stuck at GND           ;
; in_data[20..0]  ; Input ; Info     ; Stuck at GND           ;
+-----------------+-------+----------+------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "agu:agu|rotate:rot1" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; j[0] ; Input ; Info     ; Stuck at GND          ;
+------+-------+----------+-----------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 77                          ;
; cycloneiii_ff         ; 254                         ;
;     ENA SCLR          ; 22                          ;
;     SCLR              ; 21                          ;
;     SLD               ; 43                          ;
;     plain             ; 168                         ;
; cycloneiii_lcell_comb ; 553                         ;
;     arith             ; 248                         ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 214                         ;
;     normal            ; 305                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 16                          ;
;         3 data inputs ; 198                         ;
;         4 data inputs ; 76                          ;
; cycloneiii_mac_mult   ; 8                           ;
; cycloneiii_mac_out    ; 8                           ;
; cycloneiii_ram_block  ; 136                         ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.04                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Feb 13 19:35:45 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fft_pipeline -c fft_pipeline
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file testbench/test_fft_pipeline.v
    Info (12023): Found entity 1: test_fft_pipeline File: F:/Program/Quartus/FFT1024_pipeline/Testbench/test_fft_pipeline.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file testbench/test_controller_and_agu.v
    Info (12023): Found entity 1: test_controller_and_agu File: F:/Program/Quartus/FFT1024_pipeline/Testbench/test_controller_and_agu.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file verilog/rom.v
    Info (12023): Found entity 1: rom File: F:/Program/Quartus/FFT1024_pipeline/Verilog/rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file verilog/ram.v
    Info (12023): Found entity 1: ram File: F:/Program/Quartus/FFT1024_pipeline/Verilog/ram.v Line: 40
Info (12021): Found 9 design units, including 9 entities, in source file verilog/fft_pipeline.v
    Info (12023): Found entity 1: fft_pipeline File: F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v Line: 1
    Info (12023): Found entity 2: agu File: F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v Line: 112
    Info (12023): Found entity 3: rotate File: F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v Line: 170
    Info (12023): Found entity 4: mem_bank File: F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v Line: 189
    Info (12023): Found entity 5: dual_port_ram_single_clock File: F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v Line: 255
    Info (12023): Found entity 6: data_path File: F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v Line: 313
    Info (12023): Found entity 7: my_rom File: F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v Line: 421
    Info (12023): Found entity 8: butterfly File: F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v Line: 458
    Info (12023): Found entity 9: controller File: F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v Line: 498
Info (12021): Found 1 design units, including 1 entities, in source file testbench/test_fft_pipeline2.v
    Info (12023): Found entity 1: test_fft_pipeline2 File: F:/Program/Quartus/FFT1024_pipeline/Testbench/test_fft_pipeline2.v Line: 3
Info (12127): Elaborating entity "fft_pipeline" for the top level hierarchy
Info (12128): Elaborating entity "agu" for hierarchy "agu:agu" File: F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v Line: 50
Warning (10230): Verilog HDL assignment warning at fft_pipeline.v(154): truncated value with size 32 to match size of target (4) File: F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v Line: 154
Info (12128): Elaborating entity "rotate" for hierarchy "agu:agu|rotate:rot1" File: F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v Line: 151
Info (12128): Elaborating entity "controller" for hierarchy "controller:controller" File: F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v Line: 65
Info (12128): Elaborating entity "data_path" for hierarchy "data_path:dp" File: F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v Line: 85
Info (12128): Elaborating entity "mem_bank" for hierarchy "data_path:dp|mem_bank:mem_bank0" File: F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v Line: 370
Info (12128): Elaborating entity "dual_port_ram_single_clock" for hierarchy "data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram" File: F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v Line: 236
Info (12128): Elaborating entity "my_rom" for hierarchy "data_path:dp|my_rom:rom" File: F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v Line: 398
Warning (10030): Net "rom.data_a" at fft_pipeline.v(430) has no driver or initial value, using a default initial value '0' File: F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v Line: 430
Warning (10030): Net "rom.waddr_a" at fft_pipeline.v(430) has no driver or initial value, using a default initial value '0' File: F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v Line: 430
Warning (10030): Net "rom.we_a" at fft_pipeline.v(430) has no driver or initial value, using a default initial value '0' File: F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v Line: 430
Info (12128): Elaborating entity "butterfly" for hierarchy "data_path:dp|butterfly:butterfly" File: F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v Line: 415
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 42
        Info (286033): Parameter WIDTH_B set to 42
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_path:dp|mem_bank:mem_bank0|dual_port_ram_single_clock:ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 42
        Info (286033): Parameter WIDTH_B set to 42
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_path:dp|my_rom:rom|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/fft_pipeline.ram0_my_rom_c6a8fa26.hdl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "data_path:dp|del_addr_A_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 20
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "data_path:dp|butterfly:butterfly|Mult2" File: F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v Line: 481
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "data_path:dp|butterfly:butterfly|Mult3" File: F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v Line: 481
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "data_path:dp|butterfly:butterfly|Mult0" File: F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v Line: 480
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "data_path:dp|butterfly:butterfly|Mult1" File: F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v Line: 480
Info (12130): Elaborated megafunction instantiation "data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "data_path:dp|mem_bank:mem_bank1|dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "42"
    Info (12134): Parameter "WIDTH_B" = "42"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kmq1.tdf
    Info (12023): Found entity 1: altsyncram_kmq1 File: F:/Program/Quartus/FFT1024_pipeline/db/altsyncram_kmq1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "data_path:dp|my_rom:rom|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "data_path:dp|my_rom:rom|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/fft_pipeline.ram0_my_rom_c6a8fa26.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ep61.tdf
    Info (12023): Found entity 1: altsyncram_ep61 File: F:/Program/Quartus/FFT1024_pipeline/db/altsyncram_ep61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "data_path:dp|altshift_taps:del_addr_A_rtl_0"
Info (12133): Instantiated megafunction "data_path:dp|altshift_taps:del_addr_A_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "20"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_tgl.tdf
    Info (12023): Found entity 1: shift_taps_tgl File: F:/Program/Quartus/FFT1024_pipeline/db/shift_taps_tgl.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fv21.tdf
    Info (12023): Found entity 1: altsyncram_fv21 File: F:/Program/Quartus/FFT1024_pipeline/db/altsyncram_fv21.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_oed.tdf
    Info (12023): Found entity 1: add_sub_oed File: F:/Program/Quartus/FFT1024_pipeline/db/add_sub_oed.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s3f.tdf
    Info (12023): Found entity 1: cntr_s3f File: F:/Program/Quartus/FFT1024_pipeline/db/cntr_s3f.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_erb.tdf
    Info (12023): Found entity 1: cmpr_erb File: F:/Program/Quartus/FFT1024_pipeline/db/cmpr_erb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "data_path:dp|butterfly:butterfly|lpm_mult:Mult2" File: F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v Line: 481
Info (12133): Instantiated megafunction "data_path:dp|butterfly:butterfly|lpm_mult:Mult2" with the following parameter: File: F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v Line: 481
    Info (12134): Parameter "LPM_WIDTHA" = "21"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "37"
    Info (12134): Parameter "LPM_WIDTHR" = "37"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf
    Info (12023): Found entity 1: mult_qgs File: F:/Program/Quartus/FFT1024_pipeline/db/mult_qgs.tdf Line: 31
Info (13014): Ignored 232 buffer(s)
    Info (13019): Ignored 232 SOFT buffer(s)
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file F:/Program/Quartus/FFT1024_pipeline/output_files/fft_pipeline.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 805 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 43 output pins
    Info (21061): Implemented 576 logic cells
    Info (21064): Implemented 136 RAM segments
    Info (21062): Implemented 16 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4788 megabytes
    Info: Processing ended: Sun Feb 13 19:35:56 2022
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/Program/Quartus/FFT1024_pipeline/output_files/fft_pipeline.map.smsg.


