
*** Running vivado
    with args -log system_affine_transform_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_affine_transform_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source system_affine_transform_0_0.tcl -notrace
Command: synth_design -top system_affine_transform_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3576 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 348.488 ; gain = 138.480
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_affine_transform_0_0' [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ip/system_affine_transform_0_0/synth/system_affine_transform_0_0.vhd:72]
	Parameter ADDRESS_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'affine_transform' declared at 'c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/df7c/affine_transform.vhd:14' bound to instance 'U0' of component 'affine_transform' [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ip/system_affine_transform_0_0/synth/system_affine_transform_0_0.vhd:102]
INFO: [Synth 8-638] synthesizing module 'affine_transform' [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/df7c/affine_transform.vhd:38]
	Parameter ADDRESS_WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-614] signal 'a00' is read in the process but is not in the sensitivity list [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/df7c/affine_transform.vhd:40]
WARNING: [Synth 8-614] signal 'a01' is read in the process but is not in the sensitivity list [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/df7c/affine_transform.vhd:40]
WARNING: [Synth 8-614] signal 'a10' is read in the process but is not in the sensitivity list [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/df7c/affine_transform.vhd:40]
WARNING: [Synth 8-614] signal 'a11' is read in the process but is not in the sensitivity list [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/df7c/affine_transform.vhd:40]
WARNING: [Synth 8-614] signal 'x_in' is read in the process but is not in the sensitivity list [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/df7c/affine_transform.vhd:40]
WARNING: [Synth 8-614] signal 'y_in' is read in the process but is not in the sensitivity list [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/df7c/affine_transform.vhd:40]
WARNING: [Synth 8-614] signal 'x_translate' is read in the process but is not in the sensitivity list [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/df7c/affine_transform.vhd:40]
WARNING: [Synth 8-614] signal 'y_translate' is read in the process but is not in the sensitivity list [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/df7c/affine_transform.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'affine_transform' (1#1) [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/df7c/affine_transform.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'system_affine_transform_0_0' (2#1) [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ip/system_affine_transform_0_0/synth/system_affine_transform_0_0.vhd:72]
WARNING: [Synth 8-3331] design affine_transform has unconnected port clk
WARNING: [Synth 8-3331] design affine_transform has unconnected port x_in[9]
WARNING: [Synth 8-3331] design affine_transform has unconnected port x_in[8]
WARNING: [Synth 8-3331] design affine_transform has unconnected port x_in[7]
WARNING: [Synth 8-3331] design affine_transform has unconnected port x_in[6]
WARNING: [Synth 8-3331] design affine_transform has unconnected port x_in[5]
WARNING: [Synth 8-3331] design affine_transform has unconnected port x_in[4]
WARNING: [Synth 8-3331] design affine_transform has unconnected port x_in[3]
WARNING: [Synth 8-3331] design affine_transform has unconnected port x_in[2]
WARNING: [Synth 8-3331] design affine_transform has unconnected port x_in[1]
WARNING: [Synth 8-3331] design affine_transform has unconnected port x_in[0]
WARNING: [Synth 8-3331] design affine_transform has unconnected port y_in[9]
WARNING: [Synth 8-3331] design affine_transform has unconnected port y_in[8]
WARNING: [Synth 8-3331] design affine_transform has unconnected port y_in[7]
WARNING: [Synth 8-3331] design affine_transform has unconnected port y_in[6]
WARNING: [Synth 8-3331] design affine_transform has unconnected port y_in[5]
WARNING: [Synth 8-3331] design affine_transform has unconnected port y_in[4]
WARNING: [Synth 8-3331] design affine_transform has unconnected port y_in[3]
WARNING: [Synth 8-3331] design affine_transform has unconnected port y_in[2]
WARNING: [Synth 8-3331] design affine_transform has unconnected port y_in[1]
WARNING: [Synth 8-3331] design affine_transform has unconnected port y_in[0]
WARNING: [Synth 8-3331] design affine_transform has unconnected port x_translate[10]
WARNING: [Synth 8-3331] design affine_transform has unconnected port y_translate[10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 385.730 ; gain = 175.723
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 385.730 ; gain = 175.723
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 678.609 ; gain = 0.230
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 678.609 ; gain = 468.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 678.609 ; gain = 468.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 678.609 ; gain = 468.602
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/df7c/affine_transform.vhd:154]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/df7c/affine_transform.vhd:160]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:43 . Memory (MB): peak = 678.609 ; gain = 468.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 50    
	   2 Input     10 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module affine_transform 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   4 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 50    
	   2 Input     10 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design affine_transform has unconnected port clk
WARNING: [Synth 8-3331] design affine_transform has unconnected port x_in[9]
WARNING: [Synth 8-3331] design affine_transform has unconnected port x_in[8]
WARNING: [Synth 8-3331] design affine_transform has unconnected port x_in[7]
WARNING: [Synth 8-3331] design affine_transform has unconnected port x_in[6]
WARNING: [Synth 8-3331] design affine_transform has unconnected port x_in[5]
WARNING: [Synth 8-3331] design affine_transform has unconnected port x_in[4]
WARNING: [Synth 8-3331] design affine_transform has unconnected port x_in[3]
WARNING: [Synth 8-3331] design affine_transform has unconnected port x_in[2]
WARNING: [Synth 8-3331] design affine_transform has unconnected port x_in[1]
WARNING: [Synth 8-3331] design affine_transform has unconnected port x_in[0]
WARNING: [Synth 8-3331] design affine_transform has unconnected port y_in[9]
WARNING: [Synth 8-3331] design affine_transform has unconnected port y_in[8]
WARNING: [Synth 8-3331] design affine_transform has unconnected port y_in[7]
WARNING: [Synth 8-3331] design affine_transform has unconnected port y_in[6]
WARNING: [Synth 8-3331] design affine_transform has unconnected port y_in[5]
WARNING: [Synth 8-3331] design affine_transform has unconnected port y_in[4]
WARNING: [Synth 8-3331] design affine_transform has unconnected port y_in[3]
WARNING: [Synth 8-3331] design affine_transform has unconnected port y_in[2]
WARNING: [Synth 8-3331] design affine_transform has unconnected port y_in[1]
WARNING: [Synth 8-3331] design affine_transform has unconnected port y_in[0]
WARNING: [Synth 8-3331] design affine_transform has unconnected port x_translate[10]
WARNING: [Synth 8-3331] design affine_transform has unconnected port y_translate[10]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:03 . Memory (MB): peak = 705.648 ; gain = 495.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:12 . Memory (MB): peak = 709.996 ; gain = 499.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:12 . Memory (MB): peak = 710.941 ; gain = 500.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:01:13 . Memory (MB): peak = 781.992 ; gain = 571.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:01:14 . Memory (MB): peak = 781.992 ; gain = 571.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:01:14 . Memory (MB): peak = 781.992 ; gain = 571.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:01:14 . Memory (MB): peak = 781.992 ; gain = 571.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:01:14 . Memory (MB): peak = 781.992 ; gain = 571.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:01:14 . Memory (MB): peak = 781.992 ; gain = 571.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:01:14 . Memory (MB): peak = 781.992 ; gain = 571.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   224|
|2     |LUT1   |  1008|
|3     |LUT2   |   530|
|4     |LUT3   |   510|
|5     |LUT4   |   207|
|6     |LUT5   |  1212|
|7     |LUT6   |  1011|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  4702|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:01:14 . Memory (MB): peak = 781.992 ; gain = 571.984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 781.992 ; gain = 215.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:01:14 . Memory (MB): peak = 781.992 ; gain = 571.984
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 224 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'system_affine_transform_0_0' is not ideal for floorplanning, since the cellview 'system_affine_transform_0_0' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:01:11 . Memory (MB): peak = 783.957 ; gain = 510.840
INFO: [Common 17-1381] The checkpoint 'C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/system_affine_transform_0_0_synth_1/system_affine_transform_0_0.dcp' has been generated.
