<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sbva484-1-i</Part>
        <TopModelName>krnl_mmult</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <outer_i>
                <TripCount>512</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <outer_j>
                    <TripCount>512</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>undef</IterationLatency>
                    <fill_C_inner>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                    </fill_C_inner>
                    <fill_C_inner>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                    </fill_C_inner>
                    <fill_C_inner>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                    </fill_C_inner>
                    <fill_C_inner>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                    </fill_C_inner>
                    <fill_C_inner>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                    </fill_C_inner>
                    <fill_C_inner>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                    </fill_C_inner>
                    <fill_C_inner>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                    </fill_C_inner>
                    <fill_C_inner>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                    </fill_C_inner>
                </outer_j>
            </outer_i>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>186</BRAM_18K>
            <DSP>207</DSP>
            <FF>17097</FF>
            <LUT>25662</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>krnl_mmult</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>krnl_mmult</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>krnl_mmult</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>krnl_mmult</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_krnl_mmult_Pipeline_readA_readA_inner_fu_1519</InstName>
                    <ModuleName>krnl_mmult_Pipeline_readA_readA_inner</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1519</ID>
                    <BindInstances>add_ln198_fu_288_p2 add_ln198_1_fu_356_p2 add_ln200_fu_321_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_krnl_mmult_Pipeline_readB_readB_inner_fu_1536</InstName>
                    <ModuleName>krnl_mmult_Pipeline_readB_readB_inner</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1536</ID>
                    <BindInstances>add_ln221_fu_288_p2 add_ln221_1_fu_356_p2 add_ln223_fu_321_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_krnl_mmult_Pipeline_systolic1_fu_1553</InstName>
                    <ModuleName>krnl_mmult_Pipeline_systolic1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1553</ID>
                    <BindInstances>add_ln243_fu_3042_p2 empty_37_fu_3058_p2 mul_32s_32s_32_1_1_U25 localC_7_7_fu_3924_p2 mul_32s_32s_32_1_1_U26 localC_7_6_fu_3944_p2 mul_32s_32s_32_1_1_U27 localC_7_5_fu_3970_p2 mul_32s_32s_32_1_1_U28 localC_7_4_fu_3996_p2 mul_32s_32s_32_1_1_U29 localC_7_3_fu_4022_p2 mul_32s_32s_32_1_1_U30 localC_7_2_fu_4048_p2 mul_32s_32s_32_1_1_U31 localC_7_1_fu_4074_p2 mul_32s_32s_32_1_1_U32 localC_7_0_fu_6574_p2 empty_38_fu_3218_p2 mul_32s_32s_32_1_1_U33 localC_6_7_fu_4113_p2 mul_32s_32s_32_1_1_U34 localC_6_6_fu_4139_p2 mul_32s_32s_32_1_1_U35 localC_6_5_fu_4172_p2 mul_32s_32s_32_1_1_U36 localC_6_4_fu_4205_p2 mul_32s_32s_32_1_1_U37 localC_6_3_fu_4238_p2 mul_32s_32s_32_1_1_U38 localC_6_2_fu_4271_p2 mul_32s_32s_32_1_1_U39 localC_6_1_fu_4304_p2 mul_32s_32s_32_1_1_U40 localC_6_0_fu_6586_p2 empty_39_fu_3248_p2 mul_32s_32s_32_1_1_U41 localC_5_7_fu_4357_p2 mul_32s_32s_32_1_1_U42 localC_5_6_fu_4383_p2 mul_32s_32s_32_1_1_U43 localC_5_5_fu_4416_p2 mul_32s_32s_32_1_1_U44 localC_5_4_fu_4449_p2 mul_32s_32s_32_1_1_U45 localC_5_3_fu_4482_p2 mul_32s_32s_32_1_1_U46 localC_5_2_fu_4515_p2 mul_32s_32s_32_1_1_U47 localC_5_1_fu_4548_p2 mul_32s_32s_32_1_1_U48 localC_5_0_fu_6598_p2 empty_40_fu_3278_p2 mul_32s_32s_32_1_1_U49 localC_4_7_fu_4601_p2 mul_32s_32s_32_1_1_U50 localC_4_6_fu_4627_p2 mul_32s_32s_32_1_1_U51 localC_4_5_fu_4660_p2 mul_32s_32s_32_1_1_U52 localC_4_4_fu_4693_p2 mul_32s_32s_32_1_1_U53 localC_4_3_fu_4726_p2 mul_32s_32s_32_1_1_U54 localC_4_2_fu_4759_p2 mul_32s_32s_32_1_1_U55 localC_4_1_fu_4792_p2 mul_32s_32s_32_1_1_U56 localC_4_0_fu_6610_p2 empty_41_fu_3318_p2 mul_32s_32s_32_1_1_U57 localC_3_7_fu_4845_p2 mul_32s_32s_32_1_1_U58 localC_3_6_fu_4871_p2 mul_32s_32s_32_1_1_U59 localC_3_5_fu_4904_p2 mul_32s_32s_32_1_1_U60 localC_3_4_fu_4937_p2 mul_32s_32s_32_1_1_U61 localC_3_3_fu_4970_p2 mul_32s_32s_32_1_1_U62 localC_3_2_fu_5003_p2 mul_32s_32s_32_1_1_U63 localC_3_1_fu_5036_p2 mul_32s_32s_32_1_1_U64 localC_3_0_fu_6622_p2 empty_42_fu_3348_p2 mul_32s_32s_32_1_1_U65 localC_2_7_fu_5089_p2 mul_32s_32s_32_1_1_U66 localC_2_6_fu_5115_p2 mul_32s_32s_32_1_1_U67 localC_2_5_fu_5148_p2 mul_32s_32s_32_1_1_U68 localC_2_4_fu_5181_p2 mul_32s_32s_32_1_1_U69 localC_2_3_fu_5214_p2 mul_32s_32s_32_1_1_U70 localC_2_2_fu_5247_p2 mul_32s_32s_32_1_1_U71 localC_2_1_fu_5280_p2 mul_32s_32s_32_1_1_U72 localC_2_0_fu_6634_p2 empty_43_fu_3388_p2 mul_32s_32s_32_1_1_U73 localC_1_7_fu_5333_p2 mul_32s_32s_32_1_1_U74 localC_1_6_fu_5359_p2 mul_32s_32s_32_1_1_U75 localC_1_5_fu_5392_p2 mul_32s_32s_32_1_1_U76 localC_1_4_fu_5425_p2 mul_32s_32s_32_1_1_U77 localC_1_3_fu_5458_p2 mul_32s_32s_32_1_1_U78 localC_1_2_fu_5491_p2 mul_32s_32s_32_1_1_U79 localC_1_1_fu_5524_p2 mul_32s_32s_32_1_1_U80 localC_1_0_fu_6646_p2 mul_32s_32s_32_1_1_U81 localC_0_7_fu_6658_p2 mul_32s_32s_32_1_1_U82 localC_0_6_fu_6670_p2 mul_32s_32s_32_1_1_U83 localC_0_5_fu_6682_p2 mul_32s_32s_32_1_1_U84 localC_0_4_fu_6694_p2 mul_32s_32s_32_1_1_U85 localC_0_3_fu_6706_p2 mul_32s_32s_32_1_1_U86 localC_0_2_fu_6718_p2 mul_32s_32s_32_1_1_U87 localC_0_1_fu_6730_p2 mul_32s_32s_32_1_1_U88 localC_0_0_fu_6742_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_krnl_mmult_Pipeline_writeC_writeC_inner_fu_1765</InstName>
                    <ModuleName>krnl_mmult_Pipeline_writeC_writeC_inner</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1765</ID>
                    <BindInstances>tmp_fu_768_p2 add_ln265_fu_797_p2 add_ln265_1_fu_832_p2 add_ln265_2_fu_850_p2 tmp_mid1_fu_868_p2 add_ln268_1_fu_1032_p2 add_ln268_fu_1037_p2 add_ln268_3_fu_1043_p2 add_ln268_2_fu_1048_p2 add_ln267_fu_1064_p2 add_ln267_1_fu_1070_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>localA_0_U localA_1_U localA_2_U localA_3_U localA_4_U localA_5_U localA_6_U localA_7_U localB_0_U localB_1_U localB_2_U localB_3_U localB_4_U localB_5_U localB_6_U localB_7_U add_ln195_fu_1894_p2 empty_48_fu_1962_p2 empty_50_fu_1916_p2 indvars_iv_next48_fu_1985_p2 add_ln206_fu_2206_p2 empty_54_fu_2230_p2 indvars_iv_next54_fu_2244_p2 add_ln212_fu_2479_p2 add_ln212_1_fu_2686_p2 add_ln212_2_fu_2877_p2 add_ln212_3_fu_3068_p2 add_ln212_4_fu_3259_p2 add_ln212_5_fu_3450_p2 add_ln212_6_fu_3641_p2 add_ln212_7_fu_3832_p2 empty_56_fu_3838_p2 mul_64ns_64ns_128_1_1_U373 indvars_iv_next58_fu_3852_p2 indvars_iv_next60_fu_3858_p2 indvars_iv_next63_fu_3864_p2 indvars_iv_next51_fu_2254_p2 indvars_iv_next53_fu_2260_p2 indvars_iv_next56_fu_2266_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>krnl_mmult_Pipeline_readA_readA_inner</Name>
            <Loops>
                <readA_readA_inner/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <readA_readA_inner>
                        <Name>readA_readA_inner</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </readA_readA_inner>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1183</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>867</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="readA_readA_inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln198_fu_288_p2" SOURCE="krnl_mmult.cpp:198" URAM="0" VARIABLE="add_ln198"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="readA_readA_inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln198_1_fu_356_p2" SOURCE="krnl_mmult.cpp:198" URAM="0" VARIABLE="add_ln198_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="readA_readA_inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln200_fu_321_p2" SOURCE="krnl_mmult.cpp:200" URAM="0" VARIABLE="add_ln200"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>krnl_mmult_Pipeline_readB_readB_inner</Name>
            <Loops>
                <readB_readB_inner/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <readB_readB_inner>
                        <Name>readB_readB_inner</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </readB_readB_inner>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1183</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>867</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="readB_readB_inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln221_fu_288_p2" SOURCE="krnl_mmult.cpp:221" URAM="0" VARIABLE="add_ln221"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="readB_readB_inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln221_1_fu_356_p2" SOURCE="krnl_mmult.cpp:221" URAM="0" VARIABLE="add_ln221_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="readB_readB_inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_fu_321_p2" SOURCE="krnl_mmult.cpp:223" URAM="0" VARIABLE="add_ln223"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>krnl_mmult_Pipeline_systolic1</Name>
            <Loops>
                <systolic1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.097</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4114</Best-caseLatency>
                    <Average-caseLatency>4114</Average-caseLatency>
                    <Worst-caseLatency>4114</Worst-caseLatency>
                    <Best-caseRealTimeLatency>41.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>41.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>41.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4114</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <systolic1>
                        <Name>systolic1</Name>
                        <TripCount>4111</TripCount>
                        <Latency>4112</Latency>
                        <AbsoluteTimeLatency>41.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </systolic1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>192</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>53</UTIL_DSP>
                    <FF>6155</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>11557</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_fu_3042_p2" SOURCE="krnl_mmult.cpp:243" URAM="0" VARIABLE="add_ln243"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="empty_37_fu_3058_p2" SOURCE="krnl_mmult.cpp:243" URAM="0" VARIABLE="empty_37"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U25" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_7_7_fu_3924_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U26" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_7_6_fu_3944_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U27" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_7_5_fu_3970_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U28" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_7_4_fu_3996_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U29" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_7_3_fu_4022_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U30" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_7_2_fu_4048_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U31" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_7_1_fu_4074_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U32" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_7_0_fu_6574_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_7_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="empty_38_fu_3218_p2" SOURCE="krnl_mmult.cpp:243" URAM="0" VARIABLE="empty_38"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U33" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_6_7_fu_4113_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_6_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U34" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_6_6_fu_4139_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_6_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U35" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_6_5_fu_4172_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U36" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_6_4_fu_4205_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_6_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U37" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_6_3_fu_4238_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U38" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_6_2_fu_4271_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U39" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_6_1_fu_4304_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U40" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_6_0_fu_6586_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_6_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="empty_39_fu_3248_p2" SOURCE="krnl_mmult.cpp:243" URAM="0" VARIABLE="empty_39"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U41" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_5_7_fu_4357_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_5_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U42" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_5_6_fu_4383_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_5_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U43" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_5_5_fu_4416_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U44" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_5_4_fu_4449_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_5_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U45" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_5_3_fu_4482_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U46" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_5_2_fu_4515_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U47" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_5_1_fu_4548_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U48" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_5_0_fu_6598_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_5_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="empty_40_fu_3278_p2" SOURCE="krnl_mmult.cpp:243" URAM="0" VARIABLE="empty_40"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U49" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_4_7_fu_4601_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_4_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U50" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_4_6_fu_4627_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U51" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_4_5_fu_4660_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U52" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_4_4_fu_4693_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U53" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_4_3_fu_4726_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U54" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_4_2_fu_4759_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U55" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_30"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_4_1_fu_4792_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U56" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_31"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_4_0_fu_6610_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_4_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="empty_41_fu_3318_p2" SOURCE="krnl_mmult.cpp:243" URAM="0" VARIABLE="empty_41"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U57" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_3_7_fu_4845_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_3_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U58" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_3_6_fu_4871_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U59" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_34"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_3_5_fu_4904_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U60" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_35"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_3_4_fu_4937_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U61" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_36"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_3_3_fu_4970_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U62" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_37"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_3_2_fu_5003_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U63" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_38"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_3_1_fu_5036_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U64" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_39"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_3_0_fu_6622_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_3_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="empty_42_fu_3348_p2" SOURCE="krnl_mmult.cpp:243" URAM="0" VARIABLE="empty_42"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U65" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_40"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_2_7_fu_5089_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U66" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_41"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_2_6_fu_5115_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U67" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_42"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_2_5_fu_5148_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U68" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_43"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_2_4_fu_5181_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U69" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_44"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_2_3_fu_5214_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U70" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_45"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_2_2_fu_5247_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U71" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_46"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_2_1_fu_5280_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U72" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_47"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_2_0_fu_6634_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_2_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="empty_43_fu_3388_p2" SOURCE="krnl_mmult.cpp:243" URAM="0" VARIABLE="empty_43"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U73" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_48"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_1_7_fu_5333_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U74" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_49"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_1_6_fu_5359_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U75" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_50"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_1_5_fu_5392_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U76" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_51"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_1_4_fu_5425_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U77" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_52"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_1_3_fu_5458_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U78" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_53"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_1_2_fu_5491_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U79" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_1_1_fu_5524_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U80" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_55"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_1_0_fu_6646_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_1_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U81" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_56"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_0_7_fu_6658_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_0_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U82" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_57"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_0_6_fu_6670_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_0_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U83" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_58"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_0_5_fu_6682_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_0_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U84" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_59"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_0_4_fu_6694_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_0_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U85" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_60"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_0_3_fu_6706_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_0_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U86" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_61"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_0_2_fu_6718_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U87" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_62"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_0_1_fu_6730_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_0_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U88" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="mul_ln252_63"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="localC_0_0_fu_6742_p2" SOURCE="krnl_mmult.cpp:252" URAM="0" VARIABLE="localC_0_0"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>krnl_mmult_Pipeline_writeC_writeC_inner</Name>
            <Loops>
                <writeC_writeC_inner/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <writeC_writeC_inner>
                        <Name>writeC_writeC_inner</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>71</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </writeC_writeC_inner>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1247</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3695</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC_writeC_inner" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_768_p2" SOURCE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC_writeC_inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_fu_797_p2" SOURCE="krnl_mmult.cpp:265" URAM="0" VARIABLE="add_ln265"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC_writeC_inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_1_fu_832_p2" SOURCE="krnl_mmult.cpp:265" URAM="0" VARIABLE="add_ln265_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC_writeC_inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_2_fu_850_p2" SOURCE="krnl_mmult.cpp:265" URAM="0" VARIABLE="add_ln265_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC_writeC_inner" OPTYPE="add" PRAGMA="" RTLNAME="tmp_mid1_fu_868_p2" SOURCE="krnl_mmult.cpp:265" URAM="0" VARIABLE="tmp_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="writeC_writeC_inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_1_fu_1032_p2" SOURCE="krnl_mmult.cpp:268" URAM="0" VARIABLE="add_ln268_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="writeC_writeC_inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_fu_1037_p2" SOURCE="krnl_mmult.cpp:268" URAM="0" VARIABLE="add_ln268"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="writeC_writeC_inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_3_fu_1043_p2" SOURCE="krnl_mmult.cpp:268" URAM="0" VARIABLE="add_ln268_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="writeC_writeC_inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_2_fu_1048_p2" SOURCE="krnl_mmult.cpp:268" URAM="0" VARIABLE="add_ln268_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC_writeC_inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_fu_1064_p2" SOURCE="krnl_mmult.cpp:267" URAM="0" VARIABLE="add_ln267"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC_writeC_inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_1_fu_1070_p2" SOURCE="krnl_mmult.cpp:267" URAM="0" VARIABLE="add_ln267_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>krnl_mmult</Name>
            <Loops>
                <outer_i>
                    <outer_j>
                        <fill_C_inner/>
                        <fill_C_inner/>
                        <fill_C_inner/>
                        <fill_C_inner/>
                        <fill_C_inner/>
                        <fill_C_inner/>
                        <fill_C_inner/>
                        <fill_C_inner/>
                    </outer_j>
                </outer_i>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <outer_i>
                        <Name>outer_i</Name>
                        <TripCount>512</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <outer_j>
                            <Name>outer_j</Name>
                            <TripCount>512</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <fill_C_inner>
                                <Name>fill_C_inner</Name>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1</IterationLatency>
                                <PipelineDepth>1</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </fill_C_inner>
                            <fill_C_inner>
                                <Name>fill_C_inner</Name>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1</IterationLatency>
                                <PipelineDepth>1</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </fill_C_inner>
                            <fill_C_inner>
                                <Name>fill_C_inner</Name>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1</IterationLatency>
                                <PipelineDepth>1</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </fill_C_inner>
                            <fill_C_inner>
                                <Name>fill_C_inner</Name>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1</IterationLatency>
                                <PipelineDepth>1</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </fill_C_inner>
                            <fill_C_inner>
                                <Name>fill_C_inner</Name>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1</IterationLatency>
                                <PipelineDepth>1</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </fill_C_inner>
                            <fill_C_inner>
                                <Name>fill_C_inner</Name>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1</IterationLatency>
                                <PipelineDepth>1</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </fill_C_inner>
                            <fill_C_inner>
                                <Name>fill_C_inner</Name>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1</IterationLatency>
                                <PipelineDepth>1</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </fill_C_inner>
                            <fill_C_inner>
                                <Name>fill_C_inner</Name>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1</IterationLatency>
                                <PipelineDepth>1</PipelineDepth>
                                <PipelineType>no</PipelineType>
                            </fill_C_inner>
                        </outer_j>
                    </outer_i>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>186</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>43</UTIL_BRAM>
                    <DSP>207</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>57</UTIL_DSP>
                    <FF>17097</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>12</UTIL_FF>
                    <LUT>25662</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>36</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_0_U" SOURCE="krnl_mmult.cpp:178" URAM="0" VARIABLE="localA_0"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_1_U" SOURCE="krnl_mmult.cpp:178" URAM="0" VARIABLE="localA_1"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_2_U" SOURCE="krnl_mmult.cpp:178" URAM="0" VARIABLE="localA_2"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_3_U" SOURCE="krnl_mmult.cpp:178" URAM="0" VARIABLE="localA_3"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_4_U" SOURCE="krnl_mmult.cpp:178" URAM="0" VARIABLE="localA_4"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_5_U" SOURCE="krnl_mmult.cpp:178" URAM="0" VARIABLE="localA_5"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_6_U" SOURCE="krnl_mmult.cpp:178" URAM="0" VARIABLE="localA_6"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localA_7_U" SOURCE="krnl_mmult.cpp:178" URAM="0" VARIABLE="localA_7"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_0_U" SOURCE="krnl_mmult.cpp:182" URAM="0" VARIABLE="localB_0"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_1_U" SOURCE="krnl_mmult.cpp:182" URAM="0" VARIABLE="localB_1"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_2_U" SOURCE="krnl_mmult.cpp:182" URAM="0" VARIABLE="localB_2"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_3_U" SOURCE="krnl_mmult.cpp:182" URAM="0" VARIABLE="localB_3"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_4_U" SOURCE="krnl_mmult.cpp:182" URAM="0" VARIABLE="localB_4"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_5_U" SOURCE="krnl_mmult.cpp:182" URAM="0" VARIABLE="localB_5"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_6_U" SOURCE="krnl_mmult.cpp:182" URAM="0" VARIABLE="localB_6"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localB_7_U" SOURCE="krnl_mmult.cpp:182" URAM="0" VARIABLE="localB_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln195_fu_1894_p2" SOURCE="krnl_mmult.cpp:195" URAM="0" VARIABLE="add_ln195"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="empty_48_fu_1962_p2" SOURCE="krnl_mmult.cpp:195" URAM="0" VARIABLE="empty_48"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="empty_50_fu_1916_p2" SOURCE="" URAM="0" VARIABLE="empty_50"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next48_fu_1985_p2" SOURCE="krnl_mmult.cpp:265" URAM="0" VARIABLE="indvars_iv_next48"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln206_fu_2206_p2" SOURCE="krnl_mmult.cpp:206" URAM="0" VARIABLE="add_ln206"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="empty_54_fu_2230_p2" SOURCE="krnl_mmult.cpp:212" URAM="0" VARIABLE="empty_54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next54_fu_2244_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln212_fu_2479_p2" SOURCE="krnl_mmult.cpp:212" URAM="0" VARIABLE="add_ln212"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln212_1_fu_2686_p2" SOURCE="krnl_mmult.cpp:212" URAM="0" VARIABLE="add_ln212_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln212_2_fu_2877_p2" SOURCE="krnl_mmult.cpp:212" URAM="0" VARIABLE="add_ln212_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln212_3_fu_3068_p2" SOURCE="krnl_mmult.cpp:212" URAM="0" VARIABLE="add_ln212_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln212_4_fu_3259_p2" SOURCE="krnl_mmult.cpp:212" URAM="0" VARIABLE="add_ln212_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln212_5_fu_3450_p2" SOURCE="krnl_mmult.cpp:212" URAM="0" VARIABLE="add_ln212_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln212_6_fu_3641_p2" SOURCE="krnl_mmult.cpp:212" URAM="0" VARIABLE="add_ln212_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln212_7_fu_3832_p2" SOURCE="krnl_mmult.cpp:212" URAM="0" VARIABLE="add_ln212_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="empty_56_fu_3838_p2" SOURCE="krnl_mmult.cpp:209" URAM="0" VARIABLE="empty_56"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="15" ID="" IMPL="auto" LATENCY="0" LOOP="outer_i" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U373" SOURCE="krnl_mmult.cpp:195" URAM="0" VARIABLE="bound66"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next58_fu_3852_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next58"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next60_fu_3858_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next60"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next63_fu_3864_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next63"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next51_fu_2254_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next51"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next53_fu_2260_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next53"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer_i" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next56_fu_2266_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next56"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="a" index="0" direction="inout" srcType="int const *" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="a_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="a_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="b" index="1" direction="inout" srcType="int const *" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="b_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="b_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="c" index="2" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="c_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="c_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="a_row" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="a_row" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="a_col" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="a_col" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="b_col" index="5" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="b_col" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="a_1" access="W" description="Data signal of a" range="32">
                    <fields>
                        <field offset="0" width="32" name="a" access="W" description="Bit 31 to 0 of a"/>
                    </fields>
                </register>
                <register offset="0x14" name="a_2" access="W" description="Data signal of a" range="32">
                    <fields>
                        <field offset="0" width="32" name="a" access="W" description="Bit 63 to 32 of a"/>
                    </fields>
                </register>
                <register offset="0x1c" name="b_1" access="W" description="Data signal of b" range="32">
                    <fields>
                        <field offset="0" width="32" name="b" access="W" description="Bit 31 to 0 of b"/>
                    </fields>
                </register>
                <register offset="0x20" name="b_2" access="W" description="Data signal of b" range="32">
                    <fields>
                        <field offset="0" width="32" name="b" access="W" description="Bit 63 to 32 of b"/>
                    </fields>
                </register>
                <register offset="0x28" name="c_1" access="W" description="Data signal of c" range="32">
                    <fields>
                        <field offset="0" width="32" name="c" access="W" description="Bit 31 to 0 of c"/>
                    </fields>
                </register>
                <register offset="0x2c" name="c_2" access="W" description="Data signal of c" range="32">
                    <fields>
                        <field offset="0" width="32" name="c" access="W" description="Bit 63 to 32 of c"/>
                    </fields>
                </register>
                <register offset="0x34" name="a_row" access="W" description="Data signal of a_row" range="32">
                    <fields>
                        <field offset="0" width="32" name="a_row" access="W" description="Bit 31 to 0 of a_row"/>
                    </fields>
                </register>
                <register offset="0x3c" name="a_col" access="W" description="Data signal of a_col" range="32">
                    <fields>
                        <field offset="0" width="32" name="a_col" access="W" description="Bit 31 to 0 of a_col"/>
                    </fields>
                </register>
                <register offset="0x44" name="b_col" access="W" description="Data signal of b_col" range="32">
                    <fields>
                        <field offset="0" width="32" name="b_col" access="W" description="Bit 31 to 0 of b_col"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="a"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="b"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="c"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="a_row"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="a_col"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="68" argName="b_col"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="a"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="a"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="b"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="b"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="c"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="c"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem">32 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                </table>
            </item>
            <item name="S_AXILITE">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="a">inout, int const *</column>
                    <column name="b">inout, int const *</column>
                    <column name="c">inout, int*</column>
                    <column name="a_row">in, int</column>
                    <column name="a_col">in, int</column>
                    <column name="b_col">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Name, HW Type, HW Usage, HW Info</keys>
                    <column name="a">m_axi_gmem, interface, , </column>
                    <column name="a">s_axi_control a_1, register, offset, offset=0x10 range=32</column>
                    <column name="a">s_axi_control a_2, register, offset, offset=0x14 range=32</column>
                    <column name="b">m_axi_gmem, interface, , </column>
                    <column name="b">s_axi_control b_1, register, offset, offset=0x1c range=32</column>
                    <column name="b">s_axi_control b_2, register, offset, offset=0x20 range=32</column>
                    <column name="c">m_axi_gmem, interface, , </column>
                    <column name="c">s_axi_control c_1, register, offset, offset=0x28 range=32</column>
                    <column name="c">s_axi_control c_2, register, offset, offset=0x2c range=32</column>
                    <column name="a_row">s_axi_control a_row, register, , offset=0x34 range=32</column>
                    <column name="a_col">s_axi_control a_col, register, , offset=0x3c range=32</column>
                    <column name="b_col">s_axi_control b_col, register, , offset=0x44 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0">
            <item name="Burst Summary">
                <table>
                    <keys size="3">HW Interface, Message, Location</keys>
                    <column name="m_axi_gmem">Multiple burst reads of length 2048 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., krnl_mmult.cpp:198:9</column>
                    <column name="m_axi_gmem">Multiple burst reads of length 2048 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., krnl_mmult.cpp:221:13</column>
                </table>
            </item>
            <item name="Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem">c, writeC, Stride is incompatible, 214-230, krnl_mmult.cpp:265:13</column>
                    <column name="m_axi_gmem">c, writeC_inner, Sequential access length is not divisible by 2, 214-234, krnl_mmult.cpp:267:17</column>
                    <column name="m_axi_gmem">c, writeC_inner, Sequential access length is not divisible by 2, 214-234, krnl_mmult.cpp:267:17</column>
                </table>
            </item>
        </section>
    </ReportBurst>
</profile>

