<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../code.css">
  </head>
  <body>
    third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="k">module</span> <span class="n">v2k_reg</span><span class="p">();</span>
<a name="l-2"></a>
<a name="l-3"></a><span class="c1">// v2k allows to init variables</span>
<a name="l-4"></a><span class="k">reg</span> <span class="n">a</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-5"></a><span class="c1">// Here only last variable is set to 0, i.e d = 0</span>
<a name="l-6"></a><span class="c1">// Rest b, c are set to x</span>
<a name="l-7"></a><span class="k">reg</span> <span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">,</span> <span class="n">d</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-8"></a><span class="c1">// reg data type can be signed in v2k</span>
<a name="l-9"></a><span class="c1">// We can assign with signed constants</span>
<a name="l-10"></a><span class="k">reg</span> <span class="k">signed</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">data</span> <span class="o">=</span> <span class="mh">8</span><span class="p">&#39;</span><span class="n">shF0</span><span class="p">;</span>
<a name="l-11"></a>
<a name="l-12"></a><span class="c1">// Function can return signed values</span>
<a name="l-13"></a><span class="c1">// Its ports can contain signed ports</span>
<a name="l-14"></a><span class="k">function</span> <span class="k">signed</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">adder</span><span class="p">;</span>
<a name="l-15"></a>  <span class="k">input</span> <span class="n">a_in</span><span class="p">;</span>
<a name="l-16"></a>  <span class="k">input</span> <span class="n">b_in</span><span class="p">;</span>
<a name="l-17"></a>  <span class="k">input</span> <span class="n">c_in</span><span class="p">;</span>
<a name="l-18"></a>  <span class="k">input</span> <span class="k">signed</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">data_in</span><span class="p">;</span>
<a name="l-19"></a>  <span class="k">begin</span>
<a name="l-20"></a>    <span class="n">adder</span> <span class="o">=</span> <span class="n">a_in</span> <span class="o">+</span> <span class="n">b_in</span> <span class="o">+</span> <span class="n">c_in</span> <span class="o">+</span> <span class="n">data_in</span><span class="p">;</span>
<a name="l-21"></a>  <span class="k">end</span>
<a name="l-22"></a><span class="k">endfunction</span>
<a name="l-23"></a>
<a name="l-24"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>