#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x561d9f347560 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x561d9f356870 .scope module, "tb" "tb" 3 3;
 .timescale -9 -12;
v0x561d9f373ae0_0 .var "clk", 0 0;
v0x561d9f373ba0_0 .var/i "clocks", 31 0;
v0x561d9f373c60_0 .var "data_in", 0 0;
v0x561d9f373d30_0 .net "data_out", 7 0, v0x561d9f3737b0_0;  1 drivers
v0x561d9f373e00_0 .var/i "errors", 31 0;
v0x561d9f373ef0_0 .var/i "i", 31 0;
v0x561d9f373fd0_0 .var "reset_n", 0 0;
v0x561d9f374070_0 .var "shift_enable", 0 0;
v0x561d9f374140_0 .var "test_case_data_in", 7 0;
v0x561d9f3741e0_0 .var "test_case_data_out", 63 0;
v0x561d9f3742c0_0 .var "test_case_reset_n", 7 0;
v0x561d9f3743a0_0 .var "test_case_shift_enable", 7 0;
E_0x561d9f3587b0 .event posedge, v0x561d9f356bb0_0;
S_0x561d9f356a00 .scope module, "dut" "top_module" 3 11, 4 1 0, S_0x561d9f356870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /INPUT 1 "shift_enable";
    .port_info 4 /OUTPUT 8 "data_out";
v0x561d9f356bb0_0 .net "clk", 0 0, v0x561d9f373ae0_0;  1 drivers
v0x561d9f3736f0_0 .net "data_in", 0 0, v0x561d9f373c60_0;  1 drivers
v0x561d9f3737b0_0 .var "data_out", 7 0;
v0x561d9f373870_0 .net "reset_n", 0 0, v0x561d9f373fd0_0;  1 drivers
v0x561d9f373930_0 .net "shift_enable", 0 0, v0x561d9f374070_0;  1 drivers
E_0x561d9f3591f0/0 .event negedge, v0x561d9f373870_0;
E_0x561d9f3591f0/1 .event posedge, v0x561d9f356bb0_0;
E_0x561d9f3591f0 .event/or E_0x561d9f3591f0/0, E_0x561d9f3591f0/1;
    .scope S_0x561d9f356a00;
T_0 ;
    %wait E_0x561d9f3591f0;
    %load/vec4 v0x561d9f373870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561d9f3737b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x561d9f373930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x561d9f3737b0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561d9f3736f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561d9f3737b0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x561d9f356870;
T_1 ;
    %pushi/vec4 63, 0, 8;
    %store/vec4 v0x561d9f3742c0_0, 0, 8;
    %pushi/vec4 84, 0, 8;
    %store/vec4 v0x561d9f374140_0, 0, 8;
    %pushi/vec4 58, 0, 8;
    %store/vec4 v0x561d9f3743a0_0, 0, 8;
    %pushi/vec4 16909578, 0, 64;
    %store/vec4 v0x561d9f3741e0_0, 0, 64;
    %end;
    .thread T_1, $init;
    .scope S_0x561d9f356870;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561d9f373ae0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x561d9f356870;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0x561d9f373ae0_0;
    %inv;
    %store/vec4 v0x561d9f373ae0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561d9f356870;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561d9f373fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561d9f373c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561d9f374070_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561d9f373e00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561d9f373ba0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561d9f373ef0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x561d9f373ef0_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x561d9f3742c0_0;
    %load/vec4 v0x561d9f373ef0_0;
    %part/s 1;
    %assign/vec4 v0x561d9f373fd0_0, 0;
    %load/vec4 v0x561d9f374140_0;
    %load/vec4 v0x561d9f373ef0_0;
    %part/s 1;
    %assign/vec4 v0x561d9f373c60_0, 0;
    %load/vec4 v0x561d9f3743a0_0;
    %load/vec4 v0x561d9f373ef0_0;
    %part/s 1;
    %assign/vec4 v0x561d9f374070_0, 0;
    %wait E_0x561d9f3587b0;
    %load/vec4 v0x561d9f373ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561d9f373ba0_0, 0, 32;
    %load/vec4 v0x561d9f373d30_0;
    %load/vec4 v0x561d9f3741e0_0;
    %load/vec4 v0x561d9f373ef0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %cmp/ne;
    %jmp/0xz  T_4.2, 6;
    %load/vec4 v0x561d9f373e00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561d9f373e00_0, 0, 32;
    %load/vec4 v0x561d9f3741e0_0;
    %load/vec4 v0x561d9f373ef0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %vpi_call/w 3 51 "$display", "Error: Test case %0d failed. Expected: %b, Got: %b", v0x561d9f373ef0_0, S<0,vec4,u8>, v0x561d9f373d30_0 {1 0 0};
T_4.2 ;
    %load/vec4 v0x561d9f373ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561d9f373ef0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %load/vec4 v0x561d9f373e00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %vpi_call/w 3 57 "$display", "All test cases passed!" {0 0 0};
T_4.4 ;
    %vpi_call/w 3 60 "$display", "Hint: Total mismatched samples is %1d out of %1d samples", v0x561d9f373e00_0, v0x561d9f373ba0_0 {0 0 0};
    %vpi_call/w 3 61 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 62 "$display", "Mismatches: %1d in %1d samples", v0x561d9f373e00_0, v0x561d9f373ba0_0 {0 0 0};
    %vpi_call/w 3 64 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "./shift_register_tb.v";
    "outputs_shift_register/iter3/response3/top_module.sv";
