// Seed: 1268129868
`timescale 1ps / 1ps
module module_0 (
    output logic id_2,
    output id_3,
    input id_4,
    input id_5,
    input id_6,
    output id_7,
    output id_8,
    output id_9,
    output logic id_10
);
  type_15(
      1, id_4, id_6
  );
  logic id_11;
  assign id_9 = 1 - id_2;
  type_17(
      id_9, 1, id_5 - id_9
  );
  logic id_12;
  assign id_10 = 1;
  assign id_2  = id_3 ? id_10 : id_6;
endmodule
