$date
  Sat Feb 12 19:37:39 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module half_adder_tb $end
$var reg 1 ! i_bit1 $end
$var reg 1 " i_bit2 $end
$var reg 1 # o_sum $end
$var reg 1 $ o_carry $end
$scope module uut $end
$var reg 1 % i_bit1 $end
$var reg 1 & i_bit2 $end
$var reg 1 ' o_sum $end
$var reg 1 ( o_carry $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
#10000000
1!
1#
1%
1'
#20000000
0!
1"
0%
1&
#30000000
1!
0#
1$
1%
0'
1(
#40000000
0!
0"
0$
0%
0&
0(
#50000000
1!
1#
1%
1'
#60000000
0!
1"
0%
1&
#70000000
1!
0#
1$
1%
0'
1(
#80000000
0!
0"
0$
0%
0&
0(
#90000000
1!
1#
1%
1'
#100000000
0!
1"
0%
1&
#110000000
1!
0#
1$
1%
0'
1(
#120000000
0!
0"
0$
0%
0&
0(
#130000000
1!
1#
1%
1'
#140000000
0!
1"
0%
1&
#150000000
1!
0#
1$
1%
0'
1(
#160000000
0!
0"
0$
0%
0&
0(
#170000000
1!
1#
1%
1'
#180000000
0!
1"
0%
1&
#190000000
1!
0#
1$
1%
0'
1(
#200000000
0!
0"
0$
0%
0&
0(
#210000000
1!
1#
1%
1'
#220000000
0!
1"
0%
1&
#230000000
1!
0#
1$
1%
0'
1(
#240000000
0!
0"
0$
0%
0&
0(
#250000000
1!
1#
1%
1'
#260000000
0!
1"
0%
1&
#270000000
1!
0#
1$
1%
0'
1(
#280000000
0!
0"
0$
0%
0&
0(
#290000000
1!
1#
1%
1'
#300000000
0!
1"
0%
1&
