;redcode
;assert 1
	SPL 0, <-54
	SUB #10, <462
	MOV -7, <-20
	MOV -17, <-20
	SPL -700, -600
	MOV -17, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL -700, -209
	MOV -1, <-20
	MOV -17, <-20
	SUB @127, 106
	SUB <10, <462
	JMP -502, @-326
	JMP -502, @-326
	MOV @-122, -5
	SUB @121, 103
	SPL 0, <-54
	SPL 0, <-54
	MOV @-122, -105
	ADD <130, 709
	JMZ <130, 9
	JMZ <130, 9
	MOV @-120, -596
	MOV @-120, -596
	MOV @-120, -596
	SPL 0, <-54
	SUB #150, <32
	SUB #150, <32
	SUB #150, <32
	JMP -502, @-326
	JMZ <130, 4
	JMZ <130, 9
	MOV @-90, 812
	SLT 102, 620
	SLT 102, 620
	JMP 502, @-326
	MOV @-122, -5
	SLT 102, 620
	MOV @-122, -605
	MOV -7, <-20
	MOV @-122, -605
	SUB @2, -1
	MOV @-120, -596
	SUB @2, -1
	SUB #10, <462
	JMP 502, @-326
	SUB #10, <462
	SPL -700, -600
	SUB #10, <462
	JMP @-13
	ADD @151, 106
