#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55739cc31910 .scope module, "datapath" "datapath" 2 12;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "Reset"
    .port_info 2 /OUTPUT 32 "Prx_PC"
    .port_info 3 /OUTPUT 32 "ALUResult"
    .port_info 4 /OUTPUT 32 "Instruction"
v0x55739cc608f0_0 .net "ALUCtrl", 3 0, v0x55739cc5bb70_0;  1 drivers
v0x55739cc60a20_0 .net "ALUOp", 1 0, v0x55739cc5dfa0_0;  1 drivers
v0x55739cc60b30_0 .net "ALUResult", 31 0, v0x55739cc5d250_0;  1 drivers
v0x55739cc60bd0_0 .net "ALUSrc", 0 0, v0x55739cc5e040_0;  1 drivers
v0x55739cc60cc0_0 .net "ANDBranch", 0 0, v0x55739cc5a170_0;  1 drivers
v0x55739cc60e00_0 .net "Branch", 0 0, v0x55739cc5db80_0;  1 drivers
v0x55739cc60ef0_0 .net "Data1", 31 0, v0x55739cc5ef50_0;  1 drivers
v0x55739cc61000_0 .net "Data2", 31 0, v0x55739cc5f060_0;  1 drivers
v0x55739cc610c0_0 .net "DataAux", 31 0, v0x55739cc600b0_0;  1 drivers
v0x55739cc61210_0 .net "Instruction", 31 0, L_0x55739cc72390;  1 drivers
v0x55739cc612d0_0 .net "MemRead", 0 0, v0x55739cc5dc40_0;  1 drivers
v0x55739cc613c0_0 .net "MemWrite", 0 0, v0x55739cc5dd10_0;  1 drivers
v0x55739cc614b0_0 .net "MemtoReg", 0 0, v0x55739cc5de10_0;  1 drivers
RS_0x7f909d7be7f8 .resolv tri, v0x55739cc5c260_0, v0x55739cc5e710_0;
v0x55739cc615a0_0 .net8 "PC", 31 0, RS_0x7f909d7be7f8;  2 drivers
v0x55739cc61640_0 .net "Prx_PC", 31 0, v0x55739cc5c360_0;  1 drivers
v0x55739cc61700_0 .net "ReadData", 31 0, v0x55739cc5aa00_0;  1 drivers
v0x55739cc61810_0 .net "RegDst", 0 0, v0x55739cc5deb0_0;  1 drivers
v0x55739cc61a10_0 .net "RegWriteControl", 0 0, v0x55739cc5e1a0_0;  1 drivers
o0x7f909d7be2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55739cc61ab0_0 .net "Reset", 0 0, o0x7f909d7be2b8;  0 drivers
v0x55739cc61b50_0 .net "ShiftValue", 31 0, v0x55739cc373d0_0;  1 drivers
v0x55739cc61c40_0 .net "Soma", 31 0, v0x55739cc5ca80_0;  1 drivers
v0x55739cc61d00_0 .net "ValSignExtend", 31 0, v0x55739cc5af10_0;  1 drivers
v0x55739cc61da0_0 .net "WriteData", 31 0, v0x55739cc606d0_0;  1 drivers
v0x55739cc61eb0_0 .net "WriteReg", 0 0, v0x55739cc5fa30_0;  1 drivers
v0x55739cc61fa0_0 .net "Zero", 0 0, L_0x55739cc72c70;  1 drivers
o0x7f909d7be228 .functor BUFZ 1, C4<z>; HiZ drive
v0x55739cc62090_0 .net "clock", 0 0, o0x7f909d7be228;  0 drivers
L_0x55739cc724a0 .part L_0x55739cc72390, 0, 7;
L_0x55739cc72540 .part L_0x55739cc72390, 0, 16;
L_0x55739cc72670 .part L_0x55739cc72390, 25, 7;
L_0x55739cc72710 .part L_0x55739cc72390, 12, 3;
L_0x55739cc727b0 .part L_0x55739cc72390, 15, 5;
L_0x55739cc72850 .part L_0x55739cc72390, 20, 5;
L_0x55739cc72a40 .part L_0x55739cc72390, 15, 5;
L_0x55739cc72ae0 .part L_0x55739cc72390, 20, 5;
L_0x55739cc72bd0 .part L_0x55739cc72390, 7, 5;
S_0x55739cc33580 .scope module, "CatchBranch" "ShiftLeft2" 2 97, 3 1 0, S_0x55739cc31910;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ValSignExtend"
    .port_info 1 /OUTPUT 32 "Result"
v0x55739cc373d0_0 .var "Result", 31 0;
v0x55739cc59c80_0 .net "ValSignExtend", 31 0, v0x55739cc5af10_0;  alias, 1 drivers
E_0x55739cc0e5f0 .event edge, v0x55739cc59c80_0;
S_0x55739cc59dc0 .scope module, "CatchBranch1" "AND" 2 101, 4 25 0, S_0x55739cc31910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Exit"
v0x55739cc59fd0_0 .net "A", 0 0, v0x55739cc5db80_0;  alias, 1 drivers
v0x55739cc5a0b0_0 .net "B", 0 0, L_0x55739cc72c70;  alias, 1 drivers
v0x55739cc5a170_0 .var "Exit", 0 0;
E_0x55739cc0e700 .event edge, v0x55739cc59fd0_0, v0x55739cc5a0b0_0;
S_0x55739cc5a290 .scope module, "CatchDat" "data_memory" 2 113, 5 1 0, S_0x55739cc31910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mem_write"
    .port_info 1 /INPUT 1 "mem_read"
    .port_info 2 /INPUT 32 "address"
    .port_info 3 /INPUT 32 "write_data"
    .port_info 4 /OUTPUT 32 "result"
    .port_info 5 /INPUT 1 "reset"
    .port_info 6 /INPUT 1 "clock"
v0x55739cc5a530_0 .net "address", 31 0, v0x55739cc5d250_0;  alias, 1 drivers
v0x55739cc5a610_0 .net "clock", 0 0, o0x7f909d7be228;  alias, 0 drivers
v0x55739cc5a6d0 .array "dataMemory", 0 31, 31 0;
v0x55739cc5a770_0 .net "mem_read", 0 0, v0x55739cc5dc40_0;  alias, 1 drivers
v0x55739cc5a830_0 .net "mem_write", 0 0, v0x55739cc5dd10_0;  alias, 1 drivers
v0x55739cc5a940_0 .net "reset", 0 0, o0x7f909d7be2b8;  alias, 0 drivers
v0x55739cc5aa00_0 .var "result", 31 0;
v0x55739cc5aae0_0 .net "write_data", 31 0, v0x55739cc5f060_0;  alias, 1 drivers
E_0x55739cc3cac0 .event posedge, v0x55739cc5a610_0;
S_0x55739cc5aca0 .scope module, "CatchImdEnd" "extensao_sinal" 2 52, 6 1 0, S_0x55739cc31910;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 32 "extensor"
v0x55739cc5af10_0 .var "extensor", 31 0;
v0x55739cc5aff0_0 .net "in", 15 0, L_0x55739cc72540;  1 drivers
E_0x55739cc5ae90 .event edge, v0x55739cc5aff0_0;
S_0x55739cc5b110 .scope module, "CatchIns" "InstructionMemory" 2 35, 7 1 0, S_0x55739cc31910;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "endereco"
    .port_info 1 /OUTPUT 32 "instrucaoOut"
L_0x55739cc72390 .functor BUFZ 32, L_0x55739cc621d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55739cc5b370 .array "RAM", 3 0, 31 0;
v0x55739cc5b450_0 .net *"_s0", 31 0, L_0x55739cc621d0;  1 drivers
L_0x7f909d775018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55739cc5b530_0 .net/2u *"_s2", 31 0, L_0x7f909d775018;  1 drivers
v0x55739cc5b5f0_0 .net *"_s4", 31 0, L_0x55739cc722a0;  1 drivers
v0x55739cc5b6d0_0 .net "endereco", 31 0, v0x55739cc5c360_0;  alias, 1 drivers
v0x55739cc5b800_0 .net "instrucaoOut", 31 0, L_0x55739cc72390;  alias, 1 drivers
L_0x55739cc621d0 .array/port v0x55739cc5b370, L_0x55739cc722a0;
L_0x55739cc722a0 .arith/div 32, v0x55739cc5c360_0, L_0x7f909d775018;
S_0x55739cc5b940 .scope module, "CatchOp" "alu_control" 2 57, 8 1 0, S_0x55739cc31910;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "funct7"
    .port_info 1 /INPUT 3 "funct3"
    .port_info 2 /INPUT 2 "alu_operation"
    .port_info 3 /OUTPUT 4 "alu_ctr"
v0x55739cc5bb70_0 .var "alu_ctr", 3 0;
v0x55739cc5bc70_0 .net "alu_operation", 1 0, v0x55739cc5dfa0_0;  alias, 1 drivers
v0x55739cc5bd50_0 .net "funct3", 2 0, L_0x55739cc72710;  1 drivers
v0x55739cc5be10_0 .net "funct7", 6 0, L_0x55739cc72670;  1 drivers
E_0x55739cc5bb10 .event edge, v0x55739cc5bc70_0, v0x55739cc5be10_0, v0x55739cc5bd50_0;
S_0x55739cc5bfa0 .scope module, "CatchPC" "program_counter" 2 24, 9 1 0, S_0x55739cc31910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "pc"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "pc_next"
v0x55739cc5c260_0 .var "pc", 31 0;
v0x55739cc5c360_0 .var "pc_next", 31 0;
v0x55739cc5c420_0 .net "reset", 0 0, o0x7f909d7be2b8;  alias, 0 drivers
E_0x55739cc5c1e0 .event edge, v0x55739cc5a940_0, v0x55739cc5c260_0;
S_0x55739cc5c540 .scope module, "CatchPC2" "result_pc" 2 106, 9 23 0, S_0x55739cc31910;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /OUTPUT 32 "Sum"
    .port_info 3 /INPUT 1 "ANDBranch"
    .port_info 4 /INPUT 1 "clock"
v0x55739cc5c7c0_0 .net8 "A", 31 0, RS_0x7f909d7be7f8;  alias, 2 drivers
v0x55739cc5c8b0_0 .net "ANDBranch", 0 0, v0x55739cc5a170_0;  alias, 1 drivers
v0x55739cc5c980_0 .net "B", 31 0, v0x55739cc373d0_0;  alias, 1 drivers
v0x55739cc5ca80_0 .var "Sum", 31 0;
v0x55739cc5cb20_0 .net "clock", 0 0, o0x7f909d7be228;  alias, 0 drivers
S_0x55739cc5cca0 .scope module, "CatchResult" "alu" 2 90, 10 1 0, S_0x55739cc31910;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alu_control"
    .port_info 1 /INPUT 32 "a"
    .port_info 2 /INPUT 32 "b"
    .port_info 3 /OUTPUT 32 "alu_out"
    .port_info 4 /OUTPUT 1 "zero"
L_0x7f909d775060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55739cc5cf70_0 .net/2u *"_s0", 31 0, L_0x7f909d775060;  1 drivers
v0x55739cc5d070_0 .net "a", 31 0, v0x55739cc5ef50_0;  alias, 1 drivers
v0x55739cc5d150_0 .net "alu_control", 3 0, v0x55739cc5bb70_0;  alias, 1 drivers
v0x55739cc5d250_0 .var "alu_out", 31 0;
v0x55739cc5d320_0 .net "b", 31 0, v0x55739cc600b0_0;  alias, 1 drivers
v0x55739cc5d3e0_0 .net "zero", 0 0, L_0x55739cc72c70;  alias, 1 drivers
E_0x55739cc5cef0 .event edge, v0x55739cc5d320_0, v0x55739cc5d070_0, v0x55739cc5bb70_0;
L_0x55739cc72c70 .cmp/eq 32, v0x55739cc5d250_0, L_0x7f909d775060;
S_0x55739cc5d530 .scope module, "CatchVal" "control" 2 40, 11 1 0, S_0x55739cc31910;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode"
    .port_info 1 /OUTPUT 1 "Branch"
    .port_info 2 /OUTPUT 1 "MemRead"
    .port_info 3 /OUTPUT 1 "MemtoReg"
    .port_info 4 /OUTPUT 1 "MemWrite"
    .port_info 5 /OUTPUT 1 "alusrc"
    .port_info 6 /OUTPUT 1 "regwrite"
    .port_info 7 /OUTPUT 2 "aluop"
    .port_info 8 /OUTPUT 1 "RegDst"
P_0x55739cc5d700 .param/l "BEQ" 0 11 26, C4<1100011>;
P_0x55739cc5d740 .param/l "LD" 0 11 24, C4<0000011>;
P_0x55739cc5d780 .param/l "R_Type" 0 11 23, C4<0110011>;
P_0x55739cc5d7c0 .param/l "SD" 0 11 25, C4<0100011>;
v0x55739cc5db80_0 .var "Branch", 0 0;
v0x55739cc5dc40_0 .var "MemRead", 0 0;
v0x55739cc5dd10_0 .var "MemWrite", 0 0;
v0x55739cc5de10_0 .var "MemtoReg", 0 0;
v0x55739cc5deb0_0 .var "RegDst", 0 0;
v0x55739cc5dfa0_0 .var "aluop", 1 0;
v0x55739cc5e040_0 .var "alusrc", 0 0;
v0x55739cc5e0e0_0 .net "opcode", 6 0, L_0x55739cc724a0;  1 drivers
v0x55739cc5e1a0_0 .var "regwrite", 0 0;
E_0x55739cc5db00 .event edge, v0x55739cc5e0e0_0;
S_0x55739cc5e380 .scope module, "PC4" "Sum4" 2 30, 9 15 0, S_0x55739cc31910;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc"
    .port_info 1 /OUTPUT 32 "sum"
v0x55739cc5e5e0_0 .net "pc", 31 0, v0x55739cc5c360_0;  alias, 1 drivers
v0x55739cc5e710_0 .var "sum", 31 0;
E_0x55739cc5e560 .event edge, v0x55739cc5b6d0_0;
S_0x55739cc5e880 .scope module, "Reg" "reg_file" 2 71, 12 1 0, S_0x55739cc31910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "writereg"
    .port_info 1 /INPUT 32 "writedata"
    .port_info 2 /INPUT 5 "rs1"
    .port_info 3 /INPUT 5 "rs2"
    .port_info 4 /INPUT 5 "rd"
    .port_info 5 /OUTPUT 32 "readdata1"
    .port_info 6 /OUTPUT 32 "readdata2"
    .port_info 7 /INPUT 1 "clock"
    .port_info 8 /INPUT 1 "reset"
v0x55739cc5ebe0 .array "array", 0 31, 63 0;
v0x55739cc5ecc0_0 .net "clock", 0 0, o0x7f909d7be228;  alias, 0 drivers
v0x55739cc5edd0_0 .var/i "i", 31 0;
v0x55739cc5ee70_0 .net "rd", 4 0, L_0x55739cc72bd0;  1 drivers
v0x55739cc5ef50_0 .var "readdata1", 31 0;
v0x55739cc5f060_0 .var "readdata2", 31 0;
v0x55739cc5f100_0 .net "reset", 0 0, o0x7f909d7be2b8;  alias, 0 drivers
v0x55739cc5f1f0_0 .net "rs1", 4 0, L_0x55739cc72a40;  1 drivers
v0x55739cc5f2b0_0 .net "rs2", 4 0, L_0x55739cc72ae0;  1 drivers
v0x55739cc5f390_0 .net "writedata", 31 0, v0x55739cc606d0_0;  alias, 1 drivers
v0x55739cc5f470_0 .net "writereg", 0 0, v0x55739cc5fa30_0;  alias, 1 drivers
E_0x55739cc5eb80 .event posedge, v0x55739cc5a610_0, v0x55739cc5a940_0;
S_0x55739cc5f650 .scope module, "u1" "mux1" 2 64, 4 1 0, S_0x55739cc31910;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data0"
    .port_info 1 /INPUT 5 "data1"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 1 "out"
v0x55739cc5f850_0 .net "data0", 4 0, L_0x55739cc727b0;  1 drivers
v0x55739cc5f950_0 .net "data1", 4 0, L_0x55739cc72850;  1 drivers
v0x55739cc5fa30_0 .var "out", 0 0;
v0x55739cc5fb00_0 .net "select", 0 0, v0x55739cc5deb0_0;  alias, 1 drivers
E_0x55739cc5f7d0 .event edge, v0x55739cc5deb0_0, v0x55739cc5f950_0, v0x55739cc5f850_0;
S_0x55739cc5fc20 .scope module, "u2" "mux2" 2 83, 4 13 0, S_0x55739cc31910;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0"
    .port_info 1 /INPUT 32 "data1"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x55739cc5fe70_0 .net "data0", 31 0, v0x55739cc5f060_0;  alias, 1 drivers
v0x55739cc5ffa0_0 .net "data1", 31 0, v0x55739cc5af10_0;  alias, 1 drivers
v0x55739cc600b0_0 .var "out", 31 0;
v0x55739cc60150_0 .net "select", 0 0, v0x55739cc5e040_0;  alias, 1 drivers
E_0x55739cc5fdf0 .event edge, v0x55739cc5e040_0, v0x55739cc59c80_0, v0x55739cc5aae0_0;
S_0x55739cc60290 .scope module, "u4" "mux2" 2 122, 4 13 0, S_0x55739cc31910;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0"
    .port_info 1 /INPUT 32 "data1"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x55739cc604e0_0 .net "data0", 31 0, v0x55739cc5d250_0;  alias, 1 drivers
v0x55739cc60610_0 .net "data1", 31 0, v0x55739cc5aa00_0;  alias, 1 drivers
v0x55739cc606d0_0 .var "out", 31 0;
v0x55739cc607d0_0 .net "select", 0 0, v0x55739cc5de10_0;  alias, 1 drivers
E_0x55739cc60460 .event edge, v0x55739cc5de10_0, v0x55739cc5aa00_0, v0x55739cc5a530_0;
    .scope S_0x55739cc5bfa0;
T_0 ;
    %wait E_0x55739cc5c1e0;
    %load/vec4 v0x55739cc5c420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55739cc5c360_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55739cc5c260_0;
    %assign/vec4 v0x55739cc5c360_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55739cc5e380;
T_1 ;
    %wait E_0x55739cc5e560;
    %load/vec4 v0x55739cc5e5e0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55739cc5e710_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55739cc5b110;
T_2 ;
    %vpi_call 7 9 "$readmemb", "instrucoes.bin", v0x55739cc5b370 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55739cc5d530;
T_3 ;
    %wait E_0x55739cc5db00;
    %load/vec4 v0x55739cc5e0e0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %vpi_call 11 72 "$display", "Opcode n\303\243o identificado!!!" {0 0 0};
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55739cc5db80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55739cc5dc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55739cc5de10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55739cc5dd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55739cc5e040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55739cc5e1a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55739cc5dfa0_0, 0, 2;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55739cc5db80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55739cc5dc40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55739cc5de10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55739cc5dd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55739cc5e040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55739cc5e1a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55739cc5dfa0_0, 0, 2;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55739cc5db80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55739cc5dc40_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55739cc5de10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55739cc5dd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55739cc5e040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55739cc5e1a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55739cc5dfa0_0, 0, 2;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55739cc5db80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55739cc5dc40_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55739cc5de10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55739cc5dd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55739cc5e040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55739cc5e1a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55739cc5dfa0_0, 0, 2;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55739cc5aca0;
T_4 ;
    %wait E_0x55739cc5ae90;
    %load/vec4 v0x55739cc5aff0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55739cc5aff0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55739cc5af10_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55739cc5b940;
T_5 ;
    %wait E_0x55739cc5bb10;
    %load/vec4 v0x55739cc5bc70_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55739cc5be10_0;
    %pushi/vec4 127, 127, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55739cc5bd50_0;
    %pushi/vec4 7, 7, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55739cc5bb70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55739cc5bc70_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55739cc5be10_0;
    %pushi/vec4 127, 127, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55739cc5bd50_0;
    %pushi/vec4 7, 7, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55739cc5bb70_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x55739cc5bc70_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55739cc5be10_0;
    %pushi/vec4 127, 127, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55739cc5bd50_0;
    %pushi/vec4 7, 7, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55739cc5bb70_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x55739cc5bc70_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55739cc5be10_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55739cc5bd50_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55739cc5bb70_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x55739cc5bc70_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55739cc5be10_0;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55739cc5bd50_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55739cc5bb70_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x55739cc5bc70_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55739cc5be10_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55739cc5bd50_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55739cc5bb70_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x55739cc5bc70_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55739cc5be10_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55739cc5bd50_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55739cc5bb70_0, 0;
T_5.12 ;
T_5.11 ;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55739cc5f650;
T_6 ;
    %wait E_0x55739cc5f7d0;
    %load/vec4 v0x55739cc5fb00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x55739cc5f850_0;
    %pad/u 1;
    %assign/vec4 v0x55739cc5fa30_0, 0;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x55739cc5f950_0;
    %pad/u 1;
    %assign/vec4 v0x55739cc5fa30_0, 0;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55739cc5e880;
T_7 ;
    %wait E_0x55739cc5eb80;
    %load/vec4 v0x55739cc5f100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55739cc5edd0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x55739cc5edd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x55739cc5edd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5ebe0, 0, 4;
    %load/vec4 v0x55739cc5edd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55739cc5edd0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55739cc5f470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55739cc5f390_0;
    %pad/u 64;
    %load/vec4 v0x55739cc5ee70_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55739cc5ebe0, 4, 0;
T_7.4 ;
T_7.1 ;
    %load/vec4 v0x55739cc5f1f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55739cc5ebe0, 4;
    %pad/u 32;
    %store/vec4 v0x55739cc5ef50_0, 0, 32;
    %load/vec4 v0x55739cc5f2b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55739cc5ebe0, 4;
    %pad/u 32;
    %store/vec4 v0x55739cc5f060_0, 0, 32;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55739cc5fc20;
T_8 ;
    %wait E_0x55739cc5fdf0;
    %load/vec4 v0x55739cc60150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0x55739cc5fe70_0;
    %assign/vec4 v0x55739cc600b0_0, 0;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0x55739cc5ffa0_0;
    %assign/vec4 v0x55739cc600b0_0, 0;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55739cc5cca0;
T_9 ;
    %wait E_0x55739cc5cef0;
    %load/vec4 v0x55739cc5d150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55739cc5d250_0, 0;
    %jmp T_9.7;
T_9.0 ;
    %load/vec4 v0x55739cc5d070_0;
    %load/vec4 v0x55739cc5d320_0;
    %and;
    %assign/vec4 v0x55739cc5d250_0, 0;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v0x55739cc5d070_0;
    %load/vec4 v0x55739cc5d320_0;
    %or;
    %assign/vec4 v0x55739cc5d250_0, 0;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0x55739cc5d070_0;
    %load/vec4 v0x55739cc5d320_0;
    %add;
    %assign/vec4 v0x55739cc5d250_0, 0;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0x55739cc5d070_0;
    %load/vec4 v0x55739cc5d320_0;
    %sub;
    %assign/vec4 v0x55739cc5d250_0, 0;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0x55739cc5d070_0;
    %load/vec4 v0x55739cc5d320_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %assign/vec4 v0x55739cc5d250_0, 0;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x55739cc5d070_0;
    %load/vec4 v0x55739cc5d320_0;
    %or;
    %inv;
    %assign/vec4 v0x55739cc5d250_0, 0;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55739cc33580;
T_10 ;
    %wait E_0x55739cc0e5f0;
    %load/vec4 v0x55739cc59c80_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55739cc373d0_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55739cc59dc0;
T_11 ;
    %wait E_0x55739cc0e700;
    %load/vec4 v0x55739cc59fd0_0;
    %load/vec4 v0x55739cc5a0b0_0;
    %and;
    %assign/vec4 v0x55739cc5a170_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55739cc5c540;
T_12 ;
    %wait E_0x55739cc3cac0;
    %load/vec4 v0x55739cc5c8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55739cc5c7c0_0;
    %load/vec4 v0x55739cc5c980_0;
    %add;
    %assign/vec4 v0x55739cc5ca80_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55739cc5c8b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x55739cc5c7c0_0;
    %assign/vec4 v0x55739cc5ca80_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55739cc5a290;
T_13 ;
    %wait E_0x55739cc3cac0;
    %load/vec4 v0x55739cc5a940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 13, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 14, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 18, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 19, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 23, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 24, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 26, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 27, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 28, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 29, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %pushi/vec4 31, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55739cc5a830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x55739cc5aae0_0;
    %ix/getv 3, v0x55739cc5a530_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55739cc5a6d0, 0, 4;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x55739cc5a770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %ix/getv 4, v0x55739cc5a530_0;
    %load/vec4a v0x55739cc5a6d0, 4;
    %assign/vec4 v0x55739cc5aa00_0, 0;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55739cc60290;
T_14 ;
    %wait E_0x55739cc60460;
    %load/vec4 v0x55739cc607d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %jmp T_14.2;
T_14.0 ;
    %load/vec4 v0x55739cc604e0_0;
    %assign/vec4 v0x55739cc606d0_0, 0;
    %jmp T_14.2;
T_14.1 ;
    %load/vec4 v0x55739cc60610_0;
    %assign/vec4 v0x55739cc606d0_0, 0;
    %jmp T_14.2;
T_14.2 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "main.v";
    "./shift_left.v";
    "./mux.v";
    "./data_memory.v";
    "./imm_gen.v";
    "./instruction_memory.v";
    "./alu_control.v";
    "./pc.v";
    "./alu.v";
    "./control.v";
    "./reg_file.v";
