<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='177' type='llvm::SDValue llvm::SITargetLowering::performIntMed3ImmCombine(llvm::SelectionDAG &amp; DAG, const llvm::SDLoc &amp; SL, llvm::SDValue Op0, llvm::SDValue Op1, bool Signed) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9670' ll='9706' type='llvm::SDValue llvm::SITargetLowering::performIntMed3ImmCombine(llvm::SelectionDAG &amp; DAG, const llvm::SDLoc &amp; SL, llvm::SDValue Op0, llvm::SDValue Op1, bool Signed) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9817' u='c' c='_ZNK4llvm16SITargetLowering20performMinMaxCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9822' u='c' c='_ZNK4llvm16SITargetLowering20performMinMaxCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
