/* Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Ign)
		Device PartName(EP4CE115F29) MfrSpec(OpMask(0) FullPath("C:/intelFPGA_lite/20.1/LAB_VHDL_EXP3/output_files/PB_counter.sof"));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
