/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [2:0] _04_;
  reg [9:0] _05_;
  reg [2:0] _06_;
  wire [4:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [12:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [8:0] celloutsig_0_26z;
  wire [11:0] celloutsig_0_27z;
  wire [5:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [10:0] celloutsig_0_38z;
  reg [17:0] celloutsig_0_39z;
  wire [6:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_40z;
  wire [4:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [9:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [7:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  reg [4:0] celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire [17:0] celloutsig_0_64z;
  wire celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire celloutsig_0_74z;
  reg [5:0] celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire celloutsig_0_87z;
  wire celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [18:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = ~celloutsig_0_2z[2];
  assign celloutsig_0_15z = ~in_data[28];
  assign celloutsig_0_29z = ~celloutsig_0_28z[1];
  assign celloutsig_0_73z = ~((celloutsig_0_45z | celloutsig_0_46z) & celloutsig_0_21z);
  assign celloutsig_1_2z = ~((celloutsig_1_1z[17] | _00_) & in_data[119]);
  assign celloutsig_0_10z = ~((celloutsig_0_0z | celloutsig_0_3z[5]) & celloutsig_0_3z[4]);
  assign celloutsig_0_22z = ~((celloutsig_0_10z | celloutsig_0_10z) & celloutsig_0_17z[11]);
  assign celloutsig_0_35z = ~((celloutsig_0_30z | celloutsig_0_28z[1]) & celloutsig_0_31z);
  assign celloutsig_0_87z = ~((celloutsig_0_9z | _01_) & (celloutsig_0_58z | celloutsig_0_44z));
  assign celloutsig_0_52z = celloutsig_0_2z[2] ^ celloutsig_0_27z[5];
  assign celloutsig_0_5z = celloutsig_0_1z ^ celloutsig_0_0z;
  assign celloutsig_0_55z = celloutsig_0_12z[0] ^ celloutsig_0_44z;
  assign celloutsig_0_18z = celloutsig_0_14z ^ celloutsig_0_6z;
  assign celloutsig_0_37z = ~(celloutsig_0_22z ^ celloutsig_0_32z);
  assign celloutsig_0_4z = ~(celloutsig_0_1z ^ celloutsig_0_3z[3]);
  assign celloutsig_0_62z = ~(celloutsig_0_19z ^ celloutsig_0_5z);
  assign celloutsig_0_8z = ~(celloutsig_0_1z ^ celloutsig_0_5z);
  assign celloutsig_0_90z = ~(celloutsig_0_44z ^ celloutsig_0_18z);
  assign celloutsig_1_5z = ~(celloutsig_1_3z ^ celloutsig_1_1z[16]);
  assign celloutsig_1_9z = ~(celloutsig_1_8z ^ celloutsig_1_4z[4]);
  assign celloutsig_0_32z = ~(celloutsig_0_18z ^ celloutsig_0_1z);
  reg [2:0] _29_;
  always_ff @(negedge clkin_data[64], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _29_ <= 3'h0;
    else _29_ <= { celloutsig_0_13z, celloutsig_0_44z, celloutsig_0_21z };
  assign { _01_, _04_[1:0] } = _29_;
  always_ff @(negedge clkin_data[96], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _05_ <= 10'h000;
    else _05_ <= celloutsig_0_27z[9:0];
  always_ff @(negedge clkin_data[64], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _06_ <= 3'h0;
    else _06_ <= { celloutsig_0_43z, celloutsig_0_30z, celloutsig_0_24z };
  reg [4:0] _32_;
  always_ff @(posedge clkin_data[128], negedge clkin_data[32])
    if (!clkin_data[32]) _32_ <= 5'h00;
    else _32_ <= in_data[184:180];
  assign { _03_, _00_, _02_, _07_[1:0] } = _32_;
  assign celloutsig_1_16z = celloutsig_1_1z[14:9] / { 1'h1, celloutsig_1_12z[3:0], celloutsig_1_3z };
  assign celloutsig_0_12z = celloutsig_0_3z / { 1'h1, celloutsig_0_2z[5:1], celloutsig_0_1z };
  assign celloutsig_0_27z = { celloutsig_0_2z[1:0], celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_8z } / { 1'h1, celloutsig_0_12z[5:2], celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[9:7] === in_data[82:80];
  assign celloutsig_0_43z = { celloutsig_0_26z[3:2], celloutsig_0_22z, celloutsig_0_15z } === celloutsig_0_28z[4:1];
  assign celloutsig_0_45z = { celloutsig_0_39z[16:12], celloutsig_0_35z, celloutsig_0_18z, celloutsig_0_8z } === { celloutsig_0_38z[10:5], celloutsig_0_34z, celloutsig_0_4z };
  assign celloutsig_1_18z = celloutsig_1_4z[10:2] === { celloutsig_1_16z[4:3], _03_, _00_, _02_, _07_[1:0], celloutsig_1_14z, celloutsig_1_17z };
  assign celloutsig_0_89z = { in_data[52:47], celloutsig_0_68z, celloutsig_0_42z, celloutsig_0_0z, celloutsig_0_81z, celloutsig_0_74z, celloutsig_0_62z, celloutsig_0_47z, celloutsig_0_87z, celloutsig_0_29z } >= { celloutsig_0_64z[14:12], celloutsig_0_33z, celloutsig_0_54z, celloutsig_0_40z, celloutsig_0_24z, celloutsig_0_22z };
  assign celloutsig_1_11z = { celloutsig_1_4z[6], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_5z } >= celloutsig_1_6z[4:1];
  assign celloutsig_0_11z = { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z } >= { celloutsig_0_2z[4:0], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_1z = in_data[39:24] >= { in_data[31:18], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_36z = { in_data[44:38], celloutsig_0_35z, celloutsig_0_6z } >= { celloutsig_0_2z, celloutsig_0_29z };
  assign celloutsig_0_69z = { celloutsig_0_53z[5:1], celloutsig_0_1z, celloutsig_0_62z, celloutsig_0_52z } && { celloutsig_0_2z[7:3], celloutsig_0_33z, celloutsig_0_36z, celloutsig_0_30z };
  assign celloutsig_1_8z = { celloutsig_1_4z[9:5], celloutsig_1_3z, celloutsig_1_6z } && { _07_[1:0], _03_, _00_, _02_, _07_[1:0], celloutsig_1_2z, _03_, _00_, _02_, _07_[1:0] };
  assign celloutsig_0_34z = { celloutsig_0_26z[5:1], celloutsig_0_25z, celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_31z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_18z } && { in_data[48:39], celloutsig_0_22z, celloutsig_0_30z, celloutsig_0_10z };
  assign celloutsig_0_42z = ! { celloutsig_0_39z[3:2], celloutsig_0_34z, celloutsig_0_37z };
  assign celloutsig_0_6z = ! { celloutsig_0_3z[5:0], celloutsig_0_2z };
  assign celloutsig_0_81z = ! { celloutsig_0_73z, celloutsig_0_61z, celloutsig_0_55z, _05_, celloutsig_0_36z, celloutsig_0_13z };
  assign celloutsig_0_14z = ! { celloutsig_0_3z[2:1], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_16z = ! { celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_21z = ! { celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_8z };
  assign celloutsig_0_38z = { celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_4z } % { 1'h1, celloutsig_0_2z[6:0], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_31z };
  assign celloutsig_0_53z = { celloutsig_0_26z[5:0], celloutsig_0_44z, celloutsig_0_25z } % { 1'h1, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_52z, celloutsig_0_8z, celloutsig_0_35z, celloutsig_0_4z };
  assign celloutsig_0_64z = { celloutsig_0_61z[3:0], celloutsig_0_34z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_31z, celloutsig_0_0z, celloutsig_0_45z, celloutsig_0_15z, celloutsig_0_50z, celloutsig_0_6z, celloutsig_0_41z } % { 1'h1, in_data[31:16], celloutsig_0_34z };
  assign celloutsig_1_6z = in_data[174:168] % { 1'h1, celloutsig_1_5z, _03_, _00_, _02_, _07_[1:0] };
  assign celloutsig_0_17z = { celloutsig_0_2z[4:1], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_6z } % { 1'h1, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_10z };
  assign celloutsig_0_26z = { celloutsig_0_12z[1:0], celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_25z } % { 1'h1, in_data[46:41], celloutsig_0_13z, celloutsig_0_16z };
  assign celloutsig_0_28z = celloutsig_0_27z[10:5] % { 1'h1, celloutsig_0_26z[5:1] };
  assign celloutsig_0_3z = { celloutsig_0_2z[5:0], celloutsig_0_1z } % { 1'h1, in_data[4:3], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_40z = - { celloutsig_0_12z, celloutsig_0_32z };
  assign celloutsig_0_41z = - celloutsig_0_17z[6:2];
  assign celloutsig_1_4z = - in_data[156:145];
  assign celloutsig_1_12z = - { celloutsig_1_1z[3], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_1_19z = - { in_data[119], celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_18z, celloutsig_1_18z };
  assign celloutsig_0_2z = - { in_data[9:4], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_47z = { celloutsig_0_21z, celloutsig_0_45z, celloutsig_0_9z, celloutsig_0_30z } !== { celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_4z };
  assign celloutsig_0_54z = { celloutsig_0_46z, celloutsig_0_37z, celloutsig_0_11z, celloutsig_0_50z } !== celloutsig_0_51z[6:3];
  assign celloutsig_0_58z = { celloutsig_0_35z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_31z, celloutsig_0_12z, celloutsig_0_54z, celloutsig_0_45z, celloutsig_0_6z, celloutsig_0_44z, celloutsig_0_4z } !== { celloutsig_0_28z[2], celloutsig_0_54z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_74z = { in_data[47:43], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_62z, celloutsig_0_69z } !== { celloutsig_0_57z, celloutsig_0_1z, _06_, _06_, celloutsig_0_14z };
  assign celloutsig_1_3z = celloutsig_1_1z[18:1] !== in_data[157:140];
  assign celloutsig_1_7z = { _00_, _02_, celloutsig_1_3z, celloutsig_1_2z } !== celloutsig_1_4z[9:6];
  assign celloutsig_1_10z = { in_data[96], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_7z } !== { celloutsig_1_4z[3], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_1_14z = { celloutsig_1_1z[7], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_10z } !== in_data[172:168];
  assign celloutsig_1_17z = { celloutsig_1_9z, _03_, _00_, _02_, _07_[1:0] } !== { celloutsig_1_4z[8:4], celloutsig_1_11z };
  assign celloutsig_0_24z = in_data[15:6] !== { in_data[68:60], celloutsig_0_6z };
  assign celloutsig_0_25z = { celloutsig_0_17z[6:1], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_14z } !== { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_20z };
  assign celloutsig_0_33z = { celloutsig_0_17z[3:0], celloutsig_0_21z, celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_30z, celloutsig_0_21z } !== { celloutsig_0_26z[8:6], celloutsig_0_25z, celloutsig_0_17z };
  assign celloutsig_0_46z = & { celloutsig_0_39z, celloutsig_0_36z, celloutsig_0_32z, celloutsig_0_18z, celloutsig_0_17z[11:4], celloutsig_0_1z };
  assign celloutsig_0_57z = & { celloutsig_0_17z[10:3], celloutsig_0_4z };
  assign celloutsig_0_68z = & { celloutsig_0_44z, celloutsig_0_37z, celloutsig_0_33z, celloutsig_0_26z[8:7], celloutsig_0_25z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_4z, in_data[59:53] };
  assign celloutsig_0_9z = & { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_19z = & { celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_2z[1] };
  assign celloutsig_0_20z = & { celloutsig_0_18z, celloutsig_0_14z, in_data[59:53] };
  assign celloutsig_0_23z = & { celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_30z = & { celloutsig_0_29z, celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_17z[5:2], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z[1] };
  assign celloutsig_0_31z = & celloutsig_0_12z;
  assign celloutsig_0_50z = ~^ { celloutsig_0_32z, celloutsig_0_28z, celloutsig_0_23z, celloutsig_0_30z, celloutsig_0_31z };
  assign celloutsig_1_1z = { in_data[180:167], _03_, _00_, _02_, _07_[1:0] } >> in_data[152:134];
  assign celloutsig_0_51z = { celloutsig_0_40z, celloutsig_0_33z, celloutsig_0_24z } << { celloutsig_0_26z, celloutsig_0_45z };
  assign celloutsig_0_44z = ~((celloutsig_0_30z & celloutsig_0_15z) | celloutsig_0_12z[5]);
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_39z = 18'h00000;
    else if (clkin_data[0]) celloutsig_0_39z = { celloutsig_0_38z[8:3], celloutsig_0_29z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_31z, celloutsig_0_37z, celloutsig_0_3z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_61z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_61z = { celloutsig_0_7z[4:3], celloutsig_0_45z, celloutsig_0_11z, celloutsig_0_22z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_7z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_7z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z };
  assign _04_[2] = _01_;
  assign _07_[4:2] = { _03_, _00_, _02_ };
  assign { out_data[128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_89z, celloutsig_0_90z };
endmodule
