// Seed: 1401333326
module module_0 (
    output supply1 id_0
);
  wire id_2;
  wire id_3, id_4;
  supply1 id_5 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input uwire id_2,
    input wand id_3,
    input supply1 id_4,
    output tri0 id_5,
    output tri1 id_6,
    input wor id_7,
    input wand id_8,
    input uwire id_9,
    output wand id_10
);
  assign id_10 = ~1;
  assign id_6  = id_3;
  assign id_10 = id_2;
  module_0 modCall_1 (id_5);
  assign modCall_1.type_6 = 0;
  wire id_12;
endmodule
