                                                          Log file                                                       

Generated by MIG Version 3.3 on Sun Nov 11 16:10:51 2012


Reading design libraries of xc5vlx50-ff676... successful !
Creating the temp directory /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_designCreating the directory /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design...successful.
...successful!
Creating the directory /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/par...successful!
Creating the directory /home/hiroki/Workspace/lab/sysele/_cg/ddr2/docs ...successful! 
Creating the directory /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/synth ...successful! 
Creating the directory /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/sim ...successful! 
Creating the directory /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/rtl ...successful! 
Creating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/par/ddr2.ucf...successful!
Writing the headers to /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/par/ddr2.ucf  ...successful!

/*******************************************************/
/*                    Controller 0                                                 
/*******************************************************/
Checking pins allocated to Data bits ...
Checking pins allocated to Strobe bits ... 
Checking pins allocated to Mask bits ...
Checking pins allocated to Clock bits ... 
Checking pins allocated to Control bits ...
Checking pins allocated to Control bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to Control bits ...
Checking pins allocated to Address bits ...
Checking pins allocated to BankAddress bits ...
Copying all the files from docs ...
copying /mnt/rose/cad/linux/xilinx/11.1/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_v3_3/bin/lin64/../../data/docs/virtex5/ddr2_sdram/adr_cntrl_timing.xls to /home/hiroki/Workspace/lab/sysele/_cg/ddr2/docs
copying /mnt/rose/cad/linux/xilinx/11.1/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_v3_3/bin/lin64/../../data/docs/virtex5/ddr2_sdram/read_data_timing.xls to /home/hiroki/Workspace/lab/sysele/_cg/ddr2/docs
copying /mnt/rose/cad/linux/xilinx/11.1/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_v3_3/bin/lin64/../../data/docs/virtex5/ddr2_sdram/write_data_timing.xls to /home/hiroki/Workspace/lab/sysele/_cg/ddr2/docs
copying /mnt/rose/cad/linux/xilinx/11.1/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_v3_3/bin/lin64/../../data/docs/virtex5/ddr2_sdram/xapp858.url to /home/hiroki/Workspace/lab/sysele/_cg/ddr2/docs
Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/rtl/ddr2_chipscope.v ...successful!
Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/rtl/ddr2_ctrl.v ...successful!
Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/rtl/ddr2_top.v ...successful!
Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/rtl/ddr2_idelay_ctrl.v ...successful!
Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/rtl/ddr2_infrastructure.v ...successful!
Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/rtl/ddr2_mem_if_top.v ...successful!
Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/rtl/ddr2_phy_calib.v ...successful!
Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/rtl/ddr2_phy_ctl_io.v ...successful!
Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/rtl/ddr2_phy_dm_iob.v ...successful!
Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/rtl/ddr2_phy_dq_iob.v ...successful!
Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/rtl/ddr2_phy_dqs_iob.v ...successful!
Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/rtl/ddr2_phy_init.v ...successful!
Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/rtl/ddr2_phy_io.v ...successful!
Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/rtl/ddr2_phy_top.v ...successful!
Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/rtl/ddr2_phy_write.v ...successful!
Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/sim/ddr2_tb_test_addr_gen.v ...successful!
Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/sim/ddr2_tb_test_cmp.v ...successful!
Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/sim/ddr2_tb_test_data_gen.v ...successful!
Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/sim/ddr2_tb_test_gen.v ...successful!
Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/sim/ddr2_tb_top.v ...successful!
Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/rtl/ddr2_usr_addr_fifo.v ...successful!
Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/rtl/ddr2_usr_rd.v ...successful!
Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/rtl/ddr2_usr_top.v ...successful!
Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/rtl/ddr2_usr_wr.v ...successful!
Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/sim/ddr2_model_parameters.vh ...successful!
Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/sim/ddr2_model.v ...successful!
 ...successful!
Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/rtl/ddr2_ucf_constraints_0.v ...successful!
Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/synth/ddr2_dcm_constraints.sdc ...successful!
Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/sim/sim_tb_top.v ...successful!

Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/par/ddr2.ucf ...successful!
Writing the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/par/ddr2_docinfo_0.xml ...successful!
Generating the file /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/rtl/ddr2.v......successful! 


Result:
        Successful!
The design output files are located in /home/hiroki/Workspace/lab/sysele/_cg/ddr2/user_design/rtl and ..user_design/par for rtl & ucf files respectively.