
OME Bird.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c58  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0004bb54  08006e38  08006e38  00007e38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0805298c  0805298c  00054074  2**0
                  CONTENTS
  4 .ARM          00000008  0805298c  0805298c  0005398c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08052994  08052994  00054074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08052994  08052994  00053994  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08052998  08052998  00053998  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  0805299c  00054000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000cb0  20000078  08052a10  00054078  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000d28  08052a10  00054d28  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00054074  2**0
                  CONTENTS, READONLY
 12 .debug_info   001308dd  00000000  00000000  000540a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007733  00000000  00000000  00184981  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00024182  00000000  00000000  0018c0b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001f50  00000000  00000000  001b0238  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000057f4  00000000  00000000  001b2188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00032755  00000000  00000000  001b797c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003d6a6  00000000  00000000  001ea0d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00131926  00000000  00000000  00227777  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0035909d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000064f4  00000000  00000000  003590e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000058  00000000  00000000  0035f5d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000078 	.word	0x20000078
 80001fc:	00000000 	.word	0x00000000
 8000200:	08006e20 	.word	0x08006e20

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000007c 	.word	0x2000007c
 800021c:	08006e20 	.word	0x08006e20

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_d2uiz>:
 8000638:	004a      	lsls	r2, r1, #1
 800063a:	d211      	bcs.n	8000660 <__aeabi_d2uiz+0x28>
 800063c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000640:	d211      	bcs.n	8000666 <__aeabi_d2uiz+0x2e>
 8000642:	d50d      	bpl.n	8000660 <__aeabi_d2uiz+0x28>
 8000644:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000648:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800064c:	d40e      	bmi.n	800066c <__aeabi_d2uiz+0x34>
 800064e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000652:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000656:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800065a:	fa23 f002 	lsr.w	r0, r3, r2
 800065e:	4770      	bx	lr
 8000660:	f04f 0000 	mov.w	r0, #0
 8000664:	4770      	bx	lr
 8000666:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800066a:	d102      	bne.n	8000672 <__aeabi_d2uiz+0x3a>
 800066c:	f04f 30ff 	mov.w	r0, #4294967295
 8000670:	4770      	bx	lr
 8000672:	f04f 0000 	mov.w	r0, #0
 8000676:	4770      	bx	lr

08000678 <Intro>:
		exit_value = 0;
		break;
	}
}

uint8_t Intro() {
 8000678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	static INTRO_states_t state = INTRO_INIT;
	uint8_t exit_value = 0;

	switch (state) {
 800067a:	4e2a      	ldr	r6, [pc, #168]	@ (8000724 <Intro+0xac>)
 800067c:	7831      	ldrb	r1, [r6, #0]
 800067e:	2901      	cmp	r1, #1
 8000680:	d044      	beq.n	800070c <Intro+0x94>
 8000682:	2902      	cmp	r1, #2
 8000684:	d038      	beq.n	80006f8 <Intro+0x80>
 8000686:	b151      	cbz	r1, 800069e <Intro+0x26>
			exit_value = 1;
		}
		break;

	default:
		printf("Intro(): Error - unknown state (%d)", state);
 8000688:	4827      	ldr	r0, [pc, #156]	@ (8000728 <Intro+0xb0>)
 800068a:	f005 fb7f 	bl	8005d8c <iprintf>
		HAL_Delay(5000);
 800068e:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000692:	f001 fd2b 	bl	80020ec <HAL_Delay>
		state = INTRO_INIT;
 8000696:	2300      	movs	r3, #0
 8000698:	7033      	strb	r3, [r6, #0]
		exit_value = 0;
 800069a:	2000      	movs	r0, #0
		exit_value = 0;
		break;
	}

	return exit_value;
}
 800069c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		OBJ_init();
 800069e:	f000 fe1f 	bl	80012e0 <OBJ_init>
		GFX_draw_gfx_object(&background);
 80006a2:	4822      	ldr	r0, [pc, #136]	@ (800072c <Intro+0xb4>)
			if (TIMUT_get_stopwatch_elapsed_time(&stopwatch_leds) > INTRO_DELAY_BEFORE_KBD_ACTIVE) {
 80006a4:	4d22      	ldr	r5, [pc, #136]	@ (8000730 <Intro+0xb8>)
		GFX_draw_gfx_object(&background);
 80006a6:	f000 f9f7 	bl	8000a98 <GFX_draw_gfx_object>
		GFX_draw_one_gfx_object_on_background(&intro_sprite, &background);
 80006aa:	4920      	ldr	r1, [pc, #128]	@ (800072c <Intro+0xb4>)
 80006ac:	4821      	ldr	r0, [pc, #132]	@ (8000734 <Intro+0xbc>)
 80006ae:	f000 fcef 	bl	8001090 <GFX_draw_one_gfx_object_on_background>
		TIMUT_stopwatch_set_time_mark(&stopwatch_leds);
 80006b2:	481f      	ldr	r0, [pc, #124]	@ (8000730 <Intro+0xb8>)
 80006b4:	f004 ff36 	bl	8005524 <TIMUT_stopwatch_set_time_mark>
		int a = 0x01;
 80006b8:	2401      	movs	r4, #1
			if (TIMUT_get_stopwatch_elapsed_time(&stopwatch_leds) > INTRO_DELAY_BEFORE_KBD_ACTIVE) {
 80006ba:	f640 37b8 	movw	r7, #3000	@ 0xbb8
			LEDs_write(a);
 80006be:	b2e0      	uxtb	r0, r4
 80006c0:	f004 fbc2 	bl	8004e48 <LEDs_write>
			a = a << 1;
 80006c4:	0064      	lsls	r4, r4, #1
			HAL_Delay(100);
 80006c6:	2064      	movs	r0, #100	@ 0x64
 80006c8:	f001 fd10 	bl	80020ec <HAL_Delay>
			if (a == 0x80) {
 80006cc:	2c80      	cmp	r4, #128	@ 0x80
			if (TIMUT_get_stopwatch_elapsed_time(&stopwatch_leds) > INTRO_DELAY_BEFORE_KBD_ACTIVE) {
 80006ce:	4628      	mov	r0, r5
			if (a == 0x80) {
 80006d0:	d00c      	beq.n	80006ec <Intro+0x74>
			if (TIMUT_get_stopwatch_elapsed_time(&stopwatch_leds) > INTRO_DELAY_BEFORE_KBD_ACTIVE) {
 80006d2:	f004 ff53 	bl	800557c <TIMUT_get_stopwatch_elapsed_time>
 80006d6:	42b8      	cmp	r0, r7
 80006d8:	d9f1      	bls.n	80006be <Intro+0x46>
				LEDs_off(0xFF);
 80006da:	20ff      	movs	r0, #255	@ 0xff
 80006dc:	f004 fb80 	bl	8004de0 <LEDs_off>
		KBD_flush();
 80006e0:	f004 fd5a 	bl	8005198 <KBD_flush>
		state = INTRO_PRESS_ANY_KEY;
 80006e4:	2301      	movs	r3, #1
 80006e6:	7033      	strb	r3, [r6, #0]
		exit_value = 0;
 80006e8:	2000      	movs	r0, #0
 80006ea:	e7d7      	b.n	800069c <Intro+0x24>
			if (TIMUT_get_stopwatch_elapsed_time(&stopwatch_leds) > INTRO_DELAY_BEFORE_KBD_ACTIVE) {
 80006ec:	f004 ff46 	bl	800557c <TIMUT_get_stopwatch_elapsed_time>
 80006f0:	42b8      	cmp	r0, r7
 80006f2:	d8f2      	bhi.n	80006da <Intro+0x62>
				a = 0x01;
 80006f4:	2401      	movs	r4, #1
 80006f6:	e7e2      	b.n	80006be <Intro+0x46>
		key = KBD_get_pressed_key();
 80006f8:	f004 fd3a 	bl	8005170 <KBD_get_pressed_key>
 80006fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000738 <Intro+0xc0>)
		if (key != BTN_NONE) {
 80006fe:	2807      	cmp	r0, #7
		key = KBD_get_pressed_key();
 8000700:	7018      	strb	r0, [r3, #0]
		if (key != BTN_NONE) {
 8000702:	d0ca      	beq.n	800069a <Intro+0x22>
			state = INTRO_INIT;
 8000704:	2300      	movs	r3, #0
 8000706:	7033      	strb	r3, [r6, #0]
			exit_value = 1;
 8000708:	2001      	movs	r0, #1
}
 800070a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		GFX_clear_gfx_object_on_background(&intro_sprite, &background);
 800070c:	4907      	ldr	r1, [pc, #28]	@ (800072c <Intro+0xb4>)
 800070e:	4809      	ldr	r0, [pc, #36]	@ (8000734 <Intro+0xbc>)
 8000710:	f000 fd3e 	bl	8001190 <GFX_clear_gfx_object_on_background>
		GFX_draw_one_gfx_object_on_background(&press_ok_sprite, &background);
 8000714:	4905      	ldr	r1, [pc, #20]	@ (800072c <Intro+0xb4>)
 8000716:	4809      	ldr	r0, [pc, #36]	@ (800073c <Intro+0xc4>)
 8000718:	f000 fcba 	bl	8001090 <GFX_draw_one_gfx_object_on_background>
		state = INTRO_WAIT_FOR_ANY_KEY;
 800071c:	2302      	movs	r3, #2
 800071e:	7033      	strb	r3, [r6, #0]
		break;
 8000720:	e7bb      	b.n	800069a <Intro+0x22>
 8000722:	bf00      	nop
 8000724:	200000b1 	.word	0x200000b1
 8000728:	08006e38 	.word	0x08006e38
 800072c:	200002e0 	.word	0x200002e0
 8000730:	200000cc 	.word	0x200000cc
 8000734:	2000032c 	.word	0x2000032c
 8000738:	200000d4 	.word	0x200000d4
 800073c:	20000248 	.word	0x20000248

08000740 <GamePlay_UpdateChanges>:

void GamePlay_UpdateChanges(void) {
 8000740:	b510      	push	{r4, lr}
    static stopwatch_handle_t update_stopwatch_bird;
    static stopwatch_handle_t update_stopwatch_obstacle_up;
    static stopwatch_handle_t update_stopwatch_obstacle_down;
    static uint8_t timers_initialized = 0;

    if (!timers_initialized) {
 8000742:	4c1e      	ldr	r4, [pc, #120]	@ (80007bc <GamePlay_UpdateChanges+0x7c>)
 8000744:	7823      	ldrb	r3, [r4, #0]
 8000746:	b18b      	cbz	r3, 800076c <GamePlay_UpdateChanges+0x2c>
        
        timers_initialized = 1;
    }


    if (TIMUT_stopwatch_has_another_X_ms_passed(&update_stopwatch_bird, 10)) {
 8000748:	481d      	ldr	r0, [pc, #116]	@ (80007c0 <GamePlay_UpdateChanges+0x80>)
 800074a:	210a      	movs	r1, #10
 800074c:	f004 fefe 	bl	800554c <TIMUT_stopwatch_has_another_X_ms_passed>
 8000750:	b9e8      	cbnz	r0, 800078e <GamePlay_UpdateChanges+0x4e>


    }
	
	// Te timerje bom zaenkrat pustil tu, ce se jih bi slucajno potrebovalo v prihodnosti
    if (TIMUT_stopwatch_has_another_X_ms_passed(&update_stopwatch_obstacle_up, settings.game_play_update_period + 10)) {
 8000752:	4c1c      	ldr	r4, [pc, #112]	@ (80007c4 <GamePlay_UpdateChanges+0x84>)
 8000754:	481c      	ldr	r0, [pc, #112]	@ (80007c8 <GamePlay_UpdateChanges+0x88>)
 8000756:	6861      	ldr	r1, [r4, #4]
 8000758:	310a      	adds	r1, #10
 800075a:	f004 fef7 	bl	800554c <TIMUT_stopwatch_has_another_X_ms_passed>
    }

    if (TIMUT_stopwatch_has_another_X_ms_passed(&update_stopwatch_obstacle_down, settings.game_play_update_period + 20)) {
 800075e:	6861      	ldr	r1, [r4, #4]
 8000760:	481a      	ldr	r0, [pc, #104]	@ (80007cc <GamePlay_UpdateChanges+0x8c>)
    }
}
 8000762:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    if (TIMUT_stopwatch_has_another_X_ms_passed(&update_stopwatch_obstacle_down, settings.game_play_update_period + 20)) {
 8000766:	3114      	adds	r1, #20
 8000768:	f004 bef0 	b.w	800554c <TIMUT_stopwatch_has_another_X_ms_passed>
        TIMUT_stopwatch_set_time_mark(&update_stopwatch_bird);
 800076c:	4814      	ldr	r0, [pc, #80]	@ (80007c0 <GamePlay_UpdateChanges+0x80>)
 800076e:	f004 fed9 	bl	8005524 <TIMUT_stopwatch_set_time_mark>
        TIMUT_stopwatch_set_time_mark(&update_stopwatch_obstacle_up);
 8000772:	4815      	ldr	r0, [pc, #84]	@ (80007c8 <GamePlay_UpdateChanges+0x88>)
 8000774:	f004 fed6 	bl	8005524 <TIMUT_stopwatch_set_time_mark>
        TIMUT_stopwatch_set_time_mark(&update_stopwatch_obstacle_down);
 8000778:	4814      	ldr	r0, [pc, #80]	@ (80007cc <GamePlay_UpdateChanges+0x8c>)
 800077a:	f004 fed3 	bl	8005524 <TIMUT_stopwatch_set_time_mark>
        timers_initialized = 1;
 800077e:	2301      	movs	r3, #1
    if (TIMUT_stopwatch_has_another_X_ms_passed(&update_stopwatch_bird, 10)) {
 8000780:	480f      	ldr	r0, [pc, #60]	@ (80007c0 <GamePlay_UpdateChanges+0x80>)
        timers_initialized = 1;
 8000782:	7023      	strb	r3, [r4, #0]
    if (TIMUT_stopwatch_has_another_X_ms_passed(&update_stopwatch_bird, 10)) {
 8000784:	210a      	movs	r1, #10
 8000786:	f004 fee1 	bl	800554c <TIMUT_stopwatch_has_another_X_ms_passed>
 800078a:	2800      	cmp	r0, #0
 800078c:	d0e1      	beq.n	8000752 <GamePlay_UpdateChanges+0x12>
        GFX_update_moving_gfx_object_location(&bird);
 800078e:	4810      	ldr	r0, [pc, #64]	@ (80007d0 <GamePlay_UpdateChanges+0x90>)
 8000790:	f000 faa6 	bl	8000ce0 <GFX_update_moving_gfx_object_location>
        GFX_draw_one_gfx_object_on_background(&bird, &background);
 8000794:	490f      	ldr	r1, [pc, #60]	@ (80007d4 <GamePlay_UpdateChanges+0x94>)
 8000796:	480e      	ldr	r0, [pc, #56]	@ (80007d0 <GamePlay_UpdateChanges+0x90>)
 8000798:	f000 fc7a 	bl	8001090 <GFX_draw_one_gfx_object_on_background>
        GFX_update_moving_gfx_object_location(&obstacleup);
 800079c:	480e      	ldr	r0, [pc, #56]	@ (80007d8 <GamePlay_UpdateChanges+0x98>)
 800079e:	f000 fa9f 	bl	8000ce0 <GFX_update_moving_gfx_object_location>
        GFX_draw_one_gfx_object_on_background(&obstacleup, &background);
 80007a2:	490c      	ldr	r1, [pc, #48]	@ (80007d4 <GamePlay_UpdateChanges+0x94>)
 80007a4:	480c      	ldr	r0, [pc, #48]	@ (80007d8 <GamePlay_UpdateChanges+0x98>)
 80007a6:	f000 fc73 	bl	8001090 <GFX_draw_one_gfx_object_on_background>
        GFX_update_moving_gfx_object_location(&obstacledown);
 80007aa:	480c      	ldr	r0, [pc, #48]	@ (80007dc <GamePlay_UpdateChanges+0x9c>)
 80007ac:	f000 fa98 	bl	8000ce0 <GFX_update_moving_gfx_object_location>
        GFX_draw_one_gfx_object_on_background(&obstacledown, &background);
 80007b0:	4908      	ldr	r1, [pc, #32]	@ (80007d4 <GamePlay_UpdateChanges+0x94>)
 80007b2:	480a      	ldr	r0, [pc, #40]	@ (80007dc <GamePlay_UpdateChanges+0x9c>)
 80007b4:	f000 fc6c 	bl	8001090 <GFX_draw_one_gfx_object_on_background>
 80007b8:	e7cb      	b.n	8000752 <GamePlay_UpdateChanges+0x12>
 80007ba:	bf00      	nop
 80007bc:	200000b0 	.word	0x200000b0
 80007c0:	200000a8 	.word	0x200000a8
 80007c4:	200003a0 	.word	0x200003a0
 80007c8:	200000a0 	.word	0x200000a0
 80007cc:	20000098 	.word	0x20000098
 80007d0:	200001fc 	.word	0x200001fc
 80007d4:	200002e0 	.word	0x200002e0
 80007d8:	200001b0 	.word	0x200001b0
 80007dc:	20000164 	.word	0x20000164

080007e0 <GamePlay>:

uint8_t GamePlay() {
 80007e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    static GAMEPLAY_states_t gameplay_state = GAMEPLAY_INIT;
    uint8_t exit_value = 0;
    int obstacle_spawned = 0;  
    int obstacle_top_spawned = 0;  

    switch (gameplay_state) {
 80007e4:	4c5c      	ldr	r4, [pc, #368]	@ (8000958 <GamePlay+0x178>)
 80007e6:	7826      	ldrb	r6, [r4, #0]
 80007e8:	b17e      	cbz	r6, 800080a <GamePlay+0x2a>
 80007ea:	2e01      	cmp	r6, #1
 80007ec:	d025      	beq.n	800083a <GamePlay+0x5a>
            }
        }
        break;

    default:
        printf("GamePlay(): Error - unknown state (%d)", gameplay_state);
 80007ee:	4631      	mov	r1, r6
 80007f0:	485a      	ldr	r0, [pc, #360]	@ (800095c <GamePlay+0x17c>)
 80007f2:	f005 facb 	bl	8005d8c <iprintf>
        HAL_Delay(5000);
 80007f6:	f241 3088 	movw	r0, #5000	@ 0x1388
 80007fa:	f001 fc77 	bl	80020ec <HAL_Delay>
        gameplay_state = GAMEPLAY_INIT;
        exit_value = 0;
        break;
 80007fe:	2300      	movs	r3, #0
        exit_value = 0;
 8000800:	2600      	movs	r6, #0
        gameplay_state = GAMEPLAY_INIT;
 8000802:	7023      	strb	r3, [r4, #0]
    }

    return exit_value;
}
 8000804:	4630      	mov	r0, r6
 8000806:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        OBJ_init();
 800080a:	f000 fd69 	bl	80012e0 <OBJ_init>
        OBJ_set_score_text_value(game_status.score);
 800080e:	4b54      	ldr	r3, [pc, #336]	@ (8000960 <GamePlay+0x180>)
 8000810:	f9b3 0000 	ldrsh.w	r0, [r3]
 8000814:	f000 fe7e 	bl	8001514 <OBJ_set_score_text_value>
        GFX_display_text_object(&score_box_title);
 8000818:	4852      	ldr	r0, [pc, #328]	@ (8000964 <GamePlay+0x184>)
 800081a:	f000 fd4d 	bl	80012b8 <GFX_display_text_object>
        GFX_display_text_object(&score_text);
 800081e:	4852      	ldr	r0, [pc, #328]	@ (8000968 <GamePlay+0x188>)
 8000820:	f000 fd4a 	bl	80012b8 <GFX_display_text_object>
        GFX_draw_one_gfx_object_on_background(&bird, &background);
 8000824:	4851      	ldr	r0, [pc, #324]	@ (800096c <GamePlay+0x18c>)
 8000826:	4952      	ldr	r1, [pc, #328]	@ (8000970 <GamePlay+0x190>)
 8000828:	f000 fc32 	bl	8001090 <GFX_draw_one_gfx_object_on_background>
        GFX_set_gfx_object_velocity(&bird, 0, 0);
 800082c:	484f      	ldr	r0, [pc, #316]	@ (800096c <GamePlay+0x18c>)
 800082e:	4632      	mov	r2, r6
 8000830:	4631      	mov	r1, r6
 8000832:	f000 f9e1 	bl	8000bf8 <GFX_set_gfx_object_velocity>
        break;
 8000836:	2301      	movs	r3, #1
 8000838:	e7e2      	b.n	8000800 <GamePlay+0x20>
        KBD_flush();
 800083a:	f004 fcad 	bl	8005198 <KBD_flush>
        GFX_clear_gfx_object_on_background(&press_ok_sprite, &background);
 800083e:	494c      	ldr	r1, [pc, #304]	@ (8000970 <GamePlay+0x190>)
 8000840:	484c      	ldr	r0, [pc, #304]	@ (8000974 <GamePlay+0x194>)
 8000842:	f8df 9140 	ldr.w	r9, [pc, #320]	@ 8000984 <GamePlay+0x1a4>
 8000846:	4c4c      	ldr	r4, [pc, #304]	@ (8000978 <GamePlay+0x198>)
            if (TIMUT_stopwatch_has_X_ms_passed(&stopwatch_jump, 200)) {
 8000848:	4f4c      	ldr	r7, [pc, #304]	@ (800097c <GamePlay+0x19c>)
                GFX_set_gfx_object_velocity(&bird, 0, -2);
 800084a:	4d48      	ldr	r5, [pc, #288]	@ (800096c <GamePlay+0x18c>)
            if (moving_obstacles == 1 && TIMUT_stopwatch_has_X_ms_passed(&stopwatch_obstacle, 4000)) {
 800084c:	f8df a138 	ldr.w	sl, [pc, #312]	@ 8000988 <GamePlay+0x1a8>
        GFX_clear_gfx_object_on_background(&press_ok_sprite, &background);
 8000850:	f000 fc9e 	bl	8001190 <GFX_clear_gfx_object_on_background>
        int moving_obstacles = 0; 
 8000854:	f04f 0800 	mov.w	r8, #0
    int obstacle_top_spawned = 0;  
 8000858:	46c3      	mov	fp, r8
            KBD_scan();
 800085a:	f004 fc5f 	bl	800511c <KBD_scan>
            pressed_button = KBD_get_pressed_key();
 800085e:	f004 fc87 	bl	8005170 <KBD_get_pressed_key>
            if (pressed_button == BTN_OK) {
 8000862:	2804      	cmp	r0, #4
            pressed_button = KBD_get_pressed_key();
 8000864:	f889 0000 	strb.w	r0, [r9]
            if (pressed_button == BTN_OK) {
 8000868:	d02e      	beq.n	80008c8 <GamePlay+0xe8>
            if (TIMUT_stopwatch_has_X_ms_passed(&stopwatch_jump, 200)) {
 800086a:	21c8      	movs	r1, #200	@ 0xc8
 800086c:	4638      	mov	r0, r7
 800086e:	f004 fe5f 	bl	8005530 <TIMUT_stopwatch_has_X_ms_passed>
 8000872:	2800      	cmp	r0, #0
 8000874:	d145      	bne.n	8000902 <GamePlay+0x122>
            if (moving_obstacles == 1 && TIMUT_stopwatch_has_X_ms_passed(&stopwatch_obstacle, 4000)) {
 8000876:	f1b8 0f00 	cmp.w	r8, #0
 800087a:	d135      	bne.n	80008e8 <GamePlay+0x108>
            GamePlay_UpdateChanges();
 800087c:	f7ff ff60 	bl	8000740 <GamePlay_UpdateChanges>
            GFX_get_object_movement_area(&bird, &movement_area);
 8000880:	493d      	ldr	r1, [pc, #244]	@ (8000978 <GamePlay+0x198>)
 8000882:	4628      	mov	r0, r5
 8000884:	f000 fa88 	bl	8000d98 <GFX_get_object_movement_area>
            if (movement_area.y_max == 239) {
 8000888:	f9b4 3006 	ldrsh.w	r3, [r4, #6]
 800088c:	2bef      	cmp	r3, #239	@ 0xef
 800088e:	d04d      	beq.n	800092c <GamePlay+0x14c>
            GFX_get_object_movement_area(&obstacledown, &movement_area);
 8000890:	4939      	ldr	r1, [pc, #228]	@ (8000978 <GamePlay+0x198>)
 8000892:	483b      	ldr	r0, [pc, #236]	@ (8000980 <GamePlay+0x1a0>)
 8000894:	f000 fa80 	bl	8000d98 <GFX_get_object_movement_area>
            if (movement_area.x_min == 1) {
 8000898:	f9b4 3000 	ldrsh.w	r3, [r4]
 800089c:	2b01      	cmp	r3, #1
 800089e:	d1dc      	bne.n	800085a <GamePlay+0x7a>
            	GFX_init_gfx_object_location(&obstacledown, 500, 0);
 80008a0:	2200      	movs	r2, #0
 80008a2:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80008a6:	4836      	ldr	r0, [pc, #216]	@ (8000980 <GamePlay+0x1a0>)
 80008a8:	f000 f970 	bl	8000b8c <GFX_init_gfx_object_location>
            	GFX_clear_gfx_object_on_background(&obstacledown,&background);
 80008ac:	4930      	ldr	r1, [pc, #192]	@ (8000970 <GamePlay+0x190>)
 80008ae:	4834      	ldr	r0, [pc, #208]	@ (8000980 <GamePlay+0x1a0>)
 80008b0:	f000 fc6e 	bl	8001190 <GFX_clear_gfx_object_on_background>
            KBD_scan();
 80008b4:	f004 fc32 	bl	800511c <KBD_scan>
            pressed_button = KBD_get_pressed_key();
 80008b8:	f004 fc5a 	bl	8005170 <KBD_get_pressed_key>
            if (pressed_button == BTN_OK) {
 80008bc:	2804      	cmp	r0, #4
            	obstacle_top_spawned = 0;
 80008be:	f04f 0b00 	mov.w	fp, #0
            pressed_button = KBD_get_pressed_key();
 80008c2:	f889 0000 	strb.w	r0, [r9]
            if (pressed_button == BTN_OK) {
 80008c6:	d1d0      	bne.n	800086a <GamePlay+0x8a>
                if (moving_obstacles == 0) {
 80008c8:	f1b8 0f00 	cmp.w	r8, #0
 80008cc:	d02a      	beq.n	8000924 <GamePlay+0x144>
                TIMUT_stopwatch_set_time_mark(&stopwatch_jump);
 80008ce:	4638      	mov	r0, r7
 80008d0:	f004 fe28 	bl	8005524 <TIMUT_stopwatch_set_time_mark>
                GFX_set_gfx_object_velocity(&bird, 0, 2);
 80008d4:	2100      	movs	r1, #0
 80008d6:	4628      	mov	r0, r5
 80008d8:	2202      	movs	r2, #2
 80008da:	f000 f98d 	bl	8000bf8 <GFX_set_gfx_object_velocity>
            if (TIMUT_stopwatch_has_X_ms_passed(&stopwatch_jump, 200)) {
 80008de:	21c8      	movs	r1, #200	@ 0xc8
 80008e0:	4638      	mov	r0, r7
 80008e2:	f004 fe25 	bl	8005530 <TIMUT_stopwatch_has_X_ms_passed>
 80008e6:	b9b0      	cbnz	r0, 8000916 <GamePlay+0x136>
            if (moving_obstacles == 1 && TIMUT_stopwatch_has_X_ms_passed(&stopwatch_obstacle, 4000)) {
 80008e8:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 80008ec:	4650      	mov	r0, sl
 80008ee:	f004 fe1f 	bl	8005530 <TIMUT_stopwatch_has_X_ms_passed>
 80008f2:	b168      	cbz	r0, 8000910 <GamePlay+0x130>
                if (obstacle_top_spawned == 0) {
 80008f4:	f1bb 0f00 	cmp.w	fp, #0
 80008f8:	d020      	beq.n	800093c <GamePlay+0x15c>
 80008fa:	f04f 0801 	mov.w	r8, #1
                    obstacle_top_spawned = 1;
 80008fe:	46c3      	mov	fp, r8
 8000900:	e7bc      	b.n	800087c <GamePlay+0x9c>
                GFX_set_gfx_object_velocity(&bird, 0, -2);
 8000902:	f06f 0201 	mvn.w	r2, #1
 8000906:	2100      	movs	r1, #0
 8000908:	4628      	mov	r0, r5
 800090a:	f000 f975 	bl	8000bf8 <GFX_set_gfx_object_velocity>
 800090e:	e7b2      	b.n	8000876 <GamePlay+0x96>
 8000910:	f04f 0801 	mov.w	r8, #1
 8000914:	e7b2      	b.n	800087c <GamePlay+0x9c>
 8000916:	f06f 0201 	mvn.w	r2, #1
 800091a:	2100      	movs	r1, #0
 800091c:	4628      	mov	r0, r5
 800091e:	f000 f96b 	bl	8000bf8 <GFX_set_gfx_object_velocity>
            if (moving_obstacles == 1 && TIMUT_stopwatch_has_X_ms_passed(&stopwatch_obstacle, 4000)) {
 8000922:	e7e1      	b.n	80008e8 <GamePlay+0x108>
                    TIMUT_stopwatch_set_time_mark(&stopwatch_obstacle);
 8000924:	4650      	mov	r0, sl
 8000926:	f004 fdfd 	bl	8005524 <TIMUT_stopwatch_set_time_mark>
 800092a:	e7d0      	b.n	80008ce <GamePlay+0xee>
                GFX_set_gfx_object_velocity(&bird, 0, 0);
 800092c:	2200      	movs	r2, #0
 800092e:	480f      	ldr	r0, [pc, #60]	@ (800096c <GamePlay+0x18c>)
 8000930:	4611      	mov	r1, r2
 8000932:	f000 f961 	bl	8000bf8 <GFX_set_gfx_object_velocity>
}
 8000936:	4630      	mov	r0, r6
 8000938:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
                    OBJ_init_obstacledown();  
 800093c:	f000 fdc8 	bl	80014d0 <OBJ_init_obstacledown>
                    GFX_set_gfx_object_velocity(&obstacledown, -1, 0);
 8000940:	465a      	mov	r2, fp
 8000942:	480f      	ldr	r0, [pc, #60]	@ (8000980 <GamePlay+0x1a0>)
 8000944:	f04f 31ff 	mov.w	r1, #4294967295
 8000948:	f000 f956 	bl	8000bf8 <GFX_set_gfx_object_velocity>
                    GFX_init_gfx_object_location(&obstacledown, 220, 0); 
 800094c:	465a      	mov	r2, fp
 800094e:	21dc      	movs	r1, #220	@ 0xdc
 8000950:	480b      	ldr	r0, [pc, #44]	@ (8000980 <GamePlay+0x1a0>)
 8000952:	f000 f91b 	bl	8000b8c <GFX_init_gfx_object_location>
                    obstacle_top_spawned = 1;
 8000956:	e7d0      	b.n	80008fa <GamePlay+0x11a>
 8000958:	20000095 	.word	0x20000095
 800095c:	08006e5c 	.word	0x08006e5c
 8000960:	2000039c 	.word	0x2000039c
 8000964:	20000150 	.word	0x20000150
 8000968:	2000013c 	.word	0x2000013c
 800096c:	200001fc 	.word	0x200001fc
 8000970:	200002e0 	.word	0x200002e0
 8000974:	20000248 	.word	0x20000248
 8000978:	200000d8 	.word	0x200000d8
 800097c:	200000bc 	.word	0x200000bc
 8000980:	20000164 	.word	0x20000164
 8000984:	20000000 	.word	0x20000000
 8000988:	200000b4 	.word	0x200000b4

0800098c <GameOver>:

uint8_t GameOver() {
 800098c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	static GAMEOVER_states_t state = GAMEOVER_SCREEN;
	uint8_t exit_value = 0;

	switch (state) {
 800098e:	4f27      	ldr	r7, [pc, #156]	@ (8000a2c <GameOver+0xa0>)
 8000990:	783c      	ldrb	r4, [r7, #0]
 8000992:	b174      	cbz	r4, 80009b2 <GameOver+0x26>
 8000994:	2c01      	cmp	r4, #1
 8000996:	d033      	beq.n	8000a00 <GameOver+0x74>
			exit_value = 1;
		}
		break;

	default:
		printf("GameOver(): Error - unknown state (%d)", state);
 8000998:	4621      	mov	r1, r4
 800099a:	4825      	ldr	r0, [pc, #148]	@ (8000a30 <GameOver+0xa4>)
 800099c:	f005 f9f6 	bl	8005d8c <iprintf>
		HAL_Delay(5000);
 80009a0:	f241 3088 	movw	r0, #5000	@ 0x1388
 80009a4:	f001 fba2 	bl	80020ec <HAL_Delay>
		state = GAMEOVER_SCREEN;
 80009a8:	2300      	movs	r3, #0
 80009aa:	703b      	strb	r3, [r7, #0]
		exit_value = 0;
 80009ac:	2400      	movs	r4, #0
		exit_value = 0;
		break;
	}

	return exit_value;
}
 80009ae:	4620      	mov	r0, r4
 80009b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		GFX_draw_one_gfx_object_on_background(&game_over_sprite, &background);
 80009b2:	4920      	ldr	r1, [pc, #128]	@ (8000a34 <GameOver+0xa8>)
 80009b4:	4820      	ldr	r0, [pc, #128]	@ (8000a38 <GameOver+0xac>)
			if (TIMUT_get_stopwatch_elapsed_time(&stopwatch_gameover) > GAMEOVER_DELAY_BEFORE_KBD_ACTIVE) {
 80009b6:	4d21      	ldr	r5, [pc, #132]	@ (8000a3c <GameOver+0xb0>)
		GFX_draw_one_gfx_object_on_background(&game_over_sprite, &background);
 80009b8:	f000 fb6a 	bl	8001090 <GFX_draw_one_gfx_object_on_background>
		KBD_flush();
 80009bc:	f004 fbec 	bl	8005198 <KBD_flush>
		TIMUT_stopwatch_set_time_mark(&stopwatch_gameover);
 80009c0:	481e      	ldr	r0, [pc, #120]	@ (8000a3c <GameOver+0xb0>)
 80009c2:	f004 fdaf 	bl	8005524 <TIMUT_stopwatch_set_time_mark>
		int a = 0x01;
 80009c6:	2401      	movs	r4, #1
			if (TIMUT_get_stopwatch_elapsed_time(&stopwatch_gameover) > GAMEOVER_DELAY_BEFORE_KBD_ACTIVE) {
 80009c8:	f640 36b8 	movw	r6, #3000	@ 0xbb8
			LEDs_write(a);
 80009cc:	b2e0      	uxtb	r0, r4
 80009ce:	f004 fa3b 	bl	8004e48 <LEDs_write>
			a = a << 1;
 80009d2:	0064      	lsls	r4, r4, #1
			HAL_Delay(100);
 80009d4:	2064      	movs	r0, #100	@ 0x64
 80009d6:	f001 fb89 	bl	80020ec <HAL_Delay>
			if (a == 0x80) {
 80009da:	2c80      	cmp	r4, #128	@ 0x80
			if (TIMUT_get_stopwatch_elapsed_time(&stopwatch_gameover) > GAMEOVER_DELAY_BEFORE_KBD_ACTIVE) {
 80009dc:	4628      	mov	r0, r5
			if (a == 0x80) {
 80009de:	d009      	beq.n	80009f4 <GameOver+0x68>
			if (TIMUT_get_stopwatch_elapsed_time(&stopwatch_gameover) > GAMEOVER_DELAY_BEFORE_KBD_ACTIVE) {
 80009e0:	f004 fdcc 	bl	800557c <TIMUT_get_stopwatch_elapsed_time>
 80009e4:	42b0      	cmp	r0, r6
 80009e6:	d9f1      	bls.n	80009cc <GameOver+0x40>
				LEDs_off(0xFF);
 80009e8:	20ff      	movs	r0, #255	@ 0xff
 80009ea:	f004 f9f9 	bl	8004de0 <LEDs_off>
		state = GAMEOVER_WAIT_FOR_ANY_KEY;
 80009ee:	2301      	movs	r3, #1
 80009f0:	703b      	strb	r3, [r7, #0]
		break;
 80009f2:	e7db      	b.n	80009ac <GameOver+0x20>
			if (TIMUT_get_stopwatch_elapsed_time(&stopwatch_gameover) > GAMEOVER_DELAY_BEFORE_KBD_ACTIVE) {
 80009f4:	f004 fdc2 	bl	800557c <TIMUT_get_stopwatch_elapsed_time>
 80009f8:	42b0      	cmp	r0, r6
 80009fa:	d8f5      	bhi.n	80009e8 <GameOver+0x5c>
				a = 0x01;
 80009fc:	2401      	movs	r4, #1
 80009fe:	e7e5      	b.n	80009cc <GameOver+0x40>
		key = KBD_get_pressed_key();
 8000a00:	f004 fbb6 	bl	8005170 <KBD_get_pressed_key>
 8000a04:	4d0e      	ldr	r5, [pc, #56]	@ (8000a40 <GameOver+0xb4>)
 8000a06:	4603      	mov	r3, r0
		if ((TIMUT_get_stopwatch_elapsed_time(&stopwatch_gameover) > 10000) || (key != BTN_NONE)) {
 8000a08:	480c      	ldr	r0, [pc, #48]	@ (8000a3c <GameOver+0xb0>)
		key = KBD_get_pressed_key();
 8000a0a:	702b      	strb	r3, [r5, #0]
		if ((TIMUT_get_stopwatch_elapsed_time(&stopwatch_gameover) > 10000) || (key != BTN_NONE)) {
 8000a0c:	f004 fdb6 	bl	800557c <TIMUT_get_stopwatch_elapsed_time>
 8000a10:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000a14:	4298      	cmp	r0, r3
 8000a16:	d903      	bls.n	8000a20 <GameOver+0x94>
			state = GAMEOVER_SCREEN;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	703b      	strb	r3, [r7, #0]
}
 8000a1c:	4620      	mov	r0, r4
 8000a1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if ((TIMUT_get_stopwatch_elapsed_time(&stopwatch_gameover) > 10000) || (key != BTN_NONE)) {
 8000a20:	782b      	ldrb	r3, [r5, #0]
 8000a22:	2b07      	cmp	r3, #7
 8000a24:	d0c2      	beq.n	80009ac <GameOver+0x20>
			state = GAMEOVER_SCREEN;
 8000a26:	2300      	movs	r3, #0
 8000a28:	703b      	strb	r3, [r7, #0]
			exit_value = 1;
 8000a2a:	e7f7      	b.n	8000a1c <GameOver+0x90>
 8000a2c:	20000094 	.word	0x20000094
 8000a30:	08006e84 	.word	0x08006e84
 8000a34:	200002e0 	.word	0x200002e0
 8000a38:	20000294 	.word	0x20000294
 8000a3c:	200000c4 	.word	0x200000c4
 8000a40:	200000d4 	.word	0x200000d4

08000a44 <Game>:
void Game() {
 8000a44:	b510      	push	{r4, lr}
	switch (state) {
 8000a46:	4c12      	ldr	r4, [pc, #72]	@ (8000a90 <Game+0x4c>)
 8000a48:	7821      	ldrb	r1, [r4, #0]
 8000a4a:	2901      	cmp	r1, #1
 8000a4c:	d00c      	beq.n	8000a68 <Game+0x24>
 8000a4e:	2902      	cmp	r1, #2
 8000a50:	d018      	beq.n	8000a84 <Game+0x40>
 8000a52:	b181      	cbz	r1, 8000a76 <Game+0x32>
		printf("Game(): Error - undefined state (%d)", state);
 8000a54:	480f      	ldr	r0, [pc, #60]	@ (8000a94 <Game+0x50>)
 8000a56:	f005 f999 	bl	8005d8c <iprintf>
		HAL_Delay(5000);
 8000a5a:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000a5e:	f001 fb45 	bl	80020ec <HAL_Delay>
		state = GAME_INTRO_STATE;
 8000a62:	2300      	movs	r3, #0
 8000a64:	7023      	strb	r3, [r4, #0]
}
 8000a66:	bd10      	pop	{r4, pc}
		exit_value = GamePlay();
 8000a68:	f7ff feba 	bl	80007e0 <GamePlay>
		if (exit_value != 0)
 8000a6c:	2800      	cmp	r0, #0
 8000a6e:	d0fa      	beq.n	8000a66 <Game+0x22>
			state = GAME_OVER_STATE;
 8000a70:	2302      	movs	r3, #2
 8000a72:	7023      	strb	r3, [r4, #0]
}
 8000a74:	bd10      	pop	{r4, pc}
		exit_value = Intro();
 8000a76:	f7ff fdff 	bl	8000678 <Intro>
		if (exit_value != 0)
 8000a7a:	2800      	cmp	r0, #0
 8000a7c:	d0f3      	beq.n	8000a66 <Game+0x22>
			state = GAME_PLAY_STATE;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	7023      	strb	r3, [r4, #0]
}
 8000a82:	bd10      	pop	{r4, pc}
		exit_value = GameOver();
 8000a84:	f7ff ff82 	bl	800098c <GameOver>
		if (exit_value != 0)
 8000a88:	2800      	cmp	r0, #0
 8000a8a:	d1ea      	bne.n	8000a62 <Game+0x1e>
}
 8000a8c:	bd10      	pop	{r4, pc}
 8000a8e:	bf00      	nop
 8000a90:	200000b2 	.word	0x200000b2
 8000a94:	08006eac 	.word	0x08006eac

08000a98 <GFX_draw_gfx_object>:




void GFX_draw_gfx_object(graphic_object_t *gfx_object)
{
 8000a98:	b510      	push	{r4, lr}
 8000a9a:	4604      	mov	r4, r0

	ILI9341_SetDisplayWindow( gfx_object->location.x_min, gfx_object->location.y_min, gfx_object->image.size_x, gfx_object->image.size_y);
 8000a9c:	f9b0 100e 	ldrsh.w	r1, [r0, #14]
 8000aa0:	88e3      	ldrh	r3, [r4, #6]
 8000aa2:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 8000aa6:	88a2      	ldrh	r2, [r4, #4]
 8000aa8:	f004 fc22 	bl	80052f0 <ILI9341_SetDisplayWindow>

	ILI9341_SendData((LCD_IO_Data_t *) gfx_object->image.image_array, gfx_object->image.size );
 8000aac:	68a1      	ldr	r1, [r4, #8]
 8000aae:	6820      	ldr	r0, [r4, #0]
}
 8000ab0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	ILI9341_SendData((LCD_IO_Data_t *) gfx_object->image.image_array, gfx_object->image.size );
 8000ab4:	f004 bbfc 	b.w	80052b0 <ILI9341_SendData>

08000ab8 <GFX_init_location_restrictions>:



// the limiting values are still allowed
void GFX_init_location_restrictions(graphic_object_t *gfx_object, location_t *canvas_location)
{
 8000ab8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	// top left corner restrictions
	gfx_object->top_left_limits.X_MIN = canvas_location->x_min;
 8000abc:	f9b1 9000 	ldrsh.w	r9, [r1]
	gfx_object->top_left_limits.Y_MIN = canvas_location->y_min;
 8000ac0:	f9b1 7002 	ldrsh.w	r7, [r1, #2]

	gfx_object->top_left_limits.X_MAX = canvas_location->x_max - gfx_object->image.size_x;
 8000ac4:	f9b1 5004 	ldrsh.w	r5, [r1, #4]
	gfx_object->top_left_limits.Y_MAX = canvas_location->y_max - gfx_object->image.size_y;
 8000ac8:	f9b1 b006 	ldrsh.w	fp, [r1, #6]
	gfx_object->top_left_limits.X_MIN = canvas_location->x_min;
 8000acc:	fa1f f389 	uxth.w	r3, r9
{
 8000ad0:	4604      	mov	r4, r0
	gfx_object->top_left_limits.X_MIN = canvas_location->x_min;
 8000ad2:	8603      	strh	r3, [r0, #48]	@ 0x30
	gfx_object->top_left_limits.X_MAX = canvas_location->x_max - gfx_object->image.size_x;
 8000ad4:	8880      	ldrh	r0, [r0, #4]
	gfx_object->top_left_limits.Y_MAX = canvas_location->y_max - gfx_object->image.size_y;
 8000ad6:	88e6      	ldrh	r6, [r4, #6]
	gfx_object->top_left_limits.X_MAX = canvas_location->x_max - gfx_object->image.size_x;
 8000ad8:	1a2a      	subs	r2, r5, r0
 8000ada:	b292      	uxth	r2, r2

	gfx_object->top_left_limits.X_RANGE = gfx_object->top_left_limits.X_MAX - gfx_object->top_left_limits.X_MIN;
 8000adc:	1ad3      	subs	r3, r2, r3
 8000ade:	86a3      	strh	r3, [r4, #52]	@ 0x34
	gfx_object->top_left_limits.Y_MAX = canvas_location->y_max - gfx_object->image.size_y;
 8000ae0:	ebab 0306 	sub.w	r3, fp, r6
	gfx_object->top_left_limits.X_MAX = canvas_location->x_max - gfx_object->image.size_x;
 8000ae4:	8662      	strh	r2, [r4, #50]	@ 0x32
	gfx_object->top_left_limits.Y_MAX = canvas_location->y_max - gfx_object->image.size_y;
 8000ae6:	b29b      	uxth	r3, r3
	gfx_object->top_left_limits.Y_MIN = canvas_location->y_min;
 8000ae8:	b2ba      	uxth	r2, r7
	gfx_object->top_left_limits.Y_MAX = canvas_location->y_max - gfx_object->image.size_y;
 8000aea:	8723      	strh	r3, [r4, #56]	@ 0x38
	gfx_object->top_left_limits.Y_RANGE = gfx_object->top_left_limits.Y_MAX - gfx_object->top_left_limits.Y_MIN;
 8000aec:	1a9b      	subs	r3, r3, r2
 8000aee:	8763      	strh	r3, [r4, #58]	@ 0x3a
	gfx_object->top_left_limits.Y_MIN = canvas_location->y_min;
 8000af0:	86e2      	strh	r2, [r4, #54]	@ 0x36


	// center point restrictions
	gfx_object->center_limits.X_MIN = canvas_location->x_min + ceil( gfx_object->image.size_x / 2 );
 8000af2:	0840      	lsrs	r0, r0, #1
 8000af4:	f7ff fd36 	bl	8000564 <__aeabi_i2d>
 8000af8:	4602      	mov	r2, r0
 8000afa:	4690      	mov	r8, r2
 8000afc:	4648      	mov	r0, r9
 8000afe:	4689      	mov	r9, r1
 8000b00:	f7ff fd30 	bl	8000564 <__aeabi_i2d>
 8000b04:	4642      	mov	r2, r8
 8000b06:	464b      	mov	r3, r9
 8000b08:	f7ff fbe0 	bl	80002cc <__adddf3>
 8000b0c:	f7ff fd94 	bl	8000638 <__aeabi_d2uiz>
 8000b10:	fa1f fa80 	uxth.w	sl, r0
 8000b14:	f8a4 a03c 	strh.w	sl, [r4, #60]	@ 0x3c
	gfx_object->center_limits.Y_MIN = canvas_location->y_min + ceil( gfx_object->image.size_y / 2 );
 8000b18:	0870      	lsrs	r0, r6, #1
 8000b1a:	f7ff fd23 	bl	8000564 <__aeabi_i2d>
 8000b1e:	4602      	mov	r2, r0
 8000b20:	4616      	mov	r6, r2
 8000b22:	4638      	mov	r0, r7
 8000b24:	460f      	mov	r7, r1
 8000b26:	f7ff fd1d 	bl	8000564 <__aeabi_i2d>
 8000b2a:	4632      	mov	r2, r6
 8000b2c:	463b      	mov	r3, r7
 8000b2e:	f7ff fbcd 	bl	80002cc <__adddf3>
 8000b32:	f7ff fd81 	bl	8000638 <__aeabi_d2uiz>
 8000b36:	4603      	mov	r3, r0

	gfx_object->center_limits.X_MAX = canvas_location->x_max - ceil( gfx_object->image.size_x / 2 );
 8000b38:	4628      	mov	r0, r5
	gfx_object->center_limits.Y_MIN = canvas_location->y_min + ceil( gfx_object->image.size_y / 2 );
 8000b3a:	b29d      	uxth	r5, r3
	gfx_object->center_limits.X_MAX = canvas_location->x_max - ceil( gfx_object->image.size_x / 2 );
 8000b3c:	f7ff fd12 	bl	8000564 <__aeabi_i2d>
 8000b40:	4642      	mov	r2, r8
 8000b42:	464b      	mov	r3, r9
 8000b44:	f7ff fbc0 	bl	80002c8 <__aeabi_dsub>
 8000b48:	f7ff fd76 	bl	8000638 <__aeabi_d2uiz>
 8000b4c:	fa1f f880 	uxth.w	r8, r0
 8000b50:	f8a4 803e 	strh.w	r8, [r4, #62]	@ 0x3e
	gfx_object->center_limits.Y_MAX = canvas_location->y_max - ceil( gfx_object->image.size_y / 2 );
 8000b54:	4658      	mov	r0, fp
 8000b56:	f7ff fd05 	bl	8000564 <__aeabi_i2d>
 8000b5a:	4632      	mov	r2, r6
 8000b5c:	463b      	mov	r3, r7
 8000b5e:	f7ff fbb3 	bl	80002c8 <__aeabi_dsub>
 8000b62:	f7ff fd69 	bl	8000638 <__aeabi_d2uiz>

	gfx_object->center_limits.X_RANGE = gfx_object->center_limits.X_MAX - gfx_object->center_limits.X_MIN;
 8000b66:	2300      	movs	r3, #0
	gfx_object->center_limits.Y_MAX = canvas_location->y_max - ceil( gfx_object->image.size_y / 2 );
 8000b68:	b280      	uxth	r0, r0
	gfx_object->center_limits.X_RANGE = gfx_object->center_limits.X_MAX - gfx_object->center_limits.X_MIN;
 8000b6a:	461a      	mov	r2, r3
 8000b6c:	eba8 080a 	sub.w	r8, r8, sl
 8000b70:	f360 020f 	bfi	r2, r0, #0, #16
 8000b74:	f368 030f 	bfi	r3, r8, #0, #16
	gfx_object->center_limits.Y_RANGE = gfx_object->center_limits.Y_MAX - gfx_object->center_limits.Y_MIN;
 8000b78:	1b40      	subs	r0, r0, r5
	gfx_object->center_limits.X_RANGE = gfx_object->center_limits.X_MAX - gfx_object->center_limits.X_MIN;
 8000b7a:	f360 421f 	bfi	r2, r0, #16, #16
 8000b7e:	f365 431f 	bfi	r3, r5, #16, #16
 8000b82:	e9c4 3210 	strd	r3, r2, [r4, #64]	@ 0x40

}
 8000b86:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000b8a:	bf00      	nop

08000b8c <GFX_init_gfx_object_location>:




uint8_t GFX_init_gfx_object_location(graphic_object_t *gfx_object, int16_t x, int16_t y)
{
 8000b8c:	4603      	mov	r3, r0
	if( ( x >= restrictions->X_MIN ) &&
 8000b8e:	8e00      	ldrh	r0, [r0, #48]	@ 0x30
 8000b90:	4281      	cmp	r1, r0
 8000b92:	db2e      	blt.n	8000bf2 <GFX_init_gfx_object_location+0x66>
		( x <= restrictions->X_MAX ) &&
 8000b94:	8e58      	ldrh	r0, [r3, #50]	@ 0x32
	if( ( x >= restrictions->X_MIN ) &&
 8000b96:	4281      	cmp	r1, r0
 8000b98:	dc2b      	bgt.n	8000bf2 <GFX_init_gfx_object_location+0x66>
		( y >= restrictions->Y_MIN ) &&
 8000b9a:	8ed8      	ldrh	r0, [r3, #54]	@ 0x36
		( x <= restrictions->X_MAX ) &&
 8000b9c:	4282      	cmp	r2, r0
 8000b9e:	db28      	blt.n	8000bf2 <GFX_init_gfx_object_location+0x66>
		( y <= restrictions->Y_MAX )    )
 8000ba0:	8f18      	ldrh	r0, [r3, #56]	@ 0x38
		( y >= restrictions->Y_MIN ) &&
 8000ba2:	4282      	cmp	r2, r0
 8000ba4:	dc25      	bgt.n	8000bf2 <GFX_init_gfx_object_location+0x66>
{
 8000ba6:	b530      	push	{r4, r5, lr}
		// set the new object location
		gfx_object->location.x_min = x;
		gfx_object->location.y_min = y;


		gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8000ba8:	889d      	ldrh	r5, [r3, #4]
		gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8000baa:	f8b3 e006 	ldrh.w	lr, [r3, #6]
		gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8000bae:	fa1f fc81 	uxth.w	ip, r1
 8000bb2:	2000      	movs	r0, #0
 8000bb4:	f361 000f 	bfi	r0, r1, #0, #16
 8000bb8:	2400      	movs	r4, #0
 8000bba:	eb0c 0105 	add.w	r1, ip, r5
 8000bbe:	f362 401f 	bfi	r0, r2, #16, #16


		gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8000bc2:	eb0c 0c55 	add.w	ip, ip, r5, lsr #1
		gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8000bc6:	b292      	uxth	r2, r2
 8000bc8:	f361 040f 	bfi	r4, r1, #0, #16
 8000bcc:	2100      	movs	r1, #0
 8000bce:	eb02 050e 	add.w	r5, r2, lr
 8000bd2:	f36c 010f 	bfi	r1, ip, #0, #16
		gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8000bd6:	eb02 025e 	add.w	r2, r2, lr, lsr #1
 8000bda:	f365 441f 	bfi	r4, r5, #16, #16
 8000bde:	f362 411f 	bfi	r1, r2, #16, #16
		gfx_object->location.x_min = x;
 8000be2:	60d8      	str	r0, [r3, #12]
 8000be4:	6198      	str	r0, [r3, #24]
 8000be6:	e9c3 4104 	strd	r4, r1, [r3, #16]
 8000bea:	e9c3 4107 	strd	r4, r1, [r3, #28]
}
 8000bee:	2001      	movs	r0, #1
}
 8000bf0:	bd30      	pop	{r4, r5, pc}
	}
	else
	{
		// new location is outside the restrictions -> object will not be placed

		return 0;	// placement not successful
 8000bf2:	2000      	movs	r0, #0
}
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <GFX_set_gfx_object_velocity>:



void GFX_set_gfx_object_velocity(graphic_object_t *gfx_object, int8_t velocity_x, int8_t velocity_y)
{
	gfx_object->velocity.x = velocity_x;
 8000bf8:	f880 1048 	strb.w	r1, [r0, #72]	@ 0x48
	gfx_object->velocity.y = velocity_y;
 8000bfc:	f880 2049 	strb.w	r2, [r0, #73]	@ 0x49
}
 8000c00:	4770      	bx	lr
 8000c02:	bf00      	nop

08000c04 <GFX_bounce_moving_object_from_edge>:

	// determine the location of the bounced object


		// considering max restrictions
		dx = gfx_object->location_new.x_min - gfx_object->top_left_limits.X_MAX;
 8000c04:	f9b0 1024 	ldrsh.w	r1, [r0, #36]	@ 0x24
		if( dx >= 0 )
		{
			// calculate the coordinate of the bounced object
			x = gfx_object->location_new.x_min - 2*dx;
			y = gfx_object->location_new.y_min;
 8000c08:	f9b0 3026 	ldrsh.w	r3, [r0, #38]	@ 0x26
{
 8000c0c:	b5f0      	push	{r4, r5, r6, r7, lr}
		dx = gfx_object->location_new.x_min - gfx_object->top_left_limits.X_MAX;
 8000c0e:	8e44      	ldrh	r4, [r0, #50]	@ 0x32
		}
		else
		{
			// consdering min restrictions

			dx = gfx_object->location_new.x_min - gfx_object->top_left_limits.X_MIN;
 8000c10:	8e05      	ldrh	r5, [r0, #48]	@ 0x30
		dx = gfx_object->location_new.x_min - gfx_object->top_left_limits.X_MAX;
 8000c12:	b28a      	uxth	r2, r1
 8000c14:	eba2 0e04 	sub.w	lr, r2, r4
		if( dx >= 0 )
 8000c18:	f41e 4f00 	tst.w	lr, #32768	@ 0x8000
 8000c1c:	d149      	bne.n	8000cb2 <GFX_bounce_moving_object_from_edge+0xae>
			x = gfx_object->location_new.x_min - 2*dx;
 8000c1e:	fa1f f78e 	uxth.w	r7, lr
 8000c22:	eba2 0247 	sub.w	r2, r2, r7, lsl #1
			if( dx <= 0 )
			{
				// calculate the coordinate of the bounced object
				x = gfx_object->location_new.x_min - 2*dx;
 8000c26:	b216      	sxth	r6, r2
				y = gfx_object->location_new.y_min;

				// change the direction of the velocity component
				GFX_set_gfx_object_velocity( gfx_object, -gfx_object->velocity.x, gfx_object->velocity.y);
 8000c28:	f890 2048 	ldrb.w	r2, [r0, #72]	@ 0x48
 8000c2c:	4252      	negs	r2, r2
	gfx_object->velocity.x = velocity_x;
 8000c2e:	f880 2048 	strb.w	r2, [r0, #72]	@ 0x48
				y = gfx_object->location_new.y_min;
 8000c32:	469c      	mov	ip, r3
		}



		// considering max restrictions
		dy = gfx_object->location_new.y_min - gfx_object->top_left_limits.Y_MAX;
 8000c34:	f8b0 e038 	ldrh.w	lr, [r0, #56]	@ 0x38
 8000c38:	b29b      	uxth	r3, r3
 8000c3a:	eba3 020e 	sub.w	r2, r3, lr
 8000c3e:	b297      	uxth	r7, r2
		if( dy >= 0 )
 8000c40:	0412      	lsls	r2, r2, #16
 8000c42:	d42e      	bmi.n	8000ca2 <GFX_bounce_moving_object_from_edge+0x9e>
		{
			// calculate the coordinate of the bounced object
			x = gfx_object->location_new.x_min;
			y = gfx_object->location_new.y_min - 2*dy;
 8000c44:	eba3 0347 	sub.w	r3, r3, r7, lsl #1
 8000c48:	fa0f fc83 	sxth.w	ip, r3


			// change the direction of the velocity component
			GFX_set_gfx_object_velocity( gfx_object, gfx_object->velocity.x, -gfx_object->velocity.y);
 8000c4c:	f890 3049 	ldrb.w	r3, [r0, #73]	@ 0x49
 8000c50:	425b      	negs	r3, r3
	gfx_object->velocity.y = velocity_y;
 8000c52:	f880 3049 	strb.w	r3, [r0, #73]	@ 0x49
	if( ( x >= restrictions->X_MIN ) &&
 8000c56:	42a9      	cmp	r1, r5
 8000c58:	db21      	blt.n	8000c9e <GFX_bounce_moving_object_from_edge+0x9a>
 8000c5a:	42a1      	cmp	r1, r4
 8000c5c:	dc1f      	bgt.n	8000c9e <GFX_bounce_moving_object_from_edge+0x9a>
		( y >= restrictions->Y_MIN ) &&
 8000c5e:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
		( x <= restrictions->X_MAX ) &&
 8000c60:	459c      	cmp	ip, r3
 8000c62:	db1c      	blt.n	8000c9e <GFX_bounce_moving_object_from_edge+0x9a>
		( y >= restrictions->Y_MIN ) &&
 8000c64:	45f4      	cmp	ip, lr
 8000c66:	dc1a      	bgt.n	8000c9e <GFX_bounce_moving_object_from_edge+0x9a>
		gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8000c68:	8887      	ldrh	r7, [r0, #4]
		gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8000c6a:	88c6      	ldrh	r6, [r0, #6]
		gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8000c6c:	b28a      	uxth	r2, r1
		gfx_object->location.x_min = x;
 8000c6e:	2400      	movs	r4, #0
		gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8000c70:	fa1f f38c 	uxth.w	r3, ip
		gfx_object->location.x_min = x;
 8000c74:	4625      	mov	r5, r4
 8000c76:	f361 040f 	bfi	r4, r1, #0, #16
		gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8000c7a:	19d1      	adds	r1, r2, r7
		gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8000c7c:	eb02 0257 	add.w	r2, r2, r7, lsr #1
 8000c80:	8282      	strh	r2, [r0, #20]
		gfx_object->location.x_min = x;
 8000c82:	f361 050f 	bfi	r5, r1, #0, #16
		gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8000c86:	eb03 0256 	add.w	r2, r3, r6, lsr #1
		gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8000c8a:	4433      	add	r3, r6
		gfx_object->location.x_min = x;
 8000c8c:	f36c 441f 	bfi	r4, ip, #16, #16
 8000c90:	f363 451f 	bfi	r5, r3, #16, #16
 8000c94:	60c4      	str	r4, [r0, #12]
 8000c96:	6105      	str	r5, [r0, #16]
		gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8000c98:	82c2      	strh	r2, [r0, #22]
 8000c9a:	2001      	movs	r0, #1


	// place the bounced object in this new location
	return GFX_set_gfx_object_location(gfx_object, x, y);

}
 8000c9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return 0;	// placement not successful
 8000c9e:	2000      	movs	r0, #0
}
 8000ca0:	bdf0      	pop	{r4, r5, r6, r7, pc}
			dy = gfx_object->location_new.y_min - gfx_object->top_left_limits.Y_MIN;
 8000ca2:	8ec2      	ldrh	r2, [r0, #54]	@ 0x36
 8000ca4:	1a9a      	subs	r2, r3, r2
			if( dy <= 0 )
 8000ca6:	b217      	sxth	r7, r2
 8000ca8:	2f00      	cmp	r7, #0
			dy = gfx_object->location_new.y_min - gfx_object->top_left_limits.Y_MIN;
 8000caa:	b292      	uxth	r2, r2
			if( dy <= 0 )
 8000cac:	dd0e      	ble.n	8000ccc <GFX_bounce_moving_object_from_edge+0xc8>
 8000cae:	4631      	mov	r1, r6
 8000cb0:	e7d1      	b.n	8000c56 <GFX_bounce_moving_object_from_edge+0x52>
			dx = gfx_object->location_new.x_min - gfx_object->top_left_limits.X_MIN;
 8000cb2:	eba2 0e05 	sub.w	lr, r2, r5
			if( dx <= 0 )
 8000cb6:	fa0f f78e 	sxth.w	r7, lr
 8000cba:	2600      	movs	r6, #0
 8000cbc:	2f00      	cmp	r7, #0
 8000cbe:	46b4      	mov	ip, r6
			dx = gfx_object->location_new.x_min - gfx_object->top_left_limits.X_MIN;
 8000cc0:	fa1f fe8e 	uxth.w	lr, lr
			if( dx <= 0 )
 8000cc4:	dcb6      	bgt.n	8000c34 <GFX_bounce_moving_object_from_edge+0x30>
				x = gfx_object->location_new.x_min - 2*dx;
 8000cc6:	eba2 024e 	sub.w	r2, r2, lr, lsl #1
 8000cca:	e7ac      	b.n	8000c26 <GFX_bounce_moving_object_from_edge+0x22>
				y = gfx_object->location_new.y_min - 2*dy;
 8000ccc:	eba3 0342 	sub.w	r3, r3, r2, lsl #1
 8000cd0:	fa0f fc83 	sxth.w	ip, r3
				GFX_set_gfx_object_velocity( gfx_object, gfx_object->velocity.x, -gfx_object->velocity.y);
 8000cd4:	f890 3049 	ldrb.w	r3, [r0, #73]	@ 0x49
 8000cd8:	425b      	negs	r3, r3
	gfx_object->velocity.y = velocity_y;
 8000cda:	f880 3049 	strb.w	r3, [r0, #73]	@ 0x49
}
 8000cde:	e7ba      	b.n	8000c56 <GFX_bounce_moving_object_from_edge+0x52>

08000ce0 <GFX_update_moving_gfx_object_location>:
{
 8000ce0:	b510      	push	{r4, lr}
	GFX_move_location(  &gfx_object->location, &gfx_object->location_new, gfx_object->velocity.x, -gfx_object->velocity.y );
 8000ce2:	f990 c049 	ldrsb.w	ip, [r0, #73]	@ 0x49
	gfx_object->location_old.y_max = gfx_object->location.y_max;
 8000ce6:	f9b0 3012 	ldrsh.w	r3, [r0, #18]
	gfx_object->location_old.x_max = gfx_object->location.x_max;
 8000cea:	f9b0 e010 	ldrsh.w	lr, [r0, #16]
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8000cee:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
	gfx_object->location_old.y_min = gfx_object->location.y_min;
 8000cf2:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8000cf6:	6904      	ldr	r4, [r0, #16]
 8000cf8:	61c4      	str	r4, [r0, #28]
	GFX_move_location(  &gfx_object->location, &gfx_object->location_new, gfx_object->velocity.x, -gfx_object->velocity.y );
 8000cfa:	fa1f fc8c 	uxth.w	ip, ip
	location_new->y_max 	= location->y_max + dy;
 8000cfe:	eba3 030c 	sub.w	r3, r3, ip
 8000d02:	8543      	strh	r3, [r0, #42]	@ 0x2a
	location_new->x_min 	= location->x_min + dx;
 8000d04:	f990 3048 	ldrsb.w	r3, [r0, #72]	@ 0x48
 8000d08:	b29b      	uxth	r3, r3
	location_new->x_max 	= location->x_max + dx;
 8000d0a:	449e      	add	lr, r3
 8000d0c:	f8a0 e028 	strh.w	lr, [r0, #40]	@ 0x28
	gfx_object->location_old.x_center = gfx_object->location.x_center;
 8000d10:	f9b0 e014 	ldrsh.w	lr, [r0, #20]
	location_new->x_min 	= location->x_min + dx;
 8000d14:	4419      	add	r1, r3
	location_new->x_center 	= location->x_center + dx;
 8000d16:	4473      	add	r3, lr
 8000d18:	8583      	strh	r3, [r0, #44]	@ 0x2c
	gfx_object->location_old.y_center = gfx_object->location.y_center;
 8000d1a:	f9b0 3016 	ldrsh.w	r3, [r0, #22]
	location_new->y_center 	= location->y_center + dy;
 8000d1e:	eba3 030c 	sub.w	r3, r3, ip
 8000d22:	85c3      	strh	r3, [r0, #46]	@ 0x2e
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8000d24:	6943      	ldr	r3, [r0, #20]
 8000d26:	6203      	str	r3, [r0, #32]
	location_new->x_min 	= location->x_min + dx;
 8000d28:	eba2 020c 	sub.w	r2, r2, ip
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8000d2c:	68c3      	ldr	r3, [r0, #12]
	if( ( x >= restrictions->X_MIN ) &&
 8000d2e:	f8b0 c030 	ldrh.w	ip, [r0, #48]	@ 0x30
	gfx_object->location_old.x_min = gfx_object->location.x_min;
 8000d32:	6183      	str	r3, [r0, #24]
	location_new->x_min 	= location->x_min + dx;
 8000d34:	b20b      	sxth	r3, r1
 8000d36:	fa1f fe82 	uxth.w	lr, r2
	if( ( x >= restrictions->X_MIN ) &&
 8000d3a:	4563      	cmp	r3, ip
	location_new->y_min 	= location->y_min + dy;
 8000d3c:	b212      	sxth	r2, r2
 8000d3e:	84c2      	strh	r2, [r0, #38]	@ 0x26
	location_new->x_min 	= location->x_min + dx;
 8000d40:	8483      	strh	r3, [r0, #36]	@ 0x24
	if( ( x >= restrictions->X_MIN ) &&
 8000d42:	db20      	blt.n	8000d86 <GFX_update_moving_gfx_object_location+0xa6>
		( x <= restrictions->X_MAX ) &&
 8000d44:	f8b0 c032 	ldrh.w	ip, [r0, #50]	@ 0x32
	if( ( x >= restrictions->X_MIN ) &&
 8000d48:	4563      	cmp	r3, ip
 8000d4a:	dc1c      	bgt.n	8000d86 <GFX_update_moving_gfx_object_location+0xa6>
		( y >= restrictions->Y_MIN ) &&
 8000d4c:	f8b0 c036 	ldrh.w	ip, [r0, #54]	@ 0x36
		( x <= restrictions->X_MAX ) &&
 8000d50:	4562      	cmp	r2, ip
 8000d52:	db18      	blt.n	8000d86 <GFX_update_moving_gfx_object_location+0xa6>
		( y <= restrictions->Y_MAX )    )
 8000d54:	f8b0 c038 	ldrh.w	ip, [r0, #56]	@ 0x38
		( y >= restrictions->Y_MIN ) &&
 8000d58:	4562      	cmp	r2, ip
 8000d5a:	dc14      	bgt.n	8000d86 <GFX_update_moving_gfx_object_location+0xa6>
		gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8000d5c:	f8b0 c004 	ldrh.w	ip, [r0, #4]
		gfx_object->location.x_min = x;
 8000d60:	8183      	strh	r3, [r0, #12]
		gfx_object->location.y_min = y;
 8000d62:	b289      	uxth	r1, r1
		gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8000d64:	88c3      	ldrh	r3, [r0, #6]
		gfx_object->location.y_min = y;
 8000d66:	81c2      	strh	r2, [r0, #14]
		gfx_object->location.x_max = gfx_object->location.x_min + gfx_object->image.size_x;
 8000d68:	eb01 020c 	add.w	r2, r1, ip
 8000d6c:	8202      	strh	r2, [r0, #16]
		gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8000d6e:	eb01 015c 	add.w	r1, r1, ip, lsr #1
		gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8000d72:	eb0e 0203 	add.w	r2, lr, r3
		gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8000d76:	eb0e 0e53 	add.w	lr, lr, r3, lsr #1
		gfx_object->location.y_max = gfx_object->location.y_min + gfx_object->image.size_y;
 8000d7a:	8242      	strh	r2, [r0, #18]
		gfx_object->location.x_center = gfx_object->location.x_min + gfx_object->image.size_x / 2;
 8000d7c:	8281      	strh	r1, [r0, #20]
		gfx_object->location.y_center = gfx_object->location.y_min + gfx_object->image.size_y / 2;
 8000d7e:	f8a0 e016 	strh.w	lr, [r0, #22]
 8000d82:	2001      	movs	r0, #1
}
 8000d84:	bd10      	pop	{r4, pc}
		switch(gfx_object->edge_behavior)
 8000d86:	f890 304a 	ldrb.w	r3, [r0, #74]	@ 0x4a
 8000d8a:	b10b      	cbz	r3, 8000d90 <GFX_update_moving_gfx_object_location+0xb0>
				return object_placement_successful;
 8000d8c:	2000      	movs	r0, #0
}
 8000d8e:	bd10      	pop	{r4, pc}
 8000d90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				object_placement_successful = GFX_bounce_moving_object_from_edge(gfx_object);
 8000d94:	f7ff bf36 	b.w	8000c04 <GFX_bounce_moving_object_from_edge>

08000d98 <GFX_get_object_movement_area>:



void GFX_get_object_movement_area(graphic_object_t *gfx_object, location_t *object_movement_area)
{
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8000d98:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
	object_movement_area->y_min = (gfx_object->location.y_min < gfx_object->location_old.y_min) ? gfx_object->location.y_min : gfx_object->location_old.y_min;
 8000d9c:	f9b0 301a 	ldrsh.w	r3, [r0, #26]

	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
	object_movement_area->y_max = (gfx_object->location.y_max > gfx_object->location_old.y_max) ? gfx_object->location.y_max : gfx_object->location_old.y_max;
 8000da0:	f9b0 c01e 	ldrsh.w	ip, [r0, #30]
{
 8000da4:	b510      	push	{r4, lr}
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8000da6:	f9b0 e018 	ldrsh.w	lr, [r0, #24]
	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
 8000daa:	f9b0 4010 	ldrsh.w	r4, [r0, #16]
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8000dae:	4596      	cmp	lr, r2
 8000db0:	bfa8      	it	ge
 8000db2:	4696      	movge	lr, r2
	object_movement_area->y_min = (gfx_object->location.y_min < gfx_object->location_old.y_min) ? gfx_object->location.y_min : gfx_object->location_old.y_min;
 8000db4:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
 8000db8:	4293      	cmp	r3, r2
 8000dba:	bfa8      	it	ge
 8000dbc:	4613      	movge	r3, r2
	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
 8000dbe:	f9b0 201c 	ldrsh.w	r2, [r0, #28]
	object_movement_area->y_max = (gfx_object->location.y_max > gfx_object->location_old.y_max) ? gfx_object->location.y_max : gfx_object->location_old.y_max;
 8000dc2:	f9b0 0012 	ldrsh.w	r0, [r0, #18]
	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
 8000dc6:	42a2      	cmp	r2, r4
 8000dc8:	bfb8      	it	lt
 8000dca:	4622      	movlt	r2, r4
	object_movement_area->y_max = (gfx_object->location.y_max > gfx_object->location_old.y_max) ? gfx_object->location.y_max : gfx_object->location_old.y_max;
 8000dcc:	4560      	cmp	r0, ip
 8000dce:	bfb8      	it	lt
 8000dd0:	4660      	movlt	r0, ip
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8000dd2:	f04f 0c00 	mov.w	ip, #0
 8000dd6:	4664      	mov	r4, ip
 8000dd8:	f36e 0c0f 	bfi	ip, lr, #0, #16
 8000ddc:	f362 040f 	bfi	r4, r2, #0, #16
 8000de0:	f363 4c1f 	bfi	ip, r3, #16, #16


	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 8000de4:	eba2 020e 	sub.w	r2, r2, lr
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 8000de8:	1ac3      	subs	r3, r0, r3
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 8000dea:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 8000dee:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8000df2:	f360 441f 	bfi	r4, r0, #16, #16
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 8000df6:	1052      	asrs	r2, r2, #1
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 8000df8:	105b      	asrs	r3, r3, #1
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 8000dfa:	f8c1 c000 	str.w	ip, [r1]
 8000dfe:	604c      	str	r4, [r1, #4]
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 8000e00:	810a      	strh	r2, [r1, #8]
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 8000e02:	814b      	strh	r3, [r1, #10]
}
 8000e04:	bd10      	pop	{r4, pc}
 8000e06:	bf00      	nop

08000e08 <GFX_copy_image_part_to_partial_frame_buffer>:
}


void GFX_copy_image_part_to_partial_frame_buffer( image_object_t *image )
{
	GFX_get_image_part( image, partial_frame_buffer.location.x_min, partial_frame_buffer.location.y_min, partial_frame_buffer.image.size_x, partial_frame_buffer.image.size_y, partial_frame_buffer.image.image_array);
 8000e08:	4b2c      	ldr	r3, [pc, #176]	@ (8000ebc <GFX_copy_image_part_to_partial_frame_buffer+0xb4>)
	if(y + size_y > img->size_y)
 8000e0a:	88c2      	ldrh	r2, [r0, #6]
	GFX_get_image_part( image, partial_frame_buffer.location.x_min, partial_frame_buffer.location.y_min, partial_frame_buffer.image.size_x, partial_frame_buffer.image.size_y, partial_frame_buffer.image.image_array);
 8000e0c:	f9b3 c00e 	ldrsh.w	ip, [r3, #14]
{
 8000e10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(y + size_y > img->size_y)
 8000e14:	88df      	ldrh	r7, [r3, #6]
 8000e16:	4467      	add	r7, ip
 8000e18:	4297      	cmp	r7, r2
 8000e1a:	dc4c      	bgt.n	8000eb6 <GFX_copy_image_part_to_partial_frame_buffer+0xae>
	GFX_get_image_part( image, partial_frame_buffer.location.x_min, partial_frame_buffer.location.y_min, partial_frame_buffer.image.size_x, partial_frame_buffer.image.size_y, partial_frame_buffer.image.image_array);
 8000e1c:	f9b3 600c 	ldrsh.w	r6, [r3, #12]
	if(x + size_x > img->size_x)
 8000e20:	889c      	ldrh	r4, [r3, #4]
 8000e22:	8882      	ldrh	r2, [r0, #4]
 8000e24:	4434      	add	r4, r6
 8000e26:	4294      	cmp	r4, r2
 8000e28:	dc45      	bgt.n	8000eb6 <GFX_copy_image_part_to_partial_frame_buffer+0xae>
	for( uint16_t row = y; row < (y + size_y); row++ )
 8000e2a:	fa1f fc8c 	uxth.w	ip, ip
 8000e2e:	4567      	cmp	r7, ip
 8000e30:	dd41      	ble.n	8000eb6 <GFX_copy_image_part_to_partial_frame_buffer+0xae>
	GFX_get_image_part( image, partial_frame_buffer.location.x_min, partial_frame_buffer.location.y_min, partial_frame_buffer.image.size_x, partial_frame_buffer.image.size_y, partial_frame_buffer.image.image_array);
 8000e32:	f8d3 a000 	ldr.w	sl, [r3]
		for(uint16_t column = x; column < (x + size_x); column++ )
 8000e36:	b2b6      	uxth	r6, r6
	uint32_t i = 0;
 8000e38:	2100      	movs	r1, #0
 8000e3a:	f06f 4900 	mvn.w	r9, #2147483648	@ 0x80000000
		return IMG_TRANSPARENT_COLOR_CODE;
 8000e3e:	f44f 68fc 	mov.w	r8, #2016	@ 0x7e0
		for(uint16_t column = x; column < (x + size_x); column++ )
 8000e42:	42b4      	cmp	r4, r6
 8000e44:	dd31      	ble.n	8000eaa <GFX_copy_image_part_to_partial_frame_buffer+0xa2>
 8000e46:	f41c 4f00 	tst.w	ip, #32768	@ 0x8000
 8000e4a:	d120      	bne.n	8000e8e <GFX_copy_image_part_to_partial_frame_buffer+0x86>
 8000e4c:	eb01 0e09 	add.w	lr, r1, r9
 8000e50:	eb0a 0e4e 	add.w	lr, sl, lr, lsl #1
 8000e54:	4632      	mov	r2, r6
 8000e56:	4633      	mov	r3, r6
 8000e58:	e00b      	b.n	8000e72 <GFX_copy_image_part_to_partial_frame_buffer+0x6a>
		return img->image_array[i];
 8000e5a:	6802      	ldr	r2, [r0, #0]
 8000e5c:	f832 2015 	ldrh.w	r2, [r2, r5, lsl #1]
			sub_image_array[i] = GFX_get_image_pixel(img, column, row);
 8000e60:	f82e 2f02 	strh.w	r2, [lr, #2]!
		for(uint16_t column = x; column < (x + size_x); column++ )
 8000e64:	3301      	adds	r3, #1
 8000e66:	b29b      	uxth	r3, r3
 8000e68:	429c      	cmp	r4, r3
			i++;
 8000e6a:	f101 0101 	add.w	r1, r1, #1
		for(uint16_t column = x; column < (x + size_x); column++ )
 8000e6e:	461a      	mov	r2, r3
 8000e70:	dd1b      	ble.n	8000eaa <GFX_copy_image_part_to_partial_frame_buffer+0xa2>
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 8000e72:	041d      	lsls	r5, r3, #16
 8000e74:	d408      	bmi.n	8000e88 <GFX_copy_image_part_to_partial_frame_buffer+0x80>
 8000e76:	f8b0 b004 	ldrh.w	fp, [r0, #4]
 8000e7a:	4593      	cmp	fp, r2
		return img->image_array[i];
 8000e7c:	fb0c 250b 	mla	r5, ip, fp, r2
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 8000e80:	dd02      	ble.n	8000e88 <GFX_copy_image_part_to_partial_frame_buffer+0x80>
 8000e82:	88c2      	ldrh	r2, [r0, #6]
 8000e84:	4562      	cmp	r2, ip
 8000e86:	d8e8      	bhi.n	8000e5a <GFX_copy_image_part_to_partial_frame_buffer+0x52>
		return IMG_TRANSPARENT_COLOR_CODE;
 8000e88:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8000e8c:	e7e8      	b.n	8000e60 <GFX_copy_image_part_to_partial_frame_buffer+0x58>
		for(uint16_t column = x; column < (x + size_x); column++ )
 8000e8e:	460a      	mov	r2, r1
 8000e90:	1ab5      	subs	r5, r6, r2
 8000e92:	4449      	add	r1, r9
 8000e94:	eb0a 0141 	add.w	r1, sl, r1, lsl #1
 8000e98:	b2ad      	uxth	r5, r5
			i++;
 8000e9a:	3201      	adds	r2, #1
		for(uint16_t column = x; column < (x + size_x); column++ )
 8000e9c:	18ab      	adds	r3, r5, r2
 8000e9e:	b29b      	uxth	r3, r3
 8000ea0:	429c      	cmp	r4, r3
			sub_image_array[i] = GFX_get_image_pixel(img, column, row);
 8000ea2:	f821 8f02 	strh.w	r8, [r1, #2]!
		for(uint16_t column = x; column < (x + size_x); column++ )
 8000ea6:	dcf8      	bgt.n	8000e9a <GFX_copy_image_part_to_partial_frame_buffer+0x92>
			i++;
 8000ea8:	4611      	mov	r1, r2
	for( uint16_t row = y; row < (y + size_y); row++ )
 8000eaa:	f10c 0c01 	add.w	ip, ip, #1
 8000eae:	fa1f fc8c 	uxth.w	ip, ip
 8000eb2:	4567      	cmp	r7, ip
 8000eb4:	dcc5      	bgt.n	8000e42 <GFX_copy_image_part_to_partial_frame_buffer+0x3a>
}
 8000eb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000eba:	bf00      	nop
 8000ebc:	200000e8 	.word	0x200000e8

08000ec0 <GFX_partial_frame_buffer_overlay_object>:




void GFX_partial_frame_buffer_overlay_object(graphic_object_t *object)
{
 8000ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}


	// overlay the graphical object image over the part of the existing image in the partial frame buffer

	// go over all the required rows of the partial frame buffer image
	for( uint16_t y_abs = partial_frame_buffer.location.y_min; y_abs < partial_frame_buffer.location.y_max; y_abs++ )
 8000ec4:	4e27      	ldr	r6, [pc, #156]	@ (8000f64 <GFX_partial_frame_buffer_overlay_object+0xa4>)
 8000ec6:	89f3      	ldrh	r3, [r6, #14]
 8000ec8:	f9b6 2012 	ldrsh.w	r2, [r6, #18]
 8000ecc:	429a      	cmp	r2, r3
 8000ece:	dd47      	ble.n	8000f60 <GFX_partial_frame_buffer_overlay_object+0xa0>
	{
		// for each row, go over all required columns
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 8000ed0:	f9b6 c010 	ldrsh.w	ip, [r6, #16]
 8000ed4:	f8b6 e00c 	ldrh.w	lr, [r6, #12]
			GFX_absolute_coordinates_to_object_coordinates(object, x_abs, y_abs, &x_obj, &y_obj);
			pixel = GFX_get_image_pixel( &object->image, x_obj, y_obj);

			// overlay the pixel only if it is not transparent
			if ( pixel != IMG_TRANSPARENT_COLOR_CODE)
				partial_frame_buffer.image.image_array[i] = pixel;
 8000ed8:	f8d6 8000 	ldr.w	r8, [r6]
 8000edc:	3301      	adds	r3, #1
 8000ede:	b29f      	uxth	r7, r3
 8000ee0:	1e7d      	subs	r5, r7, #1
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 8000ee2:	45e6      	cmp	lr, ip
	uint32_t i = 0;
 8000ee4:	f04f 0400 	mov.w	r4, #0
 8000ee8:	b2ad      	uxth	r5, r5
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 8000eea:	da39      	bge.n	8000f60 <GFX_partial_frame_buffer_overlay_object+0xa0>
 8000eec:	f10e 0101 	add.w	r1, lr, #1
 8000ef0:	b289      	uxth	r1, r1
 8000ef2:	3901      	subs	r1, #1
 8000ef4:	4622      	mov	r2, r4
 8000ef6:	1b09      	subs	r1, r1, r4
	*x_obj = x_abs - object->location.x_min;
 8000ef8:	8983      	ldrh	r3, [r0, #12]
 8000efa:	ebae 0303 	sub.w	r3, lr, r3
 8000efe:	1b1b      	subs	r3, r3, r4
 8000f00:	4413      	add	r3, r2
 8000f02:	fa1f fa83 	uxth.w	sl, r3
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 8000f06:	041b      	lsls	r3, r3, #16
 8000f08:	d41a      	bmi.n	8000f40 <GFX_partial_frame_buffer_overlay_object+0x80>
 8000f0a:	8883      	ldrh	r3, [r0, #4]
 8000f0c:	459a      	cmp	sl, r3
 8000f0e:	da17      	bge.n	8000f40 <GFX_partial_frame_buffer_overlay_object+0x80>
	*y_obj = y_abs - object->location.y_min;
 8000f10:	f8b0 900e 	ldrh.w	r9, [r0, #14]
 8000f14:	eba5 0909 	sub.w	r9, r5, r9
 8000f18:	fa1f fb89 	uxth.w	fp, r9
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 8000f1c:	f419 4f00 	tst.w	r9, #32768	@ 0x8000
		return img->image_array[i];
 8000f20:	fb0b aa03 	mla	sl, fp, r3, sl
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 8000f24:	d10c      	bne.n	8000f40 <GFX_partial_frame_buffer_overlay_object+0x80>
 8000f26:	88c3      	ldrh	r3, [r0, #6]
 8000f28:	459b      	cmp	fp, r3
 8000f2a:	da09      	bge.n	8000f40 <GFX_partial_frame_buffer_overlay_object+0x80>
		return img->image_array[i];
 8000f2c:	6803      	ldr	r3, [r0, #0]
 8000f2e:	f833 301a 	ldrh.w	r3, [r3, sl, lsl #1]
			if ( pixel != IMG_TRANSPARENT_COLOR_CODE)
 8000f32:	f5b3 6ffc 	cmp.w	r3, #2016	@ 0x7e0
				partial_frame_buffer.image.image_array[i] = pixel;
 8000f36:	bf1c      	itt	ne
 8000f38:	f828 3012 	strhne.w	r3, [r8, r2, lsl #1]
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 8000f3c:	f9b6 c010 	ldrshne.w	ip, [r6, #16]

			// update the buffer linear index
			i++;
 8000f40:	3201      	adds	r2, #1
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 8000f42:	188b      	adds	r3, r1, r2
 8000f44:	459c      	cmp	ip, r3
 8000f46:	dcd7      	bgt.n	8000ef8 <GFX_partial_frame_buffer_overlay_object+0x38>
	for( uint16_t y_abs = partial_frame_buffer.location.y_min; y_abs < partial_frame_buffer.location.y_max; y_abs++ )
 8000f48:	f9b6 3012 	ldrsh.w	r3, [r6, #18]
 8000f4c:	429f      	cmp	r7, r3
 8000f4e:	da07      	bge.n	8000f60 <GFX_partial_frame_buffer_overlay_object+0xa0>
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 8000f50:	f8b6 e00c 	ldrh.w	lr, [r6, #12]
 8000f54:	3701      	adds	r7, #1
 8000f56:	1e7d      	subs	r5, r7, #1
 8000f58:	45e6      	cmp	lr, ip
			i++;
 8000f5a:	4614      	mov	r4, r2
 8000f5c:	b2ad      	uxth	r5, r5
		for( uint16_t x_abs = partial_frame_buffer.location.x_min; x_abs < partial_frame_buffer.location.x_max; x_abs++ )
 8000f5e:	dbc5      	blt.n	8000eec <GFX_partial_frame_buffer_overlay_object+0x2c>
		}
	}

}
 8000f60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000f64:	200000e8 	.word	0x200000e8

08000f68 <GFX_clear_area_on_background>:




void GFX_clear_area_on_background(int16_t x_min, int16_t y_min, int16_t x_max, int16_t y_max, graphic_object_t *bckgnd)
{
 8000f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	partial_frame_buffer.location.x_max = x_max;
	partial_frame_buffer.location.y_max = y_max;


	// prepare the partial frame image buffer for the area of the current object
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 8000f6c:	b286      	uxth	r6, r0
{
 8000f6e:	b089      	sub	sp, #36	@ 0x24
 8000f70:	4605      	mov	r5, r0
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 8000f72:	1b90      	subs	r0, r2, r6
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 8000f74:	b28c      	uxth	r4, r1
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 8000f76:	b280      	uxth	r0, r0
{
 8000f78:	4688      	mov	r8, r1
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 8000f7a:	9001      	str	r0, [sp, #4]
	partial_frame_buffer.location.x_min = x_min;
 8000f7c:	2100      	movs	r1, #0
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 8000f7e:	1b18      	subs	r0, r3, r4
 8000f80:	fa1f fb80 	uxth.w	fp, r0
	partial_frame_buffer.location.x_min = x_min;
 8000f84:	4608      	mov	r0, r1
 8000f86:	f362 000f 	bfi	r0, r2, #0, #16
 8000f8a:	9505      	str	r5, [sp, #20]
 8000f8c:	f365 010f 	bfi	r1, r5, #0, #16
 8000f90:	4d3e      	ldr	r5, [pc, #248]	@ (800108c <GFX_clear_area_on_background+0x124>)
{
 8000f92:	9f12      	ldr	r7, [sp, #72]	@ 0x48
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 8000f94:	f8a5 b006 	strh.w	fp, [r5, #6]
	partial_frame_buffer.location.x_min = x_min;
 8000f98:	f363 401f 	bfi	r0, r3, #16, #16
 8000f9c:	f368 411f 	bfi	r1, r8, #16, #16
 8000fa0:	e9c5 1003 	strd	r1, r0, [r5, #12]
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 8000fa4:	9801      	ldr	r0, [sp, #4]
 8000fa6:	80a8      	strh	r0, [r5, #4]
	partial_frame_buffer.image.size = partial_frame_buffer.image.size_x * partial_frame_buffer.image.size_y;
 8000fa8:	fb0b f000 	mul.w	r0, fp, r0
 8000fac:	60a8      	str	r0, [r5, #8]
	return ( (uint16_t *) malloc(size_px * sizeof(uint16_t) ) );
 8000fae:	0040      	lsls	r0, r0, #1
 8000fb0:	f004 fd6c 	bl	8005a8c <malloc>
	if(y + size_y > img->size_y)
 8000fb4:	88f9      	ldrh	r1, [r7, #6]
	return ( (uint16_t *) malloc(size_px * sizeof(uint16_t) ) );
 8000fb6:	9002      	str	r0, [sp, #8]
	if(y + size_y > img->size_y)
 8000fb8:	eb08 0e0b 	add.w	lr, r8, fp
 8000fbc:	458e      	cmp	lr, r1



	// allocate memory for the part of the frame, i.e. prepare the image buffer
	partial_frame_buffer.image.image_array = GFX_allocate_image_buffer(partial_frame_buffer.image.size);
 8000fbe:	6028      	str	r0, [r5, #0]
	if(y + size_y > img->size_y)
 8000fc0:	dc40      	bgt.n	8001044 <GFX_clear_area_on_background+0xdc>
	if(x + size_x > img->size_x)
 8000fc2:	9b05      	ldr	r3, [sp, #20]
 8000fc4:	9801      	ldr	r0, [sp, #4]
 8000fc6:	f8b7 9004 	ldrh.w	r9, [r7, #4]
 8000fca:	eb03 0c00 	add.w	ip, r3, r0
 8000fce:	45cc      	cmp	ip, r9
 8000fd0:	dc38      	bgt.n	8001044 <GFX_clear_area_on_background+0xdc>
	for( uint16_t row = y; row < (y + size_y); row++ )
 8000fd2:	4574      	cmp	r4, lr
 8000fd4:	da36      	bge.n	8001044 <GFX_clear_area_on_background+0xdc>
	uint32_t i = 0;
 8000fd6:	2200      	movs	r2, #0
		return IMG_TRANSPARENT_COLOR_CODE;
 8000fd8:	f44f 6afc 	mov.w	sl, #2016	@ 0x7e0
 8000fdc:	f8cd b018 	str.w	fp, [sp, #24]
 8000fe0:	9104      	str	r1, [sp, #16]
 8000fe2:	f8cd 801c 	str.w	r8, [sp, #28]
		for(uint16_t column = x; column < (x + size_x); column++ )
 8000fe6:	45b4      	cmp	ip, r6
 8000fe8:	dd26      	ble.n	8001038 <GFX_clear_area_on_background+0xd0>
 8000fea:	9b04      	ldr	r3, [sp, #16]
 8000fec:	429c      	cmp	r4, r3
 8000fee:	da39      	bge.n	8001064 <GFX_clear_area_on_background+0xfc>
 8000ff0:	9b02      	ldr	r3, [sp, #8]
 8000ff2:	9603      	str	r6, [sp, #12]
 8000ff4:	f102 4000 	add.w	r0, r2, #2147483648	@ 0x80000000
 8000ff8:	3801      	subs	r0, #1
 8000ffa:	eb03 0040 	add.w	r0, r3, r0, lsl #1
		i = y_img * img->size_x + x_img;
 8000ffe:	fb04 f809 	mul.w	r8, r4, r9
		for(uint16_t column = x; column < (x + size_x); column++ )
 8001002:	46b3      	mov	fp, r6
 8001004:	4633      	mov	r3, r6
 8001006:	e00b      	b.n	8001020 <GFX_clear_area_on_background+0xb8>
		return img->image_array[i];
 8001008:	6839      	ldr	r1, [r7, #0]
 800100a:	f831 1016 	ldrh.w	r1, [r1, r6, lsl #1]
			sub_image_array[i] = GFX_get_image_pixel(img, column, row);
 800100e:	f820 1f02 	strh.w	r1, [r0, #2]!
		for(uint16_t column = x; column < (x + size_x); column++ )
 8001012:	3301      	adds	r3, #1
 8001014:	b29b      	uxth	r3, r3
 8001016:	459c      	cmp	ip, r3
			i++;
 8001018:	f102 0201 	add.w	r2, r2, #1
		for(uint16_t column = x; column < (x + size_x); column++ )
 800101c:	469b      	mov	fp, r3
 800101e:	dd0a      	ble.n	8001036 <GFX_clear_area_on_background+0xce>
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 8001020:	ea44 0103 	orr.w	r1, r4, r3
 8001024:	0409      	lsls	r1, r1, #16
		return img->image_array[i];
 8001026:	eb0b 0608 	add.w	r6, fp, r8
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 800102a:	d401      	bmi.n	8001030 <GFX_clear_area_on_background+0xc8>
 800102c:	45cb      	cmp	fp, r9
 800102e:	dbeb      	blt.n	8001008 <GFX_clear_area_on_background+0xa0>
		return IMG_TRANSPARENT_COLOR_CODE;
 8001030:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 8001034:	e7eb      	b.n	800100e <GFX_clear_area_on_background+0xa6>
 8001036:	9e03      	ldr	r6, [sp, #12]
	for( uint16_t row = y; row < (y + size_y); row++ )
 8001038:	3401      	adds	r4, #1
 800103a:	b2a4      	uxth	r4, r4
 800103c:	45a6      	cmp	lr, r4
 800103e:	dcd2      	bgt.n	8000fe6 <GFX_clear_area_on_background+0x7e>
 8001040:	e9dd b806 	ldrd	fp, r8, [sp, #24]
	ILI9341_SetDisplayWindow( gfx_object->location.x_min, gfx_object->location.y_min, gfx_object->image.size_x, gfx_object->image.size_y);
 8001044:	9a01      	ldr	r2, [sp, #4]
 8001046:	9805      	ldr	r0, [sp, #20]
 8001048:	465b      	mov	r3, fp
 800104a:	4641      	mov	r1, r8
 800104c:	f004 f950 	bl	80052f0 <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *) gfx_object->image.image_array, gfx_object->image.size );
 8001050:	6828      	ldr	r0, [r5, #0]
 8001052:	68a9      	ldr	r1, [r5, #8]
 8001054:	f004 f92c 	bl	80052b0 <ILI9341_SendData>
	free(ptr);
 8001058:	6828      	ldr	r0, [r5, #0]


	// de-allocate memory for the partial frame buffer
	GFX_deallocate_image_buffer(partial_frame_buffer.image.image_array);

}
 800105a:	b009      	add	sp, #36	@ 0x24
 800105c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	free(ptr);
 8001060:	f004 bd1c 	b.w	8005a9c <free>
 8001064:	9b02      	ldr	r3, [sp, #8]
 8001066:	f102 4100 	add.w	r1, r2, #2147483648	@ 0x80000000
 800106a:	3901      	subs	r1, #1
 800106c:	eb03 0141 	add.w	r1, r3, r1, lsl #1
 8001070:	1ab0      	subs	r0, r6, r2
			i++;
 8001072:	3201      	adds	r2, #1
		for(uint16_t column = x; column < (x + size_x); column++ )
 8001074:	1883      	adds	r3, r0, r2
 8001076:	b29b      	uxth	r3, r3
 8001078:	459c      	cmp	ip, r3
			sub_image_array[i] = GFX_get_image_pixel(img, column, row);
 800107a:	f821 af02 	strh.w	sl, [r1, #2]!
		for(uint16_t column = x; column < (x + size_x); column++ )
 800107e:	dcf8      	bgt.n	8001072 <GFX_clear_area_on_background+0x10a>
	for( uint16_t row = y; row < (y + size_y); row++ )
 8001080:	3401      	adds	r4, #1
 8001082:	b2a4      	uxth	r4, r4
 8001084:	45a6      	cmp	lr, r4
 8001086:	dcae      	bgt.n	8000fe6 <GFX_clear_area_on_background+0x7e>
 8001088:	e7da      	b.n	8001040 <GFX_clear_area_on_background+0xd8>
 800108a:	bf00      	nop
 800108c:	200000e8 	.word	0x200000e8

08001090 <GFX_draw_one_gfx_object_on_background>:
{
 8001090:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001094:	4604      	mov	r4, r0
	if ( 	(location_A->x_min > location_B->x_max) ||	// Cond1. If A's left edge is to the right of the B's right edge, - then A is Totally to right Of B
 8001096:	f9b0 0018 	ldrsh.w	r0, [r0, #24]
 800109a:	f9b4 5010 	ldrsh.w	r5, [r4, #16]
			(location_A->x_max < location_B->x_min) ||	// Cond2. If A's right edge is to the left of the B's left edge, - then A is Totally to left Of B
 800109e:	f9b4 201c 	ldrsh.w	r2, [r4, #28]
			(location_A->y_max < location_B->y_min) ||	// Cond3. If A's top edge is below B's bottom edge, - then A is Totally below B
 80010a2:	f9b4 301e 	ldrsh.w	r3, [r4, #30]
	if ( 	(location_A->x_min > location_B->x_max) ||	// Cond1. If A's left edge is to the right of the B's right edge, - then A is Totally to right Of B
 80010a6:	42a8      	cmp	r0, r5
{
 80010a8:	460e      	mov	r6, r1
 80010aa:	b082      	sub	sp, #8
			(location_A->y_min > location_B->y_max) )		// Cond4. If A's bottom edge is above B's top edge, - then A is Totally above B
 80010ac:	f9b4 101a 	ldrsh.w	r1, [r4, #26]
	if ( 	(location_A->x_min > location_B->x_max) ||	// Cond1. If A's left edge is to the right of the B's right edge, - then A is Totally to right Of B
 80010b0:	dc0b      	bgt.n	80010ca <GFX_draw_one_gfx_object_on_background+0x3a>
			(location_A->x_max < location_B->x_min) ||	// Cond2. If A's right edge is to the left of the B's left edge, - then A is Totally to left Of B
 80010b2:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
	if ( 	(location_A->x_min > location_B->x_max) ||	// Cond1. If A's left edge is to the right of the B's right edge, - then A is Totally to right Of B
 80010b6:	4297      	cmp	r7, r2
 80010b8:	dc07      	bgt.n	80010ca <GFX_draw_one_gfx_object_on_background+0x3a>
			(location_A->y_max < location_B->y_min) ||	// Cond3. If A's top edge is below B's bottom edge, - then A is Totally below B
 80010ba:	f9b4 c00e 	ldrsh.w	ip, [r4, #14]
			(location_A->x_max < location_B->x_min) ||	// Cond2. If A's right edge is to the left of the B's left edge, - then A is Totally to left Of B
 80010be:	459c      	cmp	ip, r3
 80010c0:	dc03      	bgt.n	80010ca <GFX_draw_one_gfx_object_on_background+0x3a>
			(location_A->y_min > location_B->y_max) )		// Cond4. If A's bottom edge is above B's top edge, - then A is Totally above B
 80010c2:	f9b4 e012 	ldrsh.w	lr, [r4, #18]
			(location_A->y_max < location_B->y_min) ||	// Cond3. If A's top edge is below B's bottom edge, - then A is Totally below B
 80010c6:	458e      	cmp	lr, r1
 80010c8:	da37      	bge.n	800113a <GFX_draw_one_gfx_object_on_background+0xaa>



void GFX_clear_location_on_background( location_t *location, graphic_object_t *bckgnd )
{
	GFX_clear_area_on_background(location->x_min, location->y_min, location->x_max, location->y_max, bckgnd);
 80010ca:	9600      	str	r6, [sp, #0]
 80010cc:	f7ff ff4c 	bl	8000f68 <GFX_clear_area_on_background>
	partial_frame_buffer.location.x_min = area_location->x_min;
 80010d0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
	partial_frame_buffer.location.x_max = area_location->x_max;
 80010d4:	f9b4 3010 	ldrsh.w	r3, [r4, #16]
	partial_frame_buffer.location.y_min = area_location->y_min;
 80010d8:	f9b4 500e 	ldrsh.w	r5, [r4, #14]
	partial_frame_buffer.location.x_min = area_location->x_min;
 80010dc:	68e7      	ldr	r7, [r4, #12]
 80010de:	6920      	ldr	r0, [r4, #16]
 80010e0:	6961      	ldr	r1, [r4, #20]
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 80010e2:	1a9b      	subs	r3, r3, r2
	partial_frame_buffer.location.y_max = area_location->y_max;
 80010e4:	f9b4 2012 	ldrsh.w	r2, [r4, #18]
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 80010e8:	1b52      	subs	r2, r2, r5
	partial_frame_buffer.location.x_min = area_location->x_min;
 80010ea:	4d28      	ldr	r5, [pc, #160]	@ (800118c <GFX_draw_one_gfx_object_on_background+0xfc>)
 80010ec:	e9c5 7003 	strd	r7, r0, [r5, #12]
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 80010f0:	b29b      	uxth	r3, r3
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 80010f2:	b292      	uxth	r2, r2
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 80010f4:	80ab      	strh	r3, [r5, #4]
	partial_frame_buffer.location.x_min = area_location->x_min;
 80010f6:	6169      	str	r1, [r5, #20]
	partial_frame_buffer.image.size = partial_frame_buffer.image.size_x * partial_frame_buffer.image.size_y;
 80010f8:	fb02 f303 	mul.w	r3, r2, r3
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 80010fc:	80ea      	strh	r2, [r5, #6]
	return ( (uint16_t *) malloc(size_px * sizeof(uint16_t) ) );
 80010fe:	0058      	lsls	r0, r3, #1
	partial_frame_buffer.image.size = partial_frame_buffer.image.size_x * partial_frame_buffer.image.size_y;
 8001100:	60ab      	str	r3, [r5, #8]
	return ( (uint16_t *) malloc(size_px * sizeof(uint16_t) ) );
 8001102:	f004 fcc3 	bl	8005a8c <malloc>
 8001106:	4603      	mov	r3, r0
				GFX_copy_image_part_to_partial_frame_buffer(&bckgnd->image);
 8001108:	4630      	mov	r0, r6
	partial_frame_buffer.image.image_array = GFX_allocate_image_buffer(partial_frame_buffer.image.size);
 800110a:	602b      	str	r3, [r5, #0]
				GFX_copy_image_part_to_partial_frame_buffer(&bckgnd->image);
 800110c:	f7ff fe7c 	bl	8000e08 <GFX_copy_image_part_to_partial_frame_buffer>
				GFX_partial_frame_buffer_overlay_object(object);
 8001110:	4620      	mov	r0, r4
 8001112:	f7ff fed5 	bl	8000ec0 <GFX_partial_frame_buffer_overlay_object>
	ILI9341_SetDisplayWindow( gfx_object->location.x_min, gfx_object->location.y_min, gfx_object->image.size_x, gfx_object->image.size_y);
 8001116:	88eb      	ldrh	r3, [r5, #6]
 8001118:	88aa      	ldrh	r2, [r5, #4]
 800111a:	f9b5 100e 	ldrsh.w	r1, [r5, #14]
 800111e:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
 8001122:	f004 f8e5 	bl	80052f0 <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *) gfx_object->image.image_array, gfx_object->image.size );
 8001126:	6828      	ldr	r0, [r5, #0]
 8001128:	68a9      	ldr	r1, [r5, #8]
 800112a:	f004 f8c1 	bl	80052b0 <ILI9341_SendData>
	free(ptr);
 800112e:	6828      	ldr	r0, [r5, #0]
}
 8001130:	b002      	add	sp, #8
 8001132:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	free(ptr);
 8001136:	f004 bcb1 	b.w	8005a9c <free>
	object_movement_area->x_min = (gfx_object->location.x_min < gfx_object->location_old.x_min) ? gfx_object->location.x_min : gfx_object->location_old.x_min;
 800113a:	42b8      	cmp	r0, r7
 800113c:	bfa8      	it	ge
 800113e:	4638      	movge	r0, r7
	object_movement_area->y_min = (gfx_object->location.y_min < gfx_object->location_old.y_min) ? gfx_object->location.y_min : gfx_object->location_old.y_min;
 8001140:	4561      	cmp	r1, ip
 8001142:	bfa8      	it	ge
 8001144:	4661      	movge	r1, ip
	object_movement_area->x_max = (gfx_object->location.x_max > gfx_object->location_old.x_max) ? gfx_object->location.x_max : gfx_object->location_old.x_max;
 8001146:	42aa      	cmp	r2, r5
 8001148:	bfb8      	it	lt
 800114a:	462a      	movlt	r2, r5
	object_movement_area->y_max = (gfx_object->location.y_max > gfx_object->location_old.y_max) ? gfx_object->location.y_max : gfx_object->location_old.y_max;
 800114c:	4573      	cmp	r3, lr
 800114e:	bfb8      	it	lt
 8001150:	4673      	movlt	r3, lr
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 8001152:	1a5d      	subs	r5, r3, r1
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 8001154:	1a17      	subs	r7, r2, r0
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 8001156:	fa1f fe87 	uxth.w	lr, r7
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 800115a:	fa1f f885 	uxth.w	r8, r5
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 800115e:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 8001162:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 8001166:	ea4f 0c67 	mov.w	ip, r7, asr #1
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 800116a:	106f      	asrs	r7, r5, #1
	partial_frame_buffer.location.x_min = area_location->x_min;
 800116c:	4d07      	ldr	r5, [pc, #28]	@ (800118c <GFX_draw_one_gfx_object_on_background+0xfc>)
	partial_frame_buffer.location.y_max = area_location->y_max;
 800116e:	826b      	strh	r3, [r5, #18]
	partial_frame_buffer.location.x_min = area_location->x_min;
 8001170:	81a8      	strh	r0, [r5, #12]
	partial_frame_buffer.location.x_max = area_location->x_max;
 8001172:	822a      	strh	r2, [r5, #16]
	partial_frame_buffer.location.y_min = area_location->y_min;
 8001174:	81e9      	strh	r1, [r5, #14]
	object_movement_area->x_center = (object_movement_area->x_max - object_movement_area->x_min) / 2;
 8001176:	f8a5 c014 	strh.w	ip, [r5, #20]
	object_movement_area->y_center = (object_movement_area->y_max - object_movement_area->y_min) / 2;
 800117a:	82ef      	strh	r7, [r5, #22]
	partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 800117c:	f8a5 e004 	strh.w	lr, [r5, #4]
	partial_frame_buffer.image.size = partial_frame_buffer.image.size_x * partial_frame_buffer.image.size_y;
 8001180:	fb08 f30e 	mul.w	r3, r8, lr
	partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 8001184:	f8a5 8006 	strh.w	r8, [r5, #6]
	partial_frame_buffer.image.size = partial_frame_buffer.image.size_x * partial_frame_buffer.image.size_y;
 8001188:	e7b9      	b.n	80010fe <GFX_draw_one_gfx_object_on_background+0x6e>
 800118a:	bf00      	nop
 800118c:	200000e8 	.word	0x200000e8

08001190 <GFX_clear_gfx_object_on_background>:




void GFX_clear_gfx_object_on_background(graphic_object_t *object, graphic_object_t *bckgnd)
{
 8001190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	// specify the frame buffer graphic object parameters
	// the buffer image dimensions is the same as current object dimensions
	partial_frame_buffer.location.x_min = object->location.x_min;
 8001194:	68c3      	ldr	r3, [r0, #12]
 8001196:	f9b0 600c 	ldrsh.w	r6, [r0, #12]
	partial_frame_buffer.location.y_min = object->location.y_min;
 800119a:	f9b0 400e 	ldrsh.w	r4, [r0, #14]
	partial_frame_buffer.location.x_min = object->location.x_min;
 800119e:	4d45      	ldr	r5, [pc, #276]	@ (80012b4 <GFX_clear_gfx_object_on_background+0x124>)
{
 80011a0:	b089      	sub	sp, #36	@ 0x24
 80011a2:	141a      	asrs	r2, r3, #16
 80011a4:	9204      	str	r2, [sp, #16]

	partial_frame_buffer.location.x_max = object->location.x_max;
 80011a6:	f9b0 2010 	ldrsh.w	r2, [r0, #16]
	partial_frame_buffer.location.y_max = object->location.y_max;


	// prepare the partial frame image buffer for the area of the current object
		partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 80011aa:	b2b6      	uxth	r6, r6
 80011ac:	1b92      	subs	r2, r2, r6
 80011ae:	fa1f fb82 	uxth.w	fp, r2
	partial_frame_buffer.location.y_max = object->location.y_max;
 80011b2:	f9b0 2012 	ldrsh.w	r2, [r0, #18]
		partial_frame_buffer.image.size_x = partial_frame_buffer.location.x_max - partial_frame_buffer.location.x_min;
 80011b6:	f8a5 b004 	strh.w	fp, [r5, #4]
		partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 80011ba:	b2a4      	uxth	r4, r4
 80011bc:	1b12      	subs	r2, r2, r4
 80011be:	fa1f f882 	uxth.w	r8, r2
{
 80011c2:	460f      	mov	r7, r1
 80011c4:	b219      	sxth	r1, r3
 80011c6:	9105      	str	r1, [sp, #20]
	partial_frame_buffer.location.x_min = object->location.x_min;
 80011c8:	6901      	ldr	r1, [r0, #16]
		partial_frame_buffer.image.size_y = partial_frame_buffer.location.y_max - partial_frame_buffer.location.y_min;
 80011ca:	f8a5 8006 	strh.w	r8, [r5, #6]
		partial_frame_buffer.image.size = partial_frame_buffer.image.size_x * partial_frame_buffer.image.size_y;
 80011ce:	fb08 f00b 	mul.w	r0, r8, fp
 80011d2:	60a8      	str	r0, [r5, #8]
	return ( (uint16_t *) malloc(size_px * sizeof(uint16_t) ) );
 80011d4:	0040      	lsls	r0, r0, #1
	partial_frame_buffer.location.x_min = object->location.x_min;
 80011d6:	e9c5 3103 	strd	r3, r1, [r5, #12]
	return ( (uint16_t *) malloc(size_px * sizeof(uint16_t) ) );
 80011da:	f004 fc57 	bl	8005a8c <malloc>
	if(y + size_y > img->size_y)
 80011de:	9a04      	ldr	r2, [sp, #16]
	return ( (uint16_t *) malloc(size_px * sizeof(uint16_t) ) );
 80011e0:	9001      	str	r0, [sp, #4]

		// allocate memory for the part of the frame, i.e. prepare the image buffer
		partial_frame_buffer.image.image_array = GFX_allocate_image_buffer(partial_frame_buffer.image.size);
 80011e2:	6028      	str	r0, [r5, #0]
	if(y + size_y > img->size_y)
 80011e4:	88f8      	ldrh	r0, [r7, #6]
 80011e6:	eb02 0108 	add.w	r1, r2, r8
 80011ea:	4281      	cmp	r1, r0
 80011ec:	dc3e      	bgt.n	800126c <GFX_clear_gfx_object_on_background+0xdc>
	if(x + size_x > img->size_x)
 80011ee:	9b05      	ldr	r3, [sp, #20]
 80011f0:	f8b7 9004 	ldrh.w	r9, [r7, #4]
 80011f4:	eb03 0e0b 	add.w	lr, r3, fp
 80011f8:	45ce      	cmp	lr, r9
 80011fa:	dc37      	bgt.n	800126c <GFX_clear_gfx_object_on_background+0xdc>
	for( uint16_t row = y; row < (y + size_y); row++ )
 80011fc:	428c      	cmp	r4, r1
 80011fe:	da35      	bge.n	800126c <GFX_clear_gfx_object_on_background+0xdc>
 8001200:	e9cd b806 	strd	fp, r8, [sp, #24]
	uint32_t i = 0;
 8001204:	2200      	movs	r2, #0
		return IMG_TRANSPARENT_COLOR_CODE;
 8001206:	f44f 6afc 	mov.w	sl, #2016	@ 0x7e0
 800120a:	468c      	mov	ip, r1
 800120c:	9003      	str	r0, [sp, #12]
		for(uint16_t column = x; column < (x + size_x); column++ )
 800120e:	4576      	cmp	r6, lr
 8001210:	da26      	bge.n	8001260 <GFX_clear_gfx_object_on_background+0xd0>
 8001212:	9b03      	ldr	r3, [sp, #12]
 8001214:	42a3      	cmp	r3, r4
 8001216:	dd39      	ble.n	800128c <GFX_clear_gfx_object_on_background+0xfc>
 8001218:	9b01      	ldr	r3, [sp, #4]
 800121a:	9602      	str	r6, [sp, #8]
 800121c:	f102 4000 	add.w	r0, r2, #2147483648	@ 0x80000000
 8001220:	3801      	subs	r0, #1
 8001222:	eb03 0040 	add.w	r0, r3, r0, lsl #1
		i = y_img * img->size_x + x_img;
 8001226:	fb04 f809 	mul.w	r8, r4, r9
		for(uint16_t column = x; column < (x + size_x); column++ )
 800122a:	46b3      	mov	fp, r6
 800122c:	4633      	mov	r3, r6
 800122e:	e00b      	b.n	8001248 <GFX_clear_gfx_object_on_background+0xb8>
		return img->image_array[i];
 8001230:	6839      	ldr	r1, [r7, #0]
 8001232:	f831 1016 	ldrh.w	r1, [r1, r6, lsl #1]
			sub_image_array[i] = GFX_get_image_pixel(img, column, row);
 8001236:	f820 1f02 	strh.w	r1, [r0, #2]!
		for(uint16_t column = x; column < (x + size_x); column++ )
 800123a:	3301      	adds	r3, #1
 800123c:	b29b      	uxth	r3, r3
 800123e:	459e      	cmp	lr, r3
			i++;
 8001240:	f102 0201 	add.w	r2, r2, #1
		for(uint16_t column = x; column < (x + size_x); column++ )
 8001244:	469b      	mov	fp, r3
 8001246:	dd0a      	ble.n	800125e <GFX_clear_gfx_object_on_background+0xce>
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 8001248:	ea44 0103 	orr.w	r1, r4, r3
 800124c:	0409      	lsls	r1, r1, #16
		return img->image_array[i];
 800124e:	eb0b 0608 	add.w	r6, fp, r8
	if ( ( (x_img>=0) && (x_img < img->size_x) ) && ( (y_img>=0) && (y_img < img->size_y) ) )
 8001252:	d401      	bmi.n	8001258 <GFX_clear_gfx_object_on_background+0xc8>
 8001254:	45d9      	cmp	r9, fp
 8001256:	dceb      	bgt.n	8001230 <GFX_clear_gfx_object_on_background+0xa0>
		return IMG_TRANSPARENT_COLOR_CODE;
 8001258:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 800125c:	e7eb      	b.n	8001236 <GFX_clear_gfx_object_on_background+0xa6>
 800125e:	9e02      	ldr	r6, [sp, #8]
	for( uint16_t row = y; row < (y + size_y); row++ )
 8001260:	3401      	adds	r4, #1
 8001262:	b2a4      	uxth	r4, r4
 8001264:	45a4      	cmp	ip, r4
 8001266:	dcd2      	bgt.n	800120e <GFX_clear_gfx_object_on_background+0x7e>
 8001268:	e9dd b806 	ldrd	fp, r8, [sp, #24]
	ILI9341_SetDisplayWindow( gfx_object->location.x_min, gfx_object->location.y_min, gfx_object->image.size_x, gfx_object->image.size_y);
 800126c:	e9dd 1004 	ldrd	r1, r0, [sp, #16]
 8001270:	4643      	mov	r3, r8
 8001272:	465a      	mov	r2, fp
 8001274:	f004 f83c 	bl	80052f0 <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *) gfx_object->image.image_array, gfx_object->image.size );
 8001278:	6828      	ldr	r0, [r5, #0]
 800127a:	68a9      	ldr	r1, [r5, #8]
 800127c:	f004 f818 	bl	80052b0 <ILI9341_SendData>
	free(ptr);
 8001280:	6828      	ldr	r0, [r5, #0]

	// de-allocate memory for the partial frame buffer
	GFX_deallocate_image_buffer(partial_frame_buffer.image.image_array);


}
 8001282:	b009      	add	sp, #36	@ 0x24
 8001284:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	free(ptr);
 8001288:	f004 bc08 	b.w	8005a9c <free>
 800128c:	9b01      	ldr	r3, [sp, #4]
 800128e:	f102 4100 	add.w	r1, r2, #2147483648	@ 0x80000000
 8001292:	3901      	subs	r1, #1
 8001294:	eb03 0141 	add.w	r1, r3, r1, lsl #1
 8001298:	1ab0      	subs	r0, r6, r2
			i++;
 800129a:	3201      	adds	r2, #1
		for(uint16_t column = x; column < (x + size_x); column++ )
 800129c:	1883      	adds	r3, r0, r2
 800129e:	b29b      	uxth	r3, r3
 80012a0:	459e      	cmp	lr, r3
			sub_image_array[i] = GFX_get_image_pixel(img, column, row);
 80012a2:	f821 af02 	strh.w	sl, [r1, #2]!
		for(uint16_t column = x; column < (x + size_x); column++ )
 80012a6:	dcf8      	bgt.n	800129a <GFX_clear_gfx_object_on_background+0x10a>
	for( uint16_t row = y; row < (y + size_y); row++ )
 80012a8:	3401      	adds	r4, #1
 80012aa:	b2a4      	uxth	r4, r4
 80012ac:	45a4      	cmp	ip, r4
 80012ae:	dcae      	bgt.n	800120e <GFX_clear_gfx_object_on_background+0x7e>
 80012b0:	e7da      	b.n	8001268 <GFX_clear_gfx_object_on_background+0xd8>
 80012b2:	bf00      	nop
 80012b4:	200000e8 	.word	0x200000e8

080012b8 <GFX_display_text_object>:




void GFX_display_text_object(text_object_t *txt_object)
{
 80012b8:	b510      	push	{r4, lr}
 80012ba:	4604      	mov	r4, r0

	UG_FontSelect(txt_object->font);
 80012bc:	6880      	ldr	r0, [r0, #8]
 80012be:	f004 f999 	bl	80055f4 <UG_FontSelect>
	UG_SetForecolor(txt_object->fore_color);
 80012c2:	68e0      	ldr	r0, [r4, #12]
 80012c4:	f004 f9a8 	bl	8005618 <UG_SetForecolor>
	UG_SetBackcolor(txt_object->back_color);
 80012c8:	6920      	ldr	r0, [r4, #16]
 80012ca:	f004 f9ab 	bl	8005624 <UG_SetBackcolor>

	UG_PutString(txt_object->x_min, txt_object->y_min, txt_object->text );
 80012ce:	6822      	ldr	r2, [r4, #0]
 80012d0:	f9b4 1006 	ldrsh.w	r1, [r4, #6]
 80012d4:	f9b4 0004 	ldrsh.w	r0, [r4, #4]

}
 80012d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	UG_PutString(txt_object->x_min, txt_object->y_min, txt_object->text );
 80012dc:	f004 bb94 	b.w	8005a08 <UG_PutString>

080012e0 <OBJ_init>:
// ---------------- OBJECTS for SETTINGS ----------------

void OBJ_init_settings(void)
{
	// set the min/max limits for velocity of moving objects
	settings.abs_velocity_min.x = 1;
 80012e0:	4b5b      	ldr	r3, [pc, #364]	@ (8001450 <OBJ_init+0x170>)
 80012e2:	4a5c      	ldr	r2, [pc, #368]	@ (8001454 <OBJ_init+0x174>)
{
 80012e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

// object "constructor"
void OBJ_init_canvas(void)
{
	// whole area
		canvas.whole_area.x_min = 0;
 80012e8:	4d5b      	ldr	r5, [pc, #364]	@ (8001458 <OBJ_init+0x178>)
	settings.abs_velocity_min.x = 1;
 80012ea:	601a      	str	r2, [r3, #0]
		canvas.whole_area.x_min = 0;
 80012ec:	4b5b      	ldr	r3, [pc, #364]	@ (800145c <OBJ_init+0x17c>)
void OBJ_init_background(void)
{
	// init graphic object

		// init image
		background.image.image_array = (uint16_t*) background_img;
 80012ee:	4e5c      	ldr	r6, [pc, #368]	@ (8001460 <OBJ_init+0x180>)
		canvas.whole_area.x_min = 0;
 80012f0:	61eb      	str	r3, [r5, #28]
	game_status.score = 0;					// tukaj se bo hranil score igre
 80012f2:	2400      	movs	r4, #0
		canvas.whole_area.x_min = 0;
 80012f4:	e9c5 4300 	strd	r4, r3, [r5]
 80012f8:	4b5a      	ldr	r3, [pc, #360]	@ (8001464 <OBJ_init+0x184>)

		background.image.size_x = 320;
		background.image.size_y = 240;
		background.image.size = background.image.size_x * background.image.size_y;
 80012fa:	4a5b      	ldr	r2, [pc, #364]	@ (8001468 <OBJ_init+0x188>)
		canvas.whole_area.x_min = 0;
 80012fc:	622b      	str	r3, [r5, #32]
		background.image.image_array = (uint16_t*) background_img;
 80012fe:	4b5b      	ldr	r3, [pc, #364]	@ (800146c <OBJ_init+0x18c>)
 8001300:	6033      	str	r3, [r6, #0]
		background.image.size = background.image.size_x * background.image.size_y;
 8001302:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8001306:	e9c6 2301 	strd	r2, r3, [r6, #4]
		canvas.whole_area.x_min = 0;
 800130a:	4b59      	ldr	r3, [pc, #356]	@ (8001470 <OBJ_init+0x190>)
 800130c:	60ab      	str	r3, [r5, #8]
 800130e:	4f59      	ldr	r7, [pc, #356]	@ (8001474 <OBJ_init+0x194>)
 8001310:	4b59      	ldr	r3, [pc, #356]	@ (8001478 <OBJ_init+0x198>)
	game_status.score = 0;					// tukaj se bo hranil score igre
 8001312:	f8df a1a4 	ldr.w	sl, [pc, #420]	@ 80014b8 <OBJ_init+0x1d8>
		canvas.whole_area.x_min = 0;
 8001316:	60ec      	str	r4, [r5, #12]
 8001318:	e9c5 7304 	strd	r7, r3, [r5, #16]

		// init the graphic object location
		GFX_init_location_restrictions (&background, &canvas.whole_area );
 800131c:	4629      	mov	r1, r5
		canvas.whole_area.x_min = 0;
 800131e:	f44f 0371 	mov.w	r3, #15794176	@ 0xf10000
		GFX_init_location_restrictions (&background, &canvas.whole_area );
 8001322:	4630      	mov	r0, r6
		canvas.whole_area.x_min = 0;
 8001324:	61ab      	str	r3, [r5, #24]
	game_status.score = 0;					// tukaj se bo hranil score igre
 8001326:	f8aa 4000 	strh.w	r4, [sl]
		GFX_init_location_restrictions (&background, &canvas.whole_area );
 800132a:	f7ff fbc5 	bl	8000ab8 <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &background, 0, 0);
 800132e:	4622      	mov	r2, r4
 8001330:	4621      	mov	r1, r4
 8001332:	4630      	mov	r0, r6
 8001334:	f7ff fc2a 	bl	8000b8c <GFX_init_gfx_object_location>
void OBJ_init_game_over_sprite(void)
{
	// init graphic object

		// init image
		game_over_sprite.image.image_array = (uint16_t*) game_over_img;
 8001338:	4f50      	ldr	r7, [pc, #320]	@ (800147c <OBJ_init+0x19c>)
void OBJ_init_press_ok_sprite(void)
{
	// init graphic object

		// init image
		press_ok_sprite.image.image_array = (uint16_t*) press_ok_img;
 800133a:	f8df 8180 	ldr.w	r8, [pc, #384]	@ 80014bc <OBJ_init+0x1dc>
		GFX_set_gfx_object_velocity(&background, 0, 0);
 800133e:	4622      	mov	r2, r4
 8001340:	4630      	mov	r0, r6
 8001342:	4621      	mov	r1, r4
 8001344:	f7ff fc58 	bl	8000bf8 <GFX_set_gfx_object_velocity>
		game_over_sprite.image.size = game_over_sprite.image.size_x * game_over_sprite.image.size_y;
 8001348:	f8df c174 	ldr.w	ip, [pc, #372]	@ 80014c0 <OBJ_init+0x1e0>
		game_over_sprite.image.image_array = (uint16_t*) game_over_img;
 800134c:	4b4c      	ldr	r3, [pc, #304]	@ (8001480 <OBJ_init+0x1a0>)
 800134e:	603b      	str	r3, [r7, #0]
		background.edge_behavior = EDGE_IGNORE;
 8001350:	f04f 0902 	mov.w	r9, #2
		game_over_sprite.image.size = game_over_sprite.image.size_x * game_over_sprite.image.size_y;
 8001354:	f24a 6304 	movw	r3, #42500	@ 0xa604
		GFX_init_location_restrictions ( &game_over_sprite, &canvas.whole_area );
 8001358:	4629      	mov	r1, r5
 800135a:	4638      	mov	r0, r7
		game_over_sprite.image.size = game_over_sprite.image.size_x * game_over_sprite.image.size_y;
 800135c:	e9c7 c301 	strd	ip, r3, [r7, #4]
		background.edge_behavior = EDGE_IGNORE;
 8001360:	f886 904a 	strb.w	r9, [r6, #74]	@ 0x4a
		GFX_init_location_restrictions ( &game_over_sprite, &canvas.whole_area );
 8001364:	f7ff fba8 	bl	8000ab8 <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &game_over_sprite, 35, 35 );
 8001368:	2223      	movs	r2, #35	@ 0x23
 800136a:	4611      	mov	r1, r2
 800136c:	4638      	mov	r0, r7
 800136e:	f7ff fc0d 	bl	8000b8c <GFX_init_gfx_object_location>
		GFX_set_gfx_object_velocity(&game_over_sprite, 0, 0);
 8001372:	4622      	mov	r2, r4
 8001374:	4638      	mov	r0, r7
 8001376:	4621      	mov	r1, r4
 8001378:	f7ff fc3e 	bl	8000bf8 <GFX_set_gfx_object_velocity>

		press_ok_sprite.image.size_x = 260;
		press_ok_sprite.image.size_y = 30;
		press_ok_sprite.image.size = press_ok_sprite.image.size_x * press_ok_sprite.image.size_y;
 800137c:	f8df e144 	ldr.w	lr, [pc, #324]	@ 80014c4 <OBJ_init+0x1e4>
		press_ok_sprite.image.image_array = (uint16_t*) press_ok_img;
 8001380:	4b40      	ldr	r3, [pc, #256]	@ (8001484 <OBJ_init+0x1a4>)
 8001382:	f8c8 3000 	str.w	r3, [r8]

		// init the graphic object location
		GFX_init_location_restrictions (&press_ok_sprite, &canvas.whole_area );
 8001386:	4629      	mov	r1, r5
		press_ok_sprite.image.size = press_ok_sprite.image.size_x * press_ok_sprite.image.size_y;
 8001388:	f641 6378 	movw	r3, #7800	@ 0x1e78
		GFX_init_location_restrictions (&press_ok_sprite, &canvas.whole_area );
 800138c:	4640      	mov	r0, r8
		press_ok_sprite.image.size = press_ok_sprite.image.size_x * press_ok_sprite.image.size_y;
 800138e:	e9c8 e301 	strd	lr, r3, [r8, #4]
		game_over_sprite.edge_behavior = EDGE_IGNORE;
 8001392:	f887 904a 	strb.w	r9, [r7, #74]	@ 0x4a
		GFX_init_location_restrictions (&press_ok_sprite, &canvas.whole_area );
 8001396:	f7ff fb8f 	bl	8000ab8 <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &press_ok_sprite, 40, 170);
 800139a:	22aa      	movs	r2, #170	@ 0xaa
 800139c:	2128      	movs	r1, #40	@ 0x28
 800139e:	4640      	mov	r0, r8
		intro_sprite.image.image_array = (uint16_t*) intro_img;
 80013a0:	4f39      	ldr	r7, [pc, #228]	@ (8001488 <OBJ_init+0x1a8>)
		GFX_init_gfx_object_location( &press_ok_sprite, 40, 170);
 80013a2:	f7ff fbf3 	bl	8000b8c <GFX_init_gfx_object_location>


		// set the initial object velocity
		GFX_set_gfx_object_velocity(&press_ok_sprite, 0, 0);
 80013a6:	4622      	mov	r2, r4
 80013a8:	4640      	mov	r0, r8
 80013aa:	4621      	mov	r1, r4
 80013ac:	f7ff fc24 	bl	8000bf8 <GFX_set_gfx_object_velocity>
		intro_sprite.image.image_array = (uint16_t*) intro_img;
 80013b0:	4b36      	ldr	r3, [pc, #216]	@ (800148c <OBJ_init+0x1ac>)


		// set edge parameters
		press_ok_sprite.edge_behavior = EDGE_IGNORE;
 80013b2:	f888 904a 	strb.w	r9, [r8, #74]	@ 0x4a
		intro_sprite.image.size = intro_sprite.image.size_x * intro_sprite.image.size_y;
 80013b6:	f8df 8110 	ldr.w	r8, [pc, #272]	@ 80014c8 <OBJ_init+0x1e8>
		intro_sprite.image.image_array = (uint16_t*) intro_img;
 80013ba:	603b      	str	r3, [r7, #0]
		GFX_init_location_restrictions (&intro_sprite, &canvas.whole_area );
 80013bc:	4629      	mov	r1, r5
		intro_sprite.image.size = intro_sprite.image.size_x * intro_sprite.image.size_y;
 80013be:	f243 23c8 	movw	r3, #13000	@ 0x32c8
		GFX_init_location_restrictions (&intro_sprite, &canvas.whole_area );
 80013c2:	4638      	mov	r0, r7
		intro_sprite.image.size = intro_sprite.image.size_x * intro_sprite.image.size_y;
 80013c4:	e9c7 8301 	strd	r8, r3, [r7, #4]
		GFX_init_location_restrictions (&intro_sprite, &canvas.whole_area );
 80013c8:	f7ff fb76 	bl	8000ab8 <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &intro_sprite, 95, 20);
 80013cc:	2214      	movs	r2, #20
 80013ce:	215f      	movs	r1, #95	@ 0x5f
 80013d0:	4638      	mov	r0, r7
 80013d2:	f7ff fbdb 	bl	8000b8c <GFX_init_gfx_object_location>
void OBJ_init_bird(void)
{
	// init graphic object

		// init image
		bird.image.image_array = (uint16_t*) bird_img;
 80013d6:	f8df 80f4 	ldr.w	r8, [pc, #244]	@ 80014cc <OBJ_init+0x1ec>
		GFX_set_gfx_object_velocity(&intro_sprite, 0, 0);
 80013da:	4638      	mov	r0, r7
 80013dc:	4622      	mov	r2, r4
 80013de:	4621      	mov	r1, r4
 80013e0:	f7ff fc0a 	bl	8000bf8 <GFX_set_gfx_object_velocity>

		bird.image.size_x = 50;
		bird.image.size_y = 25;
		bird.image.size = bird.image.size_x * bird.image.size_y;
 80013e4:	4a2a      	ldr	r2, [pc, #168]	@ (8001490 <OBJ_init+0x1b0>)
		bird.image.image_array = (uint16_t*) bird_img;
 80013e6:	4b2b      	ldr	r3, [pc, #172]	@ (8001494 <OBJ_init+0x1b4>)
 80013e8:	f8c8 3000 	str.w	r3, [r8]

		// init the graphic object location
		GFX_init_location_restrictions (&bird, &canvas.whole_area );
 80013ec:	4629      	mov	r1, r5
		bird.image.size = bird.image.size_x * bird.image.size_y;
 80013ee:	f240 43e2 	movw	r3, #1250	@ 0x4e2
		GFX_init_location_restrictions (&bird, &canvas.whole_area );
 80013f2:	4640      	mov	r0, r8
		bird.image.size = bird.image.size_x * bird.image.size_y;
 80013f4:	e9c8 2301 	strd	r2, r3, [r8, #4]
		intro_sprite.edge_behavior = EDGE_IGNORE;
 80013f8:	f887 904a 	strb.w	r9, [r7, #74]	@ 0x4a
		GFX_init_location_restrictions (&bird, &canvas.whole_area );
 80013fc:	f7ff fb5c 	bl	8000ab8 <GFX_init_location_restrictions>
		GFX_init_gfx_object_location( &bird, 50, 120);
 8001400:	2278      	movs	r2, #120	@ 0x78
 8001402:	2132      	movs	r1, #50	@ 0x32
 8001404:	4640      	mov	r0, r8
 8001406:	f7ff fbc1 	bl	8000b8c <GFX_init_gfx_object_location>


		// set the initial object velocity
		GFX_set_gfx_object_velocity(&bird, 0, 0);
 800140a:	4622      	mov	r2, r4
 800140c:	4621      	mov	r1, r4
 800140e:	4640      	mov	r0, r8
 8001410:	f7ff fbf2 	bl	8000bf8 <GFX_set_gfx_object_velocity>

void OBJ_init_score_box_title(void)
{
	static char str[]= "SCORE";

	score_box_title.text = str;
 8001414:	4b20      	ldr	r3, [pc, #128]	@ (8001498 <OBJ_init+0x1b8>)

void OBJ_set_score_text_value(int16_t score)
{
	static char str[6];

	sprintf(str, "%5i", score);
 8001416:	4f21      	ldr	r7, [pc, #132]	@ (800149c <OBJ_init+0x1bc>)
	score_box_title.text = str;
 8001418:	4921      	ldr	r1, [pc, #132]	@ (80014a0 <OBJ_init+0x1c0>)
 800141a:	6019      	str	r1, [r3, #0]
	score_box_title.x_min = 243;
 800141c:	4921      	ldr	r1, [pc, #132]	@ (80014a4 <OBJ_init+0x1c4>)
 800141e:	6059      	str	r1, [r3, #4]
	sprintf(str, "%5i", score);
 8001420:	f9ba 2000 	ldrsh.w	r2, [sl]
	score_box_title.font = (UG_FONT*) &FONT_8X12;     // pred errorjem je bil FONT_8X12 nimam pojma zakaj
 8001424:	4d20      	ldr	r5, [pc, #128]	@ (80014a8 <OBJ_init+0x1c8>)
		background.edge_behavior = EDGE_IGNORE;
 8001426:	f886 904a 	strb.w	r9, [r6, #74]	@ 0x4a
	sprintf(str, "%5i", score);
 800142a:	4920      	ldr	r1, [pc, #128]	@ (80014ac <OBJ_init+0x1cc>)
	score_box_title.font = (UG_FONT*) &FONT_8X12;     // pred errorjem je bil FONT_8X12 nimam pojma zakaj
 800142c:	609d      	str	r5, [r3, #8]
	score_box_title.fore_color = C_WHITE;
 800142e:	f64f 76ff 	movw	r6, #65535	@ 0xffff
	sprintf(str, "%5i", score);
 8001432:	4638      	mov	r0, r7
	score_box_title.back_color = C_BLACK;
 8001434:	e9c3 6403 	strd	r6, r4, [r3, #12]
	sprintf(str, "%5i", score);
 8001438:	f004 fd6e 	bl	8005f18 <siprintf>
	score_text.text = str;
 800143c:	4b1c      	ldr	r3, [pc, #112]	@ (80014b0 <OBJ_init+0x1d0>)

void OBJ_init_score_text(void)
{
	OBJ_set_score_text_value( game_status.score );

	score_text.x_min = 242;
 800143e:	4a1d      	ldr	r2, [pc, #116]	@ (80014b4 <OBJ_init+0x1d4>)
	score_text.text = str;
 8001440:	601f      	str	r7, [r3, #0]
	score_text.y_min = 219;

	score_text.fore_color = C_WHITE;
	score_text.back_color = C_BLACK;
 8001442:	e9c3 6403 	strd	r6, r4, [r3, #12]
	score_text.x_min = 242;
 8001446:	605a      	str	r2, [r3, #4]

	score_text.font = (UG_FONT*) &FONT_8X12;    // pred errorjem je bil FONT_8X8 nimam pojma zakaj
 8001448:	609d      	str	r5, [r3, #8]
}
 800144a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800144e:	bf00      	nop
 8001450:	200003a0 	.word	0x200003a0
 8001454:	04040101 	.word	0x04040101
 8001458:	20000378 	.word	0x20000378
 800145c:	00ef013f 	.word	0x00ef013f
 8001460:	200002e0 	.word	0x200002e0
 8001464:	ffff009f 	.word	0xffff009f
 8001468:	00f00140 	.word	0x00f00140
 800146c:	0802c4e4 	.word	0x0802c4e4
 8001470:	0077009f 	.word	0x0077009f
 8001474:	00f0013f 	.word	0x00f0013f
 8001478:	0078009f 	.word	0x0078009f
 800147c:	20000294 	.word	0x20000294
 8001480:	080178dc 	.word	0x080178dc
 8001484:	08013bec 	.word	0x08013bec
 8001488:	2000032c 	.word	0x2000032c
 800148c:	0800cc98 	.word	0x0800cc98
 8001490:	00190032 	.word	0x00190032
 8001494:	08013228 	.word	0x08013228
 8001498:	20000150 	.word	0x20000150
 800149c:	20000134 	.word	0x20000134
 80014a0:	20000004 	.word	0x20000004
 80014a4:	00cd00f3 	.word	0x00cd00f3
 80014a8:	08051d3c 	.word	0x08051d3c
 80014ac:	08006ed4 	.word	0x08006ed4
 80014b0:	2000013c 	.word	0x2000013c
 80014b4:	00db00f2 	.word	0x00db00f2
 80014b8:	2000039c 	.word	0x2000039c
 80014bc:	20000248 	.word	0x20000248
 80014c0:	00aa00fa 	.word	0x00aa00fa
 80014c4:	001e0104 	.word	0x001e0104
 80014c8:	00640082 	.word	0x00640082
 80014cc:	200001fc 	.word	0x200001fc

080014d0 <OBJ_init_obstacledown>:
{
 80014d0:	b510      	push	{r4, lr}
		obstacledown.image.image_array = (uint16_t*) obstacledown_img;
 80014d2:	4a0b      	ldr	r2, [pc, #44]	@ (8001500 <OBJ_init_obstacledown+0x30>)
 80014d4:	4c0b      	ldr	r4, [pc, #44]	@ (8001504 <OBJ_init_obstacledown+0x34>)
		obstacledown.image.size_x = 50;
 80014d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001508 <OBJ_init_obstacledown+0x38>)
		GFX_init_location_restrictions (&obstacledown, &canvas.whole_area );
 80014d8:	490c      	ldr	r1, [pc, #48]	@ (800150c <OBJ_init_obstacledown+0x3c>)
		obstacledown.image.size_x = 50;
 80014da:	e9c4 2300 	strd	r2, r3, [r4]
		GFX_init_location_restrictions (&obstacledown, &canvas.whole_area );
 80014de:	4620      	mov	r0, r4
		obstacledown.image.size = obstacledown.image.size_x * obstacledown.image.size_y;
 80014e0:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 80014e4:	60a3      	str	r3, [r4, #8]
		GFX_init_location_restrictions (&obstacledown, &canvas.whole_area );
 80014e6:	f7ff fae7 	bl	8000ab8 <GFX_init_location_restrictions>
		GFX_set_gfx_object_velocity(&obstacledown, 0, 0);
 80014ea:	2200      	movs	r2, #0
 80014ec:	4611      	mov	r1, r2
 80014ee:	4620      	mov	r0, r4
 80014f0:	f7ff fb82 	bl	8000bf8 <GFX_set_gfx_object_velocity>
		background.edge_behavior = EDGE_IGNORE;
 80014f4:	4b06      	ldr	r3, [pc, #24]	@ (8001510 <OBJ_init_obstacledown+0x40>)
 80014f6:	2202      	movs	r2, #2
 80014f8:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
}
 80014fc:	bd10      	pop	{r4, pc}
 80014fe:	bf00      	nop
 8001500:	08006ed8 	.word	0x08006ed8
 8001504:	20000164 	.word	0x20000164
 8001508:	00f00032 	.word	0x00f00032
 800150c:	20000378 	.word	0x20000378
 8001510:	200002e0 	.word	0x200002e0

08001514 <OBJ_set_score_text_value>:
{
 8001514:	b510      	push	{r4, lr}
	sprintf(str, "%5i", score);
 8001516:	4c04      	ldr	r4, [pc, #16]	@ (8001528 <OBJ_set_score_text_value+0x14>)
 8001518:	4904      	ldr	r1, [pc, #16]	@ (800152c <OBJ_set_score_text_value+0x18>)
{
 800151a:	4602      	mov	r2, r0
	sprintf(str, "%5i", score);
 800151c:	4620      	mov	r0, r4
 800151e:	f004 fcfb 	bl	8005f18 <siprintf>
	score_text.text = str;
 8001522:	4b03      	ldr	r3, [pc, #12]	@ (8001530 <OBJ_set_score_text_value+0x1c>)
 8001524:	601c      	str	r4, [r3, #0]
}
 8001526:	bd10      	pop	{r4, pc}
 8001528:	20000134 	.word	0x20000134
 800152c:	08006ed4 	.word	0x08006ed4
 8001530:	2000013c 	.word	0x2000013c

08001534 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001534:	b510      	push	{r4, lr}
 8001536:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001538:	2238      	movs	r2, #56	@ 0x38
 800153a:	2100      	movs	r1, #0
 800153c:	a806      	add	r0, sp, #24
 800153e:	f004 fde3 	bl	8006108 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001542:	2000      	movs	r0, #0
 8001544:	e9cd 0001 	strd	r0, r0, [sp, #4]
 8001548:	e9cd 0003 	strd	r0, r0, [sp, #12]
 800154c:	9005      	str	r0, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800154e:	f001 fe03 	bl	8003158 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001552:	2302      	movs	r3, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001554:	2001      	movs	r0, #1
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001556:	2255      	movs	r2, #85	@ 0x55
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001558:	f44f 21a0 	mov.w	r1, #327680	@ 0x50000
 800155c:	e9cd 0106 	strd	r0, r1, [sp, #24]
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001560:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001564:	2403      	movs	r4, #3
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001566:	2206      	movs	r2, #6
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001568:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800156a:	e9cd 340d 	strd	r3, r4, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800156e:	e9cd 3211 	strd	r3, r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001572:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001574:	f001 fe6a 	bl	800324c <HAL_RCC_OscConfig>
 8001578:	b108      	cbz	r0, 800157e <SystemClock_Config+0x4a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800157a:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800157c:	e7fe      	b.n	800157c <SystemClock_Config+0x48>
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800157e:	2104      	movs	r1, #4
 8001580:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001582:	220f      	movs	r2, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001584:	eb0d 0001 	add.w	r0, sp, r1
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001588:	e9cd 2401 	strd	r2, r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800158c:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001590:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001592:	f002 f8d9 	bl	8003748 <HAL_RCC_ClockConfig>
 8001596:	b108      	cbz	r0, 800159c <SystemClock_Config+0x68>
 8001598:	b672      	cpsid	i
  while (1)
 800159a:	e7fe      	b.n	800159a <SystemClock_Config+0x66>
}
 800159c:	b014      	add	sp, #80	@ 0x50
 800159e:	bd10      	pop	{r4, pc}

080015a0 <main>:
{
 80015a0:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015a4:	2400      	movs	r4, #0
{
 80015a6:	b0b1      	sub	sp, #196	@ 0xc4
  HAL_Init();
 80015a8:	f000 fd7e 	bl	80020a8 <HAL_Init>
  SystemClock_Config();
 80015ac:	f7ff ffc2 	bl	8001534 <SystemClock_Config>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b0:	e9cd 441c 	strd	r4, r4, [sp, #112]	@ 0x70
 80015b4:	e9cd 441e 	strd	r4, r4, [sp, #120]	@ 0x78
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80015b8:	4da5      	ldr	r5, [pc, #660]	@ (8001850 <main+0x2b0>)
 80015ba:	9420      	str	r4, [sp, #128]	@ 0x80
 80015bc:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 80015be:	f8df 82ac 	ldr.w	r8, [pc, #684]	@ 800186c <main+0x2cc>
 80015c2:	4fa4      	ldr	r7, [pc, #656]	@ (8001854 <main+0x2b4>)
 80015c4:	f043 0304 	orr.w	r3, r3, #4
 80015c8:	64eb      	str	r3, [r5, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80015ca:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 80015cc:	f003 0304 	and.w	r3, r3, #4
 80015d0:	9307      	str	r3, [sp, #28]
  (void)tmpreg;
 80015d2:	9b07      	ldr	r3, [sp, #28]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80015d4:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 80015d6:	f043 0320 	orr.w	r3, r3, #32
 80015da:	64eb      	str	r3, [r5, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80015dc:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 80015de:	f003 0320 	and.w	r3, r3, #32
 80015e2:	9308      	str	r3, [sp, #32]
  (void)tmpreg;
 80015e4:	9b08      	ldr	r3, [sp, #32]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80015e6:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 80015e8:	f043 0310 	orr.w	r3, r3, #16
 80015ec:	64eb      	str	r3, [r5, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80015ee:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 80015f0:	f003 0310 	and.w	r3, r3, #16
 80015f4:	9309      	str	r3, [sp, #36]	@ 0x24
  (void)tmpreg;
 80015f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
  SET_BIT(RCC->AHB2ENR, Periphs);
 80015f8:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 80015fa:	f043 0302 	orr.w	r3, r3, #2
 80015fe:	64eb      	str	r3, [r5, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001600:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8001602:	f003 0302 	and.w	r3, r3, #2
 8001606:	930a      	str	r3, [sp, #40]	@ 0x28
  (void)tmpreg;
 8001608:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
  SET_BIT(RCC->AHB2ENR, Periphs);
 800160a:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800160c:	f043 0308 	orr.w	r3, r3, #8
 8001610:	64eb      	str	r3, [r5, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001612:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8001614:	f003 0308 	and.w	r3, r3, #8
 8001618:	930b      	str	r3, [sp, #44]	@ 0x2c
  (void)tmpreg;
 800161a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
  SET_BIT(RCC->AHB2ENR, Periphs);
 800161c:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800161e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001622:	64eb      	str	r3, [r5, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001624:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8001626:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800162a:	930c      	str	r3, [sp, #48]	@ 0x30
 800162c:	f04f 0908 	mov.w	r9, #8
 8001630:	2210      	movs	r2, #16
  (void)tmpreg;
 8001632:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8001634:	f8c8 9028 	str.w	r9, [r8, #40]	@ 0x28
 8001638:	f8c8 2028 	str.w	r2, [r8, #40]	@ 0x28
 800163c:	2220      	movs	r2, #32
 800163e:	f8c8 2028 	str.w	r2, [r8, #40]	@ 0x28
 8001642:	4b85      	ldr	r3, [pc, #532]	@ (8001858 <main+0x2b8>)
 8001644:	4a85      	ldr	r2, [pc, #532]	@ (800185c <main+0x2bc>)
 8001646:	2601      	movs	r6, #1
 8001648:	f04f 0b04 	mov.w	fp, #4
 800164c:	f04f 0a02 	mov.w	sl, #2
 8001650:	2140      	movs	r1, #64	@ 0x40
 8001652:	62be      	str	r6, [r7, #40]	@ 0x28
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001654:	4638      	mov	r0, r7
 8001656:	f8c7 a028 	str.w	sl, [r7, #40]	@ 0x28
 800165a:	f8c7 b028 	str.w	fp, [r7, #40]	@ 0x28
 800165e:	f8c7 9028 	str.w	r9, [r7, #40]	@ 0x28
 8001662:	f8c8 b028 	str.w	fp, [r8, #40]	@ 0x28
 8001666:	f8c2 9028 	str.w	r9, [r2, #40]	@ 0x28
 800166a:	6291      	str	r1, [r2, #40]	@ 0x28
 800166c:	f8c3 a028 	str.w	sl, [r3, #40]	@ 0x28
 8001670:	a91b      	add	r1, sp, #108	@ 0x6c
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 8001672:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001676:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 8001678:	931b      	str	r3, [sp, #108]	@ 0x6c
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800167a:	f002 fe73 	bl	8004364 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 800167e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001682:	a91b      	add	r1, sp, #108	@ 0x6c
 8001684:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 8001686:	931b      	str	r3, [sp, #108]	@ 0x6c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001688:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800168a:	941c      	str	r4, [sp, #112]	@ 0x70
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800168c:	f002 fe6a 	bl	8004364 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8001690:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001694:	a91b      	add	r1, sp, #108	@ 0x6c
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8001696:	901b      	str	r0, [sp, #108]	@ 0x6c
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001698:	4638      	mov	r0, r7
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800169a:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800169c:	941c      	str	r4, [sp, #112]	@ 0x70
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800169e:	f002 fe61 	bl	8004364 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80016a2:	a91b      	add	r1, sp, #108	@ 0x6c
 80016a4:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80016a6:	e9cd 961b 	strd	r9, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80016aa:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80016ae:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80016b0:	f002 fe58 	bl	8004364 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 80016b4:	2210      	movs	r2, #16
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80016b6:	a91b      	add	r1, sp, #108	@ 0x6c
 80016b8:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80016ba:	e9cd 261b 	strd	r2, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80016be:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80016c2:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80016c4:	f002 fe4e 	bl	8004364 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 80016c8:	2320      	movs	r3, #32
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80016ca:	a91b      	add	r1, sp, #108	@ 0x6c
 80016cc:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80016ce:	e9cd 361b 	strd	r3, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80016d2:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80016d6:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80016d8:	f002 fe44 	bl	8004364 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016dc:	a91b      	add	r1, sp, #108	@ 0x6c
 80016de:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80016e0:	e9cd 661b 	strd	r6, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80016e4:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80016e8:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016ea:	f002 fe3b 	bl	8004364 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016ee:	a91b      	add	r1, sp, #108	@ 0x6c
 80016f0:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80016f2:	e9cd a61b 	strd	sl, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80016f6:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80016fa:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016fc:	f002 fe32 	bl	8004364 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001700:	a91b      	add	r1, sp, #108	@ 0x6c
 8001702:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001704:	e9cd b61b 	strd	fp, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001708:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800170c:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800170e:	f002 fe29 	bl	8004364 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001712:	4638      	mov	r0, r7
 8001714:	a91b      	add	r1, sp, #108	@ 0x6c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001716:	e9cd 961b 	strd	r9, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800171a:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800171e:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001720:	f002 fe20 	bl	8004364 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001724:	a91b      	add	r1, sp, #108	@ 0x6c
 8001726:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001728:	e9cd b61b 	strd	fp, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800172c:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001730:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001732:	f002 fe17 	bl	8004364 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001736:	a91b      	add	r1, sp, #108	@ 0x6c
 8001738:	4849      	ldr	r0, [pc, #292]	@ (8001860 <main+0x2c0>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800173a:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800173c:	e9cd 641b 	strd	r6, r4, [sp, #108]	@ 0x6c
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001740:	f002 fe10 	bl	8004364 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001744:	a91b      	add	r1, sp, #108	@ 0x6c
 8001746:	4846      	ldr	r0, [pc, #280]	@ (8001860 <main+0x2c0>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001748:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800174a:	e9cd a41b 	strd	sl, r4, [sp, #108]	@ 0x6c
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800174e:	f002 fe09 	bl	8004364 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8001752:	2340      	movs	r3, #64	@ 0x40
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001754:	a91b      	add	r1, sp, #108	@ 0x6c
 8001756:	4842      	ldr	r0, [pc, #264]	@ (8001860 <main+0x2c0>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001758:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800175a:	e9cd 341b 	strd	r3, r4, [sp, #108]	@ 0x6c
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 800175e:	f44f 7780 	mov.w	r7, #256	@ 0x100
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001762:	f002 fdff 	bl	8004364 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001766:	a91b      	add	r1, sp, #108	@ 0x6c
 8001768:	483d      	ldr	r0, [pc, #244]	@ (8001860 <main+0x2c0>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800176a:	961f      	str	r6, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800176c:	941c      	str	r4, [sp, #112]	@ 0x70
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 800176e:	971b      	str	r7, [sp, #108]	@ 0x6c
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001770:	f002 fdf8 	bl	8004364 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001774:	a91b      	add	r1, sp, #108	@ 0x6c
 8001776:	4839      	ldr	r0, [pc, #228]	@ (800185c <main+0x2bc>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001778:	941f      	str	r4, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800177a:	e9cd 961b 	strd	r9, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800177e:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001782:	f002 fdef 	bl	8004364 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8001786:	2340      	movs	r3, #64	@ 0x40
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001788:	a91b      	add	r1, sp, #108	@ 0x6c
 800178a:	4834      	ldr	r0, [pc, #208]	@ (800185c <main+0x2bc>)
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800178c:	941f      	str	r4, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800178e:	e9cd 361b 	strd	r3, r6, [sp, #108]	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001792:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001796:	f002 fde5 	bl	8004364 <LL_GPIO_Init>
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800179a:	4b2f      	ldr	r3, [pc, #188]	@ (8001858 <main+0x2b8>)
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800179c:	961c      	str	r6, [sp, #112]	@ 0x70
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800179e:	4618      	mov	r0, r3
 80017a0:	a91b      	add	r1, sp, #108	@ 0x6c
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80017a2:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 80017a6:	f8cd a06c 	str.w	sl, [sp, #108]	@ 0x6c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80017aa:	941f      	str	r4, [sp, #124]	@ 0x7c
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017ac:	f002 fdda 	bl	8004364 <LL_GPIO_Init>
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80017b0:	6cab      	ldr	r3, [r5, #72]	@ 0x48
  hdma_memtomem_dma1_channel1.Instance = DMA1_Channel1;
 80017b2:	482c      	ldr	r0, [pc, #176]	@ (8001864 <main+0x2c4>)
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80017b4:	ea43 030b 	orr.w	r3, r3, fp
 80017b8:	64ab      	str	r3, [r5, #72]	@ 0x48
 80017ba:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 80017bc:	ea03 030b 	and.w	r3, r3, fp
 80017c0:	9305      	str	r3, [sp, #20]
 80017c2:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80017c4:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 80017c6:	4333      	orrs	r3, r6
 80017c8:	64ab      	str	r3, [r5, #72]	@ 0x48
 80017ca:	6cab      	ldr	r3, [r5, #72]	@ 0x48
  hdma_memtomem_dma1_channel1.Init.Request = DMA_REQUEST_MEM2MEM;
 80017cc:	6044      	str	r4, [r0, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80017ce:	4033      	ands	r3, r6
 80017d0:	9306      	str	r3, [sp, #24]
  hdma_memtomem_dma1_channel1.Init.PeriphInc = DMA_PINC_ENABLE;
 80017d2:	f44f 4680 	mov.w	r6, #16384	@ 0x4000
  __HAL_RCC_DMA1_CLK_ENABLE();
 80017d6:	9b06      	ldr	r3, [sp, #24]
  hdma_memtomem_dma1_channel1.Init.Mode = DMA_NORMAL;
 80017d8:	61c4      	str	r4, [r0, #28]
  hdma_memtomem_dma1_channel1.Init.PeriphInc = DMA_PINC_ENABLE;
 80017da:	2340      	movs	r3, #64	@ 0x40
 80017dc:	e9c0 6302 	strd	r6, r3, [r0, #8]
  hdma_memtomem_dma1_channel1.Init.Priority = DMA_PRIORITY_HIGH;
 80017e0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017e4:	6203      	str	r3, [r0, #32]
  hdma_memtomem_dma1_channel1.Init.MemInc = DMA_MINC_ENABLE;
 80017e6:	2680      	movs	r6, #128	@ 0x80
  hdma_memtomem_dma1_channel1.Instance = DMA1_Channel1;
 80017e8:	4b1f      	ldr	r3, [pc, #124]	@ (8001868 <main+0x2c8>)
 80017ea:	6003      	str	r3, [r0, #0]
  hdma_memtomem_dma1_channel1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017ec:	e9c0 4405 	strd	r4, r4, [r0, #20]
  hdma_memtomem_dma1_channel1.Init.MemInc = DMA_MINC_ENABLE;
 80017f0:	6106      	str	r6, [r0, #16]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel1) != HAL_OK)
 80017f2:	f001 fa71 	bl	8002cd8 <HAL_DMA_Init>
 80017f6:	b108      	cbz	r0, 80017fc <main+0x25c>
 80017f8:	b672      	cpsid	i
  while (1)
 80017fa:	e7fe      	b.n	80017fa <main+0x25a>
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80017fc:	4604      	mov	r4, r0
 80017fe:	4602      	mov	r2, r0
 8001800:	4601      	mov	r1, r0
 8001802:	200b      	movs	r0, #11
 8001804:	f001 fa04 	bl	8002c10 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001808:	200b      	movs	r0, #11
 800180a:	f001 fa3d 	bl	8002c88 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800180e:	4622      	mov	r2, r4
 8001810:	4621      	mov	r1, r4
 8001812:	200c      	movs	r0, #12
 8001814:	f001 f9fc 	bl	8002c10 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001818:	200c      	movs	r0, #12
 800181a:	f001 fa35 	bl	8002c88 <HAL_NVIC_EnableIRQ>
  LL_USART_InitTypeDef USART_InitStruct = {0};
 800181e:	4621      	mov	r1, r4
 8001820:	2220      	movs	r2, #32
 8001822:	a813      	add	r0, sp, #76	@ 0x4c
 8001824:	f004 fc70 	bl	8006108 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001828:	4621      	mov	r1, r4
 800182a:	2250      	movs	r2, #80	@ 0x50
 800182c:	a81c      	add	r0, sp, #112	@ 0x70
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800182e:	e9cd 440d 	strd	r4, r4, [sp, #52]	@ 0x34
 8001832:	e9cd 440f 	strd	r4, r4, [sp, #60]	@ 0x3c
 8001836:	e9cd 4411 	strd	r4, r4, [sp, #68]	@ 0x44
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800183a:	f004 fc65 	bl	8006108 <memset>
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800183e:	a81b      	add	r0, sp, #108	@ 0x6c
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001840:	f8cd b06c 	str.w	fp, [sp, #108]	@ 0x6c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001844:	f002 f884 	bl	8003950 <HAL_RCCEx_PeriphCLKConfig>
 8001848:	4604      	mov	r4, r0
 800184a:	b188      	cbz	r0, 8001870 <main+0x2d0>
 800184c:	b672      	cpsid	i
  while (1)
 800184e:	e7fe      	b.n	800184e <main+0x2ae>
 8001850:	40021000 	.word	0x40021000
 8001854:	48000800 	.word	0x48000800
 8001858:	48001000 	.word	0x48001000
 800185c:	48000c00 	.word	0x48000c00
 8001860:	48001800 	.word	0x48001800
 8001864:	20000400 	.word	0x20000400
 8001868:	40020008 	.word	0x40020008
 800186c:	48001400 	.word	0x48001400
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001870:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8001872:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001876:	65ab      	str	r3, [r5, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001878:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 800187a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800187e:	9303      	str	r3, [sp, #12]
  (void)tmpreg;
 8001880:	9b03      	ldr	r3, [sp, #12]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001882:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8001884:	f043 0302 	orr.w	r3, r3, #2
 8001888:	64eb      	str	r3, [r5, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800188a:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 800188c:	970d      	str	r7, [sp, #52]	@ 0x34
 800188e:	f003 0302 	and.w	r3, r3, #2
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001892:	e9cd a00e 	strd	sl, r0, [sp, #56]	@ 0x38
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001896:	e9cd 0010 	strd	r0, r0, [sp, #64]	@ 0x40
 800189a:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800189c:	2507      	movs	r5, #7
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800189e:	a90d      	add	r1, sp, #52	@ 0x34
 80018a0:	48bf      	ldr	r0, [pc, #764]	@ (8001ba0 <main+0x600>)
  (void)tmpreg;
 80018a2:	9b04      	ldr	r3, [sp, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80018a4:	9512      	str	r5, [sp, #72]	@ 0x48
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018a6:	f002 fd5d 	bl	8004364 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 80018aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ae:	a90d      	add	r1, sp, #52	@ 0x34
 80018b0:	48bb      	ldr	r0, [pc, #748]	@ (8001ba0 <main+0x600>)
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 80018b2:	930d      	str	r3, [sp, #52]	@ 0x34
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80018b4:	e9cd 440f 	strd	r4, r4, [sp, #60]	@ 0x3c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80018b8:	f8cd a038 	str.w	sl, [sp, #56]	@ 0x38
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80018bc:	9512      	str	r5, [sp, #72]	@ 0x48
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80018be:	9411      	str	r4, [sp, #68]	@ 0x44
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c0:	f002 fd50 	bl	8004364 <LL_GPIO_Init>
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018c4:	4bb7      	ldr	r3, [pc, #732]	@ (8001ba4 <main+0x604>)
 80018c6:	68db      	ldr	r3, [r3, #12]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018c8:	4bb7      	ldr	r3, [pc, #732]	@ (8001ba8 <main+0x608>)
 80018ca:	f883 4327 	strb.w	r4, [r3, #807]	@ 0x327
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018ce:	605e      	str	r6, [r3, #4]
  USART_InitStruct.BaudRate = 115200;
 80018d0:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80018d4:	e9cd 4313 	strd	r4, r3, [sp, #76]	@ 0x4c
  LL_USART_Init(USART3, &USART_InitStruct);
 80018d8:	48b4      	ldr	r0, [pc, #720]	@ (8001bac <main+0x60c>)
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80018da:	230c      	movs	r3, #12
  LL_USART_Init(USART3, &USART_InitStruct);
 80018dc:	a913      	add	r1, sp, #76	@ 0x4c
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80018de:	e9cd 4415 	strd	r4, r4, [sp, #84]	@ 0x54
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80018e2:	e9cd 4317 	strd	r4, r3, [sp, #92]	@ 0x5c
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80018e6:	e9cd 4419 	strd	r4, r4, [sp, #100]	@ 0x64
  LL_USART_Init(USART3, &USART_InitStruct);
 80018ea:	f003 f9cd 	bl	8004c88 <LL_USART_Init>
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80018ee:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80018f2:	f602 0308 	addw	r3, r2, #2056	@ 0x808
 80018f6:	e853 3f00 	ldrex	r3, [r3]
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 80018fa:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80018fe:	f602 0008 	addw	r0, r2, #2056	@ 0x808
 8001902:	e840 3100 	strex	r1, r3, [r0]
 8001906:	2900      	cmp	r1, #0
 8001908:	d1f3      	bne.n	80018f2 <main+0x352>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800190a:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800190e:	f602 0308 	addw	r3, r2, #2056	@ 0x808
 8001912:	e853 3f00 	ldrex	r3, [r3]
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8001916:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800191a:	f602 0008 	addw	r0, r2, #2056	@ 0x808
 800191e:	e840 3100 	strex	r1, r3, [r0]
 8001922:	460b      	mov	r3, r1
 8001924:	2900      	cmp	r1, #0
 8001926:	d1f2      	bne.n	800190e <main+0x36e>
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8001928:	4aa0      	ldr	r2, [pc, #640]	@ (8001bac <main+0x60c>)
 800192a:	6811      	ldr	r1, [r2, #0]
 800192c:	f021 5100 	bic.w	r1, r1, #536870912	@ 0x20000000
 8001930:	6011      	str	r1, [r2, #0]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableOverrunDetect(USART_TypeDef *USARTx)
{
  SET_BIT(USARTx->CR3, USART_CR3_OVRDIS);
 8001932:	6891      	ldr	r1, [r2, #8]
 8001934:	f441 5180 	orr.w	r1, r1, #4096	@ 0x1000
 8001938:	6091      	str	r1, [r2, #8]
{
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800193a:	6851      	ldr	r1, [r2, #4]
 800193c:	f421 4190 	bic.w	r1, r1, #18432	@ 0x4800
 8001940:	6051      	str	r1, [r2, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001942:	6891      	ldr	r1, [r2, #8]
 8001944:	f021 012a 	bic.w	r1, r1, #42	@ 0x2a
 8001948:	6091      	str	r1, [r2, #8]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800194a:	6811      	ldr	r1, [r2, #0]
 800194c:	f041 0101 	orr.w	r1, r1, #1
 8001950:	6011      	str	r1, [r2, #0]
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8001952:	69d1      	ldr	r1, [r2, #28]
 8001954:	0288      	lsls	r0, r1, #10
 8001956:	d5fc      	bpl.n	8001952 <main+0x3b2>
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8001958:	69d1      	ldr	r1, [r2, #28]
 800195a:	0249      	lsls	r1, r1, #9
 800195c:	d5f9      	bpl.n	8001952 <main+0x3b2>
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800195e:	2200      	movs	r2, #0
 8001960:	e9cd 221b 	strd	r2, r2, [sp, #108]	@ 0x6c
 8001964:	e9cd 221d 	strd	r2, r2, [sp, #116]	@ 0x74
 8001968:	921f      	str	r2, [sp, #124]	@ 0x7c
  SET_BIT(RCC->APB1ENR1, Periphs);
 800196a:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 800196e:	f502 3204 	add.w	r2, r2, #135168	@ 0x21000
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001972:	488c      	ldr	r0, [pc, #560]	@ (8001ba4 <main+0x604>)
 8001974:	6d91      	ldr	r1, [r2, #88]	@ 0x58
 8001976:	f041 0110 	orr.w	r1, r1, #16
 800197a:	6591      	str	r1, [r2, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800197c:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800197e:	f002 0210 	and.w	r2, r2, #16
 8001982:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8001984:	9a02      	ldr	r2, [sp, #8]
 8001986:	68c2      	ldr	r2, [r0, #12]
 8001988:	f3c2 2202 	ubfx	r2, r2, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800198c:	f1c2 0107 	rsb	r1, r2, #7
 8001990:	2904      	cmp	r1, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001992:	f102 0004 	add.w	r0, r2, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001996:	bf28      	it	cs
 8001998:	2104      	movcs	r1, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800199a:	2806      	cmp	r0, #6
 800199c:	bf88      	it	hi
 800199e:	1ed3      	subhi	r3, r2, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019a0:	f04f 32ff 	mov.w	r2, #4294967295
 80019a4:	408a      	lsls	r2, r1
 80019a6:	43d2      	mvns	r2, r2
 80019a8:	fa02 f303 	lsl.w	r3, r2, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ac:	011b      	lsls	r3, r3, #4
 80019ae:	4a7e      	ldr	r2, [pc, #504]	@ (8001ba8 <main+0x608>)
 80019b0:	b2db      	uxtb	r3, r3
 80019b2:	f882 3336 	strb.w	r3, [r2, #822]	@ 0x336
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019b6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80019ba:	6053      	str	r3, [r2, #4]
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 80019bc:	4d7c      	ldr	r5, [pc, #496]	@ (8001bb0 <main+0x610>)
  *         @arg @ref LL_TIM_TRGO_ENCODERCLK
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80019be:	f8df 9204 	ldr.w	r9, [pc, #516]	@ 8001bc4 <main+0x624>
  SET_BIT(RCC->APB1ENR1, Periphs);
 80019c2:	4f7c      	ldr	r7, [pc, #496]	@ (8001bb4 <main+0x614>)
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 80019c4:	f8df a200 	ldr.w	sl, [pc, #512]	@ 8001bc8 <main+0x628>
  TIM_InitStruct.Prescaler = 143;
 80019c8:	238f      	movs	r3, #143	@ 0x8f
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80019ca:	2400      	movs	r4, #0
  TIM_InitStruct.Prescaler = 143;
 80019cc:	f8ad 306c 	strh.w	r3, [sp, #108]	@ 0x6c
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 80019d0:	a91b      	add	r1, sp, #108	@ 0x6c
  TIM_InitStruct.Autoreload = 49999;
 80019d2:	f24c 334f 	movw	r3, #49999	@ 0xc34f
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 80019d6:	4628      	mov	r0, r5
  TIM_InitStruct.Autoreload = 49999;
 80019d8:	e9cd 431c 	strd	r4, r3, [sp, #112]	@ 0x70
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 80019dc:	f002 ff34 	bl	8004848 <LL_TIM_Init>
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80019e0:	682b      	ldr	r3, [r5, #0]
 80019e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80019e6:	602b      	str	r3, [r5, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80019e8:	686b      	ldr	r3, [r5, #4]
 80019ea:	ea03 0309 	and.w	r3, r3, r9
 80019ee:	606b      	str	r3, [r5, #4]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80019f0:	68ab      	ldr	r3, [r5, #8]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80019f2:	2620      	movs	r6, #32
 80019f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80019f8:	60ab      	str	r3, [r5, #8]
 80019fa:	4632      	mov	r2, r6
 80019fc:	4621      	mov	r1, r4
 80019fe:	a81b      	add	r0, sp, #108	@ 0x6c
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001a00:	f8ad 4046 	strh.w	r4, [sp, #70]	@ 0x46
 8001a04:	f8cd 4036 	str.w	r4, [sp, #54]	@ 0x36
 8001a08:	f8cd 403a 	str.w	r4, [sp, #58]	@ 0x3a
 8001a0c:	f8cd 403e 	str.w	r4, [sp, #62]	@ 0x3e
 8001a10:	f8cd 4042 	str.w	r4, [sp, #66]	@ 0x42
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8001a14:	f004 fb78 	bl	8006108 <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a18:	e9cd 4413 	strd	r4, r4, [sp, #76]	@ 0x4c
 8001a1c:	e9cd 4415 	strd	r4, r4, [sp, #84]	@ 0x54
 8001a20:	e9cd 4417 	strd	r4, r4, [sp, #92]	@ 0x5c
 8001a24:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001a26:	f043 0304 	orr.w	r3, r3, #4
 8001a2a:	65bb      	str	r3, [r7, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001a2c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001a2e:	f003 0304 	and.w	r3, r3, #4
 8001a32:	9300      	str	r3, [sp, #0]
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8001a34:	f5a5 6500 	sub.w	r5, r5, #2048	@ 0x800
  (void)tmpreg;
 8001a38:	9b00      	ldr	r3, [sp, #0]
  TIM_InitStruct.Prescaler = 1439;
 8001a3a:	f240 539f 	movw	r3, #1439	@ 0x59f
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8001a3e:	a90d      	add	r1, sp, #52	@ 0x34
  TIM_InitStruct.Prescaler = 1439;
 8001a40:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8001a44:	4628      	mov	r0, r5
  TIM_InitStruct.Autoreload = 99;
 8001a46:	2363      	movs	r3, #99	@ 0x63
 8001a48:	930f      	str	r3, [sp, #60]	@ 0x3c
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8001a4a:	f002 fefd 	bl	8004848 <LL_TIM_Init>
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001a4e:	682b      	ldr	r3, [r5, #0]
 8001a50:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001a54:	602b      	str	r3, [r5, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8001a56:	68ab      	ldr	r3, [r5, #8]
 8001a58:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8001a5c:	f04f 4880 	mov.w	r8, #1073741824	@ 0x40000000
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8001a60:	f023 0307 	bic.w	r3, r3, #7
 8001a64:	60ab      	str	r3, [r5, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8001a66:	f8d8 3818 	ldr.w	r3, [r8, #2072]	@ 0x818
 8001a6a:	f043 0308 	orr.w	r3, r3, #8
 8001a6e:	f8c8 3818 	str.w	r3, [r8, #2072]	@ 0x818
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8001a72:	aa1b      	add	r2, sp, #108	@ 0x6c
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8001a74:	2360      	movs	r3, #96	@ 0x60
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8001a76:	2101      	movs	r1, #1
 8001a78:	4628      	mov	r0, r5
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8001a7a:	e9cd 441c 	strd	r4, r4, [sp, #112]	@ 0x70
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8001a7e:	e9cd 441e 	strd	r4, r4, [sp, #120]	@ 0x78
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8001a82:	931b      	str	r3, [sp, #108]	@ 0x6c
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8001a84:	f002 ff4c 	bl	8004920 <LL_TIM_OC_Init>
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8001a88:	f8d8 3818 	ldr.w	r3, [r8, #2072]	@ 0x818
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a8c:	4844      	ldr	r0, [pc, #272]	@ (8001ba0 <main+0x600>)
 8001a8e:	f023 0304 	bic.w	r3, r3, #4
 8001a92:	f8c8 3818 	str.w	r3, [r8, #2072]	@ 0x818
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001a96:	686b      	ldr	r3, [r5, #4]
 8001a98:	ea03 0309 	and.w	r3, r3, r9
 8001a9c:	606b      	str	r3, [r5, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8001a9e:	68ab      	ldr	r3, [r5, #8]
 8001aa0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001aa4:	60ab      	str	r3, [r5, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001aa6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001aa8:	f043 0302 	orr.w	r3, r3, #2
 8001aac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001aae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001ab0:	9415      	str	r4, [sp, #84]	@ 0x54
 8001ab2:	f003 0302 	and.w	r3, r3, #2
 8001ab6:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001ab8:	2502      	movs	r5, #2
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8001aba:	2340      	movs	r3, #64	@ 0x40
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001abc:	a913      	add	r1, sp, #76	@ 0x4c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001abe:	e9cd 4416 	strd	r4, r4, [sp, #88]	@ 0x58
  (void)tmpreg;
 8001ac2:	9a01      	ldr	r2, [sp, #4]
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8001ac4:	9313      	str	r3, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001ac6:	9514      	str	r5, [sp, #80]	@ 0x50
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8001ac8:	9518      	str	r5, [sp, #96]	@ 0x60
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aca:	f002 fc4b 	bl	8004364 <LL_GPIO_Init>
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 8001ace:	483a      	ldr	r0, [pc, #232]	@ (8001bb8 <main+0x618>)
  FMC_NORSRAM_TimingTypeDef Timing = {0};
 8001ad0:	9422      	str	r4, [sp, #136]	@ 0x88
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001ad2:	2310      	movs	r3, #16
 8001ad4:	6143      	str	r3, [r0, #20]
  Timing.CLKDivision = 16;
 8001ad6:	9320      	str	r3, [sp, #128]	@ 0x80
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 8001ad8:	f04f 4320 	mov.w	r3, #2684354560	@ 0xa0000000
 8001adc:	e9c0 3a00 	strd	r3, sl, [r0]
  Timing.AddressHoldTime = 15;
 8001ae0:	230f      	movs	r3, #15
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 8001ae2:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8001ae6:	e9c0 4406 	strd	r4, r4, [r0, #24]
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 8001aea:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 8001aee:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 8001af2:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 8001af6:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 8001afa:	6104      	str	r4, [r0, #16]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8001afc:	6204      	str	r4, [r0, #32]
  hsram1.Init.MaxChipSelectPulse = DISABLE;
 8001afe:	f880 4048 	strb.w	r4, [r0, #72]	@ 0x48
  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8001b02:	4622      	mov	r2, r4
  Timing.AddressHoldTime = 15;
 8001b04:	931c      	str	r3, [sp, #112]	@ 0x70
  Timing.AddressSetupTime = 1;
 8001b06:	2401      	movs	r4, #1
  Timing.DataLatency = 17;
 8001b08:	2311      	movs	r3, #17
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 8001b0a:	f44f 5780 	mov.w	r7, #4096	@ 0x1000
  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8001b0e:	a91b      	add	r1, sp, #108	@ 0x6c
  Timing.DataLatency = 17;
 8001b10:	9321      	str	r3, [sp, #132]	@ 0x84
  Timing.DataHoldTime = 1;
 8001b12:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
  Timing.AddressSetupTime = 1;
 8001b16:	941b      	str	r4, [sp, #108]	@ 0x6c
  Timing.BusTurnAroundDuration = 1;
 8001b18:	941f      	str	r4, [sp, #124]	@ 0x7c
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 8001b1a:	6247      	str	r7, [r0, #36]	@ 0x24
  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8001b1c:	f002 f922 	bl	8003d64 <HAL_SRAM_Init>
 8001b20:	4603      	mov	r3, r0
 8001b22:	b108      	cbz	r0, 8001b28 <main+0x588>
  __ASM volatile ("cpsid i" : : : "memory");
 8001b24:	b672      	cpsid	i
  while (1)
 8001b26:	e7fe      	b.n	8001b26 <main+0x586>
  hspi1.Instance = SPI1;
 8001b28:	4824      	ldr	r0, [pc, #144]	@ (8001bbc <main+0x61c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001b2a:	f8df e0a0 	ldr.w	lr, [pc, #160]	@ 8001bcc <main+0x62c>
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001b2e:	6083      	str	r3, [r0, #8]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b30:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b34:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001b38:	e9c0 330c 	strd	r3, r3, [r0, #48]	@ 0x30
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b3c:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001b3e:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8001b42:	e9c0 e300 	strd	lr, r3, [r0]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b46:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001b4a:	60c3      	str	r3, [r0, #12]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001b4c:	f44f 7900 	mov.w	r9, #512	@ 0x200
 8001b50:	2328      	movs	r3, #40	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001b52:	f04f 0807 	mov.w	r8, #7
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001b56:	e9c0 9306 	strd	r9, r3, [r0, #24]
  hspi1.Init.CRCPolynomial = 7;
 8001b5a:	f8c0 802c 	str.w	r8, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b5e:	f002 f883 	bl	8003c68 <HAL_SPI_Init>
 8001b62:	b9d8      	cbnz	r0, 8001b9c <main+0x5fc>
  htim1.Instance = TIM1;
 8001b64:	f8df 9068 	ldr.w	r9, [pc, #104]	@ 8001bd0 <main+0x630>
 8001b68:	4b15      	ldr	r3, [pc, #84]	@ (8001bc0 <main+0x620>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b6a:	9015      	str	r0, [sp, #84]	@ 0x54
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b6c:	e9cd 001b 	strd	r0, r0, [sp, #108]	@ 0x6c
 8001b70:	e9cd 001d 	strd	r0, r0, [sp, #116]	@ 0x74
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b74:	e9cd 0013 	strd	r0, r0, [sp, #76]	@ 0x4c
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b78:	e9c9 0001 	strd	r0, r0, [r9, #4]
  htim1.Init.RepetitionCounter = 0;
 8001b7c:	e9c9 0004 	strd	r0, r0, [r9, #16]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b80:	f8c9 0018 	str.w	r0, [r9, #24]
  htim1.Instance = TIM1;
 8001b84:	f8c9 3000 	str.w	r3, [r9]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001b88:	4648      	mov	r0, r9
  htim1.Init.Period = 65535;
 8001b8a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001b8e:	f8c9 300c 	str.w	r3, [r9, #12]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001b92:	f002 f915 	bl	8003dc0 <HAL_TIM_Base_Init>
 8001b96:	b1e8      	cbz	r0, 8001bd4 <main+0x634>
 8001b98:	b672      	cpsid	i
  while (1)
 8001b9a:	e7fe      	b.n	8001b9a <main+0x5fa>
 8001b9c:	b672      	cpsid	i
 8001b9e:	e7fe      	b.n	8001b9e <main+0x5fe>
 8001ba0:	48000400 	.word	0x48000400
 8001ba4:	e000ed00 	.word	0xe000ed00
 8001ba8:	e000e100 	.word	0xe000e100
 8001bac:	40004800 	.word	0x40004800
 8001bb0:	40001000 	.word	0x40001000
 8001bb4:	40021000 	.word	0x40021000
 8001bb8:	200003a8 	.word	0x200003a8
 8001bbc:	200004ac 	.word	0x200004ac
 8001bc0:	40012c00 	.word	0x40012c00
 8001bc4:	fdffff8f 	.word	0xfdffff8f
 8001bc8:	a0000104 	.word	0xa0000104
 8001bcc:	40013000 	.word	0x40013000
 8001bd0:	20000460 	.word	0x20000460
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001bd4:	a91b      	add	r1, sp, #108	@ 0x6c
 8001bd6:	4648      	mov	r0, r9
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bd8:	971b      	str	r7, [sp, #108]	@ 0x6c
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001bda:	f002 f9cb 	bl	8003f74 <HAL_TIM_ConfigClockSource>
 8001bde:	b108      	cbz	r0, 8001be4 <main+0x644>
 8001be0:	b672      	cpsid	i
  while (1)
 8001be2:	e7fe      	b.n	8001be2 <main+0x642>
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001be4:	e9cd 6013 	strd	r6, r0, [sp, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001be8:	9015      	str	r0, [sp, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001bea:	a913      	add	r1, sp, #76	@ 0x4c
 8001bec:	4648      	mov	r0, r9
 8001bee:	f002 fa9b 	bl	8004128 <HAL_TIMEx_MasterConfigSynchronization>
 8001bf2:	4607      	mov	r7, r0
 8001bf4:	b108      	cbz	r0, 8001bfa <main+0x65a>
 8001bf6:	b672      	cpsid	i
  while (1)
 8001bf8:	e7fe      	b.n	8001bf8 <main+0x658>
  ADC_ChannelConfTypeDef sConfig = {0};
 8001bfa:	4601      	mov	r1, r0
 8001bfc:	4632      	mov	r2, r6
 8001bfe:	a81b      	add	r0, sp, #108	@ 0x6c
 8001c00:	f004 fa82 	bl	8006108 <memset>
  hadc4.Instance = ADC4;
 8001c04:	4e28      	ldr	r6, [pc, #160]	@ (8001ca8 <main+0x708>)
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001c06:	4929      	ldr	r1, [pc, #164]	@ (8001cac <main+0x70c>)
  hadc4.Init.NbrOfConversion = 2;
 8001c08:	6235      	str	r5, [r6, #32]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001c0a:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001c0e:	e9c6 7404 	strd	r7, r4, [r6, #16]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001c12:	e9c6 1300 	strd	r1, r3, [r6]
  hadc4.Init.DMAContinuousRequests = ENABLE;
 8001c16:	f886 4038 	strb.w	r4, [r6, #56]	@ 0x38
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001c1a:	f44f 65a4 	mov.w	r5, #1312	@ 0x520
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c1e:	2404      	movs	r4, #4
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001c20:	f44f 6380 	mov.w	r3, #1024	@ 0x400
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 8001c24:	4630      	mov	r0, r6
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c26:	e9c6 7702 	strd	r7, r7, [r6, #8]
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001c2a:	e9c6 530b 	strd	r5, r3, [r6, #44]	@ 0x2c
  hadc4.Init.LowPowerAutoWait = DISABLE;
 8001c2e:	83b7      	strh	r7, [r6, #28]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 8001c30:	f886 7024 	strb.w	r7, [r6, #36]	@ 0x24
  hadc4.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001c34:	63f7      	str	r7, [r6, #60]	@ 0x3c
  hadc4.Init.OversamplingMode = DISABLE;
 8001c36:	f886 7040 	strb.w	r7, [r6, #64]	@ 0x40
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c3a:	61b4      	str	r4, [r6, #24]
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 8001c3c:	f000 fa68 	bl	8002110 <HAL_ADC_Init>
 8001c40:	b108      	cbz	r0, 8001c46 <main+0x6a6>
 8001c42:	b672      	cpsid	i
  while (1)
 8001c44:	e7fe      	b.n	8001c44 <main+0x6a4>
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001c46:	4a1a      	ldr	r2, [pc, #104]	@ (8001cb0 <main+0x710>)
  sConfig.Offset = 0;
 8001c48:	9020      	str	r0, [sp, #128]	@ 0x80
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001c4a:	2306      	movs	r3, #6
 8001c4c:	e9cd 231b 	strd	r2, r3, [sp, #108]	@ 0x6c
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8001c50:	a91b      	add	r1, sp, #108	@ 0x6c
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8001c52:	4b18      	ldr	r3, [pc, #96]	@ (8001cb4 <main+0x714>)
 8001c54:	931e      	str	r3, [sp, #120]	@ 0x78
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8001c56:	4630      	mov	r0, r6
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001c58:	f8cd 8074 	str.w	r8, [sp, #116]	@ 0x74
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001c5c:	941f      	str	r4, [sp, #124]	@ 0x7c
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8001c5e:	f000 fbc3 	bl	80023e8 <HAL_ADC_ConfigChannel>
 8001c62:	4603      	mov	r3, r0
 8001c64:	b108      	cbz	r0, 8001c6a <main+0x6ca>
 8001c66:	b672      	cpsid	i
  while (1)
 8001c68:	e7fe      	b.n	8001c68 <main+0x6c8>
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001c6a:	220c      	movs	r2, #12
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8001c6c:	a91b      	add	r1, sp, #108	@ 0x6c
 8001c6e:	4630      	mov	r0, r6
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001c70:	921c      	str	r2, [sp, #112]	@ 0x70
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001c72:	931d      	str	r3, [sp, #116]	@ 0x74
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8001c74:	f000 fbb8 	bl	80023e8 <HAL_ADC_ConfigChannel>
 8001c78:	b108      	cbz	r0, 8001c7e <main+0x6de>
 8001c7a:	b672      	cpsid	i
  while (1)
 8001c7c:	e7fe      	b.n	8001c7c <main+0x6dc>
  SCI_init();
 8001c7e:	f003 f91f 	bl	8004ec0 <SCI_init>
  KBD_init();
 8001c82:	f003 fa13 	bl	80050ac <KBD_init>
  LED_init();
 8001c86:	f003 f881 	bl	8004d8c <LED_init>
  PSERV_init();
 8001c8a:	f003 fc33 	bl	80054f4 <PSERV_init>
  PSERV_enable();
 8001c8e:	f003 fc3d 	bl	800550c <PSERV_enable>
  LCD_Init();
 8001c92:	f003 fa95 	bl	80051c0 <LCD_Init>
  LCD_uGUI_init();
 8001c96:	f003 fac9 	bl	800522c <LCD_uGUI_init>
  JOY_init(&hadc4, &htim1);
 8001c9a:	4649      	mov	r1, r9
 8001c9c:	4630      	mov	r0, r6
 8001c9e:	f003 f9cf 	bl	8005040 <JOY_init>
    Game();
 8001ca2:	f7fe fecf 	bl	8000a44 <Game>
  while (1)
 8001ca6:	e7fc      	b.n	8001ca2 <main+0x702>
 8001ca8:	20000570 	.word	0x20000570
 8001cac:	50000500 	.word	0x50000500
 8001cb0:	10c00010 	.word	0x10c00010
 8001cb4:	407f0000 	.word	0x407f0000

08001cb8 <Error_Handler>:
 8001cb8:	b672      	cpsid	i
  while (1)
 8001cba:	e7fe      	b.n	8001cba <Error_Handler+0x2>

08001cbc <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cbc:	4b0b      	ldr	r3, [pc, #44]	@ (8001cec <HAL_MspInit+0x30>)
 8001cbe:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001cc0:	f042 0201 	orr.w	r2, r2, #1
 8001cc4:	661a      	str	r2, [r3, #96]	@ 0x60
 8001cc6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
{
 8001cc8:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cca:	f002 0201 	and.w	r2, r2, #1
 8001cce:	9200      	str	r2, [sp, #0]
 8001cd0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cd2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001cd4:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001cd8:	659a      	str	r2, [r3, #88]	@ 0x58
 8001cda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cdc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ce0:	9301      	str	r3, [sp, #4]
 8001ce2:	9b01      	ldr	r3, [sp, #4]
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ce4:	b002      	add	sp, #8
  HAL_PWREx_DisableUCPDDeadBattery();
 8001ce6:	f001 baa9 	b.w	800323c <HAL_PWREx_DisableUCPDDeadBattery>
 8001cea:	bf00      	nop
 8001cec:	40021000 	.word	0x40021000

08001cf0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001cf0:	b570      	push	{r4, r5, r6, lr}
 8001cf2:	4604      	mov	r4, r0
 8001cf4:	b09c      	sub	sp, #112	@ 0x70
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf6:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001cf8:	2254      	movs	r2, #84	@ 0x54
 8001cfa:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cfc:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8001d00:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8001d04:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d06:	f004 f9ff 	bl	8006108 <memset>
  if(hadc->Instance==ADC4)
 8001d0a:	4b27      	ldr	r3, [pc, #156]	@ (8001da8 <HAL_ADC_MspInit+0xb8>)
 8001d0c:	6822      	ldr	r2, [r4, #0]
 8001d0e:	429a      	cmp	r2, r3
 8001d10:	d001      	beq.n	8001d16 <HAL_ADC_MspInit+0x26>

  /* USER CODE END ADC4_MspInit 1 */

  }

}
 8001d12:	b01c      	add	sp, #112	@ 0x70
 8001d14:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8001d16:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8001d1a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d1e:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8001d20:	9207      	str	r2, [sp, #28]
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8001d22:	9319      	str	r3, [sp, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d24:	f001 fe14 	bl	8003950 <HAL_RCCEx_PeriphCLKConfig>
 8001d28:	2800      	cmp	r0, #0
 8001d2a:	d137      	bne.n	8001d9c <HAL_ADC_MspInit+0xac>
    __HAL_RCC_ADC345_CLK_ENABLE();
 8001d2c:	4b1f      	ldr	r3, [pc, #124]	@ (8001dac <HAL_ADC_MspInit+0xbc>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d2e:	4820      	ldr	r0, [pc, #128]	@ (8001db0 <HAL_ADC_MspInit+0xc0>)
    __HAL_RCC_ADC345_CLK_ENABLE();
 8001d30:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    hdma_adc4.Instance = DMA1_Channel2;
 8001d32:	4d20      	ldr	r5, [pc, #128]	@ (8001db4 <HAL_ADC_MspInit+0xc4>)
    __HAL_RCC_ADC345_CLK_ENABLE();
 8001d34:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001d38:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001d3a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001d3c:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8001d40:	9200      	str	r2, [sp, #0]
 8001d42:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d44:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001d46:	f042 0202 	orr.w	r2, r2, #2
 8001d4a:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001d4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d4e:	f003 0302 	and.w	r3, r3, #2
 8001d52:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d54:	2600      	movs	r6, #0
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001d56:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8001d5a:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d5c:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001d5e:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d62:	9604      	str	r6, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d64:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d66:	f001 f8ef 	bl	8002f48 <HAL_GPIO_Init>
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 8001d6a:	4a13      	ldr	r2, [pc, #76]	@ (8001db8 <HAL_ADC_MspInit+0xc8>)
    hdma_adc4.Init.Priority = DMA_PRIORITY_LOW;
 8001d6c:	622e      	str	r6, [r5, #32]
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 8001d6e:	2326      	movs	r3, #38	@ 0x26
 8001d70:	e9c5 2300 	strd	r2, r3, [r5]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 8001d74:	2280      	movs	r2, #128	@ 0x80
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001d76:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d7a:	e9c5 2304 	strd	r2, r3, [r5, #16]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 8001d7e:	4628      	mov	r0, r5
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 8001d80:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d84:	2320      	movs	r3, #32
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d86:	e9c5 6602 	strd	r6, r6, [r5, #8]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 8001d8a:	e9c5 2306 	strd	r2, r3, [r5, #24]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 8001d8e:	f000 ffa3 	bl	8002cd8 <HAL_DMA_Init>
 8001d92:	b930      	cbnz	r0, 8001da2 <HAL_ADC_MspInit+0xb2>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc4);
 8001d94:	6565      	str	r5, [r4, #84]	@ 0x54
 8001d96:	62ac      	str	r4, [r5, #40]	@ 0x28
}
 8001d98:	b01c      	add	sp, #112	@ 0x70
 8001d9a:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8001d9c:	f7ff ff8c 	bl	8001cb8 <Error_Handler>
 8001da0:	e7c4      	b.n	8001d2c <HAL_ADC_MspInit+0x3c>
      Error_Handler();
 8001da2:	f7ff ff89 	bl	8001cb8 <Error_Handler>
 8001da6:	e7f5      	b.n	8001d94 <HAL_ADC_MspInit+0xa4>
 8001da8:	50000500 	.word	0x50000500
 8001dac:	40021000 	.word	0x40021000
 8001db0:	48000400 	.word	0x48000400
 8001db4:	20000510 	.word	0x20000510
 8001db8:	4002001c 	.word	0x4002001c
 8001dbc:	00000000 	.word	0x00000000

08001dc0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001dc0:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hspi->Instance==SPI1)
 8001dc2:	4a1b      	ldr	r2, [pc, #108]	@ (8001e30 <HAL_SPI_MspInit+0x70>)
 8001dc4:	6801      	ldr	r1, [r0, #0]
{
 8001dc6:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dc8:	2300      	movs	r3, #0
  if(hspi->Instance==SPI1)
 8001dca:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dcc:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8001dd0:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8001dd4:	9306      	str	r3, [sp, #24]
  if(hspi->Instance==SPI1)
 8001dd6:	d002      	beq.n	8001dde <HAL_SPI_MspInit+0x1e>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001dd8:	b009      	add	sp, #36	@ 0x24
 8001dda:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001dde:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001de2:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8001de6:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8001e28 <HAL_SPI_MspInit+0x68>
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001dea:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001dec:	4811      	ldr	r0, [pc, #68]	@ (8001e34 <HAL_SPI_MspInit+0x74>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001dee:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001df2:	661a      	str	r2, [r3, #96]	@ 0x60
 8001df4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001df6:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8001dfa:	9200      	str	r2, [sp, #0]
 8001dfc:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001dfe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001e00:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001e04:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001e06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e0c:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e0e:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e10:	2305      	movs	r3, #5
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8001e12:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001e16:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e18:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e1a:	f001 f895 	bl	8002f48 <HAL_GPIO_Init>
}
 8001e1e:	b009      	add	sp, #36	@ 0x24
 8001e20:	f85d fb04 	ldr.w	pc, [sp], #4
 8001e24:	f3af 8000 	nop.w
 8001e28:	0000001c 	.word	0x0000001c
 8001e2c:	00000002 	.word	0x00000002
 8001e30:	40013000 	.word	0x40013000
 8001e34:	48001800 	.word	0x48001800

08001e38 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM1)
 8001e38:	4b09      	ldr	r3, [pc, #36]	@ (8001e60 <HAL_TIM_Base_MspInit+0x28>)
 8001e3a:	6802      	ldr	r2, [r0, #0]
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	d000      	beq.n	8001e42 <HAL_TIM_Base_MspInit+0xa>
 8001e40:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e42:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
{
 8001e46:	b082      	sub	sp, #8
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e48:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001e4a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001e4e:	661a      	str	r2, [r3, #96]	@ 0x60
 8001e50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e52:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e56:	9301      	str	r3, [sp, #4]
 8001e58:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001e5a:	b002      	add	sp, #8
 8001e5c:	4770      	bx	lr
 8001e5e:	bf00      	nop
 8001e60:	40012c00 	.word	0x40012c00

08001e64 <HAL_SRAM_MspInit>:
  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001e64:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (FMC_Initialized) {
 8001e66:	4b1c      	ldr	r3, [pc, #112]	@ (8001ed8 <HAL_SRAM_MspInit+0x74>)
void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001e68:	b089      	sub	sp, #36	@ 0x24
  if (FMC_Initialized) {
 8001e6a:	681c      	ldr	r4, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	9204      	str	r2, [sp, #16]
  if (FMC_Initialized) {
 8001e70:	bb7c      	cbnz	r4, 8001ed2 <HAL_SRAM_MspInit+0x6e>
  __HAL_RCC_FMC_CLK_ENABLE();
 8001e72:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8001e76:	f502 3204 	add.w	r2, r2, #135168	@ 0x21000
  FMC_Initialized = 1;
 8001e7a:	2101      	movs	r1, #1
 8001e7c:	6019      	str	r1, [r3, #0]
  __HAL_RCC_FMC_CLK_ENABLE();
 8001e7e:	6d13      	ldr	r3, [r2, #80]	@ 0x50
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e80:	4816      	ldr	r0, [pc, #88]	@ (8001edc <HAL_SRAM_MspInit+0x78>)
  __HAL_RCC_FMC_CLK_ENABLE();
 8001e82:	430b      	orrs	r3, r1
 8001e84:	6513      	str	r3, [r2, #80]	@ 0x50
 8001e86:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8001e88:	400b      	ands	r3, r1
 8001e8a:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e8c:	2603      	movs	r6, #3
 8001e8e:	250c      	movs	r5, #12
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001e90:	f64f 7280 	movw	r2, #65408	@ 0xff80
  __HAL_RCC_FMC_CLK_ENABLE();
 8001e94:	9b01      	ldr	r3, [sp, #4]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e96:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001e98:	2302      	movs	r3, #2
 8001e9a:	e9cd 2302 	strd	r2, r3, [sp, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e9e:	2702      	movs	r7, #2
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ea0:	e9cd 6505 	strd	r6, r5, [sp, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ea4:	f001 f850 	bl	8002f48 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ea8:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001eac:	480c      	ldr	r0, [pc, #48]	@ (8001ee0 <HAL_SRAM_MspInit+0x7c>)
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001eae:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001eb0:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eb2:	e9cd 3702 	strd	r3, r7, [sp, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eb6:	e9cd 4604 	strd	r4, r6, [sp, #16]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001eba:	f001 f845 	bl	8002f48 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001ebe:	2320      	movs	r3, #32
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ec0:	4808      	ldr	r0, [pc, #32]	@ (8001ee4 <HAL_SRAM_MspInit+0x80>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec2:	9703      	str	r7, [sp, #12]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ec4:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ec6:	e9cd 4604 	strd	r4, r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001eca:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001ecc:	9302      	str	r3, [sp, #8]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ece:	f001 f83b 	bl	8002f48 <HAL_GPIO_Init>
  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001ed2:	b009      	add	sp, #36	@ 0x24
 8001ed4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	200005dc 	.word	0x200005dc
 8001edc:	48001000 	.word	0x48001000
 8001ee0:	48000c00 	.word	0x48000c00
 8001ee4:	48001800 	.word	0x48001800

08001ee8 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ee8:	e7fe      	b.n	8001ee8 <NMI_Handler>
 8001eea:	bf00      	nop

08001eec <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001eec:	e7fe      	b.n	8001eec <HardFault_Handler>
 8001eee:	bf00      	nop

08001ef0 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ef0:	e7fe      	b.n	8001ef0 <MemManage_Handler>
 8001ef2:	bf00      	nop

08001ef4 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ef4:	e7fe      	b.n	8001ef4 <BusFault_Handler>
 8001ef6:	bf00      	nop

08001ef8 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ef8:	e7fe      	b.n	8001ef8 <UsageFault_Handler>
 8001efa:	bf00      	nop

08001efc <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop

08001f00 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop

08001f04 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8001f04:	4770      	bx	lr
 8001f06:	bf00      	nop

08001f08 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f08:	f000 b8de 	b.w	80020c8 <HAL_IncTick>

08001f0c <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel1);
 8001f0c:	4801      	ldr	r0, [pc, #4]	@ (8001f14 <DMA1_Channel1_IRQHandler+0x8>)
 8001f0e:	f000 bfcd 	b.w	8002eac <HAL_DMA_IRQHandler>
 8001f12:	bf00      	nop
 8001f14:	20000400 	.word	0x20000400

08001f18 <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 8001f18:	4801      	ldr	r0, [pc, #4]	@ (8001f20 <DMA1_Channel2_IRQHandler+0x8>)
 8001f1a:	f000 bfc7 	b.w	8002eac <HAL_DMA_IRQHandler>
 8001f1e:	bf00      	nop
 8001f20:	20000510 	.word	0x20000510

08001f24 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8001f24:	b508      	push	{r3, lr}
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE_RXFNE(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL);
 8001f26:	4b0b      	ldr	r3, [pc, #44]	@ (8001f54 <USART3_IRQHandler+0x30>)
 8001f28:	681a      	ldr	r2, [r3, #0]
 8001f2a:	0690      	lsls	r0, r2, #26
 8001f2c:	d502      	bpl.n	8001f34 <USART3_IRQHandler+0x10>
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 8001f2e:	69db      	ldr	r3, [r3, #28]
 8001f30:	0699      	lsls	r1, r3, #26
 8001f32:	d40b      	bmi.n	8001f4c <USART3_IRQHandler+0x28>
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE_TXFNF(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE) == (USART_CR1_TXEIE_TXFNFIE)) ? 1UL : 0UL);
 8001f34:	4b07      	ldr	r3, [pc, #28]	@ (8001f54 <USART3_IRQHandler+0x30>)
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	0612      	lsls	r2, r2, #24
 8001f3a:	d506      	bpl.n	8001f4a <USART3_IRQHandler+0x26>
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8001f3c:	69db      	ldr	r3, [r3, #28]
 8001f3e:	061b      	lsls	r3, r3, #24
 8001f40:	d503      	bpl.n	8001f4a <USART3_IRQHandler+0x26>

  /* USER CODE END USART3_IRQn 0 */
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001f42:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
				SCI_transmit_char_Callback();
 8001f46:	f003 b80d 	b.w	8004f64 <SCI_transmit_char_Callback>
}
 8001f4a:	bd08      	pop	{r3, pc}
				SCI_receive_char_Callback();
 8001f4c:	f002 fffe 	bl	8004f4c <SCI_receive_char_Callback>
 8001f50:	e7f0      	b.n	8001f34 <USART3_IRQHandler+0x10>
 8001f52:	bf00      	nop
 8001f54:	40004800 	.word	0x40004800

08001f58 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001f58:	b510      	push	{r4, lr}
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(const TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);
 8001f5a:	4c06      	ldr	r4, [pc, #24]	@ (8001f74 <TIM6_DAC_IRQHandler+0x1c>)
 8001f5c:	68e3      	ldr	r3, [r4, #12]
 8001f5e:	07da      	lsls	r2, r3, #31
 8001f60:	d507      	bpl.n	8001f72 <TIM6_DAC_IRQHandler+0x1a>
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8001f62:	6923      	ldr	r3, [r4, #16]
 8001f64:	07db      	lsls	r3, r3, #31
 8001f66:	d504      	bpl.n	8001f72 <TIM6_DAC_IRQHandler+0x1a>

	if(LL_TIM_IsEnabledIT_UPDATE(TIM6))
	{
		if(LL_TIM_IsActiveFlag_UPDATE(TIM6))
		{
			PSERV_run_services_Callback();
 8001f68:	f003 fada 	bl	8005520 <PSERV_run_services_Callback>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8001f6c:	f06f 0301 	mvn.w	r3, #1
 8001f70:	6123      	str	r3, [r4, #16]

  /* USER CODE END TIM6_DAC_IRQn 0 */
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001f72:	bd10      	pop	{r4, pc}
 8001f74:	40001000 	.word	0x40001000

08001f78 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f78:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f7a:	1e16      	subs	r6, r2, #0
 8001f7c:	dd07      	ble.n	8001f8e <_read+0x16>
 8001f7e:	460c      	mov	r4, r1
 8001f80:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 8001f82:	f3af 8000 	nop.w
 8001f86:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f8a:	42a5      	cmp	r5, r4
 8001f8c:	d1f9      	bne.n	8001f82 <_read+0xa>
	}

return len;
}
 8001f8e:	4630      	mov	r0, r6
 8001f90:	bd70      	pop	{r4, r5, r6, pc}
 8001f92:	bf00      	nop

08001f94 <_close>:
}

int _close(int file)
{
	return -1;
}
 8001f94:	f04f 30ff 	mov.w	r0, #4294967295
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop

08001f9c <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8001f9c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001fa0:	604b      	str	r3, [r1, #4]
	return 0;
}
 8001fa2:	2000      	movs	r0, #0
 8001fa4:	4770      	bx	lr
 8001fa6:	bf00      	nop

08001fa8 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8001fa8:	2001      	movs	r0, #1
 8001faa:	4770      	bx	lr

08001fac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8001fac:	2000      	movs	r0, #0
 8001fae:	4770      	bx	lr

08001fb0 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fb0:	490c      	ldr	r1, [pc, #48]	@ (8001fe4 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fb2:	4a0d      	ldr	r2, [pc, #52]	@ (8001fe8 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 8001fb4:	680b      	ldr	r3, [r1, #0]
{
 8001fb6:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fb8:	4c0c      	ldr	r4, [pc, #48]	@ (8001fec <_sbrk+0x3c>)
 8001fba:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8001fbc:	b12b      	cbz	r3, 8001fca <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fbe:	4418      	add	r0, r3
 8001fc0:	4290      	cmp	r0, r2
 8001fc2:	d807      	bhi.n	8001fd4 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8001fc4:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8001fca:	4b09      	ldr	r3, [pc, #36]	@ (8001ff0 <_sbrk+0x40>)
 8001fcc:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8001fce:	4418      	add	r0, r3
 8001fd0:	4290      	cmp	r0, r2
 8001fd2:	d9f7      	bls.n	8001fc4 <_sbrk+0x14>
    errno = ENOMEM;
 8001fd4:	f004 f8f6 	bl	80061c4 <__errno>
 8001fd8:	230c      	movs	r3, #12
 8001fda:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001fdc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	bd10      	pop	{r4, pc}
 8001fe4:	200005e0 	.word	0x200005e0
 8001fe8:	20020000 	.word	0x20020000
 8001fec:	00000400 	.word	0x00000400
 8001ff0:	20000d28 	.word	0x20000d28

08001ff4 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001ff4:	4a03      	ldr	r2, [pc, #12]	@ (8002004 <SystemInit+0x10>)
 8001ff6:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001ffa:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ffe:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002002:	4770      	bx	lr
 8002004:	e000ed00 	.word	0xe000ed00

08002008 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002008:	480d      	ldr	r0, [pc, #52]	@ (8002040 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800200a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800200c:	f7ff fff2 	bl	8001ff4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002010:	480c      	ldr	r0, [pc, #48]	@ (8002044 <LoopForever+0x6>)
  ldr r1, =_edata
 8002012:	490d      	ldr	r1, [pc, #52]	@ (8002048 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002014:	4a0d      	ldr	r2, [pc, #52]	@ (800204c <LoopForever+0xe>)
  movs r3, #0
 8002016:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002018:	e002      	b.n	8002020 <LoopCopyDataInit>

0800201a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800201a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800201c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800201e:	3304      	adds	r3, #4

08002020 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002020:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002022:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002024:	d3f9      	bcc.n	800201a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002026:	4a0a      	ldr	r2, [pc, #40]	@ (8002050 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002028:	4c0a      	ldr	r4, [pc, #40]	@ (8002054 <LoopForever+0x16>)
  movs r3, #0
 800202a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800202c:	e001      	b.n	8002032 <LoopFillZerobss>

0800202e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800202e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002030:	3204      	adds	r2, #4

08002032 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002032:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002034:	d3fb      	bcc.n	800202e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002036:	f004 f8cb 	bl	80061d0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800203a:	f7ff fab1 	bl	80015a0 <main>

0800203e <LoopForever>:

LoopForever:
    b LoopForever
 800203e:	e7fe      	b.n	800203e <LoopForever>
  ldr   r0, =_estack
 8002040:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002044:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002048:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 800204c:	0805299c 	.word	0x0805299c
  ldr r2, =_sbss
 8002050:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002054:	20000d28 	.word	0x20000d28

08002058 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002058:	e7fe      	b.n	8002058 <ADC1_2_IRQHandler>
	...

0800205c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800205c:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 800205e:	4b0f      	ldr	r3, [pc, #60]	@ (800209c <HAL_InitTick+0x40>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	b90b      	cbnz	r3, 8002068 <HAL_InitTick+0xc>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 8002064:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 8002066:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002068:	490d      	ldr	r1, [pc, #52]	@ (80020a0 <HAL_InitTick+0x44>)
 800206a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800206e:	4605      	mov	r5, r0
 8002070:	fbb2 f3f3 	udiv	r3, r2, r3
 8002074:	6808      	ldr	r0, [r1, #0]
 8002076:	fbb0 f0f3 	udiv	r0, r0, r3
 800207a:	f000 fe13 	bl	8002ca4 <HAL_SYSTICK_Config>
 800207e:	4604      	mov	r4, r0
 8002080:	2800      	cmp	r0, #0
 8002082:	d1ef      	bne.n	8002064 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002084:	2d0f      	cmp	r5, #15
 8002086:	d8ed      	bhi.n	8002064 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002088:	4602      	mov	r2, r0
 800208a:	4629      	mov	r1, r5
 800208c:	f04f 30ff 	mov.w	r0, #4294967295
 8002090:	f000 fdbe 	bl	8002c10 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002094:	4b03      	ldr	r3, [pc, #12]	@ (80020a4 <HAL_InitTick+0x48>)
 8002096:	4620      	mov	r0, r4
 8002098:	601d      	str	r5, [r3, #0]
}
 800209a:	bd38      	pop	{r3, r4, r5, pc}
 800209c:	20000010 	.word	0x20000010
 80020a0:	2000000c 	.word	0x2000000c
 80020a4:	20000014 	.word	0x20000014

080020a8 <HAL_Init>:
{
 80020a8:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020aa:	2003      	movs	r0, #3
 80020ac:	f000 fd9e 	bl	8002bec <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80020b0:	200e      	movs	r0, #14
 80020b2:	f7ff ffd3 	bl	800205c <HAL_InitTick>
 80020b6:	b110      	cbz	r0, 80020be <HAL_Init+0x16>
    status = HAL_ERROR;
 80020b8:	2401      	movs	r4, #1
}
 80020ba:	4620      	mov	r0, r4
 80020bc:	bd10      	pop	{r4, pc}
 80020be:	4604      	mov	r4, r0
    HAL_MspInit();
 80020c0:	f7ff fdfc 	bl	8001cbc <HAL_MspInit>
}
 80020c4:	4620      	mov	r0, r4
 80020c6:	bd10      	pop	{r4, pc}

080020c8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80020c8:	4a03      	ldr	r2, [pc, #12]	@ (80020d8 <HAL_IncTick+0x10>)
 80020ca:	4904      	ldr	r1, [pc, #16]	@ (80020dc <HAL_IncTick+0x14>)
 80020cc:	6813      	ldr	r3, [r2, #0]
 80020ce:	6809      	ldr	r1, [r1, #0]
 80020d0:	440b      	add	r3, r1
 80020d2:	6013      	str	r3, [r2, #0]
}
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	200005e4 	.word	0x200005e4
 80020dc:	20000010 	.word	0x20000010

080020e0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80020e0:	4b01      	ldr	r3, [pc, #4]	@ (80020e8 <HAL_GetTick+0x8>)
 80020e2:	6818      	ldr	r0, [r3, #0]
}
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop
 80020e8:	200005e4 	.word	0x200005e4

080020ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020ec:	b538      	push	{r3, r4, r5, lr}
 80020ee:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80020f0:	f7ff fff6 	bl	80020e0 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020f4:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 80020f6:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 80020f8:	d002      	beq.n	8002100 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80020fa:	4b04      	ldr	r3, [pc, #16]	@ (800210c <HAL_Delay+0x20>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002100:	f7ff ffee 	bl	80020e0 <HAL_GetTick>
 8002104:	1b40      	subs	r0, r0, r5
 8002106:	42a0      	cmp	r0, r4
 8002108:	d3fa      	bcc.n	8002100 <HAL_Delay+0x14>
  {
  }
}
 800210a:	bd38      	pop	{r3, r4, r5, pc}
 800210c:	20000010 	.word	0x20000010

08002110 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002110:	b530      	push	{r4, r5, lr}
 8002112:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002114:	2300      	movs	r3, #0
 8002116:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8002118:	2800      	cmp	r0, #0
 800211a:	d05c      	beq.n	80021d6 <HAL_ADC_Init+0xc6>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800211c:	6dc5      	ldr	r5, [r0, #92]	@ 0x5c
 800211e:	4604      	mov	r4, r0
 8002120:	2d00      	cmp	r5, #0
 8002122:	f000 80cc 	beq.w	80022be <HAL_ADC_Init+0x1ae>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002126:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002128:	6893      	ldr	r3, [r2, #8]
 800212a:	009d      	lsls	r5, r3, #2
 800212c:	d505      	bpl.n	800213a <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800212e:	6893      	ldr	r3, [r2, #8]
 8002130:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002134:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002138:	6093      	str	r3, [r2, #8]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800213a:	6893      	ldr	r3, [r2, #8]
 800213c:	00d8      	lsls	r0, r3, #3
 800213e:	d419      	bmi.n	8002174 <HAL_ADC_Init+0x64>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002140:	4b78      	ldr	r3, [pc, #480]	@ (8002324 <HAL_ADC_Init+0x214>)
 8002142:	4879      	ldr	r0, [pc, #484]	@ (8002328 <HAL_ADC_Init+0x218>)
 8002144:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8002146:	6891      	ldr	r1, [r2, #8]
 8002148:	099b      	lsrs	r3, r3, #6
 800214a:	fba0 0303 	umull	r0, r3, r0, r3
 800214e:	f021 4110 	bic.w	r1, r1, #2415919104	@ 0x90000000
 8002152:	099b      	lsrs	r3, r3, #6
 8002154:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 8002158:	3301      	adds	r3, #1
 800215a:	005b      	lsls	r3, r3, #1
 800215c:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8002160:	6091      	str	r1, [r2, #8]
 8002162:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8002164:	9b01      	ldr	r3, [sp, #4]
 8002166:	b12b      	cbz	r3, 8002174 <HAL_ADC_Init+0x64>
    {
      wait_loop_index--;
 8002168:	9b01      	ldr	r3, [sp, #4]
 800216a:	3b01      	subs	r3, #1
 800216c:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800216e:	9b01      	ldr	r3, [sp, #4]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d1f9      	bne.n	8002168 <HAL_ADC_Init+0x58>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002174:	6893      	ldr	r3, [r2, #8]
 8002176:	00d9      	lsls	r1, r3, #3
 8002178:	d430      	bmi.n	80021dc <HAL_ADC_Init+0xcc>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800217a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800217c:	f043 0310 	orr.w	r3, r3, #16
 8002180:	65e3      	str	r3, [r4, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002182:	6e23      	ldr	r3, [r4, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002184:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002186:	4303      	orrs	r3, r0
 8002188:	6623      	str	r3, [r4, #96]	@ 0x60
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800218a:	6893      	ldr	r3, [r2, #8]
 800218c:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002190:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002192:	d11c      	bne.n	80021ce <HAL_ADC_Init+0xbe>
 8002194:	06db      	lsls	r3, r3, #27
 8002196:	d41a      	bmi.n	80021ce <HAL_ADC_Init+0xbe>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002198:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800219a:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800219e:	f043 0302 	orr.w	r3, r3, #2
 80021a2:	65e3      	str	r3, [r4, #92]	@ 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80021a4:	6893      	ldr	r3, [r2, #8]
 80021a6:	07dd      	lsls	r5, r3, #31
 80021a8:	d432      	bmi.n	8002210 <HAL_ADC_Init+0x100>
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80021aa:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 80021ae:	d017      	beq.n	80021e0 <HAL_ADC_Init+0xd0>
 80021b0:	4b5e      	ldr	r3, [pc, #376]	@ (800232c <HAL_ADC_Init+0x21c>)
 80021b2:	429a      	cmp	r2, r3
 80021b4:	d014      	beq.n	80021e0 <HAL_ADC_Init+0xd0>
 80021b6:	495e      	ldr	r1, [pc, #376]	@ (8002330 <HAL_ADC_Init+0x220>)
 80021b8:	4b5e      	ldr	r3, [pc, #376]	@ (8002334 <HAL_ADC_Init+0x224>)
 80021ba:	6889      	ldr	r1, [r1, #8]
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	430b      	orrs	r3, r1
 80021c0:	495d      	ldr	r1, [pc, #372]	@ (8002338 <HAL_ADC_Init+0x228>)
 80021c2:	6889      	ldr	r1, [r1, #8]
 80021c4:	430b      	orrs	r3, r1
 80021c6:	07d9      	lsls	r1, r3, #31
 80021c8:	d422      	bmi.n	8002210 <HAL_ADC_Init+0x100>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80021ca:	495c      	ldr	r1, [pc, #368]	@ (800233c <HAL_ADC_Init+0x22c>)
 80021cc:	e01a      	b.n	8002204 <HAL_ADC_Init+0xf4>
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021ce:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80021d0:	f043 0310 	orr.w	r3, r3, #16
 80021d4:	65e3      	str	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 80021d6:	2001      	movs	r0, #1
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 80021d8:	b003      	add	sp, #12
 80021da:	bd30      	pop	{r4, r5, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021dc:	2000      	movs	r0, #0
 80021de:	e7d4      	b.n	800218a <HAL_ADC_Init+0x7a>
 80021e0:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
 80021e4:	4b51      	ldr	r3, [pc, #324]	@ (800232c <HAL_ADC_Init+0x21c>)
 80021e6:	688d      	ldr	r5, [r1, #8]
 80021e8:	6899      	ldr	r1, [r3, #8]
 80021ea:	07c9      	lsls	r1, r1, #31
 80021ec:	d410      	bmi.n	8002210 <HAL_ADC_Init+0x100>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80021ee:	07ed      	lsls	r5, r5, #31
 80021f0:	d40e      	bmi.n	8002210 <HAL_ADC_Init+0x100>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80021f2:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 80021f6:	f000 8092 	beq.w	800231e <HAL_ADC_Init+0x20e>
 80021fa:	4950      	ldr	r1, [pc, #320]	@ (800233c <HAL_ADC_Init+0x22c>)
 80021fc:	4d50      	ldr	r5, [pc, #320]	@ (8002340 <HAL_ADC_Init+0x230>)
 80021fe:	429a      	cmp	r2, r3
 8002200:	bf08      	it	eq
 8002202:	4629      	moveq	r1, r5
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002204:	688b      	ldr	r3, [r1, #8]
 8002206:	6865      	ldr	r5, [r4, #4]
 8002208:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 800220c:	432b      	orrs	r3, r5
 800220e:	608b      	str	r3, [r1, #8]
                 hadc->Init.DataAlign                                                   |
 8002210:	68e5      	ldr	r5, [r4, #12]
 8002212:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002214:	f894 1024 	ldrb.w	r1, [r4, #36]	@ 0x24
                 hadc->Init.DataAlign                                                   |
 8002218:	432b      	orrs	r3, r5
 800221a:	68a5      	ldr	r5, [r4, #8]
 800221c:	432b      	orrs	r3, r5
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800221e:	7f65      	ldrb	r5, [r4, #29]
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002220:	2901      	cmp	r1, #1
                 hadc->Init.DataAlign                                                   |
 8002222:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002226:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800222a:	d04e      	beq.n	80022ca <HAL_ADC_Init+0x1ba>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800222c:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800222e:	b121      	cbz	r1, 800223a <HAL_ADC_Init+0x12a>
                   | hadc->Init.ExternalTrigConvEdge
 8002230:	6b25      	ldr	r5, [r4, #48]	@ 0x30
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002232:	f401 7178 	and.w	r1, r1, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002236:	4329      	orrs	r1, r5
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002238:	430b      	orrs	r3, r1
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800223a:	68d5      	ldr	r5, [r2, #12]
 800223c:	4941      	ldr	r1, [pc, #260]	@ (8002344 <HAL_ADC_Init+0x234>)
 800223e:	4029      	ands	r1, r5
 8002240:	4319      	orrs	r1, r3
 8002242:	60d1      	str	r1, [r2, #12]
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002244:	6913      	ldr	r3, [r2, #16]
 8002246:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002248:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 800224c:	430b      	orrs	r3, r1
 800224e:	6113      	str	r3, [r2, #16]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002250:	6893      	ldr	r3, [r2, #8]
 8002252:	071b      	lsls	r3, r3, #28
 8002254:	d424      	bmi.n	80022a0 <HAL_ADC_Init+0x190>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002256:	68d1      	ldr	r1, [r2, #12]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002258:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800225c:	7f25      	ldrb	r5, [r4, #28]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800225e:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002262:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002264:	f021 0102 	bic.w	r1, r1, #2
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002268:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800226c:	430b      	orrs	r3, r1
      if (hadc->Init.GainCompensation != 0UL)
 800226e:	6921      	ldr	r1, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002270:	60d3      	str	r3, [r2, #12]
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002272:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 8002274:	2900      	cmp	r1, #0
 8002276:	d035      	beq.n	80022e4 <HAL_ADC_Init+0x1d4>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002278:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800227c:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800227e:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8002282:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002286:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800228a:	430b      	orrs	r3, r1
 800228c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 8002290:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8002294:	2b01      	cmp	r3, #1
 8002296:	d031      	beq.n	80022fc <HAL_ADC_Init+0x1ec>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002298:	6913      	ldr	r3, [r2, #16]
 800229a:	f023 0301 	bic.w	r3, r3, #1
 800229e:	6113      	str	r3, [r2, #16]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80022a0:	6963      	ldr	r3, [r4, #20]
 80022a2:	2b01      	cmp	r3, #1
 80022a4:	d016      	beq.n	80022d4 <HAL_ADC_Init+0x1c4>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80022a6:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80022a8:	f023 030f 	bic.w	r3, r3, #15
 80022ac:	6313      	str	r3, [r2, #48]	@ 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80022ae:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80022b0:	f023 0303 	bic.w	r3, r3, #3
 80022b4:	f043 0301 	orr.w	r3, r3, #1
 80022b8:	65e3      	str	r3, [r4, #92]	@ 0x5c
}
 80022ba:	b003      	add	sp, #12
 80022bc:	bd30      	pop	{r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 80022be:	f7ff fd17 	bl	8001cf0 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80022c2:	6625      	str	r5, [r4, #96]	@ 0x60
    hadc->Lock = HAL_UNLOCKED;
 80022c4:	f884 5058 	strb.w	r5, [r4, #88]	@ 0x58
 80022c8:	e72d      	b.n	8002126 <HAL_ADC_Init+0x16>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80022ca:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80022cc:	3901      	subs	r1, #1
 80022ce:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 80022d2:	e7ab      	b.n	800222c <HAL_ADC_Init+0x11c>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80022d4:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 80022d6:	6a23      	ldr	r3, [r4, #32]
 80022d8:	f021 010f 	bic.w	r1, r1, #15
 80022dc:	3b01      	subs	r3, #1
 80022de:	430b      	orrs	r3, r1
 80022e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022e2:	e7e4      	b.n	80022ae <HAL_ADC_Init+0x19e>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80022e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022e8:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80022ea:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 80022ee:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80022f2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80022f6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80022fa:	e7c9      	b.n	8002290 <HAL_ADC_Init+0x180>
        MODIFY_REG(hadc->Instance->CFGR2,
 80022fc:	6911      	ldr	r1, [r2, #16]
 80022fe:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002300:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 8002302:	f421 61ff 	bic.w	r1, r1, #2040	@ 0x7f8
 8002306:	f021 0104 	bic.w	r1, r1, #4
 800230a:	432b      	orrs	r3, r5
 800230c:	430b      	orrs	r3, r1
 800230e:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8002310:	430b      	orrs	r3, r1
 8002312:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8002314:	430b      	orrs	r3, r1
 8002316:	f043 0301 	orr.w	r3, r3, #1
 800231a:	6113      	str	r3, [r2, #16]
 800231c:	e7c0      	b.n	80022a0 <HAL_ADC_Init+0x190>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800231e:	4908      	ldr	r1, [pc, #32]	@ (8002340 <HAL_ADC_Init+0x230>)
 8002320:	e770      	b.n	8002204 <HAL_ADC_Init+0xf4>
 8002322:	bf00      	nop
 8002324:	2000000c 	.word	0x2000000c
 8002328:	053e2d63 	.word	0x053e2d63
 800232c:	50000100 	.word	0x50000100
 8002330:	50000400 	.word	0x50000400
 8002334:	50000500 	.word	0x50000500
 8002338:	50000600 	.word	0x50000600
 800233c:	50000700 	.word	0x50000700
 8002340:	50000300 	.word	0x50000300
 8002344:	fff04007 	.word	0xfff04007

08002348 <HAL_ADC_ConvCpltCallback>:
/**
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
 8002348:	4770      	bx	lr
 800234a:	bf00      	nop

0800234c <HAL_ADC_ConvHalfCpltCallback>:
/**
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
 800234c:	4770      	bx	lr
 800234e:	bf00      	nop

08002350 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002350:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002352:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8002354:	f7ff fffa 	bl	800234c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002358:	bd08      	pop	{r3, pc}
 800235a:	bf00      	nop

0800235c <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 800235c:	4770      	bx	lr
 800235e:	bf00      	nop

08002360 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002360:	6a83      	ldr	r3, [r0, #40]	@ 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002362:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002364:	f012 0f50 	tst.w	r2, #80	@ 0x50
{
 8002368:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800236a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800236c:	d11d      	bne.n	80023aa <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800236e:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002370:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002374:	65da      	str	r2, [r3, #92]	@ 0x5c
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002376:	680a      	ldr	r2, [r1, #0]
 8002378:	f012 0f08 	tst.w	r2, #8
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800237c:	68ca      	ldr	r2, [r1, #12]
 800237e:	d01b      	beq.n	80023b8 <ADC_DMAConvCplt+0x58>
 8002380:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 8002384:	d10d      	bne.n	80023a2 <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002386:	68ca      	ldr	r2, [r1, #12]
 8002388:	0494      	lsls	r4, r2, #18
 800238a:	d40a      	bmi.n	80023a2 <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800238c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800238e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002392:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002394:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002396:	04d1      	lsls	r1, r2, #19
 8002398:	d403      	bmi.n	80023a2 <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800239a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800239c:	f042 0201 	orr.w	r2, r2, #1
 80023a0:	65da      	str	r2, [r3, #92]	@ 0x5c
    HAL_ADC_ConvCpltCallback(hadc);
 80023a2:	4618      	mov	r0, r3
 80023a4:	f7ff ffd0 	bl	8002348 <HAL_ADC_ConvCpltCallback>
}
 80023a8:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80023aa:	06d2      	lsls	r2, r2, #27
 80023ac:	d40a      	bmi.n	80023c4 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80023ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80023b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80023b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023b6:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80023b8:	0790      	lsls	r0, r2, #30
 80023ba:	d5e7      	bpl.n	800238c <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 80023bc:	4618      	mov	r0, r3
 80023be:	f7ff ffc3 	bl	8002348 <HAL_ADC_ConvCpltCallback>
 80023c2:	e7f1      	b.n	80023a8 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 80023c4:	4618      	mov	r0, r3
 80023c6:	f7ff ffc9 	bl	800235c <HAL_ADC_ErrorCallback>
}
 80023ca:	bd10      	pop	{r4, pc}

080023cc <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80023cc:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 80023ce:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80023d0:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 80023d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80023d6:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80023d8:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 80023da:	f043 0304 	orr.w	r3, r3, #4
 80023de:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80023e0:	f7ff ffbc 	bl	800235c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80023e4:	bd08      	pop	{r3, pc}
 80023e6:	bf00      	nop

080023e8 <HAL_ADC_ConfigChannel>:
{
 80023e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hadc);
 80023ec:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
{
 80023f0:	b082      	sub	sp, #8
 80023f2:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 80023f4:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 80023f6:	f04f 0000 	mov.w	r0, #0
 80023fa:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 80023fc:	f000 811e 	beq.w	800263c <HAL_ADC_ConfigChannel+0x254>
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002400:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 8002402:	2001      	movs	r0, #1
 8002404:	f883 0058 	strb.w	r0, [r3, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002408:	6894      	ldr	r4, [r2, #8]
 800240a:	0764      	lsls	r4, r4, #29
 800240c:	d467      	bmi.n	80024de <HAL_ADC_ConfigChannel+0xf6>
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800240e:	6848      	ldr	r0, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002410:	ea4f 1e90 	mov.w	lr, r0, lsr #6
  MODIFY_REG(*preg,
 8002414:	f000 0c1f 	and.w	ip, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002418:	f00e 0e0c 	and.w	lr, lr, #12
  MODIFY_REG(*preg,
 800241c:	6808      	ldr	r0, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800241e:	f102 0430 	add.w	r4, r2, #48	@ 0x30
  MODIFY_REG(*preg,
 8002422:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8002426:	f854 500e 	ldr.w	r5, [r4, lr]
 800242a:	261f      	movs	r6, #31
 800242c:	fa00 f00c 	lsl.w	r0, r0, ip
 8002430:	fa06 fc0c 	lsl.w	ip, r6, ip
 8002434:	ea25 0c0c 	bic.w	ip, r5, ip
 8002438:	ea40 000c 	orr.w	r0, r0, ip
 800243c:	f844 000e 	str.w	r0, [r4, lr]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002440:	6890      	ldr	r0, [r2, #8]
 8002442:	0747      	lsls	r7, r0, #29
 8002444:	d555      	bpl.n	80024f2 <HAL_ADC_ConfigChannel+0x10a>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002446:	6890      	ldr	r0, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002448:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800244a:	6894      	ldr	r4, [r2, #8]
 800244c:	07e5      	lsls	r5, r4, #31
 800244e:	d412      	bmi.n	8002476 <HAL_ADC_ConfigChannel+0x8e>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002450:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8002452:	4cba      	ldr	r4, [pc, #744]	@ (800273c <HAL_ADC_ConfigChannel+0x354>)
 8002454:	f8d2 50b0 	ldr.w	r5, [r2, #176]	@ 0xb0
 8002458:	f006 0718 	and.w	r7, r6, #24
 800245c:	40fc      	lsrs	r4, r7
 800245e:	f3c0 0712 	ubfx	r7, r0, #0, #19
 8002462:	4004      	ands	r4, r0
 8002464:	ea25 0507 	bic.w	r5, r5, r7
 8002468:	432c      	orrs	r4, r5
 800246a:	f8c2 40b0 	str.w	r4, [r2, #176]	@ 0xb0
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800246e:	4cb4      	ldr	r4, [pc, #720]	@ (8002740 <HAL_ADC_ConfigChannel+0x358>)
 8002470:	42a6      	cmp	r6, r4
 8002472:	f000 8090 	beq.w	8002596 <HAL_ADC_ConfigChannel+0x1ae>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002476:	49b3      	ldr	r1, [pc, #716]	@ (8002744 <HAL_ADC_ConfigChannel+0x35c>)
 8002478:	4208      	tst	r0, r1
 800247a:	d02e      	beq.n	80024da <HAL_ADC_ConfigChannel+0xf2>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800247c:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8002480:	f000 80da 	beq.w	8002638 <HAL_ADC_ConfigChannel+0x250>
 8002484:	4db0      	ldr	r5, [pc, #704]	@ (8002748 <HAL_ADC_ConfigChannel+0x360>)
 8002486:	49b1      	ldr	r1, [pc, #708]	@ (800274c <HAL_ADC_ConfigChannel+0x364>)
 8002488:	4cb1      	ldr	r4, [pc, #708]	@ (8002750 <HAL_ADC_ConfigChannel+0x368>)
 800248a:	42aa      	cmp	r2, r5
 800248c:	bf08      	it	eq
 800248e:	4621      	moveq	r1, r4
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002490:	4cb0      	ldr	r4, [pc, #704]	@ (8002754 <HAL_ADC_ConfigChannel+0x36c>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002492:	6889      	ldr	r1, [r1, #8]
 8002494:	42a0      	cmp	r0, r4
 8002496:	f001 75e0 	and.w	r5, r1, #29360128	@ 0x1c00000
 800249a:	f000 80d3 	beq.w	8002644 <HAL_ADC_ConfigChannel+0x25c>
 800249e:	4cae      	ldr	r4, [pc, #696]	@ (8002758 <HAL_ADC_ConfigChannel+0x370>)
 80024a0:	42a0      	cmp	r0, r4
 80024a2:	f000 80cf 	beq.w	8002644 <HAL_ADC_ConfigChannel+0x25c>
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80024a6:	4cad      	ldr	r4, [pc, #692]	@ (800275c <HAL_ADC_ConfigChannel+0x374>)
 80024a8:	42a0      	cmp	r0, r4
 80024aa:	f000 80f4 	beq.w	8002696 <HAL_ADC_ConfigChannel+0x2ae>
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80024ae:	4cac      	ldr	r4, [pc, #688]	@ (8002760 <HAL_ADC_ConfigChannel+0x378>)
 80024b0:	42a0      	cmp	r0, r4
 80024b2:	d112      	bne.n	80024da <HAL_ADC_ConfigChannel+0xf2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80024b4:	0249      	lsls	r1, r1, #9
 80024b6:	d410      	bmi.n	80024da <HAL_ADC_ConfigChannel+0xf2>
        if (ADC_VREFINT_INSTANCE(hadc))
 80024b8:	49a3      	ldr	r1, [pc, #652]	@ (8002748 <HAL_ADC_ConfigChannel+0x360>)
 80024ba:	428a      	cmp	r2, r1
 80024bc:	d00d      	beq.n	80024da <HAL_ADC_ConfigChannel+0xf2>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80024be:	48a4      	ldr	r0, [pc, #656]	@ (8002750 <HAL_ADC_ConfigChannel+0x368>)
 80024c0:	f501 61c0 	add.w	r1, r1, #1536	@ 0x600
 80024c4:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 80024c8:	bf08      	it	eq
 80024ca:	4601      	moveq	r1, r0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80024cc:	688a      	ldr	r2, [r1, #8]
 80024ce:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 80024d2:	432a      	orrs	r2, r5
 80024d4:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 80024d8:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024da:	2000      	movs	r0, #0
 80024dc:	e003      	b.n	80024e6 <HAL_ADC_ConfigChannel+0xfe>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024de:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80024e0:	f042 0220 	orr.w	r2, r2, #32
 80024e4:	65da      	str	r2, [r3, #92]	@ 0x5c
  __HAL_UNLOCK(hadc);
 80024e6:	2200      	movs	r2, #0
 80024e8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
}
 80024ec:	b002      	add	sp, #8
 80024ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80024f2:	6894      	ldr	r4, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80024f4:	6808      	ldr	r0, [r1, #0]
 80024f6:	0726      	lsls	r6, r4, #28
 80024f8:	d4a7      	bmi.n	800244a <HAL_ADC_ConfigChannel+0x62>
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80024fa:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(*preg,
 80024fc:	f3c0 5604 	ubfx	r6, r0, #20, #5
 8002500:	2407      	movs	r4, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002502:	0dc0      	lsrs	r0, r0, #23
  MODIFY_REG(*preg,
 8002504:	40b4      	lsls	r4, r6
 8002506:	f1b5 4f00 	cmp.w	r5, #2147483648	@ 0x80000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800250a:	f000 0004 	and.w	r0, r0, #4
  MODIFY_REG(*preg,
 800250e:	ea6f 0404 	mvn.w	r4, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002512:	f102 0714 	add.w	r7, r2, #20
 8002516:	f000 812d 	beq.w	8002774 <HAL_ADC_ConfigChannel+0x38c>
  MODIFY_REG(*preg,
 800251a:	40b5      	lsls	r5, r6
 800251c:	583e      	ldr	r6, [r7, r0]
 800251e:	4034      	ands	r4, r6
 8002520:	432c      	orrs	r4, r5
 8002522:	503c      	str	r4, [r7, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002524:	6950      	ldr	r0, [r2, #20]
 8002526:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800252a:	6150      	str	r0, [r2, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800252c:	e9d1 7504 	ldrd	r7, r5, [r1, #16]
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002530:	6808      	ldr	r0, [r1, #0]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002532:	68d6      	ldr	r6, [r2, #12]
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002534:	2f04      	cmp	r7, #4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002536:	f102 0460 	add.w	r4, r2, #96	@ 0x60
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800253a:	4684      	mov	ip, r0
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800253c:	f000 80d6 	beq.w	80026ec <HAL_ADC_ConfigChannel+0x304>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002540:	f3c6 06c1 	ubfx	r6, r6, #3, #2
 8002544:	0076      	lsls	r6, r6, #1
  MODIFY_REG(*preg,
 8002546:	f854 c027 	ldr.w	ip, [r4, r7, lsl #2]
 800254a:	40b5      	lsls	r5, r6
 800254c:	4e85      	ldr	r6, [pc, #532]	@ (8002764 <HAL_ADC_ConfigChannel+0x37c>)
 800254e:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8002552:	ea0c 0606 	and.w	r6, ip, r6
 8002556:	4306      	orrs	r6, r0
 8002558:	4335      	orrs	r5, r6
 800255a:	f045 4500 	orr.w	r5, r5, #2147483648	@ 0x80000000
 800255e:	f844 5027 	str.w	r5, [r4, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002562:	690d      	ldr	r5, [r1, #16]
  MODIFY_REG(*preg,
 8002564:	698e      	ldr	r6, [r1, #24]
 8002566:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 800256a:	f020 7080 	bic.w	r0, r0, #16777216	@ 0x1000000
 800256e:	4330      	orrs	r0, r6
 8002570:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002574:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002576:	7f0d      	ldrb	r5, [r1, #28]
  MODIFY_REG(*preg,
 8002578:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 800257c:	f1a5 0501 	sub.w	r5, r5, #1
 8002580:	fab5 f585 	clz	r5, r5
 8002584:	096d      	lsrs	r5, r5, #5
 8002586:	f020 7000 	bic.w	r0, r0, #33554432	@ 0x2000000
 800258a:	ea40 6045 	orr.w	r0, r0, r5, lsl #25
 800258e:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002592:	6808      	ldr	r0, [r1, #0]
}
 8002594:	e759      	b.n	800244a <HAL_ADC_ConfigChannel+0x62>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002596:	2f00      	cmp	r7, #0
 8002598:	f000 8092 	beq.w	80026c0 <HAL_ADC_ConfigChannel+0x2d8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800259c:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 80025a0:	2c00      	cmp	r4, #0
 80025a2:	f000 80ef 	beq.w	8002784 <HAL_ADC_ConfigChannel+0x39c>
  return __builtin_clz(value);
 80025a6:	fab4 f484 	clz	r4, r4
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80025aa:	3401      	adds	r4, #1
 80025ac:	f004 041f 	and.w	r4, r4, #31
 80025b0:	2c09      	cmp	r4, #9
 80025b2:	f240 80e7 	bls.w	8002784 <HAL_ADC_ConfigChannel+0x39c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025b6:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 80025ba:	2c00      	cmp	r4, #0
 80025bc:	f000 8186 	beq.w	80028cc <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 80025c0:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80025c4:	3401      	adds	r4, #1
 80025c6:	06a4      	lsls	r4, r4, #26
 80025c8:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025cc:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80025d0:	2d00      	cmp	r5, #0
 80025d2:	f000 8180 	beq.w	80028d6 <HAL_ADC_ConfigChannel+0x4ee>
  return __builtin_clz(value);
 80025d6:	fab5 f585 	clz	r5, r5
 80025da:	3501      	adds	r5, #1
 80025dc:	f005 051f 	and.w	r5, r5, #31
 80025e0:	2601      	movs	r6, #1
 80025e2:	fa06 f505 	lsl.w	r5, r6, r5
 80025e6:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025e8:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80025ec:	2800      	cmp	r0, #0
 80025ee:	f000 8170 	beq.w	80028d2 <HAL_ADC_ConfigChannel+0x4ea>
  return __builtin_clz(value);
 80025f2:	fab0 f080 	clz	r0, r0
 80025f6:	1c45      	adds	r5, r0, #1
 80025f8:	f005 051f 	and.w	r5, r5, #31
 80025fc:	2003      	movs	r0, #3
 80025fe:	f06f 061d 	mvn.w	r6, #29
 8002602:	fb10 6005 	smlabb	r0, r0, r5, r6
 8002606:	0500      	lsls	r0, r0, #20
 8002608:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800260c:	4320      	orrs	r0, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800260e:	0dc5      	lsrs	r5, r0, #23
  MODIFY_REG(*preg,
 8002610:	688c      	ldr	r4, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002612:	f005 0504 	and.w	r5, r5, #4
 8002616:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 800261a:	f3c0 5004 	ubfx	r0, r0, #20, #5
 800261e:	fa04 f700 	lsl.w	r7, r4, r0
 8002622:	f04f 0c07 	mov.w	ip, #7
 8002626:	5974      	ldr	r4, [r6, r5]
 8002628:	fa0c f000 	lsl.w	r0, ip, r0
 800262c:	ea24 0000 	bic.w	r0, r4, r0
 8002630:	4338      	orrs	r0, r7
 8002632:	5170      	str	r0, [r6, r5]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002634:	6808      	ldr	r0, [r1, #0]
}
 8002636:	e71e      	b.n	8002476 <HAL_ADC_ConfigChannel+0x8e>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002638:	4945      	ldr	r1, [pc, #276]	@ (8002750 <HAL_ADC_ConfigChannel+0x368>)
 800263a:	e729      	b.n	8002490 <HAL_ADC_ConfigChannel+0xa8>
  __HAL_LOCK(hadc);
 800263c:	2002      	movs	r0, #2
}
 800263e:	b002      	add	sp, #8
 8002640:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002644:	020c      	lsls	r4, r1, #8
 8002646:	f53f af48 	bmi.w	80024da <HAL_ADC_ConfigChannel+0xf2>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800264a:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 800264e:	d04b      	beq.n	80026e8 <HAL_ADC_ConfigChannel+0x300>
 8002650:	4945      	ldr	r1, [pc, #276]	@ (8002768 <HAL_ADC_ConfigChannel+0x380>)
 8002652:	428a      	cmp	r2, r1
 8002654:	f47f af41 	bne.w	80024da <HAL_ADC_ConfigChannel+0xf2>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002658:	483c      	ldr	r0, [pc, #240]	@ (800274c <HAL_ADC_ConfigChannel+0x364>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800265a:	4a44      	ldr	r2, [pc, #272]	@ (800276c <HAL_ADC_ConfigChannel+0x384>)
 800265c:	4c44      	ldr	r4, [pc, #272]	@ (8002770 <HAL_ADC_ConfigChannel+0x388>)
 800265e:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002660:	6881      	ldr	r1, [r0, #8]
 8002662:	0992      	lsrs	r2, r2, #6
 8002664:	fba4 4202 	umull	r4, r2, r4, r2
 8002668:	0992      	lsrs	r2, r2, #6
 800266a:	f021 71e0 	bic.w	r1, r1, #29360128	@ 0x1c00000
 800266e:	3201      	adds	r2, #1
 8002670:	4329      	orrs	r1, r5
 8002672:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002676:	0092      	lsls	r2, r2, #2
 8002678:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800267c:	6081      	str	r1, [r0, #8]
 800267e:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8002680:	9a01      	ldr	r2, [sp, #4]
 8002682:	2a00      	cmp	r2, #0
 8002684:	f43f af29 	beq.w	80024da <HAL_ADC_ConfigChannel+0xf2>
            wait_loop_index--;
 8002688:	9a01      	ldr	r2, [sp, #4]
 800268a:	3a01      	subs	r2, #1
 800268c:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 800268e:	9a01      	ldr	r2, [sp, #4]
 8002690:	2a00      	cmp	r2, #0
 8002692:	d1f9      	bne.n	8002688 <HAL_ADC_ConfigChannel+0x2a0>
 8002694:	e721      	b.n	80024da <HAL_ADC_ConfigChannel+0xf2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002696:	01c8      	lsls	r0, r1, #7
 8002698:	f53f af1f 	bmi.w	80024da <HAL_ADC_ConfigChannel+0xf2>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800269c:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 80026a0:	f000 810a 	beq.w	80028b8 <HAL_ADC_ConfigChannel+0x4d0>
 80026a4:	4c28      	ldr	r4, [pc, #160]	@ (8002748 <HAL_ADC_ConfigChannel+0x360>)
 80026a6:	4929      	ldr	r1, [pc, #164]	@ (800274c <HAL_ADC_ConfigChannel+0x364>)
 80026a8:	4829      	ldr	r0, [pc, #164]	@ (8002750 <HAL_ADC_ConfigChannel+0x368>)
 80026aa:	42a2      	cmp	r2, r4
 80026ac:	bf08      	it	eq
 80026ae:	4601      	moveq	r1, r0
 80026b0:	688a      	ldr	r2, [r1, #8]
 80026b2:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 80026b6:	432a      	orrs	r2, r5
 80026b8:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80026bc:	608a      	str	r2, [r1, #8]
}
 80026be:	e70c      	b.n	80024da <HAL_ADC_ConfigChannel+0xf2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80026c0:	0e80      	lsrs	r0, r0, #26
 80026c2:	3001      	adds	r0, #1
 80026c4:	f000 051f 	and.w	r5, r0, #31
 80026c8:	2401      	movs	r4, #1
 80026ca:	0680      	lsls	r0, r0, #26
 80026cc:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 80026d0:	40ac      	lsls	r4, r5
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80026d2:	2d09      	cmp	r5, #9
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80026d4:	ea44 0400 	orr.w	r4, r4, r0
 80026d8:	eb05 0045 	add.w	r0, r5, r5, lsl #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80026dc:	d977      	bls.n	80027ce <HAL_ADC_ConfigChannel+0x3e6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80026de:	381e      	subs	r0, #30
 80026e0:	0500      	lsls	r0, r0, #20
 80026e2:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
 80026e6:	e791      	b.n	800260c <HAL_ADC_ConfigChannel+0x224>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80026e8:	4819      	ldr	r0, [pc, #100]	@ (8002750 <HAL_ADC_ConfigChannel+0x368>)
 80026ea:	e7b6      	b.n	800265a <HAL_ADC_ConfigChannel+0x272>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80026ec:	6e15      	ldr	r5, [r2, #96]	@ 0x60
 80026ee:	6e15      	ldr	r5, [r2, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80026f0:	f3c0 0612 	ubfx	r6, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80026f4:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80026f8:	2e00      	cmp	r6, #0
 80026fa:	d16a      	bne.n	80027d2 <HAL_ADC_ConfigChannel+0x3ea>
 80026fc:	f3c0 6084 	ubfx	r0, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002700:	4285      	cmp	r5, r0
 8002702:	f000 8097 	beq.w	8002834 <HAL_ADC_ConfigChannel+0x44c>
 8002706:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 8002708:	6e55      	ldr	r5, [r2, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800270a:	f3c5 6584 	ubfx	r5, r5, #26, #5
 800270e:	4285      	cmp	r5, r0
 8002710:	f000 80a2 	beq.w	8002858 <HAL_ADC_ConfigChannel+0x470>
 8002714:	68a5      	ldr	r5, [r4, #8]
 8002716:	68a5      	ldr	r5, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002718:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800271c:	f3c5 6584 	ubfx	r5, r5, #26, #5
 8002720:	4285      	cmp	r5, r0
 8002722:	f000 80ae 	beq.w	8002882 <HAL_ADC_ConfigChannel+0x49a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002726:	68e5      	ldr	r5, [r4, #12]
 8002728:	68e5      	ldr	r5, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800272a:	f104 060c 	add.w	r6, r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800272e:	f3c5 6484 	ubfx	r4, r5, #26, #5
 8002732:	42a0      	cmp	r0, r4
 8002734:	f000 80ba 	beq.w	80028ac <HAL_ADC_ConfigChannel+0x4c4>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002738:	4660      	mov	r0, ip
 800273a:	e686      	b.n	800244a <HAL_ADC_ConfigChannel+0x62>
 800273c:	0007ffff 	.word	0x0007ffff
 8002740:	407f0000 	.word	0x407f0000
 8002744:	80080000 	.word	0x80080000
 8002748:	50000100 	.word	0x50000100
 800274c:	50000700 	.word	0x50000700
 8002750:	50000300 	.word	0x50000300
 8002754:	c3210000 	.word	0xc3210000
 8002758:	90c00010 	.word	0x90c00010
 800275c:	c7520000 	.word	0xc7520000
 8002760:	cb840000 	.word	0xcb840000
 8002764:	03fff000 	.word	0x03fff000
 8002768:	50000600 	.word	0x50000600
 800276c:	2000000c 	.word	0x2000000c
 8002770:	053e2d63 	.word	0x053e2d63
  MODIFY_REG(*preg,
 8002774:	583d      	ldr	r5, [r7, r0]
 8002776:	402c      	ands	r4, r5
 8002778:	503c      	str	r4, [r7, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800277a:	6950      	ldr	r0, [r2, #20]
 800277c:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8002780:	6150      	str	r0, [r2, #20]
}
 8002782:	e6d3      	b.n	800252c <HAL_ADC_ConfigChannel+0x144>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002784:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8002788:	2c00      	cmp	r4, #0
 800278a:	f000 8099 	beq.w	80028c0 <HAL_ADC_ConfigChannel+0x4d8>
  return __builtin_clz(value);
 800278e:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002792:	3401      	adds	r4, #1
 8002794:	06a4      	lsls	r4, r4, #26
 8002796:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800279a:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800279e:	2d00      	cmp	r5, #0
 80027a0:	f000 808c 	beq.w	80028bc <HAL_ADC_ConfigChannel+0x4d4>
  return __builtin_clz(value);
 80027a4:	fab5 f585 	clz	r5, r5
 80027a8:	3501      	adds	r5, #1
 80027aa:	f005 051f 	and.w	r5, r5, #31
 80027ae:	2601      	movs	r6, #1
 80027b0:	fa06 f505 	lsl.w	r5, r6, r5
 80027b4:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027b6:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80027ba:	2800      	cmp	r0, #0
 80027bc:	f000 8083 	beq.w	80028c6 <HAL_ADC_ConfigChannel+0x4de>
  return __builtin_clz(value);
 80027c0:	fab0 f080 	clz	r0, r0
 80027c4:	3001      	adds	r0, #1
 80027c6:	f000 001f 	and.w	r0, r0, #31
 80027ca:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80027ce:	0500      	lsls	r0, r0, #20
 80027d0:	e71c      	b.n	800260c <HAL_ADC_ConfigChannel+0x224>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d2:	fa90 f6a0 	rbit	r6, r0
  if (value == 0U)
 80027d6:	b11e      	cbz	r6, 80027e0 <HAL_ADC_ConfigChannel+0x3f8>
  return __builtin_clz(value);
 80027d8:	fab6 f686 	clz	r6, r6
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80027dc:	42b5      	cmp	r5, r6
 80027de:	d029      	beq.n	8002834 <HAL_ADC_ConfigChannel+0x44c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80027e0:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 80027e2:	6e55      	ldr	r5, [r2, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80027e4:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027e8:	fa9c f6ac 	rbit	r6, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027ec:	f104 0708 	add.w	r7, r4, #8
 80027f0:	46be      	mov	lr, r7
  if (value == 0U)
 80027f2:	b11e      	cbz	r6, 80027fc <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80027f4:	fab6 f686 	clz	r6, r6
 80027f8:	42ae      	cmp	r6, r5
 80027fa:	d02f      	beq.n	800285c <HAL_ADC_ConfigChannel+0x474>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80027fc:	68a5      	ldr	r5, [r4, #8]
 80027fe:	68a5      	ldr	r5, [r4, #8]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002800:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002804:	fa9c feac 	rbit	lr, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002808:	f104 060c 	add.w	r6, r4, #12
 800280c:	46b0      	mov	r8, r6
  if (value == 0U)
 800280e:	f1be 0f00 	cmp.w	lr, #0
 8002812:	d003      	beq.n	800281c <HAL_ADC_ConfigChannel+0x434>
  return __builtin_clz(value);
 8002814:	fabe fe8e 	clz	lr, lr
 8002818:	45ae      	cmp	lr, r5
 800281a:	d034      	beq.n	8002886 <HAL_ADC_ConfigChannel+0x49e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800281c:	68e5      	ldr	r5, [r4, #12]
 800281e:	68e4      	ldr	r4, [r4, #12]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002820:	f3c4 6484 	ubfx	r4, r4, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002824:	fa9c f5ac 	rbit	r5, ip
  if (value == 0U)
 8002828:	2d00      	cmp	r5, #0
 800282a:	f43f ae0e 	beq.w	800244a <HAL_ADC_ConfigChannel+0x62>
  return __builtin_clz(value);
 800282e:	fab5 f085 	clz	r0, r5
 8002832:	e77e      	b.n	8002732 <HAL_ADC_ConfigChannel+0x34a>
  MODIFY_REG(*preg,
 8002834:	6e10      	ldr	r0, [r2, #96]	@ 0x60
 8002836:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800283a:	6610      	str	r0, [r2, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800283c:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002840:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 8002842:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 8002844:	f3cc 0612 	ubfx	r6, ip, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002848:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800284c:	4660      	mov	r0, ip
 800284e:	2e00      	cmp	r6, #0
 8002850:	d1ca      	bne.n	80027e8 <HAL_ADC_ConfigChannel+0x400>
 8002852:	f3cc 6084 	ubfx	r0, ip, #26, #5
 8002856:	e75a      	b.n	800270e <HAL_ADC_ConfigChannel+0x326>
 8002858:	f104 0e08 	add.w	lr, r4, #8
  MODIFY_REG(*preg,
 800285c:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 800285e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8002862:	6650      	str	r0, [r2, #100]	@ 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002864:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002868:	68a0      	ldr	r0, [r4, #8]
 800286a:	68a5      	ldr	r5, [r4, #8]
 800286c:	f3cc 0612 	ubfx	r6, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002870:	4677      	mov	r7, lr
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002872:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002876:	4660      	mov	r0, ip
 8002878:	2e00      	cmp	r6, #0
 800287a:	d1c3      	bne.n	8002804 <HAL_ADC_ConfigChannel+0x41c>
 800287c:	f3cc 6084 	ubfx	r0, ip, #26, #5
 8002880:	e74e      	b.n	8002720 <HAL_ADC_ConfigChannel+0x338>
 8002882:	f104 080c 	add.w	r8, r4, #12
  MODIFY_REG(*preg,
 8002886:	6838      	ldr	r0, [r7, #0]
 8002888:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800288c:	6038      	str	r0, [r7, #0]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800288e:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002892:	68e0      	ldr	r0, [r4, #12]
 8002894:	68e4      	ldr	r4, [r4, #12]
 8002896:	f3cc 0512 	ubfx	r5, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800289a:	4646      	mov	r6, r8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800289c:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80028a0:	4660      	mov	r0, ip
 80028a2:	2d00      	cmp	r5, #0
 80028a4:	d1be      	bne.n	8002824 <HAL_ADC_ConfigChannel+0x43c>
 80028a6:	f3cc 6084 	ubfx	r0, ip, #26, #5
 80028aa:	e742      	b.n	8002732 <HAL_ADC_ConfigChannel+0x34a>
  MODIFY_REG(*preg,
 80028ac:	6830      	ldr	r0, [r6, #0]
 80028ae:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80028b2:	6030      	str	r0, [r6, #0]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80028b4:	6808      	ldr	r0, [r1, #0]
}
 80028b6:	e5c8      	b.n	800244a <HAL_ADC_ConfigChannel+0x62>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80028b8:	4908      	ldr	r1, [pc, #32]	@ (80028dc <HAL_ADC_ConfigChannel+0x4f4>)
 80028ba:	e6f9      	b.n	80026b0 <HAL_ADC_ConfigChannel+0x2c8>
 80028bc:	2502      	movs	r5, #2
 80028be:	e779      	b.n	80027b4 <HAL_ADC_ConfigChannel+0x3cc>
 80028c0:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 80028c4:	e769      	b.n	800279a <HAL_ADC_ConfigChannel+0x3b2>
 80028c6:	f44f 1040 	mov.w	r0, #3145728	@ 0x300000
 80028ca:	e69f      	b.n	800260c <HAL_ADC_ConfigChannel+0x224>
 80028cc:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 80028d0:	e67c      	b.n	80025cc <HAL_ADC_ConfigChannel+0x1e4>
 80028d2:	4803      	ldr	r0, [pc, #12]	@ (80028e0 <HAL_ADC_ConfigChannel+0x4f8>)
 80028d4:	e69a      	b.n	800260c <HAL_ADC_ConfigChannel+0x224>
 80028d6:	2502      	movs	r5, #2
 80028d8:	e685      	b.n	80025e6 <HAL_ADC_ConfigChannel+0x1fe>
 80028da:	bf00      	nop
 80028dc:	50000300 	.word	0x50000300
 80028e0:	fe500000 	.word	0xfe500000

080028e4 <ADC_Enable>:
{
 80028e4:	b570      	push	{r4, r5, r6, lr}
 80028e6:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 80028e8:	2200      	movs	r2, #0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80028ea:	6803      	ldr	r3, [r0, #0]
  __IO uint32_t wait_loop_index = 0UL;
 80028ec:	9201      	str	r2, [sp, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80028ee:	689a      	ldr	r2, [r3, #8]
 80028f0:	07d2      	lsls	r2, r2, #31
 80028f2:	d434      	bmi.n	800295e <ADC_Enable+0x7a>
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80028f4:	6899      	ldr	r1, [r3, #8]
 80028f6:	4a2d      	ldr	r2, [pc, #180]	@ (80029ac <ADC_Enable+0xc8>)
 80028f8:	4211      	tst	r1, r2
 80028fa:	4604      	mov	r4, r0
 80028fc:	d132      	bne.n	8002964 <ADC_Enable+0x80>
  MODIFY_REG(ADCx->CR,
 80028fe:	689a      	ldr	r2, [r3, #8]
 8002900:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002904:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8002908:	f042 0201 	orr.w	r2, r2, #1
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800290c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002910:	609a      	str	r2, [r3, #8]
 8002912:	d048      	beq.n	80029a6 <ADC_Enable+0xc2>
 8002914:	4826      	ldr	r0, [pc, #152]	@ (80029b0 <ADC_Enable+0xcc>)
 8002916:	4a27      	ldr	r2, [pc, #156]	@ (80029b4 <ADC_Enable+0xd0>)
 8002918:	4927      	ldr	r1, [pc, #156]	@ (80029b8 <ADC_Enable+0xd4>)
 800291a:	4283      	cmp	r3, r0
 800291c:	bf08      	it	eq
 800291e:	460a      	moveq	r2, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002920:	6893      	ldr	r3, [r2, #8]
 8002922:	021b      	lsls	r3, r3, #8
 8002924:	d429      	bmi.n	800297a <ADC_Enable+0x96>
    tickstart = HAL_GetTick();
 8002926:	f7ff fbdb 	bl	80020e0 <HAL_GetTick>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800292a:	6823      	ldr	r3, [r4, #0]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	07d6      	lsls	r6, r2, #31
    tickstart = HAL_GetTick();
 8002930:	4605      	mov	r5, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002932:	d414      	bmi.n	800295e <ADC_Enable+0x7a>
  MODIFY_REG(ADCx->CR,
 8002934:	4e21      	ldr	r6, [pc, #132]	@ (80029bc <ADC_Enable+0xd8>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002936:	689a      	ldr	r2, [r3, #8]
 8002938:	07d0      	lsls	r0, r2, #31
 800293a:	d404      	bmi.n	8002946 <ADC_Enable+0x62>
  MODIFY_REG(ADCx->CR,
 800293c:	689a      	ldr	r2, [r3, #8]
 800293e:	4032      	ands	r2, r6
 8002940:	f042 0201 	orr.w	r2, r2, #1
 8002944:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002946:	f7ff fbcb 	bl	80020e0 <HAL_GetTick>
 800294a:	1b43      	subs	r3, r0, r5
 800294c:	2b02      	cmp	r3, #2
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800294e:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002950:	d902      	bls.n	8002958 <ADC_Enable+0x74>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	07d1      	lsls	r1, r2, #31
 8002956:	d505      	bpl.n	8002964 <ADC_Enable+0x80>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	07d2      	lsls	r2, r2, #31
 800295c:	d5eb      	bpl.n	8002936 <ADC_Enable+0x52>
  return HAL_OK;
 800295e:	2000      	movs	r0, #0
}
 8002960:	b002      	add	sp, #8
 8002962:	bd70      	pop	{r4, r5, r6, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002964:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002966:	f043 0310 	orr.w	r3, r3, #16
 800296a:	65e3      	str	r3, [r4, #92]	@ 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800296c:	6e23      	ldr	r3, [r4, #96]	@ 0x60
      return HAL_ERROR;
 800296e:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002970:	f043 0301 	orr.w	r3, r3, #1
 8002974:	6623      	str	r3, [r4, #96]	@ 0x60
}
 8002976:	b002      	add	sp, #8
 8002978:	bd70      	pop	{r4, r5, r6, pc}
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800297a:	4b11      	ldr	r3, [pc, #68]	@ (80029c0 <ADC_Enable+0xdc>)
 800297c:	4a11      	ldr	r2, [pc, #68]	@ (80029c4 <ADC_Enable+0xe0>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	099b      	lsrs	r3, r3, #6
 8002982:	fba2 2303 	umull	r2, r3, r2, r3
 8002986:	099b      	lsrs	r3, r3, #6
 8002988:	3301      	adds	r3, #1
 800298a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800298e:	009b      	lsls	r3, r3, #2
 8002990:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8002992:	9b01      	ldr	r3, [sp, #4]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d0c6      	beq.n	8002926 <ADC_Enable+0x42>
        wait_loop_index--;
 8002998:	9b01      	ldr	r3, [sp, #4]
 800299a:	3b01      	subs	r3, #1
 800299c:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 800299e:	9b01      	ldr	r3, [sp, #4]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d1f9      	bne.n	8002998 <ADC_Enable+0xb4>
 80029a4:	e7bf      	b.n	8002926 <ADC_Enable+0x42>
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80029a6:	4a04      	ldr	r2, [pc, #16]	@ (80029b8 <ADC_Enable+0xd4>)
 80029a8:	e7ba      	b.n	8002920 <ADC_Enable+0x3c>
 80029aa:	bf00      	nop
 80029ac:	8000003f 	.word	0x8000003f
 80029b0:	50000100 	.word	0x50000100
 80029b4:	50000700 	.word	0x50000700
 80029b8:	50000300 	.word	0x50000300
 80029bc:	7fffffc0 	.word	0x7fffffc0
 80029c0:	2000000c 	.word	0x2000000c
 80029c4:	053e2d63 	.word	0x053e2d63

080029c8 <HAL_ADC_Start_DMA>:
{
 80029c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80029cc:	6805      	ldr	r5, [r0, #0]
 80029ce:	f1b5 4fa0 	cmp.w	r5, #1342177280	@ 0x50000000
{
 80029d2:	4604      	mov	r4, r0
 80029d4:	460e      	mov	r6, r1
 80029d6:	4617      	mov	r7, r2
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80029d8:	d022      	beq.n	8002a20 <HAL_ADC_Start_DMA+0x58>
 80029da:	4a39      	ldr	r2, [pc, #228]	@ (8002ac0 <HAL_ADC_Start_DMA+0xf8>)
 80029dc:	4839      	ldr	r0, [pc, #228]	@ (8002ac4 <HAL_ADC_Start_DMA+0xfc>)
 80029de:	4b3a      	ldr	r3, [pc, #232]	@ (8002ac8 <HAL_ADC_Start_DMA+0x100>)
 80029e0:	4295      	cmp	r5, r2
 80029e2:	bf08      	it	eq
 80029e4:	4618      	moveq	r0, r3
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80029e6:	6882      	ldr	r2, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80029e8:	68ab      	ldr	r3, [r5, #8]
 80029ea:	075b      	lsls	r3, r3, #29
 80029ec:	d415      	bmi.n	8002a1a <HAL_ADC_Start_DMA+0x52>
    __HAL_LOCK(hadc);
 80029ee:	f894 3058 	ldrb.w	r3, [r4, #88]	@ 0x58
 80029f2:	2b01      	cmp	r3, #1
 80029f4:	d011      	beq.n	8002a1a <HAL_ADC_Start_DMA+0x52>
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80029f6:	4b35      	ldr	r3, [pc, #212]	@ (8002acc <HAL_ADC_Start_DMA+0x104>)
    __HAL_LOCK(hadc);
 80029f8:	2001      	movs	r0, #1
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80029fa:	429d      	cmp	r5, r3
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80029fc:	f002 081f 	and.w	r8, r2, #31
    __HAL_LOCK(hadc);
 8002a00:	f884 0058 	strb.w	r0, [r4, #88]	@ 0x58
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002a04:	d00e      	beq.n	8002a24 <HAL_ADC_Start_DMA+0x5c>
 8002a06:	f240 2321 	movw	r3, #545	@ 0x221
 8002a0a:	fa23 f308 	lsr.w	r3, r3, r8
 8002a0e:	4003      	ands	r3, r0
 8002a10:	d108      	bne.n	8002a24 <HAL_ADC_Start_DMA+0x5c>
      __HAL_UNLOCK(hadc);
 8002a12:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
}
 8002a16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_LOCK(hadc);
 8002a1a:	2002      	movs	r0, #2
}
 8002a1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a20:	4829      	ldr	r0, [pc, #164]	@ (8002ac8 <HAL_ADC_Start_DMA+0x100>)
 8002a22:	e7e0      	b.n	80029e6 <HAL_ADC_Start_DMA+0x1e>
      tmp_hal_status = ADC_Enable(hadc);
 8002a24:	4620      	mov	r0, r4
 8002a26:	f7ff ff5d 	bl	80028e4 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8002a2a:	2800      	cmp	r0, #0
 8002a2c:	d13f      	bne.n	8002aae <HAL_ADC_Start_DMA+0xe6>
        ADC_STATE_CLR_SET(hadc->State,
 8002a2e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002a30:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 8002a32:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002a36:	f023 0301 	bic.w	r3, r3, #1
 8002a3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a3e:	65e3      	str	r3, [r4, #92]	@ 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002a40:	4b1f      	ldr	r3, [pc, #124]	@ (8002ac0 <HAL_ADC_Start_DMA+0xf8>)
 8002a42:	4299      	cmp	r1, r3
 8002a44:	d038      	beq.n	8002ab8 <HAL_ADC_Start_DMA+0xf0>
 8002a46:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002a4a:	4299      	cmp	r1, r3
 8002a4c:	d034      	beq.n	8002ab8 <HAL_ADC_Start_DMA+0xf0>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002a4e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002a50:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002a54:	65e3      	str	r3, [r4, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002a56:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002a58:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8002a5a:	4d1d      	ldr	r5, [pc, #116]	@ (8002ad0 <HAL_ADC_Start_DMA+0x108>)
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002a5c:	f413 5380 	ands.w	r3, r3, #4096	@ 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002a60:	bf1c      	itt	ne
 8002a62:	6e23      	ldrne	r3, [r4, #96]	@ 0x60
 8002a64:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 8002a68:	6623      	str	r3, [r4, #96]	@ 0x60
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002a6a:	62c5      	str	r5, [r0, #44]	@ 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002a6c:	4d19      	ldr	r5, [pc, #100]	@ (8002ad4 <HAL_ADC_Start_DMA+0x10c>)
 8002a6e:	6305      	str	r5, [r0, #48]	@ 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002a70:	4d19      	ldr	r5, [pc, #100]	@ (8002ad8 <HAL_ADC_Start_DMA+0x110>)
 8002a72:	6345      	str	r5, [r0, #52]	@ 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002a74:	251c      	movs	r5, #28
 8002a76:	600d      	str	r5, [r1, #0]
        __HAL_UNLOCK(hadc);
 8002a78:	2500      	movs	r5, #0
 8002a7a:	f884 5058 	strb.w	r5, [r4, #88]	@ 0x58
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002a7e:	684d      	ldr	r5, [r1, #4]
 8002a80:	f045 0510 	orr.w	r5, r5, #16
 8002a84:	604d      	str	r5, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002a86:	68cd      	ldr	r5, [r1, #12]
 8002a88:	f045 0501 	orr.w	r5, r5, #1
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002a8c:	463b      	mov	r3, r7
 8002a8e:	4632      	mov	r2, r6
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002a90:	60cd      	str	r5, [r1, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002a92:	3140      	adds	r1, #64	@ 0x40
 8002a94:	f000 f9b2 	bl	8002dfc <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002a98:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8002a9a:	6893      	ldr	r3, [r2, #8]
 8002a9c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002aa0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002aa4:	f043 0304 	orr.w	r3, r3, #4
 8002aa8:	6093      	str	r3, [r2, #8]
}
 8002aaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_UNLOCK(hadc);
 8002aae:	2300      	movs	r3, #0
 8002ab0:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58
}
 8002ab4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002ab8:	f1b8 0f00 	cmp.w	r8, #0
 8002abc:	d1cb      	bne.n	8002a56 <HAL_ADC_Start_DMA+0x8e>
 8002abe:	e7c6      	b.n	8002a4e <HAL_ADC_Start_DMA+0x86>
 8002ac0:	50000100 	.word	0x50000100
 8002ac4:	50000700 	.word	0x50000700
 8002ac8:	50000300 	.word	0x50000300
 8002acc:	50000600 	.word	0x50000600
 8002ad0:	08002361 	.word	0x08002361
 8002ad4:	08002351 	.word	0x08002351
 8002ad8:	080023cd 	.word	0x080023cd

08002adc <ADC_Disable>:
{
 8002adc:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002ade:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002ae0:	689a      	ldr	r2, [r3, #8]
 8002ae2:	0795      	lsls	r5, r2, #30
 8002ae4:	d502      	bpl.n	8002aec <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002ae6:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 8002ae8:	2000      	movs	r0, #0
}
 8002aea:	bd38      	pop	{r3, r4, r5, pc}
 8002aec:	689a      	ldr	r2, [r3, #8]
 8002aee:	07d4      	lsls	r4, r2, #31
 8002af0:	d5fa      	bpl.n	8002ae8 <ADC_Disable+0xc>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002af2:	689a      	ldr	r2, [r3, #8]
 8002af4:	f002 020d 	and.w	r2, r2, #13
 8002af8:	2a01      	cmp	r2, #1
 8002afa:	4604      	mov	r4, r0
 8002afc:	d009      	beq.n	8002b12 <ADC_Disable+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002afe:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002b00:	f043 0310 	orr.w	r3, r3, #16
 8002b04:	65e3      	str	r3, [r4, #92]	@ 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b06:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002b08:	f043 0301 	orr.w	r3, r3, #1
 8002b0c:	6623      	str	r3, [r4, #96]	@ 0x60
      return HAL_ERROR;
 8002b0e:	2001      	movs	r0, #1
}
 8002b10:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 8002b12:	689a      	ldr	r2, [r3, #8]
 8002b14:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002b18:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002b1c:	2103      	movs	r1, #3
 8002b1e:	f042 0202 	orr.w	r2, r2, #2
 8002b22:	609a      	str	r2, [r3, #8]
 8002b24:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8002b26:	f7ff fadb 	bl	80020e0 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002b2a:	6823      	ldr	r3, [r4, #0]
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	07d9      	lsls	r1, r3, #31
    tickstart = HAL_GetTick();
 8002b30:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002b32:	d403      	bmi.n	8002b3c <ADC_Disable+0x60>
 8002b34:	e7d8      	b.n	8002ae8 <ADC_Disable+0xc>
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	07db      	lsls	r3, r3, #31
 8002b3a:	d5d5      	bpl.n	8002ae8 <ADC_Disable+0xc>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002b3c:	f7ff fad0 	bl	80020e0 <HAL_GetTick>
 8002b40:	1b40      	subs	r0, r0, r5
 8002b42:	2802      	cmp	r0, #2
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002b44:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002b46:	d9f6      	bls.n	8002b36 <ADC_Disable+0x5a>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002b48:	689a      	ldr	r2, [r3, #8]
 8002b4a:	07d2      	lsls	r2, r2, #31
 8002b4c:	d5f3      	bpl.n	8002b36 <ADC_Disable+0x5a>
 8002b4e:	e7d6      	b.n	8002afe <ADC_Disable+0x22>

08002b50 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002b50:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b52:	f890 3058 	ldrb.w	r3, [r0, #88]	@ 0x58
{
 8002b56:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8002b58:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8002b5a:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0UL;
 8002b5c:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8002b5e:	d03f      	beq.n	8002be0 <HAL_ADCEx_Calibration_Start+0x90>
 8002b60:	2301      	movs	r3, #1
 8002b62:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002b66:	4604      	mov	r4, r0
 8002b68:	460d      	mov	r5, r1
 8002b6a:	f7ff ffb7 	bl	8002adc <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b6e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
  if (tmp_hal_status == HAL_OK)
 8002b70:	b9e8      	cbnz	r0, 8002bae <HAL_ADCEx_Calibration_Start+0x5e>
    ADC_STATE_CLR_SET(hadc->State,
 8002b72:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002b76:	f023 0302 	bic.w	r3, r3, #2
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002b7a:	6822      	ldr	r2, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 8002b7c:	f043 0302 	orr.w	r3, r3, #2
 8002b80:	65e3      	str	r3, [r4, #92]	@ 0x5c
  MODIFY_REG(ADCx->CR,
 8002b82:	6893      	ldr	r3, [r2, #8]
 8002b84:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002b88:	f005 4180 	and.w	r1, r5, #1073741824	@ 0x40000000
 8002b8c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b90:	430b      	orrs	r3, r1
 8002b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002b96:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002b98:	6893      	ldr	r3, [r2, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002b9a:	4913      	ldr	r1, [pc, #76]	@ (8002be8 <HAL_ADCEx_Calibration_Start+0x98>)
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	db0e      	blt.n	8002bbe <HAL_ADCEx_Calibration_Start+0x6e>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ba0:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002ba2:	f023 0303 	bic.w	r3, r3, #3
 8002ba6:	f043 0301 	orr.w	r3, r3, #1
 8002baa:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8002bac:	e002      	b.n	8002bb4 <HAL_ADCEx_Calibration_Start+0x64>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bae:	f043 0310 	orr.w	r3, r3, #16
 8002bb2:	65e3      	str	r3, [r4, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	f884 3058 	strb.w	r3, [r4, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8002bba:	b003      	add	sp, #12
 8002bbc:	bd30      	pop	{r4, r5, pc}
      wait_loop_index++;
 8002bbe:	9b01      	ldr	r3, [sp, #4]
 8002bc0:	3301      	adds	r3, #1
 8002bc2:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002bc4:	9b01      	ldr	r3, [sp, #4]
 8002bc6:	428b      	cmp	r3, r1
 8002bc8:	d9e6      	bls.n	8002b98 <HAL_ADCEx_Calibration_Start+0x48>
        ADC_STATE_CLR_SET(hadc->State,
 8002bca:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002bcc:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 8002bd0:	2200      	movs	r2, #0
        ADC_STATE_CLR_SET(hadc->State,
 8002bd2:	f043 0310 	orr.w	r3, r3, #16
 8002bd6:	65e3      	str	r3, [r4, #92]	@ 0x5c
        __HAL_UNLOCK(hadc);
 8002bd8:	f884 2058 	strb.w	r2, [r4, #88]	@ 0x58
        return HAL_ERROR;
 8002bdc:	2001      	movs	r0, #1
 8002bde:	e7ec      	b.n	8002bba <HAL_ADCEx_Calibration_Start+0x6a>
  __HAL_LOCK(hadc);
 8002be0:	2002      	movs	r0, #2
}
 8002be2:	b003      	add	sp, #12
 8002be4:	bd30      	pop	{r4, r5, pc}
 8002be6:	bf00      	nop
 8002be8:	0004de01 	.word	0x0004de01

08002bec <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bec:	4907      	ldr	r1, [pc, #28]	@ (8002c0c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8002bee:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002bf0:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bf2:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002bf6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bfa:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bfc:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002bfe:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8002c06:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002c08:	4770      	bx	lr
 8002c0a:	bf00      	nop
 8002c0c:	e000ed00 	.word	0xe000ed00

08002c10 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c10:	4b1b      	ldr	r3, [pc, #108]	@ (8002c80 <HAL_NVIC_SetPriority+0x70>)
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c18:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c1a:	f1c3 0e07 	rsb	lr, r3, #7
 8002c1e:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c22:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c26:	bf28      	it	cs
 8002c28:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c2c:	f1bc 0f06 	cmp.w	ip, #6
 8002c30:	d91c      	bls.n	8002c6c <HAL_NVIC_SetPriority+0x5c>
 8002c32:	f1a3 0c03 	sub.w	ip, r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c36:	f04f 33ff 	mov.w	r3, #4294967295
 8002c3a:	fa03 f30c 	lsl.w	r3, r3, ip
 8002c3e:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c42:	f04f 33ff 	mov.w	r3, #4294967295
 8002c46:	fa03 f30e 	lsl.w	r3, r3, lr
 8002c4a:	ea21 0303 	bic.w	r3, r1, r3
 8002c4e:	fa03 f30c 	lsl.w	r3, r3, ip
 8002c52:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c54:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 8002c56:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c58:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8002c5a:	db0a      	blt.n	8002c72 <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c5c:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8002c60:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8002c64:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002c68:	f85d fb04 	ldr.w	pc, [sp], #4
 8002c6c:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c6e:	4694      	mov	ip, r2
 8002c70:	e7e7      	b.n	8002c42 <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c72:	4a04      	ldr	r2, [pc, #16]	@ (8002c84 <HAL_NVIC_SetPriority+0x74>)
 8002c74:	f000 000f 	and.w	r0, r0, #15
 8002c78:	4402      	add	r2, r0
 8002c7a:	7613      	strb	r3, [r2, #24]
 8002c7c:	f85d fb04 	ldr.w	pc, [sp], #4
 8002c80:	e000ed00 	.word	0xe000ed00
 8002c84:	e000ecfc 	.word	0xe000ecfc

08002c88 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002c88:	2800      	cmp	r0, #0
 8002c8a:	db07      	blt.n	8002c9c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c8c:	4a04      	ldr	r2, [pc, #16]	@ (8002ca0 <HAL_NVIC_EnableIRQ+0x18>)
 8002c8e:	0941      	lsrs	r1, r0, #5
 8002c90:	2301      	movs	r3, #1
 8002c92:	f000 001f 	and.w	r0, r0, #31
 8002c96:	4083      	lsls	r3, r0
 8002c98:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002c9c:	4770      	bx	lr
 8002c9e:	bf00      	nop
 8002ca0:	e000e100 	.word	0xe000e100

08002ca4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ca4:	3801      	subs	r0, #1
 8002ca6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8002caa:	d301      	bcc.n	8002cb0 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cac:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002cae:	4770      	bx	lr
{
 8002cb0:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cb2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cb6:	4c07      	ldr	r4, [pc, #28]	@ (8002cd4 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cb8:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cba:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 8002cbe:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002cc2:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cc4:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002cc6:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002cc8:	619a      	str	r2, [r3, #24]
}
 8002cca:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cce:	6119      	str	r1, [r3, #16]
 8002cd0:	4770      	bx	lr
 8002cd2:	bf00      	nop
 8002cd4:	e000ed00 	.word	0xe000ed00

08002cd8 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002cd8:	2800      	cmp	r0, #0
 8002cda:	d076      	beq.n	8002dca <HAL_DMA_Init+0xf2>
{
 8002cdc:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002cde:	4a3c      	ldr	r2, [pc, #240]	@ (8002dd0 <HAL_DMA_Init+0xf8>)
 8002ce0:	6804      	ldr	r4, [r0, #0]
 8002ce2:	4294      	cmp	r4, r2
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	d95c      	bls.n	8002da2 <HAL_DMA_Init+0xca>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002ce8:	493a      	ldr	r1, [pc, #232]	@ (8002dd4 <HAL_DMA_Init+0xfc>)
 8002cea:	4a3b      	ldr	r2, [pc, #236]	@ (8002dd8 <HAL_DMA_Init+0x100>)
    hdma->DmaBaseAddress = DMA2;
 8002cec:	483b      	ldr	r0, [pc, #236]	@ (8002ddc <HAL_DMA_Init+0x104>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002cee:	4421      	add	r1, r4
 8002cf0:	fba2 2101 	umull	r2, r1, r2, r1
 8002cf4:	0909      	lsrs	r1, r1, #4
 8002cf6:	0089      	lsls	r1, r1, #2
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002cf8:	2202      	movs	r2, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002cfa:	689d      	ldr	r5, [r3, #8]
  hdma->State = HAL_DMA_STATE_BUSY;
 8002cfc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  tmp |=  hdma->Init.Direction        |
 8002d00:	68da      	ldr	r2, [r3, #12]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002d02:	4e35      	ldr	r6, [pc, #212]	@ (8002dd8 <HAL_DMA_Init+0x100>)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002d04:	4f36      	ldr	r7, [pc, #216]	@ (8002de0 <HAL_DMA_Init+0x108>)
 8002d06:	e9c3 0110 	strd	r0, r1, [r3, #64]	@ 0x40
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d0a:	6918      	ldr	r0, [r3, #16]
  tmp |=  hdma->Init.Direction        |
 8002d0c:	432a      	orrs	r2, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d0e:	4302      	orrs	r2, r0
 8002d10:	6958      	ldr	r0, [r3, #20]
 8002d12:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d14:	6998      	ldr	r0, [r3, #24]
 8002d16:	4302      	orrs	r2, r0
  tmp = hdma->Instance->CCR;
 8002d18:	6820      	ldr	r0, [r4, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002d1a:	f420 4cff 	bic.w	ip, r0, #32640	@ 0x7f80
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d1e:	69d8      	ldr	r0, [r3, #28]
 8002d20:	4302      	orrs	r2, r0
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002d22:	b2e0      	uxtb	r0, r4
 8002d24:	3808      	subs	r0, #8
 8002d26:	fba6 6000 	umull	r6, r0, r6, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d2a:	6a1e      	ldr	r6, [r3, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002d2c:	f02c 0c70 	bic.w	ip, ip, #112	@ 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d30:	4332      	orrs	r2, r6
  tmp |=  hdma->Init.Direction        |
 8002d32:	ea42 020c 	orr.w	r2, r2, ip
  hdma->Instance->CCR = tmp;
 8002d36:	6022      	str	r2, [r4, #0]
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002d38:	4e25      	ldr	r6, [pc, #148]	@ (8002dd0 <HAL_DMA_Init+0xf8>)
 8002d3a:	4a2a      	ldr	r2, [pc, #168]	@ (8002de4 <HAL_DMA_Init+0x10c>)
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002d3c:	f3c0 1004 	ubfx	r0, r0, #4, #5
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002d40:	42b4      	cmp	r4, r6
 8002d42:	bf98      	it	ls
 8002d44:	463a      	movls	r2, r7
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002d46:	f206 4679 	addw	r6, r6, #1145	@ 0x479
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002d4a:	2401      	movs	r4, #1
 8002d4c:	fa04 f000 	lsl.w	r0, r4, r0
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002d50:	64de      	str	r6, [r3, #76]	@ 0x4c
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002d52:	f5b5 4f80 	cmp.w	r5, #16384	@ 0x4000
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002d56:	eb01 0602 	add.w	r6, r1, r2
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002d5a:	6518      	str	r0, [r3, #80]	@ 0x50
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002d5c:	649e      	str	r6, [r3, #72]	@ 0x48
 8002d5e:	ea4f 0191 	mov.w	r1, r1, lsr #2
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002d62:	d027      	beq.n	8002db4 <HAL_DMA_Init+0xdc>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002d64:	685e      	ldr	r6, [r3, #4]
 8002d66:	b2f5      	uxtb	r5, r6
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002d68:	3e01      	subs	r6, #1
 8002d6a:	2e03      	cmp	r6, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002d6c:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002d70:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002d74:	d824      	bhi.n	8002dc0 <HAL_DMA_Init+0xe8>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002d76:	4a1c      	ldr	r2, [pc, #112]	@ (8002de8 <HAL_DMA_Init+0x110>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002d78:	481c      	ldr	r0, [pc, #112]	@ (8002dec <HAL_DMA_Init+0x114>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002d7a:	442a      	add	r2, r5
 8002d7c:	0092      	lsls	r2, r2, #2

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002d7e:	3d01      	subs	r5, #1
 8002d80:	40ac      	lsls	r4, r5
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002d82:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002d84:	e9c3 2015 	strd	r2, r0, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002d88:	65dc      	str	r4, [r3, #92]	@ 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002d8a:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002d8c:	4a18      	ldr	r2, [pc, #96]	@ (8002df0 <HAL_DMA_Init+0x118>)
 8002d8e:	6454      	str	r4, [r2, #68]	@ 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d90:	2000      	movs	r0, #0
  hdma->State  = HAL_DMA_STATE_READY;
 8002d92:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d94:	63d8      	str	r0, [r3, #60]	@ 0x3c
  hdma->Lock = HAL_UNLOCKED;
 8002d96:	f883 0024 	strb.w	r0, [r3, #36]	@ 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 8002d9a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
}
 8002d9e:	bcf0      	pop	{r4, r5, r6, r7}
 8002da0:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002da2:	4914      	ldr	r1, [pc, #80]	@ (8002df4 <HAL_DMA_Init+0x11c>)
 8002da4:	4a0c      	ldr	r2, [pc, #48]	@ (8002dd8 <HAL_DMA_Init+0x100>)
    hdma->DmaBaseAddress = DMA1;
 8002da6:	4814      	ldr	r0, [pc, #80]	@ (8002df8 <HAL_DMA_Init+0x120>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002da8:	4421      	add	r1, r4
 8002daa:	fba2 2101 	umull	r2, r1, r2, r1
 8002dae:	0909      	lsrs	r1, r1, #4
 8002db0:	0089      	lsls	r1, r1, #2
    hdma->DmaBaseAddress = DMA1;
 8002db2:	e7a1      	b.n	8002cf8 <HAL_DMA_Init+0x20>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002db4:	2400      	movs	r4, #0
 8002db6:	605c      	str	r4, [r3, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002db8:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002dbc:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    hdma->DMAmuxRequestGen = 0U;
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	e9c3 2215 	strd	r2, r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002dc6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002dc8:	e7e2      	b.n	8002d90 <HAL_DMA_Init+0xb8>
    return HAL_ERROR;
 8002dca:	2001      	movs	r0, #1
}
 8002dcc:	4770      	bx	lr
 8002dce:	bf00      	nop
 8002dd0:	40020407 	.word	0x40020407
 8002dd4:	bffdfbf8 	.word	0xbffdfbf8
 8002dd8:	cccccccd 	.word	0xcccccccd
 8002ddc:	40020400 	.word	0x40020400
 8002de0:	40020800 	.word	0x40020800
 8002de4:	40020820 	.word	0x40020820
 8002de8:	1000823f 	.word	0x1000823f
 8002dec:	40020940 	.word	0x40020940
 8002df0:	40020900 	.word	0x40020900
 8002df4:	bffdfff8 	.word	0xbffdfff8
 8002df8:	40020000 	.word	0x40020000

08002dfc <HAL_DMA_Start_IT>:
{
 8002dfc:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 8002dfe:	f890 4024 	ldrb.w	r4, [r0, #36]	@ 0x24
 8002e02:	2c01      	cmp	r4, #1
 8002e04:	d009      	beq.n	8002e1a <HAL_DMA_Start_IT+0x1e>
 8002e06:	2401      	movs	r4, #1
 8002e08:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 8002e0c:	f890 4025 	ldrb.w	r4, [r0, #37]	@ 0x25
 8002e10:	2c01      	cmp	r4, #1
 8002e12:	d005      	beq.n	8002e20 <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma);
 8002e14:	2300      	movs	r3, #0
 8002e16:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  __HAL_LOCK(hdma);
 8002e1a:	2002      	movs	r0, #2
}
 8002e1c:	bcf0      	pop	{r4, r5, r6, r7}
 8002e1e:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e20:	2402      	movs	r4, #2
 8002e22:	f880 4025 	strb.w	r4, [r0, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e26:	2400      	movs	r4, #0
 8002e28:	63c4      	str	r4, [r0, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 8002e2a:	6804      	ldr	r4, [r0, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002e2c:	6cc6      	ldr	r6, [r0, #76]	@ 0x4c
    __HAL_DMA_DISABLE(hdma);
 8002e2e:	6825      	ldr	r5, [r4, #0]
 8002e30:	f025 0501 	bic.w	r5, r5, #1
 8002e34:	6025      	str	r5, [r4, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002e36:	e9d0 7514 	ldrd	r7, r5, [r0, #80]	@ 0x50
 8002e3a:	6077      	str	r7, [r6, #4]
  if (hdma->DMAmuxRequestGen != 0U)
 8002e3c:	b115      	cbz	r5, 8002e44 <HAL_DMA_Start_IT+0x48>
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002e3e:	e9d0 6716 	ldrd	r6, r7, [r0, #88]	@ 0x58
 8002e42:	6077      	str	r7, [r6, #4]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002e44:	6c46      	ldr	r6, [r0, #68]	@ 0x44
 8002e46:	6c07      	ldr	r7, [r0, #64]	@ 0x40
 8002e48:	f006 0c1f 	and.w	ip, r6, #31
 8002e4c:	2601      	movs	r6, #1
 8002e4e:	fa06 f60c 	lsl.w	r6, r6, ip
 8002e52:	607e      	str	r6, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 8002e54:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e56:	6883      	ldr	r3, [r0, #8]
 8002e58:	2b10      	cmp	r3, #16
    if (NULL != hdma->XferHalfCpltCallback)
 8002e5a:	6b03      	ldr	r3, [r0, #48]	@ 0x30
    hdma->Instance->CPAR = DstAddress;
 8002e5c:	bf0b      	itete	eq
 8002e5e:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 8002e60:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8002e62:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 8002e64:	60e2      	strne	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 8002e66:	b1bb      	cbz	r3, 8002e98 <HAL_DMA_Start_IT+0x9c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e68:	6823      	ldr	r3, [r4, #0]
 8002e6a:	f043 030e 	orr.w	r3, r3, #14
 8002e6e:	6023      	str	r3, [r4, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002e70:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	03d2      	lsls	r2, r2, #15
 8002e76:	d503      	bpl.n	8002e80 <HAL_DMA_Start_IT+0x84>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e7e:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8002e80:	b11d      	cbz	r5, 8002e8a <HAL_DMA_Start_IT+0x8e>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002e82:	682b      	ldr	r3, [r5, #0]
 8002e84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e88:	602b      	str	r3, [r5, #0]
    __HAL_DMA_ENABLE(hdma);
 8002e8a:	6823      	ldr	r3, [r4, #0]
 8002e8c:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8002e90:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8002e92:	6023      	str	r3, [r4, #0]
}
 8002e94:	bcf0      	pop	{r4, r5, r6, r7}
 8002e96:	4770      	bx	lr
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002e98:	6823      	ldr	r3, [r4, #0]
 8002e9a:	f023 0304 	bic.w	r3, r3, #4
 8002e9e:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002ea0:	6823      	ldr	r3, [r4, #0]
 8002ea2:	f043 030a 	orr.w	r3, r3, #10
 8002ea6:	6023      	str	r3, [r4, #0]
 8002ea8:	e7e2      	b.n	8002e70 <HAL_DMA_Start_IT+0x74>
 8002eaa:	bf00      	nop

08002eac <HAL_DMA_IRQHandler>:
{
 8002eac:	b470      	push	{r4, r5, r6}
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8002eae:	6c43      	ldr	r3, [r0, #68]	@ 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002eb0:	6c06      	ldr	r6, [r0, #64]	@ 0x40
  uint32_t source_it = hdma->Instance->CCR;
 8002eb2:	6805      	ldr	r5, [r0, #0]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002eb4:	6831      	ldr	r1, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8002eb6:	682c      	ldr	r4, [r5, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8002eb8:	f003 031f 	and.w	r3, r3, #31
 8002ebc:	2204      	movs	r2, #4
 8002ebe:	409a      	lsls	r2, r3
 8002ec0:	420a      	tst	r2, r1
 8002ec2:	d00e      	beq.n	8002ee2 <HAL_DMA_IRQHandler+0x36>
 8002ec4:	f014 0f04 	tst.w	r4, #4
 8002ec8:	d00b      	beq.n	8002ee2 <HAL_DMA_IRQHandler+0x36>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002eca:	682b      	ldr	r3, [r5, #0]
 8002ecc:	069b      	lsls	r3, r3, #26
 8002ece:	d403      	bmi.n	8002ed8 <HAL_DMA_IRQHandler+0x2c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002ed0:	682b      	ldr	r3, [r5, #0]
 8002ed2:	f023 0304 	bic.w	r3, r3, #4
 8002ed6:	602b      	str	r3, [r5, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8002ed8:	6b03      	ldr	r3, [r0, #48]	@ 0x30
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8002eda:	6072      	str	r2, [r6, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8002edc:	b1cb      	cbz	r3, 8002f12 <HAL_DMA_IRQHandler+0x66>
}
 8002ede:	bc70      	pop	{r4, r5, r6}
      hdma->XferCpltCallback(hdma);
 8002ee0:	4718      	bx	r3
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002ee2:	2202      	movs	r2, #2
 8002ee4:	409a      	lsls	r2, r3
 8002ee6:	420a      	tst	r2, r1
 8002ee8:	d015      	beq.n	8002f16 <HAL_DMA_IRQHandler+0x6a>
           && (0U != (source_it & DMA_IT_TC)))
 8002eea:	f014 0f02 	tst.w	r4, #2
 8002eee:	d012      	beq.n	8002f16 <HAL_DMA_IRQHandler+0x6a>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ef0:	682b      	ldr	r3, [r5, #0]
 8002ef2:	0699      	lsls	r1, r3, #26
 8002ef4:	d406      	bmi.n	8002f04 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002ef6:	682b      	ldr	r3, [r5, #0]
 8002ef8:	f023 030a 	bic.w	r3, r3, #10
 8002efc:	602b      	str	r3, [r5, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8002efe:	2301      	movs	r3, #1
 8002f00:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    if (hdma->XferCpltCallback != NULL)
 8002f04:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002f06:	6072      	str	r2, [r6, #4]
    __HAL_UNLOCK(hdma);
 8002f08:	2100      	movs	r1, #0
 8002f0a:	f880 1024 	strb.w	r1, [r0, #36]	@ 0x24
    if (hdma->XferCpltCallback != NULL)
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d1e5      	bne.n	8002ede <HAL_DMA_IRQHandler+0x32>
}
 8002f12:	bc70      	pop	{r4, r5, r6}
 8002f14:	4770      	bx	lr
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8002f16:	2208      	movs	r2, #8
 8002f18:	409a      	lsls	r2, r3
 8002f1a:	420a      	tst	r2, r1
 8002f1c:	d0f9      	beq.n	8002f12 <HAL_DMA_IRQHandler+0x66>
           && (0U != (source_it & DMA_IT_TE)))
 8002f1e:	0722      	lsls	r2, r4, #28
 8002f20:	d5f7      	bpl.n	8002f12 <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f22:	682a      	ldr	r2, [r5, #0]
    if (hdma->XferErrorCallback != NULL)
 8002f24:	6b41      	ldr	r1, [r0, #52]	@ 0x34
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f26:	f022 020e 	bic.w	r2, r2, #14
 8002f2a:	602a      	str	r2, [r5, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002f2c:	2201      	movs	r2, #1
 8002f2e:	fa02 f303 	lsl.w	r3, r2, r3
    __HAL_UNLOCK(hdma);
 8002f32:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002f34:	6073      	str	r3, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002f36:	63c2      	str	r2, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8002f38:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24
    hdma->State = HAL_DMA_STATE_READY;
 8002f3c:	f880 2025 	strb.w	r2, [r0, #37]	@ 0x25
    if (hdma->XferErrorCallback != NULL)
 8002f40:	2900      	cmp	r1, #0
 8002f42:	d0e6      	beq.n	8002f12 <HAL_DMA_IRQHandler+0x66>
}
 8002f44:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8002f46:	4708      	bx	r1

08002f48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002f4c:	680c      	ldr	r4, [r1, #0]
{
 8002f4e:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002f50:	2c00      	cmp	r4, #0
 8002f52:	f000 8089 	beq.w	8003068 <HAL_GPIO_Init+0x120>
  uint32_t position = 0x00U;
 8002f56:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002f58:	f04f 0b01 	mov.w	fp, #1
 8002f5c:	fa0b fe03 	lsl.w	lr, fp, r3

    if (iocurrent != 0x00u)
 8002f60:	ea1e 0a04 	ands.w	sl, lr, r4
 8002f64:	d07b      	beq.n	800305e <HAL_GPIO_Init+0x116>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002f66:	684d      	ldr	r5, [r1, #4]
 8002f68:	f005 0203 	and.w	r2, r5, #3
 8002f6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002f70:	2603      	movs	r6, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002f72:	f102 38ff 	add.w	r8, r2, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002f76:	fa06 f70c 	lsl.w	r7, r6, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002f7a:	f1b8 0f01 	cmp.w	r8, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002f7e:	ea6f 0707 	mvn.w	r7, r7
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002f82:	d974      	bls.n	800306e <HAL_GPIO_Init+0x126>
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
        GPIOx->OTYPER = temp;
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f84:	2a03      	cmp	r2, #3
 8002f86:	f040 80b0 	bne.w	80030ea <HAL_GPIO_Init+0x1a2>
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f8a:	fa02 f20c 	lsl.w	r2, r2, ip
      temp = GPIOx->MODER;
 8002f8e:	f8d0 c000 	ldr.w	ip, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002f92:	ea0c 0707 	and.w	r7, ip, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f96:	433a      	orrs	r2, r7
      GPIOx->MODER = temp;

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002f98:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8002f9c:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002f9e:	d05e      	beq.n	800305e <HAL_GPIO_Init+0x116>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fa0:	4f66      	ldr	r7, [pc, #408]	@ (800313c <HAL_GPIO_Init+0x1f4>)
 8002fa2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002fa4:	f042 0201 	orr.w	r2, r2, #1
 8002fa8:	663a      	str	r2, [r7, #96]	@ 0x60
 8002faa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002fac:	f002 0201 	and.w	r2, r2, #1
 8002fb0:	9203      	str	r2, [sp, #12]
 8002fb2:	9a03      	ldr	r2, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002fb4:	f023 0203 	bic.w	r2, r3, #3
 8002fb8:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8002fbc:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002fc0:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8002fc4:	6897      	ldr	r7, [r2, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002fc6:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8002fca:	260f      	movs	r6, #15
 8002fcc:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002fd0:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002fd4:	ea27 070e 	bic.w	r7, r7, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002fd8:	d01d      	beq.n	8003016 <HAL_GPIO_Init+0xce>
 8002fda:	4e59      	ldr	r6, [pc, #356]	@ (8003140 <HAL_GPIO_Init+0x1f8>)
 8002fdc:	42b0      	cmp	r0, r6
 8002fde:	f000 8097 	beq.w	8003110 <HAL_GPIO_Init+0x1c8>
 8002fe2:	4e58      	ldr	r6, [pc, #352]	@ (8003144 <HAL_GPIO_Init+0x1fc>)
 8002fe4:	42b0      	cmp	r0, r6
 8002fe6:	f000 809a 	beq.w	800311e <HAL_GPIO_Init+0x1d6>
 8002fea:	f8df e160 	ldr.w	lr, [pc, #352]	@ 800314c <HAL_GPIO_Init+0x204>
 8002fee:	4570      	cmp	r0, lr
 8002ff0:	f000 8087 	beq.w	8003102 <HAL_GPIO_Init+0x1ba>
 8002ff4:	f8df e158 	ldr.w	lr, [pc, #344]	@ 8003150 <HAL_GPIO_Init+0x208>
 8002ff8:	4570      	cmp	r0, lr
 8002ffa:	f000 8097 	beq.w	800312c <HAL_GPIO_Init+0x1e4>
 8002ffe:	f8df e154 	ldr.w	lr, [pc, #340]	@ 8003154 <HAL_GPIO_Init+0x20c>
 8003002:	4570      	cmp	r0, lr
 8003004:	bf0c      	ite	eq
 8003006:	f04f 0e05 	moveq.w	lr, #5
 800300a:	f04f 0e06 	movne.w	lr, #6
 800300e:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003012:	ea47 070c 	orr.w	r7, r7, ip
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003016:	6097      	str	r7, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003018:	4a4b      	ldr	r2, [pc, #300]	@ (8003148 <HAL_GPIO_Init+0x200>)
 800301a:	6892      	ldr	r2, [r2, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800301c:	02ee      	lsls	r6, r5, #11
        temp &= ~(iocurrent);
 800301e:	ea6f 070a 	mvn.w	r7, sl
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8003022:	4e49      	ldr	r6, [pc, #292]	@ (8003148 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 8003024:	bf54      	ite	pl
 8003026:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8003028:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->RTSR1 = temp;
 800302c:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR1;
 800302e:	68f2      	ldr	r2, [r6, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003030:	02ae      	lsls	r6, r5, #10
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8003032:	4e45      	ldr	r6, [pc, #276]	@ (8003148 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 8003034:	bf54      	ite	pl
 8003036:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8003038:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->FTSR1 = temp;
 800303c:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR1;
 800303e:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003040:	03ae      	lsls	r6, r5, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 8003042:	4e41      	ldr	r6, [pc, #260]	@ (8003148 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 8003044:	bf54      	ite	pl
 8003046:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8003048:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->EMR1 = temp;
 800304c:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800304e:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003050:	03ed      	lsls	r5, r5, #15
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 8003052:	4d3d      	ldr	r5, [pc, #244]	@ (8003148 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 8003054:	bf54      	ite	pl
 8003056:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8003058:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->IMR1 = temp;
 800305c:	602a      	str	r2, [r5, #0]
      }
    }

    position++;
 800305e:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003060:	fa34 f203 	lsrs.w	r2, r4, r3
 8003064:	f47f af7a 	bne.w	8002f5c <HAL_GPIO_Init+0x14>
  }
}
 8003068:	b005      	add	sp, #20
 800306a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 800306e:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003072:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003074:	ea09 0907 	and.w	r9, r9, r7
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003078:	fa06 f80c 	lsl.w	r8, r6, ip
 800307c:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 8003080:	f8c0 8008 	str.w	r8, [r0, #8]
        temp = GPIOx->OTYPER;
 8003084:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003088:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800308a:	ea28 080e 	bic.w	r8, r8, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800308e:	f3c5 1e00 	ubfx	lr, r5, #4, #1
 8003092:	fa0e fe03 	lsl.w	lr, lr, r3
 8003096:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->OTYPER = temp;
 800309a:	f8c0 e004 	str.w	lr, [r0, #4]
        temp = GPIOx->PUPDR;
 800309e:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030a2:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80030a6:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030aa:	ea4e 0e08 	orr.w	lr, lr, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030ae:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 80030b0:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030b4:	f47f af69 	bne.w	8002f8a <HAL_GPIO_Init+0x42>
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80030b8:	690e      	ldr	r6, [r1, #16]
        temp = GPIOx->AFR[position >> 3U];
 80030ba:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80030be:	f003 0e07 	and.w	lr, r3, #7
 80030c2:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 80030c6:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80030ca:	fa06 f60e 	lsl.w	r6, r6, lr
        temp = GPIOx->AFR[position >> 3U];
 80030ce:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80030d2:	9601      	str	r6, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80030d4:	260f      	movs	r6, #15
 80030d6:	fa06 fe0e 	lsl.w	lr, r6, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80030da:	9e01      	ldr	r6, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80030dc:	ea29 090e 	bic.w	r9, r9, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80030e0:	ea46 0e09 	orr.w	lr, r6, r9
        GPIOx->AFR[position >> 3U] = temp;
 80030e4:	f8c8 e020 	str.w	lr, [r8, #32]
 80030e8:	e74f      	b.n	8002f8a <HAL_GPIO_Init+0x42>
        temp = GPIOx->PUPDR;
 80030ea:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030ee:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80030f0:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030f4:	fa06 fe0c 	lsl.w	lr, r6, ip
 80030f8:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->PUPDR = temp;
 80030fc:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003100:	e743      	b.n	8002f8a <HAL_GPIO_Init+0x42>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003102:	f04f 0e03 	mov.w	lr, #3
 8003106:	fa0e fc0c 	lsl.w	ip, lr, ip
 800310a:	ea47 070c 	orr.w	r7, r7, ip
 800310e:	e782      	b.n	8003016 <HAL_GPIO_Init+0xce>
 8003110:	f04f 0e01 	mov.w	lr, #1
 8003114:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003118:	ea47 070c 	orr.w	r7, r7, ip
 800311c:	e77b      	b.n	8003016 <HAL_GPIO_Init+0xce>
 800311e:	f04f 0e02 	mov.w	lr, #2
 8003122:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003126:	ea47 070c 	orr.w	r7, r7, ip
 800312a:	e774      	b.n	8003016 <HAL_GPIO_Init+0xce>
 800312c:	f04f 0e04 	mov.w	lr, #4
 8003130:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003134:	ea47 070c 	orr.w	r7, r7, ip
 8003138:	e76d      	b.n	8003016 <HAL_GPIO_Init+0xce>
 800313a:	bf00      	nop
 800313c:	40021000 	.word	0x40021000
 8003140:	48000400 	.word	0x48000400
 8003144:	48000800 	.word	0x48000800
 8003148:	40010400 	.word	0x40010400
 800314c:	48000c00 	.word	0x48000c00
 8003150:	48001000 	.word	0x48001000
 8003154:	48001400 	.word	0x48001400

08003158 <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003158:	4a35      	ldr	r2, [pc, #212]	@ (8003230 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 800315a:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800315c:	b960      	cbnz	r0, 8003178 <HAL_PWREx_ControlVoltageScaling+0x20>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800315e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003162:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003166:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800316a:	d01b      	beq.n	80031a4 <HAL_PWREx_ControlVoltageScaling+0x4c>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800316c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003170:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003174:	2000      	movs	r0, #0
}
 8003176:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003178:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 800317c:	d006      	beq.n	800318c <HAL_PWREx_ControlVoltageScaling+0x34>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800317e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003182:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003186:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8003188:	2000      	movs	r0, #0
}
 800318a:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800318c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003190:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003194:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003198:	d029      	beq.n	80031ee <HAL_PWREx_ControlVoltageScaling+0x96>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800319a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800319e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80031a2:	e7f1      	b.n	8003188 <HAL_PWREx_ControlVoltageScaling+0x30>
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80031a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80031a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80031ac:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80031ae:	4821      	ldr	r0, [pc, #132]	@ (8003234 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 80031b0:	4921      	ldr	r1, [pc, #132]	@ (8003238 <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80031b2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80031b6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80031ba:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80031bc:	6803      	ldr	r3, [r0, #0]
 80031be:	2032      	movs	r0, #50	@ 0x32
 80031c0:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031c4:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80031c6:	fba1 1303 	umull	r1, r3, r1, r3
 80031ca:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031cc:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80031ce:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031d2:	d506      	bpl.n	80031e2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 80031d4:	e000      	b.n	80031d8 <HAL_PWREx_ControlVoltageScaling+0x80>
 80031d6:	b123      	cbz	r3, 80031e2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 80031d8:	6951      	ldr	r1, [r2, #20]
 80031da:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 80031dc:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031e0:	d4f9      	bmi.n	80031d6 <HAL_PWREx_ControlVoltageScaling+0x7e>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80031e2:	4b13      	ldr	r3, [pc, #76]	@ (8003230 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 80031e4:	695b      	ldr	r3, [r3, #20]
 80031e6:	055b      	lsls	r3, r3, #21
 80031e8:	d5ce      	bpl.n	8003188 <HAL_PWREx_ControlVoltageScaling+0x30>
        return HAL_TIMEOUT;
 80031ea:	2003      	movs	r0, #3
 80031ec:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80031ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031f2:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80031f6:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80031f8:	480e      	ldr	r0, [pc, #56]	@ (8003234 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 80031fa:	490f      	ldr	r1, [pc, #60]	@ (8003238 <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80031fc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003200:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003204:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003206:	6803      	ldr	r3, [r0, #0]
 8003208:	2032      	movs	r0, #50	@ 0x32
 800320a:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800320e:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003210:	fba1 1303 	umull	r1, r3, r1, r3
 8003214:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003216:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003218:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800321c:	d5e1      	bpl.n	80031e2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 800321e:	e001      	b.n	8003224 <HAL_PWREx_ControlVoltageScaling+0xcc>
 8003220:	2b00      	cmp	r3, #0
 8003222:	d0de      	beq.n	80031e2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8003224:	6951      	ldr	r1, [r2, #20]
 8003226:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8003228:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800322c:	d5d9      	bpl.n	80031e2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 800322e:	e7f7      	b.n	8003220 <HAL_PWREx_ControlVoltageScaling+0xc8>
 8003230:	40007000 	.word	0x40007000
 8003234:	2000000c 	.word	0x2000000c
 8003238:	431bde83 	.word	0x431bde83

0800323c <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800323c:	4a02      	ldr	r2, [pc, #8]	@ (8003248 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 800323e:	6893      	ldr	r3, [r2, #8]
 8003240:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003244:	6093      	str	r3, [r2, #8]
}
 8003246:	4770      	bx	lr
 8003248:	40007000 	.word	0x40007000

0800324c <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800324c:	2800      	cmp	r0, #0
 800324e:	f000 81bd 	beq.w	80035cc <HAL_RCC_OscConfig+0x380>
{
 8003252:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003256:	6803      	ldr	r3, [r0, #0]
 8003258:	07d9      	lsls	r1, r3, #31
{
 800325a:	b082      	sub	sp, #8
 800325c:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800325e:	d512      	bpl.n	8003286 <HAL_RCC_OscConfig+0x3a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003260:	49a6      	ldr	r1, [pc, #664]	@ (80034fc <HAL_RCC_OscConfig+0x2b0>)
 8003262:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003264:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003266:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800326a:	2a0c      	cmp	r2, #12
 800326c:	f000 80d0 	beq.w	8003410 <HAL_RCC_OscConfig+0x1c4>
 8003270:	2a08      	cmp	r2, #8
 8003272:	f040 80d2 	bne.w	800341a <HAL_RCC_OscConfig+0x1ce>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003276:	4aa1      	ldr	r2, [pc, #644]	@ (80034fc <HAL_RCC_OscConfig+0x2b0>)
 8003278:	6812      	ldr	r2, [r2, #0]
 800327a:	0392      	lsls	r2, r2, #14
 800327c:	d503      	bpl.n	8003286 <HAL_RCC_OscConfig+0x3a>
 800327e:	6862      	ldr	r2, [r4, #4]
 8003280:	2a00      	cmp	r2, #0
 8003282:	f000 8137 	beq.w	80034f4 <HAL_RCC_OscConfig+0x2a8>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003286:	079a      	lsls	r2, r3, #30
 8003288:	d522      	bpl.n	80032d0 <HAL_RCC_OscConfig+0x84>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800328a:	4a9c      	ldr	r2, [pc, #624]	@ (80034fc <HAL_RCC_OscConfig+0x2b0>)
 800328c:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800328e:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003290:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003294:	2b0c      	cmp	r3, #12
 8003296:	f000 80f8 	beq.w	800348a <HAL_RCC_OscConfig+0x23e>
 800329a:	2b04      	cmp	r3, #4
 800329c:	f040 80fa 	bne.w	8003494 <HAL_RCC_OscConfig+0x248>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032a0:	4b96      	ldr	r3, [pc, #600]	@ (80034fc <HAL_RCC_OscConfig+0x2b0>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	055b      	lsls	r3, r3, #21
 80032a6:	d503      	bpl.n	80032b0 <HAL_RCC_OscConfig+0x64>
 80032a8:	68e3      	ldr	r3, [r4, #12]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	f000 8122 	beq.w	80034f4 <HAL_RCC_OscConfig+0x2a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032b0:	4a92      	ldr	r2, [pc, #584]	@ (80034fc <HAL_RCC_OscConfig+0x2b0>)
 80032b2:	6920      	ldr	r0, [r4, #16]
 80032b4:	6853      	ldr	r3, [r2, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80032b6:	4992      	ldr	r1, [pc, #584]	@ (8003500 <HAL_RCC_OscConfig+0x2b4>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032b8:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80032bc:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80032c0:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80032c2:	6808      	ldr	r0, [r1, #0]
 80032c4:	f7fe feca 	bl	800205c <HAL_InitTick>
 80032c8:	2800      	cmp	r0, #0
 80032ca:	f040 8113 	bne.w	80034f4 <HAL_RCC_OscConfig+0x2a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032ce:	6823      	ldr	r3, [r4, #0]
 80032d0:	071a      	lsls	r2, r3, #28
 80032d2:	d519      	bpl.n	8003308 <HAL_RCC_OscConfig+0xbc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032d4:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032d6:	4d89      	ldr	r5, [pc, #548]	@ (80034fc <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032d8:	2b00      	cmp	r3, #0
 80032da:	f000 80c2 	beq.w	8003462 <HAL_RCC_OscConfig+0x216>
      __HAL_RCC_LSI_ENABLE();
 80032de:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 80032e2:	f043 0301 	orr.w	r3, r3, #1
 80032e6:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032ea:	f7fe fef9 	bl	80020e0 <HAL_GetTick>
 80032ee:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80032f0:	e005      	b.n	80032fe <HAL_RCC_OscConfig+0xb2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032f2:	f7fe fef5 	bl	80020e0 <HAL_GetTick>
 80032f6:	1b80      	subs	r0, r0, r6
 80032f8:	2802      	cmp	r0, #2
 80032fa:	f200 8117 	bhi.w	800352c <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80032fe:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8003302:	079b      	lsls	r3, r3, #30
 8003304:	d5f5      	bpl.n	80032f2 <HAL_RCC_OscConfig+0xa6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003306:	6823      	ldr	r3, [r4, #0]
 8003308:	075d      	lsls	r5, r3, #29
 800330a:	d541      	bpl.n	8003390 <HAL_RCC_OscConfig+0x144>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800330c:	4b7b      	ldr	r3, [pc, #492]	@ (80034fc <HAL_RCC_OscConfig+0x2b0>)
 800330e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003310:	00d0      	lsls	r0, r2, #3
 8003312:	f100 810f 	bmi.w	8003534 <HAL_RCC_OscConfig+0x2e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003316:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003318:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800331c:	659a      	str	r2, [r3, #88]	@ 0x58
 800331e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003320:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003324:	9301      	str	r3, [sp, #4]
 8003326:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003328:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800332a:	4e76      	ldr	r6, [pc, #472]	@ (8003504 <HAL_RCC_OscConfig+0x2b8>)
 800332c:	6833      	ldr	r3, [r6, #0]
 800332e:	05d9      	lsls	r1, r3, #23
 8003330:	f140 812e 	bpl.w	8003590 <HAL_RCC_OscConfig+0x344>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003334:	68a3      	ldr	r3, [r4, #8]
 8003336:	2b01      	cmp	r3, #1
 8003338:	f000 80fe 	beq.w	8003538 <HAL_RCC_OscConfig+0x2ec>
 800333c:	2b05      	cmp	r3, #5
 800333e:	f000 8184 	beq.w	800364a <HAL_RCC_OscConfig+0x3fe>
 8003342:	4e6e      	ldr	r6, [pc, #440]	@ (80034fc <HAL_RCC_OscConfig+0x2b0>)
 8003344:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 8003348:	f022 0201 	bic.w	r2, r2, #1
 800334c:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90
 8003350:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 8003354:	f022 0204 	bic.w	r2, r2, #4
 8003358:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800335c:	2b00      	cmp	r3, #0
 800335e:	f040 80f2 	bne.w	8003546 <HAL_RCC_OscConfig+0x2fa>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003362:	f7fe febd 	bl	80020e0 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003366:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 800336a:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800336c:	e005      	b.n	800337a <HAL_RCC_OscConfig+0x12e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800336e:	f7fe feb7 	bl	80020e0 <HAL_GetTick>
 8003372:	1bc0      	subs	r0, r0, r7
 8003374:	4540      	cmp	r0, r8
 8003376:	f200 80d9 	bhi.w	800352c <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800337a:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 800337e:	0799      	lsls	r1, r3, #30
 8003380:	d4f5      	bmi.n	800336e <HAL_RCC_OscConfig+0x122>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003382:	b125      	cbz	r5, 800338e <HAL_RCC_OscConfig+0x142>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003384:	4a5d      	ldr	r2, [pc, #372]	@ (80034fc <HAL_RCC_OscConfig+0x2b0>)
 8003386:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003388:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800338c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800338e:	6823      	ldr	r3, [r4, #0]
 8003390:	069a      	lsls	r2, r3, #26
 8003392:	d518      	bpl.n	80033c6 <HAL_RCC_OscConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003394:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003396:	4d59      	ldr	r5, [pc, #356]	@ (80034fc <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003398:	2b00      	cmp	r3, #0
 800339a:	f000 80e5 	beq.w	8003568 <HAL_RCC_OscConfig+0x31c>
      __HAL_RCC_HSI48_ENABLE();
 800339e:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 80033a2:	f043 0301 	orr.w	r3, r3, #1
 80033a6:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033aa:	f7fe fe99 	bl	80020e0 <HAL_GetTick>
 80033ae:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80033b0:	e005      	b.n	80033be <HAL_RCC_OscConfig+0x172>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80033b2:	f7fe fe95 	bl	80020e0 <HAL_GetTick>
 80033b6:	1b80      	subs	r0, r0, r6
 80033b8:	2802      	cmp	r0, #2
 80033ba:	f200 80b7 	bhi.w	800352c <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80033be:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 80033c2:	079b      	lsls	r3, r3, #30
 80033c4:	d5f5      	bpl.n	80033b2 <HAL_RCC_OscConfig+0x166>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80033c6:	69e3      	ldr	r3, [r4, #28]
 80033c8:	b1f3      	cbz	r3, 8003408 <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80033ca:	4d4c      	ldr	r5, [pc, #304]	@ (80034fc <HAL_RCC_OscConfig+0x2b0>)
 80033cc:	68aa      	ldr	r2, [r5, #8]
 80033ce:	f002 020c 	and.w	r2, r2, #12
 80033d2:	2a0c      	cmp	r2, #12
 80033d4:	f000 8147 	beq.w	8003666 <HAL_RCC_OscConfig+0x41a>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80033d8:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033da:	682b      	ldr	r3, [r5, #0]
 80033dc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80033e0:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80033e2:	f000 80f5 	beq.w	80035d0 <HAL_RCC_OscConfig+0x384>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033e6:	f7fe fe7b 	bl	80020e0 <HAL_GetTick>
 80033ea:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033ec:	e005      	b.n	80033fa <HAL_RCC_OscConfig+0x1ae>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033ee:	f7fe fe77 	bl	80020e0 <HAL_GetTick>
 80033f2:	1b00      	subs	r0, r0, r4
 80033f4:	2802      	cmp	r0, #2
 80033f6:	f200 8099 	bhi.w	800352c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033fa:	682b      	ldr	r3, [r5, #0]
 80033fc:	019b      	lsls	r3, r3, #6
 80033fe:	d4f6      	bmi.n	80033ee <HAL_RCC_OscConfig+0x1a2>
            return HAL_TIMEOUT;
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003400:	68ea      	ldr	r2, [r5, #12]
 8003402:	4b41      	ldr	r3, [pc, #260]	@ (8003508 <HAL_RCC_OscConfig+0x2bc>)
 8003404:	4013      	ands	r3, r2
 8003406:	60eb      	str	r3, [r5, #12]
      }
    }
  }
  }

  return HAL_OK;
 8003408:	2000      	movs	r0, #0
}
 800340a:	b002      	add	sp, #8
 800340c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003410:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003414:	2903      	cmp	r1, #3
 8003416:	f43f af2e 	beq.w	8003276 <HAL_RCC_OscConfig+0x2a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800341a:	6863      	ldr	r3, [r4, #4]
 800341c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003420:	d055      	beq.n	80034ce <HAL_RCC_OscConfig+0x282>
 8003422:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003426:	f000 80c4 	beq.w	80035b2 <HAL_RCC_OscConfig+0x366>
 800342a:	4d34      	ldr	r5, [pc, #208]	@ (80034fc <HAL_RCC_OscConfig+0x2b0>)
 800342c:	682a      	ldr	r2, [r5, #0]
 800342e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003432:	602a      	str	r2, [r5, #0]
 8003434:	682a      	ldr	r2, [r5, #0]
 8003436:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800343a:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800343c:	2b00      	cmp	r3, #0
 800343e:	d14b      	bne.n	80034d8 <HAL_RCC_OscConfig+0x28c>
        tickstart = HAL_GetTick();
 8003440:	f7fe fe4e 	bl	80020e0 <HAL_GetTick>
 8003444:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003446:	e004      	b.n	8003452 <HAL_RCC_OscConfig+0x206>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003448:	f7fe fe4a 	bl	80020e0 <HAL_GetTick>
 800344c:	1b80      	subs	r0, r0, r6
 800344e:	2864      	cmp	r0, #100	@ 0x64
 8003450:	d86c      	bhi.n	800352c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003452:	682b      	ldr	r3, [r5, #0]
 8003454:	0399      	lsls	r1, r3, #14
 8003456:	d4f7      	bmi.n	8003448 <HAL_RCC_OscConfig+0x1fc>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003458:	6823      	ldr	r3, [r4, #0]
 800345a:	079a      	lsls	r2, r3, #30
 800345c:	f57f af38 	bpl.w	80032d0 <HAL_RCC_OscConfig+0x84>
 8003460:	e713      	b.n	800328a <HAL_RCC_OscConfig+0x3e>
      __HAL_RCC_LSI_DISABLE();
 8003462:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8003466:	f023 0301 	bic.w	r3, r3, #1
 800346a:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
      tickstart = HAL_GetTick();
 800346e:	f7fe fe37 	bl	80020e0 <HAL_GetTick>
 8003472:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003474:	e004      	b.n	8003480 <HAL_RCC_OscConfig+0x234>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003476:	f7fe fe33 	bl	80020e0 <HAL_GetTick>
 800347a:	1b80      	subs	r0, r0, r6
 800347c:	2802      	cmp	r0, #2
 800347e:	d855      	bhi.n	800352c <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003480:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8003484:	079f      	lsls	r7, r3, #30
 8003486:	d4f6      	bmi.n	8003476 <HAL_RCC_OscConfig+0x22a>
 8003488:	e73d      	b.n	8003306 <HAL_RCC_OscConfig+0xba>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800348a:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800348e:	2a02      	cmp	r2, #2
 8003490:	f43f af06 	beq.w	80032a0 <HAL_RCC_OscConfig+0x54>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003494:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 8003496:	4d19      	ldr	r5, [pc, #100]	@ (80034fc <HAL_RCC_OscConfig+0x2b0>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003498:	2b00      	cmp	r3, #0
 800349a:	d037      	beq.n	800350c <HAL_RCC_OscConfig+0x2c0>
        __HAL_RCC_HSI_ENABLE();
 800349c:	682b      	ldr	r3, [r5, #0]
 800349e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034a2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80034a4:	f7fe fe1c 	bl	80020e0 <HAL_GetTick>
 80034a8:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034aa:	e004      	b.n	80034b6 <HAL_RCC_OscConfig+0x26a>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034ac:	f7fe fe18 	bl	80020e0 <HAL_GetTick>
 80034b0:	1b80      	subs	r0, r0, r6
 80034b2:	2802      	cmp	r0, #2
 80034b4:	d83a      	bhi.n	800352c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034b6:	682b      	ldr	r3, [r5, #0]
 80034b8:	055f      	lsls	r7, r3, #21
 80034ba:	d5f7      	bpl.n	80034ac <HAL_RCC_OscConfig+0x260>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034bc:	686b      	ldr	r3, [r5, #4]
 80034be:	6922      	ldr	r2, [r4, #16]
 80034c0:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80034c4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80034c8:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034ca:	6823      	ldr	r3, [r4, #0]
 80034cc:	e700      	b.n	80032d0 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034ce:	4a0b      	ldr	r2, [pc, #44]	@ (80034fc <HAL_RCC_OscConfig+0x2b0>)
 80034d0:	6813      	ldr	r3, [r2, #0]
 80034d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034d6:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80034d8:	f7fe fe02 	bl	80020e0 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034dc:	4e07      	ldr	r6, [pc, #28]	@ (80034fc <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 80034de:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034e0:	e004      	b.n	80034ec <HAL_RCC_OscConfig+0x2a0>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034e2:	f7fe fdfd 	bl	80020e0 <HAL_GetTick>
 80034e6:	1b40      	subs	r0, r0, r5
 80034e8:	2864      	cmp	r0, #100	@ 0x64
 80034ea:	d81f      	bhi.n	800352c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034ec:	6833      	ldr	r3, [r6, #0]
 80034ee:	039f      	lsls	r7, r3, #14
 80034f0:	d5f7      	bpl.n	80034e2 <HAL_RCC_OscConfig+0x296>
 80034f2:	e7b1      	b.n	8003458 <HAL_RCC_OscConfig+0x20c>
    return HAL_ERROR;
 80034f4:	2001      	movs	r0, #1
}
 80034f6:	b002      	add	sp, #8
 80034f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80034fc:	40021000 	.word	0x40021000
 8003500:	20000014 	.word	0x20000014
 8003504:	40007000 	.word	0x40007000
 8003508:	feeefffc 	.word	0xfeeefffc
        __HAL_RCC_HSI_DISABLE();
 800350c:	682b      	ldr	r3, [r5, #0]
 800350e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003512:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003514:	f7fe fde4 	bl	80020e0 <HAL_GetTick>
 8003518:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800351a:	682b      	ldr	r3, [r5, #0]
 800351c:	0559      	lsls	r1, r3, #21
 800351e:	f57f aed6 	bpl.w	80032ce <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003522:	f7fe fddd 	bl	80020e0 <HAL_GetTick>
 8003526:	1b80      	subs	r0, r0, r6
 8003528:	2802      	cmp	r0, #2
 800352a:	d9f6      	bls.n	800351a <HAL_RCC_OscConfig+0x2ce>
            return HAL_TIMEOUT;
 800352c:	2003      	movs	r0, #3
}
 800352e:	b002      	add	sp, #8
 8003530:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 8003534:	2500      	movs	r5, #0
 8003536:	e6f8      	b.n	800332a <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003538:	4a65      	ldr	r2, [pc, #404]	@ (80036d0 <HAL_RCC_OscConfig+0x484>)
 800353a:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800353e:	f043 0301 	orr.w	r3, r3, #1
 8003542:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      tickstart = HAL_GetTick();
 8003546:	f7fe fdcb 	bl	80020e0 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800354a:	4f61      	ldr	r7, [pc, #388]	@ (80036d0 <HAL_RCC_OscConfig+0x484>)
      tickstart = HAL_GetTick();
 800354c:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800354e:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003552:	e004      	b.n	800355e <HAL_RCC_OscConfig+0x312>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003554:	f7fe fdc4 	bl	80020e0 <HAL_GetTick>
 8003558:	1b80      	subs	r0, r0, r6
 800355a:	4540      	cmp	r0, r8
 800355c:	d8e6      	bhi.n	800352c <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800355e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003562:	079b      	lsls	r3, r3, #30
 8003564:	d5f6      	bpl.n	8003554 <HAL_RCC_OscConfig+0x308>
 8003566:	e70c      	b.n	8003382 <HAL_RCC_OscConfig+0x136>
      __HAL_RCC_HSI48_DISABLE();
 8003568:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 800356c:	f023 0301 	bic.w	r3, r3, #1
 8003570:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8003574:	f7fe fdb4 	bl	80020e0 <HAL_GetTick>
 8003578:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800357a:	e004      	b.n	8003586 <HAL_RCC_OscConfig+0x33a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800357c:	f7fe fdb0 	bl	80020e0 <HAL_GetTick>
 8003580:	1b80      	subs	r0, r0, r6
 8003582:	2802      	cmp	r0, #2
 8003584:	d8d2      	bhi.n	800352c <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003586:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 800358a:	079f      	lsls	r7, r3, #30
 800358c:	d4f6      	bmi.n	800357c <HAL_RCC_OscConfig+0x330>
 800358e:	e71a      	b.n	80033c6 <HAL_RCC_OscConfig+0x17a>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003590:	6833      	ldr	r3, [r6, #0]
 8003592:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003596:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8003598:	f7fe fda2 	bl	80020e0 <HAL_GetTick>
 800359c:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800359e:	6833      	ldr	r3, [r6, #0]
 80035a0:	05da      	lsls	r2, r3, #23
 80035a2:	f53f aec7 	bmi.w	8003334 <HAL_RCC_OscConfig+0xe8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035a6:	f7fe fd9b 	bl	80020e0 <HAL_GetTick>
 80035aa:	1bc0      	subs	r0, r0, r7
 80035ac:	2802      	cmp	r0, #2
 80035ae:	d9f6      	bls.n	800359e <HAL_RCC_OscConfig+0x352>
 80035b0:	e7bc      	b.n	800352c <HAL_RCC_OscConfig+0x2e0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035b2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80035b6:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80035c0:	601a      	str	r2, [r3, #0]
 80035c2:	681a      	ldr	r2, [r3, #0]
 80035c4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80035c8:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80035ca:	e785      	b.n	80034d8 <HAL_RCC_OscConfig+0x28c>
    return HAL_ERROR;
 80035cc:	2001      	movs	r0, #1
}
 80035ce:	4770      	bx	lr
        tickstart = HAL_GetTick();
 80035d0:	f7fe fd86 	bl	80020e0 <HAL_GetTick>
 80035d4:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80035d6:	e004      	b.n	80035e2 <HAL_RCC_OscConfig+0x396>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035d8:	f7fe fd82 	bl	80020e0 <HAL_GetTick>
 80035dc:	1b80      	subs	r0, r0, r6
 80035de:	2802      	cmp	r0, #2
 80035e0:	d8a4      	bhi.n	800352c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80035e2:	682b      	ldr	r3, [r5, #0]
 80035e4:	0199      	lsls	r1, r3, #6
 80035e6:	d4f7      	bmi.n	80035d8 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035e8:	68e9      	ldr	r1, [r5, #12]
 80035ea:	4b3a      	ldr	r3, [pc, #232]	@ (80036d4 <HAL_RCC_OscConfig+0x488>)
 80035ec:	6a22      	ldr	r2, [r4, #32]
 80035ee:	6a60      	ldr	r0, [r4, #36]	@ 0x24
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035f0:	4e37      	ldr	r6, [pc, #220]	@ (80036d0 <HAL_RCC_OscConfig+0x484>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035f2:	400b      	ands	r3, r1
 80035f4:	4313      	orrs	r3, r2
 80035f6:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	@ 0x28
 80035fa:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80035fe:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8003602:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	@ 0x30
 8003606:	3801      	subs	r0, #1
 8003608:	0849      	lsrs	r1, r1, #1
 800360a:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 800360e:	3901      	subs	r1, #1
 8003610:	0852      	lsrs	r2, r2, #1
 8003612:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8003616:	3a01      	subs	r2, #1
 8003618:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 800361c:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 800361e:	682b      	ldr	r3, [r5, #0]
 8003620:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003624:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003626:	68eb      	ldr	r3, [r5, #12]
 8003628:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800362c:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 800362e:	f7fe fd57 	bl	80020e0 <HAL_GetTick>
 8003632:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003634:	e005      	b.n	8003642 <HAL_RCC_OscConfig+0x3f6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003636:	f7fe fd53 	bl	80020e0 <HAL_GetTick>
 800363a:	1b00      	subs	r0, r0, r4
 800363c:	2802      	cmp	r0, #2
 800363e:	f63f af75 	bhi.w	800352c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003642:	6833      	ldr	r3, [r6, #0]
 8003644:	019a      	lsls	r2, r3, #6
 8003646:	d5f6      	bpl.n	8003636 <HAL_RCC_OscConfig+0x3ea>
 8003648:	e6de      	b.n	8003408 <HAL_RCC_OscConfig+0x1bc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800364a:	4b21      	ldr	r3, [pc, #132]	@ (80036d0 <HAL_RCC_OscConfig+0x484>)
 800364c:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8003650:	f042 0204 	orr.w	r2, r2, #4
 8003654:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8003658:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800365c:	f042 0201 	orr.w	r2, r2, #1
 8003660:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003664:	e76f      	b.n	8003546 <HAL_RCC_OscConfig+0x2fa>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003666:	2b01      	cmp	r3, #1
 8003668:	f43f af44 	beq.w	80034f4 <HAL_RCC_OscConfig+0x2a8>
      temp_pllckcfg = RCC->PLLCFGR;
 800366c:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800366e:	6a22      	ldr	r2, [r4, #32]
 8003670:	f003 0103 	and.w	r1, r3, #3
 8003674:	4291      	cmp	r1, r2
 8003676:	f47f af3d 	bne.w	80034f4 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800367a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800367c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003680:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003682:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8003686:	f47f af35 	bne.w	80034f4 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800368a:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800368c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003690:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8003694:	f47f af2e 	bne.w	80034f4 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003698:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800369a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800369e:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 80036a2:	f47f af27 	bne.w	80034f4 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036a6:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80036a8:	0852      	lsrs	r2, r2, #1
 80036aa:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 80036ae:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80036b0:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80036b4:	f47f af1e 	bne.w	80034f4 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80036b8:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80036ba:	0852      	lsrs	r2, r2, #1
 80036bc:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 80036c0:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036c2:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 80036c6:	bf14      	ite	ne
 80036c8:	2001      	movne	r0, #1
 80036ca:	2000      	moveq	r0, #0
 80036cc:	e69d      	b.n	800340a <HAL_RCC_OscConfig+0x1be>
 80036ce:	bf00      	nop
 80036d0:	40021000 	.word	0x40021000
 80036d4:	019f800c 	.word	0x019f800c

080036d8 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80036d8:	4b18      	ldr	r3, [pc, #96]	@ (800373c <HAL_RCC_GetSysClockFreq+0x64>)
 80036da:	689a      	ldr	r2, [r3, #8]
 80036dc:	f002 020c 	and.w	r2, r2, #12
 80036e0:	2a04      	cmp	r2, #4
 80036e2:	d026      	beq.n	8003732 <HAL_RCC_GetSysClockFreq+0x5a>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80036e4:	689a      	ldr	r2, [r3, #8]
 80036e6:	f002 020c 	and.w	r2, r2, #12
 80036ea:	2a08      	cmp	r2, #8
 80036ec:	d023      	beq.n	8003736 <HAL_RCC_GetSysClockFreq+0x5e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80036ee:	689a      	ldr	r2, [r3, #8]
 80036f0:	f002 020c 	and.w	r2, r2, #12
 80036f4:	2a0c      	cmp	r2, #12
 80036f6:	d001      	beq.n	80036fc <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 80036f8:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 80036fa:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80036fc:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80036fe:	68da      	ldr	r2, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003700:	68d8      	ldr	r0, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003702:	f001 0103 	and.w	r1, r1, #3
    switch (pllsource)
 8003706:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003708:	f3c2 1203 	ubfx	r2, r2, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800370c:	f3c0 2006 	ubfx	r0, r0, #8, #7
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003710:	bf0c      	ite	eq
 8003712:	4b0b      	ldreq	r3, [pc, #44]	@ (8003740 <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003714:	4b0b      	ldrne	r3, [pc, #44]	@ (8003744 <HAL_RCC_GetSysClockFreq+0x6c>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003716:	3201      	adds	r2, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003718:	fbb3 f3f2 	udiv	r3, r3, r2
 800371c:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003720:	4b06      	ldr	r3, [pc, #24]	@ (800373c <HAL_RCC_GetSysClockFreq+0x64>)
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8003728:	3301      	adds	r3, #1
 800372a:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 800372c:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 8003730:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8003732:	4804      	ldr	r0, [pc, #16]	@ (8003744 <HAL_RCC_GetSysClockFreq+0x6c>)
 8003734:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8003736:	4802      	ldr	r0, [pc, #8]	@ (8003740 <HAL_RCC_GetSysClockFreq+0x68>)
 8003738:	4770      	bx	lr
 800373a:	bf00      	nop
 800373c:	40021000 	.word	0x40021000
 8003740:	007a1200 	.word	0x007a1200
 8003744:	00f42400 	.word	0x00f42400

08003748 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8003748:	2800      	cmp	r0, #0
 800374a:	f000 80ee 	beq.w	800392a <HAL_RCC_ClockConfig+0x1e2>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800374e:	4a78      	ldr	r2, [pc, #480]	@ (8003930 <HAL_RCC_ClockConfig+0x1e8>)
{
 8003750:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003754:	6813      	ldr	r3, [r2, #0]
 8003756:	f003 030f 	and.w	r3, r3, #15
 800375a:	428b      	cmp	r3, r1
 800375c:	460d      	mov	r5, r1
 800375e:	4604      	mov	r4, r0
 8003760:	d20c      	bcs.n	800377c <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003762:	6813      	ldr	r3, [r2, #0]
 8003764:	f023 030f 	bic.w	r3, r3, #15
 8003768:	430b      	orrs	r3, r1
 800376a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800376c:	6813      	ldr	r3, [r2, #0]
 800376e:	f003 030f 	and.w	r3, r3, #15
 8003772:	428b      	cmp	r3, r1
 8003774:	d002      	beq.n	800377c <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8003776:	2001      	movs	r0, #1
}
 8003778:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800377c:	6823      	ldr	r3, [r4, #0]
 800377e:	07df      	lsls	r7, r3, #31
 8003780:	d569      	bpl.n	8003856 <HAL_RCC_ClockConfig+0x10e>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003782:	6867      	ldr	r7, [r4, #4]
 8003784:	2f03      	cmp	r7, #3
 8003786:	f000 80a0 	beq.w	80038ca <HAL_RCC_ClockConfig+0x182>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800378a:	4b6a      	ldr	r3, [pc, #424]	@ (8003934 <HAL_RCC_ClockConfig+0x1ec>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800378c:	2f02      	cmp	r7, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800378e:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003790:	f000 8097 	beq.w	80038c2 <HAL_RCC_ClockConfig+0x17a>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003794:	055b      	lsls	r3, r3, #21
 8003796:	d5ee      	bpl.n	8003776 <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003798:	f7ff ff9e 	bl	80036d8 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 800379c:	4b66      	ldr	r3, [pc, #408]	@ (8003938 <HAL_RCC_ClockConfig+0x1f0>)
 800379e:	4298      	cmp	r0, r3
 80037a0:	f240 80c0 	bls.w	8003924 <HAL_RCC_ClockConfig+0x1dc>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80037a4:	4a63      	ldr	r2, [pc, #396]	@ (8003934 <HAL_RCC_ClockConfig+0x1ec>)
 80037a6:	6893      	ldr	r3, [r2, #8]
 80037a8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80037ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80037b0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80037b2:	f04f 0980 	mov.w	r9, #128	@ 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80037b6:	4e5f      	ldr	r6, [pc, #380]	@ (8003934 <HAL_RCC_ClockConfig+0x1ec>)
 80037b8:	68b3      	ldr	r3, [r6, #8]
 80037ba:	f023 0303 	bic.w	r3, r3, #3
 80037be:	433b      	orrs	r3, r7
 80037c0:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80037c2:	f7fe fc8d 	bl	80020e0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037c6:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 80037ca:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037cc:	e004      	b.n	80037d8 <HAL_RCC_ClockConfig+0x90>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037ce:	f7fe fc87 	bl	80020e0 <HAL_GetTick>
 80037d2:	1bc0      	subs	r0, r0, r7
 80037d4:	4540      	cmp	r0, r8
 80037d6:	d871      	bhi.n	80038bc <HAL_RCC_ClockConfig+0x174>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037d8:	68b3      	ldr	r3, [r6, #8]
 80037da:	6862      	ldr	r2, [r4, #4]
 80037dc:	f003 030c 	and.w	r3, r3, #12
 80037e0:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80037e4:	d1f3      	bne.n	80037ce <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037e6:	6823      	ldr	r3, [r4, #0]
 80037e8:	079f      	lsls	r7, r3, #30
 80037ea:	d436      	bmi.n	800385a <HAL_RCC_ClockConfig+0x112>
    if(hpre == RCC_SYSCLK_DIV2)
 80037ec:	f1b9 0f00 	cmp.w	r9, #0
 80037f0:	d003      	beq.n	80037fa <HAL_RCC_ClockConfig+0xb2>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80037f2:	68b3      	ldr	r3, [r6, #8]
 80037f4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80037f8:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80037fa:	4e4d      	ldr	r6, [pc, #308]	@ (8003930 <HAL_RCC_ClockConfig+0x1e8>)
 80037fc:	6833      	ldr	r3, [r6, #0]
 80037fe:	f003 030f 	and.w	r3, r3, #15
 8003802:	42ab      	cmp	r3, r5
 8003804:	d846      	bhi.n	8003894 <HAL_RCC_ClockConfig+0x14c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003806:	6823      	ldr	r3, [r4, #0]
 8003808:	075a      	lsls	r2, r3, #29
 800380a:	d506      	bpl.n	800381a <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800380c:	4949      	ldr	r1, [pc, #292]	@ (8003934 <HAL_RCC_ClockConfig+0x1ec>)
 800380e:	68e0      	ldr	r0, [r4, #12]
 8003810:	688a      	ldr	r2, [r1, #8]
 8003812:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003816:	4302      	orrs	r2, r0
 8003818:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800381a:	071b      	lsls	r3, r3, #28
 800381c:	d507      	bpl.n	800382e <HAL_RCC_ClockConfig+0xe6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800381e:	4a45      	ldr	r2, [pc, #276]	@ (8003934 <HAL_RCC_ClockConfig+0x1ec>)
 8003820:	6921      	ldr	r1, [r4, #16]
 8003822:	6893      	ldr	r3, [r2, #8]
 8003824:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8003828:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800382c:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800382e:	f7ff ff53 	bl	80036d8 <HAL_RCC_GetSysClockFreq>
 8003832:	4a40      	ldr	r2, [pc, #256]	@ (8003934 <HAL_RCC_ClockConfig+0x1ec>)
 8003834:	4c41      	ldr	r4, [pc, #260]	@ (800393c <HAL_RCC_ClockConfig+0x1f4>)
 8003836:	6892      	ldr	r2, [r2, #8]
 8003838:	4941      	ldr	r1, [pc, #260]	@ (8003940 <HAL_RCC_ClockConfig+0x1f8>)
 800383a:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800383e:	4603      	mov	r3, r0
 8003840:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 8003842:	4840      	ldr	r0, [pc, #256]	@ (8003944 <HAL_RCC_ClockConfig+0x1fc>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003844:	f002 021f 	and.w	r2, r2, #31
 8003848:	40d3      	lsrs	r3, r2
 800384a:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 800384c:	6800      	ldr	r0, [r0, #0]
}
 800384e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 8003852:	f7fe bc03 	b.w	800205c <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003856:	079e      	lsls	r6, r3, #30
 8003858:	d5cf      	bpl.n	80037fa <HAL_RCC_ClockConfig+0xb2>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800385a:	0758      	lsls	r0, r3, #29
 800385c:	d504      	bpl.n	8003868 <HAL_RCC_ClockConfig+0x120>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800385e:	4935      	ldr	r1, [pc, #212]	@ (8003934 <HAL_RCC_ClockConfig+0x1ec>)
 8003860:	688a      	ldr	r2, [r1, #8]
 8003862:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8003866:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003868:	0719      	lsls	r1, r3, #28
 800386a:	d506      	bpl.n	800387a <HAL_RCC_ClockConfig+0x132>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800386c:	4a31      	ldr	r2, [pc, #196]	@ (8003934 <HAL_RCC_ClockConfig+0x1ec>)
 800386e:	6893      	ldr	r3, [r2, #8]
 8003870:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003874:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003878:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800387a:	4a2e      	ldr	r2, [pc, #184]	@ (8003934 <HAL_RCC_ClockConfig+0x1ec>)
 800387c:	68a1      	ldr	r1, [r4, #8]
 800387e:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003880:	4e2b      	ldr	r6, [pc, #172]	@ (8003930 <HAL_RCC_ClockConfig+0x1e8>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003882:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003886:	430b      	orrs	r3, r1
 8003888:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800388a:	6833      	ldr	r3, [r6, #0]
 800388c:	f003 030f 	and.w	r3, r3, #15
 8003890:	42ab      	cmp	r3, r5
 8003892:	d9b8      	bls.n	8003806 <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003894:	6833      	ldr	r3, [r6, #0]
 8003896:	f023 030f 	bic.w	r3, r3, #15
 800389a:	432b      	orrs	r3, r5
 800389c:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800389e:	f7fe fc1f 	bl	80020e0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038a2:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 80038a6:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038a8:	6833      	ldr	r3, [r6, #0]
 80038aa:	f003 030f 	and.w	r3, r3, #15
 80038ae:	42ab      	cmp	r3, r5
 80038b0:	d0a9      	beq.n	8003806 <HAL_RCC_ClockConfig+0xbe>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038b2:	f7fe fc15 	bl	80020e0 <HAL_GetTick>
 80038b6:	1bc0      	subs	r0, r0, r7
 80038b8:	4540      	cmp	r0, r8
 80038ba:	d9f5      	bls.n	80038a8 <HAL_RCC_ClockConfig+0x160>
        return HAL_TIMEOUT;
 80038bc:	2003      	movs	r0, #3
}
 80038be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038c2:	039a      	lsls	r2, r3, #14
 80038c4:	f53f af68 	bmi.w	8003798 <HAL_RCC_ClockConfig+0x50>
 80038c8:	e755      	b.n	8003776 <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038ca:	4a1a      	ldr	r2, [pc, #104]	@ (8003934 <HAL_RCC_ClockConfig+0x1ec>)
 80038cc:	6811      	ldr	r1, [r2, #0]
 80038ce:	0188      	lsls	r0, r1, #6
 80038d0:	f57f af51 	bpl.w	8003776 <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80038d4:	68d0      	ldr	r0, [r2, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80038d6:	68d1      	ldr	r1, [r2, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80038d8:	68d2      	ldr	r2, [r2, #12]
      if(pllfreq > 80000000U)
 80038da:	4e17      	ldr	r6, [pc, #92]	@ (8003938 <HAL_RCC_ClockConfig+0x1f0>)
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80038dc:	f000 0003 	and.w	r0, r0, #3
  switch (pllsource)
 80038e0:	2803      	cmp	r0, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80038e2:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80038e6:	bf0c      	ite	eq
 80038e8:	4817      	ldreq	r0, [pc, #92]	@ (8003948 <HAL_RCC_ClockConfig+0x200>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80038ea:	4818      	ldrne	r0, [pc, #96]	@ (800394c <HAL_RCC_ClockConfig+0x204>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80038ec:	3101      	adds	r1, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80038ee:	fbb0 f1f1 	udiv	r1, r0, r1
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80038f2:	4810      	ldr	r0, [pc, #64]	@ (8003934 <HAL_RCC_ClockConfig+0x1ec>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80038f4:	f3c2 2206 	ubfx	r2, r2, #8, #7
 80038f8:	fb01 f202 	mul.w	r2, r1, r2
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80038fc:	68c1      	ldr	r1, [r0, #12]
 80038fe:	f3c1 6141 	ubfx	r1, r1, #25, #2
 8003902:	3101      	adds	r1, #1
 8003904:	0049      	lsls	r1, r1, #1
  sysclockfreq = pllvco/pllr;
 8003906:	fbb2 f2f1 	udiv	r2, r2, r1
      if(pllfreq > 80000000U)
 800390a:	42b2      	cmp	r2, r6
 800390c:	d90a      	bls.n	8003924 <HAL_RCC_ClockConfig+0x1dc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800390e:	6882      	ldr	r2, [r0, #8]
 8003910:	f012 0ff0 	tst.w	r2, #240	@ 0xf0
 8003914:	f43f af46 	beq.w	80037a4 <HAL_RCC_ClockConfig+0x5c>
 8003918:	0799      	lsls	r1, r3, #30
 800391a:	d503      	bpl.n	8003924 <HAL_RCC_ClockConfig+0x1dc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800391c:	68a3      	ldr	r3, [r4, #8]
 800391e:	2b00      	cmp	r3, #0
 8003920:	f43f af40 	beq.w	80037a4 <HAL_RCC_ClockConfig+0x5c>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003924:	f04f 0900 	mov.w	r9, #0
 8003928:	e745      	b.n	80037b6 <HAL_RCC_ClockConfig+0x6e>
    return HAL_ERROR;
 800392a:	2001      	movs	r0, #1
}
 800392c:	4770      	bx	lr
 800392e:	bf00      	nop
 8003930:	40022000 	.word	0x40022000
 8003934:	40021000 	.word	0x40021000
 8003938:	04c4b400 	.word	0x04c4b400
 800393c:	08051cec 	.word	0x08051cec
 8003940:	2000000c 	.word	0x2000000c
 8003944:	20000014 	.word	0x20000014
 8003948:	007a1200 	.word	0x007a1200
 800394c:	00f42400 	.word	0x00f42400

08003950 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003950:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003954:	6803      	ldr	r3, [r0, #0]
{
 8003956:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003958:	f413 2000 	ands.w	r0, r3, #524288	@ 0x80000
{
 800395c:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800395e:	d052      	beq.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003960:	4bac      	ldr	r3, [pc, #688]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003962:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003964:	00d5      	lsls	r5, r2, #3
 8003966:	f140 813a 	bpl.w	8003bde <HAL_RCCEx_PeriphCLKConfig+0x28e>
    FlagStatus       pwrclkchanged = RESET;
 800396a:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800396c:	4daa      	ldr	r5, [pc, #680]	@ (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800396e:	682b      	ldr	r3, [r5, #0]
 8003970:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003974:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003976:	f7fe fbb3 	bl	80020e0 <HAL_GetTick>
 800397a:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800397c:	e005      	b.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800397e:	f7fe fbaf 	bl	80020e0 <HAL_GetTick>
 8003982:	1b83      	subs	r3, r0, r6
 8003984:	2b02      	cmp	r3, #2
 8003986:	f200 8135 	bhi.w	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800398a:	682b      	ldr	r3, [r5, #0]
 800398c:	05d8      	lsls	r0, r3, #23
 800398e:	d5f6      	bpl.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003990:	4da0      	ldr	r5, [pc, #640]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003992:	6d22      	ldr	r2, [r4, #80]	@ 0x50
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003994:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003998:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 800399c:	d026      	beq.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x9c>
 800399e:	4293      	cmp	r3, r2
 80039a0:	d024      	beq.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x9c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80039a2:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80039a6:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 80039aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039ae:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80039b2:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 80039b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039ba:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80039be:	f421 7340 	bic.w	r3, r1, #768	@ 0x300
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80039c2:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 80039c4:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80039c8:	d510      	bpl.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x9c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039ca:	f7fe fb89 	bl	80020e0 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039ce:	f241 3888 	movw	r8, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 80039d2:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039d4:	e005      	b.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x92>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039d6:	f7fe fb83 	bl	80020e0 <HAL_GetTick>
 80039da:	1b80      	subs	r0, r0, r6
 80039dc:	4540      	cmp	r0, r8
 80039de:	f200 8109 	bhi.w	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039e2:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 80039e6:	079b      	lsls	r3, r3, #30
 80039e8:	d5f5      	bpl.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x86>
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80039ea:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 80039ec:	4989      	ldr	r1, [pc, #548]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80039ee:	f8d1 3090 	ldr.w	r3, [r1, #144]	@ 0x90
 80039f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039f6:	4313      	orrs	r3, r2
 80039f8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80039fc:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80039fe:	2000      	movs	r0, #0
    if(pwrclkchanged == SET)
 8003a00:	2f00      	cmp	r7, #0
 8003a02:	f040 80fc 	bne.w	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x2ae>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a06:	07dd      	lsls	r5, r3, #31
 8003a08:	d508      	bpl.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003a0a:	4982      	ldr	r1, [pc, #520]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a0c:	6865      	ldr	r5, [r4, #4]
 8003a0e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003a12:	f022 0203 	bic.w	r2, r2, #3
 8003a16:	432a      	orrs	r2, r5
 8003a18:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003a1c:	0799      	lsls	r1, r3, #30
 8003a1e:	d508      	bpl.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0xe2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003a20:	497c      	ldr	r1, [pc, #496]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a22:	68a5      	ldr	r5, [r4, #8]
 8003a24:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003a28:	f022 020c 	bic.w	r2, r2, #12
 8003a2c:	432a      	orrs	r2, r5
 8003a2e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003a32:	075a      	lsls	r2, r3, #29
 8003a34:	d508      	bpl.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0xf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003a36:	4977      	ldr	r1, [pc, #476]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a38:	68e5      	ldr	r5, [r4, #12]
 8003a3a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003a3e:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8003a42:	432a      	orrs	r2, r5
 8003a44:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003a48:	071f      	lsls	r7, r3, #28
 8003a4a:	d508      	bpl.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003a4c:	4971      	ldr	r1, [pc, #452]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a4e:	6925      	ldr	r5, [r4, #16]
 8003a50:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003a54:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 8003a58:	432a      	orrs	r2, r5
 8003a5a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003a5e:	06de      	lsls	r6, r3, #27
 8003a60:	d508      	bpl.n	8003a74 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003a62:	496c      	ldr	r1, [pc, #432]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a64:	6965      	ldr	r5, [r4, #20]
 8003a66:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003a6a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003a6e:	432a      	orrs	r2, r5
 8003a70:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003a74:	069d      	lsls	r5, r3, #26
 8003a76:	d508      	bpl.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003a78:	4966      	ldr	r1, [pc, #408]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a7a:	69a5      	ldr	r5, [r4, #24]
 8003a7c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003a80:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003a84:	432a      	orrs	r2, r5
 8003a86:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003a8a:	0659      	lsls	r1, r3, #25
 8003a8c:	d508      	bpl.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x150>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a8e:	4961      	ldr	r1, [pc, #388]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a90:	69e5      	ldr	r5, [r4, #28]
 8003a92:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003a96:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8003a9a:	432a      	orrs	r2, r5
 8003a9c:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003aa0:	061a      	lsls	r2, r3, #24
 8003aa2:	d508      	bpl.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003aa4:	495b      	ldr	r1, [pc, #364]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003aa6:	6a25      	ldr	r5, [r4, #32]
 8003aa8:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003aac:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8003ab0:	432a      	orrs	r2, r5
 8003ab2:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003ab6:	05df      	lsls	r7, r3, #23
 8003ab8:	d508      	bpl.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003aba:	4956      	ldr	r1, [pc, #344]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003abc:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8003abe:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003ac2:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8003ac6:	432a      	orrs	r2, r5
 8003ac8:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003acc:	039e      	lsls	r6, r3, #14
 8003ace:	d508      	bpl.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003ad0:	4950      	ldr	r1, [pc, #320]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003ad2:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8003ad4:	f8d1 209c 	ldr.w	r2, [r1, #156]	@ 0x9c
 8003ad8:	f022 0203 	bic.w	r2, r2, #3
 8003adc:	432a      	orrs	r2, r5
 8003ade:	f8c1 209c 	str.w	r2, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003ae2:	059d      	lsls	r5, r3, #22
 8003ae4:	d508      	bpl.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003ae6:	494b      	ldr	r1, [pc, #300]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003ae8:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8003aea:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003aee:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 8003af2:	432a      	orrs	r2, r5
 8003af4:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003af8:	0559      	lsls	r1, r3, #21
 8003afa:	d50b      	bpl.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003afc:	4945      	ldr	r1, [pc, #276]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003afe:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8003b00:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003b04:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8003b08:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003b0a:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003b0e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003b12:	d07a      	beq.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x2ba>

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003b14:	051a      	lsls	r2, r3, #20
 8003b16:	d50b      	bpl.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003b18:	493e      	ldr	r1, [pc, #248]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003b1a:	6b65      	ldr	r5, [r4, #52]	@ 0x34
 8003b1c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003b20:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8003b24:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003b26:	f5b5 0f80 	cmp.w	r5, #4194304	@ 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003b2a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003b2e:	d075      	beq.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x2cc>

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003b30:	04df      	lsls	r7, r3, #19
 8003b32:	d50b      	bpl.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003b34:	4937      	ldr	r1, [pc, #220]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003b36:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8003b38:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003b3c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003b40:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003b42:	f1b5 7f80 	cmp.w	r5, #16777216	@ 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003b46:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003b4a:	d06c      	beq.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003b4c:	049e      	lsls	r6, r3, #18
 8003b4e:	d50b      	bpl.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003b50:	4930      	ldr	r1, [pc, #192]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003b52:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 8003b54:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003b58:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8003b5c:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003b5e:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003b62:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003b66:	d063      	beq.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003b68:	045d      	lsls	r5, r3, #17
 8003b6a:	d50b      	bpl.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003b6c:	4929      	ldr	r1, [pc, #164]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003b6e:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 8003b70:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003b74:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8003b78:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003b7a:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003b7e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003b82:	d05a      	beq.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x2ea>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003b84:	0419      	lsls	r1, r3, #16
 8003b86:	d50b      	bpl.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003b88:	4922      	ldr	r1, [pc, #136]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003b8a:	6c65      	ldr	r5, [r4, #68]	@ 0x44
 8003b8c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003b90:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003b94:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003b96:	f1b5 5f80 	cmp.w	r5, #268435456	@ 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003b9a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003b9e:	d051      	beq.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003ba0:	03da      	lsls	r2, r3, #15
 8003ba2:	d50b      	bpl.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003ba4:	491b      	ldr	r1, [pc, #108]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003ba6:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 8003ba8:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8003bac:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 8003bb0:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8003bb2:	f1b5 4f80 	cmp.w	r5, #1073741824	@ 0x40000000
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003bb6:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8003bba:	d048      	beq.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003bbc:	035b      	lsls	r3, r3, #13
 8003bbe:	d50b      	bpl.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003bc0:	4a14      	ldr	r2, [pc, #80]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003bc2:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8003bc4:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
 8003bc8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003bcc:	430b      	orrs	r3, r1

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003bce:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003bd2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003bd6:	d03f      	beq.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x308>
  }

#endif /* QUADSPI */

  return status;
}
 8003bd8:	b002      	add	sp, #8
 8003bda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bde:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003be0:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8003be4:	659a      	str	r2, [r3, #88]	@ 0x58
 8003be6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003be8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bec:	9301      	str	r3, [sp, #4]
 8003bee:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003bf0:	2701      	movs	r7, #1
 8003bf2:	e6bb      	b.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x1c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003bf4:	6823      	ldr	r3, [r4, #0]
        status = ret;
 8003bf6:	2003      	movs	r0, #3
    if(pwrclkchanged == SET)
 8003bf8:	2f00      	cmp	r7, #0
 8003bfa:	f43f af04 	beq.w	8003a06 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bfe:	4905      	ldr	r1, [pc, #20]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003c00:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 8003c02:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8003c06:	658a      	str	r2, [r1, #88]	@ 0x58
 8003c08:	e6fd      	b.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c0a:	68ca      	ldr	r2, [r1, #12]
 8003c0c:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8003c10:	60ca      	str	r2, [r1, #12]
 8003c12:	e77f      	b.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
 8003c14:	40021000 	.word	0x40021000
 8003c18:	40007000 	.word	0x40007000
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c1c:	68ca      	ldr	r2, [r1, #12]
 8003c1e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8003c22:	60ca      	str	r2, [r1, #12]
 8003c24:	e784      	b.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c26:	68ca      	ldr	r2, [r1, #12]
 8003c28:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8003c2c:	60ca      	str	r2, [r1, #12]
 8003c2e:	e78d      	b.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x1fc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c30:	68ca      	ldr	r2, [r1, #12]
 8003c32:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8003c36:	60ca      	str	r2, [r1, #12]
 8003c38:	e796      	b.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x218>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c3a:	68ca      	ldr	r2, [r1, #12]
 8003c3c:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8003c40:	60ca      	str	r2, [r1, #12]
 8003c42:	e79f      	b.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x234>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003c44:	68ca      	ldr	r2, [r1, #12]
 8003c46:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003c4a:	60ca      	str	r2, [r1, #12]
 8003c4c:	e7a8      	b.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x250>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003c4e:	68ca      	ldr	r2, [r1, #12]
 8003c50:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003c54:	60ca      	str	r2, [r1, #12]
 8003c56:	e7b1      	b.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c58:	68d3      	ldr	r3, [r2, #12]
 8003c5a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003c5e:	60d3      	str	r3, [r2, #12]
}
 8003c60:	b002      	add	sp, #8
 8003c62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c66:	bf00      	nop

08003c68 <HAL_SPI_Init>:
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003c68:	2800      	cmp	r0, #0
 8003c6a:	d077      	beq.n	8003d5c <HAL_SPI_Init+0xf4>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003c6c:	6a42      	ldr	r2, [r0, #36]	@ 0x24
{
 8003c6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c72:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003c74:	2a00      	cmp	r2, #0
 8003c76:	d057      	beq.n	8003d28 <HAL_SPI_Init+0xc0>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003c78:	2300      	movs	r3, #0
 8003c7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003c7e:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c82:	2100      	movs	r1, #0
 8003c84:	62a1      	str	r1, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8003c86:	f003 01ff 	and.w	r1, r3, #255	@ 0xff
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d05a      	beq.n	8003d44 <HAL_SPI_Init+0xdc>
  }

  hspi->State = HAL_SPI_STATE_BUSY;

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003c8e:	6821      	ldr	r1, [r4, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003c90:	68e7      	ldr	r7, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 8003c92:	2302      	movs	r3, #2
 8003c94:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  __HAL_SPI_DISABLE(hspi);
 8003c98:	680b      	ldr	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003c9a:	f5b7 6fe0 	cmp.w	r7, #1792	@ 0x700
  __HAL_SPI_DISABLE(hspi);
 8003c9e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003ca2:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003ca4:	d846      	bhi.n	8003d34 <HAL_SPI_Init+0xcc>
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003ca6:	d154      	bne.n	8003d52 <HAL_SPI_Init+0xea>
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003ca8:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003caa:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003cae:	f405 5500 	and.w	r5, r5, #8192	@ 0x2000
 8003cb2:	68a3      	ldr	r3, [r4, #8]
 8003cb4:	69a6      	ldr	r6, [r4, #24]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003cb6:	f002 0c10 	and.w	ip, r2, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003cba:	6862      	ldr	r2, [r4, #4]
 8003cbc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003cc0:	f402 7282 	and.w	r2, r2, #260	@ 0x104
 8003cc4:	431a      	orrs	r2, r3
 8003cc6:	6923      	ldr	r3, [r4, #16]
 8003cc8:	f003 0302 	and.w	r3, r3, #2
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	6962      	ldr	r2, [r4, #20]
 8003cd0:	f002 0201 	and.w	r2, r2, #1
 8003cd4:	431a      	orrs	r2, r3
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003cd6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003cd8:	f407 6770 	and.w	r7, r7, #3840	@ 0xf00
 8003cdc:	f003 0308 	and.w	r3, r3, #8
 8003ce0:	ea43 0e07 	orr.w	lr, r3, r7
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003ce4:	69e3      	ldr	r3, [r4, #28]
 8003ce6:	f003 0838 	and.w	r8, r3, #56	@ 0x38
 8003cea:	6a23      	ldr	r3, [r4, #32]
 8003cec:	f003 0780 	and.w	r7, r3, #128	@ 0x80
 8003cf0:	f406 7300 	and.w	r3, r6, #512	@ 0x200
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	ea43 0308 	orr.w	r3, r3, r8
 8003cfa:	433b      	orrs	r3, r7
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003cfc:	0c36      	lsrs	r6, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003cfe:	432b      	orrs	r3, r5
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003d00:	f006 0604 	and.w	r6, r6, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003d04:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003d06:	ea4e 0306 	orr.w	r3, lr, r6
 8003d0a:	ea43 030c 	orr.w	r3, r3, ip
 8003d0e:	4303      	orrs	r3, r0
 8003d10:	604b      	str	r3, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003d12:	69cb      	ldr	r3, [r1, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003d14:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003d16:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 8003d1a:	2201      	movs	r2, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003d1c:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003d1e:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003d20:	f884 205d 	strb.w	r2, [r4, #93]	@ 0x5d

  return HAL_OK;
}
 8003d24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d28:	6843      	ldr	r3, [r0, #4]
 8003d2a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d2e:	d0a6      	beq.n	8003c7e <HAL_SPI_Init+0x16>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d30:	61c2      	str	r2, [r0, #28]
 8003d32:	e7a4      	b.n	8003c7e <HAL_SPI_Init+0x16>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003d34:	f5b7 6f70 	cmp.w	r7, #3840	@ 0xf00
 8003d38:	d112      	bne.n	8003d60 <HAL_SPI_Init+0xf8>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003d3a:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003d3c:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003d3e:	f405 5500 	and.w	r5, r5, #8192	@ 0x2000
 8003d42:	e7b6      	b.n	8003cb2 <HAL_SPI_Init+0x4a>
    hspi->Lock = HAL_UNLOCKED;
 8003d44:	f884 105c 	strb.w	r1, [r4, #92]	@ 0x5c
    HAL_SPI_MspInit(hspi);
 8003d48:	4620      	mov	r0, r4
 8003d4a:	f7fe f839 	bl	8001dc0 <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003d4e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003d50:	e79d      	b.n	8003c8e <HAL_SPI_Init+0x26>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003d52:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d56:	2500      	movs	r5, #0
 8003d58:	62a5      	str	r5, [r4, #40]	@ 0x28
 8003d5a:	e7aa      	b.n	8003cb2 <HAL_SPI_Init+0x4a>
    return HAL_ERROR;
 8003d5c:	2001      	movs	r0, #1
}
 8003d5e:	4770      	bx	lr
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003d60:	2000      	movs	r0, #0
 8003d62:	e7f8      	b.n	8003d56 <HAL_SPI_Init+0xee>

08003d64 <HAL_SRAM_Init>:
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8003d64:	b348      	cbz	r0, 8003dba <HAL_SRAM_Init+0x56>
{
 8003d66:	b570      	push	{r4, r5, r6, lr}
  {
    return HAL_ERROR;
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8003d68:	f890 3051 	ldrb.w	r3, [r0, #81]	@ 0x51
 8003d6c:	4615      	mov	r5, r2
 8003d6e:	460e      	mov	r6, r1
 8003d70:	4604      	mov	r4, r0
 8003d72:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8003d76:	b1db      	cbz	r3, 8003db0 <HAL_SRAM_Init+0x4c>
    HAL_SRAM_MspInit(hsram);
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8003d78:	4621      	mov	r1, r4
 8003d7a:	f851 0b08 	ldr.w	r0, [r1], #8
 8003d7e:	f000 fa2d 	bl	80041dc <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8003d82:	68a2      	ldr	r2, [r4, #8]
 8003d84:	6820      	ldr	r0, [r4, #0]
 8003d86:	4631      	mov	r1, r6
 8003d88:	f000 fa9c 	bl	80042c4 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8003d8c:	e9d4 0201 	ldrd	r0, r2, [r4, #4]
 8003d90:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003d92:	4629      	mov	r1, r5
 8003d94:	f000 fac2 	bl	800431c <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8003d98:	6822      	ldr	r2, [r4, #0]
 8003d9a:	68a1      	ldr	r1, [r4, #8]
 8003d9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8003da0:	2501      	movs	r5, #1
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8003da2:	432b      	orrs	r3, r5
 8003da4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  hsram->State = HAL_SRAM_STATE_READY;
 8003da8:	f884 5051 	strb.w	r5, [r4, #81]	@ 0x51

  return HAL_OK;
 8003dac:	2000      	movs	r0, #0
}
 8003dae:	bd70      	pop	{r4, r5, r6, pc}
    hsram->Lock = HAL_UNLOCKED;
 8003db0:	f880 2050 	strb.w	r2, [r0, #80]	@ 0x50
    HAL_SRAM_MspInit(hsram);
 8003db4:	f7fe f856 	bl	8001e64 <HAL_SRAM_MspInit>
 8003db8:	e7de      	b.n	8003d78 <HAL_SRAM_Init+0x14>
    return HAL_ERROR;
 8003dba:	2001      	movs	r0, #1
}
 8003dbc:	4770      	bx	lr
 8003dbe:	bf00      	nop

08003dc0 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003dc0:	2800      	cmp	r0, #0
 8003dc2:	f000 8099 	beq.w	8003ef8 <HAL_TIM_Base_Init+0x138>
{
 8003dc6:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003dc8:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8003dcc:	4604      	mov	r4, r0
 8003dce:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d07d      	beq.n	8003ed2 <HAL_TIM_Base_Init+0x112>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003dd6:	6823      	ldr	r3, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003dd8:	4948      	ldr	r1, [pc, #288]	@ (8003efc <HAL_TIM_Base_Init+0x13c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8003dda:	2202      	movs	r2, #2
 8003ddc:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003de0:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 8003de2:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003de4:	d061      	beq.n	8003eaa <HAL_TIM_Base_Init+0xea>
 8003de6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dea:	d029      	beq.n	8003e40 <HAL_TIM_Base_Init+0x80>
 8003dec:	f5a1 3194 	sub.w	r1, r1, #75776	@ 0x12800
 8003df0:	428b      	cmp	r3, r1
 8003df2:	d025      	beq.n	8003e40 <HAL_TIM_Base_Init+0x80>
 8003df4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8003df8:	428b      	cmp	r3, r1
 8003dfa:	d021      	beq.n	8003e40 <HAL_TIM_Base_Init+0x80>
 8003dfc:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8003e00:	428b      	cmp	r3, r1
 8003e02:	d01d      	beq.n	8003e40 <HAL_TIM_Base_Init+0x80>
 8003e04:	f501 3194 	add.w	r1, r1, #75776	@ 0x12800
 8003e08:	428b      	cmp	r3, r1
 8003e0a:	d04e      	beq.n	8003eaa <HAL_TIM_Base_Init+0xea>
 8003e0c:	f501 51e0 	add.w	r1, r1, #7168	@ 0x1c00
 8003e10:	428b      	cmp	r3, r1
 8003e12:	d04a      	beq.n	8003eaa <HAL_TIM_Base_Init+0xea>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e14:	f5a1 5180 	sub.w	r1, r1, #4096	@ 0x1000
 8003e18:	428b      	cmp	r3, r1
 8003e1a:	d05f      	beq.n	8003edc <HAL_TIM_Base_Init+0x11c>
 8003e1c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8003e20:	428b      	cmp	r3, r1
 8003e22:	d05b      	beq.n	8003edc <HAL_TIM_Base_Init+0x11c>
 8003e24:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8003e28:	428b      	cmp	r3, r1
 8003e2a:	d057      	beq.n	8003edc <HAL_TIM_Base_Init+0x11c>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e2c:	69a5      	ldr	r5, [r4, #24]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e2e:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e30:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e32:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003e36:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8003e38:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e3a:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003e3c:	6299      	str	r1, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e3e:	e010      	b.n	8003e62 <HAL_TIM_Base_Init+0xa2>
    tmpcr1 |= Structure->CounterMode;
 8003e40:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e42:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e44:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8003e48:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e4a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e4e:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e50:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e52:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e56:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e58:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 8003e5a:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8003e5c:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e5e:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003e60:	6299      	str	r1, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e62:	2201      	movs	r2, #1
 8003e64:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003e66:	691a      	ldr	r2, [r3, #16]
 8003e68:	07d2      	lsls	r2, r2, #31
 8003e6a:	d503      	bpl.n	8003e74 <HAL_TIM_Base_Init+0xb4>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003e6c:	691a      	ldr	r2, [r3, #16]
 8003e6e:	f022 0201 	bic.w	r2, r2, #1
 8003e72:	611a      	str	r2, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e74:	2301      	movs	r3, #1
 8003e76:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e7a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8003e7e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8003e82:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8003e86:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8003e8a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003e8e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e92:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8003e96:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8003e9a:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8003e9e:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8003ea2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8003ea6:	2000      	movs	r0, #0
}
 8003ea8:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8003eaa:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003eac:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003eae:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8003eb2:	4302      	orrs	r2, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8003eb4:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003eb8:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003eba:	69a1      	ldr	r1, [r4, #24]
 8003ebc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003ec0:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 8003ec2:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ec4:	68e2      	ldr	r2, [r4, #12]
 8003ec6:	62da      	str	r2, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003ec8:	6862      	ldr	r2, [r4, #4]
 8003eca:	629a      	str	r2, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8003ecc:	6962      	ldr	r2, [r4, #20]
 8003ece:	631a      	str	r2, [r3, #48]	@ 0x30
 8003ed0:	e7c7      	b.n	8003e62 <HAL_TIM_Base_Init+0xa2>
    htim->Lock = HAL_UNLOCKED;
 8003ed2:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003ed6:	f7fd ffaf 	bl	8001e38 <HAL_TIM_Base_MspInit>
 8003eda:	e77c      	b.n	8003dd6 <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003edc:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ede:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ee0:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ee4:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ee6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003eea:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003eec:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 8003eee:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8003ef0:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ef2:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003ef4:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ef6:	e7e9      	b.n	8003ecc <HAL_TIM_Base_Init+0x10c>
    return HAL_ERROR;
 8003ef8:	2001      	movs	r0, #1
}
 8003efa:	4770      	bx	lr
 8003efc:	40012c00 	.word	0x40012c00

08003f00 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8003f00:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d12f      	bne.n	8003f68 <HAL_TIM_Base_Start+0x68>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f08:	6803      	ldr	r3, [r0, #0]
 8003f0a:	4a18      	ldr	r2, [pc, #96]	@ (8003f6c <HAL_TIM_Base_Start+0x6c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8003f0c:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f0e:	4293      	cmp	r3, r2
  htim->State = HAL_TIM_STATE_BUSY;
 8003f10:	f880 103d 	strb.w	r1, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f14:	d01a      	beq.n	8003f4c <HAL_TIM_Base_Start+0x4c>
 8003f16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f1a:	d017      	beq.n	8003f4c <HAL_TIM_Base_Start+0x4c>
 8003f1c:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d013      	beq.n	8003f4c <HAL_TIM_Base_Start+0x4c>
 8003f24:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d00f      	beq.n	8003f4c <HAL_TIM_Base_Start+0x4c>
 8003f2c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d00b      	beq.n	8003f4c <HAL_TIM_Base_Start+0x4c>
 8003f34:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d007      	beq.n	8003f4c <HAL_TIM_Base_Start+0x4c>
 8003f3c:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d003      	beq.n	8003f4c <HAL_TIM_Base_Start+0x4c>
 8003f44:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d107      	bne.n	8003f5c <HAL_TIM_Base_Start+0x5c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f4c:	6899      	ldr	r1, [r3, #8]
 8003f4e:	4a08      	ldr	r2, [pc, #32]	@ (8003f70 <HAL_TIM_Base_Start+0x70>)
 8003f50:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f52:	2a06      	cmp	r2, #6
 8003f54:	d006      	beq.n	8003f64 <HAL_TIM_Base_Start+0x64>
 8003f56:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8003f5a:	d003      	beq.n	8003f64 <HAL_TIM_Base_Start+0x64>
      __HAL_TIM_ENABLE(htim);
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	f042 0201 	orr.w	r2, r2, #1
 8003f62:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003f64:	2000      	movs	r0, #0
 8003f66:	4770      	bx	lr
    return HAL_ERROR;
 8003f68:	2001      	movs	r0, #1
}
 8003f6a:	4770      	bx	lr
 8003f6c:	40012c00 	.word	0x40012c00
 8003f70:	00010007 	.word	0x00010007

08003f74 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8003f74:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	f000 8091 	beq.w	80040a0 <HAL_TIM_ConfigClockSource+0x12c>
 8003f7e:	4602      	mov	r2, r0
{
 8003f80:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8003f82:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 8003f84:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003f86:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_LOCK(htim);
 8003f8a:	2001      	movs	r0, #1
 8003f8c:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8003f90:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f92:	4b61      	ldr	r3, [pc, #388]	@ (8004118 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003f94:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 8003f96:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8003f98:	680b      	ldr	r3, [r1, #0]
 8003f9a:	2b70      	cmp	r3, #112	@ 0x70
 8003f9c:	f000 80ac 	beq.w	80040f8 <HAL_TIM_ConfigClockSource+0x184>
 8003fa0:	d827      	bhi.n	8003ff2 <HAL_TIM_ConfigClockSource+0x7e>
 8003fa2:	2b50      	cmp	r3, #80	@ 0x50
 8003fa4:	d07e      	beq.n	80040a4 <HAL_TIM_ConfigClockSource+0x130>
 8003fa6:	d93e      	bls.n	8004026 <HAL_TIM_ConfigClockSource+0xb2>
 8003fa8:	2b60      	cmp	r3, #96	@ 0x60
 8003faa:	d11a      	bne.n	8003fe2 <HAL_TIM_ConfigClockSource+0x6e>
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003fac:	6a23      	ldr	r3, [r4, #32]
                               sClockSourceConfig->ClockFilter);
 8003fae:	68c8      	ldr	r0, [r1, #12]
                               sClockSourceConfig->ClockPolarity,
 8003fb0:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003fb2:	6a21      	ldr	r1, [r4, #32]
 8003fb4:	f021 0110 	bic.w	r1, r1, #16
 8003fb8:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003fba:	69a1      	ldr	r1, [r4, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
  tmpccmr1 |= (TIM_ICFilter << 12U);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003fbc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003fc0:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 8003fc4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003fc8:	ea41 3100 	orr.w	r1, r1, r0, lsl #12

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003fcc:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 8003fce:	6223      	str	r3, [r4, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003fd0:	68a3      	ldr	r3, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003fd2:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003fd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003fda:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003fde:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003fe0:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003fe2:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 8003fe4:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8003fe6:	f882 103d 	strb.w	r1, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8003fea:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 8003fee:	bc30      	pop	{r4, r5}
 8003ff0:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8003ff2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ff6:	d06f      	beq.n	80040d8 <HAL_TIM_ConfigClockSource+0x164>
 8003ff8:	d941      	bls.n	800407e <HAL_TIM_ConfigClockSource+0x10a>
 8003ffa:	4948      	ldr	r1, [pc, #288]	@ (800411c <HAL_TIM_ConfigClockSource+0x1a8>)
 8003ffc:	428b      	cmp	r3, r1
 8003ffe:	d008      	beq.n	8004012 <HAL_TIM_ConfigClockSource+0x9e>
 8004000:	d92d      	bls.n	800405e <HAL_TIM_ConfigClockSource+0xea>
 8004002:	4947      	ldr	r1, [pc, #284]	@ (8004120 <HAL_TIM_ConfigClockSource+0x1ac>)
 8004004:	428b      	cmp	r3, r1
 8004006:	d004      	beq.n	8004012 <HAL_TIM_ConfigClockSource+0x9e>
 8004008:	f023 0c20 	bic.w	ip, r3, #32
 800400c:	3910      	subs	r1, #16
 800400e:	458c      	cmp	ip, r1
 8004010:	d1e7      	bne.n	8003fe2 <HAL_TIM_ConfigClockSource+0x6e>
  tmpsmcr = TIMx->SMCR;
 8004012:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004014:	f421 1140 	bic.w	r1, r1, #3145728	@ 0x300000
 8004018:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800401c:	4319      	orrs	r1, r3
 800401e:	f041 0107 	orr.w	r1, r1, #7
  TIMx->SMCR = tmpsmcr;
 8004022:	60a1      	str	r1, [r4, #8]
}
 8004024:	e02e      	b.n	8004084 <HAL_TIM_ConfigClockSource+0x110>
  switch (sClockSourceConfig->ClockSource)
 8004026:	2b40      	cmp	r3, #64	@ 0x40
 8004028:	d12e      	bne.n	8004088 <HAL_TIM_ConfigClockSource+0x114>
                               sClockSourceConfig->ClockPolarity,
 800402a:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800402c:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 800402e:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004030:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8004034:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004036:	6a23      	ldr	r3, [r4, #32]
 8004038:	f023 0301 	bic.w	r3, r3, #1
 800403c:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800403e:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004040:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004044:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8004048:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 800404a:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800404c:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800404e:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004052:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004056:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 800405a:	60a3      	str	r3, [r4, #8]
}
 800405c:	e012      	b.n	8004084 <HAL_TIM_ConfigClockSource+0x110>
  switch (sClockSourceConfig->ClockSource)
 800405e:	3920      	subs	r1, #32
 8004060:	428b      	cmp	r3, r1
 8004062:	d0d6      	beq.n	8004012 <HAL_TIM_ConfigClockSource+0x9e>
 8004064:	d904      	bls.n	8004070 <HAL_TIM_ConfigClockSource+0xfc>
 8004066:	492f      	ldr	r1, [pc, #188]	@ (8004124 <HAL_TIM_ConfigClockSource+0x1b0>)
 8004068:	428b      	cmp	r3, r1
 800406a:	d0d2      	beq.n	8004012 <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 800406c:	2001      	movs	r0, #1
 800406e:	e7b8      	b.n	8003fe2 <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 8004070:	f023 0110 	bic.w	r1, r3, #16
 8004074:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8004078:	d0cb      	beq.n	8004012 <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 800407a:	2001      	movs	r0, #1
 800407c:	e7b1      	b.n	8003fe2 <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 800407e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004082:	d1ae      	bne.n	8003fe2 <HAL_TIM_ConfigClockSource+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 8004084:	2000      	movs	r0, #0
 8004086:	e7ac      	b.n	8003fe2 <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 8004088:	d8ab      	bhi.n	8003fe2 <HAL_TIM_ConfigClockSource+0x6e>
 800408a:	2b20      	cmp	r3, #32
 800408c:	d0c1      	beq.n	8004012 <HAL_TIM_ConfigClockSource+0x9e>
 800408e:	d903      	bls.n	8004098 <HAL_TIM_ConfigClockSource+0x124>
 8004090:	2b30      	cmp	r3, #48	@ 0x30
 8004092:	d0be      	beq.n	8004012 <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8004094:	2001      	movs	r0, #1
 8004096:	e7a4      	b.n	8003fe2 <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 8004098:	f033 0110 	bics.w	r1, r3, #16
 800409c:	d1a1      	bne.n	8003fe2 <HAL_TIM_ConfigClockSource+0x6e>
 800409e:	e7b8      	b.n	8004012 <HAL_TIM_ConfigClockSource+0x9e>
  __HAL_LOCK(htim);
 80040a0:	2002      	movs	r0, #2
}
 80040a2:	4770      	bx	lr
                               sClockSourceConfig->ClockPolarity,
 80040a4:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80040a6:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 80040a8:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80040aa:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 80040ae:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040b0:	6a23      	ldr	r3, [r4, #32]
 80040b2:	f023 0301 	bic.w	r3, r3, #1
 80040b6:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040b8:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80040ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80040be:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80040c2:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 80040c4:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 80040c6:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80040c8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80040cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80040d0:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 80040d4:	60a3      	str	r3, [r4, #8]
}
 80040d6:	e7d5      	b.n	8004084 <HAL_TIM_ConfigClockSource+0x110>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80040d8:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80040dc:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80040de:	432b      	orrs	r3, r5
 80040e0:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80040e2:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80040e6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 80040ea:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80040ec:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80040ee:	68a3      	ldr	r3, [r4, #8]
 80040f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80040f4:	60a3      	str	r3, [r4, #8]
      break;
 80040f6:	e7c5      	b.n	8004084 <HAL_TIM_ConfigClockSource+0x110>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80040f8:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80040fc:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80040fe:	432b      	orrs	r3, r5
 8004100:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004102:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004106:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800410a:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800410c:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 800410e:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004110:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8004114:	60a3      	str	r3, [r4, #8]
      break;
 8004116:	e7b5      	b.n	8004084 <HAL_TIM_ConfigClockSource+0x110>
 8004118:	ffce0088 	.word	0xffce0088
 800411c:	00100040 	.word	0x00100040
 8004120:	00100060 	.word	0x00100060
 8004124:	00100030 	.word	0x00100030

08004128 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004128:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800412c:	2b01      	cmp	r3, #1
 800412e:	d04e      	beq.n	80041ce <HAL_TIMEx_MasterConfigSynchronization+0xa6>
{
 8004130:	b430      	push	{r4, r5}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004132:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004134:	4d27      	ldr	r5, [pc, #156]	@ (80041d4 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
  htim->State = HAL_TIM_STATE_BUSY;
 8004136:	2302      	movs	r3, #2
 8004138:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800413c:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 800413e:	6853      	ldr	r3, [r2, #4]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004140:	680c      	ldr	r4, [r1, #0]
 8004142:	4684      	mov	ip, r0
  tmpsmcr = htim->Instance->SMCR;
 8004144:	6890      	ldr	r0, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004146:	d02c      	beq.n	80041a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004148:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 800414c:	42aa      	cmp	r2, r5
 800414e:	d033      	beq.n	80041b8 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8004150:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 8004154:	42aa      	cmp	r2, r5
 8004156:	d024      	beq.n	80041a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
  tmpcr2 &= ~TIM_CR2_MMS;
 8004158:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800415c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004160:	4323      	orrs	r3, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004162:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
  htim->Instance->CR2 = tmpcr2;
 8004166:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004168:	d00e      	beq.n	8004188 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800416a:	4b1b      	ldr	r3, [pc, #108]	@ (80041d8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800416c:	429a      	cmp	r2, r3
 800416e:	d00b      	beq.n	8004188 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8004170:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004174:	429a      	cmp	r2, r3
 8004176:	d007      	beq.n	8004188 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8004178:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800417c:	429a      	cmp	r2, r3
 800417e:	d003      	beq.n	8004188 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8004180:	f503 339a 	add.w	r3, r3, #78848	@ 0x13400
 8004184:	429a      	cmp	r2, r3
 8004186:	d104      	bne.n	8004192 <HAL_TIMEx_MasterConfigSynchronization+0x6a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004188:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800418a:	f020 0080 	bic.w	r0, r0, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800418e:	4318      	orrs	r0, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004190:	6090      	str	r0, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8004192:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8004194:	2301      	movs	r3, #1
 8004196:	f88c 303d 	strb.w	r3, [ip, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800419a:	f88c 003c 	strb.w	r0, [ip, #60]	@ 0x3c

  return HAL_OK;
}
 800419e:	bc30      	pop	{r4, r5}
 80041a0:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80041a2:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80041a4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80041a8:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 80041aa:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80041ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80041b2:	4323      	orrs	r3, r4
  htim->Instance->CR2 = tmpcr2;
 80041b4:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041b6:	e7e7      	b.n	8004188 <HAL_TIMEx_MasterConfigSynchronization+0x60>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80041b8:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80041ba:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80041be:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 80041c0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80041c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80041c8:	431c      	orrs	r4, r3
  htim->Instance->CR2 = tmpcr2;
 80041ca:	6054      	str	r4, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041cc:	e7dc      	b.n	8004188 <HAL_TIMEx_MasterConfigSynchronization+0x60>
  __HAL_LOCK(htim);
 80041ce:	2002      	movs	r0, #2
}
 80041d0:	4770      	bx	lr
 80041d2:	bf00      	nop
 80041d4:	40012c00 	.word	0x40012c00
 80041d8:	40000400 	.word	0x40000400

080041dc <FMC_NORSRAM_Init>:
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));
  assert_param(IS_FMC_NBL_SETUPTIME(Init->NBLSetupTime));
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 80041dc:	680a      	ldr	r2, [r1, #0]
 80041de:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 80041e2:	f023 0301 	bic.w	r3, r3, #1
{
 80041e6:	b4f0      	push	{r4, r5, r6, r7}

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 80041e8:	688d      	ldr	r5, [r1, #8]
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 80041ea:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  mask |= FMC_BCR1_CCLKEN;
  mask |= FMC_BCR1_WFDIS;
  mask |= FMC_BCRx_NBLSET;
  mask |= FMC_BCRx_CPSIZE;

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 80041ee:	684b      	ldr	r3, [r1, #4]
  btcr_reg |= Init->ContinuousClock;
 80041f0:	6b0c      	ldr	r4, [r1, #48]	@ 0x30
  btcr_reg |= Init->WriteFifo;
 80041f2:	6b4e      	ldr	r6, [r1, #52]	@ 0x34
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 80041f4:	f850 7022 	ldr.w	r7, [r0, r2, lsl #2]
 80041f8:	432b      	orrs	r3, r5
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 80041fa:	f1a5 0c08 	sub.w	ip, r5, #8
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 80041fe:	68cd      	ldr	r5, [r1, #12]
 8004200:	432b      	orrs	r3, r5
 8004202:	690d      	ldr	r5, [r1, #16]
 8004204:	432b      	orrs	r3, r5
 8004206:	694d      	ldr	r5, [r1, #20]
 8004208:	432b      	orrs	r3, r5
 800420a:	698d      	ldr	r5, [r1, #24]
 800420c:	432b      	orrs	r3, r5
 800420e:	69cd      	ldr	r5, [r1, #28]
 8004210:	432b      	orrs	r3, r5
 8004212:	6a0d      	ldr	r5, [r1, #32]
 8004214:	432b      	orrs	r3, r5
 8004216:	6a4d      	ldr	r5, [r1, #36]	@ 0x24
 8004218:	432b      	orrs	r3, r5
 800421a:	6a8d      	ldr	r5, [r1, #40]	@ 0x28
 800421c:	432b      	orrs	r3, r5
 800421e:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
 8004220:	432b      	orrs	r3, r5
 8004222:	4323      	orrs	r3, r4
 8004224:	6bcd      	ldr	r5, [r1, #60]	@ 0x3c
 8004226:	4333      	orrs	r3, r6
 8004228:	432b      	orrs	r3, r5
 800422a:	6b8d      	ldr	r5, [r1, #56]	@ 0x38
 800422c:	432b      	orrs	r3, r5
 800422e:	4d24      	ldr	r5, [pc, #144]	@ (80042c0 <FMC_NORSRAM_Init+0xe4>)
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8004230:	fabc fc8c 	clz	ip, ip
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8004234:	403d      	ands	r5, r7
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8004236:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800423a:	432b      	orrs	r3, r5
 800423c:	ea43 138c 	orr.w	r3, r3, ip, lsl #6

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8004240:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8004244:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8004248:	d007      	beq.n	800425a <FMC_NORSRAM_Init+0x7e>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
  }

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 800424a:	b962      	cbnz	r2, 8004266 <FMC_NORSRAM_Init+0x8a>
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }

  /* Check PSRAM chip select counter state */
  if (Init->MaxChipSelectPulse == ENABLE)
 800424c:	f891 3040 	ldrb.w	r3, [r1, #64]	@ 0x40
 8004250:	2b01      	cmp	r3, #1
 8004252:	d020      	beq.n	8004296 <FMC_NORSRAM_Init+0xba>
        break;
    }
  }

  return HAL_OK;
}
 8004254:	2000      	movs	r0, #0
 8004256:	bcf0      	pop	{r4, r5, r6, r7}
 8004258:	4770      	bx	lr
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 800425a:	2a00      	cmp	r2, #0
 800425c:	d0f6      	beq.n	800424c <FMC_NORSRAM_Init+0x70>
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 800425e:	6803      	ldr	r3, [r0, #0]
 8004260:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004264:	6003      	str	r3, [r0, #0]
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 8004266:	6803      	ldr	r3, [r0, #0]
 8004268:	431e      	orrs	r6, r3
 800426a:	6006      	str	r6, [r0, #0]
  if (Init->MaxChipSelectPulse == ENABLE)
 800426c:	f891 3040 	ldrb.w	r3, [r1, #64]	@ 0x40
 8004270:	2b01      	cmp	r3, #1
 8004272:	d1ef      	bne.n	8004254 <FMC_NORSRAM_Init+0x78>
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 8004274:	6a03      	ldr	r3, [r0, #32]
 8004276:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8004278:	0c1b      	lsrs	r3, r3, #16
 800427a:	041b      	lsls	r3, r3, #16
 800427c:	430b      	orrs	r3, r1
    switch (Init->NSBank)
 800427e:	2a04      	cmp	r2, #4
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 8004280:	6203      	str	r3, [r0, #32]
    switch (Init->NSBank)
 8004282:	d018      	beq.n	80042b6 <FMC_NORSRAM_Init+0xda>
 8004284:	d812      	bhi.n	80042ac <FMC_NORSRAM_Init+0xd0>
 8004286:	b162      	cbz	r2, 80042a2 <FMC_NORSRAM_Init+0xc6>
 8004288:	2a02      	cmp	r2, #2
 800428a:	d10f      	bne.n	80042ac <FMC_NORSRAM_Init+0xd0>
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB2EN);
 800428c:	6a03      	ldr	r3, [r0, #32]
 800428e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004292:	6203      	str	r3, [r0, #32]
        break;
 8004294:	e7de      	b.n	8004254 <FMC_NORSRAM_Init+0x78>
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 8004296:	6a03      	ldr	r3, [r0, #32]
 8004298:	6c4a      	ldr	r2, [r1, #68]	@ 0x44
 800429a:	0c1b      	lsrs	r3, r3, #16
 800429c:	041b      	lsls	r3, r3, #16
 800429e:	4313      	orrs	r3, r2
 80042a0:	6203      	str	r3, [r0, #32]
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB1EN);
 80042a2:	6a03      	ldr	r3, [r0, #32]
 80042a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042a8:	6203      	str	r3, [r0, #32]
        break;
 80042aa:	e7d3      	b.n	8004254 <FMC_NORSRAM_Init+0x78>
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB4EN);
 80042ac:	6a03      	ldr	r3, [r0, #32]
 80042ae:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80042b2:	6203      	str	r3, [r0, #32]
        break;
 80042b4:	e7ce      	b.n	8004254 <FMC_NORSRAM_Init+0x78>
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB3EN);
 80042b6:	6a03      	ldr	r3, [r0, #32]
 80042b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80042bc:	6203      	str	r3, [r0, #32]
        break;
 80042be:	e7c9      	b.n	8004254 <FMC_NORSRAM_Init+0x78>
 80042c0:	ff000480 	.word	0xff000480

080042c4 <FMC_NORSRAM_Timing_Init>:
    (Timing->AddressSetupTime << FMC_BTRx_ADDSET_Pos) |
    (Timing->AddressHoldTime << FMC_BTRx_ADDHLD_Pos) |
    (Timing->DataSetupTime << FMC_BTRx_DATAST_Pos) |
    (Timing->DataHoldTime << FMC_BTRx_DATAHLD_Pos) |
    (Timing->BusTurnAroundDuration << FMC_BTRx_BUSTURN_Pos) |
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 80042c4:	694b      	ldr	r3, [r1, #20]
{
 80042c6:	b510      	push	{r4, lr}
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 80042c8:	f103 3cff 	add.w	ip, r3, #4294967295
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 80042cc:	69cc      	ldr	r4, [r1, #28]
 80042ce:	680b      	ldr	r3, [r1, #0]
 80042d0:	4323      	orrs	r3, r4
 80042d2:	684c      	ldr	r4, [r1, #4]
 80042d4:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 80042d8:	688c      	ldr	r4, [r1, #8]
 80042da:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 80042de:	68cc      	ldr	r4, [r1, #12]
 80042e0:	ea43 7384 	orr.w	r3, r3, r4, lsl #30
 80042e4:	690c      	ldr	r4, [r1, #16]
 80042e6:	6989      	ldr	r1, [r1, #24]
 80042e8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  Device->BTCR[Bank + 1U] =
 80042ec:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 80042ee:	ea43 530c 	orr.w	r3, r3, ip, lsl #20
 80042f2:	3902      	subs	r1, #2
 80042f4:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
  Device->BTCR[Bank + 1U] =
 80042f8:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
    Timing->AccessMode;

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 80042fc:	6803      	ldr	r3, [r0, #0]
 80042fe:	02db      	lsls	r3, r3, #11
 8004300:	d509      	bpl.n	8004316 <FMC_NORSRAM_Timing_Init+0x52>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 8004302:	6843      	ldr	r3, [r0, #4]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 8004304:	6842      	ldr	r2, [r0, #4]
 8004306:	4313      	orrs	r3, r2
 8004308:	ea4f 5e0c 	mov.w	lr, ip, lsl #20
 800430c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004310:	ea43 030e 	orr.w	r3, r3, lr
 8004314:	6043      	str	r3, [r0, #4]
  }

  return HAL_OK;
}
 8004316:	2000      	movs	r0, #0
 8004318:	bd10      	pop	{r4, pc}
 800431a:	bf00      	nop

0800431c <FMC_NORSRAM_Extended_Timing_Init>:
{
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 800431c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004320:	d005      	beq.n	800432e <FMC_NORSRAM_Extended_Timing_Init+0x12>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8004322:	f06f 4370 	mvn.w	r3, #4026531840	@ 0xf0000000
 8004326:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  }

  return HAL_OK;
}
 800432a:	2000      	movs	r0, #0
 800432c:	4770      	bx	lr
{
 800432e:	b430      	push	{r4, r5}
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8004330:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 8004334:	69cd      	ldr	r5, [r1, #28]
 8004336:	680b      	ldr	r3, [r1, #0]
 8004338:	f004 6c7f 	and.w	ip, r4, #267386880	@ 0xff00000
 800433c:	684c      	ldr	r4, [r1, #4]
 800433e:	432b      	orrs	r3, r5
 8004340:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 8004344:	688c      	ldr	r4, [r1, #8]
 8004346:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 800434a:	68cc      	ldr	r4, [r1, #12]
 800434c:	6909      	ldr	r1, [r1, #16]
 800434e:	ea43 7384 	orr.w	r3, r3, r4, lsl #30
 8004352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8004356:	ea43 030c 	orr.w	r3, r3, ip
 800435a:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
}
 800435e:	bc30      	pop	{r4, r5}
 8004360:	2000      	movs	r0, #0
 8004362:	4770      	bx	lr

08004364 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8004364:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8004368:	680d      	ldr	r5, [r1, #0]
{
 800436a:	b083      	sub	sp, #12
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800436c:	fa95 f2a5 	rbit	r2, r5
  if (value == 0U)
 8004370:	2a00      	cmp	r2, #0
 8004372:	f000 808f 	beq.w	8004494 <LL_GPIO_Init+0x130>
  return __builtin_clz(value);
 8004376:	fab2 f282 	clz	r2, r2

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800437a:	fa35 f302 	lsrs.w	r3, r5, r2
 800437e:	f000 8089 	beq.w	8004494 <LL_GPIO_Init+0x130>
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8004382:	43eb      	mvns	r3, r5
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8004384:	f04f 0c01 	mov.w	ip, #1
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8004388:	f04f 0e03 	mov.w	lr, #3
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800438c:	9301      	str	r3, [sp, #4]
 800438e:	e037      	b.n	8004400 <LL_GPIO_Init+0x9c>
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8004390:	f8d1 8010 	ldr.w	r8, [r1, #16]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8004394:	f8d0 900c 	ldr.w	r9, [r0, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004398:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 800439c:	b137      	cbz	r7, 80043ac <LL_GPIO_Init+0x48>
  return __builtin_clz(value);
 800439e:	fab7 f787 	clz	r7, r7
 80043a2:	007f      	lsls	r7, r7, #1
 80043a4:	fa0e f707 	lsl.w	r7, lr, r7
 80043a8:	ea29 0907 	bic.w	r9, r9, r7
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043ac:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 80043b0:	2f00      	cmp	r7, #0
 80043b2:	d075      	beq.n	80044a0 <LL_GPIO_Init+0x13c>
  return __builtin_clz(value);
 80043b4:	fab7 f787 	clz	r7, r7
 80043b8:	007f      	lsls	r7, r7, #1
 80043ba:	fa08 f807 	lsl.w	r8, r8, r7
 80043be:	ea48 0709 	orr.w	r7, r8, r9

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80043c2:	2c02      	cmp	r4, #2
 80043c4:	60c7      	str	r7, [r0, #12]
 80043c6:	d047      	beq.n	8004458 <LL_GPIO_Init+0xf4>
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80043c8:	6807      	ldr	r7, [r0, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043ca:	fa93 f8a3 	rbit	r8, r3
  if (value == 0U)
 80043ce:	f1b8 0f00 	cmp.w	r8, #0
 80043d2:	d007      	beq.n	80043e4 <LL_GPIO_Init+0x80>
  return __builtin_clz(value);
 80043d4:	fab8 f888 	clz	r8, r8
 80043d8:	ea4f 0848 	mov.w	r8, r8, lsl #1
 80043dc:	fa0e f808 	lsl.w	r8, lr, r8
 80043e0:	ea27 0708 	bic.w	r7, r7, r8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043e4:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d057      	beq.n	800449c <LL_GPIO_Init+0x138>
  return __builtin_clz(value);
 80043ec:	fab3 f383 	clz	r3, r3
 80043f0:	005b      	lsls	r3, r3, #1
 80043f2:	409c      	lsls	r4, r3
 80043f4:	433c      	orrs	r4, r7
 80043f6:	6004      	str	r4, [r0, #0]
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
    }
    pinpos++;
 80043f8:	3201      	adds	r2, #1
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80043fa:	fa35 f302 	lsrs.w	r3, r5, r2
 80043fe:	d049      	beq.n	8004494 <LL_GPIO_Init+0x130>
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8004400:	fa0c f302 	lsl.w	r3, ip, r2
    if (currentpin != 0x00u)
 8004404:	402b      	ands	r3, r5
 8004406:	d0f7      	beq.n	80043f8 <LL_GPIO_Init+0x94>
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8004408:	684c      	ldr	r4, [r1, #4]
 800440a:	1e67      	subs	r7, r4, #1
 800440c:	2f01      	cmp	r7, #1
 800440e:	d8bf      	bhi.n	8004390 <LL_GPIO_Init+0x2c>
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8004410:	f8d1 8008 	ldr.w	r8, [r1, #8]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8004414:	f8d0 9008 	ldr.w	r9, [r0, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004418:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 800441c:	b137      	cbz	r7, 800442c <LL_GPIO_Init+0xc8>
  return __builtin_clz(value);
 800441e:	fab7 f787 	clz	r7, r7
 8004422:	007f      	lsls	r7, r7, #1
 8004424:	fa0e f707 	lsl.w	r7, lr, r7
 8004428:	ea29 0907 	bic.w	r9, r9, r7
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800442c:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 8004430:	2f00      	cmp	r7, #0
 8004432:	d055      	beq.n	80044e0 <LL_GPIO_Init+0x17c>
  return __builtin_clz(value);
 8004434:	fab7 f787 	clz	r7, r7
 8004438:	007f      	lsls	r7, r7, #1
 800443a:	fa08 f807 	lsl.w	r8, r8, r7
 800443e:	ea48 0709 	orr.w	r7, r8, r9
 8004442:	6087      	str	r7, [r0, #8]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8004444:	6847      	ldr	r7, [r0, #4]
 8004446:	9e01      	ldr	r6, [sp, #4]
 8004448:	4037      	ands	r7, r6
 800444a:	68ce      	ldr	r6, [r1, #12]
 800444c:	fb06 f805 	mul.w	r8, r6, r5
 8004450:	ea47 0708 	orr.w	r7, r7, r8
 8004454:	6047      	str	r7, [r0, #4]
}
 8004456:	e79b      	b.n	8004390 <LL_GPIO_Init+0x2c>
        if (currentpin < LL_GPIO_PIN_8)
 8004458:	2bff      	cmp	r3, #255	@ 0xff
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800445a:	f8d1 9014 	ldr.w	r9, [r1, #20]
        if (currentpin < LL_GPIO_PIN_8)
 800445e:	d821      	bhi.n	80044a4 <LL_GPIO_Init+0x140>
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8004460:	f8d0 8020 	ldr.w	r8, [r0, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004464:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 8004468:	b147      	cbz	r7, 800447c <LL_GPIO_Init+0x118>
  return __builtin_clz(value);
 800446a:	fab7 f787 	clz	r7, r7
 800446e:	00bf      	lsls	r7, r7, #2
 8004470:	f04f 0a0f 	mov.w	sl, #15
 8004474:	fa0a f707 	lsl.w	r7, sl, r7
 8004478:	ea28 0807 	bic.w	r8, r8, r7
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800447c:	fa93 f7a3 	rbit	r7, r3
  if (value == 0U)
 8004480:	b397      	cbz	r7, 80044e8 <LL_GPIO_Init+0x184>
  return __builtin_clz(value);
 8004482:	fab7 f787 	clz	r7, r7
 8004486:	00bf      	lsls	r7, r7, #2
 8004488:	fa09 f707 	lsl.w	r7, r9, r7
 800448c:	ea47 0708 	orr.w	r7, r7, r8
 8004490:	6207      	str	r7, [r0, #32]
}
 8004492:	e799      	b.n	80043c8 <LL_GPIO_Init+0x64>
  }
  return (SUCCESS);
}
 8004494:	2000      	movs	r0, #0
 8004496:	b003      	add	sp, #12
 8004498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800449c:	2340      	movs	r3, #64	@ 0x40
 800449e:	e7a8      	b.n	80043f2 <LL_GPIO_Init+0x8e>
 80044a0:	2740      	movs	r7, #64	@ 0x40
 80044a2:	e78a      	b.n	80043ba <LL_GPIO_Init+0x56>
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80044a4:	f8d0 8024 	ldr.w	r8, [r0, #36]	@ 0x24
 80044a8:	0a1f      	lsrs	r7, r3, #8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044aa:	fa97 faa7 	rbit	sl, r7
  if (value == 0U)
 80044ae:	f1ba 0f00 	cmp.w	sl, #0
 80044b2:	d009      	beq.n	80044c8 <LL_GPIO_Init+0x164>
  return __builtin_clz(value);
 80044b4:	faba fa8a 	clz	sl, sl
 80044b8:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 80044bc:	f04f 0b0f 	mov.w	fp, #15
 80044c0:	fa0b fa0a 	lsl.w	sl, fp, sl
 80044c4:	ea28 080a 	bic.w	r8, r8, sl
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044c8:	fa97 f7a7 	rbit	r7, r7
  if (value == 0U)
 80044cc:	b157      	cbz	r7, 80044e4 <LL_GPIO_Init+0x180>
  return __builtin_clz(value);
 80044ce:	fab7 f787 	clz	r7, r7
 80044d2:	00bf      	lsls	r7, r7, #2
 80044d4:	fa09 f907 	lsl.w	r9, r9, r7
 80044d8:	ea49 0708 	orr.w	r7, r9, r8
 80044dc:	6247      	str	r7, [r0, #36]	@ 0x24
}
 80044de:	e773      	b.n	80043c8 <LL_GPIO_Init+0x64>
 80044e0:	2740      	movs	r7, #64	@ 0x40
 80044e2:	e7aa      	b.n	800443a <LL_GPIO_Init+0xd6>
 80044e4:	2780      	movs	r7, #128	@ 0x80
 80044e6:	e7f5      	b.n	80044d4 <LL_GPIO_Init+0x170>
 80044e8:	2780      	movs	r7, #128	@ 0x80
 80044ea:	e7cd      	b.n	8004488 <LL_GPIO_Init+0x124>

080044ec <LL_RCC_GetUSARTClockFreq>:
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 80044ec:	2803      	cmp	r0, #3
{
 80044ee:	b430      	push	{r4, r5}
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 80044f0:	d032      	beq.n	8004558 <LL_RCC_GetUSARTClockFreq+0x6c>
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
        break;
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 80044f2:	280c      	cmp	r0, #12
 80044f4:	d004      	beq.n	8004500 <LL_RCC_GetUSARTClockFreq+0x14>
    }
  }
  else
  {
#if defined(RCC_CCIPR_USART3SEL)
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 80044f6:	2830      	cmp	r0, #48	@ 0x30
 80044f8:	d057      	beq.n	80045aa <LL_RCC_GetUSARTClockFreq+0xbe>
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80044fa:	2000      	movs	r0, #0
      }
    }
#endif /* RCC_CCIPR_USART3SEL */
  }
  return usart_frequency;
}
 80044fc:	bc30      	pop	{r4, r5}
 80044fe:	4770      	bx	lr
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8004500:	4a66      	ldr	r2, [pc, #408]	@ (800469c <LL_RCC_GetUSARTClockFreq+0x1b0>)
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8004502:	4967      	ldr	r1, [pc, #412]	@ (80046a0 <LL_RCC_GetUSARTClockFreq+0x1b4>)
 8004504:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8004508:	f003 030c 	and.w	r3, r3, #12
 800450c:	f443 2340 	orr.w	r3, r3, #786432	@ 0xc0000
 8004510:	428b      	cmp	r3, r1
 8004512:	d07c      	beq.n	800460e <LL_RCC_GetUSARTClockFreq+0x122>
 8004514:	f1b3 1f0c 	cmp.w	r3, #786444	@ 0xc000c
 8004518:	d040      	beq.n	800459c <LL_RCC_GetUSARTClockFreq+0xb0>
 800451a:	3904      	subs	r1, #4
 800451c:	428b      	cmp	r3, r1
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800451e:	6893      	ldr	r3, [r2, #8]
 8004520:	f003 030c 	and.w	r3, r3, #12
 8004524:	d054      	beq.n	80045d0 <LL_RCC_GetUSARTClockFreq+0xe4>
static uint32_t RCC_GetSystemClockFreq(void)
{
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8004526:	2b08      	cmp	r3, #8
 8004528:	f000 80b6 	beq.w	8004698 <LL_RCC_GetUSARTClockFreq+0x1ac>
 800452c:	2b0c      	cmp	r3, #12
 800452e:	d07a      	beq.n	8004626 <LL_RCC_GetUSARTClockFreq+0x13a>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8004530:	485c      	ldr	r0, [pc, #368]	@ (80046a4 <LL_RCC_GetUSARTClockFreq+0x1b8>)
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8004532:	4b5a      	ldr	r3, [pc, #360]	@ (800469c <LL_RCC_GetUSARTClockFreq+0x1b0>)
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8004534:	495c      	ldr	r1, [pc, #368]	@ (80046a8 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8004536:	689a      	ldr	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8004538:	689b      	ldr	r3, [r3, #8]
 800453a:	f3c2 1203 	ubfx	r2, r2, #4, #4
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800453e:	f3c3 2302 	ubfx	r3, r3, #8, #3
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8004542:	5c8a      	ldrb	r2, [r1, r2]
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8004544:	4959      	ldr	r1, [pc, #356]	@ (80046ac <LL_RCC_GetUSARTClockFreq+0x1c0>)
 8004546:	5ccb      	ldrb	r3, [r1, r3]
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8004548:	f002 021f 	and.w	r2, r2, #31
 800454c:	40d0      	lsrs	r0, r2
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800454e:	f003 031f 	and.w	r3, r3, #31
 8004552:	40d8      	lsrs	r0, r3
}
 8004554:	bc30      	pop	{r4, r5}
 8004556:	4770      	bx	lr
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8004558:	4a50      	ldr	r2, [pc, #320]	@ (800469c <LL_RCC_GetUSARTClockFreq+0x1b0>)
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800455a:	4955      	ldr	r1, [pc, #340]	@ (80046b0 <LL_RCC_GetUSARTClockFreq+0x1c4>)
 800455c:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8004560:	f003 0303 	and.w	r3, r3, #3
 8004564:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 8004568:	428b      	cmp	r3, r1
 800456a:	d050      	beq.n	800460e <LL_RCC_GetUSARTClockFreq+0x122>
 800456c:	f1b3 1f03 	cmp.w	r3, #196611	@ 0x30003
 8004570:	d014      	beq.n	800459c <LL_RCC_GetUSARTClockFreq+0xb0>
 8004572:	3901      	subs	r1, #1
 8004574:	428b      	cmp	r3, r1
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004576:	6893      	ldr	r3, [r2, #8]
 8004578:	f003 030c 	and.w	r3, r3, #12
 800457c:	d028      	beq.n	80045d0 <LL_RCC_GetUSARTClockFreq+0xe4>
  switch (LL_RCC_GetSysClkSource())
 800457e:	2b08      	cmp	r3, #8
 8004580:	f000 8088 	beq.w	8004694 <LL_RCC_GetUSARTClockFreq+0x1a8>
 8004584:	2b0c      	cmp	r3, #12
 8004586:	d069      	beq.n	800465c <LL_RCC_GetUSARTClockFreq+0x170>
      frequency = HSI_VALUE;
 8004588:	4846      	ldr	r0, [pc, #280]	@ (80046a4 <LL_RCC_GetUSARTClockFreq+0x1b8>)
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800458a:	4b44      	ldr	r3, [pc, #272]	@ (800469c <LL_RCC_GetUSARTClockFreq+0x1b0>)
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800458c:	4946      	ldr	r1, [pc, #280]	@ (80046a8 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 800458e:	689a      	ldr	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	f3c2 1203 	ubfx	r2, r2, #4, #4
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8004596:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800459a:	e7d2      	b.n	8004542 <LL_RCC_GetUSARTClockFreq+0x56>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800459c:	f8d2 0090 	ldr.w	r0, [r2, #144]	@ 0x90
 80045a0:	f3c0 0040 	ubfx	r0, r0, #1, #1
 80045a4:	03c0      	lsls	r0, r0, #15
}
 80045a6:	bc30      	pop	{r4, r5}
 80045a8:	4770      	bx	lr
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 80045aa:	4a3c      	ldr	r2, [pc, #240]	@ (800469c <LL_RCC_GetUSARTClockFreq+0x1b0>)
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80045ac:	4941      	ldr	r1, [pc, #260]	@ (80046b4 <LL_RCC_GetUSARTClockFreq+0x1c8>)
 80045ae:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80045b2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80045b6:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80045ba:	428b      	cmp	r3, r1
 80045bc:	d027      	beq.n	800460e <LL_RCC_GetUSARTClockFreq+0x122>
 80045be:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 80045c2:	d0eb      	beq.n	800459c <LL_RCC_GetUSARTClockFreq+0xb0>
 80045c4:	3910      	subs	r1, #16
 80045c6:	428b      	cmp	r3, r1
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80045c8:	6893      	ldr	r3, [r2, #8]
 80045ca:	f003 030c 	and.w	r3, r3, #12
 80045ce:	d1aa      	bne.n	8004526 <LL_RCC_GetUSARTClockFreq+0x3a>
  switch (LL_RCC_GetSysClkSource())
 80045d0:	2b08      	cmp	r3, #8
 80045d2:	d026      	beq.n	8004622 <LL_RCC_GetUSARTClockFreq+0x136>
 80045d4:	2b0c      	cmp	r3, #12
 80045d6:	d122      	bne.n	800461e <LL_RCC_GetUSARTClockFreq+0x132>
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80045d8:	68d5      	ldr	r5, [r2, #12]
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between Min_Data = 8 and Max_Data = 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80045da:	68d0      	ldr	r0, [r2, #12]
  *         @arg @ref LL_RCC_PLLM_DIV_15
  *         @arg @ref LL_RCC_PLLM_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80045dc:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80045de:	68d3      	ldr	r3, [r2, #12]
  pllsource = LL_RCC_PLL_GetMainSource();

  switch (pllsource)
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80045e0:	4c35      	ldr	r4, [pc, #212]	@ (80046b8 <LL_RCC_GetUSARTClockFreq+0x1cc>)

    default:
      pllinputfreq = HSI_VALUE;
      break;
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80045e2:	f3c1 1203 	ubfx	r2, r1, #4, #4
      pllinputfreq = HSI_VALUE;
 80045e6:	492f      	ldr	r1, [pc, #188]	@ (80046a4 <LL_RCC_GetUSARTClockFreq+0x1b8>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80045e8:	f005 0503 	and.w	r5, r5, #3
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80045ec:	f3c3 6341 	ubfx	r3, r3, #25, #2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80045f0:	f3c0 2006 	ubfx	r0, r0, #8, #7
 80045f4:	3301      	adds	r3, #1
      pllinputfreq = HSI_VALUE;
 80045f6:	2d03      	cmp	r5, #3
 80045f8:	bf08      	it	eq
 80045fa:	4621      	moveq	r1, r4
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80045fc:	3201      	adds	r2, #1
 80045fe:	005b      	lsls	r3, r3, #1
 8004600:	fb01 f000 	mul.w	r0, r1, r0
 8004604:	fbb0 f0f2 	udiv	r0, r0, r2
 8004608:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 800460c:	e776      	b.n	80044fc <LL_RCC_GetUSARTClockFreq+0x10>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800460e:	6810      	ldr	r0, [r2, #0]
          usart_frequency = HSI_VALUE;
 8004610:	4b24      	ldr	r3, [pc, #144]	@ (80046a4 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8004612:	f410 6080 	ands.w	r0, r0, #1024	@ 0x400
 8004616:	bf18      	it	ne
 8004618:	4618      	movne	r0, r3
}
 800461a:	bc30      	pop	{r4, r5}
 800461c:	4770      	bx	lr
          usart_frequency = HSI_VALUE;
 800461e:	4821      	ldr	r0, [pc, #132]	@ (80046a4 <LL_RCC_GetUSARTClockFreq+0x1b8>)
  return usart_frequency;
 8004620:	e76c      	b.n	80044fc <LL_RCC_GetUSARTClockFreq+0x10>
      frequency = HSE_VALUE;
 8004622:	4825      	ldr	r0, [pc, #148]	@ (80046b8 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 8004624:	e76a      	b.n	80044fc <LL_RCC_GetUSARTClockFreq+0x10>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004626:	68d5      	ldr	r5, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8004628:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800462a:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800462c:	68d3      	ldr	r3, [r2, #12]
      pllinputfreq = HSI_VALUE;
 800462e:	4c22      	ldr	r4, [pc, #136]	@ (80046b8 <LL_RCC_GetUSARTClockFreq+0x1cc>)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8004630:	f3c1 1203 	ubfx	r2, r1, #4, #4
      pllinputfreq = HSI_VALUE;
 8004634:	491b      	ldr	r1, [pc, #108]	@ (80046a4 <LL_RCC_GetUSARTClockFreq+0x1b8>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004636:	f005 0503 	and.w	r5, r5, #3
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800463a:	f3c3 6341 	ubfx	r3, r3, #25, #2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800463e:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8004642:	3301      	adds	r3, #1
      pllinputfreq = HSI_VALUE;
 8004644:	2d03      	cmp	r5, #3
 8004646:	bf08      	it	eq
 8004648:	4621      	moveq	r1, r4
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800464a:	3201      	adds	r2, #1
 800464c:	005b      	lsls	r3, r3, #1
 800464e:	fb01 f000 	mul.w	r0, r1, r0
 8004652:	fbb0 f0f2 	udiv	r0, r0, r2
 8004656:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 800465a:	e76a      	b.n	8004532 <LL_RCC_GetUSARTClockFreq+0x46>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800465c:	68d5      	ldr	r5, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800465e:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8004660:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8004662:	68d3      	ldr	r3, [r2, #12]
      pllinputfreq = HSI_VALUE;
 8004664:	4c14      	ldr	r4, [pc, #80]	@ (80046b8 <LL_RCC_GetUSARTClockFreq+0x1cc>)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8004666:	f3c1 1203 	ubfx	r2, r1, #4, #4
      pllinputfreq = HSI_VALUE;
 800466a:	490e      	ldr	r1, [pc, #56]	@ (80046a4 <LL_RCC_GetUSARTClockFreq+0x1b8>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800466c:	f005 0c03 	and.w	ip, r5, #3
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8004670:	f3c3 6341 	ubfx	r3, r3, #25, #2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8004674:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8004678:	3301      	adds	r3, #1
      pllinputfreq = HSI_VALUE;
 800467a:	f1bc 0f03 	cmp.w	ip, #3
 800467e:	bf08      	it	eq
 8004680:	4621      	moveq	r1, r4
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8004682:	3201      	adds	r2, #1
 8004684:	005b      	lsls	r3, r3, #1
 8004686:	fb01 f000 	mul.w	r0, r1, r0
 800468a:	fbb0 f0f2 	udiv	r0, r0, r2
 800468e:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8004692:	e77a      	b.n	800458a <LL_RCC_GetUSARTClockFreq+0x9e>
  switch (LL_RCC_GetSysClkSource())
 8004694:	4808      	ldr	r0, [pc, #32]	@ (80046b8 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 8004696:	e778      	b.n	800458a <LL_RCC_GetUSARTClockFreq+0x9e>
 8004698:	4807      	ldr	r0, [pc, #28]	@ (80046b8 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 800469a:	e74a      	b.n	8004532 <LL_RCC_GetUSARTClockFreq+0x46>
 800469c:	40021000 	.word	0x40021000
 80046a0:	000c0008 	.word	0x000c0008
 80046a4:	00f42400 	.word	0x00f42400
 80046a8:	08051cec 	.word	0x08051cec
 80046ac:	08051ce4 	.word	0x08051ce4
 80046b0:	00030002 	.word	0x00030002
 80046b4:	00300020 	.word	0x00300020
 80046b8:	007a1200 	.word	0x007a1200

080046bc <LL_RCC_GetUARTClockFreq>:
  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 80046bc:	28c0      	cmp	r0, #192	@ 0xc0
{
 80046be:	b430      	push	{r4, r5}
  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 80046c0:	d031      	beq.n	8004726 <LL_RCC_GetUARTClockFreq+0x6a>
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 80046c2:	f5b0 7f40 	cmp.w	r0, #768	@ 0x300
 80046c6:	d12b      	bne.n	8004720 <LL_RCC_GetUARTClockFreq+0x64>
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 80046c8:	4a58      	ldr	r2, [pc, #352]	@ (800482c <LL_RCC_GetUARTClockFreq+0x170>)
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 80046ca:	4959      	ldr	r1, [pc, #356]	@ (8004830 <LL_RCC_GetUARTClockFreq+0x174>)
 80046cc:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80046d0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046d4:	f043 7340 	orr.w	r3, r3, #50331648	@ 0x3000000
 80046d8:	428b      	cmp	r3, r1
 80046da:	d07e      	beq.n	80047da <LL_RCC_GetUARTClockFreq+0x11e>
 80046dc:	f1b3 2f03 	cmp.w	r3, #50332416	@ 0x3000300
 80046e0:	d074      	beq.n	80047cc <LL_RCC_GetUARTClockFreq+0x110>
 80046e2:	f5a1 7180 	sub.w	r1, r1, #256	@ 0x100
 80046e6:	428b      	cmp	r3, r1
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80046e8:	6893      	ldr	r3, [r2, #8]
 80046ea:	f003 030c 	and.w	r3, r3, #12
 80046ee:	d04e      	beq.n	800478e <LL_RCC_GetUARTClockFreq+0xd2>
  switch (LL_RCC_GetSysClkSource())
 80046f0:	2b08      	cmp	r3, #8
 80046f2:	d04a      	beq.n	800478a <LL_RCC_GetUARTClockFreq+0xce>
 80046f4:	2b0c      	cmp	r3, #12
 80046f6:	d07c      	beq.n	80047f2 <LL_RCC_GetUARTClockFreq+0x136>
      frequency = HSI_VALUE;
 80046f8:	484e      	ldr	r0, [pc, #312]	@ (8004834 <LL_RCC_GetUARTClockFreq+0x178>)
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80046fa:	4b4c      	ldr	r3, [pc, #304]	@ (800482c <LL_RCC_GetUARTClockFreq+0x170>)
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80046fc:	494e      	ldr	r1, [pc, #312]	@ (8004838 <LL_RCC_GetUARTClockFreq+0x17c>)
 80046fe:	689a      	ldr	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	f3c2 1203 	ubfx	r2, r2, #4, #4
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8004706:	f3c3 2302 	ubfx	r3, r3, #8, #3
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800470a:	5c8a      	ldrb	r2, [r1, r2]
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800470c:	494b      	ldr	r1, [pc, #300]	@ (800483c <LL_RCC_GetUARTClockFreq+0x180>)
 800470e:	5ccb      	ldrb	r3, [r1, r3]
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8004710:	f002 021f 	and.w	r2, r2, #31
 8004714:	40d0      	lsrs	r0, r2
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8004716:	f003 031f 	and.w	r3, r3, #31
 800471a:	40d8      	lsrs	r0, r3
}
 800471c:	bc30      	pop	{r4, r5}
 800471e:	4770      	bx	lr
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8004720:	2000      	movs	r0, #0
}
 8004722:	bc30      	pop	{r4, r5}
 8004724:	4770      	bx	lr
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8004726:	4a41      	ldr	r2, [pc, #260]	@ (800482c <LL_RCC_GetUARTClockFreq+0x170>)
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8004728:	4945      	ldr	r1, [pc, #276]	@ (8004840 <LL_RCC_GetUARTClockFreq+0x184>)
 800472a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800472e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004732:	f443 0340 	orr.w	r3, r3, #12582912	@ 0xc00000
 8004736:	428b      	cmp	r3, r1
 8004738:	d04f      	beq.n	80047da <LL_RCC_GetUARTClockFreq+0x11e>
 800473a:	f1b3 1fc0 	cmp.w	r3, #12583104	@ 0xc000c0
 800473e:	d045      	beq.n	80047cc <LL_RCC_GetUARTClockFreq+0x110>
 8004740:	3940      	subs	r1, #64	@ 0x40
 8004742:	428b      	cmp	r3, r1
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004744:	6893      	ldr	r3, [r2, #8]
 8004746:	f003 030c 	and.w	r3, r3, #12
 800474a:	d020      	beq.n	800478e <LL_RCC_GetUARTClockFreq+0xd2>
  switch (LL_RCC_GetSysClkSource())
 800474c:	2b08      	cmp	r3, #8
 800474e:	d01c      	beq.n	800478a <LL_RCC_GetUARTClockFreq+0xce>
 8004750:	2b0c      	cmp	r3, #12
 8004752:	d1d1      	bne.n	80046f8 <LL_RCC_GetUARTClockFreq+0x3c>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004754:	68d5      	ldr	r5, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8004756:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8004758:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800475a:	68d3      	ldr	r3, [r2, #12]
      pllinputfreq = HSI_VALUE;
 800475c:	4c39      	ldr	r4, [pc, #228]	@ (8004844 <LL_RCC_GetUARTClockFreq+0x188>)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800475e:	f3c1 1203 	ubfx	r2, r1, #4, #4
      pllinputfreq = HSI_VALUE;
 8004762:	4934      	ldr	r1, [pc, #208]	@ (8004834 <LL_RCC_GetUARTClockFreq+0x178>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004764:	f005 0503 	and.w	r5, r5, #3
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8004768:	f3c3 6341 	ubfx	r3, r3, #25, #2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800476c:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8004770:	3301      	adds	r3, #1
      pllinputfreq = HSI_VALUE;
 8004772:	2d03      	cmp	r5, #3
 8004774:	bf08      	it	eq
 8004776:	4621      	moveq	r1, r4
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8004778:	3201      	adds	r2, #1
 800477a:	005b      	lsls	r3, r3, #1
 800477c:	fb01 f000 	mul.w	r0, r1, r0
 8004780:	fbb0 f0f2 	udiv	r0, r0, r2
 8004784:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8004788:	e7b7      	b.n	80046fa <LL_RCC_GetUARTClockFreq+0x3e>
  switch (LL_RCC_GetSysClkSource())
 800478a:	482e      	ldr	r0, [pc, #184]	@ (8004844 <LL_RCC_GetUARTClockFreq+0x188>)
 800478c:	e7b5      	b.n	80046fa <LL_RCC_GetUARTClockFreq+0x3e>
 800478e:	2b08      	cmp	r3, #8
 8004790:	d02d      	beq.n	80047ee <LL_RCC_GetUARTClockFreq+0x132>
 8004792:	2b0c      	cmp	r3, #12
 8004794:	d129      	bne.n	80047ea <LL_RCC_GetUARTClockFreq+0x12e>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004796:	68d5      	ldr	r5, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8004798:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800479a:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800479c:	68d3      	ldr	r3, [r2, #12]
      pllinputfreq = HSI_VALUE;
 800479e:	4c29      	ldr	r4, [pc, #164]	@ (8004844 <LL_RCC_GetUARTClockFreq+0x188>)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80047a0:	f3c1 1203 	ubfx	r2, r1, #4, #4
      pllinputfreq = HSI_VALUE;
 80047a4:	4923      	ldr	r1, [pc, #140]	@ (8004834 <LL_RCC_GetUARTClockFreq+0x178>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80047a6:	f005 0503 	and.w	r5, r5, #3
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80047aa:	f3c3 6341 	ubfx	r3, r3, #25, #2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80047ae:	f3c0 2006 	ubfx	r0, r0, #8, #7
 80047b2:	3301      	adds	r3, #1
      pllinputfreq = HSI_VALUE;
 80047b4:	2d03      	cmp	r5, #3
 80047b6:	bf08      	it	eq
 80047b8:	4621      	moveq	r1, r4
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80047ba:	3201      	adds	r2, #1
 80047bc:	005b      	lsls	r3, r3, #1
 80047be:	fb01 f000 	mul.w	r0, r1, r0
 80047c2:	fbb0 f0f2 	udiv	r0, r0, r2
 80047c6:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 80047ca:	e7aa      	b.n	8004722 <LL_RCC_GetUARTClockFreq+0x66>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80047cc:	f8d2 0090 	ldr.w	r0, [r2, #144]	@ 0x90
 80047d0:	f3c0 0040 	ubfx	r0, r0, #1, #1
 80047d4:	03c0      	lsls	r0, r0, #15
}
 80047d6:	bc30      	pop	{r4, r5}
 80047d8:	4770      	bx	lr
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80047da:	6810      	ldr	r0, [r2, #0]
 80047dc:	4b15      	ldr	r3, [pc, #84]	@ (8004834 <LL_RCC_GetUARTClockFreq+0x178>)
 80047de:	f410 6080 	ands.w	r0, r0, #1024	@ 0x400
 80047e2:	bf18      	it	ne
 80047e4:	4618      	movne	r0, r3
 80047e6:	bc30      	pop	{r4, r5}
 80047e8:	4770      	bx	lr
  switch (LL_RCC_GetSysClkSource())
 80047ea:	4812      	ldr	r0, [pc, #72]	@ (8004834 <LL_RCC_GetUARTClockFreq+0x178>)
  return uart_frequency;
 80047ec:	e799      	b.n	8004722 <LL_RCC_GetUARTClockFreq+0x66>
      frequency = HSE_VALUE;
 80047ee:	4815      	ldr	r0, [pc, #84]	@ (8004844 <LL_RCC_GetUARTClockFreq+0x188>)
 80047f0:	e797      	b.n	8004722 <LL_RCC_GetUARTClockFreq+0x66>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80047f2:	68d5      	ldr	r5, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80047f4:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80047f6:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80047f8:	68d3      	ldr	r3, [r2, #12]
      pllinputfreq = HSI_VALUE;
 80047fa:	4c12      	ldr	r4, [pc, #72]	@ (8004844 <LL_RCC_GetUARTClockFreq+0x188>)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80047fc:	f3c1 1203 	ubfx	r2, r1, #4, #4
      pllinputfreq = HSI_VALUE;
 8004800:	490c      	ldr	r1, [pc, #48]	@ (8004834 <LL_RCC_GetUARTClockFreq+0x178>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004802:	f005 0c03 	and.w	ip, r5, #3
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8004806:	f3c3 6341 	ubfx	r3, r3, #25, #2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800480a:	f3c0 2006 	ubfx	r0, r0, #8, #7
 800480e:	3301      	adds	r3, #1
      pllinputfreq = HSI_VALUE;
 8004810:	f1bc 0f03 	cmp.w	ip, #3
 8004814:	bf08      	it	eq
 8004816:	4621      	moveq	r1, r4
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8004818:	3201      	adds	r2, #1
 800481a:	005b      	lsls	r3, r3, #1
 800481c:	fb01 f000 	mul.w	r0, r1, r0
 8004820:	fbb0 f0f2 	udiv	r0, r0, r2
 8004824:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8004828:	e767      	b.n	80046fa <LL_RCC_GetUARTClockFreq+0x3e>
 800482a:	bf00      	nop
 800482c:	40021000 	.word	0x40021000
 8004830:	03000200 	.word	0x03000200
 8004834:	00f42400 	.word	0x00f42400
 8004838:	08051cec 	.word	0x08051cec
 800483c:	08051ce4 	.word	0x08051ce4
 8004840:	00c00080 	.word	0x00c00080
 8004844:	007a1200 	.word	0x007a1200

08004848 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8004848:	b430      	push	{r4, r5}
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800484a:	4d32      	ldr	r5, [pc, #200]	@ (8004914 <LL_TIM_Init+0xcc>)

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800484c:	688c      	ldr	r4, [r1, #8]
  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800484e:	6803      	ldr	r3, [r0, #0]

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8004850:	880a      	ldrh	r2, [r1, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004852:	42a8      	cmp	r0, r5
 8004854:	d049      	beq.n	80048ea <LL_TIM_Init+0xa2>
 8004856:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800485a:	d023      	beq.n	80048a4 <LL_TIM_Init+0x5c>
 800485c:	f5a5 3594 	sub.w	r5, r5, #75776	@ 0x12800
 8004860:	42a8      	cmp	r0, r5
 8004862:	d01f      	beq.n	80048a4 <LL_TIM_Init+0x5c>
 8004864:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004868:	42a8      	cmp	r0, r5
 800486a:	d01b      	beq.n	80048a4 <LL_TIM_Init+0x5c>
 800486c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004870:	42a8      	cmp	r0, r5
 8004872:	d017      	beq.n	80048a4 <LL_TIM_Init+0x5c>
 8004874:	f505 3594 	add.w	r5, r5, #75776	@ 0x12800
 8004878:	42a8      	cmp	r0, r5
 800487a:	d036      	beq.n	80048ea <LL_TIM_Init+0xa2>
 800487c:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 8004880:	42a8      	cmp	r0, r5
 8004882:	d032      	beq.n	80048ea <LL_TIM_Init+0xa2>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004884:	f5a5 5580 	sub.w	r5, r5, #4096	@ 0x1000
 8004888:	42a8      	cmp	r0, r5
 800488a:	d032      	beq.n	80048f2 <LL_TIM_Init+0xaa>
 800488c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004890:	42a8      	cmp	r0, r5
 8004892:	d02e      	beq.n	80048f2 <LL_TIM_Init+0xaa>
 8004894:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004898:	42a8      	cmp	r0, r5
 800489a:	d032      	beq.n	8004902 <LL_TIM_Init+0xba>
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800489c:	6003      	str	r3, [r0, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800489e:	62c4      	str	r4, [r0, #44]	@ 0x2c
  WRITE_REG(TIMx->PSC, Prescaler);
 80048a0:	6282      	str	r2, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80048a2:	e01b      	b.n	80048dc <LL_TIM_Init+0x94>
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80048a4:	684d      	ldr	r5, [r1, #4]
 80048a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048aa:	432b      	orrs	r3, r5
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80048ac:	68cd      	ldr	r5, [r1, #12]
 80048ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048b2:	432b      	orrs	r3, r5
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80048b4:	6003      	str	r3, [r0, #0]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80048b6:	4b18      	ldr	r3, [pc, #96]	@ (8004918 <LL_TIM_Init+0xd0>)
  WRITE_REG(TIMx->ARR, AutoReload);
 80048b8:	62c4      	str	r4, [r0, #44]	@ 0x2c
 80048ba:	4298      	cmp	r0, r3
  WRITE_REG(TIMx->PSC, Prescaler);
 80048bc:	6282      	str	r2, [r0, #40]	@ 0x28
 80048be:	d00b      	beq.n	80048d8 <LL_TIM_Init+0x90>
 80048c0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80048c4:	4298      	cmp	r0, r3
 80048c6:	d007      	beq.n	80048d8 <LL_TIM_Init+0x90>
 80048c8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80048cc:	4298      	cmp	r0, r3
 80048ce:	d003      	beq.n	80048d8 <LL_TIM_Init+0x90>
 80048d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048d4:	4298      	cmp	r0, r3
 80048d6:	d101      	bne.n	80048dc <LL_TIM_Init+0x94>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80048d8:	690b      	ldr	r3, [r1, #16]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80048da:	6303      	str	r3, [r0, #48]	@ 0x30
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80048dc:	6943      	ldr	r3, [r0, #20]
 80048de:	f043 0301 	orr.w	r3, r3, #1
 80048e2:	6143      	str	r3, [r0, #20]
  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);

  return SUCCESS;
}
 80048e4:	bc30      	pop	{r4, r5}
 80048e6:	2000      	movs	r0, #0
 80048e8:	4770      	bx	lr
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80048ea:	684d      	ldr	r5, [r1, #4]
 80048ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048f0:	432b      	orrs	r3, r5
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80048f2:	68cd      	ldr	r5, [r1, #12]
 80048f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048f8:	432b      	orrs	r3, r5
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80048fa:	6003      	str	r3, [r0, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80048fc:	62c4      	str	r4, [r0, #44]	@ 0x2c
  WRITE_REG(TIMx->PSC, Prescaler);
 80048fe:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004900:	e7ea      	b.n	80048d8 <LL_TIM_Init+0x90>
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8004902:	68cd      	ldr	r5, [r1, #12]
 8004904:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004908:	432b      	orrs	r3, r5
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800490a:	4d04      	ldr	r5, [pc, #16]	@ (800491c <LL_TIM_Init+0xd4>)
 800490c:	602b      	str	r3, [r5, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800490e:	62ec      	str	r4, [r5, #44]	@ 0x2c
  WRITE_REG(TIMx->PSC, Prescaler);
 8004910:	62aa      	str	r2, [r5, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004912:	e7e1      	b.n	80048d8 <LL_TIM_Init+0x90>
 8004914:	40012c00 	.word	0x40012c00
 8004918:	40014000 	.word	0x40014000
 800491c:	40014800 	.word	0x40014800

08004920 <LL_TIM_OC_Init>:
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
  ErrorStatus result = ERROR;

  switch (Channel)
 8004920:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
{
 8004924:	b430      	push	{r4, r5}
  switch (Channel)
 8004926:	f000 8118 	beq.w	8004b5a <LL_TIM_OC_Init+0x23a>
 800492a:	d84e      	bhi.n	80049ca <LL_TIM_OC_Init+0xaa>
 800492c:	2910      	cmp	r1, #16
 800492e:	f000 815f 	beq.w	8004bf0 <LL_TIM_OC_Init+0x2d0>
 8004932:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8004936:	f040 808a 	bne.w	8004a4e <LL_TIM_OC_Init+0x12e>
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800493a:	6a03      	ldr	r3, [r0, #32]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800493c:	6915      	ldr	r5, [r2, #16]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800493e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004942:	6203      	str	r3, [r0, #32]
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8004944:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004946:	6841      	ldr	r1, [r0, #4]
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8004948:	69c4      	ldr	r4, [r0, #28]
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800494a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800494e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8004952:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
 8004956:	6815      	ldr	r5, [r2, #0]
 8004958:	f024 0473 	bic.w	r4, r4, #115	@ 0x73
 800495c:	432c      	orrs	r4, r5

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 800495e:	6855      	ldr	r5, [r2, #4]
 8004960:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004964:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004968:	4da0      	ldr	r5, [pc, #640]	@ (8004bec <LL_TIM_OC_Init+0x2cc>)
 800496a:	42a8      	cmp	r0, r5
 800496c:	d013      	beq.n	8004996 <LL_TIM_OC_Init+0x76>
 800496e:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8004972:	42a8      	cmp	r0, r5
 8004974:	d00f      	beq.n	8004996 <LL_TIM_OC_Init+0x76>
 8004976:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 800497a:	42a8      	cmp	r0, r5
 800497c:	d00b      	beq.n	8004996 <LL_TIM_OC_Init+0x76>
 800497e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004982:	42a8      	cmp	r0, r5
 8004984:	d007      	beq.n	8004996 <LL_TIM_OC_Init+0x76>
 8004986:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800498a:	42a8      	cmp	r0, r5
 800498c:	d003      	beq.n	8004996 <LL_TIM_OC_Init+0x76>
 800498e:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8004992:	42a8      	cmp	r0, r5
 8004994:	d113      	bne.n	80049be <LL_TIM_OC_Init+0x9e>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8004996:	6955      	ldr	r5, [r2, #20]
 8004998:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800499c:	ea43 2385 	orr.w	r3, r3, r5, lsl #10

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 80049a0:	6995      	ldr	r5, [r2, #24]
 80049a2:	f421 5180 	bic.w	r1, r1, #4096	@ 0x1000
 80049a6:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 80049aa:	6895      	ldr	r5, [r2, #8]
 80049ac:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80049b0:	ea43 2385 	orr.w	r3, r3, r5, lsl #10

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 80049b4:	69d5      	ldr	r5, [r2, #28]
 80049b6:	f421 5100 	bic.w	r1, r1, #8192	@ 0x2000
 80049ba:	ea41 1145 	orr.w	r1, r1, r5, lsl #5

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 80049be:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80049c0:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80049c2:	61c4      	str	r4, [r0, #28]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80049c4:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80049c6:	6203      	str	r3, [r0, #32]
      break;
 80049c8:	e087      	b.n	8004ada <LL_TIM_OC_Init+0x1ba>
  switch (Channel)
 80049ca:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 80049ce:	f000 808a 	beq.w	8004ae6 <LL_TIM_OC_Init+0x1c6>
 80049d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80049d6:	f040 8083 	bne.w	8004ae0 <LL_TIM_OC_Init+0x1c0>
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 80049da:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 80049dc:	6814      	ldr	r4, [r2, #0]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 80049de:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80049e2:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80049e4:	6a03      	ldr	r3, [r0, #32]
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 80049e6:	6d01      	ldr	r1, [r0, #80]	@ 0x50
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 80049e8:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 80049ec:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 80049f0:	ea41 2104 	orr.w	r1, r1, r4, lsl #8

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 80049f4:	6914      	ldr	r4, [r2, #16]
 80049f6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80049fa:	ea43 5304 	orr.w	r3, r3, r4, lsl #20

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 80049fe:	6854      	ldr	r4, [r2, #4]
 8004a00:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004a04:	ea43 5304 	orr.w	r3, r3, r4, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a08:	4c78      	ldr	r4, [pc, #480]	@ (8004bec <LL_TIM_OC_Init+0x2cc>)
 8004a0a:	42a0      	cmp	r0, r4
 8004a0c:	d013      	beq.n	8004a36 <LL_TIM_OC_Init+0x116>
 8004a0e:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8004a12:	42a0      	cmp	r0, r4
 8004a14:	d00f      	beq.n	8004a36 <LL_TIM_OC_Init+0x116>
 8004a16:	f504 6440 	add.w	r4, r4, #3072	@ 0xc00
 8004a1a:	42a0      	cmp	r0, r4
 8004a1c:	d00b      	beq.n	8004a36 <LL_TIM_OC_Init+0x116>
 8004a1e:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8004a22:	42a0      	cmp	r0, r4
 8004a24:	d007      	beq.n	8004a36 <LL_TIM_OC_Init+0x116>
 8004a26:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8004a2a:	42a0      	cmp	r0, r4
 8004a2c:	d003      	beq.n	8004a36 <LL_TIM_OC_Init+0x116>
 8004a2e:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8004a32:	42a0      	cmp	r0, r4
 8004a34:	d106      	bne.n	8004a44 <LL_TIM_OC_Init+0x124>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8004a36:	6844      	ldr	r4, [r0, #4]
 8004a38:	6995      	ldr	r5, [r2, #24]
 8004a3a:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
 8004a3e:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
 8004a42:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 8004a44:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8004a46:	6501      	str	r1, [r0, #80]	@ 0x50
  WRITE_REG(TIMx->CCR6, CompareValue);
 8004a48:	64c2      	str	r2, [r0, #76]	@ 0x4c

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004a4a:	6203      	str	r3, [r0, #32]
      break;
 8004a4c:	e045      	b.n	8004ada <LL_TIM_OC_Init+0x1ba>
  switch (Channel)
 8004a4e:	2901      	cmp	r1, #1
 8004a50:	d146      	bne.n	8004ae0 <LL_TIM_OC_Init+0x1c0>
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8004a52:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8004a54:	6915      	ldr	r5, [r2, #16]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8004a56:	f023 0301 	bic.w	r3, r3, #1
 8004a5a:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004a5c:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004a5e:	6841      	ldr	r1, [r0, #4]
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8004a60:	6984      	ldr	r4, [r0, #24]
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8004a62:	f023 0302 	bic.w	r3, r3, #2
 8004a66:	432b      	orrs	r3, r5
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8004a68:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
 8004a6c:	6815      	ldr	r5, [r2, #0]
 8004a6e:	f024 0473 	bic.w	r4, r4, #115	@ 0x73
 8004a72:	432c      	orrs	r4, r5
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8004a74:	6855      	ldr	r5, [r2, #4]
 8004a76:	f023 0301 	bic.w	r3, r3, #1
 8004a7a:	432b      	orrs	r3, r5
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a7c:	4d5b      	ldr	r5, [pc, #364]	@ (8004bec <LL_TIM_OC_Init+0x2cc>)
 8004a7e:	42a8      	cmp	r0, r5
 8004a80:	d013      	beq.n	8004aaa <LL_TIM_OC_Init+0x18a>
 8004a82:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8004a86:	42a8      	cmp	r0, r5
 8004a88:	d00f      	beq.n	8004aaa <LL_TIM_OC_Init+0x18a>
 8004a8a:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8004a8e:	42a8      	cmp	r0, r5
 8004a90:	d00b      	beq.n	8004aaa <LL_TIM_OC_Init+0x18a>
 8004a92:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004a96:	42a8      	cmp	r0, r5
 8004a98:	d007      	beq.n	8004aaa <LL_TIM_OC_Init+0x18a>
 8004a9a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004a9e:	42a8      	cmp	r0, r5
 8004aa0:	d003      	beq.n	8004aaa <LL_TIM_OC_Init+0x18a>
 8004aa2:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8004aa6:	42a8      	cmp	r0, r5
 8004aa8:	d112      	bne.n	8004ad0 <LL_TIM_OC_Init+0x1b0>
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8004aaa:	6955      	ldr	r5, [r2, #20]
 8004aac:	f023 0308 	bic.w	r3, r3, #8
 8004ab0:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8004ab4:	6995      	ldr	r5, [r2, #24]
 8004ab6:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 8004aba:	4329      	orrs	r1, r5
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8004abc:	6895      	ldr	r5, [r2, #8]
 8004abe:	f023 0304 	bic.w	r3, r3, #4
 8004ac2:	ea43 0385 	orr.w	r3, r3, r5, lsl #2
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8004ac6:	69d5      	ldr	r5, [r2, #28]
 8004ac8:	f421 7100 	bic.w	r1, r1, #512	@ 0x200
 8004acc:	ea41 0145 	orr.w	r1, r1, r5, lsl #1
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8004ad0:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004ad2:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8004ad4:	6184      	str	r4, [r0, #24]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8004ad6:	6342      	str	r2, [r0, #52]	@ 0x34
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004ad8:	6203      	str	r3, [r0, #32]
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8004ada:	2000      	movs	r0, #0
}
 8004adc:	bc30      	pop	{r4, r5}
 8004ade:	4770      	bx	lr
  switch (Channel)
 8004ae0:	2001      	movs	r0, #1
}
 8004ae2:	bc30      	pop	{r4, r5}
 8004ae4:	4770      	bx	lr
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8004ae6:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8004ae8:	6814      	ldr	r4, [r2, #0]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8004aea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004aee:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004af0:	6a03      	ldr	r3, [r0, #32]
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8004af2:	6d01      	ldr	r1, [r0, #80]	@ 0x50
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8004af4:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8004af8:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
 8004afc:	4321      	orrs	r1, r4
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8004afe:	6914      	ldr	r4, [r2, #16]
 8004b00:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004b04:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8004b08:	6854      	ldr	r4, [r2, #4]
 8004b0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b0e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b12:	4c36      	ldr	r4, [pc, #216]	@ (8004bec <LL_TIM_OC_Init+0x2cc>)
 8004b14:	42a0      	cmp	r0, r4
 8004b16:	d013      	beq.n	8004b40 <LL_TIM_OC_Init+0x220>
 8004b18:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8004b1c:	42a0      	cmp	r0, r4
 8004b1e:	d00f      	beq.n	8004b40 <LL_TIM_OC_Init+0x220>
 8004b20:	f504 6440 	add.w	r4, r4, #3072	@ 0xc00
 8004b24:	42a0      	cmp	r0, r4
 8004b26:	d00b      	beq.n	8004b40 <LL_TIM_OC_Init+0x220>
 8004b28:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8004b2c:	42a0      	cmp	r0, r4
 8004b2e:	d007      	beq.n	8004b40 <LL_TIM_OC_Init+0x220>
 8004b30:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8004b34:	42a0      	cmp	r0, r4
 8004b36:	d003      	beq.n	8004b40 <LL_TIM_OC_Init+0x220>
 8004b38:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8004b3c:	42a0      	cmp	r0, r4
 8004b3e:	d106      	bne.n	8004b4e <LL_TIM_OC_Init+0x22e>
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 8004b40:	6844      	ldr	r4, [r0, #4]
 8004b42:	6995      	ldr	r5, [r2, #24]
 8004b44:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
 8004b48:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 8004b4c:	6044      	str	r4, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8004b4e:	6501      	str	r1, [r0, #80]	@ 0x50
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 8004b50:	68d2      	ldr	r2, [r2, #12]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 8004b52:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8004b54:	6482      	str	r2, [r0, #72]	@ 0x48
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004b56:	6203      	str	r3, [r0, #32]
      break;
 8004b58:	e7bf      	b.n	8004ada <LL_TIM_OC_Init+0x1ba>
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8004b5a:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8004b5c:	6855      	ldr	r5, [r2, #4]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8004b5e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004b62:	6203      	str	r3, [r0, #32]
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004b64:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8004b66:	6841      	ldr	r1, [r0, #4]
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8004b68:	69c4      	ldr	r4, [r0, #28]
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8004b6a:	f024 7c80 	bic.w	ip, r4, #16777216	@ 0x1000000
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8004b6e:	6914      	ldr	r4, [r2, #16]
 8004b70:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004b74:	ea43 3304 	orr.w	r3, r3, r4, lsl #12
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8004b78:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004b7c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b80:	4d1a      	ldr	r5, [pc, #104]	@ (8004bec <LL_TIM_OC_Init+0x2cc>)
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8004b82:	6814      	ldr	r4, [r2, #0]
 8004b84:	f42c 4ce6 	bic.w	ip, ip, #29440	@ 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b88:	42a8      	cmp	r0, r5
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8004b8a:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b8e:	d013      	beq.n	8004bb8 <LL_TIM_OC_Init+0x298>
 8004b90:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8004b94:	42a8      	cmp	r0, r5
 8004b96:	d00f      	beq.n	8004bb8 <LL_TIM_OC_Init+0x298>
 8004b98:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8004b9c:	42a8      	cmp	r0, r5
 8004b9e:	d00b      	beq.n	8004bb8 <LL_TIM_OC_Init+0x298>
 8004ba0:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004ba4:	42a8      	cmp	r0, r5
 8004ba6:	d007      	beq.n	8004bb8 <LL_TIM_OC_Init+0x298>
 8004ba8:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004bac:	42a8      	cmp	r0, r5
 8004bae:	d003      	beq.n	8004bb8 <LL_TIM_OC_Init+0x298>
 8004bb0:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8004bb4:	42a8      	cmp	r0, r5
 8004bb6:	d113      	bne.n	8004be0 <LL_TIM_OC_Init+0x2c0>
    MODIFY_REG(tmpccer, TIM_CCER_CC4NP, TIM_OCInitStruct->OCNPolarity << 14U);
 8004bb8:	6955      	ldr	r5, [r2, #20]
 8004bba:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004bbe:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8004bc2:	6995      	ldr	r5, [r2, #24]
 8004bc4:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 8004bc8:	ea41 1185 	orr.w	r1, r1, r5, lsl #6
    MODIFY_REG(tmpccer, TIM_CCER_CC4NE, TIM_OCInitStruct->OCNState << 14U);
 8004bcc:	6895      	ldr	r5, [r2, #8]
 8004bce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004bd2:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4N, TIM_OCInitStruct->OCNIdleState << 7U);
 8004bd6:	69d5      	ldr	r5, [r2, #28]
 8004bd8:	f421 4100 	bic.w	r1, r1, #32768	@ 0x8000
 8004bdc:	ea41 11c5 	orr.w	r1, r1, r5, lsl #7
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8004be0:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004be2:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8004be4:	61c4      	str	r4, [r0, #28]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8004be6:	6402      	str	r2, [r0, #64]	@ 0x40
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004be8:	6203      	str	r3, [r0, #32]
      break;
 8004bea:	e776      	b.n	8004ada <LL_TIM_OC_Init+0x1ba>
 8004bec:	40012c00 	.word	0x40012c00
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8004bf0:	6a03      	ldr	r3, [r0, #32]
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8004bf2:	6915      	ldr	r5, [r2, #16]
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8004bf4:	f023 0310 	bic.w	r3, r3, #16
 8004bf8:	6203      	str	r3, [r0, #32]
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8004bfa:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004bfc:	6841      	ldr	r1, [r0, #4]
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8004bfe:	6984      	ldr	r4, [r0, #24]
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8004c00:	f023 0320 	bic.w	r3, r3, #32
 8004c04:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8004c08:	f024 7480 	bic.w	r4, r4, #16777216	@ 0x1000000
 8004c0c:	6815      	ldr	r5, [r2, #0]
 8004c0e:	f424 44e6 	bic.w	r4, r4, #29440	@ 0x7300
 8004c12:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8004c16:	6855      	ldr	r5, [r2, #4]
 8004c18:	f023 0310 	bic.w	r3, r3, #16
 8004c1c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c20:	4d18      	ldr	r5, [pc, #96]	@ (8004c84 <LL_TIM_OC_Init+0x364>)
 8004c22:	42a8      	cmp	r0, r5
 8004c24:	d013      	beq.n	8004c4e <LL_TIM_OC_Init+0x32e>
 8004c26:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8004c2a:	42a8      	cmp	r0, r5
 8004c2c:	d00f      	beq.n	8004c4e <LL_TIM_OC_Init+0x32e>
 8004c2e:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8004c32:	42a8      	cmp	r0, r5
 8004c34:	d00b      	beq.n	8004c4e <LL_TIM_OC_Init+0x32e>
 8004c36:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004c3a:	42a8      	cmp	r0, r5
 8004c3c:	d007      	beq.n	8004c4e <LL_TIM_OC_Init+0x32e>
 8004c3e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004c42:	42a8      	cmp	r0, r5
 8004c44:	d003      	beq.n	8004c4e <LL_TIM_OC_Init+0x32e>
 8004c46:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8004c4a:	42a8      	cmp	r0, r5
 8004c4c:	d113      	bne.n	8004c76 <LL_TIM_OC_Init+0x356>
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8004c4e:	6955      	ldr	r5, [r2, #20]
 8004c50:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c54:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8004c58:	6995      	ldr	r5, [r2, #24]
 8004c5a:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 8004c5e:	ea41 0185 	orr.w	r1, r1, r5, lsl #2
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8004c62:	6895      	ldr	r5, [r2, #8]
 8004c64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c68:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8004c6c:	69d5      	ldr	r5, [r2, #28]
 8004c6e:	f421 6100 	bic.w	r1, r1, #2048	@ 0x800
 8004c72:	ea41 01c5 	orr.w	r1, r1, r5, lsl #3
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8004c76:	68d2      	ldr	r2, [r2, #12]
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004c78:	6041      	str	r1, [r0, #4]
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8004c7a:	6184      	str	r4, [r0, #24]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8004c7c:	6382      	str	r2, [r0, #56]	@ 0x38
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004c7e:	6203      	str	r3, [r0, #32]
      break;
 8004c80:	e72b      	b.n	8004ada <LL_TIM_OC_Init+0x1ba>
 8004c82:	bf00      	nop
 8004c84:	40012c00 	.word	0x40012c00

08004c88 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8004c88:	b538      	push	{r3, r4, r5, lr}
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8004c8a:	6803      	ldr	r3, [r0, #0]
 8004c8c:	07db      	lsls	r3, r3, #31
 8004c8e:	d431      	bmi.n	8004cf4 <LL_USART_Init+0x6c>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8004c90:	4604      	mov	r4, r0
 8004c92:	e9d1 0204 	ldrd	r0, r2, [r1, #16]
 8004c96:	688b      	ldr	r3, [r1, #8]
 8004c98:	460d      	mov	r5, r1
 8004c9a:	4303      	orrs	r3, r0
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	69ea      	ldr	r2, [r5, #28]
 8004ca0:	6821      	ldr	r1, [r4, #0]
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	4a32      	ldr	r2, [pc, #200]	@ (8004d70 <LL_USART_Init+0xe8>)
 8004ca6:	400a      	ands	r2, r1
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	6023      	str	r3, [r4, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8004cac:	6863      	ldr	r3, [r4, #4]
 8004cae:	68ea      	ldr	r2, [r5, #12]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8004cb0:	69a9      	ldr	r1, [r5, #24]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8004cb2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	6063      	str	r3, [r4, #4]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8004cba:	68a3      	ldr	r3, [r4, #8]
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8004cbc:	4a2d      	ldr	r2, [pc, #180]	@ (8004d74 <LL_USART_Init+0xec>)
 8004cbe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cc2:	430b      	orrs	r3, r1
 8004cc4:	4294      	cmp	r4, r2
 8004cc6:	60a3      	str	r3, [r4, #8]
 8004cc8:	d016      	beq.n	8004cf8 <LL_USART_Init+0x70>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
    }
    else if (USARTx == USART2)
 8004cca:	4b2b      	ldr	r3, [pc, #172]	@ (8004d78 <LL_USART_Init+0xf0>)
 8004ccc:	429c      	cmp	r4, r3
 8004cce:	d01c      	beq.n	8004d0a <LL_USART_Init+0x82>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8004cd0:	4b2a      	ldr	r3, [pc, #168]	@ (8004d7c <LL_USART_Init+0xf4>)
 8004cd2:	429c      	cmp	r4, r3
 8004cd4:	d01d      	beq.n	8004d12 <LL_USART_Init+0x8a>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
    }
#endif /* USART3 */
#if defined(UART4)
    else if (USARTx == UART4)
 8004cd6:	4b2a      	ldr	r3, [pc, #168]	@ (8004d80 <LL_USART_Init+0xf8>)
 8004cd8:	429c      	cmp	r4, r3
 8004cda:	d037      	beq.n	8004d4c <LL_USART_Init+0xc4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8004cdc:	4b29      	ldr	r3, [pc, #164]	@ (8004d84 <LL_USART_Init+0xfc>)
 8004cde:	429c      	cmp	r4, r3
 8004ce0:	d02f      	beq.n	8004d42 <LL_USART_Init+0xba>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 8004ce2:	682a      	ldr	r2, [r5, #0]
  ErrorStatus status = ERROR;
 8004ce4:	2001      	movs	r0, #1
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8004ce6:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004ce8:	b292      	uxth	r2, r2
 8004cea:	f023 030f 	bic.w	r3, r3, #15
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	62e3      	str	r3, [r4, #44]	@ 0x2c
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
}
 8004cf2:	bd38      	pop	{r3, r4, r5, pc}
  ErrorStatus status = ERROR;
 8004cf4:	2001      	movs	r0, #1
}
 8004cf6:	bd38      	pop	{r3, r4, r5, pc}
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8004cf8:	2003      	movs	r0, #3
 8004cfa:	f7ff fbf7 	bl	80044ec <LL_RCC_GetUSARTClockFreq>
                           USART_InitStruct->PrescalerValue,
 8004cfe:	682a      	ldr	r2, [r5, #0]
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8004d00:	b108      	cbz	r0, 8004d06 <LL_USART_Init+0x7e>
        && (USART_InitStruct->BaudRate != 0U))
 8004d02:	6869      	ldr	r1, [r5, #4]
 8004d04:	b949      	cbnz	r1, 8004d1a <LL_USART_Init+0x92>
  ErrorStatus status = ERROR;
 8004d06:	2001      	movs	r0, #1
 8004d08:	e7ed      	b.n	8004ce6 <LL_USART_Init+0x5e>
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8004d0a:	200c      	movs	r0, #12
 8004d0c:	f7ff fbee 	bl	80044ec <LL_RCC_GetUSARTClockFreq>
 8004d10:	e7f5      	b.n	8004cfe <LL_USART_Init+0x76>
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8004d12:	2030      	movs	r0, #48	@ 0x30
 8004d14:	f7ff fbea 	bl	80044ec <LL_RCC_GetUSARTClockFreq>
 8004d18:	e7f1      	b.n	8004cfe <LL_USART_Init+0x76>
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 8004d1a:	2a0b      	cmp	r2, #11
 8004d1c:	d80f      	bhi.n	8004d3e <LL_USART_Init+0xb6>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8004d1e:	69ed      	ldr	r5, [r5, #28]
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8004d20:	4b19      	ldr	r3, [pc, #100]	@ (8004d88 <LL_USART_Init+0x100>)
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8004d22:	f5b5 4f00 	cmp.w	r5, #32768	@ 0x8000
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8004d26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d2a:	fbb0 f0f3 	udiv	r0, r0, r3
 8004d2e:	ea4f 0351 	mov.w	r3, r1, lsr #1
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8004d32:	d00f      	beq.n	8004d54 <LL_USART_Init+0xcc>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8004d34:	4403      	add	r3, r0
 8004d36:	fbb3 f3f1 	udiv	r3, r3, r1
 8004d3a:	b29b      	uxth	r3, r3
 8004d3c:	60e3      	str	r3, [r4, #12]
      status = SUCCESS;
 8004d3e:	2000      	movs	r0, #0
 8004d40:	e7d1      	b.n	8004ce6 <LL_USART_Init+0x5e>
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 8004d42:	f44f 7040 	mov.w	r0, #768	@ 0x300
 8004d46:	f7ff fcb9 	bl	80046bc <LL_RCC_GetUARTClockFreq>
 8004d4a:	e7d8      	b.n	8004cfe <LL_USART_Init+0x76>
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8004d4c:	20c0      	movs	r0, #192	@ 0xc0
 8004d4e:	f7ff fcb5 	bl	80046bc <LL_RCC_GetUARTClockFreq>
 8004d52:	e7d4      	b.n	8004cfe <LL_USART_Init+0x76>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8004d54:	eb03 0340 	add.w	r3, r3, r0, lsl #1
    brrtemp = usartdiv & 0xFFF0U;
 8004d58:	f64f 70f0 	movw	r0, #65520	@ 0xfff0
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8004d5c:	fbb3 f3f1 	udiv	r3, r3, r1
    brrtemp = usartdiv & 0xFFF0U;
 8004d60:	ea03 0100 	and.w	r1, r3, r0
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004d64:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8004d68:	430b      	orrs	r3, r1
    USARTx->BRR = brrtemp;
 8004d6a:	60e3      	str	r3, [r4, #12]
 8004d6c:	e7e7      	b.n	8004d3e <LL_USART_Init+0xb6>
 8004d6e:	bf00      	nop
 8004d70:	efff69f3 	.word	0xefff69f3
 8004d74:	40013800 	.word	0x40013800
 8004d78:	40004400 	.word	0x40004400
 8004d7c:	40004800 	.word	0x40004800
 8004d80:	40004c00 	.word	0x40004c00
 8004d84:	40005000 	.word	0x40005000
 8004d88:	08051cfc 	.word	0x08051cfc

08004d8c <LED_init>:

// -------------- Public function implementations --------------

void LED_init(void)
{
		LED_group.LEDs[LED0].pin = LL_GPIO_PIN_2;
 8004d8c:	4b11      	ldr	r3, [pc, #68]	@ (8004dd4 <LED_init+0x48>)
		LED_group.LEDs[LED0].port = GPIOF;
 8004d8e:	4912      	ldr	r1, [pc, #72]	@ (8004dd8 <LED_init+0x4c>)
{
 8004d90:	b430      	push	{r4, r5}

		LED_group.LEDs[LED1].pin = LL_GPIO_PIN_3;
 8004d92:	2008      	movs	r0, #8
		LED_group.LEDs[LED0].pin = LL_GPIO_PIN_2;
 8004d94:	2404      	movs	r4, #4
		LED_group.LEDs[LED1].port = GPIOF;

		LED_group.LEDs[LED2].pin = LL_GPIO_PIN_4;
 8004d96:	2210      	movs	r2, #16
		LED_group.LEDs[LED0].pin = LL_GPIO_PIN_2;
 8004d98:	e9c3 1400 	strd	r1, r4, [r3]
  WRITE_REG(GPIOx->BRR, PinMask);
 8004d9c:	628c      	str	r4, [r1, #40]	@ 0x28
		LED_group.LEDs[LED1].pin = LL_GPIO_PIN_3;
 8004d9e:	60d8      	str	r0, [r3, #12]
 8004da0:	6288      	str	r0, [r1, #40]	@ 0x28
		LED_group.LEDs[LED1].port = GPIOF;
 8004da2:	6099      	str	r1, [r3, #8]
 8004da4:	628a      	str	r2, [r1, #40]	@ 0x28
		LED_group.LEDs[LED2].pin = LL_GPIO_PIN_4;
 8004da6:	615a      	str	r2, [r3, #20]
		LED_group.LEDs[LED2].port = GPIOF;

		LED_group.LEDs[LED3].pin = LL_GPIO_PIN_5;
 8004da8:	2220      	movs	r2, #32
 8004daa:	628a      	str	r2, [r1, #40]	@ 0x28
 8004dac:	61da      	str	r2, [r3, #28]
		LED_group.LEDs[LED3].port = GPIOF;

		LED_group.LEDs[LED4].pin = LL_GPIO_PIN_0;
		LED_group.LEDs[LED4].port = GPIOC;
 8004dae:	4a0b      	ldr	r2, [pc, #44]	@ (8004ddc <LED_init+0x50>)
		LED_group.LEDs[LED2].port = GPIOF;
 8004db0:	6119      	str	r1, [r3, #16]
		LED_group.LEDs[LED4].pin = LL_GPIO_PIN_0;
 8004db2:	2501      	movs	r5, #1
 8004db4:	6295      	str	r5, [r2, #40]	@ 0x28
		LED_group.LEDs[LED3].port = GPIOF;
 8004db6:	6199      	str	r1, [r3, #24]

		LED_group.LEDs[LED5].pin = LL_GPIO_PIN_1;
 8004db8:	2102      	movs	r1, #2
		LED_group.LEDs[LED5].port = GPIOC;

		LED_group.LEDs[LED6].pin = LL_GPIO_PIN_2;
		LED_group.LEDs[LED6].port = GPIOC;
 8004dba:	e9c3 240c 	strd	r2, r4, [r3, #48]	@ 0x30
		LED_group.LEDs[LED4].pin = LL_GPIO_PIN_0;
 8004dbe:	625d      	str	r5, [r3, #36]	@ 0x24

		LED_group.LEDs[LED7].pin = LL_GPIO_PIN_3;
		LED_group.LEDs[LED7].port = GPIOC;
 8004dc0:	e9c3 200e 	strd	r2, r0, [r3, #56]	@ 0x38
		LED_group.LEDs[LED4].port = GPIOC;
 8004dc4:	621a      	str	r2, [r3, #32]
		LED_group.LEDs[LED5].port = GPIOC;
 8004dc6:	629a      	str	r2, [r3, #40]	@ 0x28
 8004dc8:	6291      	str	r1, [r2, #40]	@ 0x28
		LED_group.LEDs[LED5].pin = LL_GPIO_PIN_1;
 8004dca:	62d9      	str	r1, [r3, #44]	@ 0x2c
 8004dcc:	6294      	str	r4, [r2, #40]	@ 0x28

		LEDs_write(0x00);
}
 8004dce:	bc30      	pop	{r4, r5}
 8004dd0:	6290      	str	r0, [r2, #40]	@ 0x28
 8004dd2:	4770      	bx	lr
 8004dd4:	200005e8 	.word	0x200005e8
 8004dd8:	48001400 	.word	0x48001400
 8004ddc:	48000800 	.word	0x48000800

08004de0 <LEDs_off>:
{
	uint8_t bitmask = 0x01;

	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
	{
		if ( LED_bitmask & bitmask )
 8004de0:	07c2      	lsls	r2, r0, #31
 8004de2:	d503      	bpl.n	8004dec <LEDs_off+0xc>
		{
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004de4:	4b17      	ldr	r3, [pc, #92]	@ (8004e44 <LEDs_off+0x64>)
 8004de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dea:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 8004dec:	0783      	lsls	r3, r0, #30
 8004dee:	d503      	bpl.n	8004df8 <LEDs_off+0x18>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004df0:	4b14      	ldr	r3, [pc, #80]	@ (8004e44 <LEDs_off+0x64>)
 8004df2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8004df6:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 8004df8:	0741      	lsls	r1, r0, #29
 8004dfa:	d503      	bpl.n	8004e04 <LEDs_off+0x24>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004dfc:	4b11      	ldr	r3, [pc, #68]	@ (8004e44 <LEDs_off+0x64>)
 8004dfe:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8004e02:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 8004e04:	0702      	lsls	r2, r0, #28
 8004e06:	d503      	bpl.n	8004e10 <LEDs_off+0x30>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004e08:	4b0e      	ldr	r3, [pc, #56]	@ (8004e44 <LEDs_off+0x64>)
 8004e0a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8004e0e:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 8004e10:	06c3      	lsls	r3, r0, #27
 8004e12:	d503      	bpl.n	8004e1c <LEDs_off+0x3c>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004e14:	4b0b      	ldr	r3, [pc, #44]	@ (8004e44 <LEDs_off+0x64>)
 8004e16:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004e1a:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 8004e1c:	0681      	lsls	r1, r0, #26
 8004e1e:	d503      	bpl.n	8004e28 <LEDs_off+0x48>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004e20:	4b08      	ldr	r3, [pc, #32]	@ (8004e44 <LEDs_off+0x64>)
 8004e22:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8004e26:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 8004e28:	0642      	lsls	r2, r0, #25
 8004e2a:	d503      	bpl.n	8004e34 <LEDs_off+0x54>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004e2c:	4b05      	ldr	r3, [pc, #20]	@ (8004e44 <LEDs_off+0x64>)
 8004e2e:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8004e32:	6293      	str	r3, [r2, #40]	@ 0x28
		if ( LED_bitmask & bitmask )
 8004e34:	0603      	lsls	r3, r0, #24
 8004e36:	d503      	bpl.n	8004e40 <LEDs_off+0x60>
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004e38:	4b02      	ldr	r3, [pc, #8]	@ (8004e44 <LEDs_off+0x64>)
 8004e3a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8004e3e:	6293      	str	r3, [r2, #40]	@ 0x28
		}

		bitmask <<= 1;
	}
}
 8004e40:	4770      	bx	lr
 8004e42:	bf00      	nop
 8004e44:	200005e8 	.word	0x200005e8

08004e48 <LEDs_write>:

	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
	{
		if (value & bitmask)
		{
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004e48:	4b1c      	ldr	r3, [pc, #112]	@ (8004ebc <LEDs_write+0x74>)
 8004e4a:	e9d3 2100 	ldrd	r2, r1, [r3]
		if (value & bitmask)
 8004e4e:	f010 0f01 	tst.w	r0, #1
 8004e52:	bf0c      	ite	eq
 8004e54:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004e56:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004e58:	e9d3 2102 	ldrd	r2, r1, [r3, #8]
		if (value & bitmask)
 8004e5c:	f010 0f02 	tst.w	r0, #2
  WRITE_REG(GPIOx->BRR, PinMask);
 8004e60:	bf0c      	ite	eq
 8004e62:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004e64:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004e66:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
		if (value & bitmask)
 8004e6a:	f010 0f04 	tst.w	r0, #4
  WRITE_REG(GPIOx->BRR, PinMask);
 8004e6e:	bf0c      	ite	eq
 8004e70:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004e72:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004e74:	e9d3 2106 	ldrd	r2, r1, [r3, #24]
		if (value & bitmask)
 8004e78:	f010 0f08 	tst.w	r0, #8
  WRITE_REG(GPIOx->BRR, PinMask);
 8004e7c:	bf0c      	ite	eq
 8004e7e:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004e80:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004e82:	e9d3 2108 	ldrd	r2, r1, [r3, #32]
		if (value & bitmask)
 8004e86:	f010 0f10 	tst.w	r0, #16
  WRITE_REG(GPIOx->BRR, PinMask);
 8004e8a:	bf0c      	ite	eq
 8004e8c:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004e8e:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004e90:	e9d3 210a 	ldrd	r2, r1, [r3, #40]	@ 0x28
		if (value & bitmask)
 8004e94:	f010 0f20 	tst.w	r0, #32
  WRITE_REG(GPIOx->BRR, PinMask);
 8004e98:	bf0c      	ite	eq
 8004e9a:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004e9c:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004e9e:	e9d3 210c 	ldrd	r2, r1, [r3, #48]	@ 0x30
		if (value & bitmask)
 8004ea2:	f010 0f40 	tst.w	r0, #64	@ 0x40
  WRITE_REG(GPIOx->BRR, PinMask);
 8004ea6:	bf0c      	ite	eq
 8004ea8:	6291      	streq	r1, [r2, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004eaa:	6191      	strne	r1, [r2, #24]
			LL_GPIO_SetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
 8004eac:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
		if (value & bitmask)
 8004eb0:	0601      	lsls	r1, r0, #24
 8004eb2:	bf4c      	ite	mi
 8004eb4:	6193      	strmi	r3, [r2, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 8004eb6:	6293      	strpl	r3, [r2, #40]	@ 0x28
			LL_GPIO_ResetOutputPin( LED_group.LEDs[i].port, LED_group.LEDs[i].pin );
		}

		bitmask <<= 1;
	}
}
 8004eb8:	4770      	bx	lr
 8004eba:	bf00      	nop
 8004ebc:	200005e8 	.word	0x200005e8

08004ec0 <SCI_init>:
// -------------- Public function implementations --------------
void SCI_init(void)
{

	SCI.USART = USART3;
	setvbuf(stdout, NULL, _IONBF, 0);
 8004ec0:	4a10      	ldr	r2, [pc, #64]	@ (8004f04 <SCI_init+0x44>)
 8004ec2:	6810      	ldr	r0, [r2, #0]
{
 8004ec4:	b538      	push	{r3, r4, r5, lr}
	setvbuf(stdout, NULL, _IONBF, 0);
 8004ec6:	2300      	movs	r3, #0
	SCI.USART = USART3;
 8004ec8:	4c0f      	ldr	r4, [pc, #60]	@ (8004f08 <SCI_init+0x48>)
 8004eca:	4d10      	ldr	r5, [pc, #64]	@ (8004f0c <SCI_init+0x4c>)
	setvbuf(stdout, NULL, _IONBF, 0);
 8004ecc:	6880      	ldr	r0, [r0, #8]
	SCI.USART = USART3;
 8004ece:	6025      	str	r5, [r4, #0]
	setvbuf(stdout, NULL, _IONBF, 0);
 8004ed0:	4619      	mov	r1, r3
 8004ed2:	2202      	movs	r2, #2
 8004ed4:	f000 ff6c 	bl	8005db0 <setvbuf>

	BUF_init( &SCI_RX_buf_handle, SCI_RX_buffer, SCI_RX_BUF_LEN);	
 8004ed8:	490d      	ldr	r1, [pc, #52]	@ (8004f10 <SCI_init+0x50>)
 8004eda:	480e      	ldr	r0, [pc, #56]	@ (8004f14 <SCI_init+0x54>)
 8004edc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ee0:	f000 f862 	bl	8004fa8 <BUF_init>
	BUF_init( &SCI_TX_buf_handle, SCI_TX_buffer, SCI_TX_BUF_LEN);	
 8004ee4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ee8:	490b      	ldr	r1, [pc, #44]	@ (8004f18 <SCI_init+0x58>)
 8004eea:	480c      	ldr	r0, [pc, #48]	@ (8004f1c <SCI_init+0x5c>)
 8004eec:	f000 f85c 	bl	8004fa8 <BUF_init>
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004ef0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ef2:	e852 3f00 	ldrex	r3, [r2]
 8004ef6:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004efa:	e842 3100 	strex	r1, r3, [r2]
 8004efe:	2900      	cmp	r1, #0
 8004f00:	d1f7      	bne.n	8004ef2 <SCI_init+0x32>

	LL_USART_EnableIT_RXNE_RXFNE (SCI.USART);
}
 8004f02:	bd38      	pop	{r3, r4, r5, pc}
 8004f04:	20000024 	.word	0x20000024
 8004f08:	20000a58 	.word	0x20000a58
 8004f0c:	40004800 	.word	0x40004800
 8004f10:	20000858 	.word	0x20000858
 8004f14:	20000840 	.word	0x20000840
 8004f18:	20000640 	.word	0x20000640
 8004f1c:	20000628 	.word	0x20000628

08004f20 <_write>:
	}
}

void SCI_send_bytes(uint8_t *data, uint32_t size)
{
	for( int i = 0 ; i < size ; i++ )
 8004f20:	4610      	mov	r0, r2
 8004f22:	b182      	cbz	r2, 8004f46 <_write+0x26>
	while( ! (LL_USART_IsActiveFlag_TXE_TXFNF (SCI.USART)))
 8004f24:	4b08      	ldr	r3, [pc, #32]	@ (8004f48 <_write+0x28>)
 8004f26:	f101 3cff 	add.w	ip, r1, #4294967295
 8004f2a:	6819      	ldr	r1, [r3, #0]
	}
}

// -------------- Private function implementations -------------
int _write(int file, char *ptr, int len)
{
 8004f2c:	b500      	push	{lr}
 8004f2e:	eb0c 0e02 	add.w	lr, ip, r2
		SCI_send_byte(data[i]);
 8004f32:	f81c 2f01 	ldrb.w	r2, [ip, #1]!
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8004f36:	69cb      	ldr	r3, [r1, #28]
 8004f38:	061b      	lsls	r3, r3, #24
 8004f3a:	d5fc      	bpl.n	8004f36 <_write+0x16>
	for( int i = 0 ; i < size ; i++ )
 8004f3c:	45f4      	cmp	ip, lr
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
  USARTx->TDR = Value;
 8004f3e:	628a      	str	r2, [r1, #40]	@ 0x28
 8004f40:	d1f7      	bne.n	8004f32 <_write+0x12>
	SCI_send_bytes( (uint8_t*) ptr, (uint32_t) len );
	return len;
}
 8004f42:	f85d fb04 	ldr.w	pc, [sp], #4
 8004f46:	4770      	bx	lr
 8004f48:	20000a58 	.word	0x20000a58

08004f4c <SCI_receive_char_Callback>:
}

void SCI_receive_char_Callback(void)
{
	uint8_t received_data;
	received_data = LL_USART_ReceiveData8 (SCI.USART);
 8004f4c:	4b03      	ldr	r3, [pc, #12]	@ (8004f5c <SCI_receive_char_Callback+0x10>)
	BUF_store_byte( &SCI_RX_buf_handle, received_data );
 8004f4e:	4804      	ldr	r0, [pc, #16]	@ (8004f60 <SCI_receive_char_Callback+0x14>)
	received_data = LL_USART_ReceiveData8 (SCI.USART);
 8004f50:	681b      	ldr	r3, [r3, #0]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8004f52:	6a59      	ldr	r1, [r3, #36]	@ 0x24
	BUF_store_byte( &SCI_RX_buf_handle, received_data );
 8004f54:	b2c9      	uxtb	r1, r1
 8004f56:	f000 b837 	b.w	8004fc8 <BUF_store_byte>
 8004f5a:	bf00      	nop
 8004f5c:	20000a58 	.word	0x20000a58
 8004f60:	20000840 	.word	0x20000840

08004f64 <SCI_transmit_char_Callback>:
}

void SCI_transmit_char_Callback(void)
{
 8004f64:	b500      	push	{lr}
 8004f66:	b083      	sub	sp, #12
	uint8_t 			data_to_transmit;	
	buf_rtrn_codes_t	return_code;			

	return_code = BUF_get_byte( &SCI_TX_buf_handle, &data_to_transmit );
 8004f68:	480d      	ldr	r0, [pc, #52]	@ (8004fa0 <SCI_transmit_char_Callback+0x3c>)
 8004f6a:	f10d 0107 	add.w	r1, sp, #7
 8004f6e:	f000 f84d 	bl	800500c <BUF_get_byte>

	if ( return_code == BUFFER_OK )
 8004f72:	b920      	cbnz	r0, 8004f7e <SCI_transmit_char_Callback+0x1a>
	{
		LL_USART_TransmitData8 (SCI.USART, data_to_transmit);
 8004f74:	4b0b      	ldr	r3, [pc, #44]	@ (8004fa4 <SCI_transmit_char_Callback+0x40>)
  USARTx->TDR = Value;
 8004f76:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	629a      	str	r2, [r3, #40]	@ 0x28
	}

	if ( BUF_get_data_size( &SCI_TX_buf_handle ) == 0)
 8004f7e:	4808      	ldr	r0, [pc, #32]	@ (8004fa0 <SCI_transmit_char_Callback+0x3c>)
 8004f80:	f000 f85c 	bl	800503c <BUF_get_data_size>
 8004f84:	b948      	cbnz	r0, 8004f9a <SCI_transmit_char_Callback+0x36>
	{
		LL_USART_EnableIT_TXE_TXFNF (SCI.USART);
 8004f86:	4b07      	ldr	r3, [pc, #28]	@ (8004fa4 <SCI_transmit_char_Callback+0x40>)
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 8004f88:	681a      	ldr	r2, [r3, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f8a:	e852 3f00 	ldrex	r3, [r2]
 8004f8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f92:	e842 3100 	strex	r1, r3, [r2]
 8004f96:	2900      	cmp	r1, #0
 8004f98:	d1f7      	bne.n	8004f8a <SCI_transmit_char_Callback+0x26>
	}

}
 8004f9a:	b003      	add	sp, #12
 8004f9c:	f85d fb04 	ldr.w	pc, [sp], #4
 8004fa0:	20000628 	.word	0x20000628
 8004fa4:	20000a58 	.word	0x20000a58

08004fa8 <BUF_init>:
}


buf_rtrn_codes_t BUF_flush(buf_handle_t *buf_handle)
{
	buf_handle->front = 0;
 8004fa8:	2300      	movs	r3, #0
	buf_handle->length = buf_length;
 8004faa:	e9c0 1200 	strd	r1, r2, [r0]
	buf_handle->rear = 0;
 8004fae:	e9c0 3302 	strd	r3, r3, [r0, #8]
	buf_handle->data_size = 0;
	buf_handle->free_size = buf_handle->length;
 8004fb2:	e9c0 3204 	strd	r3, r2, [r0, #16]
}
 8004fb6:	4770      	bx	lr

08004fb8 <BUF_flush>:
{
 8004fb8:	4603      	mov	r3, r0
	buf_handle->rear = 0;
 8004fba:	2000      	movs	r0, #0
	buf_handle->free_size = buf_handle->length;
 8004fbc:	685a      	ldr	r2, [r3, #4]
	buf_handle->rear = 0;
 8004fbe:	e9c3 0002 	strd	r0, r0, [r3, #8]
	buf_handle->free_size = buf_handle->length;
 8004fc2:	e9c3 0204 	strd	r0, r2, [r3, #16]

	return BUFFER_OK;
}
 8004fc6:	4770      	bx	lr

08004fc8 <BUF_store_byte>:

buf_rtrn_codes_t BUF_store_byte(buf_handle_t *buf_handle, uint8_t data)
{
	if (buf_handle->data_size >= buf_handle->length)
 8004fc8:	6902      	ldr	r2, [r0, #16]
{
 8004fca:	4603      	mov	r3, r0
	if (buf_handle->data_size >= buf_handle->length)
 8004fcc:	6840      	ldr	r0, [r0, #4]
 8004fce:	4282      	cmp	r2, r0
 8004fd0:	d210      	bcs.n	8004ff4 <BUF_store_byte+0x2c>
{
 8004fd2:	b410      	push	{r4}
	{
		return BUFFER_FULL;	
	}
	else
	{
		if (buf_handle->data_size == 0)
 8004fd4:	b982      	cbnz	r2, 8004ff8 <BUF_store_byte+0x30>
		{
			buf_handle->front = 0;
			buf_handle->rear = 0;
 8004fd6:	e9c3 2202 	strd	r2, r2, [r3, #8]
{
 8004fda:	2200      	movs	r2, #0
			{
				buf_handle->rear = 0;
			}
		}

		buf_handle->buffer[buf_handle->rear] = data;
 8004fdc:	681c      	ldr	r4, [r3, #0]
 8004fde:	54a1      	strb	r1, [r4, r2]

		buf_handle->data_size++;
		buf_handle->free_size--;
 8004fe0:	e9d3 1204 	ldrd	r1, r2, [r3, #16]
		buf_handle->data_size++;
 8004fe4:	3101      	adds	r1, #1
		buf_handle->free_size--;
 8004fe6:	3a01      	subs	r2, #1
 8004fe8:	2000      	movs	r0, #0
 8004fea:	e9c3 1204 	strd	r1, r2, [r3, #16]

		return BUFFER_OK;
	}

}
 8004fee:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004ff2:	4770      	bx	lr
		return BUFFER_FULL;	
 8004ff4:	2001      	movs	r0, #1
}
 8004ff6:	4770      	bx	lr
			buf_handle->rear++;
 8004ff8:	689a      	ldr	r2, [r3, #8]
 8004ffa:	3201      	adds	r2, #1
			if (buf_handle->rear >= buf_handle->length)
 8004ffc:	4290      	cmp	r0, r2
 8004ffe:	d802      	bhi.n	8005006 <BUF_store_byte+0x3e>
				buf_handle->rear = 0;
 8005000:	2200      	movs	r2, #0
 8005002:	609a      	str	r2, [r3, #8]
 8005004:	e7e9      	b.n	8004fda <BUF_store_byte+0x12>
			buf_handle->rear++;
 8005006:	609a      	str	r2, [r3, #8]
 8005008:	e7e8      	b.n	8004fdc <BUF_store_byte+0x14>
 800500a:	bf00      	nop

0800500c <BUF_get_byte>:
	}
}

buf_rtrn_codes_t BUF_get_byte(buf_handle_t *buf_handle, uint8_t *data)
{
	if (buf_handle->data_size == 0)
 800500c:	6903      	ldr	r3, [r0, #16]
 800500e:	b19b      	cbz	r3, 8005038 <BUF_get_byte+0x2c>
	{
		return BUFFER_EMPTY;	
	}

	*data = buf_handle->buffer[buf_handle->front];	
 8005010:	68c3      	ldr	r3, [r0, #12]
 8005012:	6802      	ldr	r2, [r0, #0]
 8005014:	5cd3      	ldrb	r3, [r2, r3]
 8005016:	700b      	strb	r3, [r1, #0]
	buf_handle->data_size--;
	buf_handle->free_size++;
 8005018:	e9d0 1204 	ldrd	r1, r2, [r0, #16]

	buf_handle->front++;
 800501c:	68c3      	ldr	r3, [r0, #12]
	buf_handle->free_size++;
 800501e:	3201      	adds	r2, #1
	buf_handle->data_size--;
 8005020:	3901      	subs	r1, #1
	buf_handle->free_size++;
 8005022:	e9c0 1204 	strd	r1, r2, [r0, #16]

	if (buf_handle->front >= buf_handle->length)
 8005026:	6842      	ldr	r2, [r0, #4]
	buf_handle->front++;
 8005028:	3301      	adds	r3, #1
	if (buf_handle->front >= buf_handle->length)
 800502a:	4293      	cmp	r3, r2
	buf_handle->front++;
 800502c:	60c3      	str	r3, [r0, #12]
	if (buf_handle->front >= buf_handle->length)
 800502e:	d301      	bcc.n	8005034 <BUF_get_byte+0x28>
	{
		buf_handle->front = 0;
 8005030:	2300      	movs	r3, #0
 8005032:	60c3      	str	r3, [r0, #12]
	}

	return BUFFER_OK;	
 8005034:	2000      	movs	r0, #0
 8005036:	4770      	bx	lr
		return BUFFER_EMPTY;	
 8005038:	2002      	movs	r0, #2
}
 800503a:	4770      	bx	lr

0800503c <BUF_get_data_size>:
}

uint32_t BUF_get_data_size(buf_handle_t *buf_handle)
{
	return buf_handle->data_size;
}
 800503c:	6900      	ldr	r0, [r0, #16]
 800503e:	4770      	bx	lr

08005040 <JOY_init>:
uint8_t 		joy_btn_buffer[JOY_BTN_BUF_LEN];			
buf_handle_t 	joy_btn_buf_handle;					

// ------------- Public function implementations --------------
void JOY_init(ADC_HandleTypeDef *ADC_handle, TIM_HandleTypeDef *timer_handle)
{
 8005040:	b570      	push	{r4, r5, r6, lr}

	joystick.button.pin = LL_GPIO_PIN_13;
 8005042:	4c14      	ldr	r4, [pc, #80]	@ (8005094 <JOY_init+0x54>)
	joystick.button.port = GPIOC;
 8005044:	4e14      	ldr	r6, [pc, #80]	@ (8005098 <JOY_init+0x58>)
 8005046:	6026      	str	r6, [r4, #0]
{
 8005048:	4605      	mov	r5, r0
 800504a:	460b      	mov	r3, r1
	joystick.position_raw_min[X] = 820;
	joystick.position_raw_min[Y] = 739;
	joystick.position_raw_max[X] = 3101;
	joystick.position_raw_max[Y] = 3100;

	joystick.ADC = ADC_handle;
 800504c:	6225      	str	r5, [r4, #32]
	joystick.button.pin = LL_GPIO_PIN_13;
 800504e:	f44f 5500 	mov.w	r5, #8192	@ 0x2000
 8005052:	6065      	str	r5, [r4, #4]
	joystick.timer = timer_handle;
 8005054:	61e3      	str	r3, [r4, #28]
	joystick.position_raw_min[X] = 820;
 8005056:	4d11      	ldr	r5, [pc, #68]	@ (800509c <JOY_init+0x5c>)
 8005058:	4b11      	ldr	r3, [pc, #68]	@ (80050a0 <JOY_init+0x60>)

	BUF_init( &joy_btn_buf_handle, joy_btn_buffer, JOY_BTN_BUF_LEN);
 800505a:	4812      	ldr	r0, [pc, #72]	@ (80050a4 <JOY_init+0x64>)
 800505c:	4912      	ldr	r1, [pc, #72]	@ (80050a8 <JOY_init+0x68>)
	joystick.position_raw_min[X] = 820;
 800505e:	e9c4 5304 	strd	r5, r3, [r4, #16]
	BUF_init( &joy_btn_buf_handle, joy_btn_buffer, JOY_BTN_BUF_LEN);
 8005062:	2210      	movs	r2, #16
	joystick.button.state_new = JOY_BTN_SIG_VALUE_RELEASED;
 8005064:	f240 1301 	movw	r3, #257	@ 0x101
 8005068:	8123      	strh	r3, [r4, #8]
	BUF_init( &joy_btn_buf_handle, joy_btn_buffer, JOY_BTN_BUF_LEN);
 800506a:	f7ff ff9d 	bl	8004fa8 <BUF_init>

	HAL_ADCEx_Calibration_Start( joystick.ADC, ADC_SINGLE_ENDED );
 800506e:	6a20      	ldr	r0, [r4, #32]
 8005070:	217f      	movs	r1, #127	@ 0x7f
 8005072:	f7fd fd6d 	bl	8002b50 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA( joystick.ADC, (uint32_t *) joystick.position_raw , 2);
 8005076:	f104 010c 	add.w	r1, r4, #12
 800507a:	6a20      	ldr	r0, [r4, #32]
 800507c:	2202      	movs	r2, #2
 800507e:	f7fd fca3 	bl	80029c8 <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start( joystick.timer);
 8005082:	69e0      	ldr	r0, [r4, #28]
 8005084:	f7fe ff3c 	bl	8003f00 <HAL_TIM_Base_Start>
	HAL_Delay(11);
}
 8005088:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_Delay(11);
 800508c:	200b      	movs	r0, #11
 800508e:	f7fd b82d 	b.w	80020ec <HAL_Delay>
 8005092:	bf00      	nop
 8005094:	20000a84 	.word	0x20000a84
 8005098:	48000800 	.word	0x48000800
 800509c:	02e30334 	.word	0x02e30334
 80050a0:	0c1c0c1d 	.word	0x0c1c0c1d
 80050a4:	20000a5c 	.word	0x20000a5c
 80050a8:	20000a74 	.word	0x20000a74

080050ac <KBD_init>:
buf_handle_t 	kbd_buf_handle;				

// -------------- Public function implementations --------------
void KBD_init(void)
{
	keyboard.buttons[ BTN_ESC ].pin = LL_GPIO_PIN_14 ;
 80050ac:	4b16      	ldr	r3, [pc, #88]	@ (8005108 <KBD_init+0x5c>)

	keyboard.buttons[ BTN_OK ].pin = LL_GPIO_PIN_15 ;
	keyboard.buttons[ BTN_OK ].port = GPIOC;

	keyboard.buttons[ BTN_RIGHT ].pin = LL_GPIO_PIN_8 ;
	keyboard.buttons[ BTN_RIGHT ].port = GPIOG;
 80050ae:	4817      	ldr	r0, [pc, #92]	@ (800510c <KBD_init+0x60>)
	keyboard.buttons[ BTN_ESC ].port = GPIOC;
 80050b0:	4a17      	ldr	r2, [pc, #92]	@ (8005110 <KBD_init+0x64>)
	keyboard.buttons[ BTN_ESC ].pin = LL_GPIO_PIN_14 ;
 80050b2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
{
 80050b6:	b410      	push	{r4}
	keyboard.buttons[ BTN_ESC ].pin = LL_GPIO_PIN_14 ;
 80050b8:	6419      	str	r1, [r3, #64]	@ 0x40
	keyboard.buttons[ BTN_OK ].pin = LL_GPIO_PIN_15 ;
 80050ba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
	keyboard.buttons[ BTN_UP ].port = GPIOG;

	for(int i=0; i < BTN_NUM; i++)
	{
		keyboard.buttons[i].state_new = BTN_SIG_VALUE_RELEASED;
		keyboard.buttons[i].state_old = BTN_SIG_VALUE_RELEASED;
 80050be:	f240 1c01 	movw	ip, #257	@ 0x101
	keyboard.buttons[ BTN_OK ].pin = LL_GPIO_PIN_15 ;
 80050c2:	6359      	str	r1, [r3, #52]	@ 0x34
	keyboard.buttons[ BTN_RIGHT ].pin = LL_GPIO_PIN_8 ;
 80050c4:	f44f 7180 	mov.w	r1, #256	@ 0x100
	keyboard.buttons[ BTN_UP ].pin = LL_GPIO_PIN_0 ;
 80050c8:	2401      	movs	r4, #1
	keyboard.buttons[ BTN_ESC ].port = GPIOC;
 80050ca:	63da      	str	r2, [r3, #60]	@ 0x3c
	keyboard.buttons[ BTN_OK ].port = GPIOC;
 80050cc:	631a      	str	r2, [r3, #48]	@ 0x30
	keyboard.buttons[ BTN_RIGHT ].pin = LL_GPIO_PIN_8 ;
 80050ce:	6299      	str	r1, [r3, #40]	@ 0x28
	keyboard.buttons[ BTN_DOWN ].pin = LL_GPIO_PIN_1 ;
 80050d0:	2202      	movs	r2, #2
	keyboard.buttons[ BTN_LEFT ].pin = LL_GPIO_PIN_6 ;
 80050d2:	2140      	movs	r1, #64	@ 0x40
		keyboard.buttons[i].state_old = BTN_SIG_VALUE_RELEASED;
 80050d4:	f8a3 c008 	strh.w	ip, [r3, #8]
 80050d8:	f8a3 c014 	strh.w	ip, [r3, #20]
 80050dc:	f8a3 c020 	strh.w	ip, [r3, #32]
 80050e0:	f8a3 c02c 	strh.w	ip, [r3, #44]	@ 0x2c
 80050e4:	f8a3 c038 	strh.w	ip, [r3, #56]	@ 0x38
 80050e8:	f8a3 c044 	strh.w	ip, [r3, #68]	@ 0x44
	keyboard.buttons[ BTN_LEFT ].port = GPIOG;
 80050ec:	e9c3 0106 	strd	r0, r1, [r3, #24]
	keyboard.buttons[ BTN_UP ].port = GPIOG;
 80050f0:	e9c3 0400 	strd	r0, r4, [r3]
	keyboard.buttons[ BTN_RIGHT ].port = GPIOG;
 80050f4:	6258      	str	r0, [r3, #36]	@ 0x24
	keyboard.buttons[ BTN_DOWN ].pin = LL_GPIO_PIN_1 ;
 80050f6:	611a      	str	r2, [r3, #16]
	keyboard.buttons[ BTN_DOWN ].port = GPIOG;
 80050f8:	60d8      	str	r0, [r3, #12]
	}

	BUF_init( &kbd_buf_handle, kbd_buffer, KBD_BUF_LEN);
 80050fa:	4906      	ldr	r1, [pc, #24]	@ (8005114 <KBD_init+0x68>)
 80050fc:	4806      	ldr	r0, [pc, #24]	@ (8005118 <KBD_init+0x6c>)
}
 80050fe:	f85d 4b04 	ldr.w	r4, [sp], #4
	BUF_init( &kbd_buf_handle, kbd_buffer, KBD_BUF_LEN);
 8005102:	2220      	movs	r2, #32
 8005104:	f7ff bf50 	b.w	8004fa8 <BUF_init>
 8005108:	20000ae0 	.word	0x20000ae0
 800510c:	48001800 	.word	0x48001800
 8005110:	48000800 	.word	0x48000800
 8005114:	20000ac0 	.word	0x20000ac0
 8005118:	20000aa8 	.word	0x20000aa8

0800511c <KBD_scan>:

void KBD_scan(void)
{
 800511c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	for(int i=0; i < BTN_NUM; i++)
 8005120:	2500      	movs	r5, #0
 8005122:	4c11      	ldr	r4, [pc, #68]	@ (8005168 <KBD_scan+0x4c>)
		keyboard.buttons[i].state_old = keyboard.buttons[i].state_new ;
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet( keyboard.buttons[i].port, keyboard.buttons[i].pin);

		if ((keyboard.buttons[i].state_new != keyboard.buttons[i].state_old) && (keyboard.buttons[i].state_new==BTN_SIG_VALUE_PRESSED ))
		{
			BUF_store_byte( &kbd_buf_handle, i);
 8005124:	4e11      	ldr	r6, [pc, #68]	@ (800516c <KBD_scan+0x50>)
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet( keyboard.buttons[i].port, keyboard.buttons[i].pin);
 8005126:	462f      	mov	r7, r5
 8005128:	f04f 0801 	mov.w	r8, #1
 800512c:	e008      	b.n	8005140 <KBD_scan+0x24>
 800512e:	7267      	strb	r7, [r4, #9]
		if ((keyboard.buttons[i].state_new != keyboard.buttons[i].state_old) && (keyboard.buttons[i].state_new==BTN_SIG_VALUE_PRESSED ))
 8005130:	b10a      	cbz	r2, 8005136 <KBD_scan+0x1a>
			BUF_store_byte( &kbd_buf_handle, i);
 8005132:	f7ff ff49 	bl	8004fc8 <BUF_store_byte>
	for(int i=0; i < BTN_NUM; i++)
 8005136:	3501      	adds	r5, #1
 8005138:	2d06      	cmp	r5, #6
 800513a:	f104 040c 	add.w	r4, r4, #12
 800513e:	d010      	beq.n	8005162 <KBD_scan+0x46>
		keyboard.buttons[i].state_old = keyboard.buttons[i].state_new ;
 8005140:	7a62      	ldrb	r2, [r4, #9]
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet( keyboard.buttons[i].port, keyboard.buttons[i].pin);
 8005142:	6823      	ldr	r3, [r4, #0]
		keyboard.buttons[i].state_old = keyboard.buttons[i].state_new ;
 8005144:	7222      	strb	r2, [r4, #8]
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet( keyboard.buttons[i].port, keyboard.buttons[i].pin);
 8005146:	6860      	ldr	r0, [r4, #4]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8005148:	691b      	ldr	r3, [r3, #16]
 800514a:	ea30 0303 	bics.w	r3, r0, r3
			BUF_store_byte( &kbd_buf_handle, i);
 800514e:	b2e9      	uxtb	r1, r5
 8005150:	4630      	mov	r0, r6
 8005152:	d1ec      	bne.n	800512e <KBD_scan+0x12>
	for(int i=0; i < BTN_NUM; i++)
 8005154:	3501      	adds	r5, #1
 8005156:	2d06      	cmp	r5, #6
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet( keyboard.buttons[i].port, keyboard.buttons[i].pin);
 8005158:	f884 8009 	strb.w	r8, [r4, #9]
	for(int i=0; i < BTN_NUM; i++)
 800515c:	f104 040c 	add.w	r4, r4, #12
 8005160:	d1ee      	bne.n	8005140 <KBD_scan+0x24>
		}
	}
}
 8005162:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005166:	bf00      	nop
 8005168:	20000ae0 	.word	0x20000ae0
 800516c:	20000aa8 	.word	0x20000aa8

08005170 <KBD_get_pressed_key>:

buttons_enum_t KBD_get_pressed_key(void)
{
 8005170:	b500      	push	{lr}
 8005172:	b083      	sub	sp, #12
	buttons_enum_t pressed_button;
	if ( BUF_get_byte( &kbd_buf_handle, &pressed_button ) == BUFFER_OK )
 8005174:	4807      	ldr	r0, [pc, #28]	@ (8005194 <KBD_get_pressed_key+0x24>)
 8005176:	f10d 0107 	add.w	r1, sp, #7
 800517a:	f7ff ff47 	bl	800500c <BUF_get_byte>
 800517e:	b920      	cbnz	r0, 800518a <KBD_get_pressed_key+0x1a>
	{
		return pressed_button;
 8005180:	f89d 0007 	ldrb.w	r0, [sp, #7]
	else
	{
		return BTN_NONE;
	}

}
 8005184:	b003      	add	sp, #12
 8005186:	f85d fb04 	ldr.w	pc, [sp], #4
		return BTN_NONE;
 800518a:	2007      	movs	r0, #7
}
 800518c:	b003      	add	sp, #12
 800518e:	f85d fb04 	ldr.w	pc, [sp], #4
 8005192:	bf00      	nop
 8005194:	20000aa8 	.word	0x20000aa8

08005198 <KBD_flush>:
}


void KBD_flush(void){ 

	BUF_flush(&kbd_buf_handle);
 8005198:	4801      	ldr	r0, [pc, #4]	@ (80051a0 <KBD_flush+0x8>)
 800519a:	f7ff bf0d 	b.w	8004fb8 <BUF_flush>
 800519e:	bf00      	nop
 80051a0:	20000aa8 	.word	0x20000aa8

080051a4 <UserPixelSetFunction>:

// ------ Definicija dveh temeljnih funkcij za risanje na zaslon -------

// Implementacija funkcije za izris enega samega piksla na zaslon.
void UserPixelSetFunction(UG_S16 x, UG_S16 y, UG_COLOR c)
{
 80051a4:	b500      	push	{lr}
 80051a6:	b083      	sub	sp, #12
	ILI9341_SetDisplayWindow(x, y, 1, 1);
 80051a8:	2301      	movs	r3, #1
{
 80051aa:	9201      	str	r2, [sp, #4]
	ILI9341_SetDisplayWindow(x, y, 1, 1);
 80051ac:	461a      	mov	r2, r3
 80051ae:	f000 f89f 	bl	80052f0 <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *)&c, 1);
 80051b2:	2101      	movs	r1, #1
 80051b4:	a801      	add	r0, sp, #4
 80051b6:	f000 f87b 	bl	80052b0 <ILI9341_SendData>
}
 80051ba:	b003      	add	sp, #12
 80051bc:	f85d fb04 	ldr.w	pc, [sp], #4

080051c0 <LCD_Init>:
{
 80051c0:	b570      	push	{r4, r5, r6, lr}
	LCD_RST_LOW();
 80051c2:	4c19      	ldr	r4, [pc, #100]	@ (8005228 <LCD_Init+0x68>)
 80051c4:	2508      	movs	r5, #8
 80051c6:	62a5      	str	r5, [r4, #40]	@ 0x28
	HAL_Delay(120);
 80051c8:	2078      	movs	r0, #120	@ 0x78
 80051ca:	f7fc ff8f 	bl	80020ec <HAL_Delay>
	LCD_RST_HIGH();
 80051ce:	61a5      	str	r5, [r4, #24]
	HAL_Delay(120);
 80051d0:	2078      	movs	r0, #120	@ 0x78
 80051d2:	f7fc ff8b 	bl	80020ec <HAL_Delay>
	ILI9341_Init(ILI9341_COLORSPACE_RBG565, ILI9341_MISKO_ROTATE_0);
 80051d6:	2103      	movs	r1, #3
 80051d8:	2055      	movs	r0, #85	@ 0x55
 80051da:	f000 f8f5 	bl	80053c8 <ILI9341_Init>
	ILI9341_DisplayOn();
 80051de:	f000 f96b 	bl	80054b8 <ILI9341_DisplayOn>
    LCD_FillRect(0, 0, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT), 0);
 80051e2:	2000      	movs	r0, #0
 80051e4:	f000 f970 	bl	80054c8 <ILI9341_GetParam>
 80051e8:	4605      	mov	r5, r0
 80051ea:	2001      	movs	r0, #1
 80051ec:	f000 f96c 	bl	80054c8 <ILI9341_GetParam>
 80051f0:	4606      	mov	r6, r0
	uint32_t max_count   = ILI9341_GetParam(LCD_AREA);     /* t. vseh pikslov     */
 80051f2:	2002      	movs	r0, #2
 80051f4:	f000 f968 	bl	80054c8 <ILI9341_GetParam>
	uint32_t pixel_count = ((w + 1) - x) * ((h + 1) - y);  /* Dejansko t. pikslov */
 80051f8:	f106 0c01 	add.w	ip, r6, #1
 80051fc:	fb05 c40c 	mla	r4, r5, ip, ip
 8005200:	4284      	cmp	r4, r0
	ILI9341_SetDisplayWindow(x, y, w, h);
 8005202:	f04f 0100 	mov.w	r1, #0
 8005206:	bf28      	it	cs
 8005208:	4604      	movcs	r4, r0
 800520a:	4633      	mov	r3, r6
 800520c:	462a      	mov	r2, r5
 800520e:	4608      	mov	r0, r1
 8005210:	f000 f86e 	bl	80052f0 <ILI9341_SetDisplayWindow>
	ILI9341_SendRepeatedData(c, pixel_count);
 8005214:	4621      	mov	r1, r4
 8005216:	2000      	movs	r0, #0
 8005218:	f000 f85e 	bl	80052d8 <ILI9341_SendRepeatedData>
	ILI9341_WaitTransfer();
 800521c:	f000 f948 	bl	80054b0 <ILI9341_WaitTransfer>
}
 8005220:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	LCD_BKLT_init();
 8005224:	f000 b826 	b.w	8005274 <LCD_BKLT_init>
 8005228:	48000c00 	.word	0x48000c00

0800522c <LCD_uGUI_init>:

// ------------ Inicializacija uGUI za delo z naim zaslonom -------------------

// Inicializacija uGUI knjinice za delo z naim LCD zaslonom.
void LCD_uGUI_init(void)
{
 800522c:	b510      	push	{r4, lr}
	// Inicializacija uGUI knjinice: registracija funkcije za izris enega piksla na zaslon,
	// specifikacija resolucije zaslona.
	UG_Init(&gui, UserPixelSetFunction, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT));
 800522e:	2000      	movs	r0, #0
 8005230:	f000 f94a 	bl	80054c8 <ILI9341_GetParam>
 8005234:	4604      	mov	r4, r0
 8005236:	2001      	movs	r0, #1
 8005238:	f000 f946 	bl	80054c8 <ILI9341_GetParam>
 800523c:	4622      	mov	r2, r4
 800523e:	4603      	mov	r3, r0
 8005240:	4907      	ldr	r1, [pc, #28]	@ (8005260 <LCD_uGUI_init+0x34>)
 8005242:	4808      	ldr	r0, [pc, #32]	@ (8005264 <LCD_uGUI_init+0x38>)
 8005244:	f000 f9a2 	bl	800558c <UG_Init>

	// Nastavitev "default" fontov in barv za besedilo in ozadje.
	UG_FontSelect(&FONT_8X12);
 8005248:	4807      	ldr	r0, [pc, #28]	@ (8005268 <LCD_uGUI_init+0x3c>)
 800524a:	f000 f9d3 	bl	80055f4 <UG_FontSelect>
	UG_SetForecolor(C_WHITE);
 800524e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8005252:	f000 f9e1 	bl	8005618 <UG_SetForecolor>
	UG_SetBackcolor(C_BLACK);

	// Registracija funkcij za izris pravokotnika.
	//UG_DriverRegister(DRIVER_FILL_FRAME, (void *)_HW_FillFrame_);
	//UG_DriverEnable(DRIVER_FILL_FRAME);
}
 8005256:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	UG_SetBackcolor(C_BLACK);
 800525a:	2000      	movs	r0, #0
 800525c:	f000 b9e2 	b.w	8005624 <UG_SetBackcolor>
 8005260:	080051a5 	.word	0x080051a5
 8005264:	20000b28 	.word	0x20000b28
 8005268:	08051d3c 	.word	0x08051d3c

0800526c <LL_TIM_OC_SetCompareCH1>:
  WRITE_REG(TIMx->CCR1, CompareValue);
 800526c:	6341      	str	r1, [r0, #52]	@ 0x34
}
 800526e:	4770      	bx	lr

08005270 <LL_TIM_OC_GetCompareCH1>:
  return (uint32_t)(READ_REG(TIMx->CCR1));
 8005270:	6b40      	ldr	r0, [r0, #52]	@ 0x34
}
 8005272:	4770      	bx	lr

08005274 <LCD_BKLT_init>:
LCD_BKLT_handle_t  LCD_backlight;

// -------------- Public function implementations --------------
void LCD_BKLT_init(void)
{
	LCD_backlight.timer = TIM4 ;
 8005274:	4b0a      	ldr	r3, [pc, #40]	@ (80052a0 <LCD_BKLT_init+0x2c>)
 8005276:	4a0b      	ldr	r2, [pc, #44]	@ (80052a4 <LCD_BKLT_init+0x30>)
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8005278:	6819      	ldr	r1, [r3, #0]
{
 800527a:	b430      	push	{r4, r5}
	LCD_backlight.timer_channel = LL_TIM_CHANNEL_CH1 ;		

	LCD_backlight.SetCompare = LL_TIM_OC_SetCompareCH1;
	LCD_backlight.GetCompare = LL_TIM_OC_GetCompareCH1;

	LCD_backlight.default_brightness = 50;		
 800527c:	2032      	movs	r0, #50	@ 0x32
 800527e:	f041 0101 	orr.w	r1, r1, #1
	LCD_backlight.timer = TIM4 ;
 8005282:	6013      	str	r3, [r2, #0]
 8005284:	6019      	str	r1, [r3, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8005286:	6358      	str	r0, [r3, #52]	@ 0x34
  SET_BIT(TIMx->CCER, Channels);
 8005288:	6a19      	ldr	r1, [r3, #32]
	LCD_backlight.SetCompare = LL_TIM_OC_SetCompareCH1;
 800528a:	4c07      	ldr	r4, [pc, #28]	@ (80052a8 <LCD_BKLT_init+0x34>)
 800528c:	6094      	str	r4, [r2, #8]
	LCD_backlight.timer_channel = LL_TIM_CHANNEL_CH1 ;		
 800528e:	2501      	movs	r5, #1
	LCD_backlight.GetCompare = LL_TIM_OC_GetCompareCH1;
 8005290:	4c06      	ldr	r4, [pc, #24]	@ (80052ac <LCD_BKLT_init+0x38>)
	LCD_backlight.default_brightness = 50;		
 8005292:	7410      	strb	r0, [r2, #16]
 8005294:	4329      	orrs	r1, r5
	LCD_backlight.timer_channel = LL_TIM_CHANNEL_CH1 ;		
 8005296:	6055      	str	r5, [r2, #4]
	LCD_backlight.GetCompare = LL_TIM_OC_GetCompareCH1;
 8005298:	60d4      	str	r4, [r2, #12]
	LL_TIM_EnableCounter (TIM4);

	LCD_BKLT_set_brightness( LCD_backlight.default_brightness);

    LL_TIM_CC_EnableChannel ( TIM4, LL_TIM_CHANNEL_CH1);
}
 800529a:	bc30      	pop	{r4, r5}
 800529c:	6219      	str	r1, [r3, #32]
 800529e:	4770      	bx	lr
 80052a0:	40000800 	.word	0x40000800
 80052a4:	20000bb4 	.word	0x20000bb4
 80052a8:	0800526d 	.word	0x0800526d
 80052ac:	08005271 	.word	0x08005271

080052b0 <ILI9341_SendData>:
 */
void ILI9341_SendData(LCD_IO_Data_t *data, uint32_t length)
{
	uint8_t increment = LCD_IO_DATA_WRITE_CYCLES;

	for (uint32_t i = 0; i < (length/increment); i += increment)
 80052b0:	b171      	cbz	r1, 80052d0 <ILI9341_SendData+0x20>
{
 80052b2:	b410      	push	{r4}
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 80052b4:	4c07      	ldr	r4, [pc, #28]	@ (80052d4 <ILI9341_SendData+0x24>)
 80052b6:	3802      	subs	r0, #2
	for (uint32_t i = 0; i < (length/increment); i += increment)
 80052b8:	2300      	movs	r3, #0
		FMC_BANK1_WriteData(data[i]);
 80052ba:	f830 2f02 	ldrh.w	r2, [r0, #2]!
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 80052be:	8022      	strh	r2, [r4, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80052c0:	f3bf 8f4f 	dsb	sy
	for (uint32_t i = 0; i < (length/increment); i += increment)
 80052c4:	3301      	adds	r3, #1
 80052c6:	4299      	cmp	r1, r3
 80052c8:	d1f7      	bne.n	80052ba <ILI9341_SendData+0xa>
}
 80052ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80052ce:	4770      	bx	lr
 80052d0:	4770      	bx	lr
 80052d2:	bf00      	nop
 80052d4:	60010000 	.word	0x60010000

080052d8 <ILI9341_SendRepeatedData>:
 */
void ILI9341_SendRepeatedData(LCD_IO_Data_t data, uint32_t num_copies)
{
	uint8_t increment = LCD_IO_DATA_WRITE_CYCLES;

	for (uint32_t i = 0; i < (num_copies/increment); i += increment)
 80052d8:	b139      	cbz	r1, 80052ea <ILI9341_SendRepeatedData+0x12>
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 80052da:	4a04      	ldr	r2, [pc, #16]	@ (80052ec <ILI9341_SendRepeatedData+0x14>)
	for (uint32_t i = 0; i < (num_copies/increment); i += increment)
 80052dc:	2300      	movs	r3, #0
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 80052de:	8010      	strh	r0, [r2, #0]
 80052e0:	f3bf 8f4f 	dsb	sy
	for (uint32_t i = 0; i < (num_copies/increment); i += increment)
 80052e4:	3301      	adds	r3, #1
 80052e6:	4299      	cmp	r1, r3
 80052e8:	d1f9      	bne.n	80052de <ILI9341_SendRepeatedData+0x6>
		FMC_BANK1_WriteData(data);
}
 80052ea:	4770      	bx	lr
 80052ec:	60010000 	.word	0x60010000

080052f0 <ILI9341_SetDisplayWindow>:
  * @param  Ypos   y koordinata izhodia
  * @param  Height viina okna
  * @param  Width  irina okna
  */
void ILI9341_SetDisplayWindow(uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height)
{
 80052f0:	b530      	push	{r4, r5, lr}

	/* Column addr set, 4 args, no delay: XSTART = Xpos, XEND = (Xpos + Width - 1) */
	command = ILI9341_CASET;
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
	parameter[1] = (ILI9341_Data_t)(Xpos & 0xFFU);
	parameter[2] = (ILI9341_Data_t)((Xpos + Width - 1U) >> 8U);
 80052f2:	3a01      	subs	r2, #1
 80052f4:	eb02 0c00 	add.w	ip, r2, r0
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 80052f8:	2400      	movs	r4, #0
	parameter[2] = (ILI9341_Data_t)((Xpos + Width - 1U) >> 8U);
 80052fa:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
	parameter[3] = (ILI9341_Data_t)((Xpos + Width - 1U) & 0xFFU);
 80052fe:	fa12 f280 	uxtah	r2, r2, r0
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 8005302:	4625      	mov	r5, r4
	parameter[3] = (ILI9341_Data_t)((Xpos + Width - 1U) & 0xFFU);
 8005304:	b2d2      	uxtb	r2, r2
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 8005306:	f36c 050f 	bfi	r5, ip, #0, #16
 800530a:	f362 451f 	bfi	r5, r2, #16, #16
 800530e:	0a02      	lsrs	r2, r0, #8
{
 8005310:	b083      	sub	sp, #12
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8005312:	f04f 4cc0 	mov.w	ip, #1610612736	@ 0x60000000
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 8005316:	f362 040f 	bfi	r4, r2, #0, #16
	parameter[1] = (ILI9341_Data_t)(Xpos & 0xFFU);
 800531a:	b2c0      	uxtb	r0, r0
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 800531c:	f360 441f 	bfi	r4, r0, #16, #16
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8005320:	222a      	movs	r2, #42	@ 0x2a
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 8005322:	9501      	str	r5, [sp, #4]
 8005324:	9400      	str	r4, [sp, #0]
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8005326:	f8ac 2000 	strh.w	r2, [ip]
 800532a:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 800532e:	4a25      	ldr	r2, [pc, #148]	@ (80053c4 <ILI9341_SetDisplayWindow+0xd4>)
		FMC_BANK1_WriteData(data[i]);
 8005330:	f8bd 0000 	ldrh.w	r0, [sp]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8005334:	8010      	strh	r0, [r2, #0]
 8005336:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 800533a:	f8bd 0002 	ldrh.w	r0, [sp, #2]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 800533e:	8010      	strh	r0, [r2, #0]
 8005340:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 8005344:	f8bd 0004 	ldrh.w	r0, [sp, #4]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8005348:	8010      	strh	r0, [r2, #0]
 800534a:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 800534e:	f8bd 0006 	ldrh.w	r0, [sp, #6]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8005352:	8010      	strh	r0, [r2, #0]
 8005354:	f3bf 8f4f 	dsb	sy

	/* Row addr set, 4 args, no delay: YSTART = Ypos, YEND = (Ypos + Height - 1) */
	command = ILI9341_RASET;
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
	parameter [1] = (ILI9341_Data_t)(Ypos & 0xFFU);
	parameter [2] = (ILI9341_Data_t)((Ypos + Height - 1U) >> 8U);
 8005358:	3b01      	subs	r3, #1
 800535a:	eb03 0e01 	add.w	lr, r3, r1
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
 800535e:	2000      	movs	r0, #0
	parameter [2] = (ILI9341_Data_t)((Ypos + Height - 1U) >> 8U);
 8005360:	ea4f 2e1e 	mov.w	lr, lr, lsr #8
	parameter [3] = (ILI9341_Data_t)((Ypos + Height - 1U) & 0xFFU);
 8005364:	fa13 f381 	uxtah	r3, r3, r1
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
 8005368:	4604      	mov	r4, r0
	parameter [3] = (ILI9341_Data_t)((Ypos + Height - 1U) & 0xFFU);
 800536a:	b2db      	uxtb	r3, r3
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
 800536c:	f36e 040f 	bfi	r4, lr, #0, #16
 8005370:	f363 441f 	bfi	r4, r3, #16, #16
 8005374:	9401      	str	r4, [sp, #4]
 8005376:	0a0c      	lsrs	r4, r1, #8
 8005378:	f364 000f 	bfi	r0, r4, #0, #16
	parameter [1] = (ILI9341_Data_t)(Ypos & 0xFFU);
 800537c:	b2c9      	uxtb	r1, r1
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 800537e:	232b      	movs	r3, #43	@ 0x2b
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
 8005380:	f361 401f 	bfi	r0, r1, #16, #16
 8005384:	9000      	str	r0, [sp, #0]
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8005386:	f8ac 3000 	strh.w	r3, [ip]
 800538a:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 800538e:	f8bd 3000 	ldrh.w	r3, [sp]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8005392:	8013      	strh	r3, [r2, #0]
 8005394:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 8005398:	f8bd 3002 	ldrh.w	r3, [sp, #2]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 800539c:	8013      	strh	r3, [r2, #0]
 800539e:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 80053a2:	f8bd 3004 	ldrh.w	r3, [sp, #4]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 80053a6:	8013      	strh	r3, [r2, #0]
 80053a8:	f3bf 8f4f 	dsb	sy
		FMC_BANK1_WriteData(data[i]);
 80053ac:	f8bd 3006 	ldrh.w	r3, [sp, #6]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 80053b0:	8013      	strh	r3, [r2, #0]
 80053b2:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 80053b6:	232c      	movs	r3, #44	@ 0x2c
 80053b8:	f8ac 3000 	strh.w	r3, [ip]
 80053bc:	f3bf 8f4f 	dsb	sy
	ILI9341_SendData(parameter, 4);

	// Zapusti nastavitev okna v nainu za vpis barve v GRAM
	command = ILI9341_GRAM;
	ILI9341_SetAddress(&command);
}
 80053c0:	b003      	add	sp, #12
 80053c2:	bd30      	pop	{r4, r5, pc}
 80053c4:	60010000 	.word	0x60010000

080053c8 <ILI9341_Init>:
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 80053c8:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
	ILI9341_Data_t parameter = (ILI9341_Data_t)orientations[orientation];
 80053cc:	4a35      	ldr	r2, [pc, #212]	@ (80054a4 <ILI9341_Init+0xdc>)
  * @param  color_space elen barvni prostor (ILI9341_COLORSPACE_RBG{565,666})
  * @param  orientation orientacija zaslona
  * @internal
  */
void ILI9341_Init(uint32_t color_space, uint32_t orientation)
{
 80053ce:	b570      	push	{r4, r5, r6, lr}
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 80053d0:	2436      	movs	r4, #54	@ 0x36
	ILI9341_Data_t parameter = (ILI9341_Data_t)orientations[orientation];
 80053d2:	f832 2021 	ldrh.w	r2, [r2, r1, lsl #2]
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 80053d6:	801c      	strh	r4, [r3, #0]
{
 80053d8:	4606      	mov	r6, r0
 80053da:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 80053de:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80053e2:	801a      	strh	r2, [r3, #0]
 80053e4:	f3bf 8f4f 	dsb	sy
	switch (orientation) {
 80053e8:	2900      	cmp	r1, #0
 80053ea:	d054      	beq.n	8005496 <ILI9341_Init+0xce>
 80053ec:	2903      	cmp	r1, #3
 80053ee:	d052      	beq.n	8005496 <ILI9341_Init+0xce>
 80053f0:	24f0      	movs	r4, #240	@ 0xf0
 80053f2:	f44f 75a0 	mov.w	r5, #320	@ 0x140
 80053f6:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80053fa:	22f0      	movs	r2, #240	@ 0xf0
		LCD.width  = ILI9341_HEIGHT;
 80053fc:	482a      	ldr	r0, [pc, #168]	@ (80054a8 <ILI9341_Init+0xe0>)
	LCD.orientation = orientation;
 80053fe:	6081      	str	r1, [r0, #8]
	ILI9341_Data_t command;
	ILI9341_Data_t parameter[5];

	ILI9341_SetOrientation(orientation);
	ILI9341_SetDisplayWindow(0U, 0U, LCD.width, LCD.height);
 8005400:	2100      	movs	r1, #0
		LCD.width  = ILI9341_HEIGHT;
 8005402:	e9c0 4500 	strd	r4, r5, [r0]
	ILI9341_SetDisplayWindow(0U, 0U, LCD.width, LCD.height);
 8005406:	4608      	mov	r0, r1
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8005408:	f04f 45c0 	mov.w	r5, #1610612736	@ 0x60000000
	ILI9341_SetDisplayWindow(0U, 0U, LCD.width, LCD.height);
 800540c:	f7ff ff70 	bl	80052f0 <ILI9341_SetDisplayWindow>
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8005410:	2311      	movs	r3, #17
 8005412:	802b      	strh	r3, [r5, #0]
 8005414:	f3bf 8f4f 	dsb	sy

	// Sleep out
	command = ILI9341_SLEEP_OUT;
	ILI9341_SetAddress(&command);
	HAL_Delay(200);
 8005418:	20c8      	movs	r0, #200	@ 0xc8
 800541a:	f7fc fe67 	bl	80020ec <HAL_Delay>
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 800541e:	2313      	movs	r3, #19
 8005420:	802b      	strh	r3, [r5, #0]
 8005422:	f3bf 8f4f 	dsb	sy

	// Display Normal mode
	command = ILI9341_NORMAL_MODE_ON;
	ILI9341_SetAddress(&command);
	HAL_Delay(100);
 8005426:	2064      	movs	r0, #100	@ 0x64
 8005428:	f7fc fe60 	bl	80020ec <HAL_Delay>
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 800542c:	233a      	movs	r3, #58	@ 0x3a
 800542e:	802b      	strh	r3, [r5, #0]
 8005430:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8005434:	4c1d      	ldr	r4, [pc, #116]	@ (80054ac <ILI9341_Init+0xe4>)

	// Pixel Format
	command = ILI9341_PIXEL_FORMAT;
	parameter[0] = color_space;
 8005436:	8026      	strh	r6, [r4, #0]
 8005438:	f3bf 8f4f 	dsb	sy
	ILI9341_SetAddress(&command);
	ILI9341_SendData(parameter, 1);
	HAL_Delay(100);
 800543c:	2064      	movs	r0, #100	@ 0x64
 800543e:	f7fc fe55 	bl	80020ec <HAL_Delay>
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8005442:	23f6      	movs	r3, #246	@ 0xf6
 8005444:	802b      	strh	r3, [r5, #0]
 8005446:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 800544a:	2349      	movs	r3, #73	@ 0x49
 800544c:	8023      	strh	r3, [r4, #0]
 800544e:	f3bf 8f4f 	dsb	sy
 8005452:	2600      	movs	r6, #0
 8005454:	8026      	strh	r6, [r4, #0]
 8005456:	f3bf 8f4f 	dsb	sy
 800545a:	2320      	movs	r3, #32
 800545c:	8023      	strh	r3, [r4, #0]
 800545e:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8005462:	2335      	movs	r3, #53	@ 0x35
 8005464:	802b      	strh	r3, [r5, #0]
 8005466:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 800546a:	2301      	movs	r3, #1
 800546c:	8023      	strh	r3, [r4, #0]
 800546e:	f3bf 8f4f 	dsb	sy
	// Enable TE
	command = ILI9341_TEON;
	parameter[0] = 1; /* VSYNC + HSYNC */
	ILI9341_SetAddress(&command);
	ILI9341_SendData(parameter, 1);
	HAL_Delay(100);
 8005472:	2064      	movs	r0, #100	@ 0x64
 8005474:	f7fc fe3a 	bl	80020ec <HAL_Delay>
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 8005478:	2344      	movs	r3, #68	@ 0x44
 800547a:	802b      	strh	r3, [r5, #0]
 800547c:	f3bf 8f4f 	dsb	sy
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 8005480:	8026      	strh	r6, [r4, #0]
 8005482:	f3bf 8f4f 	dsb	sy
 8005486:	8026      	strh	r6, [r4, #0]
 8005488:	f3bf 8f4f 	dsb	sy
	command = ILI9341_SET_TEAR_SCANLINE;
	parameter[0] = 0;
	parameter[1] = 0;
	ILI9341_SetAddress(&command);
	ILI9341_SendData(parameter, 2);
	HAL_Delay(100);
 800548c:	2064      	movs	r0, #100	@ 0x64
}
 800548e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_Delay(100);
 8005492:	f7fc be2b 	b.w	80020ec <HAL_Delay>
	switch (orientation) {
 8005496:	f44f 74a0 	mov.w	r4, #320	@ 0x140
 800549a:	25f0      	movs	r5, #240	@ 0xf0
 800549c:	23f0      	movs	r3, #240	@ 0xf0
 800549e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80054a2:	e7ab      	b.n	80053fc <ILI9341_Init+0x34>
 80054a4:	08051d2c 	.word	0x08051d2c
 80054a8:	20000bc8 	.word	0x20000bc8
 80054ac:	60010000 	.word	0x60010000

080054b0 <ILI9341_WaitTransfer>:
//! @brief Poakaj na prenos podatka FSMC->Ili9341. Mone dodelave.
void ILI9341_WaitTransfer()
{
	// AddresSetupTime + 1 + DataSetupTime + 1. Glej `fmc.c'.
	// naeloma 6 + 1 + 5 + 1 ms (13 ms), vendar ni zadosti
	HAL_Delay(50);
 80054b0:	2032      	movs	r0, #50	@ 0x32
 80054b2:	f7fc be1b 	b.w	80020ec <HAL_Delay>
 80054b6:	bf00      	nop

080054b8 <ILI9341_DisplayOn>:
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 80054b8:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
 80054bc:	2229      	movs	r2, #41	@ 0x29
 80054be:	801a      	strh	r2, [r3, #0]
 80054c0:	f3bf 8f4f 	dsb	sy
//! @brief Strojno omogoi zaslon
void ILI9341_DisplayOn()
{
	ILI9341_Data_t command = ILI9341_DISPLAY_ON;
	ILI9341_SetAddress(&command);
}
 80054c4:	4770      	bx	lr
 80054c6:	bf00      	nop

080054c8 <ILI9341_GetParam>:
 */
uint32_t ILI9341_GetParam(LCD_Param_t param)
{
	uint32_t value = 0;

	switch (param) {
 80054c8:	2803      	cmp	r0, #3
 80054ca:	d80f      	bhi.n	80054ec <ILI9341_GetParam+0x24>
 80054cc:	e8df f000 	tbb	[pc, r0]
 80054d0:	0b020508 	.word	0x0b020508
 80054d4:	f44f 3096 	mov.w	r0, #76800	@ 0x12c00
	default:
		break;
	}

	return value;
}
 80054d8:	4770      	bx	lr
		value = LCD.height;
 80054da:	4b05      	ldr	r3, [pc, #20]	@ (80054f0 <ILI9341_GetParam+0x28>)
 80054dc:	6858      	ldr	r0, [r3, #4]
		break;
 80054de:	4770      	bx	lr
		value = LCD.width;
 80054e0:	4b03      	ldr	r3, [pc, #12]	@ (80054f0 <ILI9341_GetParam+0x28>)
 80054e2:	6818      	ldr	r0, [r3, #0]
		break;
 80054e4:	4770      	bx	lr
		value = LCD.orientation;
 80054e6:	4b02      	ldr	r3, [pc, #8]	@ (80054f0 <ILI9341_GetParam+0x28>)
 80054e8:	6898      	ldr	r0, [r3, #8]
		break;
 80054ea:	4770      	bx	lr
	uint32_t value = 0;
 80054ec:	2000      	movs	r0, #0
 80054ee:	4770      	bx	lr
 80054f0:	20000bc8 	.word	0x20000bc8

080054f4 <PSERV_init>:
periodic_services_handle_t periodic_services;


void PSERV_init(void)
{
	periodic_services.TIM = TIM6;
 80054f4:	4b03      	ldr	r3, [pc, #12]	@ (8005504 <PSERV_init+0x10>)
 80054f6:	4a04      	ldr	r2, [pc, #16]	@ (8005508 <PSERV_init+0x14>)
 80054f8:	6013      	str	r3, [r2, #0]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80054fa:	681a      	ldr	r2, [r3, #0]
 80054fc:	f042 0201 	orr.w	r2, r2, #1
 8005500:	601a      	str	r2, [r3, #0]
	LL_TIM_EnableCounter(periodic_services.TIM);
}
 8005502:	4770      	bx	lr
 8005504:	40001000 	.word	0x40001000
 8005508:	20000bd4 	.word	0x20000bd4

0800550c <PSERV_enable>:

void PSERV_enable(void)
{
	LL_TIM_EnableIT_UPDATE(periodic_services.TIM);
 800550c:	4b03      	ldr	r3, [pc, #12]	@ (800551c <PSERV_enable+0x10>)
 800550e:	681a      	ldr	r2, [r3, #0]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8005510:	68d3      	ldr	r3, [r2, #12]
 8005512:	f043 0301 	orr.w	r3, r3, #1
 8005516:	60d3      	str	r3, [r2, #12]
}
 8005518:	4770      	bx	lr
 800551a:	bf00      	nop
 800551c:	20000bd4 	.word	0x20000bd4

08005520 <PSERV_run_services_Callback>:
	LL_TIM_DisableIT_UPDATE(periodic_services.TIM);
}

void PSERV_run_services_Callback(void)
{
	KBD_scan();
 8005520:	f7ff bdfc 	b.w	800511c <KBD_scan>

08005524 <TIMUT_stopwatch_set_time_mark>:
#include "stm32g4xx_hal.h"		
#include "LED.h"				

// ------------- Public function implementations --------------
void TIMUT_stopwatch_set_time_mark(stopwatch_handle_t *stopwatch)
{
 8005524:	b510      	push	{r4, lr}
 8005526:	4604      	mov	r4, r0
	stopwatch->time_mark = HAL_GetTick() ;
 8005528:	f7fc fdda 	bl	80020e0 <HAL_GetTick>
 800552c:	6020      	str	r0, [r4, #0]
}
 800552e:	bd10      	pop	{r4, pc}

08005530 <TIMUT_stopwatch_has_X_ms_passed>:
{
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark ;
}

uint8_t TIMUT_stopwatch_has_X_ms_passed(stopwatch_handle_t *stopwatch, uint32_t x)
{
 8005530:	b538      	push	{r3, r4, r5, lr}
 8005532:	4604      	mov	r4, r0
 8005534:	460d      	mov	r5, r1
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark ;
 8005536:	f7fc fdd3 	bl	80020e0 <HAL_GetTick>
 800553a:	6823      	ldr	r3, [r4, #0]
 800553c:	1ac0      	subs	r0, r0, r3
	}
	else
	{
		return 0;	
	}
}
 800553e:	4285      	cmp	r5, r0
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark ;
 8005540:	6060      	str	r0, [r4, #4]
}
 8005542:	bf2c      	ite	cs
 8005544:	2000      	movcs	r0, #0
 8005546:	2001      	movcc	r0, #1
 8005548:	bd38      	pop	{r3, r4, r5, pc}
 800554a:	bf00      	nop

0800554c <TIMUT_stopwatch_has_another_X_ms_passed>:

uint8_t TIMUT_stopwatch_has_another_X_ms_passed(stopwatch_handle_t *stopwatch, uint32_t x)
{
 800554c:	b538      	push	{r3, r4, r5, lr}
 800554e:	4605      	mov	r5, r0
 8005550:	460c      	mov	r4, r1
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark ;
 8005552:	f7fc fdc5 	bl	80020e0 <HAL_GetTick>
 8005556:	682a      	ldr	r2, [r5, #0]
 8005558:	1a80      	subs	r0, r0, r2
	if ( x < stopwatch->elapsed_time )
 800555a:	4284      	cmp	r4, r0
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark ;
 800555c:	6068      	str	r0, [r5, #4]
	if ( x < stopwatch->elapsed_time )
 800555e:	d206      	bcs.n	800556e <TIMUT_stopwatch_has_another_X_ms_passed+0x22>
	if ( TIMUT_stopwatch_has_X_ms_passed(stopwatch, x) )
	{
		if (stopwatch->elapsed_time > 2*x )
 8005560:	ebb0 0f44 	cmp.w	r0, r4, lsl #1
 8005564:	d805      	bhi.n	8005572 <TIMUT_stopwatch_has_another_X_ms_passed+0x26>
			TIMUT_stopwatch_set_time_mark(stopwatch);
			return 1;
		}
		else
		{
			stopwatch->time_mark += x;
 8005566:	4414      	add	r4, r2
 8005568:	602c      	str	r4, [r5, #0]
			return 1;
 800556a:	2001      	movs	r0, #1

	else
	{
		return 0;
	}
}
 800556c:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
 800556e:	2000      	movs	r0, #0
}
 8005570:	bd38      	pop	{r3, r4, r5, pc}
	stopwatch->time_mark = HAL_GetTick() ;
 8005572:	f7fc fdb5 	bl	80020e0 <HAL_GetTick>
 8005576:	4604      	mov	r4, r0
			return 1;
 8005578:	e7f6      	b.n	8005568 <TIMUT_stopwatch_has_another_X_ms_passed+0x1c>
 800557a:	bf00      	nop

0800557c <TIMUT_get_stopwatch_elapsed_time>:
		}
	}
}

uint32_t TIMUT_get_stopwatch_elapsed_time(stopwatch_handle_t *stopwatch)
{   
 800557c:	b510      	push	{r4, lr}
 800557e:	4604      	mov	r4, r0
	stopwatch->elapsed_time = HAL_GetTick() - stopwatch->time_mark ;
 8005580:	f7fc fdae 	bl	80020e0 <HAL_GetTick>
 8005584:	6823      	ldr	r3, [r4, #0]
 8005586:	1ac0      	subs	r0, r0, r3
 8005588:	6060      	str	r0, [r4, #4]
	TIMUT_stopwatch_update(stopwatch);
	return stopwatch->elapsed_time;
}
 800558a:	bd10      	pop	{r4, pc}

0800558c <UG_Init>:
#endif



UG_S16 UG_Init( UG_GUI* g, void (*p)(UG_S16,UG_S16,UG_COLOR), UG_S16 x, UG_S16 y )
{
 800558c:	b430      	push	{r4, r5}
   UG_U8 i;

   g->pset = (void(*)(UG_S16,UG_S16,UG_COLOR))p;
   g->x_dim = x;
 800558e:	e9c0 1200 	strd	r1, r2, [r0]
   g->y_dim = y;
   g->console.x_start = 4;
 8005592:	2404      	movs	r4, #4
   g->console.y_start = 4;
   g->console.x_end = g->x_dim - g->console.x_start-1;
 8005594:	3a05      	subs	r2, #5
   g->y_dim = y;
 8005596:	6083      	str	r3, [r0, #8]
   g->console.y_end = g->y_dim - g->console.x_start-1;
 8005598:	3b05      	subs	r3, #5
   g->console.x_pos = g->console.x_end;
   g->console.y_pos = g->console.y_end;
   g->char_h_space = 1;
   g->char_v_space = 1;
   g->font.p = NULL;
 800559a:	2100      	movs	r1, #0
   g->console.x_end = g->x_dim - g->console.x_start-1;
 800559c:	e9c0 230d 	strd	r2, r3, [r0, #52]	@ 0x34
   g->console.y_start = 4;
 80055a0:	e9c0 440b 	strd	r4, r4, [r0, #44]	@ 0x2c
   g->console.x_pos = g->console.x_end;
 80055a4:	6242      	str	r2, [r0, #36]	@ 0x24
   g->char_h_space = 1;
 80055a6:	f240 1401 	movw	r4, #257	@ 0x101
   {
      g->driver[i].driver = NULL;
      g->driver[i].state = 0;
   }

   gui = g;
 80055aa:	4a11      	ldr	r2, [pc, #68]	@ (80055f0 <UG_Init+0x64>)
   g->console.y_pos = g->console.y_end;
 80055ac:	6283      	str	r3, [r0, #40]	@ 0x28
   g->desktop_color = 0x5C5D;
 80055ae:	f645 455d 	movw	r5, #23645	@ 0x5c5d
   g->char_h_space = 1;
 80055b2:	f8a0 4060 	strh.w	r4, [r0, #96]	@ 0x60
      g->driver[i].state = 0;
 80055b6:	f880 1078 	strb.w	r1, [r0, #120]	@ 0x78
 80055ba:	f880 1080 	strb.w	r1, [r0, #128]	@ 0x80
 80055be:	f880 1088 	strb.w	r1, [r0, #136]	@ 0x88
   g->fore_color = C_WHITE;
 80055c2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
   g->desktop_color = 0x5C5D;
 80055c6:	66c5      	str	r5, [r0, #108]	@ 0x6c
   g->font.char_width = 0;
 80055c8:	e9c0 1113 	strd	r1, r1, [r0, #76]	@ 0x4c
   g->font.end_char = 0;
 80055cc:	e9c0 1115 	strd	r1, r1, [r0, #84]	@ 0x54
   g->back_color = C_BLACK;
 80055d0:	e9c0 3119 	strd	r3, r1, [r0, #100]	@ 0x64
   g->active_window = NULL;
 80055d4:	e9c0 1106 	strd	r1, r1, [r0, #24]
   gui = g;
 80055d8:	6010      	str	r0, [r2, #0]
   g->font.p = NULL;
 80055da:	6441      	str	r1, [r0, #68]	@ 0x44
   g->font.widths = NULL;
 80055dc:	65c1      	str	r1, [r0, #92]	@ 0x5c
   g->last_window = NULL;
 80055de:	6201      	str	r1, [r0, #32]
      g->driver[i].driver = NULL;
 80055e0:	6741      	str	r1, [r0, #116]	@ 0x74
 80055e2:	67c1      	str	r1, [r0, #124]	@ 0x7c
 80055e4:	f8c0 1084 	str.w	r1, [r0, #132]	@ 0x84
   return 1;
}
 80055e8:	bc30      	pop	{r4, r5}
 80055ea:	2001      	movs	r0, #1
 80055ec:	4770      	bx	lr
 80055ee:	bf00      	nop
 80055f0:	20000bd8 	.word	0x20000bd8

080055f4 <UG_FontSelect>:
   return 1;
}

void UG_FontSelect( const UG_FONT* font )
{
   gui->font = *font;
 80055f4:	4b07      	ldr	r3, [pc, #28]	@ (8005614 <UG_FontSelect+0x20>)
 80055f6:	681b      	ldr	r3, [r3, #0]
{
 80055f8:	b500      	push	{lr}
   gui->font = *font;
 80055fa:	4686      	mov	lr, r0
 80055fc:	f103 0c44 	add.w	ip, r3, #68	@ 0x44
 8005600:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8005604:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8005608:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 800560c:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
}
 8005610:	f85d fb04 	ldr.w	pc, [sp], #4
 8005614:	20000bd8 	.word	0x20000bd8

08005618 <UG_SetForecolor>:
   gui->console.back_color = c;
}

void UG_SetForecolor( UG_COLOR c )
{
   gui->fore_color = c;
 8005618:	4b01      	ldr	r3, [pc, #4]	@ (8005620 <UG_SetForecolor+0x8>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	6658      	str	r0, [r3, #100]	@ 0x64
}
 800561e:	4770      	bx	lr
 8005620:	20000bd8 	.word	0x20000bd8

08005624 <UG_SetBackcolor>:

void UG_SetBackcolor( UG_COLOR c )
{
   gui->back_color = c;
 8005624:	4b01      	ldr	r3, [pc, #4]	@ (800562c <UG_SetBackcolor+0x8>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	6698      	str	r0, [r3, #104]	@ 0x68
}
 800562a:	4770      	bx	lr
 800562c:	20000bd8 	.word	0x20000bd8

08005630 <_UG_PutChar>:

/* -------------------------------------------------------------------------------- */
/* -- INTERNAL FUNCTIONS                                                         -- */
/* -------------------------------------------------------------------------------- */
void _UG_PutChar( char chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc, const UG_FONT* font)
{
 8005630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005634:	b08b      	sub	sp, #44	@ 0x2c
   UG_COLOR color;
   void(*push_pixel)(UG_COLOR);

   bt = (UG_U8)chr;

   switch ( bt )
 8005636:	28fc      	cmp	r0, #252	@ 0xfc
{
 8005638:	468c      	mov	ip, r1
 800563a:	f8dd a054 	ldr.w	sl, [sp, #84]	@ 0x54
 800563e:	4611      	mov	r1, r2
 8005640:	461f      	mov	r7, r3
   switch ( bt )
 8005642:	f200 80b0 	bhi.w	80057a6 <_UG_PutChar+0x176>
 8005646:	28d5      	cmp	r0, #213	@ 0xd5
 8005648:	d92d      	bls.n	80056a6 <_UG_PutChar+0x76>
 800564a:	f1a0 03d6 	sub.w	r3, r0, #214	@ 0xd6
 800564e:	2b26      	cmp	r3, #38	@ 0x26
 8005650:	f200 80a9 	bhi.w	80057a6 <_UG_PutChar+0x176>
 8005654:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005658:	00a701d1 	.word	0x00a701d1
 800565c:	00a700a7 	.word	0x00a700a7
 8005660:	00a700a7 	.word	0x00a700a7
 8005664:	00a700fe 	.word	0x00a700fe
 8005668:	00a700a7 	.word	0x00a700a7
 800566c:	00a700a7 	.word	0x00a700a7
 8005670:	00a700a7 	.word	0x00a700a7
 8005674:	00a70100 	.word	0x00a70100
 8005678:	00a700a7 	.word	0x00a700a7
 800567c:	00a700a7 	.word	0x00a700a7
 8005680:	00a700a7 	.word	0x00a700a7
 8005684:	00a700a7 	.word	0x00a700a7
 8005688:	00a700a7 	.word	0x00a700a7
 800568c:	00a700a7 	.word	0x00a700a7
 8005690:	00a700a7 	.word	0x00a700a7
 8005694:	00a700a7 	.word	0x00a700a7
 8005698:	00a701d3 	.word	0x00a701d3
 800569c:	00a700a7 	.word	0x00a700a7
 80056a0:	00a700a7 	.word	0x00a700a7
 80056a4:	00fc      	.short	0x00fc
 80056a6:	28b5      	cmp	r0, #181	@ 0xb5
 80056a8:	d07f      	beq.n	80057aa <_UG_PutChar+0x17a>
 80056aa:	28c4      	cmp	r0, #196	@ 0xc4
 80056ac:	bf08      	it	eq
 80056ae:	248e      	moveq	r4, #142	@ 0x8e
 80056b0:	d175      	bne.n	800579e <_UG_PutChar+0x16e>
      case 0xC4: bt = 0x8E; break; // 
      case 0xB5: bt = 0xE6; break; // 
      case 0xB0: bt = 0xF8; break; // 
   }

   if (bt < font->start_char || bt > font->end_char) return;
 80056b2:	f8da e010 	ldr.w	lr, [sl, #16]
 80056b6:	45a6      	cmp	lr, r4
 80056b8:	d86e      	bhi.n	8005798 <_UG_PutChar+0x168>
 80056ba:	f8da 3014 	ldr.w	r3, [sl, #20]
 80056be:	42a3      	cmp	r3, r4
 80056c0:	d36a      	bcc.n	8005798 <_UG_PutChar+0x168>
   
   yo = y;
   bn = font->char_width;
 80056c2:	f8da 3008 	ldr.w	r3, [sl, #8]
   if ( !bn ) return;
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d066      	beq.n	8005798 <_UG_PutChar+0x168>
   bn >>= 3;
 80056ca:	08da      	lsrs	r2, r3, #3
   if ( font->char_width % 8 ) bn++;
 80056cc:	0758      	lsls	r0, r3, #29
   bn >>= 3;
 80056ce:	9202      	str	r2, [sp, #8]
   if ( font->char_width % 8 ) bn++;
 80056d0:	bf1c      	itt	ne
 80056d2:	3201      	addne	r2, #1
 80056d4:	9202      	strne	r2, [sp, #8]
   actual_char_width = (font->widths ? font->widths[bt - font->start_char] : font->char_width);
 80056d6:	f8da 2018 	ldr.w	r2, [sl, #24]
 80056da:	2a00      	cmp	r2, #0
 80056dc:	f000 80c0 	beq.w	8005860 <_UG_PutChar+0x230>
 80056e0:	eba4 000e 	sub.w	r0, r4, lr
 80056e4:	5c12      	ldrb	r2, [r2, r0]
 80056e6:	9203      	str	r2, [sp, #12]

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED )
 80056e8:	f8df b318 	ldr.w	fp, [pc, #792]	@ 8005a04 <_UG_PutChar+0x3d4>
 80056ec:	f8db 0000 	ldr.w	r0, [fp]
 80056f0:	f890 2088 	ldrb.w	r2, [r0, #136]	@ 0x88
 80056f4:	f012 0202 	ands.w	r2, r2, #2
 80056f8:	d159      	bne.n	80057ae <_UG_PutChar+0x17e>
	  }
   }
   else
   {
	   /*Not accelerated output*/
	   if (font->font_type == FONT_TYPE_1BPP)
 80056fa:	f89a 6004 	ldrb.w	r6, [sl, #4]
   yo = y;
 80056fe:	4689      	mov	r9, r1
	   if (font->font_type == FONT_TYPE_1BPP)
 8005700:	2e00      	cmp	r6, #0
 8005702:	f040 80af 	bne.w	8005864 <_UG_PutChar+0x234>
	   {
         index = (bt - font->start_char)* font->char_height * bn;
 8005706:	f8da 300c 	ldr.w	r3, [sl, #12]
 800570a:	eba4 0e0e 	sub.w	lr, r4, lr
 800570e:	fb03 fe0e 	mul.w	lr, r3, lr
         for( j=0;j<font->char_height;j++ )
 8005712:	2b00      	cmp	r3, #0
 8005714:	d040      	beq.n	8005798 <_UG_PutChar+0x168>
 8005716:	9b02      	ldr	r3, [sp, #8]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d03d      	beq.n	8005798 <_UG_PutChar+0x168>
 800571c:	4650      	mov	r0, sl
 800571e:	46ca      	mov	sl, r9
 8005720:	f8dd 9050 	ldr.w	r9, [sp, #80]	@ 0x50
 8005724:	f8cd c014 	str.w	ip, [sp, #20]
 8005728:	fb0e 3103 	mla	r1, lr, r3, r3
 800572c:	4635      	mov	r5, r6
 800572e:	46b6      	mov	lr, r6
 8005730:	9b02      	ldr	r3, [sp, #8]
 8005732:	9e03      	ldr	r6, [sp, #12]
         {
           xo = x;
 8005734:	9c05      	ldr	r4, [sp, #20]
 8005736:	9504      	str	r5, [sp, #16]
 8005738:	1aca      	subs	r2, r1, r3
 800573a:	9101      	str	r1, [sp, #4]
           c=actual_char_width;
           for( i=0;i<bn;i++ )
           {
             b = font->p[index++];
 800573c:	6801      	ldr	r1, [r0, #0]
 800573e:	5c8d      	ldrb	r5, [r1, r2]
 8005740:	3201      	adds	r2, #1
             for( k=0;(k<8) && c;k++ )
 8005742:	b1e6      	cbz	r6, 800577e <_UG_PutChar+0x14e>
 8005744:	f104 0808 	add.w	r8, r4, #8
 8005748:	9200      	str	r2, [sp, #0]
 800574a:	9015      	str	r0, [sp, #84]	@ 0x54
 800574c:	e000      	b.n	8005750 <_UG_PutChar+0x120>
 800574e:	b1a6      	cbz	r6, 800577a <_UG_PutChar+0x14a>
             {
               if( b & 0x01 )
               {
                  gui->pset(xo,yo,fc);
 8005750:	f8db 3000 	ldr.w	r3, [fp]
               if( b & 0x01 )
 8005754:	f015 0f01 	tst.w	r5, #1
                  gui->pset(xo,yo,fc);
 8005758:	4620      	mov	r0, r4
 800575a:	463a      	mov	r2, r7
               }
               else
               {
                  gui->pset(xo,yo,bc);
 800575c:	bf08      	it	eq
 800575e:	4620      	moveq	r0, r4
                  gui->pset(xo,yo,fc);
 8005760:	4651      	mov	r1, sl
                  gui->pset(xo,yo,bc);
 8005762:	bf04      	itt	eq
 8005764:	464a      	moveq	r2, r9
 8005766:	4651      	moveq	r1, sl
                  gui->pset(xo,yo,fc);
 8005768:	681b      	ldr	r3, [r3, #0]
               }
               b >>= 1;
               xo++;
 800576a:	3401      	adds	r4, #1
                  gui->pset(xo,yo,bc);
 800576c:	4798      	blx	r3
             for( k=0;(k<8) && c;k++ )
 800576e:	4544      	cmp	r4, r8
               c--;
 8005770:	f106 36ff 	add.w	r6, r6, #4294967295
               b >>= 1;
 8005774:	ea4f 0555 	mov.w	r5, r5, lsr #1
             for( k=0;(k<8) && c;k++ )
 8005778:	d1e9      	bne.n	800574e <_UG_PutChar+0x11e>
 800577a:	9a00      	ldr	r2, [sp, #0]
 800577c:	9815      	ldr	r0, [sp, #84]	@ 0x54
           for( i=0;i<bn;i++ )
 800577e:	9b01      	ldr	r3, [sp, #4]
 8005780:	429a      	cmp	r2, r3
 8005782:	d1db      	bne.n	800573c <_UG_PutChar+0x10c>
         for( j=0;j<font->char_height;j++ )
 8005784:	4619      	mov	r1, r3
 8005786:	9b02      	ldr	r3, [sp, #8]
 8005788:	9d04      	ldr	r5, [sp, #16]
 800578a:	4419      	add	r1, r3
 800578c:	68c3      	ldr	r3, [r0, #12]
 800578e:	3501      	adds	r5, #1
 8005790:	42ab      	cmp	r3, r5
             }
           }
           yo++;
 8005792:	f10a 0a01 	add.w	sl, sl, #1
         for( j=0;j<font->char_height;j++ )
 8005796:	d8cb      	bhi.n	8005730 <_UG_PutChar+0x100>
            index += font->char_width - actual_char_width;
            yo++;
         }
      }
   }
}
 8005798:	b00b      	add	sp, #44	@ 0x2c
 800579a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   switch ( bt )
 800579e:	28b0      	cmp	r0, #176	@ 0xb0
 80057a0:	bf08      	it	eq
 80057a2:	24f8      	moveq	r4, #248	@ 0xf8
 80057a4:	d085      	beq.n	80056b2 <_UG_PutChar+0x82>
   if (bt < font->start_char || bt > font->end_char) return;
 80057a6:	4604      	mov	r4, r0
 80057a8:	e783      	b.n	80056b2 <_UG_PutChar+0x82>
   switch ( bt )
 80057aa:	24e6      	movs	r4, #230	@ 0xe6
 80057ac:	e781      	b.n	80056b2 <_UG_PutChar+0x82>
      push_pixel = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+font->char_height-1);
 80057ae:	f8da 300c 	ldr.w	r3, [sl, #12]
 80057b2:	f8d0 6084 	ldr.w	r6, [r0, #132]	@ 0x84
 80057b6:	9803      	ldr	r0, [sp, #12]
 80057b8:	440b      	add	r3, r1
 80057ba:	f10c 32ff 	add.w	r2, ip, #4294967295
 80057be:	3b01      	subs	r3, #1
 80057c0:	4402      	add	r2, r0
 80057c2:	4660      	mov	r0, ip
 80057c4:	47b0      	blx	r6
      if (font->font_type == FONT_TYPE_1BPP)
 80057c6:	f89a 3004 	ldrb.w	r3, [sl, #4]
      push_pixel = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+font->char_height-1);
 80057ca:	4680      	mov	r8, r0
      if (font->font_type == FONT_TYPE_1BPP)
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	f040 80b0 	bne.w	8005932 <_UG_PutChar+0x302>
	      index = (bt - font->start_char)* font->char_height * bn;
 80057d2:	f8da 2010 	ldr.w	r2, [sl, #16]
 80057d6:	f8da 100c 	ldr.w	r1, [sl, #12]
 80057da:	1aa2      	subs	r2, r4, r2
 80057dc:	fb01 f202 	mul.w	r2, r1, r2
		  for( j=0;j<font->char_height;j++ )
 80057e0:	2900      	cmp	r1, #0
 80057e2:	d0d9      	beq.n	8005798 <_UG_PutChar+0x168>
 80057e4:	9902      	ldr	r1, [sp, #8]
 80057e6:	2900      	cmp	r1, #0
 80057e8:	d0d6      	beq.n	8005798 <_UG_PutChar+0x168>
 80057ea:	fb02 1901 	mla	r9, r2, r1, r1
 80057ee:	4649      	mov	r1, r9
 80057f0:	f8dd 9050 	ldr.w	r9, [sp, #80]	@ 0x50
 80057f4:	461a      	mov	r2, r3
 80057f6:	4655      	mov	r5, sl
 80057f8:	9b02      	ldr	r3, [sp, #8]
 80057fa:	9c03      	ldr	r4, [sp, #12]
 80057fc:	e9cd 1200 	strd	r1, r2, [sp]
 8005800:	eba1 0b03 	sub.w	fp, r1, r3
			 for( i=0;i<bn;i++ )
 8005804:	46aa      	mov	sl, r5
 8005806:	465d      	mov	r5, fp
				b = font->p[index++];
 8005808:	f8da 1000 	ldr.w	r1, [sl]
 800580c:	f1a4 0608 	sub.w	r6, r4, #8
 8005810:	f811 b005 	ldrb.w	fp, [r1, r5]
 8005814:	3501      	adds	r5, #1
				for( k=0;(k<8) && c;k++ )
 8005816:	b90c      	cbnz	r4, 800581c <_UG_PutChar+0x1ec>
 8005818:	e020      	b.n	800585c <_UG_PutChar+0x22c>
 800581a:	b1fc      	cbz	r4, 800585c <_UG_PutChar+0x22c>
				   if( b & 0x01 )
 800581c:	f01b 0f01 	tst.w	fp, #1
					  push_pixel(fc);
 8005820:	4638      	mov	r0, r7
				   c--;
 8005822:	f104 34ff 	add.w	r4, r4, #4294967295
					  push_pixel(bc);
 8005826:	bf08      	it	eq
 8005828:	4648      	moveq	r0, r9
 800582a:	47c0      	blx	r8
				for( k=0;(k<8) && c;k++ )
 800582c:	42b4      	cmp	r4, r6
				   b >>= 1;
 800582e:	ea4f 0b5b 	mov.w	fp, fp, lsr #1
				for( k=0;(k<8) && c;k++ )
 8005832:	d1f2      	bne.n	800581a <_UG_PutChar+0x1ea>
			 for( i=0;i<bn;i++ )
 8005834:	9b00      	ldr	r3, [sp, #0]
 8005836:	42ab      	cmp	r3, r5
 8005838:	d1e6      	bne.n	8005808 <_UG_PutChar+0x1d8>
		  for( j=0;j<font->char_height;j++ )
 800583a:	4619      	mov	r1, r3
 800583c:	9b02      	ldr	r3, [sp, #8]
 800583e:	9a01      	ldr	r2, [sp, #4]
 8005840:	4419      	add	r1, r3
 8005842:	f8da 300c 	ldr.w	r3, [sl, #12]
 8005846:	3201      	adds	r2, #1
 8005848:	4293      	cmp	r3, r2
 800584a:	4655      	mov	r5, sl
 800584c:	d8d4      	bhi.n	80057f8 <_UG_PutChar+0x1c8>
 800584e:	e7a3      	b.n	8005798 <_UG_PutChar+0x168>
      case 0xFC: bt = 0x81; break; // 
 8005850:	2481      	movs	r4, #129	@ 0x81
 8005852:	e72e      	b.n	80056b2 <_UG_PutChar+0x82>
      case 0xDC: bt = 0x9A; break; // 
 8005854:	249a      	movs	r4, #154	@ 0x9a
 8005856:	e72c      	b.n	80056b2 <_UG_PutChar+0x82>
      case 0xE4: bt = 0x84; break; // 
 8005858:	2484      	movs	r4, #132	@ 0x84
 800585a:	e72a      	b.n	80056b2 <_UG_PutChar+0x82>
				   c--;
 800585c:	2400      	movs	r4, #0
 800585e:	e7e9      	b.n	8005834 <_UG_PutChar+0x204>
 8005860:	9303      	str	r3, [sp, #12]
 8005862:	e741      	b.n	80056e8 <_UG_PutChar+0xb8>
      else if (font->font_type == FONT_TYPE_8BPP)
 8005864:	2e01      	cmp	r6, #1
 8005866:	d197      	bne.n	8005798 <_UG_PutChar+0x168>
         index = (bt - font->start_char)* font->char_height * font->char_width;
 8005868:	f8da 000c 	ldr.w	r0, [sl, #12]
 800586c:	eba4 040e 	sub.w	r4, r4, lr
 8005870:	fb00 f303 	mul.w	r3, r0, r3
 8005874:	fb04 fe03 	mul.w	lr, r4, r3
         for( j=0;j<font->char_height;j++ )
 8005878:	2800      	cmp	r0, #0
 800587a:	d08d      	beq.n	8005798 <_UG_PutChar+0x168>
 800587c:	9b03      	ldr	r3, [sp, #12]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d08a      	beq.n	8005798 <_UG_PutChar+0x168>
 8005882:	f10c 33ff 	add.w	r3, ip, #4294967295
 8005886:	9308      	str	r3, [sp, #32]
 8005888:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800588a:	9109      	str	r1, [sp, #36]	@ 0x24
 800588c:	b2dd      	uxtb	r5, r3
 800588e:	f407 437f 	and.w	r3, r7, #65280	@ 0xff00
 8005892:	9300      	str	r3, [sp, #0]
 8005894:	f407 037f 	and.w	r3, r7, #16711680	@ 0xff0000
 8005898:	9301      	str	r3, [sp, #4]
 800589a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800589c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80058a0:	9305      	str	r3, [sp, #20]
 80058a2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80058a4:	b2fe      	uxtb	r6, r7
 80058a6:	f403 097f 	and.w	r9, r3, #16711680	@ 0xff0000
 80058aa:	4694      	mov	ip, r2
               gui->pset(xo,yo,color);
 80058ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058ae:	4463      	add	r3, ip
 80058b0:	9302      	str	r3, [sp, #8]
 80058b2:	9b03      	ldr	r3, [sp, #12]
 80058b4:	eb03 080e 	add.w	r8, r3, lr
 80058b8:	9b08      	ldr	r3, [sp, #32]
 80058ba:	e9cd ec06 	strd	lr, ip, [sp, #24]
 80058be:	eba3 070e 	sub.w	r7, r3, lr
 80058c2:	4674      	mov	r4, lr
 80058c4:	9704      	str	r7, [sp, #16]
               b = font->p[index++];
 80058c6:	f8da 2000 	ldr.w	r2, [sl]
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 80058ca:	9905      	ldr	r1, [sp, #20]
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 80058cc:	9f01      	ldr	r7, [sp, #4]
 80058ce:	4623      	mov	r3, r4
               b = font->p[index++];
 80058d0:	3401      	adds	r4, #1
 80058d2:	f812 c003 	ldrb.w	ip, [r2, r3]
               gui->pset(xo,yo,color);
 80058d6:	f8db 3000 	ldr.w	r3, [fp]
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 80058da:	f5cc 7280 	rsb	r2, ip, #256	@ 0x100
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 80058de:	fb01 f002 	mul.w	r0, r1, r2
 80058e2:	9900      	ldr	r1, [sp, #0]
               gui->pset(xo,yo,color);
 80058e4:	681b      	ldr	r3, [r3, #0]
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 80058e6:	fb01 000c 	mla	r0, r1, ip, r0
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 80058ea:	fb05 f102 	mul.w	r1, r5, r2
 80058ee:	fb06 110c 	mla	r1, r6, ip, r1
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 80058f2:	0a00      	lsrs	r0, r0, #8
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 80058f4:	fb09 f202 	mul.w	r2, r9, r2
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 80058f8:	f400 407f 	and.w	r0, r0, #65280	@ 0xff00
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 80058fc:	fb07 220c 	mla	r2, r7, ip, r2
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8005900:	f3c1 2107 	ubfx	r1, r1, #8, #8
 8005904:	4301      	orrs	r1, r0
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8005906:	0a12      	lsrs	r2, r2, #8
               gui->pset(xo,yo,color);
 8005908:	9804      	ldr	r0, [sp, #16]
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 800590a:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
               gui->pset(xo,yo,color);
 800590e:	430a      	orrs	r2, r1
 8005910:	4420      	add	r0, r4
 8005912:	9902      	ldr	r1, [sp, #8]
 8005914:	4798      	blx	r3
            for( i=0;i<actual_char_width;i++ )
 8005916:	4544      	cmp	r4, r8
 8005918:	d1d5      	bne.n	80058c6 <_UG_PutChar+0x296>
         for( j=0;j<font->char_height;j++ )
 800591a:	e9dd ec06 	ldrd	lr, ip, [sp, #24]
            index += font->char_width - actual_char_width;
 800591e:	f8da 3008 	ldr.w	r3, [sl, #8]
 8005922:	449e      	add	lr, r3
         for( j=0;j<font->char_height;j++ )
 8005924:	f8da 300c 	ldr.w	r3, [sl, #12]
 8005928:	f10c 0c01 	add.w	ip, ip, #1
 800592c:	4563      	cmp	r3, ip
 800592e:	d8bd      	bhi.n	80058ac <_UG_PutChar+0x27c>
 8005930:	e732      	b.n	8005798 <_UG_PutChar+0x168>
	  else if (font->font_type == FONT_TYPE_8BPP)
 8005932:	2b01      	cmp	r3, #1
 8005934:	f47f af30 	bne.w	8005798 <_UG_PutChar+0x168>
		   index = (bt - font->start_char)* font->char_height * font->char_width;
 8005938:	e9da 3102 	ldrd	r3, r1, [sl, #8]
 800593c:	f8da 2010 	ldr.w	r2, [sl, #16]
 8005940:	fb01 f303 	mul.w	r3, r1, r3
 8005944:	1aa2      	subs	r2, r4, r2
 8005946:	fb02 fb03 	mul.w	fp, r2, r3
		   for( j=0;j<font->char_height;j++ )
 800594a:	2900      	cmp	r1, #0
 800594c:	f43f af24 	beq.w	8005798 <_UG_PutChar+0x168>
 8005950:	9b03      	ldr	r3, [sp, #12]
 8005952:	2b00      	cmp	r3, #0
 8005954:	f43f af20 	beq.w	8005798 <_UG_PutChar+0x168>
 8005958:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800595a:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800595c:	b2dd      	uxtb	r5, r3
 800595e:	f407 437f 	and.w	r3, r7, #65280	@ 0xff00
 8005962:	9300      	str	r3, [sp, #0]
 8005964:	f407 037f 	and.w	r3, r7, #16711680	@ 0xff0000
 8005968:	9301      	str	r3, [sp, #4]
 800596a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800596c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8005970:	2100      	movs	r1, #0
 8005972:	46de      	mov	lr, fp
 8005974:	469b      	mov	fp, r3
 8005976:	462b      	mov	r3, r5
 8005978:	b2fe      	uxtb	r6, r7
 800597a:	4655      	mov	r5, sl
 800597c:	f402 097f 	and.w	r9, r2, #16711680	@ 0xff0000
 8005980:	468c      	mov	ip, r1
 8005982:	469a      	mov	sl, r3
			  for( i=0;i<actual_char_width;i++ )
 8005984:	9515      	str	r5, [sp, #84]	@ 0x54
 8005986:	9b03      	ldr	r3, [sp, #12]
 8005988:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 800598a:	f8cd e008 	str.w	lr, [sp, #8]
 800598e:	eb03 040e 	add.w	r4, r3, lr
 8005992:	f8cd c010 	str.w	ip, [sp, #16]
 8005996:	4675      	mov	r5, lr
				 b = font->p[index++];
 8005998:	6838      	ldr	r0, [r7, #0]
				         ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 800599a:	9a00      	ldr	r2, [sp, #0]
 800599c:	462b      	mov	r3, r5
				 b = font->p[index++];
 800599e:	3501      	adds	r5, #1
 80059a0:	f810 e003 	ldrb.w	lr, [r0, r3]
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 80059a4:	f5ce 7380 	rsb	r3, lr, #256	@ 0x100
				         ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 80059a8:	fb0b fc03 	mul.w	ip, fp, r3
 80059ac:	fb02 cc0e 	mla	ip, r2, lr, ip
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 80059b0:	9a01      	ldr	r2, [sp, #4]
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 80059b2:	fb0a f003 	mul.w	r0, sl, r3
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 80059b6:	fb09 f303 	mul.w	r3, r9, r3
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 80059ba:	fb06 000e 	mla	r0, r6, lr, r0
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 80059be:	fb02 330e 	mla	r3, r2, lr, r3
				         ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 80059c2:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 80059c6:	f40c 4c7f 	and.w	ip, ip, #65280	@ 0xff00
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 80059ca:	f3c0 2007 	ubfx	r0, r0, #8, #8
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 80059ce:	0a1b      	lsrs	r3, r3, #8
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 80059d0:	ea40 000c 	orr.w	r0, r0, ip
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 80059d4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
				 push_pixel(color);
 80059d8:	4318      	orrs	r0, r3
 80059da:	47c0      	blx	r8
			  for( i=0;i<actual_char_width;i++ )
 80059dc:	42a5      	cmp	r5, r4
 80059de:	d1db      	bne.n	8005998 <_UG_PutChar+0x368>
			  index += font->char_width - actual_char_width;
 80059e0:	68bb      	ldr	r3, [r7, #8]
		   for( j=0;j<font->char_height;j++ )
 80059e2:	f8dd e008 	ldr.w	lr, [sp, #8]
 80059e6:	f8dd c010 	ldr.w	ip, [sp, #16]
			  index += font->char_width - actual_char_width;
 80059ea:	449e      	add	lr, r3
		   for( j=0;j<font->char_height;j++ )
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	f10c 0c01 	add.w	ip, ip, #1
 80059f2:	4563      	cmp	r3, ip
 80059f4:	463d      	mov	r5, r7
 80059f6:	d8c5      	bhi.n	8005984 <_UG_PutChar+0x354>
 80059f8:	e6ce      	b.n	8005798 <_UG_PutChar+0x168>
   switch ( bt )
 80059fa:	2499      	movs	r4, #153	@ 0x99
 80059fc:	e659      	b.n	80056b2 <_UG_PutChar+0x82>
 80059fe:	2494      	movs	r4, #148	@ 0x94
 8005a00:	e657      	b.n	80056b2 <_UG_PutChar+0x82>
 8005a02:	bf00      	nop
 8005a04:	20000bd8 	.word	0x20000bd8

08005a08 <UG_PutString>:
{
 8005a08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a0c:	4680      	mov	r8, r0
   while ( *str != 0 )
 8005a0e:	7810      	ldrb	r0, [r2, #0]
{
 8005a10:	b082      	sub	sp, #8
   while ( *str != 0 )
 8005a12:	b380      	cbz	r0, 8005a76 <UG_PutString+0x6e>
	  if (chr < gui->font.start_char || chr > gui->font.end_char) continue;
 8005a14:	f8df 9070 	ldr.w	r9, [pc, #112]	@ 8005a88 <UG_PutString+0x80>
 8005a18:	f8d9 4000 	ldr.w	r4, [r9]
 8005a1c:	4615      	mov	r5, r2
 8005a1e:	468a      	mov	sl, r1
   xp=x;
 8005a20:	4646      	mov	r6, r8
	  if (chr < gui->font.start_char || chr > gui->font.end_char) continue;
 8005a22:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005a24:	4290      	cmp	r0, r2
 8005a26:	d322      	bcc.n	8005a6e <UG_PutString+0x66>
 8005a28:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005a2a:	4298      	cmp	r0, r3
 8005a2c:	d81f      	bhi.n	8005a6e <UG_PutString+0x66>
      if ( chr == '\n' )
 8005a2e:	280a      	cmp	r0, #10
         xp = gui->x_dim;
 8005a30:	6861      	ldr	r1, [r4, #4]
      if ( chr == '\n' )
 8005a32:	d026      	beq.n	8005a82 <UG_PutString+0x7a>
	  cw = gui->font.widths ? gui->font.widths[chr - gui->font.start_char] : gui->font.char_width;
 8005a34:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005a36:	b30b      	cbz	r3, 8005a7c <UG_PutString+0x74>
 8005a38:	1a82      	subs	r2, r0, r2
 8005a3a:	5c9f      	ldrb	r7, [r3, r2]
      if ( xp + cw > gui->x_dim - 1 )
 8005a3c:	19bb      	adds	r3, r7, r6
 8005a3e:	428b      	cmp	r3, r1
 8005a40:	db05      	blt.n	8005a4e <UG_PutString+0x46>
         yp += gui->font.char_height+gui->char_v_space;
 8005a42:	f994 3061 	ldrsb.w	r3, [r4, #97]	@ 0x61
 8005a46:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8005a48:	4413      	add	r3, r2
 8005a4a:	449a      	add	sl, r3
         xp = x;
 8005a4c:	4646      	mov	r6, r8
	_UG_PutChar(chr,x,y,fc,bc,&gui->font);
 8005a4e:	f104 0244 	add.w	r2, r4, #68	@ 0x44
 8005a52:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005a54:	9201      	str	r2, [sp, #4]
 8005a56:	6ea4      	ldr	r4, [r4, #104]	@ 0x68
 8005a58:	9400      	str	r4, [sp, #0]
 8005a5a:	4631      	mov	r1, r6
 8005a5c:	4652      	mov	r2, sl
 8005a5e:	f7ff fde7 	bl	8005630 <_UG_PutChar>
      xp += cw + gui->char_h_space;
 8005a62:	f8d9 4000 	ldr.w	r4, [r9]
 8005a66:	f994 3060 	ldrsb.w	r3, [r4, #96]	@ 0x60
 8005a6a:	443b      	add	r3, r7
 8005a6c:	441e      	add	r6, r3
   while ( *str != 0 )
 8005a6e:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 8005a72:	2800      	cmp	r0, #0
 8005a74:	d1d5      	bne.n	8005a22 <UG_PutString+0x1a>
}
 8005a76:	b002      	add	sp, #8
 8005a78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	  cw = gui->font.widths ? gui->font.widths[chr - gui->font.start_char] : gui->font.char_width;
 8005a7c:	f894 704c 	ldrb.w	r7, [r4, #76]	@ 0x4c
 8005a80:	e7dc      	b.n	8005a3c <UG_PutString+0x34>
         xp = gui->x_dim;
 8005a82:	460e      	mov	r6, r1
 8005a84:	e7f3      	b.n	8005a6e <UG_PutString+0x66>
 8005a86:	bf00      	nop
 8005a88:	20000bd8 	.word	0x20000bd8

08005a8c <malloc>:
 8005a8c:	4b02      	ldr	r3, [pc, #8]	@ (8005a98 <malloc+0xc>)
 8005a8e:	4601      	mov	r1, r0
 8005a90:	6818      	ldr	r0, [r3, #0]
 8005a92:	f000 b82d 	b.w	8005af0 <_malloc_r>
 8005a96:	bf00      	nop
 8005a98:	20000024 	.word	0x20000024

08005a9c <free>:
 8005a9c:	4b02      	ldr	r3, [pc, #8]	@ (8005aa8 <free+0xc>)
 8005a9e:	4601      	mov	r1, r0
 8005aa0:	6818      	ldr	r0, [r3, #0]
 8005aa2:	f000 bbbd 	b.w	8006220 <_free_r>
 8005aa6:	bf00      	nop
 8005aa8:	20000024 	.word	0x20000024

08005aac <sbrk_aligned>:
 8005aac:	b570      	push	{r4, r5, r6, lr}
 8005aae:	4e0f      	ldr	r6, [pc, #60]	@ (8005aec <sbrk_aligned+0x40>)
 8005ab0:	460c      	mov	r4, r1
 8005ab2:	6831      	ldr	r1, [r6, #0]
 8005ab4:	4605      	mov	r5, r0
 8005ab6:	b911      	cbnz	r1, 8005abe <sbrk_aligned+0x12>
 8005ab8:	f000 fb62 	bl	8006180 <_sbrk_r>
 8005abc:	6030      	str	r0, [r6, #0]
 8005abe:	4621      	mov	r1, r4
 8005ac0:	4628      	mov	r0, r5
 8005ac2:	f000 fb5d 	bl	8006180 <_sbrk_r>
 8005ac6:	1c43      	adds	r3, r0, #1
 8005ac8:	d103      	bne.n	8005ad2 <sbrk_aligned+0x26>
 8005aca:	f04f 34ff 	mov.w	r4, #4294967295
 8005ace:	4620      	mov	r0, r4
 8005ad0:	bd70      	pop	{r4, r5, r6, pc}
 8005ad2:	1cc4      	adds	r4, r0, #3
 8005ad4:	f024 0403 	bic.w	r4, r4, #3
 8005ad8:	42a0      	cmp	r0, r4
 8005ada:	d0f8      	beq.n	8005ace <sbrk_aligned+0x22>
 8005adc:	1a21      	subs	r1, r4, r0
 8005ade:	4628      	mov	r0, r5
 8005ae0:	f000 fb4e 	bl	8006180 <_sbrk_r>
 8005ae4:	3001      	adds	r0, #1
 8005ae6:	d1f2      	bne.n	8005ace <sbrk_aligned+0x22>
 8005ae8:	e7ef      	b.n	8005aca <sbrk_aligned+0x1e>
 8005aea:	bf00      	nop
 8005aec:	20000bdc 	.word	0x20000bdc

08005af0 <_malloc_r>:
 8005af0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005af4:	1ccd      	adds	r5, r1, #3
 8005af6:	f025 0503 	bic.w	r5, r5, #3
 8005afa:	3508      	adds	r5, #8
 8005afc:	2d0c      	cmp	r5, #12
 8005afe:	bf38      	it	cc
 8005b00:	250c      	movcc	r5, #12
 8005b02:	2d00      	cmp	r5, #0
 8005b04:	4606      	mov	r6, r0
 8005b06:	db01      	blt.n	8005b0c <_malloc_r+0x1c>
 8005b08:	42a9      	cmp	r1, r5
 8005b0a:	d904      	bls.n	8005b16 <_malloc_r+0x26>
 8005b0c:	230c      	movs	r3, #12
 8005b0e:	6033      	str	r3, [r6, #0]
 8005b10:	2000      	movs	r0, #0
 8005b12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b16:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005bec <_malloc_r+0xfc>
 8005b1a:	f000 f869 	bl	8005bf0 <__malloc_lock>
 8005b1e:	f8d8 3000 	ldr.w	r3, [r8]
 8005b22:	461c      	mov	r4, r3
 8005b24:	bb44      	cbnz	r4, 8005b78 <_malloc_r+0x88>
 8005b26:	4629      	mov	r1, r5
 8005b28:	4630      	mov	r0, r6
 8005b2a:	f7ff ffbf 	bl	8005aac <sbrk_aligned>
 8005b2e:	1c43      	adds	r3, r0, #1
 8005b30:	4604      	mov	r4, r0
 8005b32:	d158      	bne.n	8005be6 <_malloc_r+0xf6>
 8005b34:	f8d8 4000 	ldr.w	r4, [r8]
 8005b38:	4627      	mov	r7, r4
 8005b3a:	2f00      	cmp	r7, #0
 8005b3c:	d143      	bne.n	8005bc6 <_malloc_r+0xd6>
 8005b3e:	2c00      	cmp	r4, #0
 8005b40:	d04b      	beq.n	8005bda <_malloc_r+0xea>
 8005b42:	6823      	ldr	r3, [r4, #0]
 8005b44:	4639      	mov	r1, r7
 8005b46:	4630      	mov	r0, r6
 8005b48:	eb04 0903 	add.w	r9, r4, r3
 8005b4c:	f000 fb18 	bl	8006180 <_sbrk_r>
 8005b50:	4581      	cmp	r9, r0
 8005b52:	d142      	bne.n	8005bda <_malloc_r+0xea>
 8005b54:	6821      	ldr	r1, [r4, #0]
 8005b56:	1a6d      	subs	r5, r5, r1
 8005b58:	4629      	mov	r1, r5
 8005b5a:	4630      	mov	r0, r6
 8005b5c:	f7ff ffa6 	bl	8005aac <sbrk_aligned>
 8005b60:	3001      	adds	r0, #1
 8005b62:	d03a      	beq.n	8005bda <_malloc_r+0xea>
 8005b64:	6823      	ldr	r3, [r4, #0]
 8005b66:	442b      	add	r3, r5
 8005b68:	6023      	str	r3, [r4, #0]
 8005b6a:	f8d8 3000 	ldr.w	r3, [r8]
 8005b6e:	685a      	ldr	r2, [r3, #4]
 8005b70:	bb62      	cbnz	r2, 8005bcc <_malloc_r+0xdc>
 8005b72:	f8c8 7000 	str.w	r7, [r8]
 8005b76:	e00f      	b.n	8005b98 <_malloc_r+0xa8>
 8005b78:	6822      	ldr	r2, [r4, #0]
 8005b7a:	1b52      	subs	r2, r2, r5
 8005b7c:	d420      	bmi.n	8005bc0 <_malloc_r+0xd0>
 8005b7e:	2a0b      	cmp	r2, #11
 8005b80:	d917      	bls.n	8005bb2 <_malloc_r+0xc2>
 8005b82:	1961      	adds	r1, r4, r5
 8005b84:	42a3      	cmp	r3, r4
 8005b86:	6025      	str	r5, [r4, #0]
 8005b88:	bf18      	it	ne
 8005b8a:	6059      	strne	r1, [r3, #4]
 8005b8c:	6863      	ldr	r3, [r4, #4]
 8005b8e:	bf08      	it	eq
 8005b90:	f8c8 1000 	streq.w	r1, [r8]
 8005b94:	5162      	str	r2, [r4, r5]
 8005b96:	604b      	str	r3, [r1, #4]
 8005b98:	4630      	mov	r0, r6
 8005b9a:	f000 f82f 	bl	8005bfc <__malloc_unlock>
 8005b9e:	f104 000b 	add.w	r0, r4, #11
 8005ba2:	1d23      	adds	r3, r4, #4
 8005ba4:	f020 0007 	bic.w	r0, r0, #7
 8005ba8:	1ac2      	subs	r2, r0, r3
 8005baa:	bf1c      	itt	ne
 8005bac:	1a1b      	subne	r3, r3, r0
 8005bae:	50a3      	strne	r3, [r4, r2]
 8005bb0:	e7af      	b.n	8005b12 <_malloc_r+0x22>
 8005bb2:	6862      	ldr	r2, [r4, #4]
 8005bb4:	42a3      	cmp	r3, r4
 8005bb6:	bf0c      	ite	eq
 8005bb8:	f8c8 2000 	streq.w	r2, [r8]
 8005bbc:	605a      	strne	r2, [r3, #4]
 8005bbe:	e7eb      	b.n	8005b98 <_malloc_r+0xa8>
 8005bc0:	4623      	mov	r3, r4
 8005bc2:	6864      	ldr	r4, [r4, #4]
 8005bc4:	e7ae      	b.n	8005b24 <_malloc_r+0x34>
 8005bc6:	463c      	mov	r4, r7
 8005bc8:	687f      	ldr	r7, [r7, #4]
 8005bca:	e7b6      	b.n	8005b3a <_malloc_r+0x4a>
 8005bcc:	461a      	mov	r2, r3
 8005bce:	685b      	ldr	r3, [r3, #4]
 8005bd0:	42a3      	cmp	r3, r4
 8005bd2:	d1fb      	bne.n	8005bcc <_malloc_r+0xdc>
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	6053      	str	r3, [r2, #4]
 8005bd8:	e7de      	b.n	8005b98 <_malloc_r+0xa8>
 8005bda:	230c      	movs	r3, #12
 8005bdc:	6033      	str	r3, [r6, #0]
 8005bde:	4630      	mov	r0, r6
 8005be0:	f000 f80c 	bl	8005bfc <__malloc_unlock>
 8005be4:	e794      	b.n	8005b10 <_malloc_r+0x20>
 8005be6:	6005      	str	r5, [r0, #0]
 8005be8:	e7d6      	b.n	8005b98 <_malloc_r+0xa8>
 8005bea:	bf00      	nop
 8005bec:	20000be0 	.word	0x20000be0

08005bf0 <__malloc_lock>:
 8005bf0:	4801      	ldr	r0, [pc, #4]	@ (8005bf8 <__malloc_lock+0x8>)
 8005bf2:	f000 bb12 	b.w	800621a <__retarget_lock_acquire_recursive>
 8005bf6:	bf00      	nop
 8005bf8:	20000d24 	.word	0x20000d24

08005bfc <__malloc_unlock>:
 8005bfc:	4801      	ldr	r0, [pc, #4]	@ (8005c04 <__malloc_unlock+0x8>)
 8005bfe:	f000 bb0d 	b.w	800621c <__retarget_lock_release_recursive>
 8005c02:	bf00      	nop
 8005c04:	20000d24 	.word	0x20000d24

08005c08 <std>:
 8005c08:	2300      	movs	r3, #0
 8005c0a:	b510      	push	{r4, lr}
 8005c0c:	4604      	mov	r4, r0
 8005c0e:	e9c0 3300 	strd	r3, r3, [r0]
 8005c12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005c16:	6083      	str	r3, [r0, #8]
 8005c18:	8181      	strh	r1, [r0, #12]
 8005c1a:	6643      	str	r3, [r0, #100]	@ 0x64
 8005c1c:	81c2      	strh	r2, [r0, #14]
 8005c1e:	6183      	str	r3, [r0, #24]
 8005c20:	4619      	mov	r1, r3
 8005c22:	2208      	movs	r2, #8
 8005c24:	305c      	adds	r0, #92	@ 0x5c
 8005c26:	f000 fa6f 	bl	8006108 <memset>
 8005c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8005c60 <std+0x58>)
 8005c2c:	6263      	str	r3, [r4, #36]	@ 0x24
 8005c2e:	4b0d      	ldr	r3, [pc, #52]	@ (8005c64 <std+0x5c>)
 8005c30:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005c32:	4b0d      	ldr	r3, [pc, #52]	@ (8005c68 <std+0x60>)
 8005c34:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005c36:	4b0d      	ldr	r3, [pc, #52]	@ (8005c6c <std+0x64>)
 8005c38:	6323      	str	r3, [r4, #48]	@ 0x30
 8005c3a:	4b0d      	ldr	r3, [pc, #52]	@ (8005c70 <std+0x68>)
 8005c3c:	6224      	str	r4, [r4, #32]
 8005c3e:	429c      	cmp	r4, r3
 8005c40:	d006      	beq.n	8005c50 <std+0x48>
 8005c42:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005c46:	4294      	cmp	r4, r2
 8005c48:	d002      	beq.n	8005c50 <std+0x48>
 8005c4a:	33d0      	adds	r3, #208	@ 0xd0
 8005c4c:	429c      	cmp	r4, r3
 8005c4e:	d105      	bne.n	8005c5c <std+0x54>
 8005c50:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005c54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c58:	f000 bade 	b.w	8006218 <__retarget_lock_init_recursive>
 8005c5c:	bd10      	pop	{r4, pc}
 8005c5e:	bf00      	nop
 8005c60:	08005f59 	.word	0x08005f59
 8005c64:	08005f7b 	.word	0x08005f7b
 8005c68:	08005fb3 	.word	0x08005fb3
 8005c6c:	08005fd7 	.word	0x08005fd7
 8005c70:	20000be4 	.word	0x20000be4

08005c74 <stdio_exit_handler>:
 8005c74:	4a02      	ldr	r2, [pc, #8]	@ (8005c80 <stdio_exit_handler+0xc>)
 8005c76:	4903      	ldr	r1, [pc, #12]	@ (8005c84 <stdio_exit_handler+0x10>)
 8005c78:	4803      	ldr	r0, [pc, #12]	@ (8005c88 <stdio_exit_handler+0x14>)
 8005c7a:	f000 b869 	b.w	8005d50 <_fwalk_sglue>
 8005c7e:	bf00      	nop
 8005c80:	20000018 	.word	0x20000018
 8005c84:	08006c0d 	.word	0x08006c0d
 8005c88:	20000028 	.word	0x20000028

08005c8c <cleanup_stdio>:
 8005c8c:	6841      	ldr	r1, [r0, #4]
 8005c8e:	4b0c      	ldr	r3, [pc, #48]	@ (8005cc0 <cleanup_stdio+0x34>)
 8005c90:	4299      	cmp	r1, r3
 8005c92:	b510      	push	{r4, lr}
 8005c94:	4604      	mov	r4, r0
 8005c96:	d001      	beq.n	8005c9c <cleanup_stdio+0x10>
 8005c98:	f000 ffb8 	bl	8006c0c <_fflush_r>
 8005c9c:	68a1      	ldr	r1, [r4, #8]
 8005c9e:	4b09      	ldr	r3, [pc, #36]	@ (8005cc4 <cleanup_stdio+0x38>)
 8005ca0:	4299      	cmp	r1, r3
 8005ca2:	d002      	beq.n	8005caa <cleanup_stdio+0x1e>
 8005ca4:	4620      	mov	r0, r4
 8005ca6:	f000 ffb1 	bl	8006c0c <_fflush_r>
 8005caa:	68e1      	ldr	r1, [r4, #12]
 8005cac:	4b06      	ldr	r3, [pc, #24]	@ (8005cc8 <cleanup_stdio+0x3c>)
 8005cae:	4299      	cmp	r1, r3
 8005cb0:	d004      	beq.n	8005cbc <cleanup_stdio+0x30>
 8005cb2:	4620      	mov	r0, r4
 8005cb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005cb8:	f000 bfa8 	b.w	8006c0c <_fflush_r>
 8005cbc:	bd10      	pop	{r4, pc}
 8005cbe:	bf00      	nop
 8005cc0:	20000be4 	.word	0x20000be4
 8005cc4:	20000c4c 	.word	0x20000c4c
 8005cc8:	20000cb4 	.word	0x20000cb4

08005ccc <global_stdio_init.part.0>:
 8005ccc:	b510      	push	{r4, lr}
 8005cce:	4b0b      	ldr	r3, [pc, #44]	@ (8005cfc <global_stdio_init.part.0+0x30>)
 8005cd0:	4c0b      	ldr	r4, [pc, #44]	@ (8005d00 <global_stdio_init.part.0+0x34>)
 8005cd2:	4a0c      	ldr	r2, [pc, #48]	@ (8005d04 <global_stdio_init.part.0+0x38>)
 8005cd4:	601a      	str	r2, [r3, #0]
 8005cd6:	4620      	mov	r0, r4
 8005cd8:	2200      	movs	r2, #0
 8005cda:	2104      	movs	r1, #4
 8005cdc:	f7ff ff94 	bl	8005c08 <std>
 8005ce0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005ce4:	2201      	movs	r2, #1
 8005ce6:	2109      	movs	r1, #9
 8005ce8:	f7ff ff8e 	bl	8005c08 <std>
 8005cec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005cf0:	2202      	movs	r2, #2
 8005cf2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005cf6:	2112      	movs	r1, #18
 8005cf8:	f7ff bf86 	b.w	8005c08 <std>
 8005cfc:	20000d1c 	.word	0x20000d1c
 8005d00:	20000be4 	.word	0x20000be4
 8005d04:	08005c75 	.word	0x08005c75

08005d08 <__sfp_lock_acquire>:
 8005d08:	4801      	ldr	r0, [pc, #4]	@ (8005d10 <__sfp_lock_acquire+0x8>)
 8005d0a:	f000 ba86 	b.w	800621a <__retarget_lock_acquire_recursive>
 8005d0e:	bf00      	nop
 8005d10:	20000d25 	.word	0x20000d25

08005d14 <__sfp_lock_release>:
 8005d14:	4801      	ldr	r0, [pc, #4]	@ (8005d1c <__sfp_lock_release+0x8>)
 8005d16:	f000 ba81 	b.w	800621c <__retarget_lock_release_recursive>
 8005d1a:	bf00      	nop
 8005d1c:	20000d25 	.word	0x20000d25

08005d20 <__sinit>:
 8005d20:	b510      	push	{r4, lr}
 8005d22:	4604      	mov	r4, r0
 8005d24:	f7ff fff0 	bl	8005d08 <__sfp_lock_acquire>
 8005d28:	6a23      	ldr	r3, [r4, #32]
 8005d2a:	b11b      	cbz	r3, 8005d34 <__sinit+0x14>
 8005d2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d30:	f7ff bff0 	b.w	8005d14 <__sfp_lock_release>
 8005d34:	4b04      	ldr	r3, [pc, #16]	@ (8005d48 <__sinit+0x28>)
 8005d36:	6223      	str	r3, [r4, #32]
 8005d38:	4b04      	ldr	r3, [pc, #16]	@ (8005d4c <__sinit+0x2c>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d1f5      	bne.n	8005d2c <__sinit+0xc>
 8005d40:	f7ff ffc4 	bl	8005ccc <global_stdio_init.part.0>
 8005d44:	e7f2      	b.n	8005d2c <__sinit+0xc>
 8005d46:	bf00      	nop
 8005d48:	08005c8d 	.word	0x08005c8d
 8005d4c:	20000d1c 	.word	0x20000d1c

08005d50 <_fwalk_sglue>:
 8005d50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d54:	4607      	mov	r7, r0
 8005d56:	4688      	mov	r8, r1
 8005d58:	4614      	mov	r4, r2
 8005d5a:	2600      	movs	r6, #0
 8005d5c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005d60:	f1b9 0901 	subs.w	r9, r9, #1
 8005d64:	d505      	bpl.n	8005d72 <_fwalk_sglue+0x22>
 8005d66:	6824      	ldr	r4, [r4, #0]
 8005d68:	2c00      	cmp	r4, #0
 8005d6a:	d1f7      	bne.n	8005d5c <_fwalk_sglue+0xc>
 8005d6c:	4630      	mov	r0, r6
 8005d6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d72:	89ab      	ldrh	r3, [r5, #12]
 8005d74:	2b01      	cmp	r3, #1
 8005d76:	d907      	bls.n	8005d88 <_fwalk_sglue+0x38>
 8005d78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005d7c:	3301      	adds	r3, #1
 8005d7e:	d003      	beq.n	8005d88 <_fwalk_sglue+0x38>
 8005d80:	4629      	mov	r1, r5
 8005d82:	4638      	mov	r0, r7
 8005d84:	47c0      	blx	r8
 8005d86:	4306      	orrs	r6, r0
 8005d88:	3568      	adds	r5, #104	@ 0x68
 8005d8a:	e7e9      	b.n	8005d60 <_fwalk_sglue+0x10>

08005d8c <iprintf>:
 8005d8c:	b40f      	push	{r0, r1, r2, r3}
 8005d8e:	b507      	push	{r0, r1, r2, lr}
 8005d90:	4906      	ldr	r1, [pc, #24]	@ (8005dac <iprintf+0x20>)
 8005d92:	ab04      	add	r3, sp, #16
 8005d94:	6808      	ldr	r0, [r1, #0]
 8005d96:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d9a:	6881      	ldr	r1, [r0, #8]
 8005d9c:	9301      	str	r3, [sp, #4]
 8005d9e:	f000 fc0b 	bl	80065b8 <_vfiprintf_r>
 8005da2:	b003      	add	sp, #12
 8005da4:	f85d eb04 	ldr.w	lr, [sp], #4
 8005da8:	b004      	add	sp, #16
 8005daa:	4770      	bx	lr
 8005dac:	20000024 	.word	0x20000024

08005db0 <setvbuf>:
 8005db0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005db4:	461d      	mov	r5, r3
 8005db6:	4b57      	ldr	r3, [pc, #348]	@ (8005f14 <setvbuf+0x164>)
 8005db8:	681f      	ldr	r7, [r3, #0]
 8005dba:	4604      	mov	r4, r0
 8005dbc:	460e      	mov	r6, r1
 8005dbe:	4690      	mov	r8, r2
 8005dc0:	b127      	cbz	r7, 8005dcc <setvbuf+0x1c>
 8005dc2:	6a3b      	ldr	r3, [r7, #32]
 8005dc4:	b913      	cbnz	r3, 8005dcc <setvbuf+0x1c>
 8005dc6:	4638      	mov	r0, r7
 8005dc8:	f7ff ffaa 	bl	8005d20 <__sinit>
 8005dcc:	f1b8 0f02 	cmp.w	r8, #2
 8005dd0:	d006      	beq.n	8005de0 <setvbuf+0x30>
 8005dd2:	f1b8 0f01 	cmp.w	r8, #1
 8005dd6:	f200 809a 	bhi.w	8005f0e <setvbuf+0x15e>
 8005dda:	2d00      	cmp	r5, #0
 8005ddc:	f2c0 8097 	blt.w	8005f0e <setvbuf+0x15e>
 8005de0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005de2:	07d9      	lsls	r1, r3, #31
 8005de4:	d405      	bmi.n	8005df2 <setvbuf+0x42>
 8005de6:	89a3      	ldrh	r3, [r4, #12]
 8005de8:	059a      	lsls	r2, r3, #22
 8005dea:	d402      	bmi.n	8005df2 <setvbuf+0x42>
 8005dec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005dee:	f000 fa14 	bl	800621a <__retarget_lock_acquire_recursive>
 8005df2:	4621      	mov	r1, r4
 8005df4:	4638      	mov	r0, r7
 8005df6:	f000 ff09 	bl	8006c0c <_fflush_r>
 8005dfa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005dfc:	b141      	cbz	r1, 8005e10 <setvbuf+0x60>
 8005dfe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005e02:	4299      	cmp	r1, r3
 8005e04:	d002      	beq.n	8005e0c <setvbuf+0x5c>
 8005e06:	4638      	mov	r0, r7
 8005e08:	f000 fa0a 	bl	8006220 <_free_r>
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	6363      	str	r3, [r4, #52]	@ 0x34
 8005e10:	2300      	movs	r3, #0
 8005e12:	61a3      	str	r3, [r4, #24]
 8005e14:	6063      	str	r3, [r4, #4]
 8005e16:	89a3      	ldrh	r3, [r4, #12]
 8005e18:	061b      	lsls	r3, r3, #24
 8005e1a:	d503      	bpl.n	8005e24 <setvbuf+0x74>
 8005e1c:	6921      	ldr	r1, [r4, #16]
 8005e1e:	4638      	mov	r0, r7
 8005e20:	f000 f9fe 	bl	8006220 <_free_r>
 8005e24:	89a3      	ldrh	r3, [r4, #12]
 8005e26:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8005e2a:	f023 0303 	bic.w	r3, r3, #3
 8005e2e:	f1b8 0f02 	cmp.w	r8, #2
 8005e32:	81a3      	strh	r3, [r4, #12]
 8005e34:	d061      	beq.n	8005efa <setvbuf+0x14a>
 8005e36:	ab01      	add	r3, sp, #4
 8005e38:	466a      	mov	r2, sp
 8005e3a:	4621      	mov	r1, r4
 8005e3c:	4638      	mov	r0, r7
 8005e3e:	f000 ff0d 	bl	8006c5c <__swhatbuf_r>
 8005e42:	89a3      	ldrh	r3, [r4, #12]
 8005e44:	4318      	orrs	r0, r3
 8005e46:	81a0      	strh	r0, [r4, #12]
 8005e48:	bb2d      	cbnz	r5, 8005e96 <setvbuf+0xe6>
 8005e4a:	9d00      	ldr	r5, [sp, #0]
 8005e4c:	4628      	mov	r0, r5
 8005e4e:	f7ff fe1d 	bl	8005a8c <malloc>
 8005e52:	4606      	mov	r6, r0
 8005e54:	2800      	cmp	r0, #0
 8005e56:	d152      	bne.n	8005efe <setvbuf+0x14e>
 8005e58:	f8dd 9000 	ldr.w	r9, [sp]
 8005e5c:	45a9      	cmp	r9, r5
 8005e5e:	d140      	bne.n	8005ee2 <setvbuf+0x132>
 8005e60:	f04f 35ff 	mov.w	r5, #4294967295
 8005e64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e68:	f043 0202 	orr.w	r2, r3, #2
 8005e6c:	81a2      	strh	r2, [r4, #12]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	60a2      	str	r2, [r4, #8]
 8005e72:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8005e76:	6022      	str	r2, [r4, #0]
 8005e78:	6122      	str	r2, [r4, #16]
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	6162      	str	r2, [r4, #20]
 8005e7e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005e80:	07d6      	lsls	r6, r2, #31
 8005e82:	d404      	bmi.n	8005e8e <setvbuf+0xde>
 8005e84:	0598      	lsls	r0, r3, #22
 8005e86:	d402      	bmi.n	8005e8e <setvbuf+0xde>
 8005e88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e8a:	f000 f9c7 	bl	800621c <__retarget_lock_release_recursive>
 8005e8e:	4628      	mov	r0, r5
 8005e90:	b003      	add	sp, #12
 8005e92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005e96:	2e00      	cmp	r6, #0
 8005e98:	d0d8      	beq.n	8005e4c <setvbuf+0x9c>
 8005e9a:	6a3b      	ldr	r3, [r7, #32]
 8005e9c:	b913      	cbnz	r3, 8005ea4 <setvbuf+0xf4>
 8005e9e:	4638      	mov	r0, r7
 8005ea0:	f7ff ff3e 	bl	8005d20 <__sinit>
 8005ea4:	f1b8 0f01 	cmp.w	r8, #1
 8005ea8:	bf08      	it	eq
 8005eaa:	89a3      	ldrheq	r3, [r4, #12]
 8005eac:	6026      	str	r6, [r4, #0]
 8005eae:	bf04      	itt	eq
 8005eb0:	f043 0301 	orreq.w	r3, r3, #1
 8005eb4:	81a3      	strheq	r3, [r4, #12]
 8005eb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005eba:	f013 0208 	ands.w	r2, r3, #8
 8005ebe:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8005ec2:	d01e      	beq.n	8005f02 <setvbuf+0x152>
 8005ec4:	07d9      	lsls	r1, r3, #31
 8005ec6:	bf41      	itttt	mi
 8005ec8:	2200      	movmi	r2, #0
 8005eca:	426d      	negmi	r5, r5
 8005ecc:	60a2      	strmi	r2, [r4, #8]
 8005ece:	61a5      	strmi	r5, [r4, #24]
 8005ed0:	bf58      	it	pl
 8005ed2:	60a5      	strpl	r5, [r4, #8]
 8005ed4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005ed6:	07d2      	lsls	r2, r2, #31
 8005ed8:	d401      	bmi.n	8005ede <setvbuf+0x12e>
 8005eda:	059b      	lsls	r3, r3, #22
 8005edc:	d513      	bpl.n	8005f06 <setvbuf+0x156>
 8005ede:	2500      	movs	r5, #0
 8005ee0:	e7d5      	b.n	8005e8e <setvbuf+0xde>
 8005ee2:	4648      	mov	r0, r9
 8005ee4:	f7ff fdd2 	bl	8005a8c <malloc>
 8005ee8:	4606      	mov	r6, r0
 8005eea:	2800      	cmp	r0, #0
 8005eec:	d0b8      	beq.n	8005e60 <setvbuf+0xb0>
 8005eee:	89a3      	ldrh	r3, [r4, #12]
 8005ef0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ef4:	81a3      	strh	r3, [r4, #12]
 8005ef6:	464d      	mov	r5, r9
 8005ef8:	e7cf      	b.n	8005e9a <setvbuf+0xea>
 8005efa:	2500      	movs	r5, #0
 8005efc:	e7b2      	b.n	8005e64 <setvbuf+0xb4>
 8005efe:	46a9      	mov	r9, r5
 8005f00:	e7f5      	b.n	8005eee <setvbuf+0x13e>
 8005f02:	60a2      	str	r2, [r4, #8]
 8005f04:	e7e6      	b.n	8005ed4 <setvbuf+0x124>
 8005f06:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f08:	f000 f988 	bl	800621c <__retarget_lock_release_recursive>
 8005f0c:	e7e7      	b.n	8005ede <setvbuf+0x12e>
 8005f0e:	f04f 35ff 	mov.w	r5, #4294967295
 8005f12:	e7bc      	b.n	8005e8e <setvbuf+0xde>
 8005f14:	20000024 	.word	0x20000024

08005f18 <siprintf>:
 8005f18:	b40e      	push	{r1, r2, r3}
 8005f1a:	b500      	push	{lr}
 8005f1c:	b09c      	sub	sp, #112	@ 0x70
 8005f1e:	ab1d      	add	r3, sp, #116	@ 0x74
 8005f20:	9002      	str	r0, [sp, #8]
 8005f22:	9006      	str	r0, [sp, #24]
 8005f24:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005f28:	4809      	ldr	r0, [pc, #36]	@ (8005f50 <siprintf+0x38>)
 8005f2a:	9107      	str	r1, [sp, #28]
 8005f2c:	9104      	str	r1, [sp, #16]
 8005f2e:	4909      	ldr	r1, [pc, #36]	@ (8005f54 <siprintf+0x3c>)
 8005f30:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f34:	9105      	str	r1, [sp, #20]
 8005f36:	6800      	ldr	r0, [r0, #0]
 8005f38:	9301      	str	r3, [sp, #4]
 8005f3a:	a902      	add	r1, sp, #8
 8005f3c:	f000 fa16 	bl	800636c <_svfiprintf_r>
 8005f40:	9b02      	ldr	r3, [sp, #8]
 8005f42:	2200      	movs	r2, #0
 8005f44:	701a      	strb	r2, [r3, #0]
 8005f46:	b01c      	add	sp, #112	@ 0x70
 8005f48:	f85d eb04 	ldr.w	lr, [sp], #4
 8005f4c:	b003      	add	sp, #12
 8005f4e:	4770      	bx	lr
 8005f50:	20000024 	.word	0x20000024
 8005f54:	ffff0208 	.word	0xffff0208

08005f58 <__sread>:
 8005f58:	b510      	push	{r4, lr}
 8005f5a:	460c      	mov	r4, r1
 8005f5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f60:	f000 f8fc 	bl	800615c <_read_r>
 8005f64:	2800      	cmp	r0, #0
 8005f66:	bfab      	itete	ge
 8005f68:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005f6a:	89a3      	ldrhlt	r3, [r4, #12]
 8005f6c:	181b      	addge	r3, r3, r0
 8005f6e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005f72:	bfac      	ite	ge
 8005f74:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005f76:	81a3      	strhlt	r3, [r4, #12]
 8005f78:	bd10      	pop	{r4, pc}

08005f7a <__swrite>:
 8005f7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f7e:	461f      	mov	r7, r3
 8005f80:	898b      	ldrh	r3, [r1, #12]
 8005f82:	05db      	lsls	r3, r3, #23
 8005f84:	4605      	mov	r5, r0
 8005f86:	460c      	mov	r4, r1
 8005f88:	4616      	mov	r6, r2
 8005f8a:	d505      	bpl.n	8005f98 <__swrite+0x1e>
 8005f8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f90:	2302      	movs	r3, #2
 8005f92:	2200      	movs	r2, #0
 8005f94:	f000 f8d0 	bl	8006138 <_lseek_r>
 8005f98:	89a3      	ldrh	r3, [r4, #12]
 8005f9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005f9e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005fa2:	81a3      	strh	r3, [r4, #12]
 8005fa4:	4632      	mov	r2, r6
 8005fa6:	463b      	mov	r3, r7
 8005fa8:	4628      	mov	r0, r5
 8005faa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005fae:	f000 b8f7 	b.w	80061a0 <_write_r>

08005fb2 <__sseek>:
 8005fb2:	b510      	push	{r4, lr}
 8005fb4:	460c      	mov	r4, r1
 8005fb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fba:	f000 f8bd 	bl	8006138 <_lseek_r>
 8005fbe:	1c43      	adds	r3, r0, #1
 8005fc0:	89a3      	ldrh	r3, [r4, #12]
 8005fc2:	bf15      	itete	ne
 8005fc4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005fc6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005fca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005fce:	81a3      	strheq	r3, [r4, #12]
 8005fd0:	bf18      	it	ne
 8005fd2:	81a3      	strhne	r3, [r4, #12]
 8005fd4:	bd10      	pop	{r4, pc}

08005fd6 <__sclose>:
 8005fd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fda:	f000 b89d 	b.w	8006118 <_close_r>

08005fde <__swbuf_r>:
 8005fde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fe0:	460e      	mov	r6, r1
 8005fe2:	4614      	mov	r4, r2
 8005fe4:	4605      	mov	r5, r0
 8005fe6:	b118      	cbz	r0, 8005ff0 <__swbuf_r+0x12>
 8005fe8:	6a03      	ldr	r3, [r0, #32]
 8005fea:	b90b      	cbnz	r3, 8005ff0 <__swbuf_r+0x12>
 8005fec:	f7ff fe98 	bl	8005d20 <__sinit>
 8005ff0:	69a3      	ldr	r3, [r4, #24]
 8005ff2:	60a3      	str	r3, [r4, #8]
 8005ff4:	89a3      	ldrh	r3, [r4, #12]
 8005ff6:	071a      	lsls	r2, r3, #28
 8005ff8:	d501      	bpl.n	8005ffe <__swbuf_r+0x20>
 8005ffa:	6923      	ldr	r3, [r4, #16]
 8005ffc:	b943      	cbnz	r3, 8006010 <__swbuf_r+0x32>
 8005ffe:	4621      	mov	r1, r4
 8006000:	4628      	mov	r0, r5
 8006002:	f000 f82b 	bl	800605c <__swsetup_r>
 8006006:	b118      	cbz	r0, 8006010 <__swbuf_r+0x32>
 8006008:	f04f 37ff 	mov.w	r7, #4294967295
 800600c:	4638      	mov	r0, r7
 800600e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006010:	6823      	ldr	r3, [r4, #0]
 8006012:	6922      	ldr	r2, [r4, #16]
 8006014:	1a98      	subs	r0, r3, r2
 8006016:	6963      	ldr	r3, [r4, #20]
 8006018:	b2f6      	uxtb	r6, r6
 800601a:	4283      	cmp	r3, r0
 800601c:	4637      	mov	r7, r6
 800601e:	dc05      	bgt.n	800602c <__swbuf_r+0x4e>
 8006020:	4621      	mov	r1, r4
 8006022:	4628      	mov	r0, r5
 8006024:	f000 fdf2 	bl	8006c0c <_fflush_r>
 8006028:	2800      	cmp	r0, #0
 800602a:	d1ed      	bne.n	8006008 <__swbuf_r+0x2a>
 800602c:	68a3      	ldr	r3, [r4, #8]
 800602e:	3b01      	subs	r3, #1
 8006030:	60a3      	str	r3, [r4, #8]
 8006032:	6823      	ldr	r3, [r4, #0]
 8006034:	1c5a      	adds	r2, r3, #1
 8006036:	6022      	str	r2, [r4, #0]
 8006038:	701e      	strb	r6, [r3, #0]
 800603a:	6962      	ldr	r2, [r4, #20]
 800603c:	1c43      	adds	r3, r0, #1
 800603e:	429a      	cmp	r2, r3
 8006040:	d004      	beq.n	800604c <__swbuf_r+0x6e>
 8006042:	89a3      	ldrh	r3, [r4, #12]
 8006044:	07db      	lsls	r3, r3, #31
 8006046:	d5e1      	bpl.n	800600c <__swbuf_r+0x2e>
 8006048:	2e0a      	cmp	r6, #10
 800604a:	d1df      	bne.n	800600c <__swbuf_r+0x2e>
 800604c:	4621      	mov	r1, r4
 800604e:	4628      	mov	r0, r5
 8006050:	f000 fddc 	bl	8006c0c <_fflush_r>
 8006054:	2800      	cmp	r0, #0
 8006056:	d0d9      	beq.n	800600c <__swbuf_r+0x2e>
 8006058:	e7d6      	b.n	8006008 <__swbuf_r+0x2a>
	...

0800605c <__swsetup_r>:
 800605c:	b538      	push	{r3, r4, r5, lr}
 800605e:	4b29      	ldr	r3, [pc, #164]	@ (8006104 <__swsetup_r+0xa8>)
 8006060:	4605      	mov	r5, r0
 8006062:	6818      	ldr	r0, [r3, #0]
 8006064:	460c      	mov	r4, r1
 8006066:	b118      	cbz	r0, 8006070 <__swsetup_r+0x14>
 8006068:	6a03      	ldr	r3, [r0, #32]
 800606a:	b90b      	cbnz	r3, 8006070 <__swsetup_r+0x14>
 800606c:	f7ff fe58 	bl	8005d20 <__sinit>
 8006070:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006074:	0719      	lsls	r1, r3, #28
 8006076:	d422      	bmi.n	80060be <__swsetup_r+0x62>
 8006078:	06da      	lsls	r2, r3, #27
 800607a:	d407      	bmi.n	800608c <__swsetup_r+0x30>
 800607c:	2209      	movs	r2, #9
 800607e:	602a      	str	r2, [r5, #0]
 8006080:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006084:	81a3      	strh	r3, [r4, #12]
 8006086:	f04f 30ff 	mov.w	r0, #4294967295
 800608a:	e033      	b.n	80060f4 <__swsetup_r+0x98>
 800608c:	0758      	lsls	r0, r3, #29
 800608e:	d512      	bpl.n	80060b6 <__swsetup_r+0x5a>
 8006090:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006092:	b141      	cbz	r1, 80060a6 <__swsetup_r+0x4a>
 8006094:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006098:	4299      	cmp	r1, r3
 800609a:	d002      	beq.n	80060a2 <__swsetup_r+0x46>
 800609c:	4628      	mov	r0, r5
 800609e:	f000 f8bf 	bl	8006220 <_free_r>
 80060a2:	2300      	movs	r3, #0
 80060a4:	6363      	str	r3, [r4, #52]	@ 0x34
 80060a6:	89a3      	ldrh	r3, [r4, #12]
 80060a8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80060ac:	81a3      	strh	r3, [r4, #12]
 80060ae:	2300      	movs	r3, #0
 80060b0:	6063      	str	r3, [r4, #4]
 80060b2:	6923      	ldr	r3, [r4, #16]
 80060b4:	6023      	str	r3, [r4, #0]
 80060b6:	89a3      	ldrh	r3, [r4, #12]
 80060b8:	f043 0308 	orr.w	r3, r3, #8
 80060bc:	81a3      	strh	r3, [r4, #12]
 80060be:	6923      	ldr	r3, [r4, #16]
 80060c0:	b94b      	cbnz	r3, 80060d6 <__swsetup_r+0x7a>
 80060c2:	89a3      	ldrh	r3, [r4, #12]
 80060c4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80060c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80060cc:	d003      	beq.n	80060d6 <__swsetup_r+0x7a>
 80060ce:	4621      	mov	r1, r4
 80060d0:	4628      	mov	r0, r5
 80060d2:	f000 fde9 	bl	8006ca8 <__smakebuf_r>
 80060d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80060da:	f013 0201 	ands.w	r2, r3, #1
 80060de:	d00a      	beq.n	80060f6 <__swsetup_r+0x9a>
 80060e0:	2200      	movs	r2, #0
 80060e2:	60a2      	str	r2, [r4, #8]
 80060e4:	6962      	ldr	r2, [r4, #20]
 80060e6:	4252      	negs	r2, r2
 80060e8:	61a2      	str	r2, [r4, #24]
 80060ea:	6922      	ldr	r2, [r4, #16]
 80060ec:	b942      	cbnz	r2, 8006100 <__swsetup_r+0xa4>
 80060ee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80060f2:	d1c5      	bne.n	8006080 <__swsetup_r+0x24>
 80060f4:	bd38      	pop	{r3, r4, r5, pc}
 80060f6:	0799      	lsls	r1, r3, #30
 80060f8:	bf58      	it	pl
 80060fa:	6962      	ldrpl	r2, [r4, #20]
 80060fc:	60a2      	str	r2, [r4, #8]
 80060fe:	e7f4      	b.n	80060ea <__swsetup_r+0x8e>
 8006100:	2000      	movs	r0, #0
 8006102:	e7f7      	b.n	80060f4 <__swsetup_r+0x98>
 8006104:	20000024 	.word	0x20000024

08006108 <memset>:
 8006108:	4402      	add	r2, r0
 800610a:	4603      	mov	r3, r0
 800610c:	4293      	cmp	r3, r2
 800610e:	d100      	bne.n	8006112 <memset+0xa>
 8006110:	4770      	bx	lr
 8006112:	f803 1b01 	strb.w	r1, [r3], #1
 8006116:	e7f9      	b.n	800610c <memset+0x4>

08006118 <_close_r>:
 8006118:	b538      	push	{r3, r4, r5, lr}
 800611a:	4d06      	ldr	r5, [pc, #24]	@ (8006134 <_close_r+0x1c>)
 800611c:	2300      	movs	r3, #0
 800611e:	4604      	mov	r4, r0
 8006120:	4608      	mov	r0, r1
 8006122:	602b      	str	r3, [r5, #0]
 8006124:	f7fb ff36 	bl	8001f94 <_close>
 8006128:	1c43      	adds	r3, r0, #1
 800612a:	d102      	bne.n	8006132 <_close_r+0x1a>
 800612c:	682b      	ldr	r3, [r5, #0]
 800612e:	b103      	cbz	r3, 8006132 <_close_r+0x1a>
 8006130:	6023      	str	r3, [r4, #0]
 8006132:	bd38      	pop	{r3, r4, r5, pc}
 8006134:	20000d20 	.word	0x20000d20

08006138 <_lseek_r>:
 8006138:	b538      	push	{r3, r4, r5, lr}
 800613a:	4d07      	ldr	r5, [pc, #28]	@ (8006158 <_lseek_r+0x20>)
 800613c:	4604      	mov	r4, r0
 800613e:	4608      	mov	r0, r1
 8006140:	4611      	mov	r1, r2
 8006142:	2200      	movs	r2, #0
 8006144:	602a      	str	r2, [r5, #0]
 8006146:	461a      	mov	r2, r3
 8006148:	f7fb ff30 	bl	8001fac <_lseek>
 800614c:	1c43      	adds	r3, r0, #1
 800614e:	d102      	bne.n	8006156 <_lseek_r+0x1e>
 8006150:	682b      	ldr	r3, [r5, #0]
 8006152:	b103      	cbz	r3, 8006156 <_lseek_r+0x1e>
 8006154:	6023      	str	r3, [r4, #0]
 8006156:	bd38      	pop	{r3, r4, r5, pc}
 8006158:	20000d20 	.word	0x20000d20

0800615c <_read_r>:
 800615c:	b538      	push	{r3, r4, r5, lr}
 800615e:	4d07      	ldr	r5, [pc, #28]	@ (800617c <_read_r+0x20>)
 8006160:	4604      	mov	r4, r0
 8006162:	4608      	mov	r0, r1
 8006164:	4611      	mov	r1, r2
 8006166:	2200      	movs	r2, #0
 8006168:	602a      	str	r2, [r5, #0]
 800616a:	461a      	mov	r2, r3
 800616c:	f7fb ff04 	bl	8001f78 <_read>
 8006170:	1c43      	adds	r3, r0, #1
 8006172:	d102      	bne.n	800617a <_read_r+0x1e>
 8006174:	682b      	ldr	r3, [r5, #0]
 8006176:	b103      	cbz	r3, 800617a <_read_r+0x1e>
 8006178:	6023      	str	r3, [r4, #0]
 800617a:	bd38      	pop	{r3, r4, r5, pc}
 800617c:	20000d20 	.word	0x20000d20

08006180 <_sbrk_r>:
 8006180:	b538      	push	{r3, r4, r5, lr}
 8006182:	4d06      	ldr	r5, [pc, #24]	@ (800619c <_sbrk_r+0x1c>)
 8006184:	2300      	movs	r3, #0
 8006186:	4604      	mov	r4, r0
 8006188:	4608      	mov	r0, r1
 800618a:	602b      	str	r3, [r5, #0]
 800618c:	f7fb ff10 	bl	8001fb0 <_sbrk>
 8006190:	1c43      	adds	r3, r0, #1
 8006192:	d102      	bne.n	800619a <_sbrk_r+0x1a>
 8006194:	682b      	ldr	r3, [r5, #0]
 8006196:	b103      	cbz	r3, 800619a <_sbrk_r+0x1a>
 8006198:	6023      	str	r3, [r4, #0]
 800619a:	bd38      	pop	{r3, r4, r5, pc}
 800619c:	20000d20 	.word	0x20000d20

080061a0 <_write_r>:
 80061a0:	b538      	push	{r3, r4, r5, lr}
 80061a2:	4d07      	ldr	r5, [pc, #28]	@ (80061c0 <_write_r+0x20>)
 80061a4:	4604      	mov	r4, r0
 80061a6:	4608      	mov	r0, r1
 80061a8:	4611      	mov	r1, r2
 80061aa:	2200      	movs	r2, #0
 80061ac:	602a      	str	r2, [r5, #0]
 80061ae:	461a      	mov	r2, r3
 80061b0:	f7fe feb6 	bl	8004f20 <_write>
 80061b4:	1c43      	adds	r3, r0, #1
 80061b6:	d102      	bne.n	80061be <_write_r+0x1e>
 80061b8:	682b      	ldr	r3, [r5, #0]
 80061ba:	b103      	cbz	r3, 80061be <_write_r+0x1e>
 80061bc:	6023      	str	r3, [r4, #0]
 80061be:	bd38      	pop	{r3, r4, r5, pc}
 80061c0:	20000d20 	.word	0x20000d20

080061c4 <__errno>:
 80061c4:	4b01      	ldr	r3, [pc, #4]	@ (80061cc <__errno+0x8>)
 80061c6:	6818      	ldr	r0, [r3, #0]
 80061c8:	4770      	bx	lr
 80061ca:	bf00      	nop
 80061cc:	20000024 	.word	0x20000024

080061d0 <__libc_init_array>:
 80061d0:	b570      	push	{r4, r5, r6, lr}
 80061d2:	4d0d      	ldr	r5, [pc, #52]	@ (8006208 <__libc_init_array+0x38>)
 80061d4:	4c0d      	ldr	r4, [pc, #52]	@ (800620c <__libc_init_array+0x3c>)
 80061d6:	1b64      	subs	r4, r4, r5
 80061d8:	10a4      	asrs	r4, r4, #2
 80061da:	2600      	movs	r6, #0
 80061dc:	42a6      	cmp	r6, r4
 80061de:	d109      	bne.n	80061f4 <__libc_init_array+0x24>
 80061e0:	4d0b      	ldr	r5, [pc, #44]	@ (8006210 <__libc_init_array+0x40>)
 80061e2:	4c0c      	ldr	r4, [pc, #48]	@ (8006214 <__libc_init_array+0x44>)
 80061e4:	f000 fe1c 	bl	8006e20 <_init>
 80061e8:	1b64      	subs	r4, r4, r5
 80061ea:	10a4      	asrs	r4, r4, #2
 80061ec:	2600      	movs	r6, #0
 80061ee:	42a6      	cmp	r6, r4
 80061f0:	d105      	bne.n	80061fe <__libc_init_array+0x2e>
 80061f2:	bd70      	pop	{r4, r5, r6, pc}
 80061f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80061f8:	4798      	blx	r3
 80061fa:	3601      	adds	r6, #1
 80061fc:	e7ee      	b.n	80061dc <__libc_init_array+0xc>
 80061fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8006202:	4798      	blx	r3
 8006204:	3601      	adds	r6, #1
 8006206:	e7f2      	b.n	80061ee <__libc_init_array+0x1e>
 8006208:	08052994 	.word	0x08052994
 800620c:	08052994 	.word	0x08052994
 8006210:	08052994 	.word	0x08052994
 8006214:	08052998 	.word	0x08052998

08006218 <__retarget_lock_init_recursive>:
 8006218:	4770      	bx	lr

0800621a <__retarget_lock_acquire_recursive>:
 800621a:	4770      	bx	lr

0800621c <__retarget_lock_release_recursive>:
 800621c:	4770      	bx	lr
	...

08006220 <_free_r>:
 8006220:	b538      	push	{r3, r4, r5, lr}
 8006222:	4605      	mov	r5, r0
 8006224:	2900      	cmp	r1, #0
 8006226:	d041      	beq.n	80062ac <_free_r+0x8c>
 8006228:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800622c:	1f0c      	subs	r4, r1, #4
 800622e:	2b00      	cmp	r3, #0
 8006230:	bfb8      	it	lt
 8006232:	18e4      	addlt	r4, r4, r3
 8006234:	f7ff fcdc 	bl	8005bf0 <__malloc_lock>
 8006238:	4a1d      	ldr	r2, [pc, #116]	@ (80062b0 <_free_r+0x90>)
 800623a:	6813      	ldr	r3, [r2, #0]
 800623c:	b933      	cbnz	r3, 800624c <_free_r+0x2c>
 800623e:	6063      	str	r3, [r4, #4]
 8006240:	6014      	str	r4, [r2, #0]
 8006242:	4628      	mov	r0, r5
 8006244:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006248:	f7ff bcd8 	b.w	8005bfc <__malloc_unlock>
 800624c:	42a3      	cmp	r3, r4
 800624e:	d908      	bls.n	8006262 <_free_r+0x42>
 8006250:	6820      	ldr	r0, [r4, #0]
 8006252:	1821      	adds	r1, r4, r0
 8006254:	428b      	cmp	r3, r1
 8006256:	bf01      	itttt	eq
 8006258:	6819      	ldreq	r1, [r3, #0]
 800625a:	685b      	ldreq	r3, [r3, #4]
 800625c:	1809      	addeq	r1, r1, r0
 800625e:	6021      	streq	r1, [r4, #0]
 8006260:	e7ed      	b.n	800623e <_free_r+0x1e>
 8006262:	461a      	mov	r2, r3
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	b10b      	cbz	r3, 800626c <_free_r+0x4c>
 8006268:	42a3      	cmp	r3, r4
 800626a:	d9fa      	bls.n	8006262 <_free_r+0x42>
 800626c:	6811      	ldr	r1, [r2, #0]
 800626e:	1850      	adds	r0, r2, r1
 8006270:	42a0      	cmp	r0, r4
 8006272:	d10b      	bne.n	800628c <_free_r+0x6c>
 8006274:	6820      	ldr	r0, [r4, #0]
 8006276:	4401      	add	r1, r0
 8006278:	1850      	adds	r0, r2, r1
 800627a:	4283      	cmp	r3, r0
 800627c:	6011      	str	r1, [r2, #0]
 800627e:	d1e0      	bne.n	8006242 <_free_r+0x22>
 8006280:	6818      	ldr	r0, [r3, #0]
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	6053      	str	r3, [r2, #4]
 8006286:	4408      	add	r0, r1
 8006288:	6010      	str	r0, [r2, #0]
 800628a:	e7da      	b.n	8006242 <_free_r+0x22>
 800628c:	d902      	bls.n	8006294 <_free_r+0x74>
 800628e:	230c      	movs	r3, #12
 8006290:	602b      	str	r3, [r5, #0]
 8006292:	e7d6      	b.n	8006242 <_free_r+0x22>
 8006294:	6820      	ldr	r0, [r4, #0]
 8006296:	1821      	adds	r1, r4, r0
 8006298:	428b      	cmp	r3, r1
 800629a:	bf04      	itt	eq
 800629c:	6819      	ldreq	r1, [r3, #0]
 800629e:	685b      	ldreq	r3, [r3, #4]
 80062a0:	6063      	str	r3, [r4, #4]
 80062a2:	bf04      	itt	eq
 80062a4:	1809      	addeq	r1, r1, r0
 80062a6:	6021      	streq	r1, [r4, #0]
 80062a8:	6054      	str	r4, [r2, #4]
 80062aa:	e7ca      	b.n	8006242 <_free_r+0x22>
 80062ac:	bd38      	pop	{r3, r4, r5, pc}
 80062ae:	bf00      	nop
 80062b0:	20000be0 	.word	0x20000be0

080062b4 <__ssputs_r>:
 80062b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062b8:	688e      	ldr	r6, [r1, #8]
 80062ba:	461f      	mov	r7, r3
 80062bc:	42be      	cmp	r6, r7
 80062be:	680b      	ldr	r3, [r1, #0]
 80062c0:	4682      	mov	sl, r0
 80062c2:	460c      	mov	r4, r1
 80062c4:	4690      	mov	r8, r2
 80062c6:	d82d      	bhi.n	8006324 <__ssputs_r+0x70>
 80062c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80062cc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80062d0:	d026      	beq.n	8006320 <__ssputs_r+0x6c>
 80062d2:	6965      	ldr	r5, [r4, #20]
 80062d4:	6909      	ldr	r1, [r1, #16]
 80062d6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80062da:	eba3 0901 	sub.w	r9, r3, r1
 80062de:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80062e2:	1c7b      	adds	r3, r7, #1
 80062e4:	444b      	add	r3, r9
 80062e6:	106d      	asrs	r5, r5, #1
 80062e8:	429d      	cmp	r5, r3
 80062ea:	bf38      	it	cc
 80062ec:	461d      	movcc	r5, r3
 80062ee:	0553      	lsls	r3, r2, #21
 80062f0:	d527      	bpl.n	8006342 <__ssputs_r+0x8e>
 80062f2:	4629      	mov	r1, r5
 80062f4:	f7ff fbfc 	bl	8005af0 <_malloc_r>
 80062f8:	4606      	mov	r6, r0
 80062fa:	b360      	cbz	r0, 8006356 <__ssputs_r+0xa2>
 80062fc:	6921      	ldr	r1, [r4, #16]
 80062fe:	464a      	mov	r2, r9
 8006300:	f000 fd4a 	bl	8006d98 <memcpy>
 8006304:	89a3      	ldrh	r3, [r4, #12]
 8006306:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800630a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800630e:	81a3      	strh	r3, [r4, #12]
 8006310:	6126      	str	r6, [r4, #16]
 8006312:	6165      	str	r5, [r4, #20]
 8006314:	444e      	add	r6, r9
 8006316:	eba5 0509 	sub.w	r5, r5, r9
 800631a:	6026      	str	r6, [r4, #0]
 800631c:	60a5      	str	r5, [r4, #8]
 800631e:	463e      	mov	r6, r7
 8006320:	42be      	cmp	r6, r7
 8006322:	d900      	bls.n	8006326 <__ssputs_r+0x72>
 8006324:	463e      	mov	r6, r7
 8006326:	6820      	ldr	r0, [r4, #0]
 8006328:	4632      	mov	r2, r6
 800632a:	4641      	mov	r1, r8
 800632c:	f000 fcf8 	bl	8006d20 <memmove>
 8006330:	68a3      	ldr	r3, [r4, #8]
 8006332:	1b9b      	subs	r3, r3, r6
 8006334:	60a3      	str	r3, [r4, #8]
 8006336:	6823      	ldr	r3, [r4, #0]
 8006338:	4433      	add	r3, r6
 800633a:	6023      	str	r3, [r4, #0]
 800633c:	2000      	movs	r0, #0
 800633e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006342:	462a      	mov	r2, r5
 8006344:	f000 fd36 	bl	8006db4 <_realloc_r>
 8006348:	4606      	mov	r6, r0
 800634a:	2800      	cmp	r0, #0
 800634c:	d1e0      	bne.n	8006310 <__ssputs_r+0x5c>
 800634e:	6921      	ldr	r1, [r4, #16]
 8006350:	4650      	mov	r0, sl
 8006352:	f7ff ff65 	bl	8006220 <_free_r>
 8006356:	230c      	movs	r3, #12
 8006358:	f8ca 3000 	str.w	r3, [sl]
 800635c:	89a3      	ldrh	r3, [r4, #12]
 800635e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006362:	81a3      	strh	r3, [r4, #12]
 8006364:	f04f 30ff 	mov.w	r0, #4294967295
 8006368:	e7e9      	b.n	800633e <__ssputs_r+0x8a>
	...

0800636c <_svfiprintf_r>:
 800636c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006370:	4698      	mov	r8, r3
 8006372:	898b      	ldrh	r3, [r1, #12]
 8006374:	061b      	lsls	r3, r3, #24
 8006376:	b09d      	sub	sp, #116	@ 0x74
 8006378:	4607      	mov	r7, r0
 800637a:	460d      	mov	r5, r1
 800637c:	4614      	mov	r4, r2
 800637e:	d510      	bpl.n	80063a2 <_svfiprintf_r+0x36>
 8006380:	690b      	ldr	r3, [r1, #16]
 8006382:	b973      	cbnz	r3, 80063a2 <_svfiprintf_r+0x36>
 8006384:	2140      	movs	r1, #64	@ 0x40
 8006386:	f7ff fbb3 	bl	8005af0 <_malloc_r>
 800638a:	6028      	str	r0, [r5, #0]
 800638c:	6128      	str	r0, [r5, #16]
 800638e:	b930      	cbnz	r0, 800639e <_svfiprintf_r+0x32>
 8006390:	230c      	movs	r3, #12
 8006392:	603b      	str	r3, [r7, #0]
 8006394:	f04f 30ff 	mov.w	r0, #4294967295
 8006398:	b01d      	add	sp, #116	@ 0x74
 800639a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800639e:	2340      	movs	r3, #64	@ 0x40
 80063a0:	616b      	str	r3, [r5, #20]
 80063a2:	2300      	movs	r3, #0
 80063a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80063a6:	2320      	movs	r3, #32
 80063a8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80063ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80063b0:	2330      	movs	r3, #48	@ 0x30
 80063b2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006550 <_svfiprintf_r+0x1e4>
 80063b6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80063ba:	f04f 0901 	mov.w	r9, #1
 80063be:	4623      	mov	r3, r4
 80063c0:	469a      	mov	sl, r3
 80063c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80063c6:	b10a      	cbz	r2, 80063cc <_svfiprintf_r+0x60>
 80063c8:	2a25      	cmp	r2, #37	@ 0x25
 80063ca:	d1f9      	bne.n	80063c0 <_svfiprintf_r+0x54>
 80063cc:	ebba 0b04 	subs.w	fp, sl, r4
 80063d0:	d00b      	beq.n	80063ea <_svfiprintf_r+0x7e>
 80063d2:	465b      	mov	r3, fp
 80063d4:	4622      	mov	r2, r4
 80063d6:	4629      	mov	r1, r5
 80063d8:	4638      	mov	r0, r7
 80063da:	f7ff ff6b 	bl	80062b4 <__ssputs_r>
 80063de:	3001      	adds	r0, #1
 80063e0:	f000 80a7 	beq.w	8006532 <_svfiprintf_r+0x1c6>
 80063e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80063e6:	445a      	add	r2, fp
 80063e8:	9209      	str	r2, [sp, #36]	@ 0x24
 80063ea:	f89a 3000 	ldrb.w	r3, [sl]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	f000 809f 	beq.w	8006532 <_svfiprintf_r+0x1c6>
 80063f4:	2300      	movs	r3, #0
 80063f6:	f04f 32ff 	mov.w	r2, #4294967295
 80063fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80063fe:	f10a 0a01 	add.w	sl, sl, #1
 8006402:	9304      	str	r3, [sp, #16]
 8006404:	9307      	str	r3, [sp, #28]
 8006406:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800640a:	931a      	str	r3, [sp, #104]	@ 0x68
 800640c:	4654      	mov	r4, sl
 800640e:	2205      	movs	r2, #5
 8006410:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006414:	484e      	ldr	r0, [pc, #312]	@ (8006550 <_svfiprintf_r+0x1e4>)
 8006416:	f7f9 ff03 	bl	8000220 <memchr>
 800641a:	9a04      	ldr	r2, [sp, #16]
 800641c:	b9d8      	cbnz	r0, 8006456 <_svfiprintf_r+0xea>
 800641e:	06d0      	lsls	r0, r2, #27
 8006420:	bf44      	itt	mi
 8006422:	2320      	movmi	r3, #32
 8006424:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006428:	0711      	lsls	r1, r2, #28
 800642a:	bf44      	itt	mi
 800642c:	232b      	movmi	r3, #43	@ 0x2b
 800642e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006432:	f89a 3000 	ldrb.w	r3, [sl]
 8006436:	2b2a      	cmp	r3, #42	@ 0x2a
 8006438:	d015      	beq.n	8006466 <_svfiprintf_r+0xfa>
 800643a:	9a07      	ldr	r2, [sp, #28]
 800643c:	4654      	mov	r4, sl
 800643e:	2000      	movs	r0, #0
 8006440:	f04f 0c0a 	mov.w	ip, #10
 8006444:	4621      	mov	r1, r4
 8006446:	f811 3b01 	ldrb.w	r3, [r1], #1
 800644a:	3b30      	subs	r3, #48	@ 0x30
 800644c:	2b09      	cmp	r3, #9
 800644e:	d94b      	bls.n	80064e8 <_svfiprintf_r+0x17c>
 8006450:	b1b0      	cbz	r0, 8006480 <_svfiprintf_r+0x114>
 8006452:	9207      	str	r2, [sp, #28]
 8006454:	e014      	b.n	8006480 <_svfiprintf_r+0x114>
 8006456:	eba0 0308 	sub.w	r3, r0, r8
 800645a:	fa09 f303 	lsl.w	r3, r9, r3
 800645e:	4313      	orrs	r3, r2
 8006460:	9304      	str	r3, [sp, #16]
 8006462:	46a2      	mov	sl, r4
 8006464:	e7d2      	b.n	800640c <_svfiprintf_r+0xa0>
 8006466:	9b03      	ldr	r3, [sp, #12]
 8006468:	1d19      	adds	r1, r3, #4
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	9103      	str	r1, [sp, #12]
 800646e:	2b00      	cmp	r3, #0
 8006470:	bfbb      	ittet	lt
 8006472:	425b      	neglt	r3, r3
 8006474:	f042 0202 	orrlt.w	r2, r2, #2
 8006478:	9307      	strge	r3, [sp, #28]
 800647a:	9307      	strlt	r3, [sp, #28]
 800647c:	bfb8      	it	lt
 800647e:	9204      	strlt	r2, [sp, #16]
 8006480:	7823      	ldrb	r3, [r4, #0]
 8006482:	2b2e      	cmp	r3, #46	@ 0x2e
 8006484:	d10a      	bne.n	800649c <_svfiprintf_r+0x130>
 8006486:	7863      	ldrb	r3, [r4, #1]
 8006488:	2b2a      	cmp	r3, #42	@ 0x2a
 800648a:	d132      	bne.n	80064f2 <_svfiprintf_r+0x186>
 800648c:	9b03      	ldr	r3, [sp, #12]
 800648e:	1d1a      	adds	r2, r3, #4
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	9203      	str	r2, [sp, #12]
 8006494:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006498:	3402      	adds	r4, #2
 800649a:	9305      	str	r3, [sp, #20]
 800649c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006560 <_svfiprintf_r+0x1f4>
 80064a0:	7821      	ldrb	r1, [r4, #0]
 80064a2:	2203      	movs	r2, #3
 80064a4:	4650      	mov	r0, sl
 80064a6:	f7f9 febb 	bl	8000220 <memchr>
 80064aa:	b138      	cbz	r0, 80064bc <_svfiprintf_r+0x150>
 80064ac:	9b04      	ldr	r3, [sp, #16]
 80064ae:	eba0 000a 	sub.w	r0, r0, sl
 80064b2:	2240      	movs	r2, #64	@ 0x40
 80064b4:	4082      	lsls	r2, r0
 80064b6:	4313      	orrs	r3, r2
 80064b8:	3401      	adds	r4, #1
 80064ba:	9304      	str	r3, [sp, #16]
 80064bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064c0:	4824      	ldr	r0, [pc, #144]	@ (8006554 <_svfiprintf_r+0x1e8>)
 80064c2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80064c6:	2206      	movs	r2, #6
 80064c8:	f7f9 feaa 	bl	8000220 <memchr>
 80064cc:	2800      	cmp	r0, #0
 80064ce:	d036      	beq.n	800653e <_svfiprintf_r+0x1d2>
 80064d0:	4b21      	ldr	r3, [pc, #132]	@ (8006558 <_svfiprintf_r+0x1ec>)
 80064d2:	bb1b      	cbnz	r3, 800651c <_svfiprintf_r+0x1b0>
 80064d4:	9b03      	ldr	r3, [sp, #12]
 80064d6:	3307      	adds	r3, #7
 80064d8:	f023 0307 	bic.w	r3, r3, #7
 80064dc:	3308      	adds	r3, #8
 80064de:	9303      	str	r3, [sp, #12]
 80064e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064e2:	4433      	add	r3, r6
 80064e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80064e6:	e76a      	b.n	80063be <_svfiprintf_r+0x52>
 80064e8:	fb0c 3202 	mla	r2, ip, r2, r3
 80064ec:	460c      	mov	r4, r1
 80064ee:	2001      	movs	r0, #1
 80064f0:	e7a8      	b.n	8006444 <_svfiprintf_r+0xd8>
 80064f2:	2300      	movs	r3, #0
 80064f4:	3401      	adds	r4, #1
 80064f6:	9305      	str	r3, [sp, #20]
 80064f8:	4619      	mov	r1, r3
 80064fa:	f04f 0c0a 	mov.w	ip, #10
 80064fe:	4620      	mov	r0, r4
 8006500:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006504:	3a30      	subs	r2, #48	@ 0x30
 8006506:	2a09      	cmp	r2, #9
 8006508:	d903      	bls.n	8006512 <_svfiprintf_r+0x1a6>
 800650a:	2b00      	cmp	r3, #0
 800650c:	d0c6      	beq.n	800649c <_svfiprintf_r+0x130>
 800650e:	9105      	str	r1, [sp, #20]
 8006510:	e7c4      	b.n	800649c <_svfiprintf_r+0x130>
 8006512:	fb0c 2101 	mla	r1, ip, r1, r2
 8006516:	4604      	mov	r4, r0
 8006518:	2301      	movs	r3, #1
 800651a:	e7f0      	b.n	80064fe <_svfiprintf_r+0x192>
 800651c:	ab03      	add	r3, sp, #12
 800651e:	9300      	str	r3, [sp, #0]
 8006520:	462a      	mov	r2, r5
 8006522:	4b0e      	ldr	r3, [pc, #56]	@ (800655c <_svfiprintf_r+0x1f0>)
 8006524:	a904      	add	r1, sp, #16
 8006526:	4638      	mov	r0, r7
 8006528:	f3af 8000 	nop.w
 800652c:	1c42      	adds	r2, r0, #1
 800652e:	4606      	mov	r6, r0
 8006530:	d1d6      	bne.n	80064e0 <_svfiprintf_r+0x174>
 8006532:	89ab      	ldrh	r3, [r5, #12]
 8006534:	065b      	lsls	r3, r3, #25
 8006536:	f53f af2d 	bmi.w	8006394 <_svfiprintf_r+0x28>
 800653a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800653c:	e72c      	b.n	8006398 <_svfiprintf_r+0x2c>
 800653e:	ab03      	add	r3, sp, #12
 8006540:	9300      	str	r3, [sp, #0]
 8006542:	462a      	mov	r2, r5
 8006544:	4b05      	ldr	r3, [pc, #20]	@ (800655c <_svfiprintf_r+0x1f0>)
 8006546:	a904      	add	r1, sp, #16
 8006548:	4638      	mov	r0, r7
 800654a:	f000 f9bb 	bl	80068c4 <_printf_i>
 800654e:	e7ed      	b.n	800652c <_svfiprintf_r+0x1c0>
 8006550:	08052958 	.word	0x08052958
 8006554:	08052962 	.word	0x08052962
 8006558:	00000000 	.word	0x00000000
 800655c:	080062b5 	.word	0x080062b5
 8006560:	0805295e 	.word	0x0805295e

08006564 <__sfputc_r>:
 8006564:	6893      	ldr	r3, [r2, #8]
 8006566:	3b01      	subs	r3, #1
 8006568:	2b00      	cmp	r3, #0
 800656a:	b410      	push	{r4}
 800656c:	6093      	str	r3, [r2, #8]
 800656e:	da08      	bge.n	8006582 <__sfputc_r+0x1e>
 8006570:	6994      	ldr	r4, [r2, #24]
 8006572:	42a3      	cmp	r3, r4
 8006574:	db01      	blt.n	800657a <__sfputc_r+0x16>
 8006576:	290a      	cmp	r1, #10
 8006578:	d103      	bne.n	8006582 <__sfputc_r+0x1e>
 800657a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800657e:	f7ff bd2e 	b.w	8005fde <__swbuf_r>
 8006582:	6813      	ldr	r3, [r2, #0]
 8006584:	1c58      	adds	r0, r3, #1
 8006586:	6010      	str	r0, [r2, #0]
 8006588:	7019      	strb	r1, [r3, #0]
 800658a:	4608      	mov	r0, r1
 800658c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006590:	4770      	bx	lr

08006592 <__sfputs_r>:
 8006592:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006594:	4606      	mov	r6, r0
 8006596:	460f      	mov	r7, r1
 8006598:	4614      	mov	r4, r2
 800659a:	18d5      	adds	r5, r2, r3
 800659c:	42ac      	cmp	r4, r5
 800659e:	d101      	bne.n	80065a4 <__sfputs_r+0x12>
 80065a0:	2000      	movs	r0, #0
 80065a2:	e007      	b.n	80065b4 <__sfputs_r+0x22>
 80065a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065a8:	463a      	mov	r2, r7
 80065aa:	4630      	mov	r0, r6
 80065ac:	f7ff ffda 	bl	8006564 <__sfputc_r>
 80065b0:	1c43      	adds	r3, r0, #1
 80065b2:	d1f3      	bne.n	800659c <__sfputs_r+0xa>
 80065b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080065b8 <_vfiprintf_r>:
 80065b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065bc:	460d      	mov	r5, r1
 80065be:	b09d      	sub	sp, #116	@ 0x74
 80065c0:	4614      	mov	r4, r2
 80065c2:	4698      	mov	r8, r3
 80065c4:	4606      	mov	r6, r0
 80065c6:	b118      	cbz	r0, 80065d0 <_vfiprintf_r+0x18>
 80065c8:	6a03      	ldr	r3, [r0, #32]
 80065ca:	b90b      	cbnz	r3, 80065d0 <_vfiprintf_r+0x18>
 80065cc:	f7ff fba8 	bl	8005d20 <__sinit>
 80065d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80065d2:	07d9      	lsls	r1, r3, #31
 80065d4:	d405      	bmi.n	80065e2 <_vfiprintf_r+0x2a>
 80065d6:	89ab      	ldrh	r3, [r5, #12]
 80065d8:	059a      	lsls	r2, r3, #22
 80065da:	d402      	bmi.n	80065e2 <_vfiprintf_r+0x2a>
 80065dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80065de:	f7ff fe1c 	bl	800621a <__retarget_lock_acquire_recursive>
 80065e2:	89ab      	ldrh	r3, [r5, #12]
 80065e4:	071b      	lsls	r3, r3, #28
 80065e6:	d501      	bpl.n	80065ec <_vfiprintf_r+0x34>
 80065e8:	692b      	ldr	r3, [r5, #16]
 80065ea:	b99b      	cbnz	r3, 8006614 <_vfiprintf_r+0x5c>
 80065ec:	4629      	mov	r1, r5
 80065ee:	4630      	mov	r0, r6
 80065f0:	f7ff fd34 	bl	800605c <__swsetup_r>
 80065f4:	b170      	cbz	r0, 8006614 <_vfiprintf_r+0x5c>
 80065f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80065f8:	07dc      	lsls	r4, r3, #31
 80065fa:	d504      	bpl.n	8006606 <_vfiprintf_r+0x4e>
 80065fc:	f04f 30ff 	mov.w	r0, #4294967295
 8006600:	b01d      	add	sp, #116	@ 0x74
 8006602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006606:	89ab      	ldrh	r3, [r5, #12]
 8006608:	0598      	lsls	r0, r3, #22
 800660a:	d4f7      	bmi.n	80065fc <_vfiprintf_r+0x44>
 800660c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800660e:	f7ff fe05 	bl	800621c <__retarget_lock_release_recursive>
 8006612:	e7f3      	b.n	80065fc <_vfiprintf_r+0x44>
 8006614:	2300      	movs	r3, #0
 8006616:	9309      	str	r3, [sp, #36]	@ 0x24
 8006618:	2320      	movs	r3, #32
 800661a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800661e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006622:	2330      	movs	r3, #48	@ 0x30
 8006624:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80067d4 <_vfiprintf_r+0x21c>
 8006628:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800662c:	f04f 0901 	mov.w	r9, #1
 8006630:	4623      	mov	r3, r4
 8006632:	469a      	mov	sl, r3
 8006634:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006638:	b10a      	cbz	r2, 800663e <_vfiprintf_r+0x86>
 800663a:	2a25      	cmp	r2, #37	@ 0x25
 800663c:	d1f9      	bne.n	8006632 <_vfiprintf_r+0x7a>
 800663e:	ebba 0b04 	subs.w	fp, sl, r4
 8006642:	d00b      	beq.n	800665c <_vfiprintf_r+0xa4>
 8006644:	465b      	mov	r3, fp
 8006646:	4622      	mov	r2, r4
 8006648:	4629      	mov	r1, r5
 800664a:	4630      	mov	r0, r6
 800664c:	f7ff ffa1 	bl	8006592 <__sfputs_r>
 8006650:	3001      	adds	r0, #1
 8006652:	f000 80a7 	beq.w	80067a4 <_vfiprintf_r+0x1ec>
 8006656:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006658:	445a      	add	r2, fp
 800665a:	9209      	str	r2, [sp, #36]	@ 0x24
 800665c:	f89a 3000 	ldrb.w	r3, [sl]
 8006660:	2b00      	cmp	r3, #0
 8006662:	f000 809f 	beq.w	80067a4 <_vfiprintf_r+0x1ec>
 8006666:	2300      	movs	r3, #0
 8006668:	f04f 32ff 	mov.w	r2, #4294967295
 800666c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006670:	f10a 0a01 	add.w	sl, sl, #1
 8006674:	9304      	str	r3, [sp, #16]
 8006676:	9307      	str	r3, [sp, #28]
 8006678:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800667c:	931a      	str	r3, [sp, #104]	@ 0x68
 800667e:	4654      	mov	r4, sl
 8006680:	2205      	movs	r2, #5
 8006682:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006686:	4853      	ldr	r0, [pc, #332]	@ (80067d4 <_vfiprintf_r+0x21c>)
 8006688:	f7f9 fdca 	bl	8000220 <memchr>
 800668c:	9a04      	ldr	r2, [sp, #16]
 800668e:	b9d8      	cbnz	r0, 80066c8 <_vfiprintf_r+0x110>
 8006690:	06d1      	lsls	r1, r2, #27
 8006692:	bf44      	itt	mi
 8006694:	2320      	movmi	r3, #32
 8006696:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800669a:	0713      	lsls	r3, r2, #28
 800669c:	bf44      	itt	mi
 800669e:	232b      	movmi	r3, #43	@ 0x2b
 80066a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80066a4:	f89a 3000 	ldrb.w	r3, [sl]
 80066a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80066aa:	d015      	beq.n	80066d8 <_vfiprintf_r+0x120>
 80066ac:	9a07      	ldr	r2, [sp, #28]
 80066ae:	4654      	mov	r4, sl
 80066b0:	2000      	movs	r0, #0
 80066b2:	f04f 0c0a 	mov.w	ip, #10
 80066b6:	4621      	mov	r1, r4
 80066b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80066bc:	3b30      	subs	r3, #48	@ 0x30
 80066be:	2b09      	cmp	r3, #9
 80066c0:	d94b      	bls.n	800675a <_vfiprintf_r+0x1a2>
 80066c2:	b1b0      	cbz	r0, 80066f2 <_vfiprintf_r+0x13a>
 80066c4:	9207      	str	r2, [sp, #28]
 80066c6:	e014      	b.n	80066f2 <_vfiprintf_r+0x13a>
 80066c8:	eba0 0308 	sub.w	r3, r0, r8
 80066cc:	fa09 f303 	lsl.w	r3, r9, r3
 80066d0:	4313      	orrs	r3, r2
 80066d2:	9304      	str	r3, [sp, #16]
 80066d4:	46a2      	mov	sl, r4
 80066d6:	e7d2      	b.n	800667e <_vfiprintf_r+0xc6>
 80066d8:	9b03      	ldr	r3, [sp, #12]
 80066da:	1d19      	adds	r1, r3, #4
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	9103      	str	r1, [sp, #12]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	bfbb      	ittet	lt
 80066e4:	425b      	neglt	r3, r3
 80066e6:	f042 0202 	orrlt.w	r2, r2, #2
 80066ea:	9307      	strge	r3, [sp, #28]
 80066ec:	9307      	strlt	r3, [sp, #28]
 80066ee:	bfb8      	it	lt
 80066f0:	9204      	strlt	r2, [sp, #16]
 80066f2:	7823      	ldrb	r3, [r4, #0]
 80066f4:	2b2e      	cmp	r3, #46	@ 0x2e
 80066f6:	d10a      	bne.n	800670e <_vfiprintf_r+0x156>
 80066f8:	7863      	ldrb	r3, [r4, #1]
 80066fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80066fc:	d132      	bne.n	8006764 <_vfiprintf_r+0x1ac>
 80066fe:	9b03      	ldr	r3, [sp, #12]
 8006700:	1d1a      	adds	r2, r3, #4
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	9203      	str	r2, [sp, #12]
 8006706:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800670a:	3402      	adds	r4, #2
 800670c:	9305      	str	r3, [sp, #20]
 800670e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80067e4 <_vfiprintf_r+0x22c>
 8006712:	7821      	ldrb	r1, [r4, #0]
 8006714:	2203      	movs	r2, #3
 8006716:	4650      	mov	r0, sl
 8006718:	f7f9 fd82 	bl	8000220 <memchr>
 800671c:	b138      	cbz	r0, 800672e <_vfiprintf_r+0x176>
 800671e:	9b04      	ldr	r3, [sp, #16]
 8006720:	eba0 000a 	sub.w	r0, r0, sl
 8006724:	2240      	movs	r2, #64	@ 0x40
 8006726:	4082      	lsls	r2, r0
 8006728:	4313      	orrs	r3, r2
 800672a:	3401      	adds	r4, #1
 800672c:	9304      	str	r3, [sp, #16]
 800672e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006732:	4829      	ldr	r0, [pc, #164]	@ (80067d8 <_vfiprintf_r+0x220>)
 8006734:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006738:	2206      	movs	r2, #6
 800673a:	f7f9 fd71 	bl	8000220 <memchr>
 800673e:	2800      	cmp	r0, #0
 8006740:	d03f      	beq.n	80067c2 <_vfiprintf_r+0x20a>
 8006742:	4b26      	ldr	r3, [pc, #152]	@ (80067dc <_vfiprintf_r+0x224>)
 8006744:	bb1b      	cbnz	r3, 800678e <_vfiprintf_r+0x1d6>
 8006746:	9b03      	ldr	r3, [sp, #12]
 8006748:	3307      	adds	r3, #7
 800674a:	f023 0307 	bic.w	r3, r3, #7
 800674e:	3308      	adds	r3, #8
 8006750:	9303      	str	r3, [sp, #12]
 8006752:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006754:	443b      	add	r3, r7
 8006756:	9309      	str	r3, [sp, #36]	@ 0x24
 8006758:	e76a      	b.n	8006630 <_vfiprintf_r+0x78>
 800675a:	fb0c 3202 	mla	r2, ip, r2, r3
 800675e:	460c      	mov	r4, r1
 8006760:	2001      	movs	r0, #1
 8006762:	e7a8      	b.n	80066b6 <_vfiprintf_r+0xfe>
 8006764:	2300      	movs	r3, #0
 8006766:	3401      	adds	r4, #1
 8006768:	9305      	str	r3, [sp, #20]
 800676a:	4619      	mov	r1, r3
 800676c:	f04f 0c0a 	mov.w	ip, #10
 8006770:	4620      	mov	r0, r4
 8006772:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006776:	3a30      	subs	r2, #48	@ 0x30
 8006778:	2a09      	cmp	r2, #9
 800677a:	d903      	bls.n	8006784 <_vfiprintf_r+0x1cc>
 800677c:	2b00      	cmp	r3, #0
 800677e:	d0c6      	beq.n	800670e <_vfiprintf_r+0x156>
 8006780:	9105      	str	r1, [sp, #20]
 8006782:	e7c4      	b.n	800670e <_vfiprintf_r+0x156>
 8006784:	fb0c 2101 	mla	r1, ip, r1, r2
 8006788:	4604      	mov	r4, r0
 800678a:	2301      	movs	r3, #1
 800678c:	e7f0      	b.n	8006770 <_vfiprintf_r+0x1b8>
 800678e:	ab03      	add	r3, sp, #12
 8006790:	9300      	str	r3, [sp, #0]
 8006792:	462a      	mov	r2, r5
 8006794:	4b12      	ldr	r3, [pc, #72]	@ (80067e0 <_vfiprintf_r+0x228>)
 8006796:	a904      	add	r1, sp, #16
 8006798:	4630      	mov	r0, r6
 800679a:	f3af 8000 	nop.w
 800679e:	4607      	mov	r7, r0
 80067a0:	1c78      	adds	r0, r7, #1
 80067a2:	d1d6      	bne.n	8006752 <_vfiprintf_r+0x19a>
 80067a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80067a6:	07d9      	lsls	r1, r3, #31
 80067a8:	d405      	bmi.n	80067b6 <_vfiprintf_r+0x1fe>
 80067aa:	89ab      	ldrh	r3, [r5, #12]
 80067ac:	059a      	lsls	r2, r3, #22
 80067ae:	d402      	bmi.n	80067b6 <_vfiprintf_r+0x1fe>
 80067b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80067b2:	f7ff fd33 	bl	800621c <__retarget_lock_release_recursive>
 80067b6:	89ab      	ldrh	r3, [r5, #12]
 80067b8:	065b      	lsls	r3, r3, #25
 80067ba:	f53f af1f 	bmi.w	80065fc <_vfiprintf_r+0x44>
 80067be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80067c0:	e71e      	b.n	8006600 <_vfiprintf_r+0x48>
 80067c2:	ab03      	add	r3, sp, #12
 80067c4:	9300      	str	r3, [sp, #0]
 80067c6:	462a      	mov	r2, r5
 80067c8:	4b05      	ldr	r3, [pc, #20]	@ (80067e0 <_vfiprintf_r+0x228>)
 80067ca:	a904      	add	r1, sp, #16
 80067cc:	4630      	mov	r0, r6
 80067ce:	f000 f879 	bl	80068c4 <_printf_i>
 80067d2:	e7e4      	b.n	800679e <_vfiprintf_r+0x1e6>
 80067d4:	08052958 	.word	0x08052958
 80067d8:	08052962 	.word	0x08052962
 80067dc:	00000000 	.word	0x00000000
 80067e0:	08006593 	.word	0x08006593
 80067e4:	0805295e 	.word	0x0805295e

080067e8 <_printf_common>:
 80067e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067ec:	4616      	mov	r6, r2
 80067ee:	4698      	mov	r8, r3
 80067f0:	688a      	ldr	r2, [r1, #8]
 80067f2:	690b      	ldr	r3, [r1, #16]
 80067f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80067f8:	4293      	cmp	r3, r2
 80067fa:	bfb8      	it	lt
 80067fc:	4613      	movlt	r3, r2
 80067fe:	6033      	str	r3, [r6, #0]
 8006800:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006804:	4607      	mov	r7, r0
 8006806:	460c      	mov	r4, r1
 8006808:	b10a      	cbz	r2, 800680e <_printf_common+0x26>
 800680a:	3301      	adds	r3, #1
 800680c:	6033      	str	r3, [r6, #0]
 800680e:	6823      	ldr	r3, [r4, #0]
 8006810:	0699      	lsls	r1, r3, #26
 8006812:	bf42      	ittt	mi
 8006814:	6833      	ldrmi	r3, [r6, #0]
 8006816:	3302      	addmi	r3, #2
 8006818:	6033      	strmi	r3, [r6, #0]
 800681a:	6825      	ldr	r5, [r4, #0]
 800681c:	f015 0506 	ands.w	r5, r5, #6
 8006820:	d106      	bne.n	8006830 <_printf_common+0x48>
 8006822:	f104 0a19 	add.w	sl, r4, #25
 8006826:	68e3      	ldr	r3, [r4, #12]
 8006828:	6832      	ldr	r2, [r6, #0]
 800682a:	1a9b      	subs	r3, r3, r2
 800682c:	42ab      	cmp	r3, r5
 800682e:	dc26      	bgt.n	800687e <_printf_common+0x96>
 8006830:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006834:	6822      	ldr	r2, [r4, #0]
 8006836:	3b00      	subs	r3, #0
 8006838:	bf18      	it	ne
 800683a:	2301      	movne	r3, #1
 800683c:	0692      	lsls	r2, r2, #26
 800683e:	d42b      	bmi.n	8006898 <_printf_common+0xb0>
 8006840:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006844:	4641      	mov	r1, r8
 8006846:	4638      	mov	r0, r7
 8006848:	47c8      	blx	r9
 800684a:	3001      	adds	r0, #1
 800684c:	d01e      	beq.n	800688c <_printf_common+0xa4>
 800684e:	6823      	ldr	r3, [r4, #0]
 8006850:	6922      	ldr	r2, [r4, #16]
 8006852:	f003 0306 	and.w	r3, r3, #6
 8006856:	2b04      	cmp	r3, #4
 8006858:	bf02      	ittt	eq
 800685a:	68e5      	ldreq	r5, [r4, #12]
 800685c:	6833      	ldreq	r3, [r6, #0]
 800685e:	1aed      	subeq	r5, r5, r3
 8006860:	68a3      	ldr	r3, [r4, #8]
 8006862:	bf0c      	ite	eq
 8006864:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006868:	2500      	movne	r5, #0
 800686a:	4293      	cmp	r3, r2
 800686c:	bfc4      	itt	gt
 800686e:	1a9b      	subgt	r3, r3, r2
 8006870:	18ed      	addgt	r5, r5, r3
 8006872:	2600      	movs	r6, #0
 8006874:	341a      	adds	r4, #26
 8006876:	42b5      	cmp	r5, r6
 8006878:	d11a      	bne.n	80068b0 <_printf_common+0xc8>
 800687a:	2000      	movs	r0, #0
 800687c:	e008      	b.n	8006890 <_printf_common+0xa8>
 800687e:	2301      	movs	r3, #1
 8006880:	4652      	mov	r2, sl
 8006882:	4641      	mov	r1, r8
 8006884:	4638      	mov	r0, r7
 8006886:	47c8      	blx	r9
 8006888:	3001      	adds	r0, #1
 800688a:	d103      	bne.n	8006894 <_printf_common+0xac>
 800688c:	f04f 30ff 	mov.w	r0, #4294967295
 8006890:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006894:	3501      	adds	r5, #1
 8006896:	e7c6      	b.n	8006826 <_printf_common+0x3e>
 8006898:	18e1      	adds	r1, r4, r3
 800689a:	1c5a      	adds	r2, r3, #1
 800689c:	2030      	movs	r0, #48	@ 0x30
 800689e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80068a2:	4422      	add	r2, r4
 80068a4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80068a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80068ac:	3302      	adds	r3, #2
 80068ae:	e7c7      	b.n	8006840 <_printf_common+0x58>
 80068b0:	2301      	movs	r3, #1
 80068b2:	4622      	mov	r2, r4
 80068b4:	4641      	mov	r1, r8
 80068b6:	4638      	mov	r0, r7
 80068b8:	47c8      	blx	r9
 80068ba:	3001      	adds	r0, #1
 80068bc:	d0e6      	beq.n	800688c <_printf_common+0xa4>
 80068be:	3601      	adds	r6, #1
 80068c0:	e7d9      	b.n	8006876 <_printf_common+0x8e>
	...

080068c4 <_printf_i>:
 80068c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80068c8:	7e0f      	ldrb	r7, [r1, #24]
 80068ca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80068cc:	2f78      	cmp	r7, #120	@ 0x78
 80068ce:	4691      	mov	r9, r2
 80068d0:	4680      	mov	r8, r0
 80068d2:	460c      	mov	r4, r1
 80068d4:	469a      	mov	sl, r3
 80068d6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80068da:	d807      	bhi.n	80068ec <_printf_i+0x28>
 80068dc:	2f62      	cmp	r7, #98	@ 0x62
 80068de:	d80a      	bhi.n	80068f6 <_printf_i+0x32>
 80068e0:	2f00      	cmp	r7, #0
 80068e2:	f000 80d2 	beq.w	8006a8a <_printf_i+0x1c6>
 80068e6:	2f58      	cmp	r7, #88	@ 0x58
 80068e8:	f000 80b9 	beq.w	8006a5e <_printf_i+0x19a>
 80068ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80068f0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80068f4:	e03a      	b.n	800696c <_printf_i+0xa8>
 80068f6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80068fa:	2b15      	cmp	r3, #21
 80068fc:	d8f6      	bhi.n	80068ec <_printf_i+0x28>
 80068fe:	a101      	add	r1, pc, #4	@ (adr r1, 8006904 <_printf_i+0x40>)
 8006900:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006904:	0800695d 	.word	0x0800695d
 8006908:	08006971 	.word	0x08006971
 800690c:	080068ed 	.word	0x080068ed
 8006910:	080068ed 	.word	0x080068ed
 8006914:	080068ed 	.word	0x080068ed
 8006918:	080068ed 	.word	0x080068ed
 800691c:	08006971 	.word	0x08006971
 8006920:	080068ed 	.word	0x080068ed
 8006924:	080068ed 	.word	0x080068ed
 8006928:	080068ed 	.word	0x080068ed
 800692c:	080068ed 	.word	0x080068ed
 8006930:	08006a71 	.word	0x08006a71
 8006934:	0800699b 	.word	0x0800699b
 8006938:	08006a2b 	.word	0x08006a2b
 800693c:	080068ed 	.word	0x080068ed
 8006940:	080068ed 	.word	0x080068ed
 8006944:	08006a93 	.word	0x08006a93
 8006948:	080068ed 	.word	0x080068ed
 800694c:	0800699b 	.word	0x0800699b
 8006950:	080068ed 	.word	0x080068ed
 8006954:	080068ed 	.word	0x080068ed
 8006958:	08006a33 	.word	0x08006a33
 800695c:	6833      	ldr	r3, [r6, #0]
 800695e:	1d1a      	adds	r2, r3, #4
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	6032      	str	r2, [r6, #0]
 8006964:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006968:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800696c:	2301      	movs	r3, #1
 800696e:	e09d      	b.n	8006aac <_printf_i+0x1e8>
 8006970:	6833      	ldr	r3, [r6, #0]
 8006972:	6820      	ldr	r0, [r4, #0]
 8006974:	1d19      	adds	r1, r3, #4
 8006976:	6031      	str	r1, [r6, #0]
 8006978:	0606      	lsls	r6, r0, #24
 800697a:	d501      	bpl.n	8006980 <_printf_i+0xbc>
 800697c:	681d      	ldr	r5, [r3, #0]
 800697e:	e003      	b.n	8006988 <_printf_i+0xc4>
 8006980:	0645      	lsls	r5, r0, #25
 8006982:	d5fb      	bpl.n	800697c <_printf_i+0xb8>
 8006984:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006988:	2d00      	cmp	r5, #0
 800698a:	da03      	bge.n	8006994 <_printf_i+0xd0>
 800698c:	232d      	movs	r3, #45	@ 0x2d
 800698e:	426d      	negs	r5, r5
 8006990:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006994:	4859      	ldr	r0, [pc, #356]	@ (8006afc <_printf_i+0x238>)
 8006996:	230a      	movs	r3, #10
 8006998:	e011      	b.n	80069be <_printf_i+0xfa>
 800699a:	6821      	ldr	r1, [r4, #0]
 800699c:	6833      	ldr	r3, [r6, #0]
 800699e:	0608      	lsls	r0, r1, #24
 80069a0:	f853 5b04 	ldr.w	r5, [r3], #4
 80069a4:	d402      	bmi.n	80069ac <_printf_i+0xe8>
 80069a6:	0649      	lsls	r1, r1, #25
 80069a8:	bf48      	it	mi
 80069aa:	b2ad      	uxthmi	r5, r5
 80069ac:	2f6f      	cmp	r7, #111	@ 0x6f
 80069ae:	4853      	ldr	r0, [pc, #332]	@ (8006afc <_printf_i+0x238>)
 80069b0:	6033      	str	r3, [r6, #0]
 80069b2:	bf14      	ite	ne
 80069b4:	230a      	movne	r3, #10
 80069b6:	2308      	moveq	r3, #8
 80069b8:	2100      	movs	r1, #0
 80069ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80069be:	6866      	ldr	r6, [r4, #4]
 80069c0:	60a6      	str	r6, [r4, #8]
 80069c2:	2e00      	cmp	r6, #0
 80069c4:	bfa2      	ittt	ge
 80069c6:	6821      	ldrge	r1, [r4, #0]
 80069c8:	f021 0104 	bicge.w	r1, r1, #4
 80069cc:	6021      	strge	r1, [r4, #0]
 80069ce:	b90d      	cbnz	r5, 80069d4 <_printf_i+0x110>
 80069d0:	2e00      	cmp	r6, #0
 80069d2:	d04b      	beq.n	8006a6c <_printf_i+0x1a8>
 80069d4:	4616      	mov	r6, r2
 80069d6:	fbb5 f1f3 	udiv	r1, r5, r3
 80069da:	fb03 5711 	mls	r7, r3, r1, r5
 80069de:	5dc7      	ldrb	r7, [r0, r7]
 80069e0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80069e4:	462f      	mov	r7, r5
 80069e6:	42bb      	cmp	r3, r7
 80069e8:	460d      	mov	r5, r1
 80069ea:	d9f4      	bls.n	80069d6 <_printf_i+0x112>
 80069ec:	2b08      	cmp	r3, #8
 80069ee:	d10b      	bne.n	8006a08 <_printf_i+0x144>
 80069f0:	6823      	ldr	r3, [r4, #0]
 80069f2:	07df      	lsls	r7, r3, #31
 80069f4:	d508      	bpl.n	8006a08 <_printf_i+0x144>
 80069f6:	6923      	ldr	r3, [r4, #16]
 80069f8:	6861      	ldr	r1, [r4, #4]
 80069fa:	4299      	cmp	r1, r3
 80069fc:	bfde      	ittt	le
 80069fe:	2330      	movle	r3, #48	@ 0x30
 8006a00:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006a04:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006a08:	1b92      	subs	r2, r2, r6
 8006a0a:	6122      	str	r2, [r4, #16]
 8006a0c:	f8cd a000 	str.w	sl, [sp]
 8006a10:	464b      	mov	r3, r9
 8006a12:	aa03      	add	r2, sp, #12
 8006a14:	4621      	mov	r1, r4
 8006a16:	4640      	mov	r0, r8
 8006a18:	f7ff fee6 	bl	80067e8 <_printf_common>
 8006a1c:	3001      	adds	r0, #1
 8006a1e:	d14a      	bne.n	8006ab6 <_printf_i+0x1f2>
 8006a20:	f04f 30ff 	mov.w	r0, #4294967295
 8006a24:	b004      	add	sp, #16
 8006a26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a2a:	6823      	ldr	r3, [r4, #0]
 8006a2c:	f043 0320 	orr.w	r3, r3, #32
 8006a30:	6023      	str	r3, [r4, #0]
 8006a32:	4833      	ldr	r0, [pc, #204]	@ (8006b00 <_printf_i+0x23c>)
 8006a34:	2778      	movs	r7, #120	@ 0x78
 8006a36:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006a3a:	6823      	ldr	r3, [r4, #0]
 8006a3c:	6831      	ldr	r1, [r6, #0]
 8006a3e:	061f      	lsls	r7, r3, #24
 8006a40:	f851 5b04 	ldr.w	r5, [r1], #4
 8006a44:	d402      	bmi.n	8006a4c <_printf_i+0x188>
 8006a46:	065f      	lsls	r7, r3, #25
 8006a48:	bf48      	it	mi
 8006a4a:	b2ad      	uxthmi	r5, r5
 8006a4c:	6031      	str	r1, [r6, #0]
 8006a4e:	07d9      	lsls	r1, r3, #31
 8006a50:	bf44      	itt	mi
 8006a52:	f043 0320 	orrmi.w	r3, r3, #32
 8006a56:	6023      	strmi	r3, [r4, #0]
 8006a58:	b11d      	cbz	r5, 8006a62 <_printf_i+0x19e>
 8006a5a:	2310      	movs	r3, #16
 8006a5c:	e7ac      	b.n	80069b8 <_printf_i+0xf4>
 8006a5e:	4827      	ldr	r0, [pc, #156]	@ (8006afc <_printf_i+0x238>)
 8006a60:	e7e9      	b.n	8006a36 <_printf_i+0x172>
 8006a62:	6823      	ldr	r3, [r4, #0]
 8006a64:	f023 0320 	bic.w	r3, r3, #32
 8006a68:	6023      	str	r3, [r4, #0]
 8006a6a:	e7f6      	b.n	8006a5a <_printf_i+0x196>
 8006a6c:	4616      	mov	r6, r2
 8006a6e:	e7bd      	b.n	80069ec <_printf_i+0x128>
 8006a70:	6833      	ldr	r3, [r6, #0]
 8006a72:	6825      	ldr	r5, [r4, #0]
 8006a74:	6961      	ldr	r1, [r4, #20]
 8006a76:	1d18      	adds	r0, r3, #4
 8006a78:	6030      	str	r0, [r6, #0]
 8006a7a:	062e      	lsls	r6, r5, #24
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	d501      	bpl.n	8006a84 <_printf_i+0x1c0>
 8006a80:	6019      	str	r1, [r3, #0]
 8006a82:	e002      	b.n	8006a8a <_printf_i+0x1c6>
 8006a84:	0668      	lsls	r0, r5, #25
 8006a86:	d5fb      	bpl.n	8006a80 <_printf_i+0x1bc>
 8006a88:	8019      	strh	r1, [r3, #0]
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	6123      	str	r3, [r4, #16]
 8006a8e:	4616      	mov	r6, r2
 8006a90:	e7bc      	b.n	8006a0c <_printf_i+0x148>
 8006a92:	6833      	ldr	r3, [r6, #0]
 8006a94:	1d1a      	adds	r2, r3, #4
 8006a96:	6032      	str	r2, [r6, #0]
 8006a98:	681e      	ldr	r6, [r3, #0]
 8006a9a:	6862      	ldr	r2, [r4, #4]
 8006a9c:	2100      	movs	r1, #0
 8006a9e:	4630      	mov	r0, r6
 8006aa0:	f7f9 fbbe 	bl	8000220 <memchr>
 8006aa4:	b108      	cbz	r0, 8006aaa <_printf_i+0x1e6>
 8006aa6:	1b80      	subs	r0, r0, r6
 8006aa8:	6060      	str	r0, [r4, #4]
 8006aaa:	6863      	ldr	r3, [r4, #4]
 8006aac:	6123      	str	r3, [r4, #16]
 8006aae:	2300      	movs	r3, #0
 8006ab0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ab4:	e7aa      	b.n	8006a0c <_printf_i+0x148>
 8006ab6:	6923      	ldr	r3, [r4, #16]
 8006ab8:	4632      	mov	r2, r6
 8006aba:	4649      	mov	r1, r9
 8006abc:	4640      	mov	r0, r8
 8006abe:	47d0      	blx	sl
 8006ac0:	3001      	adds	r0, #1
 8006ac2:	d0ad      	beq.n	8006a20 <_printf_i+0x15c>
 8006ac4:	6823      	ldr	r3, [r4, #0]
 8006ac6:	079b      	lsls	r3, r3, #30
 8006ac8:	d413      	bmi.n	8006af2 <_printf_i+0x22e>
 8006aca:	68e0      	ldr	r0, [r4, #12]
 8006acc:	9b03      	ldr	r3, [sp, #12]
 8006ace:	4298      	cmp	r0, r3
 8006ad0:	bfb8      	it	lt
 8006ad2:	4618      	movlt	r0, r3
 8006ad4:	e7a6      	b.n	8006a24 <_printf_i+0x160>
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	4632      	mov	r2, r6
 8006ada:	4649      	mov	r1, r9
 8006adc:	4640      	mov	r0, r8
 8006ade:	47d0      	blx	sl
 8006ae0:	3001      	adds	r0, #1
 8006ae2:	d09d      	beq.n	8006a20 <_printf_i+0x15c>
 8006ae4:	3501      	adds	r5, #1
 8006ae6:	68e3      	ldr	r3, [r4, #12]
 8006ae8:	9903      	ldr	r1, [sp, #12]
 8006aea:	1a5b      	subs	r3, r3, r1
 8006aec:	42ab      	cmp	r3, r5
 8006aee:	dcf2      	bgt.n	8006ad6 <_printf_i+0x212>
 8006af0:	e7eb      	b.n	8006aca <_printf_i+0x206>
 8006af2:	2500      	movs	r5, #0
 8006af4:	f104 0619 	add.w	r6, r4, #25
 8006af8:	e7f5      	b.n	8006ae6 <_printf_i+0x222>
 8006afa:	bf00      	nop
 8006afc:	08052969 	.word	0x08052969
 8006b00:	0805297a 	.word	0x0805297a

08006b04 <__sflush_r>:
 8006b04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006b08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b0c:	0716      	lsls	r6, r2, #28
 8006b0e:	4605      	mov	r5, r0
 8006b10:	460c      	mov	r4, r1
 8006b12:	d454      	bmi.n	8006bbe <__sflush_r+0xba>
 8006b14:	684b      	ldr	r3, [r1, #4]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	dc02      	bgt.n	8006b20 <__sflush_r+0x1c>
 8006b1a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	dd48      	ble.n	8006bb2 <__sflush_r+0xae>
 8006b20:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006b22:	2e00      	cmp	r6, #0
 8006b24:	d045      	beq.n	8006bb2 <__sflush_r+0xae>
 8006b26:	2300      	movs	r3, #0
 8006b28:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006b2c:	682f      	ldr	r7, [r5, #0]
 8006b2e:	6a21      	ldr	r1, [r4, #32]
 8006b30:	602b      	str	r3, [r5, #0]
 8006b32:	d030      	beq.n	8006b96 <__sflush_r+0x92>
 8006b34:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006b36:	89a3      	ldrh	r3, [r4, #12]
 8006b38:	0759      	lsls	r1, r3, #29
 8006b3a:	d505      	bpl.n	8006b48 <__sflush_r+0x44>
 8006b3c:	6863      	ldr	r3, [r4, #4]
 8006b3e:	1ad2      	subs	r2, r2, r3
 8006b40:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006b42:	b10b      	cbz	r3, 8006b48 <__sflush_r+0x44>
 8006b44:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006b46:	1ad2      	subs	r2, r2, r3
 8006b48:	2300      	movs	r3, #0
 8006b4a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006b4c:	6a21      	ldr	r1, [r4, #32]
 8006b4e:	4628      	mov	r0, r5
 8006b50:	47b0      	blx	r6
 8006b52:	1c43      	adds	r3, r0, #1
 8006b54:	89a3      	ldrh	r3, [r4, #12]
 8006b56:	d106      	bne.n	8006b66 <__sflush_r+0x62>
 8006b58:	6829      	ldr	r1, [r5, #0]
 8006b5a:	291d      	cmp	r1, #29
 8006b5c:	d82b      	bhi.n	8006bb6 <__sflush_r+0xb2>
 8006b5e:	4a2a      	ldr	r2, [pc, #168]	@ (8006c08 <__sflush_r+0x104>)
 8006b60:	410a      	asrs	r2, r1
 8006b62:	07d6      	lsls	r6, r2, #31
 8006b64:	d427      	bmi.n	8006bb6 <__sflush_r+0xb2>
 8006b66:	2200      	movs	r2, #0
 8006b68:	6062      	str	r2, [r4, #4]
 8006b6a:	04d9      	lsls	r1, r3, #19
 8006b6c:	6922      	ldr	r2, [r4, #16]
 8006b6e:	6022      	str	r2, [r4, #0]
 8006b70:	d504      	bpl.n	8006b7c <__sflush_r+0x78>
 8006b72:	1c42      	adds	r2, r0, #1
 8006b74:	d101      	bne.n	8006b7a <__sflush_r+0x76>
 8006b76:	682b      	ldr	r3, [r5, #0]
 8006b78:	b903      	cbnz	r3, 8006b7c <__sflush_r+0x78>
 8006b7a:	6560      	str	r0, [r4, #84]	@ 0x54
 8006b7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006b7e:	602f      	str	r7, [r5, #0]
 8006b80:	b1b9      	cbz	r1, 8006bb2 <__sflush_r+0xae>
 8006b82:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006b86:	4299      	cmp	r1, r3
 8006b88:	d002      	beq.n	8006b90 <__sflush_r+0x8c>
 8006b8a:	4628      	mov	r0, r5
 8006b8c:	f7ff fb48 	bl	8006220 <_free_r>
 8006b90:	2300      	movs	r3, #0
 8006b92:	6363      	str	r3, [r4, #52]	@ 0x34
 8006b94:	e00d      	b.n	8006bb2 <__sflush_r+0xae>
 8006b96:	2301      	movs	r3, #1
 8006b98:	4628      	mov	r0, r5
 8006b9a:	47b0      	blx	r6
 8006b9c:	4602      	mov	r2, r0
 8006b9e:	1c50      	adds	r0, r2, #1
 8006ba0:	d1c9      	bne.n	8006b36 <__sflush_r+0x32>
 8006ba2:	682b      	ldr	r3, [r5, #0]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d0c6      	beq.n	8006b36 <__sflush_r+0x32>
 8006ba8:	2b1d      	cmp	r3, #29
 8006baa:	d001      	beq.n	8006bb0 <__sflush_r+0xac>
 8006bac:	2b16      	cmp	r3, #22
 8006bae:	d11e      	bne.n	8006bee <__sflush_r+0xea>
 8006bb0:	602f      	str	r7, [r5, #0]
 8006bb2:	2000      	movs	r0, #0
 8006bb4:	e022      	b.n	8006bfc <__sflush_r+0xf8>
 8006bb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006bba:	b21b      	sxth	r3, r3
 8006bbc:	e01b      	b.n	8006bf6 <__sflush_r+0xf2>
 8006bbe:	690f      	ldr	r7, [r1, #16]
 8006bc0:	2f00      	cmp	r7, #0
 8006bc2:	d0f6      	beq.n	8006bb2 <__sflush_r+0xae>
 8006bc4:	0793      	lsls	r3, r2, #30
 8006bc6:	680e      	ldr	r6, [r1, #0]
 8006bc8:	bf08      	it	eq
 8006bca:	694b      	ldreq	r3, [r1, #20]
 8006bcc:	600f      	str	r7, [r1, #0]
 8006bce:	bf18      	it	ne
 8006bd0:	2300      	movne	r3, #0
 8006bd2:	eba6 0807 	sub.w	r8, r6, r7
 8006bd6:	608b      	str	r3, [r1, #8]
 8006bd8:	f1b8 0f00 	cmp.w	r8, #0
 8006bdc:	dde9      	ble.n	8006bb2 <__sflush_r+0xae>
 8006bde:	6a21      	ldr	r1, [r4, #32]
 8006be0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006be2:	4643      	mov	r3, r8
 8006be4:	463a      	mov	r2, r7
 8006be6:	4628      	mov	r0, r5
 8006be8:	47b0      	blx	r6
 8006bea:	2800      	cmp	r0, #0
 8006bec:	dc08      	bgt.n	8006c00 <__sflush_r+0xfc>
 8006bee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006bf2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006bf6:	81a3      	strh	r3, [r4, #12]
 8006bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8006bfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c00:	4407      	add	r7, r0
 8006c02:	eba8 0800 	sub.w	r8, r8, r0
 8006c06:	e7e7      	b.n	8006bd8 <__sflush_r+0xd4>
 8006c08:	dfbffffe 	.word	0xdfbffffe

08006c0c <_fflush_r>:
 8006c0c:	b538      	push	{r3, r4, r5, lr}
 8006c0e:	690b      	ldr	r3, [r1, #16]
 8006c10:	4605      	mov	r5, r0
 8006c12:	460c      	mov	r4, r1
 8006c14:	b913      	cbnz	r3, 8006c1c <_fflush_r+0x10>
 8006c16:	2500      	movs	r5, #0
 8006c18:	4628      	mov	r0, r5
 8006c1a:	bd38      	pop	{r3, r4, r5, pc}
 8006c1c:	b118      	cbz	r0, 8006c26 <_fflush_r+0x1a>
 8006c1e:	6a03      	ldr	r3, [r0, #32]
 8006c20:	b90b      	cbnz	r3, 8006c26 <_fflush_r+0x1a>
 8006c22:	f7ff f87d 	bl	8005d20 <__sinit>
 8006c26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d0f3      	beq.n	8006c16 <_fflush_r+0xa>
 8006c2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006c30:	07d0      	lsls	r0, r2, #31
 8006c32:	d404      	bmi.n	8006c3e <_fflush_r+0x32>
 8006c34:	0599      	lsls	r1, r3, #22
 8006c36:	d402      	bmi.n	8006c3e <_fflush_r+0x32>
 8006c38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006c3a:	f7ff faee 	bl	800621a <__retarget_lock_acquire_recursive>
 8006c3e:	4628      	mov	r0, r5
 8006c40:	4621      	mov	r1, r4
 8006c42:	f7ff ff5f 	bl	8006b04 <__sflush_r>
 8006c46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006c48:	07da      	lsls	r2, r3, #31
 8006c4a:	4605      	mov	r5, r0
 8006c4c:	d4e4      	bmi.n	8006c18 <_fflush_r+0xc>
 8006c4e:	89a3      	ldrh	r3, [r4, #12]
 8006c50:	059b      	lsls	r3, r3, #22
 8006c52:	d4e1      	bmi.n	8006c18 <_fflush_r+0xc>
 8006c54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006c56:	f7ff fae1 	bl	800621c <__retarget_lock_release_recursive>
 8006c5a:	e7dd      	b.n	8006c18 <_fflush_r+0xc>

08006c5c <__swhatbuf_r>:
 8006c5c:	b570      	push	{r4, r5, r6, lr}
 8006c5e:	460c      	mov	r4, r1
 8006c60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c64:	2900      	cmp	r1, #0
 8006c66:	b096      	sub	sp, #88	@ 0x58
 8006c68:	4615      	mov	r5, r2
 8006c6a:	461e      	mov	r6, r3
 8006c6c:	da0d      	bge.n	8006c8a <__swhatbuf_r+0x2e>
 8006c6e:	89a3      	ldrh	r3, [r4, #12]
 8006c70:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006c74:	f04f 0100 	mov.w	r1, #0
 8006c78:	bf14      	ite	ne
 8006c7a:	2340      	movne	r3, #64	@ 0x40
 8006c7c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006c80:	2000      	movs	r0, #0
 8006c82:	6031      	str	r1, [r6, #0]
 8006c84:	602b      	str	r3, [r5, #0]
 8006c86:	b016      	add	sp, #88	@ 0x58
 8006c88:	bd70      	pop	{r4, r5, r6, pc}
 8006c8a:	466a      	mov	r2, sp
 8006c8c:	f000 f862 	bl	8006d54 <_fstat_r>
 8006c90:	2800      	cmp	r0, #0
 8006c92:	dbec      	blt.n	8006c6e <__swhatbuf_r+0x12>
 8006c94:	9901      	ldr	r1, [sp, #4]
 8006c96:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006c9a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006c9e:	4259      	negs	r1, r3
 8006ca0:	4159      	adcs	r1, r3
 8006ca2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006ca6:	e7eb      	b.n	8006c80 <__swhatbuf_r+0x24>

08006ca8 <__smakebuf_r>:
 8006ca8:	898b      	ldrh	r3, [r1, #12]
 8006caa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006cac:	079d      	lsls	r5, r3, #30
 8006cae:	4606      	mov	r6, r0
 8006cb0:	460c      	mov	r4, r1
 8006cb2:	d507      	bpl.n	8006cc4 <__smakebuf_r+0x1c>
 8006cb4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006cb8:	6023      	str	r3, [r4, #0]
 8006cba:	6123      	str	r3, [r4, #16]
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	6163      	str	r3, [r4, #20]
 8006cc0:	b003      	add	sp, #12
 8006cc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006cc4:	ab01      	add	r3, sp, #4
 8006cc6:	466a      	mov	r2, sp
 8006cc8:	f7ff ffc8 	bl	8006c5c <__swhatbuf_r>
 8006ccc:	9f00      	ldr	r7, [sp, #0]
 8006cce:	4605      	mov	r5, r0
 8006cd0:	4639      	mov	r1, r7
 8006cd2:	4630      	mov	r0, r6
 8006cd4:	f7fe ff0c 	bl	8005af0 <_malloc_r>
 8006cd8:	b948      	cbnz	r0, 8006cee <__smakebuf_r+0x46>
 8006cda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cde:	059a      	lsls	r2, r3, #22
 8006ce0:	d4ee      	bmi.n	8006cc0 <__smakebuf_r+0x18>
 8006ce2:	f023 0303 	bic.w	r3, r3, #3
 8006ce6:	f043 0302 	orr.w	r3, r3, #2
 8006cea:	81a3      	strh	r3, [r4, #12]
 8006cec:	e7e2      	b.n	8006cb4 <__smakebuf_r+0xc>
 8006cee:	89a3      	ldrh	r3, [r4, #12]
 8006cf0:	6020      	str	r0, [r4, #0]
 8006cf2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006cf6:	81a3      	strh	r3, [r4, #12]
 8006cf8:	9b01      	ldr	r3, [sp, #4]
 8006cfa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006cfe:	b15b      	cbz	r3, 8006d18 <__smakebuf_r+0x70>
 8006d00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d04:	4630      	mov	r0, r6
 8006d06:	f000 f837 	bl	8006d78 <_isatty_r>
 8006d0a:	b128      	cbz	r0, 8006d18 <__smakebuf_r+0x70>
 8006d0c:	89a3      	ldrh	r3, [r4, #12]
 8006d0e:	f023 0303 	bic.w	r3, r3, #3
 8006d12:	f043 0301 	orr.w	r3, r3, #1
 8006d16:	81a3      	strh	r3, [r4, #12]
 8006d18:	89a3      	ldrh	r3, [r4, #12]
 8006d1a:	431d      	orrs	r5, r3
 8006d1c:	81a5      	strh	r5, [r4, #12]
 8006d1e:	e7cf      	b.n	8006cc0 <__smakebuf_r+0x18>

08006d20 <memmove>:
 8006d20:	4288      	cmp	r0, r1
 8006d22:	b510      	push	{r4, lr}
 8006d24:	eb01 0402 	add.w	r4, r1, r2
 8006d28:	d902      	bls.n	8006d30 <memmove+0x10>
 8006d2a:	4284      	cmp	r4, r0
 8006d2c:	4623      	mov	r3, r4
 8006d2e:	d807      	bhi.n	8006d40 <memmove+0x20>
 8006d30:	1e43      	subs	r3, r0, #1
 8006d32:	42a1      	cmp	r1, r4
 8006d34:	d008      	beq.n	8006d48 <memmove+0x28>
 8006d36:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006d3a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006d3e:	e7f8      	b.n	8006d32 <memmove+0x12>
 8006d40:	4402      	add	r2, r0
 8006d42:	4601      	mov	r1, r0
 8006d44:	428a      	cmp	r2, r1
 8006d46:	d100      	bne.n	8006d4a <memmove+0x2a>
 8006d48:	bd10      	pop	{r4, pc}
 8006d4a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006d4e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006d52:	e7f7      	b.n	8006d44 <memmove+0x24>

08006d54 <_fstat_r>:
 8006d54:	b538      	push	{r3, r4, r5, lr}
 8006d56:	4d07      	ldr	r5, [pc, #28]	@ (8006d74 <_fstat_r+0x20>)
 8006d58:	2300      	movs	r3, #0
 8006d5a:	4604      	mov	r4, r0
 8006d5c:	4608      	mov	r0, r1
 8006d5e:	4611      	mov	r1, r2
 8006d60:	602b      	str	r3, [r5, #0]
 8006d62:	f7fb f91b 	bl	8001f9c <_fstat>
 8006d66:	1c43      	adds	r3, r0, #1
 8006d68:	d102      	bne.n	8006d70 <_fstat_r+0x1c>
 8006d6a:	682b      	ldr	r3, [r5, #0]
 8006d6c:	b103      	cbz	r3, 8006d70 <_fstat_r+0x1c>
 8006d6e:	6023      	str	r3, [r4, #0]
 8006d70:	bd38      	pop	{r3, r4, r5, pc}
 8006d72:	bf00      	nop
 8006d74:	20000d20 	.word	0x20000d20

08006d78 <_isatty_r>:
 8006d78:	b538      	push	{r3, r4, r5, lr}
 8006d7a:	4d06      	ldr	r5, [pc, #24]	@ (8006d94 <_isatty_r+0x1c>)
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	4604      	mov	r4, r0
 8006d80:	4608      	mov	r0, r1
 8006d82:	602b      	str	r3, [r5, #0]
 8006d84:	f7fb f910 	bl	8001fa8 <_isatty>
 8006d88:	1c43      	adds	r3, r0, #1
 8006d8a:	d102      	bne.n	8006d92 <_isatty_r+0x1a>
 8006d8c:	682b      	ldr	r3, [r5, #0]
 8006d8e:	b103      	cbz	r3, 8006d92 <_isatty_r+0x1a>
 8006d90:	6023      	str	r3, [r4, #0]
 8006d92:	bd38      	pop	{r3, r4, r5, pc}
 8006d94:	20000d20 	.word	0x20000d20

08006d98 <memcpy>:
 8006d98:	440a      	add	r2, r1
 8006d9a:	4291      	cmp	r1, r2
 8006d9c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006da0:	d100      	bne.n	8006da4 <memcpy+0xc>
 8006da2:	4770      	bx	lr
 8006da4:	b510      	push	{r4, lr}
 8006da6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006daa:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006dae:	4291      	cmp	r1, r2
 8006db0:	d1f9      	bne.n	8006da6 <memcpy+0xe>
 8006db2:	bd10      	pop	{r4, pc}

08006db4 <_realloc_r>:
 8006db4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006db8:	4680      	mov	r8, r0
 8006dba:	4615      	mov	r5, r2
 8006dbc:	460c      	mov	r4, r1
 8006dbe:	b921      	cbnz	r1, 8006dca <_realloc_r+0x16>
 8006dc0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006dc4:	4611      	mov	r1, r2
 8006dc6:	f7fe be93 	b.w	8005af0 <_malloc_r>
 8006dca:	b92a      	cbnz	r2, 8006dd8 <_realloc_r+0x24>
 8006dcc:	f7ff fa28 	bl	8006220 <_free_r>
 8006dd0:	2400      	movs	r4, #0
 8006dd2:	4620      	mov	r0, r4
 8006dd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006dd8:	f000 f81a 	bl	8006e10 <_malloc_usable_size_r>
 8006ddc:	4285      	cmp	r5, r0
 8006dde:	4606      	mov	r6, r0
 8006de0:	d802      	bhi.n	8006de8 <_realloc_r+0x34>
 8006de2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006de6:	d8f4      	bhi.n	8006dd2 <_realloc_r+0x1e>
 8006de8:	4629      	mov	r1, r5
 8006dea:	4640      	mov	r0, r8
 8006dec:	f7fe fe80 	bl	8005af0 <_malloc_r>
 8006df0:	4607      	mov	r7, r0
 8006df2:	2800      	cmp	r0, #0
 8006df4:	d0ec      	beq.n	8006dd0 <_realloc_r+0x1c>
 8006df6:	42b5      	cmp	r5, r6
 8006df8:	462a      	mov	r2, r5
 8006dfa:	4621      	mov	r1, r4
 8006dfc:	bf28      	it	cs
 8006dfe:	4632      	movcs	r2, r6
 8006e00:	f7ff ffca 	bl	8006d98 <memcpy>
 8006e04:	4621      	mov	r1, r4
 8006e06:	4640      	mov	r0, r8
 8006e08:	f7ff fa0a 	bl	8006220 <_free_r>
 8006e0c:	463c      	mov	r4, r7
 8006e0e:	e7e0      	b.n	8006dd2 <_realloc_r+0x1e>

08006e10 <_malloc_usable_size_r>:
 8006e10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e14:	1f18      	subs	r0, r3, #4
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	bfbc      	itt	lt
 8006e1a:	580b      	ldrlt	r3, [r1, r0]
 8006e1c:	18c0      	addlt	r0, r0, r3
 8006e1e:	4770      	bx	lr

08006e20 <_init>:
 8006e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e22:	bf00      	nop
 8006e24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e26:	bc08      	pop	{r3}
 8006e28:	469e      	mov	lr, r3
 8006e2a:	4770      	bx	lr

08006e2c <_fini>:
 8006e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e2e:	bf00      	nop
 8006e30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e32:	bc08      	pop	{r3}
 8006e34:	469e      	mov	lr, r3
 8006e36:	4770      	bx	lr
