<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: memorymap.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32_2g0_2memorymap_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32/g0/memorymap.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32_2g0_2memorymap_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * This file is part of the libopencm3 project.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * (at your option) any later version.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * This library is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * GNU Lesser General Public License for more details.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#ifndef LIBOPENCM3_MEMORYMAP_H</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#define LIBOPENCM3_MEMORYMAP_H</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="cm3_2memorymap_8h.html">libopencm3/cm3/memorymap.h</a>&gt;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a9171f49478fa86d932f89e78e73b88b0">   23</a></span>&#160;<span class="preprocessor">#define PERIPH_BASE                     (0x40000000U)</span></div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a86674438f184aee4c85b6f47d3125e19">   24</a></span>&#160;<span class="preprocessor">#define IOPORT_BASE                     (0x50000000U)</span></div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a006269cecc227cac15beae74acf1a13c">   25</a></span>&#160;<span class="preprocessor">#define INFO_BASE                       (0x1fff7500U)</span></div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a3035b1ba7a3c430614c38208c1154fee">   26</a></span>&#160;<span class="preprocessor">#define PERIPH_BASE_APB                 (PERIPH_BASE + 0x00000)</span></div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a793706f3905f7c4a6df525e32144dd4a">   27</a></span>&#160;<span class="preprocessor">#define PERIPH_BASE_AHB                 (PERIPH_BASE + 0x20000)</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* APB */</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a00d0fe6ad532ab32f0f81cafca8d3aa5">   30</a></span>&#160;<span class="preprocessor">#define TIM2_BASE                       (PERIPH_BASE_APB + 0x0000)</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#af0c34a518f87e1e505cd2332e989564a">   31</a></span>&#160;<span class="preprocessor">#define TIM3_BASE                       (PERIPH_BASE_APB + 0x0400)</span></div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a8268ec947929f192559f28c6bf7d1eac">   32</a></span>&#160;<span class="preprocessor">#define TIM6_BASE                       (PERIPH_BASE_APB + 0x1000)</span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a0ebf54364c6a2be6eb19ded6b18b6387">   33</a></span>&#160;<span class="preprocessor">#define TIM7_BASE                       (PERIPH_BASE_APB + 0x1400)</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a862855347d6e1d92730dfe17ee8e90b8">   34</a></span>&#160;<span class="preprocessor">#define TIM14_BASE                      (PERIPH_BASE_APB + 0x2000)</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a4265e665d56225412e57a61d87417022">   35</a></span>&#160;<span class="preprocessor">#define RTC_BASE                        (PERIPH_BASE_APB + 0x2800)</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a9a5bf4728ab93dea5b569f5b972cbe62">   36</a></span>&#160;<span class="preprocessor">#define WWDG_BASE                       (PERIPH_BASE_APB + 0x2c00)</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a8543ee4997296af5536b007cd4748f55">   37</a></span>&#160;<span class="preprocessor">#define IWDG_BASE                       (PERIPH_BASE_APB + 0x3000)</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#ac3e357b4c25106ed375fb1affab6bb86">   38</a></span>&#160;<span class="preprocessor">#define SPI2_BASE                       (PERIPH_BASE_APB + 0x3800)</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#ade83162a04bca0b15b39018a8e8ec090">   39</a></span>&#160;<span class="preprocessor">#define USART2_BASE                     (PERIPH_BASE_APB + 0x4400)</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#abe0d6539ac0026d598274ee7f45b0251">   40</a></span>&#160;<span class="preprocessor">#define USART3_BASE                     (PERIPH_BASE_APB + 0x4800)</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#afa384bb1e7d610a806f7c1f1dbc72ac5">   41</a></span>&#160;<span class="preprocessor">#define USART4_BASE                     (PERIPH_BASE_APB + 0x4C00)</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#acd72dbffb1738ca87c838545c4eb85a3">   42</a></span>&#160;<span class="preprocessor">#define I2C1_BASE                       (PERIPH_BASE_APB + 0x5400)</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a04bda70f25c795fb79f163b633ad4a5d">   43</a></span>&#160;<span class="preprocessor">#define I2C2_BASE                       (PERIPH_BASE_APB + 0x5800)</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">   44</a></span>&#160;<span class="preprocessor">#define POWER_CONTROL_BASE              (PERIPH_BASE_APB + 0x7000)</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#ad18d0b914c7f68cecbee1a2d23a67d38">   45</a></span>&#160;<span class="preprocessor">#define DAC_BASE                        (PERIPH_BASE_APB + 0x7400)</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#aacb77bc44b3f8c87ab98f241e760e440">   46</a></span>&#160;<span class="preprocessor">#define CEC_BASE                        (PERIPH_BASE_APB + 0x7800)</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a012ceb003fbb615eedb39a8d7f31c9c6">   47</a></span>&#160;<span class="preprocessor">#define LPTIM1_BASE                     (PERIPH_BASE_APB + 0x7c00)</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a42584c807077cea9525819eaf29c7e34">   48</a></span>&#160;<span class="preprocessor">#define LPUART1_BASE                    (PERIPH_BASE_APB + 0x8000)</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a74dc5e8a0008c0e16598591753b71b17">   49</a></span>&#160;<span class="preprocessor">#define LPTIM2_BASE                     (PERIPH_BASE_APB + 0x9400)</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a07a5c4a050d66925226d94afd0c2c4f0">   50</a></span>&#160;<span class="preprocessor">#define UCPD1_BASE                      (PERIPH_BASE_APB + 0xA000)</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#ae2322cf0291c7a66b02f9b6bd326756c">   51</a></span>&#160;<span class="preprocessor">#define UCPD2_BASE                      (PERIPH_BASE_APB + 0xA400)</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#ab6c536f4e63f5f710948483a0ed95e0d">   52</a></span>&#160;<span class="preprocessor">#define TAMP_BASE                       (PERIPH_BASE_APB + 0xB000)</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a62246020bf3b34b6a4d8d0e84ec79d3d">   53</a></span>&#160;<span class="preprocessor">#define SYSCFG_BASE                     (PERIPH_BASE_APB + 0x10000)</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a206fcc501d1ab876346acc1a922f8dbe">   54</a></span>&#160;<span class="preprocessor">#define VREFBUF_BASE            (PERIPH_BASE_APB + 0x10030)</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a365cdb2cd36444f5941f89af00efbd05">   55</a></span>&#160;<span class="preprocessor">#define SYSCFG_ITLINE_BASE      (PERIPH_BASE_APB + 0x10080)</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#aa9f5d2999c6918e385d7a526c4f6b1d3">   56</a></span>&#160;<span class="preprocessor">#define COMP_BASE                       (PERIPH_BASE_APB + 0x10200)</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a695c9a2f892363a1c942405c8d351b91">   57</a></span>&#160;<span class="preprocessor">#define ADC1_BASE                       (PERIPH_BASE_APB + 0x12400)</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#af8aa324ca5011b8173ab16585ed7324a">   58</a></span>&#160;<span class="preprocessor">#define TIM1_BASE                       (PERIPH_BASE_APB + 0x12C00)</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">   59</a></span>&#160;<span class="preprocessor">#define SPI1_BASE                       (PERIPH_BASE_APB + 0x13000)</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">   60</a></span>&#160;<span class="preprocessor">#define USART1_BASE                     (PERIPH_BASE_APB + 0x13800)</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a7ab42ce1846930569d742d339b554078">   61</a></span>&#160;<span class="preprocessor">#define TIM15_BASE                      (PERIPH_BASE_APB + 0x14000)</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a16c97093a531d763b0794c3e6d09e1bf">   62</a></span>&#160;<span class="preprocessor">#define TIM16_BASE                      (PERIPH_BASE_APB + 0x14400)</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#affbedbe30e8c4cffdea326d6c1800574">   63</a></span>&#160;<span class="preprocessor">#define TIM17_BASE                      (PERIPH_BASE_APB + 0x14800)</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a4adaf4fd82ccc3a538f1f27a70cdbbef">   64</a></span>&#160;<span class="preprocessor">#define DBGMCU_BASE                     (PERIPH_BASE_APB + 0x15800)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/* AHB */</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#ab2d8a917a0e4ea99a22ac6ebf279bc72">   67</a></span>&#160;<span class="preprocessor">#define DMA1_BASE                       (PERIPH_BASE_AHB + 0x00000)</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#ab59b16200deae0e15cd58d322b7cc75b">   68</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE                     (PERIPH_BASE_AHB + 0x00800)</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">   69</a></span>&#160;<span class="preprocessor">#define RCC_BASE                        (PERIPH_BASE_AHB + 0x01000)</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a87371508b3bcdcd98cd1ec629be29061">   70</a></span>&#160;<span class="preprocessor">#define EXTI_BASE                       (PERIPH_BASE_AHB + 0x01800)</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#ae59d1686fa18cf0fb90452e8e51eb51e">   71</a></span>&#160;<span class="preprocessor">#define FLASH_MEM_INTERFACE_BASE        (PERIPH_BASE_AHB + 0x02000)</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a656a447589e785594cbf2f45c835ad7e">   72</a></span>&#160;<span class="preprocessor">#define CRC_BASE                        (PERIPH_BASE_AHB + 0x03000)</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#ab92662976cfe62457141e5b4f83d541c">   73</a></span>&#160;<span class="preprocessor">#define RNG_BASE                        (PERIPH_BASE_AHB + 0x05000)</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#ad099ae8679538f6c00294639d67528bf">   74</a></span>&#160;<span class="preprocessor">#define AES_BASE                        (PERIPH_BASE_AHB + 0x06000)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#aadfedde7941fa484de08872551516cd9">   76</a></span>&#160;<span class="preprocessor">#define GPIO_PORT_A_BASE                (IOPORT_BASE + 0x00000)</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a76f2426fde990408388cc7e23d63444e">   77</a></span>&#160;<span class="preprocessor">#define GPIO_PORT_B_BASE                (IOPORT_BASE + 0x00400)</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#ac3754540649792975085507caf98b70f">   78</a></span>&#160;<span class="preprocessor">#define GPIO_PORT_C_BASE                (IOPORT_BASE + 0x00800)</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#afc8d20f5f6ce85201a9682a37036445d">   79</a></span>&#160;<span class="preprocessor">#define GPIO_PORT_D_BASE                (IOPORT_BASE + 0x00c00)</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a512bc9a47ce4bccdcbcaa9a80620d559">   80</a></span>&#160;<span class="preprocessor">#define GPIO_PORT_E_BASE                (IOPORT_BASE + 0x01000)</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#aeb59b5ce54ec229dc4697a0d3b387401">   81</a></span>&#160;<span class="preprocessor">#define GPIO_PORT_F_BASE                (IOPORT_BASE + 0x01400)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/* ST provided factory calibration values @ 3.0V */</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#ab5bad40ac86464835f00d01559a3302d">   84</a></span>&#160;<span class="preprocessor">#define ST_VREFINT_CAL                  MMIO16((INFO_BASE + 0xAA))</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a27770fe4499d5825fe65b1b4278401b6">   85</a></span>&#160;<span class="preprocessor">#define ST_TSENSE_CAL1_30C              MMIO16((INFO_BASE + 0xA8))</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="stm32_2g0_2memorymap_8h.html#a834629f4fc3a379bb19bd9654c20361f">   86</a></span>&#160;<span class="preprocessor">#define ST_TSENSE_CAL2_130C             MMIO16((INFO_BASE + 0xCA))</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="cm3_2memorymap_8h_html"><div class="ttname"><a href="cm3_2memorymap_8h.html">memorymap.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_9417be1a17550340f19505b8a524537b.html">stm32</a></li><li class="navelem"><a class="el" href="dir_96c56301af2f778ffb3d6b95585a7267.html">g0</a></li><li class="navelem"><a class="el" href="stm32_2g0_2memorymap_8h.html">memorymap.h</a></li>
    <li class="footer">Generated on Wed Aug 28 2019 23:11:21 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
