tst r0, #31 
addeq r0, r1, r0 
orr r0, r2, r0 
orr r3, r0, r2 
mvn r1, r3 
