LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY Exp3e IS
	PORT (SW: in std_logic_vector(17 downto 0);
		HEX0: out std_logic_vector(0 to 6);
		HEX1: out std_logic_vector(0 to 6);		
		HEX2: out std_logic_vector(0 to 6);
		HEX3: out std_logic_vector(0 to 6);
		HEX4: out std_logic_vector(0 to 6);
		HEX5: out std_logic_vector(0 to 6);
		HEX6: out std_logic_vector(0 to 6);
		HEX7: out std_logic_vector(0 to 6);
		LEDR: out std_logic_vector(17 downto 0);
		KEY : IN STD_LOGIC_VECTOR(3 downto 0));
END ENTITY Exp3e;

ARCHITECTURE digits OF Exp3e IS
	
	COMPONENT Decoder IS
		PORT (s: in std_logic_vector(3 downto 0);
			b: out std_logic_vector(0 to 6));
	END COMPONENT Decoder;
	
	LEDR <= SW;	
	
	A01 : Decoder port map (SW(3 downto 0), HEX0(0 to 6));
	
END digits;