// Seed: 2059983066
module module_0 (
    output tri1 id_0,
    output wor id_1,
    output tri id_2,
    input tri id_3,
    output supply1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    input wand id_7,
    input wand id_8,
    input supply1 id_9,
    input wand id_10,
    output wire id_11
);
  id_13(
      .id_0(id_7)
  );
  wire id_14;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    output tri1 id_2,
    input uwire id_3,
    output tri id_4,
    input tri id_5,
    input wor id_6,
    input tri1 id_7,
    input uwire id_8,
    input wor id_9,
    input supply1 id_10,
    output tri1 id_11,
    input tri1 id_12,
    input uwire id_13,
    input tri0 id_14,
    output tri id_15
);
  wire id_17;
  always begin
    id_4 = id_13;
  end
  assign id_2 = 1 & id_14 ? 1'h0 : 1'b0;
  module_0(
      id_4, id_11, id_2, id_5, id_15, id_5, id_11, id_12, id_8, id_7, id_9, id_2
  );
  wire id_18;
  tri0 id_19 = id_0;
endmodule
