timestamp 0
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
parameters sky130_fd_pr__pfet_01v8_lvt l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__nfet_01v8_lvt l=l w=w a1=as p1=ps a2=ad p2=pd
port "tub" 82 -84 1067 -43 1233 m4
port "tb<0>" 80 -206 2055 -160 2160 m4
port "tu" 78 -329 3319 -283 3424 m4
port "t<0>" 27 -209 4434 -158 4641 m4
node "hgu_cdac_unit_0.CBOT" 7 994.892 -459 218 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 305232 9720 305232 9720 0 0 0 0
node "hgu_cdac_unit_0.CTOP" 7 444.545 -459 1378 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 292896 9720 292896 9720 0 0 0 0
equiv "hgu_cdac_unit_0.CTOP" "hgu_cdac_8bit_array_2.x1.CTOP"
equiv "hgu_cdac_unit_0.CTOP" "hgu_cdac_8bit_array_2.tah<0>"
equiv "hgu_cdac_unit_0.CTOP" "tub"
equiv "hgu_cdac_unit_0.CTOP" "tb<0>"
node "hgu_cdac_unit_1.CBOT" 7 738.847 -459 2706 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 305232 9720 305232 9720 0 0 0 0
node "hgu_cdac_unit_1.CTOP" 7 439.543 -459 3866 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 292896 9720 292896 9720 0 0 0 0
equiv "hgu_cdac_unit_1.CTOP" "hgu_cdac_8bit_array_3.x1.CTOP"
equiv "hgu_cdac_unit_1.CTOP" "hgu_cdac_8bit_array_3.tah<0>"
equiv "hgu_cdac_unit_1.CTOP" "tu"
equiv "hgu_cdac_unit_1.CTOP" "t<0>"
node "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" 1 42398.5 20148 218 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21113376 683568 21216272 683968 1697280 11248 0 0
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[62].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[61].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[60].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[59].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[58].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[57].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[56].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[55].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[54].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[53].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[52].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[51].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[50].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[49].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[48].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[47].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[46].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[45].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[44].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[43].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[42].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[41].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[40].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[39].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[38].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[37].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[36].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[35].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[34].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[33].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[32].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[31].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[30].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[29].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[28].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[27].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[26].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[25].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[24].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[23].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[22].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[21].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[20].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[19].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[18].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[17].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[16].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[15].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[14].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[13].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[12].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[11].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[10].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[9].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[8].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[7].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[6].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[5].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[4].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[3].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[2].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[1].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[0].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.tah<63:0>"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[62].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[61].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[60].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[59].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[58].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[57].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[56].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[55].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[54].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[53].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[52].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[51].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[50].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[49].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[48].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[47].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[46].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[45].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[44].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[43].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[42].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[41].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[40].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[39].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[38].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[37].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[36].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[35].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[34].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[33].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[32].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[31].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[30].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[29].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[28].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[27].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[26].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[25].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[24].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[23].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[22].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[21].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[20].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[19].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[18].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[17].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[16].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[15].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[14].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[13].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[12].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[11].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[10].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[9].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[8].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[7].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[6].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[5].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[4].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[3].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[2].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[1].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[0].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.tah<63:0>"
node "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" 1 21930 10326 218 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10565664 342320 10668996 342718 1692480 11218 0 0
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[30].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[29].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[28].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[27].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[26].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[25].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[24].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[23].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[22].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[21].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[20].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[19].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[18].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[17].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[16].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[15].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[14].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[13].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[12].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[11].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[10].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[9].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[8].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[7].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[6].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[5].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[4].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[3].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[2].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[1].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[0].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.tah<31:0>"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[30].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[29].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[28].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[27].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[26].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[25].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[24].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[23].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[22].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[21].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[20].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[19].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[18].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[17].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[16].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[15].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[14].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[13].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[12].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[11].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[10].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[9].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[8].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[7].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[6].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[5].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[4].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[3].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[2].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[1].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[0].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.tah<31:0>"
node "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" 1 11927.8 5352 218 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5291808 171696 5395140 172094 1692480 11218 0 0
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[14].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[13].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[12].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[11].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[10].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[9].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[8].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[7].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[6].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[5].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[4].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[3].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[2].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[1].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[0].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.tah<15:0>"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[14].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[13].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[12].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[11].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[10].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[9].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[8].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[7].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[6].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[5].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[4].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[3].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[2].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[1].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[0].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.tah<15:0>"
node "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" 1 6333.19 2801 218 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2654880 86384 2758212 86782 1692480 11218 0 0
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[1].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[2].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[3].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[4].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[5].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[6].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[7].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.tah<7:0>"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[1].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[2].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[3].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[4].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[5].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[6].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[7].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.tah<7:0>"
node "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" 33 3349.4 1267 218 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1336416 43728 1439748 44126 1692480 11218 0 0
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[1].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[2].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[3].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.tah<3:0>"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[1].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[2].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[3].CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.tah<3:0>"
node "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" 17 2893.25 355 218 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 677184 22400 799012 23342 1692480 11218 0 0
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x2.CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" "hgu_cdac_8bit_array_3.tah<1:0>"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x2.CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.CTOP"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" "hgu_cdac_8bit_array_2.tah<1:0>"
node "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 53350 24141.4 20429 5215 ndif 0 0 0 0 0 0 0 0 155904 9088 311808 14464 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 291584 21504 829123 47046 4736 276 13726872 438940 13726872 438940 0 0 0 0
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[62].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[61].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[60].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[59].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[58].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[57].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[56].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[55].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[54].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[53].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[52].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[51].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[50].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[49].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[48].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[47].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[46].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[45].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[44].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[43].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[42].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[41].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[40].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[39].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[38].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[37].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[36].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[35].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[34].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[33].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[32].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[31].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[30].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[29].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[28].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[27].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[26].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[25].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[24].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[23].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[22].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[21].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[20].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[19].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[18].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[17].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[16].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[15].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[14].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[13].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[12].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[11].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[10].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[9].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[8].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[7].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[6].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[5].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[4].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[3].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[2].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[1].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[0].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.drv<63:0>"
node "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 36822 677.118 20301 5431 pdif 0 0 0 0 0 0 0 0 0 0 321552 14916 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 197472 13860 558226 30758 0 0 0 0 0 0 0 0 0 0
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
node "a_20359_5189#" 48 12717.3 20359 5189 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2231460 63896 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 26389 12508.8 15333 5261 ndif 0 0 0 0 0 0 0 0 77952 4544 155904 7232 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 145792 10752 464054 26436 4736 276 6933528 221660 6933528 221660 0 0 0 0
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[30].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[29].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[28].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[27].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[26].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[25].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[24].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[23].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[22].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[21].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[20].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[19].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[18].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[17].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[16].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[15].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[14].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[13].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[12].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[11].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[10].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[9].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[8].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[7].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[6].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[5].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[4].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[3].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[2].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[1].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[0].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_2.drv<31:0>"
node "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 12863 6606.55 8175 5211 ndif 0 0 0 0 0 0 0 0 38976 2272 77952 3616 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72896 5376 283048 16200 4884 280 3536856 113020 3536856 113020 0 0 0 0
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[14].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[13].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[12].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[11].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[10].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[9].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[8].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[7].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[6].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[5].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[4].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[3].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[2].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[1].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[0].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.drv<15:0>"
node "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 9733 287.915 8047 5427 pdif 0 0 0 0 0 0 0 0 0 0 87696 4068 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53856 3780 149218 8246 0 0 0 0 0 0 0 0 0 0
equiv "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
node "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 6093 4204.14 3610 5206 ndif 0 0 0 0 0 0 0 0 19488 1136 38976 1808 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36448 2688 192687 11128 4736 276 1838520 58700 1838520 58700 0 0 0 0
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[1].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[2].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[3].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[4].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[5].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[6].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[7].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.drv<7:0>"
node "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 5214 216.005 3482 5422 pdif 0 0 0 0 0 0 0 0 0 0 48720 2260 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 29920 2100 81050 4494 0 0 0 0 0 0 0 0 0 0
equiv "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
node "a_8105_5185#" 5458 3210.73 8105 5185 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 554820 15992 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3540_5180#" 2709 1609.61 3540 5180 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 275380 8008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 2711 2694.96 1991 5211 ndif 0 0 0 0 0 0 0 0 9744 568 19488 904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18224 1344 147480 8550 4440 268 989472 31544 989352 31540 0 0 0 0
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[1].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[2].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[3].CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.drv<3:0>"
node "inv_4_test_1/inv_2_test_0/x1.VREF" 2951 162.667 1863 5427 pdif 0 0 0 0 0 0 0 0 0 0 29232 1356 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17952 1260 46966 2618 0 0 0 0 0 0 0 0 0 0
equiv "inv_4_test_1/inv_2_test_0/x1.VREF" "inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_4_test_1/inv_2_test_0/x1.VREF" "inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_4_test_1/inv_2_test_0/x1.VREF" "inv_4_test_1/inv_2_test_1/x2.VREF"
node "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 903 1830.42 727 5211 ndif 0 0 0 0 0 0 0 0 4872 284 9744 452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9112 672 127472 7358 4440 268 564888 17964 564768 17960 0 0 0 0
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x2.CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.CBOT"
equiv "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_8bit_array_2.drv<1:0>"
node "inv_2_test_0/x1.VREF" 1812 127.355 599 5427 pdif 0 0 0 0 0 0 0 0 0 0 19488 904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11968 840 29924 1680 0 0 0 0 0 0 0 0 0 0
equiv "inv_2_test_0/x1.VREF" "inv_2_test_0/x2.VREF"
node "hgu_cdac_8bit_array_2.x1.CBOT" 895 1917.5 -201 5210 ndif 0 0 0 0 0 0 0 0 4872 284 9744 452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9112 672 115953 6746 4440 268 305772 9738 305772 9738 0 0 0 0
equiv "hgu_cdac_8bit_array_2.x1.CBOT" "hgu_cdac_8bit_array_2.drv<0>"
node "hgu_inverter_0.VREF" 638 118.619 -329 5426 pdif 0 0 0 0 0 0 0 0 0 0 9744 452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5984 420 16978 998 0 0 0 0 0 0 0 0 0 0
node "a_1921_5185#" 1334 827.543 1921 5185 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 135660 4016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_657_5185#" 647 427.01 657 5185 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65800 2020 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n271_5184#" 304 234.493 -271 5184 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30870 1022 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 18763 407.287 15205 5477 pdif 0 0 0 0 0 0 0 0 0 0 165648 7684 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 101728 7140 285554 15750 0 0 0 0 0 0 0 0 0 0
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
node "a_15263_5235#" 10955 6378.72 15263 5235 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1113700 31960 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 53350 24569.4 29879 5481 ndif 0 0 0 0 0 0 0 0 155904 9088 311808 14464 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 291584 21504 830128 47024 4736 276 13726872 438940 13726872 438940 0 0 0 0
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[62].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[61].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[60].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[59].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[58].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[57].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[56].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[55].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[54].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[53].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[52].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[51].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[50].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[49].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[48].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[47].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[46].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[45].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[44].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[43].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[42].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[41].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[40].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[39].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[38].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[37].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[36].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[35].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[34].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[33].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[32].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[31].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[30].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[29].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[28].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[27].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[26].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[25].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[24].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[23].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[22].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[21].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[20].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[19].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[18].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[17].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[16].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[15].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[14].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[13].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[12].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[11].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[10].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[9].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[8].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[7].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[6].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[5].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[4].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[3].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[2].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[1].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[0].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.drv<63:0>"
node "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 26388 12140 10783 5415 ndif 0 0 0 0 0 0 0 0 77952 4544 155904 7232 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 145792 10752 457022 25950 4736 276 6933528 221660 6933528 221660 0 0 0 0
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[30].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[29].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[28].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[27].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[26].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[25].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[24].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[23].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[22].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[21].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[20].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[19].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[18].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[17].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[16].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[15].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[14].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[13].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[12].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[11].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[10].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[9].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[8].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[7].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[6].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[5].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[4].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[3].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[2].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[1].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[0].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.drv<31:0>"
node "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 18763 406.435 10655 5631 pdif 0 0 0 0 0 0 0 0 0 0 165648 7684 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 101728 7140 285554 15750 0 0 0 0 0 0 0 0 0 0
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
node "a_10713_5389#" 10955 6370.06 10713 5389 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1113700 31960 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 36822 707.868 29751 5697 pdif 0 0 0 0 0 0 0 0 0 0 321552 14916 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 197472 13860 558226 30758 0 0 0 0 0 0 0 0 0 0
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
node "a_29809_5455#" 48 12717.8 29809 5455 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2231460 63896 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 12863 6897.17 5591 5746 ndif 0 0 0 0 0 0 0 0 38976 2272 77952 3616 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72896 5376 282878 16190 4884 280 3536856 113020 3536856 113020 0 0 0 0
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[14].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[13].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[12].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[11].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[10].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[9].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[8].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[7].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[6].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[5].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[4].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[3].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[2].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[1].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[0].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.drv<15:0>"
node "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 9733 314.732 5463 5962 pdif 0 0 0 0 0 0 0 0 0 0 87696 4068 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 53856 3780 149218 8246 0 0 0 0 0 0 0 0 0 0
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VREF"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
node "a_5521_5720#" 5458 3209.82 5521 5720 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 554820 15992 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 6093 4012.9 3040 5896 ndif 0 0 0 0 0 0 0 0 19488 1136 38976 1808 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36448 2688 189624 11118 4440 268 1838520 58700 1838520 58700 0 0 0 0
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[1].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[2].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[3].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[4].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[5].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[6].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[7].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.drv<7:0>"
node "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF" 5214 226.051 2912 6112 pdif 0 0 0 0 0 0 0 0 0 0 48720 2260 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 29920 2100 81050 4494 0 0 0 0 0 0 0 0 0 0
equiv "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VREF"
equiv "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VREF"
equiv "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VREF"
equiv "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VREF"
equiv "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VREF"
equiv "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VREF"
equiv "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VREF"
node "a_2970_5870#" 2709 1574.59 2970 5870 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 275380 8008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 2711 2605.91 1507 5907 ndif 0 0 0 0 0 0 0 0 9744 568 19488 904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18224 1344 147888 8574 4440 268 989352 31540 989352 31540 0 0 0 0
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[1].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[2].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[3].CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.drv<3:0>"
node "inv_4_test_2/inv_2_test_0/x1.VREF" 2951 169.845 1379 6123 pdif 0 0 0 0 0 0 0 0 0 0 29232 1356 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17952 1260 46966 2618 0 0 0 0 0 0 0 0 0 0
equiv "inv_4_test_2/inv_2_test_0/x1.VREF" "inv_4_test_2/inv_2_test_0/x2.VREF"
equiv "inv_4_test_2/inv_2_test_0/x1.VREF" "inv_4_test_2/inv_2_test_1/x1.VREF"
equiv "inv_4_test_2/inv_2_test_0/x1.VREF" "inv_4_test_2/inv_2_test_1/x2.VREF"
node "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 903 1705.52 598 5899 ndif 0 0 0 0 0 0 0 0 4872 284 9744 452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9112 672 128936 7444 4440 268 564768 17960 564768 17960 0 0 0 0
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x2.CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.CBOT"
equiv "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_8bit_array_3.drv<1:0>"
node "inv_2_test_1/x1.VREF" 1812 134.481 470 6115 pdif 0 0 0 0 0 0 0 0 0 0 19488 904 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11968 840 29924 1680 0 0 0 0 0 0 0 0 0 0
equiv "inv_2_test_1/x1.VREF" "inv_2_test_1/x2.VREF"
node "a_1437_5881#" 1334 819.587 1437 5881 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 135660 4016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_528_5873#" 647 410.888 528 5873 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 65800 2020 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "hgu_cdac_8bit_array_3.x1.CBOT" 895 1657.47 -179 5900 ndif 0 0 0 0 0 0 0 0 4872 284 9744 452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9112 672 109977 6512 4440 268 305232 9720 305472 9728 0 0 0 0
equiv "hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_8bit_array_3.drv<0>"
node "hgu_inverter_1.VREF" 638 120.352 -307 6116 pdif 0 0 0 0 0 0 0 0 0 0 9744 452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5984 420 16978 998 0 0 0 0 0 0 0 0 0 0
node "a_n249_5874#" 304 227.847 -249 5874 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 30870 1022 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 44796 12792.7 29680 5659 nw 0 0 0 0 3222528 17552 0 0 382628 16728 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 382628 16728 415900 16736 0 0 0 0 0 0 0 0 0 0
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
node "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 44796 12786.4 20230 5393 nw 0 0 0 0 3222528 17552 0 0 382628 16728 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 382628 16728 415900 16736 0 0 0 0 0 0 0 0 0 0
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
node "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 22827 6549.19 15134 5439 nw 0 0 0 0 1649664 9360 0 0 194212 8536 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 194212 8536 211100 8544 0 0 0 0 0 0 0 0 0 0
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
node "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 22827 6560.13 10584 5593 nw 0 0 0 0 1649664 9360 0 0 194212 8536 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 194212 8536 211100 8544 0 0 0 0 0 0 0 0 0 0
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
node "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 11843 3443.65 7976 5389 nw 0 0 0 0 863232 5264 0 0 100004 4440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100004 4440 108700 4448 0 0 0 0 0 0 0 0 0 0
equiv "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
node "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 6351 2087.23 3411 5384 nw 0 0 0 0 470016 3216 0 0 52900 2392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52900 2392 57500 2400 0 0 0 0 0 0 0 0 0 0
equiv "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
node "inv_4_test_1/inv_2_test_0/x1.VDD" 3605 1147.29 1792 5389 nw 0 0 0 0 273408 2192 0 0 29348 1368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 29348 1368 31900 1376 0 0 0 0 0 0 0 0 0 0
equiv "inv_4_test_1/inv_2_test_0/x1.VDD" "inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_4_test_1/inv_2_test_0/x1.VDD" "inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_4_test_1/inv_2_test_0/x1.VDD" "inv_4_test_1/inv_2_test_1/x2.VDD"
node "inv_2_test_0/x1.VDD" 2232 796.528 528 5389 nw 0 0 0 0 175104 1680 0 0 17572 856 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17572 856 19100 864 0 0 0 0 0 0 0 0 0 0
equiv "inv_2_test_0/x1.VDD" "inv_2_test_0/x2.VDD"
node "hgu_inverter_0.VDD" 1846 597.713 -400 5388 nw 0 0 0 0 125952 1424 0 0 11684 600 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11684 600 12700 608 0 0 0 0 0 0 0 0 0 0
node "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 11843 3441.06 5392 5924 nw 0 0 0 0 863232 5264 0 0 100004 4440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100004 4440 108700 4448 0 0 0 0 0 0 0 0 0 0
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VDD"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
node "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD" 6351 1881.76 2841 6074 nw 0 0 0 0 470016 3216 0 0 52900 2392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52900 2392 57500 2400 0 0 0 0 0 0 0 0 0 0
equiv "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VDD"
equiv "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VDD"
equiv "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VDD"
equiv "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VDD"
equiv "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VDD"
equiv "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VDD"
equiv "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VDD"
node "inv_4_test_2/inv_2_test_0/x1.VDD" 3605 1095.93 1308 6085 nw 0 0 0 0 273408 2192 0 0 29348 1368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 29348 1368 31900 1376 0 0 0 0 0 0 0 0 0 0
equiv "inv_4_test_2/inv_2_test_0/x1.VDD" "inv_4_test_2/inv_2_test_0/x2.VDD"
equiv "inv_4_test_2/inv_2_test_0/x1.VDD" "inv_4_test_2/inv_2_test_1/x1.VDD"
equiv "inv_4_test_2/inv_2_test_0/x1.VDD" "inv_4_test_2/inv_2_test_1/x2.VDD"
node "inv_2_test_1/x1.VDD" 2232 703.081 399 6077 nw 0 0 0 0 175104 1680 0 0 17572 856 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17572 856 19100 864 0 0 0 0 0 0 0 0 0 0
equiv "inv_2_test_1/x1.VDD" "inv_2_test_1/x2.VDD"
node "hgu_inverter_1.VDD" 1846 514.52 -378 6078 nw 0 0 0 0 125952 1424 0 0 11684 600 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11684 600 12700 608 0 0 0 0 0 0 0 0 0 0
substrate "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 0 0 -363 5110 ppd 0 0 0 0 0 0 0 0 682080 39760 2386896 132632 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2014616 105120 2502280 111392 0 0 0 0 0 0 0 0 0 0
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_4_test_2/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_4_test_2/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_4_test_2/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_4_test_2/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_inverter_1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_1/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_inverter_0.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_1/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_64_test_0/inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_0/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_0/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "inv_32_test_0/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2.VSS"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_unit_1.SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_unit_0.SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x2.SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[1].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[2].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[3].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[1].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[2].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[3].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[4].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[5].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[6].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[7].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[14].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[13].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[12].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[11].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[10].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[9].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[8].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[7].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[6].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[5].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[4].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[3].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[2].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[1].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[0].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[30].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[29].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[28].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[27].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[26].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[25].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[24].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[23].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[22].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[21].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[20].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[19].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[18].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[17].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[16].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[15].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[14].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[13].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[12].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[11].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[10].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[9].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[8].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[7].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[6].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[5].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[4].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[3].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[2].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[1].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[0].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[62].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[61].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[60].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[59].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[58].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[57].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[56].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[55].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[54].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[53].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[52].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[51].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[50].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[49].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[48].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[47].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[46].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[45].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[44].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[43].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[42].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[41].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[40].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[39].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[38].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[37].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[36].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[35].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[34].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[33].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[32].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[31].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[30].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[29].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[28].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[27].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[26].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[25].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[24].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[23].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[22].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[21].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[20].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[19].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[18].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[17].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[16].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[15].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[14].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[13].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[12].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[11].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[10].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[9].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[8].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[7].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[6].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[5].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[4].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[3].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[2].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[1].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[0].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.x1.SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_3.SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x2.SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[1].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[2].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[3].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[1].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[2].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[3].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[4].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[5].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[6].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[7].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[14].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[13].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[12].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[11].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[10].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[9].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[8].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[7].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[6].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[5].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[4].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[3].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[2].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[1].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[0].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[30].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[29].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[28].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[27].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[26].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[25].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[24].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[23].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[22].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[21].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[20].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[19].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[18].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[17].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[16].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[15].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[14].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[13].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[12].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[11].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[10].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[9].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[8].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[7].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[6].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[5].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[4].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[3].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[2].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[1].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[0].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[62].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[61].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[60].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[59].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[58].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[57].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[56].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[55].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[54].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[53].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[52].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[51].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[50].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[49].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[48].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[47].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[46].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[45].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[44].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[43].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[42].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[41].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[40].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[39].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[38].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[37].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[36].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[35].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[34].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[33].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[32].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[31].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[30].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[29].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[28].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[27].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[26].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[25].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[24].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[23].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[22].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[21].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[20].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[19].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[18].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[17].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[16].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[15].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[14].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[13].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[12].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[11].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[10].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[9].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[8].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[7].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[6].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[5].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[4].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[3].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[2].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[1].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[0].SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.x1.SUB"
equiv "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "hgu_cdac_8bit_array_2.SUB"
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 1081.4
cap "inv_4_test_2/inv_2_test_0/x1.VDD" "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF" 0.992309
cap "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 0.230458
cap "a_657_5185#" "inv_2_test_0/x1.VREF" 47.2735
cap "hgu_cdac_unit_0.CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" 381.388
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 8.63986
cap "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 0.994765
cap "a_2970_5870#" "a_1437_5881#" 2.31325
cap "a_528_5873#" "inv_4_test_2/inv_2_test_0/x1.VDD" 0.391646
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 148.176
cap "a_657_5185#" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 83.1481
cap "hgu_cdac_8bit_array_3.x1.CBOT" "hgu_inverter_0.VREF" 12.8582
cap "a_20359_5189#" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 3999.46
cap "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 1997.89
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 2276.56
cap "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 2.85947
cap "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF" 2.75486
cap "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "a_10713_5389#" 1.56568
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "a_n271_5184#" 0.192147
cap "a_2970_5870#" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 0.0141768
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 1.98869
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 476.036
cap "hgu_cdac_unit_1.CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 0.126201
cap "a_657_5185#" "inv_2_test_0/x1.VDD" 121.424
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 163040
cap "a_15263_5235#" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 0.654356
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "a_1437_5881#" 0.326203
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" "hgu_cdac_unit_1.CTOP" 118.034
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 13.7092
cap "hgu_cdac_8bit_array_3.x1.CBOT" "hgu_inverter_1.VDD" 39.7694
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 2327.88
cap "a_2970_5870#" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 0.141881
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" 948.806
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 3.14286
cap "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 0.997797
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 5689.04
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" 859.829
cap "a_8105_5185#" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 2.04568
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" 1.63773
cap "hgu_inverter_1.VREF" "inv_4_test_2/inv_2_test_0/x1.VDD" 0.000862777
cap "a_528_5873#" "hgu_inverter_1.VDD" 0.353241
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" 324698
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 1022.84
cap "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 5689.04
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 0.0216647
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" 371.455
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 2279.79
cap "inv_4_test_1/inv_2_test_0/x1.VREF" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" 16.3293
cap "hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 1099.93
cap "hgu_cdac_unit_1.CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 1.17997
cap "a_2970_5870#" "a_5521_5720#" 0.262461
cap "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" 27.5633
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "a_n271_5184#" 0.000525187
cap "inv_4_test_2/inv_2_test_0/x1.VREF" "a_2970_5870#" 0.0549135
cap "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" 18.4023
cap "a_8105_5185#" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 15.0596
cap "a_528_5873#" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 81.8533
cap "hgu_cdac_unit_0.CBOT" "hgu_cdac_8bit_array_2.x1.CBOT" 0.472995
cap "hgu_cdac_8bit_array_3.x1.CBOT" "inv_2_test_1/x1.VDD" 4.20471
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" 1.63374
cap "hgu_inverter_1.VDD" "hgu_inverter_1.VREF" 184.942
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 1.63773
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" 330.191
cap "inv_4_test_1/inv_2_test_0/x1.VREF" "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 3.97738
cap "a_8105_5185#" "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 997.11
cap "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 9.89611
cap "hgu_cdac_8bit_array_3.x1.CBOT" "a_1437_5881#" 0.00754993
cap "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 9.25869
cap "hgu_cdac_8bit_array_3.x1.CBOT" "inv_2_test_1/x1.VREF" 29.7729
cap "a_8105_5185#" "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 427.368
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "a_3540_5180#" 0.00353481
cap "a_1921_5185#" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" 53.6585
cap "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF" "a_1437_5881#" 0.115303
cap "inv_2_test_1/x1.VDD" "a_528_5873#" 121.424
cap "a_3540_5180#" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" 105.967
cap "a_1921_5185#" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" 1.48982
cap "a_8105_5185#" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 0.212984
cap "a_n271_5184#" "inv_2_test_0/x1.VREF" 0.019774
cap "hgu_cdac_8bit_array_2.x1.CBOT" "hgu_cdac_unit_1.CTOP" 100.356
cap "a_528_5873#" "a_1437_5881#" 3.71308
cap "hgu_cdac_8bit_array_2.x1.CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" 374.951
cap "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 1504.9
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "a_n271_5184#" 0.00146411
cap "a_528_5873#" "inv_2_test_1/x1.VREF" 47.9782
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" 632.956
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.x1.CBOT" 0.163609
cap "hgu_inverter_1.VDD" "inv_4_test_2/inv_2_test_0/x1.VDD" 0.103504
cap "inv_4_test_1/inv_2_test_0/x1.VDD" "inv_4_test_2/inv_2_test_0/x1.VDD" 3.16141
cap "a_n249_5874#" "a_n271_5184#" 3.08434
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" 636.269
cap "hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 0.183922
cap "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 0.426083
cap "inv_4_test_1/inv_2_test_0/x1.VREF" "a_3540_5180#" 0.0241809
cap "inv_4_test_1/inv_2_test_0/x1.VREF" "a_1921_5185#" 102.369
cap "a_29809_5455#" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 0.511166
cap "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "a_3540_5180#" 210.716
cap "a_1921_5185#" "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 0.0369857
cap "inv_2_test_0/x1.VDD" "a_n271_5184#" 0.234475
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 3999.46
cap "a_3540_5180#" "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD" 1.7343
cap "a_10713_5389#" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 1739.04
cap "a_528_5873#" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 0.847436
cap "inv_2_test_1/x1.VDD" "hgu_inverter_1.VREF" 0.388936
cap "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "a_10713_5389#" 860.593
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" 19.3182
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" 22025.2
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" 41.3736
cap "inv_4_test_2/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 0.291786
cap "hgu_inverter_1.VREF" "a_1437_5881#" 0.00181054
cap "inv_2_test_1/x1.VREF" "hgu_inverter_1.VREF" 4.21489
cap "hgu_cdac_8bit_array_2.x1.CBOT" "hgu_inverter_0.VDD" 27.7036
cap "a_20359_5189#" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 0.480807
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" 82242.3
cap "a_657_5185#" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" 1.09527
cap "a_657_5185#" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" 25.0243
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 16.136
cap "hgu_cdac_8bit_array_3.x1.CBOT" "inv_2_test_0/x1.VREF" 0.0527538
cap "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 2.01991
cap "hgu_cdac_8bit_array_3.x1.CBOT" "inv_4_test_2/inv_2_test_0/x1.VREF" 0.0165863
cap "a_5521_5720#" "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF" 0.00546859
cap "hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 0.064705
cap "inv_4_test_2/inv_2_test_0/x1.VREF" "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF" 13.8531
cap "a_1921_5185#" "a_3540_5180#" 2.3897
cap "inv_2_test_1/x1.VDD" "inv_4_test_2/inv_2_test_0/x1.VDD" 6.8479
cap "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 2899.62
cap "a_15263_5235#" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 1717.87
cap "hgu_cdac_8bit_array_3.x1.CBOT" "a_n249_5874#" 31.525
cap "inv_4_test_1/inv_2_test_0/x1.VREF" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 505.511
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "a_20359_5189#" 3463.55
cap "a_528_5873#" "inv_2_test_0/x1.VREF" 0.811139
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 0.001857
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "a_3540_5180#" 2.76519
cap "a_528_5873#" "inv_4_test_2/inv_2_test_0/x1.VREF" 0.0643158
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 389.805
cap "hgu_cdac_8bit_array_3.x1.CBOT" "inv_2_test_0/x1.VDD" 0.0940982
cap "inv_4_test_2/inv_2_test_0/x1.VDD" "a_1437_5881#" 246.522
cap "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 2.57251
cap "inv_2_test_1/x1.VREF" "inv_4_test_2/inv_2_test_0/x1.VDD" 2.0903
cap "inv_4_test_1/inv_2_test_0/x1.VREF" "a_657_5185#" 0.0118027
cap "a_528_5873#" "a_n249_5874#" 4.20934
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 1.63773
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "a_20359_5189#" 790.278
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "a_15263_5235#" 0.090975
cap "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 2.72873
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 324467
cap "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 1.79632
cap "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "a_10713_5389#" 1.05526
cap "a_657_5185#" "hgu_inverter_0.VDD" 0.243135
cap "a_528_5873#" "inv_2_test_0/x1.VDD" 15.3058
cap "inv_4_test_1/inv_2_test_0/x1.VDD" "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 1.30218
cap "a_15263_5235#" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" 377.248
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 125.076
cap "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 1997.89
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 2037.9
cap "inv_4_test_2/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 37.3923
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "a_3540_5180#" 0.0720965
cap "inv_2_test_1/x1.VDD" "hgu_inverter_1.VDD" 6.78364
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "a_1921_5185#" 190.443
cap "hgu_cdac_unit_1.CBOT" "hgu_cdac_unit_1.CTOP" 5107.42
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 8168.39
cap "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 5.00591
cap "hgu_cdac_unit_1.CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" 381.388
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 106.502
cap "inv_4_test_2/inv_2_test_0/x1.VREF" "hgu_inverter_1.VREF" 0.0296896
cap "hgu_inverter_1.VDD" "a_1437_5881#" 0.0125497
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 16.0945
cap "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 4082.29
cap "a_1921_5185#" "a_657_5185#" 2.83677
cap "inv_2_test_1/x1.VREF" "hgu_inverter_1.VDD" 0.836712
cap "inv_4_test_1/inv_2_test_0/x1.VDD" "a_1437_5881#" 8.18339
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" 42228.5
cap "a_n249_5874#" "hgu_inverter_1.VREF" 24.1164
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 180.9
cap "a_2970_5870#" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" 45.1929
cap "a_657_5185#" "hgu_cdac_8bit_array_2.x1.CBOT" 0.187252
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" 18.6802
cap "inv_4_test_2/inv_2_test_0/x1.VREF" "inv_4_test_2/inv_2_test_0/x1.VDD" 458.87
cap "inv_2_test_1/x1.VDD" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 22.9627
cap "inv_4_test_1/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 9.70149
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" 42083.5
cap "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 1016.15
cap "a_1437_5881#" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 0.246315
cap "a_2970_5870#" "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 2.63759
cap "a_n249_5874#" "inv_4_test_2/inv_2_test_0/x1.VDD" 0.00156872
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 2284.76
cap "inv_2_test_1/x1.VREF" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 252.509
cap "a_n271_5184#" "hgu_cdac_unit_1.CTOP" 0.0730166
cap "a_5521_5720#" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 997.11
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" "a_n271_5184#" 0.789981
cap "a_5521_5720#" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 427.368
cap "hgu_inverter_0.VREF" "inv_2_test_0/x1.VREF" 0.000392732
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 2256.77
cap "a_2970_5870#" "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD" 496.718
cap "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 4.58815
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 6.26117
cap "inv_4_test_1/inv_2_test_0/x1.VREF" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 23.8185
cap "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 11.7819
cap "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 29.011
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 15.121
cap "inv_2_test_1/x1.VDD" "a_1437_5881#" 0.505488
cap "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 2.6771
cap "inv_2_test_1/x1.VDD" "inv_2_test_1/x1.VREF" 284.531
cap "a_n249_5874#" "hgu_inverter_0.VREF" 0.257646
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 1073.69
cap "inv_4_test_2/inv_2_test_0/x1.VREF" "hgu_inverter_1.VDD" 0.0458436
cap "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 242.128
cap "a_3540_5180#" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 408.605
cap "inv_4_test_1/inv_2_test_0/x1.VDD" "inv_2_test_0/x1.VREF" 0.0888558
cap "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 2899.62
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD" 66.599
cap "a_1921_5185#" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 0.00450805
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "a_29809_5455#" 0.0127735
cap "inv_2_test_1/x1.VREF" "a_1437_5881#" 0.161821
cap "a_2970_5870#" "a_3540_5180#" 15.9625
cap "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 1.17264
cap "a_n249_5874#" "hgu_inverter_1.VDD" 58.8751
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 303.578
cap "hgu_cdac_unit_1.CBOT" "hgu_cdac_8bit_array_2.x1.CBOT" 668.613
cap "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 15.8975
cap "a_n271_5184#" "hgu_inverter_0.VDD" 58.8751
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_unit_0.CTOP" 99.5304
cap "inv_2_test_1/x1.VDD" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 0.408564
cap "a_8105_5185#" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" 5.85654
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "a_29809_5455#" 586.125
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "a_3540_5180#" 8.73799
cap "hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_unit_1.CTOP" 5118.47
cap "inv_4_test_1/inv_2_test_0/x1.VDD" "inv_2_test_0/x1.VDD" 1.43468
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "a_1921_5185#" 0.968242
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "a_1437_5881#" 190.944
cap "hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" 364.031
cap "hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" 0.132365
cap "inv_2_test_1/x1.VREF" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 0.458878
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "inv_2_test_0/x1.VREF" 42.4913
cap "a_20359_5189#" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 60.8629
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" 294.481
cap "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_5521_5720#" 0.328581
cap "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" 8.64217
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 305.995
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 1011.38
cap "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 4081.4
cap "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 1504.9
cap "a_15263_5235#" "a_20359_5189#" 1.30057
cap "a_528_5873#" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" 11.5932
cap "a_n249_5874#" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 0.217808
cap "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 0.968676
cap "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 1.00158
cap "inv_2_test_1/x1.VDD" "inv_4_test_2/inv_2_test_0/x1.VREF" 2.22895
cap "a_8105_5185#" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 845.032
cap "inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 22.7333
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 8169.28
cap "hgu_cdac_8bit_array_2.x1.CBOT" "a_n271_5184#" 26.1193
cap "inv_4_test_2/inv_2_test_0/x1.VREF" "a_1437_5881#" 102.369
cap "inv_2_test_1/x1.VDD" "a_n249_5874#" 0.373046
cap "hgu_cdac_8bit_array_3.x1.CBOT" "hgu_inverter_0.VDD" 32.3849
cap "inv_4_test_2/inv_2_test_0/x1.VREF" "inv_2_test_1/x1.VREF" 22.1354
cap "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "a_20359_5189#" 1727.29
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "a_5521_5720#" 849.785
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 313.988
cap "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" 83.9255
cap "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 12.7221
cap "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 1.33109
cap "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF" 807.548
cap "inv_2_test_1/x1.VDD" "inv_2_test_0/x1.VDD" 3.23194
cap "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_5521_5720#" 1.10606
cap "a_n249_5874#" "inv_2_test_1/x1.VREF" 0.16583
cap "a_8105_5185#" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" 197.363
cap "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "a_15263_5235#" 0.333732
cap "a_10713_5389#" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 0.291091
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "inv_2_test_0/x1.VREF" 24.6183
cap "inv_4_test_2/inv_2_test_0/x1.VREF" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 505.511
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 330.405
cap "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 3.39918
cap "a_3540_5180#" "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF" 0.293033
cap "a_657_5185#" "a_n271_5184#" 3.46853
cap "a_n249_5874#" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 0.000180193
cap "hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_8bit_array_2.x1.CBOT" 338.593
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "inv_2_test_0/x1.VDD" 13.5054
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "inv_4_test_2/inv_2_test_0/x1.VDD" 13.2974
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 0.214245
cap "a_10713_5389#" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" 317.169
cap "a_2970_5870#" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 1.05206
cap "hgu_cdac_unit_0.CBOT" "hgu_cdac_unit_0.CTOP" 5107.42
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "inv_2_test_0/x1.VREF" 261.763
cap "a_n249_5874#" "inv_4_test_2/inv_2_test_0/x1.VREF" 0.00159756
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 222.757
cap "a_20359_5189#" "a_29809_5455#" 0.3769
cap "inv_2_test_0/x1.VDD" "inv_2_test_0/x1.VREF" 284.347
cap "a_29809_5455#" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 3500.93
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "a_10713_5389#" 0.165344
cap "hgu_cdac_8bit_array_3.x1.CBOT" "a_657_5185#" 0.266362
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "a_2970_5870#" 409.385
cap "inv_4_test_2/inv_2_test_0/x1.VDD" "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD" 3.97924
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "inv_2_test_0/x1.VDD" 23.3719
cap "inv_4_test_1/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" 26.5466
cap "hgu_cdac_unit_0.CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" 118.182
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 216.322
cap "a_528_5873#" "a_657_5185#" 4.46964
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "a_29809_5455#" 1727.2
cap "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 0.257425
cap "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD" 0.140692
cap "hgu_inverter_0.VREF" "hgu_inverter_0.VDD" 184.942
cap "a_1921_5185#" "inv_4_test_2/inv_2_test_0/x1.VDD" 1.42063
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_unit_1.CTOP" 109.248
cap "inv_4_test_1/inv_2_test_0/x1.VDD" "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 0.0985333
cap "inv_4_test_1/inv_2_test_0/x1.VDD" "inv_4_test_1/inv_2_test_0/x1.VREF" 458.87
cap "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "a_29809_5455#" 0.194557
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 11469.4
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 23.2547
cap "hgu_inverter_1.VDD" "hgu_inverter_0.VDD" 1.9111
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 162905
cap "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" 61.7269
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 1.63773
cap "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" 39.6773
cap "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "a_20359_5189#" 0.0259124
cap "inv_2_test_1/x1.VDD" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" 9.65191
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 18.8751
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 34.4061
cap "hgu_cdac_8bit_array_3.x1.CBOT" "hgu_cdac_unit_1.CBOT" 7.42041
cap "hgu_inverter_0.VREF" "hgu_cdac_8bit_array_2.x1.CBOT" 126.52
cap "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "a_15263_5235#" 860.674
cap "inv_2_test_1/x1.VREF" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" 3.42368
cap "inv_4_test_1/inv_2_test_0/x1.VDD" "a_3540_5180#" 0.131805
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "a_1437_5881#" 23.4074
cap "inv_4_test_1/inv_2_test_0/x1.VDD" "a_1921_5185#" 246.522
cap "inv_4_test_1/inv_2_test_0/x1.VREF" "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 0.0985333
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" "hgu_inverter_0.VDD" 0.0594594
cap "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 807.548
cap "a_2970_5870#" "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF" 210.716
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 755.254
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" 34.8089
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" 296.075
cap "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD" 3.21412
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_unit_1.CTOP" 0.0777613
cap "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 11.7318
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF" 1016.15
cap "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 242.03
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" 22.0161
cap "hgu_cdac_unit_0.CTOP" "hgu_cdac_8bit_array_2.x1.CBOT" 5122.28
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 21960.9
cap "inv_4_test_1/inv_2_test_0/x1.VREF" "a_1437_5881#" 0.502515
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CTOP" 21.6306
cap "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 0.348939
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 12.0772
cap "hgu_cdac_8bit_array_3.x1.CBOT" "a_n271_5184#" 12.5873
cap "hgu_cdac_unit_0.CBOT" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 677.271
cap "hgu_inverter_0.VREF" "a_657_5185#" 0.000876788
cap "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD" "a_1437_5881#" 0.274908
cap "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_3540_5180#" 496.718
cap "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" 90.3321
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 4.06835
cap "a_15263_5235#" "a_10713_5389#" 0.8125
cap "a_1921_5185#" "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 0.168639
cap "inv_4_test_1/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 37.3923
cap "hgu_cdac_8bit_array_2.x1.CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 97.5497
cap "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CTOP" 109.27
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 162.54
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 475.937
cap "inv_4_test_1/inv_2_test_0/x1.VREF" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 17.3159
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" "inv_2_test_0/x1.VREF" 10.0766
cap "inv_4_test_1/inv_2_test_0/x1.VDD" "a_657_5185#" 0.146408
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_inverter_0.VDD" 0.000165023
cap "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 125.076
cap "inv_4_test_2/inv_2_test_0/x1.VREF" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" 5.40435
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_unit_1.CTOP" 0.263477
cap "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 0.213661
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" 11506.3
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 2037.9
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 219.764
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CTOP" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 43.7088
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" "a_3540_5180#" 0.319217
cap "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CTOP" 154.373
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 0.0405153
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CTOP" "inv_2_test_0/x1.VDD" 20.3108
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 82160.7
cap "a_2970_5870#" "inv_4_test_2/inv_2_test_0/x1.VDD" 0.17468
cap "inv_4_test_1/inv_2_test_0/x1.VREF" "inv_2_test_0/x1.VREF" 4.49711
cap "a_1921_5185#" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 3.99592
cap "a_657_5185#" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 4.41793
cap "hgu_inverter_1.VREF" "a_n271_5184#" 0.0985247
cap "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" 64.961
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 49.0105
cap "inv_2_test_0/x1.VREF" "hgu_inverter_0.VDD" 0.147427
cap "a_5521_5720#" "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD" 0.0316427
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "inv_4_test_2/inv_2_test_0/x1.VDD" 0.131454
cap "inv_4_test_2/inv_2_test_0/x1.VREF" "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD" 1.16321
cap "a_2970_5870#" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 0.140564
cap "a_2970_5870#" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 0.163317
cap "hgu_cdac_8bit_array_3.x1.CBOT" "a_528_5873#" 1.7111
cap "hgu_cdac_8bit_array_2.x1.CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 0.0212971
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 2270.13
cap "inv_2_test_1/x1.VDD" "a_657_5185#" 1.73826
cap "a_n249_5874#" "hgu_inverter_0.VDD" 6.17403
cap "inv_4_test_1/inv_2_test_0/x1.VREF" "inv_2_test_0/x1.VDD" 0.0888558
cap "a_15263_5235#" "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 28.0089
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 0.156986
cap "inv_2_test_0/x1.VDD" "hgu_inverter_0.VDD" 1.91291
cap "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" "a_15263_5235#" 0.103224
cap "inv_2_test_1/x1.VREF" "a_657_5185#" 0.178933
cap "a_1921_5185#" "inv_2_test_0/x1.VREF" 0.0118027
cap "inv_4_test_2/inv_2_test_0/x1.VREF" "a_1921_5185#" 0.154105
cap "a_1921_5185#" "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 0.105617
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 237.314
cap "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CTOP" "a_5521_5720#" 106.187
cap "hgu_cdac_8bit_array_2.x1.CBOT" "inv_2_test_0/x1.VREF" 5.64905
cap "a_8105_5185#" "a_10713_5389#" 1.47573
cap "hgu_inverter_0.VREF" "a_n271_5184#" 24.1164
cap "inv_4_test_1/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 14.0425
cap "hgu_cdac_8bit_array_3.x1.CBOT" "hgu_inverter_1.VREF" 128.693
cap "a_657_5185#" "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 0.599576
cap "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" "hgu_cdac_8bit_array_2.x1.CBOT" 698.366
cap "a_1921_5185#" "inv_2_test_0/x1.VDD" 0.146408
cap "hgu_cdac_unit_1.CBOT" "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 691.603
cap "a_n249_5874#" "hgu_cdac_8bit_array_2.x1.CBOT" 0.25719
cap "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 66.599
cap "a_528_5873#" "hgu_inverter_1.VREF" 0.000641093
cap "hgu_inverter_1.VDD" "a_n271_5184#" 0.375399
cap "hgu_cdac_8bit_array_2.x1.CBOT" "inv_2_test_0/x1.VDD" 0.148689
cap "a_2970_5870#" "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" 36.6596
cap "hgu_cdac_8bit_array_3.x1.CBOT" "inv_4_test_2/inv_2_test_0/x1.VDD" 0.00110421
device msubckt sky130_fd_pr__nfet_01v8_lvt 28423 5215 28424 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt 28295 5215 28296 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 28167 5215 28168 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 28039 5215 28040 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 27911 5215 27912 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 27783 5215 27784 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 27655 5215 27656 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 27527 5215 27528 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 27399 5215 27400 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 27271 5215 27272 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 27143 5215 27144 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 27015 5215 27016 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 26887 5215 26888 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 26759 5215 26760 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 26631 5215 26632 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 26503 5215 26504 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 26375 5215 26376 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 26247 5215 26248 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 26119 5215 26120 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 25991 5215 25992 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 25863 5215 25864 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 25735 5215 25736 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 25607 5215 25608 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 25479 5215 25480 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 25351 5215 25352 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 25223 5215 25224 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 25095 5215 25096 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 24967 5215 24968 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 24839 5215 24840 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 24711 5215 24712 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 24583 5215 24584 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 24455 5215 24456 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 24327 5215 24328 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 24199 5215 24200 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 24071 5215 24072 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 23943 5215 23944 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 23815 5215 23816 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 23687 5215 23688 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 23559 5215 23560 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 23431 5215 23432 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 23303 5215 23304 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 23175 5215 23176 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 23047 5215 23048 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 22919 5215 22920 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 22791 5215 22792 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 22663 5215 22664 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 22535 5215 22536 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 22407 5215 22408 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 22279 5215 22280 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 22151 5215 22152 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 22023 5215 22024 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 21895 5215 21896 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 21767 5215 21768 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 21639 5215 21640 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 21511 5215 21512 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 21383 5215 21384 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 21255 5215 21256 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 21127 5215 21128 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 20999 5215 21000 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 20871 5215 20872 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 20743 5215 20744 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 20615 5215 20616 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 20487 5215 20488 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 20359 5215 20360 5216 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_20359_5189#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 19231 5261 19232 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt 19103 5261 19104 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 18975 5261 18976 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 18847 5261 18848 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 18719 5261 18720 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 18591 5261 18592 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 18463 5261 18464 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 18335 5261 18336 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 18207 5261 18208 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 18079 5261 18080 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 17951 5261 17952 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 17823 5261 17824 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 17695 5261 17696 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 17567 5261 17568 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 17439 5261 17440 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 17311 5261 17312 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 17183 5261 17184 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 17055 5261 17056 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 16927 5261 16928 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 16799 5261 16800 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 16671 5261 16672 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 16543 5261 16544 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 16415 5261 16416 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 16287 5261 16288 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 16159 5261 16160 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 16031 5261 16032 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 15903 5261 15904 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 15775 5261 15776 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 15647 5261 15648 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 15519 5261 15520 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 15391 5261 15392 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 15263 5261 15264 5262 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_15263_5235#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 10025 5211 10026 5212 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_8105_5185#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt 9897 5211 9898 5212 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_8105_5185#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 9769 5211 9770 5212 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_8105_5185#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 9641 5211 9642 5212 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_8105_5185#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 9513 5211 9514 5212 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_8105_5185#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 9385 5211 9386 5212 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_8105_5185#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 9257 5211 9258 5212 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_8105_5185#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 9129 5211 9130 5212 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_8105_5185#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 9001 5211 9002 5212 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_8105_5185#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 8873 5211 8874 5212 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_8105_5185#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 8745 5211 8746 5212 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_8105_5185#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 8617 5211 8618 5212 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_8105_5185#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 8489 5211 8490 5212 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_8105_5185#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 8361 5211 8362 5212 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_8105_5185#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 8233 5211 8234 5212 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_8105_5185#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 8105 5211 8106 5212 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_8105_5185#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 4436 5206 4437 5207 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_3540_5180#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt 4308 5206 4309 5207 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_3540_5180#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 4180 5206 4181 5207 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_3540_5180#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 4052 5206 4053 5207 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_3540_5180#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 3924 5206 3925 5207 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_3540_5180#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 3796 5206 3797 5207 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_3540_5180#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 3668 5206 3669 5207 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_3540_5180#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 3540 5206 3541 5207 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_3540_5180#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 37873 5481 37874 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt 37745 5481 37746 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 37617 5481 37618 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 37489 5481 37490 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 37361 5481 37362 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 37233 5481 37234 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 37105 5481 37106 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 36977 5481 36978 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 36849 5481 36850 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 36721 5481 36722 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 36593 5481 36594 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 36465 5481 36466 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 36337 5481 36338 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 36209 5481 36210 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 36081 5481 36082 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 35953 5481 35954 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 35825 5481 35826 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 35697 5481 35698 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 35569 5481 35570 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 35441 5481 35442 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 35313 5481 35314 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 35185 5481 35186 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 35057 5481 35058 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 34929 5481 34930 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 34801 5481 34802 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 34673 5481 34674 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 34545 5481 34546 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 34417 5481 34418 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 34289 5481 34290 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 34161 5481 34162 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 34033 5481 34034 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 33905 5481 33906 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 33777 5481 33778 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 33649 5481 33650 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 33521 5481 33522 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 33393 5481 33394 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 33265 5481 33266 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 33137 5481 33138 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 33009 5481 33010 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 32881 5481 32882 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 32753 5481 32754 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 32625 5481 32626 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 32497 5481 32498 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 32369 5481 32370 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 32241 5481 32242 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 32113 5481 32114 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 31985 5481 31986 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 31857 5481 31858 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 31729 5481 31730 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 31601 5481 31602 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 31473 5481 31474 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 31345 5481 31346 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 31217 5481 31218 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 31089 5481 31090 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 30961 5481 30962 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 30833 5481 30834 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 30705 5481 30706 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 30577 5481 30578 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 30449 5481 30450 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 30321 5481 30322 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 30193 5481 30194 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 30065 5481 30066 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 29937 5481 29938 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 29809 5481 29810 5482 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_29809_5455#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 84 2436,142
device msubckt sky130_fd_pr__pfet_01v8_lvt 28423 5431 28424 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt 28295 5431 28296 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 28167 5431 28168 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 28039 5431 28040 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 27911 5431 27912 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 27783 5431 27784 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 27655 5431 27656 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 27527 5431 27528 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 27399 5431 27400 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 27271 5431 27272 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 27143 5431 27144 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 27015 5431 27016 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 26887 5431 26888 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 26759 5431 26760 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 26631 5431 26632 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 26503 5431 26504 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 26375 5431 26376 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 26247 5431 26248 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 26119 5431 26120 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 25991 5431 25992 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 25863 5431 25864 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 25735 5431 25736 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 25607 5431 25608 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 25479 5431 25480 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 25351 5431 25352 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 25223 5431 25224 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 25095 5431 25096 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 24967 5431 24968 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 24839 5431 24840 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 24711 5431 24712 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 24583 5431 24584 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 24455 5431 24456 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 24327 5431 24328 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 24199 5431 24200 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 24071 5431 24072 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 23943 5431 23944 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 23815 5431 23816 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 23687 5431 23688 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 23559 5431 23560 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 23431 5431 23432 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 23303 5431 23304 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 23175 5431 23176 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 23047 5431 23048 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 22919 5431 22920 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 22791 5431 22792 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 22663 5431 22664 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 22535 5431 22536 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 22407 5431 22408 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 22279 5431 22280 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 22151 5431 22152 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 22023 5431 22024 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 21895 5431 21896 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 21767 5431 21768 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 21639 5431 21640 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 21511 5431 21512 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 21383 5431 21384 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 21255 5431 21256 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 21127 5431 21128 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 20999 5431 21000 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 20871 5431 20872 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 20743 5431 20744 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 20615 5431 20616 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 20487 5431 20488 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 20359 5431 20360 5432 l=70 w=168 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_20359_5189#" 140 0 "inv_64_test_1/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_8bit_array_2.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 19231 5477 19232 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt 19103 5477 19104 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 18975 5477 18976 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 18847 5477 18848 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 18719 5477 18720 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 18591 5477 18592 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 18463 5477 18464 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 18335 5477 18336 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 18207 5477 18208 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 18079 5477 18080 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 17951 5477 17952 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 17823 5477 17824 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 17695 5477 17696 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 17567 5477 17568 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 17439 5477 17440 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 17311 5477 17312 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 17183 5477 17184 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 17055 5477 17056 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 16927 5477 16928 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 16799 5477 16800 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 16671 5477 16672 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 16543 5477 16544 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 16415 5477 16416 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 16287 5477 16288 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 16159 5477 16160 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 16031 5477 16032 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 15903 5477 15904 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 15775 5477 15776 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 15647 5477 15648 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 15519 5477 15520 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 15391 5477 15392 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 15263 5477 15264 5478 l=70 w=168 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_15263_5235#" 140 0 "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_8bit_array_2.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__nfet_01v8_lvt 14681 5415 14682 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt 14553 5415 14554 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 14425 5415 14426 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 14297 5415 14298 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 14169 5415 14170 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 14041 5415 14042 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 13913 5415 13914 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 13785 5415 13786 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 13657 5415 13658 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 13529 5415 13530 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 13401 5415 13402 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 13273 5415 13274 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 13145 5415 13146 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 13017 5415 13018 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 12889 5415 12890 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 12761 5415 12762 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 12633 5415 12634 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 12505 5415 12506 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 12377 5415 12378 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 12249 5415 12250 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 12121 5415 12122 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 11993 5415 11994 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 11865 5415 11866 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 11737 5415 11738 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 11609 5415 11610 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 11481 5415 11482 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 11353 5415 11354 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 11225 5415 11226 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 11097 5415 11098 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 10969 5415 10970 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 10841 5415 10842 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 10713 5415 10714 5416 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_10713_5389#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 2305 5211 2306 5212 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_1921_5185#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt 2177 5211 2178 5212 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_1921_5185#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 2049 5211 2050 5212 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_1921_5185#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 1921 5211 1922 5212 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_1921_5185#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284 "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 785 5211 786 5212 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_657_5185#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt 657 5211 658 5212 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_657_5185#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284 "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt -271 5210 -270 5211 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_n271_5184#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284 "hgu_cdac_8bit_array_2.x1.CBOT" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_lvt 10025 5427 10026 5428 l=70 w=168 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_8105_5185#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt 9897 5427 9898 5428 l=70 w=168 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_8105_5185#" 140 0 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 9769 5427 9770 5428 l=70 w=168 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_8105_5185#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 9641 5427 9642 5428 l=70 w=168 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_8105_5185#" 140 0 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 9513 5427 9514 5428 l=70 w=168 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_8105_5185#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 9385 5427 9386 5428 l=70 w=168 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_8105_5185#" 140 0 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 9257 5427 9258 5428 l=70 w=168 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_8105_5185#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 9129 5427 9130 5428 l=70 w=168 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_8105_5185#" 140 0 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 9001 5427 9002 5428 l=70 w=168 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_8105_5185#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 8873 5427 8874 5428 l=70 w=168 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_8105_5185#" 140 0 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 8745 5427 8746 5428 l=70 w=168 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_8105_5185#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 8617 5427 8618 5428 l=70 w=168 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_8105_5185#" 140 0 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 8489 5427 8490 5428 l=70 w=168 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_8105_5185#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 8361 5427 8362 5428 l=70 w=168 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_8105_5185#" 140 0 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 8233 5427 8234 5428 l=70 w=168 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_8105_5185#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 8105 5427 8106 5428 l=70 w=168 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_8105_5185#" 140 0 "inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_8bit_array_2.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 4436 5422 4437 5423 l=70 w=168 "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_3540_5180#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt 4308 5422 4309 5423 l=70 w=168 "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_3540_5180#" 140 0 "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 4180 5422 4181 5423 l=70 w=168 "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_3540_5180#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 4052 5422 4053 5423 l=70 w=168 "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_3540_5180#" 140 0 "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 3924 5422 3925 5423 l=70 w=168 "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_3540_5180#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 3796 5422 3797 5423 l=70 w=168 "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_3540_5180#" 140 0 "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 3668 5422 3669 5423 l=70 w=168 "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_3540_5180#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 3540 5422 3541 5423 l=70 w=168 "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_3540_5180#" 140 0 "inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_8bit_array_2.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 2305 5427 2306 5428 l=70 w=168 "inv_4_test_1/inv_2_test_0/x1.VDD" "a_1921_5185#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226 "inv_4_test_1/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt 2177 5427 2178 5428 l=70 w=168 "inv_4_test_1/inv_2_test_0/x1.VDD" "a_1921_5185#" 140 0 "inv_4_test_1/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 2049 5427 2050 5428 l=70 w=168 "inv_4_test_1/inv_2_test_0/x1.VDD" "a_1921_5185#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226 "inv_4_test_1/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 1921 5427 1922 5428 l=70 w=168 "inv_4_test_1/inv_2_test_0/x1.VDD" "a_1921_5185#" 140 0 "inv_4_test_1/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_8bit_array_2.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 785 5427 786 5428 l=70 w=168 "inv_2_test_0/x1.VDD" "a_657_5185#" 140 0 "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 168 4872,226 "inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt 657 5427 658 5428 l=70 w=168 "inv_2_test_0/x1.VDD" "a_657_5185#" 140 0 "inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_8bit_array_2.hgu_cdac_cap_2_0.x1.CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -271 5426 -270 5427 l=70 w=168 "hgu_inverter_0.VDD" "a_n271_5184#" 140 0 "hgu_inverter_0.VREF" 168 9744,452 "hgu_cdac_8bit_array_2.x1.CBOT" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt 37873 5697 37874 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt 37745 5697 37746 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 37617 5697 37618 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 37489 5697 37490 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 37361 5697 37362 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 37233 5697 37234 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 37105 5697 37106 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 36977 5697 36978 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 36849 5697 36850 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 36721 5697 36722 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 36593 5697 36594 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 36465 5697 36466 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 36337 5697 36338 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 36209 5697 36210 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 36081 5697 36082 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 35953 5697 35954 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 35825 5697 35826 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 35697 5697 35698 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 35569 5697 35570 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 35441 5697 35442 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 35313 5697 35314 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 35185 5697 35186 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 35057 5697 35058 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 34929 5697 34930 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 34801 5697 34802 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 34673 5697 34674 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 34545 5697 34546 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 34417 5697 34418 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 34289 5697 34290 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 34161 5697 34162 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 34033 5697 34034 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 33905 5697 33906 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 33777 5697 33778 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 33649 5697 33650 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 33521 5697 33522 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 33393 5697 33394 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 33265 5697 33266 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 33137 5697 33138 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 33009 5697 33010 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 32881 5697 32882 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 32753 5697 32754 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 32625 5697 32626 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 32497 5697 32498 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 32369 5697 32370 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 32241 5697 32242 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 32113 5697 32114 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 31985 5697 31986 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 31857 5697 31858 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 31729 5697 31730 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 31601 5697 31602 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 31473 5697 31474 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 31345 5697 31346 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 31217 5697 31218 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 31089 5697 31090 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 30961 5697 30962 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 30833 5697 30834 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 30705 5697 30706 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 30577 5697 30578 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 30449 5697 30450 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 30321 5697 30322 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 30193 5697 30194 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 30065 5697 30066 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 29937 5697 29938 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 29809 5697 29810 5698 l=70 w=168 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_29809_5455#" 140 0 "inv_64_test_0/inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_8bit_array_3.hgu_cdac_cap_64_0.x1[63].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 14681 5631 14682 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt 14553 5631 14554 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 14425 5631 14426 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 14297 5631 14298 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 14169 5631 14170 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 14041 5631 14042 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 13913 5631 13914 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 13785 5631 13786 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 13657 5631 13658 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 13529 5631 13530 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 13401 5631 13402 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 13273 5631 13274 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 13145 5631 13146 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 13017 5631 13018 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 12889 5631 12890 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 12761 5631 12762 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 12633 5631 12634 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 12505 5631 12506 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 12377 5631 12378 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 12249 5631 12250 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 12121 5631 12122 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 11993 5631 11994 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 11865 5631 11866 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 11737 5631 11738 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 11609 5631 11610 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 11481 5631 11482 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 11353 5631 11354 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 11225 5631 11226 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 11097 5631 11098 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 10969 5631 10970 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 10841 5631 10842 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 10713 5631 10714 5632 l=70 w=168 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_10713_5389#" 140 0 "inv_32_test_0/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_8bit_array_3.hgu_cdac_cap_32_0.x1[31].CBOT" 168 4872,226
device msubckt sky130_fd_pr__nfet_01v8_lvt 7441 5746 7442 5747 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_5521_5720#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt 7313 5746 7314 5747 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_5521_5720#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 7185 5746 7186 5747 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_5521_5720#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 7057 5746 7058 5747 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_5521_5720#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 6929 5746 6930 5747 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_5521_5720#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 6801 5746 6802 5747 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_5521_5720#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 6673 5746 6674 5747 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_5521_5720#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 6545 5746 6546 5747 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_5521_5720#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 6417 5746 6418 5747 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_5521_5720#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 6289 5746 6290 5747 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_5521_5720#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 6161 5746 6162 5747 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_5521_5720#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 6033 5746 6034 5747 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_5521_5720#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 5905 5746 5906 5747 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_5521_5720#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 5777 5746 5778 5747 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_5521_5720#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 5649 5746 5650 5747 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_5521_5720#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 5521 5746 5522 5747 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_5521_5720#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 84 2436,142
device msubckt sky130_fd_pr__pfet_01v8_lvt 7441 5962 7442 5963 l=70 w=168 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_5521_5720#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt 7313 5962 7314 5963 l=70 w=168 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_5521_5720#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 7185 5962 7186 5963 l=70 w=168 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_5521_5720#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 7057 5962 7058 5963 l=70 w=168 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_5521_5720#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 6929 5962 6930 5963 l=70 w=168 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_5521_5720#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 6801 5962 6802 5963 l=70 w=168 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_5521_5720#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 6673 5962 6674 5963 l=70 w=168 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_5521_5720#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 6545 5962 6546 5963 l=70 w=168 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_5521_5720#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 6417 5962 6418 5963 l=70 w=168 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_5521_5720#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 6289 5962 6290 5963 l=70 w=168 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_5521_5720#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 6161 5962 6162 5963 l=70 w=168 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_5521_5720#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 6033 5962 6034 5963 l=70 w=168 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_5521_5720#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 5905 5962 5906 5963 l=70 w=168 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_5521_5720#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 5777 5962 5778 5963 l=70 w=168 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_5521_5720#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 5649 5962 5650 5963 l=70 w=168 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_5521_5720#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 5521 5962 5522 5963 l=70 w=168 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VDD" "a_5521_5720#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_8bit_array_3.hgu_cdac_cap_16_0.x1[15].CBOT" 168 4872,226
device msubckt sky130_fd_pr__nfet_01v8_lvt 3866 5896 3867 5897 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_2970_5870#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt 3738 5896 3739 5897 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_2970_5870#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 3610 5896 3611 5897 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_2970_5870#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 3482 5896 3483 5897 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_2970_5870#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 3354 5896 3355 5897 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_2970_5870#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 3226 5896 3227 5897 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_2970_5870#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 3098 5896 3099 5897 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_2970_5870#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 2970 5896 2971 5897 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_2970_5870#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 1821 5907 1822 5908 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_1437_5881#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt 1693 5907 1694 5908 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_1437_5881#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142 "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 1565 5907 1566 5908 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_1437_5881#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 1437 5907 1438 5908 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_1437_5881#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284 "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 84 2436,142
device msubckt sky130_fd_pr__nfet_01v8_lvt 656 5899 657 5900 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_528_5873#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 84 2436,142 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8_lvt 528 5899 529 5900 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_528_5873#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284 "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 84 2436,142
device msubckt sky130_fd_pr__pfet_01v8_lvt 3866 6112 3867 6113 l=70 w=168 "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD" "a_2970_5870#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt 3738 6112 3739 6113 l=70 w=168 "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD" "a_2970_5870#" 140 0 "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 3610 6112 3611 6113 l=70 w=168 "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD" "a_2970_5870#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 3482 6112 3483 6113 l=70 w=168 "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD" "a_2970_5870#" 140 0 "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 3354 6112 3355 6113 l=70 w=168 "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD" "a_2970_5870#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 3226 6112 3227 6113 l=70 w=168 "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD" "a_2970_5870#" 140 0 "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 3098 6112 3099 6113 l=70 w=168 "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD" "a_2970_5870#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226 "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 2970 6112 2971 6113 l=70 w=168 "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VDD" "a_2970_5870#" 140 0 "inv_8_test_1/inv_4_test_0/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_8bit_array_3.hgu_cdac_cap_8_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__nfet_01v8_lvt -249 5900 -248 5901 l=70 w=84 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" "a_n249_5874#" 140 0 "inv_16_test_1/inv_8_test_0/inv_4_test_0/inv_2_test_0/x1.VSS" 84 4872,284 "hgu_cdac_8bit_array_3.x1.CBOT" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_lvt 1821 6123 1822 6124 l=70 w=168 "inv_4_test_2/inv_2_test_0/x1.VDD" "a_1437_5881#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226 "inv_4_test_2/inv_2_test_0/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt 1693 6123 1694 6124 l=70 w=168 "inv_4_test_2/inv_2_test_0/x1.VDD" "a_1437_5881#" 140 0 "inv_4_test_2/inv_2_test_0/x1.VREF" 168 4872,226 "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 1565 6123 1566 6124 l=70 w=168 "inv_4_test_2/inv_2_test_0/x1.VDD" "a_1437_5881#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226 "inv_4_test_2/inv_2_test_0/x1.VREF" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 1437 6123 1438 6124 l=70 w=168 "inv_4_test_2/inv_2_test_0/x1.VDD" "a_1437_5881#" 140 0 "inv_4_test_2/inv_2_test_0/x1.VREF" 168 9744,452 "hgu_cdac_8bit_array_3.hgu_cdac_cap_4_0.x1[0].CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt 656 6115 657 6116 l=70 w=168 "inv_2_test_1/x1.VDD" "a_528_5873#" 140 0 "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 168 4872,226 "inv_2_test_1/x1.VREF" 168 9744,452
device msubckt sky130_fd_pr__pfet_01v8_lvt 528 6115 529 6116 l=70 w=168 "inv_2_test_1/x1.VDD" "a_528_5873#" 140 0 "inv_2_test_1/x1.VREF" 168 9744,452 "hgu_cdac_8bit_array_3.hgu_cdac_cap_2_0.x1.CBOT" 168 4872,226
device msubckt sky130_fd_pr__pfet_01v8_lvt -249 6116 -248 6117 l=70 w=168 "hgu_inverter_1.VDD" "a_n249_5874#" 140 0 "hgu_inverter_1.VREF" 168 9744,452 "hgu_cdac_8bit_array_3.x1.CBOT" 168 9744,452
