
F427IIH_Saramander_Hero.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c09c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000788  0800c250  0800c250  0001c250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c9d8  0800c9d8  000201fc  2**0
                  CONTENTS
  4 .ARM          00000008  0800c9d8  0800c9d8  0001c9d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c9e0  0800c9e0  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c9e0  0800c9e0  0001c9e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c9e4  0800c9e4  0001c9e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  0800c9e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007b0  200001fc  0800cbe4  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200009ac  0800cbe4  000209ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000232d6  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000470a  00000000  00000000  00043502  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00011015  00000000  00000000  00047c0c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000f40  00000000  00000000  00058c28  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00002c00  00000000  00000000  00059b68  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00026912  00000000  00000000  0005c768  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   00012c03  00000000  00000000  0008307a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000ddf9c  00000000  00000000  00095c7d  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  00173c19  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004900  00000000  00000000  00173c94  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001fc 	.word	0x200001fc
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800c234 	.word	0x0800c234

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000200 	.word	0x20000200
 80001ec:	0800c234 	.word	0x0800c234

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295
 8000c7c:	f000 b972 	b.w	8000f64 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9e08      	ldr	r6, [sp, #32]
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	4688      	mov	r8, r1
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d14b      	bne.n	8000d3e <__udivmoddi4+0xa6>
 8000ca6:	428a      	cmp	r2, r1
 8000ca8:	4615      	mov	r5, r2
 8000caa:	d967      	bls.n	8000d7c <__udivmoddi4+0xe4>
 8000cac:	fab2 f282 	clz	r2, r2
 8000cb0:	b14a      	cbz	r2, 8000cc6 <__udivmoddi4+0x2e>
 8000cb2:	f1c2 0720 	rsb	r7, r2, #32
 8000cb6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cba:	fa20 f707 	lsr.w	r7, r0, r7
 8000cbe:	4095      	lsls	r5, r2
 8000cc0:	ea47 0803 	orr.w	r8, r7, r3
 8000cc4:	4094      	lsls	r4, r2
 8000cc6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cca:	0c23      	lsrs	r3, r4, #16
 8000ccc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cd0:	fa1f fc85 	uxth.w	ip, r5
 8000cd4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cd8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cdc:	fb07 f10c 	mul.w	r1, r7, ip
 8000ce0:	4299      	cmp	r1, r3
 8000ce2:	d909      	bls.n	8000cf8 <__udivmoddi4+0x60>
 8000ce4:	18eb      	adds	r3, r5, r3
 8000ce6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cea:	f080 811b 	bcs.w	8000f24 <__udivmoddi4+0x28c>
 8000cee:	4299      	cmp	r1, r3
 8000cf0:	f240 8118 	bls.w	8000f24 <__udivmoddi4+0x28c>
 8000cf4:	3f02      	subs	r7, #2
 8000cf6:	442b      	add	r3, r5
 8000cf8:	1a5b      	subs	r3, r3, r1
 8000cfa:	b2a4      	uxth	r4, r4
 8000cfc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d00:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d04:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d08:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d0c:	45a4      	cmp	ip, r4
 8000d0e:	d909      	bls.n	8000d24 <__udivmoddi4+0x8c>
 8000d10:	192c      	adds	r4, r5, r4
 8000d12:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d16:	f080 8107 	bcs.w	8000f28 <__udivmoddi4+0x290>
 8000d1a:	45a4      	cmp	ip, r4
 8000d1c:	f240 8104 	bls.w	8000f28 <__udivmoddi4+0x290>
 8000d20:	3802      	subs	r0, #2
 8000d22:	442c      	add	r4, r5
 8000d24:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d28:	eba4 040c 	sub.w	r4, r4, ip
 8000d2c:	2700      	movs	r7, #0
 8000d2e:	b11e      	cbz	r6, 8000d38 <__udivmoddi4+0xa0>
 8000d30:	40d4      	lsrs	r4, r2
 8000d32:	2300      	movs	r3, #0
 8000d34:	e9c6 4300 	strd	r4, r3, [r6]
 8000d38:	4639      	mov	r1, r7
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0xbe>
 8000d42:	2e00      	cmp	r6, #0
 8000d44:	f000 80eb 	beq.w	8000f1e <__udivmoddi4+0x286>
 8000d48:	2700      	movs	r7, #0
 8000d4a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d4e:	4638      	mov	r0, r7
 8000d50:	4639      	mov	r1, r7
 8000d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d56:	fab3 f783 	clz	r7, r3
 8000d5a:	2f00      	cmp	r7, #0
 8000d5c:	d147      	bne.n	8000dee <__udivmoddi4+0x156>
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d302      	bcc.n	8000d68 <__udivmoddi4+0xd0>
 8000d62:	4282      	cmp	r2, r0
 8000d64:	f200 80fa 	bhi.w	8000f5c <__udivmoddi4+0x2c4>
 8000d68:	1a84      	subs	r4, r0, r2
 8000d6a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d6e:	2001      	movs	r0, #1
 8000d70:	4698      	mov	r8, r3
 8000d72:	2e00      	cmp	r6, #0
 8000d74:	d0e0      	beq.n	8000d38 <__udivmoddi4+0xa0>
 8000d76:	e9c6 4800 	strd	r4, r8, [r6]
 8000d7a:	e7dd      	b.n	8000d38 <__udivmoddi4+0xa0>
 8000d7c:	b902      	cbnz	r2, 8000d80 <__udivmoddi4+0xe8>
 8000d7e:	deff      	udf	#255	; 0xff
 8000d80:	fab2 f282 	clz	r2, r2
 8000d84:	2a00      	cmp	r2, #0
 8000d86:	f040 808f 	bne.w	8000ea8 <__udivmoddi4+0x210>
 8000d8a:	1b49      	subs	r1, r1, r5
 8000d8c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d90:	fa1f f885 	uxth.w	r8, r5
 8000d94:	2701      	movs	r7, #1
 8000d96:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d9a:	0c23      	lsrs	r3, r4, #16
 8000d9c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000da0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da4:	fb08 f10c 	mul.w	r1, r8, ip
 8000da8:	4299      	cmp	r1, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x124>
 8000dac:	18eb      	adds	r3, r5, r3
 8000dae:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x122>
 8000db4:	4299      	cmp	r1, r3
 8000db6:	f200 80cd 	bhi.w	8000f54 <__udivmoddi4+0x2bc>
 8000dba:	4684      	mov	ip, r0
 8000dbc:	1a59      	subs	r1, r3, r1
 8000dbe:	b2a3      	uxth	r3, r4
 8000dc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dc4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000dc8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dcc:	fb08 f800 	mul.w	r8, r8, r0
 8000dd0:	45a0      	cmp	r8, r4
 8000dd2:	d907      	bls.n	8000de4 <__udivmoddi4+0x14c>
 8000dd4:	192c      	adds	r4, r5, r4
 8000dd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x14a>
 8000ddc:	45a0      	cmp	r8, r4
 8000dde:	f200 80b6 	bhi.w	8000f4e <__udivmoddi4+0x2b6>
 8000de2:	4618      	mov	r0, r3
 8000de4:	eba4 0408 	sub.w	r4, r4, r8
 8000de8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dec:	e79f      	b.n	8000d2e <__udivmoddi4+0x96>
 8000dee:	f1c7 0c20 	rsb	ip, r7, #32
 8000df2:	40bb      	lsls	r3, r7
 8000df4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000df8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000dfc:	fa01 f407 	lsl.w	r4, r1, r7
 8000e00:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e04:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e08:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e0c:	4325      	orrs	r5, r4
 8000e0e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e12:	0c2c      	lsrs	r4, r5, #16
 8000e14:	fb08 3319 	mls	r3, r8, r9, r3
 8000e18:	fa1f fa8e 	uxth.w	sl, lr
 8000e1c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e20:	fb09 f40a 	mul.w	r4, r9, sl
 8000e24:	429c      	cmp	r4, r3
 8000e26:	fa02 f207 	lsl.w	r2, r2, r7
 8000e2a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e2e:	d90b      	bls.n	8000e48 <__udivmoddi4+0x1b0>
 8000e30:	eb1e 0303 	adds.w	r3, lr, r3
 8000e34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e38:	f080 8087 	bcs.w	8000f4a <__udivmoddi4+0x2b2>
 8000e3c:	429c      	cmp	r4, r3
 8000e3e:	f240 8084 	bls.w	8000f4a <__udivmoddi4+0x2b2>
 8000e42:	f1a9 0902 	sub.w	r9, r9, #2
 8000e46:	4473      	add	r3, lr
 8000e48:	1b1b      	subs	r3, r3, r4
 8000e4a:	b2ad      	uxth	r5, r5
 8000e4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e50:	fb08 3310 	mls	r3, r8, r0, r3
 8000e54:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e58:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e5c:	45a2      	cmp	sl, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x1da>
 8000e60:	eb1e 0404 	adds.w	r4, lr, r4
 8000e64:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e68:	d26b      	bcs.n	8000f42 <__udivmoddi4+0x2aa>
 8000e6a:	45a2      	cmp	sl, r4
 8000e6c:	d969      	bls.n	8000f42 <__udivmoddi4+0x2aa>
 8000e6e:	3802      	subs	r0, #2
 8000e70:	4474      	add	r4, lr
 8000e72:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e76:	fba0 8902 	umull	r8, r9, r0, r2
 8000e7a:	eba4 040a 	sub.w	r4, r4, sl
 8000e7e:	454c      	cmp	r4, r9
 8000e80:	46c2      	mov	sl, r8
 8000e82:	464b      	mov	r3, r9
 8000e84:	d354      	bcc.n	8000f30 <__udivmoddi4+0x298>
 8000e86:	d051      	beq.n	8000f2c <__udivmoddi4+0x294>
 8000e88:	2e00      	cmp	r6, #0
 8000e8a:	d069      	beq.n	8000f60 <__udivmoddi4+0x2c8>
 8000e8c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e90:	eb64 0403 	sbc.w	r4, r4, r3
 8000e94:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e98:	40fd      	lsrs	r5, r7
 8000e9a:	40fc      	lsrs	r4, r7
 8000e9c:	ea4c 0505 	orr.w	r5, ip, r5
 8000ea0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ea4:	2700      	movs	r7, #0
 8000ea6:	e747      	b.n	8000d38 <__udivmoddi4+0xa0>
 8000ea8:	f1c2 0320 	rsb	r3, r2, #32
 8000eac:	fa20 f703 	lsr.w	r7, r0, r3
 8000eb0:	4095      	lsls	r5, r2
 8000eb2:	fa01 f002 	lsl.w	r0, r1, r2
 8000eb6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eba:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ebe:	4338      	orrs	r0, r7
 8000ec0:	0c01      	lsrs	r1, r0, #16
 8000ec2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ec6:	fa1f f885 	uxth.w	r8, r5
 8000eca:	fb0e 3317 	mls	r3, lr, r7, r3
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb07 f308 	mul.w	r3, r7, r8
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	fa04 f402 	lsl.w	r4, r4, r2
 8000edc:	d907      	bls.n	8000eee <__udivmoddi4+0x256>
 8000ede:	1869      	adds	r1, r5, r1
 8000ee0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ee4:	d22f      	bcs.n	8000f46 <__udivmoddi4+0x2ae>
 8000ee6:	428b      	cmp	r3, r1
 8000ee8:	d92d      	bls.n	8000f46 <__udivmoddi4+0x2ae>
 8000eea:	3f02      	subs	r7, #2
 8000eec:	4429      	add	r1, r5
 8000eee:	1acb      	subs	r3, r1, r3
 8000ef0:	b281      	uxth	r1, r0
 8000ef2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ef6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000efa:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000efe:	fb00 f308 	mul.w	r3, r0, r8
 8000f02:	428b      	cmp	r3, r1
 8000f04:	d907      	bls.n	8000f16 <__udivmoddi4+0x27e>
 8000f06:	1869      	adds	r1, r5, r1
 8000f08:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f0c:	d217      	bcs.n	8000f3e <__udivmoddi4+0x2a6>
 8000f0e:	428b      	cmp	r3, r1
 8000f10:	d915      	bls.n	8000f3e <__udivmoddi4+0x2a6>
 8000f12:	3802      	subs	r0, #2
 8000f14:	4429      	add	r1, r5
 8000f16:	1ac9      	subs	r1, r1, r3
 8000f18:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f1c:	e73b      	b.n	8000d96 <__udivmoddi4+0xfe>
 8000f1e:	4637      	mov	r7, r6
 8000f20:	4630      	mov	r0, r6
 8000f22:	e709      	b.n	8000d38 <__udivmoddi4+0xa0>
 8000f24:	4607      	mov	r7, r0
 8000f26:	e6e7      	b.n	8000cf8 <__udivmoddi4+0x60>
 8000f28:	4618      	mov	r0, r3
 8000f2a:	e6fb      	b.n	8000d24 <__udivmoddi4+0x8c>
 8000f2c:	4541      	cmp	r1, r8
 8000f2e:	d2ab      	bcs.n	8000e88 <__udivmoddi4+0x1f0>
 8000f30:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f34:	eb69 020e 	sbc.w	r2, r9, lr
 8000f38:	3801      	subs	r0, #1
 8000f3a:	4613      	mov	r3, r2
 8000f3c:	e7a4      	b.n	8000e88 <__udivmoddi4+0x1f0>
 8000f3e:	4660      	mov	r0, ip
 8000f40:	e7e9      	b.n	8000f16 <__udivmoddi4+0x27e>
 8000f42:	4618      	mov	r0, r3
 8000f44:	e795      	b.n	8000e72 <__udivmoddi4+0x1da>
 8000f46:	4667      	mov	r7, ip
 8000f48:	e7d1      	b.n	8000eee <__udivmoddi4+0x256>
 8000f4a:	4681      	mov	r9, r0
 8000f4c:	e77c      	b.n	8000e48 <__udivmoddi4+0x1b0>
 8000f4e:	3802      	subs	r0, #2
 8000f50:	442c      	add	r4, r5
 8000f52:	e747      	b.n	8000de4 <__udivmoddi4+0x14c>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	442b      	add	r3, r5
 8000f5a:	e72f      	b.n	8000dbc <__udivmoddi4+0x124>
 8000f5c:	4638      	mov	r0, r7
 8000f5e:	e708      	b.n	8000d72 <__udivmoddi4+0xda>
 8000f60:	4637      	mov	r7, r6
 8000f62:	e6e9      	b.n	8000d38 <__udivmoddi4+0xa0>

08000f64 <__aeabi_idiv0>:
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop

08000f68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f68:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f6a:	4a0e      	ldr	r2, [pc, #56]	; (8000fa4 <HAL_InitTick+0x3c>)
 8000f6c:	4b0e      	ldr	r3, [pc, #56]	; (8000fa8 <HAL_InitTick+0x40>)
 8000f6e:	7812      	ldrb	r2, [r2, #0]
 8000f70:	681b      	ldr	r3, [r3, #0]
{
 8000f72:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f74:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f78:	fbb0 f0f2 	udiv	r0, r0, r2
 8000f7c:	fbb3 f0f0 	udiv	r0, r3, r0
 8000f80:	f000 fc0a 	bl	8001798 <HAL_SYSTICK_Config>
 8000f84:	b908      	cbnz	r0, 8000f8a <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f86:	2d0f      	cmp	r5, #15
 8000f88:	d901      	bls.n	8000f8e <HAL_InitTick+0x26>
    return HAL_ERROR;
 8000f8a:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000f8c:	bd38      	pop	{r3, r4, r5, pc}
 8000f8e:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f90:	4602      	mov	r2, r0
 8000f92:	4629      	mov	r1, r5
 8000f94:	f04f 30ff 	mov.w	r0, #4294967295
 8000f98:	f000 fbba 	bl	8001710 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f9c:	4b03      	ldr	r3, [pc, #12]	; (8000fac <HAL_InitTick+0x44>)
 8000f9e:	4620      	mov	r0, r4
 8000fa0:	601d      	str	r5, [r3, #0]
}
 8000fa2:	bd38      	pop	{r3, r4, r5, pc}
 8000fa4:	20000000 	.word	0x20000000
 8000fa8:	20000024 	.word	0x20000024
 8000fac:	20000004 	.word	0x20000004

08000fb0 <HAL_Init>:
{
 8000fb0:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fb2:	4b0b      	ldr	r3, [pc, #44]	; (8000fe0 <HAL_Init+0x30>)
 8000fb4:	681a      	ldr	r2, [r3, #0]
 8000fb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000fba:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fbc:	681a      	ldr	r2, [r3, #0]
 8000fbe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000fc2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fc4:	681a      	ldr	r2, [r3, #0]
 8000fc6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000fca:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fcc:	2003      	movs	r0, #3
 8000fce:	f000 fb8d 	bl	80016ec <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fd2:	2000      	movs	r0, #0
 8000fd4:	f7ff ffc8 	bl	8000f68 <HAL_InitTick>
  HAL_MspInit();
 8000fd8:	f005 fe00 	bl	8006bdc <HAL_MspInit>
}
 8000fdc:	2000      	movs	r0, #0
 8000fde:	bd08      	pop	{r3, pc}
 8000fe0:	40023c00 	.word	0x40023c00

08000fe4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000fe4:	4a03      	ldr	r2, [pc, #12]	; (8000ff4 <HAL_IncTick+0x10>)
 8000fe6:	4b04      	ldr	r3, [pc, #16]	; (8000ff8 <HAL_IncTick+0x14>)
 8000fe8:	6811      	ldr	r1, [r2, #0]
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	440b      	add	r3, r1
 8000fee:	6013      	str	r3, [r2, #0]
}
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop
 8000ff4:	200002d4 	.word	0x200002d4
 8000ff8:	20000000 	.word	0x20000000

08000ffc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000ffc:	4b01      	ldr	r3, [pc, #4]	; (8001004 <HAL_GetTick+0x8>)
 8000ffe:	6818      	ldr	r0, [r3, #0]
}
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	200002d4 	.word	0x200002d4

08001008 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001008:	b538      	push	{r3, r4, r5, lr}
 800100a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800100c:	f7ff fff6 	bl	8000ffc <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001010:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8001012:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8001014:	d002      	beq.n	800101c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8001016:	4b04      	ldr	r3, [pc, #16]	; (8001028 <HAL_Delay+0x20>)
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800101c:	f7ff ffee 	bl	8000ffc <HAL_GetTick>
 8001020:	1b40      	subs	r0, r0, r5
 8001022:	42a0      	cmp	r0, r4
 8001024:	d3fa      	bcc.n	800101c <HAL_Delay+0x14>
  {
  }
}
 8001026:	bd38      	pop	{r3, r4, r5, pc}
 8001028:	20000000 	.word	0x20000000

0800102c <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800102c:	2800      	cmp	r0, #0
 800102e:	d07c      	beq.n	800112a <HAL_CAN_Init+0xfe>
{
 8001030:	b538      	push	{r3, r4, r5, lr}
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001032:	f890 3020 	ldrb.w	r3, [r0, #32]
 8001036:	4604      	mov	r4, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d073      	beq.n	8001124 <HAL_CAN_Init+0xf8>
    HAL_CAN_MspInit(hcan);
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800103c:	6822      	ldr	r2, [r4, #0]
 800103e:	6813      	ldr	r3, [r2, #0]
 8001040:	f023 0302 	bic.w	r3, r3, #2
 8001044:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001046:	f7ff ffd9 	bl	8000ffc <HAL_GetTick>
 800104a:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800104c:	e004      	b.n	8001058 <HAL_CAN_Init+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800104e:	f7ff ffd5 	bl	8000ffc <HAL_GetTick>
 8001052:	1b40      	subs	r0, r0, r5
 8001054:	280a      	cmp	r0, #10
 8001056:	d85c      	bhi.n	8001112 <HAL_CAN_Init+0xe6>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001058:	6823      	ldr	r3, [r4, #0]
 800105a:	685a      	ldr	r2, [r3, #4]
 800105c:	0791      	lsls	r1, r2, #30
 800105e:	d4f6      	bmi.n	800104e <HAL_CAN_Init+0x22>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001060:	681a      	ldr	r2, [r3, #0]
 8001062:	f042 0201 	orr.w	r2, r2, #1
 8001066:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001068:	f7ff ffc8 	bl	8000ffc <HAL_GetTick>
 800106c:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800106e:	e004      	b.n	800107a <HAL_CAN_Init+0x4e>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001070:	f7ff ffc4 	bl	8000ffc <HAL_GetTick>
 8001074:	1b40      	subs	r0, r0, r5
 8001076:	280a      	cmp	r0, #10
 8001078:	d84b      	bhi.n	8001112 <HAL_CAN_Init+0xe6>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800107a:	6823      	ldr	r3, [r4, #0]
 800107c:	685a      	ldr	r2, [r3, #4]
 800107e:	07d2      	lsls	r2, r2, #31
 8001080:	d5f6      	bpl.n	8001070 <HAL_CAN_Init+0x44>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001082:	7e22      	ldrb	r2, [r4, #24]
 8001084:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001086:	681a      	ldr	r2, [r3, #0]
 8001088:	bf0c      	ite	eq
 800108a:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800108e:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8001092:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001094:	7e62      	ldrb	r2, [r4, #25]
 8001096:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001098:	681a      	ldr	r2, [r3, #0]
 800109a:	bf0c      	ite	eq
 800109c:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80010a0:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 80010a4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80010a6:	7ea2      	ldrb	r2, [r4, #26]
 80010a8:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80010aa:	681a      	ldr	r2, [r3, #0]
 80010ac:	bf0c      	ite	eq
 80010ae:	f042 0220 	orreq.w	r2, r2, #32
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80010b2:	f022 0220 	bicne.w	r2, r2, #32
 80010b6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80010b8:	7ee2      	ldrb	r2, [r4, #27]
 80010ba:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80010bc:	681a      	ldr	r2, [r3, #0]
 80010be:	bf0c      	ite	eq
 80010c0:	f022 0210 	biceq.w	r2, r2, #16
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80010c4:	f042 0210 	orrne.w	r2, r2, #16
 80010c8:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80010ca:	7f22      	ldrb	r2, [r4, #28]
 80010cc:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	bf0c      	ite	eq
 80010d2:	f042 0208 	orreq.w	r2, r2, #8
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80010d6:	f022 0208 	bicne.w	r2, r2, #8
 80010da:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80010dc:	7f62      	ldrb	r2, [r4, #29]
 80010de:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	bf0c      	ite	eq
 80010e4:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80010e8:	f022 0204 	bicne.w	r2, r2, #4
 80010ec:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80010ee:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 80010f2:	e9d4 5004 	ldrd	r5, r0, [r4, #16]
 80010f6:	430a      	orrs	r2, r1
 80010f8:	6861      	ldr	r1, [r4, #4]
 80010fa:	432a      	orrs	r2, r5
 80010fc:	4302      	orrs	r2, r0
 80010fe:	3901      	subs	r1, #1
 8001100:	430a      	orrs	r2, r1

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001102:	2501      	movs	r5, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001104:	2100      	movs	r1, #0
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001106:	61da      	str	r2, [r3, #28]

  /* Return function status */
  return HAL_OK;
 8001108:	4608      	mov	r0, r1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800110a:	6261      	str	r1, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 800110c:	f884 5020 	strb.w	r5, [r4, #32]
}
 8001110:	bd38      	pop	{r3, r4, r5, pc}
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001112:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8001114:	2205      	movs	r2, #5
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001116:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800111a:	6263      	str	r3, [r4, #36]	; 0x24
      return HAL_ERROR;
 800111c:	2001      	movs	r0, #1
      hcan->State = HAL_CAN_STATE_ERROR;
 800111e:	f884 2020 	strb.w	r2, [r4, #32]
}
 8001122:	bd38      	pop	{r3, r4, r5, pc}
    HAL_CAN_MspInit(hcan);
 8001124:	f003 f9ac 	bl	8004480 <HAL_CAN_MspInit>
 8001128:	e788      	b.n	800103c <HAL_CAN_Init+0x10>
    return HAL_ERROR;
 800112a:	2001      	movs	r0, #1
}
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop

08001130 <HAL_CAN_ConfigFilter>:
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001130:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 8001134:	3b01      	subs	r3, #1
 8001136:	2b01      	cmp	r3, #1
 8001138:	d905      	bls.n	8001146 <HAL_CAN_ConfigFilter+0x16>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800113a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800113c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001140:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8001142:	2001      	movs	r0, #1
  }
}
 8001144:	4770      	bx	lr
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001146:	4b3c      	ldr	r3, [pc, #240]	; (8001238 <HAL_CAN_ConfigFilter+0x108>)
 8001148:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800114c:	f042 0201 	orr.w	r2, r2, #1
{
 8001150:	b4f0      	push	{r4, r5, r6, r7}
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001152:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001156:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800115a:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 800115e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001162:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001166:	6a48      	ldr	r0, [r1, #36]	; 0x24
 8001168:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800116c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001170:	694a      	ldr	r2, [r1, #20]
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001172:	f8d3 521c 	ldr.w	r5, [r3, #540]	; 0x21c
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001176:	2401      	movs	r4, #1
 8001178:	f002 001f 	and.w	r0, r2, #31
 800117c:	fa04 f000 	lsl.w	r0, r4, r0
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001180:	43c4      	mvns	r4, r0
 8001182:	4025      	ands	r5, r4
 8001184:	f8c3 521c 	str.w	r5, [r3, #540]	; 0x21c
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001188:	69cd      	ldr	r5, [r1, #28]
 800118a:	2d00      	cmp	r5, #0
 800118c:	d03a      	beq.n	8001204 <HAL_CAN_ConfigFilter+0xd4>
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800118e:	2d01      	cmp	r5, #1
 8001190:	d115      	bne.n	80011be <HAL_CAN_ConfigFilter+0x8e>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001192:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 8001196:	4305      	orrs	r5, r0
 8001198:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
 800119c:	00d2      	lsls	r2, r2, #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800119e:	680f      	ldr	r7, [r1, #0]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80011a0:	888d      	ldrh	r5, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80011a2:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80011a4:	898b      	ldrh	r3, [r1, #12]
 80011a6:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80011aa:	f502 42c8 	add.w	r2, r2, #25600	; 0x6400
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80011ae:	ea45 4507 	orr.w	r5, r5, r7, lsl #16
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80011b2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80011b6:	f8c2 5240 	str.w	r5, [r2, #576]	; 0x240
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80011ba:	f8c2 3244 	str.w	r3, [r2, #580]	; 0x244
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80011be:	698b      	ldr	r3, [r1, #24]
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80011c0:	4a1d      	ldr	r2, [pc, #116]	; (8001238 <HAL_CAN_ConfigFilter+0x108>)
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80011c2:	bb9b      	cbnz	r3, 800122c <HAL_CAN_ConfigFilter+0xfc>
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80011c4:	f8d2 3204 	ldr.w	r3, [r2, #516]	; 0x204
 80011c8:	4023      	ands	r3, r4
 80011ca:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80011ce:	690b      	ldr	r3, [r1, #16]
 80011d0:	bb2b      	cbnz	r3, 800121e <HAL_CAN_ConfigFilter+0xee>
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80011d2:	4b19      	ldr	r3, [pc, #100]	; (8001238 <HAL_CAN_ConfigFilter+0x108>)
 80011d4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80011d8:	4014      	ands	r4, r2
 80011da:	f8c3 4214 	str.w	r4, [r3, #532]	; 0x214
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80011de:	6a0b      	ldr	r3, [r1, #32]
 80011e0:	2b01      	cmp	r3, #1
 80011e2:	d105      	bne.n	80011f0 <HAL_CAN_ConfigFilter+0xc0>
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80011e4:	4a14      	ldr	r2, [pc, #80]	; (8001238 <HAL_CAN_ConfigFilter+0x108>)
 80011e6:	f8d2 321c 	ldr.w	r3, [r2, #540]	; 0x21c
 80011ea:	4318      	orrs	r0, r3
 80011ec:	f8c2 021c 	str.w	r0, [r2, #540]	; 0x21c
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80011f0:	4a11      	ldr	r2, [pc, #68]	; (8001238 <HAL_CAN_ConfigFilter+0x108>)
 80011f2:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 80011f6:	f023 0301 	bic.w	r3, r3, #1
    return HAL_OK;
 80011fa:	2000      	movs	r0, #0
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80011fc:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
}
 8001200:	bcf0      	pop	{r4, r5, r6, r7}
 8001202:	4770      	bx	lr
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001204:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 8001208:	4025      	ands	r5, r4
 800120a:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
 800120e:	00d2      	lsls	r2, r2, #3
 8001210:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001214:	68cf      	ldr	r7, [r1, #12]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001216:	888d      	ldrh	r5, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001218:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800121a:	880b      	ldrh	r3, [r1, #0]
 800121c:	e7c5      	b.n	80011aa <HAL_CAN_ConfigFilter+0x7a>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800121e:	4a06      	ldr	r2, [pc, #24]	; (8001238 <HAL_CAN_ConfigFilter+0x108>)
 8001220:	f8d2 3214 	ldr.w	r3, [r2, #532]	; 0x214
 8001224:	4303      	orrs	r3, r0
 8001226:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
 800122a:	e7d8      	b.n	80011de <HAL_CAN_ConfigFilter+0xae>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800122c:	f8d2 3204 	ldr.w	r3, [r2, #516]	; 0x204
 8001230:	4303      	orrs	r3, r0
 8001232:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
 8001236:	e7ca      	b.n	80011ce <HAL_CAN_ConfigFilter+0x9e>
 8001238:	40006400 	.word	0x40006400

0800123c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800123c:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800123e:	f890 3020 	ldrb.w	r3, [r0, #32]
 8001242:	2b01      	cmp	r3, #1
 8001244:	d005      	beq.n	8001252 <HAL_CAN_Start+0x16>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001246:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001248:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800124c:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800124e:	2001      	movs	r0, #1
  }
}
 8001250:	bd38      	pop	{r3, r4, r5, pc}
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001252:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001254:	2302      	movs	r3, #2
 8001256:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800125a:	6813      	ldr	r3, [r2, #0]
 800125c:	f023 0301 	bic.w	r3, r3, #1
 8001260:	6013      	str	r3, [r2, #0]
 8001262:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();
 8001264:	f7ff feca 	bl	8000ffc <HAL_GetTick>
 8001268:	4605      	mov	r5, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800126a:	e004      	b.n	8001276 <HAL_CAN_Start+0x3a>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800126c:	f7ff fec6 	bl	8000ffc <HAL_GetTick>
 8001270:	1b40      	subs	r0, r0, r5
 8001272:	280a      	cmp	r0, #10
 8001274:	d807      	bhi.n	8001286 <HAL_CAN_Start+0x4a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001276:	6823      	ldr	r3, [r4, #0]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	f013 0301 	ands.w	r3, r3, #1
 800127e:	d1f5      	bne.n	800126c <HAL_CAN_Start+0x30>
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001280:	6263      	str	r3, [r4, #36]	; 0x24
    return HAL_OK;
 8001282:	4618      	mov	r0, r3
}
 8001284:	bd38      	pop	{r3, r4, r5, pc}
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001286:	6a63      	ldr	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8001288:	2205      	movs	r2, #5
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800128a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800128e:	6263      	str	r3, [r4, #36]	; 0x24
        return HAL_ERROR;
 8001290:	2001      	movs	r0, #1
        hcan->State = HAL_CAN_STATE_ERROR;
 8001292:	f884 2020 	strb.w	r2, [r4, #32]
}
 8001296:	bd38      	pop	{r3, r4, r5, pc}

08001298 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8001298:	b470      	push	{r4, r5, r6}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800129a:	f890 4020 	ldrb.w	r4, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800129e:	6805      	ldr	r5, [r0, #0]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80012a0:	3c01      	subs	r4, #1
 80012a2:	2c01      	cmp	r4, #1
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80012a4:	68ae      	ldr	r6, [r5, #8]
  if ((state == HAL_CAN_STATE_READY) ||
 80012a6:	d906      	bls.n	80012b6 <HAL_CAN_AddTxMessage+0x1e>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80012a8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80012aa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012ae:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80012b0:	2001      	movs	r0, #1
  }
}
 80012b2:	bc70      	pop	{r4, r5, r6}
 80012b4:	4770      	bx	lr
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80012b6:	f016 5fe0 	tst.w	r6, #469762048	; 0x1c000000
 80012ba:	d02e      	beq.n	800131a <HAL_CAN_AddTxMessage+0x82>
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80012bc:	f3c6 6601 	ubfx	r6, r6, #24, #2
      if (transmitmailbox > 2U)
 80012c0:	2e03      	cmp	r6, #3
 80012c2:	d031      	beq.n	8001328 <HAL_CAN_AddTxMessage+0x90>
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80012c4:	2001      	movs	r0, #1
 80012c6:	40b0      	lsls	r0, r6
 80012c8:	6018      	str	r0, [r3, #0]
      if (pHeader->IDE == CAN_ID_STD)
 80012ca:	688b      	ldr	r3, [r1, #8]
 80012cc:	bb93      	cbnz	r3, 8001334 <HAL_CAN_AddTxMessage+0x9c>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80012ce:	680c      	ldr	r4, [r1, #0]
 80012d0:	68c8      	ldr	r0, [r1, #12]
 80012d2:	f106 0318 	add.w	r3, r6, #24
 80012d6:	011b      	lsls	r3, r3, #4
 80012d8:	ea40 5044 	orr.w	r0, r0, r4, lsl #21
 80012dc:	50e8      	str	r0, [r5, r3]
      if (pHeader->TransmitGlobalTime == ENABLE)
 80012de:	7d08      	ldrb	r0, [r1, #20]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80012e0:	6909      	ldr	r1, [r1, #16]
 80012e2:	0136      	lsls	r6, r6, #4
 80012e4:	19ab      	adds	r3, r5, r6
      if (pHeader->TransmitGlobalTime == ENABLE)
 80012e6:	2801      	cmp	r0, #1
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80012e8:	f8c3 1184 	str.w	r1, [r3, #388]	; 0x184
      if (pHeader->TransmitGlobalTime == ENABLE)
 80012ec:	d105      	bne.n	80012fa <HAL_CAN_AddTxMessage+0x62>
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80012ee:	f8d3 1184 	ldr.w	r1, [r3, #388]	; 0x184
 80012f2:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 80012f6:	f8c3 1184 	str.w	r1, [r3, #388]	; 0x184
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80012fa:	4435      	add	r5, r6
 80012fc:	6851      	ldr	r1, [r2, #4]
 80012fe:	f8c5 118c 	str.w	r1, [r5, #396]	; 0x18c
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001302:	6812      	ldr	r2, [r2, #0]
 8001304:	f8c5 2188 	str.w	r2, [r5, #392]	; 0x188
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001308:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 800130c:	f042 0201 	orr.w	r2, r2, #1
      return HAL_OK;
 8001310:	2000      	movs	r0, #0
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001312:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
 8001316:	bc70      	pop	{r4, r5, r6}
 8001318:	4770      	bx	lr
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800131a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800131c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001320:	6243      	str	r3, [r0, #36]	; 0x24
}
 8001322:	bc70      	pop	{r4, r5, r6}
      return HAL_ERROR;
 8001324:	2001      	movs	r0, #1
}
 8001326:	4770      	bx	lr
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8001328:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800132a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800132e:	6243      	str	r3, [r0, #36]	; 0x24
        return HAL_ERROR;
 8001330:	2001      	movs	r0, #1
 8001332:	e7be      	b.n	80012b2 <HAL_CAN_AddTxMessage+0x1a>
                                                           pHeader->IDE |
 8001334:	68c8      	ldr	r0, [r1, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001336:	684c      	ldr	r4, [r1, #4]
                                                           pHeader->IDE |
 8001338:	4303      	orrs	r3, r0
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800133a:	f106 0018 	add.w	r0, r6, #24
 800133e:	0100      	lsls	r0, r0, #4
                                                           pHeader->IDE |
 8001340:	ea43 03c4 	orr.w	r3, r3, r4, lsl #3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001344:	502b      	str	r3, [r5, r0]
 8001346:	e7ca      	b.n	80012de <HAL_CAN_AddTxMessage+0x46>

08001348 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001348:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  HAL_CAN_StateTypeDef state = hcan->State;
 800134c:	f890 4020 	ldrb.w	r4, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001350:	3c01      	subs	r4, #1
 8001352:	2c01      	cmp	r4, #1
 8001354:	d906      	bls.n	8001364 <HAL_CAN_GetRxMessage+0x1c>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001356:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001358:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800135c:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800135e:	2001      	movs	r0, #1
  }
}
 8001360:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001364:	6805      	ldr	r5, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001366:	2900      	cmp	r1, #0
 8001368:	d058      	beq.n	800141c <HAL_CAN_GetRxMessage+0xd4>
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800136a:	692c      	ldr	r4, [r5, #16]
 800136c:	07a4      	lsls	r4, r4, #30
 800136e:	d058      	beq.n	8001422 <HAL_CAN_GetRxMessage+0xda>
 8001370:	010c      	lsls	r4, r1, #4
 8001372:	192e      	adds	r6, r5, r4
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001374:	f8d6 71b0 	ldr.w	r7, [r6, #432]	; 0x1b0
 8001378:	f007 0704 	and.w	r7, r7, #4
 800137c:	6097      	str	r7, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800137e:	2f00      	cmp	r7, #0
 8001380:	d15c      	bne.n	800143c <HAL_CAN_GetRxMessage+0xf4>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001382:	f8d6 71b0 	ldr.w	r7, [r6, #432]	; 0x1b0
 8001386:	0d7f      	lsrs	r7, r7, #21
 8001388:	6017      	str	r7, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800138a:	f8d6 e1b0 	ldr.w	lr, [r6, #432]	; 0x1b0
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800138e:	f8d6 c1b4 	ldr.w	ip, [r6, #436]	; 0x1b4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001392:	f8d6 71b4 	ldr.w	r7, [r6, #436]	; 0x1b4
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001396:	f8d6 61b4 	ldr.w	r6, [r6, #436]	; 0x1b4
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800139a:	4425      	add	r5, r4
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800139c:	f00e 0e02 	and.w	lr, lr, #2
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80013a0:	f8d5 81b8 	ldr.w	r8, [r5, #440]	; 0x1b8
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80013a4:	f3c7 2707 	ubfx	r7, r7, #8, #8
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80013a8:	f00c 050f 	and.w	r5, ip, #15
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80013ac:	0c36      	lsrs	r6, r6, #16
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80013ae:	e9c2 e503 	strd	lr, r5, [r2, #12]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80013b2:	e9c2 6705 	strd	r6, r7, [r2, #20]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80013b6:	f883 8000 	strb.w	r8, [r3]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80013ba:	6802      	ldr	r2, [r0, #0]
 80013bc:	4422      	add	r2, r4
 80013be:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80013c2:	0a12      	lsrs	r2, r2, #8
 80013c4:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80013c6:	6802      	ldr	r2, [r0, #0]
 80013c8:	4422      	add	r2, r4
 80013ca:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80013ce:	0c12      	lsrs	r2, r2, #16
 80013d0:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80013d2:	6802      	ldr	r2, [r0, #0]
 80013d4:	4422      	add	r2, r4
 80013d6:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80013da:	0e12      	lsrs	r2, r2, #24
 80013dc:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80013de:	6802      	ldr	r2, [r0, #0]
 80013e0:	4422      	add	r2, r4
 80013e2:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80013e6:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80013e8:	6802      	ldr	r2, [r0, #0]
 80013ea:	4422      	add	r2, r4
 80013ec:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80013f0:	0a12      	lsrs	r2, r2, #8
 80013f2:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80013f4:	6802      	ldr	r2, [r0, #0]
 80013f6:	4422      	add	r2, r4
 80013f8:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80013fc:	0c12      	lsrs	r2, r2, #16
 80013fe:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001400:	6802      	ldr	r2, [r0, #0]
 8001402:	4414      	add	r4, r2
 8001404:	f8d4 21bc 	ldr.w	r2, [r4, #444]	; 0x1bc
 8001408:	0e12      	lsrs	r2, r2, #24
 800140a:	71da      	strb	r2, [r3, #7]
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800140c:	6802      	ldr	r2, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800140e:	b979      	cbnz	r1, 8001430 <HAL_CAN_GetRxMessage+0xe8>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001410:	68d3      	ldr	r3, [r2, #12]
 8001412:	f043 0320 	orr.w	r3, r3, #32
    return HAL_OK;
 8001416:	4608      	mov	r0, r1
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001418:	60d3      	str	r3, [r2, #12]
 800141a:	e7a1      	b.n	8001360 <HAL_CAN_GetRxMessage+0x18>
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800141c:	68ec      	ldr	r4, [r5, #12]
 800141e:	07a6      	lsls	r6, r4, #30
 8001420:	d1a6      	bne.n	8001370 <HAL_CAN_GetRxMessage+0x28>
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001422:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001424:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001428:	6243      	str	r3, [r0, #36]	; 0x24
        return HAL_ERROR;
 800142a:	2001      	movs	r0, #1
}
 800142c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001430:	6913      	ldr	r3, [r2, #16]
 8001432:	f043 0320 	orr.w	r3, r3, #32
 8001436:	6113      	str	r3, [r2, #16]
    return HAL_OK;
 8001438:	2000      	movs	r0, #0
 800143a:	e791      	b.n	8001360 <HAL_CAN_GetRxMessage+0x18>
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800143c:	f8d6 71b0 	ldr.w	r7, [r6, #432]	; 0x1b0
 8001440:	08ff      	lsrs	r7, r7, #3
 8001442:	6057      	str	r7, [r2, #4]
 8001444:	e7a1      	b.n	800138a <HAL_CAN_GetRxMessage+0x42>
 8001446:	bf00      	nop

08001448 <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8001448:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800144c:	3b01      	subs	r3, #1
 800144e:	2b01      	cmp	r3, #1
 8001450:	d905      	bls.n	800145e <HAL_CAN_ActivateNotification+0x16>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001452:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001454:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001458:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800145a:	2001      	movs	r0, #1
  }
}
 800145c:	4770      	bx	lr
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800145e:	6802      	ldr	r2, [r0, #0]
 8001460:	6953      	ldr	r3, [r2, #20]
 8001462:	4319      	orrs	r1, r3
 8001464:	6151      	str	r1, [r2, #20]
    return HAL_OK;
 8001466:	2000      	movs	r0, #0
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop

0800146c <HAL_CAN_TxMailbox0CompleteCallback>:
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop

08001470 <HAL_CAN_TxMailbox1CompleteCallback>:
 8001470:	4770      	bx	lr
 8001472:	bf00      	nop

08001474 <HAL_CAN_TxMailbox2CompleteCallback>:
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop

08001478 <HAL_CAN_TxMailbox0AbortCallback>:
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop

0800147c <HAL_CAN_TxMailbox1AbortCallback>:
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop

08001480 <HAL_CAN_TxMailbox2AbortCallback>:
 8001480:	4770      	bx	lr
 8001482:	bf00      	nop

08001484 <HAL_CAN_RxFifo0FullCallback>:
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop

08001488 <HAL_CAN_RxFifo1MsgPendingCallback>:
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop

0800148c <HAL_CAN_RxFifo1FullCallback>:
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop

08001490 <HAL_CAN_SleepCallback>:
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop

08001494 <HAL_CAN_WakeUpFromRxMsgCallback>:
 8001494:	4770      	bx	lr
 8001496:	bf00      	nop

08001498 <HAL_CAN_ErrorCallback>:
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop

0800149c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800149c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80014a0:	6803      	ldr	r3, [r0, #0]
 80014a2:	695c      	ldr	r4, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80014a4:	f8d3 8004 	ldr.w	r8, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80014a8:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80014aa:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80014ae:	f8d3 9010 	ldr.w	r9, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80014b2:	f8d3 a018 	ldr.w	sl, [r3, #24]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80014b6:	f014 0601 	ands.w	r6, r4, #1
{
 80014ba:	4605      	mov	r5, r0
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80014bc:	d025      	beq.n	800150a <HAL_CAN_IRQHandler+0x6e>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80014be:	f017 0601 	ands.w	r6, r7, #1
 80014c2:	f040 809c 	bne.w	80015fe <HAL_CAN_IRQHandler+0x162>
 80014c6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80014ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80014ce:	05f8      	lsls	r0, r7, #23
 80014d0:	d50d      	bpl.n	80014ee <HAL_CAN_IRQHandler+0x52>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80014d2:	682b      	ldr	r3, [r5, #0]
 80014d4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80014d8:	6098      	str	r0, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80014da:	05bb      	lsls	r3, r7, #22
 80014dc:	f100 80c7 	bmi.w	800166e <HAL_CAN_IRQHandler+0x1d2>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80014e0:	0578      	lsls	r0, r7, #21
 80014e2:	f100 80d7 	bmi.w	8001694 <HAL_CAN_IRQHandler+0x1f8>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80014e6:	053a      	lsls	r2, r7, #20
 80014e8:	f140 80e8 	bpl.w	80016bc <HAL_CAN_IRQHandler+0x220>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80014ec:	460e      	mov	r6, r1
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80014ee:	03fb      	lsls	r3, r7, #15
 80014f0:	d50b      	bpl.n	800150a <HAL_CAN_IRQHandler+0x6e>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80014f2:	682b      	ldr	r3, [r5, #0]
 80014f4:	f44f 3280 	mov.w	r2, #65536	; 0x10000

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80014f8:	03b8      	lsls	r0, r7, #14
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80014fa:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80014fc:	f100 80b3 	bmi.w	8001666 <HAL_CAN_IRQHandler+0x1ca>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001500:	0379      	lsls	r1, r7, #13
 8001502:	f140 80c9 	bpl.w	8001698 <HAL_CAN_IRQHandler+0x1fc>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001506:	f446 4600 	orr.w	r6, r6, #32768	; 0x8000
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800150a:	0723      	lsls	r3, r4, #28
 800150c:	d502      	bpl.n	8001514 <HAL_CAN_IRQHandler+0x78>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800150e:	f01b 0f10 	tst.w	fp, #16
 8001512:	d16e      	bne.n	80015f2 <HAL_CAN_IRQHandler+0x156>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001514:	0767      	lsls	r7, r4, #29
 8001516:	d502      	bpl.n	800151e <HAL_CAN_IRQHandler+0x82>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001518:	f01b 0f08 	tst.w	fp, #8
 800151c:	d17f      	bne.n	800161e <HAL_CAN_IRQHandler+0x182>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800151e:	07a0      	lsls	r0, r4, #30
 8001520:	d504      	bpl.n	800152c <HAL_CAN_IRQHandler+0x90>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001522:	682b      	ldr	r3, [r5, #0]
 8001524:	68db      	ldr	r3, [r3, #12]
 8001526:	0799      	lsls	r1, r3, #30
 8001528:	f040 808e 	bne.w	8001648 <HAL_CAN_IRQHandler+0x1ac>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800152c:	0662      	lsls	r2, r4, #25
 800152e:	d502      	bpl.n	8001536 <HAL_CAN_IRQHandler+0x9a>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001530:	f019 0f10 	tst.w	r9, #16
 8001534:	d157      	bne.n	80015e6 <HAL_CAN_IRQHandler+0x14a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001536:	06a3      	lsls	r3, r4, #26
 8001538:	d503      	bpl.n	8001542 <HAL_CAN_IRQHandler+0xa6>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800153a:	f019 0f08 	tst.w	r9, #8
 800153e:	f040 8087 	bne.w	8001650 <HAL_CAN_IRQHandler+0x1b4>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001542:	06e7      	lsls	r7, r4, #27
 8001544:	d504      	bpl.n	8001550 <HAL_CAN_IRQHandler+0xb4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001546:	682b      	ldr	r3, [r5, #0]
 8001548:	691b      	ldr	r3, [r3, #16]
 800154a:	0798      	lsls	r0, r3, #30
 800154c:	f040 8087 	bne.w	800165e <HAL_CAN_IRQHandler+0x1c2>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001550:	03a1      	lsls	r1, r4, #14
 8001552:	d502      	bpl.n	800155a <HAL_CAN_IRQHandler+0xbe>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001554:	f018 0f10 	tst.w	r8, #16
 8001558:	d168      	bne.n	800162c <HAL_CAN_IRQHandler+0x190>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800155a:	03e2      	lsls	r2, r4, #15
 800155c:	d502      	bpl.n	8001564 <HAL_CAN_IRQHandler+0xc8>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800155e:	f018 0f08 	tst.w	r8, #8
 8001562:	d16a      	bne.n	800163a <HAL_CAN_IRQHandler+0x19e>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001564:	0423      	lsls	r3, r4, #16
 8001566:	d535      	bpl.n	80015d4 <HAL_CAN_IRQHandler+0x138>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001568:	f018 0f04 	tst.w	r8, #4
 800156c:	682b      	ldr	r3, [r5, #0]
 800156e:	d02f      	beq.n	80015d0 <HAL_CAN_IRQHandler+0x134>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001570:	05e7      	lsls	r7, r4, #23
 8001572:	d504      	bpl.n	800157e <HAL_CAN_IRQHandler+0xe2>
 8001574:	f01a 0f01 	tst.w	sl, #1
          ((esrflags & CAN_ESR_EWGF) != 0U))
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001578:	bf18      	it	ne
 800157a:	f046 0601 	orrne.w	r6, r6, #1

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800157e:	05a0      	lsls	r0, r4, #22
 8001580:	d504      	bpl.n	800158c <HAL_CAN_IRQHandler+0xf0>
 8001582:	f01a 0f02 	tst.w	sl, #2
          ((esrflags & CAN_ESR_EPVF) != 0U))
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001586:	bf18      	it	ne
 8001588:	f046 0602 	orrne.w	r6, r6, #2

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800158c:	0561      	lsls	r1, r4, #21
 800158e:	d504      	bpl.n	800159a <HAL_CAN_IRQHandler+0xfe>
 8001590:	f01a 0f04 	tst.w	sl, #4
          ((esrflags & CAN_ESR_BOFF) != 0U))
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001594:	bf18      	it	ne
 8001596:	f046 0604 	orrne.w	r6, r6, #4

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800159a:	0522      	lsls	r2, r4, #20
 800159c:	d518      	bpl.n	80015d0 <HAL_CAN_IRQHandler+0x134>
 800159e:	f01a 0a70 	ands.w	sl, sl, #112	; 0x70
 80015a2:	d015      	beq.n	80015d0 <HAL_CAN_IRQHandler+0x134>
          ((esrflags & CAN_ESR_LEC) != 0U))
      {
        switch (esrflags & CAN_ESR_LEC)
 80015a4:	f1ba 0f30 	cmp.w	sl, #48	; 0x30
 80015a8:	f000 8096 	beq.w	80016d8 <HAL_CAN_IRQHandler+0x23c>
 80015ac:	d979      	bls.n	80016a2 <HAL_CAN_IRQHandler+0x206>
 80015ae:	f1ba 0f50 	cmp.w	sl, #80	; 0x50
 80015b2:	f000 808e 	beq.w	80016d2 <HAL_CAN_IRQHandler+0x236>
 80015b6:	f1ba 0f60 	cmp.w	sl, #96	; 0x60
 80015ba:	f000 8090 	beq.w	80016de <HAL_CAN_IRQHandler+0x242>
 80015be:	f1ba 0f40 	cmp.w	sl, #64	; 0x40
 80015c2:	d101      	bne.n	80015c8 <HAL_CAN_IRQHandler+0x12c>
            /* Set CAN error code to Acknowledgement error */
            errorcode |= HAL_CAN_ERROR_ACK;
            break;
          case (CAN_ESR_LEC_2):
            /* Set CAN error code to Bit recessive error */
            errorcode |= HAL_CAN_ERROR_BR;
 80015c4:	f046 0640 	orr.w	r6, r6, #64	; 0x40
          default:
            break;
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80015c8:	699a      	ldr	r2, [r3, #24]
 80015ca:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80015ce:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80015d0:	2204      	movs	r2, #4
 80015d2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80015d4:	b12e      	cbz	r6, 80015e2 <HAL_CAN_IRQHandler+0x146>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80015d6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80015d8:	431e      	orrs	r6, r3
 80015da:	626e      	str	r6, [r5, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80015dc:	4628      	mov	r0, r5
 80015de:	f7ff ff5b 	bl	8001498 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80015e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80015e6:	682b      	ldr	r3, [r5, #0]
 80015e8:	2210      	movs	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80015ea:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80015ee:	611a      	str	r2, [r3, #16]
 80015f0:	e7a1      	b.n	8001536 <HAL_CAN_IRQHandler+0x9a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80015f2:	682b      	ldr	r3, [r5, #0]
 80015f4:	2210      	movs	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80015f6:	f446 7600 	orr.w	r6, r6, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80015fa:	60da      	str	r2, [r3, #12]
 80015fc:	e78a      	b.n	8001514 <HAL_CAN_IRQHandler+0x78>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80015fe:	2201      	movs	r2, #1
 8001600:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001602:	07bb      	lsls	r3, r7, #30
 8001604:	d437      	bmi.n	8001676 <HAL_CAN_IRQHandler+0x1da>
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001606:	077e      	lsls	r6, r7, #29
 8001608:	d43d      	bmi.n	8001686 <HAL_CAN_IRQHandler+0x1ea>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800160a:	f017 0608 	ands.w	r6, r7, #8
 800160e:	d059      	beq.n	80016c4 <HAL_CAN_IRQHandler+0x228>
 8001610:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8001614:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001618:	f44f 5680 	mov.w	r6, #4096	; 0x1000
 800161c:	e757      	b.n	80014ce <HAL_CAN_IRQHandler+0x32>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800161e:	682b      	ldr	r3, [r5, #0]
 8001620:	2208      	movs	r2, #8
 8001622:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001624:	4628      	mov	r0, r5
 8001626:	f7ff ff2d 	bl	8001484 <HAL_CAN_RxFifo0FullCallback>
 800162a:	e778      	b.n	800151e <HAL_CAN_IRQHandler+0x82>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800162c:	682b      	ldr	r3, [r5, #0]
 800162e:	2210      	movs	r2, #16
 8001630:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 8001632:	4628      	mov	r0, r5
 8001634:	f7ff ff2c 	bl	8001490 <HAL_CAN_SleepCallback>
 8001638:	e78f      	b.n	800155a <HAL_CAN_IRQHandler+0xbe>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800163a:	682b      	ldr	r3, [r5, #0]
 800163c:	2208      	movs	r2, #8
 800163e:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001640:	4628      	mov	r0, r5
 8001642:	f7ff ff27 	bl	8001494 <HAL_CAN_WakeUpFromRxMsgCallback>
 8001646:	e78d      	b.n	8001564 <HAL_CAN_IRQHandler+0xc8>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001648:	4628      	mov	r0, r5
 800164a:	f003 fd79 	bl	8005140 <HAL_CAN_RxFifo0MsgPendingCallback>
 800164e:	e76d      	b.n	800152c <HAL_CAN_IRQHandler+0x90>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001650:	682b      	ldr	r3, [r5, #0]
 8001652:	2208      	movs	r2, #8
 8001654:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001656:	4628      	mov	r0, r5
 8001658:	f7ff ff18 	bl	800148c <HAL_CAN_RxFifo1FullCallback>
 800165c:	e771      	b.n	8001542 <HAL_CAN_IRQHandler+0xa6>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800165e:	4628      	mov	r0, r5
 8001660:	f7ff ff12 	bl	8001488 <HAL_CAN_RxFifo1MsgPendingCallback>
 8001664:	e774      	b.n	8001550 <HAL_CAN_IRQHandler+0xb4>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001666:	4628      	mov	r0, r5
 8001668:	f7ff ff04 	bl	8001474 <HAL_CAN_TxMailbox2CompleteCallback>
 800166c:	e74d      	b.n	800150a <HAL_CAN_IRQHandler+0x6e>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800166e:	4628      	mov	r0, r5
 8001670:	f7ff fefe 	bl	8001470 <HAL_CAN_TxMailbox1CompleteCallback>
 8001674:	e73b      	b.n	80014ee <HAL_CAN_IRQHandler+0x52>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001676:	f7ff fef9 	bl	800146c <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800167a:	2600      	movs	r6, #0
 800167c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001680:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001684:	e723      	b.n	80014ce <HAL_CAN_IRQHandler+0x32>
 8001686:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 800168a:	f44f 4190 	mov.w	r1, #18432	; 0x4800
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800168e:	f44f 6600 	mov.w	r6, #2048	; 0x800
 8001692:	e71c      	b.n	80014ce <HAL_CAN_IRQHandler+0x32>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001694:	4616      	mov	r6, r2
 8001696:	e72a      	b.n	80014ee <HAL_CAN_IRQHandler+0x52>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001698:	033a      	lsls	r2, r7, #12
 800169a:	d50b      	bpl.n	80016b4 <HAL_CAN_IRQHandler+0x218>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800169c:	f446 3680 	orr.w	r6, r6, #65536	; 0x10000
 80016a0:	e733      	b.n	800150a <HAL_CAN_IRQHandler+0x6e>
        switch (esrflags & CAN_ESR_LEC)
 80016a2:	f1ba 0f10 	cmp.w	sl, #16
 80016a6:	d01d      	beq.n	80016e4 <HAL_CAN_IRQHandler+0x248>
 80016a8:	f1ba 0f20 	cmp.w	sl, #32
 80016ac:	d18c      	bne.n	80015c8 <HAL_CAN_IRQHandler+0x12c>
            errorcode |= HAL_CAN_ERROR_FOR;
 80016ae:	f046 0610 	orr.w	r6, r6, #16
            break;
 80016b2:	e789      	b.n	80015c8 <HAL_CAN_IRQHandler+0x12c>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80016b4:	4628      	mov	r0, r5
 80016b6:	f7ff fee3 	bl	8001480 <HAL_CAN_TxMailbox2AbortCallback>
 80016ba:	e726      	b.n	800150a <HAL_CAN_IRQHandler+0x6e>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80016bc:	4628      	mov	r0, r5
 80016be:	f7ff fedd 	bl	800147c <HAL_CAN_TxMailbox1AbortCallback>
 80016c2:	e714      	b.n	80014ee <HAL_CAN_IRQHandler+0x52>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80016c4:	f7ff fed8 	bl	8001478 <HAL_CAN_TxMailbox0AbortCallback>
 80016c8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80016cc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016d0:	e6fd      	b.n	80014ce <HAL_CAN_IRQHandler+0x32>
            errorcode |= HAL_CAN_ERROR_BD;
 80016d2:	f046 0680 	orr.w	r6, r6, #128	; 0x80
            break;
 80016d6:	e777      	b.n	80015c8 <HAL_CAN_IRQHandler+0x12c>
            errorcode |= HAL_CAN_ERROR_ACK;
 80016d8:	f046 0620 	orr.w	r6, r6, #32
            break;
 80016dc:	e774      	b.n	80015c8 <HAL_CAN_IRQHandler+0x12c>
            errorcode |= HAL_CAN_ERROR_CRC;
 80016de:	f446 7680 	orr.w	r6, r6, #256	; 0x100
            break;
 80016e2:	e771      	b.n	80015c8 <HAL_CAN_IRQHandler+0x12c>
            errorcode |= HAL_CAN_ERROR_STF;
 80016e4:	f046 0608 	orr.w	r6, r6, #8
            break;
 80016e8:	e76e      	b.n	80015c8 <HAL_CAN_IRQHandler+0x12c>
 80016ea:	bf00      	nop

080016ec <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016ec:	4a07      	ldr	r2, [pc, #28]	; (800170c <HAL_NVIC_SetPriorityGrouping+0x20>)
 80016ee:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016f0:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 80016f4:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016f6:	0200      	lsls	r0, r0, #8
 80016f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016fc:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8001700:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8001704:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001706:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop
 800170c:	e000ed00 	.word	0xe000ed00

08001710 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001710:	4b18      	ldr	r3, [pc, #96]	; (8001774 <HAL_NVIC_SetPriority+0x64>)
 8001712:	68db      	ldr	r3, [r3, #12]
 8001714:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001718:	b430      	push	{r4, r5}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800171a:	f1c3 0507 	rsb	r5, r3, #7
 800171e:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001720:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001724:	bf28      	it	cs
 8001726:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001728:	2c06      	cmp	r4, #6
 800172a:	d919      	bls.n	8001760 <HAL_NVIC_SetPriority+0x50>
 800172c:	3b03      	subs	r3, #3
 800172e:	f04f 34ff 	mov.w	r4, #4294967295
 8001732:	409c      	lsls	r4, r3
 8001734:	ea22 0404 	bic.w	r4, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001738:	f04f 32ff 	mov.w	r2, #4294967295
 800173c:	40aa      	lsls	r2, r5
 800173e:	ea21 0102 	bic.w	r1, r1, r2
 8001742:	fa01 f203 	lsl.w	r2, r1, r3
 8001746:	4322      	orrs	r2, r4
 8001748:	0112      	lsls	r2, r2, #4
  if ((int32_t)(IRQn) >= 0)
 800174a:	2800      	cmp	r0, #0
 800174c:	b2d2      	uxtb	r2, r2
 800174e:	db0a      	blt.n	8001766 <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001750:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001754:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001758:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800175c:	bc30      	pop	{r4, r5}
 800175e:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001760:	2400      	movs	r4, #0
 8001762:	4623      	mov	r3, r4
 8001764:	e7e8      	b.n	8001738 <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001766:	4b04      	ldr	r3, [pc, #16]	; (8001778 <HAL_NVIC_SetPriority+0x68>)
 8001768:	f000 000f 	and.w	r0, r0, #15
 800176c:	4403      	add	r3, r0
 800176e:	761a      	strb	r2, [r3, #24]
 8001770:	bc30      	pop	{r4, r5}
 8001772:	4770      	bx	lr
 8001774:	e000ed00 	.word	0xe000ed00
 8001778:	e000ecfc 	.word	0xe000ecfc

0800177c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800177c:	2800      	cmp	r0, #0
 800177e:	db07      	blt.n	8001790 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001780:	f000 011f 	and.w	r1, r0, #31
 8001784:	2301      	movs	r3, #1
 8001786:	0940      	lsrs	r0, r0, #5
 8001788:	4a02      	ldr	r2, [pc, #8]	; (8001794 <HAL_NVIC_EnableIRQ+0x18>)
 800178a:	408b      	lsls	r3, r1
 800178c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001790:	4770      	bx	lr
 8001792:	bf00      	nop
 8001794:	e000e100 	.word	0xe000e100

08001798 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001798:	3801      	subs	r0, #1
 800179a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800179e:	d20e      	bcs.n	80017be <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017a0:	4b08      	ldr	r3, [pc, #32]	; (80017c4 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017a2:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017a4:	4c08      	ldr	r4, [pc, #32]	; (80017c8 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017a6:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017a8:	20f0      	movs	r0, #240	; 0xf0
 80017aa:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017ae:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017b0:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017b2:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017b6:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 80017b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80017bc:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80017be:	2001      	movs	r0, #1
 80017c0:	4770      	bx	lr
 80017c2:	bf00      	nop
 80017c4:	e000e010 	.word	0xe000e010
 80017c8:	e000ed00 	.word	0xe000ed00

080017cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80017cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017ce:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 80017d0:	f7ff fc14 	bl	8000ffc <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80017d4:	2c00      	cmp	r4, #0
 80017d6:	d054      	beq.n	8001882 <HAL_DMA_Init+0xb6>
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80017d8:	2202      	movs	r2, #2
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80017da:	6823      	ldr	r3, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 80017dc:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 80017e0:	681a      	ldr	r2, [r3, #0]
  __HAL_UNLOCK(hdma);
 80017e2:	2100      	movs	r1, #0
  __HAL_DMA_DISABLE(hdma);
 80017e4:	f022 0201 	bic.w	r2, r2, #1
  __HAL_UNLOCK(hdma);
 80017e8:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
 80017ec:	4605      	mov	r5, r0
  __HAL_DMA_DISABLE(hdma);
 80017ee:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017f0:	e005      	b.n	80017fe <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80017f2:	f7ff fc03 	bl	8000ffc <HAL_GetTick>
 80017f6:	1b40      	subs	r0, r0, r5
 80017f8:	2805      	cmp	r0, #5
 80017fa:	d83b      	bhi.n	8001874 <HAL_DMA_Init+0xa8>
 80017fc:	6823      	ldr	r3, [r4, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017fe:	681a      	ldr	r2, [r3, #0]
 8001800:	07d1      	lsls	r1, r2, #31
 8001802:	d4f6      	bmi.n	80017f2 <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001804:	e9d4 2601 	ldrd	r2, r6, [r4, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001808:	e9d4 5103 	ldrd	r5, r1, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800180c:	4332      	orrs	r2, r6
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800180e:	6960      	ldr	r0, [r4, #20]
  tmp = hdma->Instance->CR;
 8001810:	681f      	ldr	r7, [r3, #0]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001812:	432a      	orrs	r2, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001814:	e9d4 6506 	ldrd	r6, r5, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001818:	430a      	orrs	r2, r1
 800181a:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 800181c:	6a21      	ldr	r1, [r4, #32]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800181e:	4835      	ldr	r0, [pc, #212]	; (80018f4 <HAL_DMA_Init+0x128>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001820:	4332      	orrs	r2, r6
 8001822:	432a      	orrs	r2, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8001824:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001826:	6a61      	ldr	r1, [r4, #36]	; 0x24
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001828:	4038      	ands	r0, r7
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800182a:	2904      	cmp	r1, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800182c:	ea42 0200 	orr.w	r2, r2, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001830:	d029      	beq.n	8001886 <HAL_DMA_Init+0xba>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001832:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001834:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001836:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800183a:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800183c:	b2da      	uxtb	r2, r3
 800183e:	482e      	ldr	r0, [pc, #184]	; (80018f8 <HAL_DMA_Init+0x12c>)
  hdma->Instance->FCR = tmp;
 8001840:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001842:	3a10      	subs	r2, #16
 8001844:	fba0 1202 	umull	r1, r2, r0, r2
 8001848:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800184a:	492c      	ldr	r1, [pc, #176]	; (80018fc <HAL_DMA_Init+0x130>)
 800184c:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001850:	5c89      	ldrb	r1, [r1, r2]
 8001852:	65e1      	str	r1, [r4, #92]	; 0x5c
 8001854:	f023 0303 	bic.w	r3, r3, #3
  
  if (stream_number > 3U)
 8001858:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800185a:	bf88      	it	hi
 800185c:	3304      	addhi	r3, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800185e:	223f      	movs	r2, #63	; 0x3f
 8001860:	408a      	lsls	r2, r1
  hdma->State = HAL_DMA_STATE_READY;
 8001862:	2501      	movs	r5, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001864:	2100      	movs	r1, #0
 8001866:	65a3      	str	r3, [r4, #88]	; 0x58
  return HAL_OK;
 8001868:	4608      	mov	r0, r1
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800186a:	609a      	str	r2, [r3, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800186c:	6561      	str	r1, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800186e:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
}
 8001872:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001874:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001876:	2220      	movs	r2, #32
 8001878:	6562      	str	r2, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 800187a:	4618      	mov	r0, r3
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800187c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8001880:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8001882:	2001      	movs	r0, #1
}
 8001884:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001886:	e9d4 010b 	ldrd	r0, r1, [r4, #44]	; 0x2c
 800188a:	4301      	orrs	r1, r0
 800188c:	430a      	orrs	r2, r1
    tmp |= hdma->Init.FIFOThreshold;
 800188e:	6aa5      	ldr	r5, [r4, #40]	; 0x28
  hdma->Instance->CR = tmp;  
 8001890:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8001892:	695a      	ldr	r2, [r3, #20]
    tmp |= hdma->Init.FIFOThreshold;
 8001894:	f045 0104 	orr.w	r1, r5, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001898:	f022 0207 	bic.w	r2, r2, #7
    tmp |= hdma->Init.FIFOThreshold;
 800189c:	4311      	orrs	r1, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800189e:	2800      	cmp	r0, #0
 80018a0:	d0cc      	beq.n	800183c <HAL_DMA_Init+0x70>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80018a2:	b17e      	cbz	r6, 80018c4 <HAL_DMA_Init+0xf8>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80018a4:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 80018a8:	d016      	beq.n	80018d8 <HAL_DMA_Init+0x10c>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80018aa:	2d02      	cmp	r5, #2
 80018ac:	d903      	bls.n	80018b6 <HAL_DMA_Init+0xea>
 80018ae:	2d03      	cmp	r5, #3
 80018b0:	d1c4      	bne.n	800183c <HAL_DMA_Init+0x70>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80018b2:	01c2      	lsls	r2, r0, #7
 80018b4:	d5c2      	bpl.n	800183c <HAL_DMA_Init+0x70>
        hdma->State = HAL_DMA_STATE_READY;
 80018b6:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80018b8:	2240      	movs	r2, #64	; 0x40
 80018ba:	6562      	str	r2, [r4, #84]	; 0x54
        return HAL_ERROR; 
 80018bc:	4618      	mov	r0, r3
        hdma->State = HAL_DMA_STATE_READY;
 80018be:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 80018c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (tmp)
 80018c4:	2d01      	cmp	r5, #1
 80018c6:	d003      	beq.n	80018d0 <HAL_DMA_Init+0x104>
 80018c8:	d3f3      	bcc.n	80018b2 <HAL_DMA_Init+0xe6>
 80018ca:	2d02      	cmp	r5, #2
 80018cc:	d1b6      	bne.n	800183c <HAL_DMA_Init+0x70>
 80018ce:	e7f0      	b.n	80018b2 <HAL_DMA_Init+0xe6>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80018d0:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 80018d4:	d1b2      	bne.n	800183c <HAL_DMA_Init+0x70>
 80018d6:	e7ee      	b.n	80018b6 <HAL_DMA_Init+0xea>
    switch (tmp)
 80018d8:	2d03      	cmp	r5, #3
 80018da:	d8af      	bhi.n	800183c <HAL_DMA_Init+0x70>
 80018dc:	a201      	add	r2, pc, #4	; (adr r2, 80018e4 <HAL_DMA_Init+0x118>)
 80018de:	f852 f025 	ldr.w	pc, [r2, r5, lsl #2]
 80018e2:	bf00      	nop
 80018e4:	080018b7 	.word	0x080018b7
 80018e8:	080018b3 	.word	0x080018b3
 80018ec:	080018b7 	.word	0x080018b7
 80018f0:	080018d1 	.word	0x080018d1
 80018f4:	f010803f 	.word	0xf010803f
 80018f8:	aaaaaaab 	.word	0xaaaaaaab
 80018fc:	0800c250 	.word	0x0800c250

08001900 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001900:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001904:	2b02      	cmp	r3, #2
 8001906:	d003      	beq.n	8001910 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001908:	2380      	movs	r3, #128	; 0x80
 800190a:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 800190c:	2001      	movs	r0, #1
 800190e:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8001910:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8001912:	2305      	movs	r3, #5
 8001914:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8001918:	6813      	ldr	r3, [r2, #0]
 800191a:	f023 0301 	bic.w	r3, r3, #1
 800191e:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8001920:	2000      	movs	r0, #0
}
 8001922:	4770      	bx	lr

08001924 <HAL_DMA_IRQHandler>:
{
 8001924:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001926:	b083      	sub	sp, #12
  __IO uint32_t count = 0U;
 8001928:	2300      	movs	r3, #0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800192a:	6d87      	ldr	r7, [r0, #88]	; 0x58
  __IO uint32_t count = 0U;
 800192c:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800192e:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8001930:	683d      	ldr	r5, [r7, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001932:	4965      	ldr	r1, [pc, #404]	; (8001ac8 <HAL_DMA_IRQHandler+0x1a4>)
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001934:	2208      	movs	r2, #8
 8001936:	409a      	lsls	r2, r3
 8001938:	422a      	tst	r2, r5
{
 800193a:	4604      	mov	r4, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 800193c:	680e      	ldr	r6, [r1, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800193e:	d003      	beq.n	8001948 <HAL_DMA_IRQHandler+0x24>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001940:	6801      	ldr	r1, [r0, #0]
 8001942:	6808      	ldr	r0, [r1, #0]
 8001944:	0740      	lsls	r0, r0, #29
 8001946:	d459      	bmi.n	80019fc <HAL_DMA_IRQHandler+0xd8>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001948:	2201      	movs	r2, #1
 800194a:	409a      	lsls	r2, r3
 800194c:	422a      	tst	r2, r5
 800194e:	d003      	beq.n	8001958 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001950:	6821      	ldr	r1, [r4, #0]
 8001952:	6949      	ldr	r1, [r1, #20]
 8001954:	0608      	lsls	r0, r1, #24
 8001956:	d474      	bmi.n	8001a42 <HAL_DMA_IRQHandler+0x11e>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001958:	2204      	movs	r2, #4
 800195a:	409a      	lsls	r2, r3
 800195c:	422a      	tst	r2, r5
 800195e:	d003      	beq.n	8001968 <HAL_DMA_IRQHandler+0x44>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001960:	6821      	ldr	r1, [r4, #0]
 8001962:	6809      	ldr	r1, [r1, #0]
 8001964:	0789      	lsls	r1, r1, #30
 8001966:	d466      	bmi.n	8001a36 <HAL_DMA_IRQHandler+0x112>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001968:	2210      	movs	r2, #16
 800196a:	409a      	lsls	r2, r3
 800196c:	422a      	tst	r2, r5
 800196e:	d003      	beq.n	8001978 <HAL_DMA_IRQHandler+0x54>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001970:	6821      	ldr	r1, [r4, #0]
 8001972:	6808      	ldr	r0, [r1, #0]
 8001974:	0700      	lsls	r0, r0, #28
 8001976:	d44b      	bmi.n	8001a10 <HAL_DMA_IRQHandler+0xec>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001978:	2220      	movs	r2, #32
 800197a:	409a      	lsls	r2, r3
 800197c:	422a      	tst	r2, r5
 800197e:	d014      	beq.n	80019aa <HAL_DMA_IRQHandler+0x86>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001980:	6821      	ldr	r1, [r4, #0]
 8001982:	6808      	ldr	r0, [r1, #0]
 8001984:	06c0      	lsls	r0, r0, #27
 8001986:	d510      	bpl.n	80019aa <HAL_DMA_IRQHandler+0x86>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001988:	60ba      	str	r2, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800198a:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 800198e:	2a05      	cmp	r2, #5
 8001990:	d063      	beq.n	8001a5a <HAL_DMA_IRQHandler+0x136>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001992:	680b      	ldr	r3, [r1, #0]
 8001994:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001998:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800199a:	d07e      	beq.n	8001a9a <HAL_DMA_IRQHandler+0x176>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800199c:	0319      	lsls	r1, r3, #12
 800199e:	f140 8089 	bpl.w	8001ab4 <HAL_DMA_IRQHandler+0x190>
        if(hdma->XferCpltCallback != NULL)
 80019a2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80019a4:	b10b      	cbz	r3, 80019aa <HAL_DMA_IRQHandler+0x86>
          hdma->XferCpltCallback(hdma);
 80019a6:	4620      	mov	r0, r4
 80019a8:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80019aa:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80019ac:	b323      	cbz	r3, 80019f8 <HAL_DMA_IRQHandler+0xd4>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80019ae:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80019b0:	07da      	lsls	r2, r3, #31
 80019b2:	d51a      	bpl.n	80019ea <HAL_DMA_IRQHandler+0xc6>
      hdma->State = HAL_DMA_STATE_ABORT;
 80019b4:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 80019b6:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 80019b8:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80019bc:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80019be:	4943      	ldr	r1, [pc, #268]	; (8001acc <HAL_DMA_IRQHandler+0x1a8>)
      __HAL_DMA_DISABLE(hdma);
 80019c0:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 80019c4:	fba1 1606 	umull	r1, r6, r1, r6
      __HAL_DMA_DISABLE(hdma);
 80019c8:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80019ca:	0ab6      	lsrs	r6, r6, #10
 80019cc:	e002      	b.n	80019d4 <HAL_DMA_IRQHandler+0xb0>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80019ce:	6813      	ldr	r3, [r2, #0]
 80019d0:	07db      	lsls	r3, r3, #31
 80019d2:	d504      	bpl.n	80019de <HAL_DMA_IRQHandler+0xba>
        if (++count > timeout)
 80019d4:	9b01      	ldr	r3, [sp, #4]
 80019d6:	3301      	adds	r3, #1
 80019d8:	42b3      	cmp	r3, r6
 80019da:	9301      	str	r3, [sp, #4]
 80019dc:	d9f7      	bls.n	80019ce <HAL_DMA_IRQHandler+0xaa>
      __HAL_UNLOCK(hdma);
 80019de:	2200      	movs	r2, #0
      hdma->State = HAL_DMA_STATE_READY;
 80019e0:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 80019e2:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 80019e6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 80019ea:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80019ec:	b123      	cbz	r3, 80019f8 <HAL_DMA_IRQHandler+0xd4>
      hdma->XferErrorCallback(hdma);
 80019ee:	4620      	mov	r0, r4
}
 80019f0:	b003      	add	sp, #12
 80019f2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 80019f6:	4718      	bx	r3
}
 80019f8:	b003      	add	sp, #12
 80019fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80019fc:	6808      	ldr	r0, [r1, #0]
 80019fe:	f020 0004 	bic.w	r0, r0, #4
 8001a02:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001a04:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001a06:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001a08:	f042 0201 	orr.w	r2, r2, #1
 8001a0c:	6562      	str	r2, [r4, #84]	; 0x54
 8001a0e:	e79b      	b.n	8001948 <HAL_DMA_IRQHandler+0x24>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001a10:	60ba      	str	r2, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001a12:	680a      	ldr	r2, [r1, #0]
 8001a14:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001a18:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001a1a:	d118      	bne.n	8001a4e <HAL_DMA_IRQHandler+0x12a>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001a1c:	05d2      	lsls	r2, r2, #23
 8001a1e:	d403      	bmi.n	8001a28 <HAL_DMA_IRQHandler+0x104>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001a20:	680a      	ldr	r2, [r1, #0]
 8001a22:	f022 0208 	bic.w	r2, r2, #8
 8001a26:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8001a28:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001a2a:	2a00      	cmp	r2, #0
 8001a2c:	d0a4      	beq.n	8001978 <HAL_DMA_IRQHandler+0x54>
          hdma->XferHalfCpltCallback(hdma);
 8001a2e:	4620      	mov	r0, r4
 8001a30:	4790      	blx	r2
 8001a32:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001a34:	e7a0      	b.n	8001978 <HAL_DMA_IRQHandler+0x54>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001a36:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001a38:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001a3a:	f042 0204 	orr.w	r2, r2, #4
 8001a3e:	6562      	str	r2, [r4, #84]	; 0x54
 8001a40:	e792      	b.n	8001968 <HAL_DMA_IRQHandler+0x44>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001a42:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001a44:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001a46:	f042 0202 	orr.w	r2, r2, #2
 8001a4a:	6562      	str	r2, [r4, #84]	; 0x54
 8001a4c:	e784      	b.n	8001958 <HAL_DMA_IRQHandler+0x34>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001a4e:	0311      	lsls	r1, r2, #12
 8001a50:	d5ea      	bpl.n	8001a28 <HAL_DMA_IRQHandler+0x104>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001a52:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001a54:	2a00      	cmp	r2, #0
 8001a56:	d1ea      	bne.n	8001a2e <HAL_DMA_IRQHandler+0x10a>
 8001a58:	e78e      	b.n	8001978 <HAL_DMA_IRQHandler+0x54>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001a5a:	680a      	ldr	r2, [r1, #0]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001a5c:	6c20      	ldr	r0, [r4, #64]	; 0x40
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001a5e:	f022 0216 	bic.w	r2, r2, #22
 8001a62:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001a64:	694a      	ldr	r2, [r1, #20]
 8001a66:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001a6a:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001a6c:	b338      	cbz	r0, 8001abe <HAL_DMA_IRQHandler+0x19a>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001a6e:	680a      	ldr	r2, [r1, #0]
 8001a70:	f022 0208 	bic.w	r2, r2, #8
 8001a74:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a76:	223f      	movs	r2, #63	; 0x3f
        if(hdma->XferAbortCallback != NULL)
 8001a78:	6d21      	ldr	r1, [r4, #80]	; 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a7a:	fa02 f303 	lsl.w	r3, r2, r3
        __HAL_UNLOCK(hdma);
 8001a7e:	2000      	movs	r0, #0
        hdma->State = HAL_DMA_STATE_READY;
 8001a80:	2201      	movs	r2, #1
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a82:	60bb      	str	r3, [r7, #8]
        __HAL_UNLOCK(hdma);
 8001a84:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8001a88:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8001a8c:	2900      	cmp	r1, #0
 8001a8e:	d0b3      	beq.n	80019f8 <HAL_DMA_IRQHandler+0xd4>
          hdma->XferAbortCallback(hdma);
 8001a90:	4620      	mov	r0, r4
}
 8001a92:	b003      	add	sp, #12
 8001a94:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hdma->XferAbortCallback(hdma);
 8001a98:	4708      	bx	r1
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001a9a:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8001a9e:	d180      	bne.n	80019a2 <HAL_DMA_IRQHandler+0x7e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001aa0:	680a      	ldr	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8001aa2:	2001      	movs	r0, #1
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001aa4:	f022 0210 	bic.w	r2, r2, #16
 8001aa8:	600a      	str	r2, [r1, #0]
          __HAL_UNLOCK(hdma);
 8001aaa:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8001aae:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
 8001ab2:	e776      	b.n	80019a2 <HAL_DMA_IRQHandler+0x7e>
          if(hdma->XferM1CpltCallback != NULL)
 8001ab4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	f47f af75 	bne.w	80019a6 <HAL_DMA_IRQHandler+0x82>
 8001abc:	e775      	b.n	80019aa <HAL_DMA_IRQHandler+0x86>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001abe:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001ac0:	2a00      	cmp	r2, #0
 8001ac2:	d1d4      	bne.n	8001a6e <HAL_DMA_IRQHandler+0x14a>
 8001ac4:	e7d7      	b.n	8001a76 <HAL_DMA_IRQHandler+0x152>
 8001ac6:	bf00      	nop
 8001ac8:	20000024 	.word	0x20000024
 8001acc:	1b4e81b5 	.word	0x1b4e81b5

08001ad0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ad4:	f8d1 8000 	ldr.w	r8, [r1]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ad8:	f8df e228 	ldr.w	lr, [pc, #552]	; 8001d04 <HAL_GPIO_Init+0x234>
{
 8001adc:	b083      	sub	sp, #12
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ade:	2400      	movs	r4, #0
 8001ae0:	e003      	b.n	8001aea <HAL_GPIO_Init+0x1a>
 8001ae2:	3401      	adds	r4, #1
 8001ae4:	2c10      	cmp	r4, #16
 8001ae6:	f000 809b 	beq.w	8001c20 <HAL_GPIO_Init+0x150>
    ioposition = 0x01U << position;
 8001aea:	2301      	movs	r3, #1
 8001aec:	40a3      	lsls	r3, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001aee:	ea08 0203 	and.w	r2, r8, r3
    if(iocurrent == ioposition)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d1f5      	bne.n	8001ae2 <HAL_GPIO_Init+0x12>
 8001af6:	e9d1 6501 	ldrd	r6, r5, [r1, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001afa:	f026 0910 	bic.w	r9, r6, #16
 8001afe:	ea4f 0c44 	mov.w	ip, r4, lsl #1
 8001b02:	2303      	movs	r3, #3
 8001b04:	f109 37ff 	add.w	r7, r9, #4294967295
 8001b08:	fa03 f30c 	lsl.w	r3, r3, ip
 8001b0c:	2f01      	cmp	r7, #1
 8001b0e:	ea6f 0303 	mvn.w	r3, r3
 8001b12:	fa05 f50c 	lsl.w	r5, r5, ip
 8001b16:	f240 8086 	bls.w	8001c26 <HAL_GPIO_Init+0x156>
      temp = GPIOx->PUPDR;
 8001b1a:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b1c:	401f      	ands	r7, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b1e:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8001b20:	60c5      	str	r5, [r0, #12]
      temp = GPIOx->MODER;
 8001b22:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b24:	f006 0503 	and.w	r5, r6, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b28:	401f      	ands	r7, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b2a:	fa05 f30c 	lsl.w	r3, r5, ip
 8001b2e:	433b      	orrs	r3, r7
      GPIOx->MODER = temp;
 8001b30:	6003      	str	r3, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b32:	00f3      	lsls	r3, r6, #3
 8001b34:	d5d5      	bpl.n	8001ae2 <HAL_GPIO_Init+0x12>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b36:	4d6c      	ldr	r5, [pc, #432]	; (8001ce8 <HAL_GPIO_Init+0x218>)
 8001b38:	2300      	movs	r3, #0
 8001b3a:	9301      	str	r3, [sp, #4]
 8001b3c:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8001b3e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b42:	646b      	str	r3, [r5, #68]	; 0x44
 8001b44:	6c6d      	ldr	r5, [r5, #68]	; 0x44
 8001b46:	f024 0303 	bic.w	r3, r4, #3
 8001b4a:	f405 4580 	and.w	r5, r5, #16384	; 0x4000
 8001b4e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001b52:	9501      	str	r5, [sp, #4]
 8001b54:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b58:	f004 0503 	and.w	r5, r4, #3
 8001b5c:	ea4f 0985 	mov.w	r9, r5, lsl #2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b60:	4d62      	ldr	r5, [pc, #392]	; (8001cec <HAL_GPIO_Init+0x21c>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b62:	9f01      	ldr	r7, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8001b64:	f8d3 c008 	ldr.w	ip, [r3, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b68:	270f      	movs	r7, #15
 8001b6a:	fa07 f709 	lsl.w	r7, r7, r9
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b6e:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b70:	ea2c 0707 	bic.w	r7, ip, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b74:	d02d      	beq.n	8001bd2 <HAL_GPIO_Init+0x102>
 8001b76:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b7a:	42a8      	cmp	r0, r5
 8001b7c:	f000 8084 	beq.w	8001c88 <HAL_GPIO_Init+0x1b8>
 8001b80:	4d5b      	ldr	r5, [pc, #364]	; (8001cf0 <HAL_GPIO_Init+0x220>)
 8001b82:	42a8      	cmp	r0, r5
 8001b84:	f000 8086 	beq.w	8001c94 <HAL_GPIO_Init+0x1c4>
 8001b88:	4d5a      	ldr	r5, [pc, #360]	; (8001cf4 <HAL_GPIO_Init+0x224>)
 8001b8a:	42a8      	cmp	r0, r5
 8001b8c:	f000 8088 	beq.w	8001ca0 <HAL_GPIO_Init+0x1d0>
 8001b90:	4d59      	ldr	r5, [pc, #356]	; (8001cf8 <HAL_GPIO_Init+0x228>)
 8001b92:	42a8      	cmp	r0, r5
 8001b94:	f000 808a 	beq.w	8001cac <HAL_GPIO_Init+0x1dc>
 8001b98:	4d58      	ldr	r5, [pc, #352]	; (8001cfc <HAL_GPIO_Init+0x22c>)
 8001b9a:	42a8      	cmp	r0, r5
 8001b9c:	f000 8092 	beq.w	8001cc4 <HAL_GPIO_Init+0x1f4>
 8001ba0:	4d57      	ldr	r5, [pc, #348]	; (8001d00 <HAL_GPIO_Init+0x230>)
 8001ba2:	42a8      	cmp	r0, r5
 8001ba4:	f000 8094 	beq.w	8001cd0 <HAL_GPIO_Init+0x200>
 8001ba8:	f8df c15c 	ldr.w	ip, [pc, #348]	; 8001d08 <HAL_GPIO_Init+0x238>
 8001bac:	4560      	cmp	r0, ip
 8001bae:	f000 8083 	beq.w	8001cb8 <HAL_GPIO_Init+0x1e8>
 8001bb2:	f8df c158 	ldr.w	ip, [pc, #344]	; 8001d0c <HAL_GPIO_Init+0x23c>
 8001bb6:	4560      	cmp	r0, ip
 8001bb8:	f000 8090 	beq.w	8001cdc <HAL_GPIO_Init+0x20c>
 8001bbc:	f8df c150 	ldr.w	ip, [pc, #336]	; 8001d10 <HAL_GPIO_Init+0x240>
 8001bc0:	4560      	cmp	r0, ip
 8001bc2:	bf0c      	ite	eq
 8001bc4:	f04f 0c09 	moveq.w	ip, #9
 8001bc8:	f04f 0c0a 	movne.w	ip, #10
 8001bcc:	fa0c f509 	lsl.w	r5, ip, r9
 8001bd0:	432f      	orrs	r7, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001bd2:	609f      	str	r7, [r3, #8]
        temp = EXTI->IMR;
 8001bd4:	f8de 3000 	ldr.w	r3, [lr]
        temp &= ~((uint32_t)iocurrent);
 8001bd8:	43d5      	mvns	r5, r2
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001bda:	03f7      	lsls	r7, r6, #15
        temp &= ~((uint32_t)iocurrent);
 8001bdc:	bf54      	ite	pl
 8001bde:	402b      	andpl	r3, r5
        {
          temp |= iocurrent;
 8001be0:	4313      	orrmi	r3, r2
        }
        EXTI->IMR = temp;
 8001be2:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 8001be6:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001bea:	03b7      	lsls	r7, r6, #14
        temp &= ~((uint32_t)iocurrent);
 8001bec:	bf54      	ite	pl
 8001bee:	402b      	andpl	r3, r5
        {
          temp |= iocurrent;
 8001bf0:	4313      	orrmi	r3, r2
        }
        EXTI->EMR = temp;
 8001bf2:	f8ce 3004 	str.w	r3, [lr, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001bf6:	f8de 3008 	ldr.w	r3, [lr, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001bfa:	02f7      	lsls	r7, r6, #11
        temp &= ~((uint32_t)iocurrent);
 8001bfc:	bf54      	ite	pl
 8001bfe:	402b      	andpl	r3, r5
        {
          temp |= iocurrent;
 8001c00:	4313      	orrmi	r3, r2
        }
        EXTI->RTSR = temp;
 8001c02:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 8001c06:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c0a:	02b6      	lsls	r6, r6, #10
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c0c:	f104 0401 	add.w	r4, r4, #1
        temp &= ~((uint32_t)iocurrent);
 8001c10:	bf54      	ite	pl
 8001c12:	402b      	andpl	r3, r5
        {
          temp |= iocurrent;
 8001c14:	4313      	orrmi	r3, r2
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c16:	2c10      	cmp	r4, #16
        }
        EXTI->FTSR = temp;
 8001c18:	f8ce 300c 	str.w	r3, [lr, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c1c:	f47f af65 	bne.w	8001aea <HAL_GPIO_Init+0x1a>
      }
    }
  }
}
 8001c20:	b003      	add	sp, #12
 8001c22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR; 
 8001c26:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001c28:	ea07 0a03 	and.w	sl, r7, r3
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c2c:	68cf      	ldr	r7, [r1, #12]
 8001c2e:	fa07 f70c 	lsl.w	r7, r7, ip
 8001c32:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8001c36:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001c38:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001c3c:	f3c6 1700 	ubfx	r7, r6, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c40:	ea2a 0a02 	bic.w	sl, sl, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001c44:	40a7      	lsls	r7, r4
 8001c46:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OTYPER = temp;
 8001c4a:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8001c4c:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c4e:	401f      	ands	r7, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c50:	433d      	orrs	r5, r7
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c52:	f1b9 0f02 	cmp.w	r9, #2
      GPIOx->PUPDR = temp;
 8001c56:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c58:	f47f af63 	bne.w	8001b22 <HAL_GPIO_Init+0x52>
        temp = GPIOx->AFR[position >> 3U];
 8001c5c:	ea4f 09d4 	mov.w	r9, r4, lsr #3
 8001c60:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c64:	f004 0707 	and.w	r7, r4, #7
        temp = GPIOx->AFR[position >> 3U];
 8001c68:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c6c:	00bf      	lsls	r7, r7, #2
 8001c6e:	f04f 0b0f 	mov.w	fp, #15
 8001c72:	fa0b fb07 	lsl.w	fp, fp, r7
 8001c76:	ea25 0a0b 	bic.w	sl, r5, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c7a:	690d      	ldr	r5, [r1, #16]
 8001c7c:	40bd      	lsls	r5, r7
 8001c7e:	ea45 050a 	orr.w	r5, r5, sl
        GPIOx->AFR[position >> 3U] = temp;
 8001c82:	f8c9 5020 	str.w	r5, [r9, #32]
 8001c86:	e74c      	b.n	8001b22 <HAL_GPIO_Init+0x52>
 8001c88:	f04f 0c01 	mov.w	ip, #1
 8001c8c:	fa0c f509 	lsl.w	r5, ip, r9
 8001c90:	432f      	orrs	r7, r5
 8001c92:	e79e      	b.n	8001bd2 <HAL_GPIO_Init+0x102>
 8001c94:	f04f 0c02 	mov.w	ip, #2
 8001c98:	fa0c f509 	lsl.w	r5, ip, r9
 8001c9c:	432f      	orrs	r7, r5
 8001c9e:	e798      	b.n	8001bd2 <HAL_GPIO_Init+0x102>
 8001ca0:	f04f 0c03 	mov.w	ip, #3
 8001ca4:	fa0c f509 	lsl.w	r5, ip, r9
 8001ca8:	432f      	orrs	r7, r5
 8001caa:	e792      	b.n	8001bd2 <HAL_GPIO_Init+0x102>
 8001cac:	f04f 0c04 	mov.w	ip, #4
 8001cb0:	fa0c f509 	lsl.w	r5, ip, r9
 8001cb4:	432f      	orrs	r7, r5
 8001cb6:	e78c      	b.n	8001bd2 <HAL_GPIO_Init+0x102>
 8001cb8:	f04f 0c07 	mov.w	ip, #7
 8001cbc:	fa0c f509 	lsl.w	r5, ip, r9
 8001cc0:	432f      	orrs	r7, r5
 8001cc2:	e786      	b.n	8001bd2 <HAL_GPIO_Init+0x102>
 8001cc4:	f04f 0c05 	mov.w	ip, #5
 8001cc8:	fa0c f509 	lsl.w	r5, ip, r9
 8001ccc:	432f      	orrs	r7, r5
 8001cce:	e780      	b.n	8001bd2 <HAL_GPIO_Init+0x102>
 8001cd0:	f04f 0c06 	mov.w	ip, #6
 8001cd4:	fa0c f509 	lsl.w	r5, ip, r9
 8001cd8:	432f      	orrs	r7, r5
 8001cda:	e77a      	b.n	8001bd2 <HAL_GPIO_Init+0x102>
 8001cdc:	f04f 0c08 	mov.w	ip, #8
 8001ce0:	fa0c f509 	lsl.w	r5, ip, r9
 8001ce4:	432f      	orrs	r7, r5
 8001ce6:	e774      	b.n	8001bd2 <HAL_GPIO_Init+0x102>
 8001ce8:	40023800 	.word	0x40023800
 8001cec:	40020000 	.word	0x40020000
 8001cf0:	40020800 	.word	0x40020800
 8001cf4:	40020c00 	.word	0x40020c00
 8001cf8:	40021000 	.word	0x40021000
 8001cfc:	40021400 	.word	0x40021400
 8001d00:	40021800 	.word	0x40021800
 8001d04:	40013c00 	.word	0x40013c00
 8001d08:	40021c00 	.word	0x40021c00
 8001d0c:	40022000 	.word	0x40022000
 8001d10:	40022400 	.word	0x40022400

08001d14 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d14:	6903      	ldr	r3, [r0, #16]
 8001d16:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8001d18:	bf14      	ite	ne
 8001d1a:	2001      	movne	r0, #1
 8001d1c:	2000      	moveq	r0, #0
 8001d1e:	4770      	bx	lr

08001d20 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d20:	b902      	cbnz	r2, 8001d24 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d22:	0409      	lsls	r1, r1, #16
 8001d24:	6181      	str	r1, [r0, #24]
  }
}
 8001d26:	4770      	bx	lr

08001d28 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8001d28:	6943      	ldr	r3, [r0, #20]
 8001d2a:	ea31 0303 	bics.w	r3, r1, r3
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001d2e:	bf08      	it	eq
 8001d30:	0409      	lsleq	r1, r1, #16
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d32:	6181      	str	r1, [r0, #24]
  }
}
 8001d34:	4770      	bx	lr
 8001d36:	bf00      	nop

08001d38 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d38:	2800      	cmp	r0, #0
 8001d3a:	f000 8132 	beq.w	8001fa2 <HAL_RCC_OscConfig+0x26a>
{
 8001d3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d42:	6803      	ldr	r3, [r0, #0]
 8001d44:	07dd      	lsls	r5, r3, #31
{
 8001d46:	b082      	sub	sp, #8
 8001d48:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d4a:	d52f      	bpl.n	8001dac <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001d4c:	49ac      	ldr	r1, [pc, #688]	; (8002000 <HAL_RCC_OscConfig+0x2c8>)
 8001d4e:	688a      	ldr	r2, [r1, #8]
 8001d50:	f002 020c 	and.w	r2, r2, #12
 8001d54:	2a04      	cmp	r2, #4
 8001d56:	f000 80ea 	beq.w	8001f2e <HAL_RCC_OscConfig+0x1f6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d5a:	688a      	ldr	r2, [r1, #8]
 8001d5c:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001d60:	2a08      	cmp	r2, #8
 8001d62:	f000 80e0 	beq.w	8001f26 <HAL_RCC_OscConfig+0x1ee>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d66:	6863      	ldr	r3, [r4, #4]
 8001d68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d6c:	f000 80e9 	beq.w	8001f42 <HAL_RCC_OscConfig+0x20a>
 8001d70:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d74:	f000 8178 	beq.w	8002068 <HAL_RCC_OscConfig+0x330>
 8001d78:	4da1      	ldr	r5, [pc, #644]	; (8002000 <HAL_RCC_OscConfig+0x2c8>)
 8001d7a:	682a      	ldr	r2, [r5, #0]
 8001d7c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001d80:	602a      	str	r2, [r5, #0]
 8001d82:	682a      	ldr	r2, [r5, #0]
 8001d84:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001d88:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	f040 80de 	bne.w	8001f4c <HAL_RCC_OscConfig+0x214>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d90:	f7ff f934 	bl	8000ffc <HAL_GetTick>
 8001d94:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d96:	e005      	b.n	8001da4 <HAL_RCC_OscConfig+0x6c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d98:	f7ff f930 	bl	8000ffc <HAL_GetTick>
 8001d9c:	1b80      	subs	r0, r0, r6
 8001d9e:	2864      	cmp	r0, #100	; 0x64
 8001da0:	f200 80f2 	bhi.w	8001f88 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001da4:	682b      	ldr	r3, [r5, #0]
 8001da6:	039b      	lsls	r3, r3, #14
 8001da8:	d4f6      	bmi.n	8001d98 <HAL_RCC_OscConfig+0x60>
 8001daa:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dac:	079f      	lsls	r7, r3, #30
 8001dae:	d475      	bmi.n	8001e9c <HAL_RCC_OscConfig+0x164>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001db0:	071a      	lsls	r2, r3, #28
 8001db2:	d515      	bpl.n	8001de0 <HAL_RCC_OscConfig+0xa8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001db4:	6963      	ldr	r3, [r4, #20]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	f000 80a5 	beq.w	8001f06 <HAL_RCC_OscConfig+0x1ce>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001dbc:	4b91      	ldr	r3, [pc, #580]	; (8002004 <HAL_RCC_OscConfig+0x2cc>)

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001dbe:	4d90      	ldr	r5, [pc, #576]	; (8002000 <HAL_RCC_OscConfig+0x2c8>)
      __HAL_RCC_LSI_ENABLE();
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001dc4:	f7ff f91a 	bl	8000ffc <HAL_GetTick>
 8001dc8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001dca:	e005      	b.n	8001dd8 <HAL_RCC_OscConfig+0xa0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001dcc:	f7ff f916 	bl	8000ffc <HAL_GetTick>
 8001dd0:	1b80      	subs	r0, r0, r6
 8001dd2:	2802      	cmp	r0, #2
 8001dd4:	f200 80d8 	bhi.w	8001f88 <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001dd8:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001dda:	079b      	lsls	r3, r3, #30
 8001ddc:	d5f6      	bpl.n	8001dcc <HAL_RCC_OscConfig+0x94>
 8001dde:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001de0:	0758      	lsls	r0, r3, #29
 8001de2:	d53b      	bpl.n	8001e5c <HAL_RCC_OscConfig+0x124>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001de4:	4a86      	ldr	r2, [pc, #536]	; (8002000 <HAL_RCC_OscConfig+0x2c8>)
 8001de6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001de8:	f013 5380 	ands.w	r3, r3, #268435456	; 0x10000000
 8001dec:	f040 80db 	bne.w	8001fa6 <HAL_RCC_OscConfig+0x26e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001df0:	9301      	str	r3, [sp, #4]
 8001df2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001df4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001df8:	6413      	str	r3, [r2, #64]	; 0x40
 8001dfa:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001dfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e00:	9301      	str	r3, [sp, #4]
 8001e02:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001e04:	2601      	movs	r6, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e06:	4d80      	ldr	r5, [pc, #512]	; (8002008 <HAL_RCC_OscConfig+0x2d0>)
 8001e08:	682a      	ldr	r2, [r5, #0]
 8001e0a:	05d1      	lsls	r1, r2, #23
 8001e0c:	f140 80ac 	bpl.w	8001f68 <HAL_RCC_OscConfig+0x230>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e10:	68a3      	ldr	r3, [r4, #8]
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	f000 80c9 	beq.w	8001faa <HAL_RCC_OscConfig+0x272>
 8001e18:	2b05      	cmp	r3, #5
 8001e1a:	f000 812f 	beq.w	800207c <HAL_RCC_OscConfig+0x344>
 8001e1e:	4d78      	ldr	r5, [pc, #480]	; (8002000 <HAL_RCC_OscConfig+0x2c8>)
 8001e20:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001e22:	f022 0201 	bic.w	r2, r2, #1
 8001e26:	672a      	str	r2, [r5, #112]	; 0x70
 8001e28:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001e2a:	f022 0204 	bic.w	r2, r2, #4
 8001e2e:	672a      	str	r2, [r5, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	f040 80bf 	bne.w	8001fb4 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e36:	f7ff f8e1 	bl	8000ffc <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e3a:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001e3e:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e40:	e006      	b.n	8001e50 <HAL_RCC_OscConfig+0x118>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e42:	f7ff f8db 	bl	8000ffc <HAL_GetTick>
 8001e46:	eba0 0008 	sub.w	r0, r0, r8
 8001e4a:	42b8      	cmp	r0, r7
 8001e4c:	f200 809c 	bhi.w	8001f88 <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e50:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001e52:	0798      	lsls	r0, r3, #30
 8001e54:	d4f5      	bmi.n	8001e42 <HAL_RCC_OscConfig+0x10a>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001e56:	2e00      	cmp	r6, #0
 8001e58:	f040 80dc 	bne.w	8002014 <HAL_RCC_OscConfig+0x2dc>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e5c:	69a0      	ldr	r0, [r4, #24]
 8001e5e:	b1c8      	cbz	r0, 8001e94 <HAL_RCC_OscConfig+0x15c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001e60:	4d67      	ldr	r5, [pc, #412]	; (8002000 <HAL_RCC_OscConfig+0x2c8>)
 8001e62:	68aa      	ldr	r2, [r5, #8]
 8001e64:	f002 020c 	and.w	r2, r2, #12
 8001e68:	2a08      	cmp	r2, #8
 8001e6a:	f000 80d9 	beq.w	8002020 <HAL_RCC_OscConfig+0x2e8>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e6e:	4a67      	ldr	r2, [pc, #412]	; (800200c <HAL_RCC_OscConfig+0x2d4>)
 8001e70:	2100      	movs	r1, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e72:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8001e74:	6011      	str	r1, [r2, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e76:	f000 810b 	beq.w	8002090 <HAL_RCC_OscConfig+0x358>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e7a:	f7ff f8bf 	bl	8000ffc <HAL_GetTick>

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e7e:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 8001e80:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e82:	e004      	b.n	8001e8e <HAL_RCC_OscConfig+0x156>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e84:	f7ff f8ba 	bl	8000ffc <HAL_GetTick>
 8001e88:	1b40      	subs	r0, r0, r5
 8001e8a:	2802      	cmp	r0, #2
 8001e8c:	d87c      	bhi.n	8001f88 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e8e:	6823      	ldr	r3, [r4, #0]
 8001e90:	019b      	lsls	r3, r3, #6
 8001e92:	d4f7      	bmi.n	8001e84 <HAL_RCC_OscConfig+0x14c>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8001e94:	2000      	movs	r0, #0
}
 8001e96:	b002      	add	sp, #8
 8001e98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001e9c:	4a58      	ldr	r2, [pc, #352]	; (8002000 <HAL_RCC_OscConfig+0x2c8>)
 8001e9e:	6891      	ldr	r1, [r2, #8]
 8001ea0:	f011 0f0c 	tst.w	r1, #12
 8001ea4:	d024      	beq.n	8001ef0 <HAL_RCC_OscConfig+0x1b8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ea6:	6891      	ldr	r1, [r2, #8]
 8001ea8:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001eac:	2908      	cmp	r1, #8
 8001eae:	d01c      	beq.n	8001eea <HAL_RCC_OscConfig+0x1b2>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001eb0:	68e3      	ldr	r3, [r4, #12]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	f000 8092 	beq.w	8001fdc <HAL_RCC_OscConfig+0x2a4>
        __HAL_RCC_HSI_ENABLE();
 8001eb8:	4b55      	ldr	r3, [pc, #340]	; (8002010 <HAL_RCC_OscConfig+0x2d8>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eba:	4d51      	ldr	r5, [pc, #324]	; (8002000 <HAL_RCC_OscConfig+0x2c8>)
        __HAL_RCC_HSI_ENABLE();
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001ec0:	f7ff f89c 	bl	8000ffc <HAL_GetTick>
 8001ec4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ec6:	e004      	b.n	8001ed2 <HAL_RCC_OscConfig+0x19a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ec8:	f7ff f898 	bl	8000ffc <HAL_GetTick>
 8001ecc:	1b80      	subs	r0, r0, r6
 8001ece:	2802      	cmp	r0, #2
 8001ed0:	d85a      	bhi.n	8001f88 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ed2:	682b      	ldr	r3, [r5, #0]
 8001ed4:	0798      	lsls	r0, r3, #30
 8001ed6:	d5f7      	bpl.n	8001ec8 <HAL_RCC_OscConfig+0x190>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ed8:	682b      	ldr	r3, [r5, #0]
 8001eda:	6922      	ldr	r2, [r4, #16]
 8001edc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001ee0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001ee4:	602b      	str	r3, [r5, #0]
 8001ee6:	6823      	ldr	r3, [r4, #0]
 8001ee8:	e762      	b.n	8001db0 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001eea:	6852      	ldr	r2, [r2, #4]
 8001eec:	0256      	lsls	r6, r2, #9
 8001eee:	d4df      	bmi.n	8001eb0 <HAL_RCC_OscConfig+0x178>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ef0:	4a43      	ldr	r2, [pc, #268]	; (8002000 <HAL_RCC_OscConfig+0x2c8>)
 8001ef2:	6812      	ldr	r2, [r2, #0]
 8001ef4:	0795      	lsls	r5, r2, #30
 8001ef6:	d54b      	bpl.n	8001f90 <HAL_RCC_OscConfig+0x258>
 8001ef8:	68e2      	ldr	r2, [r4, #12]
 8001efa:	2a01      	cmp	r2, #1
 8001efc:	d048      	beq.n	8001f90 <HAL_RCC_OscConfig+0x258>
        return HAL_ERROR;
 8001efe:	2001      	movs	r0, #1
}
 8001f00:	b002      	add	sp, #8
 8001f02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8001f06:	4a3f      	ldr	r2, [pc, #252]	; (8002004 <HAL_RCC_OscConfig+0x2cc>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f08:	4d3d      	ldr	r5, [pc, #244]	; (8002000 <HAL_RCC_OscConfig+0x2c8>)
      __HAL_RCC_LSI_DISABLE();
 8001f0a:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001f0c:	f7ff f876 	bl	8000ffc <HAL_GetTick>
 8001f10:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f12:	e004      	b.n	8001f1e <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f14:	f7ff f872 	bl	8000ffc <HAL_GetTick>
 8001f18:	1b80      	subs	r0, r0, r6
 8001f1a:	2802      	cmp	r0, #2
 8001f1c:	d834      	bhi.n	8001f88 <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f1e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001f20:	079f      	lsls	r7, r3, #30
 8001f22:	d4f7      	bmi.n	8001f14 <HAL_RCC_OscConfig+0x1dc>
 8001f24:	e75b      	b.n	8001dde <HAL_RCC_OscConfig+0xa6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f26:	684a      	ldr	r2, [r1, #4]
 8001f28:	0250      	lsls	r0, r2, #9
 8001f2a:	f57f af1c 	bpl.w	8001d66 <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f2e:	4a34      	ldr	r2, [pc, #208]	; (8002000 <HAL_RCC_OscConfig+0x2c8>)
 8001f30:	6812      	ldr	r2, [r2, #0]
 8001f32:	0391      	lsls	r1, r2, #14
 8001f34:	f57f af3a 	bpl.w	8001dac <HAL_RCC_OscConfig+0x74>
 8001f38:	6862      	ldr	r2, [r4, #4]
 8001f3a:	2a00      	cmp	r2, #0
 8001f3c:	f47f af36 	bne.w	8001dac <HAL_RCC_OscConfig+0x74>
 8001f40:	e7dd      	b.n	8001efe <HAL_RCC_OscConfig+0x1c6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f42:	4a2f      	ldr	r2, [pc, #188]	; (8002000 <HAL_RCC_OscConfig+0x2c8>)
 8001f44:	6813      	ldr	r3, [r2, #0]
 8001f46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f4a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001f4c:	f7ff f856 	bl	8000ffc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f50:	4d2b      	ldr	r5, [pc, #172]	; (8002000 <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 8001f52:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f54:	e004      	b.n	8001f60 <HAL_RCC_OscConfig+0x228>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f56:	f7ff f851 	bl	8000ffc <HAL_GetTick>
 8001f5a:	1b80      	subs	r0, r0, r6
 8001f5c:	2864      	cmp	r0, #100	; 0x64
 8001f5e:	d813      	bhi.n	8001f88 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f60:	682b      	ldr	r3, [r5, #0]
 8001f62:	039a      	lsls	r2, r3, #14
 8001f64:	d5f7      	bpl.n	8001f56 <HAL_RCC_OscConfig+0x21e>
 8001f66:	e720      	b.n	8001daa <HAL_RCC_OscConfig+0x72>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f68:	682a      	ldr	r2, [r5, #0]
 8001f6a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001f6e:	602a      	str	r2, [r5, #0]
      tickstart = HAL_GetTick();
 8001f70:	f7ff f844 	bl	8000ffc <HAL_GetTick>
 8001f74:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f76:	682b      	ldr	r3, [r5, #0]
 8001f78:	05da      	lsls	r2, r3, #23
 8001f7a:	f53f af49 	bmi.w	8001e10 <HAL_RCC_OscConfig+0xd8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f7e:	f7ff f83d 	bl	8000ffc <HAL_GetTick>
 8001f82:	1bc0      	subs	r0, r0, r7
 8001f84:	2802      	cmp	r0, #2
 8001f86:	d9f6      	bls.n	8001f76 <HAL_RCC_OscConfig+0x23e>
            return HAL_TIMEOUT;
 8001f88:	2003      	movs	r0, #3
}
 8001f8a:	b002      	add	sp, #8
 8001f8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f90:	491b      	ldr	r1, [pc, #108]	; (8002000 <HAL_RCC_OscConfig+0x2c8>)
 8001f92:	6920      	ldr	r0, [r4, #16]
 8001f94:	680a      	ldr	r2, [r1, #0]
 8001f96:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001f9a:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8001f9e:	600a      	str	r2, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fa0:	e706      	b.n	8001db0 <HAL_RCC_OscConfig+0x78>
    return HAL_ERROR;
 8001fa2:	2001      	movs	r0, #1
}
 8001fa4:	4770      	bx	lr
    FlagStatus       pwrclkchanged = RESET;
 8001fa6:	2600      	movs	r6, #0
 8001fa8:	e72d      	b.n	8001e06 <HAL_RCC_OscConfig+0xce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001faa:	4a15      	ldr	r2, [pc, #84]	; (8002000 <HAL_RCC_OscConfig+0x2c8>)
 8001fac:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8001fae:	f043 0301 	orr.w	r3, r3, #1
 8001fb2:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 8001fb4:	f7ff f822 	bl	8000ffc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fb8:	4d11      	ldr	r5, [pc, #68]	; (8002000 <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 8001fba:	4680      	mov	r8, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fbc:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fc0:	e005      	b.n	8001fce <HAL_RCC_OscConfig+0x296>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fc2:	f7ff f81b 	bl	8000ffc <HAL_GetTick>
 8001fc6:	eba0 0008 	sub.w	r0, r0, r8
 8001fca:	42b8      	cmp	r0, r7
 8001fcc:	d8dc      	bhi.n	8001f88 <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fce:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001fd0:	079b      	lsls	r3, r3, #30
 8001fd2:	d5f6      	bpl.n	8001fc2 <HAL_RCC_OscConfig+0x28a>
    if(pwrclkchanged == SET)
 8001fd4:	2e00      	cmp	r6, #0
 8001fd6:	f43f af41 	beq.w	8001e5c <HAL_RCC_OscConfig+0x124>
 8001fda:	e01b      	b.n	8002014 <HAL_RCC_OscConfig+0x2dc>
        __HAL_RCC_HSI_DISABLE();
 8001fdc:	4a0c      	ldr	r2, [pc, #48]	; (8002010 <HAL_RCC_OscConfig+0x2d8>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fde:	4d08      	ldr	r5, [pc, #32]	; (8002000 <HAL_RCC_OscConfig+0x2c8>)
        __HAL_RCC_HSI_DISABLE();
 8001fe0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001fe2:	f7ff f80b 	bl	8000ffc <HAL_GetTick>
 8001fe6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fe8:	e004      	b.n	8001ff4 <HAL_RCC_OscConfig+0x2bc>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001fea:	f7ff f807 	bl	8000ffc <HAL_GetTick>
 8001fee:	1b80      	subs	r0, r0, r6
 8001ff0:	2802      	cmp	r0, #2
 8001ff2:	d8c9      	bhi.n	8001f88 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ff4:	682b      	ldr	r3, [r5, #0]
 8001ff6:	0799      	lsls	r1, r3, #30
 8001ff8:	d4f7      	bmi.n	8001fea <HAL_RCC_OscConfig+0x2b2>
 8001ffa:	6823      	ldr	r3, [r4, #0]
 8001ffc:	e6d8      	b.n	8001db0 <HAL_RCC_OscConfig+0x78>
 8001ffe:	bf00      	nop
 8002000:	40023800 	.word	0x40023800
 8002004:	42470e80 	.word	0x42470e80
 8002008:	40007000 	.word	0x40007000
 800200c:	42470060 	.word	0x42470060
 8002010:	42470000 	.word	0x42470000
      __HAL_RCC_PWR_CLK_DISABLE();
 8002014:	4a35      	ldr	r2, [pc, #212]	; (80020ec <HAL_RCC_OscConfig+0x3b4>)
 8002016:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002018:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800201c:	6413      	str	r3, [r2, #64]	; 0x40
 800201e:	e71d      	b.n	8001e5c <HAL_RCC_OscConfig+0x124>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002020:	2801      	cmp	r0, #1
 8002022:	f43f af6d 	beq.w	8001f00 <HAL_RCC_OscConfig+0x1c8>
        pll_config = RCC->CFGR;
 8002026:	68ab      	ldr	r3, [r5, #8]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002028:	69e2      	ldr	r2, [r4, #28]
 800202a:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
 800202e:	4291      	cmp	r1, r2
 8002030:	f47f af65 	bne.w	8001efe <HAL_RCC_OscConfig+0x1c6>
 8002034:	6a22      	ldr	r2, [r4, #32]
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002036:	f003 013f 	and.w	r1, r3, #63	; 0x3f
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800203a:	4291      	cmp	r1, r2
 800203c:	f47f af5f 	bne.w	8001efe <HAL_RCC_OscConfig+0x1c6>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002040:	f647 72c0 	movw	r2, #32704	; 0x7fc0
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002044:	6a61      	ldr	r1, [r4, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002046:	401a      	ands	r2, r3
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002048:	428a      	cmp	r2, r1
 800204a:	f47f af58 	bne.w	8001efe <HAL_RCC_OscConfig+0x1c6>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800204e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002050:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002054:	4291      	cmp	r1, r2
 8002056:	f47f af52 	bne.w	8001efe <HAL_RCC_OscConfig+0x1c6>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800205a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800205c:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
    return HAL_ERROR;
 8002060:	1a18      	subs	r0, r3, r0
 8002062:	bf18      	it	ne
 8002064:	2001      	movne	r0, #1
 8002066:	e74b      	b.n	8001f00 <HAL_RCC_OscConfig+0x1c8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002068:	4b20      	ldr	r3, [pc, #128]	; (80020ec <HAL_RCC_OscConfig+0x3b4>)
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002070:	601a      	str	r2, [r3, #0]
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002078:	601a      	str	r2, [r3, #0]
 800207a:	e767      	b.n	8001f4c <HAL_RCC_OscConfig+0x214>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800207c:	4b1b      	ldr	r3, [pc, #108]	; (80020ec <HAL_RCC_OscConfig+0x3b4>)
 800207e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002080:	f042 0204 	orr.w	r2, r2, #4
 8002084:	671a      	str	r2, [r3, #112]	; 0x70
 8002086:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002088:	f042 0201 	orr.w	r2, r2, #1
 800208c:	671a      	str	r2, [r3, #112]	; 0x70
 800208e:	e791      	b.n	8001fb4 <HAL_RCC_OscConfig+0x27c>
        tickstart = HAL_GetTick();
 8002090:	f7fe ffb4 	bl	8000ffc <HAL_GetTick>
 8002094:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002096:	e005      	b.n	80020a4 <HAL_RCC_OscConfig+0x36c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002098:	f7fe ffb0 	bl	8000ffc <HAL_GetTick>
 800209c:	1b80      	subs	r0, r0, r6
 800209e:	2802      	cmp	r0, #2
 80020a0:	f63f af72 	bhi.w	8001f88 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020a4:	682b      	ldr	r3, [r5, #0]
 80020a6:	0199      	lsls	r1, r3, #6
 80020a8:	d4f6      	bmi.n	8002098 <HAL_RCC_OscConfig+0x360>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80020aa:	e9d4 3607 	ldrd	r3, r6, [r4, #28]
 80020ae:	e9d4 0209 	ldrd	r0, r2, [r4, #36]	; 0x24
 80020b2:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020b4:	4c0d      	ldr	r4, [pc, #52]	; (80020ec <HAL_RCC_OscConfig+0x3b4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80020b6:	4333      	orrs	r3, r6
 80020b8:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 80020bc:	0852      	lsrs	r2, r2, #1
 80020be:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80020c2:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 80020c4:	490a      	ldr	r1, [pc, #40]	; (80020f0 <HAL_RCC_OscConfig+0x3b8>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80020c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 80020ca:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80020cc:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80020ce:	600a      	str	r2, [r1, #0]
        tickstart = HAL_GetTick();
 80020d0:	f7fe ff94 	bl	8000ffc <HAL_GetTick>
 80020d4:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020d6:	e005      	b.n	80020e4 <HAL_RCC_OscConfig+0x3ac>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020d8:	f7fe ff90 	bl	8000ffc <HAL_GetTick>
 80020dc:	1b40      	subs	r0, r0, r5
 80020de:	2802      	cmp	r0, #2
 80020e0:	f63f af52 	bhi.w	8001f88 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020e4:	6823      	ldr	r3, [r4, #0]
 80020e6:	019a      	lsls	r2, r3, #6
 80020e8:	d5f6      	bpl.n	80020d8 <HAL_RCC_OscConfig+0x3a0>
 80020ea:	e6d3      	b.n	8001e94 <HAL_RCC_OscConfig+0x15c>
 80020ec:	40023800 	.word	0x40023800
 80020f0:	42470060 	.word	0x42470060

080020f4 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80020f4:	4917      	ldr	r1, [pc, #92]	; (8002154 <HAL_RCC_GetSysClockFreq+0x60>)
{
 80020f6:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80020f8:	688b      	ldr	r3, [r1, #8]
 80020fa:	f003 030c 	and.w	r3, r3, #12
 80020fe:	2b04      	cmp	r3, #4
 8002100:	d01b      	beq.n	800213a <HAL_RCC_GetSysClockFreq+0x46>
 8002102:	2b08      	cmp	r3, #8
 8002104:	d117      	bne.n	8002136 <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002106:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002108:	684b      	ldr	r3, [r1, #4]
 800210a:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800210e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002112:	d114      	bne.n	800213e <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002114:	6849      	ldr	r1, [r1, #4]
 8002116:	4810      	ldr	r0, [pc, #64]	; (8002158 <HAL_RCC_GetSysClockFreq+0x64>)
 8002118:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800211c:	fba1 0100 	umull	r0, r1, r1, r0
 8002120:	f7fe fda2 	bl	8000c68 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002124:	4b0b      	ldr	r3, [pc, #44]	; (8002154 <HAL_RCC_GetSysClockFreq+0x60>)
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800212c:	3301      	adds	r3, #1
 800212e:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8002130:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002134:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 8002136:	4808      	ldr	r0, [pc, #32]	; (8002158 <HAL_RCC_GetSysClockFreq+0x64>)
}
 8002138:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 800213a:	4808      	ldr	r0, [pc, #32]	; (800215c <HAL_RCC_GetSysClockFreq+0x68>)
}
 800213c:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800213e:	684b      	ldr	r3, [r1, #4]
 8002140:	4806      	ldr	r0, [pc, #24]	; (800215c <HAL_RCC_GetSysClockFreq+0x68>)
 8002142:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8002146:	fba3 0100 	umull	r0, r1, r3, r0
 800214a:	2300      	movs	r3, #0
 800214c:	f7fe fd8c 	bl	8000c68 <__aeabi_uldivmod>
 8002150:	e7e8      	b.n	8002124 <HAL_RCC_GetSysClockFreq+0x30>
 8002152:	bf00      	nop
 8002154:	40023800 	.word	0x40023800
 8002158:	00f42400 	.word	0x00f42400
 800215c:	00b71b00 	.word	0x00b71b00

08002160 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8002160:	b160      	cbz	r0, 800217c <HAL_RCC_ClockConfig+0x1c>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002162:	4a49      	ldr	r2, [pc, #292]	; (8002288 <HAL_RCC_ClockConfig+0x128>)
 8002164:	6813      	ldr	r3, [r2, #0]
 8002166:	f003 030f 	and.w	r3, r3, #15
 800216a:	428b      	cmp	r3, r1
 800216c:	d208      	bcs.n	8002180 <HAL_RCC_ClockConfig+0x20>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800216e:	b2cb      	uxtb	r3, r1
 8002170:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002172:	6813      	ldr	r3, [r2, #0]
 8002174:	f003 030f 	and.w	r3, r3, #15
 8002178:	428b      	cmp	r3, r1
 800217a:	d001      	beq.n	8002180 <HAL_RCC_ClockConfig+0x20>
    return HAL_ERROR;
 800217c:	2001      	movs	r0, #1
}
 800217e:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002180:	6803      	ldr	r3, [r0, #0]
{
 8002182:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002186:	079d      	lsls	r5, r3, #30
 8002188:	d514      	bpl.n	80021b4 <HAL_RCC_ClockConfig+0x54>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800218a:	075c      	lsls	r4, r3, #29
 800218c:	d504      	bpl.n	8002198 <HAL_RCC_ClockConfig+0x38>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800218e:	4c3f      	ldr	r4, [pc, #252]	; (800228c <HAL_RCC_ClockConfig+0x12c>)
 8002190:	68a2      	ldr	r2, [r4, #8]
 8002192:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8002196:	60a2      	str	r2, [r4, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002198:	071a      	lsls	r2, r3, #28
 800219a:	d504      	bpl.n	80021a6 <HAL_RCC_ClockConfig+0x46>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800219c:	4c3b      	ldr	r4, [pc, #236]	; (800228c <HAL_RCC_ClockConfig+0x12c>)
 800219e:	68a2      	ldr	r2, [r4, #8]
 80021a0:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 80021a4:	60a2      	str	r2, [r4, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021a6:	4c39      	ldr	r4, [pc, #228]	; (800228c <HAL_RCC_ClockConfig+0x12c>)
 80021a8:	6885      	ldr	r5, [r0, #8]
 80021aa:	68a2      	ldr	r2, [r4, #8]
 80021ac:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80021b0:	432a      	orrs	r2, r5
 80021b2:	60a2      	str	r2, [r4, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021b4:	07df      	lsls	r7, r3, #31
 80021b6:	4604      	mov	r4, r0
 80021b8:	460d      	mov	r5, r1
 80021ba:	d522      	bpl.n	8002202 <HAL_RCC_ClockConfig+0xa2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021bc:	6842      	ldr	r2, [r0, #4]
 80021be:	2a01      	cmp	r2, #1
 80021c0:	d057      	beq.n	8002272 <HAL_RCC_ClockConfig+0x112>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80021c2:	1e93      	subs	r3, r2, #2
 80021c4:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021c6:	4b31      	ldr	r3, [pc, #196]	; (800228c <HAL_RCC_ClockConfig+0x12c>)
 80021c8:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80021ca:	d959      	bls.n	8002280 <HAL_RCC_ClockConfig+0x120>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021cc:	0799      	lsls	r1, r3, #30
 80021ce:	d525      	bpl.n	800221c <HAL_RCC_ClockConfig+0xbc>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021d0:	4e2e      	ldr	r6, [pc, #184]	; (800228c <HAL_RCC_ClockConfig+0x12c>)
 80021d2:	68b3      	ldr	r3, [r6, #8]
 80021d4:	f023 0303 	bic.w	r3, r3, #3
 80021d8:	4313      	orrs	r3, r2
 80021da:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80021dc:	f7fe ff0e 	bl	8000ffc <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021e0:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80021e4:	4680      	mov	r8, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021e6:	e005      	b.n	80021f4 <HAL_RCC_ClockConfig+0x94>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021e8:	f7fe ff08 	bl	8000ffc <HAL_GetTick>
 80021ec:	eba0 0008 	sub.w	r0, r0, r8
 80021f0:	42b8      	cmp	r0, r7
 80021f2:	d843      	bhi.n	800227c <HAL_RCC_ClockConfig+0x11c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021f4:	68b3      	ldr	r3, [r6, #8]
 80021f6:	6862      	ldr	r2, [r4, #4]
 80021f8:	f003 030c 	and.w	r3, r3, #12
 80021fc:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002200:	d1f2      	bne.n	80021e8 <HAL_RCC_ClockConfig+0x88>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002202:	4a21      	ldr	r2, [pc, #132]	; (8002288 <HAL_RCC_ClockConfig+0x128>)
 8002204:	6813      	ldr	r3, [r2, #0]
 8002206:	f003 030f 	and.w	r3, r3, #15
 800220a:	42ab      	cmp	r3, r5
 800220c:	d909      	bls.n	8002222 <HAL_RCC_ClockConfig+0xc2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800220e:	b2eb      	uxtb	r3, r5
 8002210:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002212:	6813      	ldr	r3, [r2, #0]
 8002214:	f003 030f 	and.w	r3, r3, #15
 8002218:	42ab      	cmp	r3, r5
 800221a:	d002      	beq.n	8002222 <HAL_RCC_ClockConfig+0xc2>
    return HAL_ERROR;
 800221c:	2001      	movs	r0, #1
}
 800221e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002222:	6823      	ldr	r3, [r4, #0]
 8002224:	075a      	lsls	r2, r3, #29
 8002226:	d506      	bpl.n	8002236 <HAL_RCC_ClockConfig+0xd6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002228:	4918      	ldr	r1, [pc, #96]	; (800228c <HAL_RCC_ClockConfig+0x12c>)
 800222a:	68e0      	ldr	r0, [r4, #12]
 800222c:	688a      	ldr	r2, [r1, #8]
 800222e:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8002232:	4302      	orrs	r2, r0
 8002234:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002236:	071b      	lsls	r3, r3, #28
 8002238:	d412      	bmi.n	8002260 <HAL_RCC_ClockConfig+0x100>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800223a:	f7ff ff5b 	bl	80020f4 <HAL_RCC_GetSysClockFreq>
 800223e:	4b13      	ldr	r3, [pc, #76]	; (800228c <HAL_RCC_ClockConfig+0x12c>)
 8002240:	4c13      	ldr	r4, [pc, #76]	; (8002290 <HAL_RCC_ClockConfig+0x130>)
 8002242:	689b      	ldr	r3, [r3, #8]
  HAL_InitTick (uwTickPrio);
 8002244:	4913      	ldr	r1, [pc, #76]	; (8002294 <HAL_RCC_ClockConfig+0x134>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002246:	4a14      	ldr	r2, [pc, #80]	; (8002298 <HAL_RCC_ClockConfig+0x138>)
 8002248:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800224c:	5ce3      	ldrb	r3, [r4, r3]
 800224e:	fa20 f303 	lsr.w	r3, r0, r3
  HAL_InitTick (uwTickPrio);
 8002252:	6808      	ldr	r0, [r1, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002254:	6013      	str	r3, [r2, #0]
  HAL_InitTick (uwTickPrio);
 8002256:	f7fe fe87 	bl	8000f68 <HAL_InitTick>
  return HAL_OK;
 800225a:	2000      	movs	r0, #0
}
 800225c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002260:	4a0a      	ldr	r2, [pc, #40]	; (800228c <HAL_RCC_ClockConfig+0x12c>)
 8002262:	6921      	ldr	r1, [r4, #16]
 8002264:	6893      	ldr	r3, [r2, #8]
 8002266:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800226a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800226e:	6093      	str	r3, [r2, #8]
 8002270:	e7e3      	b.n	800223a <HAL_RCC_ClockConfig+0xda>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002272:	4b06      	ldr	r3, [pc, #24]	; (800228c <HAL_RCC_ClockConfig+0x12c>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	039e      	lsls	r6, r3, #14
 8002278:	d4aa      	bmi.n	80021d0 <HAL_RCC_ClockConfig+0x70>
 800227a:	e7cf      	b.n	800221c <HAL_RCC_ClockConfig+0xbc>
        return HAL_TIMEOUT;
 800227c:	2003      	movs	r0, #3
 800227e:	e7ed      	b.n	800225c <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002280:	0198      	lsls	r0, r3, #6
 8002282:	d4a5      	bmi.n	80021d0 <HAL_RCC_ClockConfig+0x70>
 8002284:	e7ca      	b.n	800221c <HAL_RCC_ClockConfig+0xbc>
 8002286:	bf00      	nop
 8002288:	40023c00 	.word	0x40023c00
 800228c:	40023800 	.word	0x40023800
 8002290:	0800c4d4 	.word	0x0800c4d4
 8002294:	20000004 	.word	0x20000004
 8002298:	20000024 	.word	0x20000024

0800229c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800229c:	4b04      	ldr	r3, [pc, #16]	; (80022b0 <HAL_RCC_GetPCLK1Freq+0x14>)
 800229e:	4a05      	ldr	r2, [pc, #20]	; (80022b4 <HAL_RCC_GetPCLK1Freq+0x18>)
 80022a0:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80022a2:	4905      	ldr	r1, [pc, #20]	; (80022b8 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80022a4:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80022a8:	6808      	ldr	r0, [r1, #0]
 80022aa:	5cd3      	ldrb	r3, [r2, r3]
}
 80022ac:	40d8      	lsrs	r0, r3
 80022ae:	4770      	bx	lr
 80022b0:	40023800 	.word	0x40023800
 80022b4:	0800c4e4 	.word	0x0800c4e4
 80022b8:	20000024 	.word	0x20000024

080022bc <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80022bc:	4b04      	ldr	r3, [pc, #16]	; (80022d0 <HAL_RCC_GetPCLK2Freq+0x14>)
 80022be:	4a05      	ldr	r2, [pc, #20]	; (80022d4 <HAL_RCC_GetPCLK2Freq+0x18>)
 80022c0:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80022c2:	4905      	ldr	r1, [pc, #20]	; (80022d8 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80022c4:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80022c8:	6808      	ldr	r0, [r1, #0]
 80022ca:	5cd3      	ldrb	r3, [r2, r3]
}
 80022cc:	40d8      	lsrs	r0, r3
 80022ce:	4770      	bx	lr
 80022d0:	40023800 	.word	0x40023800
 80022d4:	0800c4e4 	.word	0x0800c4e4
 80022d8:	20000024 	.word	0x20000024

080022dc <HAL_SPI_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80022dc:	2800      	cmp	r0, #0
 80022de:	d03b      	beq.n	8002358 <HAL_SPI_Init+0x7c>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80022e0:	f890 2051 	ldrb.w	r2, [r0, #81]	; 0x51
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022e4:	2300      	movs	r3, #0
{
 80022e6:	b570      	push	{r4, r5, r6, lr}
  if (hspi->State == HAL_SPI_STATE_RESET)
 80022e8:	f002 01ff 	and.w	r1, r2, #255	; 0xff
 80022ec:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022ee:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80022f0:	b362      	cbz	r2, 800234c <HAL_SPI_Init+0x70>
 80022f2:	4618      	mov	r0, r3
  __HAL_SPI_DISABLE(hspi);

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80022f4:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 80022f8:	e9d4 2103 	ldrd	r2, r1, [r4, #12]
 80022fc:	432b      	orrs	r3, r5
 80022fe:	4313      	orrs	r3, r2
 8002300:	6962      	ldr	r2, [r4, #20]
 8002302:	69e5      	ldr	r5, [r4, #28]
 8002304:	6a26      	ldr	r6, [r4, #32]
 8002306:	430b      	orrs	r3, r1
 8002308:	4313      	orrs	r3, r2
 800230a:	69a2      	ldr	r2, [r4, #24]
  __HAL_SPI_DISABLE(hspi);
 800230c:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800230e:	432b      	orrs	r3, r5
  hspi->State = HAL_SPI_STATE_BUSY;
 8002310:	2502      	movs	r5, #2
 8002312:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002316:	4333      	orrs	r3, r6
 8002318:	f402 7500 	and.w	r5, r2, #512	; 0x200
  __HAL_SPI_DISABLE(hspi);
 800231c:	680e      	ldr	r6, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800231e:	432b      	orrs	r3, r5
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002320:	0c12      	lsrs	r2, r2, #16
 8002322:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8002324:	f002 0204 	and.w	r2, r2, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002328:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800232a:	432a      	orrs	r2, r5
  __HAL_SPI_DISABLE(hspi);
 800232c:	f026 0640 	bic.w	r6, r6, #64	; 0x40
 8002330:	600e      	str	r6, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002332:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002334:	604a      	str	r2, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002336:	69cb      	ldr	r3, [r1, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002338:	2200      	movs	r2, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800233a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 800233e:	2501      	movs	r5, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002340:	61cb      	str	r3, [r1, #28]

  return HAL_OK;
 8002342:	4610      	mov	r0, r2
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002344:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002346:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
}
 800234a:	bd70      	pop	{r4, r5, r6, pc}
    hspi->Lock = HAL_UNLOCKED;
 800234c:	f880 1050 	strb.w	r1, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8002350:	f004 fc0c 	bl	8006b6c <HAL_SPI_MspInit>
 8002354:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002356:	e7cd      	b.n	80022f4 <HAL_SPI_Init+0x18>
    return HAL_ERROR;
 8002358:	2001      	movs	r0, #1
}
 800235a:	4770      	bx	lr

0800235c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800235c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002360:	f890 4050 	ldrb.w	r4, [r0, #80]	; 0x50
 8002364:	2c01      	cmp	r4, #1
{
 8002366:	b082      	sub	sp, #8
  __HAL_LOCK(hspi);
 8002368:	f000 80aa 	beq.w	80024c0 <HAL_SPI_TransmitReceive+0x164>
 800236c:	461e      	mov	r6, r3
 800236e:	2301      	movs	r3, #1
 8002370:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
 8002374:	4604      	mov	r4, r0
 8002376:	4617      	mov	r7, r2
 8002378:	460d      	mov	r5, r1

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800237a:	f7fe fe3f 	bl	8000ffc <HAL_GetTick>
 800237e:	4680      	mov	r8, r0

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002380:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 8002384:	6863      	ldr	r3, [r4, #4]
  tmp_state           = hspi->State;
 8002386:	b2c0      	uxtb	r0, r0
  initial_TxXferCount = Size;

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002388:	2801      	cmp	r0, #1
 800238a:	d011      	beq.n	80023b0 <HAL_SPI_TransmitReceive+0x54>
 800238c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002390:	d009      	beq.n	80023a6 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    errorcode = HAL_BUSY;
 8002392:	2002      	movs	r0, #2
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8002394:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 8002396:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8002398:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800239c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
}
 80023a0:	b002      	add	sp, #8
 80023a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80023a6:	68a2      	ldr	r2, [r4, #8]
 80023a8:	2a00      	cmp	r2, #0
 80023aa:	d1f2      	bne.n	8002392 <HAL_SPI_TransmitReceive+0x36>
 80023ac:	2804      	cmp	r0, #4
 80023ae:	d1f0      	bne.n	8002392 <HAL_SPI_TransmitReceive+0x36>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80023b0:	2d00      	cmp	r5, #0
 80023b2:	f000 8089 	beq.w	80024c8 <HAL_SPI_TransmitReceive+0x16c>
 80023b6:	2f00      	cmp	r7, #0
 80023b8:	f000 8086 	beq.w	80024c8 <HAL_SPI_TransmitReceive+0x16c>
 80023bc:	2e00      	cmp	r6, #0
 80023be:	f000 8083 	beq.w	80024c8 <HAL_SPI_TransmitReceive+0x16c>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80023c2:	f894 2051 	ldrb.w	r2, [r4, #81]	; 0x51
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80023c6:	6820      	ldr	r0, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80023c8:	63a7      	str	r7, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80023ca:	2a04      	cmp	r2, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80023cc:	bf1c      	itt	ne
 80023ce:	2205      	movne	r2, #5
 80023d0:	f884 2051 	strbne.w	r2, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80023d4:	2200      	movs	r2, #0
 80023d6:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->RxXferCount = Size;
 80023d8:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 80023da:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80023dc:	6801      	ldr	r1, [r0, #0]
  hspi->RxXferSize  = Size;
 80023de:	87a6      	strh	r6, [r4, #60]	; 0x3c
  hspi->TxISR       = NULL;
 80023e0:	e9c4 2210 	strd	r2, r2, [r4, #64]	; 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80023e4:	064a      	lsls	r2, r1, #25
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80023e6:	6325      	str	r5, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80023e8:	86a6      	strh	r6, [r4, #52]	; 0x34
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80023ea:	d403      	bmi.n	80023f4 <HAL_SPI_TransmitReceive+0x98>
    __HAL_SPI_ENABLE(hspi);
 80023ec:	6802      	ldr	r2, [r0, #0]
 80023ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80023f2:	6002      	str	r2, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80023f4:	68e2      	ldr	r2, [r4, #12]
 80023f6:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80023fa:	f000 809d 	beq.w	8002538 <HAL_SPI_TransmitReceive+0x1dc>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80023fe:	2b00      	cmp	r3, #0
 8002400:	f000 8102 	beq.w	8002608 <HAL_SPI_TransmitReceive+0x2ac>
 8002404:	2e01      	cmp	r6, #1
 8002406:	f000 80ff 	beq.w	8002608 <HAL_SPI_TransmitReceive+0x2ac>
 800240a:	9b08      	ldr	r3, [sp, #32]
 800240c:	3301      	adds	r3, #1
        txallowed = 1U;
 800240e:	f04f 0501 	mov.w	r5, #1
 8002412:	d027      	beq.n	8002464 <HAL_SPI_TransmitReceive+0x108>
 8002414:	e05a      	b.n	80024cc <HAL_SPI_TransmitReceive+0x170>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002416:	6823      	ldr	r3, [r4, #0]
 8002418:	689a      	ldr	r2, [r3, #8]
 800241a:	0792      	lsls	r2, r2, #30
 800241c:	d50f      	bpl.n	800243e <HAL_SPI_TransmitReceive+0xe2>
 800241e:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8002420:	b292      	uxth	r2, r2
 8002422:	b162      	cbz	r2, 800243e <HAL_SPI_TransmitReceive+0xe2>
 8002424:	b15d      	cbz	r5, 800243e <HAL_SPI_TransmitReceive+0xe2>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002426:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002428:	7812      	ldrb	r2, [r2, #0]
 800242a:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 800242c:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 800242e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002430:	6823      	ldr	r3, [r4, #0]
        hspi->TxXferCount--;
 8002432:	3a01      	subs	r2, #1
 8002434:	b292      	uxth	r2, r2
        hspi->pTxBuffPtr++;
 8002436:	3101      	adds	r1, #1
        hspi->TxXferCount--;
 8002438:	86e2      	strh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 800243a:	6321      	str	r1, [r4, #48]	; 0x30
        txallowed = 0U;
 800243c:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800243e:	689a      	ldr	r2, [r3, #8]
 8002440:	07d7      	lsls	r7, r2, #31
 8002442:	d50d      	bpl.n	8002460 <HAL_SPI_TransmitReceive+0x104>
 8002444:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8002446:	b292      	uxth	r2, r2
 8002448:	b152      	cbz	r2, 8002460 <HAL_SPI_TransmitReceive+0x104>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800244a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800244c:	68db      	ldr	r3, [r3, #12]
 800244e:	7013      	strb	r3, [r2, #0]
        hspi->RxXferCount--;
 8002450:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 8002452:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8002454:	3b01      	subs	r3, #1
 8002456:	b29b      	uxth	r3, r3
        hspi->pRxBuffPtr++;
 8002458:	3201      	adds	r2, #1
        hspi->RxXferCount--;
 800245a:	87e3      	strh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 800245c:	63a2      	str	r2, [r4, #56]	; 0x38
        txallowed = 1U;
 800245e:	2501      	movs	r5, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002460:	f7fe fdcc 	bl	8000ffc <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002464:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002466:	b29b      	uxth	r3, r3
 8002468:	2b00      	cmp	r3, #0
 800246a:	d1d4      	bne.n	8002416 <HAL_SPI_TransmitReceive+0xba>
 800246c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800246e:	b29b      	uxth	r3, r3
 8002470:	2b00      	cmp	r3, #0
 8002472:	d1d0      	bne.n	8002416 <HAL_SPI_TransmitReceive+0xba>
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002474:	4b90      	ldr	r3, [pc, #576]	; (80026b8 <HAL_SPI_TransmitReceive+0x35c>)
 8002476:	4a91      	ldr	r2, [pc, #580]	; (80026bc <HAL_SPI_TransmitReceive+0x360>)
 8002478:	681b      	ldr	r3, [r3, #0]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800247a:	6861      	ldr	r1, [r4, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800247c:	fba2 2303 	umull	r2, r3, r2, r3
 8002480:	0d5b      	lsrs	r3, r3, #21
 8002482:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002486:	fb02 f303 	mul.w	r3, r2, r3
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800248a:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800248e:	9301      	str	r3, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002490:	d107      	bne.n	80024a2 <HAL_SPI_TransmitReceive+0x146>
 8002492:	e0ce      	b.n	8002632 <HAL_SPI_TransmitReceive+0x2d6>
    {
      if (count == 0U)
      {
        break;
      }
      count--;
 8002494:	9b01      	ldr	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002496:	6822      	ldr	r2, [r4, #0]
      count--;
 8002498:	3b01      	subs	r3, #1
 800249a:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800249c:	6893      	ldr	r3, [r2, #8]
 800249e:	061b      	lsls	r3, r3, #24
 80024a0:	d502      	bpl.n	80024a8 <HAL_SPI_TransmitReceive+0x14c>
      if (count == 0U)
 80024a2:	9b01      	ldr	r3, [sp, #4]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d1f5      	bne.n	8002494 <HAL_SPI_TransmitReceive+0x138>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80024a8:	68a0      	ldr	r0, [r4, #8]
 80024aa:	2800      	cmp	r0, #0
 80024ac:	f040 80bf 	bne.w	800262e <HAL_SPI_TransmitReceive+0x2d2>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80024b0:	6823      	ldr	r3, [r4, #0]
 80024b2:	9000      	str	r0, [sp, #0]
 80024b4:	68da      	ldr	r2, [r3, #12]
 80024b6:	9200      	str	r2, [sp, #0]
 80024b8:	689b      	ldr	r3, [r3, #8]
 80024ba:	9300      	str	r3, [sp, #0]
 80024bc:	9b00      	ldr	r3, [sp, #0]
 80024be:	e769      	b.n	8002394 <HAL_SPI_TransmitReceive+0x38>
  __HAL_LOCK(hspi);
 80024c0:	2002      	movs	r0, #2
}
 80024c2:	b002      	add	sp, #8
 80024c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    errorcode = HAL_ERROR;
 80024c8:	2001      	movs	r0, #1
 80024ca:	e763      	b.n	8002394 <HAL_SPI_TransmitReceive+0x38>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80024cc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80024ce:	b29b      	uxth	r3, r3
 80024d0:	b923      	cbnz	r3, 80024dc <HAL_SPI_TransmitReceive+0x180>
 80024d2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80024d4:	b29b      	uxth	r3, r3
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	f000 80b0 	beq.w	800263c <HAL_SPI_TransmitReceive+0x2e0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80024dc:	6823      	ldr	r3, [r4, #0]
 80024de:	689a      	ldr	r2, [r3, #8]
 80024e0:	0796      	lsls	r6, r2, #30
 80024e2:	d50f      	bpl.n	8002504 <HAL_SPI_TransmitReceive+0x1a8>
 80024e4:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 80024e6:	b292      	uxth	r2, r2
 80024e8:	b162      	cbz	r2, 8002504 <HAL_SPI_TransmitReceive+0x1a8>
 80024ea:	b15d      	cbz	r5, 8002504 <HAL_SPI_TransmitReceive+0x1a8>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80024ec:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80024ee:	7812      	ldrb	r2, [r2, #0]
 80024f0:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 80024f2:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 80024f4:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80024f6:	6823      	ldr	r3, [r4, #0]
        hspi->TxXferCount--;
 80024f8:	3a01      	subs	r2, #1
 80024fa:	b292      	uxth	r2, r2
        hspi->pTxBuffPtr++;
 80024fc:	3101      	adds	r1, #1
        hspi->TxXferCount--;
 80024fe:	86e2      	strh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8002500:	6321      	str	r1, [r4, #48]	; 0x30
        txallowed = 0U;
 8002502:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002504:	689a      	ldr	r2, [r3, #8]
 8002506:	07d0      	lsls	r0, r2, #31
 8002508:	d50d      	bpl.n	8002526 <HAL_SPI_TransmitReceive+0x1ca>
 800250a:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800250c:	b292      	uxth	r2, r2
 800250e:	b152      	cbz	r2, 8002526 <HAL_SPI_TransmitReceive+0x1ca>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002510:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002512:	68db      	ldr	r3, [r3, #12]
 8002514:	7013      	strb	r3, [r2, #0]
        hspi->RxXferCount--;
 8002516:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 8002518:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800251a:	3b01      	subs	r3, #1
 800251c:	b29b      	uxth	r3, r3
        hspi->pRxBuffPtr++;
 800251e:	3201      	adds	r2, #1
        hspi->RxXferCount--;
 8002520:	87e3      	strh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 8002522:	63a2      	str	r2, [r4, #56]	; 0x38
        txallowed = 1U;
 8002524:	2501      	movs	r5, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002526:	f7fe fd69 	bl	8000ffc <HAL_GetTick>
 800252a:	9b08      	ldr	r3, [sp, #32]
 800252c:	eba0 0008 	sub.w	r0, r0, r8
 8002530:	4283      	cmp	r3, r0
 8002532:	d8cb      	bhi.n	80024cc <HAL_SPI_TransmitReceive+0x170>
        errorcode = HAL_TIMEOUT;
 8002534:	2003      	movs	r0, #3
 8002536:	e72d      	b.n	8002394 <HAL_SPI_TransmitReceive+0x38>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002538:	2b00      	cmp	r3, #0
 800253a:	d06f      	beq.n	800261c <HAL_SPI_TransmitReceive+0x2c0>
 800253c:	2e01      	cmp	r6, #1
 800253e:	d06d      	beq.n	800261c <HAL_SPI_TransmitReceive+0x2c0>
 8002540:	9b08      	ldr	r3, [sp, #32]
 8002542:	3301      	adds	r3, #1
{
 8002544:	f04f 0501 	mov.w	r5, #1
 8002548:	d024      	beq.n	8002594 <HAL_SPI_TransmitReceive+0x238>
 800254a:	e02c      	b.n	80025a6 <HAL_SPI_TransmitReceive+0x24a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800254c:	6823      	ldr	r3, [r4, #0]
 800254e:	689a      	ldr	r2, [r3, #8]
 8002550:	0797      	lsls	r7, r2, #30
 8002552:	d50d      	bpl.n	8002570 <HAL_SPI_TransmitReceive+0x214>
 8002554:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8002556:	b292      	uxth	r2, r2
 8002558:	b152      	cbz	r2, 8002570 <HAL_SPI_TransmitReceive+0x214>
 800255a:	b14d      	cbz	r5, 8002570 <HAL_SPI_TransmitReceive+0x214>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800255c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800255e:	f831 2b02 	ldrh.w	r2, [r1], #2
 8002562:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 8002564:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002566:	6321      	str	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8002568:	3a01      	subs	r2, #1
 800256a:	b292      	uxth	r2, r2
 800256c:	86e2      	strh	r2, [r4, #54]	; 0x36
        txallowed = 0U;
 800256e:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002570:	689a      	ldr	r2, [r3, #8]
 8002572:	07d6      	lsls	r6, r2, #31
 8002574:	d50c      	bpl.n	8002590 <HAL_SPI_TransmitReceive+0x234>
 8002576:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8002578:	b292      	uxth	r2, r2
 800257a:	b14a      	cbz	r2, 8002590 <HAL_SPI_TransmitReceive+0x234>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800257c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800257e:	68db      	ldr	r3, [r3, #12]
 8002580:	f822 3b02 	strh.w	r3, [r2], #2
        hspi->RxXferCount--;
 8002584:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002586:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8002588:	3b01      	subs	r3, #1
 800258a:	b29b      	uxth	r3, r3
 800258c:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 800258e:	2501      	movs	r5, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002590:	f7fe fd34 	bl	8000ffc <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002594:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002596:	b29b      	uxth	r3, r3
 8002598:	2b00      	cmp	r3, #0
 800259a:	d1d7      	bne.n	800254c <HAL_SPI_TransmitReceive+0x1f0>
 800259c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800259e:	b29b      	uxth	r3, r3
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d1d3      	bne.n	800254c <HAL_SPI_TransmitReceive+0x1f0>
 80025a4:	e766      	b.n	8002474 <HAL_SPI_TransmitReceive+0x118>
 80025a6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80025a8:	b29b      	uxth	r3, r3
 80025aa:	b91b      	cbnz	r3, 80025b4 <HAL_SPI_TransmitReceive+0x258>
 80025ac:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80025ae:	b29b      	uxth	r3, r3
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d043      	beq.n	800263c <HAL_SPI_TransmitReceive+0x2e0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80025b4:	6823      	ldr	r3, [r4, #0]
 80025b6:	689a      	ldr	r2, [r3, #8]
 80025b8:	0790      	lsls	r0, r2, #30
 80025ba:	d50d      	bpl.n	80025d8 <HAL_SPI_TransmitReceive+0x27c>
 80025bc:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 80025be:	b292      	uxth	r2, r2
 80025c0:	b152      	cbz	r2, 80025d8 <HAL_SPI_TransmitReceive+0x27c>
 80025c2:	b14d      	cbz	r5, 80025d8 <HAL_SPI_TransmitReceive+0x27c>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80025c4:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80025c6:	f831 2b02 	ldrh.w	r2, [r1], #2
 80025ca:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 80025cc:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80025ce:	6321      	str	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80025d0:	3a01      	subs	r2, #1
 80025d2:	b292      	uxth	r2, r2
 80025d4:	86e2      	strh	r2, [r4, #54]	; 0x36
        txallowed = 0U;
 80025d6:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80025d8:	689a      	ldr	r2, [r3, #8]
 80025da:	07d1      	lsls	r1, r2, #31
 80025dc:	d50c      	bpl.n	80025f8 <HAL_SPI_TransmitReceive+0x29c>
 80025de:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80025e0:	b292      	uxth	r2, r2
 80025e2:	b14a      	cbz	r2, 80025f8 <HAL_SPI_TransmitReceive+0x29c>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80025e4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80025e6:	68db      	ldr	r3, [r3, #12]
 80025e8:	f822 3b02 	strh.w	r3, [r2], #2
        hspi->RxXferCount--;
 80025ec:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80025ee:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80025f0:	3b01      	subs	r3, #1
 80025f2:	b29b      	uxth	r3, r3
 80025f4:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80025f6:	2501      	movs	r5, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80025f8:	f7fe fd00 	bl	8000ffc <HAL_GetTick>
 80025fc:	9b08      	ldr	r3, [sp, #32]
 80025fe:	eba0 0008 	sub.w	r0, r0, r8
 8002602:	4283      	cmp	r3, r0
 8002604:	d8cf      	bhi.n	80025a6 <HAL_SPI_TransmitReceive+0x24a>
 8002606:	e795      	b.n	8002534 <HAL_SPI_TransmitReceive+0x1d8>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002608:	782b      	ldrb	r3, [r5, #0]
 800260a:	7303      	strb	r3, [r0, #12]
      hspi->TxXferCount--;
 800260c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800260e:	6b22      	ldr	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8002610:	3b01      	subs	r3, #1
 8002612:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002614:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 8002616:	86e3      	strh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002618:	6322      	str	r2, [r4, #48]	; 0x30
 800261a:	e6f6      	b.n	800240a <HAL_SPI_TransmitReceive+0xae>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800261c:	f835 3b02 	ldrh.w	r3, [r5], #2
 8002620:	60c3      	str	r3, [r0, #12]
      hspi->TxXferCount--;
 8002622:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002624:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8002626:	3b01      	subs	r3, #1
 8002628:	b29b      	uxth	r3, r3
 800262a:	86e3      	strh	r3, [r4, #54]	; 0x36
 800262c:	e788      	b.n	8002540 <HAL_SPI_TransmitReceive+0x1e4>
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800262e:	2000      	movs	r0, #0
 8002630:	e6b0      	b.n	8002394 <HAL_SPI_TransmitReceive+0x38>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002632:	6822      	ldr	r2, [r4, #0]
 8002634:	6893      	ldr	r3, [r2, #8]
 8002636:	0619      	lsls	r1, r3, #24
 8002638:	d4fc      	bmi.n	8002634 <HAL_SPI_TransmitReceive+0x2d8>
 800263a:	e735      	b.n	80024a8 <HAL_SPI_TransmitReceive+0x14c>
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800263c:	4b1e      	ldr	r3, [pc, #120]	; (80026b8 <HAL_SPI_TransmitReceive+0x35c>)
 800263e:	4a1f      	ldr	r2, [pc, #124]	; (80026bc <HAL_SPI_TransmitReceive+0x360>)
 8002640:	681b      	ldr	r3, [r3, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002642:	6861      	ldr	r1, [r4, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002644:	fba2 2303 	umull	r2, r3, r2, r3
 8002648:	0d5b      	lsrs	r3, r3, #21
 800264a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800264e:	fb02 f303 	mul.w	r3, r2, r3
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002652:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002656:	9301      	str	r3, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002658:	f47f af23 	bne.w	80024a2 <HAL_SPI_TransmitReceive+0x146>
 800265c:	9b08      	ldr	r3, [sp, #32]
 800265e:	e006      	b.n	800266e <HAL_SPI_TransmitReceive+0x312>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8002660:	f7fe fccc 	bl	8000ffc <HAL_GetTick>
 8002664:	9b08      	ldr	r3, [sp, #32]
 8002666:	eba0 0008 	sub.w	r0, r0, r8
 800266a:	4283      	cmp	r3, r0
 800266c:	d906      	bls.n	800267c <HAL_SPI_TransmitReceive+0x320>
 800266e:	3301      	adds	r3, #1
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002670:	6822      	ldr	r2, [r4, #0]
 8002672:	d0df      	beq.n	8002634 <HAL_SPI_TransmitReceive+0x2d8>
 8002674:	6893      	ldr	r3, [r2, #8]
 8002676:	061a      	lsls	r2, r3, #24
 8002678:	d4f2      	bmi.n	8002660 <HAL_SPI_TransmitReceive+0x304>
 800267a:	e715      	b.n	80024a8 <HAL_SPI_TransmitReceive+0x14c>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800267c:	e9d4 3100 	ldrd	r3, r1, [r4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002680:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002682:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002686:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800268a:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800268c:	d018      	beq.n	80026c0 <HAL_SPI_TransmitReceive+0x364>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800268e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002690:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002694:	d107      	bne.n	80026a6 <HAL_SPI_TransmitReceive+0x34a>
          SPI_RESET_CRC(hspi);
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800269c:	601a      	str	r2, [r3, #0]
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80026a4:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80026a6:	2001      	movs	r0, #1
 80026a8:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80026ac:	6d63      	ldr	r3, [r4, #84]	; 0x54
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80026ae:	2220      	movs	r2, #32
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80026b0:	4313      	orrs	r3, r2
 80026b2:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80026b4:	6562      	str	r2, [r4, #84]	; 0x54
 80026b6:	e66d      	b.n	8002394 <HAL_SPI_TransmitReceive+0x38>
 80026b8:	20000024 	.word	0x20000024
 80026bc:	165e9f81 	.word	0x165e9f81
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026c0:	68a2      	ldr	r2, [r4, #8]
 80026c2:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80026c6:	d002      	beq.n	80026ce <HAL_SPI_TransmitReceive+0x372>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80026c8:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80026cc:	d1df      	bne.n	800268e <HAL_SPI_TransmitReceive+0x332>
          __HAL_SPI_DISABLE(hspi);
 80026ce:	681a      	ldr	r2, [r3, #0]
 80026d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80026d4:	601a      	str	r2, [r3, #0]
 80026d6:	e7da      	b.n	800268e <HAL_SPI_TransmitReceive+0x332>

080026d8 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026d8:	2800      	cmp	r0, #0
 80026da:	d05c      	beq.n	8002796 <HAL_TIM_Base_Init+0xbe>
{
 80026dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026de:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80026e2:	4604      	mov	r4, r0
 80026e4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80026e8:	b3bb      	cbz	r3, 800275a <HAL_TIM_Base_Init+0x82>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026ea:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80026ec:	4e3a      	ldr	r6, [pc, #232]	; (80027d8 <HAL_TIM_Base_Init+0x100>)
 80026ee:	69a5      	ldr	r5, [r4, #24]
 80026f0:	68e0      	ldr	r0, [r4, #12]
 80026f2:	6861      	ldr	r1, [r4, #4]
  htim->State = HAL_TIM_STATE_BUSY;
 80026f4:	2302      	movs	r3, #2
 80026f6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80026fa:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 80026fc:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80026fe:	d04c      	beq.n	800279a <HAL_TIM_Base_Init+0xc2>
 8002700:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8002704:	d058      	beq.n	80027b8 <HAL_TIM_Base_Init+0xe0>
 8002706:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 800270a:	42b2      	cmp	r2, r6
 800270c:	d02a      	beq.n	8002764 <HAL_TIM_Base_Init+0x8c>
 800270e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002712:	42b2      	cmp	r2, r6
 8002714:	d026      	beq.n	8002764 <HAL_TIM_Base_Init+0x8c>
 8002716:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800271a:	42b2      	cmp	r2, r6
 800271c:	d022      	beq.n	8002764 <HAL_TIM_Base_Init+0x8c>
 800271e:	f506 4678 	add.w	r6, r6, #63488	; 0xf800
 8002722:	42b2      	cmp	r2, r6
 8002724:	d01e      	beq.n	8002764 <HAL_TIM_Base_Init+0x8c>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002726:	f506 5670 	add.w	r6, r6, #15360	; 0x3c00
 800272a:	42b2      	cmp	r2, r6
 800272c:	d013      	beq.n	8002756 <HAL_TIM_Base_Init+0x7e>
 800272e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002732:	42b2      	cmp	r2, r6
 8002734:	d00f      	beq.n	8002756 <HAL_TIM_Base_Init+0x7e>
 8002736:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800273a:	42b2      	cmp	r2, r6
 800273c:	d00b      	beq.n	8002756 <HAL_TIM_Base_Init+0x7e>
 800273e:	f5a6 3698 	sub.w	r6, r6, #77824	; 0x13000
 8002742:	42b2      	cmp	r2, r6
 8002744:	d007      	beq.n	8002756 <HAL_TIM_Base_Init+0x7e>
 8002746:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800274a:	42b2      	cmp	r2, r6
 800274c:	d003      	beq.n	8002756 <HAL_TIM_Base_Init+0x7e>
 800274e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002752:	42b2      	cmp	r2, r6
 8002754:	d138      	bne.n	80027c8 <HAL_TIM_Base_Init+0xf0>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002756:	6926      	ldr	r6, [r4, #16]
 8002758:	e033      	b.n	80027c2 <HAL_TIM_Base_Init+0xea>
    htim->Lock = HAL_UNLOCKED;
 800275a:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800275e:	f004 ff15 	bl	800758c <HAL_TIM_Base_MspInit>
 8002762:	e7c2      	b.n	80026ea <HAL_TIM_Base_Init+0x12>
    tmpcr1 |= Structure->CounterMode;
 8002764:	68a6      	ldr	r6, [r4, #8]
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002766:	4f1d      	ldr	r7, [pc, #116]	; (80027dc <HAL_TIM_Base_Init+0x104>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002768:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800276c:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800276e:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002770:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002774:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002776:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800277a:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800277c:	42ba      	cmp	r2, r7
  TIMx->CR1 = tmpcr1;
 800277e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002780:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002782:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002784:	d101      	bne.n	800278a <HAL_TIM_Base_Init+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002786:	6963      	ldr	r3, [r4, #20]
 8002788:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800278a:	2301      	movs	r3, #1
 800278c:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 800278e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002790:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8002794:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8002796:	2001      	movs	r0, #1
}
 8002798:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 800279a:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800279c:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800279e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80027a2:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 80027a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80027a8:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80027aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80027ae:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80027b0:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80027b2:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80027b4:	6291      	str	r1, [r2, #40]	; 0x28
 80027b6:	e7e6      	b.n	8002786 <HAL_TIM_Base_Init+0xae>
    tmpcr1 |= Structure->CounterMode;
 80027b8:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80027ba:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80027bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80027c0:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 80027c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80027c6:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80027c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80027cc:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80027ce:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80027d0:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80027d2:	6291      	str	r1, [r2, #40]	; 0x28
 80027d4:	e7d9      	b.n	800278a <HAL_TIM_Base_Init+0xb2>
 80027d6:	bf00      	nop
 80027d8:	40010000 	.word	0x40010000
 80027dc:	40010400 	.word	0x40010400

080027e0 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80027e0:	6803      	ldr	r3, [r0, #0]
 80027e2:	68da      	ldr	r2, [r3, #12]
 80027e4:	f042 0201 	orr.w	r2, r2, #1
 80027e8:	60da      	str	r2, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80027ea:	689a      	ldr	r2, [r3, #8]
 80027ec:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027f0:	2a06      	cmp	r2, #6
 80027f2:	d003      	beq.n	80027fc <HAL_TIM_Base_Start_IT+0x1c>
    __HAL_TIM_ENABLE(htim);
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	f042 0201 	orr.w	r2, r2, #1
 80027fa:	601a      	str	r2, [r3, #0]
}
 80027fc:	2000      	movs	r0, #0
 80027fe:	4770      	bx	lr

08002800 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8002800:	2800      	cmp	r0, #0
 8002802:	d05c      	beq.n	80028be <HAL_TIM_PWM_Init+0xbe>
{
 8002804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8002806:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800280a:	4604      	mov	r4, r0
 800280c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002810:	b3bb      	cbz	r3, 8002882 <HAL_TIM_PWM_Init+0x82>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002812:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002814:	4e3a      	ldr	r6, [pc, #232]	; (8002900 <HAL_TIM_PWM_Init+0x100>)
 8002816:	69a5      	ldr	r5, [r4, #24]
 8002818:	68e0      	ldr	r0, [r4, #12]
 800281a:	6861      	ldr	r1, [r4, #4]
  htim->State = HAL_TIM_STATE_BUSY;
 800281c:	2302      	movs	r3, #2
 800281e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002822:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8002824:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002826:	d04c      	beq.n	80028c2 <HAL_TIM_PWM_Init+0xc2>
 8002828:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800282c:	d058      	beq.n	80028e0 <HAL_TIM_PWM_Init+0xe0>
 800282e:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 8002832:	42b2      	cmp	r2, r6
 8002834:	d02a      	beq.n	800288c <HAL_TIM_PWM_Init+0x8c>
 8002836:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800283a:	42b2      	cmp	r2, r6
 800283c:	d026      	beq.n	800288c <HAL_TIM_PWM_Init+0x8c>
 800283e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002842:	42b2      	cmp	r2, r6
 8002844:	d022      	beq.n	800288c <HAL_TIM_PWM_Init+0x8c>
 8002846:	f506 4678 	add.w	r6, r6, #63488	; 0xf800
 800284a:	42b2      	cmp	r2, r6
 800284c:	d01e      	beq.n	800288c <HAL_TIM_PWM_Init+0x8c>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800284e:	f506 5670 	add.w	r6, r6, #15360	; 0x3c00
 8002852:	42b2      	cmp	r2, r6
 8002854:	d013      	beq.n	800287e <HAL_TIM_PWM_Init+0x7e>
 8002856:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800285a:	42b2      	cmp	r2, r6
 800285c:	d00f      	beq.n	800287e <HAL_TIM_PWM_Init+0x7e>
 800285e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002862:	42b2      	cmp	r2, r6
 8002864:	d00b      	beq.n	800287e <HAL_TIM_PWM_Init+0x7e>
 8002866:	f5a6 3698 	sub.w	r6, r6, #77824	; 0x13000
 800286a:	42b2      	cmp	r2, r6
 800286c:	d007      	beq.n	800287e <HAL_TIM_PWM_Init+0x7e>
 800286e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002872:	42b2      	cmp	r2, r6
 8002874:	d003      	beq.n	800287e <HAL_TIM_PWM_Init+0x7e>
 8002876:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800287a:	42b2      	cmp	r2, r6
 800287c:	d138      	bne.n	80028f0 <HAL_TIM_PWM_Init+0xf0>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800287e:	6926      	ldr	r6, [r4, #16]
 8002880:	e033      	b.n	80028ea <HAL_TIM_PWM_Init+0xea>
    htim->Lock = HAL_UNLOCKED;
 8002882:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8002886:	f004 fe31 	bl	80074ec <HAL_TIM_PWM_MspInit>
 800288a:	e7c2      	b.n	8002812 <HAL_TIM_PWM_Init+0x12>
    tmpcr1 |= Structure->CounterMode;
 800288c:	68a6      	ldr	r6, [r4, #8]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800288e:	4f1d      	ldr	r7, [pc, #116]	; (8002904 <HAL_TIM_PWM_Init+0x104>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002890:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002894:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002896:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002898:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800289c:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800289e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80028a2:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80028a4:	42ba      	cmp	r2, r7
  TIMx->CR1 = tmpcr1;
 80028a6:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80028a8:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80028aa:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80028ac:	d101      	bne.n	80028b2 <HAL_TIM_PWM_Init+0xb2>
    TIMx->RCR = Structure->RepetitionCounter;
 80028ae:	6963      	ldr	r3, [r4, #20]
 80028b0:	6313      	str	r3, [r2, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80028b2:	2301      	movs	r3, #1
 80028b4:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 80028b6:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80028b8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80028bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 80028be:	2001      	movs	r0, #1
}
 80028c0:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 80028c2:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80028c4:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80028c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80028ca:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 80028cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80028d0:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80028d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80028d6:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80028d8:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80028da:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80028dc:	6291      	str	r1, [r2, #40]	; 0x28
 80028de:	e7e6      	b.n	80028ae <HAL_TIM_PWM_Init+0xae>
    tmpcr1 |= Structure->CounterMode;
 80028e0:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80028e2:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80028e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80028e8:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 80028ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80028ee:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80028f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80028f4:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80028f6:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80028f8:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80028fa:	6291      	str	r1, [r2, #40]	; 0x28
 80028fc:	e7d9      	b.n	80028b2 <HAL_TIM_PWM_Init+0xb2>
 80028fe:	bf00      	nop
 8002900:	40010000 	.word	0x40010000
 8002904:	40010400 	.word	0x40010400

08002908 <HAL_TIM_PWM_Start>:
 8002908:	6803      	ldr	r3, [r0, #0]
 800290a:	2201      	movs	r2, #1
 800290c:	6a18      	ldr	r0, [r3, #32]
 800290e:	f001 011f 	and.w	r1, r1, #31
 8002912:	fa02 f101 	lsl.w	r1, r2, r1
 8002916:	ea20 0001 	bic.w	r0, r0, r1
 800291a:	b410      	push	{r4}
 800291c:	6218      	str	r0, [r3, #32]
 800291e:	6a1a      	ldr	r2, [r3, #32]
 8002920:	4c0c      	ldr	r4, [pc, #48]	; (8002954 <HAL_TIM_PWM_Start+0x4c>)
 8002922:	4311      	orrs	r1, r2
 8002924:	42a3      	cmp	r3, r4
 8002926:	6219      	str	r1, [r3, #32]
 8002928:	d00f      	beq.n	800294a <HAL_TIM_PWM_Start+0x42>
 800292a:	4a0b      	ldr	r2, [pc, #44]	; (8002958 <HAL_TIM_PWM_Start+0x50>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d00c      	beq.n	800294a <HAL_TIM_PWM_Start+0x42>
 8002930:	689a      	ldr	r2, [r3, #8]
 8002932:	f002 0207 	and.w	r2, r2, #7
 8002936:	2a06      	cmp	r2, #6
 8002938:	d003      	beq.n	8002942 <HAL_TIM_PWM_Start+0x3a>
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	f042 0201 	orr.w	r2, r2, #1
 8002940:	601a      	str	r2, [r3, #0]
 8002942:	2000      	movs	r0, #0
 8002944:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002948:	4770      	bx	lr
 800294a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800294c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002950:	645a      	str	r2, [r3, #68]	; 0x44
 8002952:	e7ed      	b.n	8002930 <HAL_TIM_PWM_Start+0x28>
 8002954:	40010000 	.word	0x40010000
 8002958:	40010400 	.word	0x40010400

0800295c <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 800295c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002960:	2b01      	cmp	r3, #1
 8002962:	f000 80cc 	beq.w	8002afe <HAL_TIM_PWM_ConfigChannel+0x1a2>
{
 8002966:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 8002968:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 800296a:	2401      	movs	r4, #1
 800296c:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002970:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 8002974:	2a0c      	cmp	r2, #12
 8002976:	d835      	bhi.n	80029e4 <HAL_TIM_PWM_ConfigChannel+0x88>
 8002978:	e8df f002 	tbb	[pc, r2]
 800297c:	34343407 	.word	0x34343407
 8002980:	3434346a 	.word	0x3434346a
 8002984:	34343496 	.word	0x34343496
 8002988:	3d          	.byte	0x3d
 8002989:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800298a:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800298c:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002990:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 8002992:	680f      	ldr	r7, [r1, #0]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002994:	4e74      	ldr	r6, [pc, #464]	; (8002b68 <HAL_TIM_PWM_ConfigChannel+0x20c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002996:	f025 0501 	bic.w	r5, r5, #1
 800299a:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 800299c:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800299e:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 80029a0:	699c      	ldr	r4, [r3, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 80029a2:	f022 0202 	bic.w	r2, r2, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80029a6:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80029aa:	42b3      	cmp	r3, r6
  tmpccer |= OC_Config->OCPolarity;
 80029ac:	ea42 020c 	orr.w	r2, r2, ip
  tmpccmrx |= OC_Config->OCMode;
 80029b0:	ea44 0407 	orr.w	r4, r4, r7
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80029b4:	f000 80bb 	beq.w	8002b2e <HAL_TIM_PWM_ConfigChannel+0x1d2>
 80029b8:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80029bc:	42b3      	cmp	r3, r6
 80029be:	f000 80b6 	beq.w	8002b2e <HAL_TIM_PWM_ConfigChannel+0x1d2>

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80029c2:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80029c4:	605d      	str	r5, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 80029c6:	619c      	str	r4, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 80029c8:	635e      	str	r6, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80029ca:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80029cc:	699c      	ldr	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80029ce:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80029d0:	f044 0408 	orr.w	r4, r4, #8
 80029d4:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80029d6:	6999      	ldr	r1, [r3, #24]
 80029d8:	f021 0104 	bic.w	r1, r1, #4
 80029dc:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80029de:	699a      	ldr	r2, [r3, #24]
 80029e0:	432a      	orrs	r2, r5
 80029e2:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 80029e4:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80029e6:	2201      	movs	r2, #1
 80029e8:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80029ec:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 80029f0:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 80029f2:	4618      	mov	r0, r3
}
 80029f4:	4770      	bx	lr
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80029f6:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80029f8:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80029fc:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80029fe:	680f      	ldr	r7, [r1, #0]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a00:	4e59      	ldr	r6, [pc, #356]	; (8002b68 <HAL_TIM_PWM_ConfigChannel+0x20c>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002a02:	f425 5580 	bic.w	r5, r5, #4096	; 0x1000
 8002a06:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8002a08:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8002a0a:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8002a0c:	69dc      	ldr	r4, [r3, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 8002a0e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002a12:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a16:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002a18:	ea42 320c 	orr.w	r2, r2, ip, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002a1c:	ea44 2407 	orr.w	r4, r4, r7, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a20:	d06f      	beq.n	8002b02 <HAL_TIM_PWM_ConfigChannel+0x1a6>
 8002a22:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002a26:	42b3      	cmp	r3, r6
 8002a28:	d06b      	beq.n	8002b02 <HAL_TIM_PWM_ConfigChannel+0x1a6>

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002a2a:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8002a2c:	605d      	str	r5, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8002a2e:	61dc      	str	r4, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8002a30:	641e      	str	r6, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a32:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002a34:	69dc      	ldr	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002a36:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002a38:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
 8002a3c:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002a3e:	69d9      	ldr	r1, [r3, #28]
 8002a40:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8002a44:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002a46:	69da      	ldr	r2, [r3, #28]
 8002a48:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8002a4c:	61da      	str	r2, [r3, #28]
      break;
 8002a4e:	e7c9      	b.n	80029e4 <HAL_TIM_PWM_ConfigChannel+0x88>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002a50:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002a52:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a54:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002a56:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002a58:	f8df c10c 	ldr.w	ip, [pc, #268]	; 8002b68 <HAL_TIM_PWM_ConfigChannel+0x20c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a5c:	f025 0510 	bic.w	r5, r5, #16
 8002a60:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8002a62:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8002a64:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8002a66:	699c      	ldr	r4, [r3, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 8002a68:	f022 0220 	bic.w	r2, r2, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002a6c:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002a70:	4563      	cmp	r3, ip
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002a72:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002a76:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002a7a:	d065      	beq.n	8002b48 <HAL_TIM_PWM_ConfigChannel+0x1ec>
 8002a7c:	4f3b      	ldr	r7, [pc, #236]	; (8002b6c <HAL_TIM_PWM_ConfigChannel+0x210>)
 8002a7e:	42bb      	cmp	r3, r7
 8002a80:	d062      	beq.n	8002b48 <HAL_TIM_PWM_ConfigChannel+0x1ec>
  TIMx->CCR2 = OC_Config->Pulse;
 8002a82:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8002a84:	605d      	str	r5, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002a86:	619c      	str	r4, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002a88:	639e      	str	r6, [r3, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8002a8a:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002a8c:	699c      	ldr	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002a8e:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002a90:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
 8002a94:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002a96:	6999      	ldr	r1, [r3, #24]
 8002a98:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8002a9c:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002a9e:	699a      	ldr	r2, [r3, #24]
 8002aa0:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8002aa4:	619a      	str	r2, [r3, #24]
      break;
 8002aa6:	e79d      	b.n	80029e4 <HAL_TIM_PWM_ConfigChannel+0x88>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002aa8:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002aaa:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002aac:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 8002aae:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002ab0:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 8002b68 <HAL_TIM_PWM_ConfigChannel+0x20c>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002ab4:	f425 7580 	bic.w	r5, r5, #256	; 0x100
 8002ab8:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8002aba:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8002abc:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8002abe:	69dc      	ldr	r4, [r3, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 8002ac0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002ac4:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002ac8:	4563      	cmp	r3, ip
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002aca:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 8002ace:	ea44 0406 	orr.w	r4, r4, r6
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002ad2:	d01c      	beq.n	8002b0e <HAL_TIM_PWM_ConfigChannel+0x1b2>
 8002ad4:	4f25      	ldr	r7, [pc, #148]	; (8002b6c <HAL_TIM_PWM_ConfigChannel+0x210>)
 8002ad6:	42bb      	cmp	r3, r7
 8002ad8:	d019      	beq.n	8002b0e <HAL_TIM_PWM_ConfigChannel+0x1b2>
  TIMx->CCR3 = OC_Config->Pulse;
 8002ada:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8002adc:	605d      	str	r5, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8002ade:	61dc      	str	r4, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8002ae0:	63de      	str	r6, [r3, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8002ae2:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002ae4:	69dc      	ldr	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002ae6:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002ae8:	f044 0408 	orr.w	r4, r4, #8
 8002aec:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002aee:	69d9      	ldr	r1, [r3, #28]
 8002af0:	f021 0104 	bic.w	r1, r1, #4
 8002af4:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002af6:	69da      	ldr	r2, [r3, #28]
 8002af8:	432a      	orrs	r2, r5
 8002afa:	61da      	str	r2, [r3, #28]
      break;
 8002afc:	e772      	b.n	80029e4 <HAL_TIM_PWM_ConfigChannel+0x88>
  __HAL_LOCK(htim);
 8002afe:	2002      	movs	r0, #2
}
 8002b00:	4770      	bx	lr
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002b02:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002b04:	f425 4580 	bic.w	r5, r5, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002b08:	ea45 1586 	orr.w	r5, r5, r6, lsl #6
 8002b0c:	e78d      	b.n	8002a2a <HAL_TIM_PWM_ConfigChannel+0xce>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002b0e:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8002b10:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002b14:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002b18:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002b1c:	f425 5c40 	bic.w	ip, r5, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002b20:	ea46 0507 	orr.w	r5, r6, r7
    tmpccer &= ~TIM_CCER_CC3NE;
 8002b24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002b28:	ea4c 1505 	orr.w	r5, ip, r5, lsl #4
 8002b2c:	e7d5      	b.n	8002ada <HAL_TIM_PWM_ConfigChannel+0x17e>
    tmpccer |= OC_Config->OCNPolarity;
 8002b2e:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8002b30:	f022 0208 	bic.w	r2, r2, #8
    tmpccer |= OC_Config->OCNPolarity;
 8002b34:	4332      	orrs	r2, r6
    tmpcr2 |= OC_Config->OCNIdleState;
 8002b36:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002b3a:	f425 7540 	bic.w	r5, r5, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8002b3e:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC1NE;
 8002b40:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8002b44:	4335      	orrs	r5, r6
 8002b46:	e73c      	b.n	80029c2 <HAL_TIM_PWM_ConfigChannel+0x66>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002b48:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8002b4a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002b4e:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002b52:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002b56:	f425 6c40 	bic.w	ip, r5, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002b5a:	ea46 0507 	orr.w	r5, r6, r7
    tmpccer &= ~TIM_CCER_CC2NE;
 8002b5e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002b62:	ea4c 0585 	orr.w	r5, ip, r5, lsl #2
 8002b66:	e78c      	b.n	8002a82 <HAL_TIM_PWM_ConfigChannel+0x126>
 8002b68:	40010000 	.word	0x40010000
 8002b6c:	40010400 	.word	0x40010400

08002b70 <HAL_TIM_OC_DelayElapsedCallback>:
 8002b70:	4770      	bx	lr
 8002b72:	bf00      	nop

08002b74 <HAL_TIM_IC_CaptureCallback>:
 8002b74:	4770      	bx	lr
 8002b76:	bf00      	nop

08002b78 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop

08002b7c <HAL_TIM_TriggerCallback>:
 8002b7c:	4770      	bx	lr
 8002b7e:	bf00      	nop

08002b80 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002b80:	6803      	ldr	r3, [r0, #0]
 8002b82:	691a      	ldr	r2, [r3, #16]
 8002b84:	0791      	lsls	r1, r2, #30
{
 8002b86:	b510      	push	{r4, lr}
 8002b88:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002b8a:	d502      	bpl.n	8002b92 <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002b8c:	68da      	ldr	r2, [r3, #12]
 8002b8e:	0792      	lsls	r2, r2, #30
 8002b90:	d45f      	bmi.n	8002c52 <HAL_TIM_IRQHandler+0xd2>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002b92:	691a      	ldr	r2, [r3, #16]
 8002b94:	0750      	lsls	r0, r2, #29
 8002b96:	d502      	bpl.n	8002b9e <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002b98:	68da      	ldr	r2, [r3, #12]
 8002b9a:	0751      	lsls	r1, r2, #29
 8002b9c:	d446      	bmi.n	8002c2c <HAL_TIM_IRQHandler+0xac>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002b9e:	691a      	ldr	r2, [r3, #16]
 8002ba0:	0712      	lsls	r2, r2, #28
 8002ba2:	d502      	bpl.n	8002baa <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002ba4:	68da      	ldr	r2, [r3, #12]
 8002ba6:	0710      	lsls	r0, r2, #28
 8002ba8:	d42e      	bmi.n	8002c08 <HAL_TIM_IRQHandler+0x88>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002baa:	691a      	ldr	r2, [r3, #16]
 8002bac:	06d2      	lsls	r2, r2, #27
 8002bae:	d502      	bpl.n	8002bb6 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002bb0:	68da      	ldr	r2, [r3, #12]
 8002bb2:	06d0      	lsls	r0, r2, #27
 8002bb4:	d418      	bmi.n	8002be8 <HAL_TIM_IRQHandler+0x68>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002bb6:	691a      	ldr	r2, [r3, #16]
 8002bb8:	07d1      	lsls	r1, r2, #31
 8002bba:	d502      	bpl.n	8002bc2 <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002bbc:	68da      	ldr	r2, [r3, #12]
 8002bbe:	07d2      	lsls	r2, r2, #31
 8002bc0:	d45d      	bmi.n	8002c7e <HAL_TIM_IRQHandler+0xfe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002bc2:	691a      	ldr	r2, [r3, #16]
 8002bc4:	0610      	lsls	r0, r2, #24
 8002bc6:	d502      	bpl.n	8002bce <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002bc8:	68da      	ldr	r2, [r3, #12]
 8002bca:	0611      	lsls	r1, r2, #24
 8002bcc:	d45f      	bmi.n	8002c8e <HAL_TIM_IRQHandler+0x10e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002bce:	691a      	ldr	r2, [r3, #16]
 8002bd0:	0652      	lsls	r2, r2, #25
 8002bd2:	d502      	bpl.n	8002bda <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002bd4:	68da      	ldr	r2, [r3, #12]
 8002bd6:	0650      	lsls	r0, r2, #25
 8002bd8:	d461      	bmi.n	8002c9e <HAL_TIM_IRQHandler+0x11e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002bda:	691a      	ldr	r2, [r3, #16]
 8002bdc:	0691      	lsls	r1, r2, #26
 8002bde:	d502      	bpl.n	8002be6 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002be0:	68da      	ldr	r2, [r3, #12]
 8002be2:	0692      	lsls	r2, r2, #26
 8002be4:	d443      	bmi.n	8002c6e <HAL_TIM_IRQHandler+0xee>
}
 8002be6:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002be8:	f06f 0210 	mvn.w	r2, #16
 8002bec:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002bee:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002bf0:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002bf2:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002bf6:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8002bf8:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002bfa:	d064      	beq.n	8002cc6 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8002bfc:	f7ff ffba 	bl	8002b74 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c00:	2200      	movs	r2, #0
 8002c02:	6823      	ldr	r3, [r4, #0]
 8002c04:	7722      	strb	r2, [r4, #28]
 8002c06:	e7d6      	b.n	8002bb6 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002c08:	f06f 0208 	mvn.w	r2, #8
 8002c0c:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c0e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c10:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c12:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c14:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8002c16:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c18:	d152      	bne.n	8002cc0 <HAL_TIM_IRQHandler+0x140>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c1a:	f7ff ffa9 	bl	8002b70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c1e:	4620      	mov	r0, r4
 8002c20:	f7ff ffaa 	bl	8002b78 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c24:	2200      	movs	r2, #0
 8002c26:	6823      	ldr	r3, [r4, #0]
 8002c28:	7722      	strb	r2, [r4, #28]
 8002c2a:	e7be      	b.n	8002baa <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002c2c:	f06f 0204 	mvn.w	r2, #4
 8002c30:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c32:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c34:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c36:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c3a:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8002c3c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c3e:	d13c      	bne.n	8002cba <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c40:	f7ff ff96 	bl	8002b70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c44:	4620      	mov	r0, r4
 8002c46:	f7ff ff97 	bl	8002b78 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	6823      	ldr	r3, [r4, #0]
 8002c4e:	7722      	strb	r2, [r4, #28]
 8002c50:	e7a5      	b.n	8002b9e <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002c52:	f06f 0202 	mvn.w	r2, #2
 8002c56:	611a      	str	r2, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c58:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c5a:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c5c:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c5e:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c60:	d025      	beq.n	8002cae <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 8002c62:	f7ff ff87 	bl	8002b74 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c66:	2200      	movs	r2, #0
 8002c68:	6823      	ldr	r3, [r4, #0]
 8002c6a:	7722      	strb	r2, [r4, #28]
 8002c6c:	e791      	b.n	8002b92 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002c6e:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8002c72:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002c74:	611a      	str	r2, [r3, #16]
}
 8002c76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8002c7a:	f000 b89b 	b.w	8002db4 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002c7e:	f06f 0201 	mvn.w	r2, #1
 8002c82:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c84:	4620      	mov	r0, r4
 8002c86:	f003 fbc5 	bl	8006414 <HAL_TIM_PeriodElapsedCallback>
 8002c8a:	6823      	ldr	r3, [r4, #0]
 8002c8c:	e799      	b.n	8002bc2 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002c8e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002c92:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002c94:	4620      	mov	r0, r4
 8002c96:	f000 f88f 	bl	8002db8 <HAL_TIMEx_BreakCallback>
 8002c9a:	6823      	ldr	r3, [r4, #0]
 8002c9c:	e797      	b.n	8002bce <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002c9e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002ca2:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002ca4:	4620      	mov	r0, r4
 8002ca6:	f7ff ff69 	bl	8002b7c <HAL_TIM_TriggerCallback>
 8002caa:	6823      	ldr	r3, [r4, #0]
 8002cac:	e795      	b.n	8002bda <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cae:	f7ff ff5f 	bl	8002b70 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cb2:	4620      	mov	r0, r4
 8002cb4:	f7ff ff60 	bl	8002b78 <HAL_TIM_PWM_PulseFinishedCallback>
 8002cb8:	e7d5      	b.n	8002c66 <HAL_TIM_IRQHandler+0xe6>
        HAL_TIM_IC_CaptureCallback(htim);
 8002cba:	f7ff ff5b 	bl	8002b74 <HAL_TIM_IC_CaptureCallback>
 8002cbe:	e7c4      	b.n	8002c4a <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 8002cc0:	f7ff ff58 	bl	8002b74 <HAL_TIM_IC_CaptureCallback>
 8002cc4:	e7ae      	b.n	8002c24 <HAL_TIM_IRQHandler+0xa4>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cc6:	f7ff ff53 	bl	8002b70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cca:	4620      	mov	r0, r4
 8002ccc:	f7ff ff54 	bl	8002b78 <HAL_TIM_PWM_PulseFinishedCallback>
 8002cd0:	e796      	b.n	8002c00 <HAL_TIM_IRQHandler+0x80>
 8002cd2:	bf00      	nop

08002cd4 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002cd4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d03a      	beq.n	8002d52 <HAL_TIMEx_MasterConfigSynchronization+0x7e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002cdc:	6803      	ldr	r3, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002cde:	2202      	movs	r2, #2
{
 8002ce0:	b470      	push	{r4, r5, r6}
  htim->State = HAL_TIM_STATE_BUSY;
 8002ce2:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8002ce6:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ce8:	680e      	ldr	r6, [r1, #0]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002cea:	4d1b      	ldr	r5, [pc, #108]	; (8002d58 <HAL_TIMEx_MasterConfigSynchronization+0x84>)
  tmpsmcr = htim->Instance->SMCR;
 8002cec:	689c      	ldr	r4, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8002cee:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002cf2:	4332      	orrs	r2, r6
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002cf4:	42ab      	cmp	r3, r5
  __HAL_LOCK(htim);
 8002cf6:	f04f 0601 	mov.w	r6, #1
 8002cfa:	f880 603c 	strb.w	r6, [r0, #60]	; 0x3c
  htim->Instance->CR2 = tmpcr2;
 8002cfe:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d00:	d019      	beq.n	8002d36 <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8002d02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d06:	d016      	beq.n	8002d36 <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8002d08:	4a14      	ldr	r2, [pc, #80]	; (8002d5c <HAL_TIMEx_MasterConfigSynchronization+0x88>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d013      	beq.n	8002d36 <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8002d0e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d00f      	beq.n	8002d36 <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8002d16:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d00b      	beq.n	8002d36 <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8002d1e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d007      	beq.n	8002d36 <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8002d26:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d003      	beq.n	8002d36 <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8002d2e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d104      	bne.n	8002d40 <HAL_TIMEx_MasterConfigSynchronization+0x6c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d36:	684a      	ldr	r2, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002d38:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d3c:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002d3e:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8002d40:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8002d42:	2201      	movs	r2, #1
 8002d44:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002d48:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 8002d4c:	bc70      	pop	{r4, r5, r6}
  return HAL_OK;
 8002d4e:	4618      	mov	r0, r3
}
 8002d50:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002d52:	2002      	movs	r0, #2
}
 8002d54:	4770      	bx	lr
 8002d56:	bf00      	nop
 8002d58:	40010000 	.word	0x40010000
 8002d5c:	40000400 	.word	0x40000400

08002d60 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d60:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d021      	beq.n	8002dac <HAL_TIMEx_ConfigBreakDeadTime+0x4c>
{
 8002d68:	b430      	push	{r4, r5}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002d6a:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002d6e:	e9d1 2400 	ldrd	r2, r4, [r1]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002d72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d76:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002d78:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002d7c:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002d7e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002d82:	e9d1 5404 	ldrd	r5, r4, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002d86:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002d88:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002d8c:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002d8e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002d92:	69c9      	ldr	r1, [r1, #28]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002d94:	6802      	ldr	r2, [r0, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002d96:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002d98:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002d9c:	430b      	orrs	r3, r1

  __HAL_UNLOCK(htim);
 8002d9e:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 8002da0:	6453      	str	r3, [r2, #68]	; 0x44

  return HAL_OK;
}
 8002da2:	bc30      	pop	{r4, r5}
  __HAL_UNLOCK(htim);
 8002da4:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
}
 8002da8:	4608      	mov	r0, r1
 8002daa:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002dac:	2302      	movs	r3, #2
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	4770      	bx	lr
 8002db2:	bf00      	nop

08002db4 <HAL_TIMEx_CommutCallback>:
 8002db4:	4770      	bx	lr
 8002db6:	bf00      	nop

08002db8 <HAL_TIMEx_BreakCallback>:
 8002db8:	4770      	bx	lr
 8002dba:	bf00      	nop

08002dbc <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002dbc:	2800      	cmp	r0, #0
 8002dbe:	f000 8093 	beq.w	8002ee8 <HAL_UART_Init+0x12c>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002dc2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 8002dc6:	b570      	push	{r4, r5, r6, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 8002dc8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002dcc:	4604      	mov	r4, r0
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	f000 8085 	beq.w	8002ede <HAL_UART_Init+0x122>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002dd4:	6823      	ldr	r3, [r4, #0]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002dd6:	6926      	ldr	r6, [r4, #16]
  huart->gState = HAL_UART_STATE_BUSY;
 8002dd8:	2224      	movs	r2, #36	; 0x24
 8002dda:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002dde:	68d8      	ldr	r0, [r3, #12]
 8002de0:	f420 5000 	bic.w	r0, r0, #8192	; 0x2000
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002de4:	e9d4 2502 	ldrd	r2, r5, [r4, #8]
  __HAL_UART_DISABLE(huart);
 8002de8:	60d8      	str	r0, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002dea:	6919      	ldr	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002dec:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002dee:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 8002df2:	4329      	orrs	r1, r5
 8002df4:	6119      	str	r1, [r3, #16]
  MODIFY_REG(huart->Instance->CR1,
 8002df6:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002df8:	6965      	ldr	r5, [r4, #20]
 8002dfa:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR1,
 8002dfc:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002e00:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1,
 8002e02:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002e06:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8002e08:	430a      	orrs	r2, r1
 8002e0a:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002e0c:	695a      	ldr	r2, [r3, #20]
 8002e0e:	69a1      	ldr	r1, [r4, #24]
 8002e10:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002e14:	430a      	orrs	r2, r1

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e16:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002e1a:	615a      	str	r2, [r3, #20]
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002e1c:	4a36      	ldr	r2, [pc, #216]	; (8002ef8 <HAL_UART_Init+0x13c>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e1e:	d034      	beq.n	8002e8a <HAL_UART_Init+0xce>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d063      	beq.n	8002eec <HAL_UART_Init+0x130>
 8002e24:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d05f      	beq.n	8002eec <HAL_UART_Init+0x130>
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002e2c:	f7ff fa36 	bl	800229c <HAL_RCC_GetPCLK1Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002e30:	6863      	ldr	r3, [r4, #4]
 8002e32:	4d32      	ldr	r5, [pc, #200]	; (8002efc <HAL_UART_Init+0x140>)
 8002e34:	2219      	movs	r2, #25
 8002e36:	fba0 0102 	umull	r0, r1, r0, r2
 8002e3a:	009a      	lsls	r2, r3, #2
 8002e3c:	0f9b      	lsrs	r3, r3, #30
 8002e3e:	f7fd ff13 	bl	8000c68 <__aeabi_uldivmod>
 8002e42:	fba5 2100 	umull	r2, r1, r5, r0
 8002e46:	0949      	lsrs	r1, r1, #5
 8002e48:	2264      	movs	r2, #100	; 0x64
 8002e4a:	fb02 0211 	mls	r2, r2, r1, r0
 8002e4e:	0112      	lsls	r2, r2, #4
 8002e50:	3232      	adds	r2, #50	; 0x32
 8002e52:	6823      	ldr	r3, [r4, #0]
 8002e54:	fba5 0202 	umull	r0, r2, r5, r2
 8002e58:	0109      	lsls	r1, r1, #4
 8002e5a:	eb01 1252 	add.w	r2, r1, r2, lsr #5
 8002e5e:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e60:	691a      	ldr	r2, [r3, #16]
 8002e62:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002e66:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e68:	695a      	ldr	r2, [r3, #20]
 8002e6a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002e6e:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8002e70:	68da      	ldr	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e72:	2500      	movs	r5, #0
  huart->gState = HAL_UART_STATE_READY;
 8002e74:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 8002e76:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002e7a:	60da      	str	r2, [r3, #12]
  return HAL_OK;
 8002e7c:	4628      	mov	r0, r5
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e7e:	63e5      	str	r5, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002e80:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002e84:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
}
 8002e88:	bd70      	pop	{r4, r5, r6, pc}
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d031      	beq.n	8002ef2 <HAL_UART_Init+0x136>
 8002e8e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d02d      	beq.n	8002ef2 <HAL_UART_Init+0x136>
      pclk = HAL_RCC_GetPCLK1Freq();
 8002e96:	f7ff fa01 	bl	800229c <HAL_RCC_GetPCLK1Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002e9a:	6862      	ldr	r2, [r4, #4]
 8002e9c:	2600      	movs	r6, #0
 8002e9e:	1892      	adds	r2, r2, r2
 8002ea0:	f04f 0119 	mov.w	r1, #25
 8002ea4:	eb46 0306 	adc.w	r3, r6, r6
 8002ea8:	fba0 0101 	umull	r0, r1, r0, r1
 8002eac:	f7fd fedc 	bl	8000c68 <__aeabi_uldivmod>
 8002eb0:	4e12      	ldr	r6, [pc, #72]	; (8002efc <HAL_UART_Init+0x140>)
 8002eb2:	6823      	ldr	r3, [r4, #0]
 8002eb4:	fba6 2100 	umull	r2, r1, r6, r0
 8002eb8:	094d      	lsrs	r5, r1, #5
 8002eba:	2264      	movs	r2, #100	; 0x64
 8002ebc:	fb02 0215 	mls	r2, r2, r5, r0
 8002ec0:	00d2      	lsls	r2, r2, #3
 8002ec2:	3232      	adds	r2, #50	; 0x32
 8002ec4:	fba6 1202 	umull	r1, r2, r6, r2
 8002ec8:	0952      	lsrs	r2, r2, #5
 8002eca:	f002 0107 	and.w	r1, r2, #7
 8002ece:	0052      	lsls	r2, r2, #1
 8002ed0:	eb01 1105 	add.w	r1, r1, r5, lsl #4
 8002ed4:	f402 72f8 	and.w	r2, r2, #496	; 0x1f0
 8002ed8:	440a      	add	r2, r1
 8002eda:	609a      	str	r2, [r3, #8]
 8002edc:	e7c0      	b.n	8002e60 <HAL_UART_Init+0xa4>
    huart->Lock = HAL_UNLOCKED;
 8002ede:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002ee2:	f004 fbe5 	bl	80076b0 <HAL_UART_MspInit>
 8002ee6:	e775      	b.n	8002dd4 <HAL_UART_Init+0x18>
    return HAL_ERROR;
 8002ee8:	2001      	movs	r0, #1
}
 8002eea:	4770      	bx	lr
      pclk = HAL_RCC_GetPCLK2Freq();
 8002eec:	f7ff f9e6 	bl	80022bc <HAL_RCC_GetPCLK2Freq>
 8002ef0:	e79e      	b.n	8002e30 <HAL_UART_Init+0x74>
      pclk = HAL_RCC_GetPCLK2Freq();
 8002ef2:	f7ff f9e3 	bl	80022bc <HAL_RCC_GetPCLK2Freq>
 8002ef6:	e7d0      	b.n	8002e9a <HAL_UART_Init+0xde>
 8002ef8:	40011000 	.word	0x40011000
 8002efc:	51eb851f 	.word	0x51eb851f

08002f00 <HAL_UART_Transmit>:
{
 8002f00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f04:	460e      	mov	r6, r1
  if (huart->gState == HAL_UART_STATE_READY)
 8002f06:	f890 1039 	ldrb.w	r1, [r0, #57]	; 0x39
 8002f0a:	2920      	cmp	r1, #32
{
 8002f0c:	b082      	sub	sp, #8
  if (huart->gState == HAL_UART_STATE_READY)
 8002f0e:	d132      	bne.n	8002f76 <HAL_UART_Transmit+0x76>
    if ((pData == NULL) || (Size == 0U))
 8002f10:	2e00      	cmp	r6, #0
 8002f12:	d034      	beq.n	8002f7e <HAL_UART_Transmit+0x7e>
 8002f14:	9201      	str	r2, [sp, #4]
 8002f16:	2a00      	cmp	r2, #0
 8002f18:	d031      	beq.n	8002f7e <HAL_UART_Transmit+0x7e>
 8002f1a:	461f      	mov	r7, r3
    __HAL_LOCK(huart);
 8002f1c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002f20:	2b01      	cmp	r3, #1
 8002f22:	4604      	mov	r4, r0
 8002f24:	d027      	beq.n	8002f76 <HAL_UART_Transmit+0x76>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f26:	f04f 0800 	mov.w	r8, #0
    __HAL_LOCK(huart);
 8002f2a:	2101      	movs	r1, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f2c:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f2e:	f8c0 803c 	str.w	r8, [r0, #60]	; 0x3c
    __HAL_LOCK(huart);
 8002f32:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f36:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8002f3a:	f7fe f85f 	bl	8000ffc <HAL_GetTick>
    huart->TxXferSize = Size;
 8002f3e:	9a01      	ldr	r2, [sp, #4]
 8002f40:	84a2      	strh	r2, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8002f42:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002f44:	6822      	ldr	r2, [r4, #0]
    __HAL_UNLOCK(huart);
 8002f46:	f884 8038 	strb.w	r8, [r4, #56]	; 0x38
    tickstart = HAL_GetTick();
 8002f4a:	4605      	mov	r5, r0
    while (huart->TxXferCount > 0U)
 8002f4c:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002f4e:	b29b      	uxth	r3, r3
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d03b      	beq.n	8002fcc <HAL_UART_Transmit+0xcc>
      huart->TxXferCount--;
 8002f54:	8ce0      	ldrh	r0, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002f56:	68a1      	ldr	r1, [r4, #8]
      huart->TxXferCount--;
 8002f58:	3801      	subs	r0, #1
 8002f5a:	b280      	uxth	r0, r0
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002f5c:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
      huart->TxXferCount--;
 8002f60:	84e0      	strh	r0, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002f62:	d01b      	beq.n	8002f9c <HAL_UART_Transmit+0x9c>
 8002f64:	1c78      	adds	r0, r7, #1
 8002f66:	d13b      	bne.n	8002fe0 <HAL_UART_Transmit+0xe0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f68:	6810      	ldr	r0, [r2, #0]
 8002f6a:	0601      	lsls	r1, r0, #24
 8002f6c:	d5fc      	bpl.n	8002f68 <HAL_UART_Transmit+0x68>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002f6e:	7833      	ldrb	r3, [r6, #0]
 8002f70:	6053      	str	r3, [r2, #4]
 8002f72:	3601      	adds	r6, #1
 8002f74:	e7ea      	b.n	8002f4c <HAL_UART_Transmit+0x4c>
    return HAL_BUSY;
 8002f76:	2002      	movs	r0, #2
}
 8002f78:	b002      	add	sp, #8
 8002f7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 8002f7e:	2001      	movs	r0, #1
}
 8002f80:	b002      	add	sp, #8
 8002f82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f86:	6813      	ldr	r3, [r2, #0]
 8002f88:	061b      	lsls	r3, r3, #24
 8002f8a:	d40c      	bmi.n	8002fa6 <HAL_UART_Transmit+0xa6>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002f8c:	2f00      	cmp	r7, #0
 8002f8e:	d031      	beq.n	8002ff4 <HAL_UART_Transmit+0xf4>
 8002f90:	f7fe f834 	bl	8000ffc <HAL_GetTick>
 8002f94:	1b40      	subs	r0, r0, r5
 8002f96:	4287      	cmp	r7, r0
 8002f98:	6822      	ldr	r2, [r4, #0]
 8002f9a:	d32b      	bcc.n	8002ff4 <HAL_UART_Transmit+0xf4>
 8002f9c:	1c78      	adds	r0, r7, #1
 8002f9e:	d1f2      	bne.n	8002f86 <HAL_UART_Transmit+0x86>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002fa0:	6810      	ldr	r0, [r2, #0]
 8002fa2:	0601      	lsls	r1, r0, #24
 8002fa4:	d5fc      	bpl.n	8002fa0 <HAL_UART_Transmit+0xa0>
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002fa6:	8833      	ldrh	r3, [r6, #0]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002fa8:	6921      	ldr	r1, [r4, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002faa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fae:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002fb0:	2900      	cmp	r1, #0
 8002fb2:	d1de      	bne.n	8002f72 <HAL_UART_Transmit+0x72>
          pData += 2U;
 8002fb4:	3602      	adds	r6, #2
 8002fb6:	e7c9      	b.n	8002f4c <HAL_UART_Transmit+0x4c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002fb8:	6813      	ldr	r3, [r2, #0]
 8002fba:	065b      	lsls	r3, r3, #25
 8002fbc:	d40b      	bmi.n	8002fd6 <HAL_UART_Transmit+0xd6>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002fbe:	b1cf      	cbz	r7, 8002ff4 <HAL_UART_Transmit+0xf4>
 8002fc0:	f7fe f81c 	bl	8000ffc <HAL_GetTick>
 8002fc4:	1b40      	subs	r0, r0, r5
 8002fc6:	4287      	cmp	r7, r0
 8002fc8:	6822      	ldr	r2, [r4, #0]
 8002fca:	d313      	bcc.n	8002ff4 <HAL_UART_Transmit+0xf4>
 8002fcc:	1c78      	adds	r0, r7, #1
 8002fce:	d1f3      	bne.n	8002fb8 <HAL_UART_Transmit+0xb8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002fd0:	6813      	ldr	r3, [r2, #0]
 8002fd2:	0659      	lsls	r1, r3, #25
 8002fd4:	d5fc      	bpl.n	8002fd0 <HAL_UART_Transmit+0xd0>
    huart->gState = HAL_UART_STATE_READY;
 8002fd6:	2320      	movs	r3, #32
 8002fd8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8002fdc:	2000      	movs	r0, #0
 8002fde:	e7cb      	b.n	8002f78 <HAL_UART_Transmit+0x78>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002fe0:	6813      	ldr	r3, [r2, #0]
 8002fe2:	061b      	lsls	r3, r3, #24
 8002fe4:	d4c3      	bmi.n	8002f6e <HAL_UART_Transmit+0x6e>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002fe6:	b12f      	cbz	r7, 8002ff4 <HAL_UART_Transmit+0xf4>
 8002fe8:	f7fe f808 	bl	8000ffc <HAL_GetTick>
 8002fec:	1b40      	subs	r0, r0, r5
 8002fee:	4287      	cmp	r7, r0
 8002ff0:	6822      	ldr	r2, [r4, #0]
 8002ff2:	d2b7      	bcs.n	8002f64 <HAL_UART_Transmit+0x64>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002ff4:	68d3      	ldr	r3, [r2, #12]
 8002ff6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002ffa:	60d3      	str	r3, [r2, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ffc:	6953      	ldr	r3, [r2, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8002ffe:	2120      	movs	r1, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003000:	f023 0301 	bic.w	r3, r3, #1
        __HAL_UNLOCK(huart);
 8003004:	2500      	movs	r5, #0
      return HAL_TIMEOUT;
 8003006:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003008:	6153      	str	r3, [r2, #20]
        huart->gState  = HAL_UART_STATE_READY;
 800300a:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
        __HAL_UNLOCK(huart);
 800300e:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
        huart->RxState = HAL_UART_STATE_READY;
 8003012:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
}
 8003016:	b002      	add	sp, #8
 8003018:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800301c <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 800301c:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8003020:	2b20      	cmp	r3, #32
 8003022:	d120      	bne.n	8003066 <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 8003024:	b309      	cbz	r1, 800306a <HAL_UART_Receive_IT+0x4e>
 8003026:	b302      	cbz	r2, 800306a <HAL_UART_Receive_IT+0x4e>
    __HAL_LOCK(huart);
 8003028:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800302c:	2b01      	cmp	r3, #1
 800302e:	d01a      	beq.n	8003066 <HAL_UART_Receive_IT+0x4a>
{
 8003030:	b430      	push	{r4, r5}
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003032:	2300      	movs	r3, #0
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003034:	6804      	ldr	r4, [r0, #0]
    huart->RxXferCount = Size;
 8003036:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003038:	2522      	movs	r5, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800303a:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800303c:	f880 503a 	strb.w	r5, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003040:	68e5      	ldr	r5, [r4, #12]
    huart->RxXferSize = Size;
 8003042:	8582      	strh	r2, [r0, #44]	; 0x2c
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003044:	f445 7580 	orr.w	r5, r5, #256	; 0x100
    huart->pRxBuffPtr = pData;
 8003048:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UNLOCK(huart);
 800304a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800304e:	60e5      	str	r5, [r4, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003050:	6962      	ldr	r2, [r4, #20]
 8003052:	f042 0201 	orr.w	r2, r2, #1
 8003056:	6162      	str	r2, [r4, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003058:	68e2      	ldr	r2, [r4, #12]
 800305a:	f042 0220 	orr.w	r2, r2, #32
    return HAL_OK;
 800305e:	4618      	mov	r0, r3
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003060:	60e2      	str	r2, [r4, #12]
}
 8003062:	bc30      	pop	{r4, r5}
 8003064:	4770      	bx	lr
    return HAL_BUSY;
 8003066:	2002      	movs	r0, #2
}
 8003068:	4770      	bx	lr
      return HAL_ERROR;
 800306a:	2001      	movs	r0, #1
 800306c:	4770      	bx	lr
 800306e:	bf00      	nop

08003070 <HAL_UART_TxCpltCallback>:
 8003070:	4770      	bx	lr
 8003072:	bf00      	nop

08003074 <UART_Receive_IT.part.1>:
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 8003074:	b510      	push	{r4, lr}
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003076:	6884      	ldr	r4, [r0, #8]
 8003078:	6901      	ldr	r1, [r0, #16]
 800307a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800307c:	6802      	ldr	r2, [r0, #0]
 800307e:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 8003082:	d020      	beq.n	80030c6 <UART_Receive_IT.part.1+0x52>
 8003084:	1c5c      	adds	r4, r3, #1
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003086:	6852      	ldr	r2, [r2, #4]
 8003088:	6284      	str	r4, [r0, #40]	; 0x28
      if (huart->Init.Parity == UART_PARITY_NONE)
 800308a:	b9c9      	cbnz	r1, 80030c0 <UART_Receive_IT.part.1+0x4c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800308c:	701a      	strb	r2, [r3, #0]
    if (--huart->RxXferCount == 0U)
 800308e:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8003090:	3b01      	subs	r3, #1
 8003092:	b29b      	uxth	r3, r3
 8003094:	85c3      	strh	r3, [r0, #46]	; 0x2e
 8003096:	b98b      	cbnz	r3, 80030bc <UART_Receive_IT.part.1+0x48>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003098:	6802      	ldr	r2, [r0, #0]
 800309a:	68d1      	ldr	r1, [r2, #12]
 800309c:	f021 0120 	bic.w	r1, r1, #32
 80030a0:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80030a2:	68d1      	ldr	r1, [r2, #12]
 80030a4:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 80030a8:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80030aa:	6951      	ldr	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80030ac:	2420      	movs	r4, #32
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80030ae:	f021 0101 	bic.w	r1, r1, #1
 80030b2:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80030b4:	f880 403a 	strb.w	r4, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 80030b8:	f001 febc 	bl	8004e34 <HAL_UART_RxCpltCallback>
}
 80030bc:	2000      	movs	r0, #0
 80030be:	bd10      	pop	{r4, pc}
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80030c0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80030c4:	e7e2      	b.n	800308c <UART_Receive_IT.part.1+0x18>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80030c6:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80030c8:	b929      	cbnz	r1, 80030d6 <UART_Receive_IT.part.1+0x62>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80030ca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80030ce:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 2U;
 80030d2:	6283      	str	r3, [r0, #40]	; 0x28
 80030d4:	e7db      	b.n	800308e <UART_Receive_IT.part.1+0x1a>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80030d6:	b2d2      	uxtb	r2, r2
 80030d8:	f823 2b01 	strh.w	r2, [r3], #1
        huart->pRxBuffPtr += 1U;
 80030dc:	6283      	str	r3, [r0, #40]	; 0x28
 80030de:	e7d6      	b.n	800308e <UART_Receive_IT.part.1+0x1a>

080030e0 <HAL_UART_ErrorCallback>:
 80030e0:	4770      	bx	lr
 80030e2:	bf00      	nop

080030e4 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80030e4:	6803      	ldr	r3, [r0, #0]
 80030e6:	681a      	ldr	r2, [r3, #0]
{
 80030e8:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 80030ea:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80030ec:	68dd      	ldr	r5, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80030ee:	6959      	ldr	r1, [r3, #20]
{
 80030f0:	4604      	mov	r4, r0
  if (errorflags == RESET)
 80030f2:	d046      	beq.n	8003182 <HAL_UART_IRQHandler+0x9e>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80030f4:	f011 0101 	ands.w	r1, r1, #1
 80030f8:	d04c      	beq.n	8003194 <HAL_UART_IRQHandler+0xb0>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80030fa:	07d0      	lsls	r0, r2, #31
 80030fc:	d505      	bpl.n	800310a <HAL_UART_IRQHandler+0x26>
 80030fe:	05ee      	lsls	r6, r5, #23
 8003100:	d503      	bpl.n	800310a <HAL_UART_IRQHandler+0x26>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003102:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8003104:	f040 0001 	orr.w	r0, r0, #1
 8003108:	63e0      	str	r0, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800310a:	0750      	lsls	r0, r2, #29
 800310c:	d574      	bpl.n	80031f8 <HAL_UART_IRQHandler+0x114>
 800310e:	b129      	cbz	r1, 800311c <HAL_UART_IRQHandler+0x38>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003110:	6be0      	ldr	r0, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003112:	0796      	lsls	r6, r2, #30
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003114:	f040 0002 	orr.w	r0, r0, #2
 8003118:	63e0      	str	r0, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800311a:	d471      	bmi.n	8003200 <HAL_UART_IRQHandler+0x11c>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800311c:	0716      	lsls	r6, r2, #28
 800311e:	d503      	bpl.n	8003128 <HAL_UART_IRQHandler+0x44>
 8003120:	06a8      	lsls	r0, r5, #26
 8003122:	d472      	bmi.n	800320a <HAL_UART_IRQHandler+0x126>
 8003124:	2900      	cmp	r1, #0
 8003126:	d170      	bne.n	800320a <HAL_UART_IRQHandler+0x126>
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003128:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800312a:	2900      	cmp	r1, #0
 800312c:	d031      	beq.n	8003192 <HAL_UART_IRQHandler+0xae>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800312e:	0696      	lsls	r6, r2, #26
 8003130:	d501      	bpl.n	8003136 <HAL_UART_IRQHandler+0x52>
 8003132:	06a8      	lsls	r0, r5, #26
 8003134:	d472      	bmi.n	800321c <HAL_UART_IRQHandler+0x138>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003136:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003138:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800313a:	0709      	lsls	r1, r1, #28
 800313c:	d402      	bmi.n	8003144 <HAL_UART_IRQHandler+0x60>
 800313e:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8003142:	d078      	beq.n	8003236 <HAL_UART_IRQHandler+0x152>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003144:	68da      	ldr	r2, [r3, #12]
 8003146:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800314a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800314c:	695a      	ldr	r2, [r3, #20]
  huart->RxState = HAL_UART_STATE_READY;
 800314e:	2120      	movs	r1, #32
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003150:	f022 0201 	bic.w	r2, r2, #1
 8003154:	615a      	str	r2, [r3, #20]
  huart->RxState = HAL_UART_STATE_READY;
 8003156:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800315a:	695a      	ldr	r2, [r3, #20]
 800315c:	0652      	lsls	r2, r2, #25
 800315e:	d559      	bpl.n	8003214 <HAL_UART_IRQHandler+0x130>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003160:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8003162:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003164:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003168:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 800316a:	2800      	cmp	r0, #0
 800316c:	d052      	beq.n	8003214 <HAL_UART_IRQHandler+0x130>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800316e:	4b3a      	ldr	r3, [pc, #232]	; (8003258 <HAL_UART_IRQHandler+0x174>)
 8003170:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003172:	f7fe fbc5 	bl	8001900 <HAL_DMA_Abort_IT>
 8003176:	b160      	cbz	r0, 8003192 <HAL_UART_IRQHandler+0xae>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003178:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 800317a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800317e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8003180:	4718      	bx	r3
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003182:	0691      	lsls	r1, r2, #26
 8003184:	d509      	bpl.n	800319a <HAL_UART_IRQHandler+0xb6>
 8003186:	06ae      	lsls	r6, r5, #26
 8003188:	d507      	bpl.n	800319a <HAL_UART_IRQHandler+0xb6>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800318a:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 800318e:	2b22      	cmp	r3, #34	; 0x22
 8003190:	d04d      	beq.n	800322e <HAL_UART_IRQHandler+0x14a>
}
 8003192:	bd70      	pop	{r4, r5, r6, pc}
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003194:	f415 7f90 	tst.w	r5, #288	; 0x120
 8003198:	d1af      	bne.n	80030fa <HAL_UART_IRQHandler+0x16>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800319a:	0616      	lsls	r6, r2, #24
 800319c:	d40e      	bmi.n	80031bc <HAL_UART_IRQHandler+0xd8>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800319e:	0651      	lsls	r1, r2, #25
 80031a0:	d5f7      	bpl.n	8003192 <HAL_UART_IRQHandler+0xae>
 80031a2:	066a      	lsls	r2, r5, #25
 80031a4:	d5f5      	bpl.n	8003192 <HAL_UART_IRQHandler+0xae>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80031a6:	68da      	ldr	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80031a8:	2120      	movs	r1, #32
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80031aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80031ae:	60da      	str	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 80031b0:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 80031b2:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80031b6:	f7ff ff5b 	bl	8003070 <HAL_UART_TxCpltCallback>
}
 80031ba:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80031bc:	0628      	lsls	r0, r5, #24
 80031be:	d5ee      	bpl.n	800319e <HAL_UART_IRQHandler+0xba>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80031c0:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 80031c4:	2a21      	cmp	r2, #33	; 0x21
 80031c6:	d1e4      	bne.n	8003192 <HAL_UART_IRQHandler+0xae>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80031c8:	68a1      	ldr	r1, [r4, #8]
 80031ca:	6a22      	ldr	r2, [r4, #32]
 80031cc:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80031d0:	d036      	beq.n	8003240 <HAL_UART_IRQHandler+0x15c>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80031d2:	1c51      	adds	r1, r2, #1
 80031d4:	6221      	str	r1, [r4, #32]
 80031d6:	7812      	ldrb	r2, [r2, #0]
 80031d8:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 80031da:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80031dc:	3a01      	subs	r2, #1
 80031de:	b292      	uxth	r2, r2
 80031e0:	84e2      	strh	r2, [r4, #38]	; 0x26
 80031e2:	2a00      	cmp	r2, #0
 80031e4:	d1d5      	bne.n	8003192 <HAL_UART_IRQHandler+0xae>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80031e6:	68da      	ldr	r2, [r3, #12]
 80031e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80031ec:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80031ee:	68da      	ldr	r2, [r3, #12]
 80031f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80031f4:	60da      	str	r2, [r3, #12]
}
 80031f6:	bd70      	pop	{r4, r5, r6, pc}
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80031f8:	0790      	lsls	r0, r2, #30
 80031fa:	d58f      	bpl.n	800311c <HAL_UART_IRQHandler+0x38>
 80031fc:	2900      	cmp	r1, #0
 80031fe:	d08d      	beq.n	800311c <HAL_UART_IRQHandler+0x38>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003200:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8003202:	f040 0004 	orr.w	r0, r0, #4
 8003206:	63e0      	str	r0, [r4, #60]	; 0x3c
 8003208:	e788      	b.n	800311c <HAL_UART_IRQHandler+0x38>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800320a:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800320c:	f041 0108 	orr.w	r1, r1, #8
 8003210:	63e1      	str	r1, [r4, #60]	; 0x3c
 8003212:	e789      	b.n	8003128 <HAL_UART_IRQHandler+0x44>
            HAL_UART_ErrorCallback(huart);
 8003214:	4620      	mov	r0, r4
 8003216:	f7ff ff63 	bl	80030e0 <HAL_UART_ErrorCallback>
}
 800321a:	bd70      	pop	{r4, r5, r6, pc}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800321c:	f894 203a 	ldrb.w	r2, [r4, #58]	; 0x3a
 8003220:	2a22      	cmp	r2, #34	; 0x22
 8003222:	d188      	bne.n	8003136 <HAL_UART_IRQHandler+0x52>
 8003224:	4620      	mov	r0, r4
 8003226:	f7ff ff25 	bl	8003074 <UART_Receive_IT.part.1>
 800322a:	6823      	ldr	r3, [r4, #0]
 800322c:	e783      	b.n	8003136 <HAL_UART_IRQHandler+0x52>
}
 800322e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8003232:	f7ff bf1f 	b.w	8003074 <UART_Receive_IT.part.1>
        HAL_UART_ErrorCallback(huart);
 8003236:	4620      	mov	r0, r4
 8003238:	f7ff ff52 	bl	80030e0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800323c:	63e5      	str	r5, [r4, #60]	; 0x3c
}
 800323e:	bd70      	pop	{r4, r5, r6, pc}
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003240:	8811      	ldrh	r1, [r2, #0]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003242:	6920      	ldr	r0, [r4, #16]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003244:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003248:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800324a:	b910      	cbnz	r0, 8003252 <HAL_UART_IRQHandler+0x16e>
        huart->pTxBuffPtr += 2U;
 800324c:	3202      	adds	r2, #2
 800324e:	6222      	str	r2, [r4, #32]
 8003250:	e7c3      	b.n	80031da <HAL_UART_IRQHandler+0xf6>
        huart->pTxBuffPtr += 1U;
 8003252:	3201      	adds	r2, #1
 8003254:	6222      	str	r2, [r4, #32]
 8003256:	e7c0      	b.n	80031da <HAL_UART_IRQHandler+0xf6>
 8003258:	0800325d 	.word	0x0800325d

0800325c <UART_DMAAbortOnError>:
{
 800325c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800325e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 8003260:	2200      	movs	r2, #0
 8003262:	85da      	strh	r2, [r3, #46]	; 0x2e
  HAL_UART_ErrorCallback(huart);
 8003264:	4618      	mov	r0, r3
  huart->TxXferCount = 0x00U;
 8003266:	84da      	strh	r2, [r3, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8003268:	f7ff ff3a 	bl	80030e0 <HAL_UART_ErrorCallback>
}
 800326c:	bd08      	pop	{r3, pc}
 800326e:	bf00      	nop

08003270 <ist_reg_read_by_mpu>:
	* @param  addr: the address to be read of IST8310's register
	* @retval 
  * @usage  call in ist8310_init() function
	*/
static uint8_t ist_reg_read_by_mpu(uint8_t addr)
{
 8003270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    MPU_NSS_LOW;
 8003274:	4e4a      	ldr	r6, [pc, #296]	; (80033a0 <ist_reg_read_by_mpu+0x130>)
    tx = reg & 0x7F;
 8003276:	4c4b      	ldr	r4, [pc, #300]	; (80033a4 <ist_reg_read_by_mpu+0x134>)
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003278:	4d4b      	ldr	r5, [pc, #300]	; (80033a8 <ist_reg_read_by_mpu+0x138>)
 800327a:	4f4c      	ldr	r7, [pc, #304]	; (80033ac <ist_reg_read_by_mpu+0x13c>)
{
 800327c:	b082      	sub	sp, #8
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800327e:	f04f 0837 	mov.w	r8, #55	; 0x37
{
 8003282:	4681      	mov	r9, r0
    MPU_NSS_LOW;
 8003284:	2200      	movs	r2, #0
 8003286:	4630      	mov	r0, r6
 8003288:	2140      	movs	r1, #64	; 0x40
 800328a:	f7fe fd49 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 800328e:	f04f 0c32 	mov.w	ip, #50	; 0x32
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003292:	4621      	mov	r1, r4
 8003294:	462a      	mov	r2, r5
 8003296:	4638      	mov	r0, r7
 8003298:	f8cd 8000 	str.w	r8, [sp]
 800329c:	2301      	movs	r3, #1
    tx = reg & 0x7F;
 800329e:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80032a2:	f7ff f85b 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80032a6:	2301      	movs	r3, #1
 80032a8:	462a      	mov	r2, r5
 80032aa:	4621      	mov	r1, r4
 80032ac:	f8cd 8000 	str.w	r8, [sp]
 80032b0:	4638      	mov	r0, r7
    tx = data;
 80032b2:	f884 9000 	strb.w	r9, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80032b6:	f7ff f851 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80032ba:	4630      	mov	r0, r6
 80032bc:	2201      	movs	r2, #1
 80032be:	2140      	movs	r1, #64	; 0x40
 80032c0:	f7fe fd2e 	bl	8001d20 <HAL_GPIO_WritePin>
    uint8_t retval;
    mpu_write_byte(MPU6500_I2C_SLV4_REG, addr);
    MPU_DELAY(10);
 80032c4:	200a      	movs	r0, #10
 80032c6:	f7fd fe9f 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 80032ca:	4630      	mov	r0, r6
 80032cc:	2200      	movs	r2, #0
 80032ce:	2140      	movs	r1, #64	; 0x40
 80032d0:	f7fe fd26 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 80032d4:	f04f 0934 	mov.w	r9, #52	; 0x34
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80032d8:	462a      	mov	r2, r5
 80032da:	4621      	mov	r1, r4
 80032dc:	f8cd 8000 	str.w	r8, [sp]
 80032e0:	4638      	mov	r0, r7
 80032e2:	2301      	movs	r3, #1
    tx = reg & 0x7F;
 80032e4:	f884 9000 	strb.w	r9, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80032e8:	f7ff f838 	bl	800235c <HAL_SPI_TransmitReceive>
    tx = data;
 80032ec:	f04f 0c80 	mov.w	ip, #128	; 0x80
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80032f0:	2301      	movs	r3, #1
 80032f2:	462a      	mov	r2, r5
 80032f4:	4621      	mov	r1, r4
 80032f6:	f8cd 8000 	str.w	r8, [sp]
 80032fa:	4638      	mov	r0, r7
    tx = data;
 80032fc:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003300:	f7ff f82c 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003304:	4630      	mov	r0, r6
 8003306:	2201      	movs	r2, #1
 8003308:	2140      	movs	r1, #64	; 0x40
 800330a:	f7fe fd09 	bl	8001d20 <HAL_GPIO_WritePin>
    mpu_write_byte(MPU6500_I2C_SLV4_CTRL, 0x80);
    MPU_DELAY(10);
 800330e:	200a      	movs	r0, #10
 8003310:	f7fd fe7a 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003314:	4630      	mov	r0, r6
 8003316:	2200      	movs	r2, #0
 8003318:	2140      	movs	r1, #64	; 0x40
 800331a:	f7fe fd01 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg | 0x80;
 800331e:	f04f 0cb5 	mov.w	ip, #181	; 0xb5
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003322:	462a      	mov	r2, r5
 8003324:	4621      	mov	r1, r4
 8003326:	f8cd 8000 	str.w	r8, [sp]
 800332a:	4638      	mov	r0, r7
 800332c:	2301      	movs	r3, #1
    tx = reg | 0x80;
 800332e:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003332:	f7ff f813 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003336:	2301      	movs	r3, #1
 8003338:	462a      	mov	r2, r5
 800333a:	4621      	mov	r1, r4
 800333c:	f8cd 8000 	str.w	r8, [sp]
 8003340:	4638      	mov	r0, r7
 8003342:	f7ff f80b 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003346:	4630      	mov	r0, r6
 8003348:	2201      	movs	r2, #1
 800334a:	2140      	movs	r1, #64	; 0x40
 800334c:	f7fe fce8 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_NSS_LOW;
 8003350:	4630      	mov	r0, r6
 8003352:	2200      	movs	r2, #0
 8003354:	2140      	movs	r1, #64	; 0x40
    return rx;
 8003356:	f895 a000 	ldrb.w	sl, [r5]
    MPU_NSS_LOW;
 800335a:	f7fe fce1 	bl	8001d20 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800335e:	462a      	mov	r2, r5
 8003360:	4621      	mov	r1, r4
 8003362:	f8cd 8000 	str.w	r8, [sp]
 8003366:	4638      	mov	r0, r7
 8003368:	2301      	movs	r3, #1
    tx = reg & 0x7F;
 800336a:	f884 9000 	strb.w	r9, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800336e:	f7fe fff5 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003372:	2301      	movs	r3, #1
 8003374:	462a      	mov	r2, r5
 8003376:	4621      	mov	r1, r4
 8003378:	f8cd 8000 	str.w	r8, [sp]
 800337c:	4638      	mov	r0, r7
    tx = data;
 800337e:	2500      	movs	r5, #0
 8003380:	7025      	strb	r5, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003382:	f7fe ffeb 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003386:	4630      	mov	r0, r6
 8003388:	2201      	movs	r2, #1
 800338a:	2140      	movs	r1, #64	; 0x40
 800338c:	f7fe fcc8 	bl	8001d20 <HAL_GPIO_WritePin>
    retval = mpu_read_byte(MPU6500_I2C_SLV4_DI);
    /* turn off slave4 after read */
    mpu_write_byte(MPU6500_I2C_SLV4_CTRL, 0x00);
    MPU_DELAY(10);
 8003390:	200a      	movs	r0, #10
 8003392:	f7fd fe39 	bl	8001008 <HAL_Delay>
    return retval;
}
 8003396:	4650      	mov	r0, sl
 8003398:	b002      	add	sp, #8
 800339a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800339e:	bf00      	nop
 80033a0:	40021400 	.word	0x40021400
 80033a4:	2000024d 	.word	0x2000024d
 80033a8:	2000024c 	.word	0x2000024c
 80033ac:	200006b0 	.word	0x200006b0

080033b0 <ist_reg_write_by_mpu>:
{
 80033b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    tx = reg & 0x7F;
 80033b4:	4c4a      	ldr	r4, [pc, #296]	; (80034e0 <ist_reg_write_by_mpu+0x130>)
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80033b6:	4f4b      	ldr	r7, [pc, #300]	; (80034e4 <ist_reg_write_by_mpu+0x134>)
 80033b8:	4e4b      	ldr	r6, [pc, #300]	; (80034e8 <ist_reg_write_by_mpu+0x138>)
{
 80033ba:	b083      	sub	sp, #12
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80033bc:	f04f 0837 	mov.w	r8, #55	; 0x37
{
 80033c0:	4683      	mov	fp, r0
 80033c2:	460d      	mov	r5, r1
    MPU_NSS_LOW;
 80033c4:	4849      	ldr	r0, [pc, #292]	; (80034ec <ist_reg_write_by_mpu+0x13c>)
 80033c6:	2200      	movs	r2, #0
 80033c8:	2140      	movs	r1, #64	; 0x40
 80033ca:	f7fe fca9 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 80033ce:	f04f 0a2a 	mov.w	sl, #42	; 0x2a
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80033d2:	4621      	mov	r1, r4
 80033d4:	463a      	mov	r2, r7
 80033d6:	4630      	mov	r0, r6
 80033d8:	f8cd 8000 	str.w	r8, [sp]
 80033dc:	2301      	movs	r3, #1
    tx = data;
 80033de:	f04f 0900 	mov.w	r9, #0
    tx = reg & 0x7F;
 80033e2:	f884 a000 	strb.w	sl, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80033e6:	f7fe ffb9 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80033ea:	2301      	movs	r3, #1
 80033ec:	463a      	mov	r2, r7
 80033ee:	4621      	mov	r1, r4
 80033f0:	f8cd 8000 	str.w	r8, [sp]
 80033f4:	4630      	mov	r0, r6
    tx = data;
 80033f6:	f884 9000 	strb.w	r9, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80033fa:	f7fe ffaf 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80033fe:	2201      	movs	r2, #1
 8003400:	2140      	movs	r1, #64	; 0x40
 8003402:	483a      	ldr	r0, [pc, #232]	; (80034ec <ist_reg_write_by_mpu+0x13c>)
 8003404:	f7fe fc8c 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003408:	2002      	movs	r0, #2
 800340a:	f7fd fdfd 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 800340e:	464a      	mov	r2, r9
 8003410:	4836      	ldr	r0, [pc, #216]	; (80034ec <ist_reg_write_by_mpu+0x13c>)
 8003412:	2140      	movs	r1, #64	; 0x40
 8003414:	f7fe fc84 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003418:	f04f 0c29 	mov.w	ip, #41	; 0x29
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800341c:	463a      	mov	r2, r7
 800341e:	4621      	mov	r1, r4
 8003420:	f8cd 8000 	str.w	r8, [sp]
 8003424:	4630      	mov	r0, r6
 8003426:	2301      	movs	r3, #1
    tx = reg & 0x7F;
 8003428:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800342c:	f7fe ff96 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003430:	2301      	movs	r3, #1
 8003432:	463a      	mov	r2, r7
 8003434:	4621      	mov	r1, r4
 8003436:	f8cd 8000 	str.w	r8, [sp]
 800343a:	4630      	mov	r0, r6
    tx = data;
 800343c:	f884 b000 	strb.w	fp, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003440:	f7fe ff8c 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003444:	2201      	movs	r2, #1
 8003446:	2140      	movs	r1, #64	; 0x40
 8003448:	4828      	ldr	r0, [pc, #160]	; (80034ec <ist_reg_write_by_mpu+0x13c>)
 800344a:	f7fe fc69 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 800344e:	2002      	movs	r0, #2
 8003450:	f7fd fdda 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003454:	464a      	mov	r2, r9
 8003456:	4825      	ldr	r0, [pc, #148]	; (80034ec <ist_reg_write_by_mpu+0x13c>)
 8003458:	2140      	movs	r1, #64	; 0x40
 800345a:	f7fe fc61 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 800345e:	f04f 0c64 	mov.w	ip, #100	; 0x64
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003462:	463a      	mov	r2, r7
 8003464:	4621      	mov	r1, r4
 8003466:	f8cd 8000 	str.w	r8, [sp]
 800346a:	4630      	mov	r0, r6
 800346c:	2301      	movs	r3, #1
    tx = reg & 0x7F;
 800346e:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003472:	f7fe ff73 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003476:	2301      	movs	r3, #1
 8003478:	463a      	mov	r2, r7
 800347a:	4621      	mov	r1, r4
 800347c:	f8cd 8000 	str.w	r8, [sp]
 8003480:	4630      	mov	r0, r6
    tx = data;
 8003482:	7025      	strb	r5, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003484:	f7fe ff6a 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003488:	2201      	movs	r2, #1
 800348a:	2140      	movs	r1, #64	; 0x40
 800348c:	4817      	ldr	r0, [pc, #92]	; (80034ec <ist_reg_write_by_mpu+0x13c>)
 800348e:	f7fe fc47 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003492:	2002      	movs	r0, #2
 8003494:	f7fd fdb8 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003498:	464a      	mov	r2, r9
 800349a:	4814      	ldr	r0, [pc, #80]	; (80034ec <ist_reg_write_by_mpu+0x13c>)
 800349c:	2140      	movs	r1, #64	; 0x40
 800349e:	f7fe fc3f 	bl	8001d20 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80034a2:	463a      	mov	r2, r7
 80034a4:	4621      	mov	r1, r4
 80034a6:	f8cd 8000 	str.w	r8, [sp]
 80034aa:	4630      	mov	r0, r6
 80034ac:	2301      	movs	r3, #1
    tx = reg & 0x7F;
 80034ae:	f884 a000 	strb.w	sl, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80034b2:	f7fe ff53 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80034b6:	463a      	mov	r2, r7
 80034b8:	4621      	mov	r1, r4
 80034ba:	2301      	movs	r3, #1
 80034bc:	f8cd 8000 	str.w	r8, [sp]
 80034c0:	4630      	mov	r0, r6
    tx = data;
 80034c2:	2681      	movs	r6, #129	; 0x81
 80034c4:	7026      	strb	r6, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80034c6:	f7fe ff49 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80034ca:	4808      	ldr	r0, [pc, #32]	; (80034ec <ist_reg_write_by_mpu+0x13c>)
 80034cc:	2201      	movs	r2, #1
 80034ce:	2140      	movs	r1, #64	; 0x40
 80034d0:	f7fe fc26 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 80034d4:	200a      	movs	r0, #10
}
 80034d6:	b003      	add	sp, #12
 80034d8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    MPU_DELAY(10);
 80034dc:	f7fd bd94 	b.w	8001008 <HAL_Delay>
 80034e0:	2000024d 	.word	0x2000024d
 80034e4:	2000024c 	.word	0x2000024c
 80034e8:	200006b0 	.word	0x200006b0
 80034ec:	40021400 	.word	0x40021400

080034f0 <ist8310_init>:
	* @param  
	* @retval 
  * @usage  call in mpu_device_init() function
	*/
uint8_t ist8310_init()
{
 80034f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    tx = reg & 0x7F;
 80034f4:	4cc9      	ldr	r4, [pc, #804]	; (800381c <ist8310_init+0x32c>)
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80034f6:	4dca      	ldr	r5, [pc, #808]	; (8003820 <ist8310_init+0x330>)
    MPU_NSS_LOW;
 80034f8:	48ca      	ldr	r0, [pc, #808]	; (8003824 <ist8310_init+0x334>)
{
 80034fa:	b083      	sub	sp, #12
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80034fc:	2637      	movs	r6, #55	; 0x37
    MPU_NSS_LOW;
 80034fe:	2200      	movs	r2, #0
 8003500:	2140      	movs	r1, #64	; 0x40
 8003502:	f7fe fc0d 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003506:	276a      	movs	r7, #106	; 0x6a
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003508:	4621      	mov	r1, r4
 800350a:	462a      	mov	r2, r5
 800350c:	2301      	movs	r3, #1
 800350e:	9600      	str	r6, [sp, #0]
 8003510:	48c5      	ldr	r0, [pc, #788]	; (8003828 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 8003512:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003514:	f7fe ff22 	bl	800235c <HAL_SPI_TransmitReceive>
    tx = data;
 8003518:	2730      	movs	r7, #48	; 0x30
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800351a:	2301      	movs	r3, #1
 800351c:	462a      	mov	r2, r5
 800351e:	4621      	mov	r1, r4
 8003520:	9600      	str	r6, [sp, #0]
 8003522:	48c1      	ldr	r0, [pc, #772]	; (8003828 <ist8310_init+0x338>)
    tx = data;
 8003524:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003526:	f7fe ff19 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800352a:	2201      	movs	r2, #1
 800352c:	2140      	movs	r1, #64	; 0x40
 800352e:	48bd      	ldr	r0, [pc, #756]	; (8003824 <ist8310_init+0x334>)
 8003530:	f7fe fbf6 	bl	8001d20 <HAL_GPIO_WritePin>
	  /* enable iic master mode */
    mpu_write_byte(MPU6500_USER_CTRL, 0x30);
    MPU_DELAY(10);
 8003534:	200a      	movs	r0, #10
 8003536:	f7fd fd67 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 800353a:	2200      	movs	r2, #0
 800353c:	2140      	movs	r1, #64	; 0x40
 800353e:	48b9      	ldr	r0, [pc, #740]	; (8003824 <ist8310_init+0x334>)
 8003540:	f7fe fbee 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003544:	f04f 0724 	mov.w	r7, #36	; 0x24
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003548:	462a      	mov	r2, r5
 800354a:	4621      	mov	r1, r4
 800354c:	2301      	movs	r3, #1
 800354e:	9600      	str	r6, [sp, #0]
 8003550:	48b5      	ldr	r0, [pc, #724]	; (8003828 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 8003552:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003554:	f7fe ff02 	bl	800235c <HAL_SPI_TransmitReceive>
    tx = data;
 8003558:	270d      	movs	r7, #13
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800355a:	2301      	movs	r3, #1
 800355c:	462a      	mov	r2, r5
 800355e:	4621      	mov	r1, r4
 8003560:	9600      	str	r6, [sp, #0]
 8003562:	48b1      	ldr	r0, [pc, #708]	; (8003828 <ist8310_init+0x338>)
    tx = data;
 8003564:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003566:	f7fe fef9 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800356a:	2201      	movs	r2, #1
 800356c:	2140      	movs	r1, #64	; 0x40
 800356e:	48ad      	ldr	r0, [pc, #692]	; (8003824 <ist8310_init+0x334>)
 8003570:	f7fe fbd6 	bl	8001d20 <HAL_GPIO_WritePin>
	  /* enable iic 400khz */
    mpu_write_byte(MPU6500_I2C_MST_CTRL, 0x0d); 
    MPU_DELAY(10);
 8003574:	200a      	movs	r0, #10
 8003576:	f7fd fd47 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 800357a:	2200      	movs	r2, #0
 800357c:	2140      	movs	r1, #64	; 0x40
 800357e:	48a9      	ldr	r0, [pc, #676]	; (8003824 <ist8310_init+0x334>)
 8003580:	f7fe fbce 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003584:	f04f 0728 	mov.w	r7, #40	; 0x28
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003588:	462a      	mov	r2, r5
 800358a:	4621      	mov	r1, r4
 800358c:	2301      	movs	r3, #1
 800358e:	9600      	str	r6, [sp, #0]
 8003590:	48a5      	ldr	r0, [pc, #660]	; (8003828 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 8003592:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003594:	f7fe fee2 	bl	800235c <HAL_SPI_TransmitReceive>
    tx = data;
 8003598:	f04f 070e 	mov.w	r7, #14
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800359c:	2301      	movs	r3, #1
 800359e:	462a      	mov	r2, r5
 80035a0:	4621      	mov	r1, r4
 80035a2:	9600      	str	r6, [sp, #0]
 80035a4:	48a0      	ldr	r0, [pc, #640]	; (8003828 <ist8310_init+0x338>)
    tx = data;
 80035a6:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80035a8:	f7fe fed8 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80035ac:	2201      	movs	r2, #1
 80035ae:	2140      	movs	r1, #64	; 0x40
 80035b0:	489c      	ldr	r0, [pc, #624]	; (8003824 <ist8310_init+0x334>)
 80035b2:	f7fe fbb5 	bl	8001d20 <HAL_GPIO_WritePin>

    /* turn on slave 1 for ist write and slave 4 to ist read */
    mpu_write_byte(MPU6500_I2C_SLV1_ADDR, IST8310_ADDRESS);  
    MPU_DELAY(10);
 80035b6:	200a      	movs	r0, #10
 80035b8:	f7fd fd26 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 80035bc:	2200      	movs	r2, #0
 80035be:	2140      	movs	r1, #64	; 0x40
 80035c0:	4898      	ldr	r0, [pc, #608]	; (8003824 <ist8310_init+0x334>)
 80035c2:	f7fe fbad 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 80035c6:	2731      	movs	r7, #49	; 0x31
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80035c8:	462a      	mov	r2, r5
 80035ca:	4621      	mov	r1, r4
 80035cc:	2301      	movs	r3, #1
 80035ce:	9600      	str	r6, [sp, #0]
 80035d0:	4895      	ldr	r0, [pc, #596]	; (8003828 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 80035d2:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80035d4:	f7fe fec2 	bl	800235c <HAL_SPI_TransmitReceive>
    tx = data;
 80035d8:	f06f 0771 	mvn.w	r7, #113	; 0x71
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80035dc:	2301      	movs	r3, #1
 80035de:	462a      	mov	r2, r5
 80035e0:	4621      	mov	r1, r4
 80035e2:	9600      	str	r6, [sp, #0]
 80035e4:	4890      	ldr	r0, [pc, #576]	; (8003828 <ist8310_init+0x338>)
    tx = data;
 80035e6:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80035e8:	f7fe feb8 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80035ec:	2201      	movs	r2, #1
 80035ee:	2140      	movs	r1, #64	; 0x40
 80035f0:	488c      	ldr	r0, [pc, #560]	; (8003824 <ist8310_init+0x334>)
 80035f2:	f7fe fb95 	bl	8001d20 <HAL_GPIO_WritePin>
    mpu_write_byte(MPU6500_I2C_SLV4_ADDR, 0x80 | IST8310_ADDRESS);
    MPU_DELAY(10);
 80035f6:	200a      	movs	r0, #10
 80035f8:	f7fd fd06 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 80035fc:	2200      	movs	r2, #0
 80035fe:	2140      	movs	r1, #64	; 0x40
 8003600:	4888      	ldr	r0, [pc, #544]	; (8003824 <ist8310_init+0x334>)
 8003602:	f7fe fb8d 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003606:	f04f 0a2a 	mov.w	sl, #42	; 0x2a
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800360a:	462a      	mov	r2, r5
 800360c:	4621      	mov	r1, r4
 800360e:	2301      	movs	r3, #1
 8003610:	9600      	str	r6, [sp, #0]
 8003612:	4885      	ldr	r0, [pc, #532]	; (8003828 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 8003614:	f884 a000 	strb.w	sl, [r4]
    tx = data;
 8003618:	f04f 0800 	mov.w	r8, #0
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800361c:	f7fe fe9e 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003620:	2301      	movs	r3, #1
 8003622:	462a      	mov	r2, r5
 8003624:	4621      	mov	r1, r4
 8003626:	9600      	str	r6, [sp, #0]
 8003628:	487f      	ldr	r0, [pc, #508]	; (8003828 <ist8310_init+0x338>)
    tx = data;
 800362a:	f884 8000 	strb.w	r8, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800362e:	f7fe fe95 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003632:	2201      	movs	r2, #1
 8003634:	2140      	movs	r1, #64	; 0x40
 8003636:	487b      	ldr	r0, [pc, #492]	; (8003824 <ist8310_init+0x334>)
 8003638:	f7fe fb72 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 800363c:	2002      	movs	r0, #2
 800363e:	f7fd fce3 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003642:	4642      	mov	r2, r8
 8003644:	2140      	movs	r1, #64	; 0x40
 8003646:	4877      	ldr	r0, [pc, #476]	; (8003824 <ist8310_init+0x334>)
 8003648:	f7fe fb6a 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 800364c:	f04f 0729 	mov.w	r7, #41	; 0x29
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003650:	462a      	mov	r2, r5
 8003652:	4621      	mov	r1, r4
 8003654:	2301      	movs	r3, #1
 8003656:	9600      	str	r6, [sp, #0]
 8003658:	4873      	ldr	r0, [pc, #460]	; (8003828 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 800365a:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800365c:	f7fe fe7e 	bl	800235c <HAL_SPI_TransmitReceive>
    tx = data;
 8003660:	f04f 070b 	mov.w	r7, #11
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003664:	2301      	movs	r3, #1
 8003666:	462a      	mov	r2, r5
 8003668:	4621      	mov	r1, r4
 800366a:	9600      	str	r6, [sp, #0]
 800366c:	486e      	ldr	r0, [pc, #440]	; (8003828 <ist8310_init+0x338>)
    tx = data;
 800366e:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003670:	f7fe fe74 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003674:	2201      	movs	r2, #1
 8003676:	2140      	movs	r1, #64	; 0x40
 8003678:	486a      	ldr	r0, [pc, #424]	; (8003824 <ist8310_init+0x334>)
 800367a:	f7fe fb51 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 800367e:	2002      	movs	r0, #2
 8003680:	f7fd fcc2 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003684:	4642      	mov	r2, r8
 8003686:	2140      	movs	r1, #64	; 0x40
 8003688:	4866      	ldr	r0, [pc, #408]	; (8003824 <ist8310_init+0x334>)
 800368a:	f7fe fb49 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 800368e:	f04f 0764 	mov.w	r7, #100	; 0x64
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003692:	462a      	mov	r2, r5
 8003694:	4621      	mov	r1, r4
 8003696:	2301      	movs	r3, #1
 8003698:	9600      	str	r6, [sp, #0]
 800369a:	4863      	ldr	r0, [pc, #396]	; (8003828 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 800369c:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800369e:	f7fe fe5d 	bl	800235c <HAL_SPI_TransmitReceive>
    tx = data;
 80036a2:	f04f 0701 	mov.w	r7, #1
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80036a6:	2301      	movs	r3, #1
 80036a8:	462a      	mov	r2, r5
 80036aa:	4621      	mov	r1, r4
 80036ac:	9600      	str	r6, [sp, #0]
 80036ae:	485e      	ldr	r0, [pc, #376]	; (8003828 <ist8310_init+0x338>)
    tx = data;
 80036b0:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80036b2:	f7fe fe53 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80036b6:	2201      	movs	r2, #1
 80036b8:	2140      	movs	r1, #64	; 0x40
 80036ba:	485a      	ldr	r0, [pc, #360]	; (8003824 <ist8310_init+0x334>)
 80036bc:	f7fe fb30 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 80036c0:	2002      	movs	r0, #2
 80036c2:	f7fd fca1 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 80036c6:	4642      	mov	r2, r8
 80036c8:	2140      	movs	r1, #64	; 0x40
 80036ca:	4856      	ldr	r0, [pc, #344]	; (8003824 <ist8310_init+0x334>)
 80036cc:	f7fe fb28 	bl	8001d20 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80036d0:	2301      	movs	r3, #1
 80036d2:	462a      	mov	r2, r5
 80036d4:	4621      	mov	r1, r4
 80036d6:	9600      	str	r6, [sp, #0]
 80036d8:	4853      	ldr	r0, [pc, #332]	; (8003828 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 80036da:	f884 a000 	strb.w	sl, [r4]
    tx = data;
 80036de:	f06f 077e 	mvn.w	r7, #126	; 0x7e
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80036e2:	f7fe fe3b 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80036e6:	2301      	movs	r3, #1
 80036e8:	462a      	mov	r2, r5
 80036ea:	4621      	mov	r1, r4
 80036ec:	9600      	str	r6, [sp, #0]
 80036ee:	484e      	ldr	r0, [pc, #312]	; (8003828 <ist8310_init+0x338>)
    tx = data;
 80036f0:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80036f2:	f7fe fe33 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80036f6:	2201      	movs	r2, #1
 80036f8:	2140      	movs	r1, #64	; 0x40
 80036fa:	484a      	ldr	r0, [pc, #296]	; (8003824 <ist8310_init+0x334>)
 80036fc:	f7fe fb10 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 8003700:	200a      	movs	r0, #10
 8003702:	f7fd fc81 	bl	8001008 <HAL_Delay>

    /* IST8310_R_CONFB 0x01 = device rst */
    ist_reg_write_by_mpu(IST8310_R_CONFB, 0x01);
    MPU_DELAY(10);
 8003706:	200a      	movs	r0, #10
 8003708:	f7fd fc7e 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 800370c:	4642      	mov	r2, r8
 800370e:	2140      	movs	r1, #64	; 0x40
 8003710:	4844      	ldr	r0, [pc, #272]	; (8003824 <ist8310_init+0x334>)
 8003712:	f7fe fb05 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003716:	f04f 0732 	mov.w	r7, #50	; 0x32
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800371a:	2301      	movs	r3, #1
 800371c:	462a      	mov	r2, r5
 800371e:	4621      	mov	r1, r4
 8003720:	9600      	str	r6, [sp, #0]
 8003722:	4841      	ldr	r0, [pc, #260]	; (8003828 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 8003724:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003726:	f7fe fe19 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800372a:	2301      	movs	r3, #1
 800372c:	462a      	mov	r2, r5
 800372e:	4621      	mov	r1, r4
 8003730:	9600      	str	r6, [sp, #0]
 8003732:	483d      	ldr	r0, [pc, #244]	; (8003828 <ist8310_init+0x338>)
    tx = data;
 8003734:	f884 8000 	strb.w	r8, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003738:	f7fe fe10 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800373c:	2201      	movs	r2, #1
 800373e:	2140      	movs	r1, #64	; 0x40
 8003740:	4838      	ldr	r0, [pc, #224]	; (8003824 <ist8310_init+0x334>)
 8003742:	f7fe faed 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 8003746:	200a      	movs	r0, #10
 8003748:	f7fd fc5e 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 800374c:	4642      	mov	r2, r8
 800374e:	2140      	movs	r1, #64	; 0x40
 8003750:	4834      	ldr	r0, [pc, #208]	; (8003824 <ist8310_init+0x334>)
 8003752:	f7fe fae5 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003756:	f04f 0934 	mov.w	r9, #52	; 0x34
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800375a:	2301      	movs	r3, #1
 800375c:	462a      	mov	r2, r5
 800375e:	4621      	mov	r1, r4
 8003760:	9600      	str	r6, [sp, #0]
 8003762:	4831      	ldr	r0, [pc, #196]	; (8003828 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 8003764:	f884 9000 	strb.w	r9, [r4]
    tx = data;
 8003768:	f06f 077f 	mvn.w	r7, #127	; 0x7f
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800376c:	f7fe fdf6 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003770:	2301      	movs	r3, #1
 8003772:	462a      	mov	r2, r5
 8003774:	4621      	mov	r1, r4
 8003776:	9600      	str	r6, [sp, #0]
 8003778:	482b      	ldr	r0, [pc, #172]	; (8003828 <ist8310_init+0x338>)
    tx = data;
 800377a:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800377c:	f7fe fdee 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003780:	2201      	movs	r2, #1
 8003782:	2140      	movs	r1, #64	; 0x40
 8003784:	4827      	ldr	r0, [pc, #156]	; (8003824 <ist8310_init+0x334>)
 8003786:	f7fe facb 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 800378a:	200a      	movs	r0, #10
 800378c:	f7fd fc3c 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003790:	4642      	mov	r2, r8
 8003792:	2140      	movs	r1, #64	; 0x40
 8003794:	4823      	ldr	r0, [pc, #140]	; (8003824 <ist8310_init+0x334>)
 8003796:	f7fe fac3 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg | 0x80;
 800379a:	f06f 074a 	mvn.w	r7, #74	; 0x4a
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800379e:	2301      	movs	r3, #1
 80037a0:	462a      	mov	r2, r5
 80037a2:	4621      	mov	r1, r4
 80037a4:	9600      	str	r6, [sp, #0]
 80037a6:	4820      	ldr	r0, [pc, #128]	; (8003828 <ist8310_init+0x338>)
    tx = reg | 0x80;
 80037a8:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80037aa:	f7fe fdd7 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80037ae:	2301      	movs	r3, #1
 80037b0:	462a      	mov	r2, r5
 80037b2:	4621      	mov	r1, r4
 80037b4:	9600      	str	r6, [sp, #0]
 80037b6:	481c      	ldr	r0, [pc, #112]	; (8003828 <ist8310_init+0x338>)
 80037b8:	f7fe fdd0 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80037bc:	2201      	movs	r2, #1
 80037be:	2140      	movs	r1, #64	; 0x40
 80037c0:	4818      	ldr	r0, [pc, #96]	; (8003824 <ist8310_init+0x334>)
 80037c2:	f7fe faad 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_NSS_LOW;
 80037c6:	4642      	mov	r2, r8
 80037c8:	2140      	movs	r1, #64	; 0x40
 80037ca:	4816      	ldr	r0, [pc, #88]	; (8003824 <ist8310_init+0x334>)
    return rx;
 80037cc:	f895 b000 	ldrb.w	fp, [r5]
    MPU_NSS_LOW;
 80037d0:	f7fe faa6 	bl	8001d20 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80037d4:	2301      	movs	r3, #1
 80037d6:	462a      	mov	r2, r5
 80037d8:	4621      	mov	r1, r4
 80037da:	9600      	str	r6, [sp, #0]
 80037dc:	4812      	ldr	r0, [pc, #72]	; (8003828 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 80037de:	f884 9000 	strb.w	r9, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80037e2:	f7fe fdbb 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80037e6:	2301      	movs	r3, #1
 80037e8:	462a      	mov	r2, r5
 80037ea:	4621      	mov	r1, r4
 80037ec:	9600      	str	r6, [sp, #0]
 80037ee:	480e      	ldr	r0, [pc, #56]	; (8003828 <ist8310_init+0x338>)
    tx = data;
 80037f0:	f884 8000 	strb.w	r8, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80037f4:	f7fe fdb2 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80037f8:	2201      	movs	r2, #1
 80037fa:	2140      	movs	r1, #64	; 0x40
 80037fc:	4809      	ldr	r0, [pc, #36]	; (8003824 <ist8310_init+0x334>)
 80037fe:	f7fe fa8f 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 8003802:	200a      	movs	r0, #10
 8003804:	f7fd fc00 	bl	8001008 <HAL_Delay>
    if (IST8310_DEVICE_ID_A != ist_reg_read_by_mpu(IST8310_WHO_AM_I))
 8003808:	f1bb 0f10 	cmp.w	fp, #16
 800380c:	d00e      	beq.n	800382c <ist8310_init+0x33c>
        return 1;
 800380e:	f04f 0801 	mov.w	r8, #1

    /* configure and turn on slave 0 */
    mpu_master_i2c_auto_read_config(IST8310_ADDRESS, IST8310_R_XL, 0x06);
    MPU_DELAY(100);
    return 0;
}
 8003812:	4640      	mov	r0, r8
 8003814:	b003      	add	sp, #12
 8003816:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800381a:	bf00      	nop
 800381c:	2000024d 	.word	0x2000024d
 8003820:	2000024c 	.word	0x2000024c
 8003824:	40021400 	.word	0x40021400
 8003828:	200006b0 	.word	0x200006b0
    MPU_NSS_LOW;
 800382c:	4642      	mov	r2, r8
 800382e:	2140      	movs	r1, #64	; 0x40
 8003830:	48d4      	ldr	r0, [pc, #848]	; (8003b84 <ist8310_init+0x694>)
 8003832:	f7fe fa75 	bl	8001d20 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003836:	2301      	movs	r3, #1
 8003838:	462a      	mov	r2, r5
 800383a:	4621      	mov	r1, r4
 800383c:	9600      	str	r6, [sp, #0]
 800383e:	48d2      	ldr	r0, [pc, #840]	; (8003b88 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 8003840:	f884 a000 	strb.w	sl, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003844:	f7fe fd8a 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003848:	2301      	movs	r3, #1
 800384a:	462a      	mov	r2, r5
 800384c:	4621      	mov	r1, r4
 800384e:	9600      	str	r6, [sp, #0]
 8003850:	48cd      	ldr	r0, [pc, #820]	; (8003b88 <ist8310_init+0x698>)
    tx = data;
 8003852:	f884 8000 	strb.w	r8, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003856:	f7fe fd81 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800385a:	2201      	movs	r2, #1
 800385c:	2140      	movs	r1, #64	; 0x40
 800385e:	48c9      	ldr	r0, [pc, #804]	; (8003b84 <ist8310_init+0x694>)
 8003860:	f7fe fa5e 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003864:	2002      	movs	r0, #2
 8003866:	f7fd fbcf 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 800386a:	4642      	mov	r2, r8
 800386c:	2140      	movs	r1, #64	; 0x40
 800386e:	48c5      	ldr	r0, [pc, #788]	; (8003b84 <ist8310_init+0x694>)
 8003870:	f7fe fa56 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003874:	f04f 0729 	mov.w	r7, #41	; 0x29
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003878:	2301      	movs	r3, #1
 800387a:	462a      	mov	r2, r5
 800387c:	4621      	mov	r1, r4
 800387e:	9600      	str	r6, [sp, #0]
 8003880:	48c1      	ldr	r0, [pc, #772]	; (8003b88 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 8003882:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003884:	f7fe fd6a 	bl	800235c <HAL_SPI_TransmitReceive>
    tx = data;
 8003888:	f04f 0c0b 	mov.w	ip, #11
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800388c:	2301      	movs	r3, #1
 800388e:	462a      	mov	r2, r5
 8003890:	4621      	mov	r1, r4
 8003892:	9600      	str	r6, [sp, #0]
 8003894:	48bc      	ldr	r0, [pc, #752]	; (8003b88 <ist8310_init+0x698>)
    tx = data;
 8003896:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800389a:	f7fe fd5f 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800389e:	2201      	movs	r2, #1
 80038a0:	2140      	movs	r1, #64	; 0x40
 80038a2:	48b8      	ldr	r0, [pc, #736]	; (8003b84 <ist8310_init+0x694>)
 80038a4:	f7fe fa3c 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 80038a8:	2002      	movs	r0, #2
 80038aa:	f7fd fbad 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 80038ae:	4642      	mov	r2, r8
 80038b0:	2140      	movs	r1, #64	; 0x40
 80038b2:	48b4      	ldr	r0, [pc, #720]	; (8003b84 <ist8310_init+0x694>)
 80038b4:	f7fe fa34 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 80038b8:	f04f 0c64 	mov.w	ip, #100	; 0x64
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80038bc:	2301      	movs	r3, #1
 80038be:	462a      	mov	r2, r5
 80038c0:	4621      	mov	r1, r4
 80038c2:	9600      	str	r6, [sp, #0]
 80038c4:	48b0      	ldr	r0, [pc, #704]	; (8003b88 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 80038c6:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80038ca:	f7fe fd47 	bl	800235c <HAL_SPI_TransmitReceive>
    tx = data;
 80038ce:	f04f 0c01 	mov.w	ip, #1
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80038d2:	2301      	movs	r3, #1
 80038d4:	462a      	mov	r2, r5
 80038d6:	4621      	mov	r1, r4
 80038d8:	9600      	str	r6, [sp, #0]
 80038da:	48ab      	ldr	r0, [pc, #684]	; (8003b88 <ist8310_init+0x698>)
    tx = data;
 80038dc:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80038e0:	f7fe fd3c 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80038e4:	2201      	movs	r2, #1
 80038e6:	2140      	movs	r1, #64	; 0x40
 80038e8:	48a6      	ldr	r0, [pc, #664]	; (8003b84 <ist8310_init+0x694>)
 80038ea:	f7fe fa19 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 80038ee:	2002      	movs	r0, #2
 80038f0:	f7fd fb8a 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 80038f4:	4642      	mov	r2, r8
 80038f6:	2140      	movs	r1, #64	; 0x40
 80038f8:	48a2      	ldr	r0, [pc, #648]	; (8003b84 <ist8310_init+0x694>)
 80038fa:	f7fe fa11 	bl	8001d20 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80038fe:	2301      	movs	r3, #1
 8003900:	462a      	mov	r2, r5
 8003902:	4621      	mov	r1, r4
 8003904:	9600      	str	r6, [sp, #0]
 8003906:	48a0      	ldr	r0, [pc, #640]	; (8003b88 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 8003908:	f884 a000 	strb.w	sl, [r4]
    tx = data;
 800390c:	f06f 0b7e 	mvn.w	fp, #126	; 0x7e
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003910:	f7fe fd24 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003914:	2301      	movs	r3, #1
 8003916:	462a      	mov	r2, r5
 8003918:	4621      	mov	r1, r4
 800391a:	9600      	str	r6, [sp, #0]
 800391c:	489a      	ldr	r0, [pc, #616]	; (8003b88 <ist8310_init+0x698>)
    tx = data;
 800391e:	f884 b000 	strb.w	fp, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003922:	f7fe fd1b 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003926:	2201      	movs	r2, #1
 8003928:	2140      	movs	r1, #64	; 0x40
 800392a:	4896      	ldr	r0, [pc, #600]	; (8003b84 <ist8310_init+0x694>)
 800392c:	f7fe f9f8 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 8003930:	200a      	movs	r0, #10
 8003932:	f7fd fb69 	bl	8001008 <HAL_Delay>
    MPU_DELAY(10);
 8003936:	200a      	movs	r0, #10
 8003938:	f7fd fb66 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 800393c:	4642      	mov	r2, r8
 800393e:	2140      	movs	r1, #64	; 0x40
 8003940:	4890      	ldr	r0, [pc, #576]	; (8003b84 <ist8310_init+0x694>)
 8003942:	f7fe f9ed 	bl	8001d20 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003946:	2301      	movs	r3, #1
 8003948:	462a      	mov	r2, r5
 800394a:	4621      	mov	r1, r4
 800394c:	9600      	str	r6, [sp, #0]
 800394e:	488e      	ldr	r0, [pc, #568]	; (8003b88 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 8003950:	f884 a000 	strb.w	sl, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003954:	f7fe fd02 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003958:	2301      	movs	r3, #1
 800395a:	462a      	mov	r2, r5
 800395c:	4621      	mov	r1, r4
 800395e:	9600      	str	r6, [sp, #0]
 8003960:	4889      	ldr	r0, [pc, #548]	; (8003b88 <ist8310_init+0x698>)
    tx = data;
 8003962:	f884 8000 	strb.w	r8, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003966:	f7fe fcf9 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800396a:	2201      	movs	r2, #1
 800396c:	2140      	movs	r1, #64	; 0x40
 800396e:	4885      	ldr	r0, [pc, #532]	; (8003b84 <ist8310_init+0x694>)
 8003970:	f7fe f9d6 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003974:	2002      	movs	r0, #2
 8003976:	f7fd fb47 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 800397a:	4642      	mov	r2, r8
 800397c:	2140      	movs	r1, #64	; 0x40
 800397e:	4881      	ldr	r0, [pc, #516]	; (8003b84 <ist8310_init+0x694>)
 8003980:	f7fe f9ce 	bl	8001d20 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003984:	2301      	movs	r3, #1
 8003986:	462a      	mov	r2, r5
 8003988:	4621      	mov	r1, r4
 800398a:	9600      	str	r6, [sp, #0]
 800398c:	487e      	ldr	r0, [pc, #504]	; (8003b88 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 800398e:	7027      	strb	r7, [r4, #0]
    tx = data;
 8003990:	f04f 0b0a 	mov.w	fp, #10
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003994:	f7fe fce2 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003998:	2301      	movs	r3, #1
 800399a:	462a      	mov	r2, r5
 800399c:	4621      	mov	r1, r4
 800399e:	9600      	str	r6, [sp, #0]
 80039a0:	4879      	ldr	r0, [pc, #484]	; (8003b88 <ist8310_init+0x698>)
    tx = data;
 80039a2:	f884 b000 	strb.w	fp, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80039a6:	f7fe fcd9 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80039aa:	2201      	movs	r2, #1
 80039ac:	2140      	movs	r1, #64	; 0x40
 80039ae:	4875      	ldr	r0, [pc, #468]	; (8003b84 <ist8310_init+0x694>)
 80039b0:	f7fe f9b6 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 80039b4:	2002      	movs	r0, #2
 80039b6:	f7fd fb27 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 80039ba:	4642      	mov	r2, r8
 80039bc:	2140      	movs	r1, #64	; 0x40
 80039be:	4871      	ldr	r0, [pc, #452]	; (8003b84 <ist8310_init+0x694>)
 80039c0:	f7fe f9ae 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 80039c4:	f04f 0e64 	mov.w	lr, #100	; 0x64
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80039c8:	2301      	movs	r3, #1
 80039ca:	462a      	mov	r2, r5
 80039cc:	4621      	mov	r1, r4
 80039ce:	9600      	str	r6, [sp, #0]
 80039d0:	486d      	ldr	r0, [pc, #436]	; (8003b88 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 80039d2:	f884 e000 	strb.w	lr, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80039d6:	f7fe fcc1 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80039da:	2301      	movs	r3, #1
 80039dc:	462a      	mov	r2, r5
 80039de:	4621      	mov	r1, r4
 80039e0:	9600      	str	r6, [sp, #0]
 80039e2:	4869      	ldr	r0, [pc, #420]	; (8003b88 <ist8310_init+0x698>)
    tx = data;
 80039e4:	f884 8000 	strb.w	r8, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80039e8:	f7fe fcb8 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80039ec:	2201      	movs	r2, #1
 80039ee:	2140      	movs	r1, #64	; 0x40
 80039f0:	4864      	ldr	r0, [pc, #400]	; (8003b84 <ist8310_init+0x694>)
 80039f2:	f7fe f995 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 80039f6:	2002      	movs	r0, #2
 80039f8:	f7fd fb06 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 80039fc:	4642      	mov	r2, r8
 80039fe:	2140      	movs	r1, #64	; 0x40
 8003a00:	4860      	ldr	r0, [pc, #384]	; (8003b84 <ist8310_init+0x694>)
 8003a02:	f7fe f98d 	bl	8001d20 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003a06:	2301      	movs	r3, #1
 8003a08:	462a      	mov	r2, r5
 8003a0a:	4621      	mov	r1, r4
 8003a0c:	9600      	str	r6, [sp, #0]
 8003a0e:	485e      	ldr	r0, [pc, #376]	; (8003b88 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 8003a10:	f884 a000 	strb.w	sl, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003a14:	f7fe fca2 	bl	800235c <HAL_SPI_TransmitReceive>
    tx = data;
 8003a18:	f06f 0c7e 	mvn.w	ip, #126	; 0x7e
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	462a      	mov	r2, r5
 8003a20:	4621      	mov	r1, r4
 8003a22:	9600      	str	r6, [sp, #0]
 8003a24:	4858      	ldr	r0, [pc, #352]	; (8003b88 <ist8310_init+0x698>)
    tx = data;
 8003a26:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003a2a:	f7fe fc97 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003a2e:	2201      	movs	r2, #1
 8003a30:	2140      	movs	r1, #64	; 0x40
 8003a32:	4854      	ldr	r0, [pc, #336]	; (8003b84 <ist8310_init+0x694>)
 8003a34:	f7fe f974 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 8003a38:	4658      	mov	r0, fp
 8003a3a:	f7fd fae5 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003a3e:	4642      	mov	r2, r8
 8003a40:	2140      	movs	r1, #64	; 0x40
 8003a42:	4850      	ldr	r0, [pc, #320]	; (8003b84 <ist8310_init+0x694>)
 8003a44:	f7fe f96c 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003a48:	f04f 0732 	mov.w	r7, #50	; 0x32
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	462a      	mov	r2, r5
 8003a50:	4621      	mov	r1, r4
 8003a52:	9600      	str	r6, [sp, #0]
 8003a54:	484c      	ldr	r0, [pc, #304]	; (8003b88 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 8003a56:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003a58:	f7fe fc80 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	462a      	mov	r2, r5
 8003a60:	4621      	mov	r1, r4
 8003a62:	9600      	str	r6, [sp, #0]
 8003a64:	4848      	ldr	r0, [pc, #288]	; (8003b88 <ist8310_init+0x698>)
    tx = data;
 8003a66:	f884 b000 	strb.w	fp, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003a6a:	f7fe fc77 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003a6e:	2201      	movs	r2, #1
 8003a70:	2140      	movs	r1, #64	; 0x40
 8003a72:	4844      	ldr	r0, [pc, #272]	; (8003b84 <ist8310_init+0x694>)
 8003a74:	f7fe f954 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 8003a78:	4658      	mov	r0, fp
 8003a7a:	f7fd fac5 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003a7e:	4642      	mov	r2, r8
 8003a80:	2140      	movs	r1, #64	; 0x40
 8003a82:	4840      	ldr	r0, [pc, #256]	; (8003b84 <ist8310_init+0x694>)
 8003a84:	f7fe f94c 	bl	8001d20 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003a88:	2301      	movs	r3, #1
 8003a8a:	462a      	mov	r2, r5
 8003a8c:	4621      	mov	r1, r4
 8003a8e:	9600      	str	r6, [sp, #0]
 8003a90:	483d      	ldr	r0, [pc, #244]	; (8003b88 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 8003a92:	f884 9000 	strb.w	r9, [r4]
    tx = data;
 8003a96:	f06f 077f 	mvn.w	r7, #127	; 0x7f
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003a9a:	f7fe fc5f 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	462a      	mov	r2, r5
 8003aa2:	4621      	mov	r1, r4
 8003aa4:	9600      	str	r6, [sp, #0]
 8003aa6:	4838      	ldr	r0, [pc, #224]	; (8003b88 <ist8310_init+0x698>)
    tx = data;
 8003aa8:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003aaa:	f7fe fc57 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003aae:	2201      	movs	r2, #1
 8003ab0:	2140      	movs	r1, #64	; 0x40
 8003ab2:	4834      	ldr	r0, [pc, #208]	; (8003b84 <ist8310_init+0x694>)
 8003ab4:	f7fe f934 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 8003ab8:	4658      	mov	r0, fp
 8003aba:	f7fd faa5 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003abe:	4642      	mov	r2, r8
 8003ac0:	2140      	movs	r1, #64	; 0x40
 8003ac2:	4830      	ldr	r0, [pc, #192]	; (8003b84 <ist8310_init+0x694>)
 8003ac4:	f7fe f92c 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg | 0x80;
 8003ac8:	f06f 074a 	mvn.w	r7, #74	; 0x4a
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003acc:	2301      	movs	r3, #1
 8003ace:	462a      	mov	r2, r5
 8003ad0:	4621      	mov	r1, r4
 8003ad2:	9600      	str	r6, [sp, #0]
 8003ad4:	482c      	ldr	r0, [pc, #176]	; (8003b88 <ist8310_init+0x698>)
    tx = reg | 0x80;
 8003ad6:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003ad8:	f7fe fc40 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003adc:	2301      	movs	r3, #1
 8003ade:	462a      	mov	r2, r5
 8003ae0:	4621      	mov	r1, r4
 8003ae2:	9600      	str	r6, [sp, #0]
 8003ae4:	4828      	ldr	r0, [pc, #160]	; (8003b88 <ist8310_init+0x698>)
 8003ae6:	f7fe fc39 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003aea:	2201      	movs	r2, #1
 8003aec:	2140      	movs	r1, #64	; 0x40
 8003aee:	4825      	ldr	r0, [pc, #148]	; (8003b84 <ist8310_init+0x694>)
 8003af0:	f7fe f916 	bl	8001d20 <HAL_GPIO_WritePin>
    return rx;
 8003af4:	782b      	ldrb	r3, [r5, #0]
    MPU_NSS_LOW;
 8003af6:	4823      	ldr	r0, [pc, #140]	; (8003b84 <ist8310_init+0x694>)
 8003af8:	4642      	mov	r2, r8
 8003afa:	2140      	movs	r1, #64	; 0x40
    return rx;
 8003afc:	461f      	mov	r7, r3
    MPU_NSS_LOW;
 8003afe:	f7fe f90f 	bl	8001d20 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003b02:	2301      	movs	r3, #1
 8003b04:	462a      	mov	r2, r5
 8003b06:	4621      	mov	r1, r4
 8003b08:	9600      	str	r6, [sp, #0]
 8003b0a:	481f      	ldr	r0, [pc, #124]	; (8003b88 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 8003b0c:	f884 9000 	strb.w	r9, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003b10:	f7fe fc24 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003b14:	2301      	movs	r3, #1
 8003b16:	462a      	mov	r2, r5
 8003b18:	4621      	mov	r1, r4
 8003b1a:	9600      	str	r6, [sp, #0]
 8003b1c:	481a      	ldr	r0, [pc, #104]	; (8003b88 <ist8310_init+0x698>)
    tx = data;
 8003b1e:	f884 8000 	strb.w	r8, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003b22:	f7fe fc1b 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003b26:	4817      	ldr	r0, [pc, #92]	; (8003b84 <ist8310_init+0x694>)
 8003b28:	2201      	movs	r2, #1
 8003b2a:	2140      	movs	r1, #64	; 0x40
 8003b2c:	f7fe f8f8 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 8003b30:	4658      	mov	r0, fp
 8003b32:	f7fd fa69 	bl	8001008 <HAL_Delay>
    if (ist_reg_read_by_mpu(IST8310_R_CONFA) != 0x00)
 8003b36:	2f00      	cmp	r7, #0
 8003b38:	f040 809e 	bne.w	8003c78 <ist8310_init+0x788>
    MPU_DELAY(10);
 8003b3c:	4658      	mov	r0, fp
 8003b3e:	f7fd fa63 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003b42:	463a      	mov	r2, r7
 8003b44:	2140      	movs	r1, #64	; 0x40
 8003b46:	480f      	ldr	r0, [pc, #60]	; (8003b84 <ist8310_init+0x694>)
 8003b48:	f7fe f8ea 	bl	8001d20 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	462a      	mov	r2, r5
 8003b50:	4621      	mov	r1, r4
 8003b52:	9600      	str	r6, [sp, #0]
 8003b54:	480c      	ldr	r0, [pc, #48]	; (8003b88 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 8003b56:	f884 a000 	strb.w	sl, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003b5a:	f7fe fbff 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003b5e:	2301      	movs	r3, #1
 8003b60:	462a      	mov	r2, r5
 8003b62:	4621      	mov	r1, r4
 8003b64:	9600      	str	r6, [sp, #0]
 8003b66:	4808      	ldr	r0, [pc, #32]	; (8003b88 <ist8310_init+0x698>)
    tx = data;
 8003b68:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003b6a:	f7fe fbf7 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003b6e:	2201      	movs	r2, #1
 8003b70:	2140      	movs	r1, #64	; 0x40
 8003b72:	4804      	ldr	r0, [pc, #16]	; (8003b84 <ist8310_init+0x694>)
 8003b74:	f7fe f8d4 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003b78:	2002      	movs	r0, #2
 8003b7a:	f7fd fa45 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003b7e:	463a      	mov	r2, r7
 8003b80:	2140      	movs	r1, #64	; 0x40
 8003b82:	e003      	b.n	8003b8c <ist8310_init+0x69c>
 8003b84:	40021400 	.word	0x40021400
 8003b88:	200006b0 	.word	0x200006b0
 8003b8c:	4846      	ldr	r0, [pc, #280]	; (8003ca8 <ist8310_init+0x7b8>)
 8003b8e:	f7fe f8c7 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003b92:	f04f 0c29 	mov.w	ip, #41	; 0x29
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003b96:	2301      	movs	r3, #1
 8003b98:	462a      	mov	r2, r5
 8003b9a:	4621      	mov	r1, r4
 8003b9c:	9600      	str	r6, [sp, #0]
 8003b9e:	4843      	ldr	r0, [pc, #268]	; (8003cac <ist8310_init+0x7bc>)
    tx = reg & 0x7F;
 8003ba0:	f884 c000 	strb.w	ip, [r4]
    tx = data;
 8003ba4:	f04f 080b 	mov.w	r8, #11
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003ba8:	f7fe fbd8 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003bac:	2301      	movs	r3, #1
 8003bae:	462a      	mov	r2, r5
 8003bb0:	4621      	mov	r1, r4
 8003bb2:	9600      	str	r6, [sp, #0]
 8003bb4:	483d      	ldr	r0, [pc, #244]	; (8003cac <ist8310_init+0x7bc>)
    tx = data;
 8003bb6:	f884 8000 	strb.w	r8, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003bba:	f7fe fbcf 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	2140      	movs	r1, #64	; 0x40
 8003bc2:	4839      	ldr	r0, [pc, #228]	; (8003ca8 <ist8310_init+0x7b8>)
 8003bc4:	f7fe f8ac 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003bc8:	2002      	movs	r0, #2
 8003bca:	f7fd fa1d 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003bce:	463a      	mov	r2, r7
 8003bd0:	2140      	movs	r1, #64	; 0x40
 8003bd2:	4835      	ldr	r0, [pc, #212]	; (8003ca8 <ist8310_init+0x7b8>)
 8003bd4:	f7fe f8a4 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003bd8:	f04f 0e64 	mov.w	lr, #100	; 0x64
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003bdc:	2301      	movs	r3, #1
 8003bde:	462a      	mov	r2, r5
 8003be0:	4621      	mov	r1, r4
 8003be2:	9600      	str	r6, [sp, #0]
 8003be4:	4831      	ldr	r0, [pc, #196]	; (8003cac <ist8310_init+0x7bc>)
    tx = reg & 0x7F;
 8003be6:	f884 e000 	strb.w	lr, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003bea:	f7fe fbb7 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003bee:	2301      	movs	r3, #1
 8003bf0:	462a      	mov	r2, r5
 8003bf2:	4621      	mov	r1, r4
 8003bf4:	9600      	str	r6, [sp, #0]
 8003bf6:	482d      	ldr	r0, [pc, #180]	; (8003cac <ist8310_init+0x7bc>)
    tx = data;
 8003bf8:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003bfa:	f7fe fbaf 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003bfe:	2201      	movs	r2, #1
 8003c00:	2140      	movs	r1, #64	; 0x40
 8003c02:	4829      	ldr	r0, [pc, #164]	; (8003ca8 <ist8310_init+0x7b8>)
 8003c04:	f7fe f88c 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003c08:	2002      	movs	r0, #2
 8003c0a:	f7fd f9fd 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003c0e:	463a      	mov	r2, r7
 8003c10:	2140      	movs	r1, #64	; 0x40
 8003c12:	4825      	ldr	r0, [pc, #148]	; (8003ca8 <ist8310_init+0x7b8>)
 8003c14:	f7fe f884 	bl	8001d20 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003c18:	2301      	movs	r3, #1
 8003c1a:	462a      	mov	r2, r5
 8003c1c:	4621      	mov	r1, r4
 8003c1e:	9600      	str	r6, [sp, #0]
 8003c20:	4822      	ldr	r0, [pc, #136]	; (8003cac <ist8310_init+0x7bc>)
    tx = reg & 0x7F;
 8003c22:	f884 a000 	strb.w	sl, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003c26:	f7fe fb99 	bl	800235c <HAL_SPI_TransmitReceive>
    tx = data;
 8003c2a:	f06f 0c7e 	mvn.w	ip, #126	; 0x7e
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003c2e:	2301      	movs	r3, #1
 8003c30:	462a      	mov	r2, r5
 8003c32:	4621      	mov	r1, r4
 8003c34:	9600      	str	r6, [sp, #0]
 8003c36:	481d      	ldr	r0, [pc, #116]	; (8003cac <ist8310_init+0x7bc>)
    tx = data;
 8003c38:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003c3c:	f7fe fb8e 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003c40:	2201      	movs	r2, #1
 8003c42:	2140      	movs	r1, #64	; 0x40
 8003c44:	4818      	ldr	r0, [pc, #96]	; (8003ca8 <ist8310_init+0x7b8>)
 8003c46:	f7fe f86b 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 8003c4a:	4658      	mov	r0, fp
 8003c4c:	f7fd f9dc 	bl	8001008 <HAL_Delay>
    if (ist_reg_read_by_mpu(IST8310_R_CONFB) != 0x00)
 8003c50:	200b      	movs	r0, #11
 8003c52:	f7ff fb0d 	bl	8003270 <ist_reg_read_by_mpu>
 8003c56:	4680      	mov	r8, r0
 8003c58:	b9a0      	cbnz	r0, 8003c84 <ist8310_init+0x794>
    MPU_DELAY(10);
 8003c5a:	4658      	mov	r0, fp
 8003c5c:	f7fd f9d4 	bl	8001008 <HAL_Delay>
    ist_reg_write_by_mpu(IST8310_AVGCNTL, 0x24); //100100
 8003c60:	2124      	movs	r1, #36	; 0x24
 8003c62:	2041      	movs	r0, #65	; 0x41
 8003c64:	f7ff fba4 	bl	80033b0 <ist_reg_write_by_mpu>
    if (ist_reg_read_by_mpu(IST8310_AVGCNTL) != 0x24)
 8003c68:	2041      	movs	r0, #65	; 0x41
 8003c6a:	f7ff fb01 	bl	8003270 <ist_reg_read_by_mpu>
 8003c6e:	2824      	cmp	r0, #36	; 0x24
 8003c70:	d00b      	beq.n	8003c8a <ist8310_init+0x79a>
        return 4;
 8003c72:	f04f 0804 	mov.w	r8, #4
 8003c76:	e5cc      	b.n	8003812 <ist8310_init+0x322>
        return 2;
 8003c78:	f04f 0802 	mov.w	r8, #2
}
 8003c7c:	4640      	mov	r0, r8
 8003c7e:	b003      	add	sp, #12
 8003c80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return 3;
 8003c84:	f04f 0803 	mov.w	r8, #3
 8003c88:	e5c3      	b.n	8003812 <ist8310_init+0x322>
    MPU_DELAY(10);
 8003c8a:	4658      	mov	r0, fp
 8003c8c:	f7fd f9bc 	bl	8001008 <HAL_Delay>
    ist_reg_write_by_mpu(IST8310_PDCNTL, 0xc0);
 8003c90:	21c0      	movs	r1, #192	; 0xc0
 8003c92:	2042      	movs	r0, #66	; 0x42
 8003c94:	f7ff fb8c 	bl	80033b0 <ist_reg_write_by_mpu>
    if (ist_reg_read_by_mpu(IST8310_PDCNTL) != 0xc0)
 8003c98:	2042      	movs	r0, #66	; 0x42
 8003c9a:	f7ff fae9 	bl	8003270 <ist_reg_read_by_mpu>
 8003c9e:	28c0      	cmp	r0, #192	; 0xc0
 8003ca0:	d006      	beq.n	8003cb0 <ist8310_init+0x7c0>
        return 5;
 8003ca2:	f04f 0805 	mov.w	r8, #5
 8003ca6:	e5b4      	b.n	8003812 <ist8310_init+0x322>
 8003ca8:	40021400 	.word	0x40021400
 8003cac:	200006b0 	.word	0x200006b0
    MPU_DELAY(10);
 8003cb0:	4658      	mov	r0, fp
 8003cb2:	f7fd f9a9 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003cb6:	4642      	mov	r2, r8
 8003cb8:	2140      	movs	r1, #64	; 0x40
 8003cba:	48b3      	ldr	r0, [pc, #716]	; (8003f88 <ist8310_init+0xa98>)
 8003cbc:	f7fe f830 	bl	8001d20 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003cc0:	462a      	mov	r2, r5
 8003cc2:	4621      	mov	r1, r4
 8003cc4:	9600      	str	r6, [sp, #0]
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	48b0      	ldr	r0, [pc, #704]	; (8003f8c <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003cca:	f884 a000 	strb.w	sl, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003cce:	f7fe fb45 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	462a      	mov	r2, r5
 8003cd6:	4621      	mov	r1, r4
 8003cd8:	9600      	str	r6, [sp, #0]
 8003cda:	48ac      	ldr	r0, [pc, #688]	; (8003f8c <ist8310_init+0xa9c>)
    tx = data;
 8003cdc:	f884 8000 	strb.w	r8, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003ce0:	f7fe fb3c 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003ce4:	2201      	movs	r2, #1
 8003ce6:	2140      	movs	r1, #64	; 0x40
 8003ce8:	48a7      	ldr	r0, [pc, #668]	; (8003f88 <ist8310_init+0xa98>)
 8003cea:	f7fe f819 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 8003cee:	4658      	mov	r0, fp
 8003cf0:	f7fd f98a 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003cf4:	4642      	mov	r2, r8
 8003cf6:	2140      	movs	r1, #64	; 0x40
 8003cf8:	48a3      	ldr	r0, [pc, #652]	; (8003f88 <ist8310_init+0xa98>)
 8003cfa:	f7fe f811 	bl	8001d20 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003cfe:	462a      	mov	r2, r5
 8003d00:	4621      	mov	r1, r4
 8003d02:	9600      	str	r6, [sp, #0]
 8003d04:	2301      	movs	r3, #1
 8003d06:	48a1      	ldr	r0, [pc, #644]	; (8003f8c <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003d08:	f884 9000 	strb.w	r9, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003d0c:	f7fe fb26 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003d10:	2301      	movs	r3, #1
 8003d12:	462a      	mov	r2, r5
 8003d14:	4621      	mov	r1, r4
 8003d16:	9600      	str	r6, [sp, #0]
 8003d18:	489c      	ldr	r0, [pc, #624]	; (8003f8c <ist8310_init+0xa9c>)
    tx = data;
 8003d1a:	f884 8000 	strb.w	r8, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003d1e:	f7fe fb1d 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003d22:	2201      	movs	r2, #1
 8003d24:	2140      	movs	r1, #64	; 0x40
 8003d26:	4898      	ldr	r0, [pc, #608]	; (8003f88 <ist8310_init+0xa98>)
 8003d28:	f7fd fffa 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 8003d2c:	4658      	mov	r0, fp
 8003d2e:	f7fd f96b 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003d32:	4642      	mov	r2, r8
 8003d34:	2140      	movs	r1, #64	; 0x40
 8003d36:	4894      	ldr	r0, [pc, #592]	; (8003f88 <ist8310_init+0xa98>)
 8003d38:	f7fd fff2 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003d3c:	f04f 0728 	mov.w	r7, #40	; 0x28
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003d40:	462a      	mov	r2, r5
 8003d42:	4621      	mov	r1, r4
 8003d44:	9600      	str	r6, [sp, #0]
 8003d46:	2301      	movs	r3, #1
 8003d48:	4890      	ldr	r0, [pc, #576]	; (8003f8c <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003d4a:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003d4c:	f7fe fb06 	bl	800235c <HAL_SPI_TransmitReceive>
    tx = data;
 8003d50:	f04f 070e 	mov.w	r7, #14
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003d54:	2301      	movs	r3, #1
 8003d56:	462a      	mov	r2, r5
 8003d58:	4621      	mov	r1, r4
 8003d5a:	9600      	str	r6, [sp, #0]
 8003d5c:	488b      	ldr	r0, [pc, #556]	; (8003f8c <ist8310_init+0xa9c>)
    tx = data;
 8003d5e:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003d60:	f7fe fafc 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003d64:	2201      	movs	r2, #1
 8003d66:	2140      	movs	r1, #64	; 0x40
 8003d68:	4887      	ldr	r0, [pc, #540]	; (8003f88 <ist8310_init+0xa98>)
 8003d6a:	f7fd ffd9 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003d6e:	2002      	movs	r0, #2
 8003d70:	f7fd f94a 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003d74:	4642      	mov	r2, r8
 8003d76:	2140      	movs	r1, #64	; 0x40
 8003d78:	4883      	ldr	r0, [pc, #524]	; (8003f88 <ist8310_init+0xa98>)
 8003d7a:	f7fd ffd1 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003d7e:	f04f 0729 	mov.w	r7, #41	; 0x29
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003d82:	462a      	mov	r2, r5
 8003d84:	4621      	mov	r1, r4
 8003d86:	9600      	str	r6, [sp, #0]
 8003d88:	2301      	movs	r3, #1
 8003d8a:	4880      	ldr	r0, [pc, #512]	; (8003f8c <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003d8c:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003d8e:	f7fe fae5 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003d92:	2301      	movs	r3, #1
 8003d94:	462a      	mov	r2, r5
 8003d96:	4621      	mov	r1, r4
 8003d98:	9600      	str	r6, [sp, #0]
 8003d9a:	487c      	ldr	r0, [pc, #496]	; (8003f8c <ist8310_init+0xa9c>)
    tx = data;
 8003d9c:	f884 b000 	strb.w	fp, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003da0:	f7fe fadc 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003da4:	2201      	movs	r2, #1
 8003da6:	2140      	movs	r1, #64	; 0x40
 8003da8:	4877      	ldr	r0, [pc, #476]	; (8003f88 <ist8310_init+0xa98>)
 8003daa:	f7fd ffb9 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003dae:	2002      	movs	r0, #2
 8003db0:	f7fd f92a 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003db4:	4642      	mov	r2, r8
 8003db6:	2140      	movs	r1, #64	; 0x40
 8003db8:	4873      	ldr	r0, [pc, #460]	; (8003f88 <ist8310_init+0xa98>)
 8003dba:	f7fd ffb1 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003dbe:	f04f 0764 	mov.w	r7, #100	; 0x64
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003dc2:	462a      	mov	r2, r5
 8003dc4:	4621      	mov	r1, r4
 8003dc6:	9600      	str	r6, [sp, #0]
 8003dc8:	2301      	movs	r3, #1
 8003dca:	4870      	ldr	r0, [pc, #448]	; (8003f8c <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003dcc:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003dce:	f7fe fac5 	bl	800235c <HAL_SPI_TransmitReceive>
    tx = data;
 8003dd2:	f04f 0701 	mov.w	r7, #1
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	462a      	mov	r2, r5
 8003dda:	4621      	mov	r1, r4
 8003ddc:	9600      	str	r6, [sp, #0]
 8003dde:	486b      	ldr	r0, [pc, #428]	; (8003f8c <ist8310_init+0xa9c>)
    tx = data;
 8003de0:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003de2:	f7fe fabb 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003de6:	2201      	movs	r2, #1
 8003de8:	2140      	movs	r1, #64	; 0x40
 8003dea:	4867      	ldr	r0, [pc, #412]	; (8003f88 <ist8310_init+0xa98>)
 8003dec:	f7fd ff98 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003df0:	2002      	movs	r0, #2
 8003df2:	f7fd f909 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003df6:	4642      	mov	r2, r8
 8003df8:	2140      	movs	r1, #64	; 0x40
 8003dfa:	4863      	ldr	r0, [pc, #396]	; (8003f88 <ist8310_init+0xa98>)
 8003dfc:	f7fd ff90 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003e00:	f04f 0c25 	mov.w	ip, #37	; 0x25
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003e04:	462a      	mov	r2, r5
 8003e06:	4621      	mov	r1, r4
 8003e08:	9600      	str	r6, [sp, #0]
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	485f      	ldr	r0, [pc, #380]	; (8003f8c <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003e0e:	f884 c000 	strb.w	ip, [r4]
    tx = data;
 8003e12:	f06f 0771 	mvn.w	r7, #113	; 0x71
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003e16:	f7fe faa1 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	462a      	mov	r2, r5
 8003e1e:	4621      	mov	r1, r4
 8003e20:	9600      	str	r6, [sp, #0]
 8003e22:	485a      	ldr	r0, [pc, #360]	; (8003f8c <ist8310_init+0xa9c>)
    tx = data;
 8003e24:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003e26:	f7fe fa99 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	2140      	movs	r1, #64	; 0x40
 8003e2e:	4856      	ldr	r0, [pc, #344]	; (8003f88 <ist8310_init+0xa98>)
 8003e30:	f7fd ff76 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003e34:	2002      	movs	r0, #2
 8003e36:	f7fd f8e7 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003e3a:	4642      	mov	r2, r8
 8003e3c:	2140      	movs	r1, #64	; 0x40
 8003e3e:	4852      	ldr	r0, [pc, #328]	; (8003f88 <ist8310_init+0xa98>)
 8003e40:	f7fd ff6e 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003e44:	f04f 0c26 	mov.w	ip, #38	; 0x26
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003e48:	462a      	mov	r2, r5
 8003e4a:	4621      	mov	r1, r4
 8003e4c:	9600      	str	r6, [sp, #0]
 8003e4e:	2301      	movs	r3, #1
 8003e50:	484e      	ldr	r0, [pc, #312]	; (8003f8c <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003e52:	f884 c000 	strb.w	ip, [r4]
    tx = data;
 8003e56:	f04f 0b03 	mov.w	fp, #3
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003e5a:	f7fe fa7f 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003e5e:	2301      	movs	r3, #1
 8003e60:	462a      	mov	r2, r5
 8003e62:	4621      	mov	r1, r4
 8003e64:	9600      	str	r6, [sp, #0]
 8003e66:	4849      	ldr	r0, [pc, #292]	; (8003f8c <ist8310_init+0xa9c>)
    tx = data;
 8003e68:	f884 b000 	strb.w	fp, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003e6c:	f7fe fa76 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003e70:	2201      	movs	r2, #1
 8003e72:	2140      	movs	r1, #64	; 0x40
 8003e74:	4844      	ldr	r0, [pc, #272]	; (8003f88 <ist8310_init+0xa98>)
 8003e76:	f7fd ff53 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003e7a:	2002      	movs	r0, #2
 8003e7c:	f7fd f8c4 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003e80:	4642      	mov	r2, r8
 8003e82:	2140      	movs	r1, #64	; 0x40
 8003e84:	4840      	ldr	r0, [pc, #256]	; (8003f88 <ist8310_init+0xa98>)
 8003e86:	f7fd ff4b 	bl	8001d20 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003e8a:	462a      	mov	r2, r5
 8003e8c:	4621      	mov	r1, r4
 8003e8e:	9600      	str	r6, [sp, #0]
 8003e90:	2301      	movs	r3, #1
 8003e92:	483e      	ldr	r0, [pc, #248]	; (8003f8c <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003e94:	f884 9000 	strb.w	r9, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003e98:	f7fe fa60 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	462a      	mov	r2, r5
 8003ea0:	4621      	mov	r1, r4
 8003ea2:	9600      	str	r6, [sp, #0]
 8003ea4:	4839      	ldr	r0, [pc, #228]	; (8003f8c <ist8310_init+0xa9c>)
    tx = data;
 8003ea6:	f884 b000 	strb.w	fp, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003eaa:	f7fe fa57 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003eae:	2201      	movs	r2, #1
 8003eb0:	2140      	movs	r1, #64	; 0x40
 8003eb2:	4835      	ldr	r0, [pc, #212]	; (8003f88 <ist8310_init+0xa98>)
 8003eb4:	f7fd ff34 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003eb8:	2002      	movs	r0, #2
 8003eba:	f7fd f8a5 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003ebe:	4642      	mov	r2, r8
 8003ec0:	2140      	movs	r1, #64	; 0x40
 8003ec2:	4831      	ldr	r0, [pc, #196]	; (8003f88 <ist8310_init+0xa98>)
 8003ec4:	f7fd ff2c 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003ec8:	f04f 0c67 	mov.w	ip, #103	; 0x67
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003ecc:	462a      	mov	r2, r5
 8003ece:	4621      	mov	r1, r4
 8003ed0:	9600      	str	r6, [sp, #0]
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	482d      	ldr	r0, [pc, #180]	; (8003f8c <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003ed6:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003eda:	f7fe fa3f 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003ede:	2301      	movs	r3, #1
 8003ee0:	462a      	mov	r2, r5
 8003ee2:	4621      	mov	r1, r4
 8003ee4:	9600      	str	r6, [sp, #0]
 8003ee6:	4829      	ldr	r0, [pc, #164]	; (8003f8c <ist8310_init+0xa9c>)
    tx = data;
 8003ee8:	f884 b000 	strb.w	fp, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003eec:	f7fe fa36 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	2140      	movs	r1, #64	; 0x40
 8003ef4:	4824      	ldr	r0, [pc, #144]	; (8003f88 <ist8310_init+0xa98>)
 8003ef6:	f7fd ff13 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003efa:	2002      	movs	r0, #2
 8003efc:	f7fd f884 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003f00:	4642      	mov	r2, r8
 8003f02:	2140      	movs	r1, #64	; 0x40
 8003f04:	4820      	ldr	r0, [pc, #128]	; (8003f88 <ist8310_init+0xa98>)
 8003f06:	f7fd ff0b 	bl	8001d20 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003f0a:	462a      	mov	r2, r5
 8003f0c:	4621      	mov	r1, r4
 8003f0e:	9600      	str	r6, [sp, #0]
 8003f10:	2301      	movs	r3, #1
 8003f12:	481e      	ldr	r0, [pc, #120]	; (8003f8c <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003f14:	f884 a000 	strb.w	sl, [r4]
    tx = data;
 8003f18:	f06f 077e 	mvn.w	r7, #126	; 0x7e
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003f1c:	f7fe fa1e 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003f20:	2301      	movs	r3, #1
 8003f22:	462a      	mov	r2, r5
 8003f24:	4621      	mov	r1, r4
 8003f26:	9600      	str	r6, [sp, #0]
 8003f28:	4818      	ldr	r0, [pc, #96]	; (8003f8c <ist8310_init+0xa9c>)
    tx = data;
 8003f2a:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003f2c:	f7fe fa16 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003f30:	2201      	movs	r2, #1
 8003f32:	2140      	movs	r1, #64	; 0x40
 8003f34:	4814      	ldr	r0, [pc, #80]	; (8003f88 <ist8310_init+0xa98>)
 8003f36:	f7fd fef3 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(6); 
 8003f3a:	2006      	movs	r0, #6
 8003f3c:	f7fd f864 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003f40:	4642      	mov	r2, r8
 8003f42:	2140      	movs	r1, #64	; 0x40
 8003f44:	4810      	ldr	r0, [pc, #64]	; (8003f88 <ist8310_init+0xa98>)
 8003f46:	f7fd feeb 	bl	8001d20 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003f4a:	462a      	mov	r2, r5
 8003f4c:	4621      	mov	r1, r4
 8003f4e:	9600      	str	r6, [sp, #0]
    tx = reg & 0x7F;
 8003f50:	2527      	movs	r5, #39	; 0x27
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003f52:	2301      	movs	r3, #1
 8003f54:	480d      	ldr	r0, [pc, #52]	; (8003f8c <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003f56:	7025      	strb	r5, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003f58:	f7fe fa00 	bl	800235c <HAL_SPI_TransmitReceive>
    tx = data;
 8003f5c:	2586      	movs	r5, #134	; 0x86
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003f5e:	2301      	movs	r3, #1
 8003f60:	4621      	mov	r1, r4
 8003f62:	9600      	str	r6, [sp, #0]
 8003f64:	4a0a      	ldr	r2, [pc, #40]	; (8003f90 <ist8310_init+0xaa0>)
 8003f66:	4809      	ldr	r0, [pc, #36]	; (8003f8c <ist8310_init+0xa9c>)
    tx = data;
 8003f68:	7025      	strb	r5, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003f6a:	f7fe f9f7 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003f6e:	2201      	movs	r2, #1
 8003f70:	2140      	movs	r1, #64	; 0x40
 8003f72:	4805      	ldr	r0, [pc, #20]	; (8003f88 <ist8310_init+0xa98>)
 8003f74:	f7fd fed4 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003f78:	2002      	movs	r0, #2
 8003f7a:	f7fd f845 	bl	8001008 <HAL_Delay>
    MPU_DELAY(100);
 8003f7e:	2064      	movs	r0, #100	; 0x64
 8003f80:	f7fd f842 	bl	8001008 <HAL_Delay>
 8003f84:	e445      	b.n	8003812 <ist8310_init+0x322>
 8003f86:	bf00      	nop
 8003f88:	40021400 	.word	0x40021400
 8003f8c:	200006b0 	.word	0x200006b0
 8003f90:	2000024c 	.word	0x2000024c

08003f94 <mpu_get_data>:
  * @param  
	* @retval 
  * @usage  call in main() function
	*/
void mpu_get_data()
{
 8003f94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    MPU_NSS_LOW;
 8003f98:	4e5b      	ldr	r6, [pc, #364]	; (8004108 <mpu_get_data+0x174>)
    tx         = regAddr | 0x80;
 8003f9a:	f8df a18c 	ldr.w	sl, [pc, #396]	; 8004128 <mpu_get_data+0x194>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003f9e:	4f5b      	ldr	r7, [pc, #364]	; (800410c <mpu_get_data+0x178>)
    tx_buff[0] = tx;
 8003fa0:	f8df 8188 	ldr.w	r8, [pc, #392]	; 800412c <mpu_get_data+0x198>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003fa4:	f8df b188 	ldr.w	fp, [pc, #392]	; 8004130 <mpu_get_data+0x19c>
    HAL_SPI_TransmitReceive(&MPU_HSPI, tx_buff, pData, len, 55);
 8003fa8:	4d59      	ldr	r5, [pc, #356]	; (8004110 <mpu_get_data+0x17c>)
    mpu_read_bytes(MPU6500_ACCEL_XOUT_H, mpu_buff, 14);

    mpu_data.ax   = mpu_buff[0] << 8 | mpu_buff[1];
 8003faa:	4c5a      	ldr	r4, [pc, #360]	; (8004114 <mpu_get_data+0x180>)
{
 8003fac:	b083      	sub	sp, #12
    MPU_NSS_LOW;
 8003fae:	4630      	mov	r0, r6
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	2140      	movs	r1, #64	; 0x40
 8003fb4:	f7fd feb4 	bl	8001d20 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003fb8:	f04f 0937 	mov.w	r9, #55	; 0x37
    tx         = regAddr | 0x80;
 8003fbc:	23bb      	movs	r3, #187	; 0xbb
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003fbe:	4651      	mov	r1, sl
 8003fc0:	465a      	mov	r2, fp
    tx         = regAddr | 0x80;
 8003fc2:	f88a 3000 	strb.w	r3, [sl]
    tx_buff[0] = tx;
 8003fc6:	f888 3000 	strb.w	r3, [r8]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003fca:	4638      	mov	r0, r7
 8003fcc:	f8cd 9000 	str.w	r9, [sp]
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	f7fe f9c3 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, tx_buff, pData, len, 55);
 8003fd6:	4641      	mov	r1, r8
 8003fd8:	462a      	mov	r2, r5
 8003fda:	230e      	movs	r3, #14
 8003fdc:	f8cd 9000 	str.w	r9, [sp]
 8003fe0:	4638      	mov	r0, r7
 8003fe2:	f7fe f9bb 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003fe6:	4630      	mov	r0, r6
 8003fe8:	2201      	movs	r2, #1
 8003fea:	2140      	movs	r1, #64	; 0x40
 8003fec:	f7fd fe98 	bl	8001d20 <HAL_GPIO_WritePin>
    mpu_data.ay   = mpu_buff[2] << 8 | mpu_buff[3];
    mpu_data.az   = mpu_buff[4] << 8 | mpu_buff[5];
    mpu_data.temp = mpu_buff[6] << 8 | mpu_buff[7];

    mpu_data.gx = ((mpu_buff[8]  << 8 | mpu_buff[9])  - mpu_data.gx_offset);
 8003ff0:	7a28      	ldrb	r0, [r5, #8]
 8003ff2:	7a69      	ldrb	r1, [r5, #9]
    mpu_data.gy = ((mpu_buff[10] << 8 | mpu_buff[11]) - mpu_data.gy_offset);
    mpu_data.gz = ((mpu_buff[12] << 8 | mpu_buff[13]) - mpu_data.gz_offset);
 8003ff4:	f895 c00c 	ldrb.w	ip, [r5, #12]
 8003ff8:	7b6b      	ldrb	r3, [r5, #13]
    mpu_data.gy = ((mpu_buff[10] << 8 | mpu_buff[11]) - mpu_data.gy_offset);
 8003ffa:	f895 e00a 	ldrb.w	lr, [r5, #10]
 8003ffe:	7aea      	ldrb	r2, [r5, #11]
    mpu_data.gx = ((mpu_buff[8]  << 8 | mpu_buff[9])  - mpu_data.gx_offset);
 8004000:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 8004004:	8b60      	ldrh	r0, [r4, #26]
    mpu_data.gz = ((mpu_buff[12] << 8 | mpu_buff[13]) - mpu_data.gz_offset);
 8004006:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
    mpu_data.gx = ((mpu_buff[8]  << 8 | mpu_buff[9])  - mpu_data.gx_offset);
 800400a:	1a09      	subs	r1, r1, r0
    mpu_data.ax   = mpu_buff[0] << 8 | mpu_buff[1];
 800400c:	f895 c000 	ldrb.w	ip, [r5]
 8004010:	7868      	ldrb	r0, [r5, #1]
    mpu_data.gx = ((mpu_buff[8]  << 8 | mpu_buff[9])  - mpu_data.gx_offset);
 8004012:	81e1      	strh	r1, [r4, #14]
    mpu_data.ax   = mpu_buff[0] << 8 | mpu_buff[1];
 8004014:	ea40 200c 	orr.w	r0, r0, ip, lsl #8
    mpu_data.ay   = mpu_buff[2] << 8 | mpu_buff[3];
 8004018:	78e9      	ldrb	r1, [r5, #3]
 800401a:	f895 c002 	ldrb.w	ip, [r5, #2]
    mpu_data.ax   = mpu_buff[0] << 8 | mpu_buff[1];
 800401e:	8020      	strh	r0, [r4, #0]
    mpu_data.ay   = mpu_buff[2] << 8 | mpu_buff[3];
 8004020:	ea41 210c 	orr.w	r1, r1, ip, lsl #8
    mpu_data.az   = mpu_buff[4] << 8 | mpu_buff[5];
 8004024:	7968      	ldrb	r0, [r5, #5]
 8004026:	f895 c004 	ldrb.w	ip, [r5, #4]
    mpu_data.ay   = mpu_buff[2] << 8 | mpu_buff[3];
 800402a:	8061      	strh	r1, [r4, #2]
    mpu_data.az   = mpu_buff[4] << 8 | mpu_buff[5];
 800402c:	ea40 200c 	orr.w	r0, r0, ip, lsl #8
    mpu_data.temp = mpu_buff[6] << 8 | mpu_buff[7];
 8004030:	79e9      	ldrb	r1, [r5, #7]
 8004032:	f895 c006 	ldrb.w	ip, [r5, #6]
    mpu_data.gy = ((mpu_buff[10] << 8 | mpu_buff[11]) - mpu_data.gy_offset);
 8004036:	8ba5      	ldrh	r5, [r4, #28]
    mpu_data.az   = mpu_buff[4] << 8 | mpu_buff[5];
 8004038:	80a0      	strh	r0, [r4, #4]
    mpu_data.gy = ((mpu_buff[10] << 8 | mpu_buff[11]) - mpu_data.gy_offset);
 800403a:	ea42 220e 	orr.w	r2, r2, lr, lsl #8
    mpu_data.gz = ((mpu_buff[12] << 8 | mpu_buff[13]) - mpu_data.gz_offset);
 800403e:	8be0      	ldrh	r0, [r4, #30]
    mpu_data.temp = mpu_buff[6] << 8 | mpu_buff[7];
 8004040:	ea41 210c 	orr.w	r1, r1, ip, lsl #8
    mpu_data.gy = ((mpu_buff[10] << 8 | mpu_buff[11]) - mpu_data.gy_offset);
 8004044:	1b55      	subs	r5, r2, r5
    mpu_data.gz = ((mpu_buff[12] << 8 | mpu_buff[13]) - mpu_data.gz_offset);
 8004046:	1a1b      	subs	r3, r3, r0
    mpu_data.temp = mpu_buff[6] << 8 | mpu_buff[7];
 8004048:	81a1      	strh	r1, [r4, #12]
    MPU_NSS_LOW;
 800404a:	4630      	mov	r0, r6
    mpu_data.gy = ((mpu_buff[10] << 8 | mpu_buff[11]) - mpu_data.gy_offset);
 800404c:	8225      	strh	r5, [r4, #16]
    MPU_NSS_LOW;
 800404e:	2200      	movs	r2, #0
    HAL_SPI_TransmitReceive(&MPU_HSPI, tx_buff, pData, len, 55);
 8004050:	4d31      	ldr	r5, [pc, #196]	; (8004118 <mpu_get_data+0x184>)
    mpu_data.gz = ((mpu_buff[12] << 8 | mpu_buff[13]) - mpu_data.gz_offset);
 8004052:	8263      	strh	r3, [r4, #18]
    MPU_NSS_LOW;
 8004054:	2140      	movs	r1, #64	; 0x40
 8004056:	f7fd fe63 	bl	8001d20 <HAL_GPIO_WritePin>
    tx         = regAddr | 0x80;
 800405a:	f04f 0cc9 	mov.w	ip, #201	; 0xc9
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800405e:	465a      	mov	r2, fp
 8004060:	4651      	mov	r1, sl
 8004062:	f8cd 9000 	str.w	r9, [sp]
 8004066:	4638      	mov	r0, r7
 8004068:	2301      	movs	r3, #1
    tx         = regAddr | 0x80;
 800406a:	f88a c000 	strb.w	ip, [sl]
    tx_buff[0] = tx;
 800406e:	f888 c000 	strb.w	ip, [r8]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004072:	f7fe f973 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, tx_buff, pData, len, 55);
 8004076:	4641      	mov	r1, r8
 8004078:	462a      	mov	r2, r5
 800407a:	2306      	movs	r3, #6
 800407c:	f8cd 9000 	str.w	r9, [sp]
 8004080:	4638      	mov	r0, r7
 8004082:	f7fe f96b 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8004086:	4630      	mov	r0, r6
 8004088:	2201      	movs	r2, #1
 800408a:	2140      	movs	r1, #64	; 0x40
 800408c:	f7fd fe48 	bl	8001d20 <HAL_GPIO_WritePin>
    ist8310_get_data(ist_buff);
    memcpy(&mpu_data.mx, ist_buff, 6);

    memcpy(&imu.ax, &mpu_data.ax, 6 * sizeof(int16_t));
	
    imu.temp = 21 + mpu_data.temp / 333.87f;
 8004090:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    memcpy(&mpu_data.mx, ist_buff, 6);
 8004094:	682a      	ldr	r2, [r5, #0]
 8004096:	f8c4 2006 	str.w	r2, [r4, #6]
    imu.temp = 21 + mpu_data.temp / 333.87f;
 800409a:	ee05 3a10 	vmov	s10, r3
	  /* 2000dps -> rad/s */
	imu.wx   = mpu_data.gx / 16.384f / 57.3f;
 800409e:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    memcpy(&imu.ax, &mpu_data.ax, 6 * sizeof(int16_t));
 80040a2:	6861      	ldr	r1, [r4, #4]
 80040a4:	6820      	ldr	r0, [r4, #0]
    imu.temp = 21 + mpu_data.temp / 333.87f;
 80040a6:	eddf 4a1d 	vldr	s9, [pc, #116]	; 800411c <mpu_get_data+0x188>
	imu.wx   = mpu_data.gx / 16.384f / 57.3f;
 80040aa:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8004120 <mpu_get_data+0x18c>
 80040ae:	ee07 3a10 	vmov	s14, r3
    imu.wy   = mpu_data.gy / 16.384f / 57.3f; 
 80040b2:	f9b4 3010 	ldrsh.w	r3, [r4, #16]
 80040b6:	ee06 3a90 	vmov	s13, r3
    imu.wz   = mpu_data.gz / 16.384f / 57.3f;
 80040ba:	f9b4 3012 	ldrsh.w	r3, [r4, #18]
 80040be:	ee07 3a90 	vmov	s15, r3
    memcpy(&mpu_data.mx, ist_buff, 6);
 80040c2:	88ab      	ldrh	r3, [r5, #4]
 80040c4:	8163      	strh	r3, [r4, #10]
    memcpy(&imu.ax, &mpu_data.ax, 6 * sizeof(int16_t));
 80040c6:	4b17      	ldr	r3, [pc, #92]	; (8004124 <mpu_get_data+0x190>)
 80040c8:	68a2      	ldr	r2, [r4, #8]
    imu.temp = 21 + mpu_data.temp / 333.87f;
 80040ca:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
    memcpy(&imu.ax, &mpu_data.ax, 6 * sizeof(int16_t));
 80040ce:	461c      	mov	r4, r3
    imu.temp = 21 + mpu_data.temp / 333.87f;
 80040d0:	eeb3 6a05 	vmov.f32	s12, #53	; 0x41a80000  21.0
    memcpy(&imu.ax, &mpu_data.ax, 6 * sizeof(int16_t));
 80040d4:	c407      	stmia	r4!, {r0, r1, r2}
    imu.temp = 21 + mpu_data.temp / 333.87f;
 80040d6:	eea5 6a24 	vfma.f32	s12, s10, s9
	imu.wx   = mpu_data.gx / 16.384f / 57.3f;
 80040da:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    imu.wy   = mpu_data.gy / 16.384f / 57.3f; 
 80040de:	eef8 6ae6 	vcvt.f32.s32	s13, s13
    imu.wz   = mpu_data.gz / 16.384f / 57.3f;
 80040e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	imu.wx   = mpu_data.gx / 16.384f / 57.3f;
 80040e6:	ee27 7a25 	vmul.f32	s14, s14, s11
    imu.wy   = mpu_data.gy / 16.384f / 57.3f; 
 80040ea:	ee66 6aa5 	vmul.f32	s13, s13, s11
    imu.wz   = mpu_data.gz / 16.384f / 57.3f;
 80040ee:	ee67 7aa5 	vmul.f32	s15, s15, s11
    imu.wy   = mpu_data.gy / 16.384f / 57.3f; 
 80040f2:	edc3 6a05 	vstr	s13, [r3, #20]
    imu.temp = 21 + mpu_data.temp / 333.87f;
 80040f6:	ed83 6a03 	vstr	s12, [r3, #12]
	imu.wx   = mpu_data.gx / 16.384f / 57.3f;
 80040fa:	ed83 7a04 	vstr	s14, [r3, #16]
    imu.wz   = mpu_data.gz / 16.384f / 57.3f;
 80040fe:	edc3 7a06 	vstr	s15, [r3, #24]
}
 8004102:	b003      	add	sp, #12
 8004104:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004108:	40021400 	.word	0x40021400
 800410c:	200006b0 	.word	0x200006b0
 8004110:	2000030c 	.word	0x2000030c
 8004114:	200002ec 	.word	0x200002ec
 8004118:	200002dc 	.word	0x200002dc
 800411c:	3b444abf 	.word	0x3b444abf
 8004120:	3a8b9db5 	.word	0x3a8b9db5
 8004124:	20000218 	.word	0x20000218
 8004128:	2000024d 	.word	0x2000024d
 800412c:	20000008 	.word	0x20000008
 8004130:	2000024c 	.word	0x2000024c

08004134 <mpu_offset_call>:
  * @param  
	* @retval 
  * @usage  call in main() function
	*/
void mpu_offset_call(void)
{
 8004134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004138:	b085      	sub	sp, #20
 800413a:	f44f 76fa 	mov.w	r6, #500	; 0x1f4
 800413e:	4d4b      	ldr	r5, [pc, #300]	; (800426c <mpu_offset_call+0x138>)
 8004140:	4c4b      	ldr	r4, [pc, #300]	; (8004270 <mpu_offset_call+0x13c>)
    MPU_NSS_LOW;
 8004142:	f8df 8144 	ldr.w	r8, [pc, #324]	; 8004288 <mpu_offset_call+0x154>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004146:	4f4b      	ldr	r7, [pc, #300]	; (8004274 <mpu_offset_call+0x140>)
{
 8004148:	9603      	str	r6, [sp, #12]
    MPU_NSS_LOW;
 800414a:	2200      	movs	r2, #0
 800414c:	2140      	movs	r1, #64	; 0x40
 800414e:	4640      	mov	r0, r8
 8004150:	f7fd fde6 	bl	8001d20 <HAL_GPIO_WritePin>
    tx_buff[0] = tx;
 8004154:	4e48      	ldr	r6, [pc, #288]	; (8004278 <mpu_offset_call+0x144>)
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004156:	4949      	ldr	r1, [pc, #292]	; (800427c <mpu_offset_call+0x148>)
 8004158:	4a49      	ldr	r2, [pc, #292]	; (8004280 <mpu_offset_call+0x14c>)
    tx         = regAddr | 0x80;
 800415a:	f04f 0cbb 	mov.w	ip, #187	; 0xbb
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800415e:	f04f 0937 	mov.w	r9, #55	; 0x37
 8004162:	f8cd 9000 	str.w	r9, [sp]
 8004166:	2301      	movs	r3, #1
    tx         = regAddr | 0x80;
 8004168:	f881 c000 	strb.w	ip, [r1]
    tx_buff[0] = tx;
 800416c:	f886 c000 	strb.w	ip, [r6]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004170:	4638      	mov	r0, r7
 8004172:	f7fe f8f3 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, tx_buff, pData, len, 55);
 8004176:	230e      	movs	r3, #14
 8004178:	f8cd 9000 	str.w	r9, [sp]
 800417c:	4a3b      	ldr	r2, [pc, #236]	; (800426c <mpu_offset_call+0x138>)
 800417e:	4631      	mov	r1, r6
 8004180:	4638      	mov	r0, r7
 8004182:	f7fe f8eb 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8004186:	2201      	movs	r2, #1
 8004188:	2140      	movs	r1, #64	; 0x40
 800418a:	4640      	mov	r0, r8
 800418c:	f7fd fdc8 	bl	8001d20 <HAL_GPIO_WritePin>
	for (i=0; i<500;i++)
	{
		mpu_read_bytes(MPU6500_ACCEL_XOUT_H, mpu_buff, 14);

		mpu_data.ax_offset += mpu_buff[0] << 8 | mpu_buff[1];
		mpu_data.ay_offset += mpu_buff[2] << 8 | mpu_buff[3];
 8004190:	f895 a002 	ldrb.w	sl, [r5, #2]
		mpu_data.az_offset += mpu_buff[4] << 8 | mpu_buff[5];
	
		mpu_data.gx_offset += mpu_buff[8]  << 8 | mpu_buff[9];
 8004194:	7a2b      	ldrb	r3, [r5, #8]
		mpu_data.ay_offset += mpu_buff[2] << 8 | mpu_buff[3];
 8004196:	f895 c003 	ldrb.w	ip, [r5, #3]
		mpu_data.gx_offset += mpu_buff[8]  << 8 | mpu_buff[9];
 800419a:	7a69      	ldrb	r1, [r5, #9]
		mpu_data.ax_offset += mpu_buff[0] << 8 | mpu_buff[1];
 800419c:	f895 9000 	ldrb.w	r9, [r5]
 80041a0:	f895 e001 	ldrb.w	lr, [r5, #1]
		mpu_data.az_offset += mpu_buff[4] << 8 | mpu_buff[5];
 80041a4:	792a      	ldrb	r2, [r5, #4]
 80041a6:	7968      	ldrb	r0, [r5, #5]
		mpu_data.gy_offset += mpu_buff[10] << 8 | mpu_buff[11];
 80041a8:	f895 b00a 	ldrb.w	fp, [r5, #10]
		mpu_data.ay_offset += mpu_buff[2] << 8 | mpu_buff[3];
 80041ac:	ea4c 2c0a 	orr.w	ip, ip, sl, lsl #8
		mpu_data.gx_offset += mpu_buff[8]  << 8 | mpu_buff[9];
 80041b0:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
		mpu_data.gz_offset += mpu_buff[12] << 8 | mpu_buff[13];
 80041b4:	f895 a00c 	ldrb.w	sl, [r5, #12]
 80041b8:	7b6b      	ldrb	r3, [r5, #13]
		mpu_data.ax_offset += mpu_buff[0] << 8 | mpu_buff[1];
 80041ba:	ea4e 2e09 	orr.w	lr, lr, r9, lsl #8
		mpu_data.gz_offset += mpu_buff[12] << 8 | mpu_buff[13];
 80041be:	ea43 230a 	orr.w	r3, r3, sl, lsl #8
		mpu_data.ax_offset += mpu_buff[0] << 8 | mpu_buff[1];
 80041c2:	f8b4 9014 	ldrh.w	r9, [r4, #20]
		mpu_data.ay_offset += mpu_buff[2] << 8 | mpu_buff[3];
 80041c6:	f8b4 a016 	ldrh.w	sl, [r4, #22]
		mpu_data.ax_offset += mpu_buff[0] << 8 | mpu_buff[1];
 80041ca:	44ce      	add	lr, r9
		mpu_data.ay_offset += mpu_buff[2] << 8 | mpu_buff[3];
 80041cc:	44d4      	add	ip, sl
		mpu_data.az_offset += mpu_buff[4] << 8 | mpu_buff[5];
 80041ce:	f8b4 9018 	ldrh.w	r9, [r4, #24]
		mpu_data.gx_offset += mpu_buff[8]  << 8 | mpu_buff[9];
 80041d2:	f8b4 a01a 	ldrh.w	sl, [r4, #26]
		mpu_data.ax_offset += mpu_buff[0] << 8 | mpu_buff[1];
 80041d6:	f8a4 e014 	strh.w	lr, [r4, #20]
		mpu_data.az_offset += mpu_buff[4] << 8 | mpu_buff[5];
 80041da:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
		mpu_data.gy_offset += mpu_buff[10] << 8 | mpu_buff[11];
 80041de:	7aea      	ldrb	r2, [r5, #11]
 80041e0:	f8b4 e01c 	ldrh.w	lr, [r4, #28]
		mpu_data.ay_offset += mpu_buff[2] << 8 | mpu_buff[3];
 80041e4:	f8a4 c016 	strh.w	ip, [r4, #22]
		mpu_data.gz_offset += mpu_buff[12] << 8 | mpu_buff[13];
 80041e8:	f8b4 c01e 	ldrh.w	ip, [r4, #30]
		mpu_data.az_offset += mpu_buff[4] << 8 | mpu_buff[5];
 80041ec:	4448      	add	r0, r9
		mpu_data.gy_offset += mpu_buff[10] << 8 | mpu_buff[11];
 80041ee:	ea42 220b 	orr.w	r2, r2, fp, lsl #8
		mpu_data.gz_offset += mpu_buff[12] << 8 | mpu_buff[13];
 80041f2:	4463      	add	r3, ip
		mpu_data.az_offset += mpu_buff[4] << 8 | mpu_buff[5];
 80041f4:	8320      	strh	r0, [r4, #24]
		mpu_data.gx_offset += mpu_buff[8]  << 8 | mpu_buff[9];
 80041f6:	4451      	add	r1, sl
		mpu_data.gy_offset += mpu_buff[10] << 8 | mpu_buff[11];
 80041f8:	4472      	add	r2, lr

		MPU_DELAY(5);
 80041fa:	2005      	movs	r0, #5
		mpu_data.gz_offset += mpu_buff[12] << 8 | mpu_buff[13];
 80041fc:	83e3      	strh	r3, [r4, #30]
		mpu_data.gx_offset += mpu_buff[8]  << 8 | mpu_buff[9];
 80041fe:	8361      	strh	r1, [r4, #26]
		mpu_data.gy_offset += mpu_buff[10] << 8 | mpu_buff[11];
 8004200:	83a2      	strh	r2, [r4, #28]
		MPU_DELAY(5);
 8004202:	f7fc ff01 	bl	8001008 <HAL_Delay>
	for (i=0; i<500;i++)
 8004206:	9b03      	ldr	r3, [sp, #12]
 8004208:	3b01      	subs	r3, #1
 800420a:	9303      	str	r3, [sp, #12]
 800420c:	d19d      	bne.n	800414a <mpu_offset_call+0x16>
	}
	mpu_data.ax_offset=mpu_data.ax_offset / 500;
 800420e:	f9b4 7014 	ldrsh.w	r7, [r4, #20]
	mpu_data.ay_offset=mpu_data.ay_offset / 500;
 8004212:	f9b4 5016 	ldrsh.w	r5, [r4, #22]
	mpu_data.az_offset=mpu_data.az_offset / 500;
 8004216:	f9b4 0018 	ldrsh.w	r0, [r4, #24]
	mpu_data.gx_offset=mpu_data.gx_offset / 500;
 800421a:	f9b4 101a 	ldrsh.w	r1, [r4, #26]
	mpu_data.gy_offset=mpu_data.gx_offset / 500;
	mpu_data.gz_offset=mpu_data.gz_offset / 500;
 800421e:	f9b4 201e 	ldrsh.w	r2, [r4, #30]
 8004222:	461e      	mov	r6, r3
	mpu_data.ax_offset=mpu_data.ax_offset / 500;
 8004224:	4b17      	ldr	r3, [pc, #92]	; (8004284 <mpu_offset_call+0x150>)
	mpu_data.gy_offset=mpu_data.gx_offset / 500;
 8004226:	83a6      	strh	r6, [r4, #28]
	mpu_data.ax_offset=mpu_data.ax_offset / 500;
 8004228:	fb83 6c07 	smull	r6, ip, r3, r7
 800422c:	17fe      	asrs	r6, r7, #31
 800422e:	ebc6 166c 	rsb	r6, r6, ip, asr #5
 8004232:	82a6      	strh	r6, [r4, #20]
	mpu_data.ay_offset=mpu_data.ay_offset / 500;
 8004234:	fb83 7605 	smull	r7, r6, r3, r5
 8004238:	17ed      	asrs	r5, r5, #31
 800423a:	ebc5 1566 	rsb	r5, r5, r6, asr #5
 800423e:	82e5      	strh	r5, [r4, #22]
	mpu_data.az_offset=mpu_data.az_offset / 500;
 8004240:	fb83 6500 	smull	r6, r5, r3, r0
 8004244:	17c0      	asrs	r0, r0, #31
 8004246:	ebc0 1065 	rsb	r0, r0, r5, asr #5
	mpu_data.gx_offset=mpu_data.gx_offset / 500;
 800424a:	fb83 6501 	smull	r6, r5, r3, r1
	mpu_data.gz_offset=mpu_data.gz_offset / 500;
 800424e:	fb83 6302 	smull	r6, r3, r3, r2
	mpu_data.gx_offset=mpu_data.gx_offset / 500;
 8004252:	17c9      	asrs	r1, r1, #31
	mpu_data.gz_offset=mpu_data.gz_offset / 500;
 8004254:	17d2      	asrs	r2, r2, #31
	mpu_data.gx_offset=mpu_data.gx_offset / 500;
 8004256:	ebc1 1165 	rsb	r1, r1, r5, asr #5
	mpu_data.gz_offset=mpu_data.gz_offset / 500;
 800425a:	ebc2 1363 	rsb	r3, r2, r3, asr #5
	mpu_data.az_offset=mpu_data.az_offset / 500;
 800425e:	8320      	strh	r0, [r4, #24]
	mpu_data.gx_offset=mpu_data.gx_offset / 500;
 8004260:	8361      	strh	r1, [r4, #26]
	mpu_data.gz_offset=mpu_data.gz_offset / 500;
 8004262:	83e3      	strh	r3, [r4, #30]
}
 8004264:	b005      	add	sp, #20
 8004266:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800426a:	bf00      	nop
 800426c:	2000030c 	.word	0x2000030c
 8004270:	200002ec 	.word	0x200002ec
 8004274:	200006b0 	.word	0x200006b0
 8004278:	20000008 	.word	0x20000008
 800427c:	2000024d 	.word	0x2000024d
 8004280:	2000024c 	.word	0x2000024c
 8004284:	10624dd3 	.word	0x10624dd3
 8004288:	40021400 	.word	0x40021400

0800428c <mpu_device_init>:
{
 800428c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    MPU_NSS_LOW;
 8004290:	f8df a168 	ldr.w	sl, [pc, #360]	; 80043fc <mpu_device_init+0x170>
    tx = reg | 0x80;
 8004294:	4e52      	ldr	r6, [pc, #328]	; (80043e0 <mpu_device_init+0x154>)
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004296:	4f53      	ldr	r7, [pc, #332]	; (80043e4 <mpu_device_init+0x158>)
{
 8004298:	b08b      	sub	sp, #44	; 0x2c
	MPU_DELAY(100);
 800429a:	2064      	movs	r0, #100	; 0x64
 800429c:	f7fc feb4 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 80042a0:	2200      	movs	r2, #0
 80042a2:	2140      	movs	r1, #64	; 0x40
 80042a4:	4650      	mov	r0, sl
 80042a6:	f7fd fd3b 	bl	8001d20 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80042aa:	2437      	movs	r4, #55	; 0x37
    tx = reg | 0x80;
 80042ac:	20f5      	movs	r0, #245	; 0xf5
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80042ae:	4631      	mov	r1, r6
 80042b0:	463a      	mov	r2, r7
 80042b2:	9400      	str	r4, [sp, #0]
 80042b4:	2301      	movs	r3, #1
    tx = reg | 0x80;
 80042b6:	7030      	strb	r0, [r6, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80042b8:	484b      	ldr	r0, [pc, #300]	; (80043e8 <mpu_device_init+0x15c>)
 80042ba:	f7fe f84f 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80042be:	484a      	ldr	r0, [pc, #296]	; (80043e8 <mpu_device_init+0x15c>)
 80042c0:	9400      	str	r4, [sp, #0]
 80042c2:	2301      	movs	r3, #1
 80042c4:	463a      	mov	r2, r7
 80042c6:	4631      	mov	r1, r6
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80042c8:	4681      	mov	r9, r0
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80042ca:	f7fe f847 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80042ce:	2201      	movs	r2, #1
 80042d0:	2140      	movs	r1, #64	; 0x40
 80042d2:	4650      	mov	r0, sl
 80042d4:	f7fd fd24 	bl	8001d20 <HAL_GPIO_WritePin>
	id                               = mpu_read_byte(MPU6500_WHO_AM_I);
 80042d8:	4b44      	ldr	r3, [pc, #272]	; (80043ec <mpu_device_init+0x160>)
 80042da:	7839      	ldrb	r1, [r7, #0]
 80042dc:	7019      	strb	r1, [r3, #0]
	uint8_t MPU6500_Init_Data[10][2] = {{ MPU6500_PWR_MGMT_1, 0x80 },     /* Reset Device */ 
 80042de:	2300      	movs	r3, #0
 80042e0:	9306      	str	r3, [sp, #24]
 80042e2:	4a43      	ldr	r2, [pc, #268]	; (80043f0 <mpu_device_init+0x164>)
 80042e4:	9309      	str	r3, [sp, #36]	; 0x24
 80042e6:	236c      	movs	r3, #108	; 0x6c
 80042e8:	4842      	ldr	r0, [pc, #264]	; (80043f4 <mpu_device_init+0x168>)
 80042ea:	9205      	str	r2, [sp, #20]
 80042ec:	4942      	ldr	r1, [pc, #264]	; (80043f8 <mpu_device_init+0x16c>)
 80042ee:	f88d 3018 	strb.w	r3, [sp, #24]
 80042f2:	226a      	movs	r2, #106	; 0x6a
 80042f4:	2320      	movs	r3, #32
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80042f6:	46b0      	mov	r8, r6
	uint8_t MPU6500_Init_Data[10][2] = {{ MPU6500_PWR_MGMT_1, 0x80 },     /* Reset Device */ 
 80042f8:	f8cd 001a 	str.w	r0, [sp, #26]
 80042fc:	f8cd 101e 	str.w	r1, [sp, #30]
 8004300:	f88d 2022 	strb.w	r2, [sp, #34]	; 0x22
 8004304:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
 8004308:	ac05      	add	r4, sp, #20
		mpu_write_byte(MPU6500_Init_Data[i][0], MPU6500_Init_Data[i][1]);
 800430a:	7823      	ldrb	r3, [r4, #0]
 800430c:	f894 b001 	ldrb.w	fp, [r4, #1]
 8004310:	9303      	str	r3, [sp, #12]
    MPU_NSS_LOW;
 8004312:	2200      	movs	r2, #0
 8004314:	2140      	movs	r1, #64	; 0x40
 8004316:	4650      	mov	r0, sl
 8004318:	f7fd fd02 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 800431c:	9b03      	ldr	r3, [sp, #12]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800431e:	2537      	movs	r5, #55	; 0x37
    tx = reg & 0x7F;
 8004320:	f003 0c7f 	and.w	ip, r3, #127	; 0x7f
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004324:	463a      	mov	r2, r7
 8004326:	2301      	movs	r3, #1
 8004328:	4641      	mov	r1, r8
 800432a:	9500      	str	r5, [sp, #0]
 800432c:	4648      	mov	r0, r9
    tx = reg & 0x7F;
 800432e:	f886 c000 	strb.w	ip, [r6]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004332:	f7fe f813 	bl	800235c <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004336:	2301      	movs	r3, #1
 8004338:	463a      	mov	r2, r7
 800433a:	4641      	mov	r1, r8
 800433c:	9500      	str	r5, [sp, #0]
 800433e:	4648      	mov	r0, r9
    tx = data;
 8004340:	f886 b000 	strb.w	fp, [r6]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004344:	f7fe f80a 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8004348:	2201      	movs	r2, #1
 800434a:	2140      	movs	r1, #64	; 0x40
 800434c:	4650      	mov	r0, sl
 800434e:	f7fd fce7 	bl	8001d20 <HAL_GPIO_WritePin>
		MPU_DELAY(1);
 8004352:	2001      	movs	r0, #1
 8004354:	f7fc fe58 	bl	8001008 <HAL_Delay>
 8004358:	3402      	adds	r4, #2
	for (i = 0; i < 10; i++)
 800435a:	ab0a      	add	r3, sp, #40	; 0x28
 800435c:	42a3      	cmp	r3, r4
 800435e:	d1d4      	bne.n	800430a <mpu_device_init+0x7e>
    MPU_NSS_LOW;
 8004360:	2200      	movs	r2, #0
 8004362:	2140      	movs	r1, #64	; 0x40
 8004364:	4825      	ldr	r0, [pc, #148]	; (80043fc <mpu_device_init+0x170>)
 8004366:	f7fd fcdb 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 800436a:	241b      	movs	r4, #27
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800436c:	9500      	str	r5, [sp, #0]
 800436e:	2301      	movs	r3, #1
 8004370:	4a1c      	ldr	r2, [pc, #112]	; (80043e4 <mpu_device_init+0x158>)
 8004372:	491b      	ldr	r1, [pc, #108]	; (80043e0 <mpu_device_init+0x154>)
 8004374:	481c      	ldr	r0, [pc, #112]	; (80043e8 <mpu_device_init+0x15c>)
    tx = reg & 0x7F;
 8004376:	7034      	strb	r4, [r6, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004378:	f7fd fff0 	bl	800235c <HAL_SPI_TransmitReceive>
    tx = data;
 800437c:	2418      	movs	r4, #24
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800437e:	2301      	movs	r3, #1
 8004380:	9500      	str	r5, [sp, #0]
 8004382:	4a18      	ldr	r2, [pc, #96]	; (80043e4 <mpu_device_init+0x158>)
 8004384:	4916      	ldr	r1, [pc, #88]	; (80043e0 <mpu_device_init+0x154>)
 8004386:	4818      	ldr	r0, [pc, #96]	; (80043e8 <mpu_device_init+0x15c>)
    tx = data;
 8004388:	7034      	strb	r4, [r6, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800438a:	f7fd ffe7 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800438e:	2201      	movs	r2, #1
 8004390:	2140      	movs	r1, #64	; 0x40
 8004392:	481a      	ldr	r0, [pc, #104]	; (80043fc <mpu_device_init+0x170>)
 8004394:	f7fd fcc4 	bl	8001d20 <HAL_GPIO_WritePin>
    MPU_NSS_LOW;
 8004398:	2200      	movs	r2, #0
 800439a:	2140      	movs	r1, #64	; 0x40
 800439c:	4817      	ldr	r0, [pc, #92]	; (80043fc <mpu_device_init+0x170>)
 800439e:	f7fd fcbf 	bl	8001d20 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 80043a2:	241c      	movs	r4, #28
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80043a4:	9500      	str	r5, [sp, #0]
 80043a6:	2301      	movs	r3, #1
 80043a8:	4a0e      	ldr	r2, [pc, #56]	; (80043e4 <mpu_device_init+0x158>)
 80043aa:	490d      	ldr	r1, [pc, #52]	; (80043e0 <mpu_device_init+0x154>)
 80043ac:	480e      	ldr	r0, [pc, #56]	; (80043e8 <mpu_device_init+0x15c>)
    tx = reg & 0x7F;
 80043ae:	7034      	strb	r4, [r6, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80043b0:	f7fd ffd4 	bl	800235c <HAL_SPI_TransmitReceive>
    tx = data;
 80043b4:	2410      	movs	r4, #16
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80043b6:	2301      	movs	r3, #1
 80043b8:	9500      	str	r5, [sp, #0]
 80043ba:	4a0a      	ldr	r2, [pc, #40]	; (80043e4 <mpu_device_init+0x158>)
 80043bc:	4908      	ldr	r1, [pc, #32]	; (80043e0 <mpu_device_init+0x154>)
 80043be:	480a      	ldr	r0, [pc, #40]	; (80043e8 <mpu_device_init+0x15c>)
    tx = data;
 80043c0:	7034      	strb	r4, [r6, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80043c2:	f7fd ffcb 	bl	800235c <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80043c6:	2201      	movs	r2, #1
 80043c8:	2140      	movs	r1, #64	; 0x40
 80043ca:	480c      	ldr	r0, [pc, #48]	; (80043fc <mpu_device_init+0x170>)
 80043cc:	f7fd fca8 	bl	8001d20 <HAL_GPIO_WritePin>
	ist8310_init();
 80043d0:	f7ff f88e 	bl	80034f0 <ist8310_init>
	mpu_offset_call();
 80043d4:	f7ff feae 	bl	8004134 <mpu_offset_call>
}
 80043d8:	2000      	movs	r0, #0
 80043da:	b00b      	add	sp, #44	; 0x2c
 80043dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043e0:	2000024d 	.word	0x2000024d
 80043e4:	2000024c 	.word	0x2000024c
 80043e8:	200006b0 	.word	0x200006b0
 80043ec:	200002e2 	.word	0x200002e2
 80043f0:	036b806b 	.word	0x036b806b
 80043f4:	181b041a 	.word	0x181b041a
 80043f8:	021d101c 	.word	0x021d101c
 80043fc:	40021400 	.word	0x40021400

08004400 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8004400:	b538      	push	{r3, r4, r5, lr}

  hcan1.Instance = CAN1;
 8004402:	4b0d      	ldr	r3, [pc, #52]	; (8004438 <MX_CAN1_Init+0x38>)
 8004404:	4a0d      	ldr	r2, [pc, #52]	; (800443c <MX_CAN1_Init+0x3c>)
 8004406:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 7;
 8004408:	2207      	movs	r2, #7
 800440a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800440c:	2200      	movs	r2, #0
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 800440e:	f44f 3580 	mov.w	r5, #65536	; 0x10000
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8004412:	f44f 1400 	mov.w	r4, #2097152	; 0x200000
  hcan1.Init.TimeTriggeredMode = DISABLE;
  hcan1.Init.AutoBusOff = DISABLE;
  hcan1.Init.AutoWakeUp = DISABLE;
  hcan1.Init.AutoRetransmission = DISABLE;
  hcan1.Init.ReceiveFifoLocked = DISABLE;
  hcan1.Init.TransmitFifoPriority = ENABLE;
 8004416:	2101      	movs	r1, #1
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8004418:	4618      	mov	r0, r3
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800441a:	619a      	str	r2, [r3, #24]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 800441c:	e9c3 5404 	strd	r5, r4, [r3, #16]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 8004420:	7759      	strb	r1, [r3, #29]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8004422:	e9c3 2202 	strd	r2, r2, [r3, #8]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8004426:	771a      	strb	r2, [r3, #28]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8004428:	f7fc fe00 	bl	800102c <HAL_CAN_Init>
 800442c:	b900      	cbnz	r0, 8004430 <MX_CAN1_Init+0x30>
  {
    Error_Handler();
  }

}
 800442e:	bd38      	pop	{r3, r4, r5, pc}
 8004430:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 8004434:	f002 b8e8 	b.w	8006608 <Error_Handler>
 8004438:	2000034c 	.word	0x2000034c
 800443c:	40006400 	.word	0x40006400

08004440 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8004440:	b538      	push	{r3, r4, r5, lr}

  hcan2.Instance = CAN2;
 8004442:	4b0d      	ldr	r3, [pc, #52]	; (8004478 <MX_CAN2_Init+0x38>)
 8004444:	4a0d      	ldr	r2, [pc, #52]	; (800447c <MX_CAN2_Init+0x3c>)
 8004446:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 7;
 8004448:	2207      	movs	r2, #7
 800444a:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 800444c:	2200      	movs	r2, #0
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
  hcan2.Init.TimeSeg1 = CAN_BS1_2TQ;
 800444e:	f44f 3580 	mov.w	r5, #65536	; 0x10000
  hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 8004452:	f44f 1400 	mov.w	r4, #2097152	; 0x200000
  hcan2.Init.TimeTriggeredMode = DISABLE;
  hcan2.Init.AutoBusOff = DISABLE;
  hcan2.Init.AutoWakeUp = DISABLE;
  hcan2.Init.AutoRetransmission = DISABLE;
  hcan2.Init.ReceiveFifoLocked = DISABLE;
  hcan2.Init.TransmitFifoPriority = ENABLE;
 8004456:	2101      	movs	r1, #1
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8004458:	4618      	mov	r0, r3
  hcan2.Init.TimeTriggeredMode = DISABLE;
 800445a:	619a      	str	r2, [r3, #24]
  hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 800445c:	e9c3 5404 	strd	r5, r4, [r3, #16]
  hcan2.Init.TransmitFifoPriority = ENABLE;
 8004460:	7759      	strb	r1, [r3, #29]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8004462:	e9c3 2202 	strd	r2, r2, [r3, #8]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8004466:	771a      	strb	r2, [r3, #28]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8004468:	f7fc fde0 	bl	800102c <HAL_CAN_Init>
 800446c:	b900      	cbnz	r0, 8004470 <MX_CAN2_Init+0x30>
  {
    Error_Handler();
  }

}
 800446e:	bd38      	pop	{r3, r4, r5, pc}
 8004470:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 8004474:	f002 b8c8 	b.w	8006608 <Error_Handler>
 8004478:	20000324 	.word	0x20000324
 800447c:	40006800 	.word	0x40006800

08004480 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8004480:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(canHandle->Instance==CAN1)
 8004482:	6802      	ldr	r2, [r0, #0]
 8004484:	4948      	ldr	r1, [pc, #288]	; (80045a8 <HAL_CAN_MspInit+0x128>)
{
 8004486:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004488:	2300      	movs	r3, #0
  if(canHandle->Instance==CAN1)
 800448a:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800448c:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8004490:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004494:	9309      	str	r3, [sp, #36]	; 0x24
  if(canHandle->Instance==CAN1)
 8004496:	d040      	beq.n	800451a <HAL_CAN_MspInit+0x9a>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
  else if(canHandle->Instance==CAN2)
 8004498:	4944      	ldr	r1, [pc, #272]	; (80045ac <HAL_CAN_MspInit+0x12c>)
 800449a:	428a      	cmp	r2, r1
 800449c:	d001      	beq.n	80044a2 <HAL_CAN_MspInit+0x22>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 800449e:	b00a      	add	sp, #40	; 0x28
 80044a0:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_CAN2_CLK_ENABLE();
 80044a2:	4a43      	ldr	r2, [pc, #268]	; (80045b0 <HAL_CAN_MspInit+0x130>)
 80044a4:	9302      	str	r3, [sp, #8]
 80044a6:	6c11      	ldr	r1, [r2, #64]	; 0x40
    HAL_RCC_CAN1_CLK_ENABLED++;
 80044a8:	4c42      	ldr	r4, [pc, #264]	; (80045b4 <HAL_CAN_MspInit+0x134>)
    __HAL_RCC_CAN2_CLK_ENABLE();
 80044aa:	f041 6180 	orr.w	r1, r1, #67108864	; 0x4000000
 80044ae:	6411      	str	r1, [r2, #64]	; 0x40
 80044b0:	6c10      	ldr	r0, [r2, #64]	; 0x40
    HAL_RCC_CAN1_CLK_ENABLED++;
 80044b2:	6821      	ldr	r1, [r4, #0]
    __HAL_RCC_CAN2_CLK_ENABLE();
 80044b4:	f000 6080 	and.w	r0, r0, #67108864	; 0x4000000
    HAL_RCC_CAN1_CLK_ENABLED++;
 80044b8:	3101      	adds	r1, #1
    __HAL_RCC_CAN2_CLK_ENABLE();
 80044ba:	9002      	str	r0, [sp, #8]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80044bc:	2901      	cmp	r1, #1
    __HAL_RCC_CAN2_CLK_ENABLE();
 80044be:	9802      	ldr	r0, [sp, #8]
    HAL_RCC_CAN1_CLK_ENABLED++;
 80044c0:	6021      	str	r1, [r4, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80044c2:	d065      	beq.n	8004590 <HAL_CAN_MspInit+0x110>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044c4:	2400      	movs	r4, #0
 80044c6:	4b3a      	ldr	r3, [pc, #232]	; (80045b0 <HAL_CAN_MspInit+0x130>)
 80044c8:	9404      	str	r4, [sp, #16]
 80044ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80044cc:	483a      	ldr	r0, [pc, #232]	; (80045b8 <HAL_CAN_MspInit+0x138>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044ce:	f042 0202 	orr.w	r2, r2, #2
 80044d2:	631a      	str	r2, [r3, #48]	; 0x30
 80044d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044d6:	f003 0302 	and.w	r3, r3, #2
 80044da:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80044dc:	f44f 5340 	mov.w	r3, #12288	; 0x3000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80044e0:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044e2:	2203      	movs	r2, #3
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80044e4:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044e6:	2502      	movs	r5, #2
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 80044e8:	2309      	movs	r3, #9
 80044ea:	e9cd 2308 	strd	r2, r3, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044ee:	9e04      	ldr	r6, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044f0:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80044f2:	f7fd faed 	bl	8001ad0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 80044f6:	4622      	mov	r2, r4
 80044f8:	4621      	mov	r1, r4
 80044fa:	2040      	movs	r0, #64	; 0x40
 80044fc:	f7fd f908 	bl	8001710 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8004500:	2040      	movs	r0, #64	; 0x40
 8004502:	f7fd f93b 	bl	800177c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 0, 0);
 8004506:	4622      	mov	r2, r4
 8004508:	4621      	mov	r1, r4
 800450a:	2041      	movs	r0, #65	; 0x41
 800450c:	f7fd f900 	bl	8001710 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 8004510:	2041      	movs	r0, #65	; 0x41
 8004512:	f7fd f933 	bl	800177c <HAL_NVIC_EnableIRQ>
}
 8004516:	b00a      	add	sp, #40	; 0x28
 8004518:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_CAN1_CLK_ENABLED++;
 800451a:	4926      	ldr	r1, [pc, #152]	; (80045b4 <HAL_CAN_MspInit+0x134>)
 800451c:	680a      	ldr	r2, [r1, #0]
 800451e:	3201      	adds	r2, #1
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8004520:	2a01      	cmp	r2, #1
    HAL_RCC_CAN1_CLK_ENABLED++;
 8004522:	600a      	str	r2, [r1, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8004524:	d028      	beq.n	8004578 <HAL_CAN_MspInit+0xf8>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004526:	2400      	movs	r4, #0
 8004528:	4b21      	ldr	r3, [pc, #132]	; (80045b0 <HAL_CAN_MspInit+0x130>)
 800452a:	9401      	str	r4, [sp, #4]
 800452c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800452e:	4823      	ldr	r0, [pc, #140]	; (80045bc <HAL_CAN_MspInit+0x13c>)
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004530:	f042 0208 	orr.w	r2, r2, #8
 8004534:	631a      	str	r2, [r3, #48]	; 0x30
 8004536:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004538:	f003 0308 	and.w	r3, r3, #8
 800453c:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800453e:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004540:	2303      	movs	r3, #3
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8004542:	2209      	movs	r2, #9
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004544:	2502      	movs	r5, #2
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004546:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004548:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800454a:	9209      	str	r2, [sp, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800454c:	9e01      	ldr	r6, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800454e:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004550:	f7fd fabe 	bl	8001ad0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8004554:	4622      	mov	r2, r4
 8004556:	4621      	mov	r1, r4
 8004558:	2014      	movs	r0, #20
 800455a:	f7fd f8d9 	bl	8001710 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800455e:	2014      	movs	r0, #20
 8004560:	f7fd f90c 	bl	800177c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8004564:	4622      	mov	r2, r4
 8004566:	4621      	mov	r1, r4
 8004568:	2015      	movs	r0, #21
 800456a:	f7fd f8d1 	bl	8001710 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800456e:	2015      	movs	r0, #21
 8004570:	f7fd f904 	bl	800177c <HAL_NVIC_EnableIRQ>
}
 8004574:	b00a      	add	sp, #40	; 0x28
 8004576:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_RCC_CAN1_CLK_ENABLE();
 8004578:	4a0d      	ldr	r2, [pc, #52]	; (80045b0 <HAL_CAN_MspInit+0x130>)
 800457a:	9300      	str	r3, [sp, #0]
 800457c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800457e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004582:	6413      	str	r3, [r2, #64]	; 0x40
 8004584:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004586:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800458a:	9300      	str	r3, [sp, #0]
 800458c:	9b00      	ldr	r3, [sp, #0]
 800458e:	e7ca      	b.n	8004526 <HAL_CAN_MspInit+0xa6>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8004590:	9303      	str	r3, [sp, #12]
 8004592:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004594:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004598:	6413      	str	r3, [r2, #64]	; 0x40
 800459a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800459c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045a0:	9303      	str	r3, [sp, #12]
 80045a2:	9b03      	ldr	r3, [sp, #12]
 80045a4:	e78e      	b.n	80044c4 <HAL_CAN_MspInit+0x44>
 80045a6:	bf00      	nop
 80045a8:	40006400 	.word	0x40006400
 80045ac:	40006800 	.word	0x40006800
 80045b0:	40023800 	.word	0x40023800
 80045b4:	20000250 	.word	0x20000250
 80045b8:	40020400 	.word	0x40020400
 80045bc:	40020c00 	.word	0x40020c00

080045c0 <initCanFilter>:
  /* USER CODE END CAN2_MspDeInit 1 */
  }
} 

/* USER CODE BEGIN 1 */
void initCanFilter() {
 80045c0:	b510      	push	{r4, lr}
 80045c2:	b08a      	sub	sp, #40	; 0x28
	CAN_FilterTypeDef sFilterConfig;
	sFilterConfig.FilterBank = 0;
 80045c4:	2400      	movs	r4, #0
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80045c6:	2301      	movs	r3, #1
	sFilterConfig.FilterMaskIdLow = 0x0000;
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
	sFilterConfig.FilterActivation = ENABLE;
	sFilterConfig.SlaveStartFilterBank = 0;

	HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 80045c8:	4669      	mov	r1, sp
 80045ca:	480a      	ldr	r0, [pc, #40]	; (80045f4 <initCanFilter+0x34>)
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80045cc:	9404      	str	r4, [sp, #16]
	sFilterConfig.FilterActivation = ENABLE;
 80045ce:	e9cd 3307 	strd	r3, r3, [sp, #28]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80045d2:	e9cd 4405 	strd	r4, r4, [sp, #20]
	sFilterConfig.FilterIdLow = 0x0000;
 80045d6:	e9cd 4400 	strd	r4, r4, [sp]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 80045da:	e9cd 4402 	strd	r4, r4, [sp, #8]
	sFilterConfig.SlaveStartFilterBank = 0;
 80045de:	9409      	str	r4, [sp, #36]	; 0x24
	HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 80045e0:	f7fc fda6 	bl	8001130 <HAL_CAN_ConfigFilter>

	sFilterConfig.SlaveStartFilterBank = 0;
	sFilterConfig.FilterBank = 0;

	HAL_CAN_ConfigFilter(&hcan2, &sFilterConfig);
 80045e4:	4669      	mov	r1, sp
 80045e6:	4804      	ldr	r0, [pc, #16]	; (80045f8 <initCanFilter+0x38>)
	sFilterConfig.SlaveStartFilterBank = 0;
 80045e8:	9409      	str	r4, [sp, #36]	; 0x24
	sFilterConfig.FilterBank = 0;
 80045ea:	9405      	str	r4, [sp, #20]
	HAL_CAN_ConfigFilter(&hcan2, &sFilterConfig);
 80045ec:	f7fc fda0 	bl	8001130 <HAL_CAN_ConfigFilter>
}
 80045f0:	b00a      	add	sp, #40	; 0x28
 80045f2:	bd10      	pop	{r4, pc}
 80045f4:	2000034c 	.word	0x2000034c
 80045f8:	20000324 	.word	0x20000324

080045fc <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80045fc:	b500      	push	{lr}
 80045fe:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004600:	2200      	movs	r2, #0
 8004602:	4b0a      	ldr	r3, [pc, #40]	; (800462c <MX_DMA_Init+0x30>)
 8004604:	9201      	str	r2, [sp, #4]
 8004606:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004608:	f441 0180 	orr.w	r1, r1, #4194304	; 0x400000
 800460c:	6319      	str	r1, [r3, #48]	; 0x30
 800460e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004610:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004614:	9301      	str	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8004616:	4611      	mov	r1, r2
 8004618:	2039      	movs	r0, #57	; 0x39
  __HAL_RCC_DMA2_CLK_ENABLE();
 800461a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800461c:	f7fd f878 	bl	8001710 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8004620:	2039      	movs	r0, #57	; 0x39

}
 8004622:	b003      	add	sp, #12
 8004624:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8004628:	f7fd b8a8 	b.w	800177c <HAL_NVIC_EnableIRQ>
 800462c:	40023800 	.word	0x40023800

08004630 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004634:	2400      	movs	r4, #0
{
 8004636:	b08f      	sub	sp, #60	; 0x3c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004638:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 800463c:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004640:	4b61      	ldr	r3, [pc, #388]	; (80047c8 <MX_GPIO_Init+0x198>)
 8004642:	9401      	str	r4, [sp, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004644:	940d      	str	r4, [sp, #52]	; 0x34
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004646:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOI_CLK_ENABLE();
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOF_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_RESET);
 8004648:	f8df b18c 	ldr.w	fp, [pc, #396]	; 80047d8 <MX_GPIO_Init+0x1a8>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, POWER_OUT1_Pin|POWER_OUT2_Pin|POWER_OUT3_Pin|POWER_OUT4_Pin, GPIO_PIN_RESET);
 800464c:	f8df a18c 	ldr.w	sl, [pc, #396]	; 80047dc <MX_GPIO_Init+0x1ac>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5 
 8004650:	f8df 918c 	ldr.w	r9, [pc, #396]	; 80047e0 <MX_GPIO_Init+0x1b0>
                          |GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, SPI_MPU_CS_Pin|LED_G_Pin, GPIO_PIN_RESET);
 8004654:	f8df 818c 	ldr.w	r8, [pc, #396]	; 80047e4 <MX_GPIO_Init+0x1b4>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 8004658:	4f5c      	ldr	r7, [pc, #368]	; (80047cc <MX_GPIO_Init+0x19c>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 800465a:	4e5d      	ldr	r6, [pc, #372]	; (80047d0 <MX_GPIO_Init+0x1a0>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800465c:	f042 0210 	orr.w	r2, r2, #16
 8004660:	631a      	str	r2, [r3, #48]	; 0x30
 8004662:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004664:	f002 0210 	and.w	r2, r2, #16
 8004668:	9201      	str	r2, [sp, #4]
 800466a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800466c:	9402      	str	r4, [sp, #8]
 800466e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004670:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004674:	631a      	str	r2, [r3, #48]	; 0x30
 8004676:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004678:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800467c:	9202      	str	r2, [sp, #8]
 800467e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004680:	9403      	str	r4, [sp, #12]
 8004682:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004684:	f042 0201 	orr.w	r2, r2, #1
 8004688:	631a      	str	r2, [r3, #48]	; 0x30
 800468a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800468c:	f002 0201 	and.w	r2, r2, #1
 8004690:	9203      	str	r2, [sp, #12]
 8004692:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004694:	9404      	str	r4, [sp, #16]
 8004696:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004698:	f042 0202 	orr.w	r2, r2, #2
 800469c:	631a      	str	r2, [r3, #48]	; 0x30
 800469e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046a0:	f002 0202 	and.w	r2, r2, #2
 80046a4:	9204      	str	r2, [sp, #16]
 80046a6:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80046a8:	9405      	str	r4, [sp, #20]
 80046aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046ac:	f042 0208 	orr.w	r2, r2, #8
 80046b0:	631a      	str	r2, [r3, #48]	; 0x30
 80046b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046b4:	f002 0208 	and.w	r2, r2, #8
 80046b8:	9205      	str	r2, [sp, #20]
 80046ba:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80046bc:	9406      	str	r4, [sp, #24]
 80046be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80046c4:	631a      	str	r2, [r3, #48]	; 0x30
 80046c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046c8:	f402 7280 	and.w	r2, r2, #256	; 0x100
 80046cc:	9206      	str	r2, [sp, #24]
 80046ce:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80046d0:	9407      	str	r4, [sp, #28]
 80046d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046d4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80046d8:	631a      	str	r2, [r3, #48]	; 0x30
 80046da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046dc:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80046e0:	9207      	str	r2, [sp, #28]
 80046e2:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80046e4:	9408      	str	r4, [sp, #32]
 80046e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046e8:	f042 0220 	orr.w	r2, r2, #32
 80046ec:	631a      	str	r2, [r3, #48]	; 0x30
 80046ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046f0:	f003 0320 	and.w	r3, r3, #32
 80046f4:	9308      	str	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_RESET);
 80046f6:	4622      	mov	r2, r4
 80046f8:	4658      	mov	r0, fp
 80046fa:	2101      	movs	r1, #1
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80046fc:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_RESET);
 80046fe:	f7fd fb0f 	bl	8001d20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOH, POWER_OUT1_Pin|POWER_OUT2_Pin|POWER_OUT3_Pin|POWER_OUT4_Pin, GPIO_PIN_RESET);
 8004702:	4622      	mov	r2, r4
 8004704:	4650      	mov	r0, sl
 8004706:	213c      	movs	r1, #60	; 0x3c
 8004708:	f7fd fb0a 	bl	8001d20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5 
 800470c:	4622      	mov	r2, r4
 800470e:	4648      	mov	r0, r9
 8004710:	f44f 71ff 	mov.w	r1, #510	; 0x1fe
 8004714:	f7fd fb04 	bl	8001d20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOF, SPI_MPU_CS_Pin|LED_G_Pin, GPIO_PIN_RESET);
 8004718:	4622      	mov	r2, r4
 800471a:	4640      	mov	r0, r8
 800471c:	f244 0140 	movw	r1, #16448	; 0x4040
 8004720:	f7fd fafe 	bl	8001d20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 8004724:	4622      	mov	r2, r4
 8004726:	4638      	mov	r0, r7
 8004728:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800472c:	f7fd faf8 	bl	8001d20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 8004730:	4622      	mov	r2, r4
 8004732:	4630      	mov	r0, r6
 8004734:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004738:	f7fd faf2 	bl	8001d20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PI0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800473c:	2501      	movs	r5, #1
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800473e:	4658      	mov	r0, fp
 8004740:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004742:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004746:	e9cd 5509 	strd	r5, r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800474a:	f7fd f9c1 	bl	8001ad0 <HAL_GPIO_Init>
  /*Configure GPIO pins : PHPin PHPin PHPin PHPin */
  GPIO_InitStruct.Pin = POWER_OUT1_Pin|POWER_OUT2_Pin|POWER_OUT3_Pin|POWER_OUT4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800474e:	4650      	mov	r0, sl
 8004750:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Pin = POWER_OUT1_Pin|POWER_OUT2_Pin|POWER_OUT3_Pin|POWER_OUT4_Pin;
 8004752:	233c      	movs	r3, #60	; 0x3c
 8004754:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004756:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800475a:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800475c:	f7fd f9b8 	bl	8001ad0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5 
                          |GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004760:	4648      	mov	r0, r9
 8004762:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5 
 8004764:	f44f 73ff 	mov.w	r3, #510	; 0x1fe
 8004768:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800476a:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800476e:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004770:	f7fd f9ae 	bl	8001ad0 <HAL_GPIO_Init>
  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = SPI_MPU_CS_Pin|LED_G_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004774:	4640      	mov	r0, r8
 8004776:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Pin = SPI_MPU_CS_Pin|LED_G_Pin;
 8004778:	f244 0340 	movw	r3, #16448	; 0x4040
 800477c:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800477e:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004782:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004784:	f7fd f9a4 	bl	8001ad0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004788:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800478a:	2304      	movs	r3, #4
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800478c:	4811      	ldr	r0, [pc, #68]	; (80047d4 <MX_GPIO_Init+0x1a4>)
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800478e:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004790:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004794:	f7fd f99c 	bl	8001ad0 <HAL_GPIO_Init>
  /*Configure GPIO pin : PD12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004798:	4638      	mov	r0, r7
 800479a:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800479c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80047a0:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047a2:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047a6:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80047a8:	f7fd f992 	bl	8001ad0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_R_Pin;
 80047ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LED_R_GPIO_Port, &GPIO_InitStruct);
 80047b0:	a909      	add	r1, sp, #36	; 0x24
 80047b2:	4630      	mov	r0, r6
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047b4:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047b8:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pin = LED_R_Pin;
 80047ba:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(LED_R_GPIO_Port, &GPIO_InitStruct);
 80047bc:	f7fd f988 	bl	8001ad0 <HAL_GPIO_Init>

}
 80047c0:	b00f      	add	sp, #60	; 0x3c
 80047c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047c6:	bf00      	nop
 80047c8:	40023800 	.word	0x40023800
 80047cc:	40020c00 	.word	0x40020c00
 80047d0:	40021000 	.word	0x40021000
 80047d4:	40020400 	.word	0x40020400
 80047d8:	40022000 	.word	0x40022000
 80047dc:	40021c00 	.word	0x40021c00
 80047e0:	40021800 	.word	0x40021800
 80047e4:	40021400 	.word	0x40021400

080047e8 <madgwick_ahrs_updateIMU>:
    atti->pitch = (asin(2.0 * (q0q2 - q1q3)))*(180.0/M_PI)*(-1.0);
    atti->yaw = (atan2(2.0 * (q1q2 + q0q3), q0q0 + q1q1 - q2q2 - q3q3))*(180.0/M_PI);
}

void madgwick_ahrs_updateIMU(struct ahrs_sensor *sensor, struct attitude *atti)
{
 80047e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  float recipNorm;
  float s0, s1, s2, s3;
  float qDot1, qDot2, qDot3, qDot4;
  float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2, _8q1, _8q2, q0q0, q1q1, q2q2, q3q3;

  gx = sensor->wx;
 80047ec:	f8df c404 	ldr.w	ip, [pc, #1028]	; 8004bf4 <madgwick_ahrs_updateIMU+0x40c>
  gy = sensor->wy;
 80047f0:	f8df e404 	ldr.w	lr, [pc, #1028]	; 8004bf8 <madgwick_ahrs_updateIMU+0x410>
  gx = sensor->wx;
 80047f4:	68c3      	ldr	r3, [r0, #12]
  gy = sensor->wy;
 80047f6:	f8d0 9010 	ldr.w	r9, [r0, #16]
  gz = sensor->wz;
 80047fa:	f8df 8400 	ldr.w	r8, [pc, #1024]	; 8004bfc <madgwick_ahrs_updateIMU+0x414>
  ax = sensor->ax;
 80047fe:	4ef1      	ldr	r6, [pc, #964]	; (8004bc4 <madgwick_ahrs_updateIMU+0x3dc>)
  ay = sensor->ay;
 8004800:	4ff1      	ldr	r7, [pc, #964]	; (8004bc8 <madgwick_ahrs_updateIMU+0x3e0>)
  ax = sensor->ax;
 8004802:	6802      	ldr	r2, [r0, #0]
  gz = sensor->wz;
 8004804:	6945      	ldr	r5, [r0, #20]
  ay = sensor->ay;
 8004806:	6844      	ldr	r4, [r0, #4]
  az = sensor->az;
  mx = sensor->mx;
 8004808:	f8d0 a018 	ldr.w	sl, [r0, #24]
{
 800480c:	ed2d 8b10 	vpush	{d8-d15}
  gx = sensor->wx;
 8004810:	f8cc 3000 	str.w	r3, [ip]
  gy = sensor->wy;
 8004814:	f8ce 9000 	str.w	r9, [lr]
  az = sensor->az;
 8004818:	f8df 93e4 	ldr.w	r9, [pc, #996]	; 8004c00 <madgwick_ahrs_updateIMU+0x418>
 800481c:	6883      	ldr	r3, [r0, #8]
  gz = sensor->wz;
 800481e:	f8c8 5000 	str.w	r5, [r8]
  ax = sensor->ax;
 8004822:	6032      	str	r2, [r6, #0]
  my = sensor->my;
  mz = sensor->mz;
 8004824:	6a05      	ldr	r5, [r0, #32]
  ay = sensor->ay;
 8004826:	603c      	str	r4, [r7, #0]
  mx = sensor->mx;
 8004828:	4ae8      	ldr	r2, [pc, #928]	; (8004bcc <madgwick_ahrs_updateIMU+0x3e4>)
  az = sensor->az;
 800482a:	f8c9 3000 	str.w	r3, [r9]
  my = sensor->my;
 800482e:	69c4      	ldr	r4, [r0, #28]
 8004830:	4be7      	ldr	r3, [pc, #924]	; (8004bd0 <madgwick_ahrs_updateIMU+0x3e8>)
  mz = sensor->mz;
 8004832:	48e8      	ldr	r0, [pc, #928]	; (8004bd4 <madgwick_ahrs_updateIMU+0x3ec>)
  mx = sensor->mx;
 8004834:	f8c2 a000 	str.w	sl, [r2]
  my = sensor->my;
 8004838:	601c      	str	r4, [r3, #0]

  // Rate of change of quaternion from gyroscope
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 800483a:	4ae7      	ldr	r2, [pc, #924]	; (8004bd8 <madgwick_ahrs_updateIMU+0x3f0>)
  mz = sensor->mz;
 800483c:	6005      	str	r5, [r0, #0]
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 800483e:	4be7      	ldr	r3, [pc, #924]	; (8004bdc <madgwick_ahrs_updateIMU+0x3f4>)
 8004840:	4ce7      	ldr	r4, [pc, #924]	; (8004be0 <madgwick_ahrs_updateIMU+0x3f8>)
  qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8004842:	4de8      	ldr	r5, [pc, #928]	; (8004be4 <madgwick_ahrs_updateIMU+0x3fc>)
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8004844:	ed92 aa00 	vldr	s20, [r2]
 8004848:	eddc 9a00 	vldr	s19, [ip]
 800484c:	ed93 5a00 	vldr	s10, [r3]
 8004850:	edde aa00 	vldr	s21, [lr]
 8004854:	edd4 1a00 	vldr	s3, [r4]
 8004858:	ed98 2a00 	vldr	s4, [r8]
  qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 800485c:	ed95 0a00 	vldr	s0, [r5]
 8004860:	eddc 0a00 	vldr	s1, [ip]
 8004864:	edd3 5a00 	vldr	s11, [r3]
 8004868:	edd8 6a00 	vldr	s13, [r8]
 800486c:	edd4 2a00 	vldr	s5, [r4]
 8004870:	ed9e 3a00 	vldr	s6, [lr]
  qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8004874:	ed95 1a00 	vldr	s2, [r5]
 8004878:	edde 4a00 	vldr	s9, [lr]
 800487c:	edd2 3a00 	vldr	s7, [r2]
 8004880:	ed98 4a00 	vldr	s8, [r8]
 8004884:	ed94 6a00 	vldr	s12, [r4]
 8004888:	eddc 7a00 	vldr	s15, [ip]
  qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 800488c:	ed95 7a00 	vldr	s14, [r5]
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8004890:	ee25 5a2a 	vmul.f32	s10, s10, s21
  qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8004894:	ee65 5aa6 	vmul.f32	s11, s11, s13
  qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8004898:	ee26 6a27 	vmul.f32	s12, s12, s15
  qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 800489c:	edd8 7a00 	vldr	s15, [r8]
 80048a0:	edd2 6a00 	vldr	s13, [r2]
 80048a4:	edde aa00 	vldr	s21, [lr]
 80048a8:	ee66 6aaa 	vmul.f32	s13, s13, s21
  qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 80048ac:	eea1 6a24 	vfma.f32	s12, s2, s9
{
 80048b0:	b084      	sub	sp, #16
 80048b2:	4688      	mov	r8, r1
  qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 80048b4:	eee7 6a27 	vfma.f32	s13, s14, s15
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80048b8:	eeaa 5a29 	vfma.f32	s10, s20, s19
  qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 80048bc:	eee0 5a20 	vfma.f32	s11, s0, s1
  qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 80048c0:	edd3 4a00 	vldr	s9, [r3]
 80048c4:	eddc 7a00 	vldr	s15, [ip]

  // Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
  if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f)))
 80048c8:	ed96 7a00 	vldr	s14, [r6]
  qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 80048cc:	eee4 6ae7 	vfms.f32	s13, s9, s15
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80048d0:	eea1 5a82 	vfma.f32	s10, s3, s4
  qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 80048d4:	eee2 5ac3 	vfms.f32	s11, s5, s6
  qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 80048d8:	eea3 6ac4 	vfms.f32	s12, s7, s8
  if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f)))
 80048dc:	eeb5 7a40 	vcmp.f32	s14, #0.0
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80048e0:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
  if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f)))
 80048e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80048e8:	ee25 5a67 	vnmul.f32	s10, s10, s15
  qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 80048ec:	ee65 5aa7 	vmul.f32	s11, s11, s15
  qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 80048f0:	ee26 6a27 	vmul.f32	s12, s12, s15
  qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 80048f4:	ee66 6aa7 	vmul.f32	s13, s13, s15
  if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f)))
 80048f8:	d107      	bne.n	800490a <madgwick_ahrs_updateIMU+0x122>
 80048fa:	edd7 7a00 	vldr	s15, [r7]
 80048fe:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004902:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004906:	f000 8213 	beq.w	8004d30 <madgwick_ahrs_updateIMU+0x548>
  {

    // Normalise accelerometer measurement
    recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 800490a:	ed96 3a00 	vldr	s6, [r6]
 800490e:	edd6 3a00 	vldr	s7, [r6]
 8004912:	edd7 7a00 	vldr	s15, [r7]
 8004916:	edd7 2a00 	vldr	s5, [r7]
 800491a:	ed99 4a00 	vldr	s8, [r9]
 800491e:	ed99 7a00 	vldr	s14, [r9]
float invSqrt(float x)
{
  float halfx = 0.5f * x;
  float y = x;
  long i = *(long *)&y;
  i = 0x5f3759df - (i >> 1);
 8004922:	49b1      	ldr	r1, [pc, #708]	; (8004be8 <madgwick_ahrs_updateIMU+0x400>)
    ax *= recipNorm;
 8004924:	edd6 4a00 	vldr	s9, [r6]
    qDot1 -= beta * s0;
 8004928:	48b0      	ldr	r0, [pc, #704]	; (8004bec <madgwick_ahrs_updateIMU+0x404>)
    recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 800492a:	ee67 7aa2 	vmul.f32	s15, s15, s5
  y = *(float *)&i;
  y = y * (1.5f - (halfx * y * y));
 800492e:	eef6 2a00 	vmov.f32	s5, #96	; 0x3f000000  0.5
    recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8004932:	eee3 7a23 	vfma.f32	s15, s6, s7
  y = y * (1.5f - (halfx * y * y));
 8004936:	eef7 0a08 	vmov.f32	s1, #120	; 0x3fc00000  1.5
    recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 800493a:	eee4 7a07 	vfma.f32	s15, s8, s14
  y = y * (1.5f - (halfx * y * y));
 800493e:	eeb0 4a60 	vmov.f32	s8, s1
  y = *(float *)&i;
 8004942:	ee17 ca90 	vmov	ip, s15
 8004946:	eba1 0c6c 	sub.w	ip, r1, ip, asr #1
  y = y * (1.5f - (halfx * y * y));
 800494a:	ee27 7aa2 	vmul.f32	s14, s15, s5
  y = *(float *)&i;
 800494e:	ee07 ca90 	vmov	s15, ip
  y = y * (1.5f - (halfx * y * y));
 8004952:	ee27 7ac7 	vnmul.f32	s14, s15, s14
    _4q1 = 4.0f * q1;
 8004956:	eef1 3a00 	vmov.f32	s7, #16	; 0x40800000  4.0
  y = y * (1.5f - (halfx * y * y));
 800495a:	eea7 4a27 	vfma.f32	s8, s14, s15
    _8q1 = 8.0f * q1;
 800495e:	eef2 ca00 	vmov.f32	s25, #32	; 0x41000000  8.0
  y = y * (1.5f - (halfx * y * y));
 8004962:	ee64 7a27 	vmul.f32	s15, s8, s15
    ax *= recipNorm;
 8004966:	ee24 7aa7 	vmul.f32	s14, s9, s15
 800496a:	ed86 7a00 	vstr	s14, [r6]
    ay *= recipNorm;
 800496e:	ed97 7a00 	vldr	s14, [r7]
 8004972:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004976:	ed87 7a00 	vstr	s14, [r7]
    az *= recipNorm;
 800497a:	ed99 7a00 	vldr	s14, [r9]
 800497e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004982:	edc9 7a00 	vstr	s15, [r9]
    _2q0 = 2.0f * q0;
 8004986:	edd5 1a00 	vldr	s3, [r5]
    _2q1 = 2.0f * q1;
 800498a:	ed92 1a00 	vldr	s2, [r2]
    _2q2 = 2.0f * q2;
 800498e:	ed93 2a00 	vldr	s4, [r3]
    _2q3 = 2.0f * q3;
 8004992:	ed94 4a00 	vldr	s8, [r4]
    _4q0 = 4.0f * q0;
 8004996:	ed95 ba00 	vldr	s22, [r5]
    _4q1 = 4.0f * q1;
 800499a:	ed92 0a00 	vldr	s0, [r2]
    _4q2 = 4.0f * q2;
 800499e:	edd3 9a00 	vldr	s19, [r3]
    _8q1 = 8.0f * q1;
 80049a2:	edd2 7a00 	vldr	s15, [r2]
    _8q2 = 8.0f * q2;
 80049a6:	edd3 aa00 	vldr	s21, [r3]
    _8q1 = 8.0f * q1;
 80049aa:	edcd 7a00 	vstr	s15, [sp]
    q0q0 = q0 * q0;
 80049ae:	ed95 8a00 	vldr	s16, [r5]
 80049b2:	ed95 7a00 	vldr	s14, [r5]
    q1q1 = q1 * q1;
 80049b6:	ed92 9a00 	vldr	s18, [r2]
 80049ba:	edd2 7a00 	vldr	s15, [r2]
    q2q2 = q2 * q2;
 80049be:	ed93 aa00 	vldr	s20, [r3]
 80049c2:	edd3 8a00 	vldr	s17, [r3]
    q3q3 = q3 * q3;
 80049c6:	ed94 fa00 	vldr	s30, [r4]
 80049ca:	ed94 3a00 	vldr	s6, [r4]
    s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 80049ce:	ed96 ea00 	vldr	s28, [r6]
 80049d2:	edd7 4a00 	vldr	s9, [r7]
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 80049d6:	ed96 da00 	vldr	s26, [r6]
 80049da:	edd2 ba00 	vldr	s23, [r2]
 80049de:	edd7 ea00 	vldr	s29, [r7]
    _2q0 = 2.0f * q0;
 80049e2:	ee71 1aa1 	vadd.f32	s3, s3, s3
    q2q2 = q2 * q2;
 80049e6:	ee6a 8a28 	vmul.f32	s17, s20, s17
    q0q0 = q0 * q0;
 80049ea:	ee28 8a07 	vmul.f32	s16, s16, s14
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 80049ee:	ed99 aa00 	vldr	s20, [r9]
    s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 80049f2:	ed93 7a00 	vldr	s14, [r3]
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 80049f6:	ed8d aa03 	vstr	s20, [sp, #12]
    q1q1 = q1 * q1;
 80049fa:	ee29 9a27 	vmul.f32	s18, s18, s15
    s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 80049fe:	edd6 7a00 	vldr	s15, [r6]
 8004a02:	edd7 da00 	vldr	s27, [r7]
 8004a06:	ed99 aa00 	vldr	s20, [r9]
    s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8004a0a:	ed94 ca00 	vldr	s24, [r4]
 8004a0e:	edd6 fa00 	vldr	s31, [r6]
    s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8004a12:	ee27 7a23 	vmul.f32	s14, s14, s7
 8004a16:	ee67 7aa1 	vmul.f32	s15, s15, s3
    s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8004a1a:	ee2c ca23 	vmul.f32	s24, s24, s7
    s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8004a1e:	eee8 7a07 	vfma.f32	s15, s16, s14
    s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8004a22:	ed94 7a00 	vldr	s14, [r4]
 8004a26:	ee27 7a23 	vmul.f32	s14, s14, s7
    _2q1 = 2.0f * q1;
 8004a2a:	ee31 1a01 	vadd.f32	s2, s2, s2
    s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8004a2e:	ee27 7a28 	vmul.f32	s14, s14, s17
    _4q1 = 4.0f * q1;
 8004a32:	ee20 0a23 	vmul.f32	s0, s0, s7
    s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8004a36:	eea9 7a0c 	vfma.f32	s14, s18, s24
    _4q2 = 4.0f * q2;
 8004a3a:	ee69 9aa3 	vmul.f32	s19, s19, s7
    _4q0 = 4.0f * q0;
 8004a3e:	ee2b ba23 	vmul.f32	s22, s22, s7
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8004a42:	ee6b 3aa3 	vmul.f32	s7, s23, s7
    s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8004a46:	ee61 4a64 	vnmul.f32	s9, s2, s9
    s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8004a4a:	eeaf 7ac1 	vfms.f32	s14, s31, s2
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8004a4e:	eeb0 1a40 	vmov.f32	s2, s0
 8004a52:	ee98 1a23 	vfnms.f32	s2, s16, s7
    _8q2 = 8.0f * q2;
 8004a56:	ee6a aaac 	vmul.f32	s21, s21, s25
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8004a5a:	eef0 3a41 	vmov.f32	s7, s2
 8004a5e:	eeee 3ae1 	vfms.f32	s7, s29, s3
 8004a62:	ee39 1a28 	vadd.f32	s2, s18, s17
    s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8004a66:	ee77 7ae9 	vsub.f32	s15, s15, s19
    _2q2 = 2.0f * q2;
 8004a6a:	ee32 2a02 	vadd.f32	s4, s4, s4
    q3q3 = q3 * q3;
 8004a6e:	ee2f fa03 	vmul.f32	s30, s30, s6
    s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8004a72:	eeeb 4a01 	vfma.f32	s9, s22, s2
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8004a76:	eeb0 3a63 	vmov.f32	s6, s7
    s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8004a7a:	eeea 7a81 	vfma.f32	s15, s21, s2
    s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8004a7e:	edd7 3a00 	vldr	s7, [r7]
    qDot1 -= beta * s0;
 8004a82:	edd0 1a00 	vldr	s3, [r0]
    _2q3 = 2.0f * q3;
 8004a86:	ee34 4a04 	vadd.f32	s8, s8, s8
    s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8004a8a:	eea3 7ac2 	vfms.f32	s14, s7, s4
    s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8004a8e:	eeee 4a02 	vfma.f32	s9, s28, s4
    s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8004a92:	eeed 7ac4 	vfms.f32	s15, s27, s8
    recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8004a96:	ee67 3a07 	vmul.f32	s7, s14, s14
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8004a9a:	ee24 da4d 	vnmul.f32	s26, s8, s26
    _8q1 = 8.0f * q1;
 8004a9e:	ed9d 2a00 	vldr	s4, [sp]
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8004aa2:	ed9d 4a03 	vldr	s8, [sp, #12]
    s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8004aa6:	ee3a aa0f 	vadd.f32	s20, s20, s30
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8004aaa:	ee34 4a0f 	vadd.f32	s8, s8, s30
    _8q1 = 8.0f * q1;
 8004aae:	ee62 ca2c 	vmul.f32	s25, s4, s25
    s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8004ab2:	eee9 7a8a 	vfma.f32	s15, s19, s20
    recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8004ab6:	eee4 3aa4 	vfma.f32	s7, s9, s9
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8004aba:	eea0 3a04 	vfma.f32	s6, s0, s8
 8004abe:	eeac da81 	vfma.f32	s26, s25, s2
    recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8004ac2:	eee7 3aa7 	vfma.f32	s7, s15, s15
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8004ac6:	ee33 da0d 	vadd.f32	s26, s6, s26
    qDot2 -= beta * s1;
 8004aca:	ed90 2a00 	vldr	s4, [r0]
    qDot3 -= beta * s2;
 8004ace:	ed90 3a00 	vldr	s6, [r0]
    qDot4 -= beta * s3;
 8004ad2:	ed90 4a00 	vldr	s8, [r0]
    recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8004ad6:	eeed 3a0d 	vfma.f32	s7, s26, s26
    qDot1 -= beta * s0;
 8004ada:	ee61 4aa4 	vmul.f32	s9, s3, s9
  y = *(float *)&i;
 8004ade:	ee13 0a90 	vmov	r0, s7
 8004ae2:	eba1 0160 	sub.w	r1, r1, r0, asr #1
  y = y * (1.5f - (halfx * y * y));
 8004ae6:	ee63 2aa2 	vmul.f32	s5, s7, s5
  y = *(float *)&i;
 8004aea:	ee03 1a90 	vmov	s7, r1
  y = y * (1.5f - (halfx * y * y));
 8004aee:	ee62 2aa3 	vmul.f32	s5, s5, s7
    qDot2 -= beta * s1;
 8004af2:	ee22 da0d 	vmul.f32	s26, s4, s26
  y = y * (1.5f - (halfx * y * y));
 8004af6:	eee3 0ae2 	vfms.f32	s1, s7, s5
    qDot3 -= beta * s2;
 8004afa:	ee63 7a27 	vmul.f32	s15, s6, s15
    qDot1 -= beta * s0;
 8004afe:	ee63 0ae0 	vnmul.f32	s1, s7, s1
    qDot4 -= beta * s3;
 8004b02:	ee24 7a07 	vmul.f32	s14, s8, s14
    qDot1 -= beta * s0;
 8004b06:	eea0 5aa4 	vfma.f32	s10, s1, s9
    qDot2 -= beta * s1;
 8004b0a:	eee0 5a8d 	vfma.f32	s11, s1, s26
    qDot3 -= beta * s2;
 8004b0e:	eea0 6aa7 	vfma.f32	s12, s1, s15
    qDot4 -= beta * s3;
 8004b12:	eee0 6a87 	vfma.f32	s13, s1, s14
  i = 0x5f3759df - (i >> 1);
 8004b16:	4934      	ldr	r1, [pc, #208]	; (8004be8 <madgwick_ahrs_updateIMU+0x400>)
  q0 += qDot1 * (1.0f / sampleFreq);
 8004b18:	ed95 7a00 	vldr	s14, [r5]
 8004b1c:	eddf 7a34 	vldr	s15, [pc, #208]	; 8004bf0 <madgwick_ahrs_updateIMU+0x408>
 8004b20:	eea5 7a27 	vfma.f32	s14, s10, s15
  y = y * (1.5f - (halfx * y * y));
 8004b24:	eeb6 5a00 	vmov.f32	s10, #96	; 0x3f000000  0.5
  q0 += qDot1 * (1.0f / sampleFreq);
 8004b28:	ed85 7a00 	vstr	s14, [r5]
  q1 += qDot2 * (1.0f / sampleFreq);
 8004b2c:	ed92 7a00 	vldr	s14, [r2]
 8004b30:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8004b34:	eef0 5a47 	vmov.f32	s11, s14
 8004b38:	edc2 5a00 	vstr	s11, [r2]
  q2 += qDot3 * (1.0f / sampleFreq);
 8004b3c:	edd3 5a00 	vldr	s11, [r3]
 8004b40:	eee6 5a27 	vfma.f32	s11, s12, s15
  atti->roll = (atan2(2.0 * (q2q3 + q0q1), q0q0 - q1q1 - q2q2 + q3q3)*(180.0/M_PI))*(-1.0);
 8004b44:	ee38 6a49 	vsub.f32	s12, s16, s18
  q2 += qDot3 * (1.0f / sampleFreq);
 8004b48:	edc3 5a00 	vstr	s11, [r3]
  q3 += qDot4 * (1.0f / sampleFreq);
 8004b4c:	edd4 5a00 	vldr	s11, [r4]
 8004b50:	eee6 5aa7 	vfma.f32	s11, s13, s15
  atti->roll = (atan2(2.0 * (q2q3 + q0q1), q0q0 - q1q1 - q2q2 + q3q3)*(180.0/M_PI))*(-1.0);
 8004b54:	ee76 6a68 	vsub.f32	s13, s12, s17
  q3 += qDot4 * (1.0f / sampleFreq);
 8004b58:	edc4 5a00 	vstr	s11, [r4]
  recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8004b5c:	edd5 2a00 	vldr	s5, [r5]
 8004b60:	ed95 3a00 	vldr	s6, [r5]
 8004b64:	edd2 7a00 	vldr	s15, [r2]
 8004b68:	ed92 2a00 	vldr	s4, [r2]
 8004b6c:	edd3 3a00 	vldr	s7, [r3]
 8004b70:	ed93 4a00 	vldr	s8, [r3]
 8004b74:	edd4 4a00 	vldr	s9, [r4]
 8004b78:	ed94 6a00 	vldr	s12, [r4]
  q0 *= recipNorm;
 8004b7c:	edd5 5a00 	vldr	s11, [r5]
  recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8004b80:	ee67 7a82 	vmul.f32	s15, s15, s4
  atti->roll = (atan2(2.0 * (q2q3 + q0q1), q0q0 - q1q1 - q2q2 + q3q3)*(180.0/M_PI))*(-1.0);
 8004b84:	ee76 6a8f 	vadd.f32	s13, s13, s30
  recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8004b88:	eee2 7a83 	vfma.f32	s15, s5, s6
  atti->roll = (atan2(2.0 * (q2q3 + q0q1), q0q0 - q1q1 - q2q2 + q3q3)*(180.0/M_PI))*(-1.0);
 8004b8c:	ee16 0a90 	vmov	r0, s13
  recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8004b90:	eee3 7a84 	vfma.f32	s15, s7, s8
  y = y * (1.5f - (halfx * y * y));
 8004b94:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
  recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8004b98:	eee4 7a86 	vfma.f32	s15, s9, s12
  atti->yaw = (atan2(2.0 * (q1q2 + q0q3), q0q0 + q1q1 - q2q2 - q3q3))*(180.0/M_PI);
 8004b9c:	ee38 8a09 	vadd.f32	s16, s16, s18
  y = *(float *)&i;
 8004ba0:	ee17 6a90 	vmov	r6, s15
 8004ba4:	eba1 0166 	sub.w	r1, r1, r6, asr #1
 8004ba8:	ee06 1a90 	vmov	s13, r1
  y = y * (1.5f - (halfx * y * y));
 8004bac:	ee27 6a85 	vmul.f32	s12, s15, s10
  atti->yaw = (atan2(2.0 * (q1q2 + q0q3), q0q0 + q1q1 - q2q2 - q3q3))*(180.0/M_PI);
 8004bb0:	ee78 8a68 	vsub.f32	s17, s16, s17
  y = y * (1.5f - (halfx * y * y));
 8004bb4:	ee66 7ac6 	vnmul.f32	s15, s13, s12
 8004bb8:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8004bbc:	ee67 7a26 	vmul.f32	s15, s14, s13
 8004bc0:	e020      	b.n	8004c04 <madgwick_ahrs_updateIMU+0x41c>
 8004bc2:	bf00      	nop
 8004bc4:	20000254 	.word	0x20000254
 8004bc8:	20000258 	.word	0x20000258
 8004bcc:	2000026c 	.word	0x2000026c
 8004bd0:	20000270 	.word	0x20000270
 8004bd4:	20000274 	.word	0x20000274
 8004bd8:	20000278 	.word	0x20000278
 8004bdc:	2000027c 	.word	0x2000027c
 8004be0:	20000280 	.word	0x20000280
 8004be4:	2000001c 	.word	0x2000001c
 8004be8:	5f3759df 	.word	0x5f3759df
 8004bec:	20000018 	.word	0x20000018
 8004bf0:	3a83126f 	.word	0x3a83126f
 8004bf4:	20000260 	.word	0x20000260
 8004bf8:	20000264 	.word	0x20000264
 8004bfc:	20000268 	.word	0x20000268
 8004c00:	2000025c 	.word	0x2000025c
  q0 *= recipNorm;
 8004c04:	ee25 7aa7 	vmul.f32	s14, s11, s15
 8004c08:	ed85 7a00 	vstr	s14, [r5]
  q1 *= recipNorm;
 8004c0c:	ed92 7a00 	vldr	s14, [r2]
 8004c10:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004c14:	ed82 7a00 	vstr	s14, [r2]
  q2 *= recipNorm;
 8004c18:	ed93 7a00 	vldr	s14, [r3]
 8004c1c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004c20:	ed83 7a00 	vstr	s14, [r3]
  q3 *= recipNorm;
 8004c24:	ed94 7a00 	vldr	s14, [r4]
 8004c28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c2c:	edc4 7a00 	vstr	s15, [r4]
  float q0q1 = q0 * q1;
 8004c30:	edd5 ea00 	vldr	s29, [r5]
 8004c34:	ed92 ea00 	vldr	s28, [r2]
  float q0q2 = q0 * q2;
 8004c38:	ed95 da00 	vldr	s26, [r5]
 8004c3c:	edd3 ca00 	vldr	s25, [r3]
  float q0q3 = q0 * q3;
 8004c40:	edd5 ba00 	vldr	s23, [r5]
 8004c44:	ed94 ba00 	vldr	s22, [r4]
  float q1q2 = q1 * q2;
 8004c48:	edd2 9a00 	vldr	s19, [r2]
 8004c4c:	ed93 ca00 	vldr	s24, [r3]
  float q1q3 = q1 * q3;
 8004c50:	ed92 aa00 	vldr	s20, [r2]
 8004c54:	edd4 da00 	vldr	s27, [r4]
  float q2q3 = q2 * q3;
 8004c58:	edd3 aa00 	vldr	s21, [r3]
 8004c5c:	edd4 fa00 	vldr	s31, [r4]
  atti->roll = (atan2(2.0 * (q2q3 + q0q1), q0q0 - q1q1 - q2q2 + q3q3)*(180.0/M_PI))*(-1.0);
 8004c60:	f7fb fc82 	bl	8000568 <__aeabi_f2d>
  float q2q3 = q2 * q3;
 8004c64:	ee6a 7aaf 	vmul.f32	s15, s21, s31
  atti->roll = (atan2(2.0 * (q2q3 + q0q1), q0q0 - q1q1 - q2q2 + q3q3)*(180.0/M_PI))*(-1.0);
 8004c68:	e9cd 0100 	strd	r0, r1, [sp]
 8004c6c:	eeee 7a8e 	vfma.f32	s15, s29, s28
  float q1q3 = q1 * q3;
 8004c70:	ee2a aa2d 	vmul.f32	s20, s20, s27
  atti->roll = (atan2(2.0 * (q2q3 + q0q1), q0q0 - q1q1 - q2q2 + q3q3)*(180.0/M_PI))*(-1.0);
 8004c74:	ee17 0a90 	vmov	r0, s15
 8004c78:	f7fb fc76 	bl	8000568 <__aeabi_f2d>
 8004c7c:	4602      	mov	r2, r0
 8004c7e:	460b      	mov	r3, r1
 8004c80:	f7fb fb14 	bl	80002ac <__adddf3>
 8004c84:	ed9d 1b00 	vldr	d1, [sp]
 8004c88:	ec41 0b10 	vmov	d0, r0, r1
 8004c8c:	f005 fb80 	bl	800a390 <atan2>
 8004c90:	a32d      	add	r3, pc, #180	; (adr r3, 8004d48 <madgwick_ahrs_updateIMU+0x560>)
 8004c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c96:	ec51 0b10 	vmov	r0, r1, d0
 8004c9a:	f7fb fcbd 	bl	8000618 <__aeabi_dmul>
 8004c9e:	f7fb ff93 	bl	8000bc8 <__aeabi_d2f>
  atti->pitch =(asin(2.0 * (q0q2 - q1q3)))*(180.0/M_PI)*(-1.0);
 8004ca2:	eead aa6c 	vfms.f32	s20, s26, s25
  atti->roll = (atan2(2.0 * (q2q3 + q0q1), q0q0 - q1q1 - q2q2 + q3q3)*(180.0/M_PI))*(-1.0);
 8004ca6:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8004caa:	f8c8 0000 	str.w	r0, [r8]
  atti->pitch =(asin(2.0 * (q0q2 - q1q3)))*(180.0/M_PI)*(-1.0);
 8004cae:	ee1a 0a10 	vmov	r0, s20
 8004cb2:	f7fb fc59 	bl	8000568 <__aeabi_f2d>
 8004cb6:	4602      	mov	r2, r0
 8004cb8:	460b      	mov	r3, r1
 8004cba:	f7fb faf7 	bl	80002ac <__adddf3>
 8004cbe:	ec41 0b10 	vmov	d0, r0, r1
 8004cc2:	f005 fb0d 	bl	800a2e0 <asin>
 8004cc6:	a320      	add	r3, pc, #128	; (adr r3, 8004d48 <madgwick_ahrs_updateIMU+0x560>)
 8004cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ccc:	ec51 0b10 	vmov	r0, r1, d0
 8004cd0:	f7fb fca2 	bl	8000618 <__aeabi_dmul>
 8004cd4:	f7fb ff78 	bl	8000bc8 <__aeabi_d2f>
  float q1q2 = q1 * q2;
 8004cd8:	ee69 9a8c 	vmul.f32	s19, s19, s24
  atti->yaw = (atan2(2.0 * (q1q2 + q0q3), q0q0 + q1q1 - q2q2 - q3q3))*(180.0/M_PI);
 8004cdc:	ee78 7acf 	vsub.f32	s15, s17, s30
  atti->pitch =(asin(2.0 * (q0q2 - q1q3)))*(180.0/M_PI)*(-1.0);
 8004ce0:	f8c8 0004 	str.w	r0, [r8, #4]
  atti->yaw = (atan2(2.0 * (q1q2 + q0q3), q0q0 + q1q1 - q2q2 - q3q3))*(180.0/M_PI);
 8004ce4:	eeeb 9a8b 	vfma.f32	s19, s23, s22
 8004ce8:	ee17 0a90 	vmov	r0, s15
 8004cec:	f7fb fc3c 	bl	8000568 <__aeabi_f2d>
 8004cf0:	e9cd 0100 	strd	r0, r1, [sp]
 8004cf4:	ee19 0a90 	vmov	r0, s19
 8004cf8:	f7fb fc36 	bl	8000568 <__aeabi_f2d>
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	460b      	mov	r3, r1
 8004d00:	f7fb fad4 	bl	80002ac <__adddf3>
 8004d04:	ed9d 1b00 	vldr	d1, [sp]
 8004d08:	ec41 0b10 	vmov	d0, r0, r1
 8004d0c:	f005 fb40 	bl	800a390 <atan2>
 8004d10:	a30d      	add	r3, pc, #52	; (adr r3, 8004d48 <madgwick_ahrs_updateIMU+0x560>)
 8004d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d16:	ec51 0b10 	vmov	r0, r1, d0
 8004d1a:	f7fb fc7d 	bl	8000618 <__aeabi_dmul>
 8004d1e:	f7fb ff53 	bl	8000bc8 <__aeabi_d2f>
 8004d22:	f8c8 0008 	str.w	r0, [r8, #8]
}
 8004d26:	b004      	add	sp, #16
 8004d28:	ecbd 8b10 	vpop	{d8-d15}
 8004d2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f)))
 8004d30:	edd9 7a00 	vldr	s15, [r9]
 8004d34:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004d38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d3c:	f47f ade5 	bne.w	800490a <madgwick_ahrs_updateIMU+0x122>
 8004d40:	e6e9      	b.n	8004b16 <madgwick_ahrs_updateIMU+0x32e>
 8004d42:	bf00      	nop
 8004d44:	f3af 8000 	nop.w
 8004d48:	1a63c1f8 	.word	0x1a63c1f8
 8004d4c:	404ca5dc 	.word	0x404ca5dc

08004d50 <__NVIC_SystemReset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004d50:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004d54:	4905      	ldr	r1, [pc, #20]	; (8004d6c <__NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004d56:	4b06      	ldr	r3, [pc, #24]	; (8004d70 <__NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004d58:	68ca      	ldr	r2, [r1, #12]
 8004d5a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	60cb      	str	r3, [r1, #12]
 8004d62:	f3bf 8f4f 	dsb	sy
    __NOP();
 8004d66:	bf00      	nop
 8004d68:	e7fd      	b.n	8004d66 <__NVIC_SystemReset+0x16>
 8004d6a:	bf00      	nop
 8004d6c:	e000ed00 	.word	0xe000ed00
 8004d70:	05fa0004 	.word	0x05fa0004

08004d74 <__io_putchar>:
#ifdef __GNUC__
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
void __io_putchar(uint8_t ch) {
 8004d74:	b500      	push	{lr}
 8004d76:	b083      	sub	sp, #12
 8004d78:	a902      	add	r1, sp, #8
HAL_UART_Transmit(&huart7, &ch, 1, 1);
 8004d7a:	2301      	movs	r3, #1
void __io_putchar(uint8_t ch) {
 8004d7c:	f801 0d01 	strb.w	r0, [r1, #-1]!
HAL_UART_Transmit(&huart7, &ch, 1, 1);
 8004d80:	461a      	mov	r2, r3
 8004d82:	4803      	ldr	r0, [pc, #12]	; (8004d90 <__io_putchar+0x1c>)
 8004d84:	f7fe f8bc 	bl	8002f00 <HAL_UART_Transmit>
}
 8004d88:	b003      	add	sp, #12
 8004d8a:	f85d fb04 	ldr.w	pc, [sp], #4
 8004d8e:	bf00      	nop
 8004d90:	200008a8 	.word	0x200008a8

08004d94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004d94:	b570      	push	{r4, r5, r6, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004d96:	2300      	movs	r3, #0
{
 8004d98:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004d9a:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
 8004d9e:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004da2:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8004da6:	e9cd 3306 	strd	r3, r3, [sp, #24]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004daa:	4920      	ldr	r1, [pc, #128]	; (8004e2c <SystemClock_Config+0x98>)
 8004dac:	9301      	str	r3, [sp, #4]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004dae:	9303      	str	r3, [sp, #12]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004db0:	6c08      	ldr	r0, [r1, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004db2:	4a1f      	ldr	r2, [pc, #124]	; (8004e30 <SystemClock_Config+0x9c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8004db4:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 8004db8:	6408      	str	r0, [r1, #64]	; 0x40
 8004dba:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004dbc:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 8004dc0:	9101      	str	r1, [sp, #4]
 8004dc2:	9901      	ldr	r1, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004dc4:	9302      	str	r3, [sp, #8]
 8004dc6:	6813      	ldr	r3, [r2, #0]
 8004dc8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004dcc:	6013      	str	r3, [r2, #0]
 8004dce:	6813      	ldr	r3, [r2, #0]
 8004dd0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004dd4:	9302      	str	r3, [sp, #8]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004dd6:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004dd8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004ddc:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004de0:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLM = 6;
 8004de2:	2106      	movs	r1, #6
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004de4:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004de6:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 168;
 8004de8:	22a8      	movs	r2, #168	; 0xa8
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8004dea:	2304      	movs	r3, #4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004dec:	900f      	str	r0, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004dee:	a808      	add	r0, sp, #32
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004df0:	9d02      	ldr	r5, [sp, #8]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004df2:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004df4:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLN = 168;
 8004df6:	e9cd 1210 	strd	r1, r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8004dfa:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004dfc:	f7fc ff9c 	bl	8001d38 <HAL_RCC_OscConfig>
 8004e00:	b100      	cbz	r0, 8004e04 <SystemClock_Config+0x70>
 8004e02:	e7fe      	b.n	8004e02 <SystemClock_Config+0x6e>
 8004e04:	4603      	mov	r3, r0
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004e06:	260f      	movs	r6, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004e08:	f44f 55a0 	mov.w	r5, #5120	; 0x1400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004e0c:	f44f 5280 	mov.w	r2, #4096	; 0x1000

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004e10:	a803      	add	r0, sp, #12
 8004e12:	2105      	movs	r1, #5
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004e14:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004e16:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004e18:	9603      	str	r6, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004e1a:	e9cd 5206 	strd	r5, r2, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004e1e:	f7fd f99f 	bl	8002160 <HAL_RCC_ClockConfig>
 8004e22:	b100      	cbz	r0, 8004e26 <SystemClock_Config+0x92>
 8004e24:	e7fe      	b.n	8004e24 <SystemClock_Config+0x90>
  {
    Error_Handler();
  }
}
 8004e26:	b014      	add	sp, #80	; 0x50
 8004e28:	bd70      	pop	{r4, r5, r6, pc}
 8004e2a:	bf00      	nop
 8004e2c:	40023800 	.word	0x40023800
 8004e30:	40007000 	.word	0x40007000

08004e34 <HAL_UART_RxCpltCallback>:
			NVIC_SystemReset();
		}
	}
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle) {
 8004e34:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e38:	4605      	mov	r5, r0
	if (UartHandle->Instance == huart1.Instance) {	//Propo-receive Interrupts
 8004e3a:	48b2      	ldr	r0, [pc, #712]	; (8005104 <HAL_UART_RxCpltCallback+0x2d0>)
 8004e3c:	682b      	ldr	r3, [r5, #0]
 8004e3e:	6802      	ldr	r2, [r0, #0]
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d05d      	beq.n	8004f00 <HAL_UART_RxCpltCallback+0xcc>
			}
		}

	}

	if (UartHandle->Instance == huart6.Instance) {
 8004e44:	4ab0      	ldr	r2, [pc, #704]	; (8005108 <HAL_UART_RxCpltCallback+0x2d4>)
 8004e46:	6812      	ldr	r2, [r2, #0]
 8004e48:	429a      	cmp	r2, r3
 8004e4a:	d006      	beq.n	8004e5a <HAL_UART_RxCpltCallback+0x26>
				}
			}
			data_data_form_JetsonNANO_temp=data_form_JetsonNANO[Rxbufsize_from_JetsonNANO-2];
	}

	HAL_UART_Receive_IT(&huart6,(uint8_t *)Rxbuf_form_JetsonNANO,Rxbufsize_from_JetsonNANO);
 8004e4c:	2207      	movs	r2, #7
 8004e4e:	49af      	ldr	r1, [pc, #700]	; (800510c <HAL_UART_RxCpltCallback+0x2d8>)
 8004e50:	48ad      	ldr	r0, [pc, #692]	; (8005108 <HAL_UART_RxCpltCallback+0x2d4>)
}
 8004e52:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_UART_Receive_IT(&huart6,(uint8_t *)Rxbuf_form_JetsonNANO,Rxbufsize_from_JetsonNANO);
 8004e56:	f7fe b8e1 	b.w	800301c <HAL_UART_Receive_IT>
			while (Rxbuf_form_JetsonNANO[j] != 253 &&  j<sizeof(Rxbuf_form_JetsonNANO)) {
 8004e5a:	4bac      	ldr	r3, [pc, #688]	; (800510c <HAL_UART_RxCpltCallback+0x2d8>)
 8004e5c:	7819      	ldrb	r1, [r3, #0]
 8004e5e:	29fd      	cmp	r1, #253	; 0xfd
 8004e60:	f000 8113 	beq.w	800508a <HAL_UART_RxCpltCallback+0x256>
 8004e64:	785a      	ldrb	r2, [r3, #1]
 8004e66:	2afd      	cmp	r2, #253	; 0xfd
 8004e68:	f000 811e 	beq.w	80050a8 <HAL_UART_RxCpltCallback+0x274>
 8004e6c:	789a      	ldrb	r2, [r3, #2]
 8004e6e:	2afd      	cmp	r2, #253	; 0xfd
 8004e70:	f000 811d 	beq.w	80050ae <HAL_UART_RxCpltCallback+0x27a>
 8004e74:	78da      	ldrb	r2, [r3, #3]
 8004e76:	2afd      	cmp	r2, #253	; 0xfd
 8004e78:	f000 8113 	beq.w	80050a2 <HAL_UART_RxCpltCallback+0x26e>
 8004e7c:	791a      	ldrb	r2, [r3, #4]
 8004e7e:	2afd      	cmp	r2, #253	; 0xfd
 8004e80:	f000 8118 	beq.w	80050b4 <HAL_UART_RxCpltCallback+0x280>
 8004e84:	795a      	ldrb	r2, [r3, #5]
 8004e86:	2afd      	cmp	r2, #253	; 0xfd
 8004e88:	f000 8130 	beq.w	80050ec <HAL_UART_RxCpltCallback+0x2b8>
 8004e8c:	4ca0      	ldr	r4, [pc, #640]	; (8005110 <HAL_UART_RxCpltCallback+0x2dc>)
 8004e8e:	2206      	movs	r2, #6
 8004e90:	7021      	strb	r1, [r4, #0]
				j++;
 8004e92:	4611      	mov	r1, r2
						data_form_JetsonNANO[k] = Rxbuf_form_JetsonNANO[k - (sizeof(data_form_JetsonNANO) - j)];
 8004e94:	1858      	adds	r0, r3, r1
 8004e96:	f810 0c05 	ldrb.w	r0, [r0, #-5]
 8004e9a:	7060      	strb	r0, [r4, #1]
					if ((j + k) >= sizeof(data_form_JetsonNANO)) {
 8004e9c:	1c90      	adds	r0, r2, #2
 8004e9e:	2805      	cmp	r0, #5
						data_form_JetsonNANO[k] = Rxbuf_form_JetsonNANO[j + k + 1];
 8004ea0:	bfd5      	itete	le
 8004ea2:	1898      	addle	r0, r3, r2
						data_form_JetsonNANO[k] = Rxbuf_form_JetsonNANO[k - (sizeof(data_form_JetsonNANO) - j)];
 8004ea4:	1858      	addgt	r0, r3, r1
						data_form_JetsonNANO[k] = Rxbuf_form_JetsonNANO[j + k + 1];
 8004ea6:	78c0      	ldrble	r0, [r0, #3]
						data_form_JetsonNANO[k] = Rxbuf_form_JetsonNANO[k - (sizeof(data_form_JetsonNANO) - j)];
 8004ea8:	f810 0c04 	ldrbgt.w	r0, [r0, #-4]
 8004eac:	70a0      	strb	r0, [r4, #2]
					if ((j + k) >= sizeof(data_form_JetsonNANO)) {
 8004eae:	1cd0      	adds	r0, r2, #3
 8004eb0:	2805      	cmp	r0, #5
						data_form_JetsonNANO[k] = Rxbuf_form_JetsonNANO[j + k + 1];
 8004eb2:	bfd5      	itete	le
 8004eb4:	1898      	addle	r0, r3, r2
						data_form_JetsonNANO[k] = Rxbuf_form_JetsonNANO[k - (sizeof(data_form_JetsonNANO) - j)];
 8004eb6:	1858      	addgt	r0, r3, r1
						data_form_JetsonNANO[k] = Rxbuf_form_JetsonNANO[j + k + 1];
 8004eb8:	7900      	ldrble	r0, [r0, #4]
						data_form_JetsonNANO[k] = Rxbuf_form_JetsonNANO[k - (sizeof(data_form_JetsonNANO) - j)];
 8004eba:	f810 0c03 	ldrbgt.w	r0, [r0, #-3]
 8004ebe:	70e0      	strb	r0, [r4, #3]
					if ((j + k) >= sizeof(data_form_JetsonNANO)) {
 8004ec0:	1d10      	adds	r0, r2, #4
 8004ec2:	2805      	cmp	r0, #5
						data_form_JetsonNANO[k] = Rxbuf_form_JetsonNANO[j + k + 1];
 8004ec4:	bfd5      	itete	le
 8004ec6:	1898      	addle	r0, r3, r2
						data_form_JetsonNANO[k] = Rxbuf_form_JetsonNANO[k - (sizeof(data_form_JetsonNANO) - j)];
 8004ec8:	1858      	addgt	r0, r3, r1
						data_form_JetsonNANO[k] = Rxbuf_form_JetsonNANO[j + k + 1];
 8004eca:	7940      	ldrble	r0, [r0, #5]
						data_form_JetsonNANO[k] = Rxbuf_form_JetsonNANO[k - (sizeof(data_form_JetsonNANO) - j)];
 8004ecc:	f810 0c02 	ldrbgt.w	r0, [r0, #-2]
 8004ed0:	7120      	strb	r0, [r4, #4]
					if ((j + k) >= sizeof(data_form_JetsonNANO)) {
 8004ed2:	2a00      	cmp	r2, #0
 8004ed4:	f000 80be 	beq.w	8005054 <HAL_UART_RxCpltCallback+0x220>
						data_form_JetsonNANO[k] = Rxbuf_form_JetsonNANO[k - (sizeof(data_form_JetsonNANO) - j)];
 8004ed8:	440b      	add	r3, r1
			if(data_data_form_JetsonNANO_temp!=data_form_JetsonNANO[Rxbufsize_from_JetsonNANO-2]){
 8004eda:	4e8e      	ldr	r6, [pc, #568]	; (8005114 <HAL_UART_RxCpltCallback+0x2e0>)
						data_form_JetsonNANO[k] = Rxbuf_form_JetsonNANO[k - (sizeof(data_form_JetsonNANO) - j)];
 8004edc:	f813 3c01 	ldrb.w	r3, [r3, #-1]
			if(data_data_form_JetsonNANO_temp!=data_form_JetsonNANO[Rxbufsize_from_JetsonNANO-2]){
 8004ee0:	7832      	ldrb	r2, [r6, #0]
 8004ee2:	7163      	strb	r3, [r4, #5]
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	f000 80bc 	beq.w	8005062 <HAL_UART_RxCpltCallback+0x22e>
				connect_jetsonnano=1;
 8004eea:	498b      	ldr	r1, [pc, #556]	; (8005118 <HAL_UART_RxCpltCallback+0x2e4>)
				HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, 1);
 8004eec:	488b      	ldr	r0, [pc, #556]	; (800511c <HAL_UART_RxCpltCallback+0x2e8>)
				connect_jetsonnano=1;
 8004eee:	2301      	movs	r3, #1
 8004ef0:	700b      	strb	r3, [r1, #0]
				HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, 1);
 8004ef2:	461a      	mov	r2, r3
 8004ef4:	2104      	movs	r1, #4
 8004ef6:	f7fc ff13 	bl	8001d20 <HAL_GPIO_WritePin>
 8004efa:	7965      	ldrb	r5, [r4, #5]
			data_data_form_JetsonNANO_temp=data_form_JetsonNANO[Rxbufsize_from_JetsonNANO-2];
 8004efc:	7035      	strb	r5, [r6, #0]
 8004efe:	e7a5      	b.n	8004e4c <HAL_UART_RxCpltCallback+0x18>
		HAL_UART_Receive_IT(&huart1, rcData, 18);
 8004f00:	4c87      	ldr	r4, [pc, #540]	; (8005120 <HAL_UART_RxCpltCallback+0x2ec>)
 8004f02:	2212      	movs	r2, #18
 8004f04:	4621      	mov	r1, r4
 8004f06:	f7fe f889 	bl	800301c <HAL_UART_Receive_IT>
		HAL_GPIO_TogglePin(GPIOG,GPIO_PIN_1);
 8004f0a:	2102      	movs	r1, #2
 8004f0c:	4883      	ldr	r0, [pc, #524]	; (800511c <HAL_UART_RxCpltCallback+0x2e8>)
 8004f0e:	f7fc ff0b 	bl	8001d28 <HAL_GPIO_TogglePin>
		rc.ch4 = (((rcData[5] & 0x0F) << 7) | (rcData[4] >> 1));
 8004f12:	7967      	ldrb	r7, [r4, #5]
		rc.ch5 = (rcData[17]<<8) | rcData[16];
 8004f14:	7c62      	ldrb	r2, [r4, #17]
 8004f16:	7c26      	ldrb	r6, [r4, #16]
		rc.ch2 = (((rcData[2] & 0x3F) << 5) | (rcData[1] >> 3));
 8004f18:	78a0      	ldrb	r0, [r4, #2]
		rc.ch3 = (((rcData[4] & 0x01) << 10) | (rcData[3] << 2) | (rcData[2] >> 6));
 8004f1a:	f894 c004 	ldrb.w	ip, [r4, #4]
		rc.ch1 = (((rcData[1] & 0x07) << 8) | rcData[0]);
 8004f1e:	f894 b001 	ldrb.w	fp, [r4, #1]
		rc.ch3 = (((rcData[4] & 0x01) << 10) | (rcData[3] << 2) | (rcData[2] >> 6));
 8004f22:	78e3      	ldrb	r3, [r4, #3]
		rc.ch1 = (((rcData[1] & 0x07) << 8) | rcData[0]);
 8004f24:	f894 a000 	ldrb.w	sl, [r4]
		rc.mouse_x = ((int16_t)rcData[6]) | ((int16_t)rcData[7] << 8);
 8004f28:	f894 e006 	ldrb.w	lr, [r4, #6]
		rc.key_v = ((int16_t)rcData[14]);
 8004f2c:	f894 800e 	ldrb.w	r8, [r4, #14]
		rc.ch5 = (rcData[17]<<8) | rcData[16];
 8004f30:	ea46 2602 	orr.w	r6, r6, r2, lsl #8
		rc.ch4 = (((rcData[5] & 0x0F) << 7) | (rcData[4] >> 1));
 8004f34:	01fa      	lsls	r2, r7, #7
		rc.ch3 = (((rcData[4] & 0x01) << 10) | (rcData[3] << 2) | (rcData[2] >> 6));
 8004f36:	0981      	lsrs	r1, r0, #6
		rc.ch4 = (((rcData[5] & 0x0F) << 7) | (rcData[4] >> 1));
 8004f38:	f402 62f0 	and.w	r2, r2, #1920	; 0x780
		rc.ch3 = (((rcData[4] & 0x01) << 10) | (rcData[3] << 2) | (rcData[2] >> 6));
 8004f3c:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
		rc.ch1 = (((rcData[1] & 0x07) << 8) | rcData[0]);
 8004f40:	ea4f 290b 	mov.w	r9, fp, lsl #8
		rc.ch3 = (((rcData[4] & 0x01) << 10) | (rcData[3] << 2) | (rcData[2] >> 6));
 8004f44:	ea4f 238c 	mov.w	r3, ip, lsl #10
		rc.ch4 = (((rcData[5] & 0x0F) << 7) | (rcData[4] >> 1));
 8004f48:	ea42 025c 	orr.w	r2, r2, ip, lsr #1
		rc.mouse_x = ((int16_t)rcData[6]) | ((int16_t)rcData[7] << 8);
 8004f4c:	f894 c007 	ldrb.w	ip, [r4, #7]
		rc.ch1 = (((rcData[1] & 0x07) << 8) | rcData[0]);
 8004f50:	f409 69e0 	and.w	r9, r9, #1792	; 0x700
 8004f54:	ea4a 0a09 	orr.w	sl, sl, r9
		rc.mouse_x = ((int16_t)rcData[6]) | ((int16_t)rcData[7] << 8);
 8004f58:	ea4e 2e0c 	orr.w	lr, lr, ip, lsl #8
		rc.mouse_y = ((int16_t)rcData[8]) | ((int16_t)rcData[9] << 8);
 8004f5c:	f894 9009 	ldrb.w	r9, [r4, #9]
 8004f60:	f894 c008 	ldrb.w	ip, [r4, #8]
		rc.ch2 = (((rcData[2] & 0x3F) << 5) | (rcData[1] >> 3));
 8004f64:	0140      	lsls	r0, r0, #5
		rc.ch3 = (((rcData[4] & 0x01) << 10) | (rcData[3] << 2) | (rcData[2] >> 6));
 8004f66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
		rc.ch2 = (((rcData[2] & 0x3F) << 5) | (rcData[1] >> 3));
 8004f6a:	f400 60fc 	and.w	r0, r0, #2016	; 0x7e0
		rc.ch3 = (((rcData[4] & 0x01) << 10) | (rcData[3] << 2) | (rcData[2] >> 6));
 8004f6e:	4319      	orrs	r1, r3
		rc.ch2 = (((rcData[2] & 0x3F) << 5) | (rcData[1] >> 3));
 8004f70:	ea40 00db 	orr.w	r0, r0, fp, lsr #3
		rc.ch1 -= 1024;
 8004f74:	4b6b      	ldr	r3, [pc, #428]	; (8005124 <HAL_UART_RxCpltCallback+0x2f0>)
		rc.mouse_z = ((int16_t)rcData[10]) | ((int16_t)rcData[11] << 8);
 8004f76:	f894 b00b 	ldrb.w	fp, [r4, #11]
		rc.mouse_y = ((int16_t)rcData[8]) | ((int16_t)rcData[9] << 8);
 8004f7a:	ea4c 2c09 	orr.w	ip, ip, r9, lsl #8
		rc.mouse_z = ((int16_t)rcData[10]) | ((int16_t)rcData[11] << 8);
 8004f7e:	f894 900a 	ldrb.w	r9, [r4, #10]
		rc.ch2 -= 1024;
 8004f82:	f5a0 6080 	sub.w	r0, r0, #1024	; 0x400
		rc.mouse_z = ((int16_t)rcData[10]) | ((int16_t)rcData[11] << 8);
 8004f86:	ea49 290b 	orr.w	r9, r9, fp, lsl #8
		rc.ch2 -= 1024;
 8004f8a:	8058      	strh	r0, [r3, #2]
		rc.ch5 = 1024-rc.ch5;
 8004f8c:	f5c6 6680 	rsb	r6, r6, #1024	; 0x400
		rc.sw1 = ((rcData[5] & 0x30) >> 4);
 8004f90:	f3c7 1001 	ubfx	r0, r7, #4, #2
		rc.ch5 = 1024-rc.ch5;
 8004f94:	b236      	sxth	r6, r6
		rc.sw1 = ((rcData[5] & 0x30) >> 4);
 8004f96:	7298      	strb	r0, [r3, #10]
		rc.mouse_z = ((int16_t)rcData[10]) | ((int16_t)rcData[11] << 8);
 8004f98:	f8a3 9010 	strh.w	r9, [r3, #16]
		rc.key_v = ((int16_t)rcData[14]);
 8004f9c:	fa0f f088 	sxth.w	r0, r8
		rc.mouse_press_r = rcData[12];
 8004fa0:	f894 900c 	ldrb.w	r9, [r4, #12]
 8004fa4:	f8a3 9014 	strh.w	r9, [r3, #20]
		rc.key_W =     (0b0000000000000001 & rc.key_v);
 8004fa8:	f008 0801 	and.w	r8, r8, #1
		rc.ch3 -= 1024;
 8004fac:	f5a1 6180 	sub.w	r1, r1, #1024	; 0x400
		rc.ch4 -= 1024;
 8004fb0:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
		rc.key_S =     (0b0000000000000010 & rc.key_v)>>1;
 8004fb4:	f3c0 0940 	ubfx	r9, r0, #1, #1
		if ((abs(rc.ch5) > 660) ||(abs(rc.ch3) > 660) ||(abs(rc.ch4) > 660)){
 8004fb8:	2e00      	cmp	r6, #0
		rc.mouse_press_l = rcData[13];
 8004fba:	7b64      	ldrb	r4, [r4, #13]
		rc.key_W =     (0b0000000000000001 & rc.key_v);
 8004fbc:	f883 8018 	strb.w	r8, [r3, #24]
		rc.ch3 -= 1024;
 8004fc0:	b209      	sxth	r1, r1
		rc.key_A =     (0b0000000000000100 & rc.key_v)>>2;
 8004fc2:	f3c0 0880 	ubfx	r8, r0, #2, #1
		rc.ch4 -= 1024;
 8004fc6:	b212      	sxth	r2, r2
		rc.ch1 -= 1024;
 8004fc8:	f5aa 6a80 	sub.w	sl, sl, #1024	; 0x400
		rc.mouse_x = ((int16_t)rcData[6]) | ((int16_t)rcData[7] << 8);
 8004fcc:	fa0f fe8e 	sxth.w	lr, lr
		rc.mouse_y = ((int16_t)rcData[8]) | ((int16_t)rcData[9] << 8);
 8004fd0:	fa0f fc8c 	sxth.w	ip, ip
		rc.sw2 = ((rcData[5] & 0xC0) >> 6);
 8004fd4:	ea4f 1797 	mov.w	r7, r7, lsr #6
		rc.ch5 = 1024-rc.ch5;
 8004fd8:	811e      	strh	r6, [r3, #8]
		rc.key_v = ((int16_t)rcData[14]);
 8004fda:	82d8      	strh	r0, [r3, #22]
		rc.key_S =     (0b0000000000000010 & rc.key_v)>>1;
 8004fdc:	f883 901a 	strb.w	r9, [r3, #26]
		if ((abs(rc.ch5) > 660) ||(abs(rc.ch3) > 660) ||(abs(rc.ch4) > 660)){
 8004fe0:	bfb8      	it	lt
 8004fe2:	4276      	neglt	r6, r6
		rc.key_D =     (0b0000000000001000 & rc.key_v)>>3;
 8004fe4:	f3c0 09c0 	ubfx	r9, r0, #3, #1
		rc.ch3 -= 1024;
 8004fe8:	8099      	strh	r1, [r3, #4]
		rc.ch4 -= 1024;
 8004fea:	80da      	strh	r2, [r3, #6]
		rc.ch1 -= 1024;
 8004fec:	f8a3 a000 	strh.w	sl, [r3]
		rc.sw2 = ((rcData[5] & 0xC0) >> 6);
 8004ff0:	72df      	strb	r7, [r3, #11]
		rc.mouse_x = ((int16_t)rcData[6]) | ((int16_t)rcData[7] << 8);
 8004ff2:	f8a3 e00c 	strh.w	lr, [r3, #12]
		rc.mouse_press_l = rcData[13];
 8004ff6:	825c      	strh	r4, [r3, #18]
		rc.mouse_y = ((int16_t)rcData[8]) | ((int16_t)rcData[9] << 8);
 8004ff8:	f8a3 c00e 	strh.w	ip, [r3, #14]
		rc.key_A =     (0b0000000000000100 & rc.key_v)>>2;
 8004ffc:	f883 8019 	strb.w	r8, [r3, #25]
		rc.key_Shift = (0b0000000000010000 & rc.key_v)>>4;
 8005000:	f3c0 1800 	ubfx	r8, r0, #4, #1
		rc.key_D =     (0b0000000000001000 & rc.key_v)>>3;
 8005004:	f883 901b 	strb.w	r9, [r3, #27]
		rc.key_Shift = (0b0000000000010000 & rc.key_v)>>4;
 8005008:	f883 801e 	strb.w	r8, [r3, #30]
		rc.key_Ctrl =  (0b0000000000100000 & rc.key_v)>>5;
 800500c:	f3c0 1940 	ubfx	r9, r0, #5, #1
		rc.key_Q =     (0b0000000001000000 & rc.key_v)>>6;
 8005010:	f3c0 1880 	ubfx	r8, r0, #6, #1
		if ((abs(rc.ch5) > 660) ||(abs(rc.ch3) > 660) ||(abs(rc.ch4) > 660)){
 8005014:	f5b6 7f25 	cmp.w	r6, #660	; 0x294
		rc.key_E =     (0b0000000010000000 & rc.key_v)>>7;
 8005018:	ea4f 10d0 	mov.w	r0, r0, lsr #7
		rc.key_Ctrl =  (0b0000000000100000 & rc.key_v)>>5;
 800501c:	f883 901f 	strb.w	r9, [r3, #31]
		rc.key_Q =     (0b0000000001000000 & rc.key_v)>>6;
 8005020:	f883 801c 	strb.w	r8, [r3, #28]
		rc.key_E =     (0b0000000010000000 & rc.key_v)>>7;
 8005024:	7758      	strb	r0, [r3, #29]
		if ((abs(rc.ch5) > 660) ||(abs(rc.ch3) > 660) ||(abs(rc.ch4) > 660)){
 8005026:	dc6a      	bgt.n	80050fe <HAL_UART_RxCpltCallback+0x2ca>
 8005028:	2900      	cmp	r1, #0
 800502a:	bfb8      	it	lt
 800502c:	4249      	neglt	r1, r1
 800502e:	f5b1 7f25 	cmp.w	r1, #660	; 0x294
 8005032:	dc64      	bgt.n	80050fe <HAL_UART_RxCpltCallback+0x2ca>
 8005034:	2a00      	cmp	r2, #0
 8005036:	bfb8      	it	lt
 8005038:	4252      	neglt	r2, r2
 800503a:	f5b2 7f25 	cmp.w	r2, #660	; 0x294
 800503e:	dc5e      	bgt.n	80050fe <HAL_UART_RxCpltCallback+0x2ca>
			 RC_time=0;
 8005040:	4b39      	ldr	r3, [pc, #228]	; (8005128 <HAL_UART_RxCpltCallback+0x2f4>)
 8005042:	2200      	movs	r2, #0
		if(rc.sw2==2|| rc.key_E==1){
 8005044:	2f02      	cmp	r7, #2
			 RC_time=0;
 8005046:	601a      	str	r2, [r3, #0]
		if(rc.sw2==2|| rc.key_E==1){
 8005048:	d018      	beq.n	800507c <HAL_UART_RxCpltCallback+0x248>
 800504a:	b9b8      	cbnz	r0, 800507c <HAL_UART_RxCpltCallback+0x248>
			if(rc.mouse_press_l==1){
 800504c:	2c01      	cmp	r4, #1
 800504e:	d034      	beq.n	80050ba <HAL_UART_RxCpltCallback+0x286>
 8005050:	682b      	ldr	r3, [r5, #0]
 8005052:	e6f7      	b.n	8004e44 <HAL_UART_RxCpltCallback+0x10>
			if(data_data_form_JetsonNANO_temp!=data_form_JetsonNANO[Rxbufsize_from_JetsonNANO-2]){
 8005054:	4e2f      	ldr	r6, [pc, #188]	; (8005114 <HAL_UART_RxCpltCallback+0x2e0>)
						data_form_JetsonNANO[k] = Rxbuf_form_JetsonNANO[j + k + 1];
 8005056:	799b      	ldrb	r3, [r3, #6]
			if(data_data_form_JetsonNANO_temp!=data_form_JetsonNANO[Rxbufsize_from_JetsonNANO-2]){
 8005058:	7832      	ldrb	r2, [r6, #0]
 800505a:	7163      	strb	r3, [r4, #5]
 800505c:	429a      	cmp	r2, r3
 800505e:	f47f af44 	bne.w	8004eea <HAL_UART_RxCpltCallback+0xb6>
				connect_jetsonnano=0;
 8005062:	2500      	movs	r5, #0
 8005064:	4b2c      	ldr	r3, [pc, #176]	; (8005118 <HAL_UART_RxCpltCallback+0x2e4>)
				HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, 0);
 8005066:	482d      	ldr	r0, [pc, #180]	; (800511c <HAL_UART_RxCpltCallback+0x2e8>)
				connect_jetsonnano=0;
 8005068:	701d      	strb	r5, [r3, #0]
				HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, 0);
 800506a:	462a      	mov	r2, r5
 800506c:	2104      	movs	r1, #4
 800506e:	f7fc fe57 	bl	8001d20 <HAL_GPIO_WritePin>
					data_form_JetsonNANO[k]=0;
 8005072:	6025      	str	r5, [r4, #0]
 8005074:	7125      	strb	r5, [r4, #4]
 8005076:	7165      	strb	r5, [r4, #5]
			data_data_form_JetsonNANO_temp=data_form_JetsonNANO[Rxbufsize_from_JetsonNANO-2];
 8005078:	7035      	strb	r5, [r6, #0]
 800507a:	e6e7      	b.n	8004e4c <HAL_UART_RxCpltCallback+0x18>
			PC_mouse_x=0;
 800507c:	482b      	ldr	r0, [pc, #172]	; (800512c <HAL_UART_RxCpltCallback+0x2f8>)
			PC_mouse_y=0;
 800507e:	492c      	ldr	r1, [pc, #176]	; (8005130 <HAL_UART_RxCpltCallback+0x2fc>)
 8005080:	682b      	ldr	r3, [r5, #0]
			PC_mouse_x=0;
 8005082:	2200      	movs	r2, #0
 8005084:	6002      	str	r2, [r0, #0]
			PC_mouse_y=0;
 8005086:	600a      	str	r2, [r1, #0]
 8005088:	e6dc      	b.n	8004e44 <HAL_UART_RxCpltCallback+0x10>
			while (Rxbuf_form_JetsonNANO[j] != 253 &&  j<sizeof(Rxbuf_form_JetsonNANO)) {
 800508a:	2200      	movs	r2, #0
		uint8_t j = 0;
 800508c:	4611      	mov	r1, r2
						data_form_JetsonNANO[k] = Rxbuf_form_JetsonNANO[j + k + 1];
 800508e:	1898      	adds	r0, r3, r2
 8005090:	4c1f      	ldr	r4, [pc, #124]	; (8005110 <HAL_UART_RxCpltCallback+0x2dc>)
 8005092:	7845      	ldrb	r5, [r0, #1]
 8005094:	7025      	strb	r5, [r4, #0]
					if ((j + k) >= sizeof(data_form_JetsonNANO)) {
 8005096:	1c55      	adds	r5, r2, #1
 8005098:	2d05      	cmp	r5, #5
 800509a:	f73f aefb 	bgt.w	8004e94 <HAL_UART_RxCpltCallback+0x60>
						data_form_JetsonNANO[k] = Rxbuf_form_JetsonNANO[j + k + 1];
 800509e:	7880      	ldrb	r0, [r0, #2]
 80050a0:	e6fb      	b.n	8004e9a <HAL_UART_RxCpltCallback+0x66>
				j++;
 80050a2:	2103      	movs	r1, #3
			while (Rxbuf_form_JetsonNANO[j] != 253 &&  j<sizeof(Rxbuf_form_JetsonNANO)) {
 80050a4:	460a      	mov	r2, r1
 80050a6:	e7f2      	b.n	800508e <HAL_UART_RxCpltCallback+0x25a>
				j++;
 80050a8:	2101      	movs	r1, #1
			while (Rxbuf_form_JetsonNANO[j] != 253 &&  j<sizeof(Rxbuf_form_JetsonNANO)) {
 80050aa:	460a      	mov	r2, r1
 80050ac:	e7ef      	b.n	800508e <HAL_UART_RxCpltCallback+0x25a>
				j++;
 80050ae:	2102      	movs	r1, #2
			while (Rxbuf_form_JetsonNANO[j] != 253 &&  j<sizeof(Rxbuf_form_JetsonNANO)) {
 80050b0:	460a      	mov	r2, r1
 80050b2:	e7ec      	b.n	800508e <HAL_UART_RxCpltCallback+0x25a>
				j++;
 80050b4:	2104      	movs	r1, #4
			while (Rxbuf_form_JetsonNANO[j] != 253 &&  j<sizeof(Rxbuf_form_JetsonNANO)) {
 80050b6:	460a      	mov	r2, r1
 80050b8:	e7e9      	b.n	800508e <HAL_UART_RxCpltCallback+0x25a>
			PC_mouse_y=PC_mouse_y+rc.mouse_y;
 80050ba:	491d      	ldr	r1, [pc, #116]	; (8005130 <HAL_UART_RxCpltCallback+0x2fc>)
			PC_mouse_x=PC_mouse_x+rc.mouse_x*(-1);
 80050bc:	4a1b      	ldr	r2, [pc, #108]	; (800512c <HAL_UART_RxCpltCallback+0x2f8>)
			PC_mouse_y=PC_mouse_y+rc.mouse_y;
 80050be:	6808      	ldr	r0, [r1, #0]
			PC_mouse_x=PC_mouse_x+rc.mouse_x*(-1);
 80050c0:	6813      	ldr	r3, [r2, #0]
			PC_mouse_y=PC_mouse_y+rc.mouse_y;
 80050c2:	4484      	add	ip, r0
			if(PC_mouse_y > pich_MAX*pich_magnification){	PC_mouse_y = pich_MAX*pich_magnification;}
 80050c4:	f240 50dc 	movw	r0, #1500	; 0x5dc
			PC_mouse_x=PC_mouse_x+rc.mouse_x*(-1);
 80050c8:	eba3 030e 	sub.w	r3, r3, lr
			if(PC_mouse_y > pich_MAX*pich_magnification){	PC_mouse_y = pich_MAX*pich_magnification;}
 80050cc:	4584      	cmp	ip, r0
			PC_mouse_x=PC_mouse_x+rc.mouse_x*(-1);
 80050ce:	6013      	str	r3, [r2, #0]
			if(PC_mouse_y > pich_MAX*pich_magnification){	PC_mouse_y = pich_MAX*pich_magnification;}
 80050d0:	dc03      	bgt.n	80050da <HAL_UART_RxCpltCallback+0x2a6>
			if(PC_mouse_y < -1*pich_MAX*pich_magnification){PC_mouse_y = -1*pich_MAX*pich_magnification;}
 80050d2:	4818      	ldr	r0, [pc, #96]	; (8005134 <HAL_UART_RxCpltCallback+0x300>)
			PC_mouse_y=PC_mouse_y+rc.mouse_y;
 80050d4:	4560      	cmp	r0, ip
 80050d6:	bfb8      	it	lt
 80050d8:	4660      	movlt	r0, ip
			if(PC_mouse_x > yaw_MAX*yaw_magnification){		PC_mouse_x = yaw_MAX*yaw_magnification;}
 80050da:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
			PC_mouse_y=PC_mouse_y+rc.mouse_y;
 80050de:	6008      	str	r0, [r1, #0]
			if(PC_mouse_x > yaw_MAX*yaw_magnification){		PC_mouse_x = yaw_MAX*yaw_magnification;}
 80050e0:	dd07      	ble.n	80050f2 <HAL_UART_RxCpltCallback+0x2be>
 80050e2:	f44f 61af 	mov.w	r1, #1400	; 0x578
 80050e6:	682b      	ldr	r3, [r5, #0]
 80050e8:	6011      	str	r1, [r2, #0]
 80050ea:	e6ab      	b.n	8004e44 <HAL_UART_RxCpltCallback+0x10>
				j++;
 80050ec:	2105      	movs	r1, #5
			while (Rxbuf_form_JetsonNANO[j] != 253 &&  j<sizeof(Rxbuf_form_JetsonNANO)) {
 80050ee:	460a      	mov	r2, r1
 80050f0:	e7cd      	b.n	800508e <HAL_UART_RxCpltCallback+0x25a>
			if(PC_mouse_x < -1*yaw_MAX*yaw_magnification){	PC_mouse_x = -1*yaw_MAX*yaw_magnification;}
 80050f2:	4911      	ldr	r1, [pc, #68]	; (8005138 <HAL_UART_RxCpltCallback+0x304>)
 80050f4:	428b      	cmp	r3, r1
 80050f6:	682b      	ldr	r3, [r5, #0]
 80050f8:	bfb8      	it	lt
 80050fa:	6011      	strlt	r1, [r2, #0]
 80050fc:	e6a2      	b.n	8004e44 <HAL_UART_RxCpltCallback+0x10>
			NVIC_SystemReset();
 80050fe:	f7ff fe27 	bl	8004d50 <__NVIC_SystemReset>
 8005102:	bf00      	nop
 8005104:	200008e8 	.word	0x200008e8
 8005108:	20000968 	.word	0x20000968
 800510c:	2000054c 	.word	0x2000054c
 8005110:	20000634 	.word	0x20000634
 8005114:	200005e0 	.word	0x200005e0
 8005118:	200005f2 	.word	0x200005f2
 800511c:	40021800 	.word	0x40021800
 8005120:	200005f4 	.word	0x200005f4
 8005124:	20000374 	.word	0x20000374
 8005128:	200003f8 	.word	0x200003f8
 800512c:	200003f4 	.word	0x200003f4
 8005130:	2000048c 	.word	0x2000048c
 8005134:	fffffa24 	.word	0xfffffa24
 8005138:	fffffa88 	.word	0xfffffa88
 800513c:	00000000 	.word	0x00000000

08005140 <HAL_CAN_RxFifo0MsgPendingCallback>:

//can fifo0 receive interrupt
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
	/* Get RX message */
	if (hcan->Instance == hcan2.Instance) {// can2 bus receive interrupt
 8005140:	4a39      	ldr	r2, [pc, #228]	; (8005228 <HAL_CAN_RxFifo0MsgPendingCallback+0xe8>)
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8005142:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (hcan->Instance == hcan2.Instance) {// can2 bus receive interrupt
 8005144:	6812      	ldr	r2, [r2, #0]
 8005146:	6803      	ldr	r3, [r0, #0]
 8005148:	4293      	cmp	r3, r2
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 800514a:	4604      	mov	r4, r0
	if (hcan->Instance == hcan2.Instance) {// can2 bus receive interrupt
 800514c:	d035      	beq.n	80051ba <HAL_CAN_RxFifo0MsgPendingCallback+0x7a>
		wheelFdb[id].rpm = canRxData[2] * 256 + canRxData[3];
		wheelFdb[id].torque = canRxData[4] * 256 + canRxData[5];
		wheelFdb[id].temp = canRxData[6];
		wheelFdb[id].omg = 6.28318530718 * (wheelFdb[id].rpm) / 1140.0;
	}
	if (hcan->Instance == hcan1.Instance) {// can1 bus receive interrupt
 800514e:	4a37      	ldr	r2, [pc, #220]	; (800522c <HAL_CAN_RxFifo0MsgPendingCallback+0xec>)
 8005150:	6812      	ldr	r2, [r2, #0]
 8005152:	429a      	cmp	r2, r3
 8005154:	d000      	beq.n	8005158 <HAL_CAN_RxFifo0MsgPendingCallback+0x18>
		fdb->rpm = canRxData[2] * 256 + canRxData[3];
		fdb->torque = canRxData[4] * 256 + canRxData[5];
		fdb->temp = canRxData[6];
		fdb->omg = 6.28318530718 * (fdb->rpm) / 1140.0;
	}
}
 8005156:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &canRxHeader, canRxData);
 8005158:	4e35      	ldr	r6, [pc, #212]	; (8005230 <HAL_CAN_RxFifo0MsgPendingCallback+0xf0>)
 800515a:	4d36      	ldr	r5, [pc, #216]	; (8005234 <HAL_CAN_RxFifo0MsgPendingCallback+0xf4>)
 800515c:	4632      	mov	r2, r6
 800515e:	462b      	mov	r3, r5
 8005160:	4620      	mov	r0, r4
 8005162:	2100      	movs	r1, #0
 8005164:	f7fc f8f0 	bl	8001348 <HAL_CAN_GetRxMessage>
 8005168:	6833      	ldr	r3, [r6, #0]
 800516a:	f46f 7201 	mvn.w	r2, #516	; 0x204
 800516e:	4413      	add	r3, r2
 8005170:	2b02      	cmp	r3, #2
 8005172:	d81f      	bhi.n	80051b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>
 8005174:	4830      	ldr	r0, [pc, #192]	; (8005238 <HAL_CAN_RxFifo0MsgPendingCallback+0xf8>)
		fdb->angle = canRxData[0] * 256 + canRxData[1];
 8005176:	786a      	ldrb	r2, [r5, #1]
 8005178:	7829      	ldrb	r1, [r5, #0]
 800517a:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 800517e:	eb02 2301 	add.w	r3, r2, r1, lsl #8
 8005182:	8023      	strh	r3, [r4, #0]
		fdb->rpm = canRxData[2] * 256 + canRxData[3];
 8005184:	78ab      	ldrb	r3, [r5, #2]
 8005186:	78e8      	ldrb	r0, [r5, #3]
 8005188:	eb00 2003 	add.w	r0, r0, r3, lsl #8
 800518c:	b200      	sxth	r0, r0
 800518e:	8060      	strh	r0, [r4, #2]
		fdb->torque = canRxData[4] * 256 + canRxData[5];
 8005190:	792a      	ldrb	r2, [r5, #4]
 8005192:	796b      	ldrb	r3, [r5, #5]
 8005194:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8005198:	80a3      	strh	r3, [r4, #4]
		fdb->temp = canRxData[6];
 800519a:	79ab      	ldrb	r3, [r5, #6]
 800519c:	80e3      	strh	r3, [r4, #6]
		fdb->omg = 6.28318530718 * (fdb->rpm) / 1140.0;
 800519e:	f7fb f9d1 	bl	8000544 <__aeabi_i2d>
 80051a2:	a31f      	add	r3, pc, #124	; (adr r3, 8005220 <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 80051a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051a8:	f7fb fa36 	bl	8000618 <__aeabi_dmul>
 80051ac:	f7fb fd0c 	bl	8000bc8 <__aeabi_d2f>
 80051b0:	60a0      	str	r0, [r4, #8]
}
 80051b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		fdb->angle = canRxData[0] * 256 + canRxData[1];
 80051b4:	2300      	movs	r3, #0
 80051b6:	801b      	strh	r3, [r3, #0]
 80051b8:	deff      	udf	#255	; 0xff
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &canRxHeader, canRxData);
 80051ba:	4d1e      	ldr	r5, [pc, #120]	; (8005234 <HAL_CAN_RxFifo0MsgPendingCallback+0xf4>)
 80051bc:	4e1c      	ldr	r6, [pc, #112]	; (8005230 <HAL_CAN_RxFifo0MsgPendingCallback+0xf0>)
 80051be:	462b      	mov	r3, r5
 80051c0:	4632      	mov	r2, r6
 80051c2:	2100      	movs	r1, #0
 80051c4:	f7fc f8c0 	bl	8001348 <HAL_CAN_GetRxMessage>
		int id = canRxHeader.StdId - 513;
 80051c8:	6833      	ldr	r3, [r6, #0]
		wheelFdb[id].rpm = canRxData[2] * 256 + canRxData[3];
 80051ca:	78aa      	ldrb	r2, [r5, #2]
 80051cc:	78e8      	ldrb	r0, [r5, #3]
		wheelFdb[id].angle = canRxData[0] * 256 + canRxData[1];
 80051ce:	4e1b      	ldr	r6, [pc, #108]	; (800523c <HAL_CAN_RxFifo0MsgPendingCallback+0xfc>)
		wheelFdb[id].torque = canRxData[4] * 256 + canRxData[5];
 80051d0:	f895 c004 	ldrb.w	ip, [r5, #4]
		wheelFdb[id].angle = canRxData[0] * 256 + canRxData[1];
 80051d4:	f895 e000 	ldrb.w	lr, [r5]
 80051d8:	7869      	ldrb	r1, [r5, #1]
		int id = canRxHeader.StdId - 513;
 80051da:	f46f 7700 	mvn.w	r7, #512	; 0x200
 80051de:	443b      	add	r3, r7
		wheelFdb[id].angle = canRxData[0] * 256 + canRxData[1];
 80051e0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80051e4:	009b      	lsls	r3, r3, #2
		wheelFdb[id].rpm = canRxData[2] * 256 + canRxData[3];
 80051e6:	eb00 2002 	add.w	r0, r0, r2, lsl #8
		wheelFdb[id].torque = canRxData[4] * 256 + canRxData[5];
 80051ea:	796a      	ldrb	r2, [r5, #5]
		wheelFdb[id].temp = canRxData[6];
 80051ec:	79af      	ldrb	r7, [r5, #6]
		wheelFdb[id].angle = canRxData[0] * 256 + canRxData[1];
 80051ee:	18f5      	adds	r5, r6, r3
		wheelFdb[id].torque = canRxData[4] * 256 + canRxData[5];
 80051f0:	eb02 220c 	add.w	r2, r2, ip, lsl #8
		wheelFdb[id].angle = canRxData[0] * 256 + canRxData[1];
 80051f4:	eb01 210e 	add.w	r1, r1, lr, lsl #8
		wheelFdb[id].rpm = canRxData[2] * 256 + canRxData[3];
 80051f8:	b200      	sxth	r0, r0
		wheelFdb[id].angle = canRxData[0] * 256 + canRxData[1];
 80051fa:	52f1      	strh	r1, [r6, r3]
		wheelFdb[id].torque = canRxData[4] * 256 + canRxData[5];
 80051fc:	80aa      	strh	r2, [r5, #4]
		wheelFdb[id].temp = canRxData[6];
 80051fe:	80ef      	strh	r7, [r5, #6]
		wheelFdb[id].rpm = canRxData[2] * 256 + canRxData[3];
 8005200:	8068      	strh	r0, [r5, #2]
		wheelFdb[id].omg = 6.28318530718 * (wheelFdb[id].rpm) / 1140.0;
 8005202:	f7fb f99f 	bl	8000544 <__aeabi_i2d>
 8005206:	a306      	add	r3, pc, #24	; (adr r3, 8005220 <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 8005208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800520c:	f7fb fa04 	bl	8000618 <__aeabi_dmul>
 8005210:	f7fb fcda 	bl	8000bc8 <__aeabi_d2f>
 8005214:	6823      	ldr	r3, [r4, #0]
 8005216:	60a8      	str	r0, [r5, #8]
 8005218:	e799      	b.n	800514e <HAL_CAN_RxFifo0MsgPendingCallback+0xe>
 800521a:	bf00      	nop
 800521c:	f3af 8000 	nop.w
 8005220:	bf90c83b 	.word	0xbf90c83b
 8005224:	3f76934b 	.word	0x3f76934b
 8005228:	20000324 	.word	0x20000324
 800522c:	2000034c 	.word	0x2000034c
 8005230:	200005a4 	.word	0x200005a4
 8005234:	20000540 	.word	0x20000540
 8005238:	0800c258 	.word	0x0800c258
 800523c:	200003c0 	.word	0x200003c0

08005240 <driveWheelTask>:

void driveWheelTask() {
 8005240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	MAX_CHASSIS_VX_SPEED_calc= MAX_CHASSIS_VX_SPEED;
	MAX_CHASSIS_VY_SPEED_calc= MAX_CHASSIS_VY_SPEED;
    MAX_CHASSIS_VW_SPEED_calc= MAX_CHASSIS_VW_SPEED;


    torque_sum = fabs((float)wheelFdb[0].torque/16384.0*20.0)+fabs((float)wheelFdb[1].torque/16384.0*20.0)
 8005244:	4c9c      	ldr	r4, [pc, #624]	; (80054b8 <driveWheelTask+0x278>)
 8005246:	f9b4 0004 	ldrsh.w	r0, [r4, #4]
 800524a:	ee07 0a90 	vmov	s15, r0
void driveWheelTask() {
 800524e:	ed2d 8b04 	vpush	{d8-d9}
    torque_sum = fabs((float)wheelFdb[0].torque/16384.0*20.0)+fabs((float)wheelFdb[1].torque/16384.0*20.0)
 8005252:	eef8 7ae7 	vcvt.f32.s32	s15, s15
void driveWheelTask() {
 8005256:	b086      	sub	sp, #24
    torque_sum = fabs((float)wheelFdb[0].torque/16384.0*20.0)+fabs((float)wheelFdb[1].torque/16384.0*20.0)
 8005258:	ee17 0a90 	vmov	r0, s15
 800525c:	f7fb f984 	bl	8000568 <__aeabi_f2d>
 8005260:	4b96      	ldr	r3, [pc, #600]	; (80054bc <driveWheelTask+0x27c>)
 8005262:	2200      	movs	r2, #0
 8005264:	f7fb f9d8 	bl	8000618 <__aeabi_dmul>
 8005268:	4602      	mov	r2, r0
 800526a:	f9b4 0010 	ldrsh.w	r0, [r4, #16]
 800526e:	ee07 0a90 	vmov	s15, r0
 8005272:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005276:	4616      	mov	r6, r2
 8005278:	ee17 0a90 	vmov	r0, s15
 800527c:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8005280:	f7fb f972 	bl	8000568 <__aeabi_f2d>
 8005284:	2200      	movs	r2, #0
 8005286:	4b8d      	ldr	r3, [pc, #564]	; (80054bc <driveWheelTask+0x27c>)
 8005288:	f7fb f9c6 	bl	8000618 <__aeabi_dmul>
 800528c:	4602      	mov	r2, r0
 800528e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005292:	4630      	mov	r0, r6
 8005294:	4639      	mov	r1, r7
 8005296:	f7fb f809 	bl	80002ac <__adddf3>
 800529a:	4606      	mov	r6, r0
    		    +fabs((float)wheelFdb[2].torque/16384.0*20.0)+fabs((float)wheelFdb[3].torque/16384.0*20.0);
 800529c:	f9b4 001c 	ldrsh.w	r0, [r4, #28]
 80052a0:	ee07 0a90 	vmov	s15, r0
 80052a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    torque_sum = fabs((float)wheelFdb[0].torque/16384.0*20.0)+fabs((float)wheelFdb[1].torque/16384.0*20.0)
 80052a8:	460f      	mov	r7, r1
    		    +fabs((float)wheelFdb[2].torque/16384.0*20.0)+fabs((float)wheelFdb[3].torque/16384.0*20.0);
 80052aa:	ee17 0a90 	vmov	r0, s15
 80052ae:	f7fb f95b 	bl	8000568 <__aeabi_f2d>
 80052b2:	2200      	movs	r2, #0
 80052b4:	4b81      	ldr	r3, [pc, #516]	; (80054bc <driveWheelTask+0x27c>)
 80052b6:	f7fb f9af 	bl	8000618 <__aeabi_dmul>
 80052ba:	4602      	mov	r2, r0
 80052bc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80052c0:	4630      	mov	r0, r6
 80052c2:	4639      	mov	r1, r7
 80052c4:	f7fa fff2 	bl	80002ac <__adddf3>
 80052c8:	4606      	mov	r6, r0
 80052ca:	f9b4 0028 	ldrsh.w	r0, [r4, #40]	; 0x28
 80052ce:	ee07 0a90 	vmov	s15, r0
 80052d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80052d6:	460f      	mov	r7, r1
 80052d8:	ee17 0a90 	vmov	r0, s15
 80052dc:	f7fb f944 	bl	8000568 <__aeabi_f2d>
 80052e0:	2200      	movs	r2, #0
 80052e2:	4b76      	ldr	r3, [pc, #472]	; (80054bc <driveWheelTask+0x27c>)
 80052e4:	f7fb f998 	bl	8000618 <__aeabi_dmul>
 80052e8:	4602      	mov	r2, r0
 80052ea:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80052ee:	4630      	mov	r0, r6
 80052f0:	4639      	mov	r1, r7
 80052f2:	f7fa ffdb 	bl	80002ac <__adddf3>
    torque_sum = fabs((float)wheelFdb[0].torque/16384.0*20.0)+fabs((float)wheelFdb[1].torque/16384.0*20.0)
 80052f6:	f7fb fc67 	bl	8000bc8 <__aeabi_d2f>
 80052fa:	4b71      	ldr	r3, [pc, #452]	; (80054c0 <driveWheelTask+0x280>)


	if(rc.sw2==1|| rc.key_W==1){
 80052fc:	7ada      	ldrb	r2, [r3, #11]
 80052fe:	f9b3 6006 	ldrsh.w	r6, [r3, #6]
 8005302:	f9b3 5004 	ldrsh.w	r5, [r3, #4]
 8005306:	2a01      	cmp	r2, #1
    torque_sum = fabs((float)wheelFdb[0].torque/16384.0*20.0)+fabs((float)wheelFdb[1].torque/16384.0*20.0)
 8005308:	ee08 0a90 	vmov	s17, r0
	if(rc.sw2==1|| rc.key_W==1){
 800530c:	f000 80e8 	beq.w	80054e0 <driveWheelTask+0x2a0>
 8005310:	f993 2018 	ldrsb.w	r2, [r3, #24]
 8005314:	2a01      	cmp	r2, #1
 8005316:	f000 80e3 	beq.w	80054e0 <driveWheelTask+0x2a0>
	}
	else{
		cnt_tim_omega=0;
		feed_forward_param=0;
		//mecanum.speed.vw = -(float)rc.ch5 / 660.0 * MAX_CHASSIS_VW_SPEED_calc;
		mecanum.speed.vw = -(float)(rc.ch5*log(abs(rc.ch5)+1.0)*0.153) / 660.0 * MAX_CHASSIS_VW_SPEED_calc;
 800531a:	f9b3 4008 	ldrsh.w	r4, [r3, #8]
		feed_forward_param=0;
 800531e:	4a69      	ldr	r2, [pc, #420]	; (80054c4 <driveWheelTask+0x284>)
		cnt_tim_omega=0;
 8005320:	4969      	ldr	r1, [pc, #420]	; (80054c8 <driveWheelTask+0x288>)
		mecanum.speed.vw = -(float)(rc.ch5*log(abs(rc.ch5)+1.0)*0.153) / 660.0 * MAX_CHASSIS_VW_SPEED_calc;
 8005322:	f8df a1b0 	ldr.w	sl, [pc, #432]	; 80054d4 <driveWheelTask+0x294>
		cnt_tim_omega=0;
 8005326:	2300      	movs	r3, #0
		mecanum.speed.vw = -(float)(rc.ch5*log(abs(rc.ch5)+1.0)*0.153) / 660.0 * MAX_CHASSIS_VW_SPEED_calc;
 8005328:	ea84 70e4 	eor.w	r0, r4, r4, asr #31
		feed_forward_param=0;
 800532c:	8013      	strh	r3, [r2, #0]
		cnt_tim_omega=0;
 800532e:	800b      	strh	r3, [r1, #0]
		mecanum.speed.vw = -(float)(rc.ch5*log(abs(rc.ch5)+1.0)*0.153) / 660.0 * MAX_CHASSIS_VW_SPEED_calc;
 8005330:	eba0 70e4 	sub.w	r0, r0, r4, asr #31
 8005334:	f7fb f906 	bl	8000544 <__aeabi_i2d>
 8005338:	2200      	movs	r2, #0
 800533a:	4b64      	ldr	r3, [pc, #400]	; (80054cc <driveWheelTask+0x28c>)
 800533c:	f7fa ffb6 	bl	80002ac <__adddf3>
 8005340:	ec41 0b10 	vmov	d0, r0, r1
 8005344:	f005 f826 	bl	800a394 <log>
 8005348:	4620      	mov	r0, r4
 800534a:	ed8d 0b00 	vstr	d0, [sp]
 800534e:	f7fb f8f9 	bl	8000544 <__aeabi_i2d>
 8005352:	a355      	add	r3, pc, #340	; (adr r3, 80054a8 <driveWheelTask+0x268>)
 8005354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005358:	f7fb f95e 	bl	8000618 <__aeabi_dmul>
 800535c:	ed9d 0b00 	vldr	d0, [sp]
 8005360:	ec53 2b10 	vmov	r2, r3, d0
 8005364:	f7fb f958 	bl	8000618 <__aeabi_dmul>
 8005368:	f7fb fc2e 	bl	8000bc8 <__aeabi_d2f>
 800536c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8005370:	f7fb f8fa 	bl	8000568 <__aeabi_f2d>
 8005374:	a34e      	add	r3, pc, #312	; (adr r3, 80054b0 <driveWheelTask+0x270>)
 8005376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800537a:	f7fb f94d 	bl	8000618 <__aeabi_dmul>
 800537e:	f7fb fc23 	bl	8000bc8 <__aeabi_d2f>
 8005382:	f8ca 001c 	str.w	r0, [sl, #28]
		mecanum.speed.vx =  (float)(rc.ch4*log(abs(rc.ch4)+1.0)*0.153)/ 660.0 * MAX_CHASSIS_VX_SPEED_calc;
 8005386:	ea86 70e6 	eor.w	r0, r6, r6, asr #31
 800538a:	eba0 70e6 	sub.w	r0, r0, r6, asr #31
 800538e:	f7fb f8d9 	bl	8000544 <__aeabi_i2d>
 8005392:	2200      	movs	r2, #0
 8005394:	4b4d      	ldr	r3, [pc, #308]	; (80054cc <driveWheelTask+0x28c>)
 8005396:	f7fa ff89 	bl	80002ac <__adddf3>
 800539a:	ec41 0b10 	vmov	d0, r0, r1
 800539e:	f004 fff9 	bl	800a394 <log>
 80053a2:	4630      	mov	r0, r6
 80053a4:	ed8d 0b00 	vstr	d0, [sp]
 80053a8:	f7fb f8cc 	bl	8000544 <__aeabi_i2d>
 80053ac:	a33e      	add	r3, pc, #248	; (adr r3, 80054a8 <driveWheelTask+0x268>)
 80053ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053b2:	f7fb f931 	bl	8000618 <__aeabi_dmul>
 80053b6:	ed9d 0b00 	vldr	d0, [sp]
 80053ba:	ec53 2b10 	vmov	r2, r3, d0
 80053be:	f7fb f92b 	bl	8000618 <__aeabi_dmul>
 80053c2:	f7fb fc01 	bl	8000bc8 <__aeabi_d2f>
 80053c6:	f7fb f8cf 	bl	8000568 <__aeabi_f2d>
 80053ca:	2200      	movs	r2, #0
 80053cc:	4b40      	ldr	r3, [pc, #256]	; (80054d0 <driveWheelTask+0x290>)
 80053ce:	f7fb f923 	bl	8000618 <__aeabi_dmul>
 80053d2:	f7fb fbf9 	bl	8000bc8 <__aeabi_d2f>
 80053d6:	f8ca 0014 	str.w	r0, [sl, #20]
		mecanum.speed.vy = -(float)(rc.ch3*log(abs(rc.ch3)+1.0)*0.153)/ 660.0 * MAX_CHASSIS_VY_SPEED_calc;
 80053da:	ea85 70e5 	eor.w	r0, r5, r5, asr #31
 80053de:	eba0 70e5 	sub.w	r0, r0, r5, asr #31
 80053e2:	f7fb f8af 	bl	8000544 <__aeabi_i2d>
 80053e6:	2200      	movs	r2, #0
 80053e8:	4b38      	ldr	r3, [pc, #224]	; (80054cc <driveWheelTask+0x28c>)
 80053ea:	f7fa ff5f 	bl	80002ac <__adddf3>
 80053ee:	ec41 0b10 	vmov	d0, r0, r1
 80053f2:	f004 ffcf 	bl	800a394 <log>
 80053f6:	4628      	mov	r0, r5
 80053f8:	ed8d 0b00 	vstr	d0, [sp]
 80053fc:	f7fb f8a2 	bl	8000544 <__aeabi_i2d>
 8005400:	a329      	add	r3, pc, #164	; (adr r3, 80054a8 <driveWheelTask+0x268>)
 8005402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005406:	f7fb f907 	bl	8000618 <__aeabi_dmul>
 800540a:	ed9d 0b00 	vldr	d0, [sp]
 800540e:	ec53 2b10 	vmov	r2, r3, d0
 8005412:	f7fb f901 	bl	8000618 <__aeabi_dmul>
 8005416:	f7fb fbd7 	bl	8000bc8 <__aeabi_d2f>
 800541a:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800541e:	f7fb f8a3 	bl	8000568 <__aeabi_f2d>
 8005422:	2200      	movs	r2, #0
 8005424:	4b2a      	ldr	r3, [pc, #168]	; (80054d0 <driveWheelTask+0x290>)
 8005426:	f7fb f8f7 	bl	8000618 <__aeabi_dmul>
 800542a:	f7fb fbcd 	bl	8000bc8 <__aeabi_d2f>
 800542e:	f8ca 0018 	str.w	r0, [sl, #24]

	}
	mecanum_calculate(&mecanum);
 8005432:	4828      	ldr	r0, [pc, #160]	; (80054d4 <driveWheelTask+0x294>)
 8005434:	4d28      	ldr	r5, [pc, #160]	; (80054d8 <driveWheelTask+0x298>)
 8005436:	4e20      	ldr	r6, [pc, #128]	; (80054b8 <driveWheelTask+0x278>)
 8005438:	4c28      	ldr	r4, [pc, #160]	; (80054dc <driveWheelTask+0x29c>)
 800543a:	f001 f8e7 	bl	800660c <mecanum_calculate>
 800543e:	eef1 7a02 	vmov.f32	s15, #18	; 0x40900000  4.5
 8005442:	eef4 8ae7 	vcmpe.f32	s17, s15
 8005446:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800544a:	f10d 0810 	add.w	r8, sp, #16
 800544e:	f300 80fb 	bgt.w	8005648 <driveWheelTask+0x408>
 8005452:	f105 0910 	add.w	r9, r5, #16
 8005456:	4647      	mov	r7, r8

	int16_t u[4];
	for (int i = 0; i < 4; i++) {
		int error = mecanum.wheel_rpm[i] - wheelFdb[i].rpm;
 8005458:	f9b6 3002 	ldrsh.w	r3, [r6, #2]
 800545c:	ecb5 7a01 	vldmia	r5!, {s14}
 8005460:	ee07 3a90 	vmov	s15, r3
 8005464:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		wheelPID[i].error = error;
		u[i] = (int16_t) pidExecute(&(wheelPID[i]));
 8005468:	4620      	mov	r0, r4
		int error = mecanum.wheel_rpm[i] - wheelFdb[i].rpm;
 800546a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800546e:	360c      	adds	r6, #12
 8005470:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005474:	342c      	adds	r4, #44	; 0x2c
		wheelPID[i].error = error;
 8005476:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800547a:	ed44 7a01 	vstr	s15, [r4, #-4]
		u[i] = (int16_t) pidExecute(&(wheelPID[i]));
 800547e:	f001 fa6f 	bl	8006960 <pidExecute>
 8005482:	eebd 0ac0 	vcvt.s32.f32	s0, s0
	for (int i = 0; i < 4; i++) {
 8005486:	454d      	cmp	r5, r9
		u[i] = (int16_t) pidExecute(&(wheelPID[i]));
 8005488:	ee10 3a10 	vmov	r3, s0
 800548c:	f827 3b02 	strh.w	r3, [r7], #2
	for (int i = 0; i < 4; i++) {
 8005490:	d1e2      	bne.n	8005458 <driveWheelTask+0x218>
			for (int i = 0; i < 4; i++) {
				u[i] = 0;
			}
		}
	}
	driveWheel(u);
 8005492:	4640      	mov	r0, r8
 8005494:	f001 f9a4 	bl	80067e0 <driveWheel>


}
 8005498:	b006      	add	sp, #24
 800549a:	ecbd 8b04 	vpop	{d8-d9}
 800549e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054a2:	bf00      	nop
 80054a4:	f3af 8000 	nop.w
 80054a8:	0624dd2f 	.word	0x0624dd2f
 80054ac:	3fc39581 	.word	0x3fc39581
 80054b0:	45d1745d 	.word	0x45d1745d
 80054b4:	3fd45d17 	.word	0x3fd45d17
 80054b8:	200003c0 	.word	0x200003c0
 80054bc:	3f540000 	.word	0x3f540000
 80054c0:	20000374 	.word	0x20000374
 80054c4:	200005c0 	.word	0x200005c0
 80054c8:	20000548 	.word	0x20000548
 80054cc:	3ff00000 	.word	0x3ff00000
 80054d0:	400c0000 	.word	0x400c0000
 80054d4:	20000554 	.word	0x20000554
 80054d8:	20000594 	.word	0x20000594
 80054dc:	20000490 	.word	0x20000490
		if(cnt_tim_omega<=100)     {mecanum.speed.vw= -(float)(rc.ch5-290.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=-0;}
 80054e0:	4fa9      	ldr	r7, [pc, #676]	; (8005788 <driveWheelTask+0x548>)
 80054e2:	883c      	ldrh	r4, [r7, #0]
 80054e4:	2c64      	cmp	r4, #100	; 0x64
 80054e6:	f200 80a2 	bhi.w	800562e <driveWheelTask+0x3ee>
		else if(cnt_tim_omega<=1000){mecanum.speed.vw=-(float)(rc.ch5-290.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=-0;}
 80054ea:	f9b3 0008 	ldrsh.w	r0, [r3, #8]
 80054ee:	f8df a2b0 	ldr.w	sl, [pc, #688]	; 80057a0 <driveWheelTask+0x560>
 80054f2:	f7fb f827 	bl	8000544 <__aeabi_i2d>
 80054f6:	a39c      	add	r3, pc, #624	; (adr r3, 8005768 <driveWheelTask+0x528>)
 80054f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054fc:	f7fa fed4 	bl	80002a8 <__aeabi_dsub>
 8005500:	f7fb fb62 	bl	8000bc8 <__aeabi_d2f>
 8005504:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8005508:	f7fb f82e 	bl	8000568 <__aeabi_f2d>
 800550c:	a398      	add	r3, pc, #608	; (adr r3, 8005770 <driveWheelTask+0x530>)
 800550e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005512:	f7fb f881 	bl	8000618 <__aeabi_dmul>
 8005516:	f7fb fb57 	bl	8000bc8 <__aeabi_d2f>
 800551a:	4b9c      	ldr	r3, [pc, #624]	; (800578c <driveWheelTask+0x54c>)
 800551c:	f8ca 001c 	str.w	r0, [sl, #28]
 8005520:	2200      	movs	r2, #0
 8005522:	801a      	strh	r2, [r3, #0]
 8005524:	881b      	ldrh	r3, [r3, #0]
		cnt_tim_omega++;
 8005526:	3401      	adds	r4, #1
 8005528:	b2a4      	uxth	r4, r4
 800552a:	ee08 3a10 	vmov	s16, r3
		if(cnt_tim_omega>1000){cnt_tim_omega=0;}
 800552e:	f5b4 7f7a 	cmp.w	r4, #1000	; 0x3e8
 8005532:	bf88      	it	hi
 8005534:	2300      	movhi	r3, #0
 8005536:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
		cnt_tim_omega++;
 800553a:	803c      	strh	r4, [r7, #0]
		if(cnt_tim_omega>1000){cnt_tim_omega=0;}
 800553c:	bf88      	it	hi
 800553e:	803b      	strhhi	r3, [r7, #0]
		vx_temp =  (float) rc.ch4 / 660.0 * MAX_CHASSIS_VX_SPEED_calc*0.7;
 8005540:	ee07 6a90 	vmov	s15, r6
 8005544:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005548:	ee17 0a90 	vmov	r0, s15
 800554c:	f7fb f80c 	bl	8000568 <__aeabi_f2d>
 8005550:	a389      	add	r3, pc, #548	; (adr r3, 8005778 <driveWheelTask+0x538>)
 8005552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005556:	f7fb f85f 	bl	8000618 <__aeabi_dmul>
 800555a:	f7fb fb35 	bl	8000bc8 <__aeabi_d2f>
		mecanum.speed.vx = vx_temp*cos((IMU_yaw+feed_forward_param)*M_PI/180.0)
 800555e:	f7fb f803 	bl	8000568 <__aeabi_f2d>
 8005562:	4b8b      	ldr	r3, [pc, #556]	; (8005790 <driveWheelTask+0x550>)
 8005564:	edd3 7a00 	vldr	s15, [r3]
 8005568:	ee78 7a27 	vadd.f32	s15, s16, s15
 800556c:	4606      	mov	r6, r0
 800556e:	ee17 0a90 	vmov	r0, s15
 8005572:	460f      	mov	r7, r1
 8005574:	f7fa fff8 	bl	8000568 <__aeabi_f2d>
 8005578:	a381      	add	r3, pc, #516	; (adr r3, 8005780 <driveWheelTask+0x540>)
 800557a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800557e:	f7fb f84b 	bl	8000618 <__aeabi_dmul>
 8005582:	ec41 0b10 	vmov	d0, r0, r1
 8005586:	ec41 0b19 	vmov	d9, r0, r1
 800558a:	f004 fe1d 	bl	800a1c8 <cos>
		vy_temp = -(float) rc.ch3 / 660.0 * MAX_CHASSIS_VY_SPEED_calc*0.7;
 800558e:	ee07 5a90 	vmov	s15, r5
 8005592:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		mecanum.speed.vx = vx_temp*cos((IMU_yaw+feed_forward_param)*M_PI/180.0)
 8005596:	ec59 8b10 	vmov	r8, r9, d0
		vy_temp = -(float) rc.ch3 / 660.0 * MAX_CHASSIS_VY_SPEED_calc*0.7;
 800559a:	eef1 7a67 	vneg.f32	s15, s15
 800559e:	ee17 0a90 	vmov	r0, s15
 80055a2:	f7fa ffe1 	bl	8000568 <__aeabi_f2d>
 80055a6:	a374      	add	r3, pc, #464	; (adr r3, 8005778 <driveWheelTask+0x538>)
 80055a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ac:	f7fb f834 	bl	8000618 <__aeabi_dmul>
 80055b0:	f7fb fb0a 	bl	8000bc8 <__aeabi_d2f>
								- vy_temp*sin((IMU_yaw+feed_forward_param)*M_PI/180.0);
 80055b4:	f7fa ffd8 	bl	8000568 <__aeabi_f2d>
 80055b8:	eeb0 0a49 	vmov.f32	s0, s18
 80055bc:	eef0 0a69 	vmov.f32	s1, s19
 80055c0:	4604      	mov	r4, r0
 80055c2:	460d      	mov	r5, r1
 80055c4:	f004 fe44 	bl	800a250 <sin>
		mecanum.speed.vx = vx_temp*cos((IMU_yaw+feed_forward_param)*M_PI/180.0)
 80055c8:	4642      	mov	r2, r8
 80055ca:	464b      	mov	r3, r9
 80055cc:	4630      	mov	r0, r6
 80055ce:	4639      	mov	r1, r7
								- vy_temp*sin((IMU_yaw+feed_forward_param)*M_PI/180.0);
 80055d0:	ed8d 0b00 	vstr	d0, [sp]
		mecanum.speed.vx = vx_temp*cos((IMU_yaw+feed_forward_param)*M_PI/180.0)
 80055d4:	f7fb f820 	bl	8000618 <__aeabi_dmul>
								- vy_temp*sin((IMU_yaw+feed_forward_param)*M_PI/180.0);
 80055d8:	e9dd 2300 	ldrd	r2, r3, [sp]
		mecanum.speed.vx = vx_temp*cos((IMU_yaw+feed_forward_param)*M_PI/180.0)
 80055dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
								- vy_temp*sin((IMU_yaw+feed_forward_param)*M_PI/180.0);
 80055e0:	4620      	mov	r0, r4
 80055e2:	4629      	mov	r1, r5
 80055e4:	f7fb f818 	bl	8000618 <__aeabi_dmul>
 80055e8:	4602      	mov	r2, r0
 80055ea:	460b      	mov	r3, r1
 80055ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80055f0:	f7fa fe5a 	bl	80002a8 <__aeabi_dsub>
 80055f4:	f7fb fae8 	bl	8000bc8 <__aeabi_d2f>
		mecanum.speed.vy = vx_temp*sin((IMU_yaw+feed_forward_param)*M_PI/180.0)
 80055f8:	e9dd 2300 	ldrd	r2, r3, [sp]
								- vy_temp*sin((IMU_yaw+feed_forward_param)*M_PI/180.0);
 80055fc:	f8ca 0014 	str.w	r0, [sl, #20]
		mecanum.speed.vy = vx_temp*sin((IMU_yaw+feed_forward_param)*M_PI/180.0)
 8005600:	4639      	mov	r1, r7
 8005602:	4630      	mov	r0, r6
 8005604:	f7fb f808 	bl	8000618 <__aeabi_dmul>
								+ vy_temp*cos((IMU_yaw+feed_forward_param)*M_PI/180.0);
 8005608:	4622      	mov	r2, r4
		mecanum.speed.vy = vx_temp*sin((IMU_yaw+feed_forward_param)*M_PI/180.0)
 800560a:	4606      	mov	r6, r0
 800560c:	460f      	mov	r7, r1
								+ vy_temp*cos((IMU_yaw+feed_forward_param)*M_PI/180.0);
 800560e:	462b      	mov	r3, r5
 8005610:	4640      	mov	r0, r8
 8005612:	4649      	mov	r1, r9
 8005614:	f7fb f800 	bl	8000618 <__aeabi_dmul>
 8005618:	4602      	mov	r2, r0
 800561a:	460b      	mov	r3, r1
 800561c:	4630      	mov	r0, r6
 800561e:	4639      	mov	r1, r7
 8005620:	f7fa fe44 	bl	80002ac <__adddf3>
 8005624:	f7fb fad0 	bl	8000bc8 <__aeabi_d2f>
 8005628:	f8ca 0018 	str.w	r0, [sl, #24]
		mecanum.speed.vy = vx_temp*sin((IMU_yaw+feed_forward_param)*M_PI/180.0)
 800562c:	e701      	b.n	8005432 <driveWheelTask+0x1f2>
		else if(cnt_tim_omega<=200){mecanum.speed.vw= -(float)(rc.ch5-260.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=-0;}
 800562e:	2cc8      	cmp	r4, #200	; 0xc8
 8005630:	d92e      	bls.n	8005690 <driveWheelTask+0x450>
		else if(cnt_tim_omega<=249){mecanum.speed.vw= -(float)(rc.ch5-100.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=-0;}
 8005632:	2cf9      	cmp	r4, #249	; 0xf9
 8005634:	d835      	bhi.n	80056a2 <driveWheelTask+0x462>
 8005636:	f9b3 0008 	ldrsh.w	r0, [r3, #8]
 800563a:	f8df a164 	ldr.w	sl, [pc, #356]	; 80057a0 <driveWheelTask+0x560>
 800563e:	f7fa ff81 	bl	8000544 <__aeabi_i2d>
 8005642:	2200      	movs	r2, #0
 8005644:	4b53      	ldr	r3, [pc, #332]	; (8005794 <driveWheelTask+0x554>)
 8005646:	e759      	b.n	80054fc <driveWheelTask+0x2bc>
 8005648:	f105 0a10 	add.w	sl, r5, #16
 800564c:	46c1      	mov	r9, r8
				u[i] = 0;
 800564e:	2700      	movs	r7, #0
		int error = mecanum.wheel_rpm[i] - wheelFdb[i].rpm;
 8005650:	f9b6 3002 	ldrsh.w	r3, [r6, #2]
 8005654:	ecb5 7a01 	vldmia	r5!, {s14}
 8005658:	ee07 3a90 	vmov	s15, r3
 800565c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		u[i] = (int16_t) pidExecute(&(wheelPID[i]));
 8005660:	4620      	mov	r0, r4
		int error = mecanum.wheel_rpm[i] - wheelFdb[i].rpm;
 8005662:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005666:	360c      	adds	r6, #12
 8005668:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800566c:	342c      	adds	r4, #44	; 0x2c
		wheelPID[i].error = error;
 800566e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005672:	ed44 7a01 	vstr	s15, [r4, #-4]
		u[i] = (int16_t) pidExecute(&(wheelPID[i]));
 8005676:	f001 f973 	bl	8006960 <pidExecute>
 800567a:	eebd 0ac0 	vcvt.s32.f32	s0, s0
	for (int i = 0; i < 4; i++) {
 800567e:	45aa      	cmp	sl, r5
		u[i] = (int16_t) pidExecute(&(wheelPID[i]));
 8005680:	ee10 3a10 	vmov	r3, s0
 8005684:	f829 3b02 	strh.w	r3, [r9], #2
				u[i] = 0;
 8005688:	e9cd 7704 	strd	r7, r7, [sp, #16]
	for (int i = 0; i < 4; i++) {
 800568c:	d1e0      	bne.n	8005650 <driveWheelTask+0x410>
 800568e:	e700      	b.n	8005492 <driveWheelTask+0x252>
		else if(cnt_tim_omega<=200){mecanum.speed.vw= -(float)(rc.ch5-260.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=-0;}
 8005690:	f9b3 0008 	ldrsh.w	r0, [r3, #8]
 8005694:	f8df a108 	ldr.w	sl, [pc, #264]	; 80057a0 <driveWheelTask+0x560>
 8005698:	f7fa ff54 	bl	8000544 <__aeabi_i2d>
 800569c:	2200      	movs	r2, #0
 800569e:	4b3e      	ldr	r3, [pc, #248]	; (8005798 <driveWheelTask+0x558>)
 80056a0:	e72c      	b.n	80054fc <driveWheelTask+0x2bc>
		else if(cnt_tim_omega==250){mecanum.speed.vw= -(float)(rc.ch5-  0.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param= 0;}
 80056a2:	2cfa      	cmp	r4, #250	; 0xfa
 80056a4:	d00d      	beq.n	80056c2 <driveWheelTask+0x482>
		else if(cnt_tim_omega<=300){mecanum.speed.vw= -(float)(rc.ch5+100.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param= 0;}
 80056a6:	f5b4 7f96 	cmp.w	r4, #300	; 0x12c
 80056aa:	d827      	bhi.n	80056fc <driveWheelTask+0x4bc>
 80056ac:	f9b3 0008 	ldrsh.w	r0, [r3, #8]
 80056b0:	f8df a0ec 	ldr.w	sl, [pc, #236]	; 80057a0 <driveWheelTask+0x560>
 80056b4:	f7fa ff46 	bl	8000544 <__aeabi_i2d>
 80056b8:	2200      	movs	r2, #0
 80056ba:	4b36      	ldr	r3, [pc, #216]	; (8005794 <driveWheelTask+0x554>)
 80056bc:	f7fa fdf6 	bl	80002ac <__adddf3>
 80056c0:	e71e      	b.n	8005500 <driveWheelTask+0x2c0>
		else if(cnt_tim_omega==250){mecanum.speed.vw= -(float)(rc.ch5-  0.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param= 0;}
 80056c2:	f9b3 0008 	ldrsh.w	r0, [r3, #8]
 80056c6:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80057a0 <driveWheelTask+0x560>
		cnt_tim_omega++;
 80056ca:	ed9f 8a34 	vldr	s16, [pc, #208]	; 800579c <driveWheelTask+0x55c>
		else if(cnt_tim_omega==250){mecanum.speed.vw= -(float)(rc.ch5-  0.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param= 0;}
 80056ce:	f7fa ff39 	bl	8000544 <__aeabi_i2d>
 80056d2:	f7fb fa79 	bl	8000bc8 <__aeabi_d2f>
 80056d6:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80056da:	f7fa ff45 	bl	8000568 <__aeabi_f2d>
 80056de:	a324      	add	r3, pc, #144	; (adr r3, 8005770 <driveWheelTask+0x530>)
 80056e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056e4:	f7fa ff98 	bl	8000618 <__aeabi_dmul>
 80056e8:	f7fb fa6e 	bl	8000bc8 <__aeabi_d2f>
 80056ec:	4b27      	ldr	r3, [pc, #156]	; (800578c <driveWheelTask+0x54c>)
 80056ee:	f8ca 001c 	str.w	r0, [sl, #28]
		cnt_tim_omega++;
 80056f2:	3401      	adds	r4, #1
		else if(cnt_tim_omega==250){mecanum.speed.vw= -(float)(rc.ch5-  0.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param= 0;}
 80056f4:	2200      	movs	r2, #0
		cnt_tim_omega++;
 80056f6:	803c      	strh	r4, [r7, #0]
		else if(cnt_tim_omega==250){mecanum.speed.vw= -(float)(rc.ch5-  0.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param= 0;}
 80056f8:	801a      	strh	r2, [r3, #0]
 80056fa:	e721      	b.n	8005540 <driveWheelTask+0x300>
		else if(cnt_tim_omega<=400){mecanum.speed.vw= -(float)(rc.ch5+260.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param= 0;}
 80056fc:	f5b4 7fc8 	cmp.w	r4, #400	; 0x190
 8005700:	d91b      	bls.n	800573a <driveWheelTask+0x4fa>
		else if(cnt_tim_omega<=500){mecanum.speed.vw= -(float)(rc.ch5+290.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param= 0;}
 8005702:	f5b4 7f16 	cmp.w	r4, #600	; 0x258
 8005706:	d923      	bls.n	8005750 <driveWheelTask+0x510>
		else if(cnt_tim_omega<=700){mecanum.speed.vw= -(float)(rc.ch5+260.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param= 0;}
 8005708:	f5b4 7f2f 	cmp.w	r4, #700	; 0x2bc
 800570c:	d915      	bls.n	800573a <driveWheelTask+0x4fa>
		else if(cnt_tim_omega<=749){mecanum.speed.vw= -(float)(rc.ch5+100.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param= 0;}
 800570e:	f240 22ed 	movw	r2, #749	; 0x2ed
 8005712:	4294      	cmp	r4, r2
 8005714:	d9ca      	bls.n	80056ac <driveWheelTask+0x46c>
		else if(cnt_tim_omega==750){mecanum.speed.vw= -(float)(rc.ch5+  0.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param= 0;}
 8005716:	f240 22ee 	movw	r2, #750	; 0x2ee
 800571a:	4294      	cmp	r4, r2
 800571c:	d0d1      	beq.n	80056c2 <driveWheelTask+0x482>
		else if(cnt_tim_omega<=800){mecanum.speed.vw= -(float)(rc.ch5-100.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=-0;}
 800571e:	f5b4 7f48 	cmp.w	r4, #800	; 0x320
 8005722:	d988      	bls.n	8005636 <driveWheelTask+0x3f6>
		else if(cnt_tim_omega<=900){mecanum.speed.vw= -(float)(rc.ch5-260.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=-0;}
 8005724:	f5b4 7f61 	cmp.w	r4, #900	; 0x384
 8005728:	d9b2      	bls.n	8005690 <driveWheelTask+0x450>
		else if(cnt_tim_omega<=1000){mecanum.speed.vw=-(float)(rc.ch5-290.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=-0;}
 800572a:	f5b4 7f7a 	cmp.w	r4, #1000	; 0x3e8
 800572e:	f67f aedc 	bls.w	80054ea <driveWheelTask+0x2aa>
 8005732:	f8df a06c 	ldr.w	sl, [pc, #108]	; 80057a0 <driveWheelTask+0x560>
 8005736:	4b15      	ldr	r3, [pc, #84]	; (800578c <driveWheelTask+0x54c>)
 8005738:	e6f4      	b.n	8005524 <driveWheelTask+0x2e4>
		else if(cnt_tim_omega<=400){mecanum.speed.vw= -(float)(rc.ch5+260.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param= 0;}
 800573a:	f9b3 0008 	ldrsh.w	r0, [r3, #8]
 800573e:	f8df a060 	ldr.w	sl, [pc, #96]	; 80057a0 <driveWheelTask+0x560>
 8005742:	f7fa feff 	bl	8000544 <__aeabi_i2d>
 8005746:	2200      	movs	r2, #0
 8005748:	4b13      	ldr	r3, [pc, #76]	; (8005798 <driveWheelTask+0x558>)
 800574a:	f7fa fdaf 	bl	80002ac <__adddf3>
 800574e:	e6d7      	b.n	8005500 <driveWheelTask+0x2c0>
		else if(cnt_tim_omega<=500){mecanum.speed.vw= -(float)(rc.ch5+290.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param= 0;}
 8005750:	f9b3 0008 	ldrsh.w	r0, [r3, #8]
 8005754:	f8df a048 	ldr.w	sl, [pc, #72]	; 80057a0 <driveWheelTask+0x560>
 8005758:	f7fa fef4 	bl	8000544 <__aeabi_i2d>
 800575c:	a302      	add	r3, pc, #8	; (adr r3, 8005768 <driveWheelTask+0x528>)
 800575e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005762:	f7fa fda3 	bl	80002ac <__adddf3>
 8005766:	e6cb      	b.n	8005500 <driveWheelTask+0x2c0>
 8005768:	00000000 	.word	0x00000000
 800576c:	40722000 	.word	0x40722000
 8005770:	45d1745d 	.word	0x45d1745d
 8005774:	3fd45d17 	.word	0x3fd45d17
 8005778:	99999999 	.word	0x99999999
 800577c:	40039999 	.word	0x40039999
 8005780:	a2529d39 	.word	0xa2529d39
 8005784:	3f91df46 	.word	0x3f91df46
 8005788:	20000548 	.word	0x20000548
 800578c:	200005c0 	.word	0x200005c0
 8005790:	20000394 	.word	0x20000394
 8005794:	40590000 	.word	0x40590000
 8005798:	40704000 	.word	0x40704000
 800579c:	00000000 	.word	0x00000000
 80057a0:	20000554 	.word	0x20000554

080057a4 <initFriction>:
	mecanum.param.wheelbase = WHEELBASE;
	mecanum.param.rotate_x_offset = 0;
	mecanum.param.rotate_y_offset = 0;
}

void initFriction() {
 80057a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057a8:	4c52      	ldr	r4, [pc, #328]	; (80058f4 <initFriction+0x150>)
 80057aa:	f8df a154 	ldr.w	sl, [pc, #340]	; 8005900 <initFriction+0x15c>
 80057ae:	4d52      	ldr	r5, [pc, #328]	; (80058f8 <initFriction+0x154>)
	imu_sensor.my=imu.my;
	imu_sensor.mz=imu.mz;
	imu_sensor.wx=imu.wx;
	imu_sensor.wy=imu.wy;
	imu_sensor.wz=imu.wz;
	madgwick_ahrs_updateIMU(&imu_sensor, &imu_attitude);
 80057b0:	4f52      	ldr	r7, [pc, #328]	; (80058fc <initFriction+0x158>)
void initFriction() {
 80057b2:	f44f 68fa 	mov.w	r8, #2000	; 0x7d0
	madgwick_ahrs_updateIMU(&imu_sensor, &imu_attitude);
 80057b6:	4626      	mov	r6, r4
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 2000);
 80057b8:	46c1      	mov	r9, r8
 80057ba:	f8da 3000 	ldr.w	r3, [sl]
 80057be:	f8c3 9034 	str.w	r9, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 2000);
 80057c2:	f8c3 9038 	str.w	r9, [r3, #56]	; 0x38
	mpu_get_data();
 80057c6:	f7fe fbe5 	bl	8003f94 <mpu_get_data>
	imu_sensor.ax=imu.ax;
 80057ca:	f9b5 3000 	ldrsh.w	r3, [r5]
	imu_sensor.wx=imu.wx;
 80057ce:	f8d5 c010 	ldr.w	ip, [r5, #16]
	imu_sensor.wy=imu.wy;
 80057d2:	696a      	ldr	r2, [r5, #20]
	imu_sensor.wx=imu.wx;
 80057d4:	f8c4 c00c 	str.w	ip, [r4, #12]
	imu_sensor.ax=imu.ax;
 80057d8:	ee05 3a10 	vmov	s10, r3
	imu_sensor.ay=imu.ay;
 80057dc:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
	imu_sensor.wy=imu.wy;
 80057e0:	6122      	str	r2, [r4, #16]
	imu_sensor.ay=imu.ay;
 80057e2:	ee05 3a90 	vmov	s11, r3
	imu_sensor.az=imu.az;
 80057e6:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 80057ea:	ee06 3a10 	vmov	s12, r3
	imu_sensor.mx=imu.mx;
 80057ee:	f9b5 3006 	ldrsh.w	r3, [r5, #6]
 80057f2:	ee06 3a90 	vmov	s13, r3
	imu_sensor.my=imu.my;
 80057f6:	f9b5 3008 	ldrsh.w	r3, [r5, #8]
 80057fa:	ee07 3a10 	vmov	s14, r3
	imu_sensor.mz=imu.mz;
 80057fe:	f9b5 300a 	ldrsh.w	r3, [r5, #10]
 8005802:	ee07 3a90 	vmov	s15, r3
	imu_sensor.ax=imu.ax;
 8005806:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
	imu_sensor.ay=imu.ay;
 800580a:	eef8 5ae5 	vcvt.f32.s32	s11, s11
	imu_sensor.az=imu.az;
 800580e:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
	imu_sensor.mx=imu.mx;
 8005812:	eef8 6ae6 	vcvt.f32.s32	s13, s13
	imu_sensor.my=imu.my;
 8005816:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	imu_sensor.mz=imu.mz;
 800581a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	imu_sensor.wz=imu.wz;
 800581e:	69ab      	ldr	r3, [r5, #24]
	imu_sensor.ax=imu.ax;
 8005820:	ed84 5a00 	vstr	s10, [r4]
	madgwick_ahrs_updateIMU(&imu_sensor, &imu_attitude);
 8005824:	4639      	mov	r1, r7
 8005826:	4630      	mov	r0, r6
	imu_sensor.ay=imu.ay;
 8005828:	edc4 5a01 	vstr	s11, [r4, #4]
	imu_sensor.az=imu.az;
 800582c:	ed84 6a02 	vstr	s12, [r4, #8]
	imu_sensor.mx=imu.mx;
 8005830:	edc4 6a06 	vstr	s13, [r4, #24]
	imu_sensor.my=imu.my;
 8005834:	ed84 7a07 	vstr	s14, [r4, #28]
	imu_sensor.mz=imu.mz;
 8005838:	edc4 7a08 	vstr	s15, [r4, #32]
	imu_sensor.wz=imu.wz;
 800583c:	6163      	str	r3, [r4, #20]
	madgwick_ahrs_updateIMU(&imu_sensor, &imu_attitude);
 800583e:	f7fe ffd3 	bl	80047e8 <madgwick_ahrs_updateIMU>
	HAL_Delay(1);
 8005842:	2001      	movs	r0, #1
 8005844:	f7fb fbe0 	bl	8001008 <HAL_Delay>
	for(int i=0;i<2000;i++){
 8005848:	f1b8 0801 	subs.w	r8, r8, #1
 800584c:	d1b5      	bne.n	80057ba <initFriction+0x16>
	imu_sensor.my=imu.my;
	imu_sensor.mz=imu.mz;
	imu_sensor.wx=imu.wx;
	imu_sensor.wy=imu.wy;
	imu_sensor.wz=imu.wz;
	madgwick_ahrs_updateIMU(&imu_sensor, &imu_attitude);
 800584e:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 80058fc <initFriction+0x158>
 8005852:	4f28      	ldr	r7, [pc, #160]	; (80058f4 <initFriction+0x150>)
 8005854:	f640 06fc 	movw	r6, #2300	; 0x8fc
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 1500);
 8005858:	f240 59dc 	movw	r9, #1500	; 0x5dc
 800585c:	f8da 3000 	ldr.w	r3, [sl]
 8005860:	f8c3 9034 	str.w	r9, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 1500);
 8005864:	f8c3 9038 	str.w	r9, [r3, #56]	; 0x38
	mpu_get_data();
 8005868:	f7fe fb94 	bl	8003f94 <mpu_get_data>
	imu_sensor.ax=imu.ax;
 800586c:	f9b5 3000 	ldrsh.w	r3, [r5]
	imu_sensor.wx=imu.wx;
 8005870:	f8d5 c010 	ldr.w	ip, [r5, #16]
	imu_sensor.wy=imu.wy;
 8005874:	696a      	ldr	r2, [r5, #20]
	imu_sensor.wx=imu.wx;
 8005876:	f8c4 c00c 	str.w	ip, [r4, #12]
	imu_sensor.ax=imu.ax;
 800587a:	ee05 3a10 	vmov	s10, r3
	imu_sensor.ay=imu.ay;
 800587e:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
	imu_sensor.wy=imu.wy;
 8005882:	6122      	str	r2, [r4, #16]
	imu_sensor.ay=imu.ay;
 8005884:	ee05 3a90 	vmov	s11, r3
	imu_sensor.az=imu.az;
 8005888:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800588c:	ee06 3a10 	vmov	s12, r3
	imu_sensor.mx=imu.mx;
 8005890:	f9b5 3006 	ldrsh.w	r3, [r5, #6]
 8005894:	ee06 3a90 	vmov	s13, r3
	imu_sensor.my=imu.my;
 8005898:	f9b5 3008 	ldrsh.w	r3, [r5, #8]
 800589c:	ee07 3a10 	vmov	s14, r3
	imu_sensor.mz=imu.mz;
 80058a0:	f9b5 300a 	ldrsh.w	r3, [r5, #10]
 80058a4:	ee07 3a90 	vmov	s15, r3
	imu_sensor.ax=imu.ax;
 80058a8:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
	imu_sensor.ay=imu.ay;
 80058ac:	eef8 5ae5 	vcvt.f32.s32	s11, s11
	imu_sensor.az=imu.az;
 80058b0:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
	imu_sensor.mx=imu.mx;
 80058b4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
	imu_sensor.my=imu.my;
 80058b8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	imu_sensor.mz=imu.mz;
 80058bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	imu_sensor.wz=imu.wz;
 80058c0:	69ab      	ldr	r3, [r5, #24]
	imu_sensor.ax=imu.ax;
 80058c2:	ed84 5a00 	vstr	s10, [r4]
	madgwick_ahrs_updateIMU(&imu_sensor, &imu_attitude);
 80058c6:	4641      	mov	r1, r8
 80058c8:	4638      	mov	r0, r7
	imu_sensor.ay=imu.ay;
 80058ca:	edc4 5a01 	vstr	s11, [r4, #4]
	imu_sensor.az=imu.az;
 80058ce:	ed84 6a02 	vstr	s12, [r4, #8]
	imu_sensor.mx=imu.mx;
 80058d2:	edc4 6a06 	vstr	s13, [r4, #24]
	imu_sensor.my=imu.my;
 80058d6:	ed84 7a07 	vstr	s14, [r4, #28]
	imu_sensor.mz=imu.mz;
 80058da:	edc4 7a08 	vstr	s15, [r4, #32]
	imu_sensor.wz=imu.wz;
 80058de:	6163      	str	r3, [r4, #20]
	madgwick_ahrs_updateIMU(&imu_sensor, &imu_attitude);
 80058e0:	f7fe ff82 	bl	80047e8 <madgwick_ahrs_updateIMU>
	HAL_Delay(1);
 80058e4:	2001      	movs	r0, #1
 80058e6:	f7fb fb8f 	bl	8001008 <HAL_Delay>
	for(int i=0;i<2300;i++){
 80058ea:	3e01      	subs	r6, #1
 80058ec:	d1b6      	bne.n	800585c <initFriction+0xb8>
	}

}
 80058ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058f2:	bf00      	nop
 80058f4:	2000063c 	.word	0x2000063c
 80058f8:	20000218 	.word	0x20000218
 80058fc:	200003b0 	.word	0x200003b0
 8005900:	20000708 	.word	0x20000708

08005904 <main>:
{
 8005904:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8005908:	b087      	sub	sp, #28
  HAL_Init();
 800590a:	f7fb fb51 	bl	8000fb0 <HAL_Init>
  SystemClock_Config();
 800590e:	f7ff fa41 	bl	8004d94 <SystemClock_Config>
  MX_GPIO_Init();
 8005912:	f7fe fe8d 	bl	8004630 <MX_GPIO_Init>
  MX_DMA_Init();
 8005916:	f7fe fe71 	bl	80045fc <MX_DMA_Init>
  MX_CAN1_Init();
 800591a:	f7fe fd71 	bl	8004400 <MX_CAN1_Init>
  MX_CAN2_Init();
 800591e:	f7fe fd8f 	bl	8004440 <MX_CAN2_Init>
  MX_SPI5_Init();
 8005922:	f001 f8ff 	bl	8006b24 <MX_SPI5_Init>
  MX_TIM1_Init();
 8005926:	f001 fa27 	bl	8006d78 <MX_TIM1_Init>
  MX_TIM6_Init();
 800592a:	f001 fc05 	bl	8007138 <MX_TIM6_Init>
  MX_TIM12_Init();
 800592e:	f001 fd1d 	bl	800736c <MX_TIM12_Init>
  MX_UART7_Init();
 8005932:	f001 fe4b 	bl	80075cc <MX_UART7_Init>
  MX_UART8_Init();
 8005936:	f001 fe65 	bl	8007604 <MX_UART8_Init>
  MX_USART1_UART_Init();
 800593a:	f001 fe7f 	bl	800763c <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 800593e:	f001 fe9b 	bl	8007678 <MX_USART6_UART_Init>
  MX_TIM2_Init();
 8005942:	f001 fb0d 	bl	8006f60 <MX_TIM2_Init>
  MX_TIM8_Init();
 8005946:	f001 fc1f 	bl	8007188 <MX_TIM8_Init>
  HAL_UART_Receive_IT(&huart1, rcData, 18);
 800594a:	2212      	movs	r2, #18
 800594c:	4991      	ldr	r1, [pc, #580]	; (8005b94 <main+0x290>)
 800594e:	4892      	ldr	r0, [pc, #584]	; (8005b98 <main+0x294>)
void initPID() {
	for (int i = 0; i < 4; i++) {
		wheelPID[i].t = 2.0f;
		wheelPID[i].p = 3.0f;
		wheelPID[i].i = 30.0f;
		wheelPID[i].d = 0.0f;
 8005950:	ed9f 8a92 	vldr	s16, [pc, #584]	; 8005b9c <main+0x298>
  IMU_pich_set=imu_attitude.pitch;
 8005954:	4d92      	ldr	r5, [pc, #584]	; (8005ba0 <main+0x29c>)
 8005956:	f8df b2e0 	ldr.w	fp, [pc, #736]	; 8005c38 <main+0x334>
 800595a:	f8df a2e0 	ldr.w	sl, [pc, #736]	; 8005c3c <main+0x338>
 800595e:	f8df 92e0 	ldr.w	r9, [pc, #736]	; 8005c40 <main+0x33c>
 8005962:	f8df 82e0 	ldr.w	r8, [pc, #736]	; 8005c44 <main+0x340>
 8005966:	4f8f      	ldr	r7, [pc, #572]	; (8005ba4 <main+0x2a0>)
 8005968:	4c8f      	ldr	r4, [pc, #572]	; (8005ba8 <main+0x2a4>)
  HAL_UART_Receive_IT(&huart1, rcData, 18);
 800596a:	f7fd fb57 	bl	800301c <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart6,(uint8_t *)Rxbuf_form_JetsonNANO,Rxbufsize_from_JetsonNANO);
 800596e:	2207      	movs	r2, #7
 8005970:	498e      	ldr	r1, [pc, #568]	; (8005bac <main+0x2a8>)
 8005972:	488f      	ldr	r0, [pc, #572]	; (8005bb0 <main+0x2ac>)
 8005974:	f7fd fb52 	bl	800301c <HAL_UART_Receive_IT>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, 0);
 8005978:	2200      	movs	r2, #0
 800597a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800597e:	488d      	ldr	r0, [pc, #564]	; (8005bb4 <main+0x2b0>)
 8005980:	f7fc f9ce 	bl	8001d20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, 1);
 8005984:	2201      	movs	r2, #1
 8005986:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800598a:	488b      	ldr	r0, [pc, #556]	; (8005bb8 <main+0x2b4>)
 800598c:	f7fc f9c8 	bl	8001d20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(POWER_OUT1_GPIO_Port, POWER_OUT1_Pin, 1);
 8005990:	2201      	movs	r2, #1
 8005992:	2104      	movs	r1, #4
 8005994:	4889      	ldr	r0, [pc, #548]	; (8005bbc <main+0x2b8>)
 8005996:	f7fc f9c3 	bl	8001d20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(POWER_OUT2_GPIO_Port, POWER_OUT2_Pin, 1);
 800599a:	2201      	movs	r2, #1
 800599c:	2108      	movs	r1, #8
 800599e:	4887      	ldr	r0, [pc, #540]	; (8005bbc <main+0x2b8>)
 80059a0:	f7fc f9be 	bl	8001d20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(POWER_OUT3_GPIO_Port, POWER_OUT3_Pin, 1);
 80059a4:	2201      	movs	r2, #1
 80059a6:	2110      	movs	r1, #16
 80059a8:	4884      	ldr	r0, [pc, #528]	; (8005bbc <main+0x2b8>)
 80059aa:	f7fc f9b9 	bl	8001d20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(POWER_OUT4_GPIO_Port, POWER_OUT4_Pin, 1);
 80059ae:	2201      	movs	r2, #1
 80059b0:	2120      	movs	r1, #32
 80059b2:	4882      	ldr	r0, [pc, #520]	; (8005bbc <main+0x2b8>)
 80059b4:	f7fc f9b4 	bl	8001d20 <HAL_GPIO_WritePin>
  HAL_Delay(1000);
 80059b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80059bc:	f7fb fb24 	bl	8001008 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1, 1);
 80059c0:	2201      	movs	r2, #1
 80059c2:	2102      	movs	r1, #2
 80059c4:	487e      	ldr	r0, [pc, #504]	; (8005bc0 <main+0x2bc>)
 80059c6:	f7fc f9ab 	bl	8001d20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, 1);
 80059ca:	2201      	movs	r2, #1
 80059cc:	2104      	movs	r1, #4
 80059ce:	487c      	ldr	r0, [pc, #496]	; (8005bc0 <main+0x2bc>)
 80059d0:	f7fc f9a6 	bl	8001d20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_3, 1);
 80059d4:	2201      	movs	r2, #1
 80059d6:	2108      	movs	r1, #8
 80059d8:	4879      	ldr	r0, [pc, #484]	; (8005bc0 <main+0x2bc>)
 80059da:	f7fc f9a1 	bl	8001d20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_4, 1);
 80059de:	2201      	movs	r2, #1
 80059e0:	2110      	movs	r1, #16
 80059e2:	4877      	ldr	r0, [pc, #476]	; (8005bc0 <main+0x2bc>)
 80059e4:	f7fc f99c 	bl	8001d20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_5, 1);
 80059e8:	2201      	movs	r2, #1
 80059ea:	2120      	movs	r1, #32
 80059ec:	4874      	ldr	r0, [pc, #464]	; (8005bc0 <main+0x2bc>)
 80059ee:	f7fc f997 	bl	8001d20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, 1);
 80059f2:	2201      	movs	r2, #1
 80059f4:	2140      	movs	r1, #64	; 0x40
 80059f6:	4872      	ldr	r0, [pc, #456]	; (8005bc0 <main+0x2bc>)
 80059f8:	f7fc f992 	bl	8001d20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, 1);
 80059fc:	2201      	movs	r2, #1
 80059fe:	2180      	movs	r1, #128	; 0x80
 8005a00:	486f      	ldr	r0, [pc, #444]	; (8005bc0 <main+0x2bc>)
 8005a02:	f7fc f98d 	bl	8001d20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_8, 1);
 8005a06:	2201      	movs	r2, #1
 8005a08:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005a0c:	486c      	ldr	r0, [pc, #432]	; (8005bc0 <main+0x2bc>)
 8005a0e:	f7fc f987 	bl	8001d20 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 0);
 8005a12:	2200      	movs	r2, #0
 8005a14:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005a18:	486a      	ldr	r0, [pc, #424]	; (8005bc4 <main+0x2c0>)
 8005a1a:	f7fc f981 	bl	8001d20 <HAL_GPIO_WritePin>
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8005a1e:	496a      	ldr	r1, [pc, #424]	; (8005bc8 <main+0x2c4>)
 8005a20:	486a      	ldr	r0, [pc, #424]	; (8005bcc <main+0x2c8>)
  sConfigOC.Pulse = map(90,0,180,500,2500);
 8005a22:	f240 53dc 	movw	r3, #1500	; 0x5dc
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8005a26:	2200      	movs	r2, #0
  sConfigOC.Pulse = map(90,0,180,500,2500);
 8005a28:	460e      	mov	r6, r1
 8005a2a:	604b      	str	r3, [r1, #4]
 8005a2c:	9305      	str	r3, [sp, #20]
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8005a2e:	f7fc ff95 	bl	800295c <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8005a32:	2100      	movs	r1, #0
 8005a34:	4865      	ldr	r0, [pc, #404]	; (8005bcc <main+0x2c8>)
 8005a36:	f7fc ff67 	bl	8002908 <HAL_TIM_PWM_Start>
  sConfigOC.Pulse = map(90,0,180,500,2500);
 8005a3a:	9b05      	ldr	r3, [sp, #20]
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2);
 8005a3c:	4863      	ldr	r0, [pc, #396]	; (8005bcc <main+0x2c8>)
  sConfigOC.Pulse = map(90,0,180,500,2500);
 8005a3e:	6073      	str	r3, [r6, #4]
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2);
 8005a40:	4631      	mov	r1, r6
 8005a42:	2204      	movs	r2, #4
 8005a44:	f7fc ff8a 	bl	800295c <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8005a48:	2104      	movs	r1, #4
 8005a4a:	4860      	ldr	r0, [pc, #384]	; (8005bcc <main+0x2c8>)
 8005a4c:	f7fc ff5c 	bl	8002908 <HAL_TIM_PWM_Start>
  sConfigOC.Pulse = map(139,0,180,500,2500);
 8005a50:	f240 73fc 	movw	r3, #2044	; 0x7fc
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8005a54:	4631      	mov	r1, r6
 8005a56:	2208      	movs	r2, #8
 8005a58:	485c      	ldr	r0, [pc, #368]	; (8005bcc <main+0x2c8>)
  sConfigOC.Pulse = map(139,0,180,500,2500);
 8005a5a:	6073      	str	r3, [r6, #4]
 8005a5c:	9305      	str	r3, [sp, #20]
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8005a5e:	f7fc ff7d 	bl	800295c <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8005a62:	2108      	movs	r1, #8
 8005a64:	4859      	ldr	r0, [pc, #356]	; (8005bcc <main+0x2c8>)
 8005a66:	f7fc ff4f 	bl	8002908 <HAL_TIM_PWM_Start>
  sConfigOC.Pulse = map(139,0,180,500,2500);
 8005a6a:	9b05      	ldr	r3, [sp, #20]
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4);
 8005a6c:	4857      	ldr	r0, [pc, #348]	; (8005bcc <main+0x2c8>)
  sConfigOC.Pulse = map(139,0,180,500,2500);
 8005a6e:	6073      	str	r3, [r6, #4]
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4);
 8005a70:	220c      	movs	r2, #12
 8005a72:	4631      	mov	r1, r6
 8005a74:	f7fc ff72 	bl	800295c <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8005a78:	210c      	movs	r1, #12
 8005a7a:	4854      	ldr	r0, [pc, #336]	; (8005bcc <main+0x2c8>)
 8005a7c:	f7fc ff44 	bl	8002908 <HAL_TIM_PWM_Start>
  mpu_device_init();
 8005a80:	f7fe fc04 	bl	800428c <mpu_device_init>
  mpu_offset_call();
 8005a84:	f7fe fb56 	bl	8004134 <mpu_offset_call>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1); // friction wheel
 8005a88:	2100      	movs	r1, #0
 8005a8a:	4851      	ldr	r0, [pc, #324]	; (8005bd0 <main+0x2cc>)
 8005a8c:	f7fc ff3c 	bl	8002908 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8005a90:	2104      	movs	r1, #4
 8005a92:	484f      	ldr	r0, [pc, #316]	; (8005bd0 <main+0x2cc>)
 8005a94:	f7fc ff38 	bl	8002908 <HAL_TIM_PWM_Start>
  initFriction();
 8005a98:	f7ff fe84 	bl	80057a4 <initFriction>
		wheelPID[i].differentialFilterRate = 0.9f;
	}
}

void initLoadPID() {
	loadPID.t = 2.0f;
 8005a9c:	4a4d      	ldr	r2, [pc, #308]	; (8005bd4 <main+0x2d0>)
		wheelPID[i].t = 2.0f;
 8005a9e:	4b4e      	ldr	r3, [pc, #312]	; (8005bd8 <main+0x2d4>)
	loadPID.p = 10.0f;
	loadPID.i = 0.1f*500;
 8005aa0:	484e      	ldr	r0, [pc, #312]	; (8005bdc <main+0x2d8>)
 8005aa2:	6090      	str	r0, [r2, #8]
		wheelPID[i].t = 2.0f;
 8005aa4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	loadPID.d = 0.07f;
 8005aa8:	484d      	ldr	r0, [pc, #308]	; (8005be0 <main+0x2dc>)
	loadPID.t = 2.0f;
 8005aaa:	6011      	str	r1, [r2, #0]
	loadPID.d = 0.07f;
 8005aac:	60d0      	str	r0, [r2, #12]
		wheelPID[i].t = 2.0f;
 8005aae:	6019      	str	r1, [r3, #0]
		wheelPID[i].p = 3.0f;
 8005ab0:	484c      	ldr	r0, [pc, #304]	; (8005be4 <main+0x2e0>)
		wheelPID[i].t = 2.0f;
 8005ab2:	62d9      	str	r1, [r3, #44]	; 0x2c
 8005ab4:	6599      	str	r1, [r3, #88]	; 0x58
 8005ab6:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	loadPID.p = 10.0f;
 8005aba:	494b      	ldr	r1, [pc, #300]	; (8005be8 <main+0x2e4>)
 8005abc:	6051      	str	r1, [r2, #4]
		wheelPID[i].p = 3.0f;
 8005abe:	6058      	str	r0, [r3, #4]
		wheelPID[i].outLimit = 15000.0f;
 8005ac0:	494a      	ldr	r1, [pc, #296]	; (8005bec <main+0x2e8>)
		wheelPID[i].p = 3.0f;
 8005ac2:	6318      	str	r0, [r3, #48]	; 0x30
 8005ac4:	65d8      	str	r0, [r3, #92]	; 0x5c
 8005ac6:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
		wheelPID[i].i = 30.0f;
 8005aca:	4849      	ldr	r0, [pc, #292]	; (8005bf0 <main+0x2ec>)
 8005acc:	6098      	str	r0, [r3, #8]
 8005ace:	6358      	str	r0, [r3, #52]	; 0x34
 8005ad0:	6618      	str	r0, [r3, #96]	; 0x60
 8005ad2:	f8c3 008c 	str.w	r0, [r3, #140]	; 0x8c
		wheelPID[i].outLimit = 15000.0f;
 8005ad6:	6119      	str	r1, [r3, #16]
		wheelPID[i].integralOutLimit = 500.0f;
 8005ad8:	4846      	ldr	r0, [pc, #280]	; (8005bf4 <main+0x2f0>)
		wheelPID[i].outLimit = 15000.0f;
 8005ada:	63d9      	str	r1, [r3, #60]	; 0x3c
 8005adc:	6699      	str	r1, [r3, #104]	; 0x68
 8005ade:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
		wheelPID[i].differentialFilterRate = 0.9f;
 8005ae2:	4945      	ldr	r1, [pc, #276]	; (8005bf8 <main+0x2f4>)
 8005ae4:	6199      	str	r1, [r3, #24]
 8005ae6:	6459      	str	r1, [r3, #68]	; 0x44
 8005ae8:	6719      	str	r1, [r3, #112]	; 0x70
 8005aea:	f8c3 109c 	str.w	r1, [r3, #156]	; 0x9c
		wheelPID[i].d = 0.0f;
 8005aee:	ed83 8a03 	vstr	s16, [r3, #12]
 8005af2:	ed83 8a0e 	vstr	s16, [r3, #56]	; 0x38
 8005af6:	ed83 8a19 	vstr	s16, [r3, #100]	; 0x64
 8005afa:	ed83 8a24 	vstr	s16, [r3, #144]	; 0x90
		wheelPID[i].integralOutLimit = 500.0f;
 8005afe:	6158      	str	r0, [r3, #20]
 8005b00:	6418      	str	r0, [r3, #64]	; 0x40
 8005b02:	66d8      	str	r0, [r3, #108]	; 0x6c
 8005b04:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
	loadPID.outLimit = 30000.0f;
 8005b08:	483c      	ldr	r0, [pc, #240]	; (8005bfc <main+0x2f8>)
	loadPID.integralOutLimit = 10000.0f;
 8005b0a:	4b3d      	ldr	r3, [pc, #244]	; (8005c00 <main+0x2fc>)
	loadPID.outLimit = 30000.0f;
 8005b0c:	6110      	str	r0, [r2, #16]
	loadPID.differentialFilterRate = 0.9f;
 8005b0e:	6191      	str	r1, [r2, #24]
	loadPID.integralOutLimit = 10000.0f;
 8005b10:	6153      	str	r3, [r2, #20]
  initCanFilter();
 8005b12:	f7fe fd55 	bl	80045c0 <initCanFilter>
	mecanum.param.wheel_perimeter = PERIMETER;
 8005b16:	4b3b      	ldr	r3, [pc, #236]	; (8005c04 <main+0x300>)
 8005b18:	483b      	ldr	r0, [pc, #236]	; (8005c08 <main+0x304>)
	mecanum.param.wheelbase = WHEELBASE;
 8005b1a:	4a3c      	ldr	r2, [pc, #240]	; (8005c0c <main+0x308>)
	mecanum.param.wheeltrack = WHEELTRACK;
 8005b1c:	493c      	ldr	r1, [pc, #240]	; (8005c10 <main+0x30c>)
	mecanum.param.wheel_perimeter = PERIMETER;
 8005b1e:	6018      	str	r0, [r3, #0]
  HAL_TIM_Base_Start_IT(&htim6);
 8005b20:	483c      	ldr	r0, [pc, #240]	; (8005c14 <main+0x310>)
	mecanum.param.wheelbase = WHEELBASE;
 8005b22:	609a      	str	r2, [r3, #8]
	mecanum.param.rotate_x_offset = 0;
 8005b24:	ed83 8a03 	vstr	s16, [r3, #12]
	mecanum.param.rotate_y_offset = 0;
 8005b28:	ed83 8a04 	vstr	s16, [r3, #16]
	mecanum.param.wheeltrack = WHEELTRACK;
 8005b2c:	6059      	str	r1, [r3, #4]
  HAL_TIM_Base_Start_IT(&htim6);
 8005b2e:	f7fc fe57 	bl	80027e0 <HAL_TIM_Base_Start_IT>
  setbuf(stdout, NULL);
 8005b32:	4b39      	ldr	r3, [pc, #228]	; (8005c18 <main+0x314>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	2100      	movs	r1, #0
 8005b38:	6898      	ldr	r0, [r3, #8]
 8005b3a:	f002 fbd9 	bl	80082f0 <setbuf>
  HAL_CAN_Start(&hcan1);
 8005b3e:	4837      	ldr	r0, [pc, #220]	; (8005c1c <main+0x318>)
 8005b40:	f7fb fb7c 	bl	800123c <HAL_CAN_Start>
  HAL_CAN_Start(&hcan2);
 8005b44:	4836      	ldr	r0, [pc, #216]	; (8005c20 <main+0x31c>)
 8005b46:	f7fb fb79 	bl	800123c <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8005b4a:	2102      	movs	r1, #2
 8005b4c:	4833      	ldr	r0, [pc, #204]	; (8005c1c <main+0x318>)
 8005b4e:	f7fb fc7b 	bl	8001448 <HAL_CAN_ActivateNotification>
  HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 8005b52:	2102      	movs	r1, #2
 8005b54:	4832      	ldr	r0, [pc, #200]	; (8005c20 <main+0x31c>)
 8005b56:	f7fb fc77 	bl	8001448 <HAL_CAN_ActivateNotification>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, 1);
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005b60:	4814      	ldr	r0, [pc, #80]	; (8005bb4 <main+0x2b0>)
 8005b62:	f7fc f8dd 	bl	8001d20 <HAL_GPIO_WritePin>
  CustomData_init(11,0x0111);  //blue-1
 8005b66:	f240 1111 	movw	r1, #273	; 0x111
 8005b6a:	200b      	movs	r0, #11
 8005b6c:	f000 ffce 	bl	8006b0c <CustomData_init>
  IMU_pich_set=imu_attitude.pitch;
 8005b70:	482c      	ldr	r0, [pc, #176]	; (8005c24 <main+0x320>)
 8005b72:	6869      	ldr	r1, [r5, #4]
 8005b74:	6001      	str	r1, [r0, #0]
  IMU_yaw_set=imu_attitude.yaw;
 8005b76:	482c      	ldr	r0, [pc, #176]	; (8005c28 <main+0x324>)
 8005b78:	68aa      	ldr	r2, [r5, #8]
 8005b7a:	6002      	str	r2, [r0, #0]
  IMU_rol_set=imu_attitude.roll;
 8005b7c:	482b      	ldr	r0, [pc, #172]	; (8005c2c <main+0x328>)
 8005b7e:	682b      	ldr	r3, [r5, #0]
  PC_mouse_x=0;
 8005b80:	492b      	ldr	r1, [pc, #172]	; (8005c30 <main+0x32c>)
  PC_mouse_y=0;
 8005b82:	4a2c      	ldr	r2, [pc, #176]	; (8005c34 <main+0x330>)
  IMU_rol_set=imu_attitude.roll;
 8005b84:	6003      	str	r3, [r0, #0]
  PC_mouse_x=0;
 8005b86:	2300      	movs	r3, #0
  HAL_UART_Init(&huart6);
 8005b88:	4809      	ldr	r0, [pc, #36]	; (8005bb0 <main+0x2ac>)
  PC_mouse_x=0;
 8005b8a:	600b      	str	r3, [r1, #0]
  PC_mouse_y=0;
 8005b8c:	6013      	str	r3, [r2, #0]
  HAL_UART_Init(&huart6);
 8005b8e:	f7fd f915 	bl	8002dbc <HAL_UART_Init>
 8005b92:	e0a1      	b.n	8005cd8 <main+0x3d4>
 8005b94:	200005f4 	.word	0x200005f4
 8005b98:	200008e8 	.word	0x200008e8
 8005b9c:	00000000 	.word	0x00000000
 8005ba0:	200003b0 	.word	0x200003b0
 8005ba4:	20000680 	.word	0x20000680
 8005ba8:	20000634 	.word	0x20000634
 8005bac:	2000054c 	.word	0x2000054c
 8005bb0:	20000968 	.word	0x20000968
 8005bb4:	40021000 	.word	0x40021000
 8005bb8:	40021400 	.word	0x40021400
 8005bbc:	40021c00 	.word	0x40021c00
 8005bc0:	40021800 	.word	0x40021800
 8005bc4:	40020c00 	.word	0x40020c00
 8005bc8:	200002a8 	.word	0x200002a8
 8005bcc:	200007c8 	.word	0x200007c8
 8005bd0:	20000708 	.word	0x20000708
 8005bd4:	20000608 	.word	0x20000608
 8005bd8:	20000490 	.word	0x20000490
 8005bdc:	42480000 	.word	0x42480000
 8005be0:	3d8f5c29 	.word	0x3d8f5c29
 8005be4:	40400000 	.word	0x40400000
 8005be8:	41200000 	.word	0x41200000
 8005bec:	466a6000 	.word	0x466a6000
 8005bf0:	41f00000 	.word	0x41f00000
 8005bf4:	43fa0000 	.word	0x43fa0000
 8005bf8:	3f666666 	.word	0x3f666666
 8005bfc:	46ea6000 	.word	0x46ea6000
 8005c00:	461c4000 	.word	0x461c4000
 8005c04:	20000554 	.word	0x20000554
 8005c08:	43ef0000 	.word	0x43ef0000
 8005c0c:	43f78000 	.word	0x43f78000
 8005c10:	440d4000 	.word	0x440d4000
 8005c14:	20000748 	.word	0x20000748
 8005c18:	20000028 	.word	0x20000028
 8005c1c:	2000034c 	.word	0x2000034c
 8005c20:	20000324 	.word	0x20000324
 8005c24:	200003a8 	.word	0x200003a8
 8005c28:	200005cc 	.word	0x200005cc
 8005c2c:	200003ac 	.word	0x200003ac
 8005c30:	200003f4 	.word	0x200003f4
 8005c34:	2000048c 	.word	0x2000048c
 8005c38:	20000374 	.word	0x20000374
 8005c3c:	20000606 	.word	0x20000606
 8005c40:	200003bc 	.word	0x200003bc
 8005c44:	20000400 	.word	0x20000400
	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==1 || rc.sw1==2 || rc.key_Ctrl==1){
 8005c48:	f89b 300a 	ldrb.w	r3, [fp, #10]
 8005c4c:	2b02      	cmp	r3, #2
 8005c4e:	d049      	beq.n	8005ce4 <main+0x3e0>
 8005c50:	f99b 301f 	ldrsb.w	r3, [fp, #31]
 8005c54:	2b01      	cmp	r3, #1
 8005c56:	d045      	beq.n	8005ce4 <main+0x3e0>
	  printf(" target_Pitch:%d target_Yaw:%d now_Pit:%d now_Yaw:%d", target_pich,target_yaw,pich_now,yaw_now);
 8005c58:	4b66      	ldr	r3, [pc, #408]	; (8005df4 <main+0x4f0>)
 8005c5a:	4a67      	ldr	r2, [pc, #412]	; (8005df8 <main+0x4f4>)
 8005c5c:	4967      	ldr	r1, [pc, #412]	; (8005dfc <main+0x4f8>)
 8005c5e:	f9ba 0000 	ldrsh.w	r0, [sl]
 8005c62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005c66:	f9b2 2000 	ldrsh.w	r2, [r2]
 8005c6a:	f9b1 1000 	ldrsh.w	r1, [r1]
 8005c6e:	9000      	str	r0, [sp, #0]
 8005c70:	4863      	ldr	r0, [pc, #396]	; (8005e00 <main+0x4fc>)
 8005c72:	f002 fac1 	bl	80081f8 <iprintf>
	   printf(" X=%d Y=%d cnt=%d" ,target_X,target_Y,cnt_tartget);
 8005c76:	f8d9 3000 	ldr.w	r3, [r9]
 8005c7a:	f8d8 2000 	ldr.w	r2, [r8]
 8005c7e:	6839      	ldr	r1, [r7, #0]
 8005c80:	4860      	ldr	r0, [pc, #384]	; (8005e04 <main+0x500>)
 8005c82:	f002 fab9 	bl	80081f8 <iprintf>
	   printf(" 0=%x 1=%x 2=%x 3=%x 4=%d 5=%d" , data_form_JetsonNANO[0],data_form_JetsonNANO[1],data_form_JetsonNANO[2],data_form_JetsonNANO[3],data_form_JetsonNANO[4],data_form_JetsonNANO[5]);
 8005c86:	7960      	ldrb	r0, [r4, #5]
 8005c88:	f894 c004 	ldrb.w	ip, [r4, #4]
 8005c8c:	9002      	str	r0, [sp, #8]
 8005c8e:	78e0      	ldrb	r0, [r4, #3]
 8005c90:	78a3      	ldrb	r3, [r4, #2]
 8005c92:	7862      	ldrb	r2, [r4, #1]
 8005c94:	7821      	ldrb	r1, [r4, #0]
 8005c96:	e9cd 0c00 	strd	r0, ip, [sp]
 8005c9a:	485b      	ldr	r0, [pc, #364]	; (8005e08 <main+0x504>)
 8005c9c:	f002 faac 	bl	80081f8 <iprintf>
	   printf("\r\n");
 8005ca0:	485a      	ldr	r0, [pc, #360]	; (8005e0c <main+0x508>)
 8005ca2:	f002 fb1d 	bl	80082e0 <puts>
		if(cnt_time_main>=10){
 8005ca6:	4b5a      	ldr	r3, [pc, #360]	; (8005e10 <main+0x50c>)
 8005ca8:	781b      	ldrb	r3, [r3, #0]
 8005caa:	2b09      	cmp	r3, #9
 8005cac:	d824      	bhi.n	8005cf8 <main+0x3f4>
			cnt_time_main++;
 8005cae:	4a58      	ldr	r2, [pc, #352]	; (8005e10 <main+0x50c>)
 8005cb0:	3301      	adds	r3, #1
 8005cb2:	7013      	strb	r3, [r2, #0]
		target_X=((data_form_JetsonNANO[0]<<8) | data_form_JetsonNANO[1])- 32767;
 8005cb4:	8822      	ldrh	r2, [r4, #0]
		target_Y=((data_form_JetsonNANO[2]<<8) | data_form_JetsonNANO[3])- 32767;
 8005cb6:	8863      	ldrh	r3, [r4, #2]
		target_X=((data_form_JetsonNANO[0]<<8) | data_form_JetsonNANO[1])- 32767;
 8005cb8:	ba52      	rev16	r2, r2
		target_Y=((data_form_JetsonNANO[2]<<8) | data_form_JetsonNANO[3])- 32767;
 8005cba:	ba5b      	rev16	r3, r3
		target_X=((data_form_JetsonNANO[0]<<8) | data_form_JetsonNANO[1])- 32767;
 8005cbc:	b292      	uxth	r2, r2
		target_Y=((data_form_JetsonNANO[2]<<8) | data_form_JetsonNANO[3])- 32767;
 8005cbe:	b29b      	uxth	r3, r3
		target_X=((data_form_JetsonNANO[0]<<8) | data_form_JetsonNANO[1])- 32767;
 8005cc0:	f5a2 42ff 	sub.w	r2, r2, #32640	; 0x7f80
 8005cc4:	3a7f      	subs	r2, #127	; 0x7f
		target_Y=((data_form_JetsonNANO[2]<<8) | data_form_JetsonNANO[3])- 32767;
 8005cc6:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 8005cca:	3b7f      	subs	r3, #127	; 0x7f
		target_X=((data_form_JetsonNANO[0]<<8) | data_form_JetsonNANO[1])- 32767;
 8005ccc:	603a      	str	r2, [r7, #0]
		cnt_tartget=data_form_JetsonNANO[4];
 8005cce:	7922      	ldrb	r2, [r4, #4]
		target_Y=((data_form_JetsonNANO[2]<<8) | data_form_JetsonNANO[3])- 32767;
 8005cd0:	f8c8 3000 	str.w	r3, [r8]
		cnt_tartget=data_form_JetsonNANO[4];
 8005cd4:	f8c9 2000 	str.w	r2, [r9]
	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==1 || rc.sw1==2 || rc.key_Ctrl==1){
 8005cd8:	2104      	movs	r1, #4
 8005cda:	484e      	ldr	r0, [pc, #312]	; (8005e14 <main+0x510>)
 8005cdc:	f7fc f81a 	bl	8001d14 <HAL_GPIO_ReadPin>
 8005ce0:	2801      	cmp	r0, #1
 8005ce2:	d1b1      	bne.n	8005c48 <main+0x344>
		  IMU_pich_set=imu_attitude.pitch;
 8005ce4:	494c      	ldr	r1, [pc, #304]	; (8005e18 <main+0x514>)
 8005ce6:	686b      	ldr	r3, [r5, #4]
 8005ce8:	600b      	str	r3, [r1, #0]
		  IMU_yaw_set=imu_attitude.yaw;
 8005cea:	494c      	ldr	r1, [pc, #304]	; (8005e1c <main+0x518>)
 8005cec:	68aa      	ldr	r2, [r5, #8]
 8005cee:	600a      	str	r2, [r1, #0]
		  IMU_rol_set=imu_attitude.roll;
 8005cf0:	4a4b      	ldr	r2, [pc, #300]	; (8005e20 <main+0x51c>)
 8005cf2:	682b      	ldr	r3, [r5, #0]
 8005cf4:	6013      	str	r3, [r2, #0]
 8005cf6:	e7af      	b.n	8005c58 <main+0x354>
		    setData1(IMU_pich);
 8005cf8:	4b4a      	ldr	r3, [pc, #296]	; (8005e24 <main+0x520>)
 8005cfa:	ed93 0a00 	vldr	s0, [r3]
 8005cfe:	f000 feed 	bl	8006adc <setData1>
		    setData2(IMU_yaw);
 8005d02:	4b49      	ldr	r3, [pc, #292]	; (8005e28 <main+0x524>)
 8005d04:	ed93 0a00 	vldr	s0, [r3]
 8005d08:	f000 feee 	bl	8006ae8 <setData2>
		    setData3((float)yaw_now);
 8005d0c:	f9ba 3000 	ldrsh.w	r3, [sl]
 8005d10:	ee00 3a10 	vmov	s0, r3
 8005d14:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8005d18:	f000 feec 	bl	8006af4 <setData3>
		    	 if(yaw_now>=-75 && yaw_now<=-55){setMasks(0b011111);}
 8005d1c:	f8ba 3000 	ldrh.w	r3, [sl]
 8005d20:	f103 024b 	add.w	r2, r3, #75	; 0x4b
 8005d24:	b292      	uxth	r2, r2
 8005d26:	2a14      	cmp	r2, #20
 8005d28:	d93c      	bls.n	8005da4 <main+0x4a0>
		    else if(yaw_now>=-55 && yaw_now<=-45){setMasks(0b001111);}
 8005d2a:	f103 0237 	add.w	r2, r3, #55	; 0x37
 8005d2e:	b292      	uxth	r2, r2
 8005d30:	2a0a      	cmp	r2, #10
 8005d32:	d93b      	bls.n	8005dac <main+0x4a8>
		    else if(yaw_now>=-45 && yaw_now<=-35){setMasks(0b101111);}
 8005d34:	f103 022d 	add.w	r2, r3, #45	; 0x2d
 8005d38:	b292      	uxth	r2, r2
 8005d3a:	2a0a      	cmp	r2, #10
 8005d3c:	d93a      	bls.n	8005db4 <main+0x4b0>
		    else if(yaw_now>=-35 && yaw_now<=-20){setMasks(0b100111);}
 8005d3e:	f103 0223 	add.w	r2, r3, #35	; 0x23
 8005d42:	b292      	uxth	r2, r2
 8005d44:	2a0f      	cmp	r2, #15
 8005d46:	d939      	bls.n	8005dbc <main+0x4b8>
		    else if(yaw_now>=-20 && yaw_now<=-10){setMasks(0b110111);}
 8005d48:	f103 0214 	add.w	r2, r3, #20
 8005d4c:	b292      	uxth	r2, r2
 8005d4e:	2a0a      	cmp	r2, #10
 8005d50:	d938      	bls.n	8005dc4 <main+0x4c0>
		    else if(yaw_now>=-10 && yaw_now<= 10){setMasks(0b110011);}
 8005d52:	f103 020a 	add.w	r2, r3, #10
 8005d56:	b292      	uxth	r2, r2
 8005d58:	2a14      	cmp	r2, #20
 8005d5a:	d937      	bls.n	8005dcc <main+0x4c8>
		    else if(yaw_now>= 10 && yaw_now<= 20){setMasks(0b111011);}
 8005d5c:	f1a3 020a 	sub.w	r2, r3, #10
 8005d60:	2a0a      	cmp	r2, #10
 8005d62:	d937      	bls.n	8005dd4 <main+0x4d0>
		    else if(yaw_now>= 20 && yaw_now<= 35){setMasks(0b111001);}
 8005d64:	f1a3 0214 	sub.w	r2, r3, #20
 8005d68:	2a0f      	cmp	r2, #15
 8005d6a:	d937      	bls.n	8005ddc <main+0x4d8>
		    else if(yaw_now>= 35 && yaw_now<= 45){setMasks(0b111101);}
 8005d6c:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 8005d70:	2a0a      	cmp	r2, #10
 8005d72:	d937      	bls.n	8005de4 <main+0x4e0>
		    else if(yaw_now>= 45 && yaw_now<= 55){setMasks(0b111100);}
 8005d74:	f1a3 022d 	sub.w	r2, r3, #45	; 0x2d
 8005d78:	2a0a      	cmp	r2, #10
 8005d7a:	d937      	bls.n	8005dec <main+0x4e8>
		    else if(yaw_now>= 55 && yaw_now<= 75){setMasks(0b111110);}
 8005d7c:	3b37      	subs	r3, #55	; 0x37
 8005d7e:	2b14      	cmp	r3, #20
 8005d80:	bf94      	ite	ls
 8005d82:	203e      	movls	r0, #62	; 0x3e
		    else  								 {setMasks(0b000000);}
 8005d84:	2000      	movhi	r0, #0
 8005d86:	f000 febb 	bl	8006b00 <setMasks>
		    makeCustomDataPacket(customdataPacket);
 8005d8a:	4828      	ldr	r0, [pc, #160]	; (8005e2c <main+0x528>)
 8005d8c:	f000 fe48 	bl	8006a20 <makeCustomDataPacket>
		    HAL_UART_Transmit(&huart8, (uint8_t *)customdataPacket, 28,100);
 8005d90:	2364      	movs	r3, #100	; 0x64
 8005d92:	221c      	movs	r2, #28
 8005d94:	4925      	ldr	r1, [pc, #148]	; (8005e2c <main+0x528>)
 8005d96:	4826      	ldr	r0, [pc, #152]	; (8005e30 <main+0x52c>)
 8005d98:	f7fd f8b2 	bl	8002f00 <HAL_UART_Transmit>
			cnt_time_main=0;
 8005d9c:	4a1c      	ldr	r2, [pc, #112]	; (8005e10 <main+0x50c>)
 8005d9e:	2300      	movs	r3, #0
 8005da0:	7013      	strb	r3, [r2, #0]
 8005da2:	e787      	b.n	8005cb4 <main+0x3b0>
		    	 if(yaw_now>=-75 && yaw_now<=-55){setMasks(0b011111);}
 8005da4:	201f      	movs	r0, #31
 8005da6:	f000 feab 	bl	8006b00 <setMasks>
 8005daa:	e7ee      	b.n	8005d8a <main+0x486>
		    else if(yaw_now>=-55 && yaw_now<=-45){setMasks(0b001111);}
 8005dac:	200f      	movs	r0, #15
 8005dae:	f000 fea7 	bl	8006b00 <setMasks>
 8005db2:	e7ea      	b.n	8005d8a <main+0x486>
		    else if(yaw_now>=-45 && yaw_now<=-35){setMasks(0b101111);}
 8005db4:	202f      	movs	r0, #47	; 0x2f
 8005db6:	f000 fea3 	bl	8006b00 <setMasks>
 8005dba:	e7e6      	b.n	8005d8a <main+0x486>
		    else if(yaw_now>=-35 && yaw_now<=-20){setMasks(0b100111);}
 8005dbc:	2027      	movs	r0, #39	; 0x27
 8005dbe:	f000 fe9f 	bl	8006b00 <setMasks>
 8005dc2:	e7e2      	b.n	8005d8a <main+0x486>
		    else if(yaw_now>=-20 && yaw_now<=-10){setMasks(0b110111);}
 8005dc4:	2037      	movs	r0, #55	; 0x37
 8005dc6:	f000 fe9b 	bl	8006b00 <setMasks>
 8005dca:	e7de      	b.n	8005d8a <main+0x486>
		    else if(yaw_now>=-10 && yaw_now<= 10){setMasks(0b110011);}
 8005dcc:	2033      	movs	r0, #51	; 0x33
 8005dce:	f000 fe97 	bl	8006b00 <setMasks>
 8005dd2:	e7da      	b.n	8005d8a <main+0x486>
		    else if(yaw_now>= 10 && yaw_now<= 20){setMasks(0b111011);}
 8005dd4:	203b      	movs	r0, #59	; 0x3b
 8005dd6:	f000 fe93 	bl	8006b00 <setMasks>
 8005dda:	e7d6      	b.n	8005d8a <main+0x486>
		    else if(yaw_now>= 20 && yaw_now<= 35){setMasks(0b111001);}
 8005ddc:	2039      	movs	r0, #57	; 0x39
 8005dde:	f000 fe8f 	bl	8006b00 <setMasks>
 8005de2:	e7d2      	b.n	8005d8a <main+0x486>
		    else if(yaw_now>= 35 && yaw_now<= 45){setMasks(0b111101);}
 8005de4:	203d      	movs	r0, #61	; 0x3d
 8005de6:	f000 fe8b 	bl	8006b00 <setMasks>
 8005dea:	e7ce      	b.n	8005d8a <main+0x486>
		    else if(yaw_now>= 45 && yaw_now<= 55){setMasks(0b111100);}
 8005dec:	203c      	movs	r0, #60	; 0x3c
 8005dee:	f000 fe87 	bl	8006b00 <setMasks>
 8005df2:	e7ca      	b.n	8005d8a <main+0x486>
 8005df4:	20000686 	.word	0x20000686
 8005df8:	200005f0 	.word	0x200005f0
 8005dfc:	200003fc 	.word	0x200003fc
 8005e00:	0800c264 	.word	0x0800c264
 8005e04:	0800c29c 	.word	0x0800c29c
 8005e08:	0800c2b0 	.word	0x0800c2b0
 8005e0c:	0800c2d0 	.word	0x0800c2d0
 8005e10:	200003f1 	.word	0x200003f1
 8005e14:	40020400 	.word	0x40020400
 8005e18:	200003a8 	.word	0x200003a8
 8005e1c:	200005cc 	.word	0x200005cc
 8005e20:	200003ac 	.word	0x200003ac
 8005e24:	200005dc 	.word	0x200005dc
 8005e28:	20000394 	.word	0x20000394
 8005e2c:	20000664 	.word	0x20000664
 8005e30:	20000928 	.word	0x20000928
 8005e34:	00000000 	.word	0x00000000

08005e38 <Gimbal_Task>:
	Gimbal_Task();
	fire_Task();
	fire_task_open();
}

void Gimbal_Task(){
 8005e38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	int16_t u[4];
	if (rc.mouse_press_r == 1 ||  rc.ch2==660) {
 8005e3c:	4cd2      	ldr	r4, [pc, #840]	; (8006188 <Gimbal_Task+0x350>)
		fire=1;
 8005e3e:	4dd3      	ldr	r5, [pc, #844]	; (800618c <Gimbal_Task+0x354>)
	if (rc.mouse_press_r == 1 ||  rc.ch2==660) {
 8005e40:	f9b4 3014 	ldrsh.w	r3, [r4, #20]
void Gimbal_Task(){
 8005e44:	ed2d 8b02 	vpush	{d8}
	if (rc.mouse_press_r == 1 ||  rc.ch2==660) {
 8005e48:	2b01      	cmp	r3, #1
void Gimbal_Task(){
 8005e4a:	b082      	sub	sp, #8
	if (rc.mouse_press_r == 1 ||  rc.ch2==660) {
 8005e4c:	d041      	beq.n	8005ed2 <Gimbal_Task+0x9a>
 8005e4e:	f9b4 3002 	ldrsh.w	r3, [r4, #2]
 8005e52:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8005e56:	d03c      	beq.n	8005ed2 <Gimbal_Task+0x9a>
	rc_W_temp=rc.key_W;
}


void fire_task_push(){
	if(fire==1){
 8005e58:	782b      	ldrb	r3, [r5, #0]
 8005e5a:	2b01      	cmp	r3, #1
 8005e5c:	d03b      	beq.n	8005ed6 <Gimbal_Task+0x9e>
	if(rc.sw2==2|| rc.key_E==1){target_yaw=0;}
 8005e5e:	7ae5      	ldrb	r5, [r4, #11]
 8005e60:	2d02      	cmp	r5, #2
 8005e62:	d05e      	beq.n	8005f22 <Gimbal_Task+0xea>
 8005e64:	f994 301d 	ldrsb.w	r3, [r4, #29]
 8005e68:	2b01      	cmp	r3, #1
 8005e6a:	d05a      	beq.n	8005f22 <Gimbal_Task+0xea>
		if(rc.sw2==1|| rc.key_W==1){
 8005e6c:	2d01      	cmp	r5, #1
 8005e6e:	f994 301a 	ldrsb.w	r3, [r4, #26]
 8005e72:	f000 8202 	beq.w	800627a <Gimbal_Task+0x442>
 8005e76:	f994 2018 	ldrsb.w	r2, [r4, #24]
 8005e7a:	2a01      	cmp	r2, #1
 8005e7c:	f000 81c9 	beq.w	8006212 <Gimbal_Task+0x3da>
			if(rc.key_S==1 ||  rc.ch1==660){
 8005e80:	2b01      	cmp	r3, #1
 8005e82:	f000 8234 	beq.w	80062ee <Gimbal_Task+0x4b6>
 8005e86:	f9b4 3000 	ldrsh.w	r3, [r4]
 8005e8a:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8005e8e:	f000 822e 	beq.w	80062ee <Gimbal_Task+0x4b6>
				target_yaw=(float)PC_mouse_x / yaw_magnification;
 8005e92:	4bbf      	ldr	r3, [pc, #764]	; (8006190 <Gimbal_Task+0x358>)
 8005e94:	ed9f 7abf 	vldr	s14, [pc, #764]	; 8006194 <Gimbal_Task+0x35c>
 8005e98:	edd3 7a00 	vldr	s15, [r3]
 8005e9c:	4abe      	ldr	r2, [pc, #760]	; (8006198 <Gimbal_Task+0x360>)
 8005e9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005ea2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005ea6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005eaa:	ee17 3a90 	vmov	r3, s15
 8005eae:	b218      	sxth	r0, r3
 8005eb0:	8010      	strh	r0, [r2, #0]
			if(target_yaw>70){target_yaw=70;}
 8005eb2:	2846      	cmp	r0, #70	; 0x46
 8005eb4:	4fb9      	ldr	r7, [pc, #740]	; (800619c <Gimbal_Task+0x364>)
 8005eb6:	f8df a330 	ldr.w	sl, [pc, #816]	; 80061e8 <Gimbal_Task+0x3b0>
 8005eba:	f300 81d5 	bgt.w	8006268 <Gimbal_Task+0x430>
			if(target_yaw<-70){target_yaw=-70;}
 8005ebe:	f110 0f46 	cmn.w	r0, #70	; 0x46
 8005ec2:	f280 823f 	bge.w	8006344 <Gimbal_Task+0x50c>
		if(target_yaw<-70){target_yaw=-70;}
 8005ec6:	f64f 73ba 	movw	r3, #65466	; 0xffba
 8005eca:	8013      	strh	r3, [r2, #0]
 8005ecc:	f06f 0845 	mvn.w	r8, #69	; 0x45
 8005ed0:	e02e      	b.n	8005f30 <Gimbal_Task+0xf8>
		fire=1;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	702b      	strb	r3, [r5, #0]
	if(cnt_tim_fire_task>0 && cnt_tim_fire_task<=110){
 8005ed6:	4eb2      	ldr	r6, [pc, #712]	; (80061a0 <Gimbal_Task+0x368>)
 8005ed8:	6833      	ldr	r3, [r6, #0]
 8005eda:	1e5a      	subs	r2, r3, #1
 8005edc:	2a6d      	cmp	r2, #109	; 0x6d
 8005ede:	f240 81c7 	bls.w	8006270 <Gimbal_Task+0x438>
		sConfigOC.Pulse = map(130,0,180,500,2500);
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
	}
	else if(cnt_tim_fire_task>110 && cnt_tim_fire_task<=410){
 8005ee2:	3b6f      	subs	r3, #111	; 0x6f
 8005ee4:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
		sConfigOC.Pulse = map(70,0,180,500,2500);
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8005ee8:	48ae      	ldr	r0, [pc, #696]	; (80061a4 <Gimbal_Task+0x36c>)
		sConfigOC.Pulse = map(70,0,180,500,2500);
 8005eea:	4baf      	ldr	r3, [pc, #700]	; (80061a8 <Gimbal_Task+0x370>)
 8005eec:	bf34      	ite	cc
 8005eee:	f240 42fd 	movwcc	r2, #1277	; 0x4fd
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
	}
	else if(cnt_tim_fire_task>410 && cnt_tim_fire_task<=500){
		sConfigOC.Pulse = map(90,0,180,500,2500);
 8005ef2:	f240 52dc 	movwcs	r2, #1500	; 0x5dc
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8005ef6:	4619      	mov	r1, r3
		sConfigOC.Pulse = map(90,0,180,500,2500);
 8005ef8:	605a      	str	r2, [r3, #4]
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8005efa:	2200      	movs	r2, #0
 8005efc:	f7fc fd2e 	bl	800295c <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8005f00:	2100      	movs	r1, #0
 8005f02:	48a8      	ldr	r0, [pc, #672]	; (80061a4 <Gimbal_Task+0x36c>)
 8005f04:	f7fc fd00 	bl	8002908 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
	}


	cnt_tim_fire_task++;
 8005f08:	6833      	ldr	r3, [r6, #0]
 8005f0a:	3301      	adds	r3, #1
	if(cnt_tim_fire_task>500){
 8005f0c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
		cnt_tim_fire_task=0;
 8005f10:	bf84      	itt	hi
 8005f12:	2300      	movhi	r3, #0
		fire=0;
 8005f14:	702b      	strbhi	r3, [r5, #0]
	if(rc.sw2==2|| rc.key_E==1){target_yaw=0;}
 8005f16:	7ae5      	ldrb	r5, [r4, #11]
	cnt_tim_fire_task++;
 8005f18:	bf94      	ite	ls
 8005f1a:	6033      	strls	r3, [r6, #0]
		cnt_tim_fire_task=0;
 8005f1c:	6033      	strhi	r3, [r6, #0]
	if(rc.sw2==2|| rc.key_E==1){target_yaw=0;}
 8005f1e:	2d02      	cmp	r5, #2
 8005f20:	d1a0      	bne.n	8005e64 <Gimbal_Task+0x2c>
 8005f22:	4b9d      	ldr	r3, [pc, #628]	; (8006198 <Gimbal_Task+0x360>)
 8005f24:	4f9d      	ldr	r7, [pc, #628]	; (800619c <Gimbal_Task+0x364>)
 8005f26:	f8df a2c0 	ldr.w	sl, [pc, #704]	; 80061e8 <Gimbal_Task+0x3b0>
 8005f2a:	2000      	movs	r0, #0
 8005f2c:	8018      	strh	r0, [r3, #0]
 8005f2e:	4680      	mov	r8, r0
	yaw_now=((float)((gimbalYawFdb.angle-4096.0)/8191.0*360.0))+60.0;
 8005f30:	4e9e      	ldr	r6, [pc, #632]	; (80061ac <Gimbal_Task+0x374>)
 8005f32:	f9b6 0000 	ldrsh.w	r0, [r6]
 8005f36:	f7fa fb05 	bl	8000544 <__aeabi_i2d>
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	4b9c      	ldr	r3, [pc, #624]	; (80061b0 <Gimbal_Task+0x378>)
 8005f3e:	f7fa f9b3 	bl	80002a8 <__aeabi_dsub>
 8005f42:	a38f      	add	r3, pc, #572	; (adr r3, 8006180 <Gimbal_Task+0x348>)
 8005f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f48:	f7fa fb66 	bl	8000618 <__aeabi_dmul>
 8005f4c:	f7fa fe3c 	bl	8000bc8 <__aeabi_d2f>
 8005f50:	f7fa fb0a 	bl	8000568 <__aeabi_f2d>
 8005f54:	4b97      	ldr	r3, [pc, #604]	; (80061b4 <Gimbal_Task+0x37c>)
 8005f56:	2200      	movs	r2, #0
 8005f58:	f7fa f9a8 	bl	80002ac <__adddf3>
 8005f5c:	f7fa fe0c 	bl	8000b78 <__aeabi_d2iz>
 8005f60:	b200      	sxth	r0, r0
	if(yaw_now>360){yaw_now=yaw_now-360;}
 8005f62:	f5b0 7fb4 	cmp.w	r0, #360	; 0x168
 8005f66:	bfc9      	itett	gt
 8005f68:	f5a0 70b4 	subgt.w	r0, r0, #360	; 0x168
	yaw_now=((float)((gimbalYawFdb.angle-4096.0)/8191.0*360.0))+60.0;
 8005f6c:	4b92      	ldrle	r3, [pc, #584]	; (80061b8 <Gimbal_Task+0x380>)
	if(yaw_now>360){yaw_now=yaw_now-360;}
 8005f6e:	4b92      	ldrgt	r3, [pc, #584]	; (80061b8 <Gimbal_Task+0x380>)
 8005f70:	b200      	sxthgt	r0, r0
 8005f72:	8018      	strh	r0, [r3, #0]
	if((target_yaw-yaw_now)>50){u[0]=30000;}
 8005f74:	eba8 0000 	sub.w	r0, r8, r0
 8005f78:	2832      	cmp	r0, #50	; 0x32
 8005f7a:	dc2b      	bgt.n	8005fd4 <Gimbal_Task+0x19c>
	else if((target_yaw-yaw_now)<-50){u[0]=-30000;}
 8005f7c:	f110 0f32 	cmn.w	r0, #50	; 0x32
 8005f80:	f2c0 8142 	blt.w	8006208 <Gimbal_Task+0x3d0>
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8005f84:	f64e 2360 	movw	r3, #60000	; 0xea60
 8005f88:	4a8c      	ldr	r2, [pc, #560]	; (80061bc <Gimbal_Task+0x384>)
 8005f8a:	3032      	adds	r0, #50	; 0x32
 8005f8c:	fb03 f000 	mul.w	r0, r3, r0
 8005f90:	fba2 3000 	umull	r3, r0, r2, r0
 8005f94:	0940      	lsrs	r0, r0, #5
		u[0]=map(target_yaw-yaw_now, -50, 50, -30000, 30000)-(gimbalYawFdb.rpm*60.0);
 8005f96:	f5a0 40ea 	sub.w	r0, r0, #29952	; 0x7500
 8005f9a:	3830      	subs	r0, #48	; 0x30
 8005f9c:	f7fa fad2 	bl	8000544 <__aeabi_i2d>
 8005fa0:	4680      	mov	r8, r0
 8005fa2:	f9b6 0002 	ldrsh.w	r0, [r6, #2]
 8005fa6:	4689      	mov	r9, r1
 8005fa8:	f7fa facc 	bl	8000544 <__aeabi_i2d>
 8005fac:	2200      	movs	r2, #0
 8005fae:	4b81      	ldr	r3, [pc, #516]	; (80061b4 <Gimbal_Task+0x37c>)
 8005fb0:	f7fa fb32 	bl	8000618 <__aeabi_dmul>
 8005fb4:	460b      	mov	r3, r1
 8005fb6:	4602      	mov	r2, r0
 8005fb8:	4649      	mov	r1, r9
 8005fba:	4640      	mov	r0, r8
 8005fbc:	f7fa f974 	bl	80002a8 <__aeabi_dsub>
 8005fc0:	f7fa fdda 	bl	8000b78 <__aeabi_d2iz>
		if(u[0]>30000){u[0]=30000;}
 8005fc4:	f247 5330 	movw	r3, #30000	; 0x7530
		u[0]=map(target_yaw-yaw_now, -50, 50, -30000, 30000)-(gimbalYawFdb.rpm*60.0);
 8005fc8:	b200      	sxth	r0, r0
		if(u[0]>30000){u[0]=30000;}
 8005fca:	4298      	cmp	r0, r3
		u[0]=map(target_yaw-yaw_now, -50, 50, -30000, 30000)-(gimbalYawFdb.rpm*60.0);
 8005fcc:	f8ad 0000 	strh.w	r0, [sp]
		if(u[0]>30000){u[0]=30000;}
 8005fd0:	f340 8116 	ble.w	8006200 <Gimbal_Task+0x3c8>
	if((target_yaw-yaw_now)>50){u[0]=30000;}
 8005fd4:	f247 5330 	movw	r3, #30000	; 0x7530
 8005fd8:	f8ad 3000 	strh.w	r3, [sp]
 8005fdc:	4b78      	ldr	r3, [pc, #480]	; (80061c0 <Gimbal_Task+0x388>)
	if(rc.sw2==2|| rc.key_E==1){target_pich=0;}
 8005fde:	2d02      	cmp	r5, #2
 8005fe0:	ed93 8a00 	vldr	s16, [r3]
 8005fe4:	f000 80c5 	beq.w	8006172 <Gimbal_Task+0x33a>
 8005fe8:	f994 301d 	ldrsb.w	r3, [r4, #29]
 8005fec:	2b01      	cmp	r3, #1
 8005fee:	f000 80c0 	beq.w	8006172 <Gimbal_Task+0x33a>
		if(rc.key_S==1  ||  rc.ch1==660){
 8005ff2:	f994 301a 	ldrsb.w	r3, [r4, #26]
 8005ff6:	2b01      	cmp	r3, #1
 8005ff8:	f000 8094 	beq.w	8006124 <Gimbal_Task+0x2ec>
 8005ffc:	f9b4 3000 	ldrsh.w	r3, [r4]
 8006000:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8006004:	f000 808e 	beq.w	8006124 <Gimbal_Task+0x2ec>
			target_pich=((float)PC_mouse_y / pich_magnification)-IMU_pich;
 8006008:	4b6e      	ldr	r3, [pc, #440]	; (80061c4 <Gimbal_Task+0x38c>)
 800600a:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 80061c8 <Gimbal_Task+0x390>
 800600e:	edd3 7a00 	vldr	s15, [r3]
 8006012:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 80061ec <Gimbal_Task+0x3b4>
 8006016:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800601a:	eef0 6a48 	vmov.f32	s13, s16
 800601e:	eed7 6a87 	vfnms.f32	s13, s15, s14
 8006022:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8006026:	ee17 3a90 	vmov	r3, s15
 800602a:	b21b      	sxth	r3, r3
 800602c:	f8a8 3000 	strh.w	r3, [r8]
		if(target_pich>=19){target_pich=19;}
 8006030:	2b12      	cmp	r3, #18
 8006032:	f340 8097 	ble.w	8006164 <Gimbal_Task+0x32c>
 8006036:	2313      	movs	r3, #19
 8006038:	f8a8 3000 	strh.w	r3, [r8]
	pich_now=(float)((gimbalPitchFdb.angle-4096.0)/8191.0*360.0);
 800603c:	4d63      	ldr	r5, [pc, #396]	; (80061cc <Gimbal_Task+0x394>)
 800603e:	4e64      	ldr	r6, [pc, #400]	; (80061d0 <Gimbal_Task+0x398>)
 8006040:	f9b5 0000 	ldrsh.w	r0, [r5]
 8006044:	f7fa fa7e 	bl	8000544 <__aeabi_i2d>
 8006048:	2200      	movs	r2, #0
 800604a:	4b59      	ldr	r3, [pc, #356]	; (80061b0 <Gimbal_Task+0x378>)
 800604c:	f7fa f92c 	bl	80002a8 <__aeabi_dsub>
 8006050:	a34b      	add	r3, pc, #300	; (adr r3, 8006180 <Gimbal_Task+0x348>)
 8006052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006056:	f7fa fadf 	bl	8000618 <__aeabi_dmul>
 800605a:	f7fa fdb5 	bl	8000bc8 <__aeabi_d2f>
 800605e:	ee07 0a90 	vmov	s15, r0
 8006062:	eefd 7ae7 	vcvt.s32.f32	s15, s15
	if((pich_now+IMU_pich)>-4){HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 1);}
 8006066:	eeb9 7a00 	vmov.f32	s14, #144	; 0xc0800000 -4.0
	pich_now=(float)((gimbalPitchFdb.angle-4096.0)/8191.0*360.0);
 800606a:	ee17 3a90 	vmov	r3, s15
 800606e:	b21b      	sxth	r3, r3
	if((pich_now+IMU_pich)>-4){HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 1);}
 8006070:	ee07 3a90 	vmov	s15, r3
 8006074:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	else{HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 0);}
 8006078:	f44f 5180 	mov.w	r1, #4096	; 0x1000
	if((pich_now+IMU_pich)>-4){HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 1);}
 800607c:	ee77 7a88 	vadd.f32	s15, s15, s16
	else{HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 0);}
 8006080:	4854      	ldr	r0, [pc, #336]	; (80061d4 <Gimbal_Task+0x39c>)
	pich_now=(float)((gimbalPitchFdb.angle-4096.0)/8191.0*360.0);
 8006082:	8033      	strh	r3, [r6, #0]
	if((pich_now+IMU_pich)>-4){HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 1);}
 8006084:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006088:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800608c:	bfcc      	ite	gt
 800608e:	2201      	movgt	r2, #1
	else{HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 0);}
 8006090:	2200      	movle	r2, #0
 8006092:	f7fb fe45 	bl	8001d20 <HAL_GPIO_WritePin>
	if((target_pich-pich_now)>19){u[1]=30000;}
 8006096:	f9b8 3000 	ldrsh.w	r3, [r8]
 800609a:	f9b6 2000 	ldrsh.w	r2, [r6]
 800609e:	1a9b      	subs	r3, r3, r2
 80060a0:	2b13      	cmp	r3, #19
 80060a2:	dc2b      	bgt.n	80060fc <Gimbal_Task+0x2c4>
	else if((target_pich-pich_now)<-19){u[1]=-30000;}
 80060a4:	f113 0f13 	cmn.w	r3, #19
 80060a8:	f2c0 80a5 	blt.w	80061f6 <Gimbal_Task+0x3be>
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80060ac:	f64e 2060 	movw	r0, #60000	; 0xea60
 80060b0:	3313      	adds	r3, #19
 80060b2:	fb00 f303 	mul.w	r3, r0, r3
 80060b6:	4a48      	ldr	r2, [pc, #288]	; (80061d8 <Gimbal_Task+0x3a0>)
 80060b8:	0858      	lsrs	r0, r3, #1
 80060ba:	fba2 3000 	umull	r3, r0, r2, r0
 80060be:	08c0      	lsrs	r0, r0, #3
		u[1]=map(target_pich-pich_now, -19, 19, -30000, 30000)-(gimbalPitchFdb.rpm*60.0);//param is not yet
 80060c0:	f5a0 40ea 	sub.w	r0, r0, #29952	; 0x7500
 80060c4:	3830      	subs	r0, #48	; 0x30
 80060c6:	f7fa fa3d 	bl	8000544 <__aeabi_i2d>
 80060ca:	4680      	mov	r8, r0
 80060cc:	f9b5 0002 	ldrsh.w	r0, [r5, #2]
 80060d0:	4689      	mov	r9, r1
 80060d2:	f7fa fa37 	bl	8000544 <__aeabi_i2d>
 80060d6:	2200      	movs	r2, #0
 80060d8:	4b36      	ldr	r3, [pc, #216]	; (80061b4 <Gimbal_Task+0x37c>)
 80060da:	f7fa fa9d 	bl	8000618 <__aeabi_dmul>
 80060de:	460b      	mov	r3, r1
 80060e0:	4602      	mov	r2, r0
 80060e2:	4649      	mov	r1, r9
 80060e4:	4640      	mov	r0, r8
 80060e6:	f7fa f8df 	bl	80002a8 <__aeabi_dsub>
 80060ea:	f7fa fd45 	bl	8000b78 <__aeabi_d2iz>
		if(u[1]>30000){u[1]=30000;}
 80060ee:	f247 5330 	movw	r3, #30000	; 0x7530
		u[1]=map(target_pich-pich_now, -19, 19, -30000, 30000)-(gimbalPitchFdb.rpm*60.0);//param is not yet
 80060f2:	b200      	sxth	r0, r0
		if(u[1]>30000){u[1]=30000;}
 80060f4:	4298      	cmp	r0, r3
		u[1]=map(target_pich-pich_now, -19, 19, -30000, 30000)-(gimbalPitchFdb.rpm*60.0);//param is not yet
 80060f6:	f8ad 0002 	strh.w	r0, [sp, #2]
		if(u[1]>30000){u[1]=30000;}
 80060fa:	dd79      	ble.n	80061f0 <Gimbal_Task+0x3b8>
	if((target_pich-pich_now)>19){u[1]=30000;}
 80060fc:	f247 5330 	movw	r3, #30000	; 0x7530
 8006100:	f8ad 3002 	strh.w	r3, [sp, #2]
	u[3]=0;
 8006104:	2300      	movs	r3, #0
	driveGimbalMotors(u);
 8006106:	4668      	mov	r0, sp
	u[3]=0;
 8006108:	f8ad 3006 	strh.w	r3, [sp, #6]
	driveGimbalMotors(u);
 800610c:	f000 fbe8 	bl	80068e0 <driveGimbalMotors>
	rc_SW1_temp=rc.sw2;
 8006110:	7ae2      	ldrb	r2, [r4, #11]
	rc_W_temp=rc.key_W;
 8006112:	7e23      	ldrb	r3, [r4, #24]
	rc_SW1_temp=rc.sw2;
 8006114:	f88a 2000 	strb.w	r2, [sl]
	rc_W_temp=rc.key_W;
 8006118:	703b      	strb	r3, [r7, #0]
}
 800611a:	b002      	add	sp, #8
 800611c:	ecbd 8b02 	vpop	{d8}
 8006120:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			if(cnt_tartget>0){
 8006124:	4b2d      	ldr	r3, [pc, #180]	; (80061dc <Gimbal_Task+0x3a4>)
 8006126:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 80061ec <Gimbal_Task+0x3b4>
 800612a:	681a      	ldr	r2, [r3, #0]
 800612c:	f9b8 3000 	ldrsh.w	r3, [r8]
 8006130:	2a00      	cmp	r2, #0
 8006132:	f77f af7d 	ble.w	8006030 <Gimbal_Task+0x1f8>
				target_pich=target_pich+map(target_Y,-360,360,20,-20);
 8006136:	4a2a      	ldr	r2, [pc, #168]	; (80061e0 <Gimbal_Task+0x3a8>)
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8006138:	492a      	ldr	r1, [pc, #168]	; (80061e4 <Gimbal_Task+0x3ac>)
 800613a:	6810      	ldr	r0, [r2, #0]
 800613c:	f06f 0227 	mvn.w	r2, #39	; 0x27
 8006140:	f500 70b4 	add.w	r0, r0, #360	; 0x168
 8006144:	fb02 f200 	mul.w	r2, r2, r0
 8006148:	fb81 0102 	smull	r0, r1, r1, r2
 800614c:	4411      	add	r1, r2
 800614e:	17d2      	asrs	r2, r2, #31
 8006150:	ebc2 2261 	rsb	r2, r2, r1, asr #9
 8006154:	3214      	adds	r2, #20
				target_pich=target_pich+map(target_Y,-360,360,20,-20);
 8006156:	4413      	add	r3, r2
 8006158:	b21b      	sxth	r3, r3
		if(target_pich>=19){target_pich=19;}
 800615a:	2b12      	cmp	r3, #18
				target_pich=target_pich+map(target_Y,-360,360,20,-20);
 800615c:	f8a8 3000 	strh.w	r3, [r8]
		if(target_pich>=19){target_pich=19;}
 8006160:	f73f af69 	bgt.w	8006036 <Gimbal_Task+0x1fe>
		if(target_pich<-22){target_pich=-22;}
 8006164:	3316      	adds	r3, #22
 8006166:	bfbc      	itt	lt
 8006168:	f64f 73ea 	movwlt	r3, #65514	; 0xffea
 800616c:	f8a8 3000 	strhlt.w	r3, [r8]
 8006170:	e764      	b.n	800603c <Gimbal_Task+0x204>
	if(rc.sw2==2|| rc.key_E==1){target_pich=0;}
 8006172:	f8df 8078 	ldr.w	r8, [pc, #120]	; 80061ec <Gimbal_Task+0x3b4>
 8006176:	2300      	movs	r3, #0
 8006178:	f8a8 3000 	strh.w	r3, [r8]
 800617c:	e75e      	b.n	800603c <Gimbal_Task+0x204>
 800617e:	bf00      	nop
 8006180:	05a02d01 	.word	0x05a02d01
 8006184:	3fa680b4 	.word	0x3fa680b4
 8006188:	20000374 	.word	0x20000374
 800618c:	20000660 	.word	0x20000660
 8006190:	200003f4 	.word	0x200003f4
 8006194:	3d4ccccd 	.word	0x3d4ccccd
 8006198:	200005f0 	.word	0x200005f0
 800619c:	20000684 	.word	0x20000684
 80061a0:	200005c4 	.word	0x200005c4
 80061a4:	200007c8 	.word	0x200007c8
 80061a8:	200002a8 	.word	0x200002a8
 80061ac:	20000398 	.word	0x20000398
 80061b0:	40b00000 	.word	0x40b00000
 80061b4:	404e0000 	.word	0x404e0000
 80061b8:	20000606 	.word	0x20000606
 80061bc:	51eb851f 	.word	0x51eb851f
 80061c0:	200005dc 	.word	0x200005dc
 80061c4:	2000048c 	.word	0x2000048c
 80061c8:	3ca3d70a 	.word	0x3ca3d70a
 80061cc:	200005e4 	.word	0x200005e4
 80061d0:	20000686 	.word	0x20000686
 80061d4:	40020c00 	.word	0x40020c00
 80061d8:	6bca1af3 	.word	0x6bca1af3
 80061dc:	200003bc 	.word	0x200003bc
 80061e0:	20000400 	.word	0x20000400
 80061e4:	b60b60b7 	.word	0xb60b60b7
 80061e8:	200003a4 	.word	0x200003a4
 80061ec:	200003fc 	.word	0x200003fc
		if(u[1]<-30000){u[1]=-30000;}
 80061f0:	4b55      	ldr	r3, [pc, #340]	; (8006348 <Gimbal_Task+0x510>)
 80061f2:	4298      	cmp	r0, r3
 80061f4:	da86      	bge.n	8006104 <Gimbal_Task+0x2cc>
	else if((target_pich-pich_now)<-19){u[1]=-30000;}
 80061f6:	f648 23d0 	movw	r3, #35536	; 0x8ad0
 80061fa:	f8ad 3002 	strh.w	r3, [sp, #2]
 80061fe:	e781      	b.n	8006104 <Gimbal_Task+0x2cc>
		if(u[0]<-30000){u[0]=-30000;}
 8006200:	4b51      	ldr	r3, [pc, #324]	; (8006348 <Gimbal_Task+0x510>)
 8006202:	4298      	cmp	r0, r3
 8006204:	f6bf aeea 	bge.w	8005fdc <Gimbal_Task+0x1a4>
	else if((target_yaw-yaw_now)<-50){u[0]=-30000;}
 8006208:	f648 23d0 	movw	r3, #35536	; 0x8ad0
 800620c:	f8ad 3000 	strh.w	r3, [sp]
 8006210:	e6e4      	b.n	8005fdc <Gimbal_Task+0x1a4>
 8006212:	4f4e      	ldr	r7, [pc, #312]	; (800634c <Gimbal_Task+0x514>)
			if(rc_SW1_temp==3 && rc.sw2==1){IMU_yaw_set=imu_attitude.yaw;}
 8006214:	f8df a168 	ldr.w	sl, [pc, #360]	; 8006380 <Gimbal_Task+0x548>
 8006218:	783a      	ldrb	r2, [r7, #0]
			if(rc_W_temp==0 &&  rc.key_W==1){IMU_yaw_set=imu_attitude.yaw;}
 800621a:	2a00      	cmp	r2, #0
 800621c:	d03b      	beq.n	8006296 <Gimbal_Task+0x45e>
 800621e:	494c      	ldr	r1, [pc, #304]	; (8006350 <Gimbal_Task+0x518>)
 8006220:	4a4c      	ldr	r2, [pc, #304]	; (8006354 <Gimbal_Task+0x51c>)
 8006222:	8809      	ldrh	r1, [r1, #0]
 8006224:	edd2 6a00 	vldr	s13, [r2]
 8006228:	ee07 1a90 	vmov	s15, r1
			if(rc.key_S==1 ||  rc.ch1==660){
 800622c:	2b01      	cmp	r3, #1
 800622e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006232:	d035      	beq.n	80062a0 <Gimbal_Task+0x468>
 8006234:	f9b4 3000 	ldrsh.w	r3, [r4]
 8006238:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 800623c:	d030      	beq.n	80062a0 <Gimbal_Task+0x468>
				target_yaw =((float)PC_mouse_x / yaw_magnification)-IMU_yaw+feed_forward_param;
 800623e:	4b46      	ldr	r3, [pc, #280]	; (8006358 <Gimbal_Task+0x520>)
 8006240:	ed9f 6a46 	vldr	s12, [pc, #280]	; 800635c <Gimbal_Task+0x524>
 8006244:	ed93 7a00 	vldr	s14, [r3]
 8006248:	4a45      	ldr	r2, [pc, #276]	; (8006360 <Gimbal_Task+0x528>)
 800624a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800624e:	eee7 7a06 	vfma.f32	s15, s14, s12
 8006252:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006256:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800625a:	ee17 3a90 	vmov	r3, s15
 800625e:	b218      	sxth	r0, r3
 8006260:	8010      	strh	r0, [r2, #0]
		if(target_yaw>70){target_yaw=70;}
 8006262:	2846      	cmp	r0, #70	; 0x46
 8006264:	f77f ae2b 	ble.w	8005ebe <Gimbal_Task+0x86>
 8006268:	2046      	movs	r0, #70	; 0x46
 800626a:	8010      	strh	r0, [r2, #0]
 800626c:	4680      	mov	r8, r0
 800626e:	e65f      	b.n	8005f30 <Gimbal_Task+0xf8>
		sConfigOC.Pulse = map(130,0,180,500,2500);
 8006270:	4b3c      	ldr	r3, [pc, #240]	; (8006364 <Gimbal_Task+0x52c>)
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8006272:	483d      	ldr	r0, [pc, #244]	; (8006368 <Gimbal_Task+0x530>)
		sConfigOC.Pulse = map(130,0,180,500,2500);
 8006274:	f44f 62f3 	mov.w	r2, #1944	; 0x798
 8006278:	e63d      	b.n	8005ef6 <Gimbal_Task+0xbe>
			if(rc_SW1_temp==3 && rc.sw2==1){IMU_yaw_set=imu_attitude.yaw;}
 800627a:	f8df a104 	ldr.w	sl, [pc, #260]	; 8006380 <Gimbal_Task+0x548>
 800627e:	4f33      	ldr	r7, [pc, #204]	; (800634c <Gimbal_Task+0x514>)
 8006280:	f89a 1000 	ldrb.w	r1, [sl]
 8006284:	783a      	ldrb	r2, [r7, #0]
 8006286:	2903      	cmp	r1, #3
 8006288:	d057      	beq.n	800633a <Gimbal_Task+0x502>
			if(rc_W_temp==0 &&  rc.key_W==1){IMU_yaw_set=imu_attitude.yaw;}
 800628a:	2a00      	cmp	r2, #0
 800628c:	d1c7      	bne.n	800621e <Gimbal_Task+0x3e6>
 800628e:	f994 2018 	ldrsb.w	r2, [r4, #24]
 8006292:	2a01      	cmp	r2, #1
 8006294:	d1c3      	bne.n	800621e <Gimbal_Task+0x3e6>
 8006296:	4935      	ldr	r1, [pc, #212]	; (800636c <Gimbal_Task+0x534>)
 8006298:	4a35      	ldr	r2, [pc, #212]	; (8006370 <Gimbal_Task+0x538>)
 800629a:	6889      	ldr	r1, [r1, #8]
 800629c:	6011      	str	r1, [r2, #0]
 800629e:	e7be      	b.n	800621e <Gimbal_Task+0x3e6>
				if(cnt_tartget>0){
 80062a0:	4b34      	ldr	r3, [pc, #208]	; (8006374 <Gimbal_Task+0x53c>)
 80062a2:	4a2f      	ldr	r2, [pc, #188]	; (8006360 <Gimbal_Task+0x528>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f9b2 1000 	ldrsh.w	r1, [r2]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	dd3e      	ble.n	800632c <Gimbal_Task+0x4f4>
					target_yaw =target_yaw+map(target_X,-480,480,50,-50)-IMU_yaw+feed_forward_param;
 80062ae:	4b32      	ldr	r3, [pc, #200]	; (8006378 <Gimbal_Task+0x540>)
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80062b0:	4832      	ldr	r0, [pc, #200]	; (800637c <Gimbal_Task+0x544>)
 80062b2:	681e      	ldr	r6, [r3, #0]
 80062b4:	f06f 0363 	mvn.w	r3, #99	; 0x63
 80062b8:	f506 76f0 	add.w	r6, r6, #480	; 0x1e0
 80062bc:	fb03 f306 	mul.w	r3, r3, r6
 80062c0:	fb80 6003 	smull	r6, r0, r0, r3
 80062c4:	4418      	add	r0, r3
 80062c6:	17db      	asrs	r3, r3, #31
 80062c8:	ebc3 2360 	rsb	r3, r3, r0, asr #9
 80062cc:	3332      	adds	r3, #50	; 0x32
					target_yaw =target_yaw+map(target_X,-480,480,50,-50)-IMU_yaw+feed_forward_param;
 80062ce:	440b      	add	r3, r1
 80062d0:	ee07 3a10 	vmov	s14, r3
 80062d4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80062d8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
					target_yaw =target_yaw-IMU_yaw+feed_forward_param;
 80062dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80062e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80062e4:	ee17 3a90 	vmov	r3, s15
 80062e8:	b218      	sxth	r0, r3
 80062ea:	8010      	strh	r0, [r2, #0]
 80062ec:	e7b9      	b.n	8006262 <Gimbal_Task+0x42a>
				if(cnt_tartget>0){
 80062ee:	4b21      	ldr	r3, [pc, #132]	; (8006374 <Gimbal_Task+0x53c>)
 80062f0:	4a1b      	ldr	r2, [pc, #108]	; (8006360 <Gimbal_Task+0x528>)
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f9b2 0000 	ldrsh.w	r0, [r2]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	f77f adda 	ble.w	8005eb2 <Gimbal_Task+0x7a>
					target_yaw =target_yaw+map(target_X,-480,480,50,-50);
 80062fe:	4b1e      	ldr	r3, [pc, #120]	; (8006378 <Gimbal_Task+0x540>)
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8006300:	491e      	ldr	r1, [pc, #120]	; (800637c <Gimbal_Task+0x544>)
 8006302:	681e      	ldr	r6, [r3, #0]
 8006304:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8006308:	f506 76f0 	add.w	r6, r6, #480	; 0x1e0
 800630c:	fb03 f306 	mul.w	r3, r3, r6
 8006310:	fb81 1803 	smull	r1, r8, r1, r3
 8006314:	eb08 0103 	add.w	r1, r8, r3
 8006318:	ea4f 78e3 	mov.w	r8, r3, asr #31
 800631c:	ebc8 2861 	rsb	r8, r8, r1, asr #9
 8006320:	f108 0832 	add.w	r8, r8, #50	; 0x32
					target_yaw =target_yaw+map(target_X,-480,480,50,-50);
 8006324:	4440      	add	r0, r8
 8006326:	b200      	sxth	r0, r0
 8006328:	8010      	strh	r0, [r2, #0]
 800632a:	e5c2      	b.n	8005eb2 <Gimbal_Task+0x7a>
					target_yaw =target_yaw-IMU_yaw+feed_forward_param;
 800632c:	ee07 1a10 	vmov	s14, r1
 8006330:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006334:	ee37 7a66 	vsub.f32	s14, s14, s13
 8006338:	e7d0      	b.n	80062dc <Gimbal_Task+0x4a4>
			if(rc_SW1_temp==3 && rc.sw2==1){IMU_yaw_set=imu_attitude.yaw;}
 800633a:	480c      	ldr	r0, [pc, #48]	; (800636c <Gimbal_Task+0x534>)
 800633c:	490c      	ldr	r1, [pc, #48]	; (8006370 <Gimbal_Task+0x538>)
 800633e:	6880      	ldr	r0, [r0, #8]
 8006340:	6008      	str	r0, [r1, #0]
 8006342:	e7a2      	b.n	800628a <Gimbal_Task+0x452>
 8006344:	4680      	mov	r8, r0
 8006346:	e5f3      	b.n	8005f30 <Gimbal_Task+0xf8>
 8006348:	ffff8ad0 	.word	0xffff8ad0
 800634c:	20000684 	.word	0x20000684
 8006350:	200005c0 	.word	0x200005c0
 8006354:	20000394 	.word	0x20000394
 8006358:	200003f4 	.word	0x200003f4
 800635c:	3d4ccccd 	.word	0x3d4ccccd
 8006360:	200005f0 	.word	0x200005f0
 8006364:	200002a8 	.word	0x200002a8
 8006368:	200007c8 	.word	0x200007c8
 800636c:	200003b0 	.word	0x200003b0
 8006370:	200005cc 	.word	0x200005cc
 8006374:	200003bc 	.word	0x200003bc
 8006378:	20000680 	.word	0x20000680
 800637c:	88888889 	.word	0x88888889
 8006380:	200003a4 	.word	0x200003a4

08006384 <timerTask>:
void timerTask() { //call 500Hz
 8006384:	b538      	push	{r3, r4, r5, lr}
	driveWheelTask();
 8006386:	f7fe ff5b 	bl	8005240 <driveWheelTask>
	Gimbal_Task();
 800638a:	f7ff fd55 	bl	8005e38 <Gimbal_Task>
	}
	}
}

void fire_Task(){
	if(rc.sw1==1){
 800638e:	4a1c      	ldr	r2, [pc, #112]	; (8006400 <timerTask+0x7c>)
 8006390:	7a93      	ldrb	r3, [r2, #10]
 8006392:	2b01      	cmp	r3, #1
 8006394:	d026      	beq.n	80063e4 <timerTask+0x60>
		}
		else{sw1_cnt++;}
	}
	else{
		sw1_cnt=1500;
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, sw1_cnt);
 8006396:	4b1b      	ldr	r3, [pc, #108]	; (8006404 <timerTask+0x80>)
		sw1_cnt=1500;
 8006398:	481b      	ldr	r0, [pc, #108]	; (8006408 <timerTask+0x84>)
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, sw1_cnt);
 800639a:	6819      	ldr	r1, [r3, #0]
		sw1_cnt=1500;
 800639c:	f240 53dc 	movw	r3, #1500	; 0x5dc
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, sw1_cnt);
 80063a0:	634b      	str	r3, [r1, #52]	; 0x34
		sw1_cnt=1500;
 80063a2:	8003      	strh	r3, [r0, #0]
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, sw1_cnt);
 80063a4:	638b      	str	r3, [r1, #56]	; 0x38
	}
}

void fire_task_open(){
	if(rc.key_Shift==1){
 80063a6:	f992 301e 	ldrsb.w	r3, [r2, #30]
		sConfigOC.Pulse = map(50,0,180,500,2500);
 80063aa:	4c18      	ldr	r4, [pc, #96]	; (800640c <timerTask+0x88>)
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 80063ac:	4818      	ldr	r0, [pc, #96]	; (8006410 <timerTask+0x8c>)
	if(rc.key_Shift==1){
 80063ae:	2b01      	cmp	r3, #1
		sConfigOC.Pulse = map(50,0,180,500,2500);
 80063b0:	bf0c      	ite	eq
 80063b2:	f240 451f 	movweq	r5, #1055	; 0x41f
		sConfigOC.Pulse = map(50,0,180,500,2500);
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4);
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
	}
	else{
		sConfigOC.Pulse = map(139,0,180,500,2500);
 80063b6:	f240 75fc 	movwne	r5, #2044	; 0x7fc
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 80063ba:	4621      	mov	r1, r4
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 80063bc:	2208      	movs	r2, #8
		sConfigOC.Pulse = map(139,0,180,500,2500);
 80063be:	6065      	str	r5, [r4, #4]
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 80063c0:	f7fc facc 	bl	800295c <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80063c4:	2108      	movs	r1, #8
 80063c6:	4812      	ldr	r0, [pc, #72]	; (8006410 <timerTask+0x8c>)
 80063c8:	f7fc fa9e 	bl	8002908 <HAL_TIM_PWM_Start>

		sConfigOC.Pulse = map(139,0,180,500,2500);
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4);
 80063cc:	4621      	mov	r1, r4
 80063ce:	220c      	movs	r2, #12
 80063d0:	480f      	ldr	r0, [pc, #60]	; (8006410 <timerTask+0x8c>)
		sConfigOC.Pulse = map(139,0,180,500,2500);
 80063d2:	6065      	str	r5, [r4, #4]
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4);
 80063d4:	f7fc fac2 	bl	800295c <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80063d8:	210c      	movs	r1, #12
 80063da:	480d      	ldr	r0, [pc, #52]	; (8006410 <timerTask+0x8c>)
}
 80063dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80063e0:	f7fc ba92 	b.w	8002908 <HAL_TIM_PWM_Start>
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, sw1_cnt);
 80063e4:	4808      	ldr	r0, [pc, #32]	; (8006408 <timerTask+0x84>)
 80063e6:	4907      	ldr	r1, [pc, #28]	; (8006404 <timerTask+0x80>)
 80063e8:	8803      	ldrh	r3, [r0, #0]
 80063ea:	6809      	ldr	r1, [r1, #0]
		if(sw1_cnt>=1600){
 80063ec:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, sw1_cnt);
 80063f0:	634b      	str	r3, [r1, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, sw1_cnt);
 80063f2:	638b      	str	r3, [r1, #56]	; 0x38
			sw1_cnt=1600;
 80063f4:	bf2c      	ite	cs
 80063f6:	f44f 63c8 	movcs.w	r3, #1600	; 0x640
		else{sw1_cnt++;}
 80063fa:	3301      	addcc	r3, #1
 80063fc:	8003      	strh	r3, [r0, #0]
 80063fe:	e7d2      	b.n	80063a6 <timerTask+0x22>
 8006400:	20000374 	.word	0x20000374
 8006404:	20000708 	.word	0x20000708
 8006408:	20000020 	.word	0x20000020
 800640c:	200002a8 	.word	0x200002a8
 8006410:	200007c8 	.word	0x200007c8

08006414 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8006414:	b538      	push	{r3, r4, r5, lr}
	if (htim->Instance == htim6.Instance) {
 8006416:	4b69      	ldr	r3, [pc, #420]	; (80065bc <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8006418:	6802      	ldr	r2, [r0, #0]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	429a      	cmp	r2, r3
 800641e:	d000      	beq.n	8006422 <HAL_TIM_PeriodElapsedCallback+0xe>
}
 8006420:	bd38      	pop	{r3, r4, r5, pc}
		mpu_get_data();
 8006422:	f7fd fdb7 	bl	8003f94 <mpu_get_data>
		imu_sensor.ax=imu.ax;
 8006426:	4a66      	ldr	r2, [pc, #408]	; (80065c0 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8006428:	4b66      	ldr	r3, [pc, #408]	; (80065c4 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 800642a:	f9b2 1000 	ldrsh.w	r1, [r2]
		madgwick_ahrs_updateIMU(&imu_sensor, &imu_attitude);
 800642e:	4c66      	ldr	r4, [pc, #408]	; (80065c8 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
		imu_sensor.wy=imu.wy;
 8006430:	6955      	ldr	r5, [r2, #20]
 8006432:	611d      	str	r5, [r3, #16]
		imu_sensor.ax=imu.ax;
 8006434:	ee05 1a10 	vmov	s10, r1
		imu_sensor.ay=imu.ay;
 8006438:	f9b2 1002 	ldrsh.w	r1, [r2, #2]
 800643c:	ee05 1a90 	vmov	s11, r1
		imu_sensor.az=imu.az;
 8006440:	f9b2 1004 	ldrsh.w	r1, [r2, #4]
 8006444:	ee06 1a10 	vmov	s12, r1
		imu_sensor.mx=imu.mx;
 8006448:	f9b2 1006 	ldrsh.w	r1, [r2, #6]
 800644c:	ee06 1a90 	vmov	s13, r1
		imu_sensor.my=imu.my;
 8006450:	f9b2 1008 	ldrsh.w	r1, [r2, #8]
 8006454:	ee07 1a10 	vmov	s14, r1
		imu_sensor.mz=imu.mz;
 8006458:	f9b2 100a 	ldrsh.w	r1, [r2, #10]
 800645c:	ee07 1a90 	vmov	s15, r1
		imu_sensor.mx=imu.mx;
 8006460:	eef8 6ae6 	vcvt.f32.s32	s13, s13
		imu_sensor.wx=imu.wx;
 8006464:	6911      	ldr	r1, [r2, #16]
 8006466:	60d9      	str	r1, [r3, #12]
		imu_sensor.my=imu.my;
 8006468:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
		imu_sensor.mz=imu.mz;
 800646c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		imu_sensor.ax=imu.ax;
 8006470:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
		imu_sensor.ay=imu.ay;
 8006474:	eef8 5ae5 	vcvt.f32.s32	s11, s11
		imu_sensor.az=imu.az;
 8006478:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
		imu_sensor.wz=imu.wz;
 800647c:	6992      	ldr	r2, [r2, #24]
		imu_sensor.mx=imu.mx;
 800647e:	edc3 6a06 	vstr	s13, [r3, #24]
		madgwick_ahrs_updateIMU(&imu_sensor, &imu_attitude);
 8006482:	4618      	mov	r0, r3
 8006484:	4621      	mov	r1, r4
		imu_sensor.my=imu.my;
 8006486:	ed83 7a07 	vstr	s14, [r3, #28]
		imu_sensor.mz=imu.mz;
 800648a:	edc3 7a08 	vstr	s15, [r3, #32]
		imu_sensor.ax=imu.ax;
 800648e:	ed83 5a00 	vstr	s10, [r3]
		imu_sensor.ay=imu.ay;
 8006492:	edc3 5a01 	vstr	s11, [r3, #4]
		imu_sensor.az=imu.az;
 8006496:	ed83 6a02 	vstr	s12, [r3, #8]
		imu_sensor.wz=imu.wz;
 800649a:	615a      	str	r2, [r3, #20]
		madgwick_ahrs_updateIMU(&imu_sensor, &imu_attitude);
 800649c:	f7fe f9a4 	bl	80047e8 <madgwick_ahrs_updateIMU>
		IMU_pich=(imu_attitude.pitch)-IMU_pich_set;
 80064a0:	4b4a      	ldr	r3, [pc, #296]	; (80065cc <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 80064a2:	edd4 7a01 	vldr	s15, [r4, #4]
 80064a6:	edd3 6a00 	vldr	s13, [r3]
		if(IMU_pich>  90.0){IMU_pich=IMU_pich-180;}
 80064aa:	ed9f 7a49 	vldr	s14, [pc, #292]	; 80065d0 <HAL_TIM_PeriodElapsedCallback+0x1bc>
		IMU_pich=(imu_attitude.pitch)-IMU_pich_set;
 80064ae:	ee77 7ae6 	vsub.f32	s15, s15, s13
		if(IMU_pich>  90.0){IMU_pich=IMU_pich-180;}
 80064b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80064b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064ba:	bfc9      	itett	gt
 80064bc:	ed9f 7a45 	vldrgt	s14, [pc, #276]	; 80065d4 <HAL_TIM_PeriodElapsedCallback+0x1c0>
		IMU_pich=(imu_attitude.pitch)-IMU_pich_set;
 80064c0:	4b45      	ldrle	r3, [pc, #276]	; (80065d8 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
		if(IMU_pich>  90.0){IMU_pich=IMU_pich-180;}
 80064c2:	4b45      	ldrgt	r3, [pc, #276]	; (80065d8 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 80064c4:	ee77 7ac7 	vsubgt.f32	s15, s15, s14
		if(IMU_pich< -90.0){IMU_pich=IMU_pich+180;}
 80064c8:	ed9f 7a44 	vldr	s14, [pc, #272]	; 80065dc <HAL_TIM_PeriodElapsedCallback+0x1c8>
		if(IMU_pich>  90.0){IMU_pich=IMU_pich-180;}
 80064cc:	edc3 7a00 	vstr	s15, [r3]
		if(IMU_pich< -90.0){IMU_pich=IMU_pich+180;}
 80064d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80064d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064d8:	d505      	bpl.n	80064e6 <HAL_TIM_PeriodElapsedCallback+0xd2>
 80064da:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 80065d4 <HAL_TIM_PeriodElapsedCallback+0x1c0>
 80064de:	ee77 7a87 	vadd.f32	s15, s15, s14
 80064e2:	edc3 7a00 	vstr	s15, [r3]
		IMU_yaw=(imu_attitude.yaw)-IMU_yaw_set;
 80064e6:	4b3e      	ldr	r3, [pc, #248]	; (80065e0 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 80064e8:	edd4 7a02 	vldr	s15, [r4, #8]
 80064ec:	edd3 6a00 	vldr	s13, [r3]
		if(IMU_yaw>  180.0){IMU_yaw=IMU_yaw-360;}
 80064f0:	ed9f 7a38 	vldr	s14, [pc, #224]	; 80065d4 <HAL_TIM_PeriodElapsedCallback+0x1c0>
		IMU_yaw=(imu_attitude.yaw)-IMU_yaw_set;
 80064f4:	ee77 7ae6 	vsub.f32	s15, s15, s13
		if(IMU_yaw>  180.0){IMU_yaw=IMU_yaw-360;}
 80064f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80064fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006500:	bfc9      	itett	gt
 8006502:	ed9f 7a38 	vldrgt	s14, [pc, #224]	; 80065e4 <HAL_TIM_PeriodElapsedCallback+0x1d0>
		IMU_yaw=(imu_attitude.yaw)-IMU_yaw_set;
 8006506:	4b38      	ldrle	r3, [pc, #224]	; (80065e8 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
		if(IMU_yaw>  180.0){IMU_yaw=IMU_yaw-360;}
 8006508:	4b37      	ldrgt	r3, [pc, #220]	; (80065e8 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 800650a:	ee77 7ac7 	vsubgt.f32	s15, s15, s14
		if(IMU_yaw< -180.0){IMU_yaw=IMU_yaw+360;}
 800650e:	ed9f 7a37 	vldr	s14, [pc, #220]	; 80065ec <HAL_TIM_PeriodElapsedCallback+0x1d8>
		if(IMU_yaw>  180.0){IMU_yaw=IMU_yaw-360;}
 8006512:	edc3 7a00 	vstr	s15, [r3]
		if(IMU_yaw< -180.0){IMU_yaw=IMU_yaw+360;}
 8006516:	eef4 7ac7 	vcmpe.f32	s15, s14
 800651a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800651e:	d505      	bpl.n	800652c <HAL_TIM_PeriodElapsedCallback+0x118>
 8006520:	ed9f 7a30 	vldr	s14, [pc, #192]	; 80065e4 <HAL_TIM_PeriodElapsedCallback+0x1d0>
 8006524:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006528:	edc3 7a00 	vstr	s15, [r3]
		IMU_rol=(imu_attitude.roll)-IMU_rol_set;
 800652c:	4b30      	ldr	r3, [pc, #192]	; (80065f0 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 800652e:	edd4 7a00 	vldr	s15, [r4]
 8006532:	edd3 6a00 	vldr	s13, [r3]
		if(IMU_rol>  180.0){IMU_rol=IMU_rol-360;}
 8006536:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80065d4 <HAL_TIM_PeriodElapsedCallback+0x1c0>
		IMU_rol=(imu_attitude.roll)-IMU_rol_set;
 800653a:	ee77 7ae6 	vsub.f32	s15, s15, s13
		if(IMU_rol>  180.0){IMU_rol=IMU_rol-360;}
 800653e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006542:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006546:	bfc9      	itett	gt
 8006548:	ed9f 7a26 	vldrgt	s14, [pc, #152]	; 80065e4 <HAL_TIM_PeriodElapsedCallback+0x1d0>
		IMU_rol=(imu_attitude.roll)-IMU_rol_set;
 800654c:	4b29      	ldrle	r3, [pc, #164]	; (80065f4 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
		if(IMU_rol>  180.0){IMU_rol=IMU_rol-360;}
 800654e:	4b29      	ldrgt	r3, [pc, #164]	; (80065f4 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8006550:	ee77 7ac7 	vsubgt.f32	s15, s15, s14
		if(IMU_rol< -180.0){IMU_rol=IMU_rol+360;}
 8006554:	ed9f 7a25 	vldr	s14, [pc, #148]	; 80065ec <HAL_TIM_PeriodElapsedCallback+0x1d8>
		if(IMU_rol>  180.0){IMU_rol=IMU_rol-360;}
 8006558:	edc3 7a00 	vstr	s15, [r3]
		if(IMU_rol< -180.0){IMU_rol=IMU_rol+360;}
 800655c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006564:	d505      	bpl.n	8006572 <HAL_TIM_PeriodElapsedCallback+0x15e>
 8006566:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80065e4 <HAL_TIM_PeriodElapsedCallback+0x1d0>
 800656a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800656e:	edc3 7a00 	vstr	s15, [r3]
		if(cnt_tim_task>1){
 8006572:	4d21      	ldr	r5, [pc, #132]	; (80065f8 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8006574:	782b      	ldrb	r3, [r5, #0]
 8006576:	2b01      	cmp	r3, #1
 8006578:	d814      	bhi.n	80065a4 <HAL_TIM_PeriodElapsedCallback+0x190>
 800657a:	3301      	adds	r3, #1
 800657c:	b2db      	uxtb	r3, r3
		if(cnt_tim>40){
 800657e:	4c1f      	ldr	r4, [pc, #124]	; (80065fc <HAL_TIM_PeriodElapsedCallback+0x1e8>)
		cnt_tim_task++;
 8006580:	702b      	strb	r3, [r5, #0]
		if(cnt_tim>40){
 8006582:	7823      	ldrb	r3, [r4, #0]
 8006584:	2b28      	cmp	r3, #40	; 0x28
 8006586:	d811      	bhi.n	80065ac <HAL_TIM_PeriodElapsedCallback+0x198>
 8006588:	3301      	adds	r3, #1
 800658a:	b2db      	uxtb	r3, r3
		RC_time++;
 800658c:	4a1c      	ldr	r2, [pc, #112]	; (8006600 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
		cnt_tim++;
 800658e:	7023      	strb	r3, [r4, #0]
		RC_time++;
 8006590:	6813      	ldr	r3, [r2, #0]
		if(RC_time>20000){
 8006592:	f644 6120 	movw	r1, #20000	; 0x4e20
		RC_time++;
 8006596:	3301      	adds	r3, #1
		if(RC_time>20000){
 8006598:	428b      	cmp	r3, r1
		RC_time++;
 800659a:	6013      	str	r3, [r2, #0]
		if(RC_time>20000){
 800659c:	f67f af40 	bls.w	8006420 <HAL_TIM_PeriodElapsedCallback+0xc>
			NVIC_SystemReset();
 80065a0:	f7fe fbd6 	bl	8004d50 <__NVIC_SystemReset>
		timerTask();
 80065a4:	f7ff feee 	bl	8006384 <timerTask>
 80065a8:	2301      	movs	r3, #1
 80065aa:	e7e8      	b.n	800657e <HAL_TIM_PeriodElapsedCallback+0x16a>
			HAL_GPIO_TogglePin(LED_G_GPIO_Port, LED_G_Pin);
 80065ac:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80065b0:	4814      	ldr	r0, [pc, #80]	; (8006604 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 80065b2:	f7fb fbb9 	bl	8001d28 <HAL_GPIO_TogglePin>
 80065b6:	2301      	movs	r3, #1
 80065b8:	e7e8      	b.n	800658c <HAL_TIM_PeriodElapsedCallback+0x178>
 80065ba:	bf00      	nop
 80065bc:	20000748 	.word	0x20000748
 80065c0:	20000218 	.word	0x20000218
 80065c4:	2000063c 	.word	0x2000063c
 80065c8:	200003b0 	.word	0x200003b0
 80065cc:	200003a8 	.word	0x200003a8
 80065d0:	42b40000 	.word	0x42b40000
 80065d4:	43340000 	.word	0x43340000
 80065d8:	200005dc 	.word	0x200005dc
 80065dc:	c2b40000 	.word	0xc2b40000
 80065e0:	200005cc 	.word	0x200005cc
 80065e4:	43b40000 	.word	0x43b40000
 80065e8:	20000394 	.word	0x20000394
 80065ec:	c3340000 	.word	0xc3340000
 80065f0:	200003ac 	.word	0x200003ac
 80065f4:	20000404 	.word	0x20000404
 80065f8:	200003f0 	.word	0x200003f0
 80065fc:	200005c8 	.word	0x200005c8
 8006600:	200003f8 	.word	0x200003f8
 8006604:	40021400 	.word	0x40021400

08006608 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006608:	e7fe      	b.n	8006608 <Error_Handler>
 800660a:	bf00      	nop

0800660c <mecanum_calculate>:
  static float rotate_ratio_fl;
  static float rotate_ratio_bl;
  static float rotate_ratio_br;
  static float wheel_rpm_ratio;

  rotate_ratio_fr = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f - mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;
 800660c:	edd0 7a01 	vldr	s15, [r0, #4]
 8006610:	edd0 6a02 	vldr	s13, [r0, #8]
 8006614:	ed90 5a03 	vldr	s10, [r0, #12]
  rotate_ratio_bl = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f + mec->param.rotate_x_offset - mec->param.rotate_y_offset) / RADIAN_COEF;
  rotate_ratio_br = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f + mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;

  wheel_rpm_ratio = 60.0f / (mec->param.wheel_perimeter * MOTOR_DECELE_RATIO);

  MEC_VAL_LIMIT(mec->speed.vx, -MAX_CHASSIS_VX_SPEED, MAX_CHASSIS_VX_SPEED); //mm/s
 8006618:	edd0 4a05 	vldr	s9, [r0, #20]
 800661c:	ed9f 6a67 	vldr	s12, [pc, #412]	; 80067bc <mecanum_calculate+0x1b0>
  rotate_ratio_fr = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f - mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;
 8006620:	ed90 7a04 	vldr	s14, [r0, #16]
  wheel_rpm_ratio = 60.0f / (mec->param.wheel_perimeter * MOTOR_DECELE_RATIO);
 8006624:	ed90 2a00 	vldr	s4, [r0]
 8006628:	eddf 1a65 	vldr	s3, [pc, #404]	; 80067c0 <mecanum_calculate+0x1b4>
  rotate_ratio_fr = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f - mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;
 800662c:	ee76 6aa7 	vadd.f32	s13, s13, s15
{
 8006630:	b430      	push	{r4, r5}
  rotate_ratio_fr = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f - mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;
 8006632:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8006636:	eef0 7a45 	vmov.f32	s15, s10
 800663a:	eed6 7aa5 	vfnms.f32	s15, s13, s11
{
 800663e:	b084      	sub	sp, #16
 8006640:	4604      	mov	r4, r0
  rotate_ratio_bl = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f + mec->param.rotate_x_offset - mec->param.rotate_y_offset) / RADIAN_COEF;
 8006642:	eea6 5aa5 	vfma.f32	s10, s13, s11
  MEC_VAL_LIMIT(mec->speed.vx, -MAX_CHASSIS_VX_SPEED, MAX_CHASSIS_VX_SPEED); //mm/s
 8006646:	eef4 4ac6 	vcmpe.f32	s9, s12
 800664a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  rotate_ratio_bl = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f + mec->param.rotate_x_offset - mec->param.rotate_y_offset) / RADIAN_COEF;
 800664e:	ee35 3a47 	vsub.f32	s6, s10, s14
  rotate_ratio_fr = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f - mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;
 8006652:	ee77 2a87 	vadd.f32	s5, s15, s14
  rotate_ratio_fl = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f - mec->param.rotate_x_offset - mec->param.rotate_y_offset) / RADIAN_COEF;
 8006656:	ee77 3ac7 	vsub.f32	s7, s15, s14
  rotate_ratio_br = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f + mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;
 800665a:	ee37 5a05 	vadd.f32	s10, s14, s10
  wheel_rpm_ratio = 60.0f / (mec->param.wheel_perimeter * MOTOR_DECELE_RATIO);
 800665e:	ee81 4a82 	vdiv.f32	s8, s3, s4
  MEC_VAL_LIMIT(mec->speed.vx, -MAX_CHASSIS_VX_SPEED, MAX_CHASSIS_VX_SPEED); //mm/s
 8006662:	f200 809e 	bhi.w	80067a2 <mecanum_calculate+0x196>
 8006666:	ed80 6a05 	vstr	s12, [r0, #20]
 800666a:	eef0 4a46 	vmov.f32	s9, s12
  MEC_VAL_LIMIT(mec->speed.vy, -MAX_CHASSIS_VY_SPEED, MAX_CHASSIS_VY_SPEED); //mm/s
 800666e:	edd4 7a06 	vldr	s15, [r4, #24]
 8006672:	ed9f 7a52 	vldr	s14, [pc, #328]	; 80067bc <mecanum_calculate+0x1b0>
 8006676:	eef4 7ac7 	vcmpe.f32	s15, s14
 800667a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800667e:	f200 8084 	bhi.w	800678a <mecanum_calculate+0x17e>
 8006682:	ed84 7a06 	vstr	s14, [r4, #24]
 8006686:	eef0 7a47 	vmov.f32	s15, s14
  MEC_VAL_LIMIT(mec->speed.vw, -MAX_CHASSIS_VW_SPEED, MAX_CHASSIS_VW_SPEED); //deg/s
 800668a:	edd4 5a07 	vldr	s11, [r4, #28]
 800668e:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 80067c4 <mecanum_calculate+0x1b8>
 8006692:	eef4 5ac7 	vcmpe.f32	s11, s14
 8006696:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800669a:	d866      	bhi.n	800676a <mecanum_calculate+0x15e>
 800669c:	eddf 5a4a 	vldr	s11, [pc, #296]	; 80067c8 <mecanum_calculate+0x1bc>
 80066a0:	ed84 7a07 	vstr	s14, [r4, #28]
 80066a4:	ee34 7aa7 	vadd.f32	s14, s9, s15

  float wheel_rpm[4];
  float max = 0;

  wheel_rpm[0] = (-mec->speed.vx - mec->speed.vy - mec->speed.vw * rotate_ratio_fr) * wheel_rpm_ratio;
  wheel_rpm[1] = ( mec->speed.vx - mec->speed.vy - mec->speed.vw * rotate_ratio_fl) * wheel_rpm_ratio;
 80066a8:	ee74 6ae7 	vsub.f32	s13, s9, s15
 80066ac:	eeb0 6a47 	vmov.f32	s12, s14
 80066b0:	eea2 6aa5 	vfma.f32	s12, s5, s11
 80066b4:	eee3 6ae5 	vfms.f32	s13, s7, s11
  wheel_rpm[2] = ( mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_bl) * wheel_rpm_ratio;
 80066b8:	eea3 7a65 	vfms.f32	s14, s6, s11
 80066bc:	ee26 6a04 	vmul.f32	s12, s12, s8
  wheel_rpm[1] = ( mec->speed.vx - mec->speed.vy - mec->speed.vw * rotate_ratio_fl) * wheel_rpm_ratio;
 80066c0:	ee66 6a84 	vmul.f32	s13, s13, s8
  wheel_rpm[3] = (-mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_br) * wheel_rpm_ratio;
 80066c4:	ee77 7ae4 	vsub.f32	s15, s15, s9

  //find max item
  for (uint8_t i = 0; i < 4; i++)
  {
    if (fabs(wheel_rpm[i]) > max)
 80066c8:	eef0 4ac6 	vabs.f32	s9, s12
  wheel_rpm[3] = (-mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_br) * wheel_rpm_ratio;
 80066cc:	eee5 7a65 	vfms.f32	s15, s10, s11
    if (fabs(wheel_rpm[i]) > max)
 80066d0:	eef0 5ae6 	vabs.f32	s11, s13
 80066d4:	eef4 5ae4 	vcmpe.f32	s11, s9
  wheel_rpm[2] = ( mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_bl) * wheel_rpm_ratio;
 80066d8:	ee27 7a04 	vmul.f32	s14, s14, s8
 80066dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066e0:	bfb4      	ite	lt
 80066e2:	eeb0 5a64 	vmovlt.f32	s10, s9
 80066e6:	eeb0 5a65 	vmovge.f32	s10, s11
    if (fabs(wheel_rpm[i]) > max)
 80066ea:	eef0 5ac7 	vabs.f32	s11, s14
 80066ee:	eef4 5ac5 	vcmpe.f32	s11, s10
  wheel_rpm[3] = (-mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_br) * wheel_rpm_ratio;
 80066f2:	ee67 7a84 	vmul.f32	s15, s15, s8
 80066f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066fa:	bfb8      	it	lt
 80066fc:	eef0 5a45 	vmovlt.f32	s11, s10
    if (fabs(wheel_rpm[i]) > max)
 8006700:	eeb0 5ae7 	vabs.f32	s10, s15
 8006704:	eeb4 5ae5 	vcmpe.f32	s10, s11
 8006708:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      max = fabs(wheel_rpm[i]);
  }

  //equal proportion
  if (max > MAX_WHEEL_RPM)
 800670c:	eddf 4a2f 	vldr	s9, [pc, #188]	; 80067cc <mecanum_calculate+0x1c0>
  wheel_rpm[1] = ( mec->speed.vx - mec->speed.vy - mec->speed.vw * rotate_ratio_fl) * wheel_rpm_ratio;
 8006710:	edcd 6a01 	vstr	s13, [sp, #4]
 8006714:	bfa8      	it	ge
 8006716:	eef0 5a45 	vmovge.f32	s11, s10
  if (max > MAX_WHEEL_RPM)
 800671a:	eef4 5ae4 	vcmpe.f32	s11, s9
 800671e:	eeb1 6a46 	vneg.f32	s12, s12
 8006722:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  wheel_rpm[2] = ( mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_bl) * wheel_rpm_ratio;
 8006726:	ed8d 7a02 	vstr	s14, [sp, #8]
  wheel_rpm[0] = (-mec->speed.vx - mec->speed.vy - mec->speed.vw * rotate_ratio_fr) * wheel_rpm_ratio;
 800672a:	ed8d 6a00 	vstr	s12, [sp]
  wheel_rpm[3] = (-mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_br) * wheel_rpm_ratio;
 800672e:	edcd 7a03 	vstr	s15, [sp, #12]
  if (max > MAX_WHEEL_RPM)
 8006732:	dd11      	ble.n	8006758 <mecanum_calculate+0x14c>
  {
    float rate = MAX_WHEEL_RPM / max;
 8006734:	ee84 5aa5 	vdiv.f32	s10, s9, s11
    for (uint8_t i = 0; i < 4; i++)
      wheel_rpm[i] *= rate;
 8006738:	ee26 6a05 	vmul.f32	s12, s12, s10
 800673c:	ee66 6a85 	vmul.f32	s13, s13, s10
 8006740:	ee27 7a05 	vmul.f32	s14, s14, s10
 8006744:	ee67 7a85 	vmul.f32	s15, s15, s10
 8006748:	ed8d 6a00 	vstr	s12, [sp]
 800674c:	edcd 6a01 	vstr	s13, [sp, #4]
 8006750:	ed8d 7a02 	vstr	s14, [sp, #8]
 8006754:	edcd 7a03 	vstr	s15, [sp, #12]
  }
  memcpy(mec->wheel_rpm, wheel_rpm, 4 * sizeof(float));
 8006758:	466d      	mov	r5, sp
 800675a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800675c:	6420      	str	r0, [r4, #64]	; 0x40
 800675e:	6461      	str	r1, [r4, #68]	; 0x44
 8006760:	64a2      	str	r2, [r4, #72]	; 0x48
 8006762:	64e3      	str	r3, [r4, #76]	; 0x4c
}
 8006764:	b004      	add	sp, #16
 8006766:	bc30      	pop	{r4, r5}
 8006768:	4770      	bx	lr
  MEC_VAL_LIMIT(mec->speed.vw, -MAX_CHASSIS_VW_SPEED, MAX_CHASSIS_VW_SPEED); //deg/s
 800676a:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80067d0 <mecanum_calculate+0x1c4>
 800676e:	eef4 5ac7 	vcmpe.f32	s11, s14
 8006772:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006776:	bfb3      	iteet	lt
 8006778:	ed9f 7a16 	vldrlt	s14, [pc, #88]	; 80067d4 <mecanum_calculate+0x1c8>
 800677c:	eddf 5a16 	vldrge	s11, [pc, #88]	; 80067d8 <mecanum_calculate+0x1cc>
 8006780:	ed84 7a07 	vstrge	s14, [r4, #28]
 8006784:	ee65 5a87 	vmullt.f32	s11, s11, s14
 8006788:	e78c      	b.n	80066a4 <mecanum_calculate+0x98>
  MEC_VAL_LIMIT(mec->speed.vy, -MAX_CHASSIS_VY_SPEED, MAX_CHASSIS_VY_SPEED); //mm/s
 800678a:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80067dc <mecanum_calculate+0x1d0>
 800678e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006792:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006796:	bfa4      	itt	ge
 8006798:	eef0 7a47 	vmovge.f32	s15, s14
 800679c:	ed84 7a06 	vstrge	s14, [r4, #24]
 80067a0:	e773      	b.n	800668a <mecanum_calculate+0x7e>
  MEC_VAL_LIMIT(mec->speed.vx, -MAX_CHASSIS_VX_SPEED, MAX_CHASSIS_VX_SPEED); //mm/s
 80067a2:	eddf 7a0e 	vldr	s15, [pc, #56]	; 80067dc <mecanum_calculate+0x1d0>
 80067a6:	eef4 4ae7 	vcmpe.f32	s9, s15
 80067aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067ae:	bfa4      	itt	ge
 80067b0:	eef0 4a67 	vmovge.f32	s9, s15
 80067b4:	edc0 7a05 	vstrge	s15, [r0, #20]
 80067b8:	e759      	b.n	800666e <mecanum_calculate+0x62>
 80067ba:	bf00      	nop
 80067bc:	c5106000 	.word	0xc5106000
 80067c0:	448e8000 	.word	0x448e8000
 80067c4:	c3520000 	.word	0xc3520000
 80067c8:	c06a8e13 	.word	0xc06a8e13
 80067cc:	45b9f000 	.word	0x45b9f000
 80067d0:	43520000 	.word	0x43520000
 80067d4:	3c8ef783 	.word	0x3c8ef783
 80067d8:	406a8e13 	.word	0x406a8e13
 80067dc:	45106000 	.word	0x45106000

080067e0 <driveWheel>:
 */
#include "motor.h"

const int CaseMotor_MaxSpeed = 30 * 256;

void driveWheel(int16_t *u) {
 80067e0:	b530      	push	{r4, r5, lr}
	header.IDE = CAN_ID_STD;
	header.DLC = 8;
	//header.TransmitGlobalTime = DISABLE;

	for (int i = 0; i < 4; i++) {
		if (CaseMotor_MaxSpeed < u[i]) {
 80067e2:	f9b0 3000 	ldrsh.w	r3, [r0]
void driveWheel(int16_t *u) {
 80067e6:	b08b      	sub	sp, #44	; 0x2c
	uint8_t TxData[8] = { 0 };
 80067e8:	2200      	movs	r2, #0
	header.StdId = 0x200;
 80067ea:	f44f 7400 	mov.w	r4, #512	; 0x200
	header.DLC = 8;
 80067ee:	2108      	movs	r1, #8
		if (CaseMotor_MaxSpeed < u[i]) {
 80067f0:	f5b3 5ff0 	cmp.w	r3, #7680	; 0x1e00
	header.RTR = CAN_RTR_DATA;
 80067f4:	9207      	str	r2, [sp, #28]
	header.IDE = CAN_ID_STD;
 80067f6:	9206      	str	r2, [sp, #24]
	header.StdId = 0x200;
 80067f8:	9404      	str	r4, [sp, #16]
	header.DLC = 8;
 80067fa:	9108      	str	r1, [sp, #32]
		if (CaseMotor_MaxSpeed < u[i]) {
 80067fc:	dc08      	bgt.n	8006810 <driveWheel+0x30>
			u[i] = CaseMotor_MaxSpeed - 1;
		} else if (u[i] < -CaseMotor_MaxSpeed) {
 80067fe:	f513 5ff0 	cmn.w	r3, #7680	; 0x1e00
 8006802:	da67      	bge.n	80068d4 <driveWheel+0xf4>
			u[i] = -CaseMotor_MaxSpeed + 1;
 8006804:	f24e 2301 	movw	r3, #57857	; 0xe201
 8006808:	8003      	strh	r3, [r0, #0]
 800680a:	2201      	movs	r2, #1
 800680c:	21e2      	movs	r1, #226	; 0xe2
 800680e:	e004      	b.n	800681a <driveWheel+0x3a>
			u[i] = CaseMotor_MaxSpeed - 1;
 8006810:	f641 53ff 	movw	r3, #7679	; 0x1dff
 8006814:	8003      	strh	r3, [r0, #0]
 8006816:	22ff      	movs	r2, #255	; 0xff
 8006818:	211d      	movs	r1, #29
		if (CaseMotor_MaxSpeed < u[i]) {
 800681a:	f9b0 3002 	ldrsh.w	r3, [r0, #2]
		}
		TxData[i * 2] = u[i] >> 8;
 800681e:	f88d 1008 	strb.w	r1, [sp, #8]
		if (CaseMotor_MaxSpeed < u[i]) {
 8006822:	f5b3 5ff0 	cmp.w	r3, #7680	; 0x1e00
		TxData[i * 2 + 1] = u[i] & 0xFF;
 8006826:	f88d 2009 	strb.w	r2, [sp, #9]
		if (CaseMotor_MaxSpeed < u[i]) {
 800682a:	dc08      	bgt.n	800683e <driveWheel+0x5e>
		} else if (u[i] < -CaseMotor_MaxSpeed) {
 800682c:	f513 5ff0 	cmn.w	r3, #7680	; 0x1e00
 8006830:	da4c      	bge.n	80068cc <driveWheel+0xec>
			u[i] = -CaseMotor_MaxSpeed + 1;
 8006832:	f24e 2301 	movw	r3, #57857	; 0xe201
 8006836:	8043      	strh	r3, [r0, #2]
 8006838:	2201      	movs	r2, #1
 800683a:	21e2      	movs	r1, #226	; 0xe2
 800683c:	e004      	b.n	8006848 <driveWheel+0x68>
			u[i] = CaseMotor_MaxSpeed - 1;
 800683e:	f641 53ff 	movw	r3, #7679	; 0x1dff
 8006842:	8043      	strh	r3, [r0, #2]
 8006844:	22ff      	movs	r2, #255	; 0xff
 8006846:	211d      	movs	r1, #29
		if (CaseMotor_MaxSpeed < u[i]) {
 8006848:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
		TxData[i * 2] = u[i] >> 8;
 800684c:	f88d 100a 	strb.w	r1, [sp, #10]
		if (CaseMotor_MaxSpeed < u[i]) {
 8006850:	f5b3 5ff0 	cmp.w	r3, #7680	; 0x1e00
		TxData[i * 2 + 1] = u[i] & 0xFF;
 8006854:	f88d 200b 	strb.w	r2, [sp, #11]
		if (CaseMotor_MaxSpeed < u[i]) {
 8006858:	dc08      	bgt.n	800686c <driveWheel+0x8c>
		} else if (u[i] < -CaseMotor_MaxSpeed) {
 800685a:	f513 5ff0 	cmn.w	r3, #7680	; 0x1e00
 800685e:	da31      	bge.n	80068c4 <driveWheel+0xe4>
			u[i] = -CaseMotor_MaxSpeed + 1;
 8006860:	f24e 2301 	movw	r3, #57857	; 0xe201
 8006864:	8083      	strh	r3, [r0, #4]
 8006866:	2201      	movs	r2, #1
 8006868:	21e2      	movs	r1, #226	; 0xe2
 800686a:	e004      	b.n	8006876 <driveWheel+0x96>
			u[i] = CaseMotor_MaxSpeed - 1;
 800686c:	f641 53ff 	movw	r3, #7679	; 0x1dff
 8006870:	8083      	strh	r3, [r0, #4]
 8006872:	22ff      	movs	r2, #255	; 0xff
 8006874:	211d      	movs	r1, #29
		if (CaseMotor_MaxSpeed < u[i]) {
 8006876:	f9b0 3006 	ldrsh.w	r3, [r0, #6]
		TxData[i * 2] = u[i] >> 8;
 800687a:	f88d 100c 	strb.w	r1, [sp, #12]
		if (CaseMotor_MaxSpeed < u[i]) {
 800687e:	f5b3 5ff0 	cmp.w	r3, #7680	; 0x1e00
		TxData[i * 2 + 1] = u[i] & 0xFF;
 8006882:	f88d 200d 	strb.w	r2, [sp, #13]
		if (CaseMotor_MaxSpeed < u[i]) {
 8006886:	dd10      	ble.n	80068aa <driveWheel+0xca>
			u[i] = CaseMotor_MaxSpeed - 1;
 8006888:	f641 53ff 	movw	r3, #7679	; 0x1dff
 800688c:	80c3      	strh	r3, [r0, #6]
 800688e:	24ff      	movs	r4, #255	; 0xff
 8006890:	251d      	movs	r5, #29
	}

	HAL_CAN_AddTxMessage(&hcan2, &header, TxData, &TxMailbox);
 8006892:	aa02      	add	r2, sp, #8
 8006894:	ab01      	add	r3, sp, #4
 8006896:	a904      	add	r1, sp, #16
 8006898:	4810      	ldr	r0, [pc, #64]	; (80068dc <driveWheel+0xfc>)
		TxData[i * 2] = u[i] >> 8;
 800689a:	f88d 500e 	strb.w	r5, [sp, #14]
		TxData[i * 2 + 1] = u[i] & 0xFF;
 800689e:	f88d 400f 	strb.w	r4, [sp, #15]
	HAL_CAN_AddTxMessage(&hcan2, &header, TxData, &TxMailbox);
 80068a2:	f7fa fcf9 	bl	8001298 <HAL_CAN_AddTxMessage>

}
 80068a6:	b00b      	add	sp, #44	; 0x2c
 80068a8:	bd30      	pop	{r4, r5, pc}
		} else if (u[i] < -CaseMotor_MaxSpeed) {
 80068aa:	f513 5ff0 	cmn.w	r3, #7680	; 0x1e00
 80068ae:	da05      	bge.n	80068bc <driveWheel+0xdc>
			u[i] = -CaseMotor_MaxSpeed + 1;
 80068b0:	f24e 2301 	movw	r3, #57857	; 0xe201
 80068b4:	80c3      	strh	r3, [r0, #6]
 80068b6:	2401      	movs	r4, #1
 80068b8:	25e2      	movs	r5, #226	; 0xe2
 80068ba:	e7ea      	b.n	8006892 <driveWheel+0xb2>
 80068bc:	f3c3 2507 	ubfx	r5, r3, #8, #8
 80068c0:	b2dc      	uxtb	r4, r3
 80068c2:	e7e6      	b.n	8006892 <driveWheel+0xb2>
 80068c4:	f3c3 2107 	ubfx	r1, r3, #8, #8
 80068c8:	b2da      	uxtb	r2, r3
 80068ca:	e7d4      	b.n	8006876 <driveWheel+0x96>
 80068cc:	f3c3 2107 	ubfx	r1, r3, #8, #8
 80068d0:	b2da      	uxtb	r2, r3
 80068d2:	e7b9      	b.n	8006848 <driveWheel+0x68>
 80068d4:	f3c3 2107 	ubfx	r1, r3, #8, #8
 80068d8:	b2da      	uxtb	r2, r3
 80068da:	e79e      	b.n	800681a <driveWheel+0x3a>
 80068dc:	20000324 	.word	0x20000324

080068e0 <driveGimbalMotors>:

void driveGimbalMotors(int16_t *u) {
 80068e0:	b5f0      	push	{r4, r5, r6, r7, lr}
			u[i] = CaseMotor_MaxSpeed - 1;
		} else if (u[i] < -CaseMotor_MaxSpeed) {
			u[i] = -CaseMotor_MaxSpeed + 1;
		}
		}
		TxData[i * 2] = u[i] >> 8;
 80068e2:	f9b0 3000 	ldrsh.w	r3, [r0]
 80068e6:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
		if (CaseMotor_MaxSpeed < u[i]) {
 80068ea:	f9b0 4004 	ldrsh.w	r4, [r0, #4]
void driveGimbalMotors(int16_t *u) {
 80068ee:	b08b      	sub	sp, #44	; 0x2c
	header.StdId = 0x1ff;
 80068f0:	f240 11ff 	movw	r1, #511	; 0x1ff
		TxData[i * 2 + 1] = u[i] & 0xFF;
 80068f4:	f88d 3009 	strb.w	r3, [sp, #9]
		TxData[i * 2] = u[i] >> 8;
 80068f8:	121b      	asrs	r3, r3, #8
 80068fa:	1215      	asrs	r5, r2, #8
 80068fc:	f88d 3008 	strb.w	r3, [sp, #8]
	header.IDE = CAN_ID_STD;
 8006900:	2600      	movs	r6, #0
	header.DLC = 8;
 8006902:	2308      	movs	r3, #8
	header.IDE = CAN_ID_STD;
 8006904:	2700      	movs	r7, #0
		if (CaseMotor_MaxSpeed < u[i]) {
 8006906:	f5b4 5ff0 	cmp.w	r4, #7680	; 0x1e00
		TxData[i * 2 + 1] = u[i] & 0xFF;
 800690a:	f88d 200b 	strb.w	r2, [sp, #11]
		TxData[i * 2] = u[i] >> 8;
 800690e:	f88d 500a 	strb.w	r5, [sp, #10]
	header.StdId = 0x1ff;
 8006912:	9104      	str	r1, [sp, #16]
	header.IDE = CAN_ID_STD;
 8006914:	e9cd 6706 	strd	r6, r7, [sp, #24]
	header.DLC = 8;
 8006918:	9308      	str	r3, [sp, #32]
		if (CaseMotor_MaxSpeed < u[i]) {
 800691a:	dd16      	ble.n	800694a <driveGimbalMotors+0x6a>
			u[i] = CaseMotor_MaxSpeed - 1;
 800691c:	f641 54ff 	movw	r4, #7679	; 0x1dff
 8006920:	8084      	strh	r4, [r0, #4]
		TxData[i * 2] = u[i] >> 8;
 8006922:	f9b0 3006 	ldrsh.w	r3, [r0, #6]
		TxData[i * 2 + 1] = u[i] & 0xFF;
 8006926:	f88d 300f 	strb.w	r3, [sp, #15]
		TxData[i * 2] = u[i] >> 8;
 800692a:	1219      	asrs	r1, r3, #8
 800692c:	f88d 100e 	strb.w	r1, [sp, #14]
 8006930:	1225      	asrs	r5, r4, #8
	}

	HAL_CAN_AddTxMessage(&hcan1, &header, TxData, &TxMailbox);
 8006932:	ab01      	add	r3, sp, #4
 8006934:	aa02      	add	r2, sp, #8
 8006936:	a904      	add	r1, sp, #16
 8006938:	4808      	ldr	r0, [pc, #32]	; (800695c <driveGimbalMotors+0x7c>)
		TxData[i * 2 + 1] = u[i] & 0xFF;
 800693a:	f88d 400d 	strb.w	r4, [sp, #13]
		TxData[i * 2] = u[i] >> 8;
 800693e:	f88d 500c 	strb.w	r5, [sp, #12]
	HAL_CAN_AddTxMessage(&hcan1, &header, TxData, &TxMailbox);
 8006942:	f7fa fca9 	bl	8001298 <HAL_CAN_AddTxMessage>
}
 8006946:	b00b      	add	sp, #44	; 0x2c
 8006948:	bdf0      	pop	{r4, r5, r6, r7, pc}
		} else if (u[i] < -CaseMotor_MaxSpeed) {
 800694a:	f514 5ff0 	cmn.w	r4, #7680	; 0x1e00
 800694e:	dae8      	bge.n	8006922 <driveGimbalMotors+0x42>
			u[i] = -CaseMotor_MaxSpeed + 1;
 8006950:	f24e 2401 	movw	r4, #57857	; 0xe201
 8006954:	8084      	strh	r4, [r0, #4]
 8006956:	b224      	sxth	r4, r4
 8006958:	e7e3      	b.n	8006922 <driveGimbalMotors+0x42>
 800695a:	bf00      	nop
 800695c:	2000034c 	.word	0x2000034c

08006960 <pidExecute>:
 */
#include "pid.h"

float pidExecute(_pid_t *pid) {
	float u = 0;
	pid->integralOut += pid->i * pid->error * (pid->t/1000.0f);
 8006960:	ed90 6a0a 	vldr	s12, [r0, #40]	; 0x28
 8006964:	edd0 7a02 	vldr	s15, [r0, #8]
 8006968:	eddf 5a2b 	vldr	s11, [pc, #172]	; 8006a18 <pidExecute+0xb8>
 800696c:	ed90 7a07 	vldr	s14, [r0, #28]
 8006970:	edd0 4a00 	vldr	s9, [r0]
	if (pid->integralOutLimit < pid->integralOut) pid->integralOut = pid->integralOutLimit;
 8006974:	edd0 6a05 	vldr	s13, [r0, #20]
	pid->integralOut += pid->i * pid->error * (pid->t/1000.0f);
 8006978:	ee66 7a27 	vmul.f32	s15, s12, s15
 800697c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8006980:	eea4 7aa7 	vfma.f32	s14, s9, s15
	if (pid->integralOutLimit < pid->integralOut) pid->integralOut = pid->integralOutLimit;
 8006984:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8006988:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	pid->integralOut += pid->i * pid->error * (pid->t/1000.0f);
 800698c:	ed80 7a07 	vstr	s14, [r0, #28]
	if (pid->integralOutLimit < pid->integralOut) pid->integralOut = pid->integralOutLimit;
 8006990:	dc06      	bgt.n	80069a0 <pidExecute+0x40>
	else if (pid->integralOut < -pid->integralOutLimit) pid->integralOut = -pid->integralOutLimit;
 8006992:	eef1 6a66 	vneg.f32	s13, s13
 8006996:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800699a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800699e:	d538      	bpl.n	8006a12 <pidExecute+0xb2>
 80069a0:	edc0 6a07 	vstr	s13, [r0, #28]
	pid->differentialFilter = pid->differentialFilter * pid->differentialFilterRate + (pid->d * (pid->error - pid->lastError)*(1000.0f/pid->t)) * (1 - pid->differentialFilterRate);
 80069a4:	ed9f 3a1d 	vldr	s6, [pc, #116]	; 8006a1c <pidExecute+0xbc>
 80069a8:	ed90 7a03 	vldr	s14, [r0, #12]
 80069ac:	edd0 5a08 	vldr	s11, [r0, #32]
 80069b0:	ed90 5a06 	vldr	s10, [r0, #24]
 80069b4:	edd0 3a09 	vldr	s7, [r0, #36]	; 0x24
	u = pid->p * pid->error + pid->integralOut + pid->differentialFilter;
 80069b8:	ed90 4a01 	vldr	s8, [r0, #4]
	if (pid->outLimit < u) u = pid->outLimit;
 80069bc:	ed90 0a04 	vldr	s0, [r0, #16]
	pid->differentialFilter = pid->differentialFilter * pid->differentialFilterRate + (pid->d * (pid->error - pid->lastError)*(1000.0f/pid->t)) * (1 - pid->differentialFilterRate);
 80069c0:	eec3 7a24 	vdiv.f32	s15, s6, s9
 80069c4:	ee76 5a65 	vsub.f32	s11, s12, s11
 80069c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80069cc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80069d0:	ee37 7a45 	vsub.f32	s14, s14, s10
 80069d4:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80069d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80069dc:	eee3 7a85 	vfma.f32	s15, s7, s10
	u = pid->p * pid->error + pid->integralOut + pid->differentialFilter;
 80069e0:	eeb0 7a67 	vmov.f32	s14, s15
 80069e4:	eea6 7a04 	vfma.f32	s14, s12, s8
	pid->differentialFilter = pid->differentialFilter * pid->differentialFilterRate + (pid->d * (pid->error - pid->lastError)*(1000.0f/pid->t)) * (1 - pid->differentialFilterRate);
 80069e8:	edc0 7a09 	vstr	s15, [r0, #36]	; 0x24
	u = pid->p * pid->error + pid->integralOut + pid->differentialFilter;
 80069ec:	ee77 6a26 	vadd.f32	s13, s14, s13
	if (pid->outLimit < u) u = pid->outLimit;
 80069f0:	eeb4 0ae6 	vcmpe.f32	s0, s13
 80069f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069f8:	d408      	bmi.n	8006a0c <pidExecute+0xac>
	else if (u < -pid->outLimit)u = -pid->outLimit;
 80069fa:	eeb1 0a40 	vneg.f32	s0, s0
 80069fe:	eeb4 0ae6 	vcmpe.f32	s0, s13
 8006a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a06:	bfb8      	it	lt
 8006a08:	eeb0 0a66 	vmovlt.f32	s0, s13
	pid->lastError = pid->error;
 8006a0c:	ed80 6a08 	vstr	s12, [r0, #32]
	return u;
}
 8006a10:	4770      	bx	lr
 8006a12:	eef0 6a47 	vmov.f32	s13, s14
 8006a16:	e7c5      	b.n	80069a4 <pidExecute+0x44>
 8006a18:	3a83126f 	.word	0x3a83126f
 8006a1c:	447a0000 	.word	0x447a0000

08006a20 <makeCustomDataPacket>:
extClientCustomData_t CustomData;
extFrameHeader_t frameHeader;

uint16_t crc16Value;

void makeCustomDataPacket(uint8_t packet[28]){
 8006a20:	b470      	push	{r4, r5, r6}


}

void setFrameHeader(uint8_t header[7]){
  frameHeader.sof = 0xA5;
 8006a22:	4a29      	ldr	r2, [pc, #164]	; (8006ac8 <makeCustomDataPacket+0xa8>)
  packet[OFFSET +3] = (uint8_t)(((0xFF00 & CustomData.senderID) >> 8) & 0xFF);
 8006a24:	4b29      	ldr	r3, [pc, #164]	; (8006acc <makeCustomDataPacket+0xac>)
  frameHeader.dataLength = 19;
  frameHeader.seq = 1;
  frameHeader.cmdId = 0x0301;
  //CRCCheck
  header[0] = 0xA5; //sof
 8006a26:	492a      	ldr	r1, [pc, #168]	; (8006ad0 <makeCustomDataPacket+0xb0>)
wCRC = Get_CRC16_Check_Sum ( (uint8_t *)pchMessage, dwLength-2, CRC_INIT );
 8006a28:	4e2a      	ldr	r6, [pc, #168]	; (8006ad4 <makeCustomDataPacket+0xb4>)
  frameHeader.sof = 0xA5;
 8006a2a:	24a5      	movs	r4, #165	; 0xa5
 8006a2c:	7014      	strb	r4, [r2, #0]
  frameHeader.dataLength = 19;
 8006a2e:	2413      	movs	r4, #19
 8006a30:	8054      	strh	r4, [r2, #2]
  frameHeader.seq = 1;
 8006a32:	2401      	movs	r4, #1
 8006a34:	7114      	strb	r4, [r2, #4]
void makeCustomDataPacket(uint8_t packet[28]){
 8006a36:	b083      	sub	sp, #12
  frameHeader.cmdId = 0x0301;
 8006a38:	f240 3401 	movw	r4, #769	; 0x301
 8006a3c:	80d4      	strh	r4, [r2, #6]
  header[0] = 0xA5; //sof
 8006a3e:	f240 1233 	movw	r2, #307	; 0x133
 8006a42:	f8ad 2004 	strh.w	r2, [sp, #4]
 8006a46:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 8006a4a:	6001      	str	r1, [r0, #0]
 8006a4c:	8082      	strh	r2, [r0, #4]
 8006a4e:	2203      	movs	r2, #3
 8006a50:	7182      	strb	r2, [r0, #6]
  packet[OFFSET +3] = (uint8_t)(((0xFF00 & CustomData.senderID) >> 8) & 0xFF);
 8006a52:	8859      	ldrh	r1, [r3, #2]
  packet[OFFSET +2] = (uint8_t)((0x00FF & CustomData.senderID) & 0xFF);
 8006a54:	7241      	strb	r1, [r0, #9]
  packet[OFFSET +0] = (uint8_t)((0x00FF & dataContentsID) & 0xFF);
 8006a56:	2280      	movs	r2, #128	; 0x80
 8006a58:	71c2      	strb	r2, [r0, #7]
  packet[OFFSET +1] = (uint8_t)(((0xFF00 & dataContentsID) >> 8) & 0xFF);
 8006a5a:	24d1      	movs	r4, #209	; 0xd1
  packet[OFFSET +5] = (uint8_t)(((0xFF00 & CustomData.ClientID) >> 8) & 0xFF);
 8006a5c:	889a      	ldrh	r2, [r3, #4]
  packet[OFFSET +1] = (uint8_t)(((0xFF00 & dataContentsID) >> 8) & 0xFF);
 8006a5e:	7204      	strb	r4, [r0, #8]
  packet[OFFSET +3] = (uint8_t)(((0xFF00 & CustomData.senderID) >> 8) & 0xFF);
 8006a60:	0a0c      	lsrs	r4, r1, #8
 8006a62:	7284      	strb	r4, [r0, #10]
  packet[OFFSET +5] = (uint8_t)(((0xFF00 & CustomData.ClientID) >> 8) & 0xFF);
 8006a64:	0a15      	lsrs	r5, r2, #8
  packet[OFFSET +4] = (uint8_t)((0x00FF & CustomData.ClientID) & 0xFF);
 8006a66:	72c2      	strb	r2, [r0, #11]
  packet[OFFSET +5] = (uint8_t)(((0xFF00 & CustomData.ClientID) >> 8) & 0xFF);
 8006a68:	7305      	strb	r5, [r0, #12]
  packet[OFFSET +6] = bs1[0];
 8006a6a:	7a1c      	ldrb	r4, [r3, #8]
  packet[OFFSET +7] = bs1[1];
 8006a6c:	7a59      	ldrb	r1, [r3, #9]
  packet[OFFSET +8] = bs1[2];
 8006a6e:	7a9a      	ldrb	r2, [r3, #10]
  packet[OFFSET +6] = bs1[0];
 8006a70:	7344      	strb	r4, [r0, #13]
  packet[OFFSET +7] = bs1[1];
 8006a72:	7381      	strb	r1, [r0, #14]
  packet[OFFSET +8] = bs1[2];
 8006a74:	73c2      	strb	r2, [r0, #15]
  packet[OFFSET +9] = bs1[3];
 8006a76:	7ad9      	ldrb	r1, [r3, #11]
  packet[OFFSET +10] = bs2[0];
 8006a78:	7b1a      	ldrb	r2, [r3, #12]
  packet[OFFSET +11] = bs2[1];
 8006a7a:	7b5c      	ldrb	r4, [r3, #13]
  packet[OFFSET +9] = bs1[3];
 8006a7c:	7401      	strb	r1, [r0, #16]
  packet[OFFSET +10] = bs2[0];
 8006a7e:	7442      	strb	r2, [r0, #17]
  packet[OFFSET +12] = bs2[2];
 8006a80:	7b99      	ldrb	r1, [r3, #14]
  packet[OFFSET +13] = bs2[3];
 8006a82:	7bda      	ldrb	r2, [r3, #15]
  packet[OFFSET +11] = bs2[1];
 8006a84:	7484      	strb	r4, [r0, #18]
  packet[OFFSET +12] = bs2[2];
 8006a86:	74c1      	strb	r1, [r0, #19]
  packet[OFFSET +14] = bs3[0];
 8006a88:	7c1c      	ldrb	r4, [r3, #16]
  packet[OFFSET +15] = bs3[1];
 8006a8a:	7c59      	ldrb	r1, [r3, #17]
  packet[OFFSET +13] = bs2[3];
 8006a8c:	7502      	strb	r2, [r0, #20]
  packet[OFFSET +14] = bs3[0];
 8006a8e:	7544      	strb	r4, [r0, #21]
  packet[OFFSET +15] = bs3[1];
 8006a90:	7581      	strb	r1, [r0, #22]
  packet[OFFSET +16] = bs3[2];
 8006a92:	7c9c      	ldrb	r4, [r3, #18]
  packet[OFFSET +17] = bs3[3];
 8006a94:	7cd9      	ldrb	r1, [r3, #19]
 8006a96:	4d10      	ldr	r5, [pc, #64]	; (8006ad8 <makeCustomDataPacket+0xb8>)
  packet[OFFSET +18] = CustomData.masks;
 8006a98:	7d1b      	ldrb	r3, [r3, #20]
wCRC = Get_CRC16_Check_Sum ( (uint8_t *)pchMessage, dwLength-2, CRC_INIT );
 8006a9a:	8832      	ldrh	r2, [r6, #0]
  packet[OFFSET +16] = bs3[2];
 8006a9c:	75c4      	strb	r4, [r0, #23]
  packet[OFFSET +17] = bs3[3];
 8006a9e:	7601      	strb	r1, [r0, #24]
  packet[OFFSET +18] = CustomData.masks;
 8006aa0:	7643      	strb	r3, [r0, #25]
 8006aa2:	f100 041a 	add.w	r4, r0, #26
wCRC = Get_CRC16_Check_Sum ( (uint8_t *)pchMessage, dwLength-2, CRC_INIT );
 8006aa6:	4601      	mov	r1, r0
(wCRC) = ((uint16_t)(wCRC) >> 8) ^ wCRC_Table[((uint16_t)(wCRC) ^ (uint16_t)(chData)) & 0x00ff];
 8006aa8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006aac:	4053      	eors	r3, r2
 8006aae:	b2db      	uxtb	r3, r3
while(dwLength--)
 8006ab0:	42a1      	cmp	r1, r4
(wCRC) = ((uint16_t)(wCRC) >> 8) ^ wCRC_Table[((uint16_t)(wCRC) ^ (uint16_t)(chData)) & 0x00ff];
 8006ab2:	f835 3013 	ldrh.w	r3, [r5, r3, lsl #1]
 8006ab6:	ea83 2212 	eor.w	r2, r3, r2, lsr #8
while(dwLength--)
 8006aba:	d1f5      	bne.n	8006aa8 <makeCustomDataPacket+0x88>
pchMessage[dwLength-1] = (uint8_t)((wCRC >> 8)& 0x00ff);
 8006abc:	0a13      	lsrs	r3, r2, #8
pchMessage[dwLength-2] = (uint8_t)(wCRC & 0x00ff);
 8006abe:	7682      	strb	r2, [r0, #26]
pchMessage[dwLength-1] = (uint8_t)((wCRC >> 8)& 0x00ff);
 8006ac0:	76c3      	strb	r3, [r0, #27]
}
 8006ac2:	b003      	add	sp, #12
 8006ac4:	bc70      	pop	{r4, r5, r6}
 8006ac6:	4770      	bx	lr
 8006ac8:	20000688 	.word	0x20000688
 8006acc:	20000694 	.word	0x20000694
 8006ad0:	010013a5 	.word	0x010013a5
 8006ad4:	20000022 	.word	0x20000022
 8006ad8:	0800c2d4 	.word	0x0800c2d4

08006adc <setData1>:

}


 void setData1(float value){
  CustomData.data1 = value;
 8006adc:	4b01      	ldr	r3, [pc, #4]	; (8006ae4 <setData1+0x8>)
 8006ade:	ed83 0a02 	vstr	s0, [r3, #8]
}
 8006ae2:	4770      	bx	lr
 8006ae4:	20000694 	.word	0x20000694

08006ae8 <setData2>:
 void setData2(float value){
  CustomData.data2 = value;
 8006ae8:	4b01      	ldr	r3, [pc, #4]	; (8006af0 <setData2+0x8>)
 8006aea:	ed83 0a03 	vstr	s0, [r3, #12]
}
 8006aee:	4770      	bx	lr
 8006af0:	20000694 	.word	0x20000694

08006af4 <setData3>:
 void setData3(float value){
  CustomData.data3 = value;
 8006af4:	4b01      	ldr	r3, [pc, #4]	; (8006afc <setData3+0x8>)
 8006af6:	ed83 0a04 	vstr	s0, [r3, #16]
}
 8006afa:	4770      	bx	lr
 8006afc:	20000694 	.word	0x20000694

08006b00 <setMasks>:
 void setMasks(uint8_t mask){
  CustomData.masks = mask;
 8006b00:	4b01      	ldr	r3, [pc, #4]	; (8006b08 <setMasks+0x8>)
 8006b02:	7518      	strb	r0, [r3, #20]
}
 8006b04:	4770      	bx	lr
 8006b06:	bf00      	nop
 8006b08:	20000694 	.word	0x20000694

08006b0c <CustomData_init>:
  CustomData.data1 = value;
 8006b0c:	4b04      	ldr	r3, [pc, #16]	; (8006b20 <CustomData_init+0x14>)
 8006b0e:	2200      	movs	r2, #0
 void setClientID(uint16_t ID){
  CustomData.ClientID= ID;
}
 void setSenderID(uint16_t ID){
  CustomData.senderID = ID;
 8006b10:	8058      	strh	r0, [r3, #2]
  CustomData.masks = mask;
 8006b12:	2000      	movs	r0, #0
  CustomData.ClientID= ID;
 8006b14:	8099      	strh	r1, [r3, #4]
  CustomData.masks = mask;
 8006b16:	7518      	strb	r0, [r3, #20]
  CustomData.data1 = value;
 8006b18:	609a      	str	r2, [r3, #8]
  CustomData.data2 = value;
 8006b1a:	60da      	str	r2, [r3, #12]
  CustomData.data3 = value;
 8006b1c:	611a      	str	r2, [r3, #16]
	 setData2(0.0);
	 setData3(0.0);
	 setMasks(0b000000);
	 setSenderID(sender);
	 setClientID(clientID);
 }
 8006b1e:	4770      	bx	lr
 8006b20:	20000694 	.word	0x20000694

08006b24 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8006b24:	b538      	push	{r3, r4, r5, lr}

  hspi5.Instance = SPI5;
 8006b26:	4b0f      	ldr	r3, [pc, #60]	; (8006b64 <MX_SPI5_Init+0x40>)
 8006b28:	4a0f      	ldr	r2, [pc, #60]	; (8006b68 <MX_SPI5_Init+0x44>)
 8006b2a:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8006b2c:	f44f 7282 	mov.w	r2, #260	; 0x104
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8006b30:	f44f 7500 	mov.w	r5, #512	; 0x200
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8006b34:	2430      	movs	r4, #48	; 0x30
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi5.Init.CRCPolynomial = 10;
 8006b36:	210a      	movs	r1, #10
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8006b38:	605a      	str	r2, [r3, #4]
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8006b3a:	4618      	mov	r0, r3
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8006b3c:	2200      	movs	r2, #0
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8006b3e:	e9c3 5406 	strd	r5, r4, [r3, #24]
  hspi5.Init.CRCPolynomial = 10;
 8006b42:	62d9      	str	r1, [r3, #44]	; 0x2c
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8006b44:	e9c3 2202 	strd	r2, r2, [r3, #8]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006b48:	e9c3 2204 	strd	r2, r2, [r3, #16]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8006b4c:	e9c3 2208 	strd	r2, r2, [r3, #32]
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006b50:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8006b52:	f7fb fbc3 	bl	80022dc <HAL_SPI_Init>
 8006b56:	b900      	cbnz	r0, 8006b5a <MX_SPI5_Init+0x36>
  {
    Error_Handler();
  }

}
 8006b58:	bd38      	pop	{r3, r4, r5, pc}
 8006b5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 8006b5e:	f7ff bd53 	b.w	8006608 <Error_Handler>
 8006b62:	bf00      	nop
 8006b64:	200006b0 	.word	0x200006b0
 8006b68:	40015000 	.word	0x40015000

08006b6c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8006b6c:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(spiHandle->Instance==SPI5)
 8006b6e:	6801      	ldr	r1, [r0, #0]
 8006b70:	4a18      	ldr	r2, [pc, #96]	; (8006bd4 <HAL_SPI_MspInit+0x68>)
{
 8006b72:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b74:	2300      	movs	r3, #0
  if(spiHandle->Instance==SPI5)
 8006b76:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b78:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8006b7c:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8006b80:	9307      	str	r3, [sp, #28]
  if(spiHandle->Instance==SPI5)
 8006b82:	d001      	beq.n	8006b88 <HAL_SPI_MspInit+0x1c>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8006b84:	b008      	add	sp, #32
 8006b86:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI5_CLK_ENABLE();
 8006b88:	f502 4268 	add.w	r2, r2, #59392	; 0xe800
 8006b8c:	9301      	str	r3, [sp, #4]
 8006b8e:	6c51      	ldr	r1, [r2, #68]	; 0x44
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8006b90:	4811      	ldr	r0, [pc, #68]	; (8006bd8 <HAL_SPI_MspInit+0x6c>)
    __HAL_RCC_SPI5_CLK_ENABLE();
 8006b92:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8006b96:	6451      	str	r1, [r2, #68]	; 0x44
 8006b98:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8006b9a:	f401 1180 	and.w	r1, r1, #1048576	; 0x100000
 8006b9e:	9101      	str	r1, [sp, #4]
 8006ba0:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8006ba2:	9302      	str	r3, [sp, #8]
 8006ba4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8006ba6:	f043 0320 	orr.w	r3, r3, #32
 8006baa:	6313      	str	r3, [r2, #48]	; 0x30
 8006bac:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8006bae:	f003 0320 	and.w	r3, r3, #32
 8006bb2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006bb4:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8006bb6:	2305      	movs	r3, #5
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8006bb8:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_8;
 8006bba:	f44f 7560 	mov.w	r5, #896	; 0x380
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006bbe:	2402      	movs	r4, #2
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8006bc0:	9e02      	ldr	r6, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006bc2:	e9cd 5403 	strd	r5, r4, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8006bc6:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8006bca:	f7fa ff81 	bl	8001ad0 <HAL_GPIO_Init>
}
 8006bce:	b008      	add	sp, #32
 8006bd0:	bd70      	pop	{r4, r5, r6, pc}
 8006bd2:	bf00      	nop
 8006bd4:	40015000 	.word	0x40015000
 8006bd8:	40021400 	.word	0x40021400

08006bdc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006bdc:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006bde:	4b0c      	ldr	r3, [pc, #48]	; (8006c10 <HAL_MspInit+0x34>)
 8006be0:	2100      	movs	r1, #0
 8006be2:	9100      	str	r1, [sp, #0]
 8006be4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006be6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006bea:	645a      	str	r2, [r3, #68]	; 0x44
 8006bec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006bee:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8006bf2:	9200      	str	r2, [sp, #0]
 8006bf4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006bf6:	9101      	str	r1, [sp, #4]
 8006bf8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006bfa:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006bfe:	641a      	str	r2, [r3, #64]	; 0x40
 8006c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c06:	9301      	str	r3, [sp, #4]
 8006c08:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006c0a:	b002      	add	sp, #8
 8006c0c:	4770      	bx	lr
 8006c0e:	bf00      	nop
 8006c10:	40023800 	.word	0x40023800

08006c14 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006c14:	4770      	bx	lr
 8006c16:	bf00      	nop

08006c18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006c18:	e7fe      	b.n	8006c18 <HardFault_Handler>
 8006c1a:	bf00      	nop

08006c1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006c1c:	e7fe      	b.n	8006c1c <MemManage_Handler>
 8006c1e:	bf00      	nop

08006c20 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006c20:	e7fe      	b.n	8006c20 <BusFault_Handler>
 8006c22:	bf00      	nop

08006c24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006c24:	e7fe      	b.n	8006c24 <UsageFault_Handler>
 8006c26:	bf00      	nop

08006c28 <SVC_Handler>:
 8006c28:	4770      	bx	lr
 8006c2a:	bf00      	nop

08006c2c <DebugMon_Handler>:
 8006c2c:	4770      	bx	lr
 8006c2e:	bf00      	nop

08006c30 <PendSV_Handler>:
 8006c30:	4770      	bx	lr
 8006c32:	bf00      	nop

08006c34 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006c34:	f7fa b9d6 	b.w	8000fe4 <HAL_IncTick>

08006c38 <CAN1_RX0_IRQHandler>:
void CAN1_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8006c38:	4801      	ldr	r0, [pc, #4]	; (8006c40 <CAN1_RX0_IRQHandler+0x8>)
 8006c3a:	f7fa bc2f 	b.w	800149c <HAL_CAN_IRQHandler>
 8006c3e:	bf00      	nop
 8006c40:	2000034c 	.word	0x2000034c

08006c44 <CAN1_RX1_IRQHandler>:
 8006c44:	4801      	ldr	r0, [pc, #4]	; (8006c4c <CAN1_RX1_IRQHandler+0x8>)
 8006c46:	f7fa bc29 	b.w	800149c <HAL_CAN_IRQHandler>
 8006c4a:	bf00      	nop
 8006c4c:	2000034c 	.word	0x2000034c

08006c50 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8006c50:	4801      	ldr	r0, [pc, #4]	; (8006c58 <USART1_IRQHandler+0x8>)
 8006c52:	f7fc ba47 	b.w	80030e4 <HAL_UART_IRQHandler>
 8006c56:	bf00      	nop
 8006c58:	200008e8 	.word	0x200008e8

08006c5c <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8006c5c:	4801      	ldr	r0, [pc, #4]	; (8006c64 <TIM6_DAC_IRQHandler+0x8>)
 8006c5e:	f7fb bf8f 	b.w	8002b80 <HAL_TIM_IRQHandler>
 8006c62:	bf00      	nop
 8006c64:	20000748 	.word	0x20000748

08006c68 <DMA2_Stream1_IRQHandler>:
void DMA2_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8006c68:	4801      	ldr	r0, [pc, #4]	; (8006c70 <DMA2_Stream1_IRQHandler+0x8>)
 8006c6a:	f7fa be5b 	b.w	8001924 <HAL_DMA_IRQHandler>
 8006c6e:	bf00      	nop
 8006c70:	20000848 	.word	0x20000848

08006c74 <CAN2_RX0_IRQHandler>:
void CAN2_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8006c74:	4801      	ldr	r0, [pc, #4]	; (8006c7c <CAN2_RX0_IRQHandler+0x8>)
 8006c76:	f7fa bc11 	b.w	800149c <HAL_CAN_IRQHandler>
 8006c7a:	bf00      	nop
 8006c7c:	20000324 	.word	0x20000324

08006c80 <CAN2_RX1_IRQHandler>:
 8006c80:	4801      	ldr	r0, [pc, #4]	; (8006c88 <CAN2_RX1_IRQHandler+0x8>)
 8006c82:	f7fa bc0b 	b.w	800149c <HAL_CAN_IRQHandler>
 8006c86:	bf00      	nop
 8006c88:	20000324 	.word	0x20000324

08006c8c <USART6_IRQHandler>:
void USART6_IRQHandler(void)
{
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8006c8c:	4801      	ldr	r0, [pc, #4]	; (8006c94 <USART6_IRQHandler+0x8>)
 8006c8e:	f7fc ba29 	b.w	80030e4 <HAL_UART_IRQHandler>
 8006c92:	bf00      	nop
 8006c94:	20000968 	.word	0x20000968

08006c98 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

int _read (int file, char *ptr, int len)
{
 8006c98:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006c9a:	1e16      	subs	r6, r2, #0
 8006c9c:	dd07      	ble.n	8006cae <_read+0x16>
 8006c9e:	460c      	mov	r4, r1
 8006ca0:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 8006ca2:	f3af 8000 	nop.w
 8006ca6:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006caa:	42a5      	cmp	r5, r4
 8006cac:	d1f9      	bne.n	8006ca2 <_read+0xa>
	}

return len;
}
 8006cae:	4630      	mov	r0, r6
 8006cb0:	bd70      	pop	{r4, r5, r6, pc}
 8006cb2:	bf00      	nop

08006cb4 <_write>:

int _write(int file, char *ptr, int len)
{
 8006cb4:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006cb6:	1e16      	subs	r6, r2, #0
 8006cb8:	dd07      	ble.n	8006cca <_write+0x16>
 8006cba:	460c      	mov	r4, r1
 8006cbc:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 8006cbe:	f814 0b01 	ldrb.w	r0, [r4], #1
 8006cc2:	f7fe f857 	bl	8004d74 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006cc6:	42ac      	cmp	r4, r5
 8006cc8:	d1f9      	bne.n	8006cbe <_write+0xa>
	}
	return len;
}
 8006cca:	4630      	mov	r0, r6
 8006ccc:	bd70      	pop	{r4, r5, r6, pc}
 8006cce:	bf00      	nop

08006cd0 <_close>:


int _close(int file)
{
	return -1;
}
 8006cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8006cd4:	4770      	bx	lr
 8006cd6:	bf00      	nop

08006cd8 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8006cd8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006cdc:	604b      	str	r3, [r1, #4]
	return 0;
}
 8006cde:	2000      	movs	r0, #0
 8006ce0:	4770      	bx	lr
 8006ce2:	bf00      	nop

08006ce4 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8006ce4:	2001      	movs	r0, #1
 8006ce6:	4770      	bx	lr

08006ce8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8006ce8:	2000      	movs	r0, #0
 8006cea:	4770      	bx	lr

08006cec <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8006cec:	4a0c      	ldr	r2, [pc, #48]	; (8006d20 <_sbrk+0x34>)
{
 8006cee:	b508      	push	{r3, lr}
	if (heap_end == 0)
 8006cf0:	6813      	ldr	r3, [r2, #0]
 8006cf2:	b133      	cbz	r3, 8006d02 <_sbrk+0x16>
		heap_end = &end;

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8006cf4:	4418      	add	r0, r3
 8006cf6:	4669      	mov	r1, sp
 8006cf8:	4288      	cmp	r0, r1
 8006cfa:	d808      	bhi.n	8006d0e <_sbrk+0x22>
	{
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 8006cfc:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 8006cfe:	4618      	mov	r0, r3
 8006d00:	bd08      	pop	{r3, pc}
		heap_end = &end;
 8006d02:	4b08      	ldr	r3, [pc, #32]	; (8006d24 <_sbrk+0x38>)
 8006d04:	6013      	str	r3, [r2, #0]
	if (heap_end + incr > stack_ptr)
 8006d06:	4418      	add	r0, r3
 8006d08:	4669      	mov	r1, sp
 8006d0a:	4288      	cmp	r0, r1
 8006d0c:	d9f6      	bls.n	8006cfc <_sbrk+0x10>
		errno = ENOMEM;
 8006d0e:	f000 fde5 	bl	80078dc <__errno>
 8006d12:	230c      	movs	r3, #12
 8006d14:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8006d16:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	bd08      	pop	{r3, pc}
 8006d1e:	bf00      	nop
 8006d20:	20000284 	.word	0x20000284
 8006d24:	200009b0 	.word	0x200009b0

08006d28 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006d28:	4910      	ldr	r1, [pc, #64]	; (8006d6c <SystemInit+0x44>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8006d2a:	4b11      	ldr	r3, [pc, #68]	; (8006d70 <SystemInit+0x48>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006d2c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8006d30:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
{
 8006d34:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006d36:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  RCC->CR |= (uint32_t)0x00000001;
 8006d3a:	681a      	ldr	r2, [r3, #0]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8006d3c:	4c0d      	ldr	r4, [pc, #52]	; (8006d74 <SystemInit+0x4c>)
  RCC->CFGR = 0x00000000;
 8006d3e:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8006d40:	f042 0201 	orr.w	r2, r2, #1
 8006d44:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8006d46:	6098      	str	r0, [r3, #8]
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8006d48:	681a      	ldr	r2, [r3, #0]
 8006d4a:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8006d4e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006d52:	601a      	str	r2, [r3, #0]
  RCC->PLLCFGR = 0x24003010;
 8006d54:	605c      	str	r4, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8006d56:	681a      	ldr	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006d58:	f04f 6400 	mov.w	r4, #134217728	; 0x8000000
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8006d5c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006d60:	601a      	str	r2, [r3, #0]
  RCC->CIR = 0x00000000;
 8006d62:	60d8      	str	r0, [r3, #12]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006d64:	608c      	str	r4, [r1, #8]
#endif
}
 8006d66:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d6a:	4770      	bx	lr
 8006d6c:	e000ed00 	.word	0xe000ed00
 8006d70:	40023800 	.word	0x40023800
 8006d74:	24003010 	.word	0x24003010

08006d78 <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim12;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8006d78:	b570      	push	{r4, r5, r6, lr}

  htim1.Instance = TIM1;
 8006d7a:	4c6d      	ldr	r4, [pc, #436]	; (8006f30 <MX_TIM1_Init+0x1b8>)
 8006d7c:	4b6d      	ldr	r3, [pc, #436]	; (8006f34 <MX_TIM1_Init+0x1bc>)
 8006d7e:	6023      	str	r3, [r4, #0]
{
 8006d80:	b08a      	sub	sp, #40	; 0x28
  htim1.Init.Prescaler = 167;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006d82:	2300      	movs	r3, #0
  htim1.Init.Prescaler = 167;
 8006d84:	21a7      	movs	r1, #167	; 0xa7
  htim1.Init.Period = 20000-1;
 8006d86:	f644 621f 	movw	r2, #19999	; 0x4e1f
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8006d8a:	4620      	mov	r0, r4
  htim1.Init.Prescaler = 167;
 8006d8c:	6061      	str	r1, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006d8e:	e9c4 3202 	strd	r3, r2, [r4, #8]
  htim1.Init.RepetitionCounter = 0;
 8006d92:	e9c4 3304 	strd	r3, r3, [r4, #16]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006d96:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8006d98:	f7fb fd32 	bl	8002800 <HAL_TIM_PWM_Init>
 8006d9c:	2800      	cmp	r0, #0
 8006d9e:	d151      	bne.n	8006e44 <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006da0:	4b65      	ldr	r3, [pc, #404]	; (8006f38 <MX_TIM1_Init+0x1c0>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8006da2:	4863      	ldr	r0, [pc, #396]	; (8006f30 <MX_TIM1_Init+0x1b8>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006da4:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8006da6:	4619      	mov	r1, r3
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006da8:	e9c3 2200 	strd	r2, r2, [r3]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8006dac:	f7fb ff92 	bl	8002cd4 <HAL_TIMEx_MasterConfigSynchronization>
 8006db0:	2800      	cmp	r0, #0
 8006db2:	d144      	bne.n	8006e3e <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006db4:	4b61      	ldr	r3, [pc, #388]	; (8006f3c <MX_TIM1_Init+0x1c4>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006db6:	485e      	ldr	r0, [pc, #376]	; (8006f30 <MX_TIM1_Init+0x1b8>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006db8:	2500      	movs	r5, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006dba:	2160      	movs	r1, #96	; 0x60
  sConfigOC.Pulse = 1000;
 8006dbc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006dc0:	6019      	str	r1, [r3, #0]
  sConfigOC.Pulse = 1000;
 8006dc2:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006dc4:	4619      	mov	r1, r3
 8006dc6:	462a      	mov	r2, r5
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006dc8:	e9c3 5502 	strd	r5, r5, [r3, #8]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006dcc:	e9c3 5504 	strd	r5, r5, [r3, #16]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006dd0:	619d      	str	r5, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006dd2:	f7fb fdc3 	bl	800295c <HAL_TIM_PWM_ConfigChannel>
 8006dd6:	bb78      	cbnz	r0, 8006e38 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8006dd8:	220c      	movs	r2, #12
 8006dda:	4958      	ldr	r1, [pc, #352]	; (8006f3c <MX_TIM1_Init+0x1c4>)
 8006ddc:	4854      	ldr	r0, [pc, #336]	; (8006f30 <MX_TIM1_Init+0x1b8>)
 8006dde:	f7fb fdbd 	bl	800295c <HAL_TIM_PWM_ConfigChannel>
 8006de2:	bb30      	cbnz	r0, 8006e32 <MX_TIM1_Init+0xba>
  {
    Error_Handler();
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006de4:	4b56      	ldr	r3, [pc, #344]	; (8006f40 <MX_TIM1_Init+0x1c8>)
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  sBreakDeadTimeConfig.DeadTime = 0;
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8006de6:	4852      	ldr	r0, [pc, #328]	; (8006f30 <MX_TIM1_Init+0x1b8>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006de8:	2200      	movs	r2, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006dea:	f44f 5500 	mov.w	r5, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8006dee:	4619      	mov	r1, r3
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006df0:	615d      	str	r5, [r3, #20]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8006df2:	e9c3 2200 	strd	r2, r2, [r3]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006df6:	e9c3 2202 	strd	r2, r2, [r3, #8]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006dfa:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006dfc:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8006dfe:	f7fb ffaf 	bl	8002d60 <HAL_TIMEx_ConfigBreakDeadTime>
 8006e02:	b108      	cbz	r0, 8006e08 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8006e04:	f7ff fc00 	bl	8006608 <Error_Handler>
}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM1)
 8006e08:	6823      	ldr	r3, [r4, #0]
 8006e0a:	4a4a      	ldr	r2, [pc, #296]	; (8006f34 <MX_TIM1_Init+0x1bc>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006e0c:	2400      	movs	r4, #0
  if(timHandle->Instance==TIM1)
 8006e0e:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006e10:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8006e14:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8006e18:	9409      	str	r4, [sp, #36]	; 0x24
  if(timHandle->Instance==TIM1)
 8006e1a:	d02d      	beq.n	8006e78 <MX_TIM1_Init+0x100>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM2)
 8006e1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e20:	d057      	beq.n	8006ed2 <MX_TIM1_Init+0x15a>

  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM8)
 8006e22:	4a48      	ldr	r2, [pc, #288]	; (8006f44 <MX_TIM1_Init+0x1cc>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d06c      	beq.n	8006f02 <MX_TIM1_Init+0x18a>

  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM12)
 8006e28:	4a47      	ldr	r2, [pc, #284]	; (8006f48 <MX_TIM1_Init+0x1d0>)
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d00d      	beq.n	8006e4a <MX_TIM1_Init+0xd2>
}
 8006e2e:	b00a      	add	sp, #40	; 0x28
 8006e30:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 8006e32:	f7ff fbe9 	bl	8006608 <Error_Handler>
 8006e36:	e7d5      	b.n	8006de4 <MX_TIM1_Init+0x6c>
    Error_Handler();
 8006e38:	f7ff fbe6 	bl	8006608 <Error_Handler>
 8006e3c:	e7cc      	b.n	8006dd8 <MX_TIM1_Init+0x60>
    Error_Handler();
 8006e3e:	f7ff fbe3 	bl	8006608 <Error_Handler>
 8006e42:	e7b7      	b.n	8006db4 <MX_TIM1_Init+0x3c>
    Error_Handler();
 8006e44:	f7ff fbe0 	bl	8006608 <Error_Handler>
 8006e48:	e7aa      	b.n	8006da0 <MX_TIM1_Init+0x28>
  {
  /* USER CODE BEGIN TIM12_MspPostInit 0 */

  /* USER CODE END TIM12_MspPostInit 0 */
  
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006e4a:	4b40      	ldr	r3, [pc, #256]	; (8006f4c <MX_TIM1_Init+0x1d4>)
 8006e4c:	9404      	str	r4, [sp, #16]
 8006e4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = BEEP_CTRL_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 8006e50:	483f      	ldr	r0, [pc, #252]	; (8006f50 <MX_TIM1_Init+0x1d8>)
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006e52:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006e56:	631a      	str	r2, [r3, #48]	; 0x30
 8006e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e5e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e60:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8006e62:	2309      	movs	r3, #9
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 8006e64:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = BEEP_CTRL_Pin;
 8006e66:	2440      	movs	r4, #64	; 0x40
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006e68:	9d04      	ldr	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8006e6a:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e6c:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 8006e70:	f7fa fe2e 	bl	8001ad0 <HAL_GPIO_Init>
}
 8006e74:	b00a      	add	sp, #40	; 0x28
 8006e76:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006e78:	4b34      	ldr	r3, [pc, #208]	; (8006f4c <MX_TIM1_Init+0x1d4>)
 8006e7a:	9400      	str	r4, [sp, #0]
 8006e7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 8006e7e:	4835      	ldr	r0, [pc, #212]	; (8006f54 <MX_TIM1_Init+0x1dc>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006e80:	f042 0201 	orr.w	r2, r2, #1
 8006e84:	631a      	str	r2, [r3, #48]	; 0x30
 8006e86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006e88:	f002 0201 	and.w	r2, r2, #1
 8006e8c:	9200      	str	r2, [sp, #0]
 8006e8e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006e90:	9401      	str	r4, [sp, #4]
 8006e92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006e94:	f042 0210 	orr.w	r2, r2, #16
 8006e98:	631a      	str	r2, [r3, #48]	; 0x30
 8006e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e9c:	f003 0310 	and.w	r3, r3, #16
 8006ea0:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ea2:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = FRICTION_L_Pin;
 8006ea4:	f44f 7380 	mov.w	r3, #256	; 0x100
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006ea8:	2501      	movs	r5, #1
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 8006eaa:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006eac:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006eae:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006eb0:	e9cd 3605 	strd	r3, r6, [sp, #20]
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 8006eb4:	f7fa fe0c 	bl	8001ad0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = FRICTION_R_Pin;
 8006eb8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
 8006ebc:	a905      	add	r1, sp, #20
 8006ebe:	4826      	ldr	r0, [pc, #152]	; (8006f58 <MX_TIM1_Init+0x1e0>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ec0:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006ec2:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006ec4:	e9cd 4407 	strd	r4, r4, [sp, #28]
    GPIO_InitStruct.Pin = FRICTION_R_Pin;
 8006ec8:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
 8006eca:	f7fa fe01 	bl	8001ad0 <HAL_GPIO_Init>
}
 8006ece:	b00a      	add	sp, #40	; 0x28
 8006ed0:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006ed2:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8006ed6:	9402      	str	r4, [sp, #8]
 8006ed8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006eda:	481e      	ldr	r0, [pc, #120]	; (8006f54 <MX_TIM1_Init+0x1dc>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006edc:	f042 0201 	orr.w	r2, r2, #1
 8006ee0:	631a      	str	r2, [r3, #48]	; 0x30
 8006ee2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ee4:	f003 0301 	and.w	r3, r3, #1
 8006ee8:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006eea:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006eec:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006eee:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8006ef0:	240f      	movs	r4, #15
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006ef2:	9d02      	ldr	r5, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006ef4:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ef6:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006efa:	f7fa fde9 	bl	8001ad0 <HAL_GPIO_Init>
}
 8006efe:	b00a      	add	sp, #40	; 0x28
 8006f00:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8006f02:	4b12      	ldr	r3, [pc, #72]	; (8006f4c <MX_TIM1_Init+0x1d4>)
 8006f04:	9403      	str	r4, [sp, #12]
 8006f06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8006f08:	4814      	ldr	r0, [pc, #80]	; (8006f5c <MX_TIM1_Init+0x1e4>)
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8006f0a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006f0e:	631a      	str	r2, [r3, #48]	; 0x30
 8006f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f16:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f18:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8006f1a:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8006f1c:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5;
 8006f1e:	2460      	movs	r4, #96	; 0x60
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8006f20:	9d03      	ldr	r5, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8006f22:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f24:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8006f28:	f7fa fdd2 	bl	8001ad0 <HAL_GPIO_Init>
}
 8006f2c:	b00a      	add	sp, #40	; 0x28
 8006f2e:	bd70      	pop	{r4, r5, r6, pc}
 8006f30:	20000788 	.word	0x20000788
 8006f34:	40010000 	.word	0x40010000
 8006f38:	200002c4 	.word	0x200002c4
 8006f3c:	200002a8 	.word	0x200002a8
 8006f40:	20000288 	.word	0x20000288
 8006f44:	40010400 	.word	0x40010400
 8006f48:	40001800 	.word	0x40001800
 8006f4c:	40023800 	.word	0x40023800
 8006f50:	40021c00 	.word	0x40021c00
 8006f54:	40020000 	.word	0x40020000
 8006f58:	40021000 	.word	0x40021000
 8006f5c:	40022000 	.word	0x40022000

08006f60 <MX_TIM2_Init>:
{
 8006f60:	b570      	push	{r4, r5, r6, lr}
  htim2.Instance = TIM2;
 8006f62:	4c6a      	ldr	r4, [pc, #424]	; (800710c <MX_TIM2_Init+0x1ac>)
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006f64:	2300      	movs	r3, #0
{
 8006f66:	b08a      	sub	sp, #40	; 0x28
  htim2.Instance = TIM2;
 8006f68:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
  htim2.Init.Prescaler = 84;
 8006f6c:	2154      	movs	r1, #84	; 0x54
  htim2.Init.Period = 20000-1;
 8006f6e:	f644 621f 	movw	r2, #19999	; 0x4e1f
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8006f72:	4620      	mov	r0, r4
  htim2.Init.Prescaler = 84;
 8006f74:	e9c4 5100 	strd	r5, r1, [r4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006f78:	e9c4 3202 	strd	r3, r2, [r4, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006f7c:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006f7e:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8006f80:	f7fb fc3e 	bl	8002800 <HAL_TIM_PWM_Init>
 8006f84:	2800      	cmp	r0, #0
 8006f86:	d14b      	bne.n	8007020 <MX_TIM2_Init+0xc0>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006f88:	4b61      	ldr	r3, [pc, #388]	; (8007110 <MX_TIM2_Init+0x1b0>)
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006f8a:	4860      	ldr	r0, [pc, #384]	; (800710c <MX_TIM2_Init+0x1ac>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006f8c:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006f8e:	4619      	mov	r1, r3
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006f90:	e9c3 2200 	strd	r2, r2, [r3]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006f94:	f7fb fe9e 	bl	8002cd4 <HAL_TIMEx_MasterConfigSynchronization>
 8006f98:	2800      	cmp	r0, #0
 8006f9a:	d13e      	bne.n	800701a <MX_TIM2_Init+0xba>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006f9c:	4b5d      	ldr	r3, [pc, #372]	; (8007114 <MX_TIM2_Init+0x1b4>)
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006f9e:	485b      	ldr	r0, [pc, #364]	; (800710c <MX_TIM2_Init+0x1ac>)
  sConfigOC.Pulse = 0;
 8006fa0:	2500      	movs	r5, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006fa2:	2260      	movs	r2, #96	; 0x60
 8006fa4:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006fa6:	4619      	mov	r1, r3
 8006fa8:	462a      	mov	r2, r5
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006faa:	e9c3 5501 	strd	r5, r5, [r3, #4]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006fae:	611d      	str	r5, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006fb0:	f7fb fcd4 	bl	800295c <HAL_TIM_PWM_ConfigChannel>
 8006fb4:	bb70      	cbnz	r0, 8007014 <MX_TIM2_Init+0xb4>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006fb6:	2204      	movs	r2, #4
 8006fb8:	4956      	ldr	r1, [pc, #344]	; (8007114 <MX_TIM2_Init+0x1b4>)
 8006fba:	4854      	ldr	r0, [pc, #336]	; (800710c <MX_TIM2_Init+0x1ac>)
 8006fbc:	f7fb fcce 	bl	800295c <HAL_TIM_PWM_ConfigChannel>
 8006fc0:	bb28      	cbnz	r0, 800700e <MX_TIM2_Init+0xae>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006fc2:	2208      	movs	r2, #8
 8006fc4:	4953      	ldr	r1, [pc, #332]	; (8007114 <MX_TIM2_Init+0x1b4>)
 8006fc6:	4851      	ldr	r0, [pc, #324]	; (800710c <MX_TIM2_Init+0x1ac>)
 8006fc8:	f7fb fcc8 	bl	800295c <HAL_TIM_PWM_ConfigChannel>
 8006fcc:	b9e0      	cbnz	r0, 8007008 <MX_TIM2_Init+0xa8>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8006fce:	220c      	movs	r2, #12
 8006fd0:	4950      	ldr	r1, [pc, #320]	; (8007114 <MX_TIM2_Init+0x1b4>)
 8006fd2:	484e      	ldr	r0, [pc, #312]	; (800710c <MX_TIM2_Init+0x1ac>)
 8006fd4:	f7fb fcc2 	bl	800295c <HAL_TIM_PWM_ConfigChannel>
 8006fd8:	b108      	cbz	r0, 8006fde <MX_TIM2_Init+0x7e>
    Error_Handler();
 8006fda:	f7ff fb15 	bl	8006608 <Error_Handler>
  if(timHandle->Instance==TIM1)
 8006fde:	6823      	ldr	r3, [r4, #0]
 8006fe0:	4a4d      	ldr	r2, [pc, #308]	; (8007118 <MX_TIM2_Init+0x1b8>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006fe2:	2400      	movs	r4, #0
  if(timHandle->Instance==TIM1)
 8006fe4:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006fe6:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8006fea:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8006fee:	9409      	str	r4, [sp, #36]	; 0x24
  if(timHandle->Instance==TIM1)
 8006ff0:	d030      	beq.n	8007054 <MX_TIM2_Init+0xf4>
  else if(timHandle->Instance==TIM2)
 8006ff2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ff6:	d05a      	beq.n	80070ae <MX_TIM2_Init+0x14e>
  else if(timHandle->Instance==TIM8)
 8006ff8:	4a48      	ldr	r2, [pc, #288]	; (800711c <MX_TIM2_Init+0x1bc>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d06f      	beq.n	80070de <MX_TIM2_Init+0x17e>
  else if(timHandle->Instance==TIM12)
 8006ffe:	4a48      	ldr	r2, [pc, #288]	; (8007120 <MX_TIM2_Init+0x1c0>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d010      	beq.n	8007026 <MX_TIM2_Init+0xc6>
}
 8007004:	b00a      	add	sp, #40	; 0x28
 8007006:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 8007008:	f7ff fafe 	bl	8006608 <Error_Handler>
 800700c:	e7df      	b.n	8006fce <MX_TIM2_Init+0x6e>
    Error_Handler();
 800700e:	f7ff fafb 	bl	8006608 <Error_Handler>
 8007012:	e7d6      	b.n	8006fc2 <MX_TIM2_Init+0x62>
    Error_Handler();
 8007014:	f7ff faf8 	bl	8006608 <Error_Handler>
 8007018:	e7cd      	b.n	8006fb6 <MX_TIM2_Init+0x56>
    Error_Handler();
 800701a:	f7ff faf5 	bl	8006608 <Error_Handler>
 800701e:	e7bd      	b.n	8006f9c <MX_TIM2_Init+0x3c>
    Error_Handler();
 8007020:	f7ff faf2 	bl	8006608 <Error_Handler>
 8007024:	e7b0      	b.n	8006f88 <MX_TIM2_Init+0x28>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8007026:	4b3f      	ldr	r3, [pc, #252]	; (8007124 <MX_TIM2_Init+0x1c4>)
 8007028:	9404      	str	r4, [sp, #16]
 800702a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 800702c:	483e      	ldr	r0, [pc, #248]	; (8007128 <MX_TIM2_Init+0x1c8>)
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800702e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007032:	631a      	str	r2, [r3, #48]	; 0x30
 8007034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007036:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800703a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800703c:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 800703e:	2309      	movs	r3, #9
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 8007040:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = BEEP_CTRL_Pin;
 8007042:	2440      	movs	r4, #64	; 0x40
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8007044:	9d04      	ldr	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8007046:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007048:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 800704c:	f7fa fd40 	bl	8001ad0 <HAL_GPIO_Init>
}
 8007050:	b00a      	add	sp, #40	; 0x28
 8007052:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007054:	4b33      	ldr	r3, [pc, #204]	; (8007124 <MX_TIM2_Init+0x1c4>)
 8007056:	9400      	str	r4, [sp, #0]
 8007058:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 800705a:	4834      	ldr	r0, [pc, #208]	; (800712c <MX_TIM2_Init+0x1cc>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800705c:	f042 0201 	orr.w	r2, r2, #1
 8007060:	631a      	str	r2, [r3, #48]	; 0x30
 8007062:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007064:	f002 0201 	and.w	r2, r2, #1
 8007068:	9200      	str	r2, [sp, #0]
 800706a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800706c:	9401      	str	r4, [sp, #4]
 800706e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007070:	f042 0210 	orr.w	r2, r2, #16
 8007074:	631a      	str	r2, [r3, #48]	; 0x30
 8007076:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007078:	f003 0310 	and.w	r3, r3, #16
 800707c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800707e:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = FRICTION_L_Pin;
 8007080:	f44f 7380 	mov.w	r3, #256	; 0x100
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8007084:	2501      	movs	r5, #1
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 8007086:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8007088:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800708a:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800708c:	e9cd 3605 	strd	r3, r6, [sp, #20]
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 8007090:	f7fa fd1e 	bl	8001ad0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = FRICTION_R_Pin;
 8007094:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
 8007098:	a905      	add	r1, sp, #20
 800709a:	4825      	ldr	r0, [pc, #148]	; (8007130 <MX_TIM2_Init+0x1d0>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800709c:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800709e:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80070a0:	e9cd 4407 	strd	r4, r4, [sp, #28]
    GPIO_InitStruct.Pin = FRICTION_R_Pin;
 80070a4:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
 80070a6:	f7fa fd13 	bl	8001ad0 <HAL_GPIO_Init>
}
 80070aa:	b00a      	add	sp, #40	; 0x28
 80070ac:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80070ae:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 80070b2:	9402      	str	r4, [sp, #8]
 80070b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80070b6:	481d      	ldr	r0, [pc, #116]	; (800712c <MX_TIM2_Init+0x1cc>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80070b8:	f042 0201 	orr.w	r2, r2, #1
 80070bc:	631a      	str	r2, [r3, #48]	; 0x30
 80070be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070c0:	f003 0301 	and.w	r3, r3, #1
 80070c4:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80070c6:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80070c8:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80070ca:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 80070cc:	240f      	movs	r4, #15
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80070ce:	9d02      	ldr	r5, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80070d0:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80070d2:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80070d6:	f7fa fcfb 	bl	8001ad0 <HAL_GPIO_Init>
}
 80070da:	b00a      	add	sp, #40	; 0x28
 80070dc:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80070de:	4b11      	ldr	r3, [pc, #68]	; (8007124 <MX_TIM2_Init+0x1c4>)
 80070e0:	9403      	str	r4, [sp, #12]
 80070e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80070e4:	4813      	ldr	r0, [pc, #76]	; (8007134 <MX_TIM2_Init+0x1d4>)
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80070e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80070ea:	631a      	str	r2, [r3, #48]	; 0x30
 80070ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070f2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80070f4:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80070f6:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80070f8:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5;
 80070fa:	2460      	movs	r4, #96	; 0x60
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80070fc:	9d03      	ldr	r5, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80070fe:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007100:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8007104:	f7fa fce4 	bl	8001ad0 <HAL_GPIO_Init>
}
 8007108:	b00a      	add	sp, #40	; 0x28
 800710a:	bd70      	pop	{r4, r5, r6, pc}
 800710c:	200007c8 	.word	0x200007c8
 8007110:	200002c4 	.word	0x200002c4
 8007114:	200002a8 	.word	0x200002a8
 8007118:	40010000 	.word	0x40010000
 800711c:	40010400 	.word	0x40010400
 8007120:	40001800 	.word	0x40001800
 8007124:	40023800 	.word	0x40023800
 8007128:	40021c00 	.word	0x40021c00
 800712c:	40020000 	.word	0x40020000
 8007130:	40021000 	.word	0x40021000
 8007134:	40022000 	.word	0x40022000

08007138 <MX_TIM6_Init>:
  htim6.Instance = TIM6;
 8007138:	4b10      	ldr	r3, [pc, #64]	; (800717c <MX_TIM6_Init+0x44>)
 800713a:	4a11      	ldr	r2, [pc, #68]	; (8007180 <MX_TIM6_Init+0x48>)
{
 800713c:	b510      	push	{r4, lr}
  htim6.Init.Period = 16800;
 800713e:	f244 11a0 	movw	r1, #16800	; 0x41a0
  htim6.Instance = TIM6;
 8007142:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 5-1;
 8007144:	2404      	movs	r4, #4
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007146:	2200      	movs	r2, #0
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8007148:	4618      	mov	r0, r3
  htim6.Init.Prescaler = 5-1;
 800714a:	605c      	str	r4, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800714c:	e9c3 2102 	strd	r2, r1, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007150:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8007152:	f7fb fac1 	bl	80026d8 <HAL_TIM_Base_Init>
 8007156:	b968      	cbnz	r0, 8007174 <MX_TIM6_Init+0x3c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007158:	4b0a      	ldr	r3, [pc, #40]	; (8007184 <MX_TIM6_Init+0x4c>)
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800715a:	4808      	ldr	r0, [pc, #32]	; (800717c <MX_TIM6_Init+0x44>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800715c:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800715e:	4619      	mov	r1, r3
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007160:	e9c3 2200 	strd	r2, r2, [r3]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8007164:	f7fb fdb6 	bl	8002cd4 <HAL_TIMEx_MasterConfigSynchronization>
 8007168:	b900      	cbnz	r0, 800716c <MX_TIM6_Init+0x34>
}
 800716a:	bd10      	pop	{r4, pc}
 800716c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8007170:	f7ff ba4a 	b.w	8006608 <Error_Handler>
    Error_Handler();
 8007174:	f7ff fa48 	bl	8006608 <Error_Handler>
 8007178:	e7ee      	b.n	8007158 <MX_TIM6_Init+0x20>
 800717a:	bf00      	nop
 800717c:	20000748 	.word	0x20000748
 8007180:	40001000 	.word	0x40001000
 8007184:	200002c4 	.word	0x200002c4

08007188 <MX_TIM8_Init>:
{
 8007188:	b570      	push	{r4, r5, r6, lr}
  htim8.Instance = TIM8;
 800718a:	4c6c      	ldr	r4, [pc, #432]	; (800733c <MX_TIM8_Init+0x1b4>)
 800718c:	4b6c      	ldr	r3, [pc, #432]	; (8007340 <MX_TIM8_Init+0x1b8>)
 800718e:	6023      	str	r3, [r4, #0]
{
 8007190:	b08a      	sub	sp, #40	; 0x28
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007192:	2300      	movs	r3, #0
  htim8.Init.Prescaler = 167;
 8007194:	21a7      	movs	r1, #167	; 0xa7
  htim8.Init.Period = 20000-1;
 8007196:	f644 621f 	movw	r2, #19999	; 0x4e1f
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800719a:	4620      	mov	r0, r4
  htim8.Init.Prescaler = 167;
 800719c:	6061      	str	r1, [r4, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800719e:	e9c4 3202 	strd	r3, r2, [r4, #8]
  htim8.Init.RepetitionCounter = 0;
 80071a2:	e9c4 3304 	strd	r3, r3, [r4, #16]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80071a6:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80071a8:	f7fb fb2a 	bl	8002800 <HAL_TIM_PWM_Init>
 80071ac:	2800      	cmp	r0, #0
 80071ae:	d14f      	bne.n	8007250 <MX_TIM8_Init+0xc8>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80071b0:	4b64      	ldr	r3, [pc, #400]	; (8007344 <MX_TIM8_Init+0x1bc>)
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80071b2:	4862      	ldr	r0, [pc, #392]	; (800733c <MX_TIM8_Init+0x1b4>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80071b4:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80071b6:	4619      	mov	r1, r3
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80071b8:	e9c3 2200 	strd	r2, r2, [r3]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80071bc:	f7fb fd8a 	bl	8002cd4 <HAL_TIMEx_MasterConfigSynchronization>
 80071c0:	2800      	cmp	r0, #0
 80071c2:	d142      	bne.n	800724a <MX_TIM8_Init+0xc2>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80071c4:	4b60      	ldr	r3, [pc, #384]	; (8007348 <MX_TIM8_Init+0x1c0>)
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80071c6:	485d      	ldr	r0, [pc, #372]	; (800733c <MX_TIM8_Init+0x1b4>)
  sConfigOC.Pulse = 0;
 80071c8:	2500      	movs	r5, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80071ca:	2260      	movs	r2, #96	; 0x60
 80071cc:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80071ce:	4619      	mov	r1, r3
 80071d0:	462a      	mov	r2, r5
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80071d2:	e9c3 5501 	strd	r5, r5, [r3, #4]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80071d6:	e9c3 5503 	strd	r5, r5, [r3, #12]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80071da:	e9c3 5505 	strd	r5, r5, [r3, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80071de:	f7fb fbbd 	bl	800295c <HAL_TIM_PWM_ConfigChannel>
 80071e2:	bb78      	cbnz	r0, 8007244 <MX_TIM8_Init+0xbc>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80071e4:	2204      	movs	r2, #4
 80071e6:	4958      	ldr	r1, [pc, #352]	; (8007348 <MX_TIM8_Init+0x1c0>)
 80071e8:	4854      	ldr	r0, [pc, #336]	; (800733c <MX_TIM8_Init+0x1b4>)
 80071ea:	f7fb fbb7 	bl	800295c <HAL_TIM_PWM_ConfigChannel>
 80071ee:	bb30      	cbnz	r0, 800723e <MX_TIM8_Init+0xb6>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80071f0:	4b56      	ldr	r3, [pc, #344]	; (800734c <MX_TIM8_Init+0x1c4>)
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80071f2:	4852      	ldr	r0, [pc, #328]	; (800733c <MX_TIM8_Init+0x1b4>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80071f4:	2200      	movs	r2, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80071f6:	f44f 5500 	mov.w	r5, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80071fa:	4619      	mov	r1, r3
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80071fc:	615d      	str	r5, [r3, #20]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80071fe:	e9c3 2200 	strd	r2, r2, [r3]
  sBreakDeadTimeConfig.DeadTime = 0;
 8007202:	e9c3 2202 	strd	r2, r2, [r3, #8]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8007206:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8007208:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800720a:	f7fb fda9 	bl	8002d60 <HAL_TIMEx_ConfigBreakDeadTime>
 800720e:	b108      	cbz	r0, 8007214 <MX_TIM8_Init+0x8c>
    Error_Handler();
 8007210:	f7ff f9fa 	bl	8006608 <Error_Handler>
  if(timHandle->Instance==TIM1)
 8007214:	6823      	ldr	r3, [r4, #0]
 8007216:	4a4e      	ldr	r2, [pc, #312]	; (8007350 <MX_TIM8_Init+0x1c8>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007218:	2400      	movs	r4, #0
  if(timHandle->Instance==TIM1)
 800721a:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800721c:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8007220:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8007224:	9409      	str	r4, [sp, #36]	; 0x24
  if(timHandle->Instance==TIM1)
 8007226:	d02d      	beq.n	8007284 <MX_TIM8_Init+0xfc>
  else if(timHandle->Instance==TIM2)
 8007228:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800722c:	d057      	beq.n	80072de <MX_TIM8_Init+0x156>
  else if(timHandle->Instance==TIM8)
 800722e:	4a44      	ldr	r2, [pc, #272]	; (8007340 <MX_TIM8_Init+0x1b8>)
 8007230:	4293      	cmp	r3, r2
 8007232:	d06c      	beq.n	800730e <MX_TIM8_Init+0x186>
  else if(timHandle->Instance==TIM12)
 8007234:	4a47      	ldr	r2, [pc, #284]	; (8007354 <MX_TIM8_Init+0x1cc>)
 8007236:	4293      	cmp	r3, r2
 8007238:	d00d      	beq.n	8007256 <MX_TIM8_Init+0xce>
}
 800723a:	b00a      	add	sp, #40	; 0x28
 800723c:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 800723e:	f7ff f9e3 	bl	8006608 <Error_Handler>
 8007242:	e7d5      	b.n	80071f0 <MX_TIM8_Init+0x68>
    Error_Handler();
 8007244:	f7ff f9e0 	bl	8006608 <Error_Handler>
 8007248:	e7cc      	b.n	80071e4 <MX_TIM8_Init+0x5c>
    Error_Handler();
 800724a:	f7ff f9dd 	bl	8006608 <Error_Handler>
 800724e:	e7b9      	b.n	80071c4 <MX_TIM8_Init+0x3c>
    Error_Handler();
 8007250:	f7ff f9da 	bl	8006608 <Error_Handler>
 8007254:	e7ac      	b.n	80071b0 <MX_TIM8_Init+0x28>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8007256:	4b40      	ldr	r3, [pc, #256]	; (8007358 <MX_TIM8_Init+0x1d0>)
 8007258:	9404      	str	r4, [sp, #16]
 800725a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 800725c:	483f      	ldr	r0, [pc, #252]	; (800735c <MX_TIM8_Init+0x1d4>)
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800725e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007262:	631a      	str	r2, [r3, #48]	; 0x30
 8007264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007266:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800726a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800726c:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 800726e:	2309      	movs	r3, #9
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 8007270:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = BEEP_CTRL_Pin;
 8007272:	2440      	movs	r4, #64	; 0x40
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8007274:	9d04      	ldr	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8007276:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007278:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 800727c:	f7fa fc28 	bl	8001ad0 <HAL_GPIO_Init>
}
 8007280:	b00a      	add	sp, #40	; 0x28
 8007282:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007284:	4b34      	ldr	r3, [pc, #208]	; (8007358 <MX_TIM8_Init+0x1d0>)
 8007286:	9400      	str	r4, [sp, #0]
 8007288:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 800728a:	4835      	ldr	r0, [pc, #212]	; (8007360 <MX_TIM8_Init+0x1d8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800728c:	f042 0201 	orr.w	r2, r2, #1
 8007290:	631a      	str	r2, [r3, #48]	; 0x30
 8007292:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007294:	f002 0201 	and.w	r2, r2, #1
 8007298:	9200      	str	r2, [sp, #0]
 800729a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800729c:	9401      	str	r4, [sp, #4]
 800729e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80072a0:	f042 0210 	orr.w	r2, r2, #16
 80072a4:	631a      	str	r2, [r3, #48]	; 0x30
 80072a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072a8:	f003 0310 	and.w	r3, r3, #16
 80072ac:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80072ae:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = FRICTION_L_Pin;
 80072b0:	f44f 7380 	mov.w	r3, #256	; 0x100
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80072b4:	2501      	movs	r5, #1
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 80072b6:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80072b8:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80072ba:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80072bc:	e9cd 3605 	strd	r3, r6, [sp, #20]
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 80072c0:	f7fa fc06 	bl	8001ad0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = FRICTION_R_Pin;
 80072c4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
 80072c8:	a905      	add	r1, sp, #20
 80072ca:	4826      	ldr	r0, [pc, #152]	; (8007364 <MX_TIM8_Init+0x1dc>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80072cc:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80072ce:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80072d0:	e9cd 4407 	strd	r4, r4, [sp, #28]
    GPIO_InitStruct.Pin = FRICTION_R_Pin;
 80072d4:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
 80072d6:	f7fa fbfb 	bl	8001ad0 <HAL_GPIO_Init>
}
 80072da:	b00a      	add	sp, #40	; 0x28
 80072dc:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80072de:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 80072e2:	9402      	str	r4, [sp, #8]
 80072e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80072e6:	481e      	ldr	r0, [pc, #120]	; (8007360 <MX_TIM8_Init+0x1d8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80072e8:	f042 0201 	orr.w	r2, r2, #1
 80072ec:	631a      	str	r2, [r3, #48]	; 0x30
 80072ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072f0:	f003 0301 	and.w	r3, r3, #1
 80072f4:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80072f6:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80072f8:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80072fa:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 80072fc:	240f      	movs	r4, #15
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80072fe:	9d02      	ldr	r5, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8007300:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007302:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007306:	f7fa fbe3 	bl	8001ad0 <HAL_GPIO_Init>
}
 800730a:	b00a      	add	sp, #40	; 0x28
 800730c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800730e:	4b12      	ldr	r3, [pc, #72]	; (8007358 <MX_TIM8_Init+0x1d0>)
 8007310:	9403      	str	r4, [sp, #12]
 8007312:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8007314:	4814      	ldr	r0, [pc, #80]	; (8007368 <MX_TIM8_Init+0x1e0>)
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8007316:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800731a:	631a      	str	r2, [r3, #48]	; 0x30
 800731c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800731e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007322:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007324:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8007326:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8007328:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5;
 800732a:	2460      	movs	r4, #96	; 0x60
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800732c:	9d03      	ldr	r5, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800732e:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007330:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8007334:	f7fa fbcc 	bl	8001ad0 <HAL_GPIO_Init>
}
 8007338:	b00a      	add	sp, #40	; 0x28
 800733a:	bd70      	pop	{r4, r5, r6, pc}
 800733c:	20000708 	.word	0x20000708
 8007340:	40010400 	.word	0x40010400
 8007344:	200002c4 	.word	0x200002c4
 8007348:	200002a8 	.word	0x200002a8
 800734c:	20000288 	.word	0x20000288
 8007350:	40010000 	.word	0x40010000
 8007354:	40001800 	.word	0x40001800
 8007358:	40023800 	.word	0x40023800
 800735c:	40021c00 	.word	0x40021c00
 8007360:	40020000 	.word	0x40020000
 8007364:	40021000 	.word	0x40021000
 8007368:	40022000 	.word	0x40022000

0800736c <MX_TIM12_Init>:
{
 800736c:	b570      	push	{r4, r5, r6, lr}
  htim12.Instance = TIM12;
 800736e:	4c55      	ldr	r4, [pc, #340]	; (80074c4 <MX_TIM12_Init+0x158>)
 8007370:	4b55      	ldr	r3, [pc, #340]	; (80074c8 <MX_TIM12_Init+0x15c>)
 8007372:	6023      	str	r3, [r4, #0]
{
 8007374:	b08a      	sub	sp, #40	; 0x28
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007376:	2300      	movs	r3, #0
  htim12.Init.Prescaler = 83;
 8007378:	2153      	movs	r1, #83	; 0x53
  htim12.Init.Period = 20000-1;
 800737a:	f644 621f 	movw	r2, #19999	; 0x4e1f
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 800737e:	4620      	mov	r0, r4
  htim12.Init.Prescaler = 83;
 8007380:	6061      	str	r1, [r4, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007382:	e9c4 3202 	strd	r3, r2, [r4, #8]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007386:	6123      	str	r3, [r4, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007388:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 800738a:	f7fb fa39 	bl	8002800 <HAL_TIM_PWM_Init>
 800738e:	bb18      	cbnz	r0, 80073d8 <MX_TIM12_Init+0x6c>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007390:	4b4e      	ldr	r3, [pc, #312]	; (80074cc <MX_TIM12_Init+0x160>)
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007392:	484c      	ldr	r0, [pc, #304]	; (80074c4 <MX_TIM12_Init+0x158>)
  sConfigOC.Pulse = 0;
 8007394:	2500      	movs	r5, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007396:	2260      	movs	r2, #96	; 0x60
 8007398:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800739a:	4619      	mov	r1, r3
 800739c:	462a      	mov	r2, r5
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800739e:	e9c3 5501 	strd	r5, r5, [r3, #4]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80073a2:	611d      	str	r5, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80073a4:	f7fb fada 	bl	800295c <HAL_TIM_PWM_ConfigChannel>
 80073a8:	b108      	cbz	r0, 80073ae <MX_TIM12_Init+0x42>
    Error_Handler();
 80073aa:	f7ff f92d 	bl	8006608 <Error_Handler>
  if(timHandle->Instance==TIM1)
 80073ae:	6823      	ldr	r3, [r4, #0]
 80073b0:	4a47      	ldr	r2, [pc, #284]	; (80074d0 <MX_TIM12_Init+0x164>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80073b2:	2400      	movs	r4, #0
  if(timHandle->Instance==TIM1)
 80073b4:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80073b6:	e9cd 4405 	strd	r4, r4, [sp, #20]
 80073ba:	e9cd 4407 	strd	r4, r4, [sp, #28]
 80073be:	9409      	str	r4, [sp, #36]	; 0x24
  if(timHandle->Instance==TIM1)
 80073c0:	d024      	beq.n	800740c <MX_TIM12_Init+0xa0>
  else if(timHandle->Instance==TIM2)
 80073c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073c6:	d04e      	beq.n	8007466 <MX_TIM12_Init+0xfa>
  else if(timHandle->Instance==TIM8)
 80073c8:	4a42      	ldr	r2, [pc, #264]	; (80074d4 <MX_TIM12_Init+0x168>)
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d063      	beq.n	8007496 <MX_TIM12_Init+0x12a>
  else if(timHandle->Instance==TIM12)
 80073ce:	4a3e      	ldr	r2, [pc, #248]	; (80074c8 <MX_TIM12_Init+0x15c>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d004      	beq.n	80073de <MX_TIM12_Init+0x72>
}
 80073d4:	b00a      	add	sp, #40	; 0x28
 80073d6:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 80073d8:	f7ff f916 	bl	8006608 <Error_Handler>
 80073dc:	e7d8      	b.n	8007390 <MX_TIM12_Init+0x24>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80073de:	4b3e      	ldr	r3, [pc, #248]	; (80074d8 <MX_TIM12_Init+0x16c>)
 80073e0:	9404      	str	r4, [sp, #16]
 80073e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 80073e4:	483d      	ldr	r0, [pc, #244]	; (80074dc <MX_TIM12_Init+0x170>)
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80073e6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80073ea:	631a      	str	r2, [r3, #48]	; 0x30
 80073ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073f2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80073f4:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80073f6:	2309      	movs	r3, #9
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 80073f8:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = BEEP_CTRL_Pin;
 80073fa:	2440      	movs	r4, #64	; 0x40
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80073fc:	9d04      	ldr	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80073fe:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007400:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 8007404:	f7fa fb64 	bl	8001ad0 <HAL_GPIO_Init>
}
 8007408:	b00a      	add	sp, #40	; 0x28
 800740a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800740c:	4b32      	ldr	r3, [pc, #200]	; (80074d8 <MX_TIM12_Init+0x16c>)
 800740e:	9400      	str	r4, [sp, #0]
 8007410:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 8007412:	4833      	ldr	r0, [pc, #204]	; (80074e0 <MX_TIM12_Init+0x174>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007414:	f042 0201 	orr.w	r2, r2, #1
 8007418:	631a      	str	r2, [r3, #48]	; 0x30
 800741a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800741c:	f002 0201 	and.w	r2, r2, #1
 8007420:	9200      	str	r2, [sp, #0]
 8007422:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8007424:	9401      	str	r4, [sp, #4]
 8007426:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007428:	f042 0210 	orr.w	r2, r2, #16
 800742c:	631a      	str	r2, [r3, #48]	; 0x30
 800742e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007430:	f003 0310 	and.w	r3, r3, #16
 8007434:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007436:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = FRICTION_L_Pin;
 8007438:	f44f 7380 	mov.w	r3, #256	; 0x100
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800743c:	2501      	movs	r5, #1
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 800743e:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8007440:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8007442:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007444:	e9cd 3605 	strd	r3, r6, [sp, #20]
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 8007448:	f7fa fb42 	bl	8001ad0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = FRICTION_R_Pin;
 800744c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
 8007450:	a905      	add	r1, sp, #20
 8007452:	4824      	ldr	r0, [pc, #144]	; (80074e4 <MX_TIM12_Init+0x178>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007454:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8007456:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007458:	e9cd 4407 	strd	r4, r4, [sp, #28]
    GPIO_InitStruct.Pin = FRICTION_R_Pin;
 800745c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
 800745e:	f7fa fb37 	bl	8001ad0 <HAL_GPIO_Init>
}
 8007462:	b00a      	add	sp, #40	; 0x28
 8007464:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007466:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 800746a:	9402      	str	r4, [sp, #8]
 800746c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800746e:	481c      	ldr	r0, [pc, #112]	; (80074e0 <MX_TIM12_Init+0x174>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007470:	f042 0201 	orr.w	r2, r2, #1
 8007474:	631a      	str	r2, [r3, #48]	; 0x30
 8007476:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007478:	f003 0301 	and.w	r3, r3, #1
 800747c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800747e:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8007480:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007482:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8007484:	240f      	movs	r4, #15
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007486:	9d02      	ldr	r5, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8007488:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800748a:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800748e:	f7fa fb1f 	bl	8001ad0 <HAL_GPIO_Init>
}
 8007492:	b00a      	add	sp, #40	; 0x28
 8007494:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8007496:	4b10      	ldr	r3, [pc, #64]	; (80074d8 <MX_TIM12_Init+0x16c>)
 8007498:	9403      	str	r4, [sp, #12]
 800749a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800749c:	4812      	ldr	r0, [pc, #72]	; (80074e8 <MX_TIM12_Init+0x17c>)
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800749e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80074a2:	631a      	str	r2, [r3, #48]	; 0x30
 80074a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074aa:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80074ac:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80074ae:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80074b0:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5;
 80074b2:	2460      	movs	r4, #96	; 0x60
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80074b4:	9d03      	ldr	r5, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80074b6:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80074b8:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80074bc:	f7fa fb08 	bl	8001ad0 <HAL_GPIO_Init>
}
 80074c0:	b00a      	add	sp, #40	; 0x28
 80074c2:	bd70      	pop	{r4, r5, r6, pc}
 80074c4:	20000808 	.word	0x20000808
 80074c8:	40001800 	.word	0x40001800
 80074cc:	200002a8 	.word	0x200002a8
 80074d0:	40010000 	.word	0x40010000
 80074d4:	40010400 	.word	0x40010400
 80074d8:	40023800 	.word	0x40023800
 80074dc:	40021c00 	.word	0x40021c00
 80074e0:	40020000 	.word	0x40020000
 80074e4:	40021000 	.word	0x40021000
 80074e8:	40022000 	.word	0x40022000

080074ec <HAL_TIM_PWM_MspInit>:
  if(tim_pwmHandle->Instance==TIM1)
 80074ec:	6803      	ldr	r3, [r0, #0]
 80074ee:	4a23      	ldr	r2, [pc, #140]	; (800757c <HAL_TIM_PWM_MspInit+0x90>)
 80074f0:	4293      	cmp	r3, r2
{
 80074f2:	b084      	sub	sp, #16
  if(tim_pwmHandle->Instance==TIM1)
 80074f4:	d016      	beq.n	8007524 <HAL_TIM_PWM_MspInit+0x38>
  else if(tim_pwmHandle->Instance==TIM2)
 80074f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074fa:	d02f      	beq.n	800755c <HAL_TIM_PWM_MspInit+0x70>
  else if(tim_pwmHandle->Instance==TIM8)
 80074fc:	4a20      	ldr	r2, [pc, #128]	; (8007580 <HAL_TIM_PWM_MspInit+0x94>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d01e      	beq.n	8007540 <HAL_TIM_PWM_MspInit+0x54>
  else if(tim_pwmHandle->Instance==TIM12)
 8007502:	4a20      	ldr	r2, [pc, #128]	; (8007584 <HAL_TIM_PWM_MspInit+0x98>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d10b      	bne.n	8007520 <HAL_TIM_PWM_MspInit+0x34>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8007508:	4b1f      	ldr	r3, [pc, #124]	; (8007588 <HAL_TIM_PWM_MspInit+0x9c>)
 800750a:	2200      	movs	r2, #0
 800750c:	9203      	str	r2, [sp, #12]
 800750e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007510:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007514:	641a      	str	r2, [r3, #64]	; 0x40
 8007516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007518:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800751c:	9303      	str	r3, [sp, #12]
 800751e:	9b03      	ldr	r3, [sp, #12]
}
 8007520:	b004      	add	sp, #16
 8007522:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_ENABLE();
 8007524:	4b18      	ldr	r3, [pc, #96]	; (8007588 <HAL_TIM_PWM_MspInit+0x9c>)
 8007526:	2200      	movs	r2, #0
 8007528:	9200      	str	r2, [sp, #0]
 800752a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800752c:	f042 0201 	orr.w	r2, r2, #1
 8007530:	645a      	str	r2, [r3, #68]	; 0x44
 8007532:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007534:	f003 0301 	and.w	r3, r3, #1
 8007538:	9300      	str	r3, [sp, #0]
 800753a:	9b00      	ldr	r3, [sp, #0]
}
 800753c:	b004      	add	sp, #16
 800753e:	4770      	bx	lr
    __HAL_RCC_TIM8_CLK_ENABLE();
 8007540:	4b11      	ldr	r3, [pc, #68]	; (8007588 <HAL_TIM_PWM_MspInit+0x9c>)
 8007542:	2200      	movs	r2, #0
 8007544:	9202      	str	r2, [sp, #8]
 8007546:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007548:	f042 0202 	orr.w	r2, r2, #2
 800754c:	645a      	str	r2, [r3, #68]	; 0x44
 800754e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007550:	f003 0302 	and.w	r3, r3, #2
 8007554:	9302      	str	r3, [sp, #8]
 8007556:	9b02      	ldr	r3, [sp, #8]
}
 8007558:	b004      	add	sp, #16
 800755a:	4770      	bx	lr
    __HAL_RCC_TIM2_CLK_ENABLE();
 800755c:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8007560:	2200      	movs	r2, #0
 8007562:	9201      	str	r2, [sp, #4]
 8007564:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007566:	f042 0201 	orr.w	r2, r2, #1
 800756a:	641a      	str	r2, [r3, #64]	; 0x40
 800756c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800756e:	f003 0301 	and.w	r3, r3, #1
 8007572:	9301      	str	r3, [sp, #4]
 8007574:	9b01      	ldr	r3, [sp, #4]
}
 8007576:	b004      	add	sp, #16
 8007578:	4770      	bx	lr
 800757a:	bf00      	nop
 800757c:	40010000 	.word	0x40010000
 8007580:	40010400 	.word	0x40010400
 8007584:	40001800 	.word	0x40001800
 8007588:	40023800 	.word	0x40023800

0800758c <HAL_TIM_Base_MspInit>:
  if(tim_baseHandle->Instance==TIM6)
 800758c:	6802      	ldr	r2, [r0, #0]
 800758e:	4b0e      	ldr	r3, [pc, #56]	; (80075c8 <HAL_TIM_Base_MspInit+0x3c>)
 8007590:	429a      	cmp	r2, r3
 8007592:	d000      	beq.n	8007596 <HAL_TIM_Base_MspInit+0xa>
 8007594:	4770      	bx	lr
{
 8007596:	b500      	push	{lr}
 8007598:	b083      	sub	sp, #12
    __HAL_RCC_TIM6_CLK_ENABLE();
 800759a:	2200      	movs	r2, #0
 800759c:	f503 330a 	add.w	r3, r3, #141312	; 0x22800
 80075a0:	9201      	str	r2, [sp, #4]
 80075a2:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80075a4:	f041 0110 	orr.w	r1, r1, #16
 80075a8:	6419      	str	r1, [r3, #64]	; 0x40
 80075aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075ac:	f003 0310 	and.w	r3, r3, #16
 80075b0:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80075b2:	2101      	movs	r1, #1
 80075b4:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 80075b6:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80075b8:	f7fa f8aa 	bl	8001710 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80075bc:	2036      	movs	r0, #54	; 0x36
}
 80075be:	b003      	add	sp, #12
 80075c0:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80075c4:	f7fa b8da 	b.w	800177c <HAL_NVIC_EnableIRQ>
 80075c8:	40001000 	.word	0x40001000

080075cc <MX_UART7_Init>:

/* UART7 init function */
void MX_UART7_Init(void)
{

  huart7.Instance = UART7;
 80075cc:	4b0b      	ldr	r3, [pc, #44]	; (80075fc <MX_UART7_Init+0x30>)
 80075ce:	4a0c      	ldr	r2, [pc, #48]	; (8007600 <MX_UART7_Init+0x34>)
{
 80075d0:	b510      	push	{r4, lr}
  huart7.Init.BaudRate = 115200;
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
  huart7.Init.StopBits = UART_STOPBITS_1;
  huart7.Init.Parity = UART_PARITY_NONE;
  huart7.Init.Mode = UART_MODE_TX_RX;
 80075d2:	210c      	movs	r1, #12
  huart7.Instance = UART7;
 80075d4:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 80075d6:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 80075da:	2200      	movs	r2, #0
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart7) != HAL_OK)
 80075dc:	4618      	mov	r0, r3
  huart7.Init.BaudRate = 115200;
 80075de:	605c      	str	r4, [r3, #4]
  huart7.Init.Mode = UART_MODE_TX_RX;
 80075e0:	6159      	str	r1, [r3, #20]
  huart7.Init.StopBits = UART_STOPBITS_1;
 80075e2:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart7.Init.Parity = UART_PARITY_NONE;
 80075e6:	611a      	str	r2, [r3, #16]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 80075e8:	e9c3 2206 	strd	r2, r2, [r3, #24]
  if (HAL_UART_Init(&huart7) != HAL_OK)
 80075ec:	f7fb fbe6 	bl	8002dbc <HAL_UART_Init>
 80075f0:	b900      	cbnz	r0, 80075f4 <MX_UART7_Init+0x28>
  {
    Error_Handler();
  }

}
 80075f2:	bd10      	pop	{r4, pc}
 80075f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 80075f8:	f7ff b806 	b.w	8006608 <Error_Handler>
 80075fc:	200008a8 	.word	0x200008a8
 8007600:	40007800 	.word	0x40007800

08007604 <MX_UART8_Init>:
/* UART8 init function */
void MX_UART8_Init(void)
{

  huart8.Instance = UART8;
 8007604:	4b0b      	ldr	r3, [pc, #44]	; (8007634 <MX_UART8_Init+0x30>)
 8007606:	4a0c      	ldr	r2, [pc, #48]	; (8007638 <MX_UART8_Init+0x34>)
{
 8007608:	b510      	push	{r4, lr}
  huart8.Init.BaudRate = 115200;
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
  huart8.Init.StopBits = UART_STOPBITS_1;
  huart8.Init.Parity = UART_PARITY_NONE;
  huart8.Init.Mode = UART_MODE_TX_RX;
 800760a:	210c      	movs	r1, #12
  huart8.Instance = UART8;
 800760c:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 800760e:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 8007612:	2200      	movs	r2, #0
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart8) != HAL_OK)
 8007614:	4618      	mov	r0, r3
  huart8.Init.BaudRate = 115200;
 8007616:	605c      	str	r4, [r3, #4]
  huart8.Init.Mode = UART_MODE_TX_RX;
 8007618:	6159      	str	r1, [r3, #20]
  huart8.Init.StopBits = UART_STOPBITS_1;
 800761a:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart8.Init.Parity = UART_PARITY_NONE;
 800761e:	611a      	str	r2, [r3, #16]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8007620:	e9c3 2206 	strd	r2, r2, [r3, #24]
  if (HAL_UART_Init(&huart8) != HAL_OK)
 8007624:	f7fb fbca 	bl	8002dbc <HAL_UART_Init>
 8007628:	b900      	cbnz	r0, 800762c <MX_UART8_Init+0x28>
  {
    Error_Handler();
  }

}
 800762a:	bd10      	pop	{r4, pc}
 800762c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8007630:	f7fe bfea 	b.w	8006608 <Error_Handler>
 8007634:	20000928 	.word	0x20000928
 8007638:	40007c00 	.word	0x40007c00

0800763c <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
 800763c:	4b0b      	ldr	r3, [pc, #44]	; (800766c <MX_USART1_UART_Init+0x30>)
 800763e:	4a0c      	ldr	r2, [pc, #48]	; (8007670 <MX_USART1_UART_Init+0x34>)
{
 8007640:	b510      	push	{r4, lr}
  huart1.Init.BaudRate = 100000;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8007642:	210c      	movs	r1, #12
  huart1.Init.BaudRate = 100000;
 8007644:	4c0b      	ldr	r4, [pc, #44]	; (8007674 <MX_USART1_UART_Init+0x38>)
  huart1.Instance = USART1;
 8007646:	601a      	str	r2, [r3, #0]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8007648:	4618      	mov	r0, r3
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800764a:	2200      	movs	r2, #0
  huart1.Init.BaudRate = 100000;
 800764c:	605c      	str	r4, [r3, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800764e:	6159      	str	r1, [r3, #20]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8007650:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart1.Init.Parity = UART_PARITY_NONE;
 8007654:	611a      	str	r2, [r3, #16]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8007656:	e9c3 2206 	strd	r2, r2, [r3, #24]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800765a:	f7fb fbaf 	bl	8002dbc <HAL_UART_Init>
 800765e:	b900      	cbnz	r0, 8007662 <MX_USART1_UART_Init+0x26>
  {
    Error_Handler();
  }

}
 8007660:	bd10      	pop	{r4, pc}
 8007662:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8007666:	f7fe bfcf 	b.w	8006608 <Error_Handler>
 800766a:	bf00      	nop
 800766c:	200008e8 	.word	0x200008e8
 8007670:	40011000 	.word	0x40011000
 8007674:	000186a0 	.word	0x000186a0

08007678 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{

  huart6.Instance = USART6;
 8007678:	4b0b      	ldr	r3, [pc, #44]	; (80076a8 <MX_USART6_UART_Init+0x30>)
 800767a:	4a0c      	ldr	r2, [pc, #48]	; (80076ac <MX_USART6_UART_Init+0x34>)
{
 800767c:	b510      	push	{r4, lr}
  huart6.Init.BaudRate = 115200;
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
  huart6.Init.StopBits = UART_STOPBITS_1;
  huart6.Init.Parity = UART_PARITY_NONE;
  huart6.Init.Mode = UART_MODE_TX_RX;
 800767e:	210c      	movs	r1, #12
  huart6.Instance = USART6;
 8007680:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8007682:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8007686:	2200      	movs	r2, #0
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8007688:	4618      	mov	r0, r3
  huart6.Init.BaudRate = 115200;
 800768a:	605c      	str	r4, [r3, #4]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800768c:	6159      	str	r1, [r3, #20]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800768e:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart6.Init.Parity = UART_PARITY_NONE;
 8007692:	611a      	str	r2, [r3, #16]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8007694:	e9c3 2206 	strd	r2, r2, [r3, #24]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8007698:	f7fb fb90 	bl	8002dbc <HAL_UART_Init>
 800769c:	b900      	cbnz	r0, 80076a0 <MX_USART6_UART_Init+0x28>
  {
    Error_Handler();
  }

}
 800769e:	bd10      	pop	{r4, pc}
 80076a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 80076a4:	f7fe bfb0 	b.w	8006608 <Error_Handler>
 80076a8:	20000968 	.word	0x20000968
 80076ac:	40011400 	.word	0x40011400

080076b0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80076b0:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(uartHandle->Instance==UART7)
 80076b2:	6803      	ldr	r3, [r0, #0]
 80076b4:	4a6a      	ldr	r2, [pc, #424]	; (8007860 <HAL_UART_MspInit+0x1b0>)
{
 80076b6:	b08e      	sub	sp, #56	; 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80076b8:	2400      	movs	r4, #0
  if(uartHandle->Instance==UART7)
 80076ba:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80076bc:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 80076c0:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
 80076c4:	940d      	str	r4, [sp, #52]	; 0x34
  if(uartHandle->Instance==UART7)
 80076c6:	d053      	beq.n	8007770 <HAL_UART_MspInit+0xc0>

  /* USER CODE BEGIN UART7_MspInit 1 */

  /* USER CODE END UART7_MspInit 1 */
  }
  else if(uartHandle->Instance==UART8)
 80076c8:	4a66      	ldr	r2, [pc, #408]	; (8007864 <HAL_UART_MspInit+0x1b4>)
 80076ca:	4293      	cmp	r3, r2
 80076cc:	d076      	beq.n	80077bc <HAL_UART_MspInit+0x10c>

  /* USER CODE BEGIN UART8_MspInit 1 */

  /* USER CODE END UART8_MspInit 1 */
  }
  else if(uartHandle->Instance==USART1)
 80076ce:	4a66      	ldr	r2, [pc, #408]	; (8007868 <HAL_UART_MspInit+0x1b8>)
 80076d0:	4293      	cmp	r3, r2
 80076d2:	f000 8097 	beq.w	8007804 <HAL_UART_MspInit+0x154>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART6)
 80076d6:	4a65      	ldr	r2, [pc, #404]	; (800786c <HAL_UART_MspInit+0x1bc>)
 80076d8:	4293      	cmp	r3, r2
 80076da:	d001      	beq.n	80076e0 <HAL_UART_MspInit+0x30>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80076dc:	b00e      	add	sp, #56	; 0x38
 80076de:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART6_CLK_ENABLE();
 80076e0:	4b63      	ldr	r3, [pc, #396]	; (8007870 <HAL_UART_MspInit+0x1c0>)
 80076e2:	9407      	str	r4, [sp, #28]
 80076e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80076e6:	4e63      	ldr	r6, [pc, #396]	; (8007874 <HAL_UART_MspInit+0x1c4>)
    __HAL_RCC_USART6_CLK_ENABLE();
 80076e8:	f042 0220 	orr.w	r2, r2, #32
 80076ec:	645a      	str	r2, [r3, #68]	; 0x44
 80076ee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80076f0:	f002 0220 	and.w	r2, r2, #32
 80076f4:	9207      	str	r2, [sp, #28]
 80076f6:	9a07      	ldr	r2, [sp, #28]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80076f8:	9408      	str	r4, [sp, #32]
 80076fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80076fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007700:	631a      	str	r2, [r3, #48]	; 0x30
 8007702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007704:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007708:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_9;
 800770a:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 800770e:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007710:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8007712:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007714:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8007716:	f04f 0c03 	mov.w	ip, #3
 800771a:	2308      	movs	r3, #8
 800771c:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800771e:	4856      	ldr	r0, [pc, #344]	; (8007878 <HAL_UART_MspInit+0x1c8>)
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8007720:	9a08      	ldr	r2, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8007722:	e9cd c30c 	strd	ip, r3, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8007726:	f7fa f9d3 	bl	8001ad0 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 800772a:	4854      	ldr	r0, [pc, #336]	; (800787c <HAL_UART_MspInit+0x1cc>)
 800772c:	6030      	str	r0, [r6, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 800772e:	f04f 6120 	mov.w	r1, #167772160	; 0xa000000
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007732:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8007736:	f44f 7380 	mov.w	r3, #256	; 0x100
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 800773a:	4630      	mov	r0, r6
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800773c:	60b4      	str	r4, [r6, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800773e:	60f4      	str	r4, [r6, #12]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007740:	e9c6 4405 	strd	r4, r4, [r6, #20]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007744:	e9c6 4408 	strd	r4, r4, [r6, #32]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8007748:	6071      	str	r1, [r6, #4]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 800774a:	6132      	str	r2, [r6, #16]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 800774c:	61f3      	str	r3, [r6, #28]
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 800774e:	f7fa f83d 	bl	80017cc <HAL_DMA_Init>
 8007752:	2800      	cmp	r0, #0
 8007754:	f040 8081 	bne.w	800785a <HAL_UART_MspInit+0x1aa>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8007758:	2200      	movs	r2, #0
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 800775a:	636e      	str	r6, [r5, #52]	; 0x34
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800775c:	4611      	mov	r1, r2
 800775e:	2047      	movs	r0, #71	; 0x47
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8007760:	63b5      	str	r5, [r6, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8007762:	f7f9 ffd5 	bl	8001710 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8007766:	2047      	movs	r0, #71	; 0x47
 8007768:	f7fa f808 	bl	800177c <HAL_NVIC_EnableIRQ>
}
 800776c:	b00e      	add	sp, #56	; 0x38
 800776e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_UART7_CLK_ENABLE();
 8007770:	4b3f      	ldr	r3, [pc, #252]	; (8007870 <HAL_UART_MspInit+0x1c0>)
 8007772:	9401      	str	r4, [sp, #4]
 8007774:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007776:	4842      	ldr	r0, [pc, #264]	; (8007880 <HAL_UART_MspInit+0x1d0>)
    __HAL_RCC_UART7_CLK_ENABLE();
 8007778:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800777c:	641a      	str	r2, [r3, #64]	; 0x40
 800777e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007780:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8007784:	9201      	str	r2, [sp, #4]
 8007786:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8007788:	9402      	str	r4, [sp, #8]
 800778a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800778c:	f042 0210 	orr.w	r2, r2, #16
 8007790:	631a      	str	r2, [r3, #48]	; 0x30
 8007792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007794:	f003 0310 	and.w	r3, r3, #16
 8007798:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7;
 800779a:	f44f 73c0 	mov.w	r3, #384	; 0x180
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800779e:	2203      	movs	r2, #3
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7;
 80077a0:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80077a2:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 80077a4:	2308      	movs	r3, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80077a6:	2502      	movs	r5, #2
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80077a8:	2401      	movs	r4, #1
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80077aa:	9e02      	ldr	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80077ac:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 80077b0:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80077b4:	f7fa f98c 	bl	8001ad0 <HAL_GPIO_Init>
}
 80077b8:	b00e      	add	sp, #56	; 0x38
 80077ba:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_UART8_CLK_ENABLE();
 80077bc:	4b2c      	ldr	r3, [pc, #176]	; (8007870 <HAL_UART_MspInit+0x1c0>)
 80077be:	9403      	str	r4, [sp, #12]
 80077c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80077c2:	482f      	ldr	r0, [pc, #188]	; (8007880 <HAL_UART_MspInit+0x1d0>)
    __HAL_RCC_UART8_CLK_ENABLE();
 80077c4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80077c8:	641a      	str	r2, [r3, #64]	; 0x40
 80077ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80077cc:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80077d0:	9203      	str	r2, [sp, #12]
 80077d2:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80077d4:	9404      	str	r4, [sp, #16]
 80077d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80077d8:	f042 0210 	orr.w	r2, r2, #16
 80077dc:	631a      	str	r2, [r3, #48]	; 0x30
 80077de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077e0:	f003 0310 	and.w	r3, r3, #16
 80077e4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 80077e6:	2208      	movs	r2, #8
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 80077e8:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80077ea:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80077ec:	2502      	movs	r5, #2
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80077ee:	2401      	movs	r4, #1
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80077f0:	9e04      	ldr	r6, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 80077f2:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80077f4:	930c      	str	r3, [sp, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80077f6:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 80077fa:	920d      	str	r2, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80077fc:	f7fa f968 	bl	8001ad0 <HAL_GPIO_Init>
}
 8007800:	b00e      	add	sp, #56	; 0x38
 8007802:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8007804:	4b1a      	ldr	r3, [pc, #104]	; (8007870 <HAL_UART_MspInit+0x1c0>)
 8007806:	9405      	str	r4, [sp, #20]
 8007808:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800780a:	481e      	ldr	r0, [pc, #120]	; (8007884 <HAL_UART_MspInit+0x1d4>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800780c:	f042 0210 	orr.w	r2, r2, #16
 8007810:	645a      	str	r2, [r3, #68]	; 0x44
 8007812:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007814:	f002 0210 	and.w	r2, r2, #16
 8007818:	9205      	str	r2, [sp, #20]
 800781a:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800781c:	9406      	str	r4, [sp, #24]
 800781e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007820:	f042 0202 	orr.w	r2, r2, #2
 8007824:	631a      	str	r2, [r3, #48]	; 0x30
 8007826:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007828:	f003 0302 	and.w	r3, r3, #2
 800782c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 800782e:	23c0      	movs	r3, #192	; 0xc0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007830:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007832:	2203      	movs	r2, #3
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8007834:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007836:	2502      	movs	r5, #2
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8007838:	2307      	movs	r3, #7
 800783a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800783e:	9e06      	ldr	r6, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007840:	950a      	str	r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007842:	f7fa f945 	bl	8001ad0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8007846:	4622      	mov	r2, r4
 8007848:	4621      	mov	r1, r4
 800784a:	2025      	movs	r0, #37	; 0x25
 800784c:	f7f9 ff60 	bl	8001710 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8007850:	2025      	movs	r0, #37	; 0x25
 8007852:	f7f9 ff93 	bl	800177c <HAL_NVIC_EnableIRQ>
}
 8007856:	b00e      	add	sp, #56	; 0x38
 8007858:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 800785a:	f7fe fed5 	bl	8006608 <Error_Handler>
 800785e:	e77b      	b.n	8007758 <HAL_UART_MspInit+0xa8>
 8007860:	40007800 	.word	0x40007800
 8007864:	40007c00 	.word	0x40007c00
 8007868:	40011000 	.word	0x40011000
 800786c:	40011400 	.word	0x40011400
 8007870:	40023800 	.word	0x40023800
 8007874:	20000848 	.word	0x20000848
 8007878:	40021800 	.word	0x40021800
 800787c:	40026428 	.word	0x40026428
 8007880:	40021000 	.word	0x40021000
 8007884:	40020400 	.word	0x40020400

08007888 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8007888:	f8df d034 	ldr.w	sp, [pc, #52]	; 80078c0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800788c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800788e:	e003      	b.n	8007898 <LoopCopyDataInit>

08007890 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8007890:	4b0c      	ldr	r3, [pc, #48]	; (80078c4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8007892:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8007894:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8007896:	3104      	adds	r1, #4

08007898 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8007898:	480b      	ldr	r0, [pc, #44]	; (80078c8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800789a:	4b0c      	ldr	r3, [pc, #48]	; (80078cc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800789c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800789e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80078a0:	d3f6      	bcc.n	8007890 <CopyDataInit>
  ldr  r2, =_sbss
 80078a2:	4a0b      	ldr	r2, [pc, #44]	; (80078d0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80078a4:	e002      	b.n	80078ac <LoopFillZerobss>

080078a6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80078a6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80078a8:	f842 3b04 	str.w	r3, [r2], #4

080078ac <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80078ac:	4b09      	ldr	r3, [pc, #36]	; (80078d4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80078ae:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80078b0:	d3f9      	bcc.n	80078a6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80078b2:	f7ff fa39 	bl	8006d28 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80078b6:	f000 f817 	bl	80078e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80078ba:	f7fe f823 	bl	8005904 <main>
  bx  lr    
 80078be:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80078c0:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 80078c4:	0800c9e8 	.word	0x0800c9e8
  ldr  r0, =_sdata
 80078c8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80078cc:	200001fc 	.word	0x200001fc
  ldr  r2, =_sbss
 80078d0:	200001fc 	.word	0x200001fc
  ldr  r3, = _ebss
 80078d4:	200009ac 	.word	0x200009ac

080078d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80078d8:	e7fe      	b.n	80078d8 <ADC_IRQHandler>
	...

080078dc <__errno>:
 80078dc:	4b01      	ldr	r3, [pc, #4]	; (80078e4 <__errno+0x8>)
 80078de:	6818      	ldr	r0, [r3, #0]
 80078e0:	4770      	bx	lr
 80078e2:	bf00      	nop
 80078e4:	20000028 	.word	0x20000028

080078e8 <__libc_init_array>:
 80078e8:	b570      	push	{r4, r5, r6, lr}
 80078ea:	4e0d      	ldr	r6, [pc, #52]	; (8007920 <__libc_init_array+0x38>)
 80078ec:	4c0d      	ldr	r4, [pc, #52]	; (8007924 <__libc_init_array+0x3c>)
 80078ee:	1ba4      	subs	r4, r4, r6
 80078f0:	10a4      	asrs	r4, r4, #2
 80078f2:	2500      	movs	r5, #0
 80078f4:	42a5      	cmp	r5, r4
 80078f6:	d109      	bne.n	800790c <__libc_init_array+0x24>
 80078f8:	4e0b      	ldr	r6, [pc, #44]	; (8007928 <__libc_init_array+0x40>)
 80078fa:	4c0c      	ldr	r4, [pc, #48]	; (800792c <__libc_init_array+0x44>)
 80078fc:	f004 fc9a 	bl	800c234 <_init>
 8007900:	1ba4      	subs	r4, r4, r6
 8007902:	10a4      	asrs	r4, r4, #2
 8007904:	2500      	movs	r5, #0
 8007906:	42a5      	cmp	r5, r4
 8007908:	d105      	bne.n	8007916 <__libc_init_array+0x2e>
 800790a:	bd70      	pop	{r4, r5, r6, pc}
 800790c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007910:	4798      	blx	r3
 8007912:	3501      	adds	r5, #1
 8007914:	e7ee      	b.n	80078f4 <__libc_init_array+0xc>
 8007916:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800791a:	4798      	blx	r3
 800791c:	3501      	adds	r5, #1
 800791e:	e7f2      	b.n	8007906 <__libc_init_array+0x1e>
 8007920:	0800c9e0 	.word	0x0800c9e0
 8007924:	0800c9e0 	.word	0x0800c9e0
 8007928:	0800c9e0 	.word	0x0800c9e0
 800792c:	0800c9e4 	.word	0x0800c9e4

08007930 <memset>:
 8007930:	4402      	add	r2, r0
 8007932:	4603      	mov	r3, r0
 8007934:	4293      	cmp	r3, r2
 8007936:	d100      	bne.n	800793a <memset+0xa>
 8007938:	4770      	bx	lr
 800793a:	f803 1b01 	strb.w	r1, [r3], #1
 800793e:	e7f9      	b.n	8007934 <memset+0x4>

08007940 <__cvt>:
 8007940:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007944:	ec55 4b10 	vmov	r4, r5, d0
 8007948:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800794a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800794e:	2d00      	cmp	r5, #0
 8007950:	460e      	mov	r6, r1
 8007952:	4691      	mov	r9, r2
 8007954:	4619      	mov	r1, r3
 8007956:	bfb8      	it	lt
 8007958:	4622      	movlt	r2, r4
 800795a:	462b      	mov	r3, r5
 800795c:	f027 0720 	bic.w	r7, r7, #32
 8007960:	bfbb      	ittet	lt
 8007962:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007966:	461d      	movlt	r5, r3
 8007968:	2300      	movge	r3, #0
 800796a:	232d      	movlt	r3, #45	; 0x2d
 800796c:	bfb8      	it	lt
 800796e:	4614      	movlt	r4, r2
 8007970:	2f46      	cmp	r7, #70	; 0x46
 8007972:	700b      	strb	r3, [r1, #0]
 8007974:	d004      	beq.n	8007980 <__cvt+0x40>
 8007976:	2f45      	cmp	r7, #69	; 0x45
 8007978:	d100      	bne.n	800797c <__cvt+0x3c>
 800797a:	3601      	adds	r6, #1
 800797c:	2102      	movs	r1, #2
 800797e:	e000      	b.n	8007982 <__cvt+0x42>
 8007980:	2103      	movs	r1, #3
 8007982:	ab03      	add	r3, sp, #12
 8007984:	9301      	str	r3, [sp, #4]
 8007986:	ab02      	add	r3, sp, #8
 8007988:	9300      	str	r3, [sp, #0]
 800798a:	4632      	mov	r2, r6
 800798c:	4653      	mov	r3, sl
 800798e:	ec45 4b10 	vmov	d0, r4, r5
 8007992:	f000 feb1 	bl	80086f8 <_dtoa_r>
 8007996:	2f47      	cmp	r7, #71	; 0x47
 8007998:	4680      	mov	r8, r0
 800799a:	d102      	bne.n	80079a2 <__cvt+0x62>
 800799c:	f019 0f01 	tst.w	r9, #1
 80079a0:	d026      	beq.n	80079f0 <__cvt+0xb0>
 80079a2:	2f46      	cmp	r7, #70	; 0x46
 80079a4:	eb08 0906 	add.w	r9, r8, r6
 80079a8:	d111      	bne.n	80079ce <__cvt+0x8e>
 80079aa:	f898 3000 	ldrb.w	r3, [r8]
 80079ae:	2b30      	cmp	r3, #48	; 0x30
 80079b0:	d10a      	bne.n	80079c8 <__cvt+0x88>
 80079b2:	2200      	movs	r2, #0
 80079b4:	2300      	movs	r3, #0
 80079b6:	4620      	mov	r0, r4
 80079b8:	4629      	mov	r1, r5
 80079ba:	f7f9 f895 	bl	8000ae8 <__aeabi_dcmpeq>
 80079be:	b918      	cbnz	r0, 80079c8 <__cvt+0x88>
 80079c0:	f1c6 0601 	rsb	r6, r6, #1
 80079c4:	f8ca 6000 	str.w	r6, [sl]
 80079c8:	f8da 3000 	ldr.w	r3, [sl]
 80079cc:	4499      	add	r9, r3
 80079ce:	2200      	movs	r2, #0
 80079d0:	2300      	movs	r3, #0
 80079d2:	4620      	mov	r0, r4
 80079d4:	4629      	mov	r1, r5
 80079d6:	f7f9 f887 	bl	8000ae8 <__aeabi_dcmpeq>
 80079da:	b938      	cbnz	r0, 80079ec <__cvt+0xac>
 80079dc:	2230      	movs	r2, #48	; 0x30
 80079de:	9b03      	ldr	r3, [sp, #12]
 80079e0:	454b      	cmp	r3, r9
 80079e2:	d205      	bcs.n	80079f0 <__cvt+0xb0>
 80079e4:	1c59      	adds	r1, r3, #1
 80079e6:	9103      	str	r1, [sp, #12]
 80079e8:	701a      	strb	r2, [r3, #0]
 80079ea:	e7f8      	b.n	80079de <__cvt+0x9e>
 80079ec:	f8cd 900c 	str.w	r9, [sp, #12]
 80079f0:	9b03      	ldr	r3, [sp, #12]
 80079f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80079f4:	eba3 0308 	sub.w	r3, r3, r8
 80079f8:	4640      	mov	r0, r8
 80079fa:	6013      	str	r3, [r2, #0]
 80079fc:	b004      	add	sp, #16
 80079fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08007a02 <__exponent>:
 8007a02:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a04:	2900      	cmp	r1, #0
 8007a06:	4604      	mov	r4, r0
 8007a08:	bfba      	itte	lt
 8007a0a:	4249      	neglt	r1, r1
 8007a0c:	232d      	movlt	r3, #45	; 0x2d
 8007a0e:	232b      	movge	r3, #43	; 0x2b
 8007a10:	2909      	cmp	r1, #9
 8007a12:	f804 2b02 	strb.w	r2, [r4], #2
 8007a16:	7043      	strb	r3, [r0, #1]
 8007a18:	dd20      	ble.n	8007a5c <__exponent+0x5a>
 8007a1a:	f10d 0307 	add.w	r3, sp, #7
 8007a1e:	461f      	mov	r7, r3
 8007a20:	260a      	movs	r6, #10
 8007a22:	fb91 f5f6 	sdiv	r5, r1, r6
 8007a26:	fb06 1115 	mls	r1, r6, r5, r1
 8007a2a:	3130      	adds	r1, #48	; 0x30
 8007a2c:	2d09      	cmp	r5, #9
 8007a2e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007a32:	f103 32ff 	add.w	r2, r3, #4294967295
 8007a36:	4629      	mov	r1, r5
 8007a38:	dc09      	bgt.n	8007a4e <__exponent+0x4c>
 8007a3a:	3130      	adds	r1, #48	; 0x30
 8007a3c:	3b02      	subs	r3, #2
 8007a3e:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007a42:	42bb      	cmp	r3, r7
 8007a44:	4622      	mov	r2, r4
 8007a46:	d304      	bcc.n	8007a52 <__exponent+0x50>
 8007a48:	1a10      	subs	r0, r2, r0
 8007a4a:	b003      	add	sp, #12
 8007a4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a4e:	4613      	mov	r3, r2
 8007a50:	e7e7      	b.n	8007a22 <__exponent+0x20>
 8007a52:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a56:	f804 2b01 	strb.w	r2, [r4], #1
 8007a5a:	e7f2      	b.n	8007a42 <__exponent+0x40>
 8007a5c:	2330      	movs	r3, #48	; 0x30
 8007a5e:	4419      	add	r1, r3
 8007a60:	7083      	strb	r3, [r0, #2]
 8007a62:	1d02      	adds	r2, r0, #4
 8007a64:	70c1      	strb	r1, [r0, #3]
 8007a66:	e7ef      	b.n	8007a48 <__exponent+0x46>

08007a68 <_printf_float>:
 8007a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a6c:	b08d      	sub	sp, #52	; 0x34
 8007a6e:	460c      	mov	r4, r1
 8007a70:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8007a74:	4616      	mov	r6, r2
 8007a76:	461f      	mov	r7, r3
 8007a78:	4605      	mov	r5, r0
 8007a7a:	f001 fd6f 	bl	800955c <_localeconv_r>
 8007a7e:	6803      	ldr	r3, [r0, #0]
 8007a80:	9304      	str	r3, [sp, #16]
 8007a82:	4618      	mov	r0, r3
 8007a84:	f7f8 fbb4 	bl	80001f0 <strlen>
 8007a88:	2300      	movs	r3, #0
 8007a8a:	930a      	str	r3, [sp, #40]	; 0x28
 8007a8c:	f8d8 3000 	ldr.w	r3, [r8]
 8007a90:	9005      	str	r0, [sp, #20]
 8007a92:	3307      	adds	r3, #7
 8007a94:	f023 0307 	bic.w	r3, r3, #7
 8007a98:	f103 0208 	add.w	r2, r3, #8
 8007a9c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007aa0:	f8d4 b000 	ldr.w	fp, [r4]
 8007aa4:	f8c8 2000 	str.w	r2, [r8]
 8007aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aac:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007ab0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007ab4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007ab8:	9307      	str	r3, [sp, #28]
 8007aba:	f8cd 8018 	str.w	r8, [sp, #24]
 8007abe:	f04f 32ff 	mov.w	r2, #4294967295
 8007ac2:	4ba7      	ldr	r3, [pc, #668]	; (8007d60 <_printf_float+0x2f8>)
 8007ac4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007ac8:	f7f9 f840 	bl	8000b4c <__aeabi_dcmpun>
 8007acc:	bb70      	cbnz	r0, 8007b2c <_printf_float+0xc4>
 8007ace:	f04f 32ff 	mov.w	r2, #4294967295
 8007ad2:	4ba3      	ldr	r3, [pc, #652]	; (8007d60 <_printf_float+0x2f8>)
 8007ad4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007ad8:	f7f9 f81a 	bl	8000b10 <__aeabi_dcmple>
 8007adc:	bb30      	cbnz	r0, 8007b2c <_printf_float+0xc4>
 8007ade:	2200      	movs	r2, #0
 8007ae0:	2300      	movs	r3, #0
 8007ae2:	4640      	mov	r0, r8
 8007ae4:	4649      	mov	r1, r9
 8007ae6:	f7f9 f809 	bl	8000afc <__aeabi_dcmplt>
 8007aea:	b110      	cbz	r0, 8007af2 <_printf_float+0x8a>
 8007aec:	232d      	movs	r3, #45	; 0x2d
 8007aee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007af2:	4a9c      	ldr	r2, [pc, #624]	; (8007d64 <_printf_float+0x2fc>)
 8007af4:	4b9c      	ldr	r3, [pc, #624]	; (8007d68 <_printf_float+0x300>)
 8007af6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007afa:	bf8c      	ite	hi
 8007afc:	4690      	movhi	r8, r2
 8007afe:	4698      	movls	r8, r3
 8007b00:	2303      	movs	r3, #3
 8007b02:	f02b 0204 	bic.w	r2, fp, #4
 8007b06:	6123      	str	r3, [r4, #16]
 8007b08:	6022      	str	r2, [r4, #0]
 8007b0a:	f04f 0900 	mov.w	r9, #0
 8007b0e:	9700      	str	r7, [sp, #0]
 8007b10:	4633      	mov	r3, r6
 8007b12:	aa0b      	add	r2, sp, #44	; 0x2c
 8007b14:	4621      	mov	r1, r4
 8007b16:	4628      	mov	r0, r5
 8007b18:	f000 f9e6 	bl	8007ee8 <_printf_common>
 8007b1c:	3001      	adds	r0, #1
 8007b1e:	f040 808d 	bne.w	8007c3c <_printf_float+0x1d4>
 8007b22:	f04f 30ff 	mov.w	r0, #4294967295
 8007b26:	b00d      	add	sp, #52	; 0x34
 8007b28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b2c:	4642      	mov	r2, r8
 8007b2e:	464b      	mov	r3, r9
 8007b30:	4640      	mov	r0, r8
 8007b32:	4649      	mov	r1, r9
 8007b34:	f7f9 f80a 	bl	8000b4c <__aeabi_dcmpun>
 8007b38:	b110      	cbz	r0, 8007b40 <_printf_float+0xd8>
 8007b3a:	4a8c      	ldr	r2, [pc, #560]	; (8007d6c <_printf_float+0x304>)
 8007b3c:	4b8c      	ldr	r3, [pc, #560]	; (8007d70 <_printf_float+0x308>)
 8007b3e:	e7da      	b.n	8007af6 <_printf_float+0x8e>
 8007b40:	6861      	ldr	r1, [r4, #4]
 8007b42:	1c4b      	adds	r3, r1, #1
 8007b44:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8007b48:	a80a      	add	r0, sp, #40	; 0x28
 8007b4a:	d13e      	bne.n	8007bca <_printf_float+0x162>
 8007b4c:	2306      	movs	r3, #6
 8007b4e:	6063      	str	r3, [r4, #4]
 8007b50:	2300      	movs	r3, #0
 8007b52:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007b56:	ab09      	add	r3, sp, #36	; 0x24
 8007b58:	9300      	str	r3, [sp, #0]
 8007b5a:	ec49 8b10 	vmov	d0, r8, r9
 8007b5e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007b62:	6022      	str	r2, [r4, #0]
 8007b64:	f8cd a004 	str.w	sl, [sp, #4]
 8007b68:	6861      	ldr	r1, [r4, #4]
 8007b6a:	4628      	mov	r0, r5
 8007b6c:	f7ff fee8 	bl	8007940 <__cvt>
 8007b70:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8007b74:	2b47      	cmp	r3, #71	; 0x47
 8007b76:	4680      	mov	r8, r0
 8007b78:	d109      	bne.n	8007b8e <_printf_float+0x126>
 8007b7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b7c:	1cd8      	adds	r0, r3, #3
 8007b7e:	db02      	blt.n	8007b86 <_printf_float+0x11e>
 8007b80:	6862      	ldr	r2, [r4, #4]
 8007b82:	4293      	cmp	r3, r2
 8007b84:	dd47      	ble.n	8007c16 <_printf_float+0x1ae>
 8007b86:	f1aa 0a02 	sub.w	sl, sl, #2
 8007b8a:	fa5f fa8a 	uxtb.w	sl, sl
 8007b8e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007b92:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b94:	d824      	bhi.n	8007be0 <_printf_float+0x178>
 8007b96:	3901      	subs	r1, #1
 8007b98:	4652      	mov	r2, sl
 8007b9a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007b9e:	9109      	str	r1, [sp, #36]	; 0x24
 8007ba0:	f7ff ff2f 	bl	8007a02 <__exponent>
 8007ba4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ba6:	1813      	adds	r3, r2, r0
 8007ba8:	2a01      	cmp	r2, #1
 8007baa:	4681      	mov	r9, r0
 8007bac:	6123      	str	r3, [r4, #16]
 8007bae:	dc02      	bgt.n	8007bb6 <_printf_float+0x14e>
 8007bb0:	6822      	ldr	r2, [r4, #0]
 8007bb2:	07d1      	lsls	r1, r2, #31
 8007bb4:	d501      	bpl.n	8007bba <_printf_float+0x152>
 8007bb6:	3301      	adds	r3, #1
 8007bb8:	6123      	str	r3, [r4, #16]
 8007bba:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d0a5      	beq.n	8007b0e <_printf_float+0xa6>
 8007bc2:	232d      	movs	r3, #45	; 0x2d
 8007bc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007bc8:	e7a1      	b.n	8007b0e <_printf_float+0xa6>
 8007bca:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8007bce:	f000 8177 	beq.w	8007ec0 <_printf_float+0x458>
 8007bd2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007bd6:	d1bb      	bne.n	8007b50 <_printf_float+0xe8>
 8007bd8:	2900      	cmp	r1, #0
 8007bda:	d1b9      	bne.n	8007b50 <_printf_float+0xe8>
 8007bdc:	2301      	movs	r3, #1
 8007bde:	e7b6      	b.n	8007b4e <_printf_float+0xe6>
 8007be0:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8007be4:	d119      	bne.n	8007c1a <_printf_float+0x1b2>
 8007be6:	2900      	cmp	r1, #0
 8007be8:	6863      	ldr	r3, [r4, #4]
 8007bea:	dd0c      	ble.n	8007c06 <_printf_float+0x19e>
 8007bec:	6121      	str	r1, [r4, #16]
 8007bee:	b913      	cbnz	r3, 8007bf6 <_printf_float+0x18e>
 8007bf0:	6822      	ldr	r2, [r4, #0]
 8007bf2:	07d2      	lsls	r2, r2, #31
 8007bf4:	d502      	bpl.n	8007bfc <_printf_float+0x194>
 8007bf6:	3301      	adds	r3, #1
 8007bf8:	440b      	add	r3, r1
 8007bfa:	6123      	str	r3, [r4, #16]
 8007bfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bfe:	65a3      	str	r3, [r4, #88]	; 0x58
 8007c00:	f04f 0900 	mov.w	r9, #0
 8007c04:	e7d9      	b.n	8007bba <_printf_float+0x152>
 8007c06:	b913      	cbnz	r3, 8007c0e <_printf_float+0x1a6>
 8007c08:	6822      	ldr	r2, [r4, #0]
 8007c0a:	07d0      	lsls	r0, r2, #31
 8007c0c:	d501      	bpl.n	8007c12 <_printf_float+0x1aa>
 8007c0e:	3302      	adds	r3, #2
 8007c10:	e7f3      	b.n	8007bfa <_printf_float+0x192>
 8007c12:	2301      	movs	r3, #1
 8007c14:	e7f1      	b.n	8007bfa <_printf_float+0x192>
 8007c16:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8007c1a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	db05      	blt.n	8007c2e <_printf_float+0x1c6>
 8007c22:	6822      	ldr	r2, [r4, #0]
 8007c24:	6123      	str	r3, [r4, #16]
 8007c26:	07d1      	lsls	r1, r2, #31
 8007c28:	d5e8      	bpl.n	8007bfc <_printf_float+0x194>
 8007c2a:	3301      	adds	r3, #1
 8007c2c:	e7e5      	b.n	8007bfa <_printf_float+0x192>
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	bfd4      	ite	le
 8007c32:	f1c3 0302 	rsble	r3, r3, #2
 8007c36:	2301      	movgt	r3, #1
 8007c38:	4413      	add	r3, r2
 8007c3a:	e7de      	b.n	8007bfa <_printf_float+0x192>
 8007c3c:	6823      	ldr	r3, [r4, #0]
 8007c3e:	055a      	lsls	r2, r3, #21
 8007c40:	d407      	bmi.n	8007c52 <_printf_float+0x1ea>
 8007c42:	6923      	ldr	r3, [r4, #16]
 8007c44:	4642      	mov	r2, r8
 8007c46:	4631      	mov	r1, r6
 8007c48:	4628      	mov	r0, r5
 8007c4a:	47b8      	blx	r7
 8007c4c:	3001      	adds	r0, #1
 8007c4e:	d12b      	bne.n	8007ca8 <_printf_float+0x240>
 8007c50:	e767      	b.n	8007b22 <_printf_float+0xba>
 8007c52:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007c56:	f240 80dc 	bls.w	8007e12 <_printf_float+0x3aa>
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007c62:	f7f8 ff41 	bl	8000ae8 <__aeabi_dcmpeq>
 8007c66:	2800      	cmp	r0, #0
 8007c68:	d033      	beq.n	8007cd2 <_printf_float+0x26a>
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	4a41      	ldr	r2, [pc, #260]	; (8007d74 <_printf_float+0x30c>)
 8007c6e:	4631      	mov	r1, r6
 8007c70:	4628      	mov	r0, r5
 8007c72:	47b8      	blx	r7
 8007c74:	3001      	adds	r0, #1
 8007c76:	f43f af54 	beq.w	8007b22 <_printf_float+0xba>
 8007c7a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007c7e:	429a      	cmp	r2, r3
 8007c80:	db02      	blt.n	8007c88 <_printf_float+0x220>
 8007c82:	6823      	ldr	r3, [r4, #0]
 8007c84:	07d8      	lsls	r0, r3, #31
 8007c86:	d50f      	bpl.n	8007ca8 <_printf_float+0x240>
 8007c88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c8c:	4631      	mov	r1, r6
 8007c8e:	4628      	mov	r0, r5
 8007c90:	47b8      	blx	r7
 8007c92:	3001      	adds	r0, #1
 8007c94:	f43f af45 	beq.w	8007b22 <_printf_float+0xba>
 8007c98:	f04f 0800 	mov.w	r8, #0
 8007c9c:	f104 091a 	add.w	r9, r4, #26
 8007ca0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ca2:	3b01      	subs	r3, #1
 8007ca4:	4543      	cmp	r3, r8
 8007ca6:	dc09      	bgt.n	8007cbc <_printf_float+0x254>
 8007ca8:	6823      	ldr	r3, [r4, #0]
 8007caa:	079b      	lsls	r3, r3, #30
 8007cac:	f100 8103 	bmi.w	8007eb6 <_printf_float+0x44e>
 8007cb0:	68e0      	ldr	r0, [r4, #12]
 8007cb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cb4:	4298      	cmp	r0, r3
 8007cb6:	bfb8      	it	lt
 8007cb8:	4618      	movlt	r0, r3
 8007cba:	e734      	b.n	8007b26 <_printf_float+0xbe>
 8007cbc:	2301      	movs	r3, #1
 8007cbe:	464a      	mov	r2, r9
 8007cc0:	4631      	mov	r1, r6
 8007cc2:	4628      	mov	r0, r5
 8007cc4:	47b8      	blx	r7
 8007cc6:	3001      	adds	r0, #1
 8007cc8:	f43f af2b 	beq.w	8007b22 <_printf_float+0xba>
 8007ccc:	f108 0801 	add.w	r8, r8, #1
 8007cd0:	e7e6      	b.n	8007ca0 <_printf_float+0x238>
 8007cd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	dc2b      	bgt.n	8007d30 <_printf_float+0x2c8>
 8007cd8:	2301      	movs	r3, #1
 8007cda:	4a26      	ldr	r2, [pc, #152]	; (8007d74 <_printf_float+0x30c>)
 8007cdc:	4631      	mov	r1, r6
 8007cde:	4628      	mov	r0, r5
 8007ce0:	47b8      	blx	r7
 8007ce2:	3001      	adds	r0, #1
 8007ce4:	f43f af1d 	beq.w	8007b22 <_printf_float+0xba>
 8007ce8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cea:	b923      	cbnz	r3, 8007cf6 <_printf_float+0x28e>
 8007cec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cee:	b913      	cbnz	r3, 8007cf6 <_printf_float+0x28e>
 8007cf0:	6823      	ldr	r3, [r4, #0]
 8007cf2:	07d9      	lsls	r1, r3, #31
 8007cf4:	d5d8      	bpl.n	8007ca8 <_printf_float+0x240>
 8007cf6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007cfa:	4631      	mov	r1, r6
 8007cfc:	4628      	mov	r0, r5
 8007cfe:	47b8      	blx	r7
 8007d00:	3001      	adds	r0, #1
 8007d02:	f43f af0e 	beq.w	8007b22 <_printf_float+0xba>
 8007d06:	f04f 0900 	mov.w	r9, #0
 8007d0a:	f104 0a1a 	add.w	sl, r4, #26
 8007d0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d10:	425b      	negs	r3, r3
 8007d12:	454b      	cmp	r3, r9
 8007d14:	dc01      	bgt.n	8007d1a <_printf_float+0x2b2>
 8007d16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d18:	e794      	b.n	8007c44 <_printf_float+0x1dc>
 8007d1a:	2301      	movs	r3, #1
 8007d1c:	4652      	mov	r2, sl
 8007d1e:	4631      	mov	r1, r6
 8007d20:	4628      	mov	r0, r5
 8007d22:	47b8      	blx	r7
 8007d24:	3001      	adds	r0, #1
 8007d26:	f43f aefc 	beq.w	8007b22 <_printf_float+0xba>
 8007d2a:	f109 0901 	add.w	r9, r9, #1
 8007d2e:	e7ee      	b.n	8007d0e <_printf_float+0x2a6>
 8007d30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d32:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007d34:	429a      	cmp	r2, r3
 8007d36:	bfa8      	it	ge
 8007d38:	461a      	movge	r2, r3
 8007d3a:	2a00      	cmp	r2, #0
 8007d3c:	4691      	mov	r9, r2
 8007d3e:	dd07      	ble.n	8007d50 <_printf_float+0x2e8>
 8007d40:	4613      	mov	r3, r2
 8007d42:	4631      	mov	r1, r6
 8007d44:	4642      	mov	r2, r8
 8007d46:	4628      	mov	r0, r5
 8007d48:	47b8      	blx	r7
 8007d4a:	3001      	adds	r0, #1
 8007d4c:	f43f aee9 	beq.w	8007b22 <_printf_float+0xba>
 8007d50:	f104 031a 	add.w	r3, r4, #26
 8007d54:	f04f 0b00 	mov.w	fp, #0
 8007d58:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007d5c:	9306      	str	r3, [sp, #24]
 8007d5e:	e015      	b.n	8007d8c <_printf_float+0x324>
 8007d60:	7fefffff 	.word	0x7fefffff
 8007d64:	0800c4f4 	.word	0x0800c4f4
 8007d68:	0800c4f0 	.word	0x0800c4f0
 8007d6c:	0800c4fc 	.word	0x0800c4fc
 8007d70:	0800c4f8 	.word	0x0800c4f8
 8007d74:	0800c500 	.word	0x0800c500
 8007d78:	2301      	movs	r3, #1
 8007d7a:	9a06      	ldr	r2, [sp, #24]
 8007d7c:	4631      	mov	r1, r6
 8007d7e:	4628      	mov	r0, r5
 8007d80:	47b8      	blx	r7
 8007d82:	3001      	adds	r0, #1
 8007d84:	f43f aecd 	beq.w	8007b22 <_printf_float+0xba>
 8007d88:	f10b 0b01 	add.w	fp, fp, #1
 8007d8c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007d90:	ebaa 0309 	sub.w	r3, sl, r9
 8007d94:	455b      	cmp	r3, fp
 8007d96:	dcef      	bgt.n	8007d78 <_printf_float+0x310>
 8007d98:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007d9c:	429a      	cmp	r2, r3
 8007d9e:	44d0      	add	r8, sl
 8007da0:	db15      	blt.n	8007dce <_printf_float+0x366>
 8007da2:	6823      	ldr	r3, [r4, #0]
 8007da4:	07da      	lsls	r2, r3, #31
 8007da6:	d412      	bmi.n	8007dce <_printf_float+0x366>
 8007da8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007daa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007dac:	eba3 020a 	sub.w	r2, r3, sl
 8007db0:	eba3 0a01 	sub.w	sl, r3, r1
 8007db4:	4592      	cmp	sl, r2
 8007db6:	bfa8      	it	ge
 8007db8:	4692      	movge	sl, r2
 8007dba:	f1ba 0f00 	cmp.w	sl, #0
 8007dbe:	dc0e      	bgt.n	8007dde <_printf_float+0x376>
 8007dc0:	f04f 0800 	mov.w	r8, #0
 8007dc4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007dc8:	f104 091a 	add.w	r9, r4, #26
 8007dcc:	e019      	b.n	8007e02 <_printf_float+0x39a>
 8007dce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007dd2:	4631      	mov	r1, r6
 8007dd4:	4628      	mov	r0, r5
 8007dd6:	47b8      	blx	r7
 8007dd8:	3001      	adds	r0, #1
 8007dda:	d1e5      	bne.n	8007da8 <_printf_float+0x340>
 8007ddc:	e6a1      	b.n	8007b22 <_printf_float+0xba>
 8007dde:	4653      	mov	r3, sl
 8007de0:	4642      	mov	r2, r8
 8007de2:	4631      	mov	r1, r6
 8007de4:	4628      	mov	r0, r5
 8007de6:	47b8      	blx	r7
 8007de8:	3001      	adds	r0, #1
 8007dea:	d1e9      	bne.n	8007dc0 <_printf_float+0x358>
 8007dec:	e699      	b.n	8007b22 <_printf_float+0xba>
 8007dee:	2301      	movs	r3, #1
 8007df0:	464a      	mov	r2, r9
 8007df2:	4631      	mov	r1, r6
 8007df4:	4628      	mov	r0, r5
 8007df6:	47b8      	blx	r7
 8007df8:	3001      	adds	r0, #1
 8007dfa:	f43f ae92 	beq.w	8007b22 <_printf_float+0xba>
 8007dfe:	f108 0801 	add.w	r8, r8, #1
 8007e02:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007e06:	1a9b      	subs	r3, r3, r2
 8007e08:	eba3 030a 	sub.w	r3, r3, sl
 8007e0c:	4543      	cmp	r3, r8
 8007e0e:	dcee      	bgt.n	8007dee <_printf_float+0x386>
 8007e10:	e74a      	b.n	8007ca8 <_printf_float+0x240>
 8007e12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007e14:	2a01      	cmp	r2, #1
 8007e16:	dc01      	bgt.n	8007e1c <_printf_float+0x3b4>
 8007e18:	07db      	lsls	r3, r3, #31
 8007e1a:	d53a      	bpl.n	8007e92 <_printf_float+0x42a>
 8007e1c:	2301      	movs	r3, #1
 8007e1e:	4642      	mov	r2, r8
 8007e20:	4631      	mov	r1, r6
 8007e22:	4628      	mov	r0, r5
 8007e24:	47b8      	blx	r7
 8007e26:	3001      	adds	r0, #1
 8007e28:	f43f ae7b 	beq.w	8007b22 <_printf_float+0xba>
 8007e2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e30:	4631      	mov	r1, r6
 8007e32:	4628      	mov	r0, r5
 8007e34:	47b8      	blx	r7
 8007e36:	3001      	adds	r0, #1
 8007e38:	f108 0801 	add.w	r8, r8, #1
 8007e3c:	f43f ae71 	beq.w	8007b22 <_printf_float+0xba>
 8007e40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e42:	2200      	movs	r2, #0
 8007e44:	f103 3aff 	add.w	sl, r3, #4294967295
 8007e48:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	f7f8 fe4b 	bl	8000ae8 <__aeabi_dcmpeq>
 8007e52:	b9c8      	cbnz	r0, 8007e88 <_printf_float+0x420>
 8007e54:	4653      	mov	r3, sl
 8007e56:	4642      	mov	r2, r8
 8007e58:	4631      	mov	r1, r6
 8007e5a:	4628      	mov	r0, r5
 8007e5c:	47b8      	blx	r7
 8007e5e:	3001      	adds	r0, #1
 8007e60:	d10e      	bne.n	8007e80 <_printf_float+0x418>
 8007e62:	e65e      	b.n	8007b22 <_printf_float+0xba>
 8007e64:	2301      	movs	r3, #1
 8007e66:	4652      	mov	r2, sl
 8007e68:	4631      	mov	r1, r6
 8007e6a:	4628      	mov	r0, r5
 8007e6c:	47b8      	blx	r7
 8007e6e:	3001      	adds	r0, #1
 8007e70:	f43f ae57 	beq.w	8007b22 <_printf_float+0xba>
 8007e74:	f108 0801 	add.w	r8, r8, #1
 8007e78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e7a:	3b01      	subs	r3, #1
 8007e7c:	4543      	cmp	r3, r8
 8007e7e:	dcf1      	bgt.n	8007e64 <_printf_float+0x3fc>
 8007e80:	464b      	mov	r3, r9
 8007e82:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007e86:	e6de      	b.n	8007c46 <_printf_float+0x1de>
 8007e88:	f04f 0800 	mov.w	r8, #0
 8007e8c:	f104 0a1a 	add.w	sl, r4, #26
 8007e90:	e7f2      	b.n	8007e78 <_printf_float+0x410>
 8007e92:	2301      	movs	r3, #1
 8007e94:	e7df      	b.n	8007e56 <_printf_float+0x3ee>
 8007e96:	2301      	movs	r3, #1
 8007e98:	464a      	mov	r2, r9
 8007e9a:	4631      	mov	r1, r6
 8007e9c:	4628      	mov	r0, r5
 8007e9e:	47b8      	blx	r7
 8007ea0:	3001      	adds	r0, #1
 8007ea2:	f43f ae3e 	beq.w	8007b22 <_printf_float+0xba>
 8007ea6:	f108 0801 	add.w	r8, r8, #1
 8007eaa:	68e3      	ldr	r3, [r4, #12]
 8007eac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007eae:	1a9b      	subs	r3, r3, r2
 8007eb0:	4543      	cmp	r3, r8
 8007eb2:	dcf0      	bgt.n	8007e96 <_printf_float+0x42e>
 8007eb4:	e6fc      	b.n	8007cb0 <_printf_float+0x248>
 8007eb6:	f04f 0800 	mov.w	r8, #0
 8007eba:	f104 0919 	add.w	r9, r4, #25
 8007ebe:	e7f4      	b.n	8007eaa <_printf_float+0x442>
 8007ec0:	2900      	cmp	r1, #0
 8007ec2:	f43f ae8b 	beq.w	8007bdc <_printf_float+0x174>
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007ecc:	ab09      	add	r3, sp, #36	; 0x24
 8007ece:	9300      	str	r3, [sp, #0]
 8007ed0:	ec49 8b10 	vmov	d0, r8, r9
 8007ed4:	6022      	str	r2, [r4, #0]
 8007ed6:	f8cd a004 	str.w	sl, [sp, #4]
 8007eda:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007ede:	4628      	mov	r0, r5
 8007ee0:	f7ff fd2e 	bl	8007940 <__cvt>
 8007ee4:	4680      	mov	r8, r0
 8007ee6:	e648      	b.n	8007b7a <_printf_float+0x112>

08007ee8 <_printf_common>:
 8007ee8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007eec:	4691      	mov	r9, r2
 8007eee:	461f      	mov	r7, r3
 8007ef0:	688a      	ldr	r2, [r1, #8]
 8007ef2:	690b      	ldr	r3, [r1, #16]
 8007ef4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007ef8:	4293      	cmp	r3, r2
 8007efa:	bfb8      	it	lt
 8007efc:	4613      	movlt	r3, r2
 8007efe:	f8c9 3000 	str.w	r3, [r9]
 8007f02:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007f06:	4606      	mov	r6, r0
 8007f08:	460c      	mov	r4, r1
 8007f0a:	b112      	cbz	r2, 8007f12 <_printf_common+0x2a>
 8007f0c:	3301      	adds	r3, #1
 8007f0e:	f8c9 3000 	str.w	r3, [r9]
 8007f12:	6823      	ldr	r3, [r4, #0]
 8007f14:	0699      	lsls	r1, r3, #26
 8007f16:	bf42      	ittt	mi
 8007f18:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007f1c:	3302      	addmi	r3, #2
 8007f1e:	f8c9 3000 	strmi.w	r3, [r9]
 8007f22:	6825      	ldr	r5, [r4, #0]
 8007f24:	f015 0506 	ands.w	r5, r5, #6
 8007f28:	d107      	bne.n	8007f3a <_printf_common+0x52>
 8007f2a:	f104 0a19 	add.w	sl, r4, #25
 8007f2e:	68e3      	ldr	r3, [r4, #12]
 8007f30:	f8d9 2000 	ldr.w	r2, [r9]
 8007f34:	1a9b      	subs	r3, r3, r2
 8007f36:	42ab      	cmp	r3, r5
 8007f38:	dc28      	bgt.n	8007f8c <_printf_common+0xa4>
 8007f3a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007f3e:	6822      	ldr	r2, [r4, #0]
 8007f40:	3300      	adds	r3, #0
 8007f42:	bf18      	it	ne
 8007f44:	2301      	movne	r3, #1
 8007f46:	0692      	lsls	r2, r2, #26
 8007f48:	d42d      	bmi.n	8007fa6 <_printf_common+0xbe>
 8007f4a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007f4e:	4639      	mov	r1, r7
 8007f50:	4630      	mov	r0, r6
 8007f52:	47c0      	blx	r8
 8007f54:	3001      	adds	r0, #1
 8007f56:	d020      	beq.n	8007f9a <_printf_common+0xb2>
 8007f58:	6823      	ldr	r3, [r4, #0]
 8007f5a:	68e5      	ldr	r5, [r4, #12]
 8007f5c:	f8d9 2000 	ldr.w	r2, [r9]
 8007f60:	f003 0306 	and.w	r3, r3, #6
 8007f64:	2b04      	cmp	r3, #4
 8007f66:	bf08      	it	eq
 8007f68:	1aad      	subeq	r5, r5, r2
 8007f6a:	68a3      	ldr	r3, [r4, #8]
 8007f6c:	6922      	ldr	r2, [r4, #16]
 8007f6e:	bf0c      	ite	eq
 8007f70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007f74:	2500      	movne	r5, #0
 8007f76:	4293      	cmp	r3, r2
 8007f78:	bfc4      	itt	gt
 8007f7a:	1a9b      	subgt	r3, r3, r2
 8007f7c:	18ed      	addgt	r5, r5, r3
 8007f7e:	f04f 0900 	mov.w	r9, #0
 8007f82:	341a      	adds	r4, #26
 8007f84:	454d      	cmp	r5, r9
 8007f86:	d11a      	bne.n	8007fbe <_printf_common+0xd6>
 8007f88:	2000      	movs	r0, #0
 8007f8a:	e008      	b.n	8007f9e <_printf_common+0xb6>
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	4652      	mov	r2, sl
 8007f90:	4639      	mov	r1, r7
 8007f92:	4630      	mov	r0, r6
 8007f94:	47c0      	blx	r8
 8007f96:	3001      	adds	r0, #1
 8007f98:	d103      	bne.n	8007fa2 <_printf_common+0xba>
 8007f9a:	f04f 30ff 	mov.w	r0, #4294967295
 8007f9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fa2:	3501      	adds	r5, #1
 8007fa4:	e7c3      	b.n	8007f2e <_printf_common+0x46>
 8007fa6:	18e1      	adds	r1, r4, r3
 8007fa8:	1c5a      	adds	r2, r3, #1
 8007faa:	2030      	movs	r0, #48	; 0x30
 8007fac:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007fb0:	4422      	add	r2, r4
 8007fb2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007fb6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007fba:	3302      	adds	r3, #2
 8007fbc:	e7c5      	b.n	8007f4a <_printf_common+0x62>
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	4622      	mov	r2, r4
 8007fc2:	4639      	mov	r1, r7
 8007fc4:	4630      	mov	r0, r6
 8007fc6:	47c0      	blx	r8
 8007fc8:	3001      	adds	r0, #1
 8007fca:	d0e6      	beq.n	8007f9a <_printf_common+0xb2>
 8007fcc:	f109 0901 	add.w	r9, r9, #1
 8007fd0:	e7d8      	b.n	8007f84 <_printf_common+0x9c>
	...

08007fd4 <_printf_i>:
 8007fd4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007fd8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007fdc:	460c      	mov	r4, r1
 8007fde:	7e09      	ldrb	r1, [r1, #24]
 8007fe0:	b085      	sub	sp, #20
 8007fe2:	296e      	cmp	r1, #110	; 0x6e
 8007fe4:	4617      	mov	r7, r2
 8007fe6:	4606      	mov	r6, r0
 8007fe8:	4698      	mov	r8, r3
 8007fea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007fec:	f000 80b3 	beq.w	8008156 <_printf_i+0x182>
 8007ff0:	d822      	bhi.n	8008038 <_printf_i+0x64>
 8007ff2:	2963      	cmp	r1, #99	; 0x63
 8007ff4:	d036      	beq.n	8008064 <_printf_i+0x90>
 8007ff6:	d80a      	bhi.n	800800e <_printf_i+0x3a>
 8007ff8:	2900      	cmp	r1, #0
 8007ffa:	f000 80b9 	beq.w	8008170 <_printf_i+0x19c>
 8007ffe:	2958      	cmp	r1, #88	; 0x58
 8008000:	f000 8083 	beq.w	800810a <_printf_i+0x136>
 8008004:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008008:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800800c:	e032      	b.n	8008074 <_printf_i+0xa0>
 800800e:	2964      	cmp	r1, #100	; 0x64
 8008010:	d001      	beq.n	8008016 <_printf_i+0x42>
 8008012:	2969      	cmp	r1, #105	; 0x69
 8008014:	d1f6      	bne.n	8008004 <_printf_i+0x30>
 8008016:	6820      	ldr	r0, [r4, #0]
 8008018:	6813      	ldr	r3, [r2, #0]
 800801a:	0605      	lsls	r5, r0, #24
 800801c:	f103 0104 	add.w	r1, r3, #4
 8008020:	d52a      	bpl.n	8008078 <_printf_i+0xa4>
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	6011      	str	r1, [r2, #0]
 8008026:	2b00      	cmp	r3, #0
 8008028:	da03      	bge.n	8008032 <_printf_i+0x5e>
 800802a:	222d      	movs	r2, #45	; 0x2d
 800802c:	425b      	negs	r3, r3
 800802e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008032:	486f      	ldr	r0, [pc, #444]	; (80081f0 <_printf_i+0x21c>)
 8008034:	220a      	movs	r2, #10
 8008036:	e039      	b.n	80080ac <_printf_i+0xd8>
 8008038:	2973      	cmp	r1, #115	; 0x73
 800803a:	f000 809d 	beq.w	8008178 <_printf_i+0x1a4>
 800803e:	d808      	bhi.n	8008052 <_printf_i+0x7e>
 8008040:	296f      	cmp	r1, #111	; 0x6f
 8008042:	d020      	beq.n	8008086 <_printf_i+0xb2>
 8008044:	2970      	cmp	r1, #112	; 0x70
 8008046:	d1dd      	bne.n	8008004 <_printf_i+0x30>
 8008048:	6823      	ldr	r3, [r4, #0]
 800804a:	f043 0320 	orr.w	r3, r3, #32
 800804e:	6023      	str	r3, [r4, #0]
 8008050:	e003      	b.n	800805a <_printf_i+0x86>
 8008052:	2975      	cmp	r1, #117	; 0x75
 8008054:	d017      	beq.n	8008086 <_printf_i+0xb2>
 8008056:	2978      	cmp	r1, #120	; 0x78
 8008058:	d1d4      	bne.n	8008004 <_printf_i+0x30>
 800805a:	2378      	movs	r3, #120	; 0x78
 800805c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008060:	4864      	ldr	r0, [pc, #400]	; (80081f4 <_printf_i+0x220>)
 8008062:	e055      	b.n	8008110 <_printf_i+0x13c>
 8008064:	6813      	ldr	r3, [r2, #0]
 8008066:	1d19      	adds	r1, r3, #4
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	6011      	str	r1, [r2, #0]
 800806c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008070:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008074:	2301      	movs	r3, #1
 8008076:	e08c      	b.n	8008192 <_printf_i+0x1be>
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	6011      	str	r1, [r2, #0]
 800807c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008080:	bf18      	it	ne
 8008082:	b21b      	sxthne	r3, r3
 8008084:	e7cf      	b.n	8008026 <_printf_i+0x52>
 8008086:	6813      	ldr	r3, [r2, #0]
 8008088:	6825      	ldr	r5, [r4, #0]
 800808a:	1d18      	adds	r0, r3, #4
 800808c:	6010      	str	r0, [r2, #0]
 800808e:	0628      	lsls	r0, r5, #24
 8008090:	d501      	bpl.n	8008096 <_printf_i+0xc2>
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	e002      	b.n	800809c <_printf_i+0xc8>
 8008096:	0668      	lsls	r0, r5, #25
 8008098:	d5fb      	bpl.n	8008092 <_printf_i+0xbe>
 800809a:	881b      	ldrh	r3, [r3, #0]
 800809c:	4854      	ldr	r0, [pc, #336]	; (80081f0 <_printf_i+0x21c>)
 800809e:	296f      	cmp	r1, #111	; 0x6f
 80080a0:	bf14      	ite	ne
 80080a2:	220a      	movne	r2, #10
 80080a4:	2208      	moveq	r2, #8
 80080a6:	2100      	movs	r1, #0
 80080a8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80080ac:	6865      	ldr	r5, [r4, #4]
 80080ae:	60a5      	str	r5, [r4, #8]
 80080b0:	2d00      	cmp	r5, #0
 80080b2:	f2c0 8095 	blt.w	80081e0 <_printf_i+0x20c>
 80080b6:	6821      	ldr	r1, [r4, #0]
 80080b8:	f021 0104 	bic.w	r1, r1, #4
 80080bc:	6021      	str	r1, [r4, #0]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d13d      	bne.n	800813e <_printf_i+0x16a>
 80080c2:	2d00      	cmp	r5, #0
 80080c4:	f040 808e 	bne.w	80081e4 <_printf_i+0x210>
 80080c8:	4665      	mov	r5, ip
 80080ca:	2a08      	cmp	r2, #8
 80080cc:	d10b      	bne.n	80080e6 <_printf_i+0x112>
 80080ce:	6823      	ldr	r3, [r4, #0]
 80080d0:	07db      	lsls	r3, r3, #31
 80080d2:	d508      	bpl.n	80080e6 <_printf_i+0x112>
 80080d4:	6923      	ldr	r3, [r4, #16]
 80080d6:	6862      	ldr	r2, [r4, #4]
 80080d8:	429a      	cmp	r2, r3
 80080da:	bfde      	ittt	le
 80080dc:	2330      	movle	r3, #48	; 0x30
 80080de:	f805 3c01 	strble.w	r3, [r5, #-1]
 80080e2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80080e6:	ebac 0305 	sub.w	r3, ip, r5
 80080ea:	6123      	str	r3, [r4, #16]
 80080ec:	f8cd 8000 	str.w	r8, [sp]
 80080f0:	463b      	mov	r3, r7
 80080f2:	aa03      	add	r2, sp, #12
 80080f4:	4621      	mov	r1, r4
 80080f6:	4630      	mov	r0, r6
 80080f8:	f7ff fef6 	bl	8007ee8 <_printf_common>
 80080fc:	3001      	adds	r0, #1
 80080fe:	d14d      	bne.n	800819c <_printf_i+0x1c8>
 8008100:	f04f 30ff 	mov.w	r0, #4294967295
 8008104:	b005      	add	sp, #20
 8008106:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800810a:	4839      	ldr	r0, [pc, #228]	; (80081f0 <_printf_i+0x21c>)
 800810c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8008110:	6813      	ldr	r3, [r2, #0]
 8008112:	6821      	ldr	r1, [r4, #0]
 8008114:	1d1d      	adds	r5, r3, #4
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	6015      	str	r5, [r2, #0]
 800811a:	060a      	lsls	r2, r1, #24
 800811c:	d50b      	bpl.n	8008136 <_printf_i+0x162>
 800811e:	07ca      	lsls	r2, r1, #31
 8008120:	bf44      	itt	mi
 8008122:	f041 0120 	orrmi.w	r1, r1, #32
 8008126:	6021      	strmi	r1, [r4, #0]
 8008128:	b91b      	cbnz	r3, 8008132 <_printf_i+0x15e>
 800812a:	6822      	ldr	r2, [r4, #0]
 800812c:	f022 0220 	bic.w	r2, r2, #32
 8008130:	6022      	str	r2, [r4, #0]
 8008132:	2210      	movs	r2, #16
 8008134:	e7b7      	b.n	80080a6 <_printf_i+0xd2>
 8008136:	064d      	lsls	r5, r1, #25
 8008138:	bf48      	it	mi
 800813a:	b29b      	uxthmi	r3, r3
 800813c:	e7ef      	b.n	800811e <_printf_i+0x14a>
 800813e:	4665      	mov	r5, ip
 8008140:	fbb3 f1f2 	udiv	r1, r3, r2
 8008144:	fb02 3311 	mls	r3, r2, r1, r3
 8008148:	5cc3      	ldrb	r3, [r0, r3]
 800814a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800814e:	460b      	mov	r3, r1
 8008150:	2900      	cmp	r1, #0
 8008152:	d1f5      	bne.n	8008140 <_printf_i+0x16c>
 8008154:	e7b9      	b.n	80080ca <_printf_i+0xf6>
 8008156:	6813      	ldr	r3, [r2, #0]
 8008158:	6825      	ldr	r5, [r4, #0]
 800815a:	6961      	ldr	r1, [r4, #20]
 800815c:	1d18      	adds	r0, r3, #4
 800815e:	6010      	str	r0, [r2, #0]
 8008160:	0628      	lsls	r0, r5, #24
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	d501      	bpl.n	800816a <_printf_i+0x196>
 8008166:	6019      	str	r1, [r3, #0]
 8008168:	e002      	b.n	8008170 <_printf_i+0x19c>
 800816a:	066a      	lsls	r2, r5, #25
 800816c:	d5fb      	bpl.n	8008166 <_printf_i+0x192>
 800816e:	8019      	strh	r1, [r3, #0]
 8008170:	2300      	movs	r3, #0
 8008172:	6123      	str	r3, [r4, #16]
 8008174:	4665      	mov	r5, ip
 8008176:	e7b9      	b.n	80080ec <_printf_i+0x118>
 8008178:	6813      	ldr	r3, [r2, #0]
 800817a:	1d19      	adds	r1, r3, #4
 800817c:	6011      	str	r1, [r2, #0]
 800817e:	681d      	ldr	r5, [r3, #0]
 8008180:	6862      	ldr	r2, [r4, #4]
 8008182:	2100      	movs	r1, #0
 8008184:	4628      	mov	r0, r5
 8008186:	f7f8 f83b 	bl	8000200 <memchr>
 800818a:	b108      	cbz	r0, 8008190 <_printf_i+0x1bc>
 800818c:	1b40      	subs	r0, r0, r5
 800818e:	6060      	str	r0, [r4, #4]
 8008190:	6863      	ldr	r3, [r4, #4]
 8008192:	6123      	str	r3, [r4, #16]
 8008194:	2300      	movs	r3, #0
 8008196:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800819a:	e7a7      	b.n	80080ec <_printf_i+0x118>
 800819c:	6923      	ldr	r3, [r4, #16]
 800819e:	462a      	mov	r2, r5
 80081a0:	4639      	mov	r1, r7
 80081a2:	4630      	mov	r0, r6
 80081a4:	47c0      	blx	r8
 80081a6:	3001      	adds	r0, #1
 80081a8:	d0aa      	beq.n	8008100 <_printf_i+0x12c>
 80081aa:	6823      	ldr	r3, [r4, #0]
 80081ac:	079b      	lsls	r3, r3, #30
 80081ae:	d413      	bmi.n	80081d8 <_printf_i+0x204>
 80081b0:	68e0      	ldr	r0, [r4, #12]
 80081b2:	9b03      	ldr	r3, [sp, #12]
 80081b4:	4298      	cmp	r0, r3
 80081b6:	bfb8      	it	lt
 80081b8:	4618      	movlt	r0, r3
 80081ba:	e7a3      	b.n	8008104 <_printf_i+0x130>
 80081bc:	2301      	movs	r3, #1
 80081be:	464a      	mov	r2, r9
 80081c0:	4639      	mov	r1, r7
 80081c2:	4630      	mov	r0, r6
 80081c4:	47c0      	blx	r8
 80081c6:	3001      	adds	r0, #1
 80081c8:	d09a      	beq.n	8008100 <_printf_i+0x12c>
 80081ca:	3501      	adds	r5, #1
 80081cc:	68e3      	ldr	r3, [r4, #12]
 80081ce:	9a03      	ldr	r2, [sp, #12]
 80081d0:	1a9b      	subs	r3, r3, r2
 80081d2:	42ab      	cmp	r3, r5
 80081d4:	dcf2      	bgt.n	80081bc <_printf_i+0x1e8>
 80081d6:	e7eb      	b.n	80081b0 <_printf_i+0x1dc>
 80081d8:	2500      	movs	r5, #0
 80081da:	f104 0919 	add.w	r9, r4, #25
 80081de:	e7f5      	b.n	80081cc <_printf_i+0x1f8>
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d1ac      	bne.n	800813e <_printf_i+0x16a>
 80081e4:	7803      	ldrb	r3, [r0, #0]
 80081e6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80081ea:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80081ee:	e76c      	b.n	80080ca <_printf_i+0xf6>
 80081f0:	0800c502 	.word	0x0800c502
 80081f4:	0800c513 	.word	0x0800c513

080081f8 <iprintf>:
 80081f8:	b40f      	push	{r0, r1, r2, r3}
 80081fa:	4b0a      	ldr	r3, [pc, #40]	; (8008224 <iprintf+0x2c>)
 80081fc:	b513      	push	{r0, r1, r4, lr}
 80081fe:	681c      	ldr	r4, [r3, #0]
 8008200:	b124      	cbz	r4, 800820c <iprintf+0x14>
 8008202:	69a3      	ldr	r3, [r4, #24]
 8008204:	b913      	cbnz	r3, 800820c <iprintf+0x14>
 8008206:	4620      	mov	r0, r4
 8008208:	f001 f91e 	bl	8009448 <__sinit>
 800820c:	ab05      	add	r3, sp, #20
 800820e:	9a04      	ldr	r2, [sp, #16]
 8008210:	68a1      	ldr	r1, [r4, #8]
 8008212:	9301      	str	r3, [sp, #4]
 8008214:	4620      	mov	r0, r4
 8008216:	f001 fde1 	bl	8009ddc <_vfiprintf_r>
 800821a:	b002      	add	sp, #8
 800821c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008220:	b004      	add	sp, #16
 8008222:	4770      	bx	lr
 8008224:	20000028 	.word	0x20000028

08008228 <_puts_r>:
 8008228:	b570      	push	{r4, r5, r6, lr}
 800822a:	460e      	mov	r6, r1
 800822c:	4605      	mov	r5, r0
 800822e:	b118      	cbz	r0, 8008238 <_puts_r+0x10>
 8008230:	6983      	ldr	r3, [r0, #24]
 8008232:	b90b      	cbnz	r3, 8008238 <_puts_r+0x10>
 8008234:	f001 f908 	bl	8009448 <__sinit>
 8008238:	69ab      	ldr	r3, [r5, #24]
 800823a:	68ac      	ldr	r4, [r5, #8]
 800823c:	b913      	cbnz	r3, 8008244 <_puts_r+0x1c>
 800823e:	4628      	mov	r0, r5
 8008240:	f001 f902 	bl	8009448 <__sinit>
 8008244:	4b23      	ldr	r3, [pc, #140]	; (80082d4 <_puts_r+0xac>)
 8008246:	429c      	cmp	r4, r3
 8008248:	d117      	bne.n	800827a <_puts_r+0x52>
 800824a:	686c      	ldr	r4, [r5, #4]
 800824c:	89a3      	ldrh	r3, [r4, #12]
 800824e:	071b      	lsls	r3, r3, #28
 8008250:	d51d      	bpl.n	800828e <_puts_r+0x66>
 8008252:	6923      	ldr	r3, [r4, #16]
 8008254:	b1db      	cbz	r3, 800828e <_puts_r+0x66>
 8008256:	3e01      	subs	r6, #1
 8008258:	68a3      	ldr	r3, [r4, #8]
 800825a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800825e:	3b01      	subs	r3, #1
 8008260:	60a3      	str	r3, [r4, #8]
 8008262:	b9e9      	cbnz	r1, 80082a0 <_puts_r+0x78>
 8008264:	2b00      	cmp	r3, #0
 8008266:	da2e      	bge.n	80082c6 <_puts_r+0x9e>
 8008268:	4622      	mov	r2, r4
 800826a:	210a      	movs	r1, #10
 800826c:	4628      	mov	r0, r5
 800826e:	f000 f8f5 	bl	800845c <__swbuf_r>
 8008272:	3001      	adds	r0, #1
 8008274:	d011      	beq.n	800829a <_puts_r+0x72>
 8008276:	200a      	movs	r0, #10
 8008278:	e011      	b.n	800829e <_puts_r+0x76>
 800827a:	4b17      	ldr	r3, [pc, #92]	; (80082d8 <_puts_r+0xb0>)
 800827c:	429c      	cmp	r4, r3
 800827e:	d101      	bne.n	8008284 <_puts_r+0x5c>
 8008280:	68ac      	ldr	r4, [r5, #8]
 8008282:	e7e3      	b.n	800824c <_puts_r+0x24>
 8008284:	4b15      	ldr	r3, [pc, #84]	; (80082dc <_puts_r+0xb4>)
 8008286:	429c      	cmp	r4, r3
 8008288:	bf08      	it	eq
 800828a:	68ec      	ldreq	r4, [r5, #12]
 800828c:	e7de      	b.n	800824c <_puts_r+0x24>
 800828e:	4621      	mov	r1, r4
 8008290:	4628      	mov	r0, r5
 8008292:	f000 f935 	bl	8008500 <__swsetup_r>
 8008296:	2800      	cmp	r0, #0
 8008298:	d0dd      	beq.n	8008256 <_puts_r+0x2e>
 800829a:	f04f 30ff 	mov.w	r0, #4294967295
 800829e:	bd70      	pop	{r4, r5, r6, pc}
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	da04      	bge.n	80082ae <_puts_r+0x86>
 80082a4:	69a2      	ldr	r2, [r4, #24]
 80082a6:	429a      	cmp	r2, r3
 80082a8:	dc06      	bgt.n	80082b8 <_puts_r+0x90>
 80082aa:	290a      	cmp	r1, #10
 80082ac:	d004      	beq.n	80082b8 <_puts_r+0x90>
 80082ae:	6823      	ldr	r3, [r4, #0]
 80082b0:	1c5a      	adds	r2, r3, #1
 80082b2:	6022      	str	r2, [r4, #0]
 80082b4:	7019      	strb	r1, [r3, #0]
 80082b6:	e7cf      	b.n	8008258 <_puts_r+0x30>
 80082b8:	4622      	mov	r2, r4
 80082ba:	4628      	mov	r0, r5
 80082bc:	f000 f8ce 	bl	800845c <__swbuf_r>
 80082c0:	3001      	adds	r0, #1
 80082c2:	d1c9      	bne.n	8008258 <_puts_r+0x30>
 80082c4:	e7e9      	b.n	800829a <_puts_r+0x72>
 80082c6:	6823      	ldr	r3, [r4, #0]
 80082c8:	200a      	movs	r0, #10
 80082ca:	1c5a      	adds	r2, r3, #1
 80082cc:	6022      	str	r2, [r4, #0]
 80082ce:	7018      	strb	r0, [r3, #0]
 80082d0:	e7e5      	b.n	800829e <_puts_r+0x76>
 80082d2:	bf00      	nop
 80082d4:	0800c554 	.word	0x0800c554
 80082d8:	0800c574 	.word	0x0800c574
 80082dc:	0800c534 	.word	0x0800c534

080082e0 <puts>:
 80082e0:	4b02      	ldr	r3, [pc, #8]	; (80082ec <puts+0xc>)
 80082e2:	4601      	mov	r1, r0
 80082e4:	6818      	ldr	r0, [r3, #0]
 80082e6:	f7ff bf9f 	b.w	8008228 <_puts_r>
 80082ea:	bf00      	nop
 80082ec:	20000028 	.word	0x20000028

080082f0 <setbuf>:
 80082f0:	2900      	cmp	r1, #0
 80082f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80082f6:	bf0c      	ite	eq
 80082f8:	2202      	moveq	r2, #2
 80082fa:	2200      	movne	r2, #0
 80082fc:	f000 b800 	b.w	8008300 <setvbuf>

08008300 <setvbuf>:
 8008300:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008304:	461d      	mov	r5, r3
 8008306:	4b51      	ldr	r3, [pc, #324]	; (800844c <setvbuf+0x14c>)
 8008308:	681e      	ldr	r6, [r3, #0]
 800830a:	4604      	mov	r4, r0
 800830c:	460f      	mov	r7, r1
 800830e:	4690      	mov	r8, r2
 8008310:	b126      	cbz	r6, 800831c <setvbuf+0x1c>
 8008312:	69b3      	ldr	r3, [r6, #24]
 8008314:	b913      	cbnz	r3, 800831c <setvbuf+0x1c>
 8008316:	4630      	mov	r0, r6
 8008318:	f001 f896 	bl	8009448 <__sinit>
 800831c:	4b4c      	ldr	r3, [pc, #304]	; (8008450 <setvbuf+0x150>)
 800831e:	429c      	cmp	r4, r3
 8008320:	d152      	bne.n	80083c8 <setvbuf+0xc8>
 8008322:	6874      	ldr	r4, [r6, #4]
 8008324:	f1b8 0f02 	cmp.w	r8, #2
 8008328:	d006      	beq.n	8008338 <setvbuf+0x38>
 800832a:	f1b8 0f01 	cmp.w	r8, #1
 800832e:	f200 8089 	bhi.w	8008444 <setvbuf+0x144>
 8008332:	2d00      	cmp	r5, #0
 8008334:	f2c0 8086 	blt.w	8008444 <setvbuf+0x144>
 8008338:	4621      	mov	r1, r4
 800833a:	4630      	mov	r0, r6
 800833c:	f001 f81a 	bl	8009374 <_fflush_r>
 8008340:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008342:	b141      	cbz	r1, 8008356 <setvbuf+0x56>
 8008344:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008348:	4299      	cmp	r1, r3
 800834a:	d002      	beq.n	8008352 <setvbuf+0x52>
 800834c:	4630      	mov	r0, r6
 800834e:	f001 fc73 	bl	8009c38 <_free_r>
 8008352:	2300      	movs	r3, #0
 8008354:	6363      	str	r3, [r4, #52]	; 0x34
 8008356:	2300      	movs	r3, #0
 8008358:	61a3      	str	r3, [r4, #24]
 800835a:	6063      	str	r3, [r4, #4]
 800835c:	89a3      	ldrh	r3, [r4, #12]
 800835e:	061b      	lsls	r3, r3, #24
 8008360:	d503      	bpl.n	800836a <setvbuf+0x6a>
 8008362:	6921      	ldr	r1, [r4, #16]
 8008364:	4630      	mov	r0, r6
 8008366:	f001 fc67 	bl	8009c38 <_free_r>
 800836a:	89a3      	ldrh	r3, [r4, #12]
 800836c:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8008370:	f023 0303 	bic.w	r3, r3, #3
 8008374:	f1b8 0f02 	cmp.w	r8, #2
 8008378:	81a3      	strh	r3, [r4, #12]
 800837a:	d05d      	beq.n	8008438 <setvbuf+0x138>
 800837c:	ab01      	add	r3, sp, #4
 800837e:	466a      	mov	r2, sp
 8008380:	4621      	mov	r1, r4
 8008382:	4630      	mov	r0, r6
 8008384:	f001 f8f8 	bl	8009578 <__swhatbuf_r>
 8008388:	89a3      	ldrh	r3, [r4, #12]
 800838a:	4318      	orrs	r0, r3
 800838c:	81a0      	strh	r0, [r4, #12]
 800838e:	bb2d      	cbnz	r5, 80083dc <setvbuf+0xdc>
 8008390:	9d00      	ldr	r5, [sp, #0]
 8008392:	4628      	mov	r0, r5
 8008394:	f001 f954 	bl	8009640 <malloc>
 8008398:	4607      	mov	r7, r0
 800839a:	2800      	cmp	r0, #0
 800839c:	d14e      	bne.n	800843c <setvbuf+0x13c>
 800839e:	f8dd 9000 	ldr.w	r9, [sp]
 80083a2:	45a9      	cmp	r9, r5
 80083a4:	d13c      	bne.n	8008420 <setvbuf+0x120>
 80083a6:	f04f 30ff 	mov.w	r0, #4294967295
 80083aa:	89a3      	ldrh	r3, [r4, #12]
 80083ac:	f043 0302 	orr.w	r3, r3, #2
 80083b0:	81a3      	strh	r3, [r4, #12]
 80083b2:	2300      	movs	r3, #0
 80083b4:	60a3      	str	r3, [r4, #8]
 80083b6:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80083ba:	6023      	str	r3, [r4, #0]
 80083bc:	6123      	str	r3, [r4, #16]
 80083be:	2301      	movs	r3, #1
 80083c0:	6163      	str	r3, [r4, #20]
 80083c2:	b003      	add	sp, #12
 80083c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80083c8:	4b22      	ldr	r3, [pc, #136]	; (8008454 <setvbuf+0x154>)
 80083ca:	429c      	cmp	r4, r3
 80083cc:	d101      	bne.n	80083d2 <setvbuf+0xd2>
 80083ce:	68b4      	ldr	r4, [r6, #8]
 80083d0:	e7a8      	b.n	8008324 <setvbuf+0x24>
 80083d2:	4b21      	ldr	r3, [pc, #132]	; (8008458 <setvbuf+0x158>)
 80083d4:	429c      	cmp	r4, r3
 80083d6:	bf08      	it	eq
 80083d8:	68f4      	ldreq	r4, [r6, #12]
 80083da:	e7a3      	b.n	8008324 <setvbuf+0x24>
 80083dc:	2f00      	cmp	r7, #0
 80083de:	d0d8      	beq.n	8008392 <setvbuf+0x92>
 80083e0:	69b3      	ldr	r3, [r6, #24]
 80083e2:	b913      	cbnz	r3, 80083ea <setvbuf+0xea>
 80083e4:	4630      	mov	r0, r6
 80083e6:	f001 f82f 	bl	8009448 <__sinit>
 80083ea:	f1b8 0f01 	cmp.w	r8, #1
 80083ee:	bf08      	it	eq
 80083f0:	89a3      	ldrheq	r3, [r4, #12]
 80083f2:	6027      	str	r7, [r4, #0]
 80083f4:	bf04      	itt	eq
 80083f6:	f043 0301 	orreq.w	r3, r3, #1
 80083fa:	81a3      	strheq	r3, [r4, #12]
 80083fc:	89a3      	ldrh	r3, [r4, #12]
 80083fe:	f013 0008 	ands.w	r0, r3, #8
 8008402:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8008406:	d01b      	beq.n	8008440 <setvbuf+0x140>
 8008408:	f013 0001 	ands.w	r0, r3, #1
 800840c:	bf18      	it	ne
 800840e:	426d      	negne	r5, r5
 8008410:	f04f 0300 	mov.w	r3, #0
 8008414:	bf1d      	ittte	ne
 8008416:	60a3      	strne	r3, [r4, #8]
 8008418:	61a5      	strne	r5, [r4, #24]
 800841a:	4618      	movne	r0, r3
 800841c:	60a5      	streq	r5, [r4, #8]
 800841e:	e7d0      	b.n	80083c2 <setvbuf+0xc2>
 8008420:	4648      	mov	r0, r9
 8008422:	f001 f90d 	bl	8009640 <malloc>
 8008426:	4607      	mov	r7, r0
 8008428:	2800      	cmp	r0, #0
 800842a:	d0bc      	beq.n	80083a6 <setvbuf+0xa6>
 800842c:	89a3      	ldrh	r3, [r4, #12]
 800842e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008432:	81a3      	strh	r3, [r4, #12]
 8008434:	464d      	mov	r5, r9
 8008436:	e7d3      	b.n	80083e0 <setvbuf+0xe0>
 8008438:	2000      	movs	r0, #0
 800843a:	e7b6      	b.n	80083aa <setvbuf+0xaa>
 800843c:	46a9      	mov	r9, r5
 800843e:	e7f5      	b.n	800842c <setvbuf+0x12c>
 8008440:	60a0      	str	r0, [r4, #8]
 8008442:	e7be      	b.n	80083c2 <setvbuf+0xc2>
 8008444:	f04f 30ff 	mov.w	r0, #4294967295
 8008448:	e7bb      	b.n	80083c2 <setvbuf+0xc2>
 800844a:	bf00      	nop
 800844c:	20000028 	.word	0x20000028
 8008450:	0800c554 	.word	0x0800c554
 8008454:	0800c574 	.word	0x0800c574
 8008458:	0800c534 	.word	0x0800c534

0800845c <__swbuf_r>:
 800845c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800845e:	460e      	mov	r6, r1
 8008460:	4614      	mov	r4, r2
 8008462:	4605      	mov	r5, r0
 8008464:	b118      	cbz	r0, 800846e <__swbuf_r+0x12>
 8008466:	6983      	ldr	r3, [r0, #24]
 8008468:	b90b      	cbnz	r3, 800846e <__swbuf_r+0x12>
 800846a:	f000 ffed 	bl	8009448 <__sinit>
 800846e:	4b21      	ldr	r3, [pc, #132]	; (80084f4 <__swbuf_r+0x98>)
 8008470:	429c      	cmp	r4, r3
 8008472:	d12a      	bne.n	80084ca <__swbuf_r+0x6e>
 8008474:	686c      	ldr	r4, [r5, #4]
 8008476:	69a3      	ldr	r3, [r4, #24]
 8008478:	60a3      	str	r3, [r4, #8]
 800847a:	89a3      	ldrh	r3, [r4, #12]
 800847c:	071a      	lsls	r2, r3, #28
 800847e:	d52e      	bpl.n	80084de <__swbuf_r+0x82>
 8008480:	6923      	ldr	r3, [r4, #16]
 8008482:	b363      	cbz	r3, 80084de <__swbuf_r+0x82>
 8008484:	6923      	ldr	r3, [r4, #16]
 8008486:	6820      	ldr	r0, [r4, #0]
 8008488:	1ac0      	subs	r0, r0, r3
 800848a:	6963      	ldr	r3, [r4, #20]
 800848c:	b2f6      	uxtb	r6, r6
 800848e:	4283      	cmp	r3, r0
 8008490:	4637      	mov	r7, r6
 8008492:	dc04      	bgt.n	800849e <__swbuf_r+0x42>
 8008494:	4621      	mov	r1, r4
 8008496:	4628      	mov	r0, r5
 8008498:	f000 ff6c 	bl	8009374 <_fflush_r>
 800849c:	bb28      	cbnz	r0, 80084ea <__swbuf_r+0x8e>
 800849e:	68a3      	ldr	r3, [r4, #8]
 80084a0:	3b01      	subs	r3, #1
 80084a2:	60a3      	str	r3, [r4, #8]
 80084a4:	6823      	ldr	r3, [r4, #0]
 80084a6:	1c5a      	adds	r2, r3, #1
 80084a8:	6022      	str	r2, [r4, #0]
 80084aa:	701e      	strb	r6, [r3, #0]
 80084ac:	6963      	ldr	r3, [r4, #20]
 80084ae:	3001      	adds	r0, #1
 80084b0:	4283      	cmp	r3, r0
 80084b2:	d004      	beq.n	80084be <__swbuf_r+0x62>
 80084b4:	89a3      	ldrh	r3, [r4, #12]
 80084b6:	07db      	lsls	r3, r3, #31
 80084b8:	d519      	bpl.n	80084ee <__swbuf_r+0x92>
 80084ba:	2e0a      	cmp	r6, #10
 80084bc:	d117      	bne.n	80084ee <__swbuf_r+0x92>
 80084be:	4621      	mov	r1, r4
 80084c0:	4628      	mov	r0, r5
 80084c2:	f000 ff57 	bl	8009374 <_fflush_r>
 80084c6:	b190      	cbz	r0, 80084ee <__swbuf_r+0x92>
 80084c8:	e00f      	b.n	80084ea <__swbuf_r+0x8e>
 80084ca:	4b0b      	ldr	r3, [pc, #44]	; (80084f8 <__swbuf_r+0x9c>)
 80084cc:	429c      	cmp	r4, r3
 80084ce:	d101      	bne.n	80084d4 <__swbuf_r+0x78>
 80084d0:	68ac      	ldr	r4, [r5, #8]
 80084d2:	e7d0      	b.n	8008476 <__swbuf_r+0x1a>
 80084d4:	4b09      	ldr	r3, [pc, #36]	; (80084fc <__swbuf_r+0xa0>)
 80084d6:	429c      	cmp	r4, r3
 80084d8:	bf08      	it	eq
 80084da:	68ec      	ldreq	r4, [r5, #12]
 80084dc:	e7cb      	b.n	8008476 <__swbuf_r+0x1a>
 80084de:	4621      	mov	r1, r4
 80084e0:	4628      	mov	r0, r5
 80084e2:	f000 f80d 	bl	8008500 <__swsetup_r>
 80084e6:	2800      	cmp	r0, #0
 80084e8:	d0cc      	beq.n	8008484 <__swbuf_r+0x28>
 80084ea:	f04f 37ff 	mov.w	r7, #4294967295
 80084ee:	4638      	mov	r0, r7
 80084f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80084f2:	bf00      	nop
 80084f4:	0800c554 	.word	0x0800c554
 80084f8:	0800c574 	.word	0x0800c574
 80084fc:	0800c534 	.word	0x0800c534

08008500 <__swsetup_r>:
 8008500:	4b32      	ldr	r3, [pc, #200]	; (80085cc <__swsetup_r+0xcc>)
 8008502:	b570      	push	{r4, r5, r6, lr}
 8008504:	681d      	ldr	r5, [r3, #0]
 8008506:	4606      	mov	r6, r0
 8008508:	460c      	mov	r4, r1
 800850a:	b125      	cbz	r5, 8008516 <__swsetup_r+0x16>
 800850c:	69ab      	ldr	r3, [r5, #24]
 800850e:	b913      	cbnz	r3, 8008516 <__swsetup_r+0x16>
 8008510:	4628      	mov	r0, r5
 8008512:	f000 ff99 	bl	8009448 <__sinit>
 8008516:	4b2e      	ldr	r3, [pc, #184]	; (80085d0 <__swsetup_r+0xd0>)
 8008518:	429c      	cmp	r4, r3
 800851a:	d10f      	bne.n	800853c <__swsetup_r+0x3c>
 800851c:	686c      	ldr	r4, [r5, #4]
 800851e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008522:	b29a      	uxth	r2, r3
 8008524:	0715      	lsls	r5, r2, #28
 8008526:	d42c      	bmi.n	8008582 <__swsetup_r+0x82>
 8008528:	06d0      	lsls	r0, r2, #27
 800852a:	d411      	bmi.n	8008550 <__swsetup_r+0x50>
 800852c:	2209      	movs	r2, #9
 800852e:	6032      	str	r2, [r6, #0]
 8008530:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008534:	81a3      	strh	r3, [r4, #12]
 8008536:	f04f 30ff 	mov.w	r0, #4294967295
 800853a:	e03e      	b.n	80085ba <__swsetup_r+0xba>
 800853c:	4b25      	ldr	r3, [pc, #148]	; (80085d4 <__swsetup_r+0xd4>)
 800853e:	429c      	cmp	r4, r3
 8008540:	d101      	bne.n	8008546 <__swsetup_r+0x46>
 8008542:	68ac      	ldr	r4, [r5, #8]
 8008544:	e7eb      	b.n	800851e <__swsetup_r+0x1e>
 8008546:	4b24      	ldr	r3, [pc, #144]	; (80085d8 <__swsetup_r+0xd8>)
 8008548:	429c      	cmp	r4, r3
 800854a:	bf08      	it	eq
 800854c:	68ec      	ldreq	r4, [r5, #12]
 800854e:	e7e6      	b.n	800851e <__swsetup_r+0x1e>
 8008550:	0751      	lsls	r1, r2, #29
 8008552:	d512      	bpl.n	800857a <__swsetup_r+0x7a>
 8008554:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008556:	b141      	cbz	r1, 800856a <__swsetup_r+0x6a>
 8008558:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800855c:	4299      	cmp	r1, r3
 800855e:	d002      	beq.n	8008566 <__swsetup_r+0x66>
 8008560:	4630      	mov	r0, r6
 8008562:	f001 fb69 	bl	8009c38 <_free_r>
 8008566:	2300      	movs	r3, #0
 8008568:	6363      	str	r3, [r4, #52]	; 0x34
 800856a:	89a3      	ldrh	r3, [r4, #12]
 800856c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008570:	81a3      	strh	r3, [r4, #12]
 8008572:	2300      	movs	r3, #0
 8008574:	6063      	str	r3, [r4, #4]
 8008576:	6923      	ldr	r3, [r4, #16]
 8008578:	6023      	str	r3, [r4, #0]
 800857a:	89a3      	ldrh	r3, [r4, #12]
 800857c:	f043 0308 	orr.w	r3, r3, #8
 8008580:	81a3      	strh	r3, [r4, #12]
 8008582:	6923      	ldr	r3, [r4, #16]
 8008584:	b94b      	cbnz	r3, 800859a <__swsetup_r+0x9a>
 8008586:	89a3      	ldrh	r3, [r4, #12]
 8008588:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800858c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008590:	d003      	beq.n	800859a <__swsetup_r+0x9a>
 8008592:	4621      	mov	r1, r4
 8008594:	4630      	mov	r0, r6
 8008596:	f001 f813 	bl	80095c0 <__smakebuf_r>
 800859a:	89a2      	ldrh	r2, [r4, #12]
 800859c:	f012 0301 	ands.w	r3, r2, #1
 80085a0:	d00c      	beq.n	80085bc <__swsetup_r+0xbc>
 80085a2:	2300      	movs	r3, #0
 80085a4:	60a3      	str	r3, [r4, #8]
 80085a6:	6963      	ldr	r3, [r4, #20]
 80085a8:	425b      	negs	r3, r3
 80085aa:	61a3      	str	r3, [r4, #24]
 80085ac:	6923      	ldr	r3, [r4, #16]
 80085ae:	b953      	cbnz	r3, 80085c6 <__swsetup_r+0xc6>
 80085b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085b4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80085b8:	d1ba      	bne.n	8008530 <__swsetup_r+0x30>
 80085ba:	bd70      	pop	{r4, r5, r6, pc}
 80085bc:	0792      	lsls	r2, r2, #30
 80085be:	bf58      	it	pl
 80085c0:	6963      	ldrpl	r3, [r4, #20]
 80085c2:	60a3      	str	r3, [r4, #8]
 80085c4:	e7f2      	b.n	80085ac <__swsetup_r+0xac>
 80085c6:	2000      	movs	r0, #0
 80085c8:	e7f7      	b.n	80085ba <__swsetup_r+0xba>
 80085ca:	bf00      	nop
 80085cc:	20000028 	.word	0x20000028
 80085d0:	0800c554 	.word	0x0800c554
 80085d4:	0800c574 	.word	0x0800c574
 80085d8:	0800c534 	.word	0x0800c534

080085dc <quorem>:
 80085dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085e0:	6903      	ldr	r3, [r0, #16]
 80085e2:	690c      	ldr	r4, [r1, #16]
 80085e4:	42a3      	cmp	r3, r4
 80085e6:	4680      	mov	r8, r0
 80085e8:	f2c0 8082 	blt.w	80086f0 <quorem+0x114>
 80085ec:	3c01      	subs	r4, #1
 80085ee:	f101 0714 	add.w	r7, r1, #20
 80085f2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80085f6:	f100 0614 	add.w	r6, r0, #20
 80085fa:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80085fe:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8008602:	eb06 030c 	add.w	r3, r6, ip
 8008606:	3501      	adds	r5, #1
 8008608:	eb07 090c 	add.w	r9, r7, ip
 800860c:	9301      	str	r3, [sp, #4]
 800860e:	fbb0 f5f5 	udiv	r5, r0, r5
 8008612:	b395      	cbz	r5, 800867a <quorem+0x9e>
 8008614:	f04f 0a00 	mov.w	sl, #0
 8008618:	4638      	mov	r0, r7
 800861a:	46b6      	mov	lr, r6
 800861c:	46d3      	mov	fp, sl
 800861e:	f850 2b04 	ldr.w	r2, [r0], #4
 8008622:	b293      	uxth	r3, r2
 8008624:	fb05 a303 	mla	r3, r5, r3, sl
 8008628:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800862c:	b29b      	uxth	r3, r3
 800862e:	ebab 0303 	sub.w	r3, fp, r3
 8008632:	0c12      	lsrs	r2, r2, #16
 8008634:	f8de b000 	ldr.w	fp, [lr]
 8008638:	fb05 a202 	mla	r2, r5, r2, sl
 800863c:	fa13 f38b 	uxtah	r3, r3, fp
 8008640:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8008644:	fa1f fb82 	uxth.w	fp, r2
 8008648:	f8de 2000 	ldr.w	r2, [lr]
 800864c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8008650:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008654:	b29b      	uxth	r3, r3
 8008656:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800865a:	4581      	cmp	r9, r0
 800865c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8008660:	f84e 3b04 	str.w	r3, [lr], #4
 8008664:	d2db      	bcs.n	800861e <quorem+0x42>
 8008666:	f856 300c 	ldr.w	r3, [r6, ip]
 800866a:	b933      	cbnz	r3, 800867a <quorem+0x9e>
 800866c:	9b01      	ldr	r3, [sp, #4]
 800866e:	3b04      	subs	r3, #4
 8008670:	429e      	cmp	r6, r3
 8008672:	461a      	mov	r2, r3
 8008674:	d330      	bcc.n	80086d8 <quorem+0xfc>
 8008676:	f8c8 4010 	str.w	r4, [r8, #16]
 800867a:	4640      	mov	r0, r8
 800867c:	f001 fa08 	bl	8009a90 <__mcmp>
 8008680:	2800      	cmp	r0, #0
 8008682:	db25      	blt.n	80086d0 <quorem+0xf4>
 8008684:	3501      	adds	r5, #1
 8008686:	4630      	mov	r0, r6
 8008688:	f04f 0c00 	mov.w	ip, #0
 800868c:	f857 2b04 	ldr.w	r2, [r7], #4
 8008690:	f8d0 e000 	ldr.w	lr, [r0]
 8008694:	b293      	uxth	r3, r2
 8008696:	ebac 0303 	sub.w	r3, ip, r3
 800869a:	0c12      	lsrs	r2, r2, #16
 800869c:	fa13 f38e 	uxtah	r3, r3, lr
 80086a0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80086a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80086a8:	b29b      	uxth	r3, r3
 80086aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80086ae:	45b9      	cmp	r9, r7
 80086b0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80086b4:	f840 3b04 	str.w	r3, [r0], #4
 80086b8:	d2e8      	bcs.n	800868c <quorem+0xb0>
 80086ba:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80086be:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80086c2:	b92a      	cbnz	r2, 80086d0 <quorem+0xf4>
 80086c4:	3b04      	subs	r3, #4
 80086c6:	429e      	cmp	r6, r3
 80086c8:	461a      	mov	r2, r3
 80086ca:	d30b      	bcc.n	80086e4 <quorem+0x108>
 80086cc:	f8c8 4010 	str.w	r4, [r8, #16]
 80086d0:	4628      	mov	r0, r5
 80086d2:	b003      	add	sp, #12
 80086d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086d8:	6812      	ldr	r2, [r2, #0]
 80086da:	3b04      	subs	r3, #4
 80086dc:	2a00      	cmp	r2, #0
 80086de:	d1ca      	bne.n	8008676 <quorem+0x9a>
 80086e0:	3c01      	subs	r4, #1
 80086e2:	e7c5      	b.n	8008670 <quorem+0x94>
 80086e4:	6812      	ldr	r2, [r2, #0]
 80086e6:	3b04      	subs	r3, #4
 80086e8:	2a00      	cmp	r2, #0
 80086ea:	d1ef      	bne.n	80086cc <quorem+0xf0>
 80086ec:	3c01      	subs	r4, #1
 80086ee:	e7ea      	b.n	80086c6 <quorem+0xea>
 80086f0:	2000      	movs	r0, #0
 80086f2:	e7ee      	b.n	80086d2 <quorem+0xf6>
 80086f4:	0000      	movs	r0, r0
	...

080086f8 <_dtoa_r>:
 80086f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086fc:	ec57 6b10 	vmov	r6, r7, d0
 8008700:	b097      	sub	sp, #92	; 0x5c
 8008702:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008704:	9106      	str	r1, [sp, #24]
 8008706:	4604      	mov	r4, r0
 8008708:	920b      	str	r2, [sp, #44]	; 0x2c
 800870a:	9312      	str	r3, [sp, #72]	; 0x48
 800870c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008710:	e9cd 6700 	strd	r6, r7, [sp]
 8008714:	b93d      	cbnz	r5, 8008726 <_dtoa_r+0x2e>
 8008716:	2010      	movs	r0, #16
 8008718:	f000 ff92 	bl	8009640 <malloc>
 800871c:	6260      	str	r0, [r4, #36]	; 0x24
 800871e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008722:	6005      	str	r5, [r0, #0]
 8008724:	60c5      	str	r5, [r0, #12]
 8008726:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008728:	6819      	ldr	r1, [r3, #0]
 800872a:	b151      	cbz	r1, 8008742 <_dtoa_r+0x4a>
 800872c:	685a      	ldr	r2, [r3, #4]
 800872e:	604a      	str	r2, [r1, #4]
 8008730:	2301      	movs	r3, #1
 8008732:	4093      	lsls	r3, r2
 8008734:	608b      	str	r3, [r1, #8]
 8008736:	4620      	mov	r0, r4
 8008738:	f000 ffc9 	bl	80096ce <_Bfree>
 800873c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800873e:	2200      	movs	r2, #0
 8008740:	601a      	str	r2, [r3, #0]
 8008742:	1e3b      	subs	r3, r7, #0
 8008744:	bfbb      	ittet	lt
 8008746:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800874a:	9301      	strlt	r3, [sp, #4]
 800874c:	2300      	movge	r3, #0
 800874e:	2201      	movlt	r2, #1
 8008750:	bfac      	ite	ge
 8008752:	f8c8 3000 	strge.w	r3, [r8]
 8008756:	f8c8 2000 	strlt.w	r2, [r8]
 800875a:	4baf      	ldr	r3, [pc, #700]	; (8008a18 <_dtoa_r+0x320>)
 800875c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008760:	ea33 0308 	bics.w	r3, r3, r8
 8008764:	d114      	bne.n	8008790 <_dtoa_r+0x98>
 8008766:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008768:	f242 730f 	movw	r3, #9999	; 0x270f
 800876c:	6013      	str	r3, [r2, #0]
 800876e:	9b00      	ldr	r3, [sp, #0]
 8008770:	b923      	cbnz	r3, 800877c <_dtoa_r+0x84>
 8008772:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8008776:	2800      	cmp	r0, #0
 8008778:	f000 8542 	beq.w	8009200 <_dtoa_r+0xb08>
 800877c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800877e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8008a2c <_dtoa_r+0x334>
 8008782:	2b00      	cmp	r3, #0
 8008784:	f000 8544 	beq.w	8009210 <_dtoa_r+0xb18>
 8008788:	f10b 0303 	add.w	r3, fp, #3
 800878c:	f000 bd3e 	b.w	800920c <_dtoa_r+0xb14>
 8008790:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008794:	2200      	movs	r2, #0
 8008796:	2300      	movs	r3, #0
 8008798:	4630      	mov	r0, r6
 800879a:	4639      	mov	r1, r7
 800879c:	f7f8 f9a4 	bl	8000ae8 <__aeabi_dcmpeq>
 80087a0:	4681      	mov	r9, r0
 80087a2:	b168      	cbz	r0, 80087c0 <_dtoa_r+0xc8>
 80087a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80087a6:	2301      	movs	r3, #1
 80087a8:	6013      	str	r3, [r2, #0]
 80087aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	f000 8524 	beq.w	80091fa <_dtoa_r+0xb02>
 80087b2:	4b9a      	ldr	r3, [pc, #616]	; (8008a1c <_dtoa_r+0x324>)
 80087b4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80087b6:	f103 3bff 	add.w	fp, r3, #4294967295
 80087ba:	6013      	str	r3, [r2, #0]
 80087bc:	f000 bd28 	b.w	8009210 <_dtoa_r+0xb18>
 80087c0:	aa14      	add	r2, sp, #80	; 0x50
 80087c2:	a915      	add	r1, sp, #84	; 0x54
 80087c4:	ec47 6b10 	vmov	d0, r6, r7
 80087c8:	4620      	mov	r0, r4
 80087ca:	f001 f9d8 	bl	8009b7e <__d2b>
 80087ce:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80087d2:	9004      	str	r0, [sp, #16]
 80087d4:	2d00      	cmp	r5, #0
 80087d6:	d07c      	beq.n	80088d2 <_dtoa_r+0x1da>
 80087d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80087dc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80087e0:	46b2      	mov	sl, r6
 80087e2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80087e6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80087ea:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80087ee:	2200      	movs	r2, #0
 80087f0:	4b8b      	ldr	r3, [pc, #556]	; (8008a20 <_dtoa_r+0x328>)
 80087f2:	4650      	mov	r0, sl
 80087f4:	4659      	mov	r1, fp
 80087f6:	f7f7 fd57 	bl	80002a8 <__aeabi_dsub>
 80087fa:	a381      	add	r3, pc, #516	; (adr r3, 8008a00 <_dtoa_r+0x308>)
 80087fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008800:	f7f7 ff0a 	bl	8000618 <__aeabi_dmul>
 8008804:	a380      	add	r3, pc, #512	; (adr r3, 8008a08 <_dtoa_r+0x310>)
 8008806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800880a:	f7f7 fd4f 	bl	80002ac <__adddf3>
 800880e:	4606      	mov	r6, r0
 8008810:	4628      	mov	r0, r5
 8008812:	460f      	mov	r7, r1
 8008814:	f7f7 fe96 	bl	8000544 <__aeabi_i2d>
 8008818:	a37d      	add	r3, pc, #500	; (adr r3, 8008a10 <_dtoa_r+0x318>)
 800881a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800881e:	f7f7 fefb 	bl	8000618 <__aeabi_dmul>
 8008822:	4602      	mov	r2, r0
 8008824:	460b      	mov	r3, r1
 8008826:	4630      	mov	r0, r6
 8008828:	4639      	mov	r1, r7
 800882a:	f7f7 fd3f 	bl	80002ac <__adddf3>
 800882e:	4606      	mov	r6, r0
 8008830:	460f      	mov	r7, r1
 8008832:	f7f8 f9a1 	bl	8000b78 <__aeabi_d2iz>
 8008836:	2200      	movs	r2, #0
 8008838:	4682      	mov	sl, r0
 800883a:	2300      	movs	r3, #0
 800883c:	4630      	mov	r0, r6
 800883e:	4639      	mov	r1, r7
 8008840:	f7f8 f95c 	bl	8000afc <__aeabi_dcmplt>
 8008844:	b148      	cbz	r0, 800885a <_dtoa_r+0x162>
 8008846:	4650      	mov	r0, sl
 8008848:	f7f7 fe7c 	bl	8000544 <__aeabi_i2d>
 800884c:	4632      	mov	r2, r6
 800884e:	463b      	mov	r3, r7
 8008850:	f7f8 f94a 	bl	8000ae8 <__aeabi_dcmpeq>
 8008854:	b908      	cbnz	r0, 800885a <_dtoa_r+0x162>
 8008856:	f10a 3aff 	add.w	sl, sl, #4294967295
 800885a:	f1ba 0f16 	cmp.w	sl, #22
 800885e:	d859      	bhi.n	8008914 <_dtoa_r+0x21c>
 8008860:	4970      	ldr	r1, [pc, #448]	; (8008a24 <_dtoa_r+0x32c>)
 8008862:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8008866:	e9dd 2300 	ldrd	r2, r3, [sp]
 800886a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800886e:	f7f8 f963 	bl	8000b38 <__aeabi_dcmpgt>
 8008872:	2800      	cmp	r0, #0
 8008874:	d050      	beq.n	8008918 <_dtoa_r+0x220>
 8008876:	f10a 3aff 	add.w	sl, sl, #4294967295
 800887a:	2300      	movs	r3, #0
 800887c:	930f      	str	r3, [sp, #60]	; 0x3c
 800887e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008880:	1b5d      	subs	r5, r3, r5
 8008882:	f1b5 0801 	subs.w	r8, r5, #1
 8008886:	bf49      	itett	mi
 8008888:	f1c5 0301 	rsbmi	r3, r5, #1
 800888c:	2300      	movpl	r3, #0
 800888e:	9305      	strmi	r3, [sp, #20]
 8008890:	f04f 0800 	movmi.w	r8, #0
 8008894:	bf58      	it	pl
 8008896:	9305      	strpl	r3, [sp, #20]
 8008898:	f1ba 0f00 	cmp.w	sl, #0
 800889c:	db3e      	blt.n	800891c <_dtoa_r+0x224>
 800889e:	2300      	movs	r3, #0
 80088a0:	44d0      	add	r8, sl
 80088a2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80088a6:	9307      	str	r3, [sp, #28]
 80088a8:	9b06      	ldr	r3, [sp, #24]
 80088aa:	2b09      	cmp	r3, #9
 80088ac:	f200 8090 	bhi.w	80089d0 <_dtoa_r+0x2d8>
 80088b0:	2b05      	cmp	r3, #5
 80088b2:	bfc4      	itt	gt
 80088b4:	3b04      	subgt	r3, #4
 80088b6:	9306      	strgt	r3, [sp, #24]
 80088b8:	9b06      	ldr	r3, [sp, #24]
 80088ba:	f1a3 0302 	sub.w	r3, r3, #2
 80088be:	bfcc      	ite	gt
 80088c0:	2500      	movgt	r5, #0
 80088c2:	2501      	movle	r5, #1
 80088c4:	2b03      	cmp	r3, #3
 80088c6:	f200 808f 	bhi.w	80089e8 <_dtoa_r+0x2f0>
 80088ca:	e8df f003 	tbb	[pc, r3]
 80088ce:	7f7d      	.short	0x7f7d
 80088d0:	7131      	.short	0x7131
 80088d2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80088d6:	441d      	add	r5, r3
 80088d8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80088dc:	2820      	cmp	r0, #32
 80088de:	dd13      	ble.n	8008908 <_dtoa_r+0x210>
 80088e0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80088e4:	9b00      	ldr	r3, [sp, #0]
 80088e6:	fa08 f800 	lsl.w	r8, r8, r0
 80088ea:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80088ee:	fa23 f000 	lsr.w	r0, r3, r0
 80088f2:	ea48 0000 	orr.w	r0, r8, r0
 80088f6:	f7f7 fe15 	bl	8000524 <__aeabi_ui2d>
 80088fa:	2301      	movs	r3, #1
 80088fc:	4682      	mov	sl, r0
 80088fe:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8008902:	3d01      	subs	r5, #1
 8008904:	9313      	str	r3, [sp, #76]	; 0x4c
 8008906:	e772      	b.n	80087ee <_dtoa_r+0xf6>
 8008908:	9b00      	ldr	r3, [sp, #0]
 800890a:	f1c0 0020 	rsb	r0, r0, #32
 800890e:	fa03 f000 	lsl.w	r0, r3, r0
 8008912:	e7f0      	b.n	80088f6 <_dtoa_r+0x1fe>
 8008914:	2301      	movs	r3, #1
 8008916:	e7b1      	b.n	800887c <_dtoa_r+0x184>
 8008918:	900f      	str	r0, [sp, #60]	; 0x3c
 800891a:	e7b0      	b.n	800887e <_dtoa_r+0x186>
 800891c:	9b05      	ldr	r3, [sp, #20]
 800891e:	eba3 030a 	sub.w	r3, r3, sl
 8008922:	9305      	str	r3, [sp, #20]
 8008924:	f1ca 0300 	rsb	r3, sl, #0
 8008928:	9307      	str	r3, [sp, #28]
 800892a:	2300      	movs	r3, #0
 800892c:	930e      	str	r3, [sp, #56]	; 0x38
 800892e:	e7bb      	b.n	80088a8 <_dtoa_r+0x1b0>
 8008930:	2301      	movs	r3, #1
 8008932:	930a      	str	r3, [sp, #40]	; 0x28
 8008934:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008936:	2b00      	cmp	r3, #0
 8008938:	dd59      	ble.n	80089ee <_dtoa_r+0x2f6>
 800893a:	9302      	str	r3, [sp, #8]
 800893c:	4699      	mov	r9, r3
 800893e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008940:	2200      	movs	r2, #0
 8008942:	6072      	str	r2, [r6, #4]
 8008944:	2204      	movs	r2, #4
 8008946:	f102 0014 	add.w	r0, r2, #20
 800894a:	4298      	cmp	r0, r3
 800894c:	6871      	ldr	r1, [r6, #4]
 800894e:	d953      	bls.n	80089f8 <_dtoa_r+0x300>
 8008950:	4620      	mov	r0, r4
 8008952:	f000 fe88 	bl	8009666 <_Balloc>
 8008956:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008958:	6030      	str	r0, [r6, #0]
 800895a:	f1b9 0f0e 	cmp.w	r9, #14
 800895e:	f8d3 b000 	ldr.w	fp, [r3]
 8008962:	f200 80e6 	bhi.w	8008b32 <_dtoa_r+0x43a>
 8008966:	2d00      	cmp	r5, #0
 8008968:	f000 80e3 	beq.w	8008b32 <_dtoa_r+0x43a>
 800896c:	ed9d 7b00 	vldr	d7, [sp]
 8008970:	f1ba 0f00 	cmp.w	sl, #0
 8008974:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8008978:	dd74      	ble.n	8008a64 <_dtoa_r+0x36c>
 800897a:	4a2a      	ldr	r2, [pc, #168]	; (8008a24 <_dtoa_r+0x32c>)
 800897c:	f00a 030f 	and.w	r3, sl, #15
 8008980:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008984:	ed93 7b00 	vldr	d7, [r3]
 8008988:	ea4f 162a 	mov.w	r6, sl, asr #4
 800898c:	06f0      	lsls	r0, r6, #27
 800898e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8008992:	d565      	bpl.n	8008a60 <_dtoa_r+0x368>
 8008994:	4b24      	ldr	r3, [pc, #144]	; (8008a28 <_dtoa_r+0x330>)
 8008996:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800899a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800899e:	f7f7 ff65 	bl	800086c <__aeabi_ddiv>
 80089a2:	e9cd 0100 	strd	r0, r1, [sp]
 80089a6:	f006 060f 	and.w	r6, r6, #15
 80089aa:	2503      	movs	r5, #3
 80089ac:	4f1e      	ldr	r7, [pc, #120]	; (8008a28 <_dtoa_r+0x330>)
 80089ae:	e04c      	b.n	8008a4a <_dtoa_r+0x352>
 80089b0:	2301      	movs	r3, #1
 80089b2:	930a      	str	r3, [sp, #40]	; 0x28
 80089b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80089b6:	4453      	add	r3, sl
 80089b8:	f103 0901 	add.w	r9, r3, #1
 80089bc:	9302      	str	r3, [sp, #8]
 80089be:	464b      	mov	r3, r9
 80089c0:	2b01      	cmp	r3, #1
 80089c2:	bfb8      	it	lt
 80089c4:	2301      	movlt	r3, #1
 80089c6:	e7ba      	b.n	800893e <_dtoa_r+0x246>
 80089c8:	2300      	movs	r3, #0
 80089ca:	e7b2      	b.n	8008932 <_dtoa_r+0x23a>
 80089cc:	2300      	movs	r3, #0
 80089ce:	e7f0      	b.n	80089b2 <_dtoa_r+0x2ba>
 80089d0:	2501      	movs	r5, #1
 80089d2:	2300      	movs	r3, #0
 80089d4:	9306      	str	r3, [sp, #24]
 80089d6:	950a      	str	r5, [sp, #40]	; 0x28
 80089d8:	f04f 33ff 	mov.w	r3, #4294967295
 80089dc:	9302      	str	r3, [sp, #8]
 80089de:	4699      	mov	r9, r3
 80089e0:	2200      	movs	r2, #0
 80089e2:	2312      	movs	r3, #18
 80089e4:	920b      	str	r2, [sp, #44]	; 0x2c
 80089e6:	e7aa      	b.n	800893e <_dtoa_r+0x246>
 80089e8:	2301      	movs	r3, #1
 80089ea:	930a      	str	r3, [sp, #40]	; 0x28
 80089ec:	e7f4      	b.n	80089d8 <_dtoa_r+0x2e0>
 80089ee:	2301      	movs	r3, #1
 80089f0:	9302      	str	r3, [sp, #8]
 80089f2:	4699      	mov	r9, r3
 80089f4:	461a      	mov	r2, r3
 80089f6:	e7f5      	b.n	80089e4 <_dtoa_r+0x2ec>
 80089f8:	3101      	adds	r1, #1
 80089fa:	6071      	str	r1, [r6, #4]
 80089fc:	0052      	lsls	r2, r2, #1
 80089fe:	e7a2      	b.n	8008946 <_dtoa_r+0x24e>
 8008a00:	636f4361 	.word	0x636f4361
 8008a04:	3fd287a7 	.word	0x3fd287a7
 8008a08:	8b60c8b3 	.word	0x8b60c8b3
 8008a0c:	3fc68a28 	.word	0x3fc68a28
 8008a10:	509f79fb 	.word	0x509f79fb
 8008a14:	3fd34413 	.word	0x3fd34413
 8008a18:	7ff00000 	.word	0x7ff00000
 8008a1c:	0800c501 	.word	0x0800c501
 8008a20:	3ff80000 	.word	0x3ff80000
 8008a24:	0800c5c0 	.word	0x0800c5c0
 8008a28:	0800c598 	.word	0x0800c598
 8008a2c:	0800c52d 	.word	0x0800c52d
 8008a30:	07f1      	lsls	r1, r6, #31
 8008a32:	d508      	bpl.n	8008a46 <_dtoa_r+0x34e>
 8008a34:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008a38:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a3c:	f7f7 fdec 	bl	8000618 <__aeabi_dmul>
 8008a40:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008a44:	3501      	adds	r5, #1
 8008a46:	1076      	asrs	r6, r6, #1
 8008a48:	3708      	adds	r7, #8
 8008a4a:	2e00      	cmp	r6, #0
 8008a4c:	d1f0      	bne.n	8008a30 <_dtoa_r+0x338>
 8008a4e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008a52:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008a56:	f7f7 ff09 	bl	800086c <__aeabi_ddiv>
 8008a5a:	e9cd 0100 	strd	r0, r1, [sp]
 8008a5e:	e01a      	b.n	8008a96 <_dtoa_r+0x39e>
 8008a60:	2502      	movs	r5, #2
 8008a62:	e7a3      	b.n	80089ac <_dtoa_r+0x2b4>
 8008a64:	f000 80a0 	beq.w	8008ba8 <_dtoa_r+0x4b0>
 8008a68:	f1ca 0600 	rsb	r6, sl, #0
 8008a6c:	4b9f      	ldr	r3, [pc, #636]	; (8008cec <_dtoa_r+0x5f4>)
 8008a6e:	4fa0      	ldr	r7, [pc, #640]	; (8008cf0 <_dtoa_r+0x5f8>)
 8008a70:	f006 020f 	and.w	r2, r6, #15
 8008a74:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a7c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008a80:	f7f7 fdca 	bl	8000618 <__aeabi_dmul>
 8008a84:	e9cd 0100 	strd	r0, r1, [sp]
 8008a88:	1136      	asrs	r6, r6, #4
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	2502      	movs	r5, #2
 8008a8e:	2e00      	cmp	r6, #0
 8008a90:	d17f      	bne.n	8008b92 <_dtoa_r+0x49a>
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d1e1      	bne.n	8008a5a <_dtoa_r+0x362>
 8008a96:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	f000 8087 	beq.w	8008bac <_dtoa_r+0x4b4>
 8008a9e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	4b93      	ldr	r3, [pc, #588]	; (8008cf4 <_dtoa_r+0x5fc>)
 8008aa6:	4630      	mov	r0, r6
 8008aa8:	4639      	mov	r1, r7
 8008aaa:	f7f8 f827 	bl	8000afc <__aeabi_dcmplt>
 8008aae:	2800      	cmp	r0, #0
 8008ab0:	d07c      	beq.n	8008bac <_dtoa_r+0x4b4>
 8008ab2:	f1b9 0f00 	cmp.w	r9, #0
 8008ab6:	d079      	beq.n	8008bac <_dtoa_r+0x4b4>
 8008ab8:	9b02      	ldr	r3, [sp, #8]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	dd35      	ble.n	8008b2a <_dtoa_r+0x432>
 8008abe:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008ac2:	9308      	str	r3, [sp, #32]
 8008ac4:	4639      	mov	r1, r7
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	4b8b      	ldr	r3, [pc, #556]	; (8008cf8 <_dtoa_r+0x600>)
 8008aca:	4630      	mov	r0, r6
 8008acc:	f7f7 fda4 	bl	8000618 <__aeabi_dmul>
 8008ad0:	e9cd 0100 	strd	r0, r1, [sp]
 8008ad4:	9f02      	ldr	r7, [sp, #8]
 8008ad6:	3501      	adds	r5, #1
 8008ad8:	4628      	mov	r0, r5
 8008ada:	f7f7 fd33 	bl	8000544 <__aeabi_i2d>
 8008ade:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008ae2:	f7f7 fd99 	bl	8000618 <__aeabi_dmul>
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	4b84      	ldr	r3, [pc, #528]	; (8008cfc <_dtoa_r+0x604>)
 8008aea:	f7f7 fbdf 	bl	80002ac <__adddf3>
 8008aee:	4605      	mov	r5, r0
 8008af0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008af4:	2f00      	cmp	r7, #0
 8008af6:	d15d      	bne.n	8008bb4 <_dtoa_r+0x4bc>
 8008af8:	2200      	movs	r2, #0
 8008afa:	4b81      	ldr	r3, [pc, #516]	; (8008d00 <_dtoa_r+0x608>)
 8008afc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b00:	f7f7 fbd2 	bl	80002a8 <__aeabi_dsub>
 8008b04:	462a      	mov	r2, r5
 8008b06:	4633      	mov	r3, r6
 8008b08:	e9cd 0100 	strd	r0, r1, [sp]
 8008b0c:	f7f8 f814 	bl	8000b38 <__aeabi_dcmpgt>
 8008b10:	2800      	cmp	r0, #0
 8008b12:	f040 8288 	bne.w	8009026 <_dtoa_r+0x92e>
 8008b16:	462a      	mov	r2, r5
 8008b18:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008b1c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b20:	f7f7 ffec 	bl	8000afc <__aeabi_dcmplt>
 8008b24:	2800      	cmp	r0, #0
 8008b26:	f040 827c 	bne.w	8009022 <_dtoa_r+0x92a>
 8008b2a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008b2e:	e9cd 2300 	strd	r2, r3, [sp]
 8008b32:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	f2c0 8150 	blt.w	8008dda <_dtoa_r+0x6e2>
 8008b3a:	f1ba 0f0e 	cmp.w	sl, #14
 8008b3e:	f300 814c 	bgt.w	8008dda <_dtoa_r+0x6e2>
 8008b42:	4b6a      	ldr	r3, [pc, #424]	; (8008cec <_dtoa_r+0x5f4>)
 8008b44:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008b48:	ed93 7b00 	vldr	d7, [r3]
 8008b4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008b54:	f280 80d8 	bge.w	8008d08 <_dtoa_r+0x610>
 8008b58:	f1b9 0f00 	cmp.w	r9, #0
 8008b5c:	f300 80d4 	bgt.w	8008d08 <_dtoa_r+0x610>
 8008b60:	f040 825e 	bne.w	8009020 <_dtoa_r+0x928>
 8008b64:	2200      	movs	r2, #0
 8008b66:	4b66      	ldr	r3, [pc, #408]	; (8008d00 <_dtoa_r+0x608>)
 8008b68:	ec51 0b17 	vmov	r0, r1, d7
 8008b6c:	f7f7 fd54 	bl	8000618 <__aeabi_dmul>
 8008b70:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b74:	f7f7 ffd6 	bl	8000b24 <__aeabi_dcmpge>
 8008b78:	464f      	mov	r7, r9
 8008b7a:	464e      	mov	r6, r9
 8008b7c:	2800      	cmp	r0, #0
 8008b7e:	f040 8234 	bne.w	8008fea <_dtoa_r+0x8f2>
 8008b82:	2331      	movs	r3, #49	; 0x31
 8008b84:	f10b 0501 	add.w	r5, fp, #1
 8008b88:	f88b 3000 	strb.w	r3, [fp]
 8008b8c:	f10a 0a01 	add.w	sl, sl, #1
 8008b90:	e22f      	b.n	8008ff2 <_dtoa_r+0x8fa>
 8008b92:	07f2      	lsls	r2, r6, #31
 8008b94:	d505      	bpl.n	8008ba2 <_dtoa_r+0x4aa>
 8008b96:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b9a:	f7f7 fd3d 	bl	8000618 <__aeabi_dmul>
 8008b9e:	3501      	adds	r5, #1
 8008ba0:	2301      	movs	r3, #1
 8008ba2:	1076      	asrs	r6, r6, #1
 8008ba4:	3708      	adds	r7, #8
 8008ba6:	e772      	b.n	8008a8e <_dtoa_r+0x396>
 8008ba8:	2502      	movs	r5, #2
 8008baa:	e774      	b.n	8008a96 <_dtoa_r+0x39e>
 8008bac:	f8cd a020 	str.w	sl, [sp, #32]
 8008bb0:	464f      	mov	r7, r9
 8008bb2:	e791      	b.n	8008ad8 <_dtoa_r+0x3e0>
 8008bb4:	4b4d      	ldr	r3, [pc, #308]	; (8008cec <_dtoa_r+0x5f4>)
 8008bb6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008bba:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8008bbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d047      	beq.n	8008c54 <_dtoa_r+0x55c>
 8008bc4:	4602      	mov	r2, r0
 8008bc6:	460b      	mov	r3, r1
 8008bc8:	2000      	movs	r0, #0
 8008bca:	494e      	ldr	r1, [pc, #312]	; (8008d04 <_dtoa_r+0x60c>)
 8008bcc:	f7f7 fe4e 	bl	800086c <__aeabi_ddiv>
 8008bd0:	462a      	mov	r2, r5
 8008bd2:	4633      	mov	r3, r6
 8008bd4:	f7f7 fb68 	bl	80002a8 <__aeabi_dsub>
 8008bd8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008bdc:	465d      	mov	r5, fp
 8008bde:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008be2:	f7f7 ffc9 	bl	8000b78 <__aeabi_d2iz>
 8008be6:	4606      	mov	r6, r0
 8008be8:	f7f7 fcac 	bl	8000544 <__aeabi_i2d>
 8008bec:	4602      	mov	r2, r0
 8008bee:	460b      	mov	r3, r1
 8008bf0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008bf4:	f7f7 fb58 	bl	80002a8 <__aeabi_dsub>
 8008bf8:	3630      	adds	r6, #48	; 0x30
 8008bfa:	f805 6b01 	strb.w	r6, [r5], #1
 8008bfe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008c02:	e9cd 0100 	strd	r0, r1, [sp]
 8008c06:	f7f7 ff79 	bl	8000afc <__aeabi_dcmplt>
 8008c0a:	2800      	cmp	r0, #0
 8008c0c:	d163      	bne.n	8008cd6 <_dtoa_r+0x5de>
 8008c0e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008c12:	2000      	movs	r0, #0
 8008c14:	4937      	ldr	r1, [pc, #220]	; (8008cf4 <_dtoa_r+0x5fc>)
 8008c16:	f7f7 fb47 	bl	80002a8 <__aeabi_dsub>
 8008c1a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008c1e:	f7f7 ff6d 	bl	8000afc <__aeabi_dcmplt>
 8008c22:	2800      	cmp	r0, #0
 8008c24:	f040 80b7 	bne.w	8008d96 <_dtoa_r+0x69e>
 8008c28:	eba5 030b 	sub.w	r3, r5, fp
 8008c2c:	429f      	cmp	r7, r3
 8008c2e:	f77f af7c 	ble.w	8008b2a <_dtoa_r+0x432>
 8008c32:	2200      	movs	r2, #0
 8008c34:	4b30      	ldr	r3, [pc, #192]	; (8008cf8 <_dtoa_r+0x600>)
 8008c36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008c3a:	f7f7 fced 	bl	8000618 <__aeabi_dmul>
 8008c3e:	2200      	movs	r2, #0
 8008c40:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008c44:	4b2c      	ldr	r3, [pc, #176]	; (8008cf8 <_dtoa_r+0x600>)
 8008c46:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008c4a:	f7f7 fce5 	bl	8000618 <__aeabi_dmul>
 8008c4e:	e9cd 0100 	strd	r0, r1, [sp]
 8008c52:	e7c4      	b.n	8008bde <_dtoa_r+0x4e6>
 8008c54:	462a      	mov	r2, r5
 8008c56:	4633      	mov	r3, r6
 8008c58:	f7f7 fcde 	bl	8000618 <__aeabi_dmul>
 8008c5c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008c60:	eb0b 0507 	add.w	r5, fp, r7
 8008c64:	465e      	mov	r6, fp
 8008c66:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008c6a:	f7f7 ff85 	bl	8000b78 <__aeabi_d2iz>
 8008c6e:	4607      	mov	r7, r0
 8008c70:	f7f7 fc68 	bl	8000544 <__aeabi_i2d>
 8008c74:	3730      	adds	r7, #48	; 0x30
 8008c76:	4602      	mov	r2, r0
 8008c78:	460b      	mov	r3, r1
 8008c7a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008c7e:	f7f7 fb13 	bl	80002a8 <__aeabi_dsub>
 8008c82:	f806 7b01 	strb.w	r7, [r6], #1
 8008c86:	42ae      	cmp	r6, r5
 8008c88:	e9cd 0100 	strd	r0, r1, [sp]
 8008c8c:	f04f 0200 	mov.w	r2, #0
 8008c90:	d126      	bne.n	8008ce0 <_dtoa_r+0x5e8>
 8008c92:	4b1c      	ldr	r3, [pc, #112]	; (8008d04 <_dtoa_r+0x60c>)
 8008c94:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008c98:	f7f7 fb08 	bl	80002ac <__adddf3>
 8008c9c:	4602      	mov	r2, r0
 8008c9e:	460b      	mov	r3, r1
 8008ca0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008ca4:	f7f7 ff48 	bl	8000b38 <__aeabi_dcmpgt>
 8008ca8:	2800      	cmp	r0, #0
 8008caa:	d174      	bne.n	8008d96 <_dtoa_r+0x69e>
 8008cac:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008cb0:	2000      	movs	r0, #0
 8008cb2:	4914      	ldr	r1, [pc, #80]	; (8008d04 <_dtoa_r+0x60c>)
 8008cb4:	f7f7 faf8 	bl	80002a8 <__aeabi_dsub>
 8008cb8:	4602      	mov	r2, r0
 8008cba:	460b      	mov	r3, r1
 8008cbc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008cc0:	f7f7 ff1c 	bl	8000afc <__aeabi_dcmplt>
 8008cc4:	2800      	cmp	r0, #0
 8008cc6:	f43f af30 	beq.w	8008b2a <_dtoa_r+0x432>
 8008cca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008cce:	2b30      	cmp	r3, #48	; 0x30
 8008cd0:	f105 32ff 	add.w	r2, r5, #4294967295
 8008cd4:	d002      	beq.n	8008cdc <_dtoa_r+0x5e4>
 8008cd6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008cda:	e04a      	b.n	8008d72 <_dtoa_r+0x67a>
 8008cdc:	4615      	mov	r5, r2
 8008cde:	e7f4      	b.n	8008cca <_dtoa_r+0x5d2>
 8008ce0:	4b05      	ldr	r3, [pc, #20]	; (8008cf8 <_dtoa_r+0x600>)
 8008ce2:	f7f7 fc99 	bl	8000618 <__aeabi_dmul>
 8008ce6:	e9cd 0100 	strd	r0, r1, [sp]
 8008cea:	e7bc      	b.n	8008c66 <_dtoa_r+0x56e>
 8008cec:	0800c5c0 	.word	0x0800c5c0
 8008cf0:	0800c598 	.word	0x0800c598
 8008cf4:	3ff00000 	.word	0x3ff00000
 8008cf8:	40240000 	.word	0x40240000
 8008cfc:	401c0000 	.word	0x401c0000
 8008d00:	40140000 	.word	0x40140000
 8008d04:	3fe00000 	.word	0x3fe00000
 8008d08:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008d0c:	465d      	mov	r5, fp
 8008d0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008d12:	4630      	mov	r0, r6
 8008d14:	4639      	mov	r1, r7
 8008d16:	f7f7 fda9 	bl	800086c <__aeabi_ddiv>
 8008d1a:	f7f7 ff2d 	bl	8000b78 <__aeabi_d2iz>
 8008d1e:	4680      	mov	r8, r0
 8008d20:	f7f7 fc10 	bl	8000544 <__aeabi_i2d>
 8008d24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008d28:	f7f7 fc76 	bl	8000618 <__aeabi_dmul>
 8008d2c:	4602      	mov	r2, r0
 8008d2e:	460b      	mov	r3, r1
 8008d30:	4630      	mov	r0, r6
 8008d32:	4639      	mov	r1, r7
 8008d34:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8008d38:	f7f7 fab6 	bl	80002a8 <__aeabi_dsub>
 8008d3c:	f805 6b01 	strb.w	r6, [r5], #1
 8008d40:	eba5 060b 	sub.w	r6, r5, fp
 8008d44:	45b1      	cmp	r9, r6
 8008d46:	4602      	mov	r2, r0
 8008d48:	460b      	mov	r3, r1
 8008d4a:	d139      	bne.n	8008dc0 <_dtoa_r+0x6c8>
 8008d4c:	f7f7 faae 	bl	80002ac <__adddf3>
 8008d50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008d54:	4606      	mov	r6, r0
 8008d56:	460f      	mov	r7, r1
 8008d58:	f7f7 feee 	bl	8000b38 <__aeabi_dcmpgt>
 8008d5c:	b9c8      	cbnz	r0, 8008d92 <_dtoa_r+0x69a>
 8008d5e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008d62:	4630      	mov	r0, r6
 8008d64:	4639      	mov	r1, r7
 8008d66:	f7f7 febf 	bl	8000ae8 <__aeabi_dcmpeq>
 8008d6a:	b110      	cbz	r0, 8008d72 <_dtoa_r+0x67a>
 8008d6c:	f018 0f01 	tst.w	r8, #1
 8008d70:	d10f      	bne.n	8008d92 <_dtoa_r+0x69a>
 8008d72:	9904      	ldr	r1, [sp, #16]
 8008d74:	4620      	mov	r0, r4
 8008d76:	f000 fcaa 	bl	80096ce <_Bfree>
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008d7e:	702b      	strb	r3, [r5, #0]
 8008d80:	f10a 0301 	add.w	r3, sl, #1
 8008d84:	6013      	str	r3, [r2, #0]
 8008d86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	f000 8241 	beq.w	8009210 <_dtoa_r+0xb18>
 8008d8e:	601d      	str	r5, [r3, #0]
 8008d90:	e23e      	b.n	8009210 <_dtoa_r+0xb18>
 8008d92:	f8cd a020 	str.w	sl, [sp, #32]
 8008d96:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008d9a:	2a39      	cmp	r2, #57	; 0x39
 8008d9c:	f105 33ff 	add.w	r3, r5, #4294967295
 8008da0:	d108      	bne.n	8008db4 <_dtoa_r+0x6bc>
 8008da2:	459b      	cmp	fp, r3
 8008da4:	d10a      	bne.n	8008dbc <_dtoa_r+0x6c4>
 8008da6:	9b08      	ldr	r3, [sp, #32]
 8008da8:	3301      	adds	r3, #1
 8008daa:	9308      	str	r3, [sp, #32]
 8008dac:	2330      	movs	r3, #48	; 0x30
 8008dae:	f88b 3000 	strb.w	r3, [fp]
 8008db2:	465b      	mov	r3, fp
 8008db4:	781a      	ldrb	r2, [r3, #0]
 8008db6:	3201      	adds	r2, #1
 8008db8:	701a      	strb	r2, [r3, #0]
 8008dba:	e78c      	b.n	8008cd6 <_dtoa_r+0x5de>
 8008dbc:	461d      	mov	r5, r3
 8008dbe:	e7ea      	b.n	8008d96 <_dtoa_r+0x69e>
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	4b9b      	ldr	r3, [pc, #620]	; (8009030 <_dtoa_r+0x938>)
 8008dc4:	f7f7 fc28 	bl	8000618 <__aeabi_dmul>
 8008dc8:	2200      	movs	r2, #0
 8008dca:	2300      	movs	r3, #0
 8008dcc:	4606      	mov	r6, r0
 8008dce:	460f      	mov	r7, r1
 8008dd0:	f7f7 fe8a 	bl	8000ae8 <__aeabi_dcmpeq>
 8008dd4:	2800      	cmp	r0, #0
 8008dd6:	d09a      	beq.n	8008d0e <_dtoa_r+0x616>
 8008dd8:	e7cb      	b.n	8008d72 <_dtoa_r+0x67a>
 8008dda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008ddc:	2a00      	cmp	r2, #0
 8008dde:	f000 808b 	beq.w	8008ef8 <_dtoa_r+0x800>
 8008de2:	9a06      	ldr	r2, [sp, #24]
 8008de4:	2a01      	cmp	r2, #1
 8008de6:	dc6e      	bgt.n	8008ec6 <_dtoa_r+0x7ce>
 8008de8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008dea:	2a00      	cmp	r2, #0
 8008dec:	d067      	beq.n	8008ebe <_dtoa_r+0x7c6>
 8008dee:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008df2:	9f07      	ldr	r7, [sp, #28]
 8008df4:	9d05      	ldr	r5, [sp, #20]
 8008df6:	9a05      	ldr	r2, [sp, #20]
 8008df8:	2101      	movs	r1, #1
 8008dfa:	441a      	add	r2, r3
 8008dfc:	4620      	mov	r0, r4
 8008dfe:	9205      	str	r2, [sp, #20]
 8008e00:	4498      	add	r8, r3
 8008e02:	f000 fd04 	bl	800980e <__i2b>
 8008e06:	4606      	mov	r6, r0
 8008e08:	2d00      	cmp	r5, #0
 8008e0a:	dd0c      	ble.n	8008e26 <_dtoa_r+0x72e>
 8008e0c:	f1b8 0f00 	cmp.w	r8, #0
 8008e10:	dd09      	ble.n	8008e26 <_dtoa_r+0x72e>
 8008e12:	4545      	cmp	r5, r8
 8008e14:	9a05      	ldr	r2, [sp, #20]
 8008e16:	462b      	mov	r3, r5
 8008e18:	bfa8      	it	ge
 8008e1a:	4643      	movge	r3, r8
 8008e1c:	1ad2      	subs	r2, r2, r3
 8008e1e:	9205      	str	r2, [sp, #20]
 8008e20:	1aed      	subs	r5, r5, r3
 8008e22:	eba8 0803 	sub.w	r8, r8, r3
 8008e26:	9b07      	ldr	r3, [sp, #28]
 8008e28:	b1eb      	cbz	r3, 8008e66 <_dtoa_r+0x76e>
 8008e2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d067      	beq.n	8008f00 <_dtoa_r+0x808>
 8008e30:	b18f      	cbz	r7, 8008e56 <_dtoa_r+0x75e>
 8008e32:	4631      	mov	r1, r6
 8008e34:	463a      	mov	r2, r7
 8008e36:	4620      	mov	r0, r4
 8008e38:	f000 fd88 	bl	800994c <__pow5mult>
 8008e3c:	9a04      	ldr	r2, [sp, #16]
 8008e3e:	4601      	mov	r1, r0
 8008e40:	4606      	mov	r6, r0
 8008e42:	4620      	mov	r0, r4
 8008e44:	f000 fcec 	bl	8009820 <__multiply>
 8008e48:	9904      	ldr	r1, [sp, #16]
 8008e4a:	9008      	str	r0, [sp, #32]
 8008e4c:	4620      	mov	r0, r4
 8008e4e:	f000 fc3e 	bl	80096ce <_Bfree>
 8008e52:	9b08      	ldr	r3, [sp, #32]
 8008e54:	9304      	str	r3, [sp, #16]
 8008e56:	9b07      	ldr	r3, [sp, #28]
 8008e58:	1bda      	subs	r2, r3, r7
 8008e5a:	d004      	beq.n	8008e66 <_dtoa_r+0x76e>
 8008e5c:	9904      	ldr	r1, [sp, #16]
 8008e5e:	4620      	mov	r0, r4
 8008e60:	f000 fd74 	bl	800994c <__pow5mult>
 8008e64:	9004      	str	r0, [sp, #16]
 8008e66:	2101      	movs	r1, #1
 8008e68:	4620      	mov	r0, r4
 8008e6a:	f000 fcd0 	bl	800980e <__i2b>
 8008e6e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008e70:	4607      	mov	r7, r0
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	f000 81d0 	beq.w	8009218 <_dtoa_r+0xb20>
 8008e78:	461a      	mov	r2, r3
 8008e7a:	4601      	mov	r1, r0
 8008e7c:	4620      	mov	r0, r4
 8008e7e:	f000 fd65 	bl	800994c <__pow5mult>
 8008e82:	9b06      	ldr	r3, [sp, #24]
 8008e84:	2b01      	cmp	r3, #1
 8008e86:	4607      	mov	r7, r0
 8008e88:	dc40      	bgt.n	8008f0c <_dtoa_r+0x814>
 8008e8a:	9b00      	ldr	r3, [sp, #0]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d139      	bne.n	8008f04 <_dtoa_r+0x80c>
 8008e90:	9b01      	ldr	r3, [sp, #4]
 8008e92:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d136      	bne.n	8008f08 <_dtoa_r+0x810>
 8008e9a:	9b01      	ldr	r3, [sp, #4]
 8008e9c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008ea0:	0d1b      	lsrs	r3, r3, #20
 8008ea2:	051b      	lsls	r3, r3, #20
 8008ea4:	b12b      	cbz	r3, 8008eb2 <_dtoa_r+0x7ba>
 8008ea6:	9b05      	ldr	r3, [sp, #20]
 8008ea8:	3301      	adds	r3, #1
 8008eaa:	9305      	str	r3, [sp, #20]
 8008eac:	f108 0801 	add.w	r8, r8, #1
 8008eb0:	2301      	movs	r3, #1
 8008eb2:	9307      	str	r3, [sp, #28]
 8008eb4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d12a      	bne.n	8008f10 <_dtoa_r+0x818>
 8008eba:	2001      	movs	r0, #1
 8008ebc:	e030      	b.n	8008f20 <_dtoa_r+0x828>
 8008ebe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008ec0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008ec4:	e795      	b.n	8008df2 <_dtoa_r+0x6fa>
 8008ec6:	9b07      	ldr	r3, [sp, #28]
 8008ec8:	f109 37ff 	add.w	r7, r9, #4294967295
 8008ecc:	42bb      	cmp	r3, r7
 8008ece:	bfbf      	itttt	lt
 8008ed0:	9b07      	ldrlt	r3, [sp, #28]
 8008ed2:	9707      	strlt	r7, [sp, #28]
 8008ed4:	1afa      	sublt	r2, r7, r3
 8008ed6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008ed8:	bfbb      	ittet	lt
 8008eda:	189b      	addlt	r3, r3, r2
 8008edc:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008ede:	1bdf      	subge	r7, r3, r7
 8008ee0:	2700      	movlt	r7, #0
 8008ee2:	f1b9 0f00 	cmp.w	r9, #0
 8008ee6:	bfb5      	itete	lt
 8008ee8:	9b05      	ldrlt	r3, [sp, #20]
 8008eea:	9d05      	ldrge	r5, [sp, #20]
 8008eec:	eba3 0509 	sublt.w	r5, r3, r9
 8008ef0:	464b      	movge	r3, r9
 8008ef2:	bfb8      	it	lt
 8008ef4:	2300      	movlt	r3, #0
 8008ef6:	e77e      	b.n	8008df6 <_dtoa_r+0x6fe>
 8008ef8:	9f07      	ldr	r7, [sp, #28]
 8008efa:	9d05      	ldr	r5, [sp, #20]
 8008efc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008efe:	e783      	b.n	8008e08 <_dtoa_r+0x710>
 8008f00:	9a07      	ldr	r2, [sp, #28]
 8008f02:	e7ab      	b.n	8008e5c <_dtoa_r+0x764>
 8008f04:	2300      	movs	r3, #0
 8008f06:	e7d4      	b.n	8008eb2 <_dtoa_r+0x7ba>
 8008f08:	9b00      	ldr	r3, [sp, #0]
 8008f0a:	e7d2      	b.n	8008eb2 <_dtoa_r+0x7ba>
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	9307      	str	r3, [sp, #28]
 8008f10:	693b      	ldr	r3, [r7, #16]
 8008f12:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8008f16:	6918      	ldr	r0, [r3, #16]
 8008f18:	f000 fc2b 	bl	8009772 <__hi0bits>
 8008f1c:	f1c0 0020 	rsb	r0, r0, #32
 8008f20:	4440      	add	r0, r8
 8008f22:	f010 001f 	ands.w	r0, r0, #31
 8008f26:	d047      	beq.n	8008fb8 <_dtoa_r+0x8c0>
 8008f28:	f1c0 0320 	rsb	r3, r0, #32
 8008f2c:	2b04      	cmp	r3, #4
 8008f2e:	dd3b      	ble.n	8008fa8 <_dtoa_r+0x8b0>
 8008f30:	9b05      	ldr	r3, [sp, #20]
 8008f32:	f1c0 001c 	rsb	r0, r0, #28
 8008f36:	4403      	add	r3, r0
 8008f38:	9305      	str	r3, [sp, #20]
 8008f3a:	4405      	add	r5, r0
 8008f3c:	4480      	add	r8, r0
 8008f3e:	9b05      	ldr	r3, [sp, #20]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	dd05      	ble.n	8008f50 <_dtoa_r+0x858>
 8008f44:	461a      	mov	r2, r3
 8008f46:	9904      	ldr	r1, [sp, #16]
 8008f48:	4620      	mov	r0, r4
 8008f4a:	f000 fd4d 	bl	80099e8 <__lshift>
 8008f4e:	9004      	str	r0, [sp, #16]
 8008f50:	f1b8 0f00 	cmp.w	r8, #0
 8008f54:	dd05      	ble.n	8008f62 <_dtoa_r+0x86a>
 8008f56:	4639      	mov	r1, r7
 8008f58:	4642      	mov	r2, r8
 8008f5a:	4620      	mov	r0, r4
 8008f5c:	f000 fd44 	bl	80099e8 <__lshift>
 8008f60:	4607      	mov	r7, r0
 8008f62:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008f64:	b353      	cbz	r3, 8008fbc <_dtoa_r+0x8c4>
 8008f66:	4639      	mov	r1, r7
 8008f68:	9804      	ldr	r0, [sp, #16]
 8008f6a:	f000 fd91 	bl	8009a90 <__mcmp>
 8008f6e:	2800      	cmp	r0, #0
 8008f70:	da24      	bge.n	8008fbc <_dtoa_r+0x8c4>
 8008f72:	2300      	movs	r3, #0
 8008f74:	220a      	movs	r2, #10
 8008f76:	9904      	ldr	r1, [sp, #16]
 8008f78:	4620      	mov	r0, r4
 8008f7a:	f000 fbbf 	bl	80096fc <__multadd>
 8008f7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f80:	9004      	str	r0, [sp, #16]
 8008f82:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	f000 814d 	beq.w	8009226 <_dtoa_r+0xb2e>
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	4631      	mov	r1, r6
 8008f90:	220a      	movs	r2, #10
 8008f92:	4620      	mov	r0, r4
 8008f94:	f000 fbb2 	bl	80096fc <__multadd>
 8008f98:	9b02      	ldr	r3, [sp, #8]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	4606      	mov	r6, r0
 8008f9e:	dc4f      	bgt.n	8009040 <_dtoa_r+0x948>
 8008fa0:	9b06      	ldr	r3, [sp, #24]
 8008fa2:	2b02      	cmp	r3, #2
 8008fa4:	dd4c      	ble.n	8009040 <_dtoa_r+0x948>
 8008fa6:	e011      	b.n	8008fcc <_dtoa_r+0x8d4>
 8008fa8:	d0c9      	beq.n	8008f3e <_dtoa_r+0x846>
 8008faa:	9a05      	ldr	r2, [sp, #20]
 8008fac:	331c      	adds	r3, #28
 8008fae:	441a      	add	r2, r3
 8008fb0:	9205      	str	r2, [sp, #20]
 8008fb2:	441d      	add	r5, r3
 8008fb4:	4498      	add	r8, r3
 8008fb6:	e7c2      	b.n	8008f3e <_dtoa_r+0x846>
 8008fb8:	4603      	mov	r3, r0
 8008fba:	e7f6      	b.n	8008faa <_dtoa_r+0x8b2>
 8008fbc:	f1b9 0f00 	cmp.w	r9, #0
 8008fc0:	dc38      	bgt.n	8009034 <_dtoa_r+0x93c>
 8008fc2:	9b06      	ldr	r3, [sp, #24]
 8008fc4:	2b02      	cmp	r3, #2
 8008fc6:	dd35      	ble.n	8009034 <_dtoa_r+0x93c>
 8008fc8:	f8cd 9008 	str.w	r9, [sp, #8]
 8008fcc:	9b02      	ldr	r3, [sp, #8]
 8008fce:	b963      	cbnz	r3, 8008fea <_dtoa_r+0x8f2>
 8008fd0:	4639      	mov	r1, r7
 8008fd2:	2205      	movs	r2, #5
 8008fd4:	4620      	mov	r0, r4
 8008fd6:	f000 fb91 	bl	80096fc <__multadd>
 8008fda:	4601      	mov	r1, r0
 8008fdc:	4607      	mov	r7, r0
 8008fde:	9804      	ldr	r0, [sp, #16]
 8008fe0:	f000 fd56 	bl	8009a90 <__mcmp>
 8008fe4:	2800      	cmp	r0, #0
 8008fe6:	f73f adcc 	bgt.w	8008b82 <_dtoa_r+0x48a>
 8008fea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008fec:	465d      	mov	r5, fp
 8008fee:	ea6f 0a03 	mvn.w	sl, r3
 8008ff2:	f04f 0900 	mov.w	r9, #0
 8008ff6:	4639      	mov	r1, r7
 8008ff8:	4620      	mov	r0, r4
 8008ffa:	f000 fb68 	bl	80096ce <_Bfree>
 8008ffe:	2e00      	cmp	r6, #0
 8009000:	f43f aeb7 	beq.w	8008d72 <_dtoa_r+0x67a>
 8009004:	f1b9 0f00 	cmp.w	r9, #0
 8009008:	d005      	beq.n	8009016 <_dtoa_r+0x91e>
 800900a:	45b1      	cmp	r9, r6
 800900c:	d003      	beq.n	8009016 <_dtoa_r+0x91e>
 800900e:	4649      	mov	r1, r9
 8009010:	4620      	mov	r0, r4
 8009012:	f000 fb5c 	bl	80096ce <_Bfree>
 8009016:	4631      	mov	r1, r6
 8009018:	4620      	mov	r0, r4
 800901a:	f000 fb58 	bl	80096ce <_Bfree>
 800901e:	e6a8      	b.n	8008d72 <_dtoa_r+0x67a>
 8009020:	2700      	movs	r7, #0
 8009022:	463e      	mov	r6, r7
 8009024:	e7e1      	b.n	8008fea <_dtoa_r+0x8f2>
 8009026:	f8dd a020 	ldr.w	sl, [sp, #32]
 800902a:	463e      	mov	r6, r7
 800902c:	e5a9      	b.n	8008b82 <_dtoa_r+0x48a>
 800902e:	bf00      	nop
 8009030:	40240000 	.word	0x40240000
 8009034:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009036:	f8cd 9008 	str.w	r9, [sp, #8]
 800903a:	2b00      	cmp	r3, #0
 800903c:	f000 80fa 	beq.w	8009234 <_dtoa_r+0xb3c>
 8009040:	2d00      	cmp	r5, #0
 8009042:	dd05      	ble.n	8009050 <_dtoa_r+0x958>
 8009044:	4631      	mov	r1, r6
 8009046:	462a      	mov	r2, r5
 8009048:	4620      	mov	r0, r4
 800904a:	f000 fccd 	bl	80099e8 <__lshift>
 800904e:	4606      	mov	r6, r0
 8009050:	9b07      	ldr	r3, [sp, #28]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d04c      	beq.n	80090f0 <_dtoa_r+0x9f8>
 8009056:	6871      	ldr	r1, [r6, #4]
 8009058:	4620      	mov	r0, r4
 800905a:	f000 fb04 	bl	8009666 <_Balloc>
 800905e:	6932      	ldr	r2, [r6, #16]
 8009060:	3202      	adds	r2, #2
 8009062:	4605      	mov	r5, r0
 8009064:	0092      	lsls	r2, r2, #2
 8009066:	f106 010c 	add.w	r1, r6, #12
 800906a:	300c      	adds	r0, #12
 800906c:	f000 faf0 	bl	8009650 <memcpy>
 8009070:	2201      	movs	r2, #1
 8009072:	4629      	mov	r1, r5
 8009074:	4620      	mov	r0, r4
 8009076:	f000 fcb7 	bl	80099e8 <__lshift>
 800907a:	9b00      	ldr	r3, [sp, #0]
 800907c:	f8cd b014 	str.w	fp, [sp, #20]
 8009080:	f003 0301 	and.w	r3, r3, #1
 8009084:	46b1      	mov	r9, r6
 8009086:	9307      	str	r3, [sp, #28]
 8009088:	4606      	mov	r6, r0
 800908a:	4639      	mov	r1, r7
 800908c:	9804      	ldr	r0, [sp, #16]
 800908e:	f7ff faa5 	bl	80085dc <quorem>
 8009092:	4649      	mov	r1, r9
 8009094:	4605      	mov	r5, r0
 8009096:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800909a:	9804      	ldr	r0, [sp, #16]
 800909c:	f000 fcf8 	bl	8009a90 <__mcmp>
 80090a0:	4632      	mov	r2, r6
 80090a2:	9000      	str	r0, [sp, #0]
 80090a4:	4639      	mov	r1, r7
 80090a6:	4620      	mov	r0, r4
 80090a8:	f000 fd0c 	bl	8009ac4 <__mdiff>
 80090ac:	68c3      	ldr	r3, [r0, #12]
 80090ae:	4602      	mov	r2, r0
 80090b0:	bb03      	cbnz	r3, 80090f4 <_dtoa_r+0x9fc>
 80090b2:	4601      	mov	r1, r0
 80090b4:	9008      	str	r0, [sp, #32]
 80090b6:	9804      	ldr	r0, [sp, #16]
 80090b8:	f000 fcea 	bl	8009a90 <__mcmp>
 80090bc:	9a08      	ldr	r2, [sp, #32]
 80090be:	4603      	mov	r3, r0
 80090c0:	4611      	mov	r1, r2
 80090c2:	4620      	mov	r0, r4
 80090c4:	9308      	str	r3, [sp, #32]
 80090c6:	f000 fb02 	bl	80096ce <_Bfree>
 80090ca:	9b08      	ldr	r3, [sp, #32]
 80090cc:	b9a3      	cbnz	r3, 80090f8 <_dtoa_r+0xa00>
 80090ce:	9a06      	ldr	r2, [sp, #24]
 80090d0:	b992      	cbnz	r2, 80090f8 <_dtoa_r+0xa00>
 80090d2:	9a07      	ldr	r2, [sp, #28]
 80090d4:	b982      	cbnz	r2, 80090f8 <_dtoa_r+0xa00>
 80090d6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80090da:	d029      	beq.n	8009130 <_dtoa_r+0xa38>
 80090dc:	9b00      	ldr	r3, [sp, #0]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	dd01      	ble.n	80090e6 <_dtoa_r+0x9ee>
 80090e2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80090e6:	9b05      	ldr	r3, [sp, #20]
 80090e8:	1c5d      	adds	r5, r3, #1
 80090ea:	f883 8000 	strb.w	r8, [r3]
 80090ee:	e782      	b.n	8008ff6 <_dtoa_r+0x8fe>
 80090f0:	4630      	mov	r0, r6
 80090f2:	e7c2      	b.n	800907a <_dtoa_r+0x982>
 80090f4:	2301      	movs	r3, #1
 80090f6:	e7e3      	b.n	80090c0 <_dtoa_r+0x9c8>
 80090f8:	9a00      	ldr	r2, [sp, #0]
 80090fa:	2a00      	cmp	r2, #0
 80090fc:	db04      	blt.n	8009108 <_dtoa_r+0xa10>
 80090fe:	d125      	bne.n	800914c <_dtoa_r+0xa54>
 8009100:	9a06      	ldr	r2, [sp, #24]
 8009102:	bb1a      	cbnz	r2, 800914c <_dtoa_r+0xa54>
 8009104:	9a07      	ldr	r2, [sp, #28]
 8009106:	bb0a      	cbnz	r2, 800914c <_dtoa_r+0xa54>
 8009108:	2b00      	cmp	r3, #0
 800910a:	ddec      	ble.n	80090e6 <_dtoa_r+0x9ee>
 800910c:	2201      	movs	r2, #1
 800910e:	9904      	ldr	r1, [sp, #16]
 8009110:	4620      	mov	r0, r4
 8009112:	f000 fc69 	bl	80099e8 <__lshift>
 8009116:	4639      	mov	r1, r7
 8009118:	9004      	str	r0, [sp, #16]
 800911a:	f000 fcb9 	bl	8009a90 <__mcmp>
 800911e:	2800      	cmp	r0, #0
 8009120:	dc03      	bgt.n	800912a <_dtoa_r+0xa32>
 8009122:	d1e0      	bne.n	80090e6 <_dtoa_r+0x9ee>
 8009124:	f018 0f01 	tst.w	r8, #1
 8009128:	d0dd      	beq.n	80090e6 <_dtoa_r+0x9ee>
 800912a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800912e:	d1d8      	bne.n	80090e2 <_dtoa_r+0x9ea>
 8009130:	9b05      	ldr	r3, [sp, #20]
 8009132:	9a05      	ldr	r2, [sp, #20]
 8009134:	1c5d      	adds	r5, r3, #1
 8009136:	2339      	movs	r3, #57	; 0x39
 8009138:	7013      	strb	r3, [r2, #0]
 800913a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800913e:	2b39      	cmp	r3, #57	; 0x39
 8009140:	f105 32ff 	add.w	r2, r5, #4294967295
 8009144:	d04f      	beq.n	80091e6 <_dtoa_r+0xaee>
 8009146:	3301      	adds	r3, #1
 8009148:	7013      	strb	r3, [r2, #0]
 800914a:	e754      	b.n	8008ff6 <_dtoa_r+0x8fe>
 800914c:	9a05      	ldr	r2, [sp, #20]
 800914e:	2b00      	cmp	r3, #0
 8009150:	f102 0501 	add.w	r5, r2, #1
 8009154:	dd06      	ble.n	8009164 <_dtoa_r+0xa6c>
 8009156:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800915a:	d0e9      	beq.n	8009130 <_dtoa_r+0xa38>
 800915c:	f108 0801 	add.w	r8, r8, #1
 8009160:	9b05      	ldr	r3, [sp, #20]
 8009162:	e7c2      	b.n	80090ea <_dtoa_r+0x9f2>
 8009164:	9a02      	ldr	r2, [sp, #8]
 8009166:	f805 8c01 	strb.w	r8, [r5, #-1]
 800916a:	eba5 030b 	sub.w	r3, r5, fp
 800916e:	4293      	cmp	r3, r2
 8009170:	d021      	beq.n	80091b6 <_dtoa_r+0xabe>
 8009172:	2300      	movs	r3, #0
 8009174:	220a      	movs	r2, #10
 8009176:	9904      	ldr	r1, [sp, #16]
 8009178:	4620      	mov	r0, r4
 800917a:	f000 fabf 	bl	80096fc <__multadd>
 800917e:	45b1      	cmp	r9, r6
 8009180:	9004      	str	r0, [sp, #16]
 8009182:	f04f 0300 	mov.w	r3, #0
 8009186:	f04f 020a 	mov.w	r2, #10
 800918a:	4649      	mov	r1, r9
 800918c:	4620      	mov	r0, r4
 800918e:	d105      	bne.n	800919c <_dtoa_r+0xaa4>
 8009190:	f000 fab4 	bl	80096fc <__multadd>
 8009194:	4681      	mov	r9, r0
 8009196:	4606      	mov	r6, r0
 8009198:	9505      	str	r5, [sp, #20]
 800919a:	e776      	b.n	800908a <_dtoa_r+0x992>
 800919c:	f000 faae 	bl	80096fc <__multadd>
 80091a0:	4631      	mov	r1, r6
 80091a2:	4681      	mov	r9, r0
 80091a4:	2300      	movs	r3, #0
 80091a6:	220a      	movs	r2, #10
 80091a8:	4620      	mov	r0, r4
 80091aa:	f000 faa7 	bl	80096fc <__multadd>
 80091ae:	4606      	mov	r6, r0
 80091b0:	e7f2      	b.n	8009198 <_dtoa_r+0xaa0>
 80091b2:	f04f 0900 	mov.w	r9, #0
 80091b6:	2201      	movs	r2, #1
 80091b8:	9904      	ldr	r1, [sp, #16]
 80091ba:	4620      	mov	r0, r4
 80091bc:	f000 fc14 	bl	80099e8 <__lshift>
 80091c0:	4639      	mov	r1, r7
 80091c2:	9004      	str	r0, [sp, #16]
 80091c4:	f000 fc64 	bl	8009a90 <__mcmp>
 80091c8:	2800      	cmp	r0, #0
 80091ca:	dcb6      	bgt.n	800913a <_dtoa_r+0xa42>
 80091cc:	d102      	bne.n	80091d4 <_dtoa_r+0xadc>
 80091ce:	f018 0f01 	tst.w	r8, #1
 80091d2:	d1b2      	bne.n	800913a <_dtoa_r+0xa42>
 80091d4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80091d8:	2b30      	cmp	r3, #48	; 0x30
 80091da:	f105 32ff 	add.w	r2, r5, #4294967295
 80091de:	f47f af0a 	bne.w	8008ff6 <_dtoa_r+0x8fe>
 80091e2:	4615      	mov	r5, r2
 80091e4:	e7f6      	b.n	80091d4 <_dtoa_r+0xadc>
 80091e6:	4593      	cmp	fp, r2
 80091e8:	d105      	bne.n	80091f6 <_dtoa_r+0xafe>
 80091ea:	2331      	movs	r3, #49	; 0x31
 80091ec:	f10a 0a01 	add.w	sl, sl, #1
 80091f0:	f88b 3000 	strb.w	r3, [fp]
 80091f4:	e6ff      	b.n	8008ff6 <_dtoa_r+0x8fe>
 80091f6:	4615      	mov	r5, r2
 80091f8:	e79f      	b.n	800913a <_dtoa_r+0xa42>
 80091fa:	f8df b064 	ldr.w	fp, [pc, #100]	; 8009260 <_dtoa_r+0xb68>
 80091fe:	e007      	b.n	8009210 <_dtoa_r+0xb18>
 8009200:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009202:	f8df b060 	ldr.w	fp, [pc, #96]	; 8009264 <_dtoa_r+0xb6c>
 8009206:	b11b      	cbz	r3, 8009210 <_dtoa_r+0xb18>
 8009208:	f10b 0308 	add.w	r3, fp, #8
 800920c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800920e:	6013      	str	r3, [r2, #0]
 8009210:	4658      	mov	r0, fp
 8009212:	b017      	add	sp, #92	; 0x5c
 8009214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009218:	9b06      	ldr	r3, [sp, #24]
 800921a:	2b01      	cmp	r3, #1
 800921c:	f77f ae35 	ble.w	8008e8a <_dtoa_r+0x792>
 8009220:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009222:	9307      	str	r3, [sp, #28]
 8009224:	e649      	b.n	8008eba <_dtoa_r+0x7c2>
 8009226:	9b02      	ldr	r3, [sp, #8]
 8009228:	2b00      	cmp	r3, #0
 800922a:	dc03      	bgt.n	8009234 <_dtoa_r+0xb3c>
 800922c:	9b06      	ldr	r3, [sp, #24]
 800922e:	2b02      	cmp	r3, #2
 8009230:	f73f aecc 	bgt.w	8008fcc <_dtoa_r+0x8d4>
 8009234:	465d      	mov	r5, fp
 8009236:	4639      	mov	r1, r7
 8009238:	9804      	ldr	r0, [sp, #16]
 800923a:	f7ff f9cf 	bl	80085dc <quorem>
 800923e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8009242:	f805 8b01 	strb.w	r8, [r5], #1
 8009246:	9a02      	ldr	r2, [sp, #8]
 8009248:	eba5 030b 	sub.w	r3, r5, fp
 800924c:	429a      	cmp	r2, r3
 800924e:	ddb0      	ble.n	80091b2 <_dtoa_r+0xaba>
 8009250:	2300      	movs	r3, #0
 8009252:	220a      	movs	r2, #10
 8009254:	9904      	ldr	r1, [sp, #16]
 8009256:	4620      	mov	r0, r4
 8009258:	f000 fa50 	bl	80096fc <__multadd>
 800925c:	9004      	str	r0, [sp, #16]
 800925e:	e7ea      	b.n	8009236 <_dtoa_r+0xb3e>
 8009260:	0800c500 	.word	0x0800c500
 8009264:	0800c524 	.word	0x0800c524

08009268 <__sflush_r>:
 8009268:	898a      	ldrh	r2, [r1, #12]
 800926a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800926e:	4605      	mov	r5, r0
 8009270:	0710      	lsls	r0, r2, #28
 8009272:	460c      	mov	r4, r1
 8009274:	d458      	bmi.n	8009328 <__sflush_r+0xc0>
 8009276:	684b      	ldr	r3, [r1, #4]
 8009278:	2b00      	cmp	r3, #0
 800927a:	dc05      	bgt.n	8009288 <__sflush_r+0x20>
 800927c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800927e:	2b00      	cmp	r3, #0
 8009280:	dc02      	bgt.n	8009288 <__sflush_r+0x20>
 8009282:	2000      	movs	r0, #0
 8009284:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009288:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800928a:	2e00      	cmp	r6, #0
 800928c:	d0f9      	beq.n	8009282 <__sflush_r+0x1a>
 800928e:	2300      	movs	r3, #0
 8009290:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009294:	682f      	ldr	r7, [r5, #0]
 8009296:	6a21      	ldr	r1, [r4, #32]
 8009298:	602b      	str	r3, [r5, #0]
 800929a:	d032      	beq.n	8009302 <__sflush_r+0x9a>
 800929c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800929e:	89a3      	ldrh	r3, [r4, #12]
 80092a0:	075a      	lsls	r2, r3, #29
 80092a2:	d505      	bpl.n	80092b0 <__sflush_r+0x48>
 80092a4:	6863      	ldr	r3, [r4, #4]
 80092a6:	1ac0      	subs	r0, r0, r3
 80092a8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80092aa:	b10b      	cbz	r3, 80092b0 <__sflush_r+0x48>
 80092ac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80092ae:	1ac0      	subs	r0, r0, r3
 80092b0:	2300      	movs	r3, #0
 80092b2:	4602      	mov	r2, r0
 80092b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80092b6:	6a21      	ldr	r1, [r4, #32]
 80092b8:	4628      	mov	r0, r5
 80092ba:	47b0      	blx	r6
 80092bc:	1c43      	adds	r3, r0, #1
 80092be:	89a3      	ldrh	r3, [r4, #12]
 80092c0:	d106      	bne.n	80092d0 <__sflush_r+0x68>
 80092c2:	6829      	ldr	r1, [r5, #0]
 80092c4:	291d      	cmp	r1, #29
 80092c6:	d848      	bhi.n	800935a <__sflush_r+0xf2>
 80092c8:	4a29      	ldr	r2, [pc, #164]	; (8009370 <__sflush_r+0x108>)
 80092ca:	40ca      	lsrs	r2, r1
 80092cc:	07d6      	lsls	r6, r2, #31
 80092ce:	d544      	bpl.n	800935a <__sflush_r+0xf2>
 80092d0:	2200      	movs	r2, #0
 80092d2:	6062      	str	r2, [r4, #4]
 80092d4:	04d9      	lsls	r1, r3, #19
 80092d6:	6922      	ldr	r2, [r4, #16]
 80092d8:	6022      	str	r2, [r4, #0]
 80092da:	d504      	bpl.n	80092e6 <__sflush_r+0x7e>
 80092dc:	1c42      	adds	r2, r0, #1
 80092de:	d101      	bne.n	80092e4 <__sflush_r+0x7c>
 80092e0:	682b      	ldr	r3, [r5, #0]
 80092e2:	b903      	cbnz	r3, 80092e6 <__sflush_r+0x7e>
 80092e4:	6560      	str	r0, [r4, #84]	; 0x54
 80092e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80092e8:	602f      	str	r7, [r5, #0]
 80092ea:	2900      	cmp	r1, #0
 80092ec:	d0c9      	beq.n	8009282 <__sflush_r+0x1a>
 80092ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80092f2:	4299      	cmp	r1, r3
 80092f4:	d002      	beq.n	80092fc <__sflush_r+0x94>
 80092f6:	4628      	mov	r0, r5
 80092f8:	f000 fc9e 	bl	8009c38 <_free_r>
 80092fc:	2000      	movs	r0, #0
 80092fe:	6360      	str	r0, [r4, #52]	; 0x34
 8009300:	e7c0      	b.n	8009284 <__sflush_r+0x1c>
 8009302:	2301      	movs	r3, #1
 8009304:	4628      	mov	r0, r5
 8009306:	47b0      	blx	r6
 8009308:	1c41      	adds	r1, r0, #1
 800930a:	d1c8      	bne.n	800929e <__sflush_r+0x36>
 800930c:	682b      	ldr	r3, [r5, #0]
 800930e:	2b00      	cmp	r3, #0
 8009310:	d0c5      	beq.n	800929e <__sflush_r+0x36>
 8009312:	2b1d      	cmp	r3, #29
 8009314:	d001      	beq.n	800931a <__sflush_r+0xb2>
 8009316:	2b16      	cmp	r3, #22
 8009318:	d101      	bne.n	800931e <__sflush_r+0xb6>
 800931a:	602f      	str	r7, [r5, #0]
 800931c:	e7b1      	b.n	8009282 <__sflush_r+0x1a>
 800931e:	89a3      	ldrh	r3, [r4, #12]
 8009320:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009324:	81a3      	strh	r3, [r4, #12]
 8009326:	e7ad      	b.n	8009284 <__sflush_r+0x1c>
 8009328:	690f      	ldr	r7, [r1, #16]
 800932a:	2f00      	cmp	r7, #0
 800932c:	d0a9      	beq.n	8009282 <__sflush_r+0x1a>
 800932e:	0793      	lsls	r3, r2, #30
 8009330:	680e      	ldr	r6, [r1, #0]
 8009332:	bf08      	it	eq
 8009334:	694b      	ldreq	r3, [r1, #20]
 8009336:	600f      	str	r7, [r1, #0]
 8009338:	bf18      	it	ne
 800933a:	2300      	movne	r3, #0
 800933c:	eba6 0807 	sub.w	r8, r6, r7
 8009340:	608b      	str	r3, [r1, #8]
 8009342:	f1b8 0f00 	cmp.w	r8, #0
 8009346:	dd9c      	ble.n	8009282 <__sflush_r+0x1a>
 8009348:	4643      	mov	r3, r8
 800934a:	463a      	mov	r2, r7
 800934c:	6a21      	ldr	r1, [r4, #32]
 800934e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009350:	4628      	mov	r0, r5
 8009352:	47b0      	blx	r6
 8009354:	2800      	cmp	r0, #0
 8009356:	dc06      	bgt.n	8009366 <__sflush_r+0xfe>
 8009358:	89a3      	ldrh	r3, [r4, #12]
 800935a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800935e:	81a3      	strh	r3, [r4, #12]
 8009360:	f04f 30ff 	mov.w	r0, #4294967295
 8009364:	e78e      	b.n	8009284 <__sflush_r+0x1c>
 8009366:	4407      	add	r7, r0
 8009368:	eba8 0800 	sub.w	r8, r8, r0
 800936c:	e7e9      	b.n	8009342 <__sflush_r+0xda>
 800936e:	bf00      	nop
 8009370:	20400001 	.word	0x20400001

08009374 <_fflush_r>:
 8009374:	b538      	push	{r3, r4, r5, lr}
 8009376:	690b      	ldr	r3, [r1, #16]
 8009378:	4605      	mov	r5, r0
 800937a:	460c      	mov	r4, r1
 800937c:	b1db      	cbz	r3, 80093b6 <_fflush_r+0x42>
 800937e:	b118      	cbz	r0, 8009388 <_fflush_r+0x14>
 8009380:	6983      	ldr	r3, [r0, #24]
 8009382:	b90b      	cbnz	r3, 8009388 <_fflush_r+0x14>
 8009384:	f000 f860 	bl	8009448 <__sinit>
 8009388:	4b0c      	ldr	r3, [pc, #48]	; (80093bc <_fflush_r+0x48>)
 800938a:	429c      	cmp	r4, r3
 800938c:	d109      	bne.n	80093a2 <_fflush_r+0x2e>
 800938e:	686c      	ldr	r4, [r5, #4]
 8009390:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009394:	b17b      	cbz	r3, 80093b6 <_fflush_r+0x42>
 8009396:	4621      	mov	r1, r4
 8009398:	4628      	mov	r0, r5
 800939a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800939e:	f7ff bf63 	b.w	8009268 <__sflush_r>
 80093a2:	4b07      	ldr	r3, [pc, #28]	; (80093c0 <_fflush_r+0x4c>)
 80093a4:	429c      	cmp	r4, r3
 80093a6:	d101      	bne.n	80093ac <_fflush_r+0x38>
 80093a8:	68ac      	ldr	r4, [r5, #8]
 80093aa:	e7f1      	b.n	8009390 <_fflush_r+0x1c>
 80093ac:	4b05      	ldr	r3, [pc, #20]	; (80093c4 <_fflush_r+0x50>)
 80093ae:	429c      	cmp	r4, r3
 80093b0:	bf08      	it	eq
 80093b2:	68ec      	ldreq	r4, [r5, #12]
 80093b4:	e7ec      	b.n	8009390 <_fflush_r+0x1c>
 80093b6:	2000      	movs	r0, #0
 80093b8:	bd38      	pop	{r3, r4, r5, pc}
 80093ba:	bf00      	nop
 80093bc:	0800c554 	.word	0x0800c554
 80093c0:	0800c574 	.word	0x0800c574
 80093c4:	0800c534 	.word	0x0800c534

080093c8 <std>:
 80093c8:	2300      	movs	r3, #0
 80093ca:	b510      	push	{r4, lr}
 80093cc:	4604      	mov	r4, r0
 80093ce:	e9c0 3300 	strd	r3, r3, [r0]
 80093d2:	6083      	str	r3, [r0, #8]
 80093d4:	8181      	strh	r1, [r0, #12]
 80093d6:	6643      	str	r3, [r0, #100]	; 0x64
 80093d8:	81c2      	strh	r2, [r0, #14]
 80093da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80093de:	6183      	str	r3, [r0, #24]
 80093e0:	4619      	mov	r1, r3
 80093e2:	2208      	movs	r2, #8
 80093e4:	305c      	adds	r0, #92	; 0x5c
 80093e6:	f7fe faa3 	bl	8007930 <memset>
 80093ea:	4b05      	ldr	r3, [pc, #20]	; (8009400 <std+0x38>)
 80093ec:	6263      	str	r3, [r4, #36]	; 0x24
 80093ee:	4b05      	ldr	r3, [pc, #20]	; (8009404 <std+0x3c>)
 80093f0:	62a3      	str	r3, [r4, #40]	; 0x28
 80093f2:	4b05      	ldr	r3, [pc, #20]	; (8009408 <std+0x40>)
 80093f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80093f6:	4b05      	ldr	r3, [pc, #20]	; (800940c <std+0x44>)
 80093f8:	6224      	str	r4, [r4, #32]
 80093fa:	6323      	str	r3, [r4, #48]	; 0x30
 80093fc:	bd10      	pop	{r4, pc}
 80093fe:	bf00      	nop
 8009400:	0800a029 	.word	0x0800a029
 8009404:	0800a04b 	.word	0x0800a04b
 8009408:	0800a083 	.word	0x0800a083
 800940c:	0800a0a7 	.word	0x0800a0a7

08009410 <_cleanup_r>:
 8009410:	4901      	ldr	r1, [pc, #4]	; (8009418 <_cleanup_r+0x8>)
 8009412:	f000 b885 	b.w	8009520 <_fwalk_reent>
 8009416:	bf00      	nop
 8009418:	08009375 	.word	0x08009375

0800941c <__sfmoreglue>:
 800941c:	b570      	push	{r4, r5, r6, lr}
 800941e:	1e4a      	subs	r2, r1, #1
 8009420:	2568      	movs	r5, #104	; 0x68
 8009422:	4355      	muls	r5, r2
 8009424:	460e      	mov	r6, r1
 8009426:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800942a:	f000 fc53 	bl	8009cd4 <_malloc_r>
 800942e:	4604      	mov	r4, r0
 8009430:	b140      	cbz	r0, 8009444 <__sfmoreglue+0x28>
 8009432:	2100      	movs	r1, #0
 8009434:	e9c0 1600 	strd	r1, r6, [r0]
 8009438:	300c      	adds	r0, #12
 800943a:	60a0      	str	r0, [r4, #8]
 800943c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009440:	f7fe fa76 	bl	8007930 <memset>
 8009444:	4620      	mov	r0, r4
 8009446:	bd70      	pop	{r4, r5, r6, pc}

08009448 <__sinit>:
 8009448:	6983      	ldr	r3, [r0, #24]
 800944a:	b510      	push	{r4, lr}
 800944c:	4604      	mov	r4, r0
 800944e:	bb33      	cbnz	r3, 800949e <__sinit+0x56>
 8009450:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8009454:	6503      	str	r3, [r0, #80]	; 0x50
 8009456:	4b12      	ldr	r3, [pc, #72]	; (80094a0 <__sinit+0x58>)
 8009458:	4a12      	ldr	r2, [pc, #72]	; (80094a4 <__sinit+0x5c>)
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	6282      	str	r2, [r0, #40]	; 0x28
 800945e:	4298      	cmp	r0, r3
 8009460:	bf04      	itt	eq
 8009462:	2301      	moveq	r3, #1
 8009464:	6183      	streq	r3, [r0, #24]
 8009466:	f000 f81f 	bl	80094a8 <__sfp>
 800946a:	6060      	str	r0, [r4, #4]
 800946c:	4620      	mov	r0, r4
 800946e:	f000 f81b 	bl	80094a8 <__sfp>
 8009472:	60a0      	str	r0, [r4, #8]
 8009474:	4620      	mov	r0, r4
 8009476:	f000 f817 	bl	80094a8 <__sfp>
 800947a:	2200      	movs	r2, #0
 800947c:	60e0      	str	r0, [r4, #12]
 800947e:	2104      	movs	r1, #4
 8009480:	6860      	ldr	r0, [r4, #4]
 8009482:	f7ff ffa1 	bl	80093c8 <std>
 8009486:	2201      	movs	r2, #1
 8009488:	2109      	movs	r1, #9
 800948a:	68a0      	ldr	r0, [r4, #8]
 800948c:	f7ff ff9c 	bl	80093c8 <std>
 8009490:	2202      	movs	r2, #2
 8009492:	2112      	movs	r1, #18
 8009494:	68e0      	ldr	r0, [r4, #12]
 8009496:	f7ff ff97 	bl	80093c8 <std>
 800949a:	2301      	movs	r3, #1
 800949c:	61a3      	str	r3, [r4, #24]
 800949e:	bd10      	pop	{r4, pc}
 80094a0:	0800c4ec 	.word	0x0800c4ec
 80094a4:	08009411 	.word	0x08009411

080094a8 <__sfp>:
 80094a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094aa:	4b1b      	ldr	r3, [pc, #108]	; (8009518 <__sfp+0x70>)
 80094ac:	681e      	ldr	r6, [r3, #0]
 80094ae:	69b3      	ldr	r3, [r6, #24]
 80094b0:	4607      	mov	r7, r0
 80094b2:	b913      	cbnz	r3, 80094ba <__sfp+0x12>
 80094b4:	4630      	mov	r0, r6
 80094b6:	f7ff ffc7 	bl	8009448 <__sinit>
 80094ba:	3648      	adds	r6, #72	; 0x48
 80094bc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80094c0:	3b01      	subs	r3, #1
 80094c2:	d503      	bpl.n	80094cc <__sfp+0x24>
 80094c4:	6833      	ldr	r3, [r6, #0]
 80094c6:	b133      	cbz	r3, 80094d6 <__sfp+0x2e>
 80094c8:	6836      	ldr	r6, [r6, #0]
 80094ca:	e7f7      	b.n	80094bc <__sfp+0x14>
 80094cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80094d0:	b16d      	cbz	r5, 80094ee <__sfp+0x46>
 80094d2:	3468      	adds	r4, #104	; 0x68
 80094d4:	e7f4      	b.n	80094c0 <__sfp+0x18>
 80094d6:	2104      	movs	r1, #4
 80094d8:	4638      	mov	r0, r7
 80094da:	f7ff ff9f 	bl	800941c <__sfmoreglue>
 80094de:	6030      	str	r0, [r6, #0]
 80094e0:	2800      	cmp	r0, #0
 80094e2:	d1f1      	bne.n	80094c8 <__sfp+0x20>
 80094e4:	230c      	movs	r3, #12
 80094e6:	603b      	str	r3, [r7, #0]
 80094e8:	4604      	mov	r4, r0
 80094ea:	4620      	mov	r0, r4
 80094ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80094ee:	4b0b      	ldr	r3, [pc, #44]	; (800951c <__sfp+0x74>)
 80094f0:	6665      	str	r5, [r4, #100]	; 0x64
 80094f2:	e9c4 5500 	strd	r5, r5, [r4]
 80094f6:	60a5      	str	r5, [r4, #8]
 80094f8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80094fc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8009500:	2208      	movs	r2, #8
 8009502:	4629      	mov	r1, r5
 8009504:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009508:	f7fe fa12 	bl	8007930 <memset>
 800950c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009510:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009514:	e7e9      	b.n	80094ea <__sfp+0x42>
 8009516:	bf00      	nop
 8009518:	0800c4ec 	.word	0x0800c4ec
 800951c:	ffff0001 	.word	0xffff0001

08009520 <_fwalk_reent>:
 8009520:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009524:	4680      	mov	r8, r0
 8009526:	4689      	mov	r9, r1
 8009528:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800952c:	2600      	movs	r6, #0
 800952e:	b914      	cbnz	r4, 8009536 <_fwalk_reent+0x16>
 8009530:	4630      	mov	r0, r6
 8009532:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009536:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800953a:	3f01      	subs	r7, #1
 800953c:	d501      	bpl.n	8009542 <_fwalk_reent+0x22>
 800953e:	6824      	ldr	r4, [r4, #0]
 8009540:	e7f5      	b.n	800952e <_fwalk_reent+0xe>
 8009542:	89ab      	ldrh	r3, [r5, #12]
 8009544:	2b01      	cmp	r3, #1
 8009546:	d907      	bls.n	8009558 <_fwalk_reent+0x38>
 8009548:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800954c:	3301      	adds	r3, #1
 800954e:	d003      	beq.n	8009558 <_fwalk_reent+0x38>
 8009550:	4629      	mov	r1, r5
 8009552:	4640      	mov	r0, r8
 8009554:	47c8      	blx	r9
 8009556:	4306      	orrs	r6, r0
 8009558:	3568      	adds	r5, #104	; 0x68
 800955a:	e7ee      	b.n	800953a <_fwalk_reent+0x1a>

0800955c <_localeconv_r>:
 800955c:	4b04      	ldr	r3, [pc, #16]	; (8009570 <_localeconv_r+0x14>)
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	6a18      	ldr	r0, [r3, #32]
 8009562:	4b04      	ldr	r3, [pc, #16]	; (8009574 <_localeconv_r+0x18>)
 8009564:	2800      	cmp	r0, #0
 8009566:	bf08      	it	eq
 8009568:	4618      	moveq	r0, r3
 800956a:	30f0      	adds	r0, #240	; 0xf0
 800956c:	4770      	bx	lr
 800956e:	bf00      	nop
 8009570:	20000028 	.word	0x20000028
 8009574:	2000008c 	.word	0x2000008c

08009578 <__swhatbuf_r>:
 8009578:	b570      	push	{r4, r5, r6, lr}
 800957a:	460e      	mov	r6, r1
 800957c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009580:	2900      	cmp	r1, #0
 8009582:	b096      	sub	sp, #88	; 0x58
 8009584:	4614      	mov	r4, r2
 8009586:	461d      	mov	r5, r3
 8009588:	da07      	bge.n	800959a <__swhatbuf_r+0x22>
 800958a:	2300      	movs	r3, #0
 800958c:	602b      	str	r3, [r5, #0]
 800958e:	89b3      	ldrh	r3, [r6, #12]
 8009590:	061a      	lsls	r2, r3, #24
 8009592:	d410      	bmi.n	80095b6 <__swhatbuf_r+0x3e>
 8009594:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009598:	e00e      	b.n	80095b8 <__swhatbuf_r+0x40>
 800959a:	466a      	mov	r2, sp
 800959c:	f000 fdaa 	bl	800a0f4 <_fstat_r>
 80095a0:	2800      	cmp	r0, #0
 80095a2:	dbf2      	blt.n	800958a <__swhatbuf_r+0x12>
 80095a4:	9a01      	ldr	r2, [sp, #4]
 80095a6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80095aa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80095ae:	425a      	negs	r2, r3
 80095b0:	415a      	adcs	r2, r3
 80095b2:	602a      	str	r2, [r5, #0]
 80095b4:	e7ee      	b.n	8009594 <__swhatbuf_r+0x1c>
 80095b6:	2340      	movs	r3, #64	; 0x40
 80095b8:	2000      	movs	r0, #0
 80095ba:	6023      	str	r3, [r4, #0]
 80095bc:	b016      	add	sp, #88	; 0x58
 80095be:	bd70      	pop	{r4, r5, r6, pc}

080095c0 <__smakebuf_r>:
 80095c0:	898b      	ldrh	r3, [r1, #12]
 80095c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80095c4:	079d      	lsls	r5, r3, #30
 80095c6:	4606      	mov	r6, r0
 80095c8:	460c      	mov	r4, r1
 80095ca:	d507      	bpl.n	80095dc <__smakebuf_r+0x1c>
 80095cc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80095d0:	6023      	str	r3, [r4, #0]
 80095d2:	6123      	str	r3, [r4, #16]
 80095d4:	2301      	movs	r3, #1
 80095d6:	6163      	str	r3, [r4, #20]
 80095d8:	b002      	add	sp, #8
 80095da:	bd70      	pop	{r4, r5, r6, pc}
 80095dc:	ab01      	add	r3, sp, #4
 80095de:	466a      	mov	r2, sp
 80095e0:	f7ff ffca 	bl	8009578 <__swhatbuf_r>
 80095e4:	9900      	ldr	r1, [sp, #0]
 80095e6:	4605      	mov	r5, r0
 80095e8:	4630      	mov	r0, r6
 80095ea:	f000 fb73 	bl	8009cd4 <_malloc_r>
 80095ee:	b948      	cbnz	r0, 8009604 <__smakebuf_r+0x44>
 80095f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095f4:	059a      	lsls	r2, r3, #22
 80095f6:	d4ef      	bmi.n	80095d8 <__smakebuf_r+0x18>
 80095f8:	f023 0303 	bic.w	r3, r3, #3
 80095fc:	f043 0302 	orr.w	r3, r3, #2
 8009600:	81a3      	strh	r3, [r4, #12]
 8009602:	e7e3      	b.n	80095cc <__smakebuf_r+0xc>
 8009604:	4b0d      	ldr	r3, [pc, #52]	; (800963c <__smakebuf_r+0x7c>)
 8009606:	62b3      	str	r3, [r6, #40]	; 0x28
 8009608:	89a3      	ldrh	r3, [r4, #12]
 800960a:	6020      	str	r0, [r4, #0]
 800960c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009610:	81a3      	strh	r3, [r4, #12]
 8009612:	9b00      	ldr	r3, [sp, #0]
 8009614:	6163      	str	r3, [r4, #20]
 8009616:	9b01      	ldr	r3, [sp, #4]
 8009618:	6120      	str	r0, [r4, #16]
 800961a:	b15b      	cbz	r3, 8009634 <__smakebuf_r+0x74>
 800961c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009620:	4630      	mov	r0, r6
 8009622:	f000 fd79 	bl	800a118 <_isatty_r>
 8009626:	b128      	cbz	r0, 8009634 <__smakebuf_r+0x74>
 8009628:	89a3      	ldrh	r3, [r4, #12]
 800962a:	f023 0303 	bic.w	r3, r3, #3
 800962e:	f043 0301 	orr.w	r3, r3, #1
 8009632:	81a3      	strh	r3, [r4, #12]
 8009634:	89a3      	ldrh	r3, [r4, #12]
 8009636:	431d      	orrs	r5, r3
 8009638:	81a5      	strh	r5, [r4, #12]
 800963a:	e7cd      	b.n	80095d8 <__smakebuf_r+0x18>
 800963c:	08009411 	.word	0x08009411

08009640 <malloc>:
 8009640:	4b02      	ldr	r3, [pc, #8]	; (800964c <malloc+0xc>)
 8009642:	4601      	mov	r1, r0
 8009644:	6818      	ldr	r0, [r3, #0]
 8009646:	f000 bb45 	b.w	8009cd4 <_malloc_r>
 800964a:	bf00      	nop
 800964c:	20000028 	.word	0x20000028

08009650 <memcpy>:
 8009650:	b510      	push	{r4, lr}
 8009652:	1e43      	subs	r3, r0, #1
 8009654:	440a      	add	r2, r1
 8009656:	4291      	cmp	r1, r2
 8009658:	d100      	bne.n	800965c <memcpy+0xc>
 800965a:	bd10      	pop	{r4, pc}
 800965c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009660:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009664:	e7f7      	b.n	8009656 <memcpy+0x6>

08009666 <_Balloc>:
 8009666:	b570      	push	{r4, r5, r6, lr}
 8009668:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800966a:	4604      	mov	r4, r0
 800966c:	460e      	mov	r6, r1
 800966e:	b93d      	cbnz	r5, 8009680 <_Balloc+0x1a>
 8009670:	2010      	movs	r0, #16
 8009672:	f7ff ffe5 	bl	8009640 <malloc>
 8009676:	6260      	str	r0, [r4, #36]	; 0x24
 8009678:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800967c:	6005      	str	r5, [r0, #0]
 800967e:	60c5      	str	r5, [r0, #12]
 8009680:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009682:	68eb      	ldr	r3, [r5, #12]
 8009684:	b183      	cbz	r3, 80096a8 <_Balloc+0x42>
 8009686:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009688:	68db      	ldr	r3, [r3, #12]
 800968a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800968e:	b9b8      	cbnz	r0, 80096c0 <_Balloc+0x5a>
 8009690:	2101      	movs	r1, #1
 8009692:	fa01 f506 	lsl.w	r5, r1, r6
 8009696:	1d6a      	adds	r2, r5, #5
 8009698:	0092      	lsls	r2, r2, #2
 800969a:	4620      	mov	r0, r4
 800969c:	f000 fabe 	bl	8009c1c <_calloc_r>
 80096a0:	b160      	cbz	r0, 80096bc <_Balloc+0x56>
 80096a2:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80096a6:	e00e      	b.n	80096c6 <_Balloc+0x60>
 80096a8:	2221      	movs	r2, #33	; 0x21
 80096aa:	2104      	movs	r1, #4
 80096ac:	4620      	mov	r0, r4
 80096ae:	f000 fab5 	bl	8009c1c <_calloc_r>
 80096b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80096b4:	60e8      	str	r0, [r5, #12]
 80096b6:	68db      	ldr	r3, [r3, #12]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d1e4      	bne.n	8009686 <_Balloc+0x20>
 80096bc:	2000      	movs	r0, #0
 80096be:	bd70      	pop	{r4, r5, r6, pc}
 80096c0:	6802      	ldr	r2, [r0, #0]
 80096c2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80096c6:	2300      	movs	r3, #0
 80096c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80096cc:	e7f7      	b.n	80096be <_Balloc+0x58>

080096ce <_Bfree>:
 80096ce:	b570      	push	{r4, r5, r6, lr}
 80096d0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80096d2:	4606      	mov	r6, r0
 80096d4:	460d      	mov	r5, r1
 80096d6:	b93c      	cbnz	r4, 80096e8 <_Bfree+0x1a>
 80096d8:	2010      	movs	r0, #16
 80096da:	f7ff ffb1 	bl	8009640 <malloc>
 80096de:	6270      	str	r0, [r6, #36]	; 0x24
 80096e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80096e4:	6004      	str	r4, [r0, #0]
 80096e6:	60c4      	str	r4, [r0, #12]
 80096e8:	b13d      	cbz	r5, 80096fa <_Bfree+0x2c>
 80096ea:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80096ec:	686a      	ldr	r2, [r5, #4]
 80096ee:	68db      	ldr	r3, [r3, #12]
 80096f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80096f4:	6029      	str	r1, [r5, #0]
 80096f6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80096fa:	bd70      	pop	{r4, r5, r6, pc}

080096fc <__multadd>:
 80096fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009700:	690d      	ldr	r5, [r1, #16]
 8009702:	461f      	mov	r7, r3
 8009704:	4606      	mov	r6, r0
 8009706:	460c      	mov	r4, r1
 8009708:	f101 0c14 	add.w	ip, r1, #20
 800970c:	2300      	movs	r3, #0
 800970e:	f8dc 0000 	ldr.w	r0, [ip]
 8009712:	b281      	uxth	r1, r0
 8009714:	fb02 7101 	mla	r1, r2, r1, r7
 8009718:	0c0f      	lsrs	r7, r1, #16
 800971a:	0c00      	lsrs	r0, r0, #16
 800971c:	fb02 7000 	mla	r0, r2, r0, r7
 8009720:	b289      	uxth	r1, r1
 8009722:	3301      	adds	r3, #1
 8009724:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8009728:	429d      	cmp	r5, r3
 800972a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800972e:	f84c 1b04 	str.w	r1, [ip], #4
 8009732:	dcec      	bgt.n	800970e <__multadd+0x12>
 8009734:	b1d7      	cbz	r7, 800976c <__multadd+0x70>
 8009736:	68a3      	ldr	r3, [r4, #8]
 8009738:	42ab      	cmp	r3, r5
 800973a:	dc12      	bgt.n	8009762 <__multadd+0x66>
 800973c:	6861      	ldr	r1, [r4, #4]
 800973e:	4630      	mov	r0, r6
 8009740:	3101      	adds	r1, #1
 8009742:	f7ff ff90 	bl	8009666 <_Balloc>
 8009746:	6922      	ldr	r2, [r4, #16]
 8009748:	3202      	adds	r2, #2
 800974a:	f104 010c 	add.w	r1, r4, #12
 800974e:	4680      	mov	r8, r0
 8009750:	0092      	lsls	r2, r2, #2
 8009752:	300c      	adds	r0, #12
 8009754:	f7ff ff7c 	bl	8009650 <memcpy>
 8009758:	4621      	mov	r1, r4
 800975a:	4630      	mov	r0, r6
 800975c:	f7ff ffb7 	bl	80096ce <_Bfree>
 8009760:	4644      	mov	r4, r8
 8009762:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009766:	3501      	adds	r5, #1
 8009768:	615f      	str	r7, [r3, #20]
 800976a:	6125      	str	r5, [r4, #16]
 800976c:	4620      	mov	r0, r4
 800976e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009772 <__hi0bits>:
 8009772:	0c02      	lsrs	r2, r0, #16
 8009774:	0412      	lsls	r2, r2, #16
 8009776:	4603      	mov	r3, r0
 8009778:	b9b2      	cbnz	r2, 80097a8 <__hi0bits+0x36>
 800977a:	0403      	lsls	r3, r0, #16
 800977c:	2010      	movs	r0, #16
 800977e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009782:	bf04      	itt	eq
 8009784:	021b      	lsleq	r3, r3, #8
 8009786:	3008      	addeq	r0, #8
 8009788:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800978c:	bf04      	itt	eq
 800978e:	011b      	lsleq	r3, r3, #4
 8009790:	3004      	addeq	r0, #4
 8009792:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009796:	bf04      	itt	eq
 8009798:	009b      	lsleq	r3, r3, #2
 800979a:	3002      	addeq	r0, #2
 800979c:	2b00      	cmp	r3, #0
 800979e:	db06      	blt.n	80097ae <__hi0bits+0x3c>
 80097a0:	005b      	lsls	r3, r3, #1
 80097a2:	d503      	bpl.n	80097ac <__hi0bits+0x3a>
 80097a4:	3001      	adds	r0, #1
 80097a6:	4770      	bx	lr
 80097a8:	2000      	movs	r0, #0
 80097aa:	e7e8      	b.n	800977e <__hi0bits+0xc>
 80097ac:	2020      	movs	r0, #32
 80097ae:	4770      	bx	lr

080097b0 <__lo0bits>:
 80097b0:	6803      	ldr	r3, [r0, #0]
 80097b2:	f013 0207 	ands.w	r2, r3, #7
 80097b6:	4601      	mov	r1, r0
 80097b8:	d00b      	beq.n	80097d2 <__lo0bits+0x22>
 80097ba:	07da      	lsls	r2, r3, #31
 80097bc:	d423      	bmi.n	8009806 <__lo0bits+0x56>
 80097be:	0798      	lsls	r0, r3, #30
 80097c0:	bf49      	itett	mi
 80097c2:	085b      	lsrmi	r3, r3, #1
 80097c4:	089b      	lsrpl	r3, r3, #2
 80097c6:	2001      	movmi	r0, #1
 80097c8:	600b      	strmi	r3, [r1, #0]
 80097ca:	bf5c      	itt	pl
 80097cc:	600b      	strpl	r3, [r1, #0]
 80097ce:	2002      	movpl	r0, #2
 80097d0:	4770      	bx	lr
 80097d2:	b298      	uxth	r0, r3
 80097d4:	b9a8      	cbnz	r0, 8009802 <__lo0bits+0x52>
 80097d6:	0c1b      	lsrs	r3, r3, #16
 80097d8:	2010      	movs	r0, #16
 80097da:	f013 0fff 	tst.w	r3, #255	; 0xff
 80097de:	bf04      	itt	eq
 80097e0:	0a1b      	lsreq	r3, r3, #8
 80097e2:	3008      	addeq	r0, #8
 80097e4:	071a      	lsls	r2, r3, #28
 80097e6:	bf04      	itt	eq
 80097e8:	091b      	lsreq	r3, r3, #4
 80097ea:	3004      	addeq	r0, #4
 80097ec:	079a      	lsls	r2, r3, #30
 80097ee:	bf04      	itt	eq
 80097f0:	089b      	lsreq	r3, r3, #2
 80097f2:	3002      	addeq	r0, #2
 80097f4:	07da      	lsls	r2, r3, #31
 80097f6:	d402      	bmi.n	80097fe <__lo0bits+0x4e>
 80097f8:	085b      	lsrs	r3, r3, #1
 80097fa:	d006      	beq.n	800980a <__lo0bits+0x5a>
 80097fc:	3001      	adds	r0, #1
 80097fe:	600b      	str	r3, [r1, #0]
 8009800:	4770      	bx	lr
 8009802:	4610      	mov	r0, r2
 8009804:	e7e9      	b.n	80097da <__lo0bits+0x2a>
 8009806:	2000      	movs	r0, #0
 8009808:	4770      	bx	lr
 800980a:	2020      	movs	r0, #32
 800980c:	4770      	bx	lr

0800980e <__i2b>:
 800980e:	b510      	push	{r4, lr}
 8009810:	460c      	mov	r4, r1
 8009812:	2101      	movs	r1, #1
 8009814:	f7ff ff27 	bl	8009666 <_Balloc>
 8009818:	2201      	movs	r2, #1
 800981a:	6144      	str	r4, [r0, #20]
 800981c:	6102      	str	r2, [r0, #16]
 800981e:	bd10      	pop	{r4, pc}

08009820 <__multiply>:
 8009820:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009824:	4614      	mov	r4, r2
 8009826:	690a      	ldr	r2, [r1, #16]
 8009828:	6923      	ldr	r3, [r4, #16]
 800982a:	429a      	cmp	r2, r3
 800982c:	bfb8      	it	lt
 800982e:	460b      	movlt	r3, r1
 8009830:	4688      	mov	r8, r1
 8009832:	bfbc      	itt	lt
 8009834:	46a0      	movlt	r8, r4
 8009836:	461c      	movlt	r4, r3
 8009838:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800983c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009840:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009844:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009848:	eb07 0609 	add.w	r6, r7, r9
 800984c:	42b3      	cmp	r3, r6
 800984e:	bfb8      	it	lt
 8009850:	3101      	addlt	r1, #1
 8009852:	f7ff ff08 	bl	8009666 <_Balloc>
 8009856:	f100 0514 	add.w	r5, r0, #20
 800985a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800985e:	462b      	mov	r3, r5
 8009860:	2200      	movs	r2, #0
 8009862:	4573      	cmp	r3, lr
 8009864:	d316      	bcc.n	8009894 <__multiply+0x74>
 8009866:	f104 0214 	add.w	r2, r4, #20
 800986a:	f108 0114 	add.w	r1, r8, #20
 800986e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8009872:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8009876:	9300      	str	r3, [sp, #0]
 8009878:	9b00      	ldr	r3, [sp, #0]
 800987a:	9201      	str	r2, [sp, #4]
 800987c:	4293      	cmp	r3, r2
 800987e:	d80c      	bhi.n	800989a <__multiply+0x7a>
 8009880:	2e00      	cmp	r6, #0
 8009882:	dd03      	ble.n	800988c <__multiply+0x6c>
 8009884:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009888:	2b00      	cmp	r3, #0
 800988a:	d05d      	beq.n	8009948 <__multiply+0x128>
 800988c:	6106      	str	r6, [r0, #16]
 800988e:	b003      	add	sp, #12
 8009890:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009894:	f843 2b04 	str.w	r2, [r3], #4
 8009898:	e7e3      	b.n	8009862 <__multiply+0x42>
 800989a:	f8b2 b000 	ldrh.w	fp, [r2]
 800989e:	f1bb 0f00 	cmp.w	fp, #0
 80098a2:	d023      	beq.n	80098ec <__multiply+0xcc>
 80098a4:	4689      	mov	r9, r1
 80098a6:	46ac      	mov	ip, r5
 80098a8:	f04f 0800 	mov.w	r8, #0
 80098ac:	f859 4b04 	ldr.w	r4, [r9], #4
 80098b0:	f8dc a000 	ldr.w	sl, [ip]
 80098b4:	b2a3      	uxth	r3, r4
 80098b6:	fa1f fa8a 	uxth.w	sl, sl
 80098ba:	fb0b a303 	mla	r3, fp, r3, sl
 80098be:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80098c2:	f8dc 4000 	ldr.w	r4, [ip]
 80098c6:	4443      	add	r3, r8
 80098c8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80098cc:	fb0b 840a 	mla	r4, fp, sl, r8
 80098d0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80098d4:	46e2      	mov	sl, ip
 80098d6:	b29b      	uxth	r3, r3
 80098d8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80098dc:	454f      	cmp	r7, r9
 80098de:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80098e2:	f84a 3b04 	str.w	r3, [sl], #4
 80098e6:	d82b      	bhi.n	8009940 <__multiply+0x120>
 80098e8:	f8cc 8004 	str.w	r8, [ip, #4]
 80098ec:	9b01      	ldr	r3, [sp, #4]
 80098ee:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80098f2:	3204      	adds	r2, #4
 80098f4:	f1ba 0f00 	cmp.w	sl, #0
 80098f8:	d020      	beq.n	800993c <__multiply+0x11c>
 80098fa:	682b      	ldr	r3, [r5, #0]
 80098fc:	4689      	mov	r9, r1
 80098fe:	46a8      	mov	r8, r5
 8009900:	f04f 0b00 	mov.w	fp, #0
 8009904:	f8b9 c000 	ldrh.w	ip, [r9]
 8009908:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800990c:	fb0a 440c 	mla	r4, sl, ip, r4
 8009910:	445c      	add	r4, fp
 8009912:	46c4      	mov	ip, r8
 8009914:	b29b      	uxth	r3, r3
 8009916:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800991a:	f84c 3b04 	str.w	r3, [ip], #4
 800991e:	f859 3b04 	ldr.w	r3, [r9], #4
 8009922:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8009926:	0c1b      	lsrs	r3, r3, #16
 8009928:	fb0a b303 	mla	r3, sl, r3, fp
 800992c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8009930:	454f      	cmp	r7, r9
 8009932:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8009936:	d805      	bhi.n	8009944 <__multiply+0x124>
 8009938:	f8c8 3004 	str.w	r3, [r8, #4]
 800993c:	3504      	adds	r5, #4
 800993e:	e79b      	b.n	8009878 <__multiply+0x58>
 8009940:	46d4      	mov	ip, sl
 8009942:	e7b3      	b.n	80098ac <__multiply+0x8c>
 8009944:	46e0      	mov	r8, ip
 8009946:	e7dd      	b.n	8009904 <__multiply+0xe4>
 8009948:	3e01      	subs	r6, #1
 800994a:	e799      	b.n	8009880 <__multiply+0x60>

0800994c <__pow5mult>:
 800994c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009950:	4615      	mov	r5, r2
 8009952:	f012 0203 	ands.w	r2, r2, #3
 8009956:	4606      	mov	r6, r0
 8009958:	460f      	mov	r7, r1
 800995a:	d007      	beq.n	800996c <__pow5mult+0x20>
 800995c:	3a01      	subs	r2, #1
 800995e:	4c21      	ldr	r4, [pc, #132]	; (80099e4 <__pow5mult+0x98>)
 8009960:	2300      	movs	r3, #0
 8009962:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009966:	f7ff fec9 	bl	80096fc <__multadd>
 800996a:	4607      	mov	r7, r0
 800996c:	10ad      	asrs	r5, r5, #2
 800996e:	d035      	beq.n	80099dc <__pow5mult+0x90>
 8009970:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009972:	b93c      	cbnz	r4, 8009984 <__pow5mult+0x38>
 8009974:	2010      	movs	r0, #16
 8009976:	f7ff fe63 	bl	8009640 <malloc>
 800997a:	6270      	str	r0, [r6, #36]	; 0x24
 800997c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009980:	6004      	str	r4, [r0, #0]
 8009982:	60c4      	str	r4, [r0, #12]
 8009984:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009988:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800998c:	b94c      	cbnz	r4, 80099a2 <__pow5mult+0x56>
 800998e:	f240 2171 	movw	r1, #625	; 0x271
 8009992:	4630      	mov	r0, r6
 8009994:	f7ff ff3b 	bl	800980e <__i2b>
 8009998:	2300      	movs	r3, #0
 800999a:	f8c8 0008 	str.w	r0, [r8, #8]
 800999e:	4604      	mov	r4, r0
 80099a0:	6003      	str	r3, [r0, #0]
 80099a2:	f04f 0800 	mov.w	r8, #0
 80099a6:	07eb      	lsls	r3, r5, #31
 80099a8:	d50a      	bpl.n	80099c0 <__pow5mult+0x74>
 80099aa:	4639      	mov	r1, r7
 80099ac:	4622      	mov	r2, r4
 80099ae:	4630      	mov	r0, r6
 80099b0:	f7ff ff36 	bl	8009820 <__multiply>
 80099b4:	4639      	mov	r1, r7
 80099b6:	4681      	mov	r9, r0
 80099b8:	4630      	mov	r0, r6
 80099ba:	f7ff fe88 	bl	80096ce <_Bfree>
 80099be:	464f      	mov	r7, r9
 80099c0:	106d      	asrs	r5, r5, #1
 80099c2:	d00b      	beq.n	80099dc <__pow5mult+0x90>
 80099c4:	6820      	ldr	r0, [r4, #0]
 80099c6:	b938      	cbnz	r0, 80099d8 <__pow5mult+0x8c>
 80099c8:	4622      	mov	r2, r4
 80099ca:	4621      	mov	r1, r4
 80099cc:	4630      	mov	r0, r6
 80099ce:	f7ff ff27 	bl	8009820 <__multiply>
 80099d2:	6020      	str	r0, [r4, #0]
 80099d4:	f8c0 8000 	str.w	r8, [r0]
 80099d8:	4604      	mov	r4, r0
 80099da:	e7e4      	b.n	80099a6 <__pow5mult+0x5a>
 80099dc:	4638      	mov	r0, r7
 80099de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80099e2:	bf00      	nop
 80099e4:	0800c688 	.word	0x0800c688

080099e8 <__lshift>:
 80099e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099ec:	460c      	mov	r4, r1
 80099ee:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80099f2:	6923      	ldr	r3, [r4, #16]
 80099f4:	6849      	ldr	r1, [r1, #4]
 80099f6:	eb0a 0903 	add.w	r9, sl, r3
 80099fa:	68a3      	ldr	r3, [r4, #8]
 80099fc:	4607      	mov	r7, r0
 80099fe:	4616      	mov	r6, r2
 8009a00:	f109 0501 	add.w	r5, r9, #1
 8009a04:	42ab      	cmp	r3, r5
 8009a06:	db32      	blt.n	8009a6e <__lshift+0x86>
 8009a08:	4638      	mov	r0, r7
 8009a0a:	f7ff fe2c 	bl	8009666 <_Balloc>
 8009a0e:	2300      	movs	r3, #0
 8009a10:	4680      	mov	r8, r0
 8009a12:	f100 0114 	add.w	r1, r0, #20
 8009a16:	461a      	mov	r2, r3
 8009a18:	4553      	cmp	r3, sl
 8009a1a:	db2b      	blt.n	8009a74 <__lshift+0x8c>
 8009a1c:	6920      	ldr	r0, [r4, #16]
 8009a1e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009a22:	f104 0314 	add.w	r3, r4, #20
 8009a26:	f016 021f 	ands.w	r2, r6, #31
 8009a2a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009a2e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009a32:	d025      	beq.n	8009a80 <__lshift+0x98>
 8009a34:	f1c2 0e20 	rsb	lr, r2, #32
 8009a38:	2000      	movs	r0, #0
 8009a3a:	681e      	ldr	r6, [r3, #0]
 8009a3c:	468a      	mov	sl, r1
 8009a3e:	4096      	lsls	r6, r2
 8009a40:	4330      	orrs	r0, r6
 8009a42:	f84a 0b04 	str.w	r0, [sl], #4
 8009a46:	f853 0b04 	ldr.w	r0, [r3], #4
 8009a4a:	459c      	cmp	ip, r3
 8009a4c:	fa20 f00e 	lsr.w	r0, r0, lr
 8009a50:	d814      	bhi.n	8009a7c <__lshift+0x94>
 8009a52:	6048      	str	r0, [r1, #4]
 8009a54:	b108      	cbz	r0, 8009a5a <__lshift+0x72>
 8009a56:	f109 0502 	add.w	r5, r9, #2
 8009a5a:	3d01      	subs	r5, #1
 8009a5c:	4638      	mov	r0, r7
 8009a5e:	f8c8 5010 	str.w	r5, [r8, #16]
 8009a62:	4621      	mov	r1, r4
 8009a64:	f7ff fe33 	bl	80096ce <_Bfree>
 8009a68:	4640      	mov	r0, r8
 8009a6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a6e:	3101      	adds	r1, #1
 8009a70:	005b      	lsls	r3, r3, #1
 8009a72:	e7c7      	b.n	8009a04 <__lshift+0x1c>
 8009a74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8009a78:	3301      	adds	r3, #1
 8009a7a:	e7cd      	b.n	8009a18 <__lshift+0x30>
 8009a7c:	4651      	mov	r1, sl
 8009a7e:	e7dc      	b.n	8009a3a <__lshift+0x52>
 8009a80:	3904      	subs	r1, #4
 8009a82:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a86:	f841 2f04 	str.w	r2, [r1, #4]!
 8009a8a:	459c      	cmp	ip, r3
 8009a8c:	d8f9      	bhi.n	8009a82 <__lshift+0x9a>
 8009a8e:	e7e4      	b.n	8009a5a <__lshift+0x72>

08009a90 <__mcmp>:
 8009a90:	6903      	ldr	r3, [r0, #16]
 8009a92:	690a      	ldr	r2, [r1, #16]
 8009a94:	1a9b      	subs	r3, r3, r2
 8009a96:	b530      	push	{r4, r5, lr}
 8009a98:	d10c      	bne.n	8009ab4 <__mcmp+0x24>
 8009a9a:	0092      	lsls	r2, r2, #2
 8009a9c:	3014      	adds	r0, #20
 8009a9e:	3114      	adds	r1, #20
 8009aa0:	1884      	adds	r4, r0, r2
 8009aa2:	4411      	add	r1, r2
 8009aa4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009aa8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009aac:	4295      	cmp	r5, r2
 8009aae:	d003      	beq.n	8009ab8 <__mcmp+0x28>
 8009ab0:	d305      	bcc.n	8009abe <__mcmp+0x2e>
 8009ab2:	2301      	movs	r3, #1
 8009ab4:	4618      	mov	r0, r3
 8009ab6:	bd30      	pop	{r4, r5, pc}
 8009ab8:	42a0      	cmp	r0, r4
 8009aba:	d3f3      	bcc.n	8009aa4 <__mcmp+0x14>
 8009abc:	e7fa      	b.n	8009ab4 <__mcmp+0x24>
 8009abe:	f04f 33ff 	mov.w	r3, #4294967295
 8009ac2:	e7f7      	b.n	8009ab4 <__mcmp+0x24>

08009ac4 <__mdiff>:
 8009ac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ac8:	460d      	mov	r5, r1
 8009aca:	4607      	mov	r7, r0
 8009acc:	4611      	mov	r1, r2
 8009ace:	4628      	mov	r0, r5
 8009ad0:	4614      	mov	r4, r2
 8009ad2:	f7ff ffdd 	bl	8009a90 <__mcmp>
 8009ad6:	1e06      	subs	r6, r0, #0
 8009ad8:	d108      	bne.n	8009aec <__mdiff+0x28>
 8009ada:	4631      	mov	r1, r6
 8009adc:	4638      	mov	r0, r7
 8009ade:	f7ff fdc2 	bl	8009666 <_Balloc>
 8009ae2:	2301      	movs	r3, #1
 8009ae4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009ae8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009aec:	bfa4      	itt	ge
 8009aee:	4623      	movge	r3, r4
 8009af0:	462c      	movge	r4, r5
 8009af2:	4638      	mov	r0, r7
 8009af4:	6861      	ldr	r1, [r4, #4]
 8009af6:	bfa6      	itte	ge
 8009af8:	461d      	movge	r5, r3
 8009afa:	2600      	movge	r6, #0
 8009afc:	2601      	movlt	r6, #1
 8009afe:	f7ff fdb2 	bl	8009666 <_Balloc>
 8009b02:	692b      	ldr	r3, [r5, #16]
 8009b04:	60c6      	str	r6, [r0, #12]
 8009b06:	6926      	ldr	r6, [r4, #16]
 8009b08:	f105 0914 	add.w	r9, r5, #20
 8009b0c:	f104 0214 	add.w	r2, r4, #20
 8009b10:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8009b14:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009b18:	f100 0514 	add.w	r5, r0, #20
 8009b1c:	f04f 0e00 	mov.w	lr, #0
 8009b20:	f852 ab04 	ldr.w	sl, [r2], #4
 8009b24:	f859 4b04 	ldr.w	r4, [r9], #4
 8009b28:	fa1e f18a 	uxtah	r1, lr, sl
 8009b2c:	b2a3      	uxth	r3, r4
 8009b2e:	1ac9      	subs	r1, r1, r3
 8009b30:	0c23      	lsrs	r3, r4, #16
 8009b32:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8009b36:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009b3a:	b289      	uxth	r1, r1
 8009b3c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8009b40:	45c8      	cmp	r8, r9
 8009b42:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009b46:	4694      	mov	ip, r2
 8009b48:	f845 3b04 	str.w	r3, [r5], #4
 8009b4c:	d8e8      	bhi.n	8009b20 <__mdiff+0x5c>
 8009b4e:	45bc      	cmp	ip, r7
 8009b50:	d304      	bcc.n	8009b5c <__mdiff+0x98>
 8009b52:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8009b56:	b183      	cbz	r3, 8009b7a <__mdiff+0xb6>
 8009b58:	6106      	str	r6, [r0, #16]
 8009b5a:	e7c5      	b.n	8009ae8 <__mdiff+0x24>
 8009b5c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009b60:	fa1e f381 	uxtah	r3, lr, r1
 8009b64:	141a      	asrs	r2, r3, #16
 8009b66:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009b6a:	b29b      	uxth	r3, r3
 8009b6c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009b70:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8009b74:	f845 3b04 	str.w	r3, [r5], #4
 8009b78:	e7e9      	b.n	8009b4e <__mdiff+0x8a>
 8009b7a:	3e01      	subs	r6, #1
 8009b7c:	e7e9      	b.n	8009b52 <__mdiff+0x8e>

08009b7e <__d2b>:
 8009b7e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009b82:	460e      	mov	r6, r1
 8009b84:	2101      	movs	r1, #1
 8009b86:	ec59 8b10 	vmov	r8, r9, d0
 8009b8a:	4615      	mov	r5, r2
 8009b8c:	f7ff fd6b 	bl	8009666 <_Balloc>
 8009b90:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009b94:	4607      	mov	r7, r0
 8009b96:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009b9a:	bb34      	cbnz	r4, 8009bea <__d2b+0x6c>
 8009b9c:	9301      	str	r3, [sp, #4]
 8009b9e:	f1b8 0300 	subs.w	r3, r8, #0
 8009ba2:	d027      	beq.n	8009bf4 <__d2b+0x76>
 8009ba4:	a802      	add	r0, sp, #8
 8009ba6:	f840 3d08 	str.w	r3, [r0, #-8]!
 8009baa:	f7ff fe01 	bl	80097b0 <__lo0bits>
 8009bae:	9900      	ldr	r1, [sp, #0]
 8009bb0:	b1f0      	cbz	r0, 8009bf0 <__d2b+0x72>
 8009bb2:	9a01      	ldr	r2, [sp, #4]
 8009bb4:	f1c0 0320 	rsb	r3, r0, #32
 8009bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8009bbc:	430b      	orrs	r3, r1
 8009bbe:	40c2      	lsrs	r2, r0
 8009bc0:	617b      	str	r3, [r7, #20]
 8009bc2:	9201      	str	r2, [sp, #4]
 8009bc4:	9b01      	ldr	r3, [sp, #4]
 8009bc6:	61bb      	str	r3, [r7, #24]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	bf14      	ite	ne
 8009bcc:	2102      	movne	r1, #2
 8009bce:	2101      	moveq	r1, #1
 8009bd0:	6139      	str	r1, [r7, #16]
 8009bd2:	b1c4      	cbz	r4, 8009c06 <__d2b+0x88>
 8009bd4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009bd8:	4404      	add	r4, r0
 8009bda:	6034      	str	r4, [r6, #0]
 8009bdc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009be0:	6028      	str	r0, [r5, #0]
 8009be2:	4638      	mov	r0, r7
 8009be4:	b003      	add	sp, #12
 8009be6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009bea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009bee:	e7d5      	b.n	8009b9c <__d2b+0x1e>
 8009bf0:	6179      	str	r1, [r7, #20]
 8009bf2:	e7e7      	b.n	8009bc4 <__d2b+0x46>
 8009bf4:	a801      	add	r0, sp, #4
 8009bf6:	f7ff fddb 	bl	80097b0 <__lo0bits>
 8009bfa:	9b01      	ldr	r3, [sp, #4]
 8009bfc:	617b      	str	r3, [r7, #20]
 8009bfe:	2101      	movs	r1, #1
 8009c00:	6139      	str	r1, [r7, #16]
 8009c02:	3020      	adds	r0, #32
 8009c04:	e7e5      	b.n	8009bd2 <__d2b+0x54>
 8009c06:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009c0a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009c0e:	6030      	str	r0, [r6, #0]
 8009c10:	6918      	ldr	r0, [r3, #16]
 8009c12:	f7ff fdae 	bl	8009772 <__hi0bits>
 8009c16:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009c1a:	e7e1      	b.n	8009be0 <__d2b+0x62>

08009c1c <_calloc_r>:
 8009c1c:	b538      	push	{r3, r4, r5, lr}
 8009c1e:	fb02 f401 	mul.w	r4, r2, r1
 8009c22:	4621      	mov	r1, r4
 8009c24:	f000 f856 	bl	8009cd4 <_malloc_r>
 8009c28:	4605      	mov	r5, r0
 8009c2a:	b118      	cbz	r0, 8009c34 <_calloc_r+0x18>
 8009c2c:	4622      	mov	r2, r4
 8009c2e:	2100      	movs	r1, #0
 8009c30:	f7fd fe7e 	bl	8007930 <memset>
 8009c34:	4628      	mov	r0, r5
 8009c36:	bd38      	pop	{r3, r4, r5, pc}

08009c38 <_free_r>:
 8009c38:	b538      	push	{r3, r4, r5, lr}
 8009c3a:	4605      	mov	r5, r0
 8009c3c:	2900      	cmp	r1, #0
 8009c3e:	d045      	beq.n	8009ccc <_free_r+0x94>
 8009c40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c44:	1f0c      	subs	r4, r1, #4
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	bfb8      	it	lt
 8009c4a:	18e4      	addlt	r4, r4, r3
 8009c4c:	f000 fa98 	bl	800a180 <__malloc_lock>
 8009c50:	4a1f      	ldr	r2, [pc, #124]	; (8009cd0 <_free_r+0x98>)
 8009c52:	6813      	ldr	r3, [r2, #0]
 8009c54:	4610      	mov	r0, r2
 8009c56:	b933      	cbnz	r3, 8009c66 <_free_r+0x2e>
 8009c58:	6063      	str	r3, [r4, #4]
 8009c5a:	6014      	str	r4, [r2, #0]
 8009c5c:	4628      	mov	r0, r5
 8009c5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c62:	f000 ba8e 	b.w	800a182 <__malloc_unlock>
 8009c66:	42a3      	cmp	r3, r4
 8009c68:	d90c      	bls.n	8009c84 <_free_r+0x4c>
 8009c6a:	6821      	ldr	r1, [r4, #0]
 8009c6c:	1862      	adds	r2, r4, r1
 8009c6e:	4293      	cmp	r3, r2
 8009c70:	bf04      	itt	eq
 8009c72:	681a      	ldreq	r2, [r3, #0]
 8009c74:	685b      	ldreq	r3, [r3, #4]
 8009c76:	6063      	str	r3, [r4, #4]
 8009c78:	bf04      	itt	eq
 8009c7a:	1852      	addeq	r2, r2, r1
 8009c7c:	6022      	streq	r2, [r4, #0]
 8009c7e:	6004      	str	r4, [r0, #0]
 8009c80:	e7ec      	b.n	8009c5c <_free_r+0x24>
 8009c82:	4613      	mov	r3, r2
 8009c84:	685a      	ldr	r2, [r3, #4]
 8009c86:	b10a      	cbz	r2, 8009c8c <_free_r+0x54>
 8009c88:	42a2      	cmp	r2, r4
 8009c8a:	d9fa      	bls.n	8009c82 <_free_r+0x4a>
 8009c8c:	6819      	ldr	r1, [r3, #0]
 8009c8e:	1858      	adds	r0, r3, r1
 8009c90:	42a0      	cmp	r0, r4
 8009c92:	d10b      	bne.n	8009cac <_free_r+0x74>
 8009c94:	6820      	ldr	r0, [r4, #0]
 8009c96:	4401      	add	r1, r0
 8009c98:	1858      	adds	r0, r3, r1
 8009c9a:	4282      	cmp	r2, r0
 8009c9c:	6019      	str	r1, [r3, #0]
 8009c9e:	d1dd      	bne.n	8009c5c <_free_r+0x24>
 8009ca0:	6810      	ldr	r0, [r2, #0]
 8009ca2:	6852      	ldr	r2, [r2, #4]
 8009ca4:	605a      	str	r2, [r3, #4]
 8009ca6:	4401      	add	r1, r0
 8009ca8:	6019      	str	r1, [r3, #0]
 8009caa:	e7d7      	b.n	8009c5c <_free_r+0x24>
 8009cac:	d902      	bls.n	8009cb4 <_free_r+0x7c>
 8009cae:	230c      	movs	r3, #12
 8009cb0:	602b      	str	r3, [r5, #0]
 8009cb2:	e7d3      	b.n	8009c5c <_free_r+0x24>
 8009cb4:	6820      	ldr	r0, [r4, #0]
 8009cb6:	1821      	adds	r1, r4, r0
 8009cb8:	428a      	cmp	r2, r1
 8009cba:	bf04      	itt	eq
 8009cbc:	6811      	ldreq	r1, [r2, #0]
 8009cbe:	6852      	ldreq	r2, [r2, #4]
 8009cc0:	6062      	str	r2, [r4, #4]
 8009cc2:	bf04      	itt	eq
 8009cc4:	1809      	addeq	r1, r1, r0
 8009cc6:	6021      	streq	r1, [r4, #0]
 8009cc8:	605c      	str	r4, [r3, #4]
 8009cca:	e7c7      	b.n	8009c5c <_free_r+0x24>
 8009ccc:	bd38      	pop	{r3, r4, r5, pc}
 8009cce:	bf00      	nop
 8009cd0:	200002cc 	.word	0x200002cc

08009cd4 <_malloc_r>:
 8009cd4:	b570      	push	{r4, r5, r6, lr}
 8009cd6:	1ccd      	adds	r5, r1, #3
 8009cd8:	f025 0503 	bic.w	r5, r5, #3
 8009cdc:	3508      	adds	r5, #8
 8009cde:	2d0c      	cmp	r5, #12
 8009ce0:	bf38      	it	cc
 8009ce2:	250c      	movcc	r5, #12
 8009ce4:	2d00      	cmp	r5, #0
 8009ce6:	4606      	mov	r6, r0
 8009ce8:	db01      	blt.n	8009cee <_malloc_r+0x1a>
 8009cea:	42a9      	cmp	r1, r5
 8009cec:	d903      	bls.n	8009cf6 <_malloc_r+0x22>
 8009cee:	230c      	movs	r3, #12
 8009cf0:	6033      	str	r3, [r6, #0]
 8009cf2:	2000      	movs	r0, #0
 8009cf4:	bd70      	pop	{r4, r5, r6, pc}
 8009cf6:	f000 fa43 	bl	800a180 <__malloc_lock>
 8009cfa:	4a21      	ldr	r2, [pc, #132]	; (8009d80 <_malloc_r+0xac>)
 8009cfc:	6814      	ldr	r4, [r2, #0]
 8009cfe:	4621      	mov	r1, r4
 8009d00:	b991      	cbnz	r1, 8009d28 <_malloc_r+0x54>
 8009d02:	4c20      	ldr	r4, [pc, #128]	; (8009d84 <_malloc_r+0xb0>)
 8009d04:	6823      	ldr	r3, [r4, #0]
 8009d06:	b91b      	cbnz	r3, 8009d10 <_malloc_r+0x3c>
 8009d08:	4630      	mov	r0, r6
 8009d0a:	f000 f97d 	bl	800a008 <_sbrk_r>
 8009d0e:	6020      	str	r0, [r4, #0]
 8009d10:	4629      	mov	r1, r5
 8009d12:	4630      	mov	r0, r6
 8009d14:	f000 f978 	bl	800a008 <_sbrk_r>
 8009d18:	1c43      	adds	r3, r0, #1
 8009d1a:	d124      	bne.n	8009d66 <_malloc_r+0x92>
 8009d1c:	230c      	movs	r3, #12
 8009d1e:	6033      	str	r3, [r6, #0]
 8009d20:	4630      	mov	r0, r6
 8009d22:	f000 fa2e 	bl	800a182 <__malloc_unlock>
 8009d26:	e7e4      	b.n	8009cf2 <_malloc_r+0x1e>
 8009d28:	680b      	ldr	r3, [r1, #0]
 8009d2a:	1b5b      	subs	r3, r3, r5
 8009d2c:	d418      	bmi.n	8009d60 <_malloc_r+0x8c>
 8009d2e:	2b0b      	cmp	r3, #11
 8009d30:	d90f      	bls.n	8009d52 <_malloc_r+0x7e>
 8009d32:	600b      	str	r3, [r1, #0]
 8009d34:	50cd      	str	r5, [r1, r3]
 8009d36:	18cc      	adds	r4, r1, r3
 8009d38:	4630      	mov	r0, r6
 8009d3a:	f000 fa22 	bl	800a182 <__malloc_unlock>
 8009d3e:	f104 000b 	add.w	r0, r4, #11
 8009d42:	1d23      	adds	r3, r4, #4
 8009d44:	f020 0007 	bic.w	r0, r0, #7
 8009d48:	1ac3      	subs	r3, r0, r3
 8009d4a:	d0d3      	beq.n	8009cf4 <_malloc_r+0x20>
 8009d4c:	425a      	negs	r2, r3
 8009d4e:	50e2      	str	r2, [r4, r3]
 8009d50:	e7d0      	b.n	8009cf4 <_malloc_r+0x20>
 8009d52:	428c      	cmp	r4, r1
 8009d54:	684b      	ldr	r3, [r1, #4]
 8009d56:	bf16      	itet	ne
 8009d58:	6063      	strne	r3, [r4, #4]
 8009d5a:	6013      	streq	r3, [r2, #0]
 8009d5c:	460c      	movne	r4, r1
 8009d5e:	e7eb      	b.n	8009d38 <_malloc_r+0x64>
 8009d60:	460c      	mov	r4, r1
 8009d62:	6849      	ldr	r1, [r1, #4]
 8009d64:	e7cc      	b.n	8009d00 <_malloc_r+0x2c>
 8009d66:	1cc4      	adds	r4, r0, #3
 8009d68:	f024 0403 	bic.w	r4, r4, #3
 8009d6c:	42a0      	cmp	r0, r4
 8009d6e:	d005      	beq.n	8009d7c <_malloc_r+0xa8>
 8009d70:	1a21      	subs	r1, r4, r0
 8009d72:	4630      	mov	r0, r6
 8009d74:	f000 f948 	bl	800a008 <_sbrk_r>
 8009d78:	3001      	adds	r0, #1
 8009d7a:	d0cf      	beq.n	8009d1c <_malloc_r+0x48>
 8009d7c:	6025      	str	r5, [r4, #0]
 8009d7e:	e7db      	b.n	8009d38 <_malloc_r+0x64>
 8009d80:	200002cc 	.word	0x200002cc
 8009d84:	200002d0 	.word	0x200002d0

08009d88 <__sfputc_r>:
 8009d88:	6893      	ldr	r3, [r2, #8]
 8009d8a:	3b01      	subs	r3, #1
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	b410      	push	{r4}
 8009d90:	6093      	str	r3, [r2, #8]
 8009d92:	da08      	bge.n	8009da6 <__sfputc_r+0x1e>
 8009d94:	6994      	ldr	r4, [r2, #24]
 8009d96:	42a3      	cmp	r3, r4
 8009d98:	db01      	blt.n	8009d9e <__sfputc_r+0x16>
 8009d9a:	290a      	cmp	r1, #10
 8009d9c:	d103      	bne.n	8009da6 <__sfputc_r+0x1e>
 8009d9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009da2:	f7fe bb5b 	b.w	800845c <__swbuf_r>
 8009da6:	6813      	ldr	r3, [r2, #0]
 8009da8:	1c58      	adds	r0, r3, #1
 8009daa:	6010      	str	r0, [r2, #0]
 8009dac:	7019      	strb	r1, [r3, #0]
 8009dae:	4608      	mov	r0, r1
 8009db0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009db4:	4770      	bx	lr

08009db6 <__sfputs_r>:
 8009db6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009db8:	4606      	mov	r6, r0
 8009dba:	460f      	mov	r7, r1
 8009dbc:	4614      	mov	r4, r2
 8009dbe:	18d5      	adds	r5, r2, r3
 8009dc0:	42ac      	cmp	r4, r5
 8009dc2:	d101      	bne.n	8009dc8 <__sfputs_r+0x12>
 8009dc4:	2000      	movs	r0, #0
 8009dc6:	e007      	b.n	8009dd8 <__sfputs_r+0x22>
 8009dc8:	463a      	mov	r2, r7
 8009dca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009dce:	4630      	mov	r0, r6
 8009dd0:	f7ff ffda 	bl	8009d88 <__sfputc_r>
 8009dd4:	1c43      	adds	r3, r0, #1
 8009dd6:	d1f3      	bne.n	8009dc0 <__sfputs_r+0xa>
 8009dd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009ddc <_vfiprintf_r>:
 8009ddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009de0:	460c      	mov	r4, r1
 8009de2:	b09d      	sub	sp, #116	; 0x74
 8009de4:	4617      	mov	r7, r2
 8009de6:	461d      	mov	r5, r3
 8009de8:	4606      	mov	r6, r0
 8009dea:	b118      	cbz	r0, 8009df4 <_vfiprintf_r+0x18>
 8009dec:	6983      	ldr	r3, [r0, #24]
 8009dee:	b90b      	cbnz	r3, 8009df4 <_vfiprintf_r+0x18>
 8009df0:	f7ff fb2a 	bl	8009448 <__sinit>
 8009df4:	4b7c      	ldr	r3, [pc, #496]	; (8009fe8 <_vfiprintf_r+0x20c>)
 8009df6:	429c      	cmp	r4, r3
 8009df8:	d158      	bne.n	8009eac <_vfiprintf_r+0xd0>
 8009dfa:	6874      	ldr	r4, [r6, #4]
 8009dfc:	89a3      	ldrh	r3, [r4, #12]
 8009dfe:	0718      	lsls	r0, r3, #28
 8009e00:	d55e      	bpl.n	8009ec0 <_vfiprintf_r+0xe4>
 8009e02:	6923      	ldr	r3, [r4, #16]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d05b      	beq.n	8009ec0 <_vfiprintf_r+0xe4>
 8009e08:	2300      	movs	r3, #0
 8009e0a:	9309      	str	r3, [sp, #36]	; 0x24
 8009e0c:	2320      	movs	r3, #32
 8009e0e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009e12:	2330      	movs	r3, #48	; 0x30
 8009e14:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009e18:	9503      	str	r5, [sp, #12]
 8009e1a:	f04f 0b01 	mov.w	fp, #1
 8009e1e:	46b8      	mov	r8, r7
 8009e20:	4645      	mov	r5, r8
 8009e22:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009e26:	b10b      	cbz	r3, 8009e2c <_vfiprintf_r+0x50>
 8009e28:	2b25      	cmp	r3, #37	; 0x25
 8009e2a:	d154      	bne.n	8009ed6 <_vfiprintf_r+0xfa>
 8009e2c:	ebb8 0a07 	subs.w	sl, r8, r7
 8009e30:	d00b      	beq.n	8009e4a <_vfiprintf_r+0x6e>
 8009e32:	4653      	mov	r3, sl
 8009e34:	463a      	mov	r2, r7
 8009e36:	4621      	mov	r1, r4
 8009e38:	4630      	mov	r0, r6
 8009e3a:	f7ff ffbc 	bl	8009db6 <__sfputs_r>
 8009e3e:	3001      	adds	r0, #1
 8009e40:	f000 80c2 	beq.w	8009fc8 <_vfiprintf_r+0x1ec>
 8009e44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e46:	4453      	add	r3, sl
 8009e48:	9309      	str	r3, [sp, #36]	; 0x24
 8009e4a:	f898 3000 	ldrb.w	r3, [r8]
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	f000 80ba 	beq.w	8009fc8 <_vfiprintf_r+0x1ec>
 8009e54:	2300      	movs	r3, #0
 8009e56:	f04f 32ff 	mov.w	r2, #4294967295
 8009e5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e5e:	9304      	str	r3, [sp, #16]
 8009e60:	9307      	str	r3, [sp, #28]
 8009e62:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009e66:	931a      	str	r3, [sp, #104]	; 0x68
 8009e68:	46a8      	mov	r8, r5
 8009e6a:	2205      	movs	r2, #5
 8009e6c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8009e70:	485e      	ldr	r0, [pc, #376]	; (8009fec <_vfiprintf_r+0x210>)
 8009e72:	f7f6 f9c5 	bl	8000200 <memchr>
 8009e76:	9b04      	ldr	r3, [sp, #16]
 8009e78:	bb78      	cbnz	r0, 8009eda <_vfiprintf_r+0xfe>
 8009e7a:	06d9      	lsls	r1, r3, #27
 8009e7c:	bf44      	itt	mi
 8009e7e:	2220      	movmi	r2, #32
 8009e80:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009e84:	071a      	lsls	r2, r3, #28
 8009e86:	bf44      	itt	mi
 8009e88:	222b      	movmi	r2, #43	; 0x2b
 8009e8a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009e8e:	782a      	ldrb	r2, [r5, #0]
 8009e90:	2a2a      	cmp	r2, #42	; 0x2a
 8009e92:	d02a      	beq.n	8009eea <_vfiprintf_r+0x10e>
 8009e94:	9a07      	ldr	r2, [sp, #28]
 8009e96:	46a8      	mov	r8, r5
 8009e98:	2000      	movs	r0, #0
 8009e9a:	250a      	movs	r5, #10
 8009e9c:	4641      	mov	r1, r8
 8009e9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ea2:	3b30      	subs	r3, #48	; 0x30
 8009ea4:	2b09      	cmp	r3, #9
 8009ea6:	d969      	bls.n	8009f7c <_vfiprintf_r+0x1a0>
 8009ea8:	b360      	cbz	r0, 8009f04 <_vfiprintf_r+0x128>
 8009eaa:	e024      	b.n	8009ef6 <_vfiprintf_r+0x11a>
 8009eac:	4b50      	ldr	r3, [pc, #320]	; (8009ff0 <_vfiprintf_r+0x214>)
 8009eae:	429c      	cmp	r4, r3
 8009eb0:	d101      	bne.n	8009eb6 <_vfiprintf_r+0xda>
 8009eb2:	68b4      	ldr	r4, [r6, #8]
 8009eb4:	e7a2      	b.n	8009dfc <_vfiprintf_r+0x20>
 8009eb6:	4b4f      	ldr	r3, [pc, #316]	; (8009ff4 <_vfiprintf_r+0x218>)
 8009eb8:	429c      	cmp	r4, r3
 8009eba:	bf08      	it	eq
 8009ebc:	68f4      	ldreq	r4, [r6, #12]
 8009ebe:	e79d      	b.n	8009dfc <_vfiprintf_r+0x20>
 8009ec0:	4621      	mov	r1, r4
 8009ec2:	4630      	mov	r0, r6
 8009ec4:	f7fe fb1c 	bl	8008500 <__swsetup_r>
 8009ec8:	2800      	cmp	r0, #0
 8009eca:	d09d      	beq.n	8009e08 <_vfiprintf_r+0x2c>
 8009ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8009ed0:	b01d      	add	sp, #116	; 0x74
 8009ed2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ed6:	46a8      	mov	r8, r5
 8009ed8:	e7a2      	b.n	8009e20 <_vfiprintf_r+0x44>
 8009eda:	4a44      	ldr	r2, [pc, #272]	; (8009fec <_vfiprintf_r+0x210>)
 8009edc:	1a80      	subs	r0, r0, r2
 8009ede:	fa0b f000 	lsl.w	r0, fp, r0
 8009ee2:	4318      	orrs	r0, r3
 8009ee4:	9004      	str	r0, [sp, #16]
 8009ee6:	4645      	mov	r5, r8
 8009ee8:	e7be      	b.n	8009e68 <_vfiprintf_r+0x8c>
 8009eea:	9a03      	ldr	r2, [sp, #12]
 8009eec:	1d11      	adds	r1, r2, #4
 8009eee:	6812      	ldr	r2, [r2, #0]
 8009ef0:	9103      	str	r1, [sp, #12]
 8009ef2:	2a00      	cmp	r2, #0
 8009ef4:	db01      	blt.n	8009efa <_vfiprintf_r+0x11e>
 8009ef6:	9207      	str	r2, [sp, #28]
 8009ef8:	e004      	b.n	8009f04 <_vfiprintf_r+0x128>
 8009efa:	4252      	negs	r2, r2
 8009efc:	f043 0302 	orr.w	r3, r3, #2
 8009f00:	9207      	str	r2, [sp, #28]
 8009f02:	9304      	str	r3, [sp, #16]
 8009f04:	f898 3000 	ldrb.w	r3, [r8]
 8009f08:	2b2e      	cmp	r3, #46	; 0x2e
 8009f0a:	d10e      	bne.n	8009f2a <_vfiprintf_r+0x14e>
 8009f0c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8009f10:	2b2a      	cmp	r3, #42	; 0x2a
 8009f12:	d138      	bne.n	8009f86 <_vfiprintf_r+0x1aa>
 8009f14:	9b03      	ldr	r3, [sp, #12]
 8009f16:	1d1a      	adds	r2, r3, #4
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	9203      	str	r2, [sp, #12]
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	bfb8      	it	lt
 8009f20:	f04f 33ff 	movlt.w	r3, #4294967295
 8009f24:	f108 0802 	add.w	r8, r8, #2
 8009f28:	9305      	str	r3, [sp, #20]
 8009f2a:	4d33      	ldr	r5, [pc, #204]	; (8009ff8 <_vfiprintf_r+0x21c>)
 8009f2c:	f898 1000 	ldrb.w	r1, [r8]
 8009f30:	2203      	movs	r2, #3
 8009f32:	4628      	mov	r0, r5
 8009f34:	f7f6 f964 	bl	8000200 <memchr>
 8009f38:	b140      	cbz	r0, 8009f4c <_vfiprintf_r+0x170>
 8009f3a:	2340      	movs	r3, #64	; 0x40
 8009f3c:	1b40      	subs	r0, r0, r5
 8009f3e:	fa03 f000 	lsl.w	r0, r3, r0
 8009f42:	9b04      	ldr	r3, [sp, #16]
 8009f44:	4303      	orrs	r3, r0
 8009f46:	f108 0801 	add.w	r8, r8, #1
 8009f4a:	9304      	str	r3, [sp, #16]
 8009f4c:	f898 1000 	ldrb.w	r1, [r8]
 8009f50:	482a      	ldr	r0, [pc, #168]	; (8009ffc <_vfiprintf_r+0x220>)
 8009f52:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009f56:	2206      	movs	r2, #6
 8009f58:	f108 0701 	add.w	r7, r8, #1
 8009f5c:	f7f6 f950 	bl	8000200 <memchr>
 8009f60:	2800      	cmp	r0, #0
 8009f62:	d037      	beq.n	8009fd4 <_vfiprintf_r+0x1f8>
 8009f64:	4b26      	ldr	r3, [pc, #152]	; (800a000 <_vfiprintf_r+0x224>)
 8009f66:	bb1b      	cbnz	r3, 8009fb0 <_vfiprintf_r+0x1d4>
 8009f68:	9b03      	ldr	r3, [sp, #12]
 8009f6a:	3307      	adds	r3, #7
 8009f6c:	f023 0307 	bic.w	r3, r3, #7
 8009f70:	3308      	adds	r3, #8
 8009f72:	9303      	str	r3, [sp, #12]
 8009f74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f76:	444b      	add	r3, r9
 8009f78:	9309      	str	r3, [sp, #36]	; 0x24
 8009f7a:	e750      	b.n	8009e1e <_vfiprintf_r+0x42>
 8009f7c:	fb05 3202 	mla	r2, r5, r2, r3
 8009f80:	2001      	movs	r0, #1
 8009f82:	4688      	mov	r8, r1
 8009f84:	e78a      	b.n	8009e9c <_vfiprintf_r+0xc0>
 8009f86:	2300      	movs	r3, #0
 8009f88:	f108 0801 	add.w	r8, r8, #1
 8009f8c:	9305      	str	r3, [sp, #20]
 8009f8e:	4619      	mov	r1, r3
 8009f90:	250a      	movs	r5, #10
 8009f92:	4640      	mov	r0, r8
 8009f94:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f98:	3a30      	subs	r2, #48	; 0x30
 8009f9a:	2a09      	cmp	r2, #9
 8009f9c:	d903      	bls.n	8009fa6 <_vfiprintf_r+0x1ca>
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d0c3      	beq.n	8009f2a <_vfiprintf_r+0x14e>
 8009fa2:	9105      	str	r1, [sp, #20]
 8009fa4:	e7c1      	b.n	8009f2a <_vfiprintf_r+0x14e>
 8009fa6:	fb05 2101 	mla	r1, r5, r1, r2
 8009faa:	2301      	movs	r3, #1
 8009fac:	4680      	mov	r8, r0
 8009fae:	e7f0      	b.n	8009f92 <_vfiprintf_r+0x1b6>
 8009fb0:	ab03      	add	r3, sp, #12
 8009fb2:	9300      	str	r3, [sp, #0]
 8009fb4:	4622      	mov	r2, r4
 8009fb6:	4b13      	ldr	r3, [pc, #76]	; (800a004 <_vfiprintf_r+0x228>)
 8009fb8:	a904      	add	r1, sp, #16
 8009fba:	4630      	mov	r0, r6
 8009fbc:	f7fd fd54 	bl	8007a68 <_printf_float>
 8009fc0:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009fc4:	4681      	mov	r9, r0
 8009fc6:	d1d5      	bne.n	8009f74 <_vfiprintf_r+0x198>
 8009fc8:	89a3      	ldrh	r3, [r4, #12]
 8009fca:	065b      	lsls	r3, r3, #25
 8009fcc:	f53f af7e 	bmi.w	8009ecc <_vfiprintf_r+0xf0>
 8009fd0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009fd2:	e77d      	b.n	8009ed0 <_vfiprintf_r+0xf4>
 8009fd4:	ab03      	add	r3, sp, #12
 8009fd6:	9300      	str	r3, [sp, #0]
 8009fd8:	4622      	mov	r2, r4
 8009fda:	4b0a      	ldr	r3, [pc, #40]	; (800a004 <_vfiprintf_r+0x228>)
 8009fdc:	a904      	add	r1, sp, #16
 8009fde:	4630      	mov	r0, r6
 8009fe0:	f7fd fff8 	bl	8007fd4 <_printf_i>
 8009fe4:	e7ec      	b.n	8009fc0 <_vfiprintf_r+0x1e4>
 8009fe6:	bf00      	nop
 8009fe8:	0800c554 	.word	0x0800c554
 8009fec:	0800c694 	.word	0x0800c694
 8009ff0:	0800c574 	.word	0x0800c574
 8009ff4:	0800c534 	.word	0x0800c534
 8009ff8:	0800c69a 	.word	0x0800c69a
 8009ffc:	0800c69e 	.word	0x0800c69e
 800a000:	08007a69 	.word	0x08007a69
 800a004:	08009db7 	.word	0x08009db7

0800a008 <_sbrk_r>:
 800a008:	b538      	push	{r3, r4, r5, lr}
 800a00a:	4c06      	ldr	r4, [pc, #24]	; (800a024 <_sbrk_r+0x1c>)
 800a00c:	2300      	movs	r3, #0
 800a00e:	4605      	mov	r5, r0
 800a010:	4608      	mov	r0, r1
 800a012:	6023      	str	r3, [r4, #0]
 800a014:	f7fc fe6a 	bl	8006cec <_sbrk>
 800a018:	1c43      	adds	r3, r0, #1
 800a01a:	d102      	bne.n	800a022 <_sbrk_r+0x1a>
 800a01c:	6823      	ldr	r3, [r4, #0]
 800a01e:	b103      	cbz	r3, 800a022 <_sbrk_r+0x1a>
 800a020:	602b      	str	r3, [r5, #0]
 800a022:	bd38      	pop	{r3, r4, r5, pc}
 800a024:	200009a8 	.word	0x200009a8

0800a028 <__sread>:
 800a028:	b510      	push	{r4, lr}
 800a02a:	460c      	mov	r4, r1
 800a02c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a030:	f000 f8a8 	bl	800a184 <_read_r>
 800a034:	2800      	cmp	r0, #0
 800a036:	bfab      	itete	ge
 800a038:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a03a:	89a3      	ldrhlt	r3, [r4, #12]
 800a03c:	181b      	addge	r3, r3, r0
 800a03e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a042:	bfac      	ite	ge
 800a044:	6563      	strge	r3, [r4, #84]	; 0x54
 800a046:	81a3      	strhlt	r3, [r4, #12]
 800a048:	bd10      	pop	{r4, pc}

0800a04a <__swrite>:
 800a04a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a04e:	461f      	mov	r7, r3
 800a050:	898b      	ldrh	r3, [r1, #12]
 800a052:	05db      	lsls	r3, r3, #23
 800a054:	4605      	mov	r5, r0
 800a056:	460c      	mov	r4, r1
 800a058:	4616      	mov	r6, r2
 800a05a:	d505      	bpl.n	800a068 <__swrite+0x1e>
 800a05c:	2302      	movs	r3, #2
 800a05e:	2200      	movs	r2, #0
 800a060:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a064:	f000 f868 	bl	800a138 <_lseek_r>
 800a068:	89a3      	ldrh	r3, [r4, #12]
 800a06a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a06e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a072:	81a3      	strh	r3, [r4, #12]
 800a074:	4632      	mov	r2, r6
 800a076:	463b      	mov	r3, r7
 800a078:	4628      	mov	r0, r5
 800a07a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a07e:	f000 b817 	b.w	800a0b0 <_write_r>

0800a082 <__sseek>:
 800a082:	b510      	push	{r4, lr}
 800a084:	460c      	mov	r4, r1
 800a086:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a08a:	f000 f855 	bl	800a138 <_lseek_r>
 800a08e:	1c43      	adds	r3, r0, #1
 800a090:	89a3      	ldrh	r3, [r4, #12]
 800a092:	bf15      	itete	ne
 800a094:	6560      	strne	r0, [r4, #84]	; 0x54
 800a096:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a09a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a09e:	81a3      	strheq	r3, [r4, #12]
 800a0a0:	bf18      	it	ne
 800a0a2:	81a3      	strhne	r3, [r4, #12]
 800a0a4:	bd10      	pop	{r4, pc}

0800a0a6 <__sclose>:
 800a0a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0aa:	f000 b813 	b.w	800a0d4 <_close_r>
	...

0800a0b0 <_write_r>:
 800a0b0:	b538      	push	{r3, r4, r5, lr}
 800a0b2:	4c07      	ldr	r4, [pc, #28]	; (800a0d0 <_write_r+0x20>)
 800a0b4:	4605      	mov	r5, r0
 800a0b6:	4608      	mov	r0, r1
 800a0b8:	4611      	mov	r1, r2
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	6022      	str	r2, [r4, #0]
 800a0be:	461a      	mov	r2, r3
 800a0c0:	f7fc fdf8 	bl	8006cb4 <_write>
 800a0c4:	1c43      	adds	r3, r0, #1
 800a0c6:	d102      	bne.n	800a0ce <_write_r+0x1e>
 800a0c8:	6823      	ldr	r3, [r4, #0]
 800a0ca:	b103      	cbz	r3, 800a0ce <_write_r+0x1e>
 800a0cc:	602b      	str	r3, [r5, #0]
 800a0ce:	bd38      	pop	{r3, r4, r5, pc}
 800a0d0:	200009a8 	.word	0x200009a8

0800a0d4 <_close_r>:
 800a0d4:	b538      	push	{r3, r4, r5, lr}
 800a0d6:	4c06      	ldr	r4, [pc, #24]	; (800a0f0 <_close_r+0x1c>)
 800a0d8:	2300      	movs	r3, #0
 800a0da:	4605      	mov	r5, r0
 800a0dc:	4608      	mov	r0, r1
 800a0de:	6023      	str	r3, [r4, #0]
 800a0e0:	f7fc fdf6 	bl	8006cd0 <_close>
 800a0e4:	1c43      	adds	r3, r0, #1
 800a0e6:	d102      	bne.n	800a0ee <_close_r+0x1a>
 800a0e8:	6823      	ldr	r3, [r4, #0]
 800a0ea:	b103      	cbz	r3, 800a0ee <_close_r+0x1a>
 800a0ec:	602b      	str	r3, [r5, #0]
 800a0ee:	bd38      	pop	{r3, r4, r5, pc}
 800a0f0:	200009a8 	.word	0x200009a8

0800a0f4 <_fstat_r>:
 800a0f4:	b538      	push	{r3, r4, r5, lr}
 800a0f6:	4c07      	ldr	r4, [pc, #28]	; (800a114 <_fstat_r+0x20>)
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	4605      	mov	r5, r0
 800a0fc:	4608      	mov	r0, r1
 800a0fe:	4611      	mov	r1, r2
 800a100:	6023      	str	r3, [r4, #0]
 800a102:	f7fc fde9 	bl	8006cd8 <_fstat>
 800a106:	1c43      	adds	r3, r0, #1
 800a108:	d102      	bne.n	800a110 <_fstat_r+0x1c>
 800a10a:	6823      	ldr	r3, [r4, #0]
 800a10c:	b103      	cbz	r3, 800a110 <_fstat_r+0x1c>
 800a10e:	602b      	str	r3, [r5, #0]
 800a110:	bd38      	pop	{r3, r4, r5, pc}
 800a112:	bf00      	nop
 800a114:	200009a8 	.word	0x200009a8

0800a118 <_isatty_r>:
 800a118:	b538      	push	{r3, r4, r5, lr}
 800a11a:	4c06      	ldr	r4, [pc, #24]	; (800a134 <_isatty_r+0x1c>)
 800a11c:	2300      	movs	r3, #0
 800a11e:	4605      	mov	r5, r0
 800a120:	4608      	mov	r0, r1
 800a122:	6023      	str	r3, [r4, #0]
 800a124:	f7fc fdde 	bl	8006ce4 <_isatty>
 800a128:	1c43      	adds	r3, r0, #1
 800a12a:	d102      	bne.n	800a132 <_isatty_r+0x1a>
 800a12c:	6823      	ldr	r3, [r4, #0]
 800a12e:	b103      	cbz	r3, 800a132 <_isatty_r+0x1a>
 800a130:	602b      	str	r3, [r5, #0]
 800a132:	bd38      	pop	{r3, r4, r5, pc}
 800a134:	200009a8 	.word	0x200009a8

0800a138 <_lseek_r>:
 800a138:	b538      	push	{r3, r4, r5, lr}
 800a13a:	4c07      	ldr	r4, [pc, #28]	; (800a158 <_lseek_r+0x20>)
 800a13c:	4605      	mov	r5, r0
 800a13e:	4608      	mov	r0, r1
 800a140:	4611      	mov	r1, r2
 800a142:	2200      	movs	r2, #0
 800a144:	6022      	str	r2, [r4, #0]
 800a146:	461a      	mov	r2, r3
 800a148:	f7fc fdce 	bl	8006ce8 <_lseek>
 800a14c:	1c43      	adds	r3, r0, #1
 800a14e:	d102      	bne.n	800a156 <_lseek_r+0x1e>
 800a150:	6823      	ldr	r3, [r4, #0]
 800a152:	b103      	cbz	r3, 800a156 <_lseek_r+0x1e>
 800a154:	602b      	str	r3, [r5, #0]
 800a156:	bd38      	pop	{r3, r4, r5, pc}
 800a158:	200009a8 	.word	0x200009a8

0800a15c <__ascii_mbtowc>:
 800a15c:	b082      	sub	sp, #8
 800a15e:	b901      	cbnz	r1, 800a162 <__ascii_mbtowc+0x6>
 800a160:	a901      	add	r1, sp, #4
 800a162:	b142      	cbz	r2, 800a176 <__ascii_mbtowc+0x1a>
 800a164:	b14b      	cbz	r3, 800a17a <__ascii_mbtowc+0x1e>
 800a166:	7813      	ldrb	r3, [r2, #0]
 800a168:	600b      	str	r3, [r1, #0]
 800a16a:	7812      	ldrb	r2, [r2, #0]
 800a16c:	1c10      	adds	r0, r2, #0
 800a16e:	bf18      	it	ne
 800a170:	2001      	movne	r0, #1
 800a172:	b002      	add	sp, #8
 800a174:	4770      	bx	lr
 800a176:	4610      	mov	r0, r2
 800a178:	e7fb      	b.n	800a172 <__ascii_mbtowc+0x16>
 800a17a:	f06f 0001 	mvn.w	r0, #1
 800a17e:	e7f8      	b.n	800a172 <__ascii_mbtowc+0x16>

0800a180 <__malloc_lock>:
 800a180:	4770      	bx	lr

0800a182 <__malloc_unlock>:
 800a182:	4770      	bx	lr

0800a184 <_read_r>:
 800a184:	b538      	push	{r3, r4, r5, lr}
 800a186:	4c07      	ldr	r4, [pc, #28]	; (800a1a4 <_read_r+0x20>)
 800a188:	4605      	mov	r5, r0
 800a18a:	4608      	mov	r0, r1
 800a18c:	4611      	mov	r1, r2
 800a18e:	2200      	movs	r2, #0
 800a190:	6022      	str	r2, [r4, #0]
 800a192:	461a      	mov	r2, r3
 800a194:	f7fc fd80 	bl	8006c98 <_read>
 800a198:	1c43      	adds	r3, r0, #1
 800a19a:	d102      	bne.n	800a1a2 <_read_r+0x1e>
 800a19c:	6823      	ldr	r3, [r4, #0]
 800a19e:	b103      	cbz	r3, 800a1a2 <_read_r+0x1e>
 800a1a0:	602b      	str	r3, [r5, #0]
 800a1a2:	bd38      	pop	{r3, r4, r5, pc}
 800a1a4:	200009a8 	.word	0x200009a8

0800a1a8 <__ascii_wctomb>:
 800a1a8:	b149      	cbz	r1, 800a1be <__ascii_wctomb+0x16>
 800a1aa:	2aff      	cmp	r2, #255	; 0xff
 800a1ac:	bf85      	ittet	hi
 800a1ae:	238a      	movhi	r3, #138	; 0x8a
 800a1b0:	6003      	strhi	r3, [r0, #0]
 800a1b2:	700a      	strbls	r2, [r1, #0]
 800a1b4:	f04f 30ff 	movhi.w	r0, #4294967295
 800a1b8:	bf98      	it	ls
 800a1ba:	2001      	movls	r0, #1
 800a1bc:	4770      	bx	lr
 800a1be:	4608      	mov	r0, r1
 800a1c0:	4770      	bx	lr
 800a1c2:	0000      	movs	r0, r0
 800a1c4:	0000      	movs	r0, r0
	...

0800a1c8 <cos>:
 800a1c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a1ca:	ec51 0b10 	vmov	r0, r1, d0
 800a1ce:	4a1e      	ldr	r2, [pc, #120]	; (800a248 <cos+0x80>)
 800a1d0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a1d4:	4293      	cmp	r3, r2
 800a1d6:	dc06      	bgt.n	800a1e6 <cos+0x1e>
 800a1d8:	ed9f 1b19 	vldr	d1, [pc, #100]	; 800a240 <cos+0x78>
 800a1dc:	f001 f8a4 	bl	800b328 <__kernel_cos>
 800a1e0:	ec51 0b10 	vmov	r0, r1, d0
 800a1e4:	e007      	b.n	800a1f6 <cos+0x2e>
 800a1e6:	4a19      	ldr	r2, [pc, #100]	; (800a24c <cos+0x84>)
 800a1e8:	4293      	cmp	r3, r2
 800a1ea:	dd09      	ble.n	800a200 <cos+0x38>
 800a1ec:	ee10 2a10 	vmov	r2, s0
 800a1f0:	460b      	mov	r3, r1
 800a1f2:	f7f6 f859 	bl	80002a8 <__aeabi_dsub>
 800a1f6:	ec41 0b10 	vmov	d0, r0, r1
 800a1fa:	b005      	add	sp, #20
 800a1fc:	f85d fb04 	ldr.w	pc, [sp], #4
 800a200:	4668      	mov	r0, sp
 800a202:	f000 fded 	bl	800ade0 <__ieee754_rem_pio2>
 800a206:	f000 0003 	and.w	r0, r0, #3
 800a20a:	2801      	cmp	r0, #1
 800a20c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a210:	ed9d 0b00 	vldr	d0, [sp]
 800a214:	d007      	beq.n	800a226 <cos+0x5e>
 800a216:	2802      	cmp	r0, #2
 800a218:	d00e      	beq.n	800a238 <cos+0x70>
 800a21a:	2800      	cmp	r0, #0
 800a21c:	d0de      	beq.n	800a1dc <cos+0x14>
 800a21e:	2001      	movs	r0, #1
 800a220:	f001 fc8a 	bl	800bb38 <__kernel_sin>
 800a224:	e7dc      	b.n	800a1e0 <cos+0x18>
 800a226:	f001 fc87 	bl	800bb38 <__kernel_sin>
 800a22a:	ec53 2b10 	vmov	r2, r3, d0
 800a22e:	ee10 0a10 	vmov	r0, s0
 800a232:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800a236:	e7de      	b.n	800a1f6 <cos+0x2e>
 800a238:	f001 f876 	bl	800b328 <__kernel_cos>
 800a23c:	e7f5      	b.n	800a22a <cos+0x62>
 800a23e:	bf00      	nop
	...
 800a248:	3fe921fb 	.word	0x3fe921fb
 800a24c:	7fefffff 	.word	0x7fefffff

0800a250 <sin>:
 800a250:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a252:	ec51 0b10 	vmov	r0, r1, d0
 800a256:	4a20      	ldr	r2, [pc, #128]	; (800a2d8 <sin+0x88>)
 800a258:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a25c:	4293      	cmp	r3, r2
 800a25e:	dc07      	bgt.n	800a270 <sin+0x20>
 800a260:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 800a2d0 <sin+0x80>
 800a264:	2000      	movs	r0, #0
 800a266:	f001 fc67 	bl	800bb38 <__kernel_sin>
 800a26a:	ec51 0b10 	vmov	r0, r1, d0
 800a26e:	e007      	b.n	800a280 <sin+0x30>
 800a270:	4a1a      	ldr	r2, [pc, #104]	; (800a2dc <sin+0x8c>)
 800a272:	4293      	cmp	r3, r2
 800a274:	dd09      	ble.n	800a28a <sin+0x3a>
 800a276:	ee10 2a10 	vmov	r2, s0
 800a27a:	460b      	mov	r3, r1
 800a27c:	f7f6 f814 	bl	80002a8 <__aeabi_dsub>
 800a280:	ec41 0b10 	vmov	d0, r0, r1
 800a284:	b005      	add	sp, #20
 800a286:	f85d fb04 	ldr.w	pc, [sp], #4
 800a28a:	4668      	mov	r0, sp
 800a28c:	f000 fda8 	bl	800ade0 <__ieee754_rem_pio2>
 800a290:	f000 0003 	and.w	r0, r0, #3
 800a294:	2801      	cmp	r0, #1
 800a296:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a29a:	ed9d 0b00 	vldr	d0, [sp]
 800a29e:	d004      	beq.n	800a2aa <sin+0x5a>
 800a2a0:	2802      	cmp	r0, #2
 800a2a2:	d005      	beq.n	800a2b0 <sin+0x60>
 800a2a4:	b970      	cbnz	r0, 800a2c4 <sin+0x74>
 800a2a6:	2001      	movs	r0, #1
 800a2a8:	e7dd      	b.n	800a266 <sin+0x16>
 800a2aa:	f001 f83d 	bl	800b328 <__kernel_cos>
 800a2ae:	e7dc      	b.n	800a26a <sin+0x1a>
 800a2b0:	2001      	movs	r0, #1
 800a2b2:	f001 fc41 	bl	800bb38 <__kernel_sin>
 800a2b6:	ec53 2b10 	vmov	r2, r3, d0
 800a2ba:	ee10 0a10 	vmov	r0, s0
 800a2be:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800a2c2:	e7dd      	b.n	800a280 <sin+0x30>
 800a2c4:	f001 f830 	bl	800b328 <__kernel_cos>
 800a2c8:	e7f5      	b.n	800a2b6 <sin+0x66>
 800a2ca:	bf00      	nop
 800a2cc:	f3af 8000 	nop.w
	...
 800a2d8:	3fe921fb 	.word	0x3fe921fb
 800a2dc:	7fefffff 	.word	0x7fefffff

0800a2e0 <asin>:
 800a2e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a2e2:	ed2d 8b02 	vpush	{d8}
 800a2e6:	4e26      	ldr	r6, [pc, #152]	; (800a380 <asin+0xa0>)
 800a2e8:	b08b      	sub	sp, #44	; 0x2c
 800a2ea:	ec55 4b10 	vmov	r4, r5, d0
 800a2ee:	f000 f8d3 	bl	800a498 <__ieee754_asin>
 800a2f2:	f996 3000 	ldrsb.w	r3, [r6]
 800a2f6:	eeb0 8a40 	vmov.f32	s16, s0
 800a2fa:	eef0 8a60 	vmov.f32	s17, s1
 800a2fe:	3301      	adds	r3, #1
 800a300:	d036      	beq.n	800a370 <asin+0x90>
 800a302:	4622      	mov	r2, r4
 800a304:	462b      	mov	r3, r5
 800a306:	4620      	mov	r0, r4
 800a308:	4629      	mov	r1, r5
 800a30a:	f7f6 fc1f 	bl	8000b4c <__aeabi_dcmpun>
 800a30e:	4607      	mov	r7, r0
 800a310:	bb70      	cbnz	r0, 800a370 <asin+0x90>
 800a312:	ec45 4b10 	vmov	d0, r4, r5
 800a316:	f001 fe6b 	bl	800bff0 <fabs>
 800a31a:	2200      	movs	r2, #0
 800a31c:	4b19      	ldr	r3, [pc, #100]	; (800a384 <asin+0xa4>)
 800a31e:	ec51 0b10 	vmov	r0, r1, d0
 800a322:	f7f6 fc09 	bl	8000b38 <__aeabi_dcmpgt>
 800a326:	b318      	cbz	r0, 800a370 <asin+0x90>
 800a328:	2301      	movs	r3, #1
 800a32a:	9300      	str	r3, [sp, #0]
 800a32c:	4816      	ldr	r0, [pc, #88]	; (800a388 <asin+0xa8>)
 800a32e:	4b17      	ldr	r3, [pc, #92]	; (800a38c <asin+0xac>)
 800a330:	9301      	str	r3, [sp, #4]
 800a332:	9708      	str	r7, [sp, #32]
 800a334:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800a338:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800a33c:	f001 feec 	bl	800c118 <nan>
 800a340:	f996 3000 	ldrsb.w	r3, [r6]
 800a344:	2b02      	cmp	r3, #2
 800a346:	ed8d 0b06 	vstr	d0, [sp, #24]
 800a34a:	d104      	bne.n	800a356 <asin+0x76>
 800a34c:	f7fd fac6 	bl	80078dc <__errno>
 800a350:	2321      	movs	r3, #33	; 0x21
 800a352:	6003      	str	r3, [r0, #0]
 800a354:	e004      	b.n	800a360 <asin+0x80>
 800a356:	4668      	mov	r0, sp
 800a358:	f001 feda 	bl	800c110 <matherr>
 800a35c:	2800      	cmp	r0, #0
 800a35e:	d0f5      	beq.n	800a34c <asin+0x6c>
 800a360:	9b08      	ldr	r3, [sp, #32]
 800a362:	b11b      	cbz	r3, 800a36c <asin+0x8c>
 800a364:	f7fd faba 	bl	80078dc <__errno>
 800a368:	9b08      	ldr	r3, [sp, #32]
 800a36a:	6003      	str	r3, [r0, #0]
 800a36c:	ed9d 8b06 	vldr	d8, [sp, #24]
 800a370:	eeb0 0a48 	vmov.f32	s0, s16
 800a374:	eef0 0a68 	vmov.f32	s1, s17
 800a378:	b00b      	add	sp, #44	; 0x2c
 800a37a:	ecbd 8b02 	vpop	{d8}
 800a37e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a380:	200001f8 	.word	0x200001f8
 800a384:	3ff00000 	.word	0x3ff00000
 800a388:	0800c699 	.word	0x0800c699
 800a38c:	0800c7b0 	.word	0x0800c7b0

0800a390 <atan2>:
 800a390:	f000 ba92 	b.w	800a8b8 <__ieee754_atan2>

0800a394 <log>:
 800a394:	b570      	push	{r4, r5, r6, lr}
 800a396:	ed2d 8b02 	vpush	{d8}
 800a39a:	b08a      	sub	sp, #40	; 0x28
 800a39c:	ec55 4b10 	vmov	r4, r5, d0
 800a3a0:	f000 fb6a 	bl	800aa78 <__ieee754_log>
 800a3a4:	4b36      	ldr	r3, [pc, #216]	; (800a480 <log+0xec>)
 800a3a6:	eeb0 8a40 	vmov.f32	s16, s0
 800a3aa:	eef0 8a60 	vmov.f32	s17, s1
 800a3ae:	f993 6000 	ldrsb.w	r6, [r3]
 800a3b2:	1c73      	adds	r3, r6, #1
 800a3b4:	d05b      	beq.n	800a46e <log+0xda>
 800a3b6:	4622      	mov	r2, r4
 800a3b8:	462b      	mov	r3, r5
 800a3ba:	4620      	mov	r0, r4
 800a3bc:	4629      	mov	r1, r5
 800a3be:	f7f6 fbc5 	bl	8000b4c <__aeabi_dcmpun>
 800a3c2:	2800      	cmp	r0, #0
 800a3c4:	d153      	bne.n	800a46e <log+0xda>
 800a3c6:	2200      	movs	r2, #0
 800a3c8:	2300      	movs	r3, #0
 800a3ca:	4620      	mov	r0, r4
 800a3cc:	4629      	mov	r1, r5
 800a3ce:	f7f6 fbb3 	bl	8000b38 <__aeabi_dcmpgt>
 800a3d2:	2800      	cmp	r0, #0
 800a3d4:	d14b      	bne.n	800a46e <log+0xda>
 800a3d6:	4b2b      	ldr	r3, [pc, #172]	; (800a484 <log+0xf0>)
 800a3d8:	9301      	str	r3, [sp, #4]
 800a3da:	9008      	str	r0, [sp, #32]
 800a3dc:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800a3e0:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800a3e4:	b9a6      	cbnz	r6, 800a410 <log+0x7c>
 800a3e6:	4b28      	ldr	r3, [pc, #160]	; (800a488 <log+0xf4>)
 800a3e8:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800a3ec:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a3f0:	4620      	mov	r0, r4
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	4629      	mov	r1, r5
 800a3f8:	f7f6 fb76 	bl	8000ae8 <__aeabi_dcmpeq>
 800a3fc:	bb40      	cbnz	r0, 800a450 <log+0xbc>
 800a3fe:	2301      	movs	r3, #1
 800a400:	2e02      	cmp	r6, #2
 800a402:	9300      	str	r3, [sp, #0]
 800a404:	d119      	bne.n	800a43a <log+0xa6>
 800a406:	f7fd fa69 	bl	80078dc <__errno>
 800a40a:	2321      	movs	r3, #33	; 0x21
 800a40c:	6003      	str	r3, [r0, #0]
 800a40e:	e019      	b.n	800a444 <log+0xb0>
 800a410:	4b1e      	ldr	r3, [pc, #120]	; (800a48c <log+0xf8>)
 800a412:	2200      	movs	r2, #0
 800a414:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a418:	4620      	mov	r0, r4
 800a41a:	2200      	movs	r2, #0
 800a41c:	2300      	movs	r3, #0
 800a41e:	4629      	mov	r1, r5
 800a420:	f7f6 fb62 	bl	8000ae8 <__aeabi_dcmpeq>
 800a424:	2800      	cmp	r0, #0
 800a426:	d0ea      	beq.n	800a3fe <log+0x6a>
 800a428:	2302      	movs	r3, #2
 800a42a:	429e      	cmp	r6, r3
 800a42c:	9300      	str	r3, [sp, #0]
 800a42e:	d111      	bne.n	800a454 <log+0xc0>
 800a430:	f7fd fa54 	bl	80078dc <__errno>
 800a434:	2322      	movs	r3, #34	; 0x22
 800a436:	6003      	str	r3, [r0, #0]
 800a438:	e011      	b.n	800a45e <log+0xca>
 800a43a:	4668      	mov	r0, sp
 800a43c:	f001 fe68 	bl	800c110 <matherr>
 800a440:	2800      	cmp	r0, #0
 800a442:	d0e0      	beq.n	800a406 <log+0x72>
 800a444:	4812      	ldr	r0, [pc, #72]	; (800a490 <log+0xfc>)
 800a446:	f001 fe67 	bl	800c118 <nan>
 800a44a:	ed8d 0b06 	vstr	d0, [sp, #24]
 800a44e:	e006      	b.n	800a45e <log+0xca>
 800a450:	2302      	movs	r3, #2
 800a452:	9300      	str	r3, [sp, #0]
 800a454:	4668      	mov	r0, sp
 800a456:	f001 fe5b 	bl	800c110 <matherr>
 800a45a:	2800      	cmp	r0, #0
 800a45c:	d0e8      	beq.n	800a430 <log+0x9c>
 800a45e:	9b08      	ldr	r3, [sp, #32]
 800a460:	b11b      	cbz	r3, 800a46a <log+0xd6>
 800a462:	f7fd fa3b 	bl	80078dc <__errno>
 800a466:	9b08      	ldr	r3, [sp, #32]
 800a468:	6003      	str	r3, [r0, #0]
 800a46a:	ed9d 8b06 	vldr	d8, [sp, #24]
 800a46e:	eeb0 0a48 	vmov.f32	s0, s16
 800a472:	eef0 0a68 	vmov.f32	s1, s17
 800a476:	b00a      	add	sp, #40	; 0x28
 800a478:	ecbd 8b02 	vpop	{d8}
 800a47c:	bd70      	pop	{r4, r5, r6, pc}
 800a47e:	bf00      	nop
 800a480:	200001f8 	.word	0x200001f8
 800a484:	0800c7b5 	.word	0x0800c7b5
 800a488:	c7efffff 	.word	0xc7efffff
 800a48c:	fff00000 	.word	0xfff00000
 800a490:	0800c699 	.word	0x0800c699
 800a494:	00000000 	.word	0x00000000

0800a498 <__ieee754_asin>:
 800a498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a49c:	ec55 4b10 	vmov	r4, r5, d0
 800a4a0:	4bcb      	ldr	r3, [pc, #812]	; (800a7d0 <__ieee754_asin+0x338>)
 800a4a2:	b087      	sub	sp, #28
 800a4a4:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 800a4a8:	429f      	cmp	r7, r3
 800a4aa:	9501      	str	r5, [sp, #4]
 800a4ac:	dd31      	ble.n	800a512 <__ieee754_asin+0x7a>
 800a4ae:	f107 4740 	add.w	r7, r7, #3221225472	; 0xc0000000
 800a4b2:	ee10 3a10 	vmov	r3, s0
 800a4b6:	f507 1780 	add.w	r7, r7, #1048576	; 0x100000
 800a4ba:	433b      	orrs	r3, r7
 800a4bc:	d117      	bne.n	800a4ee <__ieee754_asin+0x56>
 800a4be:	a3aa      	add	r3, pc, #680	; (adr r3, 800a768 <__ieee754_asin+0x2d0>)
 800a4c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4c4:	ee10 0a10 	vmov	r0, s0
 800a4c8:	4629      	mov	r1, r5
 800a4ca:	f7f6 f8a5 	bl	8000618 <__aeabi_dmul>
 800a4ce:	a3a8      	add	r3, pc, #672	; (adr r3, 800a770 <__ieee754_asin+0x2d8>)
 800a4d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4d4:	4606      	mov	r6, r0
 800a4d6:	460f      	mov	r7, r1
 800a4d8:	4620      	mov	r0, r4
 800a4da:	4629      	mov	r1, r5
 800a4dc:	f7f6 f89c 	bl	8000618 <__aeabi_dmul>
 800a4e0:	4602      	mov	r2, r0
 800a4e2:	460b      	mov	r3, r1
 800a4e4:	4630      	mov	r0, r6
 800a4e6:	4639      	mov	r1, r7
 800a4e8:	f7f5 fee0 	bl	80002ac <__adddf3>
 800a4ec:	e00a      	b.n	800a504 <__ieee754_asin+0x6c>
 800a4ee:	ee10 2a10 	vmov	r2, s0
 800a4f2:	462b      	mov	r3, r5
 800a4f4:	4620      	mov	r0, r4
 800a4f6:	4629      	mov	r1, r5
 800a4f8:	f7f5 fed6 	bl	80002a8 <__aeabi_dsub>
 800a4fc:	4602      	mov	r2, r0
 800a4fe:	460b      	mov	r3, r1
 800a500:	f7f6 f9b4 	bl	800086c <__aeabi_ddiv>
 800a504:	4604      	mov	r4, r0
 800a506:	460d      	mov	r5, r1
 800a508:	ec45 4b10 	vmov	d0, r4, r5
 800a50c:	b007      	add	sp, #28
 800a50e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a512:	4bb0      	ldr	r3, [pc, #704]	; (800a7d4 <__ieee754_asin+0x33c>)
 800a514:	429f      	cmp	r7, r3
 800a516:	dc11      	bgt.n	800a53c <__ieee754_asin+0xa4>
 800a518:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 800a51c:	f280 80ae 	bge.w	800a67c <__ieee754_asin+0x1e4>
 800a520:	a395      	add	r3, pc, #596	; (adr r3, 800a778 <__ieee754_asin+0x2e0>)
 800a522:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a526:	ee10 0a10 	vmov	r0, s0
 800a52a:	4629      	mov	r1, r5
 800a52c:	f7f5 febe 	bl	80002ac <__adddf3>
 800a530:	2200      	movs	r2, #0
 800a532:	4ba9      	ldr	r3, [pc, #676]	; (800a7d8 <__ieee754_asin+0x340>)
 800a534:	f7f6 fb00 	bl	8000b38 <__aeabi_dcmpgt>
 800a538:	2800      	cmp	r0, #0
 800a53a:	d1e5      	bne.n	800a508 <__ieee754_asin+0x70>
 800a53c:	ec45 4b10 	vmov	d0, r4, r5
 800a540:	f001 fd56 	bl	800bff0 <fabs>
 800a544:	2000      	movs	r0, #0
 800a546:	ec53 2b10 	vmov	r2, r3, d0
 800a54a:	49a3      	ldr	r1, [pc, #652]	; (800a7d8 <__ieee754_asin+0x340>)
 800a54c:	f7f5 feac 	bl	80002a8 <__aeabi_dsub>
 800a550:	2200      	movs	r2, #0
 800a552:	4ba2      	ldr	r3, [pc, #648]	; (800a7dc <__ieee754_asin+0x344>)
 800a554:	f7f6 f860 	bl	8000618 <__aeabi_dmul>
 800a558:	a389      	add	r3, pc, #548	; (adr r3, 800a780 <__ieee754_asin+0x2e8>)
 800a55a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a55e:	4604      	mov	r4, r0
 800a560:	460d      	mov	r5, r1
 800a562:	f7f6 f859 	bl	8000618 <__aeabi_dmul>
 800a566:	a388      	add	r3, pc, #544	; (adr r3, 800a788 <__ieee754_asin+0x2f0>)
 800a568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a56c:	f7f5 fe9e 	bl	80002ac <__adddf3>
 800a570:	4622      	mov	r2, r4
 800a572:	462b      	mov	r3, r5
 800a574:	f7f6 f850 	bl	8000618 <__aeabi_dmul>
 800a578:	a385      	add	r3, pc, #532	; (adr r3, 800a790 <__ieee754_asin+0x2f8>)
 800a57a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a57e:	f7f5 fe93 	bl	80002a8 <__aeabi_dsub>
 800a582:	4622      	mov	r2, r4
 800a584:	462b      	mov	r3, r5
 800a586:	f7f6 f847 	bl	8000618 <__aeabi_dmul>
 800a58a:	a383      	add	r3, pc, #524	; (adr r3, 800a798 <__ieee754_asin+0x300>)
 800a58c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a590:	f7f5 fe8c 	bl	80002ac <__adddf3>
 800a594:	4622      	mov	r2, r4
 800a596:	462b      	mov	r3, r5
 800a598:	f7f6 f83e 	bl	8000618 <__aeabi_dmul>
 800a59c:	a380      	add	r3, pc, #512	; (adr r3, 800a7a0 <__ieee754_asin+0x308>)
 800a59e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5a2:	f7f5 fe81 	bl	80002a8 <__aeabi_dsub>
 800a5a6:	4622      	mov	r2, r4
 800a5a8:	462b      	mov	r3, r5
 800a5aa:	f7f6 f835 	bl	8000618 <__aeabi_dmul>
 800a5ae:	a37e      	add	r3, pc, #504	; (adr r3, 800a7a8 <__ieee754_asin+0x310>)
 800a5b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5b4:	f7f5 fe7a 	bl	80002ac <__adddf3>
 800a5b8:	4622      	mov	r2, r4
 800a5ba:	462b      	mov	r3, r5
 800a5bc:	f7f6 f82c 	bl	8000618 <__aeabi_dmul>
 800a5c0:	a37b      	add	r3, pc, #492	; (adr r3, 800a7b0 <__ieee754_asin+0x318>)
 800a5c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5c6:	4680      	mov	r8, r0
 800a5c8:	4689      	mov	r9, r1
 800a5ca:	4620      	mov	r0, r4
 800a5cc:	4629      	mov	r1, r5
 800a5ce:	f7f6 f823 	bl	8000618 <__aeabi_dmul>
 800a5d2:	a379      	add	r3, pc, #484	; (adr r3, 800a7b8 <__ieee754_asin+0x320>)
 800a5d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5d8:	f7f5 fe66 	bl	80002a8 <__aeabi_dsub>
 800a5dc:	4622      	mov	r2, r4
 800a5de:	462b      	mov	r3, r5
 800a5e0:	f7f6 f81a 	bl	8000618 <__aeabi_dmul>
 800a5e4:	a376      	add	r3, pc, #472	; (adr r3, 800a7c0 <__ieee754_asin+0x328>)
 800a5e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5ea:	f7f5 fe5f 	bl	80002ac <__adddf3>
 800a5ee:	4622      	mov	r2, r4
 800a5f0:	462b      	mov	r3, r5
 800a5f2:	f7f6 f811 	bl	8000618 <__aeabi_dmul>
 800a5f6:	a374      	add	r3, pc, #464	; (adr r3, 800a7c8 <__ieee754_asin+0x330>)
 800a5f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5fc:	f7f5 fe54 	bl	80002a8 <__aeabi_dsub>
 800a600:	4622      	mov	r2, r4
 800a602:	462b      	mov	r3, r5
 800a604:	f7f6 f808 	bl	8000618 <__aeabi_dmul>
 800a608:	4b73      	ldr	r3, [pc, #460]	; (800a7d8 <__ieee754_asin+0x340>)
 800a60a:	2200      	movs	r2, #0
 800a60c:	f7f5 fe4e 	bl	80002ac <__adddf3>
 800a610:	ec45 4b10 	vmov	d0, r4, r5
 800a614:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a618:	f000 fdd4 	bl	800b1c4 <__ieee754_sqrt>
 800a61c:	4b70      	ldr	r3, [pc, #448]	; (800a7e0 <__ieee754_asin+0x348>)
 800a61e:	429f      	cmp	r7, r3
 800a620:	ec5b ab10 	vmov	sl, fp, d0
 800a624:	f340 80de 	ble.w	800a7e4 <__ieee754_asin+0x34c>
 800a628:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a62c:	4640      	mov	r0, r8
 800a62e:	4649      	mov	r1, r9
 800a630:	f7f6 f91c 	bl	800086c <__aeabi_ddiv>
 800a634:	4652      	mov	r2, sl
 800a636:	465b      	mov	r3, fp
 800a638:	f7f5 ffee 	bl	8000618 <__aeabi_dmul>
 800a63c:	4652      	mov	r2, sl
 800a63e:	465b      	mov	r3, fp
 800a640:	f7f5 fe34 	bl	80002ac <__adddf3>
 800a644:	4602      	mov	r2, r0
 800a646:	460b      	mov	r3, r1
 800a648:	f7f5 fe30 	bl	80002ac <__adddf3>
 800a64c:	a348      	add	r3, pc, #288	; (adr r3, 800a770 <__ieee754_asin+0x2d8>)
 800a64e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a652:	f7f5 fe29 	bl	80002a8 <__aeabi_dsub>
 800a656:	4602      	mov	r2, r0
 800a658:	460b      	mov	r3, r1
 800a65a:	a143      	add	r1, pc, #268	; (adr r1, 800a768 <__ieee754_asin+0x2d0>)
 800a65c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a660:	f7f5 fe22 	bl	80002a8 <__aeabi_dsub>
 800a664:	9b01      	ldr	r3, [sp, #4]
 800a666:	2b00      	cmp	r3, #0
 800a668:	bfdc      	itt	le
 800a66a:	4602      	movle	r2, r0
 800a66c:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 800a670:	4604      	mov	r4, r0
 800a672:	460d      	mov	r5, r1
 800a674:	bfdc      	itt	le
 800a676:	4614      	movle	r4, r2
 800a678:	461d      	movle	r5, r3
 800a67a:	e745      	b.n	800a508 <__ieee754_asin+0x70>
 800a67c:	ee10 2a10 	vmov	r2, s0
 800a680:	ee10 0a10 	vmov	r0, s0
 800a684:	462b      	mov	r3, r5
 800a686:	4629      	mov	r1, r5
 800a688:	f7f5 ffc6 	bl	8000618 <__aeabi_dmul>
 800a68c:	a33c      	add	r3, pc, #240	; (adr r3, 800a780 <__ieee754_asin+0x2e8>)
 800a68e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a692:	4606      	mov	r6, r0
 800a694:	460f      	mov	r7, r1
 800a696:	f7f5 ffbf 	bl	8000618 <__aeabi_dmul>
 800a69a:	a33b      	add	r3, pc, #236	; (adr r3, 800a788 <__ieee754_asin+0x2f0>)
 800a69c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6a0:	f7f5 fe04 	bl	80002ac <__adddf3>
 800a6a4:	4632      	mov	r2, r6
 800a6a6:	463b      	mov	r3, r7
 800a6a8:	f7f5 ffb6 	bl	8000618 <__aeabi_dmul>
 800a6ac:	a338      	add	r3, pc, #224	; (adr r3, 800a790 <__ieee754_asin+0x2f8>)
 800a6ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6b2:	f7f5 fdf9 	bl	80002a8 <__aeabi_dsub>
 800a6b6:	4632      	mov	r2, r6
 800a6b8:	463b      	mov	r3, r7
 800a6ba:	f7f5 ffad 	bl	8000618 <__aeabi_dmul>
 800a6be:	a336      	add	r3, pc, #216	; (adr r3, 800a798 <__ieee754_asin+0x300>)
 800a6c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6c4:	f7f5 fdf2 	bl	80002ac <__adddf3>
 800a6c8:	4632      	mov	r2, r6
 800a6ca:	463b      	mov	r3, r7
 800a6cc:	f7f5 ffa4 	bl	8000618 <__aeabi_dmul>
 800a6d0:	a333      	add	r3, pc, #204	; (adr r3, 800a7a0 <__ieee754_asin+0x308>)
 800a6d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6d6:	f7f5 fde7 	bl	80002a8 <__aeabi_dsub>
 800a6da:	4632      	mov	r2, r6
 800a6dc:	463b      	mov	r3, r7
 800a6de:	f7f5 ff9b 	bl	8000618 <__aeabi_dmul>
 800a6e2:	a331      	add	r3, pc, #196	; (adr r3, 800a7a8 <__ieee754_asin+0x310>)
 800a6e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6e8:	f7f5 fde0 	bl	80002ac <__adddf3>
 800a6ec:	4632      	mov	r2, r6
 800a6ee:	463b      	mov	r3, r7
 800a6f0:	f7f5 ff92 	bl	8000618 <__aeabi_dmul>
 800a6f4:	a32e      	add	r3, pc, #184	; (adr r3, 800a7b0 <__ieee754_asin+0x318>)
 800a6f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6fa:	4680      	mov	r8, r0
 800a6fc:	4689      	mov	r9, r1
 800a6fe:	4630      	mov	r0, r6
 800a700:	4639      	mov	r1, r7
 800a702:	f7f5 ff89 	bl	8000618 <__aeabi_dmul>
 800a706:	a32c      	add	r3, pc, #176	; (adr r3, 800a7b8 <__ieee754_asin+0x320>)
 800a708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a70c:	f7f5 fdcc 	bl	80002a8 <__aeabi_dsub>
 800a710:	4632      	mov	r2, r6
 800a712:	463b      	mov	r3, r7
 800a714:	f7f5 ff80 	bl	8000618 <__aeabi_dmul>
 800a718:	a329      	add	r3, pc, #164	; (adr r3, 800a7c0 <__ieee754_asin+0x328>)
 800a71a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a71e:	f7f5 fdc5 	bl	80002ac <__adddf3>
 800a722:	4632      	mov	r2, r6
 800a724:	463b      	mov	r3, r7
 800a726:	f7f5 ff77 	bl	8000618 <__aeabi_dmul>
 800a72a:	a327      	add	r3, pc, #156	; (adr r3, 800a7c8 <__ieee754_asin+0x330>)
 800a72c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a730:	f7f5 fdba 	bl	80002a8 <__aeabi_dsub>
 800a734:	4632      	mov	r2, r6
 800a736:	463b      	mov	r3, r7
 800a738:	f7f5 ff6e 	bl	8000618 <__aeabi_dmul>
 800a73c:	2200      	movs	r2, #0
 800a73e:	4b26      	ldr	r3, [pc, #152]	; (800a7d8 <__ieee754_asin+0x340>)
 800a740:	f7f5 fdb4 	bl	80002ac <__adddf3>
 800a744:	4602      	mov	r2, r0
 800a746:	460b      	mov	r3, r1
 800a748:	4640      	mov	r0, r8
 800a74a:	4649      	mov	r1, r9
 800a74c:	f7f6 f88e 	bl	800086c <__aeabi_ddiv>
 800a750:	4622      	mov	r2, r4
 800a752:	462b      	mov	r3, r5
 800a754:	f7f5 ff60 	bl	8000618 <__aeabi_dmul>
 800a758:	4602      	mov	r2, r0
 800a75a:	460b      	mov	r3, r1
 800a75c:	4620      	mov	r0, r4
 800a75e:	4629      	mov	r1, r5
 800a760:	e6c2      	b.n	800a4e8 <__ieee754_asin+0x50>
 800a762:	bf00      	nop
 800a764:	f3af 8000 	nop.w
 800a768:	54442d18 	.word	0x54442d18
 800a76c:	3ff921fb 	.word	0x3ff921fb
 800a770:	33145c07 	.word	0x33145c07
 800a774:	3c91a626 	.word	0x3c91a626
 800a778:	8800759c 	.word	0x8800759c
 800a77c:	7e37e43c 	.word	0x7e37e43c
 800a780:	0dfdf709 	.word	0x0dfdf709
 800a784:	3f023de1 	.word	0x3f023de1
 800a788:	7501b288 	.word	0x7501b288
 800a78c:	3f49efe0 	.word	0x3f49efe0
 800a790:	b5688f3b 	.word	0xb5688f3b
 800a794:	3fa48228 	.word	0x3fa48228
 800a798:	0e884455 	.word	0x0e884455
 800a79c:	3fc9c155 	.word	0x3fc9c155
 800a7a0:	03eb6f7d 	.word	0x03eb6f7d
 800a7a4:	3fd4d612 	.word	0x3fd4d612
 800a7a8:	55555555 	.word	0x55555555
 800a7ac:	3fc55555 	.word	0x3fc55555
 800a7b0:	b12e9282 	.word	0xb12e9282
 800a7b4:	3fb3b8c5 	.word	0x3fb3b8c5
 800a7b8:	1b8d0159 	.word	0x1b8d0159
 800a7bc:	3fe6066c 	.word	0x3fe6066c
 800a7c0:	9c598ac8 	.word	0x9c598ac8
 800a7c4:	40002ae5 	.word	0x40002ae5
 800a7c8:	1c8a2d4b 	.word	0x1c8a2d4b
 800a7cc:	40033a27 	.word	0x40033a27
 800a7d0:	3fefffff 	.word	0x3fefffff
 800a7d4:	3fdfffff 	.word	0x3fdfffff
 800a7d8:	3ff00000 	.word	0x3ff00000
 800a7dc:	3fe00000 	.word	0x3fe00000
 800a7e0:	3fef3332 	.word	0x3fef3332
 800a7e4:	ee10 2a10 	vmov	r2, s0
 800a7e8:	ee10 0a10 	vmov	r0, s0
 800a7ec:	465b      	mov	r3, fp
 800a7ee:	4659      	mov	r1, fp
 800a7f0:	f7f5 fd5c 	bl	80002ac <__adddf3>
 800a7f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a7f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a7fc:	4640      	mov	r0, r8
 800a7fe:	4649      	mov	r1, r9
 800a800:	f7f6 f834 	bl	800086c <__aeabi_ddiv>
 800a804:	4602      	mov	r2, r0
 800a806:	460b      	mov	r3, r1
 800a808:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a80c:	f7f5 ff04 	bl	8000618 <__aeabi_dmul>
 800a810:	2600      	movs	r6, #0
 800a812:	4680      	mov	r8, r0
 800a814:	4689      	mov	r9, r1
 800a816:	4632      	mov	r2, r6
 800a818:	465b      	mov	r3, fp
 800a81a:	4630      	mov	r0, r6
 800a81c:	4659      	mov	r1, fp
 800a81e:	f7f5 fefb 	bl	8000618 <__aeabi_dmul>
 800a822:	4602      	mov	r2, r0
 800a824:	460b      	mov	r3, r1
 800a826:	4620      	mov	r0, r4
 800a828:	4629      	mov	r1, r5
 800a82a:	f7f5 fd3d 	bl	80002a8 <__aeabi_dsub>
 800a82e:	4632      	mov	r2, r6
 800a830:	4604      	mov	r4, r0
 800a832:	460d      	mov	r5, r1
 800a834:	465b      	mov	r3, fp
 800a836:	4650      	mov	r0, sl
 800a838:	4659      	mov	r1, fp
 800a83a:	f7f5 fd37 	bl	80002ac <__adddf3>
 800a83e:	4602      	mov	r2, r0
 800a840:	460b      	mov	r3, r1
 800a842:	4620      	mov	r0, r4
 800a844:	4629      	mov	r1, r5
 800a846:	f7f6 f811 	bl	800086c <__aeabi_ddiv>
 800a84a:	4602      	mov	r2, r0
 800a84c:	460b      	mov	r3, r1
 800a84e:	f7f5 fd2d 	bl	80002ac <__adddf3>
 800a852:	4602      	mov	r2, r0
 800a854:	460b      	mov	r3, r1
 800a856:	a114      	add	r1, pc, #80	; (adr r1, 800a8a8 <__ieee754_asin+0x410>)
 800a858:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a85c:	f7f5 fd24 	bl	80002a8 <__aeabi_dsub>
 800a860:	4602      	mov	r2, r0
 800a862:	460b      	mov	r3, r1
 800a864:	4640      	mov	r0, r8
 800a866:	4649      	mov	r1, r9
 800a868:	f7f5 fd1e 	bl	80002a8 <__aeabi_dsub>
 800a86c:	465f      	mov	r7, fp
 800a86e:	4604      	mov	r4, r0
 800a870:	460d      	mov	r5, r1
 800a872:	4632      	mov	r2, r6
 800a874:	465b      	mov	r3, fp
 800a876:	4630      	mov	r0, r6
 800a878:	4639      	mov	r1, r7
 800a87a:	f7f5 fd17 	bl	80002ac <__adddf3>
 800a87e:	4602      	mov	r2, r0
 800a880:	460b      	mov	r3, r1
 800a882:	a10b      	add	r1, pc, #44	; (adr r1, 800a8b0 <__ieee754_asin+0x418>)
 800a884:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a888:	f7f5 fd0e 	bl	80002a8 <__aeabi_dsub>
 800a88c:	4602      	mov	r2, r0
 800a88e:	460b      	mov	r3, r1
 800a890:	4620      	mov	r0, r4
 800a892:	4629      	mov	r1, r5
 800a894:	f7f5 fd08 	bl	80002a8 <__aeabi_dsub>
 800a898:	4602      	mov	r2, r0
 800a89a:	460b      	mov	r3, r1
 800a89c:	a104      	add	r1, pc, #16	; (adr r1, 800a8b0 <__ieee754_asin+0x418>)
 800a89e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a8a2:	e6dd      	b.n	800a660 <__ieee754_asin+0x1c8>
 800a8a4:	f3af 8000 	nop.w
 800a8a8:	33145c07 	.word	0x33145c07
 800a8ac:	3c91a626 	.word	0x3c91a626
 800a8b0:	54442d18 	.word	0x54442d18
 800a8b4:	3fe921fb 	.word	0x3fe921fb

0800a8b8 <__ieee754_atan2>:
 800a8b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a8bc:	ec57 6b11 	vmov	r6, r7, d1
 800a8c0:	4273      	negs	r3, r6
 800a8c2:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800a8c6:	4333      	orrs	r3, r6
 800a8c8:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 800aa70 <__ieee754_atan2+0x1b8>
 800a8cc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800a8d0:	4573      	cmp	r3, lr
 800a8d2:	ec51 0b10 	vmov	r0, r1, d0
 800a8d6:	ee11 8a10 	vmov	r8, s2
 800a8da:	d80a      	bhi.n	800a8f2 <__ieee754_atan2+0x3a>
 800a8dc:	4244      	negs	r4, r0
 800a8de:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a8e2:	4304      	orrs	r4, r0
 800a8e4:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800a8e8:	4574      	cmp	r4, lr
 800a8ea:	468c      	mov	ip, r1
 800a8ec:	ee10 9a10 	vmov	r9, s0
 800a8f0:	d907      	bls.n	800a902 <__ieee754_atan2+0x4a>
 800a8f2:	4632      	mov	r2, r6
 800a8f4:	463b      	mov	r3, r7
 800a8f6:	f7f5 fcd9 	bl	80002ac <__adddf3>
 800a8fa:	ec41 0b10 	vmov	d0, r0, r1
 800a8fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a902:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800a906:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800a90a:	4334      	orrs	r4, r6
 800a90c:	d103      	bne.n	800a916 <__ieee754_atan2+0x5e>
 800a90e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a912:	f001 b9cd 	b.w	800bcb0 <atan>
 800a916:	17bc      	asrs	r4, r7, #30
 800a918:	f004 0402 	and.w	r4, r4, #2
 800a91c:	ea53 0909 	orrs.w	r9, r3, r9
 800a920:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800a924:	d107      	bne.n	800a936 <__ieee754_atan2+0x7e>
 800a926:	2c02      	cmp	r4, #2
 800a928:	d073      	beq.n	800aa12 <__ieee754_atan2+0x15a>
 800a92a:	2c03      	cmp	r4, #3
 800a92c:	d1e5      	bne.n	800a8fa <__ieee754_atan2+0x42>
 800a92e:	a13e      	add	r1, pc, #248	; (adr r1, 800aa28 <__ieee754_atan2+0x170>)
 800a930:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a934:	e7e1      	b.n	800a8fa <__ieee754_atan2+0x42>
 800a936:	ea52 0808 	orrs.w	r8, r2, r8
 800a93a:	d106      	bne.n	800a94a <__ieee754_atan2+0x92>
 800a93c:	f1bc 0f00 	cmp.w	ip, #0
 800a940:	da6b      	bge.n	800aa1a <__ieee754_atan2+0x162>
 800a942:	a13b      	add	r1, pc, #236	; (adr r1, 800aa30 <__ieee754_atan2+0x178>)
 800a944:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a948:	e7d7      	b.n	800a8fa <__ieee754_atan2+0x42>
 800a94a:	4572      	cmp	r2, lr
 800a94c:	d120      	bne.n	800a990 <__ieee754_atan2+0xd8>
 800a94e:	4293      	cmp	r3, r2
 800a950:	d111      	bne.n	800a976 <__ieee754_atan2+0xbe>
 800a952:	2c02      	cmp	r4, #2
 800a954:	d007      	beq.n	800a966 <__ieee754_atan2+0xae>
 800a956:	2c03      	cmp	r4, #3
 800a958:	d009      	beq.n	800a96e <__ieee754_atan2+0xb6>
 800a95a:	2c01      	cmp	r4, #1
 800a95c:	d155      	bne.n	800aa0a <__ieee754_atan2+0x152>
 800a95e:	a136      	add	r1, pc, #216	; (adr r1, 800aa38 <__ieee754_atan2+0x180>)
 800a960:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a964:	e7c9      	b.n	800a8fa <__ieee754_atan2+0x42>
 800a966:	a136      	add	r1, pc, #216	; (adr r1, 800aa40 <__ieee754_atan2+0x188>)
 800a968:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a96c:	e7c5      	b.n	800a8fa <__ieee754_atan2+0x42>
 800a96e:	a136      	add	r1, pc, #216	; (adr r1, 800aa48 <__ieee754_atan2+0x190>)
 800a970:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a974:	e7c1      	b.n	800a8fa <__ieee754_atan2+0x42>
 800a976:	2c02      	cmp	r4, #2
 800a978:	d04b      	beq.n	800aa12 <__ieee754_atan2+0x15a>
 800a97a:	2c03      	cmp	r4, #3
 800a97c:	d0d7      	beq.n	800a92e <__ieee754_atan2+0x76>
 800a97e:	2c01      	cmp	r4, #1
 800a980:	f04f 0000 	mov.w	r0, #0
 800a984:	d102      	bne.n	800a98c <__ieee754_atan2+0xd4>
 800a986:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800a98a:	e7b6      	b.n	800a8fa <__ieee754_atan2+0x42>
 800a98c:	2100      	movs	r1, #0
 800a98e:	e7b4      	b.n	800a8fa <__ieee754_atan2+0x42>
 800a990:	4573      	cmp	r3, lr
 800a992:	d0d3      	beq.n	800a93c <__ieee754_atan2+0x84>
 800a994:	1a9b      	subs	r3, r3, r2
 800a996:	151b      	asrs	r3, r3, #20
 800a998:	2b3c      	cmp	r3, #60	; 0x3c
 800a99a:	dc1e      	bgt.n	800a9da <__ieee754_atan2+0x122>
 800a99c:	2f00      	cmp	r7, #0
 800a99e:	da01      	bge.n	800a9a4 <__ieee754_atan2+0xec>
 800a9a0:	333c      	adds	r3, #60	; 0x3c
 800a9a2:	db1e      	blt.n	800a9e2 <__ieee754_atan2+0x12a>
 800a9a4:	4632      	mov	r2, r6
 800a9a6:	463b      	mov	r3, r7
 800a9a8:	f7f5 ff60 	bl	800086c <__aeabi_ddiv>
 800a9ac:	ec41 0b10 	vmov	d0, r0, r1
 800a9b0:	f001 fb1e 	bl	800bff0 <fabs>
 800a9b4:	f001 f97c 	bl	800bcb0 <atan>
 800a9b8:	ec51 0b10 	vmov	r0, r1, d0
 800a9bc:	2c01      	cmp	r4, #1
 800a9be:	d013      	beq.n	800a9e8 <__ieee754_atan2+0x130>
 800a9c0:	2c02      	cmp	r4, #2
 800a9c2:	d015      	beq.n	800a9f0 <__ieee754_atan2+0x138>
 800a9c4:	2c00      	cmp	r4, #0
 800a9c6:	d098      	beq.n	800a8fa <__ieee754_atan2+0x42>
 800a9c8:	a321      	add	r3, pc, #132	; (adr r3, 800aa50 <__ieee754_atan2+0x198>)
 800a9ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9ce:	f7f5 fc6b 	bl	80002a8 <__aeabi_dsub>
 800a9d2:	a321      	add	r3, pc, #132	; (adr r3, 800aa58 <__ieee754_atan2+0x1a0>)
 800a9d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9d8:	e014      	b.n	800aa04 <__ieee754_atan2+0x14c>
 800a9da:	a121      	add	r1, pc, #132	; (adr r1, 800aa60 <__ieee754_atan2+0x1a8>)
 800a9dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a9e0:	e7ec      	b.n	800a9bc <__ieee754_atan2+0x104>
 800a9e2:	2000      	movs	r0, #0
 800a9e4:	2100      	movs	r1, #0
 800a9e6:	e7e9      	b.n	800a9bc <__ieee754_atan2+0x104>
 800a9e8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a9ec:	4619      	mov	r1, r3
 800a9ee:	e784      	b.n	800a8fa <__ieee754_atan2+0x42>
 800a9f0:	a317      	add	r3, pc, #92	; (adr r3, 800aa50 <__ieee754_atan2+0x198>)
 800a9f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9f6:	f7f5 fc57 	bl	80002a8 <__aeabi_dsub>
 800a9fa:	4602      	mov	r2, r0
 800a9fc:	460b      	mov	r3, r1
 800a9fe:	a116      	add	r1, pc, #88	; (adr r1, 800aa58 <__ieee754_atan2+0x1a0>)
 800aa00:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aa04:	f7f5 fc50 	bl	80002a8 <__aeabi_dsub>
 800aa08:	e777      	b.n	800a8fa <__ieee754_atan2+0x42>
 800aa0a:	a117      	add	r1, pc, #92	; (adr r1, 800aa68 <__ieee754_atan2+0x1b0>)
 800aa0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aa10:	e773      	b.n	800a8fa <__ieee754_atan2+0x42>
 800aa12:	a111      	add	r1, pc, #68	; (adr r1, 800aa58 <__ieee754_atan2+0x1a0>)
 800aa14:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aa18:	e76f      	b.n	800a8fa <__ieee754_atan2+0x42>
 800aa1a:	a111      	add	r1, pc, #68	; (adr r1, 800aa60 <__ieee754_atan2+0x1a8>)
 800aa1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aa20:	e76b      	b.n	800a8fa <__ieee754_atan2+0x42>
 800aa22:	bf00      	nop
 800aa24:	f3af 8000 	nop.w
 800aa28:	54442d18 	.word	0x54442d18
 800aa2c:	c00921fb 	.word	0xc00921fb
 800aa30:	54442d18 	.word	0x54442d18
 800aa34:	bff921fb 	.word	0xbff921fb
 800aa38:	54442d18 	.word	0x54442d18
 800aa3c:	bfe921fb 	.word	0xbfe921fb
 800aa40:	7f3321d2 	.word	0x7f3321d2
 800aa44:	4002d97c 	.word	0x4002d97c
 800aa48:	7f3321d2 	.word	0x7f3321d2
 800aa4c:	c002d97c 	.word	0xc002d97c
 800aa50:	33145c07 	.word	0x33145c07
 800aa54:	3ca1a626 	.word	0x3ca1a626
 800aa58:	54442d18 	.word	0x54442d18
 800aa5c:	400921fb 	.word	0x400921fb
 800aa60:	54442d18 	.word	0x54442d18
 800aa64:	3ff921fb 	.word	0x3ff921fb
 800aa68:	54442d18 	.word	0x54442d18
 800aa6c:	3fe921fb 	.word	0x3fe921fb
 800aa70:	7ff00000 	.word	0x7ff00000
 800aa74:	00000000 	.word	0x00000000

0800aa78 <__ieee754_log>:
 800aa78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa7c:	ec51 0b10 	vmov	r0, r1, d0
 800aa80:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800aa84:	b087      	sub	sp, #28
 800aa86:	460d      	mov	r5, r1
 800aa88:	da27      	bge.n	800aada <__ieee754_log+0x62>
 800aa8a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800aa8e:	4303      	orrs	r3, r0
 800aa90:	ee10 2a10 	vmov	r2, s0
 800aa94:	d10a      	bne.n	800aaac <__ieee754_log+0x34>
 800aa96:	49cc      	ldr	r1, [pc, #816]	; (800adc8 <__ieee754_log+0x350>)
 800aa98:	2200      	movs	r2, #0
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	2000      	movs	r0, #0
 800aa9e:	f7f5 fee5 	bl	800086c <__aeabi_ddiv>
 800aaa2:	ec41 0b10 	vmov	d0, r0, r1
 800aaa6:	b007      	add	sp, #28
 800aaa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aaac:	2900      	cmp	r1, #0
 800aaae:	da05      	bge.n	800aabc <__ieee754_log+0x44>
 800aab0:	460b      	mov	r3, r1
 800aab2:	f7f5 fbf9 	bl	80002a8 <__aeabi_dsub>
 800aab6:	2200      	movs	r2, #0
 800aab8:	2300      	movs	r3, #0
 800aaba:	e7f0      	b.n	800aa9e <__ieee754_log+0x26>
 800aabc:	4bc3      	ldr	r3, [pc, #780]	; (800adcc <__ieee754_log+0x354>)
 800aabe:	2200      	movs	r2, #0
 800aac0:	f7f5 fdaa 	bl	8000618 <__aeabi_dmul>
 800aac4:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800aac8:	460d      	mov	r5, r1
 800aaca:	4ac1      	ldr	r2, [pc, #772]	; (800add0 <__ieee754_log+0x358>)
 800aacc:	4295      	cmp	r5, r2
 800aace:	dd06      	ble.n	800aade <__ieee754_log+0x66>
 800aad0:	4602      	mov	r2, r0
 800aad2:	460b      	mov	r3, r1
 800aad4:	f7f5 fbea 	bl	80002ac <__adddf3>
 800aad8:	e7e3      	b.n	800aaa2 <__ieee754_log+0x2a>
 800aada:	2300      	movs	r3, #0
 800aadc:	e7f5      	b.n	800aaca <__ieee754_log+0x52>
 800aade:	152c      	asrs	r4, r5, #20
 800aae0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800aae4:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800aae8:	441c      	add	r4, r3
 800aaea:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800aaee:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800aaf2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800aaf6:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800aafa:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800aafe:	ea42 0105 	orr.w	r1, r2, r5
 800ab02:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800ab06:	2200      	movs	r2, #0
 800ab08:	4bb2      	ldr	r3, [pc, #712]	; (800add4 <__ieee754_log+0x35c>)
 800ab0a:	f7f5 fbcd 	bl	80002a8 <__aeabi_dsub>
 800ab0e:	1cab      	adds	r3, r5, #2
 800ab10:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ab14:	2b02      	cmp	r3, #2
 800ab16:	4682      	mov	sl, r0
 800ab18:	468b      	mov	fp, r1
 800ab1a:	f04f 0200 	mov.w	r2, #0
 800ab1e:	dc53      	bgt.n	800abc8 <__ieee754_log+0x150>
 800ab20:	2300      	movs	r3, #0
 800ab22:	f7f5 ffe1 	bl	8000ae8 <__aeabi_dcmpeq>
 800ab26:	b1d0      	cbz	r0, 800ab5e <__ieee754_log+0xe6>
 800ab28:	2c00      	cmp	r4, #0
 800ab2a:	f000 8120 	beq.w	800ad6e <__ieee754_log+0x2f6>
 800ab2e:	4620      	mov	r0, r4
 800ab30:	f7f5 fd08 	bl	8000544 <__aeabi_i2d>
 800ab34:	a390      	add	r3, pc, #576	; (adr r3, 800ad78 <__ieee754_log+0x300>)
 800ab36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab3a:	4606      	mov	r6, r0
 800ab3c:	460f      	mov	r7, r1
 800ab3e:	f7f5 fd6b 	bl	8000618 <__aeabi_dmul>
 800ab42:	a38f      	add	r3, pc, #572	; (adr r3, 800ad80 <__ieee754_log+0x308>)
 800ab44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab48:	4604      	mov	r4, r0
 800ab4a:	460d      	mov	r5, r1
 800ab4c:	4630      	mov	r0, r6
 800ab4e:	4639      	mov	r1, r7
 800ab50:	f7f5 fd62 	bl	8000618 <__aeabi_dmul>
 800ab54:	4602      	mov	r2, r0
 800ab56:	460b      	mov	r3, r1
 800ab58:	4620      	mov	r0, r4
 800ab5a:	4629      	mov	r1, r5
 800ab5c:	e7ba      	b.n	800aad4 <__ieee754_log+0x5c>
 800ab5e:	a38a      	add	r3, pc, #552	; (adr r3, 800ad88 <__ieee754_log+0x310>)
 800ab60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab64:	4650      	mov	r0, sl
 800ab66:	4659      	mov	r1, fp
 800ab68:	f7f5 fd56 	bl	8000618 <__aeabi_dmul>
 800ab6c:	4602      	mov	r2, r0
 800ab6e:	460b      	mov	r3, r1
 800ab70:	2000      	movs	r0, #0
 800ab72:	4999      	ldr	r1, [pc, #612]	; (800add8 <__ieee754_log+0x360>)
 800ab74:	f7f5 fb98 	bl	80002a8 <__aeabi_dsub>
 800ab78:	4652      	mov	r2, sl
 800ab7a:	4606      	mov	r6, r0
 800ab7c:	460f      	mov	r7, r1
 800ab7e:	465b      	mov	r3, fp
 800ab80:	4650      	mov	r0, sl
 800ab82:	4659      	mov	r1, fp
 800ab84:	f7f5 fd48 	bl	8000618 <__aeabi_dmul>
 800ab88:	4602      	mov	r2, r0
 800ab8a:	460b      	mov	r3, r1
 800ab8c:	4630      	mov	r0, r6
 800ab8e:	4639      	mov	r1, r7
 800ab90:	f7f5 fd42 	bl	8000618 <__aeabi_dmul>
 800ab94:	4606      	mov	r6, r0
 800ab96:	460f      	mov	r7, r1
 800ab98:	b914      	cbnz	r4, 800aba0 <__ieee754_log+0x128>
 800ab9a:	4632      	mov	r2, r6
 800ab9c:	463b      	mov	r3, r7
 800ab9e:	e0a0      	b.n	800ace2 <__ieee754_log+0x26a>
 800aba0:	4620      	mov	r0, r4
 800aba2:	f7f5 fccf 	bl	8000544 <__aeabi_i2d>
 800aba6:	a374      	add	r3, pc, #464	; (adr r3, 800ad78 <__ieee754_log+0x300>)
 800aba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abac:	4680      	mov	r8, r0
 800abae:	4689      	mov	r9, r1
 800abb0:	f7f5 fd32 	bl	8000618 <__aeabi_dmul>
 800abb4:	a372      	add	r3, pc, #456	; (adr r3, 800ad80 <__ieee754_log+0x308>)
 800abb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abba:	4604      	mov	r4, r0
 800abbc:	460d      	mov	r5, r1
 800abbe:	4640      	mov	r0, r8
 800abc0:	4649      	mov	r1, r9
 800abc2:	f7f5 fd29 	bl	8000618 <__aeabi_dmul>
 800abc6:	e0a5      	b.n	800ad14 <__ieee754_log+0x29c>
 800abc8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800abcc:	f7f5 fb6e 	bl	80002ac <__adddf3>
 800abd0:	4602      	mov	r2, r0
 800abd2:	460b      	mov	r3, r1
 800abd4:	4650      	mov	r0, sl
 800abd6:	4659      	mov	r1, fp
 800abd8:	f7f5 fe48 	bl	800086c <__aeabi_ddiv>
 800abdc:	e9cd 0100 	strd	r0, r1, [sp]
 800abe0:	4620      	mov	r0, r4
 800abe2:	f7f5 fcaf 	bl	8000544 <__aeabi_i2d>
 800abe6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800abea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800abee:	4610      	mov	r0, r2
 800abf0:	4619      	mov	r1, r3
 800abf2:	f7f5 fd11 	bl	8000618 <__aeabi_dmul>
 800abf6:	4602      	mov	r2, r0
 800abf8:	460b      	mov	r3, r1
 800abfa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800abfe:	f7f5 fd0b 	bl	8000618 <__aeabi_dmul>
 800ac02:	a363      	add	r3, pc, #396	; (adr r3, 800ad90 <__ieee754_log+0x318>)
 800ac04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac08:	4680      	mov	r8, r0
 800ac0a:	4689      	mov	r9, r1
 800ac0c:	f7f5 fd04 	bl	8000618 <__aeabi_dmul>
 800ac10:	a361      	add	r3, pc, #388	; (adr r3, 800ad98 <__ieee754_log+0x320>)
 800ac12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac16:	f7f5 fb49 	bl	80002ac <__adddf3>
 800ac1a:	4642      	mov	r2, r8
 800ac1c:	464b      	mov	r3, r9
 800ac1e:	f7f5 fcfb 	bl	8000618 <__aeabi_dmul>
 800ac22:	a35f      	add	r3, pc, #380	; (adr r3, 800ada0 <__ieee754_log+0x328>)
 800ac24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac28:	f7f5 fb40 	bl	80002ac <__adddf3>
 800ac2c:	4642      	mov	r2, r8
 800ac2e:	464b      	mov	r3, r9
 800ac30:	f7f5 fcf2 	bl	8000618 <__aeabi_dmul>
 800ac34:	a35c      	add	r3, pc, #368	; (adr r3, 800ada8 <__ieee754_log+0x330>)
 800ac36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac3a:	f7f5 fb37 	bl	80002ac <__adddf3>
 800ac3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ac42:	f7f5 fce9 	bl	8000618 <__aeabi_dmul>
 800ac46:	a35a      	add	r3, pc, #360	; (adr r3, 800adb0 <__ieee754_log+0x338>)
 800ac48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ac50:	4640      	mov	r0, r8
 800ac52:	4649      	mov	r1, r9
 800ac54:	f7f5 fce0 	bl	8000618 <__aeabi_dmul>
 800ac58:	a357      	add	r3, pc, #348	; (adr r3, 800adb8 <__ieee754_log+0x340>)
 800ac5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac5e:	f7f5 fb25 	bl	80002ac <__adddf3>
 800ac62:	4642      	mov	r2, r8
 800ac64:	464b      	mov	r3, r9
 800ac66:	f7f5 fcd7 	bl	8000618 <__aeabi_dmul>
 800ac6a:	a355      	add	r3, pc, #340	; (adr r3, 800adc0 <__ieee754_log+0x348>)
 800ac6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac70:	f7f5 fb1c 	bl	80002ac <__adddf3>
 800ac74:	4642      	mov	r2, r8
 800ac76:	464b      	mov	r3, r9
 800ac78:	f7f5 fcce 	bl	8000618 <__aeabi_dmul>
 800ac7c:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 800ac80:	4602      	mov	r2, r0
 800ac82:	460b      	mov	r3, r1
 800ac84:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800ac88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac8c:	f7f5 fb0e 	bl	80002ac <__adddf3>
 800ac90:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 800ac94:	3551      	adds	r5, #81	; 0x51
 800ac96:	4335      	orrs	r5, r6
 800ac98:	2d00      	cmp	r5, #0
 800ac9a:	4680      	mov	r8, r0
 800ac9c:	4689      	mov	r9, r1
 800ac9e:	dd48      	ble.n	800ad32 <__ieee754_log+0x2ba>
 800aca0:	2200      	movs	r2, #0
 800aca2:	4b4d      	ldr	r3, [pc, #308]	; (800add8 <__ieee754_log+0x360>)
 800aca4:	4650      	mov	r0, sl
 800aca6:	4659      	mov	r1, fp
 800aca8:	f7f5 fcb6 	bl	8000618 <__aeabi_dmul>
 800acac:	4652      	mov	r2, sl
 800acae:	465b      	mov	r3, fp
 800acb0:	f7f5 fcb2 	bl	8000618 <__aeabi_dmul>
 800acb4:	4602      	mov	r2, r0
 800acb6:	460b      	mov	r3, r1
 800acb8:	4606      	mov	r6, r0
 800acba:	460f      	mov	r7, r1
 800acbc:	4640      	mov	r0, r8
 800acbe:	4649      	mov	r1, r9
 800acc0:	f7f5 faf4 	bl	80002ac <__adddf3>
 800acc4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800acc8:	f7f5 fca6 	bl	8000618 <__aeabi_dmul>
 800accc:	4680      	mov	r8, r0
 800acce:	4689      	mov	r9, r1
 800acd0:	b964      	cbnz	r4, 800acec <__ieee754_log+0x274>
 800acd2:	4602      	mov	r2, r0
 800acd4:	460b      	mov	r3, r1
 800acd6:	4630      	mov	r0, r6
 800acd8:	4639      	mov	r1, r7
 800acda:	f7f5 fae5 	bl	80002a8 <__aeabi_dsub>
 800acde:	4602      	mov	r2, r0
 800ace0:	460b      	mov	r3, r1
 800ace2:	4650      	mov	r0, sl
 800ace4:	4659      	mov	r1, fp
 800ace6:	f7f5 fadf 	bl	80002a8 <__aeabi_dsub>
 800acea:	e6da      	b.n	800aaa2 <__ieee754_log+0x2a>
 800acec:	a322      	add	r3, pc, #136	; (adr r3, 800ad78 <__ieee754_log+0x300>)
 800acee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acf2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800acf6:	f7f5 fc8f 	bl	8000618 <__aeabi_dmul>
 800acfa:	a321      	add	r3, pc, #132	; (adr r3, 800ad80 <__ieee754_log+0x308>)
 800acfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad00:	4604      	mov	r4, r0
 800ad02:	460d      	mov	r5, r1
 800ad04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ad08:	f7f5 fc86 	bl	8000618 <__aeabi_dmul>
 800ad0c:	4642      	mov	r2, r8
 800ad0e:	464b      	mov	r3, r9
 800ad10:	f7f5 facc 	bl	80002ac <__adddf3>
 800ad14:	4602      	mov	r2, r0
 800ad16:	460b      	mov	r3, r1
 800ad18:	4630      	mov	r0, r6
 800ad1a:	4639      	mov	r1, r7
 800ad1c:	f7f5 fac4 	bl	80002a8 <__aeabi_dsub>
 800ad20:	4652      	mov	r2, sl
 800ad22:	465b      	mov	r3, fp
 800ad24:	f7f5 fac0 	bl	80002a8 <__aeabi_dsub>
 800ad28:	4602      	mov	r2, r0
 800ad2a:	460b      	mov	r3, r1
 800ad2c:	4620      	mov	r0, r4
 800ad2e:	4629      	mov	r1, r5
 800ad30:	e7d9      	b.n	800ace6 <__ieee754_log+0x26e>
 800ad32:	4602      	mov	r2, r0
 800ad34:	460b      	mov	r3, r1
 800ad36:	4650      	mov	r0, sl
 800ad38:	4659      	mov	r1, fp
 800ad3a:	f7f5 fab5 	bl	80002a8 <__aeabi_dsub>
 800ad3e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ad42:	f7f5 fc69 	bl	8000618 <__aeabi_dmul>
 800ad46:	4606      	mov	r6, r0
 800ad48:	460f      	mov	r7, r1
 800ad4a:	2c00      	cmp	r4, #0
 800ad4c:	f43f af25 	beq.w	800ab9a <__ieee754_log+0x122>
 800ad50:	a309      	add	r3, pc, #36	; (adr r3, 800ad78 <__ieee754_log+0x300>)
 800ad52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ad5a:	f7f5 fc5d 	bl	8000618 <__aeabi_dmul>
 800ad5e:	a308      	add	r3, pc, #32	; (adr r3, 800ad80 <__ieee754_log+0x308>)
 800ad60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad64:	4604      	mov	r4, r0
 800ad66:	460d      	mov	r5, r1
 800ad68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ad6c:	e729      	b.n	800abc2 <__ieee754_log+0x14a>
 800ad6e:	2000      	movs	r0, #0
 800ad70:	2100      	movs	r1, #0
 800ad72:	e696      	b.n	800aaa2 <__ieee754_log+0x2a>
 800ad74:	f3af 8000 	nop.w
 800ad78:	fee00000 	.word	0xfee00000
 800ad7c:	3fe62e42 	.word	0x3fe62e42
 800ad80:	35793c76 	.word	0x35793c76
 800ad84:	3dea39ef 	.word	0x3dea39ef
 800ad88:	55555555 	.word	0x55555555
 800ad8c:	3fd55555 	.word	0x3fd55555
 800ad90:	df3e5244 	.word	0xdf3e5244
 800ad94:	3fc2f112 	.word	0x3fc2f112
 800ad98:	96cb03de 	.word	0x96cb03de
 800ad9c:	3fc74664 	.word	0x3fc74664
 800ada0:	94229359 	.word	0x94229359
 800ada4:	3fd24924 	.word	0x3fd24924
 800ada8:	55555593 	.word	0x55555593
 800adac:	3fe55555 	.word	0x3fe55555
 800adb0:	d078c69f 	.word	0xd078c69f
 800adb4:	3fc39a09 	.word	0x3fc39a09
 800adb8:	1d8e78af 	.word	0x1d8e78af
 800adbc:	3fcc71c5 	.word	0x3fcc71c5
 800adc0:	9997fa04 	.word	0x9997fa04
 800adc4:	3fd99999 	.word	0x3fd99999
 800adc8:	c3500000 	.word	0xc3500000
 800adcc:	43500000 	.word	0x43500000
 800add0:	7fefffff 	.word	0x7fefffff
 800add4:	3ff00000 	.word	0x3ff00000
 800add8:	3fe00000 	.word	0x3fe00000
 800addc:	00000000 	.word	0x00000000

0800ade0 <__ieee754_rem_pio2>:
 800ade0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ade4:	ec57 6b10 	vmov	r6, r7, d0
 800ade8:	4bc3      	ldr	r3, [pc, #780]	; (800b0f8 <__ieee754_rem_pio2+0x318>)
 800adea:	b08d      	sub	sp, #52	; 0x34
 800adec:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800adf0:	4598      	cmp	r8, r3
 800adf2:	4604      	mov	r4, r0
 800adf4:	9704      	str	r7, [sp, #16]
 800adf6:	dc07      	bgt.n	800ae08 <__ieee754_rem_pio2+0x28>
 800adf8:	2200      	movs	r2, #0
 800adfa:	2300      	movs	r3, #0
 800adfc:	ed84 0b00 	vstr	d0, [r4]
 800ae00:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800ae04:	2500      	movs	r5, #0
 800ae06:	e027      	b.n	800ae58 <__ieee754_rem_pio2+0x78>
 800ae08:	4bbc      	ldr	r3, [pc, #752]	; (800b0fc <__ieee754_rem_pio2+0x31c>)
 800ae0a:	4598      	cmp	r8, r3
 800ae0c:	dc75      	bgt.n	800aefa <__ieee754_rem_pio2+0x11a>
 800ae0e:	9b04      	ldr	r3, [sp, #16]
 800ae10:	4dbb      	ldr	r5, [pc, #748]	; (800b100 <__ieee754_rem_pio2+0x320>)
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	ee10 0a10 	vmov	r0, s0
 800ae18:	a3a9      	add	r3, pc, #676	; (adr r3, 800b0c0 <__ieee754_rem_pio2+0x2e0>)
 800ae1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae1e:	4639      	mov	r1, r7
 800ae20:	dd36      	ble.n	800ae90 <__ieee754_rem_pio2+0xb0>
 800ae22:	f7f5 fa41 	bl	80002a8 <__aeabi_dsub>
 800ae26:	45a8      	cmp	r8, r5
 800ae28:	4606      	mov	r6, r0
 800ae2a:	460f      	mov	r7, r1
 800ae2c:	d018      	beq.n	800ae60 <__ieee754_rem_pio2+0x80>
 800ae2e:	a3a6      	add	r3, pc, #664	; (adr r3, 800b0c8 <__ieee754_rem_pio2+0x2e8>)
 800ae30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae34:	f7f5 fa38 	bl	80002a8 <__aeabi_dsub>
 800ae38:	4602      	mov	r2, r0
 800ae3a:	460b      	mov	r3, r1
 800ae3c:	e9c4 2300 	strd	r2, r3, [r4]
 800ae40:	4630      	mov	r0, r6
 800ae42:	4639      	mov	r1, r7
 800ae44:	f7f5 fa30 	bl	80002a8 <__aeabi_dsub>
 800ae48:	a39f      	add	r3, pc, #636	; (adr r3, 800b0c8 <__ieee754_rem_pio2+0x2e8>)
 800ae4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae4e:	f7f5 fa2b 	bl	80002a8 <__aeabi_dsub>
 800ae52:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ae56:	2501      	movs	r5, #1
 800ae58:	4628      	mov	r0, r5
 800ae5a:	b00d      	add	sp, #52	; 0x34
 800ae5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae60:	a39b      	add	r3, pc, #620	; (adr r3, 800b0d0 <__ieee754_rem_pio2+0x2f0>)
 800ae62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae66:	f7f5 fa1f 	bl	80002a8 <__aeabi_dsub>
 800ae6a:	a39b      	add	r3, pc, #620	; (adr r3, 800b0d8 <__ieee754_rem_pio2+0x2f8>)
 800ae6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae70:	4606      	mov	r6, r0
 800ae72:	460f      	mov	r7, r1
 800ae74:	f7f5 fa18 	bl	80002a8 <__aeabi_dsub>
 800ae78:	4602      	mov	r2, r0
 800ae7a:	460b      	mov	r3, r1
 800ae7c:	e9c4 2300 	strd	r2, r3, [r4]
 800ae80:	4630      	mov	r0, r6
 800ae82:	4639      	mov	r1, r7
 800ae84:	f7f5 fa10 	bl	80002a8 <__aeabi_dsub>
 800ae88:	a393      	add	r3, pc, #588	; (adr r3, 800b0d8 <__ieee754_rem_pio2+0x2f8>)
 800ae8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae8e:	e7de      	b.n	800ae4e <__ieee754_rem_pio2+0x6e>
 800ae90:	f7f5 fa0c 	bl	80002ac <__adddf3>
 800ae94:	45a8      	cmp	r8, r5
 800ae96:	4606      	mov	r6, r0
 800ae98:	460f      	mov	r7, r1
 800ae9a:	d016      	beq.n	800aeca <__ieee754_rem_pio2+0xea>
 800ae9c:	a38a      	add	r3, pc, #552	; (adr r3, 800b0c8 <__ieee754_rem_pio2+0x2e8>)
 800ae9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aea2:	f7f5 fa03 	bl	80002ac <__adddf3>
 800aea6:	4602      	mov	r2, r0
 800aea8:	460b      	mov	r3, r1
 800aeaa:	e9c4 2300 	strd	r2, r3, [r4]
 800aeae:	4630      	mov	r0, r6
 800aeb0:	4639      	mov	r1, r7
 800aeb2:	f7f5 f9f9 	bl	80002a8 <__aeabi_dsub>
 800aeb6:	a384      	add	r3, pc, #528	; (adr r3, 800b0c8 <__ieee754_rem_pio2+0x2e8>)
 800aeb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aebc:	f7f5 f9f6 	bl	80002ac <__adddf3>
 800aec0:	f04f 35ff 	mov.w	r5, #4294967295
 800aec4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800aec8:	e7c6      	b.n	800ae58 <__ieee754_rem_pio2+0x78>
 800aeca:	a381      	add	r3, pc, #516	; (adr r3, 800b0d0 <__ieee754_rem_pio2+0x2f0>)
 800aecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aed0:	f7f5 f9ec 	bl	80002ac <__adddf3>
 800aed4:	a380      	add	r3, pc, #512	; (adr r3, 800b0d8 <__ieee754_rem_pio2+0x2f8>)
 800aed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aeda:	4606      	mov	r6, r0
 800aedc:	460f      	mov	r7, r1
 800aede:	f7f5 f9e5 	bl	80002ac <__adddf3>
 800aee2:	4602      	mov	r2, r0
 800aee4:	460b      	mov	r3, r1
 800aee6:	e9c4 2300 	strd	r2, r3, [r4]
 800aeea:	4630      	mov	r0, r6
 800aeec:	4639      	mov	r1, r7
 800aeee:	f7f5 f9db 	bl	80002a8 <__aeabi_dsub>
 800aef2:	a379      	add	r3, pc, #484	; (adr r3, 800b0d8 <__ieee754_rem_pio2+0x2f8>)
 800aef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aef8:	e7e0      	b.n	800aebc <__ieee754_rem_pio2+0xdc>
 800aefa:	4b82      	ldr	r3, [pc, #520]	; (800b104 <__ieee754_rem_pio2+0x324>)
 800aefc:	4598      	cmp	r8, r3
 800aefe:	f300 80d0 	bgt.w	800b0a2 <__ieee754_rem_pio2+0x2c2>
 800af02:	f001 f875 	bl	800bff0 <fabs>
 800af06:	ec57 6b10 	vmov	r6, r7, d0
 800af0a:	ee10 0a10 	vmov	r0, s0
 800af0e:	a374      	add	r3, pc, #464	; (adr r3, 800b0e0 <__ieee754_rem_pio2+0x300>)
 800af10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af14:	4639      	mov	r1, r7
 800af16:	f7f5 fb7f 	bl	8000618 <__aeabi_dmul>
 800af1a:	2200      	movs	r2, #0
 800af1c:	4b7a      	ldr	r3, [pc, #488]	; (800b108 <__ieee754_rem_pio2+0x328>)
 800af1e:	f7f5 f9c5 	bl	80002ac <__adddf3>
 800af22:	f7f5 fe29 	bl	8000b78 <__aeabi_d2iz>
 800af26:	4605      	mov	r5, r0
 800af28:	f7f5 fb0c 	bl	8000544 <__aeabi_i2d>
 800af2c:	a364      	add	r3, pc, #400	; (adr r3, 800b0c0 <__ieee754_rem_pio2+0x2e0>)
 800af2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800af36:	f7f5 fb6f 	bl	8000618 <__aeabi_dmul>
 800af3a:	4602      	mov	r2, r0
 800af3c:	460b      	mov	r3, r1
 800af3e:	4630      	mov	r0, r6
 800af40:	4639      	mov	r1, r7
 800af42:	f7f5 f9b1 	bl	80002a8 <__aeabi_dsub>
 800af46:	a360      	add	r3, pc, #384	; (adr r3, 800b0c8 <__ieee754_rem_pio2+0x2e8>)
 800af48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af4c:	4682      	mov	sl, r0
 800af4e:	468b      	mov	fp, r1
 800af50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800af54:	f7f5 fb60 	bl	8000618 <__aeabi_dmul>
 800af58:	2d1f      	cmp	r5, #31
 800af5a:	4606      	mov	r6, r0
 800af5c:	460f      	mov	r7, r1
 800af5e:	dc0c      	bgt.n	800af7a <__ieee754_rem_pio2+0x19a>
 800af60:	1e6a      	subs	r2, r5, #1
 800af62:	4b6a      	ldr	r3, [pc, #424]	; (800b10c <__ieee754_rem_pio2+0x32c>)
 800af64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af68:	4543      	cmp	r3, r8
 800af6a:	d006      	beq.n	800af7a <__ieee754_rem_pio2+0x19a>
 800af6c:	4632      	mov	r2, r6
 800af6e:	463b      	mov	r3, r7
 800af70:	4650      	mov	r0, sl
 800af72:	4659      	mov	r1, fp
 800af74:	f7f5 f998 	bl	80002a8 <__aeabi_dsub>
 800af78:	e00e      	b.n	800af98 <__ieee754_rem_pio2+0x1b8>
 800af7a:	4632      	mov	r2, r6
 800af7c:	463b      	mov	r3, r7
 800af7e:	4650      	mov	r0, sl
 800af80:	4659      	mov	r1, fp
 800af82:	f7f5 f991 	bl	80002a8 <__aeabi_dsub>
 800af86:	ea4f 5328 	mov.w	r3, r8, asr #20
 800af8a:	9305      	str	r3, [sp, #20]
 800af8c:	9a05      	ldr	r2, [sp, #20]
 800af8e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800af92:	1ad3      	subs	r3, r2, r3
 800af94:	2b10      	cmp	r3, #16
 800af96:	dc02      	bgt.n	800af9e <__ieee754_rem_pio2+0x1be>
 800af98:	e9c4 0100 	strd	r0, r1, [r4]
 800af9c:	e039      	b.n	800b012 <__ieee754_rem_pio2+0x232>
 800af9e:	a34c      	add	r3, pc, #304	; (adr r3, 800b0d0 <__ieee754_rem_pio2+0x2f0>)
 800afa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afa4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800afa8:	f7f5 fb36 	bl	8000618 <__aeabi_dmul>
 800afac:	4606      	mov	r6, r0
 800afae:	460f      	mov	r7, r1
 800afb0:	4602      	mov	r2, r0
 800afb2:	460b      	mov	r3, r1
 800afb4:	4650      	mov	r0, sl
 800afb6:	4659      	mov	r1, fp
 800afb8:	f7f5 f976 	bl	80002a8 <__aeabi_dsub>
 800afbc:	4602      	mov	r2, r0
 800afbe:	460b      	mov	r3, r1
 800afc0:	4680      	mov	r8, r0
 800afc2:	4689      	mov	r9, r1
 800afc4:	4650      	mov	r0, sl
 800afc6:	4659      	mov	r1, fp
 800afc8:	f7f5 f96e 	bl	80002a8 <__aeabi_dsub>
 800afcc:	4632      	mov	r2, r6
 800afce:	463b      	mov	r3, r7
 800afd0:	f7f5 f96a 	bl	80002a8 <__aeabi_dsub>
 800afd4:	a340      	add	r3, pc, #256	; (adr r3, 800b0d8 <__ieee754_rem_pio2+0x2f8>)
 800afd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afda:	4606      	mov	r6, r0
 800afdc:	460f      	mov	r7, r1
 800afde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800afe2:	f7f5 fb19 	bl	8000618 <__aeabi_dmul>
 800afe6:	4632      	mov	r2, r6
 800afe8:	463b      	mov	r3, r7
 800afea:	f7f5 f95d 	bl	80002a8 <__aeabi_dsub>
 800afee:	4602      	mov	r2, r0
 800aff0:	460b      	mov	r3, r1
 800aff2:	4606      	mov	r6, r0
 800aff4:	460f      	mov	r7, r1
 800aff6:	4640      	mov	r0, r8
 800aff8:	4649      	mov	r1, r9
 800affa:	f7f5 f955 	bl	80002a8 <__aeabi_dsub>
 800affe:	9a05      	ldr	r2, [sp, #20]
 800b000:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b004:	1ad3      	subs	r3, r2, r3
 800b006:	2b31      	cmp	r3, #49	; 0x31
 800b008:	dc20      	bgt.n	800b04c <__ieee754_rem_pio2+0x26c>
 800b00a:	e9c4 0100 	strd	r0, r1, [r4]
 800b00e:	46c2      	mov	sl, r8
 800b010:	46cb      	mov	fp, r9
 800b012:	e9d4 8900 	ldrd	r8, r9, [r4]
 800b016:	4650      	mov	r0, sl
 800b018:	4642      	mov	r2, r8
 800b01a:	464b      	mov	r3, r9
 800b01c:	4659      	mov	r1, fp
 800b01e:	f7f5 f943 	bl	80002a8 <__aeabi_dsub>
 800b022:	463b      	mov	r3, r7
 800b024:	4632      	mov	r2, r6
 800b026:	f7f5 f93f 	bl	80002a8 <__aeabi_dsub>
 800b02a:	9b04      	ldr	r3, [sp, #16]
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b032:	f6bf af11 	bge.w	800ae58 <__ieee754_rem_pio2+0x78>
 800b036:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b03a:	6063      	str	r3, [r4, #4]
 800b03c:	f8c4 8000 	str.w	r8, [r4]
 800b040:	60a0      	str	r0, [r4, #8]
 800b042:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b046:	60e3      	str	r3, [r4, #12]
 800b048:	426d      	negs	r5, r5
 800b04a:	e705      	b.n	800ae58 <__ieee754_rem_pio2+0x78>
 800b04c:	a326      	add	r3, pc, #152	; (adr r3, 800b0e8 <__ieee754_rem_pio2+0x308>)
 800b04e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b052:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b056:	f7f5 fadf 	bl	8000618 <__aeabi_dmul>
 800b05a:	4606      	mov	r6, r0
 800b05c:	460f      	mov	r7, r1
 800b05e:	4602      	mov	r2, r0
 800b060:	460b      	mov	r3, r1
 800b062:	4640      	mov	r0, r8
 800b064:	4649      	mov	r1, r9
 800b066:	f7f5 f91f 	bl	80002a8 <__aeabi_dsub>
 800b06a:	4602      	mov	r2, r0
 800b06c:	460b      	mov	r3, r1
 800b06e:	4682      	mov	sl, r0
 800b070:	468b      	mov	fp, r1
 800b072:	4640      	mov	r0, r8
 800b074:	4649      	mov	r1, r9
 800b076:	f7f5 f917 	bl	80002a8 <__aeabi_dsub>
 800b07a:	4632      	mov	r2, r6
 800b07c:	463b      	mov	r3, r7
 800b07e:	f7f5 f913 	bl	80002a8 <__aeabi_dsub>
 800b082:	a31b      	add	r3, pc, #108	; (adr r3, 800b0f0 <__ieee754_rem_pio2+0x310>)
 800b084:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b088:	4606      	mov	r6, r0
 800b08a:	460f      	mov	r7, r1
 800b08c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b090:	f7f5 fac2 	bl	8000618 <__aeabi_dmul>
 800b094:	4632      	mov	r2, r6
 800b096:	463b      	mov	r3, r7
 800b098:	f7f5 f906 	bl	80002a8 <__aeabi_dsub>
 800b09c:	4606      	mov	r6, r0
 800b09e:	460f      	mov	r7, r1
 800b0a0:	e764      	b.n	800af6c <__ieee754_rem_pio2+0x18c>
 800b0a2:	4b1b      	ldr	r3, [pc, #108]	; (800b110 <__ieee754_rem_pio2+0x330>)
 800b0a4:	4598      	cmp	r8, r3
 800b0a6:	dd35      	ble.n	800b114 <__ieee754_rem_pio2+0x334>
 800b0a8:	ee10 2a10 	vmov	r2, s0
 800b0ac:	463b      	mov	r3, r7
 800b0ae:	4630      	mov	r0, r6
 800b0b0:	4639      	mov	r1, r7
 800b0b2:	f7f5 f8f9 	bl	80002a8 <__aeabi_dsub>
 800b0b6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b0ba:	e9c4 0100 	strd	r0, r1, [r4]
 800b0be:	e6a1      	b.n	800ae04 <__ieee754_rem_pio2+0x24>
 800b0c0:	54400000 	.word	0x54400000
 800b0c4:	3ff921fb 	.word	0x3ff921fb
 800b0c8:	1a626331 	.word	0x1a626331
 800b0cc:	3dd0b461 	.word	0x3dd0b461
 800b0d0:	1a600000 	.word	0x1a600000
 800b0d4:	3dd0b461 	.word	0x3dd0b461
 800b0d8:	2e037073 	.word	0x2e037073
 800b0dc:	3ba3198a 	.word	0x3ba3198a
 800b0e0:	6dc9c883 	.word	0x6dc9c883
 800b0e4:	3fe45f30 	.word	0x3fe45f30
 800b0e8:	2e000000 	.word	0x2e000000
 800b0ec:	3ba3198a 	.word	0x3ba3198a
 800b0f0:	252049c1 	.word	0x252049c1
 800b0f4:	397b839a 	.word	0x397b839a
 800b0f8:	3fe921fb 	.word	0x3fe921fb
 800b0fc:	4002d97b 	.word	0x4002d97b
 800b100:	3ff921fb 	.word	0x3ff921fb
 800b104:	413921fb 	.word	0x413921fb
 800b108:	3fe00000 	.word	0x3fe00000
 800b10c:	0800c7bc 	.word	0x0800c7bc
 800b110:	7fefffff 	.word	0x7fefffff
 800b114:	ea4f 5528 	mov.w	r5, r8, asr #20
 800b118:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800b11c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800b120:	4630      	mov	r0, r6
 800b122:	460f      	mov	r7, r1
 800b124:	f7f5 fd28 	bl	8000b78 <__aeabi_d2iz>
 800b128:	f7f5 fa0c 	bl	8000544 <__aeabi_i2d>
 800b12c:	4602      	mov	r2, r0
 800b12e:	460b      	mov	r3, r1
 800b130:	4630      	mov	r0, r6
 800b132:	4639      	mov	r1, r7
 800b134:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b138:	f7f5 f8b6 	bl	80002a8 <__aeabi_dsub>
 800b13c:	2200      	movs	r2, #0
 800b13e:	4b1f      	ldr	r3, [pc, #124]	; (800b1bc <__ieee754_rem_pio2+0x3dc>)
 800b140:	f7f5 fa6a 	bl	8000618 <__aeabi_dmul>
 800b144:	460f      	mov	r7, r1
 800b146:	4606      	mov	r6, r0
 800b148:	f7f5 fd16 	bl	8000b78 <__aeabi_d2iz>
 800b14c:	f7f5 f9fa 	bl	8000544 <__aeabi_i2d>
 800b150:	4602      	mov	r2, r0
 800b152:	460b      	mov	r3, r1
 800b154:	4630      	mov	r0, r6
 800b156:	4639      	mov	r1, r7
 800b158:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b15c:	f7f5 f8a4 	bl	80002a8 <__aeabi_dsub>
 800b160:	2200      	movs	r2, #0
 800b162:	4b16      	ldr	r3, [pc, #88]	; (800b1bc <__ieee754_rem_pio2+0x3dc>)
 800b164:	f7f5 fa58 	bl	8000618 <__aeabi_dmul>
 800b168:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800b16c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800b170:	f04f 0803 	mov.w	r8, #3
 800b174:	2600      	movs	r6, #0
 800b176:	2700      	movs	r7, #0
 800b178:	4632      	mov	r2, r6
 800b17a:	463b      	mov	r3, r7
 800b17c:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800b180:	f108 3aff 	add.w	sl, r8, #4294967295
 800b184:	f7f5 fcb0 	bl	8000ae8 <__aeabi_dcmpeq>
 800b188:	b9b0      	cbnz	r0, 800b1b8 <__ieee754_rem_pio2+0x3d8>
 800b18a:	4b0d      	ldr	r3, [pc, #52]	; (800b1c0 <__ieee754_rem_pio2+0x3e0>)
 800b18c:	9301      	str	r3, [sp, #4]
 800b18e:	2302      	movs	r3, #2
 800b190:	9300      	str	r3, [sp, #0]
 800b192:	462a      	mov	r2, r5
 800b194:	4643      	mov	r3, r8
 800b196:	4621      	mov	r1, r4
 800b198:	a806      	add	r0, sp, #24
 800b19a:	f000 f98d 	bl	800b4b8 <__kernel_rem_pio2>
 800b19e:	9b04      	ldr	r3, [sp, #16]
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	4605      	mov	r5, r0
 800b1a4:	f6bf ae58 	bge.w	800ae58 <__ieee754_rem_pio2+0x78>
 800b1a8:	6863      	ldr	r3, [r4, #4]
 800b1aa:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800b1ae:	6063      	str	r3, [r4, #4]
 800b1b0:	68e3      	ldr	r3, [r4, #12]
 800b1b2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800b1b6:	e746      	b.n	800b046 <__ieee754_rem_pio2+0x266>
 800b1b8:	46d0      	mov	r8, sl
 800b1ba:	e7dd      	b.n	800b178 <__ieee754_rem_pio2+0x398>
 800b1bc:	41700000 	.word	0x41700000
 800b1c0:	0800c83c 	.word	0x0800c83c

0800b1c4 <__ieee754_sqrt>:
 800b1c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1c8:	4955      	ldr	r1, [pc, #340]	; (800b320 <__ieee754_sqrt+0x15c>)
 800b1ca:	ec55 4b10 	vmov	r4, r5, d0
 800b1ce:	43a9      	bics	r1, r5
 800b1d0:	462b      	mov	r3, r5
 800b1d2:	462a      	mov	r2, r5
 800b1d4:	d112      	bne.n	800b1fc <__ieee754_sqrt+0x38>
 800b1d6:	ee10 2a10 	vmov	r2, s0
 800b1da:	ee10 0a10 	vmov	r0, s0
 800b1de:	4629      	mov	r1, r5
 800b1e0:	f7f5 fa1a 	bl	8000618 <__aeabi_dmul>
 800b1e4:	4602      	mov	r2, r0
 800b1e6:	460b      	mov	r3, r1
 800b1e8:	4620      	mov	r0, r4
 800b1ea:	4629      	mov	r1, r5
 800b1ec:	f7f5 f85e 	bl	80002ac <__adddf3>
 800b1f0:	4604      	mov	r4, r0
 800b1f2:	460d      	mov	r5, r1
 800b1f4:	ec45 4b10 	vmov	d0, r4, r5
 800b1f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b1fc:	2d00      	cmp	r5, #0
 800b1fe:	ee10 0a10 	vmov	r0, s0
 800b202:	4621      	mov	r1, r4
 800b204:	dc0f      	bgt.n	800b226 <__ieee754_sqrt+0x62>
 800b206:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b20a:	4330      	orrs	r0, r6
 800b20c:	d0f2      	beq.n	800b1f4 <__ieee754_sqrt+0x30>
 800b20e:	b155      	cbz	r5, 800b226 <__ieee754_sqrt+0x62>
 800b210:	ee10 2a10 	vmov	r2, s0
 800b214:	4620      	mov	r0, r4
 800b216:	4629      	mov	r1, r5
 800b218:	f7f5 f846 	bl	80002a8 <__aeabi_dsub>
 800b21c:	4602      	mov	r2, r0
 800b21e:	460b      	mov	r3, r1
 800b220:	f7f5 fb24 	bl	800086c <__aeabi_ddiv>
 800b224:	e7e4      	b.n	800b1f0 <__ieee754_sqrt+0x2c>
 800b226:	151b      	asrs	r3, r3, #20
 800b228:	d073      	beq.n	800b312 <__ieee754_sqrt+0x14e>
 800b22a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b22e:	07dd      	lsls	r5, r3, #31
 800b230:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800b234:	bf48      	it	mi
 800b236:	0fc8      	lsrmi	r0, r1, #31
 800b238:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800b23c:	bf44      	itt	mi
 800b23e:	0049      	lslmi	r1, r1, #1
 800b240:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800b244:	2500      	movs	r5, #0
 800b246:	1058      	asrs	r0, r3, #1
 800b248:	0fcb      	lsrs	r3, r1, #31
 800b24a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800b24e:	0049      	lsls	r1, r1, #1
 800b250:	2316      	movs	r3, #22
 800b252:	462c      	mov	r4, r5
 800b254:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800b258:	19a7      	adds	r7, r4, r6
 800b25a:	4297      	cmp	r7, r2
 800b25c:	bfde      	ittt	le
 800b25e:	19bc      	addle	r4, r7, r6
 800b260:	1bd2      	suble	r2, r2, r7
 800b262:	19ad      	addle	r5, r5, r6
 800b264:	0fcf      	lsrs	r7, r1, #31
 800b266:	3b01      	subs	r3, #1
 800b268:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800b26c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b270:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800b274:	d1f0      	bne.n	800b258 <__ieee754_sqrt+0x94>
 800b276:	f04f 0c20 	mov.w	ip, #32
 800b27a:	469e      	mov	lr, r3
 800b27c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800b280:	42a2      	cmp	r2, r4
 800b282:	eb06 070e 	add.w	r7, r6, lr
 800b286:	dc02      	bgt.n	800b28e <__ieee754_sqrt+0xca>
 800b288:	d112      	bne.n	800b2b0 <__ieee754_sqrt+0xec>
 800b28a:	428f      	cmp	r7, r1
 800b28c:	d810      	bhi.n	800b2b0 <__ieee754_sqrt+0xec>
 800b28e:	2f00      	cmp	r7, #0
 800b290:	eb07 0e06 	add.w	lr, r7, r6
 800b294:	da42      	bge.n	800b31c <__ieee754_sqrt+0x158>
 800b296:	f1be 0f00 	cmp.w	lr, #0
 800b29a:	db3f      	blt.n	800b31c <__ieee754_sqrt+0x158>
 800b29c:	f104 0801 	add.w	r8, r4, #1
 800b2a0:	1b12      	subs	r2, r2, r4
 800b2a2:	428f      	cmp	r7, r1
 800b2a4:	bf88      	it	hi
 800b2a6:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800b2aa:	1bc9      	subs	r1, r1, r7
 800b2ac:	4433      	add	r3, r6
 800b2ae:	4644      	mov	r4, r8
 800b2b0:	0052      	lsls	r2, r2, #1
 800b2b2:	f1bc 0c01 	subs.w	ip, ip, #1
 800b2b6:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800b2ba:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800b2be:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b2c2:	d1dd      	bne.n	800b280 <__ieee754_sqrt+0xbc>
 800b2c4:	430a      	orrs	r2, r1
 800b2c6:	d006      	beq.n	800b2d6 <__ieee754_sqrt+0x112>
 800b2c8:	1c5c      	adds	r4, r3, #1
 800b2ca:	bf13      	iteet	ne
 800b2cc:	3301      	addne	r3, #1
 800b2ce:	3501      	addeq	r5, #1
 800b2d0:	4663      	moveq	r3, ip
 800b2d2:	f023 0301 	bicne.w	r3, r3, #1
 800b2d6:	106a      	asrs	r2, r5, #1
 800b2d8:	085b      	lsrs	r3, r3, #1
 800b2da:	07e9      	lsls	r1, r5, #31
 800b2dc:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800b2e0:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800b2e4:	bf48      	it	mi
 800b2e6:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800b2ea:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800b2ee:	461c      	mov	r4, r3
 800b2f0:	e780      	b.n	800b1f4 <__ieee754_sqrt+0x30>
 800b2f2:	0aca      	lsrs	r2, r1, #11
 800b2f4:	3815      	subs	r0, #21
 800b2f6:	0549      	lsls	r1, r1, #21
 800b2f8:	2a00      	cmp	r2, #0
 800b2fa:	d0fa      	beq.n	800b2f2 <__ieee754_sqrt+0x12e>
 800b2fc:	02d6      	lsls	r6, r2, #11
 800b2fe:	d50a      	bpl.n	800b316 <__ieee754_sqrt+0x152>
 800b300:	f1c3 0420 	rsb	r4, r3, #32
 800b304:	fa21 f404 	lsr.w	r4, r1, r4
 800b308:	1e5d      	subs	r5, r3, #1
 800b30a:	4099      	lsls	r1, r3
 800b30c:	4322      	orrs	r2, r4
 800b30e:	1b43      	subs	r3, r0, r5
 800b310:	e78b      	b.n	800b22a <__ieee754_sqrt+0x66>
 800b312:	4618      	mov	r0, r3
 800b314:	e7f0      	b.n	800b2f8 <__ieee754_sqrt+0x134>
 800b316:	0052      	lsls	r2, r2, #1
 800b318:	3301      	adds	r3, #1
 800b31a:	e7ef      	b.n	800b2fc <__ieee754_sqrt+0x138>
 800b31c:	46a0      	mov	r8, r4
 800b31e:	e7bf      	b.n	800b2a0 <__ieee754_sqrt+0xdc>
 800b320:	7ff00000 	.word	0x7ff00000
 800b324:	00000000 	.word	0x00000000

0800b328 <__kernel_cos>:
 800b328:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b32c:	ec59 8b10 	vmov	r8, r9, d0
 800b330:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 800b334:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 800b338:	ed2d 8b02 	vpush	{d8}
 800b33c:	eeb0 8a41 	vmov.f32	s16, s2
 800b340:	eef0 8a61 	vmov.f32	s17, s3
 800b344:	da07      	bge.n	800b356 <__kernel_cos+0x2e>
 800b346:	ee10 0a10 	vmov	r0, s0
 800b34a:	4649      	mov	r1, r9
 800b34c:	f7f5 fc14 	bl	8000b78 <__aeabi_d2iz>
 800b350:	2800      	cmp	r0, #0
 800b352:	f000 8089 	beq.w	800b468 <__kernel_cos+0x140>
 800b356:	4642      	mov	r2, r8
 800b358:	464b      	mov	r3, r9
 800b35a:	4640      	mov	r0, r8
 800b35c:	4649      	mov	r1, r9
 800b35e:	f7f5 f95b 	bl	8000618 <__aeabi_dmul>
 800b362:	2200      	movs	r2, #0
 800b364:	4b4e      	ldr	r3, [pc, #312]	; (800b4a0 <__kernel_cos+0x178>)
 800b366:	4604      	mov	r4, r0
 800b368:	460d      	mov	r5, r1
 800b36a:	f7f5 f955 	bl	8000618 <__aeabi_dmul>
 800b36e:	a340      	add	r3, pc, #256	; (adr r3, 800b470 <__kernel_cos+0x148>)
 800b370:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b374:	4682      	mov	sl, r0
 800b376:	468b      	mov	fp, r1
 800b378:	4620      	mov	r0, r4
 800b37a:	4629      	mov	r1, r5
 800b37c:	f7f5 f94c 	bl	8000618 <__aeabi_dmul>
 800b380:	a33d      	add	r3, pc, #244	; (adr r3, 800b478 <__kernel_cos+0x150>)
 800b382:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b386:	f7f4 ff91 	bl	80002ac <__adddf3>
 800b38a:	4622      	mov	r2, r4
 800b38c:	462b      	mov	r3, r5
 800b38e:	f7f5 f943 	bl	8000618 <__aeabi_dmul>
 800b392:	a33b      	add	r3, pc, #236	; (adr r3, 800b480 <__kernel_cos+0x158>)
 800b394:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b398:	f7f4 ff86 	bl	80002a8 <__aeabi_dsub>
 800b39c:	4622      	mov	r2, r4
 800b39e:	462b      	mov	r3, r5
 800b3a0:	f7f5 f93a 	bl	8000618 <__aeabi_dmul>
 800b3a4:	a338      	add	r3, pc, #224	; (adr r3, 800b488 <__kernel_cos+0x160>)
 800b3a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3aa:	f7f4 ff7f 	bl	80002ac <__adddf3>
 800b3ae:	4622      	mov	r2, r4
 800b3b0:	462b      	mov	r3, r5
 800b3b2:	f7f5 f931 	bl	8000618 <__aeabi_dmul>
 800b3b6:	a336      	add	r3, pc, #216	; (adr r3, 800b490 <__kernel_cos+0x168>)
 800b3b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3bc:	f7f4 ff74 	bl	80002a8 <__aeabi_dsub>
 800b3c0:	4622      	mov	r2, r4
 800b3c2:	462b      	mov	r3, r5
 800b3c4:	f7f5 f928 	bl	8000618 <__aeabi_dmul>
 800b3c8:	a333      	add	r3, pc, #204	; (adr r3, 800b498 <__kernel_cos+0x170>)
 800b3ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3ce:	f7f4 ff6d 	bl	80002ac <__adddf3>
 800b3d2:	4622      	mov	r2, r4
 800b3d4:	462b      	mov	r3, r5
 800b3d6:	f7f5 f91f 	bl	8000618 <__aeabi_dmul>
 800b3da:	4622      	mov	r2, r4
 800b3dc:	462b      	mov	r3, r5
 800b3de:	f7f5 f91b 	bl	8000618 <__aeabi_dmul>
 800b3e2:	ec53 2b18 	vmov	r2, r3, d8
 800b3e6:	4604      	mov	r4, r0
 800b3e8:	460d      	mov	r5, r1
 800b3ea:	4640      	mov	r0, r8
 800b3ec:	4649      	mov	r1, r9
 800b3ee:	f7f5 f913 	bl	8000618 <__aeabi_dmul>
 800b3f2:	460b      	mov	r3, r1
 800b3f4:	4602      	mov	r2, r0
 800b3f6:	4629      	mov	r1, r5
 800b3f8:	4620      	mov	r0, r4
 800b3fa:	f7f4 ff55 	bl	80002a8 <__aeabi_dsub>
 800b3fe:	4b29      	ldr	r3, [pc, #164]	; (800b4a4 <__kernel_cos+0x17c>)
 800b400:	429e      	cmp	r6, r3
 800b402:	4680      	mov	r8, r0
 800b404:	4689      	mov	r9, r1
 800b406:	dc11      	bgt.n	800b42c <__kernel_cos+0x104>
 800b408:	4602      	mov	r2, r0
 800b40a:	460b      	mov	r3, r1
 800b40c:	4650      	mov	r0, sl
 800b40e:	4659      	mov	r1, fp
 800b410:	f7f4 ff4a 	bl	80002a8 <__aeabi_dsub>
 800b414:	460b      	mov	r3, r1
 800b416:	4924      	ldr	r1, [pc, #144]	; (800b4a8 <__kernel_cos+0x180>)
 800b418:	4602      	mov	r2, r0
 800b41a:	2000      	movs	r0, #0
 800b41c:	f7f4 ff44 	bl	80002a8 <__aeabi_dsub>
 800b420:	ecbd 8b02 	vpop	{d8}
 800b424:	ec41 0b10 	vmov	d0, r0, r1
 800b428:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b42c:	4b1f      	ldr	r3, [pc, #124]	; (800b4ac <__kernel_cos+0x184>)
 800b42e:	491e      	ldr	r1, [pc, #120]	; (800b4a8 <__kernel_cos+0x180>)
 800b430:	429e      	cmp	r6, r3
 800b432:	bfcc      	ite	gt
 800b434:	4d1e      	ldrgt	r5, [pc, #120]	; (800b4b0 <__kernel_cos+0x188>)
 800b436:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800b43a:	2400      	movs	r4, #0
 800b43c:	4622      	mov	r2, r4
 800b43e:	462b      	mov	r3, r5
 800b440:	2000      	movs	r0, #0
 800b442:	f7f4 ff31 	bl	80002a8 <__aeabi_dsub>
 800b446:	4622      	mov	r2, r4
 800b448:	4606      	mov	r6, r0
 800b44a:	460f      	mov	r7, r1
 800b44c:	462b      	mov	r3, r5
 800b44e:	4650      	mov	r0, sl
 800b450:	4659      	mov	r1, fp
 800b452:	f7f4 ff29 	bl	80002a8 <__aeabi_dsub>
 800b456:	4642      	mov	r2, r8
 800b458:	464b      	mov	r3, r9
 800b45a:	f7f4 ff25 	bl	80002a8 <__aeabi_dsub>
 800b45e:	4602      	mov	r2, r0
 800b460:	460b      	mov	r3, r1
 800b462:	4630      	mov	r0, r6
 800b464:	4639      	mov	r1, r7
 800b466:	e7d9      	b.n	800b41c <__kernel_cos+0xf4>
 800b468:	2000      	movs	r0, #0
 800b46a:	490f      	ldr	r1, [pc, #60]	; (800b4a8 <__kernel_cos+0x180>)
 800b46c:	e7d8      	b.n	800b420 <__kernel_cos+0xf8>
 800b46e:	bf00      	nop
 800b470:	be8838d4 	.word	0xbe8838d4
 800b474:	bda8fae9 	.word	0xbda8fae9
 800b478:	bdb4b1c4 	.word	0xbdb4b1c4
 800b47c:	3e21ee9e 	.word	0x3e21ee9e
 800b480:	809c52ad 	.word	0x809c52ad
 800b484:	3e927e4f 	.word	0x3e927e4f
 800b488:	19cb1590 	.word	0x19cb1590
 800b48c:	3efa01a0 	.word	0x3efa01a0
 800b490:	16c15177 	.word	0x16c15177
 800b494:	3f56c16c 	.word	0x3f56c16c
 800b498:	5555554c 	.word	0x5555554c
 800b49c:	3fa55555 	.word	0x3fa55555
 800b4a0:	3fe00000 	.word	0x3fe00000
 800b4a4:	3fd33332 	.word	0x3fd33332
 800b4a8:	3ff00000 	.word	0x3ff00000
 800b4ac:	3fe90000 	.word	0x3fe90000
 800b4b0:	3fd20000 	.word	0x3fd20000
 800b4b4:	00000000 	.word	0x00000000

0800b4b8 <__kernel_rem_pio2>:
 800b4b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4bc:	ed2d 8b02 	vpush	{d8}
 800b4c0:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800b4c4:	1ed4      	subs	r4, r2, #3
 800b4c6:	9308      	str	r3, [sp, #32]
 800b4c8:	9101      	str	r1, [sp, #4]
 800b4ca:	4bc5      	ldr	r3, [pc, #788]	; (800b7e0 <__kernel_rem_pio2+0x328>)
 800b4cc:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800b4ce:	9009      	str	r0, [sp, #36]	; 0x24
 800b4d0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b4d4:	9304      	str	r3, [sp, #16]
 800b4d6:	9b08      	ldr	r3, [sp, #32]
 800b4d8:	3b01      	subs	r3, #1
 800b4da:	9307      	str	r3, [sp, #28]
 800b4dc:	2318      	movs	r3, #24
 800b4de:	fb94 f4f3 	sdiv	r4, r4, r3
 800b4e2:	f06f 0317 	mvn.w	r3, #23
 800b4e6:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800b4ea:	fb04 3303 	mla	r3, r4, r3, r3
 800b4ee:	eb03 0a02 	add.w	sl, r3, r2
 800b4f2:	9b04      	ldr	r3, [sp, #16]
 800b4f4:	9a07      	ldr	r2, [sp, #28]
 800b4f6:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800b7d0 <__kernel_rem_pio2+0x318>
 800b4fa:	eb03 0802 	add.w	r8, r3, r2
 800b4fe:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800b500:	1aa7      	subs	r7, r4, r2
 800b502:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800b506:	ae22      	add	r6, sp, #136	; 0x88
 800b508:	2500      	movs	r5, #0
 800b50a:	4545      	cmp	r5, r8
 800b50c:	dd13      	ble.n	800b536 <__kernel_rem_pio2+0x7e>
 800b50e:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 800b7d0 <__kernel_rem_pio2+0x318>
 800b512:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800b516:	2600      	movs	r6, #0
 800b518:	9b04      	ldr	r3, [sp, #16]
 800b51a:	429e      	cmp	r6, r3
 800b51c:	dc32      	bgt.n	800b584 <__kernel_rem_pio2+0xcc>
 800b51e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b520:	9302      	str	r3, [sp, #8]
 800b522:	9b08      	ldr	r3, [sp, #32]
 800b524:	199d      	adds	r5, r3, r6
 800b526:	ab22      	add	r3, sp, #136	; 0x88
 800b528:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800b52c:	9306      	str	r3, [sp, #24]
 800b52e:	ec59 8b18 	vmov	r8, r9, d8
 800b532:	2700      	movs	r7, #0
 800b534:	e01f      	b.n	800b576 <__kernel_rem_pio2+0xbe>
 800b536:	42ef      	cmn	r7, r5
 800b538:	d407      	bmi.n	800b54a <__kernel_rem_pio2+0x92>
 800b53a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800b53e:	f7f5 f801 	bl	8000544 <__aeabi_i2d>
 800b542:	e8e6 0102 	strd	r0, r1, [r6], #8
 800b546:	3501      	adds	r5, #1
 800b548:	e7df      	b.n	800b50a <__kernel_rem_pio2+0x52>
 800b54a:	ec51 0b18 	vmov	r0, r1, d8
 800b54e:	e7f8      	b.n	800b542 <__kernel_rem_pio2+0x8a>
 800b550:	9906      	ldr	r1, [sp, #24]
 800b552:	9d02      	ldr	r5, [sp, #8]
 800b554:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800b558:	9106      	str	r1, [sp, #24]
 800b55a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800b55e:	9502      	str	r5, [sp, #8]
 800b560:	f7f5 f85a 	bl	8000618 <__aeabi_dmul>
 800b564:	4602      	mov	r2, r0
 800b566:	460b      	mov	r3, r1
 800b568:	4640      	mov	r0, r8
 800b56a:	4649      	mov	r1, r9
 800b56c:	f7f4 fe9e 	bl	80002ac <__adddf3>
 800b570:	3701      	adds	r7, #1
 800b572:	4680      	mov	r8, r0
 800b574:	4689      	mov	r9, r1
 800b576:	9b07      	ldr	r3, [sp, #28]
 800b578:	429f      	cmp	r7, r3
 800b57a:	dde9      	ble.n	800b550 <__kernel_rem_pio2+0x98>
 800b57c:	e8eb 8902 	strd	r8, r9, [fp], #8
 800b580:	3601      	adds	r6, #1
 800b582:	e7c9      	b.n	800b518 <__kernel_rem_pio2+0x60>
 800b584:	9b04      	ldr	r3, [sp, #16]
 800b586:	aa0e      	add	r2, sp, #56	; 0x38
 800b588:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b58c:	930c      	str	r3, [sp, #48]	; 0x30
 800b58e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800b590:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800b594:	9c04      	ldr	r4, [sp, #16]
 800b596:	930b      	str	r3, [sp, #44]	; 0x2c
 800b598:	ab9a      	add	r3, sp, #616	; 0x268
 800b59a:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 800b59e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b5a2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b5a6:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800b5aa:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800b5ae:	ab9a      	add	r3, sp, #616	; 0x268
 800b5b0:	445b      	add	r3, fp
 800b5b2:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 800b5b6:	2500      	movs	r5, #0
 800b5b8:	1b63      	subs	r3, r4, r5
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	dc78      	bgt.n	800b6b0 <__kernel_rem_pio2+0x1f8>
 800b5be:	4650      	mov	r0, sl
 800b5c0:	ec49 8b10 	vmov	d0, r8, r9
 800b5c4:	f000 fdb0 	bl	800c128 <scalbn>
 800b5c8:	ec57 6b10 	vmov	r6, r7, d0
 800b5cc:	2200      	movs	r2, #0
 800b5ce:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800b5d2:	ee10 0a10 	vmov	r0, s0
 800b5d6:	4639      	mov	r1, r7
 800b5d8:	f7f5 f81e 	bl	8000618 <__aeabi_dmul>
 800b5dc:	ec41 0b10 	vmov	d0, r0, r1
 800b5e0:	f000 fd12 	bl	800c008 <floor>
 800b5e4:	2200      	movs	r2, #0
 800b5e6:	ec51 0b10 	vmov	r0, r1, d0
 800b5ea:	4b7e      	ldr	r3, [pc, #504]	; (800b7e4 <__kernel_rem_pio2+0x32c>)
 800b5ec:	f7f5 f814 	bl	8000618 <__aeabi_dmul>
 800b5f0:	4602      	mov	r2, r0
 800b5f2:	460b      	mov	r3, r1
 800b5f4:	4630      	mov	r0, r6
 800b5f6:	4639      	mov	r1, r7
 800b5f8:	f7f4 fe56 	bl	80002a8 <__aeabi_dsub>
 800b5fc:	460f      	mov	r7, r1
 800b5fe:	4606      	mov	r6, r0
 800b600:	f7f5 faba 	bl	8000b78 <__aeabi_d2iz>
 800b604:	9006      	str	r0, [sp, #24]
 800b606:	f7f4 ff9d 	bl	8000544 <__aeabi_i2d>
 800b60a:	4602      	mov	r2, r0
 800b60c:	460b      	mov	r3, r1
 800b60e:	4630      	mov	r0, r6
 800b610:	4639      	mov	r1, r7
 800b612:	f7f4 fe49 	bl	80002a8 <__aeabi_dsub>
 800b616:	f1ba 0f00 	cmp.w	sl, #0
 800b61a:	4606      	mov	r6, r0
 800b61c:	460f      	mov	r7, r1
 800b61e:	dd6c      	ble.n	800b6fa <__kernel_rem_pio2+0x242>
 800b620:	1e62      	subs	r2, r4, #1
 800b622:	ab0e      	add	r3, sp, #56	; 0x38
 800b624:	f1ca 0118 	rsb	r1, sl, #24
 800b628:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800b62c:	9d06      	ldr	r5, [sp, #24]
 800b62e:	fa40 f301 	asr.w	r3, r0, r1
 800b632:	441d      	add	r5, r3
 800b634:	408b      	lsls	r3, r1
 800b636:	1ac0      	subs	r0, r0, r3
 800b638:	ab0e      	add	r3, sp, #56	; 0x38
 800b63a:	9506      	str	r5, [sp, #24]
 800b63c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800b640:	f1ca 0317 	rsb	r3, sl, #23
 800b644:	fa40 f303 	asr.w	r3, r0, r3
 800b648:	9302      	str	r3, [sp, #8]
 800b64a:	9b02      	ldr	r3, [sp, #8]
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	dd62      	ble.n	800b716 <__kernel_rem_pio2+0x25e>
 800b650:	9b06      	ldr	r3, [sp, #24]
 800b652:	2200      	movs	r2, #0
 800b654:	3301      	adds	r3, #1
 800b656:	9306      	str	r3, [sp, #24]
 800b658:	4615      	mov	r5, r2
 800b65a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800b65e:	4294      	cmp	r4, r2
 800b660:	f300 8095 	bgt.w	800b78e <__kernel_rem_pio2+0x2d6>
 800b664:	f1ba 0f00 	cmp.w	sl, #0
 800b668:	dd07      	ble.n	800b67a <__kernel_rem_pio2+0x1c2>
 800b66a:	f1ba 0f01 	cmp.w	sl, #1
 800b66e:	f000 80a2 	beq.w	800b7b6 <__kernel_rem_pio2+0x2fe>
 800b672:	f1ba 0f02 	cmp.w	sl, #2
 800b676:	f000 80c1 	beq.w	800b7fc <__kernel_rem_pio2+0x344>
 800b67a:	9b02      	ldr	r3, [sp, #8]
 800b67c:	2b02      	cmp	r3, #2
 800b67e:	d14a      	bne.n	800b716 <__kernel_rem_pio2+0x25e>
 800b680:	4632      	mov	r2, r6
 800b682:	463b      	mov	r3, r7
 800b684:	2000      	movs	r0, #0
 800b686:	4958      	ldr	r1, [pc, #352]	; (800b7e8 <__kernel_rem_pio2+0x330>)
 800b688:	f7f4 fe0e 	bl	80002a8 <__aeabi_dsub>
 800b68c:	4606      	mov	r6, r0
 800b68e:	460f      	mov	r7, r1
 800b690:	2d00      	cmp	r5, #0
 800b692:	d040      	beq.n	800b716 <__kernel_rem_pio2+0x25e>
 800b694:	4650      	mov	r0, sl
 800b696:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800b7d8 <__kernel_rem_pio2+0x320>
 800b69a:	f000 fd45 	bl	800c128 <scalbn>
 800b69e:	4630      	mov	r0, r6
 800b6a0:	4639      	mov	r1, r7
 800b6a2:	ec53 2b10 	vmov	r2, r3, d0
 800b6a6:	f7f4 fdff 	bl	80002a8 <__aeabi_dsub>
 800b6aa:	4606      	mov	r6, r0
 800b6ac:	460f      	mov	r7, r1
 800b6ae:	e032      	b.n	800b716 <__kernel_rem_pio2+0x25e>
 800b6b0:	2200      	movs	r2, #0
 800b6b2:	4b4e      	ldr	r3, [pc, #312]	; (800b7ec <__kernel_rem_pio2+0x334>)
 800b6b4:	4640      	mov	r0, r8
 800b6b6:	4649      	mov	r1, r9
 800b6b8:	f7f4 ffae 	bl	8000618 <__aeabi_dmul>
 800b6bc:	f7f5 fa5c 	bl	8000b78 <__aeabi_d2iz>
 800b6c0:	f7f4 ff40 	bl	8000544 <__aeabi_i2d>
 800b6c4:	2200      	movs	r2, #0
 800b6c6:	4b4a      	ldr	r3, [pc, #296]	; (800b7f0 <__kernel_rem_pio2+0x338>)
 800b6c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b6cc:	f7f4 ffa4 	bl	8000618 <__aeabi_dmul>
 800b6d0:	4602      	mov	r2, r0
 800b6d2:	460b      	mov	r3, r1
 800b6d4:	4640      	mov	r0, r8
 800b6d6:	4649      	mov	r1, r9
 800b6d8:	f7f4 fde6 	bl	80002a8 <__aeabi_dsub>
 800b6dc:	f7f5 fa4c 	bl	8000b78 <__aeabi_d2iz>
 800b6e0:	ab0e      	add	r3, sp, #56	; 0x38
 800b6e2:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800b6e6:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800b6ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b6ee:	f7f4 fddd 	bl	80002ac <__adddf3>
 800b6f2:	3501      	adds	r5, #1
 800b6f4:	4680      	mov	r8, r0
 800b6f6:	4689      	mov	r9, r1
 800b6f8:	e75e      	b.n	800b5b8 <__kernel_rem_pio2+0x100>
 800b6fa:	d105      	bne.n	800b708 <__kernel_rem_pio2+0x250>
 800b6fc:	1e63      	subs	r3, r4, #1
 800b6fe:	aa0e      	add	r2, sp, #56	; 0x38
 800b700:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800b704:	15c3      	asrs	r3, r0, #23
 800b706:	e79f      	b.n	800b648 <__kernel_rem_pio2+0x190>
 800b708:	2200      	movs	r2, #0
 800b70a:	4b3a      	ldr	r3, [pc, #232]	; (800b7f4 <__kernel_rem_pio2+0x33c>)
 800b70c:	f7f5 fa0a 	bl	8000b24 <__aeabi_dcmpge>
 800b710:	2800      	cmp	r0, #0
 800b712:	d139      	bne.n	800b788 <__kernel_rem_pio2+0x2d0>
 800b714:	9002      	str	r0, [sp, #8]
 800b716:	2200      	movs	r2, #0
 800b718:	2300      	movs	r3, #0
 800b71a:	4630      	mov	r0, r6
 800b71c:	4639      	mov	r1, r7
 800b71e:	f7f5 f9e3 	bl	8000ae8 <__aeabi_dcmpeq>
 800b722:	2800      	cmp	r0, #0
 800b724:	f000 80c7 	beq.w	800b8b6 <__kernel_rem_pio2+0x3fe>
 800b728:	1e65      	subs	r5, r4, #1
 800b72a:	462b      	mov	r3, r5
 800b72c:	2200      	movs	r2, #0
 800b72e:	9904      	ldr	r1, [sp, #16]
 800b730:	428b      	cmp	r3, r1
 800b732:	da6a      	bge.n	800b80a <__kernel_rem_pio2+0x352>
 800b734:	2a00      	cmp	r2, #0
 800b736:	f000 8088 	beq.w	800b84a <__kernel_rem_pio2+0x392>
 800b73a:	ab0e      	add	r3, sp, #56	; 0x38
 800b73c:	f1aa 0a18 	sub.w	sl, sl, #24
 800b740:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800b744:	2b00      	cmp	r3, #0
 800b746:	f000 80b4 	beq.w	800b8b2 <__kernel_rem_pio2+0x3fa>
 800b74a:	4650      	mov	r0, sl
 800b74c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 800b7d8 <__kernel_rem_pio2+0x320>
 800b750:	f000 fcea 	bl	800c128 <scalbn>
 800b754:	00ec      	lsls	r4, r5, #3
 800b756:	ab72      	add	r3, sp, #456	; 0x1c8
 800b758:	191e      	adds	r6, r3, r4
 800b75a:	ec59 8b10 	vmov	r8, r9, d0
 800b75e:	f106 0a08 	add.w	sl, r6, #8
 800b762:	462f      	mov	r7, r5
 800b764:	2f00      	cmp	r7, #0
 800b766:	f280 80df 	bge.w	800b928 <__kernel_rem_pio2+0x470>
 800b76a:	ed9f 8b19 	vldr	d8, [pc, #100]	; 800b7d0 <__kernel_rem_pio2+0x318>
 800b76e:	f04f 0a00 	mov.w	sl, #0
 800b772:	eba5 030a 	sub.w	r3, r5, sl
 800b776:	2b00      	cmp	r3, #0
 800b778:	f2c0 810a 	blt.w	800b990 <__kernel_rem_pio2+0x4d8>
 800b77c:	f8df b078 	ldr.w	fp, [pc, #120]	; 800b7f8 <__kernel_rem_pio2+0x340>
 800b780:	ec59 8b18 	vmov	r8, r9, d8
 800b784:	2700      	movs	r7, #0
 800b786:	e0f5      	b.n	800b974 <__kernel_rem_pio2+0x4bc>
 800b788:	2302      	movs	r3, #2
 800b78a:	9302      	str	r3, [sp, #8]
 800b78c:	e760      	b.n	800b650 <__kernel_rem_pio2+0x198>
 800b78e:	ab0e      	add	r3, sp, #56	; 0x38
 800b790:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b794:	b94d      	cbnz	r5, 800b7aa <__kernel_rem_pio2+0x2f2>
 800b796:	b12b      	cbz	r3, 800b7a4 <__kernel_rem_pio2+0x2ec>
 800b798:	a80e      	add	r0, sp, #56	; 0x38
 800b79a:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800b79e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800b7a2:	2301      	movs	r3, #1
 800b7a4:	3201      	adds	r2, #1
 800b7a6:	461d      	mov	r5, r3
 800b7a8:	e759      	b.n	800b65e <__kernel_rem_pio2+0x1a6>
 800b7aa:	a80e      	add	r0, sp, #56	; 0x38
 800b7ac:	1acb      	subs	r3, r1, r3
 800b7ae:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800b7b2:	462b      	mov	r3, r5
 800b7b4:	e7f6      	b.n	800b7a4 <__kernel_rem_pio2+0x2ec>
 800b7b6:	1e62      	subs	r2, r4, #1
 800b7b8:	ab0e      	add	r3, sp, #56	; 0x38
 800b7ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b7be:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800b7c2:	a90e      	add	r1, sp, #56	; 0x38
 800b7c4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800b7c8:	e757      	b.n	800b67a <__kernel_rem_pio2+0x1c2>
 800b7ca:	bf00      	nop
 800b7cc:	f3af 8000 	nop.w
	...
 800b7dc:	3ff00000 	.word	0x3ff00000
 800b7e0:	0800c988 	.word	0x0800c988
 800b7e4:	40200000 	.word	0x40200000
 800b7e8:	3ff00000 	.word	0x3ff00000
 800b7ec:	3e700000 	.word	0x3e700000
 800b7f0:	41700000 	.word	0x41700000
 800b7f4:	3fe00000 	.word	0x3fe00000
 800b7f8:	0800c948 	.word	0x0800c948
 800b7fc:	1e62      	subs	r2, r4, #1
 800b7fe:	ab0e      	add	r3, sp, #56	; 0x38
 800b800:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b804:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800b808:	e7db      	b.n	800b7c2 <__kernel_rem_pio2+0x30a>
 800b80a:	a90e      	add	r1, sp, #56	; 0x38
 800b80c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800b810:	3b01      	subs	r3, #1
 800b812:	430a      	orrs	r2, r1
 800b814:	e78b      	b.n	800b72e <__kernel_rem_pio2+0x276>
 800b816:	3301      	adds	r3, #1
 800b818:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800b81c:	2900      	cmp	r1, #0
 800b81e:	d0fa      	beq.n	800b816 <__kernel_rem_pio2+0x35e>
 800b820:	9a08      	ldr	r2, [sp, #32]
 800b822:	4422      	add	r2, r4
 800b824:	00d2      	lsls	r2, r2, #3
 800b826:	a922      	add	r1, sp, #136	; 0x88
 800b828:	18e3      	adds	r3, r4, r3
 800b82a:	9206      	str	r2, [sp, #24]
 800b82c:	440a      	add	r2, r1
 800b82e:	9302      	str	r3, [sp, #8]
 800b830:	f10b 0108 	add.w	r1, fp, #8
 800b834:	f102 0308 	add.w	r3, r2, #8
 800b838:	1c66      	adds	r6, r4, #1
 800b83a:	910a      	str	r1, [sp, #40]	; 0x28
 800b83c:	2500      	movs	r5, #0
 800b83e:	930d      	str	r3, [sp, #52]	; 0x34
 800b840:	9b02      	ldr	r3, [sp, #8]
 800b842:	42b3      	cmp	r3, r6
 800b844:	da04      	bge.n	800b850 <__kernel_rem_pio2+0x398>
 800b846:	461c      	mov	r4, r3
 800b848:	e6a6      	b.n	800b598 <__kernel_rem_pio2+0xe0>
 800b84a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b84c:	2301      	movs	r3, #1
 800b84e:	e7e3      	b.n	800b818 <__kernel_rem_pio2+0x360>
 800b850:	9b06      	ldr	r3, [sp, #24]
 800b852:	18ef      	adds	r7, r5, r3
 800b854:	ab22      	add	r3, sp, #136	; 0x88
 800b856:	441f      	add	r7, r3
 800b858:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b85a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800b85e:	f7f4 fe71 	bl	8000544 <__aeabi_i2d>
 800b862:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b864:	461c      	mov	r4, r3
 800b866:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b868:	e9c7 0100 	strd	r0, r1, [r7]
 800b86c:	eb03 0b05 	add.w	fp, r3, r5
 800b870:	2700      	movs	r7, #0
 800b872:	f04f 0800 	mov.w	r8, #0
 800b876:	f04f 0900 	mov.w	r9, #0
 800b87a:	9b07      	ldr	r3, [sp, #28]
 800b87c:	429f      	cmp	r7, r3
 800b87e:	dd08      	ble.n	800b892 <__kernel_rem_pio2+0x3da>
 800b880:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b882:	aa72      	add	r2, sp, #456	; 0x1c8
 800b884:	18eb      	adds	r3, r5, r3
 800b886:	4413      	add	r3, r2
 800b888:	e9c3 8902 	strd	r8, r9, [r3, #8]
 800b88c:	3601      	adds	r6, #1
 800b88e:	3508      	adds	r5, #8
 800b890:	e7d6      	b.n	800b840 <__kernel_rem_pio2+0x388>
 800b892:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800b896:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800b89a:	f7f4 febd 	bl	8000618 <__aeabi_dmul>
 800b89e:	4602      	mov	r2, r0
 800b8a0:	460b      	mov	r3, r1
 800b8a2:	4640      	mov	r0, r8
 800b8a4:	4649      	mov	r1, r9
 800b8a6:	f7f4 fd01 	bl	80002ac <__adddf3>
 800b8aa:	3701      	adds	r7, #1
 800b8ac:	4680      	mov	r8, r0
 800b8ae:	4689      	mov	r9, r1
 800b8b0:	e7e3      	b.n	800b87a <__kernel_rem_pio2+0x3c2>
 800b8b2:	3d01      	subs	r5, #1
 800b8b4:	e741      	b.n	800b73a <__kernel_rem_pio2+0x282>
 800b8b6:	f1ca 0000 	rsb	r0, sl, #0
 800b8ba:	ec47 6b10 	vmov	d0, r6, r7
 800b8be:	f000 fc33 	bl	800c128 <scalbn>
 800b8c2:	ec57 6b10 	vmov	r6, r7, d0
 800b8c6:	2200      	movs	r2, #0
 800b8c8:	4b99      	ldr	r3, [pc, #612]	; (800bb30 <__kernel_rem_pio2+0x678>)
 800b8ca:	ee10 0a10 	vmov	r0, s0
 800b8ce:	4639      	mov	r1, r7
 800b8d0:	f7f5 f928 	bl	8000b24 <__aeabi_dcmpge>
 800b8d4:	b1f8      	cbz	r0, 800b916 <__kernel_rem_pio2+0x45e>
 800b8d6:	2200      	movs	r2, #0
 800b8d8:	4b96      	ldr	r3, [pc, #600]	; (800bb34 <__kernel_rem_pio2+0x67c>)
 800b8da:	4630      	mov	r0, r6
 800b8dc:	4639      	mov	r1, r7
 800b8de:	f7f4 fe9b 	bl	8000618 <__aeabi_dmul>
 800b8e2:	f7f5 f949 	bl	8000b78 <__aeabi_d2iz>
 800b8e6:	4680      	mov	r8, r0
 800b8e8:	f7f4 fe2c 	bl	8000544 <__aeabi_i2d>
 800b8ec:	2200      	movs	r2, #0
 800b8ee:	4b90      	ldr	r3, [pc, #576]	; (800bb30 <__kernel_rem_pio2+0x678>)
 800b8f0:	f7f4 fe92 	bl	8000618 <__aeabi_dmul>
 800b8f4:	460b      	mov	r3, r1
 800b8f6:	4602      	mov	r2, r0
 800b8f8:	4639      	mov	r1, r7
 800b8fa:	4630      	mov	r0, r6
 800b8fc:	f7f4 fcd4 	bl	80002a8 <__aeabi_dsub>
 800b900:	f7f5 f93a 	bl	8000b78 <__aeabi_d2iz>
 800b904:	1c65      	adds	r5, r4, #1
 800b906:	ab0e      	add	r3, sp, #56	; 0x38
 800b908:	f10a 0a18 	add.w	sl, sl, #24
 800b90c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800b910:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800b914:	e719      	b.n	800b74a <__kernel_rem_pio2+0x292>
 800b916:	4630      	mov	r0, r6
 800b918:	4639      	mov	r1, r7
 800b91a:	f7f5 f92d 	bl	8000b78 <__aeabi_d2iz>
 800b91e:	ab0e      	add	r3, sp, #56	; 0x38
 800b920:	4625      	mov	r5, r4
 800b922:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800b926:	e710      	b.n	800b74a <__kernel_rem_pio2+0x292>
 800b928:	ab0e      	add	r3, sp, #56	; 0x38
 800b92a:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800b92e:	f7f4 fe09 	bl	8000544 <__aeabi_i2d>
 800b932:	4642      	mov	r2, r8
 800b934:	464b      	mov	r3, r9
 800b936:	f7f4 fe6f 	bl	8000618 <__aeabi_dmul>
 800b93a:	2200      	movs	r2, #0
 800b93c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800b940:	4b7c      	ldr	r3, [pc, #496]	; (800bb34 <__kernel_rem_pio2+0x67c>)
 800b942:	4640      	mov	r0, r8
 800b944:	4649      	mov	r1, r9
 800b946:	f7f4 fe67 	bl	8000618 <__aeabi_dmul>
 800b94a:	3f01      	subs	r7, #1
 800b94c:	4680      	mov	r8, r0
 800b94e:	4689      	mov	r9, r1
 800b950:	e708      	b.n	800b764 <__kernel_rem_pio2+0x2ac>
 800b952:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 800b956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b95a:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 800b95e:	f7f4 fe5b 	bl	8000618 <__aeabi_dmul>
 800b962:	4602      	mov	r2, r0
 800b964:	460b      	mov	r3, r1
 800b966:	4640      	mov	r0, r8
 800b968:	4649      	mov	r1, r9
 800b96a:	f7f4 fc9f 	bl	80002ac <__adddf3>
 800b96e:	3701      	adds	r7, #1
 800b970:	4680      	mov	r8, r0
 800b972:	4689      	mov	r9, r1
 800b974:	9b04      	ldr	r3, [sp, #16]
 800b976:	429f      	cmp	r7, r3
 800b978:	dc01      	bgt.n	800b97e <__kernel_rem_pio2+0x4c6>
 800b97a:	45ba      	cmp	sl, r7
 800b97c:	dae9      	bge.n	800b952 <__kernel_rem_pio2+0x49a>
 800b97e:	ab4a      	add	r3, sp, #296	; 0x128
 800b980:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b984:	e9c3 8900 	strd	r8, r9, [r3]
 800b988:	f10a 0a01 	add.w	sl, sl, #1
 800b98c:	3e08      	subs	r6, #8
 800b98e:	e6f0      	b.n	800b772 <__kernel_rem_pio2+0x2ba>
 800b990:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800b992:	2b03      	cmp	r3, #3
 800b994:	d85b      	bhi.n	800ba4e <__kernel_rem_pio2+0x596>
 800b996:	e8df f003 	tbb	[pc, r3]
 800b99a:	264a      	.short	0x264a
 800b99c:	0226      	.short	0x0226
 800b99e:	ab9a      	add	r3, sp, #616	; 0x268
 800b9a0:	441c      	add	r4, r3
 800b9a2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800b9a6:	46a2      	mov	sl, r4
 800b9a8:	46ab      	mov	fp, r5
 800b9aa:	f1bb 0f00 	cmp.w	fp, #0
 800b9ae:	dc6c      	bgt.n	800ba8a <__kernel_rem_pio2+0x5d2>
 800b9b0:	46a2      	mov	sl, r4
 800b9b2:	46ab      	mov	fp, r5
 800b9b4:	f1bb 0f01 	cmp.w	fp, #1
 800b9b8:	f300 8086 	bgt.w	800bac8 <__kernel_rem_pio2+0x610>
 800b9bc:	2000      	movs	r0, #0
 800b9be:	2100      	movs	r1, #0
 800b9c0:	2d01      	cmp	r5, #1
 800b9c2:	f300 80a0 	bgt.w	800bb06 <__kernel_rem_pio2+0x64e>
 800b9c6:	9b02      	ldr	r3, [sp, #8]
 800b9c8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800b9cc:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	f040 809e 	bne.w	800bb12 <__kernel_rem_pio2+0x65a>
 800b9d6:	9b01      	ldr	r3, [sp, #4]
 800b9d8:	e9c3 7800 	strd	r7, r8, [r3]
 800b9dc:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800b9e0:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800b9e4:	e033      	b.n	800ba4e <__kernel_rem_pio2+0x596>
 800b9e6:	3408      	adds	r4, #8
 800b9e8:	ab4a      	add	r3, sp, #296	; 0x128
 800b9ea:	441c      	add	r4, r3
 800b9ec:	462e      	mov	r6, r5
 800b9ee:	2000      	movs	r0, #0
 800b9f0:	2100      	movs	r1, #0
 800b9f2:	2e00      	cmp	r6, #0
 800b9f4:	da3a      	bge.n	800ba6c <__kernel_rem_pio2+0x5b4>
 800b9f6:	9b02      	ldr	r3, [sp, #8]
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d03d      	beq.n	800ba78 <__kernel_rem_pio2+0x5c0>
 800b9fc:	4602      	mov	r2, r0
 800b9fe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ba02:	9c01      	ldr	r4, [sp, #4]
 800ba04:	e9c4 2300 	strd	r2, r3, [r4]
 800ba08:	4602      	mov	r2, r0
 800ba0a:	460b      	mov	r3, r1
 800ba0c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800ba10:	f7f4 fc4a 	bl	80002a8 <__aeabi_dsub>
 800ba14:	ae4c      	add	r6, sp, #304	; 0x130
 800ba16:	2401      	movs	r4, #1
 800ba18:	42a5      	cmp	r5, r4
 800ba1a:	da30      	bge.n	800ba7e <__kernel_rem_pio2+0x5c6>
 800ba1c:	9b02      	ldr	r3, [sp, #8]
 800ba1e:	b113      	cbz	r3, 800ba26 <__kernel_rem_pio2+0x56e>
 800ba20:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ba24:	4619      	mov	r1, r3
 800ba26:	9b01      	ldr	r3, [sp, #4]
 800ba28:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800ba2c:	e00f      	b.n	800ba4e <__kernel_rem_pio2+0x596>
 800ba2e:	ab9a      	add	r3, sp, #616	; 0x268
 800ba30:	441c      	add	r4, r3
 800ba32:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800ba36:	2000      	movs	r0, #0
 800ba38:	2100      	movs	r1, #0
 800ba3a:	2d00      	cmp	r5, #0
 800ba3c:	da10      	bge.n	800ba60 <__kernel_rem_pio2+0x5a8>
 800ba3e:	9b02      	ldr	r3, [sp, #8]
 800ba40:	b113      	cbz	r3, 800ba48 <__kernel_rem_pio2+0x590>
 800ba42:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ba46:	4619      	mov	r1, r3
 800ba48:	9b01      	ldr	r3, [sp, #4]
 800ba4a:	e9c3 0100 	strd	r0, r1, [r3]
 800ba4e:	9b06      	ldr	r3, [sp, #24]
 800ba50:	f003 0007 	and.w	r0, r3, #7
 800ba54:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800ba58:	ecbd 8b02 	vpop	{d8}
 800ba5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba60:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ba64:	f7f4 fc22 	bl	80002ac <__adddf3>
 800ba68:	3d01      	subs	r5, #1
 800ba6a:	e7e6      	b.n	800ba3a <__kernel_rem_pio2+0x582>
 800ba6c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ba70:	f7f4 fc1c 	bl	80002ac <__adddf3>
 800ba74:	3e01      	subs	r6, #1
 800ba76:	e7bc      	b.n	800b9f2 <__kernel_rem_pio2+0x53a>
 800ba78:	4602      	mov	r2, r0
 800ba7a:	460b      	mov	r3, r1
 800ba7c:	e7c1      	b.n	800ba02 <__kernel_rem_pio2+0x54a>
 800ba7e:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800ba82:	f7f4 fc13 	bl	80002ac <__adddf3>
 800ba86:	3401      	adds	r4, #1
 800ba88:	e7c6      	b.n	800ba18 <__kernel_rem_pio2+0x560>
 800ba8a:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 800ba8e:	ed3a 7b02 	vldmdb	sl!, {d7}
 800ba92:	4640      	mov	r0, r8
 800ba94:	ec53 2b17 	vmov	r2, r3, d7
 800ba98:	4649      	mov	r1, r9
 800ba9a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800ba9e:	f7f4 fc05 	bl	80002ac <__adddf3>
 800baa2:	4602      	mov	r2, r0
 800baa4:	460b      	mov	r3, r1
 800baa6:	4606      	mov	r6, r0
 800baa8:	460f      	mov	r7, r1
 800baaa:	4640      	mov	r0, r8
 800baac:	4649      	mov	r1, r9
 800baae:	f7f4 fbfb 	bl	80002a8 <__aeabi_dsub>
 800bab2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bab6:	f7f4 fbf9 	bl	80002ac <__adddf3>
 800baba:	f10b 3bff 	add.w	fp, fp, #4294967295
 800babe:	e9ca 0100 	strd	r0, r1, [sl]
 800bac2:	e94a 6702 	strd	r6, r7, [sl, #-8]
 800bac6:	e770      	b.n	800b9aa <__kernel_rem_pio2+0x4f2>
 800bac8:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 800bacc:	ed3a 7b02 	vldmdb	sl!, {d7}
 800bad0:	4630      	mov	r0, r6
 800bad2:	ec53 2b17 	vmov	r2, r3, d7
 800bad6:	4639      	mov	r1, r7
 800bad8:	ed8d 7b04 	vstr	d7, [sp, #16]
 800badc:	f7f4 fbe6 	bl	80002ac <__adddf3>
 800bae0:	4602      	mov	r2, r0
 800bae2:	460b      	mov	r3, r1
 800bae4:	4680      	mov	r8, r0
 800bae6:	4689      	mov	r9, r1
 800bae8:	4630      	mov	r0, r6
 800baea:	4639      	mov	r1, r7
 800baec:	f7f4 fbdc 	bl	80002a8 <__aeabi_dsub>
 800baf0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800baf4:	f7f4 fbda 	bl	80002ac <__adddf3>
 800baf8:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bafc:	e9ca 0100 	strd	r0, r1, [sl]
 800bb00:	e94a 8902 	strd	r8, r9, [sl, #-8]
 800bb04:	e756      	b.n	800b9b4 <__kernel_rem_pio2+0x4fc>
 800bb06:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800bb0a:	f7f4 fbcf 	bl	80002ac <__adddf3>
 800bb0e:	3d01      	subs	r5, #1
 800bb10:	e756      	b.n	800b9c0 <__kernel_rem_pio2+0x508>
 800bb12:	9b01      	ldr	r3, [sp, #4]
 800bb14:	9a01      	ldr	r2, [sp, #4]
 800bb16:	601f      	str	r7, [r3, #0]
 800bb18:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800bb1c:	605c      	str	r4, [r3, #4]
 800bb1e:	609d      	str	r5, [r3, #8]
 800bb20:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800bb24:	60d3      	str	r3, [r2, #12]
 800bb26:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bb2a:	6110      	str	r0, [r2, #16]
 800bb2c:	6153      	str	r3, [r2, #20]
 800bb2e:	e78e      	b.n	800ba4e <__kernel_rem_pio2+0x596>
 800bb30:	41700000 	.word	0x41700000
 800bb34:	3e700000 	.word	0x3e700000

0800bb38 <__kernel_sin>:
 800bb38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb3c:	ec55 4b10 	vmov	r4, r5, d0
 800bb40:	b085      	sub	sp, #20
 800bb42:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800bb46:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800bb4a:	ed8d 1b00 	vstr	d1, [sp]
 800bb4e:	9002      	str	r0, [sp, #8]
 800bb50:	da06      	bge.n	800bb60 <__kernel_sin+0x28>
 800bb52:	ee10 0a10 	vmov	r0, s0
 800bb56:	4629      	mov	r1, r5
 800bb58:	f7f5 f80e 	bl	8000b78 <__aeabi_d2iz>
 800bb5c:	2800      	cmp	r0, #0
 800bb5e:	d051      	beq.n	800bc04 <__kernel_sin+0xcc>
 800bb60:	4622      	mov	r2, r4
 800bb62:	462b      	mov	r3, r5
 800bb64:	4620      	mov	r0, r4
 800bb66:	4629      	mov	r1, r5
 800bb68:	f7f4 fd56 	bl	8000618 <__aeabi_dmul>
 800bb6c:	4682      	mov	sl, r0
 800bb6e:	468b      	mov	fp, r1
 800bb70:	4602      	mov	r2, r0
 800bb72:	460b      	mov	r3, r1
 800bb74:	4620      	mov	r0, r4
 800bb76:	4629      	mov	r1, r5
 800bb78:	f7f4 fd4e 	bl	8000618 <__aeabi_dmul>
 800bb7c:	a341      	add	r3, pc, #260	; (adr r3, 800bc84 <__kernel_sin+0x14c>)
 800bb7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb82:	4680      	mov	r8, r0
 800bb84:	4689      	mov	r9, r1
 800bb86:	4650      	mov	r0, sl
 800bb88:	4659      	mov	r1, fp
 800bb8a:	f7f4 fd45 	bl	8000618 <__aeabi_dmul>
 800bb8e:	a33f      	add	r3, pc, #252	; (adr r3, 800bc8c <__kernel_sin+0x154>)
 800bb90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb94:	f7f4 fb88 	bl	80002a8 <__aeabi_dsub>
 800bb98:	4652      	mov	r2, sl
 800bb9a:	465b      	mov	r3, fp
 800bb9c:	f7f4 fd3c 	bl	8000618 <__aeabi_dmul>
 800bba0:	a33c      	add	r3, pc, #240	; (adr r3, 800bc94 <__kernel_sin+0x15c>)
 800bba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bba6:	f7f4 fb81 	bl	80002ac <__adddf3>
 800bbaa:	4652      	mov	r2, sl
 800bbac:	465b      	mov	r3, fp
 800bbae:	f7f4 fd33 	bl	8000618 <__aeabi_dmul>
 800bbb2:	a33a      	add	r3, pc, #232	; (adr r3, 800bc9c <__kernel_sin+0x164>)
 800bbb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbb8:	f7f4 fb76 	bl	80002a8 <__aeabi_dsub>
 800bbbc:	4652      	mov	r2, sl
 800bbbe:	465b      	mov	r3, fp
 800bbc0:	f7f4 fd2a 	bl	8000618 <__aeabi_dmul>
 800bbc4:	a337      	add	r3, pc, #220	; (adr r3, 800bca4 <__kernel_sin+0x16c>)
 800bbc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbca:	f7f4 fb6f 	bl	80002ac <__adddf3>
 800bbce:	9b02      	ldr	r3, [sp, #8]
 800bbd0:	4606      	mov	r6, r0
 800bbd2:	460f      	mov	r7, r1
 800bbd4:	b9db      	cbnz	r3, 800bc0e <__kernel_sin+0xd6>
 800bbd6:	4602      	mov	r2, r0
 800bbd8:	460b      	mov	r3, r1
 800bbda:	4650      	mov	r0, sl
 800bbdc:	4659      	mov	r1, fp
 800bbde:	f7f4 fd1b 	bl	8000618 <__aeabi_dmul>
 800bbe2:	a325      	add	r3, pc, #148	; (adr r3, 800bc78 <__kernel_sin+0x140>)
 800bbe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbe8:	f7f4 fb5e 	bl	80002a8 <__aeabi_dsub>
 800bbec:	4642      	mov	r2, r8
 800bbee:	464b      	mov	r3, r9
 800bbf0:	f7f4 fd12 	bl	8000618 <__aeabi_dmul>
 800bbf4:	4602      	mov	r2, r0
 800bbf6:	460b      	mov	r3, r1
 800bbf8:	4620      	mov	r0, r4
 800bbfa:	4629      	mov	r1, r5
 800bbfc:	f7f4 fb56 	bl	80002ac <__adddf3>
 800bc00:	4604      	mov	r4, r0
 800bc02:	460d      	mov	r5, r1
 800bc04:	ec45 4b10 	vmov	d0, r4, r5
 800bc08:	b005      	add	sp, #20
 800bc0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc0e:	2200      	movs	r2, #0
 800bc10:	4b1b      	ldr	r3, [pc, #108]	; (800bc80 <__kernel_sin+0x148>)
 800bc12:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bc16:	f7f4 fcff 	bl	8000618 <__aeabi_dmul>
 800bc1a:	4632      	mov	r2, r6
 800bc1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bc20:	463b      	mov	r3, r7
 800bc22:	4640      	mov	r0, r8
 800bc24:	4649      	mov	r1, r9
 800bc26:	f7f4 fcf7 	bl	8000618 <__aeabi_dmul>
 800bc2a:	4602      	mov	r2, r0
 800bc2c:	460b      	mov	r3, r1
 800bc2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bc32:	f7f4 fb39 	bl	80002a8 <__aeabi_dsub>
 800bc36:	4652      	mov	r2, sl
 800bc38:	465b      	mov	r3, fp
 800bc3a:	f7f4 fced 	bl	8000618 <__aeabi_dmul>
 800bc3e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc42:	f7f4 fb31 	bl	80002a8 <__aeabi_dsub>
 800bc46:	a30c      	add	r3, pc, #48	; (adr r3, 800bc78 <__kernel_sin+0x140>)
 800bc48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc4c:	4606      	mov	r6, r0
 800bc4e:	460f      	mov	r7, r1
 800bc50:	4640      	mov	r0, r8
 800bc52:	4649      	mov	r1, r9
 800bc54:	f7f4 fce0 	bl	8000618 <__aeabi_dmul>
 800bc58:	4602      	mov	r2, r0
 800bc5a:	460b      	mov	r3, r1
 800bc5c:	4630      	mov	r0, r6
 800bc5e:	4639      	mov	r1, r7
 800bc60:	f7f4 fb24 	bl	80002ac <__adddf3>
 800bc64:	4602      	mov	r2, r0
 800bc66:	460b      	mov	r3, r1
 800bc68:	4620      	mov	r0, r4
 800bc6a:	4629      	mov	r1, r5
 800bc6c:	f7f4 fb1c 	bl	80002a8 <__aeabi_dsub>
 800bc70:	e7c6      	b.n	800bc00 <__kernel_sin+0xc8>
 800bc72:	bf00      	nop
 800bc74:	f3af 8000 	nop.w
 800bc78:	55555549 	.word	0x55555549
 800bc7c:	3fc55555 	.word	0x3fc55555
 800bc80:	3fe00000 	.word	0x3fe00000
 800bc84:	5acfd57c 	.word	0x5acfd57c
 800bc88:	3de5d93a 	.word	0x3de5d93a
 800bc8c:	8a2b9ceb 	.word	0x8a2b9ceb
 800bc90:	3e5ae5e6 	.word	0x3e5ae5e6
 800bc94:	57b1fe7d 	.word	0x57b1fe7d
 800bc98:	3ec71de3 	.word	0x3ec71de3
 800bc9c:	19c161d5 	.word	0x19c161d5
 800bca0:	3f2a01a0 	.word	0x3f2a01a0
 800bca4:	1110f8a6 	.word	0x1110f8a6
 800bca8:	3f811111 	.word	0x3f811111
 800bcac:	00000000 	.word	0x00000000

0800bcb0 <atan>:
 800bcb0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcb4:	ec55 4b10 	vmov	r4, r5, d0
 800bcb8:	4bc3      	ldr	r3, [pc, #780]	; (800bfc8 <atan+0x318>)
 800bcba:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800bcbe:	429e      	cmp	r6, r3
 800bcc0:	46ab      	mov	fp, r5
 800bcc2:	dd18      	ble.n	800bcf6 <atan+0x46>
 800bcc4:	4bc1      	ldr	r3, [pc, #772]	; (800bfcc <atan+0x31c>)
 800bcc6:	429e      	cmp	r6, r3
 800bcc8:	dc01      	bgt.n	800bcce <atan+0x1e>
 800bcca:	d109      	bne.n	800bce0 <atan+0x30>
 800bccc:	b144      	cbz	r4, 800bce0 <atan+0x30>
 800bcce:	4622      	mov	r2, r4
 800bcd0:	462b      	mov	r3, r5
 800bcd2:	4620      	mov	r0, r4
 800bcd4:	4629      	mov	r1, r5
 800bcd6:	f7f4 fae9 	bl	80002ac <__adddf3>
 800bcda:	4604      	mov	r4, r0
 800bcdc:	460d      	mov	r5, r1
 800bcde:	e006      	b.n	800bcee <atan+0x3e>
 800bce0:	f1bb 0f00 	cmp.w	fp, #0
 800bce4:	f340 8131 	ble.w	800bf4a <atan+0x29a>
 800bce8:	a59b      	add	r5, pc, #620	; (adr r5, 800bf58 <atan+0x2a8>)
 800bcea:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bcee:	ec45 4b10 	vmov	d0, r4, r5
 800bcf2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcf6:	4bb6      	ldr	r3, [pc, #728]	; (800bfd0 <atan+0x320>)
 800bcf8:	429e      	cmp	r6, r3
 800bcfa:	dc14      	bgt.n	800bd26 <atan+0x76>
 800bcfc:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800bd00:	429e      	cmp	r6, r3
 800bd02:	dc0d      	bgt.n	800bd20 <atan+0x70>
 800bd04:	a396      	add	r3, pc, #600	; (adr r3, 800bf60 <atan+0x2b0>)
 800bd06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd0a:	ee10 0a10 	vmov	r0, s0
 800bd0e:	4629      	mov	r1, r5
 800bd10:	f7f4 facc 	bl	80002ac <__adddf3>
 800bd14:	2200      	movs	r2, #0
 800bd16:	4baf      	ldr	r3, [pc, #700]	; (800bfd4 <atan+0x324>)
 800bd18:	f7f4 ff0e 	bl	8000b38 <__aeabi_dcmpgt>
 800bd1c:	2800      	cmp	r0, #0
 800bd1e:	d1e6      	bne.n	800bcee <atan+0x3e>
 800bd20:	f04f 3aff 	mov.w	sl, #4294967295
 800bd24:	e02b      	b.n	800bd7e <atan+0xce>
 800bd26:	f000 f963 	bl	800bff0 <fabs>
 800bd2a:	4bab      	ldr	r3, [pc, #684]	; (800bfd8 <atan+0x328>)
 800bd2c:	429e      	cmp	r6, r3
 800bd2e:	ec55 4b10 	vmov	r4, r5, d0
 800bd32:	f300 80bf 	bgt.w	800beb4 <atan+0x204>
 800bd36:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800bd3a:	429e      	cmp	r6, r3
 800bd3c:	f300 80a0 	bgt.w	800be80 <atan+0x1d0>
 800bd40:	ee10 2a10 	vmov	r2, s0
 800bd44:	ee10 0a10 	vmov	r0, s0
 800bd48:	462b      	mov	r3, r5
 800bd4a:	4629      	mov	r1, r5
 800bd4c:	f7f4 faae 	bl	80002ac <__adddf3>
 800bd50:	2200      	movs	r2, #0
 800bd52:	4ba0      	ldr	r3, [pc, #640]	; (800bfd4 <atan+0x324>)
 800bd54:	f7f4 faa8 	bl	80002a8 <__aeabi_dsub>
 800bd58:	2200      	movs	r2, #0
 800bd5a:	4606      	mov	r6, r0
 800bd5c:	460f      	mov	r7, r1
 800bd5e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bd62:	4620      	mov	r0, r4
 800bd64:	4629      	mov	r1, r5
 800bd66:	f7f4 faa1 	bl	80002ac <__adddf3>
 800bd6a:	4602      	mov	r2, r0
 800bd6c:	460b      	mov	r3, r1
 800bd6e:	4630      	mov	r0, r6
 800bd70:	4639      	mov	r1, r7
 800bd72:	f7f4 fd7b 	bl	800086c <__aeabi_ddiv>
 800bd76:	f04f 0a00 	mov.w	sl, #0
 800bd7a:	4604      	mov	r4, r0
 800bd7c:	460d      	mov	r5, r1
 800bd7e:	4622      	mov	r2, r4
 800bd80:	462b      	mov	r3, r5
 800bd82:	4620      	mov	r0, r4
 800bd84:	4629      	mov	r1, r5
 800bd86:	f7f4 fc47 	bl	8000618 <__aeabi_dmul>
 800bd8a:	4602      	mov	r2, r0
 800bd8c:	460b      	mov	r3, r1
 800bd8e:	4680      	mov	r8, r0
 800bd90:	4689      	mov	r9, r1
 800bd92:	f7f4 fc41 	bl	8000618 <__aeabi_dmul>
 800bd96:	a374      	add	r3, pc, #464	; (adr r3, 800bf68 <atan+0x2b8>)
 800bd98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd9c:	4606      	mov	r6, r0
 800bd9e:	460f      	mov	r7, r1
 800bda0:	f7f4 fc3a 	bl	8000618 <__aeabi_dmul>
 800bda4:	a372      	add	r3, pc, #456	; (adr r3, 800bf70 <atan+0x2c0>)
 800bda6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdaa:	f7f4 fa7f 	bl	80002ac <__adddf3>
 800bdae:	4632      	mov	r2, r6
 800bdb0:	463b      	mov	r3, r7
 800bdb2:	f7f4 fc31 	bl	8000618 <__aeabi_dmul>
 800bdb6:	a370      	add	r3, pc, #448	; (adr r3, 800bf78 <atan+0x2c8>)
 800bdb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdbc:	f7f4 fa76 	bl	80002ac <__adddf3>
 800bdc0:	4632      	mov	r2, r6
 800bdc2:	463b      	mov	r3, r7
 800bdc4:	f7f4 fc28 	bl	8000618 <__aeabi_dmul>
 800bdc8:	a36d      	add	r3, pc, #436	; (adr r3, 800bf80 <atan+0x2d0>)
 800bdca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdce:	f7f4 fa6d 	bl	80002ac <__adddf3>
 800bdd2:	4632      	mov	r2, r6
 800bdd4:	463b      	mov	r3, r7
 800bdd6:	f7f4 fc1f 	bl	8000618 <__aeabi_dmul>
 800bdda:	a36b      	add	r3, pc, #428	; (adr r3, 800bf88 <atan+0x2d8>)
 800bddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bde0:	f7f4 fa64 	bl	80002ac <__adddf3>
 800bde4:	4632      	mov	r2, r6
 800bde6:	463b      	mov	r3, r7
 800bde8:	f7f4 fc16 	bl	8000618 <__aeabi_dmul>
 800bdec:	a368      	add	r3, pc, #416	; (adr r3, 800bf90 <atan+0x2e0>)
 800bdee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdf2:	f7f4 fa5b 	bl	80002ac <__adddf3>
 800bdf6:	4642      	mov	r2, r8
 800bdf8:	464b      	mov	r3, r9
 800bdfa:	f7f4 fc0d 	bl	8000618 <__aeabi_dmul>
 800bdfe:	a366      	add	r3, pc, #408	; (adr r3, 800bf98 <atan+0x2e8>)
 800be00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be04:	4680      	mov	r8, r0
 800be06:	4689      	mov	r9, r1
 800be08:	4630      	mov	r0, r6
 800be0a:	4639      	mov	r1, r7
 800be0c:	f7f4 fc04 	bl	8000618 <__aeabi_dmul>
 800be10:	a363      	add	r3, pc, #396	; (adr r3, 800bfa0 <atan+0x2f0>)
 800be12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be16:	f7f4 fa47 	bl	80002a8 <__aeabi_dsub>
 800be1a:	4632      	mov	r2, r6
 800be1c:	463b      	mov	r3, r7
 800be1e:	f7f4 fbfb 	bl	8000618 <__aeabi_dmul>
 800be22:	a361      	add	r3, pc, #388	; (adr r3, 800bfa8 <atan+0x2f8>)
 800be24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be28:	f7f4 fa3e 	bl	80002a8 <__aeabi_dsub>
 800be2c:	4632      	mov	r2, r6
 800be2e:	463b      	mov	r3, r7
 800be30:	f7f4 fbf2 	bl	8000618 <__aeabi_dmul>
 800be34:	a35e      	add	r3, pc, #376	; (adr r3, 800bfb0 <atan+0x300>)
 800be36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be3a:	f7f4 fa35 	bl	80002a8 <__aeabi_dsub>
 800be3e:	4632      	mov	r2, r6
 800be40:	463b      	mov	r3, r7
 800be42:	f7f4 fbe9 	bl	8000618 <__aeabi_dmul>
 800be46:	a35c      	add	r3, pc, #368	; (adr r3, 800bfb8 <atan+0x308>)
 800be48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be4c:	f7f4 fa2c 	bl	80002a8 <__aeabi_dsub>
 800be50:	4632      	mov	r2, r6
 800be52:	463b      	mov	r3, r7
 800be54:	f7f4 fbe0 	bl	8000618 <__aeabi_dmul>
 800be58:	4602      	mov	r2, r0
 800be5a:	460b      	mov	r3, r1
 800be5c:	4640      	mov	r0, r8
 800be5e:	4649      	mov	r1, r9
 800be60:	f7f4 fa24 	bl	80002ac <__adddf3>
 800be64:	4622      	mov	r2, r4
 800be66:	462b      	mov	r3, r5
 800be68:	f7f4 fbd6 	bl	8000618 <__aeabi_dmul>
 800be6c:	f1ba 3fff 	cmp.w	sl, #4294967295
 800be70:	4602      	mov	r2, r0
 800be72:	460b      	mov	r3, r1
 800be74:	d14b      	bne.n	800bf0e <atan+0x25e>
 800be76:	4620      	mov	r0, r4
 800be78:	4629      	mov	r1, r5
 800be7a:	f7f4 fa15 	bl	80002a8 <__aeabi_dsub>
 800be7e:	e72c      	b.n	800bcda <atan+0x2a>
 800be80:	ee10 0a10 	vmov	r0, s0
 800be84:	2200      	movs	r2, #0
 800be86:	4b53      	ldr	r3, [pc, #332]	; (800bfd4 <atan+0x324>)
 800be88:	4629      	mov	r1, r5
 800be8a:	f7f4 fa0d 	bl	80002a8 <__aeabi_dsub>
 800be8e:	2200      	movs	r2, #0
 800be90:	4606      	mov	r6, r0
 800be92:	460f      	mov	r7, r1
 800be94:	4b4f      	ldr	r3, [pc, #316]	; (800bfd4 <atan+0x324>)
 800be96:	4620      	mov	r0, r4
 800be98:	4629      	mov	r1, r5
 800be9a:	f7f4 fa07 	bl	80002ac <__adddf3>
 800be9e:	4602      	mov	r2, r0
 800bea0:	460b      	mov	r3, r1
 800bea2:	4630      	mov	r0, r6
 800bea4:	4639      	mov	r1, r7
 800bea6:	f7f4 fce1 	bl	800086c <__aeabi_ddiv>
 800beaa:	f04f 0a01 	mov.w	sl, #1
 800beae:	4604      	mov	r4, r0
 800beb0:	460d      	mov	r5, r1
 800beb2:	e764      	b.n	800bd7e <atan+0xce>
 800beb4:	4b49      	ldr	r3, [pc, #292]	; (800bfdc <atan+0x32c>)
 800beb6:	429e      	cmp	r6, r3
 800beb8:	dc1d      	bgt.n	800bef6 <atan+0x246>
 800beba:	ee10 0a10 	vmov	r0, s0
 800bebe:	2200      	movs	r2, #0
 800bec0:	4b47      	ldr	r3, [pc, #284]	; (800bfe0 <atan+0x330>)
 800bec2:	4629      	mov	r1, r5
 800bec4:	f7f4 f9f0 	bl	80002a8 <__aeabi_dsub>
 800bec8:	2200      	movs	r2, #0
 800beca:	4606      	mov	r6, r0
 800becc:	460f      	mov	r7, r1
 800bece:	4b44      	ldr	r3, [pc, #272]	; (800bfe0 <atan+0x330>)
 800bed0:	4620      	mov	r0, r4
 800bed2:	4629      	mov	r1, r5
 800bed4:	f7f4 fba0 	bl	8000618 <__aeabi_dmul>
 800bed8:	2200      	movs	r2, #0
 800beda:	4b3e      	ldr	r3, [pc, #248]	; (800bfd4 <atan+0x324>)
 800bedc:	f7f4 f9e6 	bl	80002ac <__adddf3>
 800bee0:	4602      	mov	r2, r0
 800bee2:	460b      	mov	r3, r1
 800bee4:	4630      	mov	r0, r6
 800bee6:	4639      	mov	r1, r7
 800bee8:	f7f4 fcc0 	bl	800086c <__aeabi_ddiv>
 800beec:	f04f 0a02 	mov.w	sl, #2
 800bef0:	4604      	mov	r4, r0
 800bef2:	460d      	mov	r5, r1
 800bef4:	e743      	b.n	800bd7e <atan+0xce>
 800bef6:	462b      	mov	r3, r5
 800bef8:	ee10 2a10 	vmov	r2, s0
 800befc:	2000      	movs	r0, #0
 800befe:	4939      	ldr	r1, [pc, #228]	; (800bfe4 <atan+0x334>)
 800bf00:	f7f4 fcb4 	bl	800086c <__aeabi_ddiv>
 800bf04:	f04f 0a03 	mov.w	sl, #3
 800bf08:	4604      	mov	r4, r0
 800bf0a:	460d      	mov	r5, r1
 800bf0c:	e737      	b.n	800bd7e <atan+0xce>
 800bf0e:	4b36      	ldr	r3, [pc, #216]	; (800bfe8 <atan+0x338>)
 800bf10:	4e36      	ldr	r6, [pc, #216]	; (800bfec <atan+0x33c>)
 800bf12:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800bf16:	4456      	add	r6, sl
 800bf18:	449a      	add	sl, r3
 800bf1a:	e9da 2300 	ldrd	r2, r3, [sl]
 800bf1e:	f7f4 f9c3 	bl	80002a8 <__aeabi_dsub>
 800bf22:	4622      	mov	r2, r4
 800bf24:	462b      	mov	r3, r5
 800bf26:	f7f4 f9bf 	bl	80002a8 <__aeabi_dsub>
 800bf2a:	4602      	mov	r2, r0
 800bf2c:	460b      	mov	r3, r1
 800bf2e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800bf32:	f7f4 f9b9 	bl	80002a8 <__aeabi_dsub>
 800bf36:	f1bb 0f00 	cmp.w	fp, #0
 800bf3a:	4604      	mov	r4, r0
 800bf3c:	460d      	mov	r5, r1
 800bf3e:	f6bf aed6 	bge.w	800bcee <atan+0x3e>
 800bf42:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bf46:	461d      	mov	r5, r3
 800bf48:	e6d1      	b.n	800bcee <atan+0x3e>
 800bf4a:	a51d      	add	r5, pc, #116	; (adr r5, 800bfc0 <atan+0x310>)
 800bf4c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bf50:	e6cd      	b.n	800bcee <atan+0x3e>
 800bf52:	bf00      	nop
 800bf54:	f3af 8000 	nop.w
 800bf58:	54442d18 	.word	0x54442d18
 800bf5c:	3ff921fb 	.word	0x3ff921fb
 800bf60:	8800759c 	.word	0x8800759c
 800bf64:	7e37e43c 	.word	0x7e37e43c
 800bf68:	e322da11 	.word	0xe322da11
 800bf6c:	3f90ad3a 	.word	0x3f90ad3a
 800bf70:	24760deb 	.word	0x24760deb
 800bf74:	3fa97b4b 	.word	0x3fa97b4b
 800bf78:	a0d03d51 	.word	0xa0d03d51
 800bf7c:	3fb10d66 	.word	0x3fb10d66
 800bf80:	c54c206e 	.word	0xc54c206e
 800bf84:	3fb745cd 	.word	0x3fb745cd
 800bf88:	920083ff 	.word	0x920083ff
 800bf8c:	3fc24924 	.word	0x3fc24924
 800bf90:	5555550d 	.word	0x5555550d
 800bf94:	3fd55555 	.word	0x3fd55555
 800bf98:	2c6a6c2f 	.word	0x2c6a6c2f
 800bf9c:	bfa2b444 	.word	0xbfa2b444
 800bfa0:	52defd9a 	.word	0x52defd9a
 800bfa4:	3fadde2d 	.word	0x3fadde2d
 800bfa8:	af749a6d 	.word	0xaf749a6d
 800bfac:	3fb3b0f2 	.word	0x3fb3b0f2
 800bfb0:	fe231671 	.word	0xfe231671
 800bfb4:	3fbc71c6 	.word	0x3fbc71c6
 800bfb8:	9998ebc4 	.word	0x9998ebc4
 800bfbc:	3fc99999 	.word	0x3fc99999
 800bfc0:	54442d18 	.word	0x54442d18
 800bfc4:	bff921fb 	.word	0xbff921fb
 800bfc8:	440fffff 	.word	0x440fffff
 800bfcc:	7ff00000 	.word	0x7ff00000
 800bfd0:	3fdbffff 	.word	0x3fdbffff
 800bfd4:	3ff00000 	.word	0x3ff00000
 800bfd8:	3ff2ffff 	.word	0x3ff2ffff
 800bfdc:	40037fff 	.word	0x40037fff
 800bfe0:	3ff80000 	.word	0x3ff80000
 800bfe4:	bff00000 	.word	0xbff00000
 800bfe8:	0800c9b8 	.word	0x0800c9b8
 800bfec:	0800c998 	.word	0x0800c998

0800bff0 <fabs>:
 800bff0:	ec51 0b10 	vmov	r0, r1, d0
 800bff4:	ee10 2a10 	vmov	r2, s0
 800bff8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800bffc:	ec43 2b10 	vmov	d0, r2, r3
 800c000:	4770      	bx	lr
 800c002:	0000      	movs	r0, r0
 800c004:	0000      	movs	r0, r0
	...

0800c008 <floor>:
 800c008:	ec51 0b10 	vmov	r0, r1, d0
 800c00c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c010:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800c014:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800c018:	2e13      	cmp	r6, #19
 800c01a:	460c      	mov	r4, r1
 800c01c:	ee10 5a10 	vmov	r5, s0
 800c020:	4680      	mov	r8, r0
 800c022:	dc34      	bgt.n	800c08e <floor+0x86>
 800c024:	2e00      	cmp	r6, #0
 800c026:	da16      	bge.n	800c056 <floor+0x4e>
 800c028:	a335      	add	r3, pc, #212	; (adr r3, 800c100 <floor+0xf8>)
 800c02a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c02e:	f7f4 f93d 	bl	80002ac <__adddf3>
 800c032:	2200      	movs	r2, #0
 800c034:	2300      	movs	r3, #0
 800c036:	f7f4 fd7f 	bl	8000b38 <__aeabi_dcmpgt>
 800c03a:	b148      	cbz	r0, 800c050 <floor+0x48>
 800c03c:	2c00      	cmp	r4, #0
 800c03e:	da59      	bge.n	800c0f4 <floor+0xec>
 800c040:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800c044:	4a30      	ldr	r2, [pc, #192]	; (800c108 <floor+0x100>)
 800c046:	432b      	orrs	r3, r5
 800c048:	2500      	movs	r5, #0
 800c04a:	42ab      	cmp	r3, r5
 800c04c:	bf18      	it	ne
 800c04e:	4614      	movne	r4, r2
 800c050:	4621      	mov	r1, r4
 800c052:	4628      	mov	r0, r5
 800c054:	e025      	b.n	800c0a2 <floor+0x9a>
 800c056:	4f2d      	ldr	r7, [pc, #180]	; (800c10c <floor+0x104>)
 800c058:	4137      	asrs	r7, r6
 800c05a:	ea01 0307 	and.w	r3, r1, r7
 800c05e:	4303      	orrs	r3, r0
 800c060:	d01f      	beq.n	800c0a2 <floor+0x9a>
 800c062:	a327      	add	r3, pc, #156	; (adr r3, 800c100 <floor+0xf8>)
 800c064:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c068:	f7f4 f920 	bl	80002ac <__adddf3>
 800c06c:	2200      	movs	r2, #0
 800c06e:	2300      	movs	r3, #0
 800c070:	f7f4 fd62 	bl	8000b38 <__aeabi_dcmpgt>
 800c074:	2800      	cmp	r0, #0
 800c076:	d0eb      	beq.n	800c050 <floor+0x48>
 800c078:	2c00      	cmp	r4, #0
 800c07a:	bfbe      	ittt	lt
 800c07c:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800c080:	fa43 f606 	asrlt.w	r6, r3, r6
 800c084:	19a4      	addlt	r4, r4, r6
 800c086:	ea24 0407 	bic.w	r4, r4, r7
 800c08a:	2500      	movs	r5, #0
 800c08c:	e7e0      	b.n	800c050 <floor+0x48>
 800c08e:	2e33      	cmp	r6, #51	; 0x33
 800c090:	dd0b      	ble.n	800c0aa <floor+0xa2>
 800c092:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800c096:	d104      	bne.n	800c0a2 <floor+0x9a>
 800c098:	ee10 2a10 	vmov	r2, s0
 800c09c:	460b      	mov	r3, r1
 800c09e:	f7f4 f905 	bl	80002ac <__adddf3>
 800c0a2:	ec41 0b10 	vmov	d0, r0, r1
 800c0a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c0aa:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800c0ae:	f04f 33ff 	mov.w	r3, #4294967295
 800c0b2:	fa23 f707 	lsr.w	r7, r3, r7
 800c0b6:	4207      	tst	r7, r0
 800c0b8:	d0f3      	beq.n	800c0a2 <floor+0x9a>
 800c0ba:	a311      	add	r3, pc, #68	; (adr r3, 800c100 <floor+0xf8>)
 800c0bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0c0:	f7f4 f8f4 	bl	80002ac <__adddf3>
 800c0c4:	2200      	movs	r2, #0
 800c0c6:	2300      	movs	r3, #0
 800c0c8:	f7f4 fd36 	bl	8000b38 <__aeabi_dcmpgt>
 800c0cc:	2800      	cmp	r0, #0
 800c0ce:	d0bf      	beq.n	800c050 <floor+0x48>
 800c0d0:	2c00      	cmp	r4, #0
 800c0d2:	da02      	bge.n	800c0da <floor+0xd2>
 800c0d4:	2e14      	cmp	r6, #20
 800c0d6:	d103      	bne.n	800c0e0 <floor+0xd8>
 800c0d8:	3401      	adds	r4, #1
 800c0da:	ea25 0507 	bic.w	r5, r5, r7
 800c0de:	e7b7      	b.n	800c050 <floor+0x48>
 800c0e0:	2301      	movs	r3, #1
 800c0e2:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800c0e6:	fa03 f606 	lsl.w	r6, r3, r6
 800c0ea:	4435      	add	r5, r6
 800c0ec:	4545      	cmp	r5, r8
 800c0ee:	bf38      	it	cc
 800c0f0:	18e4      	addcc	r4, r4, r3
 800c0f2:	e7f2      	b.n	800c0da <floor+0xd2>
 800c0f4:	2500      	movs	r5, #0
 800c0f6:	462c      	mov	r4, r5
 800c0f8:	e7aa      	b.n	800c050 <floor+0x48>
 800c0fa:	bf00      	nop
 800c0fc:	f3af 8000 	nop.w
 800c100:	8800759c 	.word	0x8800759c
 800c104:	7e37e43c 	.word	0x7e37e43c
 800c108:	bff00000 	.word	0xbff00000
 800c10c:	000fffff 	.word	0x000fffff

0800c110 <matherr>:
 800c110:	2000      	movs	r0, #0
 800c112:	4770      	bx	lr
 800c114:	0000      	movs	r0, r0
	...

0800c118 <nan>:
 800c118:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c120 <nan+0x8>
 800c11c:	4770      	bx	lr
 800c11e:	bf00      	nop
 800c120:	00000000 	.word	0x00000000
 800c124:	7ff80000 	.word	0x7ff80000

0800c128 <scalbn>:
 800c128:	b570      	push	{r4, r5, r6, lr}
 800c12a:	ec55 4b10 	vmov	r4, r5, d0
 800c12e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800c132:	4606      	mov	r6, r0
 800c134:	462b      	mov	r3, r5
 800c136:	b9aa      	cbnz	r2, 800c164 <scalbn+0x3c>
 800c138:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c13c:	4323      	orrs	r3, r4
 800c13e:	d03b      	beq.n	800c1b8 <scalbn+0x90>
 800c140:	4b31      	ldr	r3, [pc, #196]	; (800c208 <scalbn+0xe0>)
 800c142:	4629      	mov	r1, r5
 800c144:	2200      	movs	r2, #0
 800c146:	ee10 0a10 	vmov	r0, s0
 800c14a:	f7f4 fa65 	bl	8000618 <__aeabi_dmul>
 800c14e:	4b2f      	ldr	r3, [pc, #188]	; (800c20c <scalbn+0xe4>)
 800c150:	429e      	cmp	r6, r3
 800c152:	4604      	mov	r4, r0
 800c154:	460d      	mov	r5, r1
 800c156:	da12      	bge.n	800c17e <scalbn+0x56>
 800c158:	a327      	add	r3, pc, #156	; (adr r3, 800c1f8 <scalbn+0xd0>)
 800c15a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c15e:	f7f4 fa5b 	bl	8000618 <__aeabi_dmul>
 800c162:	e009      	b.n	800c178 <scalbn+0x50>
 800c164:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800c168:	428a      	cmp	r2, r1
 800c16a:	d10c      	bne.n	800c186 <scalbn+0x5e>
 800c16c:	ee10 2a10 	vmov	r2, s0
 800c170:	4620      	mov	r0, r4
 800c172:	4629      	mov	r1, r5
 800c174:	f7f4 f89a 	bl	80002ac <__adddf3>
 800c178:	4604      	mov	r4, r0
 800c17a:	460d      	mov	r5, r1
 800c17c:	e01c      	b.n	800c1b8 <scalbn+0x90>
 800c17e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c182:	460b      	mov	r3, r1
 800c184:	3a36      	subs	r2, #54	; 0x36
 800c186:	4432      	add	r2, r6
 800c188:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800c18c:	428a      	cmp	r2, r1
 800c18e:	dd0b      	ble.n	800c1a8 <scalbn+0x80>
 800c190:	ec45 4b11 	vmov	d1, r4, r5
 800c194:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800c200 <scalbn+0xd8>
 800c198:	f000 f83c 	bl	800c214 <copysign>
 800c19c:	a318      	add	r3, pc, #96	; (adr r3, 800c200 <scalbn+0xd8>)
 800c19e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1a2:	ec51 0b10 	vmov	r0, r1, d0
 800c1a6:	e7da      	b.n	800c15e <scalbn+0x36>
 800c1a8:	2a00      	cmp	r2, #0
 800c1aa:	dd08      	ble.n	800c1be <scalbn+0x96>
 800c1ac:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c1b0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c1b4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c1b8:	ec45 4b10 	vmov	d0, r4, r5
 800c1bc:	bd70      	pop	{r4, r5, r6, pc}
 800c1be:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800c1c2:	da0d      	bge.n	800c1e0 <scalbn+0xb8>
 800c1c4:	f24c 3350 	movw	r3, #50000	; 0xc350
 800c1c8:	429e      	cmp	r6, r3
 800c1ca:	ec45 4b11 	vmov	d1, r4, r5
 800c1ce:	dce1      	bgt.n	800c194 <scalbn+0x6c>
 800c1d0:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800c1f8 <scalbn+0xd0>
 800c1d4:	f000 f81e 	bl	800c214 <copysign>
 800c1d8:	a307      	add	r3, pc, #28	; (adr r3, 800c1f8 <scalbn+0xd0>)
 800c1da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1de:	e7e0      	b.n	800c1a2 <scalbn+0x7a>
 800c1e0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c1e4:	3236      	adds	r2, #54	; 0x36
 800c1e6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c1ea:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c1ee:	4620      	mov	r0, r4
 800c1f0:	4629      	mov	r1, r5
 800c1f2:	2200      	movs	r2, #0
 800c1f4:	4b06      	ldr	r3, [pc, #24]	; (800c210 <scalbn+0xe8>)
 800c1f6:	e7b2      	b.n	800c15e <scalbn+0x36>
 800c1f8:	c2f8f359 	.word	0xc2f8f359
 800c1fc:	01a56e1f 	.word	0x01a56e1f
 800c200:	8800759c 	.word	0x8800759c
 800c204:	7e37e43c 	.word	0x7e37e43c
 800c208:	43500000 	.word	0x43500000
 800c20c:	ffff3cb0 	.word	0xffff3cb0
 800c210:	3c900000 	.word	0x3c900000

0800c214 <copysign>:
 800c214:	ec51 0b10 	vmov	r0, r1, d0
 800c218:	ee11 0a90 	vmov	r0, s3
 800c21c:	ee10 2a10 	vmov	r2, s0
 800c220:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800c224:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800c228:	ea41 0300 	orr.w	r3, r1, r0
 800c22c:	ec43 2b10 	vmov	d0, r2, r3
 800c230:	4770      	bx	lr
	...

0800c234 <_init>:
 800c234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c236:	bf00      	nop
 800c238:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c23a:	bc08      	pop	{r3}
 800c23c:	469e      	mov	lr, r3
 800c23e:	4770      	bx	lr

0800c240 <_fini>:
 800c240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c242:	bf00      	nop
 800c244:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c246:	bc08      	pop	{r3}
 800c248:	469e      	mov	lr, r3
 800c24a:	4770      	bx	lr
