/* Copyright (c) 2015-2017, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */
#ifndef __GSI_REG_H__
#define __GSI_REG_H__

#define GSI_CFG_OFFS				0x00000000
#define BP_MTRIX_DISABLE_BMSK			0x00000020
#define BP_MTRIX_DISABLE_SHFT			5
#define GSI_PWR_CLPS_BMSK			0x00000010
#define GSI_PWR_CLPS_SHFT			4
#define UC_IS_MCS_BMSK				0x00000008
#define UC_IS_MCS_SHFT				3
#define DOUBLE_MCS_CLK_FREQ_BMSK		0x00000004
#define DOUBLE_MCS_CLK_FREQ_SHFT		2
#define MCS_ENABLE_BMSK				0x00000002
#define MCS_ENABLE_SHFT				1
#define GSI_ENABLE_BMSK				0x00000001
#define GSI_ENABLE_SHFT				0

#define GSI_MCS_CFG_OFFS			0x0000b000
#define MCS_CFG_ENABLE_BMSK			0x00000001
#define MCS_CFG_ENABLE_SHFT			0

#define GSI_MANAGER_MCS_CODE_VER_OFFS		0x00000008

#define GSI_ZEROS_OFFS				0x00000010

#define GSI_PERIPH_BASE_ADDR_LSB_OFFS		0x00000018

#define GSI_PERIPH_BASE_ADDR_MSB_OFFS		0x0000001c

#define GSI_MOQA_CFG_OFFS			0x00000030
#define CLIENT_OOWR_BMSK			0x00ff0000
#define CLIENT_OOWR_SHFT			16
#define CLIENT_OORD_BMSK			0x0000ff00
#define CLIENT_OORD_SHFT			8
#define CLIENT_REQ_PRIO_BMSK			0x000000ff
#define CLIENT_REQ_PRIO_SHFT			0

#define GSI_REE_CFG_OFFS			0x00000038
#define MAX_BURST_SIZE_BMSK			0x0000ff00
#define MAX_BURST_SIZE_SHFT			8
#define MOVE_TO_ESC_CLR_MODE_TRSH_BMSK		0x00000001
#define MOVE_TO_ESC_CLR_MODE_TRSH_SHFT		0

#define GSI_SHRAM_WR_WRR_OFFS			0x00000050
#define CLIENT3_WR_WEIGHT_BMSK			0x0000f000
#define CLIENT3_WR_WEIGHT_SHFT			12
#define CLIENT2_WR_WEIGHT_BMSK			0x00000f00
#define CLIENT2_WR_WEIGHT_SHFT			8
#define CLIENT1_WR_WEIGHT_BMSK			0x000000f0
#define CLIENT1_WR_WEIGHT_SHFT			4
#define CLIENT0_WR_WEIGHT_BMSK			0x0000000f
#define CLIENT0_WR_WEIGHT_SHFT			0

#define GSI_SHRAM_RD_WRR_OFFS			0x00000058
#define ACH_SHRAM_RD_WEIGHT_BMSK		0x00f00000
#define ACH_SHRAM_RD_WEIGHT_SHFT		20
#define IE_SHRAM_RD_WEIGHT_BMSK			0x000f0000
#define IE_SHRAM_RD_WEIGHT_SHFT			16
#define CSR_SHRAM_RD_WEIGHT_BMSK		0x0000f000
#define CSR_SHRAM_RD_WEIGHT_SHFT		12
#define RE_CNTXT_SHRAM_RD_WEIGHT_BMSK		0x00000f00
#define RE_CNTXT_SHRAM_RD_WEIGHT_SHFT		8
#define MCS_LD_SHRAM_RD_WEIGHT_BMSK		0x000000f0
#define MCS_LD_SHRAM_RD_WEIGHT_SHFT		4
#define EV_ENG_SHRAM_RD_WEIGHT_BMSK		0x0000000f
#define EV_ENG_SHRAM_RD_WEIGHT_SHFT		0

#define GSI_CGC_CTRL_OFFS			0x00000060
#define REGION_12_HW_CGC_EN_BMSK		0x00000800
#define REGION_12_HW_CGC_EN_SHFT		11
#define REGION_11_HW_CGC_EN_BMSK		0x00000400
#define REGION_11_HW_CGC_EN_SHFT		10
#define REGION_10_HW_CGC_EN_BMSK		0x00000200
#define REGION_10_HW_CGC_EN_SHFT		9
#define REGION_9_HW_CGC_EN_BMSK			0x00000100
#define REGION_9_HW_CGC_EN_SHFT			8
#define REGION_8_HW_CGC_EN_BMSK			0x00000080
#define REGION_8_HW_CGC_EN_SHFT			7
#define REGION_7_HW_CGC_EN_BMSK			0x00000040
#define REGION_7_HW_CGC_EN_SHFT			6
#define REGION_6_HW_CGC_EN_BMSK			0x00000020
#define REGION_6_HW_CGC_EN_SHFT			5
#define REGION_5_HW_CGC_EN_BMSK			0x00000010
#define REGION_5_HW_CGC_EN_SHFT			4
#define REGION_4_HW_CGC_EN_BMSK			0x00000008
#define REGION_4_HW_CGC_EN_SHFT			3
#define REGION_3_HW_CGC_EN_BMSK			0x00000004
#define REGION_3_HW_CGC_EN_SHFT			2
#define REGION_2_HW_CGC_EN_BMSK			0x00000002
#define REGION_2_HW_CGC_EN_SHFT			1
#define REGION_1_HW_CGC_EN_BMSK			0x00000001
#define REGION_1_HW_CGC_EN_SHFT			0

#define GSI_MSI_CACHEATTR_OFFS			0x00000080
#define MSI_AREQPRIORITY_BMSK			0x00000030
#define MSI_AREQPRIORITY_SHFT			4
#define MSI_ATRANSIENT_BMSK			0x00000008
#define MSI_ATRANSIENT_SHFT			3
#define MSI_ANOALLOCATE_BMSK			0x00000004
#define MSI_ANOALLOCATE_SHFT			2
#define MSI_AINNERSHARED_BMSK			0x00000002
#define MSI_AINNERSHARED_SHFT			1
#define MSI_ASHARED_BMSK			0x00000001
#define MSI_ASHARED_SHFT			0

#define GSI_EVENT_CACHEATTR_OFFS		0x00000084
#define EVT_AREQPRIORITY_BMSK			0x00000030
#define EVT_AREQPRIORITY_SHFT			4
#define EVT_ATRANSIENT_BMSK			0x00000008
#define EVT_ATRANSIENT_SHFT			3
#define EVT_ANOALLOCATE_BMSK			0x00000004
#define EVT_ANOALLOCATE_SHFT			2
#define EVT_AINNERSHARED_BMSK			0x00000002
#define EVT_AINNERSHARED_SHFT			1
#define EVT_ASHARED_BMSK			0x00000001
#define EVT_ASHARED_SHFT			0

#define GSI_DATA_CACHEATTR_OFFS			0x00000088
#define DATA_AREQPRIORITY_BMSK			0x00000030
#define DATA_AREQPRIORITY_SHFT			4
#define DATA_ATRANSIENT_BMSK			0x00000008
#define DATA_ATRANSIENT_SHFT			3
#define DATA_ANOALLOCATE_BMSK			0x00000004
#define DATA_ANOALLOCATE_SHFT			2
#define DATA_AINNERSHARED_BMSK			0x00000002
#define DATA_AINNERSHARED_SHFT			1
#define DATA_ASHARED_BMSK			0x00000001
#define DATA_ASHARED_SHFT			0

#define GSI_TRE_CACHEATTR_OFFS			0x00000090
#define TRE_AREQPRIORITY_BMSK			0x00000030
#define TRE_AREQPRIORITY_SHFT			4
#define TRE_ATRANSIENT_BMSK			0x00000008
#define TRE_ATRANSIENT_SHFT			3
#define TRE_ANOALLOCATE_BMSK			0x00000004
#define TRE_ANOALLOCATE_SHFT			2
#define TRE_AINNERSHARED_BMSK			0x00000002
#define TRE_AINNERSHARED_SHFT			1
#define TRE_ASHARED_BMSK			0x00000001
#define TRE_ASHARED_SHFT			0

#define GSI_IC_DISABLE_CHNL_BCK_PRS_LSB_OFFS	0x000000a0
#define CHNL_TLV_INT_BMSK			0x3f000000
#define CHNL_TLV_INT_SHFT			24
#define CHNL_CSR_INT_BMSK			0x00fc0000
#define CHNL_CSR_INT_SHFT			18
#define CHNL_INT_END_INT_BMSK			0x00001000
#define CHNL_INT_END_INT_SHFT			12
#define CHNL_EV_ENG_INT_BMSK			0x00000040
#define CHNL_EV_ENG_INT_SHFT			6
#define CHNL_REE_INT_BMSK			0x00000007
#define CHNL_REE_INT_SHFT			0

#define GSI_IC_DISABLE_CHNL_BCK_PRS_MSB_OFFS	0x000000a4
#define CHNL_UCONTROLLER_INT_BMSK		0x00fc0000
#define CHNL_UCONTROLLER_INT_SHFT		18
#define CHNL_RD_WR_INT_BMSK			0x00003000
#define CHNL_RD_WR_INT_SHFT			12
#define CHNL_DB_ENG_INT_BMSK			0x00000040
#define CHNL_DB_ENG_INT_SHFT			6
#define CHNL_TIMER_INT_BMSK			0x00000001
#define CHNL_TIMER_INT_SHFT			0

#define GSI_IC_GEN_EVNT_BCK_PRS_LSB_OFFS	0x000000a8
#define EVT_TLV_INT_BMSK			0x3f000000
#define EVT_TLV_INT_SHFT			24
#define EVT_CSR_INT_BMSK			0x00fc0000
#define EVT_CSR_INT_SHFT			18
#define EVT_INT_END_INT_BMSK			0x00001000
#define EVT_INT_END_INT_SHFT			12
#define EVT_EV_ENG_INT_BMSK			0x00000040
#define EVT_EV_ENG_INT_SHFT			6
#define EVT_REE_INT_BMSK			0x00000007
#define EVT_REE_INT_SHFT			0

#define GSI_IC_GEN_EVNT_BCK_PRS_MSB_OFFS	0x000000ac
#define EVT_UCONTROLLER_INT_BMSK		0x00fc0000
#define EVT_UCONTROLLER_INT_SHFT		18
#define EVT_RD_WR_INT_BMSK			0x00003000
#define EVT_RD_WR_INT_SHFT			12
#define EVT_DB_ENG_INT_BMSK			0x00000040
#define EVT_DB_ENG_INT_SHFT			6
#define EVT_TIMER_INT_BMSK			0x00000001
#define EVT_TIMER_INT_SHFT			0

#define GSI_IC_GEN_INT_BCK_PRS_LSB_OFFS		0x000000b0
#define INT_TLV_INT_BMSK			0x3f000000
#define INT_TLV_INT_SHFT			24
#define INT_CSR_INT_BMSK			0x00fc0000
#define INT_CSR_INT_SHFT			18
#define INT_INT_END_INT_BMSK			0x00001000
#define INT_INT_END_INT_SHFT			12
#define INT_EV_ENG_INT_BMSK			0x00000040
#define INT_EV_ENG_INT_SHFT			6
#define INT_REE_INT_BMSK			0x00000007
#define INT_REE_INT_SHFT			0

#define GSI_IC_GEN_INT_BCK_PRS_MSB_OFFS		0x000000b4
#define INT_UCONTROLLER_INT_BMSK		0x00fc0000
#define INT_UCONTROLLER_INT_SHFT		18
#define INT_RD_WR_INT_BMSK			0x00003000
#define INT_RD_WR_INT_SHFT			12
#define INT_DB_ENG_INT_BMSK			0x00000040
#define INT_DB_ENG_INT_SHFT			6
#define INT_TIMER_INT_BMSK			0x00000001
#define INT_TIMER_INT_SHFT			0

#define GSI_IC_STOP_INT_MOD_BCK_PRS_LSB_OFFS	0x000000b8
#define TLV_INT_BMSK				0x3f000000
#define TLV_INT_SHFT				24
#define CSR_INT_BMSK				0x00fc0000
#define CSR_INT_SHFT				18
#define INT_END_INT_BMSK			0x00001000
#define INT_END_INT_SHFT			12
#define EV_ENG_INT_BMSK				0x00000040
#define EV_ENG_INT_SHFT				6
#define REE_INT_BMSK				0x00000007
#define REE_INT_SHFT				0

#define GSI_IC_STOP_INT_MOD_BCK_PRS_MSB_OFFS	0x000000bc
#define UCONTROLLER_INT_BMSK			0x00fc0000
#define UCONTROLLER_INT_SHFT			18
#define RD_WR_INT_BMSK				0x00003000
#define RD_WR_INT_SHFT				12
#define DB_ENG_INT_BMSK				0x00000040
#define DB_ENG_INT_SHFT				6
#define TIMER_INT_BMSK				0x00000001
#define TIMER_INT_SHFT				0

#define GSI_IC_PROCESS_DESC_BCK_PRS_LSB_OFFS	0x000000c0
#define DESC_TLV_INT_BMSK			0x3f000000
#define DESC_TLV_INT_SHFT			24
#define DESC_CSR_INT_BMSK			0x00fc0000
#define DESC_CSR_INT_SHFT			18
#define DESC_INT_END_INT_BMSK			0x00001000
#define DESC_INT_END_INT_SHFT			12
#define DESC_EV_ENG_INT_BMSK			0x00000040
#define DESC_EV_ENG_INT_SHFT			6
#define DESC_REE_INT_BMSK			0x00000007
#define DESC_REE_INT_SHFT			0

#define GSI_IC_PROCESS_DESC_BCK_PRS_MSB_OFFS	0x000000c4
#define DESC_UCONTROLLER_INT_BMSK		0x00fc0000
#define DESC_UCONTROLLER_INT_SHFT		18
#define DESC_RD_WR_INT_BMSK			0x00003000
#define DESC_RD_WR_INT_SHFT			12
#define DESC_DB_ENG_INT_BMSK			0x00000040
#define DESC_DB_ENG_INT_SHFT			6
#define DESC_TIMER_INT_BMSK			0x00000001
#define DESC_TIMER_INT_SHFT			0

#define GSI_IC_TLV_STOP_BCK_PRS_LSB_OFFS	0x000000c8
#define STOP_TLV_INT_BMSK			0x3f000000
#define STOP_TLV_INT_SHFT			24
#define STOP_CSR_INT_BMSK			0x00fc0000
#define STOP_CSR_INT_SHFT			18
#define STOP_INT_END_INT_BMSK			0x00001000
#define STOP_INT_END_INT_SHFT			12
#define STOP_EV_ENG_INT_BMSK			0x00000040
#define STOP_EV_ENG_INT_SHFT			6
#define STOP_REE_INT_BMSK			0x00000007
#define STOP_REE_INT_SHFT			0

#define GSI_IC_TLV_STOP_BCK_PRS_MSB_OFFS	0x000000cc
#define STOP_UCONTROLLER_INT_BMSK		0x00fc0000
#define STOP_UCONTROLLER_INT_SHFT		18
#define STOP_RD_WR_INT_BMSK			0x00003000
#define STOP_RD_WR_INT_SHFT			12
#define STOP_DB_ENG_INT_BMSK			0x00000040
#define STOP_DB_ENG_INT_SHFT			6
#define STOP_TIMER_INT_BMSK			0x00000001
#define STOP_TIMER_INT_SHFT			0

#define GSI_IC_TLV_RESET_BCK_PRS_LSB_OFFS	0x000000d0
#define RST_TLV_INT_BMSK			0x3f000000
#define RST_TLV_INT_SHFT			24
#define RST_CSR_INT_BMSK			0x00fc0000
#define RST_CSR_INT_SHFT			18
#define RST_INT_END_INT_BMSK			0x00001000
#define RST_INT_END_INT_SHFT			12
#define RST_EV_ENG_INT_BMSK			0x00000040
#define RST_EV_ENG_INT_SHFT			6
#define RST_REE_INT_BMSK			0x00000007
#define RST_REE_INT_SHFT			0

#define GSI_IC_TLV_RESET_BCK_PRS_MSB_OFFS	0x000000d4
#define RST_UCONTROLLER_INT_BMSK		0x00fc0000
#define RST_UCONTROLLER_INT_SHFT		18
#define RST_RD_WR_INT_BMSK			0x00003000
#define RST_RD_WR_INT_SHFT			12
#define RST_DB_ENG_INT_BMSK			0x00000040
#define RST_DB_ENG_INT_SHFT			6
#define RST_TIMER_INT_BMSK			0x00000001
#define RST_TIMER_INT_SHFT			0

#define GSI_IC_RGSTR_TIMER_BCK_PRS_LSB_OFFS	0x000000d8
#define TMR_TLV_INT_BMSK			0x3f000000
#define TMR_TLV_INT_SHFT			24
#define TMR_CSR_INT_BMSK			0x00fc0000
#define TMR_CSR_INT_SHFT			18
#define TMR_INT_END_INT_BMSK			0x00001000
#define TMR_INT_END_INT_SHFT			12
#define TMR_EV_ENG_INT_BMSK			0x00000040
#define TMR_EV_ENG_INT_SHFT			6
#define TMR_REE_INT_BMSK			0x00000007
#define TMR_REE_INT_SHFT			0

#define GSI_IC_RGSTR_TIMER_BCK_PRS_MSB_OFFS	0x000000dc
#define TMR_UCONTROLLER_INT_BMSK		0x00fc0000
#define TMR_UCONTROLLER_INT_SHFT		18
#define TMR_RD_WR_INT_BMSK			0x00003000
#define TMR_RD_WR_INT_SHFT			12
#define TMR_DB_ENG_INT_BMSK			0x00000040
#define TMR_DB_ENG_INT_SHFT			6
#define TMR_TIMER_INT_BMSK			0x00000001
#define TMR_TIMER_INT_SHFT			0

#define GSI_IC_READ_BCK_PRS_LSB_OFFS		0x000000e0
#define RD_TLV_INT_BMSK				0x3f000000
#define RD_TLV_INT_SHFT				24
#define RD_CSR_INT_BMSK				0x00fc0000
#define RD_CSR_INT_SHFT				18
#define RD_INT_END_INT_BMSK			0x00001000
#define RD_INT_END_INT_SHFT			12
#define RD_EV_ENG_INT_BMSK			0x00000040
#define RD_EV_ENG_INT_SHFT			6
#define RD_REE_INT_BMSK				0x00000007
#define RD_REE_INT_SHFT				0

#define GSI_IC_READ_BCK_PRS_MSB_OFFS		0x000000e4
#define RD_UCONTROLLER_INT_BMSK			0x00fc0000
#define RD_UCONTROLLER_INT_SHFT			18
#define RD_RD_WR_INT_BMSK			0x00003000
#define RD_RD_WR_INT_SHFT			12
#define RD_DB_ENG_INT_BMSK			0x00000040
#define RD_DB_ENG_INT_SHFT			6
#define RD_TIMER_INT_BMSK			0x00000001
#define RD_TIMER_INT_SHFT			0

#define GSI_IC_WRITE_BCK_PRS_LSB_OFFS		0x000000e8
#define WR_TLV_INT_BMSK				0x3f000000
#define WR_TLV_INT_SHFT				24
#define WR_CSR_INT_BMSK				0x00fc0000
#define WR_CSR_INT_SHFT				18
#define WR_INT_END_INT_BMSK			0x00001000
#define WR_INT_END_INT_SHFT			12
#define WR_EV_ENG_INT_BMSK			0x00000040
#define WR_EV_ENG_INT_SHFT			6
#define WR_REE_INT_BMSK				0x00000007
#define WR_REE_INT_SHFT				0

#define GSI_IC_WRITE_BCK_PRS_MSB_OFFS		0x000000ec
#define WR_UCONTROLLER_INT_BMSK			0x00fc0000
#define WR_UCONTROLLER_INT_SHFT			18
#define WR_RD_WR_INT_BMSK			0x00003000
#define WR_RD_WR_INT_SHFT			12
#define WR_DB_ENG_INT_BMSK			0x00000040
#define WR_DB_ENG_INT_SHFT			6
#define WR_TIMER_INT_BMSK			0x00000001
#define WR_TIMER_INT_SHFT			0

#define GSI_IC_UCONTROLLER_GPR_BCK_PRS_LSB_OFFS	0x000000f0
#define UC_TLV_INT_BMSK				0x3f000000
#define UC_TLV_INT_SHFT				24
#define UC_CSR_INT_BMSK				0x00fc0000
#define UC_CSR_INT_SHFT				18
#define UC_INT_END_INT_BMSK			0x00001000
#define UC_INT_END_INT_SHFT			12
#define UC_EV_ENG_INT_BMSK			0x00000040
#define UC_EV_ENG_INT_SHFT			6
#define UC_REE_INT_BMSK				0x00000007
#define UC_REE_INT_SHFT				0

#define GSI_IC_UCONTROLLER_GPR_BCK_PRS_MSB_OFFS	0x000000f4
#define UC_UCONTROLLER_INT_BMSK			0x00fc0000
#define UC_UCONTROLLER_INT_SHFT			18
#define UC_RD_WR_INT_BMSK			0x00003000
#define UC_RD_WR_INT_SHFT			12
#define UC_DB_ENG_INT_BMSK			0x00000040
#define UC_DB_ENG_INT_SHFT			6
#define UC_TIMER_INT_BMSK			0x00000001
#define UC_TIMER_INT_SHFT			0

#define GSI_IC_INT_WEIGHT_REE_OFFS		0x00000100
#define CH_EMPTY_INT_WEIGHT_BMSK		0x00000f00
#define CH_EMPTY_INT_WEIGHT_SHFT		8
#define NEW_RE_INT_WEIGHT_BMSK			0x000000f0
#define NEW_RE_INT_WEIGHT_SHFT			4
#define STOP_CH_COMP_INT_WEIGHT_BMSK		0x0000000f
#define STOP_CH_COMP_INT_WEIGHT_SHFT		0

#define GSI_IC_INT_WEIGHT_EVT_ENG_OFFS		0x00000104
#define EVNT_ENG_INT_WEIGHT_BMSK		0x0000000f
#define EVNT_ENG_INT_WEIGHT_SHFT		0

#define GSI_IC_INT_WEIGHT_INT_ENG_OFFS		0x00000108
#define INT_ENG_INT_WEIGHT_BMSK			0x0000000f
#define INT_ENG_INT_WEIGHT_SHFT			0

#define GSI_IC_INT_WEIGHT_CSR_OFFS		0x0000010c
#define CH_START_CMD_INT_WEIGHT_BMSK		0x00f00000
#define CH_START_CMD_INT_WEIGHT_SHFT		20
#define CH_STOP_CMD_INT_WEIGHT_BMSK		0x000f0000
#define CH_STOP_CMD_INT_WEIGHT_SHFT		16
#define CH_RESET_CMD_INT_WEIGHT_BMSK		0x0000f000
#define CH_RESET_CMD_INT_WEIGHT_SHFT		12
#define CH_ALLOC_CMD_INT_WEIGHT_BMSK		0x00000f00
#define CH_ALLOC_CMD_INT_WEIGHT_SHFT		8
#define EV_RESET_CMD_INT_WEIGHT_BMSK		0x000000f0
#define EV_RESET_CMD_INT_WEIGHT_SHFT		4
#define EV_ALLOC_CMD_INT_WEIGHT_BMSK		0x0000000f
#define EV_ALLOC_CMD_INT_WEIGHT_SHFT		0

#define GSI_IC_INT_WEIGHT_TLV_ENG_OFFS		0x00000110
#define TLV_INT_WEIGHT_BMSK			0x0000000f
#define TLV_INT_WEIGHT_SHFT			0

#define GSI_IC_INT_WEIGHT_TIMER_ENG_OFFS	0x00000114
#define TIMER_INT_WEIGHT_BMSK			0x0000000f
#define TIMER_INT_WEIGHT_SHFT			0

#define GSI_IC_INT_WEIGHT_DB_ENG_OFFS		0x00000118
#define NEW_DB_INT_WEIGHT_BMSK			0x0000000f
#define NEW_DB_INT_WEIGHT_SHFT			0

#define GSI_IC_INT_WEIGHT_RD_WR_ENG_OFFS	0x0000011c
#define WRITE_INT_WEIGHT_BMSK			0x000000f0
#define WRITE_INT_WEIGHT_SHFT			4
#define READ_INT_WEIGHT_BMSK			0x0000000f
#define READ_INT_WEIGHT_SHFT			0
#define GSI_IC_INT_WEIGHT_UCONTROLLER_ENG_OFFS	0x00000120
#define GP_INT_WEIGHT_BMSK			0x0000000f
#define GP_INT_WEIGHT_SHFT			0

#define GSI_MANAGER_EE_QOS_n_OFFS(n)		(0x00000300 + 0x0004 * (n))
#define GSI_MANAGER_EE_QOS_n_MAXn		3
#define MAX_EV_ALLOC_BMSK			0x001f0000
#define MAX_EV_ALLOC_SHFT			16
#define MAX_CH_ALLOC_BMSK			0x00001f00
#define MAX_CH_ALLOC_SHFT			8
#define EE_PRIO_BMSK				0x00000003
#define EE_PRIO_SHFT				0

#define GSI_SHRAM_PTR_CH_CNTXT_BASE_ADDR_OFFS	0x00000200
#define CHAN_SHRAM_PTR_BMSK			0x0000ffff
#define CHAN_SHRAM_PTR_SHFT			0

#define GSI_SHRAM_PTR_EV_CNTXT_BASE_ADDR_OFFS	0x00000204
#define EVT_SHRAM_PTR_BMSK			0x0000ffff
#define EVT_SHRAM_PTR_SHFT			0

#define GSI_SHRAM_PTR_RE_STORAGE_BASE_ADDR_OFFS	0x00000208
#define RE_SHRAM_PTR_BMSK			0x0000ffff
#define RE_SHRAM_PTR_SHFT			0

#define GSI_SHRAM_PTR_RE_ESC_BUF_BASE_ADDR_OFFS	0x0000020c
#define ESC_SHRAM_PTR_BMSK			0x0000ffff
#define ESC_HRAM_PTR_SHFT			0

#define GSI_SHRAM_PTR_EE_SCRACH_BASE_ADDR_OFFS	0x00000240
#define SHRAM_PTR_BMSK				0x0000ffff
#define SHRAM_PTR_SHFT				0

#define GSI_SHRAM_PTR_FUNC_STACK_BASE_ADDR_OFFS	0x00000244
#define FUNC_SHRAM_PTR_BMSK			0x0000ffff
#define FUNC_SHRAM_PTR_SHFT			0

#define GSI_IRAM_PTR_CH_CMD_OFFS		0x00000400
#define CMD_IRAM_PTR_BMSK			0x00000fff
#define CMD_IRAM_PTR_SHFT			0

#define GSI_IRAM_PTR_EE_GENERIC_CMD_OFFS	0x00000404
#define EE_IRAM_PTR_BMSK			0x00000fff
#define EE_IRAM_PTR_SHFT			0

#define GSI_IRAM_PTR_CH_DB_OFFS			0x00000418
#define CH_DB_IRAM_PTR_BMSK			0x00000fff
#define CH_DB_IRAM_PTR_SHFT			0

#define GSI_IRAM_PTR_EV_DB_OFFS			0x0000041c
#define EV_DB_IRAM_PTR_BMSK			0x00000fff
#define EV_DB_IRAM_PTR_SHFT			0

#define GSI_IRAM_PTR_NEW_RE_OFFS		0x00000420
#define NEW_RE_IRAM_PTR_BMSK			0x00000fff
#define NEW_RE_IRAM_PTR_SHFT			0

#define GSI_IRAM_PTR_CH_DIS_COMP_OFFS		0x00000424
#define DIS_IRAM_PTR_BMSK			0x00000fff
#define DIS_IRAM_PTR_SHFT			0

#define GSI_IRAM_PTR_CH_EMPTY_OFFS		0x00000428
#define EMPTY_IRAM_PTR_BMSK			0x00000fff
#define EMPTY_IRAM_PTR_SHFT			0

#define GSI_IRAM_PTR_EVENT_GEN_COMP_OFFS	0x0000042c
#define EVT_IRAM_PTR_BMSK			0x00000fff
#define EVT_IRAM_PTR_SHFT			0

#define GSI_IRAM_PTR_PERIPH_IF_TLV_IN_0_OFFS	0x00000430
#define IN_0_IRAM_PTR_BMSK			0x00000fff
#define IN_0_IRAM_PTR_SHFT			0

#define GSI_IRAM_PTR_PERIPH_IF_TLV_IN_2_OFFS	0x00000434
#define IN_2_IRAM_PTR_BMSK			0x00000fff
#define IN_2_IRAM_PTR_SHFT			0

#define GSI_IRAM_PTR_PERIPH_IF_TLV_IN_1_OFFS	0x00000438
#define IN_1_IRAM_PTR_BMSK			0x00000fff
#define IN_1_IRAM_PTR_SHFT			0

#define GSI_IRAM_PTR_TIMER_EXPIRED_OFFS		0x0000043c
#define TMR_IRAM_PTR_BMSK			0x00000fff
#define TMR_IRAM_PTR_SHFT			0

#define GSI_IRAM_PTR_WRITE_ENG_COMP_OFFS	0x00000440
#define WR_IRAM_PTR_BMSK			0x00000fff
#define WR_IRAM_PTR_SHFT			0

#define GSI_IRAM_PTR_READ_ENG_COMP_OFFS		0x00000444
#define RD_IRAM_PTR_BMSK			0x00000fff
#define RD_IRAM_PTR_SHFT			0

#define GSI_IRAM_PTR_UC_GP_INT_OFFS		0x00000448
#define UC_IRAM_PTR_BMSK			0x00000fff
#define UC_IRAM_PTR_SHFT			0

#define GSI_IRAM_PTR_INT_MOD_STOPED_OFFS	0x0000044c
#define STOP_IRAM_PTR_BMSK			0x00000fff
#define STOP_IRAM_PTR_SHFT			0

#define GSI_INST_RAM_n_OFFS(n)			(0x00004000 + 0x0004 * (n))
#define GSI_INST_RAM_n_MAXn			4095
#define INST_BYTE_3_BMSK			0xff000000
#define INST_BYTE_3_SHFT			24
#define INST_BYTE_2_BMSK			0x00ff0000
#define INST_BYTE_2_SHFT			16
#define INST_BYTE_1_BMSK			0x0000ff00
#define INST_BYTE_1_SHFT			8
#define INST_BYTE_0_BMSK			0x000000ff
#define INST_BYTE_0_SHFT			0

#define GSI_SHRAM_n_OFFS(n)			(0x00002000 + 0x0004 * (n))
#define GSI_SHRAM_n_MAXn			1023

#define GSI_TEST_BUS_SEL_OFFS			0x00001000
#define GSI_TESTBUS_SEL_BMSK			0x000000ff
#define GSI_TESTBUS_SEL_SHFT			0

#define GSI_TEST_BUS_REG_OFFS			0x00001008

#define GSI_DEBUG_BUSY_REG_OFFS			0x00001010
#define REE_PWR_CLPS_BUSY_BMSK			0x00000080
#define REE_PWR_CLPS_BUSY_SHFT			7
#define INT_ENG_BUSY_BMSK			0x00000040
#define INT_ENG_BUSY_SHFT			6
#define EV_ENG_BUSY_BMSK			0x00000020
#define EV_ENG_BUSY_SHFT			5
#define RD_WR_BUSY_BMSK				0x00000010
#define RD_WR_BUSY_SHFT				4
#define TIMER_BUSY_BMSK				0x00000008
#define TIMER_BUSY_SHFT				3
#define MCS_BUSY_BMSK				0x00000004
#define MCS_BUSY_SHFT				2
#define REE_BUSY_BMSK				0x00000002
#define REE_BUSY_SHFT				1
#define CSR_BUSY_BMSK				0x00000001
#define CSR_BUSY_SHFT				0

#define GSI_DEBUG_COUNTER_CFGn_OFFS(n)		(0x00001200 + 0x0004 * (n))
#define GSI_DEBUG_COUNTER_CFGn_MAXn		7
#define TIMER_VALUE_BMSK			0x3ff80000
#define TIMER_VALUE_SHFT			19
#define VIRTUAL_CHNL_BMSK			0x0007f000
#define VIRTUAL_CHNL_SHFT			12
#define DBG_EE_BMSK				0x00000f00
#define DBG_EE_SHFT				8
#define EVNT_TYPE_BMSK				0x000000f0
#define EVNT_TYPE_SHFT				4
#define CLR_AT_READ_BMSK			0x00000004
#define CLR_AT_READ_SHFT			2
#define STOP_AT_WRAP_ARND_BMSK			0x00000002
#define STOP_AT_WRAP_ARND_SHFT			1
#define DBG_ENABLE_BMSK				0x00000001
#define DBG_ENABLE_SHFT				0

#define GSI_DEBUG_COUNTERn_OFFS(n)		(0x00001240 + 0x0004 * (n))
#define GSI_DEBUG_COUNTERn_MAXn			7
#define COUNTER_VALUE_BMSK			0x0000ffff
#define COUNTER_VALUE_SHFT			0

#define GSI_DEBUG_PC_FROM_SW_OFFS		0x00001040
#define DBG_SW_IRAM_PTR_BMSK			0x00000fff
#define DBG_SW_IRAM_PTR_SHFT			0

#define GSI_DEBUG_SW_STALL_OFFS			0x00001044
#define MCS_STALL_BMSK				0x00000001
#define MCS_STALL_SHFT				0

#define GSI_DEBUG_PC_FOR_DEBUG_OFFS		0x00001048
#define DBG_PC_IRAM_PTR_BMSK			0x00000fff
#define DBG_PC_IRAM_PTR_SHFT			0

#define GSI_DEBUG_QSB_LOG_SEL_OFFS		0x00001050
#define SEL_MID_BMSK				0x00ff0000
#define SEL_MID_SHFT				16
#define SEL_TID_BMSK				0x0000ff00
#define SEL_TID_SHFT				8
#define SEL_WRITE_BMSK				0x00000001
#define SEL_WRITE_SHFT				0

#define GSI_DEBUG_QSB_LOG_CLR_OFFS		0x00001058
#define LOG_CLR_BMSK				0x00000001
#define LOG_CLR_SHFT				0

#define GSI_DEBUG_QSB_LOG_ERR_TRNS_ID_OFFS	0x00001060
#define ERR_SAVED_BMSK				0x01000000
#define ERR_SAVED_SHFT				24
#define ERR_MID_BMSK				0x00ff0000
#define ERR_MID_SHFT				16
#define ERR_TID_BMSK				0x0000ff00
#define ERR_TID_SHFT				8
#define ERR_WRITE_BMSK				0x00000001
#define ERR_WRITE_SHFT				0

#define GSI_DEBUG_QSB_LOG_0_OFFS		0x00001064

#define GSI_DEBUG_QSB_LOG_1_OFFS		0x00001068
#define AREQPRIORITY_BMSK			0xf0000000
#define AREQPRIORITY_SHFT			28
#define ASIZE_BMSK				0x0f000000
#define ASIZE_SHFT				24
#define ALEN_BMSK				0x00f00000
#define ALEN_SHFT				20
#define AOOOWR_BMSK				0x00040000
#define AOOOWR_SHFT				18
#define AOOORD_BMSK				0x00020000
#define AOOORD_SHFT				17
#define ATRANSIENT_BMSK				0x00010000
#define ATRANSIENT_SHFT				16
#define ACACHEABLE_BMSK				0x00008000
#define ACACHEABLE_SHFT				15
#define ASHARED_BMSK				0x00004000
#define ASHARED_SHFT				14
#define ANOALLOCATE_BMSK			0x00002000
#define ANOALLOCATE_SHFT			13
#define AINNERSHARED_BMSK			0x00001000
#define AINNERSHARED_SHFT			12
#define ADDR_43_32_BMSK				0x00000fff
#define ADDR_43_32_SHFT				0

#define GSI_DEBUG_QSB_LOG_2_OFFS		0x0000106c
#define AMEMTYPE_BMSK				0x0000f000
#define AMEMTYPE_SHFT				12
#define AMMUSID_BMSK				0x00000fff
#define AMMUSID_SHFT				0

#define GSI_DEBUG_QSB_LOG_LAST_MISC_IDn_OFFS(n)	(0x00001070 + 0x0004 * (n))
#define GSI_DEBUG_QSB_LOG_LAST_MISC_IDn_MAXn	3
#define MID_BMSK				0xf8000000
#define MID_SHFT				27
#define TID_BMSK				0x07c00000
#define TID_SHFT				22
#define WRITE_BMSK				0x00200000
#define WRITE_SHFT				21
#define ADDR_20_0_BMSK				0x001fffff
#define ADDR_20_0_SHFT				0

#define GSI_DEBUG_SW_RF_n_WRITE_OFFS(n)		(0x00001080 + 0x0004 * (n))
#define GSI_DEBUG_SW_RF_n_WRITE_MAXn		31

#define GSI_DEBUG_SW_RF_n_READ_OFFS(n)		(0x00001100 + 0x0004 * (n))
#define GSI_DEBUG_SW_RF_n_READ_MAXn		31

#define GSI_DEBUG_EE_n_CH_k_VP_TABLE_OFFS(k, n) \
					(0x00001400 + 0x0080 * (n) + 0x04 * (k))
#define GSI_DEBUG_EE_n_CH_k_VP_TABLE_MAXk	30
#define GSI_DEBUG_EE_n_CH_k_VP_TABLE_MAXn	3
#define CH_VALID_BMSK				0x00000020
#define CH_VALID_SHFT				5
#define PHY_CH_BMSK				0x0000001f
#define PHY_CH_SHFT				0

#define GSI_DEBUG_EE_n_EV_k_VP_TABLE_OFFS(k, n) \
					(0x00001600 + 0x0080 * (n) + 0x04 * (k))
#define GSI_DEBUG_EE_n_EV_k_VP_TABLE_MAXk	15
#define GSI_DEBUG_EE_n_EV_k_VP_TABLE_MAXn	3
#define EV_VALID_BMSK				0x00000020
#define EV_VALID_SHFT				5
#define PHY_EV_CH_BMSK				0x0000001f
#define PHY_EV_CH_SHFT				0

#define GSI_UC_SRC_IRQ_OFFS			0x00000500
#define IC_2_UC_MCS_INT_VLD_BMSK		0x00000008
#define IC_2_UC_MCS_INT_VLD_SHFT		3
#define ACC_2_UC_MCS_GO_ACK_BMSK		0x00000004
#define ACC_2_UC_MCS_GO_ACK_SHFT		2
#define UC_ACC_CMPLT_BMSK			0x00000002
#define UC_ACC_CMPLT_SHFT			1
#define UC_ACC_GO_BMSK				0x00000001
#define UC_ACC_GO_SHFT				0

#define GSI_UC_SRC_IRQ_MSK_OFFS			0x00000504
#define MSK_IC_2_UC_MCS_INT_VLD_BMSK		0x00000008
#define MSK_IC_2_UC_MCS_INT_VLD_SHFT		3
#define MSK_ACC_2_UC_MCS_GO_ACK_BMSK		0x00000004
#define MSK_ACC_2_UC_MCS_GO_ACK_SHFT		2
#define MSK_UC_ACC_CMPLT_BMSK			0x00000002
#define MSK_UC_ACC_CMPLT_SHFT			1
#define MSK_UC_ACC_GO_BMSK			0x00000001
#define MSK_UC_ACC_GO_SHFT			0

#define GSI_UC_SRC_IRQ_CLR_OFFS			0x00000508
#define CLR_IC_2_UC_MCS_INT_VLD_BMSK		0x00000008
#define CLR_IC_2_UC_MCS_INT_VLD_SHFT		3
#define CLR_ACC_2_UC_MCS_GO_ACK_BMSK		0x00000004
#define CLR_ACC_2_UC_MCS_GO_ACK_SHFT		2
#define CLR_UC_ACC_CMPLT_BMSK			0x00000002
#define CLR_UC_ACC_CMPLT_SHFT			1
#define CLR_UC_ACC_GO_BMSK			0x00000001
#define CLR_UC_ACC_GO_SHFT			0

#define GSI_ACC_ARGS_n_OFFS(n)			(0x0000050c + 0x0004 * (n))
#define GSI_ACC_ARGS_n_MAXn			5

#define GSI_ACC_ROUTINE_OFFS			0x00000524

#define GSI_ACC_GO_OFFS				0x00000528
#define TIMER_GO_BMSK				0x00000040
#define TIMER_GO_SHFT				6
#define RW_ENG_GO_BMSK				0x00000020
#define RW_ENG_GO_SHFT				5
#define INT_ENG_GO_BMSK				0x00000010
#define INT_ENG_GO_SHFT				4
#define TLV_OUT_GO_BMSK				0x00000008
#define TLV_OUT_GO_SHFT				3
#define CSR_GO_BMSK				0x00000004
#define CSR_GO_SHFT				2
#define RE_ENG_GO_BMSK				0x00000002
#define RE_ENG_GO_SHFT				1
#define EV_ENG_GO_BMSK				0x00000001
#define EV_ENG_GO_SHFT				0

#define GSI_ACC_2_UC_MCS_STTS_OFFS		0x0000052c

#define GSI_ACC_2_UC_MCS_RET_VAL_LSB_OFFS	0x00000530

#define GSI_ACC_2_UC_MCS_RET_VAL_MSB_OFFS	0x00000534

#define GSI_IC_2_UC_MCS_VLD_OFFS		0x00000538

#define GSI_IC_2_UC_MCS_PC_OFFS			0x0000053c

#define GSI_IC_2_UC_MCS_ARGS_n_OFFS(n)		(0x00000540 + 0x0004 * (n))
#define GSI_IC_2_UC_MCS_ARGS_n_MAXn		5

#define GSI_UC_TLV_IN_VLD_OFFS			0x00000558
#define GSI_UC_TLV_IN_VLD_BMSK			0x00000001
#define GSI_UC_TLV_IN_VLD_SHFT			0

#define GSI_UC_TLV_IN_ROUTINE_OFFS		0x0000055c

#define GSI_UC_TLV_IN_ARGS_n_OFFS(n)		(0x00000560 + 0x0004 * (n))
#define GSI_UC_TLV_IN_ARGS_n_MAXn		5

#define GSI_EE_n_GSI_CH_k_CNTXT_0_OFFS(k, n) \
					(0x0001c000 + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_GSI_CH_k_CNTXT_0_MAXk		30
#define GSI_EE_n_GSI_CH_k_CNTXT_0_MAXn		3
#define ELEMENT_SIZE_BMSK			0xff000000
#define ELEMENT_SIZE_SHFT			24
#define CHSTATE_BMSK				0x00f00000
#define CHSTATE_SHFT				20
#define ERINDEX_BMSK				0x0007c000
#define ERINDEX_SHFT				14
#define CHID_BMSK				0x00001f00
#define CHID_SHFT				8
#define EE_BMSK					0x000000f0
#define EE_SHFT					4
#define CHTYPE_DIR_BMSK				0x00000008
#define CHTYPE_DIR_SHFT				3
#define CHTYPE_PROTOCOL_BMSK			0x00000007
#define CHTYPE_PROTOCOL_SHFT			0

#define GSI_EE_n_GSI_CH_k_CNTXT_1_OFFS(k, n) \
					(0x0001c004 + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_GSI_CH_k_CNTXT_1_MAXk		30
#define GSI_EE_n_GSI_CH_k_CNTXT_1_MAXn		3
#define R_LENGTH_BMSK				0x0000ffff
#define R_LENGTH_SHFT				0

#define GSI_EE_n_GSI_CH_k_CNTXT_2_OFFS(k, n) \
					(0x0001c008 + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_GSI_CH_k_CNTXT_2_MAXk		30
#define GSI_EE_n_GSI_CH_k_CNTXT_2_MAXn		3

#define GSI_EE_n_GSI_CH_k_CNTXT_3_OFFS(k, n) \
					(0x0001c00c + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_GSI_CH_k_CNTXT_3_MAXk		30
#define GSI_EE_n_GSI_CH_k_CNTXT_3_MAXn		3

#define GSI_EE_n_GSI_CH_k_CNTXT_4_OFFS(k, n) \
					(0x0001c010 + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_GSI_CH_k_CNTXT_4_MAXk		30
#define GSI_EE_n_GSI_CH_k_CNTXT_4_MAXn		3

#define GSI_EE_n_GSI_CH_k_CNTXT_5_OFFS(k, n) \
					(0x0001c014 + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_GSI_CH_k_CNTXT_5_MAXk		30
#define GSI_EE_n_GSI_CH_k_CNTXT_5_MAXn		3

#define GSI_EE_n_GSI_CH_k_CNTXT_6_OFFS(k, n) \
					(0x0001c018 + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_GSI_CH_k_CNTXT_6_MAXk		30
#define GSI_EE_n_GSI_CH_k_CNTXT_6_MAXn		3

#define GSI_EE_n_GSI_CH_k_CNTXT_7_OFFS(k, n) \
					(0x0001c01c + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_GSI_CH_k_CNTXT_7_MAXk		30
#define GSI_EE_n_GSI_CH_k_CNTXT_7_MAXn		3

#define GSI_EE_n_GSI_CH_k_RE_FETCH_READ_PTR_OFFS(k, n) \
					(0x0001c054 + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_GSI_CH_k_RE_FETCH_READ_PTR_MAXk 30
#define GSI_EE_n_GSI_CH_k_RE_FETCH_READ_PTR_MAXn 3
#define READ_PTR_BMSK				0x0000ffff
#define READ_PTR_SHFT				0

#define GSI_EE_n_GSI_CH_k_RE_FETCH_WRITE_PTR_OFFS(k, n) \
					(0x0001c058 + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_GSI_CH_k_RE_FETCH_WRITE_PTR_MAXk 30
#define GSI_EE_n_GSI_CH_k_RE_FETCH_WRITE_PTR_MAXn 3
#define RE_INTR_DB_BMSK				0x0000ffff
#define RE_INTR_DB_SHFT				0

#define GSI_EE_n_GSI_CH_k_QOS_OFFS(k, n) \
					(0x0001c05c + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_GSI_CH_k_QOS_MAXk		30
#define GSI_EE_n_GSI_CH_k_QOS_MAXn		3
#define USE_DB_ENG_BMSK				0x00000200
#define USE_DB_ENG_SHFT				9
#define MAX_PREFETCH_BMSK			0x00000100
#define MAX_PREFETCH_SHFT			8
#define WRR_WEIGHT_BMSK				0x0000000f
#define WRR_WEIGHT_SHFT				0

#define GSI_EE_n_GSI_CH_k_SCRATCH_0_OFFS(k, n) \
					(0x0001c060 + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_GSI_CH_k_SCRATCH_0_MAXk	30
#define GSI_EE_n_GSI_CH_k_SCRATCH_0_MAXn	3

#define GSI_EE_n_GSI_CH_k_SCRATCH_1_OFFS(k, n) \
					(0x0001c064 + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_GSI_CH_k_SCRATCH_1_MAXk	30
#define GSI_EE_n_GSI_CH_k_SCRATCH_1_MAXn	3

#define GSI_EE_n_GSI_CH_k_SCRATCH_2_OFFS(k, n) \
					(0x0001c068 + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_GSI_CH_k_SCRATCH_2_MAXk	30
#define GSI_EE_n_GSI_CH_k_SCRATCH_2_MAXn	3

#define GSI_EE_n_GSI_CH_k_SCRATCH_3_OFFS(k, n) \
					(0x0001c06c + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_GSI_CH_k_SCRATCH_3_MAXk	30
#define GSI_EE_n_GSI_CH_k_SCRATCH_3_MAXn	3

#define GSI_EE_n_EV_CH_k_CNTXT_0_OFFS(k, n) \
					(0x0001d000 + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_EV_CH_k_CNTXT_0_MAXk		15
#define GSI_EE_n_EV_CH_k_CNTXT_0_MAXn		3
#define EV_ELEMENT_SIZE_BMSK			0xff000000
#define EV_ELEMENT_SIZE_SHFT			24
#define EV_CHSTATE_BMSK				0x00f00000
#define EV_CHSTATE_SHFT				20
#define EV_INTYPE_BMSK				0x00010000
#define EV_INTYPE_SHFT				16
#define EV_EVCHID_BMSK				0x0000ff00
#define EV_EVCHID_SHFT				8
#define EV_EE_BMSK				0x000000f0
#define EV_EE_SHFT				4
#define EV_CHTYPE_BMSK				0x0000000f
#define EV_CHTYPE_SHFT				0

#define GSI_EE_n_EV_CH_k_CNTXT_1_OFFS(k, n) \
					(0x0001d004 + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_EV_CH_k_CNTXT_1_MAXk		15
#define GSI_EE_n_EV_CH_k_CNTXT_1_MAXn		3
#define EV_R_LENGTH_BMSK			0x0000ffff
#define EV_R_LENGTH_SHFT			0

#define GSI_EE_n_EV_CH_k_CNTXT_2_OFFS(k, n) \
					(0x0001d008 + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_EV_CH_k_CNTXT_2_MAXk		15
#define GSI_EE_n_EV_CH_k_CNTXT_2_MAXn		3

#define GSI_EE_n_EV_CH_k_CNTXT_3_OFFS(k, n) \
					(0x0001d00c + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_EV_CH_k_CNTXT_3_MAXk		15
#define GSI_EE_n_EV_CH_k_CNTXT_3_MAXn		3

#define GSI_EE_n_EV_CH_k_CNTXT_4_OFFS(k, n) \
					(0x0001d010 + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_EV_CH_k_CNTXT_4_MAXk		15
#define GSI_EE_n_EV_CH_k_CNTXT_4_MAXn		3

#define GSI_EE_n_EV_CH_k_CNTXT_5_OFFS(k, n) \
					(0x0001d014 + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_EV_CH_k_CNTXT_5_MAXk		15
#define GSI_EE_n_EV_CH_k_CNTXT_5_MAXn		3

#define GSI_EE_n_EV_CH_k_CNTXT_6_OFFS(k, n) \
					(0x0001d018 + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_EV_CH_k_CNTXT_6_MAXk		15
#define GSI_EE_n_EV_CH_k_CNTXT_6_MAXn		3

#define GSI_EE_n_EV_CH_k_CNTXT_7_OFFS(k, n) \
					(0x0001d01c + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_EV_CH_k_CNTXT_7_MAXk		15
#define GSI_EE_n_EV_CH_k_CNTXT_7_MAXn		3

#define GSI_EE_n_EV_CH_k_CNTXT_8_OFFS(k, n) \
					(0x0001d020 + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_EV_CH_k_CNTXT_8_MAXk		15
#define GSI_EE_n_EV_CH_k_CNTXT_8_MAXn		3
#define MOD_CNT_BMSK				0xff000000
#define MOD_CNT_SHFT				24
#define MODC_BMSK				0x00ff0000
#define MODC_SHFT				16
#define MODT_BMSK				0x0000ffff
#define MODT_SHFT				0

#define GSI_EE_n_EV_CH_k_CNTXT_9_OFFS(k, n) \
					(0x0001d024 + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_EV_CH_k_CNTXT_9_MAXk		15
#define GSI_EE_n_EV_CH_k_CNTXT_9_MAXn		3

#define GSI_EE_n_EV_CH_k_CNTXT_10_OFFS(k, n) \
					(0x0001d028 + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_EV_CH_k_CNTXT_10_MAXk		15
#define GSI_EE_n_EV_CH_k_CNTXT_10_MAXn		3

#define GSI_EE_n_EV_CH_k_CNTXT_11_OFFS(k, n) \
					(0x0001d02c + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_EV_CH_k_CNTXT_11_MAXk		15
#define GSI_EE_n_EV_CH_k_CNTXT_11_MAXn		3

#define GSI_EE_n_EV_CH_k_CNTXT_12_OFFS(k, n) \
					(0x0001d030 + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_EV_CH_k_CNTXT_12_MAXk		15
#define GSI_EE_n_EV_CH_k_CNTXT_12_MAXn		3

#define GSI_EE_n_EV_CH_k_CNTXT_13_OFFS(k, n) \
					(0x0001d034 + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_EV_CH_k_CNTXT_13_MAXk		15
#define GSI_EE_n_EV_CH_k_CNTXT_13_MAXn		3

#define GSI_EE_n_EV_CH_k_SCRATCH_0_OFFS(k, n) \
					(0x0001d048 + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_EV_CH_k_SCRATCH_0_MAXk		15
#define GSI_EE_n_EV_CH_k_SCRATCH_0_MAXn		3

#define GSI_EE_n_EV_CH_k_SCRATCH_1_OFFS(k, n) \
					(0x0001d04c + 0x4000 * (n) + 0x80 * (k))
#define GSI_EE_n_EV_CH_k_SCRATCH_1_MAXk		15
#define GSI_EE_n_EV_CH_k_SCRATCH_1_MAXn		3

#define GSI_EE_n_GSI_CH_k_DOORBELL_0_OFFS(k, n) \
					(0x0001e000 + 0x4000 * (n) + 0x08 * (k))
#define GSI_EE_n_GSI_CH_k_DOORBELL_0_MAXk	30
#define GSI_EE_n_GSI_CH_k_DOORBELL_0_MAXn	3

#define GSI_EE_n_GSI_CH_k_DOORBELL_1_OFFS(k, n) \
					(0x0001e004 + 0x4000 * (n) + 0x08 * (k))
#define GSI_EE_n_GSI_CH_k_DOORBELL_1_MAXk	30
#define GSI_EE_n_GSI_CH_k_DOORBELL_1_MAXn	3

#define GSI_EE_n_EV_CH_k_DOORBELL_0_OFFS(k, n) \
					(0x0001e100 + 0x4000 * (n) + 0x08 * (k))
#define GSI_EE_n_EV_CH_k_DOORBELL_0_MAXk	15
#define GSI_EE_n_EV_CH_k_DOORBELL_0_MAXn	3

#define GSI_EE_n_EV_CH_k_DOORBELL_1_OFFS(k, n) \
					(0x0001e104 + 0x4000 * (n) + 0x08 * (k))
#define GSI_EE_n_EV_CH_k_DOORBELL_1_MAXk	15
#define GSI_EE_n_EV_CH_k_DOORBELL_1_MAXn	3

#define GSI_EE_n_GSI_STATUS_OFFS(n)		(0x0001f000 + 0x4000 * (n))
#define GSI_EE_n_GSI_STATUS_MAXn		3
#define ENABLED_BMSK				0x00000001
#define ENABLED_SHFT				0

#define GSI_EE_n_GSI_CH_CMD_OFFS(n)		(0x0001f008 + 0x4000 * (n))
#define GSI_EE_n_GSI_CH_CMD_MAXn		3
#define CH_OPCODE_BMSK				0xff000000
#define CH_OPCODE_SHFT				24
#define CH_CHID_BMSK				0x000000ff
#define CH_CHID_SHFT				0

#define GSI_EE_n_EV_CH_CMD_OFFS(n)		(0x0001f010 + 0x4000 * (n))
#define GSI_EE_n_EV_CH_CMD_MAXn			3
#define EV_OPCODE_BMSK				0xff000000
#define EV_OPCODE_SHFT				24
#define EV_CHID_BMSK				0x000000ff
#define EV_CHID_SHFT				0

#define GSI_EE_n_GSI_EE_GENERIC_CMD_OFFS(n)	(0x0001f018 + 0x4000 * (n))
#define GSI_EE_n_GSI_EE_GENERIC_CMD_MAXn	3
#define EE_OPCODE_BMSK				0x0000001f
#define EE_OPCODE_SHFT				0
#define EE_VIRT_CHAN_IDX_BMSK			0x000003e0
#define EE_VIRT_CHAN_IDX_SHFT			5
#define EE_EE_BMSK				0x00003c00
#define EE_EE_SHFT				10

/* v1.3 */
#define GSI_V1_3_EE_n_GSI_HW_PARAM_0_OFFS(n)	(0x0001f038 + 0x4000 * (n))
#define GSI_V1_3_EE_n_GSI_HW_PARAM_0_MAXn	2
#define USE_AXI_M_BMSK				0x80000000
#define USE_AXI_M_SHFT				31
#define PERIPH_SEC_GRP_BMSK			0x7c000000
#define PERIPH_SEC_GRP_SHFT			26
#define PERIPH_CONF_ADDR_BUS_W_BMSK		0x03e00000
#define PERIPH_CONF_ADDR_BUS_W_SHFT		21
#define NUM_EES_BMSK				0x001f0000
#define NUM_EES_SHFT				16
#define GSI_CH_NUM_BMSK				0x0000ff00
#define GSI_CH_NUM_SHFT				8
#define GSI_EV_CH_NUM_BMSK			0x000000ff
#define GSI_EV_CH_NUM_SHFT			0

#define GSI_V1_3_EE_n_GSI_HW_PARAM_1_OFFS(n)	(0x0001f03c + 0x4000 * (n))
#define GSI_V1_3_EE_n_GSI_HW_PARAM_1_MAXn	2
#define GSI_BLK_INT_ACCESS_REGION_2_EN_BMSK	0x80000000
#define GSI_BLK_INT_ACCESS_REGION_2_EN_SHFT	31
#define GSI_BLK_INT_ACCESS_REGION_1_EN_BMSK	0x40000000
#define GSI_BLK_INT_ACCESS_REGION_1_EN_SHFT	30
#define GSI_SIMPLE_RD_WR_BMSK			0x20000000
#define GSI_SIMPLE_RD_WR_SHFT			29
#define GSI_ESCAPE_BUF_ONLY_BMSK		0x10000000
#define GSI_ESCAPE_BUF_ONLY_SHFT		28
#define GSI_USE_UC_IF_BMSK			0x08000000
#define GSI_USE_UC_IF_SHFT			27
#define GSI_USE_DB_ENG_BMSK			0x04000000
#define GSI_USE_DB_ENG_SHFT			26
#define GSI_USE_BP_MTRIX_BMSK			0x02000000
#define GSI_USE_BP_MTRIX_SHFT			25
#define GSI_NUM_TIMERS_BMSK			0x01f00000
#define GSI_NUM_TIMERS_SHFT			20
#define GSI_USE_XPU_BMSK			0x00080000
#define GSI_USE_XPU_SHFT			19
#define GSI_QRIB_EN_BMSK			0x00040000
#define GSI_QRIB_EN_SHFT			18
#define GSI_VMIDACR_EN_BMSK			0x00020000
#define GSI_VMIDACR_EN_SHFT			17
#define GSI_SEC_EN_BMSK				0x00010000
#define GSI_SEC_EN_SHFT				16
#define GSI_NONSEC_EN_BMSK			0x0000f000
#define GSI_NONSEC_EN_SHFT			12
#define GSI_NUM_QAD_BMSK			0x00000f00
#define GSI_NUM_QAD_SHFT			8
#define GSI_M_DATA_BUS_W_BMSK			0x000000ff
#define GSI_M_DATA_BUS_W_SHFT			0

#define GSI_V1_3_EE_n_GSI_HW_PARAM_2_OFFS(n)	(0x0001f040 + 0x4000 * (n))
#define GSI_V1_3_EE_n_GSI_HW_PARAM_2_MAXn	2
#define GSI_CH_FULL_LOGIC_BMSK			0x00004000
#define GSI_CH_FULL_LOGIC_SHFT			14
#define GSI_CH_PEND_TRANSLATE_BMSK		0x00002000
#define GSI_CH_PEND_TRANSLATE_SHFT		13
#define GSI_NUM_EV_PER_EE_BMSK			0x00001f00
#define GSI_NUM_EV_PER_EE_SHFT			8
#define GSI_NUM_CH_PER_EE_BMSK			0x000000f8
#define GSI_NUM_CH_PER_EE_SHFT			3
#define GSI_IRAM_SIZE_BMSK			0x00000007
#define GSI_IRAM_SIZE_SHFT			0
#define GSI_IRAM_SIZE_ONE_KB_FVAL		0
#define GSI_IRAM_SIZE_TWO_KB_FVAL		1

#define GSI_EE_n_GSI_SW_VERSION_OFFS(n)		(0x0001f044 + 0x4000 * (n))
#define GSI_EE_n_GSI_SW_VERSION_MAXn		3
#define MAJOR_BMSK				0xf0000000
#define MAJOR_SHFT				28
#define MINOR_BMSK				0x0fff0000
#define MINOR_SHFT				16
#define STEP_BMSK				0x0000ffff
#define STEP_SHFT				0

#define GSI_EE_n_GSI_MCS_CODE_VER_OFFS(n)	(0x0001f048 + 0x4000 * (n))
#define GSI_EE_n_GSI_MCS_CODE_VER_MAXn		3

#define GSI_EE_n_CNTXT_TYPE_IRQ_OFFS(n)		(0x0001f080 + 0x4000 * (n))
#define GSI_EE_n_CNTXT_TYPE_IRQ_MAXn		3
#define GENERAL_BMSK				0x00000040
#define GENERAL_SHFT				6
#define INTER_EE_EV_CTRL_BMSK			0x00000020
#define INTER_EE_EV_CTRL_SHFT			5
#define INTER_EE_CH_CTRL_BMSK			0x00000010
#define INTER_EE_CH_CTRL_SHFT			4
#define IEOB_BMSK				0x00000008
#define IEOB_SHFT				3
#define GLOB_EE_BMSK				0x00000004
#define GLOB_EE_SHFT				2
#define EV_CTRL_BMSK				0x00000002
#define EV_CTRL_SHFT				1
#define CH_CTRL_BMSK				0x00000001
#define CH_CTRL_SHFT				0

#define GSI_EE_n_CNTXT_TYPE_IRQ_MSK_OFFS(n)	(0x0001f088 + 0x4000 * (n))
#define GSI_EE_n_CNTXT_TYPE_IRQ_MSK_MAXn	3
#define MSK_GENERAL_BMSK			0x00000040
#define MSK_GENERAL_SHFT			6
#define MSK_INTER_EE_EV_CTRL_BMSK		0x00000020
#define MSK_INTER_EE_EV_CTRL_SHFT		5
#define MSK_INTER_EE_CH_CTRL_BMSK		0x00000010
#define MSK_INTER_EE_CH_CTRL_SHFT		4
#define MSK_IEOB_BMSK				0x00000008
#define MSK_IEOB_SHFT				3
#define MSK_GLOB_EE_BMSK			0x00000004
#define MSK_GLOB_EE_SHFT			2
#define MSK_EV_CTRL_BMSK			0x00000002
#define MSK_EV_CTRL_SHFT			1
#define MSK_CH_CTRL_BMSK			0x00000001
#define MSK_CH_CTRL_SHFT			0

#define GSI_EE_n_CNTXT_SRC_GSI_CH_IRQ_OFFS(n)	(0x0001f090 + 0x4000 * (n))
#define GSI_EE_n_CNTXT_SRC_GSI_CH_IRQ_MAXn	3

#define GSI_EE_n_CNTXT_SRC_EV_CH_IRQ_OFFS(n)	(0x0001f094 + 0x4000 * (n))
#define GSI_EE_n_CNTXT_SRC_EV_CH_IRQ_MAXn	3

#define GSI_EE_n_CNTXT_SRC_GSI_CH_IRQ_MSK_OFFS(n) (0x0001f098 + 0x4000 * (n))
#define GSI_EE_n_CNTXT_SRC_GSI_CH_IRQ_MSK_MAXn	3

#define GSI_EE_n_CNTXT_SRC_EV_CH_IRQ_MSK_OFFS(n) (0x0001f09c + 0x4000 * (n))
#define GSI_EE_n_CNTXT_SRC_EV_CH_IRQ_MSK_MAXn	3

#define GSI_EE_n_CNTXT_SRC_GSI_CH_IRQ_CLR_OFFS(n) (0x0001f0a0 + 0x4000 * (n))
#define GSI_EE_n_CNTXT_SRC_GSI_CH_IRQ_CLR_MAXn	3

#define GSI_EE_n_CNTXT_SRC_EV_CH_IRQ_CLR_OFFS(n) (0x0001f0a4 + 0x4000 * (n))
#define GSI_EE_n_CNTXT_SRC_EV_CH_IRQ_CLR_MAXn	3

#define GSI_EE_n_CNTXT_SRC_IEOB_IRQ_OFFS(n)	(0x0001f0b0 + 0x4000 * (n))
#define GSI_EE_n_CNTXT_SRC_IEOB_IRQ_MAXn	3

#define GSI_EE_n_CNTXT_SRC_IEOB_IRQ_MSK_OFFS(n)	(0x0001f0b8 + 0x4000 * (n))
#define GSI_EE_n_CNTXT_SRC_IEOB_IRQ_MSK_MAXn	3

#define GSI_EE_n_CNTXT_SRC_IEOB_IRQ_CLR_OFFS(n)	(0x0001f0c0 + 0x4000 * (n))
#define GSI_EE_n_CNTXT_SRC_IEOB_IRQ_CLR_MAXn	3

#define GSI_EE_n_CNTXT_GLOB_IRQ_STTS_OFFS(n)	(0x0001f100 + 0x4000 * (n))
#define GSI_EE_n_CNTXT_GLOB_IRQ_STTS_MAXn	3
#define GP_INT3_BMSK				0x00000008
#define GP_INT3_SHFT				3
#define GP_INT2_BMSK				0x00000004
#define GP_INT2_SHFT				2
#define GP_INT1_BMSK				0x00000002
#define GP_INT1_SHFT				1
#define ERROR_INT_BMSK				0x00000001
#define ERROR_INT_SHFT				0

#define GSI_EE_n_CNTXT_GLOB_IRQ_EN_OFFS(n)	(0x0001f108 + 0x4000 * (n))
#define GSI_EE_n_CNTXT_GLOB_IRQ_EN_MAXn		3
#define EN_GP_INT3_BMSK				0x00000008
#define EN_GP_INT3_SHFT				3
#define EN_GP_INT2_BMSK				0x00000004
#define EN_GP_INT2_SHFT				2
#define EN_GP_INT1_BMSK				0x00000002
#define EN_GP_INT1_SHFT				1
#define EN_ERROR_INT_BMSK			0x00000001
#define EN_ERROR_INT_SHFT			0

#define GSI_EE_n_CNTXT_GLOB_IRQ_CLR_OFFS(n)	(0x0001f110 + 0x4000 * (n))
#define GSI_EE_n_CNTXT_GLOB_IRQ_CLR_MAXn	3
#define CLR_GP_INT3_BMSK			0x00000008
#define CLR_GP_INT3_SHFT			3
#define CLR_GP_INT2_BMSK			0x00000004
#define CLR_GP_INT2_SHFT			2
#define CLR_GP_INT1_BMSK			0x00000002
#define CLR_GP_INT1_SHFT			1
#define CLR_ERROR_INT_BMSK			0x00000001
#define CLR_ERROR_INT_SHFT			0

#define GSI_EE_n_CNTXT_GSI_IRQ_STTS_OFFS(n)	(0x0001f118 + 0x4000 * (n))
#define GSI_EE_n_CNTXT_GSI_IRQ_STTS_MAXn	3
#define GSI_MCS_STACK_OVRFLOW_BMSK		0x00000008
#define GSI_MCS_STACK_OVRFLOW_SHFT		3
#define GSI_CMD_FIFO_OVRFLOW_BMSK		0x00000004
#define GSI_CMD_FIFO_OVRFLOW_SHFT		2
#define GSI_BUS_ERROR_BMSK			0x00000002
#define GSI_BUS_ERROR_SHFT			1
#define GSI_BREAK_POINT_BMSK			0x00000001
#define GSI_BREAK_POINT_SHFT			0

#define GSI_EE_n_CNTXT_GSI_IRQ_EN_OFFS(n)	(0x0001f120 + 0x4000 * (n))
#define GSI_EE_n_CNTXT_GSI_IRQ_EN_MAXn		3
#define EN_GSI_MCS_STACK_OVRFLOW_BMSK		0x00000008
#define EN_GSI_MCS_STACK_OVRFLOW_SHFT		3
#define EN_GSI_CMD_FIFO_OVRFLOW_BMSK		0x00000004
#define EN_GSI_CMD_FIFO_OVRFLOW_SHFT		2
#define EN_GSI_BUS_ERROR_BMSK			0x00000002
#define EN_GSI_BUS_ERROR_SHFT			1
#define EN_GSI_BREAK_POINT_BMSK			0x00000001
#define EN_GSI_BREAK_POINT_SHFT			0

#define GSI_EE_n_CNTXT_GSI_IRQ_CLR_OFFS(n)	(0x0001f128 + 0x4000 * (n))
#define GSI_EE_n_CNTXT_GSI_IRQ_CLR_MAXn		3
#define CLR_GSI_MCS_STACK_OVRFLOW_BMSK		0x00000008
#define CLR_GSI_MCS_STACK_OVRFLOW_SHFT		3
#define CLR_GSI_CMD_FIFO_OVRFLOW_BMSK		0x00000004
#define CLR_GSI_CMD_FIFO_OVRFLOW_SHFT		2
#define CLR_GSI_BUS_ERROR_BMSK			0x00000002
#define CLR_GSI_BUS_ERROR_SHFT			1
#define CLR_GSI_BREAK_POINT_BMSK		0x00000001
#define CLR_GSI_BREAK_POINT_SHFT		0

#define GSI_EE_n_CNTXT_INTSET_OFFS(n)		(0x0001f180 + 0x4000 * (n))
#define GSI_EE_n_CNTXT_INTSET_MAXn		3
#define INTYPE_BMSK				0x00000001
#define INTYPE_SHFT				0

#define GSI_EE_n_CNTXT_MSI_BASE_LSB_OFFS(n)	(0x0001f188 + 0x4000 * (n))
#define GSI_EE_n_CNTXT_MSI_BASE_LSB_MAXn	3

#define GSI_EE_n_CNTXT_MSI_BASE_MSB_OFFS(n)	(0x0001f18c + 0x4000 * (n))
#define GSI_EE_n_CNTXT_MSI_BASE_MSB_MAXn	3

#define GSI_EE_n_CNTXT_INT_VEC_OFFS(n)		(0x0001f190 + 0x4000 * (n))
#define GSI_EE_n_CNTXT_INT_VEC_MAXn		3

#define GSI_EE_n_ERROR_LOG_OFFS(n)		(0x0001f200 + 0x4000 * (n))
#define GSI_EE_n_ERROR_LOG_MAXn			3

#define GSI_EE_n_ERROR_LOG_CLR_OFFS(n)		(0x0001f210 + 0x4000 * (n))
#define GSI_EE_n_ERROR_LOG_CLR_MAXn		3

#define GSI_EE_n_CNTXT_SCRATCH_0_OFFS(n)	(0x0001f400 + 0x4000 * (n))
#define GSI_EE_n_CNTXT_SCRATCH_0_MAXn		3

#define GSI_EE_n_CNTXT_SCRATCH_1_OFFS(n)	(0x0001f404 + 0x4000 * (n))
#define GSI_EE_n_CNTXT_SCRATCH_1_MAXn		3

#define GSI_INTER_EE_n_ORIGINATOR_EE_OFFS(n)	(0x0000c000 + 0x1000 * (n))
#define GSI_INTER_EE_n_ORIGINATOR_EE_MAXn	3
#define EE_NUMBER_BMSK				0x0000000f
#define EE_NUMBER_SHFT				0

#define GSI_INTER_EE_n_GSI_CH_CMD_OFFS(n)	(0x0000c008 + 0x1000 * (n))
#define GSI_INTER_EE_n_GSI_CH_CMD_MAXn		3
#define INTER_CH_OPCODE_BMSK			0xff000000
#define INTER_CH_OPCODE_SHFT			24
#define INTER_CH_CHID_BMSK			0x000000ff
#define INTER_CH_CHID_SHFT			0

#define GSI_INTER_EE_n_EV_CH_CMD_OFFS(n)	(0x0000c010 + 0x1000 * (n))
#define GSI_INTER_EE_n_EV_CH_CMD_MAXn		3
#define INTER_EV_OPCODE_BMSK			0xff000000
#define INTER_EV_OPCODE_SHFT			24
#define INTER_EV_CHID_BMSK			0x000000ff
#define INTER_EV_CHID_SHFT			0

#define GSI_INTER_EE_n_SRC_GSI_CH_IRQ_OFFS(n)	(0x0000c018 + 0x1000 * (n))
#define GSI_INTER_EE_n_SRC_GSI_CH_IRQ_MAXn	3

#define GSI_INTER_EE_n_SRC_EV_CH_IRQ_OFFS(n)	(0x0000c01c + 0x1000 * (n))
#define GSI_INTER_EE_n_SRC_EV_CH_IRQ_MAXn	3

#define GSI_INTER_EE_n_SRC_GSI_CH_IRQ_MSK_OFFS(n) (0x0000c020 + 0x1000 * (n))
#define GSI_INTER_EE_n_SRC_GSI_CH_IRQ_MSK_MAXn	3
#define GSI_CH_BIT_MAP_MSK_BMSK			0x00003fff
#define GSI_CH_BIT_MAP_MSK_SHFT			0

#define GSI_INTER_EE_n_SRC_EV_CH_IRQ_MSK_OFFS(n) (0x0000c024 + 0x1000 * (n))
#define GSI_INTER_EE_n_SRC_EV_CH_IRQ_MSK_MAXn	3
#define CH_BIT_MAP_MSK_BMSK			0x000003ff
#define CH_BIT_MAP_MSK_SHFT			0

#define GSI_INTER_EE_n_SRC_GSI_CH_IRQ_CLR_OFFS(n) (0x0000c028 + 0x1000 * (n))
#define GSI_INTER_EE_n_SRC_GSI_CH_IRQ_CLR_MAXn	3

#define GSI_INTER_EE_n_SRC_EV_CH_IRQ_CLR_OFFS(n) (0x0000c02c + 0x1000 * (n))
#define GSI_INTER_EE_n_SRC_EV_CH_IRQ_CLR_MAXn	3

#endif	/* _GSI_REG_H__ */
