int\r\nF_1 ( T_1 * V_1 )\r\n{\r\nF_2 ( & V_1 -> V_2 , 1 ) ;\r\n#ifdef F_3\r\n{\r\nint V_3 = F_4 ( V_1 ) ;\r\nif ( V_3 != 0 ) {\r\nreturn V_3 ;\r\n}\r\n}\r\n#endif\r\nreturn 0 ;\r\n}\r\nvoid\r\nF_5 ( T_1 * V_1 )\r\n{\r\nF_6 ( V_1 -> V_4 ) ;\r\n#ifdef F_3\r\nF_7 ( V_1 ) ;\r\n#endif\r\n}\r\nint F_8 ( T_1 * V_1 )\r\n{\r\nint V_3 , V_5 ;\r\nT_2 V_6 ;\r\nif ( V_1 == NULL ) {\r\nreturn - V_7 ;\r\n}\r\nfor ( V_5 = 0 ; V_5 < V_8 ; V_5 ++ ) {\r\nV_1 -> V_9 [ V_5 ] -> V_10 = 0 ;\r\n}\r\nV_1 -> V_9 [ 0 ] -> V_10 = V_11 ;\r\nV_3 = F_9 ( V_1 , V_12 ) ;\r\nif ( V_3 ) {\r\nF_10 ( V_1 , L_1 ) ;\r\nreturn V_3 ;\r\n}\r\nV_1 -> V_13 . V_14 = 1 ;\r\nF_11 ( V_1 -> V_15 ) ;\r\nV_6 = F_12 ( V_1 -> V_15 ) ;\r\nF_13 ( V_1 -> V_15 ) ;\r\nif( V_6 != V_16 && V_6 != V_17 ) {\r\nreturn - V_18 ;\r\n}\r\nif ( V_6 == V_16 ) {\r\nV_3 = F_14 ( V_1 ) ;\r\nif ( V_3 ) {\r\nreturn V_3 ;\r\n}\r\n}\r\nV_1 -> V_13 . V_14 = 0 ;\r\nV_6 = F_15 ( V_1 -> V_19 ,\r\nV_20 ,\r\nV_21 ) ;\r\nif ( V_6 != V_16 ) {\r\nF_16 ( V_1 ,\r\nL_2 ) ;\r\n}\r\nF_11 ( V_1 -> V_15 ) ;\r\nV_3 = F_17 ( V_1 ) ;\r\nif ( V_3 ) {\r\nF_18 ( V_1 -> V_15 ) ;\r\nF_13 ( V_1 -> V_15 ) ;\r\nreturn V_3 ;\r\n}\r\nF_13 ( V_1 -> V_15 ) ;\r\nV_1 -> V_22 = V_23 ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_19 ( T_1 * V_1 )\r\n{\r\nconst int V_24 = 0 ;\r\nT_3 V_6 ;\r\nF_20 ( V_1 ) ;\r\nV_1 -> V_25 = 0 ;\r\nF_21 ( V_1 , V_1 -> V_26 [ V_24 ] -> V_27 , 0 ) ;\r\nF_22 ( V_1 -> V_26 [ V_24 ] ) ;\r\nF_11 ( V_1 -> V_15 ) ;\r\nV_6 = F_23 ( V_1 -> V_19 ) ;\r\nF_13 ( V_1 -> V_15 ) ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_24 ( T_1 * V_1 )\r\n{\r\n#ifdef F_3\r\nmemset ( V_1 -> V_28 . V_29 , 0 , V_30 ) ;\r\nmemset ( ( void * ) V_1 -> V_28 . V_31 , 0 , V_32 ) ;\r\nV_1 -> V_28 . V_33 = 0 ;\r\nF_25 ( V_1 ) ;\r\n#endif\r\nreturn 0 ;\r\n}\r\nvoid\r\nF_26 ( T_4 * V_34 ,\r\nconst T_5 * V_35 , int V_36 ,\r\nconst T_6 * V_37 ,\r\nint V_38 )\r\n{\r\nT_1 * V_1 ;\r\nT_7 * V_39 ;\r\nT_5 * V_40 ;\r\nint V_5 , V_3 ;\r\nint V_41 ;\r\nint V_42 ;\r\nT_8 * V_43 ;\r\nT_9 signal ;\r\nT_4 * V_44 = V_34 ;\r\nif ( V_44 == NULL ) {\r\nF_10 ( NULL , L_3 ) ;\r\nreturn;\r\n}\r\nV_1 = F_27 ( V_44 -> V_45 ) ;\r\nif ( ! V_1 ) {\r\nF_10 ( V_1 , L_4 ) ;\r\nreturn;\r\n}\r\nif ( ( V_35 == NULL ) || ( V_36 <= 0 ) ) {\r\nreturn;\r\n}\r\nV_3 = F_28 ( V_35 , & signal ) ;\r\nif ( V_3 == 0 ) {\r\nV_41 = F_29 ( & signal ) ;\r\n} else {\r\nT_10 V_46 = F_30 ( ( V_35 ) + sizeof( T_10 ) ) & 0xFF00 ;\r\nif ( V_36 == 1 ) {\r\nF_31 ( V_1 , V_47 ,\r\nL_5 ,\r\n* V_35 ) ;\r\n* ( T_5 * ) & signal = * V_35 ;\r\nV_41 = V_36 ;\r\n} else if ( V_46 == 0 ) {\r\nF_31 ( V_1 , V_47 ,\r\nL_6 ,\r\nF_30 ( V_35 ) ) ;\r\n* ( T_5 * ) & signal = * V_35 ;\r\nV_41 = V_36 ;\r\n} else {\r\nF_10 ( V_1 ,\r\nL_7 ,\r\nF_30 ( V_35 ) ) ;\r\nreturn;\r\n}\r\n}\r\nF_31 ( V_1 , V_48 , L_8 ,\r\nsignal . V_49 . V_50 ,\r\nV_44 -> V_51 ) ;\r\nV_42 = V_41 ;\r\nfor ( V_5 = 0 ; V_5 < V_52 ; V_5 ++ ) {\r\nV_42 += V_37 -> V_53 [ V_5 ] . V_54 ;\r\n}\r\nV_39 = ( T_7 * ) F_32 ( sizeof( T_7 ) + V_42 , V_55 ) ;\r\nif ( V_39 == NULL ) {\r\nF_10 ( V_1 ,\r\nL_9 ,\r\nsizeof( T_7 ) + V_42 ) ;\r\nreturn;\r\n}\r\nF_33 ( & V_39 -> V_56 ) ;\r\nV_43 = & V_39 -> V_57 ;\r\nV_43 -> V_58 = sizeof( T_8 ) + V_42 ;\r\nV_43 -> V_59 = F_34 ( V_60 ) ;\r\nV_43 -> V_61 = V_38 ;\r\nV_43 -> V_62 = V_41 ;\r\nV_40 = ( T_5 * ) ( V_43 + 1 ) ;\r\nmemcpy ( V_40 , & signal , V_41 ) ;\r\nV_40 += V_41 ;\r\nfor ( V_5 = 0 ; V_5 < V_52 ; V_5 ++ ) {\r\nint V_63 = V_37 -> V_53 [ V_5 ] . V_54 ;\r\nif ( V_63 > 0 ) {\r\nif ( V_37 -> V_53 [ V_5 ] . V_64 ) {\r\nmemcpy ( V_40 , V_37 -> V_53 [ V_5 ] . V_64 , V_63 ) ;\r\n} else {\r\nmemset ( V_40 , 0 , V_63 ) ;\r\n}\r\nV_40 += V_63 ;\r\n}\r\n}\r\nF_35 ( & V_44 -> V_65 ) ;\r\nF_36 ( & V_39 -> V_56 , & V_44 -> V_66 ) ;\r\nF_37 ( & V_44 -> V_65 ) ;\r\nF_38 ( & V_44 -> V_67 ) ;\r\n}\r\nvoid\r\nF_39 ( void * V_68 ,\r\nT_11 V_69 ,\r\nT_12 V_61 ,\r\nconst T_13 * V_70 )\r\n{\r\n}\r\nvoid\r\nF_40 ( void * V_68 , T_14 * V_71 )\r\n{\r\n}\r\nvoid\r\nF_41 ( void * V_68 ,\r\nT_15 V_72 ,\r\nT_15 V_73 ,\r\nT_15 V_74 ,\r\nT_15 V_75 )\r\n{\r\n}\r\nvoid\r\nF_42 ( T_4 * V_34 ,\r\nconst T_5 * V_76 , int V_77 ,\r\nconst T_6 * V_37 , int V_38 )\r\n{\r\n}\r\nvoid\r\nF_43 ( T_4 * V_34 ,\r\nconst T_5 * V_35 , int V_36 ,\r\nconst T_6 * V_37 ,\r\nint V_38 )\r\n{\r\nT_9 signal ;\r\nint V_41 ;\r\nT_1 * V_1 = F_27 ( V_34 -> V_45 ) ;\r\nint V_78 , V_3 ;\r\nif ( ( V_35 == NULL ) || ( V_36 <= 0 ) ) {\r\nreturn;\r\n}\r\nV_3 = F_28 ( V_35 , & signal ) ;\r\nif ( V_3 == 0 ) {\r\nV_41 = F_29 ( & signal ) ;\r\n} else {\r\nF_10 ( V_1 ,\r\nL_10 ,\r\nF_30 ( V_35 ) ) ;\r\nreturn;\r\n}\r\nV_78 = signal . V_49 . V_50 ;\r\nF_31 ( V_1 , V_79 , L_11 , V_78 ) ;\r\nswitch ( V_78 ) {\r\ncase V_80 :\r\ncase V_81 :\r\ncase V_82 :\r\ncase V_83 :\r\ncase V_84 :\r\ncase V_85 :\r\ncase V_86 :\r\ncase V_87 :\r\ncase V_88 :\r\ncase V_89 :\r\ncase V_90 :\r\ncase V_91 :\r\ncase V_92 :\r\ncase V_93 :\r\ncase V_94 :\r\ncase V_95 :\r\ncase V_96 :\r\ncase V_97 :\r\ncase V_98 :\r\ncase V_99 :\r\ncase V_100 :\r\ncase V_101 :\r\ncase V_102 :\r\ncase V_103 :\r\ncase V_104 :\r\ncase V_105 :\r\ncase V_106 :\r\ncase V_107 :\r\ncase V_108 :\r\ncase V_109 :\r\ncase V_110 :\r\ncase V_111 :\r\ncase V_112 :\r\ncase V_113 :\r\ncase V_114 :\r\ncase V_115 :\r\ncase V_116 :\r\ncase V_117 :\r\ncase V_118 :\r\ncase V_119 :\r\nF_44 ( V_34 , & signal , V_41 , V_37 ) ;\r\nbreak;\r\ncase V_120 :\r\nF_45 ( V_1 , L_12 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nint\r\nF_21 ( T_1 * V_1 , unsigned char * V_121 ,\r\nunsigned char V_122 )\r\n{\r\nint V_3 = 0 ;\r\n#ifdef F_3\r\nV_1 -> V_28 . V_123 = 0 ;\r\n#endif\r\nreturn V_3 ;\r\n}
