

================================================================
== Vitis HLS Report for 'cordiccart2pol_Pipeline_VITIS_LOOP_44_1'
================================================================
* Date:           Thu Oct 23 23:42:19 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        cordiccart2pol.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      203|      203|  2.030 us|  2.030 us|  200|  200|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_1  |      201|      201|        12|         10|          1|    20|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 10, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i4 = alloca i32 1"   --->   Operation 15 'alloca' 'i4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%current_theta_15 = alloca i32 1"   --->   Operation 16 'alloca' 'current_theta_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%current_x_17 = alloca i32 1"   --->   Operation 17 'alloca' 'current_x_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%current_y_19 = alloca i32 1"   --->   Operation 18 'alloca' 'current_y_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%current_theta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %current_theta"   --->   Operation 19 'read' 'current_theta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_new_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_new_5"   --->   Operation 20 'read' 'x_new_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%y_new_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %y_new_5"   --->   Operation 21 'read' 'y_new_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %y_new_5_read, i32 %current_y_19"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %x_new_5_read, i32 %current_x_17"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %current_theta_read, i32 %current_theta_15"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i4"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.split_ifconv"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i4_load = load i5 %i4" [cordiccart2pol.cpp:44]   --->   Operation 27 'load' 'i4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i5 %i4_load" [cordiccart2pol.cpp:44]   --->   Operation 28 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%Kvalues_addr = getelementptr i32 %Kvalues, i64 0, i64 %zext_ln44" [cordiccart2pol.cpp:55]   --->   Operation 29 'getelementptr' 'Kvalues_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%angles_addr = getelementptr i32 %angles, i64 0, i64 %zext_ln44" [cordiccart2pol.cpp:57]   --->   Operation 30 'getelementptr' 'angles_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (2.32ns)   --->   "%Kvalues_load = load i5 %Kvalues_addr" [cordiccart2pol.cpp:55]   --->   Operation 31 'load' 'Kvalues_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20> <ROM>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%angles_load = load i5 %angles_addr" [cordiccart2pol.cpp:57]   --->   Operation 32 'load' 'angles_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20> <ROM>
ST_1 : Operation 33 [1/1] (1.78ns)   --->   "%i = add i5 %i4_load, i5 1" [cordiccart2pol.cpp:44]   --->   Operation 33 'add' 'i' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.78ns)   --->   "%icmp_ln44 = icmp_eq  i5 %i4_load, i5 19" [cordiccart2pol.cpp:44]   --->   Operation 34 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln44 = store i5 %i, i5 %i4" [cordiccart2pol.cpp:44]   --->   Operation 35 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.body.split_ifconv, void %for.end.exitStub" [cordiccart2pol.cpp:44]   --->   Operation 36 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 37 [1/2] ( I:2.32ns O:2.32ns )   --->   "%Kvalues_load = load i5 %Kvalues_addr" [cordiccart2pol.cpp:55]   --->   Operation 37 'load' 'Kvalues_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20> <ROM>
ST_2 : Operation 38 [1/2] ( I:2.32ns O:2.32ns )   --->   "%angles_load = load i5 %angles_addr" [cordiccart2pol.cpp:57]   --->   Operation 38 'load' 'angles_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20> <ROM>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%current_theta_15_load = load i32 %current_theta_15" [cordiccart2pol.cpp:57]   --->   Operation 39 'load' 'current_theta_15_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%current_x_17_load = load i32 %current_x_17" [cordiccart2pol.cpp:55]   --->   Operation 40 'load' 'current_x_17_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%current_y_19_load = load i32 %current_y_19" [cordiccart2pol.cpp:50]   --->   Operation 41 'load' 'current_y_19_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %current_y_19_load, i32 %Kvalues_load" [cordiccart2pol.cpp:55]   --->   Operation 42 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [4/4] (5.70ns)   --->   "%mul2 = fmul i32 %current_x_17_load, i32 %Kvalues_load" [cordiccart2pol.cpp:56]   --->   Operation 43 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [5/5] (7.25ns)   --->   "%current_theta_2 = fsub i32 %current_theta_15_load, i32 %angles_load" [cordiccart2pol.cpp:51]   --->   Operation 44 'fsub' 'current_theta_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [5/5] (7.25ns)   --->   "%current_theta_3 = fadd i32 %current_theta_15_load, i32 %angles_load" [cordiccart2pol.cpp:57]   --->   Operation 45 'fadd' 'current_theta_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 46 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %current_y_19_load, i32 %Kvalues_load" [cordiccart2pol.cpp:55]   --->   Operation 46 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [3/4] (5.70ns)   --->   "%mul2 = fmul i32 %current_x_17_load, i32 %Kvalues_load" [cordiccart2pol.cpp:56]   --->   Operation 47 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [4/5] (7.25ns)   --->   "%current_theta_2 = fsub i32 %current_theta_15_load, i32 %angles_load" [cordiccart2pol.cpp:51]   --->   Operation 48 'fsub' 'current_theta_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [4/5] (7.25ns)   --->   "%current_theta_3 = fadd i32 %current_theta_15_load, i32 %angles_load" [cordiccart2pol.cpp:57]   --->   Operation 49 'fadd' 'current_theta_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 50 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp_olt  i32 %current_y_19_load, i32 0" [cordiccart2pol.cpp:47]   --->   Operation 50 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %current_y_19_load, i32 %Kvalues_load" [cordiccart2pol.cpp:55]   --->   Operation 51 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [2/4] (5.70ns)   --->   "%mul2 = fmul i32 %current_x_17_load, i32 %Kvalues_load" [cordiccart2pol.cpp:56]   --->   Operation 52 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [3/5] (7.25ns)   --->   "%current_theta_2 = fsub i32 %current_theta_15_load, i32 %angles_load" [cordiccart2pol.cpp:51]   --->   Operation 53 'fsub' 'current_theta_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [3/5] (7.25ns)   --->   "%current_theta_3 = fadd i32 %current_theta_15_load, i32 %angles_load" [cordiccart2pol.cpp:57]   --->   Operation 54 'fadd' 'current_theta_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln47 = bitcast i32 %current_y_19_load" [cordiccart2pol.cpp:47]   --->   Operation 55 'bitcast' 'bitcast_ln47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln47, i32 23, i32 30" [cordiccart2pol.cpp:47]   --->   Operation 56 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i32 %bitcast_ln47" [cordiccart2pol.cpp:47]   --->   Operation 57 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.91ns)   --->   "%icmp_ln47 = icmp_ne  i8 %tmp_2, i8 255" [cordiccart2pol.cpp:47]   --->   Operation 58 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (2.28ns)   --->   "%icmp_ln47_1 = icmp_eq  i23 %trunc_ln47, i23 0" [cordiccart2pol.cpp:47]   --->   Operation 59 'icmp' 'icmp_ln47_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%or_ln47 = or i1 %icmp_ln47_1, i1 %icmp_ln47" [cordiccart2pol.cpp:47]   --->   Operation 60 'or' 'or_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp_olt  i32 %current_y_19_load, i32 0" [cordiccart2pol.cpp:47]   --->   Operation 61 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln47 = and i1 %or_ln47, i1 %tmp_3" [cordiccart2pol.cpp:47]   --->   Operation 62 'and' 'and_ln47' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %current_y_19_load, i32 %Kvalues_load" [cordiccart2pol.cpp:55]   --->   Operation 63 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/4] (5.70ns)   --->   "%mul2 = fmul i32 %current_x_17_load, i32 %Kvalues_load" [cordiccart2pol.cpp:56]   --->   Operation 64 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [2/5] (7.25ns)   --->   "%current_theta_2 = fsub i32 %current_theta_15_load, i32 %angles_load" [cordiccart2pol.cpp:51]   --->   Operation 65 'fsub' 'current_theta_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [2/5] (7.25ns)   --->   "%current_theta_3 = fadd i32 %current_theta_15_load, i32 %angles_load" [cordiccart2pol.cpp:57]   --->   Operation 66 'fadd' 'current_theta_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 67 [5/5] (7.25ns)   --->   "%x_new = fsub i32 %current_x_17_load, i32 %mul1" [cordiccart2pol.cpp:49]   --->   Operation 67 'fsub' 'x_new' <Predicate = (and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [5/5] (7.25ns)   --->   "%y_new = fadd i32 %current_y_19_load, i32 %mul2" [cordiccart2pol.cpp:50]   --->   Operation 68 'fadd' 'y_new' <Predicate = (and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/5] (7.25ns)   --->   "%current_theta_2 = fsub i32 %current_theta_15_load, i32 %angles_load" [cordiccart2pol.cpp:51]   --->   Operation 69 'fsub' 'current_theta_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [5/5] (7.25ns)   --->   "%x_new_1 = fadd i32 %current_x_17_load, i32 %mul1" [cordiccart2pol.cpp:55]   --->   Operation 70 'fadd' 'x_new_1' <Predicate = (!and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [5/5] (7.25ns)   --->   "%y_new_1 = fsub i32 %current_y_19_load, i32 %mul2" [cordiccart2pol.cpp:56]   --->   Operation 71 'fsub' 'y_new_1' <Predicate = (!and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/5] (7.25ns)   --->   "%current_theta_3 = fadd i32 %current_theta_15_load, i32 %angles_load" [cordiccart2pol.cpp:57]   --->   Operation 72 'fadd' 'current_theta_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 73 [4/5] (7.25ns)   --->   "%x_new = fsub i32 %current_x_17_load, i32 %mul1" [cordiccart2pol.cpp:49]   --->   Operation 73 'fsub' 'x_new' <Predicate = (and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [4/5] (7.25ns)   --->   "%y_new = fadd i32 %current_y_19_load, i32 %mul2" [cordiccart2pol.cpp:50]   --->   Operation 74 'fadd' 'y_new' <Predicate = (and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [4/5] (7.25ns)   --->   "%x_new_1 = fadd i32 %current_x_17_load, i32 %mul1" [cordiccart2pol.cpp:55]   --->   Operation 75 'fadd' 'x_new_1' <Predicate = (!and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [4/5] (7.25ns)   --->   "%y_new_1 = fsub i32 %current_y_19_load, i32 %mul2" [cordiccart2pol.cpp:56]   --->   Operation 76 'fsub' 'y_new_1' <Predicate = (!and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.69ns)   --->   "%current_theta_1 = select i1 %and_ln47, i32 %current_theta_2, i32 %current_theta_3" [cordiccart2pol.cpp:47]   --->   Operation 77 'select' 'current_theta_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln47 = store i32 %current_theta_1, i32 %current_theta_15" [cordiccart2pol.cpp:47]   --->   Operation 78 'store' 'store_ln47' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 79 [3/5] (7.25ns)   --->   "%x_new = fsub i32 %current_x_17_load, i32 %mul1" [cordiccart2pol.cpp:49]   --->   Operation 79 'fsub' 'x_new' <Predicate = (and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [3/5] (7.25ns)   --->   "%y_new = fadd i32 %current_y_19_load, i32 %mul2" [cordiccart2pol.cpp:50]   --->   Operation 80 'fadd' 'y_new' <Predicate = (and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [3/5] (7.25ns)   --->   "%x_new_1 = fadd i32 %current_x_17_load, i32 %mul1" [cordiccart2pol.cpp:55]   --->   Operation 81 'fadd' 'x_new_1' <Predicate = (!and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [3/5] (7.25ns)   --->   "%y_new_1 = fsub i32 %current_y_19_load, i32 %mul2" [cordiccart2pol.cpp:56]   --->   Operation 82 'fsub' 'y_new_1' <Predicate = (!and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 83 [2/5] (7.25ns)   --->   "%x_new = fsub i32 %current_x_17_load, i32 %mul1" [cordiccart2pol.cpp:49]   --->   Operation 83 'fsub' 'x_new' <Predicate = (and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [2/5] (7.25ns)   --->   "%y_new = fadd i32 %current_y_19_load, i32 %mul2" [cordiccart2pol.cpp:50]   --->   Operation 84 'fadd' 'y_new' <Predicate = (and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [2/5] (7.25ns)   --->   "%x_new_1 = fadd i32 %current_x_17_load, i32 %mul1" [cordiccart2pol.cpp:55]   --->   Operation 85 'fadd' 'x_new_1' <Predicate = (!and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [2/5] (7.25ns)   --->   "%y_new_1 = fsub i32 %current_y_19_load, i32 %mul2" [cordiccart2pol.cpp:56]   --->   Operation 86 'fsub' 'y_new_1' <Predicate = (!and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 87 [1/5] (7.25ns)   --->   "%x_new = fsub i32 %current_x_17_load, i32 %mul1" [cordiccart2pol.cpp:49]   --->   Operation 87 'fsub' 'x_new' <Predicate = (and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/5] (7.25ns)   --->   "%y_new = fadd i32 %current_y_19_load, i32 %mul2" [cordiccart2pol.cpp:50]   --->   Operation 88 'fadd' 'y_new' <Predicate = (and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/5] (7.25ns)   --->   "%x_new_1 = fadd i32 %current_x_17_load, i32 %mul1" [cordiccart2pol.cpp:55]   --->   Operation 89 'fadd' 'x_new_1' <Predicate = (!and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/5] (7.25ns)   --->   "%y_new_1 = fsub i32 %current_y_19_load, i32 %mul2" [cordiccart2pol.cpp:56]   --->   Operation 90 'fsub' 'y_new_1' <Predicate = (!and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.28>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [cordiccart2pol.cpp:26]   --->   Operation 91 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%speclooptripcount_ln26 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20" [cordiccart2pol.cpp:26]   --->   Operation 92 'speclooptripcount' 'speclooptripcount_ln26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [cordiccart2pol.cpp:44]   --->   Operation 93 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.69ns)   --->   "%current_x = select i1 %and_ln47, i32 %x_new, i32 %x_new_1" [cordiccart2pol.cpp:47]   --->   Operation 94 'select' 'current_x' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 95 [1/1] (0.69ns)   --->   "%current_y = select i1 %and_ln47, i32 %y_new, i32 %y_new_1" [cordiccart2pol.cpp:47]   --->   Operation 95 'select' 'current_y' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln47 = store i32 %current_y, i32 %current_y_19" [cordiccart2pol.cpp:47]   --->   Operation 96 'store' 'store_ln47' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln47 = store i32 %current_x, i32 %current_x_17" [cordiccart2pol.cpp:47]   --->   Operation 97 'store' 'store_ln47' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %current_theta_2_out, i32 %current_theta_1" [cordiccart2pol.cpp:47]   --->   Operation 98 'write' 'write_ln47' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %x_new_6_out, i32 %current_x" [cordiccart2pol.cpp:47]   --->   Operation 99 'write' 'write_ln47' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 100 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y_new_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_new_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ current_theta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ current_theta_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_new_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ Kvalues]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ angles]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i4                     (alloca           ) [ 0100000000000]
current_theta_15       (alloca           ) [ 0111111110000]
current_x_17           (alloca           ) [ 0111111111111]
current_y_19           (alloca           ) [ 0111111111111]
current_theta_read     (read             ) [ 0000000000000]
x_new_5_read           (read             ) [ 0000000000000]
y_new_5_read           (read             ) [ 0000000000000]
store_ln0              (store            ) [ 0000000000000]
store_ln0              (store            ) [ 0000000000000]
store_ln0              (store            ) [ 0000000000000]
store_ln0              (store            ) [ 0000000000000]
br_ln0                 (br               ) [ 0000000000000]
i4_load                (load             ) [ 0000000000000]
zext_ln44              (zext             ) [ 0000000000000]
Kvalues_addr           (getelementptr    ) [ 0010000000000]
angles_addr            (getelementptr    ) [ 0010000000000]
i                      (add              ) [ 0000000000000]
icmp_ln44              (icmp             ) [ 0111111111111]
store_ln44             (store            ) [ 0000000000000]
br_ln44                (br               ) [ 0000000000000]
Kvalues_load           (load             ) [ 0001111000000]
angles_load            (load             ) [ 0001111100000]
current_theta_15_load  (load             ) [ 0000111100000]
current_x_17_load      (load             ) [ 0100111111110]
current_y_19_load      (load             ) [ 0100111111110]
bitcast_ln47           (bitcast          ) [ 0000000000000]
tmp_2                  (partselect       ) [ 0000000000000]
trunc_ln47             (trunc            ) [ 0000000000000]
icmp_ln47              (icmp             ) [ 0000000000000]
icmp_ln47_1            (icmp             ) [ 0000000000000]
or_ln47                (or               ) [ 0000000000000]
tmp_3                  (fcmp             ) [ 0000000000000]
and_ln47               (and              ) [ 0110000111111]
mul1                   (fmul             ) [ 0100000111110]
mul2                   (fmul             ) [ 0100000111110]
current_theta_2        (fsub             ) [ 0000000010000]
current_theta_3        (fadd             ) [ 0000000010000]
current_theta_1        (select           ) [ 0110000001111]
store_ln47             (store            ) [ 0000000000000]
x_new                  (fsub             ) [ 0010000000001]
y_new                  (fadd             ) [ 0010000000001]
x_new_1                (fadd             ) [ 0010000000001]
y_new_1                (fsub             ) [ 0010000000001]
specpipeline_ln26      (specpipeline     ) [ 0000000000000]
speclooptripcount_ln26 (speclooptripcount) [ 0000000000000]
specloopname_ln44      (specloopname     ) [ 0000000000000]
current_x              (select           ) [ 0000000000000]
current_y              (select           ) [ 0000000000000]
store_ln47             (store            ) [ 0000000000000]
store_ln47             (store            ) [ 0000000000000]
write_ln47             (write            ) [ 0000000000000]
write_ln47             (write            ) [ 0000000000000]
ret_ln0                (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y_new_5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_new_5"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_new_5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_new_5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="current_theta">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_theta"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="current_theta_2_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_theta_2_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_new_6_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_new_6_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Kvalues">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Kvalues"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="angles">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="angles"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i4_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i4/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="current_theta_15_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_theta_15/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="current_x_17_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_x_17/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="current_y_19_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_y_19/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="current_theta_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="current_theta_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="x_new_5_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_new_5_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="y_new_5_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_new_5_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln47_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="4"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln47/12 "/>
</bind>
</comp>

<comp id="97" class="1004" name="write_ln47_write_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="32" slack="0"/>
<pin id="101" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln47/12 "/>
</bind>
</comp>

<comp id="104" class="1004" name="Kvalues_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="5" slack="0"/>
<pin id="108" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Kvalues_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="angles_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="5" slack="0"/>
<pin id="115" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="angles_addr/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Kvalues_load/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="angles_load/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="1"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="current_theta_2/3 x_new/7 x_new_1/7 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="1"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="current_theta_3/3 y_new/7 y_new_1/7 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="1"/>
<pin id="141" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="1"/>
<pin id="145" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="2"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="151" class="1005" name="reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_theta_2 x_new x_new_1 "/>
</bind>
</comp>

<comp id="155" class="1005" name="reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_theta_3 y_new y_new_1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln0_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln0_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln0_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln0_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="5" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="i4_load_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i4_load/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln44_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="i_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln44_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="0" index="1" bw="5" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln44_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="0" index="1" bw="5" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="current_theta_15_load_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="2"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_theta_15_load/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="current_x_17_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_x_17_load/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="current_y_19_load_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="2"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_y_19_load/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="bitcast_ln47_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="3"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47/6 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_2_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="0" index="2" bw="6" slack="0"/>
<pin id="225" dir="0" index="3" bw="6" slack="0"/>
<pin id="226" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="231" class="1004" name="trunc_ln47_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln47_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/6 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln47_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="23" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47_1/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="or_ln47_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln47/6 "/>
</bind>
</comp>

<comp id="253" class="1004" name="and_ln47_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln47/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="current_theta_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="2"/>
<pin id="261" dir="0" index="1" bw="32" slack="1"/>
<pin id="262" dir="0" index="2" bw="32" slack="1"/>
<pin id="263" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_theta_1/8 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln47_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="7"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/8 "/>
</bind>
</comp>

<comp id="271" class="1004" name="current_x_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="6"/>
<pin id="273" dir="0" index="1" bw="32" slack="1"/>
<pin id="274" dir="0" index="2" bw="32" slack="1"/>
<pin id="275" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_x/12 "/>
</bind>
</comp>

<comp id="279" class="1004" name="current_y_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="6"/>
<pin id="281" dir="0" index="1" bw="32" slack="1"/>
<pin id="282" dir="0" index="2" bw="32" slack="1"/>
<pin id="283" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_y/12 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln47_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="11"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln47_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="11"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="296" class="1005" name="i4_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="0"/>
<pin id="298" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i4 "/>
</bind>
</comp>

<comp id="303" class="1005" name="current_theta_15_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_theta_15 "/>
</bind>
</comp>

<comp id="310" class="1005" name="current_x_17_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_x_17 "/>
</bind>
</comp>

<comp id="317" class="1005" name="current_y_19_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_y_19 "/>
</bind>
</comp>

<comp id="324" class="1005" name="Kvalues_addr_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="1"/>
<pin id="326" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="Kvalues_addr "/>
</bind>
</comp>

<comp id="329" class="1005" name="angles_addr_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="1"/>
<pin id="331" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="angles_addr "/>
</bind>
</comp>

<comp id="334" class="1005" name="icmp_ln44_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="11"/>
<pin id="336" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln44 "/>
</bind>
</comp>

<comp id="338" class="1005" name="Kvalues_load_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Kvalues_load "/>
</bind>
</comp>

<comp id="344" class="1005" name="angles_load_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="angles_load "/>
</bind>
</comp>

<comp id="350" class="1005" name="current_theta_15_load_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_theta_15_load "/>
</bind>
</comp>

<comp id="356" class="1005" name="current_x_17_load_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_x_17_load "/>
</bind>
</comp>

<comp id="362" class="1005" name="current_y_19_load_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_y_19_load "/>
</bind>
</comp>

<comp id="370" class="1005" name="and_ln47_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln47 "/>
</bind>
</comp>

<comp id="377" class="1005" name="mul1_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="382" class="1005" name="mul2_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="387" class="1005" name="current_theta_1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="4"/>
<pin id="389" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="current_theta_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="54" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="54" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="104" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="111" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="154"><net_src comp="130" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="134" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="84" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="78" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="72" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="18" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="179" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="192"><net_src comp="179" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="179" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="188" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="205" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="213"><net_src comp="210" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="217"><net_src comp="214" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="227"><net_src comp="28" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="229"><net_src comp="30" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="230"><net_src comp="32" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="234"><net_src comp="218" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="221" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="34" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="231" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="36" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="235" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="247" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="146" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="151" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="155" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="151" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="277"><net_src comp="151" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="278"><net_src comp="271" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="284"><net_src comp="155" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="285"><net_src comp="155" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="279" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="271" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="56" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="306"><net_src comp="60" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="309"><net_src comp="303" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="313"><net_src comp="64" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="316"><net_src comp="310" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="320"><net_src comp="68" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="327"><net_src comp="104" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="332"><net_src comp="111" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="337"><net_src comp="194" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="118" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="347"><net_src comp="124" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="353"><net_src comp="205" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="359"><net_src comp="210" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="365"><net_src comp="214" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="368"><net_src comp="362" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="369"><net_src comp="362" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="373"><net_src comp="253" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="376"><net_src comp="370" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="380"><net_src comp="138" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="385"><net_src comp="142" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="390"><net_src comp="259" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="90" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: current_theta_2_out | {12 }
	Port: x_new_6_out | {12 }
 - Input state : 
	Port: cordiccart2pol_Pipeline_VITIS_LOOP_44_1 : y_new_5 | {1 }
	Port: cordiccart2pol_Pipeline_VITIS_LOOP_44_1 : x_new_5 | {1 }
	Port: cordiccart2pol_Pipeline_VITIS_LOOP_44_1 : current_theta | {1 }
	Port: cordiccart2pol_Pipeline_VITIS_LOOP_44_1 : Kvalues | {1 2 }
	Port: cordiccart2pol_Pipeline_VITIS_LOOP_44_1 : angles | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i4_load : 1
		zext_ln44 : 2
		Kvalues_addr : 3
		angles_addr : 3
		Kvalues_load : 4
		angles_load : 4
		i : 2
		icmp_ln44 : 2
		store_ln44 : 3
		br_ln44 : 3
	State 2
	State 3
		mul1 : 1
		mul2 : 1
		current_theta_2 : 1
		current_theta_3 : 1
	State 4
	State 5
	State 6
		tmp_2 : 1
		trunc_ln47 : 1
		icmp_ln47 : 2
		icmp_ln47_1 : 2
		or_ln47 : 3
		and_ln47 : 3
	State 7
	State 8
		store_ln47 : 1
	State 9
	State 10
	State 11
	State 12
		store_ln47 : 1
		store_ln47 : 1
		write_ln47 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_130          |    2    |   205   |   390   |
|          |           grp_fu_134          |    2    |   205   |   390   |
|----------|-------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_138          |    3    |   143   |   321   |
|          |           grp_fu_142          |    3    |   143   |   321   |
|----------|-------------------------------|---------|---------|---------|
|          |     current_theta_1_fu_259    |    0    |    0    |    32   |
|  select  |        current_x_fu_271       |    0    |    0    |    32   |
|          |        current_y_fu_279       |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln44_fu_194       |    0    |    0    |    13   |
|   icmp   |        icmp_ln47_fu_235       |    0    |    0    |    15   |
|          |       icmp_ln47_1_fu_241      |    0    |    0    |    30   |
|----------|-------------------------------|---------|---------|---------|
|    add   |            i_fu_188           |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|    or    |         or_ln47_fu_247        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    and   |        and_ln47_fu_253        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          | current_theta_read_read_fu_72 |    0    |    0    |    0    |
|   read   |    x_new_5_read_read_fu_78    |    0    |    0    |    0    |
|          |    y_new_5_read_read_fu_84    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |     write_ln47_write_fu_90    |    0    |    0    |    0    |
|          |     write_ln47_write_fu_97    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   fcmp   |           grp_fu_146          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   zext   |        zext_ln44_fu_182       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|          tmp_2_fu_221         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln47_fu_231       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    10   |   696   |   1593  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     Kvalues_addr_reg_324    |    5   |
|     Kvalues_load_reg_338    |   32   |
|       and_ln47_reg_370      |    1   |
|     angles_addr_reg_329     |    5   |
|     angles_load_reg_344     |   32   |
|current_theta_15_load_reg_350|   32   |
|   current_theta_15_reg_303  |   32   |
|   current_theta_1_reg_387   |   32   |
|  current_x_17_load_reg_356  |   32   |
|     current_x_17_reg_310    |   32   |
|  current_y_19_load_reg_362  |   32   |
|     current_y_19_reg_317    |   32   |
|          i4_reg_296         |    5   |
|      icmp_ln44_reg_334      |    1   |
|         mul1_reg_377        |   32   |
|         mul2_reg_382        |   32   |
|           reg_151           |   32   |
|           reg_155           |   32   |
+-----------------------------+--------+
|            Total            |   433  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_118 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
| grp_access_fu_124 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
|     grp_fu_130    |  p0  |   3  |  32  |   96   ||    0    ||    14   |
|     grp_fu_130    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_134    |  p0  |   3  |  32  |   96   ||    0    ||    14   |
|     grp_fu_134    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_138    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_142    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   468  || 12.9426 ||    0    ||    82   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |   696  |  1593  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    0   |   82   |
|  Register |    -   |    -   |   433  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |   12   |  1129  |  1675  |
+-----------+--------+--------+--------+--------+
