

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'
================================================================
* Date:           Thu Jul  4 07:53:44 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.648 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.64>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_174 = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %p_read"   --->   Operation 3 'read' 'p_read_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%a_V = trunc i256 %p_read_174"   --->   Operation 4 'trunc' 'a_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i16 %a_V" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln70_466 = sext i16 %a_V" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'sext' 'sext_ln70_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln70_467 = sext i16 %a_V" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 7 'sext' 'sext_ln70_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln70_468 = sext i16 %a_V" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 8 'sext' 'sext_ln70_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln70_469 = sext i16 %a_V" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 9 'sext' 'sext_ln70_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln70_470 = sext i16 %a_V" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 10 'sext' 'sext_ln70_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln70_471 = sext i16 %a_V" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 11 'sext' 'sext_ln70_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln70_472 = sext i16 %a_V" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 12 'sext' 'sext_ln70_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mult_V = partselect i6 @_ssdm_op_PartSelect.i6.i256.i32.i32, i256 %p_read_174, i32 10, i32 15"   --->   Operation 13 'partselect' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i6 %mult_V" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 14 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln1273 = trunc i256 %p_read_174"   --->   Operation 15 'trunc' 'trunc_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %trunc_ln1273, i1 0"   --->   Operation 16 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i17 %shl_ln"   --->   Operation 17 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1273_456 = sext i17 %shl_ln"   --->   Operation 18 'sext' 'sext_ln1273_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln1273_457 = sext i17 %shl_ln"   --->   Operation 19 'sext' 'sext_ln1273_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.79ns)   --->   "%r_V_1080 = sub i18 0, i18 %sext_ln1273_457"   --->   Operation 20 'sub' 'r_V_1080' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mult_V_1300 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1080, i32 10, i32 17"   --->   Operation 21 'partselect' 'mult_V_1300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln17_994 = sext i8 %mult_V_1300" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 22 'sext' 'sext_ln17_994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln17_995 = sext i8 %mult_V_1300" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 23 'sext' 'sext_ln17_995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.94ns)   --->   "%r_V_1081 = mul i25 %sext_ln70_471, i25 33554261"   --->   Operation 24 'mul' 'r_V_1081' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mult_V_1301 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1081, i32 10, i32 24"   --->   Operation 25 'partselect' 'mult_V_1301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i15 %mult_V_1301"   --->   Operation 26 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln1273_328 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %trunc_ln1273, i2 0"   --->   Operation 27 'bitconcatenate' 'shl_ln1273_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1273_458 = sext i18 %shl_ln1273_328"   --->   Operation 28 'sext' 'sext_ln1273_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1273_459 = sext i18 %shl_ln1273_328"   --->   Operation 29 'sext' 'sext_ln1273_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%r_V_1082 = sub i19 %sext_ln1273_459, i19 %sext_ln70_470"   --->   Operation 30 'sub' 'r_V_1082' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mult_V_1302 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1082, i32 10, i32 18"   --->   Operation 31 'partselect' 'mult_V_1302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln17_996 = sext i9 %mult_V_1302" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 32 'sext' 'sext_ln17_996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.94ns)   --->   "%r_V_1083 = mul i25 %sext_ln70_471, i25 161"   --->   Operation 33 'mul' 'r_V_1083' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mult_V_1303 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1083, i32 10, i32 24"   --->   Operation 34 'partselect' 'mult_V_1303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln818_219 = sext i15 %mult_V_1303"   --->   Operation 35 'sext' 'sext_ln818_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273 = sub i19 0, i19 %sext_ln1273_459"   --->   Operation 36 'sub' 'sub_ln1273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_1084 = sub i19 %sub_ln1273, i19 %sext_ln70_470"   --->   Operation 37 'sub' 'r_V_1084' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mult_V_1304 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1084, i32 10, i32 18"   --->   Operation 38 'partselect' 'mult_V_1304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln17_997 = sext i9 %mult_V_1304" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 39 'sext' 'sext_ln17_997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln1273_329 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %trunc_ln1273, i6 0"   --->   Operation 40 'bitconcatenate' 'shl_ln1273_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1273_460 = sext i22 %shl_ln1273_329"   --->   Operation 41 'sext' 'sext_ln1273_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.82ns)   --->   "%r_V_1085 = sub i23 0, i23 %sext_ln1273_460"   --->   Operation 42 'sub' 'r_V_1085' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mult_V_1305 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1085, i32 10, i32 22"   --->   Operation 43 'partselect' 'mult_V_1305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln17_998 = sext i13 %mult_V_1305" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 44 'sext' 'sext_ln17_998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.94ns)   --->   "%r_V_1086 = mul i23 %sext_ln70_468, i23 57"   --->   Operation 45 'mul' 'r_V_1086' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mult_V_1306 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1086, i32 10, i32 22"   --->   Operation 46 'partselect' 'mult_V_1306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln17_999 = sext i13 %mult_V_1306" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 47 'sext' 'sext_ln17_999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln1273_330 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %trunc_ln1273, i3 0"   --->   Operation 48 'bitconcatenate' 'shl_ln1273_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1273_461 = sext i19 %shl_ln1273_330"   --->   Operation 49 'sext' 'sext_ln1273_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1273_462 = sext i19 %shl_ln1273_330"   --->   Operation 50 'sext' 'sext_ln1273_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1273_463 = sext i19 %shl_ln1273_330"   --->   Operation 51 'sext' 'sext_ln1273_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_417 = sub i20 0, i20 %sext_ln1273_463"   --->   Operation 52 'sub' 'sub_ln1273_417' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_1087 = sub i20 %sub_ln1273_417, i20 %sext_ln1273_456"   --->   Operation 53 'sub' 'r_V_1087' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mult_V_1307 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1087, i32 10, i32 19"   --->   Operation 54 'partselect' 'mult_V_1307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln17_1000 = sext i10 %mult_V_1307" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 55 'sext' 'sext_ln17_1000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mult_V_1308 = partselect i7 @_ssdm_op_PartSelect.i7.i256.i32.i32, i256 %p_read_174, i32 9, i32 15"   --->   Operation 56 'partselect' 'mult_V_1308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln17_5 = sext i7 %mult_V_1308" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 57 'sext' 'sext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.94ns)   --->   "%r_V_1088 = mul i24 %sext_ln70_467, i24 16777116"   --->   Operation 58 'mul' 'r_V_1088' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mult_V_1309 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1088, i32 10, i32 23"   --->   Operation 59 'partselect' 'mult_V_1309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln818_220 = sext i14 %mult_V_1309"   --->   Operation 60 'sext' 'sext_ln818_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.94ns)   --->   "%r_V_1089 = mul i26 %sext_ln70_466, i26 291"   --->   Operation 61 'mul' 'r_V_1089' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mult_V_1310 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1089, i32 10, i32 25"   --->   Operation 62 'partselect' 'mult_V_1310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.78ns)   --->   "%r_V_1090 = sub i17 0, i17 %sext_ln70_472"   --->   Operation 63 'sub' 'r_V_1090' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mult_V_1311 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1090, i32 10, i32 16"   --->   Operation 64 'partselect' 'mult_V_1311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln17_1001 = sext i7 %mult_V_1311" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 65 'sext' 'sext_ln17_1001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln17_1002 = sext i7 %mult_V_1311" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 66 'sext' 'sext_ln17_1002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln17_1003 = sext i7 %mult_V_1311" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 67 'sext' 'sext_ln17_1003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mult_V_1312 = partselect i9 @_ssdm_op_PartSelect.i9.i256.i32.i32, i256 %p_read_174, i32 7, i32 15"   --->   Operation 68 'partselect' 'mult_V_1312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln17_6 = sext i9 %mult_V_1312" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 69 'sext' 'sext_ln17_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.94ns)   --->   "%r_V_1091 = mul i25 %sext_ln70_471, i25 251"   --->   Operation 70 'mul' 'r_V_1091' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mult_V_1313 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1091, i32 10, i32 24"   --->   Operation 71 'partselect' 'mult_V_1313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln818_221 = sext i15 %mult_V_1313"   --->   Operation 72 'sext' 'sext_ln818_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln1273_331 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %trunc_ln1273, i7 0"   --->   Operation 73 'bitconcatenate' 'shl_ln1273_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1273_464 = sext i23 %shl_ln1273_331"   --->   Operation 74 'sext' 'sext_ln1273_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1273_465 = sext i23 %shl_ln1273_331"   --->   Operation 75 'sext' 'sext_ln1273_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_420 = sub i24 0, i24 %sext_ln1273_465"   --->   Operation 76 'sub' 'sub_ln1273_420' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 77 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_1092 = sub i24 %sub_ln1273_420, i24 %sext_ln1273_462"   --->   Operation 77 'sub' 'r_V_1092' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mult_V_1314 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1092, i32 10, i32 23"   --->   Operation 78 'partselect' 'mult_V_1314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln818_222 = sext i14 %mult_V_1314"   --->   Operation 79 'sext' 'sext_ln818_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.94ns)   --->   "%mul_ln1270 = mul i26 %sext_ln70_466, i26 587"   --->   Operation 80 'mul' 'mul_ln1270' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%mult_V_1315 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270, i32 10, i32 25"   --->   Operation 81 'partselect' 'mult_V_1315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.94ns)   --->   "%mul_ln1270_76 = mul i26 %sext_ln70_466, i26 524"   --->   Operation 82 'mul' 'mul_ln1270_76' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%mult_V_1316 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_76, i32 10, i32 25"   --->   Operation 83 'partselect' 'mult_V_1316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.94ns)   --->   "%r_V_1093 = mul i23 %sext_ln70_468, i23 8388571"   --->   Operation 84 'mul' 'r_V_1093' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%mult_V_1317 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1093, i32 10, i32 22"   --->   Operation 85 'partselect' 'mult_V_1317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln17_1004 = sext i13 %mult_V_1317" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 86 'sext' 'sext_ln17_1004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln1273_332 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %trunc_ln1273, i5 0"   --->   Operation 87 'bitconcatenate' 'shl_ln1273_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1273_466 = sext i21 %shl_ln1273_332"   --->   Operation 88 'sext' 'sext_ln1273_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.81ns)   --->   "%r_V_1094 = add i22 %sext_ln1273_466, i22 %sext_ln1273_461"   --->   Operation 89 'add' 'r_V_1094' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%mult_V_1318 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1094, i32 10, i32 21"   --->   Operation 90 'partselect' 'mult_V_1318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln17_1005 = sext i12 %mult_V_1318" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 91 'sext' 'sext_ln17_1005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.94ns)   --->   "%r_V_1095 = mul i24 %sext_ln70_467, i24 16777127"   --->   Operation 92 'mul' 'r_V_1095' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mult_V_1319 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1095, i32 10, i32 23"   --->   Operation 93 'partselect' 'mult_V_1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln818_223 = sext i14 %mult_V_1319"   --->   Operation 94 'sext' 'sext_ln818_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.94ns)   --->   "%r_V_1096 = mul i26 %sext_ln70_466, i26 67108484"   --->   Operation 95 'mul' 'r_V_1096' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%mult_V_1320 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1096, i32 10, i32 25"   --->   Operation 96 'partselect' 'mult_V_1320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln1273_333 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %trunc_ln1273, i4 0"   --->   Operation 97 'bitconcatenate' 'shl_ln1273_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln1273_467 = sext i20 %shl_ln1273_333"   --->   Operation 98 'sext' 'sext_ln1273_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.82ns)   --->   "%r_V_1097 = sub i23 %sext_ln1273_467, i23 %sext_ln1273_460"   --->   Operation 99 'sub' 'r_V_1097' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%mult_V_1321 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1097, i32 10, i32 22"   --->   Operation 100 'partselect' 'mult_V_1321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln17_1006 = sext i13 %mult_V_1321" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 101 'sext' 'sext_ln17_1006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.94ns)   --->   "%r_V_1098 = mul i24 %sext_ln70_467, i24 106"   --->   Operation 102 'mul' 'r_V_1098' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%mult_V_1322 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1098, i32 10, i32 23"   --->   Operation 103 'partselect' 'mult_V_1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln818_224 = sext i14 %mult_V_1322"   --->   Operation 104 'sext' 'sext_ln818_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln1273_334 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %trunc_ln1273, i9 0"   --->   Operation 105 'bitconcatenate' 'shl_ln1273_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1273_468 = sext i25 %shl_ln1273_334"   --->   Operation 106 'sext' 'sext_ln1273_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.83ns)   --->   "%r_V_1099 = sub i26 %sext_ln1273_468, i26 %sext_ln1273_464"   --->   Operation 107 'sub' 'r_V_1099' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%mult_V_1323 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1099, i32 10, i32 25"   --->   Operation 108 'partselect' 'mult_V_1323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.94ns)   --->   "%r_V_1100 = mul i25 %sext_ln70_471, i25 33554229"   --->   Operation 109 'mul' 'r_V_1100' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%mult_V_1324 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1100, i32 10, i32 24"   --->   Operation 110 'partselect' 'mult_V_1324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln818_225 = sext i15 %mult_V_1324"   --->   Operation 111 'sext' 'sext_ln818_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.82ns)   --->   "%r_V_1101 = add i23 %sext_ln1273_460, i23 %sext_ln1273_467"   --->   Operation 112 'add' 'r_V_1101' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%mult_V_1325 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1101, i32 10, i32 22"   --->   Operation 113 'partselect' 'mult_V_1325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln17_1007 = sext i13 %mult_V_1325" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 114 'sext' 'sext_ln17_1007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%mult_V_1326 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_read_174, i32 8, i32 15"   --->   Operation 115 'partselect' 'mult_V_1326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln17_7 = sext i8 %mult_V_1326" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 116 'sext' 'sext_ln17_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (1.94ns)   --->   "%r_V_1102 = mul i24 %sext_ln70_467, i24 16777117"   --->   Operation 117 'mul' 'r_V_1102' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%mult_V_1327 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1102, i32 10, i32 23"   --->   Operation 118 'partselect' 'mult_V_1327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln818_226 = sext i14 %mult_V_1327"   --->   Operation 119 'sext' 'sext_ln818_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (1.94ns)   --->   "%r_V_1103 = mul i24 %sext_ln70_467, i24 16777142"   --->   Operation 120 'mul' 'r_V_1103' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%mult_V_1328 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1103, i32 10, i32 23"   --->   Operation 121 'partselect' 'mult_V_1328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln818_227 = sext i14 %mult_V_1328"   --->   Operation 122 'sext' 'sext_ln818_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (1.94ns)   --->   "%r_V_1104 = mul i24 %sext_ln70_467, i24 16777111"   --->   Operation 123 'mul' 'r_V_1104' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%mult_V_1329 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1104, i32 10, i32 23"   --->   Operation 124 'partselect' 'mult_V_1329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln818_228 = sext i14 %mult_V_1329"   --->   Operation 125 'sext' 'sext_ln818_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.80ns)   --->   "%r_V_1105 = sub i20 %sext_ln1273_456, i20 %sext_ln1273_463"   --->   Operation 126 'sub' 'r_V_1105' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%mult_V_1330 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1105, i32 10, i32 19"   --->   Operation 127 'partselect' 'mult_V_1330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln17_1008 = sext i10 %mult_V_1330" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 128 'sext' 'sext_ln17_1008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.82ns)   --->   "%r_V_1106 = sub i23 %sext_ln1273_460, i23 %sext_ln1273_458"   --->   Operation 129 'sub' 'r_V_1106' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%mult_V_1331 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1106, i32 10, i32 22"   --->   Operation 130 'partselect' 'mult_V_1331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln17_1009 = sext i13 %mult_V_1331" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 131 'sext' 'sext_ln17_1009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (1.94ns)   --->   "%r_V_1107 = mul i21 %sext_ln70, i21 2097141"   --->   Operation 132 'mul' 'r_V_1107' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%mult_V_1332 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1107, i32 10, i32 20"   --->   Operation 133 'partselect' 'mult_V_1332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln17_1010 = sext i11 %mult_V_1332" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 134 'sext' 'sext_ln17_1010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (1.94ns)   --->   "%r_V_1108 = mul i22 %sext_ln70_469, i22 22"   --->   Operation 135 'mul' 'r_V_1108' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%mult_V_1333 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1108, i32 10, i32 21"   --->   Operation 136 'partselect' 'mult_V_1333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln17_1011 = sext i12 %mult_V_1333" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 137 'sext' 'sext_ln17_1011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (1.94ns)   --->   "%mul_ln1270_77 = mul i26 %sext_ln70_466, i26 67108233"   --->   Operation 138 'mul' 'mul_ln1270_77' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%mult_V_1334 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_77, i32 10, i32 25"   --->   Operation 139 'partselect' 'mult_V_1334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (1.94ns)   --->   "%r_V_1109 = mul i25 %sext_ln70_471, i25 33554266"   --->   Operation 140 'mul' 'r_V_1109' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%mult_V_1335 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1109, i32 10, i32 24"   --->   Operation 141 'partselect' 'mult_V_1335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln818_229 = sext i15 %mult_V_1335"   --->   Operation 142 'sext' 'sext_ln818_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (1.94ns)   --->   "%r_V_1110 = mul i25 %sext_ln70_471, i25 213"   --->   Operation 143 'mul' 'r_V_1110' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%mult_V_1336 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1110, i32 10, i32 24"   --->   Operation 144 'partselect' 'mult_V_1336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln818_230 = sext i15 %mult_V_1336"   --->   Operation 145 'sext' 'sext_ln818_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (1.94ns)   --->   "%r_V_1111 = mul i22 %sext_ln70_469, i22 4194283"   --->   Operation 146 'mul' 'r_V_1111' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%mult_V_1337 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1111, i32 10, i32 21"   --->   Operation 147 'partselect' 'mult_V_1337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln17_1012 = sext i12 %mult_V_1337" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 148 'sext' 'sext_ln17_1012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.81ns)   --->   "%r_V_1112 = sub i22 %sext_ln1273, i22 %sext_ln1273_466"   --->   Operation 149 'sub' 'r_V_1112' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%mult_V_1338 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1112, i32 10, i32 21"   --->   Operation 150 'partselect' 'mult_V_1338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln17_1013 = sext i12 %mult_V_1338" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 151 'sext' 'sext_ln17_1013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%mult_V_1339 = partselect i10 @_ssdm_op_PartSelect.i10.i256.i32.i32, i256 %p_read_174, i32 6, i32 15"   --->   Operation 152 'partselect' 'mult_V_1339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln17_8 = sext i10 %mult_V_1339" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 153 'sext' 'sext_ln17_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (1.94ns)   --->   "%r_V_1113 = mul i25 %sext_ln70_471, i25 191"   --->   Operation 154 'mul' 'r_V_1113' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%mult_V_1340 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1113, i32 10, i32 24"   --->   Operation 155 'partselect' 'mult_V_1340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln818_231 = sext i15 %mult_V_1340"   --->   Operation 156 'sext' 'sext_ln818_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (1.94ns)   --->   "%r_V_1114 = mul i25 %sext_ln70_471, i25 165"   --->   Operation 157 'mul' 'r_V_1114' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%mult_V_1341 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1114, i32 10, i32 24"   --->   Operation 158 'partselect' 'mult_V_1341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln818_232 = sext i15 %mult_V_1341"   --->   Operation 159 'sext' 'sext_ln818_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (1.94ns)   --->   "%r_V_1115 = mul i26 %sext_ln70_466, i26 323"   --->   Operation 160 'mul' 'r_V_1115' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%mult_V_1342 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1115, i32 10, i32 25"   --->   Operation 161 'partselect' 'mult_V_1342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (1.94ns)   --->   "%r_V_1116 = mul i26 %sext_ln70_466, i26 67108499"   --->   Operation 162 'mul' 'r_V_1116' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%mult_V_1343 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1116, i32 10, i32 25"   --->   Operation 163 'partselect' 'mult_V_1343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (1.94ns)   --->   "%r_V_1117 = mul i26 %sext_ln70_466, i26 290"   --->   Operation 164 'mul' 'r_V_1117' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%mult_V_1344 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1117, i32 10, i32 25"   --->   Operation 165 'partselect' 'mult_V_1344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (1.94ns)   --->   "%r_V_1118 = mul i24 %sext_ln70_467, i24 16777110"   --->   Operation 166 'mul' 'r_V_1118' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%mult_V_1345 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1118, i32 10, i32 23"   --->   Operation 167 'partselect' 'mult_V_1345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln17_1014 = sext i14 %mult_V_1345" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 168 'sext' 'sext_ln17_1014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%a_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_174, i32 16, i32 31"   --->   Operation 169 'partselect' 'a_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln70_473 = sext i16 %a_V_1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 170 'sext' 'sext_ln70_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln70_474 = sext i16 %a_V_1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 171 'sext' 'sext_ln70_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln70_475 = sext i16 %a_V_1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 172 'sext' 'sext_ln70_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln70_476 = sext i16 %a_V_1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 173 'sext' 'sext_ln70_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln70_477 = sext i16 %a_V_1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 174 'sext' 'sext_ln70_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln70_478 = sext i16 %a_V_1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 175 'sext' 'sext_ln70_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln70_479 = sext i16 %a_V_1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 176 'sext' 'sext_ln70_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln70_480 = sext i16 %a_V_1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 177 'sext' 'sext_ln70_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln70_481 = sext i16 %a_V_1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 178 'sext' 'sext_ln70_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_174, i32 16, i32 31"   --->   Operation 179 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%shl_ln1273_335 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_s, i2 0"   --->   Operation 180 'bitconcatenate' 'shl_ln1273_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln1273_469 = sext i18 %shl_ln1273_335"   --->   Operation 181 'sext' 'sext_ln1273_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1273_470 = sext i18 %shl_ln1273_335"   --->   Operation 182 'sext' 'sext_ln1273_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.79ns)   --->   "%r_V_1120 = sub i19 0, i19 %sext_ln1273_470"   --->   Operation 183 'sub' 'r_V_1120' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%mult_V_1346 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1120, i32 10, i32 18"   --->   Operation 184 'partselect' 'mult_V_1346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln17_1015 = sext i9 %mult_V_1346" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 185 'sext' 'sext_ln17_1015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.78ns)   --->   "%r_V_1121 = sub i17 0, i17 %sext_ln70_481"   --->   Operation 186 'sub' 'r_V_1121' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%mult_V_1347 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1121, i32 10, i32 16"   --->   Operation 187 'partselect' 'mult_V_1347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln17_1016 = sext i7 %mult_V_1347" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 188 'sext' 'sext_ln17_1016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln17_1017 = sext i7 %mult_V_1347" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 189 'sext' 'sext_ln17_1017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln17_1018 = sext i7 %mult_V_1347" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 190 'sext' 'sext_ln17_1018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (1.94ns)   --->   "%r_V_1122 = mul i24 %sext_ln70_480, i24 77"   --->   Operation 191 'mul' 'r_V_1122' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%mult_V_1348 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1122, i32 10, i32 23"   --->   Operation 192 'partselect' 'mult_V_1348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln818_233 = sext i14 %mult_V_1348"   --->   Operation 193 'sext' 'sext_ln818_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (1.94ns)   --->   "%r_V_1123 = mul i24 %sext_ln70_480, i24 122"   --->   Operation 194 'mul' 'r_V_1123' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%mult_V_1349 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1123, i32 10, i32 23"   --->   Operation 195 'partselect' 'mult_V_1349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln818_234 = sext i14 %mult_V_1349"   --->   Operation 196 'sext' 'sext_ln818_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%shl_ln1273_336 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_s, i6 0"   --->   Operation 197 'bitconcatenate' 'shl_ln1273_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1273_471 = sext i22 %shl_ln1273_336"   --->   Operation 198 'sext' 'sext_ln1273_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%shl_ln1273_337 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_s, i3 0"   --->   Operation 199 'bitconcatenate' 'shl_ln1273_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln1273_472 = sext i19 %shl_ln1273_337"   --->   Operation 200 'sext' 'sext_ln1273_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1273_473 = sext i19 %shl_ln1273_337"   --->   Operation 201 'sext' 'sext_ln1273_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.82ns)   --->   "%r_V_1124 = sub i23 %sext_ln1273_471, i23 %sext_ln1273_473"   --->   Operation 202 'sub' 'r_V_1124' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%mult_V_1350 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1124, i32 10, i32 22"   --->   Operation 203 'partselect' 'mult_V_1350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln17_1019 = sext i13 %mult_V_1350" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 204 'sext' 'sext_ln17_1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (1.94ns)   --->   "%r_V_1125 = mul i23 %sext_ln70_477, i23 8388555"   --->   Operation 205 'mul' 'r_V_1125' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%mult_V_1351 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1125, i32 10, i32 22"   --->   Operation 206 'partselect' 'mult_V_1351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln17_1020 = sext i13 %mult_V_1351" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 207 'sext' 'sext_ln17_1020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (1.94ns)   --->   "%mul_ln1270_78 = mul i26 %sext_ln70_473, i26 902"   --->   Operation 208 'mul' 'mul_ln1270_78' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%mult_V_1352 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_78, i32 10, i32 25"   --->   Operation 209 'partselect' 'mult_V_1352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (1.94ns)   --->   "%r_V_1126 = mul i21 %sext_ln70_476, i21 11"   --->   Operation 210 'mul' 'r_V_1126' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%mult_V_1353 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1126, i32 10, i32 20"   --->   Operation 211 'partselect' 'mult_V_1353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln17_1021 = sext i11 %mult_V_1353" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 212 'sext' 'sext_ln17_1021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%shl_ln1273_338 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_s, i4 0"   --->   Operation 213 'bitconcatenate' 'shl_ln1273_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1273_474 = sext i20 %shl_ln1273_338"   --->   Operation 214 'sext' 'sext_ln1273_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1273_475 = sext i20 %shl_ln1273_338"   --->   Operation 215 'sext' 'sext_ln1273_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln1273_476 = sext i20 %shl_ln1273_338"   --->   Operation 216 'sext' 'sext_ln1273_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.80ns)   --->   "%r_V_1127 = sub i21 0, i21 %sext_ln1273_476"   --->   Operation 217 'sub' 'r_V_1127' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%mult_V_1354 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1127, i32 10, i32 20"   --->   Operation 218 'partselect' 'mult_V_1354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln17_1022 = sext i11 %mult_V_1354" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 219 'sext' 'sext_ln17_1022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.82ns)   --->   "%r_V_1128 = sub i23 %sext_ln1273_475, i23 %sext_ln1273_471"   --->   Operation 220 'sub' 'r_V_1128' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%mult_V_1355 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1128, i32 10, i32 22"   --->   Operation 221 'partselect' 'mult_V_1355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln17_1023 = sext i13 %mult_V_1355" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 222 'sext' 'sext_ln17_1023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (1.94ns)   --->   "%mul_ln1270_79 = mul i26 %sext_ln70_473, i26 1141"   --->   Operation 223 'mul' 'mul_ln1270_79' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%mult_V_1356 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_79, i32 10, i32 25"   --->   Operation 224 'partselect' 'mult_V_1356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (1.94ns)   --->   "%r_V_1129 = mul i25 %sext_ln70_474, i25 149"   --->   Operation 225 'mul' 'r_V_1129' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%mult_V_1357 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1129, i32 10, i32 24"   --->   Operation 226 'partselect' 'mult_V_1357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln818_235 = sext i15 %mult_V_1357"   --->   Operation 227 'sext' 'sext_ln818_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%mult_V_1358 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_read_174, i32 24, i32 31"   --->   Operation 228 'partselect' 'mult_V_1358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln17_1024 = sext i8 %mult_V_1358" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 229 'sext' 'sext_ln17_1024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (1.94ns)   --->   "%r_V_1130 = mul i23 %sext_ln70_477, i23 8388573"   --->   Operation 230 'mul' 'r_V_1130' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%mult_V_1359 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1130, i32 10, i32 22"   --->   Operation 231 'partselect' 'mult_V_1359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln17_1025 = sext i13 %mult_V_1359" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 232 'sext' 'sext_ln17_1025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (1.94ns)   --->   "%r_V_1131 = mul i24 %sext_ln70_480, i24 101"   --->   Operation 233 'mul' 'r_V_1131' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%mult_V_1360 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1131, i32 10, i32 23"   --->   Operation 234 'partselect' 'mult_V_1360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln17_1026 = sext i14 %mult_V_1360" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 235 'sext' 'sext_ln17_1026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (1.94ns)   --->   "%r_V_1132 = mul i25 %sext_ln70_474, i25 33554261"   --->   Operation 236 'mul' 'r_V_1132' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%mult_V_1361 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1132, i32 10, i32 24"   --->   Operation 237 'partselect' 'mult_V_1361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln818_236 = sext i15 %mult_V_1361"   --->   Operation 238 'sext' 'sext_ln818_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (1.94ns)   --->   "%mul_ln1270_80 = mul i26 %sext_ln70_473, i26 668"   --->   Operation 239 'mul' 'mul_ln1270_80' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%mult_V_1362 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_80, i32 10, i32 25"   --->   Operation 240 'partselect' 'mult_V_1362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%shl_ln1273_339 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_s, i7 0"   --->   Operation 241 'bitconcatenate' 'shl_ln1273_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1273_477 = sext i23 %shl_ln1273_339"   --->   Operation 242 'sext' 'sext_ln1273_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.82ns)   --->   "%r_V_1133 = sub i24 %sext_ln1273_474, i24 %sext_ln1273_477"   --->   Operation 243 'sub' 'r_V_1133' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%mult_V_1363 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1133, i32 10, i32 23"   --->   Operation 244 'partselect' 'mult_V_1363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln17_1027 = sext i14 %mult_V_1363" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 245 'sext' 'sext_ln17_1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.80ns)   --->   "%r_V_1134 = sub i21 %sext_ln70_476, i21 %sext_ln1273_476"   --->   Operation 246 'sub' 'r_V_1134' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%mult_V_1364 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1134, i32 10, i32 20"   --->   Operation 247 'partselect' 'mult_V_1364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.80ns)   --->   "%r_V_1135 = sub i20 %sext_ln1273_472, i20 %sext_ln70_475"   --->   Operation 248 'sub' 'r_V_1135' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%mult_V_1365 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1135, i32 10, i32 19"   --->   Operation 249 'partselect' 'mult_V_1365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln17_1029 = sext i10 %mult_V_1365" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 250 'sext' 'sext_ln17_1029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.82ns)   --->   "%r_V_1136 = add i23 %sext_ln1273_471, i23 %sext_ln1273_469"   --->   Operation 251 'add' 'r_V_1136' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%mult_V_1366 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1136, i32 10, i32 22"   --->   Operation 252 'partselect' 'mult_V_1366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln17_1030 = sext i13 %mult_V_1366" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 253 'sext' 'sext_ln17_1030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_s, i1 0"   --->   Operation 254 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1273_478 = sext i17 %shl_ln1273_s"   --->   Operation 255 'sext' 'sext_ln1273_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1273_479 = sext i17 %shl_ln1273_s"   --->   Operation 256 'sext' 'sext_ln1273_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.80ns)   --->   "%r_V_1137 = sub i20 %sext_ln1273_472, i20 %sext_ln1273_479"   --->   Operation 257 'sub' 'r_V_1137' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%mult_V_1367 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1137, i32 10, i32 19"   --->   Operation 258 'partselect' 'mult_V_1367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln17_1031 = sext i10 %mult_V_1367" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 259 'sext' 'sext_ln17_1031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (1.94ns)   --->   "%r_V_1138 = mul i26 %sext_ln70_473, i26 468"   --->   Operation 260 'mul' 'r_V_1138' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%mult_V_1368 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1138, i32 10, i32 25"   --->   Operation 261 'partselect' 'mult_V_1368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (1.94ns)   --->   "%r_V_1139 = mul i24 %sext_ln70_480, i24 16777134"   --->   Operation 262 'mul' 'r_V_1139' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%mult_V_1369 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1139, i32 10, i32 23"   --->   Operation 263 'partselect' 'mult_V_1369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln818_237 = sext i14 %mult_V_1369"   --->   Operation 264 'sext' 'sext_ln818_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (1.94ns)   --->   "%r_V_1140 = mul i24 %sext_ln70_480, i24 69"   --->   Operation 265 'mul' 'r_V_1140' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%mult_V_1370 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1140, i32 10, i32 23"   --->   Operation 266 'partselect' 'mult_V_1370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln17_1032 = sext i14 %mult_V_1370" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 267 'sext' 'sext_ln17_1032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (1.94ns)   --->   "%r_V_1141 = mul i24 %sext_ln70_480, i24 107"   --->   Operation 268 'mul' 'r_V_1141' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%mult_V_1371 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1141, i32 10, i32 23"   --->   Operation 269 'partselect' 'mult_V_1371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln17_1033 = sext i14 %mult_V_1371" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 270 'sext' 'sext_ln17_1033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (1.94ns)   --->   "%r_V_1142 = mul i22 %sext_ln70_479, i22 21"   --->   Operation 271 'mul' 'r_V_1142' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%mult_V_1372 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1142, i32 10, i32 21"   --->   Operation 272 'partselect' 'mult_V_1372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln17_1034 = sext i12 %mult_V_1372" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 273 'sext' 'sext_ln17_1034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%mult_V_1373 = partselect i6 @_ssdm_op_PartSelect.i6.i256.i32.i32, i256 %p_read_174, i32 26, i32 31"   --->   Operation 274 'partselect' 'mult_V_1373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln17_1035 = sext i6 %mult_V_1373" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 275 'sext' 'sext_ln17_1035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%mult_V_1374 = partselect i11 @_ssdm_op_PartSelect.i11.i256.i32.i32, i256 %p_read_174, i32 21, i32 31"   --->   Operation 276 'partselect' 'mult_V_1374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln17_1036 = sext i11 %mult_V_1374" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 277 'sext' 'sext_ln17_1036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (1.94ns)   --->   "%r_V_1143 = mul i24 %sext_ln70_480, i24 16777133"   --->   Operation 278 'mul' 'r_V_1143' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%mult_V_1375 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1143, i32 10, i32 23"   --->   Operation 279 'partselect' 'mult_V_1375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln17_1037 = sext i14 %mult_V_1375" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 280 'sext' 'sext_ln17_1037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.80ns)   --->   "%r_V_1144 = add i21 %sext_ln1273_476, i21 %sext_ln70_476"   --->   Operation 281 'add' 'r_V_1144' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%mult_V_1376 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1144, i32 10, i32 20"   --->   Operation 282 'partselect' 'mult_V_1376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln17_1038 = sext i11 %mult_V_1376" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 283 'sext' 'sext_ln17_1038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (1.94ns)   --->   "%r_V_1145 = mul i26 %sext_ln70_473, i26 294"   --->   Operation 284 'mul' 'r_V_1145' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%mult_V_1377 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1145, i32 10, i32 25"   --->   Operation 285 'partselect' 'mult_V_1377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (1.94ns)   --->   "%r_V_1146 = mul i26 %sext_ln70_473, i26 67108582"   --->   Operation 286 'mul' 'r_V_1146' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%mult_V_1378 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1146, i32 10, i32 25"   --->   Operation 287 'partselect' 'mult_V_1378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (1.94ns)   --->   "%r_V_1147 = mul i26 %sext_ln70_473, i26 67108536"   --->   Operation 288 'mul' 'r_V_1147' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%mult_V_1379 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1147, i32 10, i32 25"   --->   Operation 289 'partselect' 'mult_V_1379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (1.94ns)   --->   "%r_V_1148 = mul i24 %sext_ln70_480, i24 16777145"   --->   Operation 290 'mul' 'r_V_1148' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%mult_V_1380 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1148, i32 10, i32 23"   --->   Operation 291 'partselect' 'mult_V_1380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln17_1039 = sext i14 %mult_V_1380" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 292 'sext' 'sext_ln17_1039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.79ns)   --->   "%r_V_1149 = sub i19 %sext_ln1273_470, i19 %sext_ln70_478"   --->   Operation 293 'sub' 'r_V_1149' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%mult_V_1381 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1149, i32 10, i32 18"   --->   Operation 294 'partselect' 'mult_V_1381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln17_1040 = sext i9 %mult_V_1381" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 295 'sext' 'sext_ln17_1040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (1.94ns)   --->   "%r_V_1150 = mul i25 %sext_ln70_474, i25 163"   --->   Operation 296 'mul' 'r_V_1150' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%mult_V_1382 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1150, i32 10, i32 24"   --->   Operation 297 'partselect' 'mult_V_1382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln818_238 = sext i15 %mult_V_1382"   --->   Operation 298 'sext' 'sext_ln818_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.82ns)   --->   "%r_V_1151 = add i23 %sext_ln1273_471, i23 %sext_ln1273_478"   --->   Operation 299 'add' 'r_V_1151' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%mult_V_1383 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1151, i32 10, i32 22"   --->   Operation 300 'partselect' 'mult_V_1383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln17_1041 = sext i13 %mult_V_1383" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 301 'sext' 'sext_ln17_1041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.80ns)   --->   "%r_V_1152 = add i20 %sext_ln1273_472, i20 %sext_ln1273_479"   --->   Operation 302 'add' 'r_V_1152' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%mult_V_1384 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1152, i32 10, i32 19"   --->   Operation 303 'partselect' 'mult_V_1384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln17_1042 = sext i10 %mult_V_1384" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 304 'sext' 'sext_ln17_1042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (1.94ns)   --->   "%r_V_1153 = mul i26 %sext_ln70_473, i26 67108395"   --->   Operation 305 'mul' 'r_V_1153' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%mult_V_1385 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1153, i32 10, i32 25"   --->   Operation 306 'partselect' 'mult_V_1385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%mult_V_1386 = partselect i7 @_ssdm_op_PartSelect.i7.i256.i32.i32, i256 %p_read_174, i32 25, i32 31"   --->   Operation 307 'partselect' 'mult_V_1386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln17_1043 = sext i7 %mult_V_1386" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 308 'sext' 'sext_ln17_1043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (1.94ns)   --->   "%r_V_1154 = mul i23 %sext_ln70_477, i23 52"   --->   Operation 309 'mul' 'r_V_1154' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%mult_V_1387 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1154, i32 10, i32 22"   --->   Operation 310 'partselect' 'mult_V_1387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln17_1044 = sext i13 %mult_V_1387" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 311 'sext' 'sext_ln17_1044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%a_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_174, i32 32, i32 47"   --->   Operation 312 'partselect' 'a_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln70_482 = sext i16 %a_V_2" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 313 'sext' 'sext_ln70_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln70_483 = sext i16 %a_V_2" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 314 'sext' 'sext_ln70_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln70_484 = sext i16 %a_V_2" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 315 'sext' 'sext_ln70_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln70_485 = sext i16 %a_V_2" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 316 'sext' 'sext_ln70_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln70_486 = sext i16 %a_V_2" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 317 'sext' 'sext_ln70_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln70_487 = sext i16 %a_V_2" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 318 'sext' 'sext_ln70_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln70_488 = sext i16 %a_V_2" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 319 'sext' 'sext_ln70_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln70_489 = sext i16 %a_V_2" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 320 'sext' 'sext_ln70_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%mult_V_1388 = partselect i7 @_ssdm_op_PartSelect.i7.i256.i32.i32, i256 %p_read_174, i32 41, i32 47"   --->   Operation 321 'partselect' 'mult_V_1388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln17_1045 = sext i7 %mult_V_1388" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 322 'sext' 'sext_ln17_1045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_174, i32 32, i32 47"   --->   Operation 323 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%shl_ln1273_340 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_1, i2 0"   --->   Operation 324 'bitconcatenate' 'shl_ln1273_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln1273_480 = sext i18 %shl_ln1273_340"   --->   Operation 325 'sext' 'sext_ln1273_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.79ns)   --->   "%r_V_1156 = sub i19 %sext_ln70_489, i19 %sext_ln1273_480"   --->   Operation 326 'sub' 'r_V_1156' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%mult_V_1389 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1156, i32 10, i32 18"   --->   Operation 327 'partselect' 'mult_V_1389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln17_1046 = sext i9 %mult_V_1389" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 328 'sext' 'sext_ln17_1046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln17_1047 = sext i9 %mult_V_1389" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 329 'sext' 'sext_ln17_1047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (1.94ns)   --->   "%r_V_1157 = mul i26 %sext_ln70_488, i26 282"   --->   Operation 330 'mul' 'r_V_1157' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%mult_V_1390 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1157, i32 10, i32 25"   --->   Operation 331 'partselect' 'mult_V_1390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.79ns)   --->   "%r_V_1158 = sub i19 0, i19 %sext_ln1273_480"   --->   Operation 332 'sub' 'r_V_1158' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%mult_V_1391 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1158, i32 10, i32 18"   --->   Operation 333 'partselect' 'mult_V_1391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln17_1048 = sext i9 %mult_V_1391" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 334 'sext' 'sext_ln17_1048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (1.94ns)   --->   "%r_V_1159 = mul i23 %sext_ln70_487, i23 8388556"   --->   Operation 335 'mul' 'r_V_1159' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%mult_V_1392 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1159, i32 10, i32 22"   --->   Operation 336 'partselect' 'mult_V_1392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln17_1049 = sext i13 %mult_V_1392" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 337 'sext' 'sext_ln17_1049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%shl_ln1273_341 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_1, i3 0"   --->   Operation 338 'bitconcatenate' 'shl_ln1273_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln1273_481 = sext i19 %shl_ln1273_341"   --->   Operation 339 'sext' 'sext_ln1273_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln1273_482 = sext i19 %shl_ln1273_341"   --->   Operation 340 'sext' 'sext_ln1273_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_437 = sub i20 0, i20 %sext_ln1273_482"   --->   Operation 341 'sub' 'sub_ln1273_437' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%shl_ln1273_342 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_1, i1 0"   --->   Operation 342 'bitconcatenate' 'shl_ln1273_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln1273_483 = sext i17 %shl_ln1273_342"   --->   Operation 343 'sext' 'sext_ln1273_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln1273_484 = sext i17 %shl_ln1273_342"   --->   Operation 344 'sext' 'sext_ln1273_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln1273_485 = sext i17 %shl_ln1273_342"   --->   Operation 345 'sext' 'sext_ln1273_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_1160 = sub i20 %sub_ln1273_437, i20 %sext_ln1273_485"   --->   Operation 346 'sub' 'r_V_1160' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%mult_V_1393 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1160, i32 10, i32 19"   --->   Operation 347 'partselect' 'mult_V_1393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln17_1050 = sext i10 %mult_V_1393" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 348 'sext' 'sext_ln17_1050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%mult_V_1394 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_read_174, i32 40, i32 47"   --->   Operation 349 'partselect' 'mult_V_1394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln17_1051 = sext i8 %mult_V_1394" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 350 'sext' 'sext_ln17_1051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.80ns)   --->   "%r_V_1161 = sub i19 %r_V_1158, i19 %sext_ln70_489"   --->   Operation 351 'sub' 'r_V_1161' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%mult_V_1395 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1161, i32 10, i32 18"   --->   Operation 352 'partselect' 'mult_V_1395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln17_1052 = sext i9 %mult_V_1395" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 353 'sext' 'sext_ln17_1052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln17_1053 = sext i9 %mult_V_1395" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 354 'sext' 'sext_ln17_1053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%mult_V_1396 = partselect i6 @_ssdm_op_PartSelect.i6.i256.i32.i32, i256 %p_read_174, i32 42, i32 47"   --->   Operation 355 'partselect' 'mult_V_1396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln17_1054 = sext i6 %mult_V_1396" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 356 'sext' 'sext_ln17_1054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln17_1055 = sext i6 %mult_V_1396" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 357 'sext' 'sext_ln17_1055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (1.94ns)   --->   "%r_V_1162 = mul i26 %sext_ln70_488, i26 353"   --->   Operation 358 'mul' 'r_V_1162' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%mult_V_1397 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1162, i32 10, i32 25"   --->   Operation 359 'partselect' 'mult_V_1397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (1.94ns)   --->   "%mul_ln1270_81 = mul i26 %sext_ln70_488, i26 67108280"   --->   Operation 360 'mul' 'mul_ln1270_81' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%mult_V_1398 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_81, i32 10, i32 25"   --->   Operation 361 'partselect' 'mult_V_1398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (1.94ns)   --->   "%r_V_1163 = mul i26 %sext_ln70_488, i26 346"   --->   Operation 362 'mul' 'r_V_1163' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%mult_V_1399 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1163, i32 10, i32 25"   --->   Operation 363 'partselect' 'mult_V_1399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.78ns)   --->   "%r_V_1164 = sub i17 0, i17 %sext_ln70_486"   --->   Operation 364 'sub' 'r_V_1164' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%mult_V_1400 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1164, i32 10, i32 16"   --->   Operation 365 'partselect' 'mult_V_1400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln17_1056 = sext i7 %mult_V_1400" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 366 'sext' 'sext_ln17_1056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln17_1057 = sext i7 %mult_V_1400" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 367 'sext' 'sext_ln17_1057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.79ns)   --->   "%r_V_1165 = add i19 %sext_ln1273_480, i19 %sext_ln70_489"   --->   Operation 368 'add' 'r_V_1165' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%mult_V_1401 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1165, i32 10, i32 18"   --->   Operation 369 'partselect' 'mult_V_1401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln17_1058 = sext i9 %mult_V_1401" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 370 'sext' 'sext_ln17_1058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.79ns)   --->   "%r_V_1166 = sub i18 0, i18 %sext_ln1273_484"   --->   Operation 371 'sub' 'r_V_1166' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%mult_V_1402 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1166, i32 10, i32 17"   --->   Operation 372 'partselect' 'mult_V_1402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln17_1059 = sext i8 %mult_V_1402" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 373 'sext' 'sext_ln17_1059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (1.94ns)   --->   "%mul_ln1270_82 = mul i26 %sext_ln70_488, i26 700"   --->   Operation 374 'mul' 'mul_ln1270_82' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%mult_V_1403 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_82, i32 10, i32 25"   --->   Operation 375 'partselect' 'mult_V_1403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%shl_ln1273_343 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_1, i9 0"   --->   Operation 376 'bitconcatenate' 'shl_ln1273_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln1273_486 = sext i25 %shl_ln1273_343"   --->   Operation 377 'sext' 'sext_ln1273_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%shl_ln1273_344 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_1, i6 0"   --->   Operation 378 'bitconcatenate' 'shl_ln1273_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln1273_487 = sext i22 %shl_ln1273_344"   --->   Operation 379 'sext' 'sext_ln1273_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.83ns)   --->   "%r_V_1167 = sub i26 %sext_ln1273_487, i26 %sext_ln1273_486"   --->   Operation 380 'sub' 'r_V_1167' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%mult_V_1404 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1167, i32 10, i32 25"   --->   Operation 381 'partselect' 'mult_V_1404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.80ns)   --->   "%r_V_1168 = sub i20 %sext_ln1273_485, i20 %sext_ln1273_482"   --->   Operation 382 'sub' 'r_V_1168' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%mult_V_1405 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1168, i32 10, i32 19"   --->   Operation 383 'partselect' 'mult_V_1405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln17_1060 = sext i10 %mult_V_1405" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 384 'sext' 'sext_ln17_1060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln17_1061 = sext i10 %mult_V_1405" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 385 'sext' 'sext_ln17_1061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (1.94ns)   --->   "%mul_ln1270_83 = mul i26 %sext_ln70_488, i26 530"   --->   Operation 386 'mul' 'mul_ln1270_83' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%mult_V_1406 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_83, i32 10, i32 25"   --->   Operation 387 'partselect' 'mult_V_1406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (1.94ns)   --->   "%r_V_1169 = mul i24 %sext_ln70_483, i24 16777108"   --->   Operation 388 'mul' 'r_V_1169' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%mult_V_1407 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1169, i32 10, i32 23"   --->   Operation 389 'partselect' 'mult_V_1407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln17_1062 = sext i14 %mult_V_1407" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 390 'sext' 'sext_ln17_1062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (1.94ns)   --->   "%r_V_1170 = mul i26 %sext_ln70_488, i26 67108378"   --->   Operation 391 'mul' 'r_V_1170' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%mult_V_1408 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1170, i32 10, i32 25"   --->   Operation 392 'partselect' 'mult_V_1408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%shl_ln1273_345 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_1, i5 0"   --->   Operation 393 'bitconcatenate' 'shl_ln1273_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln1273_488 = sext i21 %shl_ln1273_345"   --->   Operation 394 'sext' 'sext_ln1273_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.81ns)   --->   "%r_V_1171 = sub i22 %sext_ln1273_483, i22 %sext_ln1273_488"   --->   Operation 395 'sub' 'r_V_1171' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%mult_V_1409 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1171, i32 10, i32 21"   --->   Operation 396 'partselect' 'mult_V_1409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln17_1063 = sext i12 %mult_V_1409" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 397 'sext' 'sext_ln17_1063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (1.94ns)   --->   "%r_V_1172 = mul i26 %sext_ln70_488, i26 323"   --->   Operation 398 'mul' 'r_V_1172' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%mult_V_1410 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1172, i32 10, i32 25"   --->   Operation 399 'partselect' 'mult_V_1410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.83ns)   --->   "%r_V_1173 = add i26 %sext_ln1273_486, i26 %sext_ln1273_481"   --->   Operation 400 'add' 'r_V_1173' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%mult_V_1411 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1173, i32 10, i32 25"   --->   Operation 401 'partselect' 'mult_V_1411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (1.94ns)   --->   "%r_V_1174 = mul i26 %sext_ln70_488, i26 483"   --->   Operation 402 'mul' 'r_V_1174' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%mult_V_1412 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1174, i32 10, i32 25"   --->   Operation 403 'partselect' 'mult_V_1412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (1.94ns)   --->   "%r_V_1175 = mul i25 %sext_ln70_485, i25 159"   --->   Operation 404 'mul' 'r_V_1175' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%mult_V_1413 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1175, i32 10, i32 24"   --->   Operation 405 'partselect' 'mult_V_1413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln818_239 = sext i15 %mult_V_1413"   --->   Operation 406 'sext' 'sext_ln818_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (1.94ns)   --->   "%mul_ln1270_84 = mul i26 %sext_ln70_488, i26 67108275"   --->   Operation 407 'mul' 'mul_ln1270_84' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%mult_V_1414 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_84, i32 10, i32 25"   --->   Operation 408 'partselect' 'mult_V_1414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%shl_ln1273_346 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_1, i7 0"   --->   Operation 409 'bitconcatenate' 'shl_ln1273_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln1273_489 = sext i23 %shl_ln1273_346"   --->   Operation 410 'sext' 'sext_ln1273_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.82ns)   --->   "%r_V_1176 = sub i24 0, i24 %sext_ln1273_489"   --->   Operation 411 'sub' 'r_V_1176' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%mult_V_1415 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1176, i32 10, i32 23"   --->   Operation 412 'partselect' 'mult_V_1415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln17_1064 = sext i14 %mult_V_1415" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 413 'sext' 'sext_ln17_1064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (1.94ns)   --->   "%r_V_1177 = mul i22 %sext_ln70_484, i22 4194275"   --->   Operation 414 'mul' 'r_V_1177' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%mult_V_1416 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1177, i32 10, i32 21"   --->   Operation 415 'partselect' 'mult_V_1416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln17_1065 = sext i12 %mult_V_1416" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 416 'sext' 'sext_ln17_1065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (1.94ns)   --->   "%r_V_1178 = mul i25 %sext_ln70_485, i25 33554256"   --->   Operation 417 'mul' 'r_V_1178' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%mult_V_1417 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1178, i32 10, i32 24"   --->   Operation 418 'partselect' 'mult_V_1417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln818_240 = sext i15 %mult_V_1417"   --->   Operation 419 'sext' 'sext_ln818_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (1.94ns)   --->   "%r_V_1179 = mul i24 %sext_ln70_483, i24 109"   --->   Operation 420 'mul' 'r_V_1179' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%mult_V_1418 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1179, i32 10, i32 23"   --->   Operation 421 'partselect' 'mult_V_1418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln17_1066 = sext i14 %mult_V_1418" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 422 'sext' 'sext_ln17_1066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (1.94ns)   --->   "%r_V_1180 = mul i26 %sext_ln70_488, i26 340"   --->   Operation 423 'mul' 'r_V_1180' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%mult_V_1419 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1180, i32 10, i32 25"   --->   Operation 424 'partselect' 'mult_V_1419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (1.94ns)   --->   "%r_V_1181 = mul i26 %sext_ln70_488, i26 67108577"   --->   Operation 425 'mul' 'r_V_1181' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%mult_V_1420 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1181, i32 10, i32 25"   --->   Operation 426 'partselect' 'mult_V_1420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (1.94ns)   --->   "%r_V_1182 = mul i26 %sext_ln70_488, i26 67108452"   --->   Operation 427 'mul' 'r_V_1182' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%mult_V_1421 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1182, i32 10, i32 25"   --->   Operation 428 'partselect' 'mult_V_1421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (1.94ns)   --->   "%r_V_1183 = mul i23 %sext_ln70_487, i23 8388564"   --->   Operation 429 'mul' 'r_V_1183' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%mult_V_1422 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1183, i32 10, i32 22"   --->   Operation 430 'partselect' 'mult_V_1422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln17_1067 = sext i13 %mult_V_1422" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 431 'sext' 'sext_ln17_1067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (1.94ns)   --->   "%r_V_1184 = mul i21 %sext_ln70_482, i21 13"   --->   Operation 432 'mul' 'r_V_1184' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%mult_V_1423 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1184, i32 10, i32 20"   --->   Operation 433 'partselect' 'mult_V_1423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln17_1068 = sext i11 %mult_V_1423" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 434 'sext' 'sext_ln17_1068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (1.94ns)   --->   "%mul_ln1270_85 = mul i26 %sext_ln70_488, i26 626"   --->   Operation 435 'mul' 'mul_ln1270_85' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%mult_V_1424 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_85, i32 10, i32 25"   --->   Operation 436 'partselect' 'mult_V_1424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (1.94ns)   --->   "%r_V_1185 = mul i26 %sext_ln70_488, i26 67108593"   --->   Operation 437 'mul' 'r_V_1185' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%mult_V_1425 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1185, i32 10, i32 25"   --->   Operation 438 'partselect' 'mult_V_1425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (1.94ns)   --->   "%r_V_1186 = mul i25 %sext_ln70_485, i25 134"   --->   Operation 439 'mul' 'r_V_1186' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%mult_V_1426 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1186, i32 10, i32 24"   --->   Operation 440 'partselect' 'mult_V_1426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln818_241 = sext i15 %mult_V_1426"   --->   Operation 441 'sext' 'sext_ln818_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (1.94ns)   --->   "%r_V_1187 = mul i25 %sext_ln70_485, i25 33554213"   --->   Operation 442 'mul' 'r_V_1187' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%mult_V_1427 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1187, i32 10, i32 24"   --->   Operation 443 'partselect' 'mult_V_1427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln818_242 = sext i15 %mult_V_1427"   --->   Operation 444 'sext' 'sext_ln818_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%a_V_3 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_174, i32 48, i32 63"   --->   Operation 445 'partselect' 'a_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln70_490 = sext i16 %a_V_3" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 446 'sext' 'sext_ln70_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln70_491 = sext i16 %a_V_3" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 447 'sext' 'sext_ln70_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln70_492 = sext i16 %a_V_3" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 448 'sext' 'sext_ln70_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln70_493 = sext i16 %a_V_3" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 449 'sext' 'sext_ln70_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln70_494 = sext i16 %a_V_3" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 450 'sext' 'sext_ln70_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln70_495 = sext i16 %a_V_3" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 451 'sext' 'sext_ln70_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln70_496 = sext i16 %a_V_3" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 452 'sext' 'sext_ln70_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (1.94ns)   --->   "%r_V_1189 = mul i22 %sext_ln70_496, i22 21"   --->   Operation 453 'mul' 'r_V_1189' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%mult_V_1428 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1189, i32 10, i32 21"   --->   Operation 454 'partselect' 'mult_V_1428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln17_1069 = sext i12 %mult_V_1428" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 455 'sext' 'sext_ln17_1069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_174, i32 48, i32 63"   --->   Operation 456 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%shl_ln1273_347 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_2, i2 0"   --->   Operation 457 'bitconcatenate' 'shl_ln1273_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln1273_490 = sext i18 %shl_ln1273_347"   --->   Operation 458 'sext' 'sext_ln1273_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.79ns)   --->   "%r_V_1190 = sub i19 %sext_ln70_495, i19 %sext_ln1273_490"   --->   Operation 459 'sub' 'r_V_1190' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%mult_V_1429 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1190, i32 10, i32 18"   --->   Operation 460 'partselect' 'mult_V_1429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln17_1070 = sext i9 %mult_V_1429" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 461 'sext' 'sext_ln17_1070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln17_1071 = sext i9 %mult_V_1429" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 462 'sext' 'sext_ln17_1071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.78ns)   --->   "%r_V_1191 = sub i17 0, i17 %sext_ln70_494"   --->   Operation 463 'sub' 'r_V_1191' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%mult_V_1430 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1191, i32 10, i32 16"   --->   Operation 464 'partselect' 'mult_V_1430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln17_1072 = sext i7 %mult_V_1430" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 465 'sext' 'sext_ln17_1072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln17_1073 = sext i7 %mult_V_1430" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 466 'sext' 'sext_ln17_1073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (1.94ns)   --->   "%r_V_1192 = mul i25 %sext_ln70_493, i25 33554181"   --->   Operation 467 'mul' 'r_V_1192' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%mult_V_1431 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1192, i32 10, i32 24"   --->   Operation 468 'partselect' 'mult_V_1431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln818_243 = sext i15 %mult_V_1431"   --->   Operation 469 'sext' 'sext_ln818_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (1.94ns)   --->   "%mul_ln1270_86 = mul i26 %sext_ln70_492, i26 67108146"   --->   Operation 470 'mul' 'mul_ln1270_86' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%mult_V_1432 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_86, i32 10, i32 25"   --->   Operation 471 'partselect' 'mult_V_1432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%shl_ln1273_348 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_2, i4 0"   --->   Operation 472 'bitconcatenate' 'shl_ln1273_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln1273_491 = sext i20 %shl_ln1273_348"   --->   Operation 473 'sext' 'sext_ln1273_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln1273_492 = sext i20 %shl_ln1273_348"   --->   Operation 474 'sext' 'sext_ln1273_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%shl_ln1273_349 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_2, i1 0"   --->   Operation 475 'bitconcatenate' 'shl_ln1273_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln1273_493 = sext i17 %shl_ln1273_349"   --->   Operation 476 'sext' 'sext_ln1273_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln1273_494 = sext i17 %shl_ln1273_349"   --->   Operation 477 'sext' 'sext_ln1273_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln1273_495 = sext i17 %shl_ln1273_349"   --->   Operation 478 'sext' 'sext_ln1273_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.80ns)   --->   "%r_V_1193 = add i21 %sext_ln1273_492, i21 %sext_ln1273_495"   --->   Operation 479 'add' 'r_V_1193' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%mult_V_1433 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1193, i32 10, i32 20"   --->   Operation 480 'partselect' 'mult_V_1433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln17_1074 = sext i11 %mult_V_1433" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 481 'sext' 'sext_ln17_1074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (1.94ns)   --->   "%r_V_1194 = mul i25 %sext_ln70_493, i25 33554282"   --->   Operation 482 'mul' 'r_V_1194' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%mult_V_1434 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1194, i32 10, i32 24"   --->   Operation 483 'partselect' 'mult_V_1434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln818_244 = sext i15 %mult_V_1434"   --->   Operation 484 'sext' 'sext_ln818_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%mult_V_1435 = partselect i6 @_ssdm_op_PartSelect.i6.i256.i32.i32, i256 %p_read_174, i32 58, i32 63"   --->   Operation 485 'partselect' 'mult_V_1435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln17_1075 = sext i6 %mult_V_1435" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 486 'sext' 'sext_ln17_1075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln17_1076 = sext i6 %mult_V_1435" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 487 'sext' 'sext_ln17_1076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln17_1077 = sext i6 %mult_V_1435" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 488 'sext' 'sext_ln17_1077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.79ns)   --->   "%r_V_1195 = sub i18 0, i18 %sext_ln1273_494"   --->   Operation 489 'sub' 'r_V_1195' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%mult_V_1436 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1195, i32 10, i32 17"   --->   Operation 490 'partselect' 'mult_V_1436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln17_1078 = sext i8 %mult_V_1436" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 491 'sext' 'sext_ln17_1078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (1.94ns)   --->   "%mul_ln1270_87 = mul i26 %sext_ln70_492, i26 67107750"   --->   Operation 492 'mul' 'mul_ln1270_87' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%mult_V_1437 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_87, i32 10, i32 25"   --->   Operation 493 'partselect' 'mult_V_1437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (1.94ns)   --->   "%r_V_1196 = mul i26 %sext_ln70_492, i26 67108552"   --->   Operation 494 'mul' 'r_V_1196' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%mult_V_1438 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1196, i32 10, i32 25"   --->   Operation 495 'partselect' 'mult_V_1438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%shl_ln1273_350 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_2, i7 0"   --->   Operation 496 'bitconcatenate' 'shl_ln1273_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln1273_496 = sext i23 %shl_ln1273_350"   --->   Operation 497 'sext' 'sext_ln1273_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.82ns)   --->   "%r_V_1197 = sub i24 %sext_ln1273_491, i24 %sext_ln1273_496"   --->   Operation 498 'sub' 'r_V_1197' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%mult_V_1439 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1197, i32 10, i32 23"   --->   Operation 499 'partselect' 'mult_V_1439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln818_245 = sext i14 %mult_V_1439"   --->   Operation 500 'sext' 'sext_ln818_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (1.94ns)   --->   "%r_V_1198 = mul i26 %sext_ln70_492, i26 325"   --->   Operation 501 'mul' 'r_V_1198' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%mult_V_1440 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1198, i32 10, i32 25"   --->   Operation 502 'partselect' 'mult_V_1440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (1.94ns)   --->   "%r_V_1199 = mul i26 %sext_ln70_492, i26 67108573"   --->   Operation 503 'mul' 'r_V_1199' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%mult_V_1441 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1199, i32 10, i32 25"   --->   Operation 504 'partselect' 'mult_V_1441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (1.94ns)   --->   "%r_V_1200 = mul i26 %sext_ln70_492, i26 340"   --->   Operation 505 'mul' 'r_V_1200' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%mult_V_1442 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1200, i32 10, i32 25"   --->   Operation 506 'partselect' 'mult_V_1442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (1.94ns)   --->   "%r_V_1201 = mul i23 %sext_ln70_491, i23 8388553"   --->   Operation 507 'mul' 'r_V_1201' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%mult_V_1443 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1201, i32 10, i32 22"   --->   Operation 508 'partselect' 'mult_V_1443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln17_1079 = sext i13 %mult_V_1443" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 509 'sext' 'sext_ln17_1079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%shl_ln1273_351 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_2, i6 0"   --->   Operation 510 'bitconcatenate' 'shl_ln1273_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln1273_497 = sext i22 %shl_ln1273_351"   --->   Operation 511 'sext' 'sext_ln1273_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln1273_498 = sext i22 %shl_ln1273_351"   --->   Operation 512 'sext' 'sext_ln1273_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_449 = sub i23 0, i23 %sext_ln1273_498"   --->   Operation 513 'sub' 'sub_ln1273_449' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln1273_499 = sext i18 %shl_ln1273_347"   --->   Operation 514 'sext' 'sext_ln1273_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1202 = sub i23 %sub_ln1273_449, i23 %sext_ln1273_499"   --->   Operation 515 'sub' 'r_V_1202' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%mult_V_1444 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1202, i32 10, i32 22"   --->   Operation 516 'partselect' 'mult_V_1444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln818_246 = sext i13 %mult_V_1444"   --->   Operation 517 'sext' 'sext_ln818_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (1.94ns)   --->   "%r_V_1203 = mul i25 %sext_ln70_493, i25 33554202"   --->   Operation 518 'mul' 'r_V_1203' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%mult_V_1445 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1203, i32 10, i32 24"   --->   Operation 519 'partselect' 'mult_V_1445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln818_247 = sext i15 %mult_V_1445"   --->   Operation 520 'sext' 'sext_ln818_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (1.94ns)   --->   "%r_V_1204 = mul i25 %sext_ln70_493, i25 142"   --->   Operation 521 'mul' 'r_V_1204' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%mult_V_1446 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1204, i32 10, i32 24"   --->   Operation 522 'partselect' 'mult_V_1446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln818_248 = sext i15 %mult_V_1446"   --->   Operation 523 'sext' 'sext_ln818_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (1.94ns)   --->   "%mul_ln1270_88 = mul i26 %sext_ln70_492, i26 676"   --->   Operation 524 'mul' 'mul_ln1270_88' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%mult_V_1447 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_88, i32 10, i32 25"   --->   Operation 525 'partselect' 'mult_V_1447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (1.94ns)   --->   "%r_V_1205 = mul i22 %sext_ln70_496, i22 4194275"   --->   Operation 526 'mul' 'r_V_1205' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%mult_V_1448 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1205, i32 10, i32 21"   --->   Operation 527 'partselect' 'mult_V_1448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln17_1080 = sext i12 %mult_V_1448" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 528 'sext' 'sext_ln17_1080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (1.94ns)   --->   "%r_V_1206 = mul i26 %sext_ln70_492, i26 67108560"   --->   Operation 529 'mul' 'r_V_1206' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%mult_V_1449 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1206, i32 10, i32 25"   --->   Operation 530 'partselect' 'mult_V_1449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (1.94ns)   --->   "%r_V_1207 = mul i25 %sext_ln70_493, i25 33554301"   --->   Operation 531 'mul' 'r_V_1207' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%mult_V_1450 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1207, i32 10, i32 24"   --->   Operation 532 'partselect' 'mult_V_1450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln818_249 = sext i15 %mult_V_1450"   --->   Operation 533 'sext' 'sext_ln818_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (1.94ns)   --->   "%r_V_1208 = mul i25 %sext_ln70_493, i25 218"   --->   Operation 534 'mul' 'r_V_1208' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%mult_V_1451 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1208, i32 10, i32 24"   --->   Operation 535 'partselect' 'mult_V_1451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln818_250 = sext i15 %mult_V_1451"   --->   Operation 536 'sext' 'sext_ln818_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (1.94ns)   --->   "%mul_ln1270_89 = mul i26 %sext_ln70_492, i26 67108294"   --->   Operation 537 'mul' 'mul_ln1270_89' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%mult_V_1452 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_89, i32 10, i32 25"   --->   Operation 538 'partselect' 'mult_V_1452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (1.94ns)   --->   "%mul_ln1270_90 = mul i26 %sext_ln70_492, i26 583"   --->   Operation 539 'mul' 'mul_ln1270_90' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%mult_V_1453 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_90, i32 10, i32 25"   --->   Operation 540 'partselect' 'mult_V_1453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (1.94ns)   --->   "%mul_ln1270_91 = mul i26 %sext_ln70_492, i26 621"   --->   Operation 541 'mul' 'mul_ln1270_91' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%mult_V_1454 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_91, i32 10, i32 25"   --->   Operation 542 'partselect' 'mult_V_1454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (1.94ns)   --->   "%r_V_1209 = mul i25 %sext_ln70_493, i25 33554212"   --->   Operation 543 'mul' 'r_V_1209' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%mult_V_1455 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1209, i32 10, i32 24"   --->   Operation 544 'partselect' 'mult_V_1455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%sext_ln818_251 = sext i15 %mult_V_1455"   --->   Operation 545 'sext' 'sext_ln818_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.79ns)   --->   "%r_V_1210 = sub i19 0, i19 %sext_ln1273_490"   --->   Operation 546 'sub' 'r_V_1210' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%mult_V_1456 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1210, i32 10, i32 18"   --->   Operation 547 'partselect' 'mult_V_1456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln17_1081 = sext i9 %mult_V_1456" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 548 'sext' 'sext_ln17_1081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%shl_ln1273_352 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_2, i9 0"   --->   Operation 549 'bitconcatenate' 'shl_ln1273_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln1273_500 = sext i25 %shl_ln1273_352"   --->   Operation 550 'sext' 'sext_ln1273_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_452 = sub i26 0, i26 %sext_ln1273_500"   --->   Operation 551 'sub' 'sub_ln1273_452' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 552 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_1211 = sub i26 %sub_ln1273_452, i26 %sext_ln1273_497"   --->   Operation 552 'sub' 'r_V_1211' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%mult_V_1457 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1211, i32 10, i32 25"   --->   Operation 553 'partselect' 'mult_V_1457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (1.94ns)   --->   "%r_V_1212 = mul i26 %sext_ln70_492, i26 332"   --->   Operation 554 'mul' 'r_V_1212' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%mult_V_1458 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1212, i32 10, i32 25"   --->   Operation 555 'partselect' 'mult_V_1458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (1.94ns)   --->   "%r_V_1213 = mul i25 %sext_ln70_493, i25 33554237"   --->   Operation 556 'mul' 'r_V_1213' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%mult_V_1459 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1213, i32 10, i32 24"   --->   Operation 557 'partselect' 'mult_V_1459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln818_252 = sext i15 %mult_V_1459"   --->   Operation 558 'sext' 'sext_ln818_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (1.94ns)   --->   "%r_V_1214 = mul i25 %sext_ln70_493, i25 145"   --->   Operation 559 'mul' 'r_V_1214' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%mult_V_1460 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1214, i32 10, i32 24"   --->   Operation 560 'partselect' 'mult_V_1460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln818_253 = sext i15 %mult_V_1460"   --->   Operation 561 'sext' 'sext_ln818_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (1.94ns)   --->   "%mul_ln1270_92 = mul i26 %sext_ln70_492, i26 67108331"   --->   Operation 562 'mul' 'mul_ln1270_92' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%mult_V_1461 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_92, i32 10, i32 25"   --->   Operation 563 'partselect' 'mult_V_1461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%shl_ln1273_353 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_2, i3 0"   --->   Operation 564 'bitconcatenate' 'shl_ln1273_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln1273_501 = sext i19 %shl_ln1273_353"   --->   Operation 565 'sext' 'sext_ln1273_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.80ns)   --->   "%r_V_1215 = sub i20 0, i20 %sext_ln1273_501"   --->   Operation 566 'sub' 'r_V_1215' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%mult_V_1462 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1215, i32 10, i32 19"   --->   Operation 567 'partselect' 'mult_V_1462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%sext_ln17_1082 = sext i10 %mult_V_1462" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 568 'sext' 'sext_ln17_1082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (1.94ns)   --->   "%r_V_1216 = mul i24 %sext_ln70_490, i24 16777098"   --->   Operation 569 'mul' 'r_V_1216' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%mult_V_1463 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1216, i32 10, i32 23"   --->   Operation 570 'partselect' 'mult_V_1463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln818_254 = sext i14 %mult_V_1463"   --->   Operation 571 'sext' 'sext_ln818_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (1.94ns)   --->   "%r_V_1217 = mul i25 %sext_ln70_493, i25 164"   --->   Operation 572 'mul' 'r_V_1217' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 573 [1/1] (0.00ns)   --->   "%mult_V_1464 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1217, i32 10, i32 24"   --->   Operation 573 'partselect' 'mult_V_1464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln818_255 = sext i15 %mult_V_1464"   --->   Operation 574 'sext' 'sext_ln818_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (1.94ns)   --->   "%r_V_1218 = mul i26 %sext_ln70_492, i26 67108459"   --->   Operation 575 'mul' 'r_V_1218' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%mult_V_1465 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1218, i32 10, i32 25"   --->   Operation 576 'partselect' 'mult_V_1465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (0.80ns)   --->   "%r_V_1219 = sub i20 %sext_ln1273_493, i20 %sext_ln1273_501"   --->   Operation 577 'sub' 'r_V_1219' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%mult_V_1466 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1219, i32 10, i32 19"   --->   Operation 578 'partselect' 'mult_V_1466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln17_1083 = sext i10 %mult_V_1466" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 579 'sext' 'sext_ln17_1083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (1.94ns)   --->   "%mul_ln1270_93 = mul i26 %sext_ln70_492, i26 67108248"   --->   Operation 580 'mul' 'mul_ln1270_93' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%mult_V_1467 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_93, i32 10, i32 25"   --->   Operation 581 'partselect' 'mult_V_1467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (1.94ns)   --->   "%mul_ln1270_94 = mul i26 %sext_ln70_492, i26 67108338"   --->   Operation 582 'mul' 'mul_ln1270_94' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%mult_V_1468 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_94, i32 10, i32 25"   --->   Operation 583 'partselect' 'mult_V_1468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (1.94ns)   --->   "%r_V_1220 = mul i24 %sext_ln70_490, i24 121"   --->   Operation 584 'mul' 'r_V_1220' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%mult_V_1469 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1220, i32 10, i32 23"   --->   Operation 585 'partselect' 'mult_V_1469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln17_1084 = sext i14 %mult_V_1469" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 586 'sext' 'sext_ln17_1084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.80ns)   --->   "%r_V_1221 = sub i19 %r_V_1210, i19 %sext_ln70_495"   --->   Operation 587 'sub' 'r_V_1221' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%mult_V_1470 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1221, i32 10, i32 18"   --->   Operation 588 'partselect' 'mult_V_1470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln17_1085 = sext i9 %mult_V_1470" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 589 'sext' 'sext_ln17_1085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (1.94ns)   --->   "%r_V_1222 = mul i23 %sext_ln70_491, i23 58"   --->   Operation 590 'mul' 'r_V_1222' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%mult_V_1471 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1222, i32 10, i32 22"   --->   Operation 591 'partselect' 'mult_V_1471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln17_1086 = sext i13 %mult_V_1471" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 592 'sext' 'sext_ln17_1086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (1.94ns)   --->   "%mul_ln1270_95 = mul i26 %sext_ln70_492, i26 67107935"   --->   Operation 593 'mul' 'mul_ln1270_95' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%mult_V_1472 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_95, i32 10, i32 25"   --->   Operation 594 'partselect' 'mult_V_1472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%a_V_4 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_174, i32 64, i32 79"   --->   Operation 595 'partselect' 'a_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln70_497 = sext i16 %a_V_4" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 596 'sext' 'sext_ln70_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i16 %a_V_4"   --->   Operation 597 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln70_498 = sext i16 %a_V_4" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 598 'sext' 'sext_ln70_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln70_499 = sext i16 %a_V_4" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 599 'sext' 'sext_ln70_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln70_500 = sext i16 %a_V_4" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 600 'sext' 'sext_ln70_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln70_501 = sext i16 %a_V_4" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 601 'sext' 'sext_ln70_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln70_502 = sext i16 %a_V_4" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 602 'sext' 'sext_ln70_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln70_503 = sext i16 %a_V_4" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 603 'sext' 'sext_ln70_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_174, i32 64, i32 79"   --->   Operation 604 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%shl_ln1273_354 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_3, i2 0"   --->   Operation 605 'bitconcatenate' 'shl_ln1273_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln1273_502 = sext i18 %shl_ln1273_354"   --->   Operation 606 'sext' 'sext_ln1273_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (0.79ns)   --->   "%r_V_1224 = sub i19 %sext_ln70_503, i19 %sext_ln1273_502"   --->   Operation 607 'sub' 'r_V_1224' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%mult_V_1473 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1224, i32 10, i32 18"   --->   Operation 608 'partselect' 'mult_V_1473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln17_1087 = sext i9 %mult_V_1473" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 609 'sext' 'sext_ln17_1087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln17_1088 = sext i9 %mult_V_1473" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 610 'sext' 'sext_ln17_1088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (1.94ns)   --->   "%r_V_1225 = mul i25 %sext_ln70_502, i25 178"   --->   Operation 611 'mul' 'r_V_1225' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%mult_V_1474 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1225, i32 10, i32 24"   --->   Operation 612 'partselect' 'mult_V_1474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln818_256 = sext i15 %mult_V_1474"   --->   Operation 613 'sext' 'sext_ln818_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (1.94ns)   --->   "%r_V_1226 = mul i26 %sext_ln1270, i26 67108553"   --->   Operation 614 'mul' 'r_V_1226' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%mult_V_1475 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1226, i32 10, i32 25"   --->   Operation 615 'partselect' 'mult_V_1475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (1.94ns)   --->   "%r_V_1227 = mul i26 %sext_ln1270, i26 67108484"   --->   Operation 616 'mul' 'r_V_1227' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%mult_V_1476 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1227, i32 10, i32 25"   --->   Operation 617 'partselect' 'mult_V_1476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%shl_ln1273_355 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_3, i3 0"   --->   Operation 618 'bitconcatenate' 'shl_ln1273_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln1273_503 = sext i19 %shl_ln1273_355"   --->   Operation 619 'sext' 'sext_ln1273_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%shl_ln1273_356 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_3, i1 0"   --->   Operation 620 'bitconcatenate' 'shl_ln1273_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln1273_504 = sext i17 %shl_ln1273_356"   --->   Operation 621 'sext' 'sext_ln1273_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%sext_ln1273_505 = sext i17 %shl_ln1273_356"   --->   Operation 622 'sext' 'sext_ln1273_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln1273_506 = sext i17 %shl_ln1273_356"   --->   Operation 623 'sext' 'sext_ln1273_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.80ns)   --->   "%r_V_1228 = sub i20 %sext_ln1273_506, i20 %sext_ln1273_503"   --->   Operation 624 'sub' 'r_V_1228' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%mult_V_1477 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1228, i32 10, i32 19"   --->   Operation 625 'partselect' 'mult_V_1477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln17_1089 = sext i10 %mult_V_1477" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 626 'sext' 'sext_ln17_1089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln1273_507 = sext i18 %shl_ln1273_354"   --->   Operation 627 'sext' 'sext_ln1273_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.79ns)   --->   "%r_V_1229 = sub i19 %sext_ln1273_502, i19 %sext_ln70_503"   --->   Operation 628 'sub' 'r_V_1229' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%mult_V_1478 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1229, i32 10, i32 18"   --->   Operation 629 'partselect' 'mult_V_1478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln17_1090 = sext i9 %mult_V_1478" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 630 'sext' 'sext_ln17_1090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (1.94ns)   --->   "%r_V_1230 = mul i23 %sext_ln70_500, i23 8388554"   --->   Operation 631 'mul' 'r_V_1230' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%mult_V_1479 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1230, i32 10, i32 22"   --->   Operation 632 'partselect' 'mult_V_1479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln17_1091 = sext i13 %mult_V_1479" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 633 'sext' 'sext_ln17_1091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (1.94ns)   --->   "%r_V_1231 = mul i26 %sext_ln1270, i26 267"   --->   Operation 634 'mul' 'r_V_1231' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%mult_V_1480 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1231, i32 10, i32 25"   --->   Operation 635 'partselect' 'mult_V_1480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 636 [1/1] (1.94ns)   --->   "%r_V_1232 = mul i24 %sext_ln70_499, i24 16777094"   --->   Operation 636 'mul' 'r_V_1232' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 637 [1/1] (0.00ns)   --->   "%mult_V_1481 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1232, i32 10, i32 23"   --->   Operation 637 'partselect' 'mult_V_1481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln17_1092 = sext i14 %mult_V_1481" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 638 'sext' 'sext_ln17_1092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (1.94ns)   --->   "%r_V_1233 = mul i25 %sext_ln70_502, i25 183"   --->   Operation 639 'mul' 'r_V_1233' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%mult_V_1482 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1233, i32 10, i32 24"   --->   Operation 640 'partselect' 'mult_V_1482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln818_257 = sext i15 %mult_V_1482"   --->   Operation 641 'sext' 'sext_ln818_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (0.78ns)   --->   "%r_V_1234 = sub i17 0, i17 %sext_ln70_501"   --->   Operation 642 'sub' 'r_V_1234' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%mult_V_1483 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1234, i32 10, i32 16"   --->   Operation 643 'partselect' 'mult_V_1483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln17_1093 = sext i7 %mult_V_1483" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 644 'sext' 'sext_ln17_1093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (1.94ns)   --->   "%r_V_1235 = mul i23 %sext_ln70_500, i23 47"   --->   Operation 645 'mul' 'r_V_1235' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 646 [1/1] (0.00ns)   --->   "%mult_V_1484 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1235, i32 10, i32 22"   --->   Operation 646 'partselect' 'mult_V_1484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln17_1094 = sext i13 %mult_V_1484" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 647 'sext' 'sext_ln17_1094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (1.94ns)   --->   "%r_V_1236 = mul i25 %sext_ln70_502, i25 146"   --->   Operation 648 'mul' 'r_V_1236' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "%mult_V_1485 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1236, i32 10, i32 24"   --->   Operation 649 'partselect' 'mult_V_1485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln818_258 = sext i15 %mult_V_1485"   --->   Operation 650 'sext' 'sext_ln818_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (1.94ns)   --->   "%r_V_1237 = mul i24 %sext_ln70_499, i24 100"   --->   Operation 651 'mul' 'r_V_1237' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "%mult_V_1486 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1237, i32 10, i32 23"   --->   Operation 652 'partselect' 'mult_V_1486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln17_1095 = sext i14 %mult_V_1486" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 653 'sext' 'sext_ln17_1095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (1.94ns)   --->   "%r_V_1238 = mul i26 %sext_ln1270, i26 67108494"   --->   Operation 654 'mul' 'r_V_1238' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%mult_V_1487 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1238, i32 10, i32 25"   --->   Operation 655 'partselect' 'mult_V_1487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.79ns)   --->   "%r_V_1239 = sub i18 0, i18 %sext_ln1273_505"   --->   Operation 656 'sub' 'r_V_1239' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%mult_V_1488 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1239, i32 10, i32 17"   --->   Operation 657 'partselect' 'mult_V_1488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln17_1096 = sext i8 %mult_V_1488" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 658 'sext' 'sext_ln17_1096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (0.00ns)   --->   "%sext_ln17_1097 = sext i8 %mult_V_1488" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 659 'sext' 'sext_ln17_1097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%shl_ln1273_357 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_3, i8 0"   --->   Operation 660 'bitconcatenate' 'shl_ln1273_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln1273_508 = sext i24 %shl_ln1273_357"   --->   Operation 661 'sext' 'sext_ln1273_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (0.00ns)   --->   "%shl_ln1273_358 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_3, i6 0"   --->   Operation 662 'bitconcatenate' 'shl_ln1273_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "%sext_ln1273_509 = sext i22 %shl_ln1273_358"   --->   Operation 663 'sext' 'sext_ln1273_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (0.83ns)   --->   "%r_V_1240 = sub i25 %sext_ln1273_508, i25 %sext_ln1273_509"   --->   Operation 664 'sub' 'r_V_1240' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 665 [1/1] (0.00ns)   --->   "%mult_V_1489 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1240, i32 10, i32 24"   --->   Operation 665 'partselect' 'mult_V_1489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%sext_ln818_259 = sext i15 %mult_V_1489"   --->   Operation 666 'sext' 'sext_ln818_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (0.79ns)   --->   "%r_V_1241 = sub i19 0, i19 %sext_ln1273_502"   --->   Operation 667 'sub' 'r_V_1241' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%mult_V_1490 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1241, i32 10, i32 18"   --->   Operation 668 'partselect' 'mult_V_1490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln17_1098 = sext i9 %mult_V_1490" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 669 'sext' 'sext_ln17_1098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 670 [1/1] (1.94ns)   --->   "%r_V_1242 = mul i26 %sext_ln1270, i26 67108603"   --->   Operation 670 'mul' 'r_V_1242' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 671 [1/1] (0.00ns)   --->   "%mult_V_1491 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1242, i32 10, i32 25"   --->   Operation 671 'partselect' 'mult_V_1491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 672 [1/1] (1.94ns)   --->   "%r_V_1243 = mul i24 %sext_ln70_499, i24 16777125"   --->   Operation 672 'mul' 'r_V_1243' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%mult_V_1492 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1243, i32 10, i32 23"   --->   Operation 673 'partselect' 'mult_V_1492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (0.00ns)   --->   "%sext_ln17_1099 = sext i14 %mult_V_1492" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 674 'sext' 'sext_ln17_1099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 675 [1/1] (1.94ns)   --->   "%r_V_1244 = mul i24 %sext_ln70_499, i24 109"   --->   Operation 675 'mul' 'r_V_1244' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "%mult_V_1493 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1244, i32 10, i32 23"   --->   Operation 676 'partselect' 'mult_V_1493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln17_1100 = sext i14 %mult_V_1493" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 677 'sext' 'sext_ln17_1100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (1.94ns)   --->   "%r_V_1245 = mul i26 %sext_ln1270, i26 447"   --->   Operation 678 'mul' 'r_V_1245' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%mult_V_1494 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1245, i32 10, i32 25"   --->   Operation 679 'partselect' 'mult_V_1494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%shl_ln1273_359 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_3, i9 0"   --->   Operation 680 'bitconcatenate' 'shl_ln1273_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.00ns)   --->   "%sext_ln1273_510 = sext i25 %shl_ln1273_359"   --->   Operation 681 'sext' 'sext_ln1273_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.83ns)   --->   "%r_V_1246 = sub i26 %sext_ln1273_510, i26 %sext_ln1273_507"   --->   Operation 682 'sub' 'r_V_1246' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 683 [1/1] (0.00ns)   --->   "%mult_V_1495 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1246, i32 10, i32 25"   --->   Operation 683 'partselect' 'mult_V_1495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 684 [1/1] (1.94ns)   --->   "%r_V_1247 = mul i25 %sext_ln70_502, i25 203"   --->   Operation 684 'mul' 'r_V_1247' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 685 [1/1] (0.00ns)   --->   "%mult_V_1496 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1247, i32 10, i32 24"   --->   Operation 685 'partselect' 'mult_V_1496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%sext_ln818_260 = sext i15 %mult_V_1496"   --->   Operation 686 'sext' 'sext_ln818_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (1.94ns)   --->   "%r_V_1248 = mul i26 %sext_ln1270, i26 67108375"   --->   Operation 687 'mul' 'r_V_1248' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 688 [1/1] (0.00ns)   --->   "%mult_V_1497 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1248, i32 10, i32 25"   --->   Operation 688 'partselect' 'mult_V_1497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (1.94ns)   --->   "%r_V_1249 = mul i22 %sext_ln70_498, i22 23"   --->   Operation 689 'mul' 'r_V_1249' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 690 [1/1] (0.00ns)   --->   "%mult_V_1498 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1249, i32 10, i32 21"   --->   Operation 690 'partselect' 'mult_V_1498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "%sext_ln17_1101 = sext i12 %mult_V_1498" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 691 'sext' 'sext_ln17_1101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%shl_ln1273_360 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_3, i7 0"   --->   Operation 692 'bitconcatenate' 'shl_ln1273_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln1273_511 = sext i23 %shl_ln1273_360"   --->   Operation 693 'sext' 'sext_ln1273_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 694 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_464 = sub i24 0, i24 %sext_ln1273_511"   --->   Operation 694 'sub' 'sub_ln1273_464' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 695 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_1250 = sub i24 %sub_ln1273_464, i24 %sext_ln70_499"   --->   Operation 695 'sub' 'r_V_1250' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 696 [1/1] (0.00ns)   --->   "%mult_V_1499 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1250, i32 10, i32 23"   --->   Operation 696 'partselect' 'mult_V_1499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 697 [1/1] (0.00ns)   --->   "%sext_ln17_1102 = sext i14 %mult_V_1499" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 697 'sext' 'sext_ln17_1102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 698 [1/1] (1.94ns)   --->   "%r_V_1251 = mul i23 %sext_ln70_500, i23 8388571"   --->   Operation 698 'mul' 'r_V_1251' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 699 [1/1] (0.00ns)   --->   "%mult_V_1500 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1251, i32 10, i32 22"   --->   Operation 699 'partselect' 'mult_V_1500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 700 [1/1] (0.00ns)   --->   "%sext_ln17_1103 = sext i13 %mult_V_1500" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 700 'sext' 'sext_ln17_1103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 701 [1/1] (0.00ns)   --->   "%mult_V_1501 = partselect i6 @_ssdm_op_PartSelect.i6.i256.i32.i32, i256 %p_read_174, i32 74, i32 79"   --->   Operation 701 'partselect' 'mult_V_1501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln17_1104 = sext i6 %mult_V_1501" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 702 'sext' 'sext_ln17_1104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 703 [1/1] (0.83ns)   --->   "%r_V_1252 = add i25 %sext_ln1273_508, i25 %sext_ln1273_504"   --->   Operation 703 'add' 'r_V_1252' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%mult_V_1502 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1252, i32 10, i32 24"   --->   Operation 704 'partselect' 'mult_V_1502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln818_261 = sext i15 %mult_V_1502"   --->   Operation 705 'sext' 'sext_ln818_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 706 [1/1] (1.94ns)   --->   "%r_V_1253 = mul i25 %sext_ln70_502, i25 33554285"   --->   Operation 706 'mul' 'r_V_1253' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 707 [1/1] (0.00ns)   --->   "%mult_V_1503 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1253, i32 10, i32 24"   --->   Operation 707 'partselect' 'mult_V_1503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln818_262 = sext i15 %mult_V_1503"   --->   Operation 708 'sext' 'sext_ln818_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (1.94ns)   --->   "%r_V_1254 = mul i25 %sext_ln70_502, i25 33554224"   --->   Operation 709 'mul' 'r_V_1254' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 710 [1/1] (0.00ns)   --->   "%mult_V_1504 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1254, i32 10, i32 24"   --->   Operation 710 'partselect' 'mult_V_1504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (0.00ns)   --->   "%sext_ln818_263 = sext i15 %mult_V_1504"   --->   Operation 711 'sext' 'sext_ln818_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 712 [1/1] (0.00ns)   --->   "%shl_ln1273_361 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_3, i5 0"   --->   Operation 712 'bitconcatenate' 'shl_ln1273_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 713 [1/1] (0.00ns)   --->   "%sext_ln1273_512 = sext i21 %shl_ln1273_361"   --->   Operation 713 'sext' 'sext_ln1273_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 714 [1/1] (0.82ns)   --->   "%r_V_1255 = sub i24 %sext_ln1273_512, i24 %sext_ln1273_511"   --->   Operation 714 'sub' 'r_V_1255' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 715 [1/1] (0.00ns)   --->   "%mult_V_1505 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1255, i32 10, i32 23"   --->   Operation 715 'partselect' 'mult_V_1505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (0.00ns)   --->   "%sext_ln17_1105 = sext i14 %mult_V_1505" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 716 'sext' 'sext_ln17_1105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 717 [1/1] (1.94ns)   --->   "%r_V_1256 = mul i24 %sext_ln70_499, i24 121"   --->   Operation 717 'mul' 'r_V_1256' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 718 [1/1] (0.00ns)   --->   "%mult_V_1506 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1256, i32 10, i32 23"   --->   Operation 718 'partselect' 'mult_V_1506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln17_1106 = sext i14 %mult_V_1506" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 719 'sext' 'sext_ln17_1106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 720 [1/1] (1.94ns)   --->   "%r_V_1257 = mul i25 %sext_ln70_502, i25 253"   --->   Operation 720 'mul' 'r_V_1257' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 721 [1/1] (0.00ns)   --->   "%mult_V_1507 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1257, i32 10, i32 24"   --->   Operation 721 'partselect' 'mult_V_1507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln818_264 = sext i15 %mult_V_1507"   --->   Operation 722 'sext' 'sext_ln818_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (0.83ns)   --->   "%r_V_1258 = sub i26 0, i26 %sext_ln1273_510"   --->   Operation 723 'sub' 'r_V_1258' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 724 [1/1] (0.00ns)   --->   "%mult_V_1508 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1258, i32 10, i32 25"   --->   Operation 724 'partselect' 'mult_V_1508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 725 [1/1] (1.94ns)   --->   "%r_V_1259 = mul i24 %sext_ln70_499, i24 95"   --->   Operation 725 'mul' 'r_V_1259' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 726 [1/1] (0.00ns)   --->   "%mult_V_1509 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1259, i32 10, i32 23"   --->   Operation 726 'partselect' 'mult_V_1509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 727 [1/1] (0.00ns)   --->   "%sext_ln818_265 = sext i14 %mult_V_1509"   --->   Operation 727 'sext' 'sext_ln818_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 728 [1/1] (1.94ns)   --->   "%mul_ln1270_96 = mul i26 %sext_ln1270, i26 571"   --->   Operation 728 'mul' 'mul_ln1270_96' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 729 [1/1] (0.00ns)   --->   "%mult_V_1510 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_96, i32 10, i32 25"   --->   Operation 729 'partselect' 'mult_V_1510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 730 [1/1] (0.80ns)   --->   "%r_V_1260 = sub i20 %sext_ln70_497, i20 %sext_ln1273_503"   --->   Operation 730 'sub' 'r_V_1260' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 731 [1/1] (0.00ns)   --->   "%mult_V_1511 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1260, i32 10, i32 19"   --->   Operation 731 'partselect' 'mult_V_1511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln17_1107 = sext i10 %mult_V_1511" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 732 'sext' 'sext_ln17_1107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 733 [1/1] (0.80ns)   --->   "%r_V_1261 = sub i19 %r_V_1241, i19 %sext_ln70_503"   --->   Operation 733 'sub' 'r_V_1261' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 734 [1/1] (0.00ns)   --->   "%mult_V_1512 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1261, i32 10, i32 18"   --->   Operation 734 'partselect' 'mult_V_1512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln17_1108 = sext i9 %mult_V_1512" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 735 'sext' 'sext_ln17_1108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 736 [1/1] (0.00ns)   --->   "%a_V_5 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_174, i32 80, i32 95"   --->   Operation 736 'partselect' 'a_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 737 [1/1] (0.00ns)   --->   "%sext_ln70_504 = sext i16 %a_V_5" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 737 'sext' 'sext_ln70_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln70_505 = sext i16 %a_V_5" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 738 'sext' 'sext_ln70_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln70_506 = sext i16 %a_V_5" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 739 'sext' 'sext_ln70_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln70_507 = sext i16 %a_V_5" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 740 'sext' 'sext_ln70_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln70_508 = sext i16 %a_V_5" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 741 'sext' 'sext_ln70_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln70_509 = sext i16 %a_V_5" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 742 'sext' 'sext_ln70_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln70_510 = sext i16 %a_V_5" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 743 'sext' 'sext_ln70_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln70_511 = sext i16 %a_V_5" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 744 'sext' 'sext_ln70_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 745 [1/1] (0.00ns)   --->   "%sext_ln70_512 = sext i16 %a_V_5" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 745 'sext' 'sext_ln70_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 746 [1/1] (0.00ns)   --->   "%mult_V_1513 = partselect i7 @_ssdm_op_PartSelect.i7.i256.i32.i32, i256 %p_read_174, i32 89, i32 95"   --->   Operation 746 'partselect' 'mult_V_1513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln17_1109 = sext i7 %mult_V_1513" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 747 'sext' 'sext_ln17_1109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 748 [1/1] (0.00ns)   --->   "%sext_ln17_1110 = sext i7 %mult_V_1513" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 748 'sext' 'sext_ln17_1110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 749 [1/1] (0.78ns)   --->   "%r_V_1263 = sub i17 0, i17 %sext_ln70_512"   --->   Operation 749 'sub' 'r_V_1263' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 750 [1/1] (0.00ns)   --->   "%mult_V_1514 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1263, i32 10, i32 16"   --->   Operation 750 'partselect' 'mult_V_1514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 751 [1/1] (0.00ns)   --->   "%sext_ln17_1111 = sext i7 %mult_V_1514" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 751 'sext' 'sext_ln17_1111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 752 [1/1] (0.00ns)   --->   "%sext_ln17_1112 = sext i7 %mult_V_1514" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 752 'sext' 'sext_ln17_1112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_174, i32 80, i32 95"   --->   Operation 753 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 754 [1/1] (0.00ns)   --->   "%shl_ln1273_362 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_4, i3 0"   --->   Operation 754 'bitconcatenate' 'shl_ln1273_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln1273_513 = sext i19 %shl_ln1273_362"   --->   Operation 755 'sext' 'sext_ln1273_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 756 [1/1] (0.00ns)   --->   "%sext_ln1273_514 = sext i19 %shl_ln1273_362"   --->   Operation 756 'sext' 'sext_ln1273_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 757 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_470 = sub i20 0, i20 %sext_ln1273_514"   --->   Operation 757 'sub' 'sub_ln1273_470' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 758 [1/1] (0.00ns)   --->   "%shl_ln1273_363 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_4, i1 0"   --->   Operation 758 'bitconcatenate' 'shl_ln1273_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln1273_515 = sext i17 %shl_ln1273_363"   --->   Operation 759 'sext' 'sext_ln1273_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 760 [1/1] (0.00ns)   --->   "%sext_ln1273_516 = sext i17 %shl_ln1273_363"   --->   Operation 760 'sext' 'sext_ln1273_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 761 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_1264 = sub i20 %sub_ln1273_470, i20 %sext_ln1273_516"   --->   Operation 761 'sub' 'r_V_1264' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 762 [1/1] (0.00ns)   --->   "%mult_V_1515 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1264, i32 10, i32 19"   --->   Operation 762 'partselect' 'mult_V_1515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 763 [1/1] (0.00ns)   --->   "%sext_ln17_1113 = sext i10 %mult_V_1515" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 763 'sext' 'sext_ln17_1113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 764 [1/1] (0.00ns)   --->   "%mult_V_1516 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_read_174, i32 88, i32 95"   --->   Operation 764 'partselect' 'mult_V_1516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln17_1114 = sext i8 %mult_V_1516" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 765 'sext' 'sext_ln17_1114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%shl_ln1273_364 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_4, i2 0"   --->   Operation 766 'bitconcatenate' 'shl_ln1273_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln1273_517 = sext i18 %shl_ln1273_364"   --->   Operation 767 'sext' 'sext_ln1273_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 768 [1/1] (0.79ns)   --->   "%r_V_1265 = sub i19 %sext_ln70_511, i19 %sext_ln1273_517"   --->   Operation 768 'sub' 'r_V_1265' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 769 [1/1] (0.00ns)   --->   "%mult_V_1517 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1265, i32 10, i32 18"   --->   Operation 769 'partselect' 'mult_V_1517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln17_1115 = sext i9 %mult_V_1517" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 770 'sext' 'sext_ln17_1115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (0.79ns)   --->   "%r_V_1266 = add i19 %sext_ln1273_517, i19 %sext_ln70_511"   --->   Operation 771 'add' 'r_V_1266' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 772 [1/1] (0.00ns)   --->   "%mult_V_1518 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1266, i32 10, i32 18"   --->   Operation 772 'partselect' 'mult_V_1518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln17_1116 = sext i9 %mult_V_1518" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 773 'sext' 'sext_ln17_1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 774 [1/1] (1.94ns)   --->   "%r_V_1267 = mul i23 %sext_ln70_510, i23 8388565"   --->   Operation 774 'mul' 'r_V_1267' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 775 [1/1] (0.00ns)   --->   "%mult_V_1519 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1267, i32 10, i32 22"   --->   Operation 775 'partselect' 'mult_V_1519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 776 [1/1] (0.00ns)   --->   "%sext_ln17_1117 = sext i13 %mult_V_1519" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 776 'sext' 'sext_ln17_1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 777 [1/1] (0.00ns)   --->   "%mult_V_1520 = partselect i6 @_ssdm_op_PartSelect.i6.i256.i32.i32, i256 %p_read_174, i32 90, i32 95"   --->   Operation 777 'partselect' 'mult_V_1520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 778 [1/1] (0.00ns)   --->   "%sext_ln17_1118 = sext i6 %mult_V_1520" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 778 'sext' 'sext_ln17_1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln17_1119 = sext i6 %mult_V_1520" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 779 'sext' 'sext_ln17_1119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 780 [1/1] (1.94ns)   --->   "%r_V_1268 = mul i24 %sext_ln70_509, i24 16777122"   --->   Operation 780 'mul' 'r_V_1268' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 781 [1/1] (0.00ns)   --->   "%mult_V_1521 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1268, i32 10, i32 23"   --->   Operation 781 'partselect' 'mult_V_1521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln818_266 = sext i14 %mult_V_1521"   --->   Operation 782 'sext' 'sext_ln818_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (0.79ns)   --->   "%r_V_1269 = sub i19 0, i19 %sext_ln1273_517"   --->   Operation 783 'sub' 'r_V_1269' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 784 [1/1] (0.00ns)   --->   "%mult_V_1522 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1269, i32 10, i32 18"   --->   Operation 784 'partselect' 'mult_V_1522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (0.00ns)   --->   "%sext_ln17_1120 = sext i9 %mult_V_1522" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 785 'sext' 'sext_ln17_1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 786 [1/1] (0.00ns)   --->   "%sext_ln17_1121 = sext i9 %mult_V_1522" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 786 'sext' 'sext_ln17_1121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 787 [1/1] (1.94ns)   --->   "%r_V_1270 = mul i22 %sext_ln70_508, i22 4194282"   --->   Operation 787 'mul' 'r_V_1270' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 788 [1/1] (0.00ns)   --->   "%mult_V_1523 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1270, i32 10, i32 21"   --->   Operation 788 'partselect' 'mult_V_1523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (0.00ns)   --->   "%sext_ln17_1122 = sext i12 %mult_V_1523" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 789 'sext' 'sext_ln17_1122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 790 [1/1] (0.79ns)   --->   "%r_V_1271 = sub i18 0, i18 %sext_ln1273_515"   --->   Operation 790 'sub' 'r_V_1271' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 791 [1/1] (0.00ns)   --->   "%mult_V_1524 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1271, i32 10, i32 17"   --->   Operation 791 'partselect' 'mult_V_1524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln17_1123 = sext i8 %mult_V_1524" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 792 'sext' 'sext_ln17_1123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 793 [1/1] (0.00ns)   --->   "%sext_ln17_1124 = sext i8 %mult_V_1524" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 793 'sext' 'sext_ln17_1124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 794 [1/1] (0.00ns)   --->   "%shl_ln1273_365 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_4, i4 0"   --->   Operation 794 'bitconcatenate' 'shl_ln1273_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 795 [1/1] (0.00ns)   --->   "%sext_ln1273_518 = sext i20 %shl_ln1273_365"   --->   Operation 795 'sext' 'sext_ln1273_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 796 [1/1] (0.80ns)   --->   "%r_V_1272 = sub i21 %sext_ln1273_518, i21 %sext_ln70_506"   --->   Operation 796 'sub' 'r_V_1272' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 797 [1/1] (0.00ns)   --->   "%mult_V_1525 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1272, i32 10, i32 20"   --->   Operation 797 'partselect' 'mult_V_1525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 798 [1/1] (0.00ns)   --->   "%sext_ln17_1125 = sext i11 %mult_V_1525" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 798 'sext' 'sext_ln17_1125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 799 [1/1] (0.00ns)   --->   "%shl_ln1273_366 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_4, i5 0"   --->   Operation 799 'bitconcatenate' 'shl_ln1273_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln1273_519 = sext i21 %shl_ln1273_366"   --->   Operation 800 'sext' 'sext_ln1273_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 801 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_475 = sub i22 0, i22 %sext_ln1273_519"   --->   Operation 801 'sub' 'sub_ln1273_475' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 802 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1273 = sub i22 %sub_ln1273_475, i22 %sext_ln1273_513"   --->   Operation 802 'sub' 'r_V_1273' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 803 [1/1] (0.00ns)   --->   "%mult_V_1526 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1273, i32 10, i32 21"   --->   Operation 803 'partselect' 'mult_V_1526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln17_1126 = sext i12 %mult_V_1526" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 804 'sext' 'sext_ln17_1126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 805 [1/1] (1.94ns)   --->   "%r_V_1274 = mul i25 %sext_ln70_505, i25 33554179"   --->   Operation 805 'mul' 'r_V_1274' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 806 [1/1] (0.00ns)   --->   "%mult_V_1527 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1274, i32 10, i32 24"   --->   Operation 806 'partselect' 'mult_V_1527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 807 [1/1] (0.00ns)   --->   "%sext_ln818_267 = sext i15 %mult_V_1527"   --->   Operation 807 'sext' 'sext_ln818_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 808 [1/1] (1.94ns)   --->   "%mul_ln1270_97 = mul i26 %sext_ln70_504, i26 67108287"   --->   Operation 808 'mul' 'mul_ln1270_97' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 809 [1/1] (0.00ns)   --->   "%mult_V_1528 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_97, i32 10, i32 25"   --->   Operation 809 'partselect' 'mult_V_1528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 810 [1/1] (1.94ns)   --->   "%r_V_1275 = mul i25 %sext_ln70_505, i25 33554250"   --->   Operation 810 'mul' 'r_V_1275' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 811 [1/1] (0.00ns)   --->   "%mult_V_1529 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1275, i32 10, i32 24"   --->   Operation 811 'partselect' 'mult_V_1529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 812 [1/1] (0.00ns)   --->   "%sext_ln818_268 = sext i15 %mult_V_1529"   --->   Operation 812 'sext' 'sext_ln818_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 813 [1/1] (1.94ns)   --->   "%r_V_1276 = mul i24 %sext_ln70_509, i24 89"   --->   Operation 813 'mul' 'r_V_1276' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 814 [1/1] (0.00ns)   --->   "%mult_V_1530 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1276, i32 10, i32 23"   --->   Operation 814 'partselect' 'mult_V_1530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln17_1127 = sext i14 %mult_V_1530" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 815 'sext' 'sext_ln17_1127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 816 [1/1] (1.94ns)   --->   "%r_V_1277 = mul i23 %sext_ln70_510, i23 8388547"   --->   Operation 816 'mul' 'r_V_1277' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 817 [1/1] (0.00ns)   --->   "%mult_V_1531 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1277, i32 10, i32 22"   --->   Operation 817 'partselect' 'mult_V_1531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 818 [1/1] (0.00ns)   --->   "%sext_ln17_1128 = sext i13 %mult_V_1531" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 818 'sext' 'sext_ln17_1128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 819 [1/1] (0.80ns)   --->   "%r_V_1278 = sub i19 %r_V_1269, i19 %sext_ln70_511"   --->   Operation 819 'sub' 'r_V_1278' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 820 [1/1] (0.00ns)   --->   "%mult_V_1532 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1278, i32 10, i32 18"   --->   Operation 820 'partselect' 'mult_V_1532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 821 [1/1] (0.00ns)   --->   "%sext_ln17_1129 = sext i9 %mult_V_1532" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 821 'sext' 'sext_ln17_1129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 822 [1/1] (1.94ns)   --->   "%r_V_1279 = mul i23 %sext_ln70_510, i23 52"   --->   Operation 822 'mul' 'r_V_1279' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 823 [1/1] (0.00ns)   --->   "%mult_V_1533 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1279, i32 10, i32 22"   --->   Operation 823 'partselect' 'mult_V_1533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 824 [1/1] (0.00ns)   --->   "%sext_ln17_1130 = sext i13 %mult_V_1533" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 824 'sext' 'sext_ln17_1130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 825 [1/1] (1.94ns)   --->   "%r_V_1280 = mul i25 %sext_ln70_505, i25 33554182"   --->   Operation 825 'mul' 'r_V_1280' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 826 [1/1] (0.00ns)   --->   "%mult_V_1534 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1280, i32 10, i32 24"   --->   Operation 826 'partselect' 'mult_V_1534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 827 [1/1] (0.00ns)   --->   "%sext_ln818_269 = sext i15 %mult_V_1534"   --->   Operation 827 'sext' 'sext_ln818_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 828 [1/1] (0.00ns)   --->   "%shl_ln1273_367 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_4, i7 0"   --->   Operation 828 'bitconcatenate' 'shl_ln1273_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 829 [1/1] (0.00ns)   --->   "%sext_ln1273_520 = sext i23 %shl_ln1273_367"   --->   Operation 829 'sext' 'sext_ln1273_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 830 [1/1] (0.82ns)   --->   "%r_V_1281 = sub i24 %sext_ln70_509, i24 %sext_ln1273_520"   --->   Operation 830 'sub' 'r_V_1281' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 831 [1/1] (0.00ns)   --->   "%mult_V_1535 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1281, i32 10, i32 23"   --->   Operation 831 'partselect' 'mult_V_1535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln17_1131 = sext i14 %mult_V_1535" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 832 'sext' 'sext_ln17_1131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 833 [1/1] (1.94ns)   --->   "%r_V_1282 = mul i24 %sext_ln70_509, i24 77"   --->   Operation 833 'mul' 'r_V_1282' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 834 [1/1] (0.00ns)   --->   "%mult_V_1536 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1282, i32 10, i32 23"   --->   Operation 834 'partselect' 'mult_V_1536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 835 [1/1] (0.00ns)   --->   "%sext_ln818_270 = sext i14 %mult_V_1536"   --->   Operation 835 'sext' 'sext_ln818_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 836 [1/1] (1.94ns)   --->   "%r_V_1283 = mul i24 %sext_ln70_509, i24 16777134"   --->   Operation 836 'mul' 'r_V_1283' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 837 [1/1] (0.00ns)   --->   "%mult_V_1537 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1283, i32 10, i32 23"   --->   Operation 837 'partselect' 'mult_V_1537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 838 [1/1] (0.00ns)   --->   "%sext_ln818_271 = sext i14 %mult_V_1537"   --->   Operation 838 'sext' 'sext_ln818_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 839 [1/1] (1.94ns)   --->   "%r_V_1284 = mul i22 %sext_ln70_508, i22 19"   --->   Operation 839 'mul' 'r_V_1284' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 840 [1/1] (0.00ns)   --->   "%mult_V_1538 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1284, i32 10, i32 21"   --->   Operation 840 'partselect' 'mult_V_1538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 841 [1/1] (0.00ns)   --->   "%sext_ln17_1132 = sext i12 %mult_V_1538" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 841 'sext' 'sext_ln17_1132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 842 [1/1] (1.94ns)   --->   "%r_V_1285 = mul i24 %sext_ln70_509, i24 16777112"   --->   Operation 842 'mul' 'r_V_1285' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 843 [1/1] (0.00ns)   --->   "%mult_V_1539 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1285, i32 10, i32 23"   --->   Operation 843 'partselect' 'mult_V_1539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 844 [1/1] (0.00ns)   --->   "%sext_ln17_1133 = sext i14 %mult_V_1539" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 844 'sext' 'sext_ln17_1133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 845 [1/1] (0.80ns)   --->   "%r_V_1286 = sub i20 %sext_ln70_507, i20 %sext_ln1273_514"   --->   Operation 845 'sub' 'r_V_1286' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 846 [1/1] (0.00ns)   --->   "%mult_V_1540 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1286, i32 10, i32 19"   --->   Operation 846 'partselect' 'mult_V_1540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 847 [1/1] (0.00ns)   --->   "%sext_ln17_1134 = sext i10 %mult_V_1540" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 847 'sext' 'sext_ln17_1134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 848 [1/1] (1.94ns)   --->   "%r_V_1287 = mul i23 %sext_ln70_510, i23 8388558"   --->   Operation 848 'mul' 'r_V_1287' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 849 [1/1] (0.00ns)   --->   "%mult_V_1541 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1287, i32 10, i32 22"   --->   Operation 849 'partselect' 'mult_V_1541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln17_1135 = sext i13 %mult_V_1541" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 850 'sext' 'sext_ln17_1135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 851 [1/1] (1.94ns)   --->   "%r_V_1288 = mul i26 %sext_ln70_504, i26 67108591"   --->   Operation 851 'mul' 'r_V_1288' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 852 [1/1] (0.00ns)   --->   "%mult_V_1542 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1288, i32 10, i32 25"   --->   Operation 852 'partselect' 'mult_V_1542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 853 [1/1] (0.00ns)   --->   "%a_V_6 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_174, i32 96, i32 111"   --->   Operation 853 'partselect' 'a_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 854 [1/1] (0.00ns)   --->   "%sext_ln70_513 = sext i16 %a_V_6" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 854 'sext' 'sext_ln70_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln70_514 = sext i16 %a_V_6" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 855 'sext' 'sext_ln70_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 856 [1/1] (0.00ns)   --->   "%sext_ln70_515 = sext i16 %a_V_6" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 856 'sext' 'sext_ln70_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 857 [1/1] (0.00ns)   --->   "%sext_ln70_516 = sext i16 %a_V_6" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 857 'sext' 'sext_ln70_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 858 [1/1] (0.00ns)   --->   "%sext_ln70_517 = sext i16 %a_V_6" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 858 'sext' 'sext_ln70_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 859 [1/1] (0.00ns)   --->   "%sext_ln70_518 = sext i16 %a_V_6" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 859 'sext' 'sext_ln70_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 860 [1/1] (0.00ns)   --->   "%sext_ln70_519 = sext i16 %a_V_6" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 860 'sext' 'sext_ln70_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln70_520 = sext i16 %a_V_6" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 861 'sext' 'sext_ln70_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 862 [1/1] (0.00ns)   --->   "%sext_ln70_521 = sext i16 %a_V_6" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 862 'sext' 'sext_ln70_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 863 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_174, i32 96, i32 111"   --->   Operation 863 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 864 [1/1] (0.00ns)   --->   "%shl_ln1273_368 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_5, i8 0"   --->   Operation 864 'bitconcatenate' 'shl_ln1273_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln1273_521 = sext i24 %shl_ln1273_368"   --->   Operation 865 'sext' 'sext_ln1273_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 866 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_478 = sub i25 0, i25 %sext_ln1273_521"   --->   Operation 866 'sub' 'sub_ln1273_478' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 867 [1/1] (0.00ns)   --->   "%shl_ln1273_369 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_5, i4 0"   --->   Operation 867 'bitconcatenate' 'shl_ln1273_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln1273_522 = sext i20 %shl_ln1273_369"   --->   Operation 868 'sext' 'sext_ln1273_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln1273_523 = sext i20 %shl_ln1273_369"   --->   Operation 869 'sext' 'sext_ln1273_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 870 [1/1] (0.00ns)   --->   "%sext_ln1273_524 = sext i20 %shl_ln1273_369"   --->   Operation 870 'sext' 'sext_ln1273_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 871 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_1290 = sub i25 %sub_ln1273_478, i25 %sext_ln1273_524"   --->   Operation 871 'sub' 'r_V_1290' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 872 [1/1] (0.00ns)   --->   "%mult_V_1543 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1290, i32 10, i32 24"   --->   Operation 872 'partselect' 'mult_V_1543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 873 [1/1] (0.00ns)   --->   "%sext_ln818_272 = sext i15 %mult_V_1543"   --->   Operation 873 'sext' 'sext_ln818_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 874 [1/1] (0.00ns)   --->   "%shl_ln1273_370 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_5, i2 0"   --->   Operation 874 'bitconcatenate' 'shl_ln1273_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 875 [1/1] (0.00ns)   --->   "%sext_ln1273_525 = sext i18 %shl_ln1273_370"   --->   Operation 875 'sext' 'sext_ln1273_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 876 [1/1] (0.00ns)   --->   "%sext_ln1273_526 = sext i18 %shl_ln1273_370"   --->   Operation 876 'sext' 'sext_ln1273_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 877 [1/1] (0.00ns)   --->   "%sext_ln1273_527 = sext i18 %shl_ln1273_370"   --->   Operation 877 'sext' 'sext_ln1273_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 878 [1/1] (0.79ns)   --->   "%r_V_1322 = sub i19 0, i19 %sext_ln1273_527"   --->   Operation 878 'sub' 'r_V_1322' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 879 [1/1] (0.80ns)   --->   "%r_V_1291 = sub i19 %r_V_1322, i19 %sext_ln70_519"   --->   Operation 879 'sub' 'r_V_1291' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 880 [1/1] (0.00ns)   --->   "%mult_V_1544 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1291, i32 10, i32 18"   --->   Operation 880 'partselect' 'mult_V_1544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 881 [1/1] (0.00ns)   --->   "%sext_ln17_1136 = sext i9 %mult_V_1544" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 881 'sext' 'sext_ln17_1136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 882 [1/1] (0.00ns)   --->   "%shl_ln1273_371 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_5, i3 0"   --->   Operation 882 'bitconcatenate' 'shl_ln1273_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln1273_528 = sext i19 %shl_ln1273_371"   --->   Operation 883 'sext' 'sext_ln1273_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln1273_529 = sext i19 %shl_ln1273_371"   --->   Operation 884 'sext' 'sext_ln1273_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 885 [1/1] (0.80ns)   --->   "%r_V_1292 = sub i20 %sext_ln1273_529, i20 %sext_ln70_520"   --->   Operation 885 'sub' 'r_V_1292' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 886 [1/1] (0.00ns)   --->   "%mult_V_1545 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1292, i32 10, i32 19"   --->   Operation 886 'partselect' 'mult_V_1545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 887 [1/1] (0.00ns)   --->   "%sext_ln17_1137 = sext i10 %mult_V_1545" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 887 'sext' 'sext_ln17_1137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 888 [1/1] (0.80ns)   --->   "%r_V_1293 = sub i21 %sext_ln70_518, i21 %sext_ln1273_523"   --->   Operation 888 'sub' 'r_V_1293' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 889 [1/1] (0.00ns)   --->   "%mult_V_1546 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1293, i32 10, i32 20"   --->   Operation 889 'partselect' 'mult_V_1546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 890 [1/1] (0.00ns)   --->   "%sext_ln17_1138 = sext i11 %mult_V_1546" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 890 'sext' 'sext_ln17_1138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 891 [1/1] (0.00ns)   --->   "%mult_V_1547 = partselect i6 @_ssdm_op_PartSelect.i6.i256.i32.i32, i256 %p_read_174, i32 106, i32 111"   --->   Operation 891 'partselect' 'mult_V_1547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 892 [1/1] (0.00ns)   --->   "%sext_ln17_1139 = sext i6 %mult_V_1547" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 892 'sext' 'sext_ln17_1139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 893 [1/1] (0.00ns)   --->   "%sext_ln17_1140 = sext i6 %mult_V_1547" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 893 'sext' 'sext_ln17_1140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 894 [1/1] (0.00ns)   --->   "%sext_ln17_1141 = sext i6 %mult_V_1547" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 894 'sext' 'sext_ln17_1141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 895 [1/1] (1.94ns)   --->   "%r_V_1294 = mul i22 %sext_ln70_517, i22 23"   --->   Operation 895 'mul' 'r_V_1294' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 896 [1/1] (0.00ns)   --->   "%mult_V_1548 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1294, i32 10, i32 21"   --->   Operation 896 'partselect' 'mult_V_1548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 897 [1/1] (0.00ns)   --->   "%sext_ln17_1142 = sext i12 %mult_V_1548" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 897 'sext' 'sext_ln17_1142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 898 [1/1] (1.94ns)   --->   "%r_V_1295 = mul i25 %sext_ln70_516, i25 33554279"   --->   Operation 898 'mul' 'r_V_1295' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 899 [1/1] (0.00ns)   --->   "%mult_V_1549 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1295, i32 10, i32 24"   --->   Operation 899 'partselect' 'mult_V_1549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 900 [1/1] (0.00ns)   --->   "%sext_ln818_273 = sext i15 %mult_V_1549"   --->   Operation 900 'sext' 'sext_ln818_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 901 [1/1] (0.00ns)   --->   "%shl_ln1273_372 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_5, i5 0"   --->   Operation 901 'bitconcatenate' 'shl_ln1273_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 902 [1/1] (0.00ns)   --->   "%sext_ln1273_530 = sext i21 %shl_ln1273_372"   --->   Operation 902 'sext' 'sext_ln1273_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 903 [1/1] (0.81ns)   --->   "%r_V_1296 = add i22 %sext_ln1273_530, i22 %sext_ln1273_526"   --->   Operation 903 'add' 'r_V_1296' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 904 [1/1] (0.00ns)   --->   "%mult_V_1550 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1296, i32 10, i32 21"   --->   Operation 904 'partselect' 'mult_V_1550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 905 [1/1] (0.00ns)   --->   "%sext_ln17_1143 = sext i12 %mult_V_1550" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 905 'sext' 'sext_ln17_1143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 906 [1/1] (0.78ns)   --->   "%r_V_1297 = sub i17 0, i17 %sext_ln70_515"   --->   Operation 906 'sub' 'r_V_1297' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 907 [1/1] (0.00ns)   --->   "%mult_V_1551 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1297, i32 10, i32 16"   --->   Operation 907 'partselect' 'mult_V_1551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 908 [1/1] (0.00ns)   --->   "%sext_ln17_1144 = sext i7 %mult_V_1551" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 908 'sext' 'sext_ln17_1144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 909 [1/1] (0.00ns)   --->   "%sext_ln17_1145 = sext i7 %mult_V_1551" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 909 'sext' 'sext_ln17_1145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 910 [1/1] (0.81ns)   --->   "%r_V_1298 = add i22 %sext_ln1273_530, i22 %sext_ln1273_528"   --->   Operation 910 'add' 'r_V_1298' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 911 [1/1] (0.00ns)   --->   "%mult_V_1552 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1298, i32 10, i32 21"   --->   Operation 911 'partselect' 'mult_V_1552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 912 [1/1] (0.00ns)   --->   "%sext_ln17_1146 = sext i12 %mult_V_1552" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 912 'sext' 'sext_ln17_1146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 913 [1/1] (0.79ns)   --->   "%r_V_1299 = sub i19 %sext_ln70_519, i19 %sext_ln1273_527"   --->   Operation 913 'sub' 'r_V_1299' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 914 [1/1] (0.00ns)   --->   "%mult_V_1553 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1299, i32 10, i32 18"   --->   Operation 914 'partselect' 'mult_V_1553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 915 [1/1] (0.00ns)   --->   "%sext_ln17_1147 = sext i9 %mult_V_1553" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 915 'sext' 'sext_ln17_1147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 916 [1/1] (1.94ns)   --->   "%r_V_1300 = mul i25 %sext_ln70_516, i25 242"   --->   Operation 916 'mul' 'r_V_1300' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 917 [1/1] (0.00ns)   --->   "%mult_V_1554 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1300, i32 10, i32 24"   --->   Operation 917 'partselect' 'mult_V_1554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 918 [1/1] (0.00ns)   --->   "%sext_ln818_274 = sext i15 %mult_V_1554"   --->   Operation 918 'sext' 'sext_ln818_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 919 [1/1] (1.94ns)   --->   "%r_V_1301 = mul i24 %sext_ln70_521, i24 125"   --->   Operation 919 'mul' 'r_V_1301' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 920 [1/1] (0.00ns)   --->   "%mult_V_1555 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1301, i32 10, i32 23"   --->   Operation 920 'partselect' 'mult_V_1555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 921 [1/1] (0.00ns)   --->   "%sext_ln818_275 = sext i14 %mult_V_1555"   --->   Operation 921 'sext' 'sext_ln818_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 922 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_484 = sub i20 0, i20 %sext_ln1273_529"   --->   Operation 922 'sub' 'sub_ln1273_484' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 923 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_1302 = sub i20 %sub_ln1273_484, i20 %sext_ln70_520"   --->   Operation 923 'sub' 'r_V_1302' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 924 [1/1] (0.00ns)   --->   "%mult_V_1556 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1302, i32 10, i32 19"   --->   Operation 924 'partselect' 'mult_V_1556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 925 [1/1] (0.00ns)   --->   "%sext_ln17_1148 = sext i10 %mult_V_1556" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 925 'sext' 'sext_ln17_1148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 926 [1/1] (1.94ns)   --->   "%r_V_1303 = mul i24 %sext_ln70_521, i24 16777137"   --->   Operation 926 'mul' 'r_V_1303' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 927 [1/1] (0.00ns)   --->   "%mult_V_1557 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1303, i32 10, i32 23"   --->   Operation 927 'partselect' 'mult_V_1557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln818_276 = sext i14 %mult_V_1557"   --->   Operation 928 'sext' 'sext_ln818_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 929 [1/1] (1.94ns)   --->   "%r_V_1304 = mul i23 %sext_ln70_514, i23 8388555"   --->   Operation 929 'mul' 'r_V_1304' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 930 [1/1] (0.00ns)   --->   "%mult_V_1558 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1304, i32 10, i32 22"   --->   Operation 930 'partselect' 'mult_V_1558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 931 [1/1] (0.00ns)   --->   "%sext_ln17_1149 = sext i13 %mult_V_1558" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 931 'sext' 'sext_ln17_1149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 932 [1/1] (0.00ns)   --->   "%mult_V_1559 = partselect i10 @_ssdm_op_PartSelect.i10.i256.i32.i32, i256 %p_read_174, i32 102, i32 111"   --->   Operation 932 'partselect' 'mult_V_1559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 933 [1/1] (0.00ns)   --->   "%sext_ln17_1150 = sext i10 %mult_V_1559" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 933 'sext' 'sext_ln17_1150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 934 [1/1] (1.94ns)   --->   "%r_V_1305 = mul i21 %sext_ln70_518, i21 2097141"   --->   Operation 934 'mul' 'r_V_1305' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 935 [1/1] (0.00ns)   --->   "%mult_V_1560 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1305, i32 10, i32 20"   --->   Operation 935 'partselect' 'mult_V_1560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 936 [1/1] (0.00ns)   --->   "%sext_ln17_1151 = sext i11 %mult_V_1560" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 936 'sext' 'sext_ln17_1151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 937 [1/1] (1.94ns)   --->   "%r_V_1306 = mul i24 %sext_ln70_521, i24 70"   --->   Operation 937 'mul' 'r_V_1306' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 938 [1/1] (0.00ns)   --->   "%mult_V_1561 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1306, i32 10, i32 23"   --->   Operation 938 'partselect' 'mult_V_1561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln818_277 = sext i14 %mult_V_1561"   --->   Operation 939 'sext' 'sext_ln818_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 940 [1/1] (0.00ns)   --->   "%shl_ln1273_373 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_5, i1 0"   --->   Operation 940 'bitconcatenate' 'shl_ln1273_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 941 [1/1] (0.00ns)   --->   "%sext_ln1273_531 = sext i17 %shl_ln1273_373"   --->   Operation 941 'sext' 'sext_ln1273_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 942 [1/1] (0.00ns)   --->   "%sext_ln1273_532 = sext i17 %shl_ln1273_373"   --->   Operation 942 'sext' 'sext_ln1273_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 943 [1/1] (0.00ns)   --->   "%sext_ln1273_533 = sext i17 %shl_ln1273_373"   --->   Operation 943 'sext' 'sext_ln1273_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 944 [1/1] (0.80ns)   --->   "%r_V_1307 = add i20 %sext_ln1273_529, i20 %sext_ln1273_533"   --->   Operation 944 'add' 'r_V_1307' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 945 [1/1] (0.00ns)   --->   "%mult_V_1562 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1307, i32 10, i32 19"   --->   Operation 945 'partselect' 'mult_V_1562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 946 [1/1] (0.00ns)   --->   "%sext_ln17_1152 = sext i10 %mult_V_1562" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 946 'sext' 'sext_ln17_1152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 947 [1/1] (0.00ns)   --->   "%mult_V_1563 = partselect i7 @_ssdm_op_PartSelect.i7.i256.i32.i32, i256 %p_read_174, i32 105, i32 111"   --->   Operation 947 'partselect' 'mult_V_1563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 948 [1/1] (0.00ns)   --->   "%sext_ln17_1153 = sext i7 %mult_V_1563" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 948 'sext' 'sext_ln17_1153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 949 [1/1] (1.94ns)   --->   "%r_V_1308 = mul i24 %sext_ln70_521, i24 109"   --->   Operation 949 'mul' 'r_V_1308' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 950 [1/1] (0.00ns)   --->   "%mult_V_1564 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1308, i32 10, i32 23"   --->   Operation 950 'partselect' 'mult_V_1564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 951 [1/1] (0.00ns)   --->   "%sext_ln17_1154 = sext i14 %mult_V_1564" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 951 'sext' 'sext_ln17_1154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 952 [1/1] (0.81ns)   --->   "%r_V_1309 = sub i22 %sext_ln1273_530, i22 %sext_ln1273_528"   --->   Operation 952 'sub' 'r_V_1309' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 953 [1/1] (0.00ns)   --->   "%mult_V_1565 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1309, i32 10, i32 21"   --->   Operation 953 'partselect' 'mult_V_1565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 954 [1/1] (0.00ns)   --->   "%sext_ln17_1155 = sext i12 %mult_V_1565" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 954 'sext' 'sext_ln17_1155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 955 [1/1] (1.94ns)   --->   "%r_V_1310 = mul i24 %sext_ln70_521, i24 73"   --->   Operation 955 'mul' 'r_V_1310' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 956 [1/1] (0.00ns)   --->   "%mult_V_1566 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1310, i32 10, i32 23"   --->   Operation 956 'partselect' 'mult_V_1566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 957 [1/1] (0.00ns)   --->   "%sext_ln17_1156 = sext i14 %mult_V_1566" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 957 'sext' 'sext_ln17_1156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 958 [1/1] (0.80ns)   --->   "%r_V_1311 = sub i21 %sext_ln1273_525, i21 %sext_ln1273_523"   --->   Operation 958 'sub' 'r_V_1311' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 959 [1/1] (0.00ns)   --->   "%mult_V_1567 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1311, i32 10, i32 20"   --->   Operation 959 'partselect' 'mult_V_1567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 960 [1/1] (0.00ns)   --->   "%sext_ln17_1157 = sext i11 %mult_V_1567" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 960 'sext' 'sext_ln17_1157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 961 [1/1] (0.00ns)   --->   "%shl_ln1273_374 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_5, i7 0"   --->   Operation 961 'bitconcatenate' 'shl_ln1273_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln1273_534 = sext i23 %shl_ln1273_374"   --->   Operation 962 'sext' 'sext_ln1273_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 963 [1/1] (0.82ns)   --->   "%r_V_1312 = add i24 %sext_ln1273_534, i24 %sext_ln1273_522"   --->   Operation 963 'add' 'r_V_1312' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 964 [1/1] (0.00ns)   --->   "%mult_V_1568 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1312, i32 10, i32 23"   --->   Operation 964 'partselect' 'mult_V_1568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln17_1158 = sext i14 %mult_V_1568" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 965 'sext' 'sext_ln17_1158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 966 [1/1] (1.94ns)   --->   "%r_V_1313 = mul i24 %sext_ln70_521, i24 116"   --->   Operation 966 'mul' 'r_V_1313' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 967 [1/1] (0.00ns)   --->   "%mult_V_1569 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1313, i32 10, i32 23"   --->   Operation 967 'partselect' 'mult_V_1569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 968 [1/1] (0.00ns)   --->   "%sext_ln17_1159 = sext i14 %mult_V_1569" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 968 'sext' 'sext_ln17_1159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 969 [1/1] (0.79ns)   --->   "%r_V_1314 = sub i18 0, i18 %sext_ln1273_532"   --->   Operation 969 'sub' 'r_V_1314' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 970 [1/1] (0.00ns)   --->   "%mult_V_1570 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1314, i32 10, i32 17"   --->   Operation 970 'partselect' 'mult_V_1570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 971 [1/1] (0.00ns)   --->   "%sext_ln17_1160 = sext i8 %mult_V_1570" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 971 'sext' 'sext_ln17_1160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 972 [1/1] (0.00ns)   --->   "%mult_V_1571 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_read_174, i32 104, i32 111"   --->   Operation 972 'partselect' 'mult_V_1571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 973 [1/1] (0.00ns)   --->   "%sext_ln17_1161 = sext i8 %mult_V_1571" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 973 'sext' 'sext_ln17_1161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 974 [1/1] (1.94ns)   --->   "%r_V_1315 = mul i22 %sext_ln70_517, i22 21"   --->   Operation 974 'mul' 'r_V_1315' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 975 [1/1] (0.00ns)   --->   "%mult_V_1572 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1315, i32 10, i32 21"   --->   Operation 975 'partselect' 'mult_V_1572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 976 [1/1] (0.00ns)   --->   "%sext_ln17_1162 = sext i12 %mult_V_1572" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 976 'sext' 'sext_ln17_1162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 977 [1/1] (1.94ns)   --->   "%r_V_1316 = mul i24 %sext_ln70_521, i24 79"   --->   Operation 977 'mul' 'r_V_1316' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 978 [1/1] (0.00ns)   --->   "%mult_V_1573 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1316, i32 10, i32 23"   --->   Operation 978 'partselect' 'mult_V_1573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 979 [1/1] (0.00ns)   --->   "%sext_ln17_1163 = sext i14 %mult_V_1573" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 979 'sext' 'sext_ln17_1163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 980 [1/1] (0.81ns)   --->   "%r_V_1317 = sub i22 %sext_ln1273_530, i22 %sext_ln1273_531"   --->   Operation 980 'sub' 'r_V_1317' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 981 [1/1] (0.00ns)   --->   "%mult_V_1574 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1317, i32 10, i32 21"   --->   Operation 981 'partselect' 'mult_V_1574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 982 [1/1] (0.00ns)   --->   "%sext_ln17_1164 = sext i12 %mult_V_1574" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 982 'sext' 'sext_ln17_1164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 983 [1/1] (0.80ns)   --->   "%r_V_1318 = sub i20 %sext_ln1273_533, i20 %sext_ln1273_529"   --->   Operation 983 'sub' 'r_V_1318' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 984 [1/1] (0.00ns)   --->   "%mult_V_1575 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1318, i32 10, i32 19"   --->   Operation 984 'partselect' 'mult_V_1575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 985 [1/1] (0.00ns)   --->   "%sext_ln17_1165 = sext i10 %mult_V_1575" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 985 'sext' 'sext_ln17_1165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 986 [1/1] (1.94ns)   --->   "%r_V_1319 = mul i25 %sext_ln70_516, i25 165"   --->   Operation 986 'mul' 'r_V_1319' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 987 [1/1] (0.00ns)   --->   "%mult_V_1576 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1319, i32 10, i32 24"   --->   Operation 987 'partselect' 'mult_V_1576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln818_278 = sext i15 %mult_V_1576"   --->   Operation 988 'sext' 'sext_ln818_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 989 [1/1] (0.80ns)   --->   "%r_V_1320 = sub i20 %sext_ln70_520, i20 %sext_ln1273_529"   --->   Operation 989 'sub' 'r_V_1320' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 990 [1/1] (0.00ns)   --->   "%mult_V_1577 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1320, i32 10, i32 19"   --->   Operation 990 'partselect' 'mult_V_1577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln17_1166 = sext i10 %mult_V_1577" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 991 'sext' 'sext_ln17_1166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 992 [1/1] (1.94ns)   --->   "%r_V_1321 = mul i24 %sext_ln70_521, i24 108"   --->   Operation 992 'mul' 'r_V_1321' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 993 [1/1] (0.00ns)   --->   "%mult_V_1578 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1321, i32 10, i32 23"   --->   Operation 993 'partselect' 'mult_V_1578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 994 [1/1] (0.00ns)   --->   "%sext_ln17_1167 = sext i14 %mult_V_1578" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 994 'sext' 'sext_ln17_1167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 995 [1/1] (0.00ns)   --->   "%mult_V_1579 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1322, i32 10, i32 18"   --->   Operation 995 'partselect' 'mult_V_1579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 996 [1/1] (0.00ns)   --->   "%sext_ln17_1168 = sext i9 %mult_V_1579" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 996 'sext' 'sext_ln17_1168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 997 [1/1] (1.94ns)   --->   "%r_V_1323 = mul i23 %sext_ln70_514, i23 8388556"   --->   Operation 997 'mul' 'r_V_1323' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 998 [1/1] (0.00ns)   --->   "%mult_V_1580 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1323, i32 10, i32 22"   --->   Operation 998 'partselect' 'mult_V_1580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 999 [1/1] (0.00ns)   --->   "%sext_ln818_279 = sext i13 %mult_V_1580"   --->   Operation 999 'sext' 'sext_ln818_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1000 [1/1] (1.94ns)   --->   "%r_V_1324 = mul i25 %sext_ln70_516, i25 33554276"   --->   Operation 1000 'mul' 'r_V_1324' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1001 [1/1] (0.00ns)   --->   "%mult_V_1581 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1324, i32 10, i32 24"   --->   Operation 1001 'partselect' 'mult_V_1581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln818_280 = sext i15 %mult_V_1581"   --->   Operation 1002 'sext' 'sext_ln818_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1003 [1/1] (0.81ns)   --->   "%r_V_1325 = sub i22 %sext_ln1273_530, i22 %sext_ln70_517"   --->   Operation 1003 'sub' 'r_V_1325' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1004 [1/1] (0.00ns)   --->   "%mult_V_1582 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1325, i32 10, i32 21"   --->   Operation 1004 'partselect' 'mult_V_1582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1005 [1/1] (0.00ns)   --->   "%sext_ln17_1169 = sext i12 %mult_V_1582" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1005 'sext' 'sext_ln17_1169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1006 [1/1] (1.94ns)   --->   "%r_V_1326 = mul i26 %sext_ln70_513, i26 303"   --->   Operation 1006 'mul' 'r_V_1326' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1007 [1/1] (0.00ns)   --->   "%mult_V_1583 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1326, i32 10, i32 25"   --->   Operation 1007 'partselect' 'mult_V_1583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1008 [1/1] (1.94ns)   --->   "%r_V_1327 = mul i25 %sext_ln70_516, i25 33554265"   --->   Operation 1008 'mul' 'r_V_1327' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1009 [1/1] (0.00ns)   --->   "%mult_V_1584 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1327, i32 10, i32 24"   --->   Operation 1009 'partselect' 'mult_V_1584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1010 [1/1] (0.00ns)   --->   "%sext_ln818_281 = sext i15 %mult_V_1584"   --->   Operation 1010 'sext' 'sext_ln818_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1011 [1/1] (1.94ns)   --->   "%r_V_1328 = mul i23 %sext_ln70_514, i23 38"   --->   Operation 1011 'mul' 'r_V_1328' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1012 [1/1] (0.00ns)   --->   "%mult_V_1585 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1328, i32 10, i32 22"   --->   Operation 1012 'partselect' 'mult_V_1585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1013 [1/1] (0.00ns)   --->   "%sext_ln17_1170 = sext i13 %mult_V_1585" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1013 'sext' 'sext_ln17_1170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1014 [1/1] (1.94ns)   --->   "%r_V_1329 = mul i25 %sext_ln70_516, i25 156"   --->   Operation 1014 'mul' 'r_V_1329' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1015 [1/1] (0.00ns)   --->   "%mult_V_1586 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1329, i32 10, i32 24"   --->   Operation 1015 'partselect' 'mult_V_1586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1016 [1/1] (0.00ns)   --->   "%sext_ln818_282 = sext i15 %mult_V_1586"   --->   Operation 1016 'sext' 'sext_ln818_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1017 [1/1] (0.00ns)   --->   "%a_V_7 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_174, i32 112, i32 127"   --->   Operation 1017 'partselect' 'a_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln70_522 = sext i16 %a_V_7" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1018 'sext' 'sext_ln70_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln70_523 = sext i16 %a_V_7" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1019 'sext' 'sext_ln70_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1020 [1/1] (0.00ns)   --->   "%sext_ln70_524 = sext i16 %a_V_7" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1020 'sext' 'sext_ln70_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1021 [1/1] (0.00ns)   --->   "%sext_ln70_525 = sext i16 %a_V_7" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1021 'sext' 'sext_ln70_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1022 [1/1] (0.00ns)   --->   "%sext_ln70_526 = sext i16 %a_V_7" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1022 'sext' 'sext_ln70_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1023 [1/1] (0.00ns)   --->   "%sext_ln70_527 = sext i16 %a_V_7" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1023 'sext' 'sext_ln70_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1024 [1/1] (0.00ns)   --->   "%sext_ln70_528 = sext i16 %a_V_7" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1024 'sext' 'sext_ln70_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1025 [1/1] (0.00ns)   --->   "%sext_ln70_529 = sext i16 %a_V_7" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1025 'sext' 'sext_ln70_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1026 [1/1] (0.00ns)   --->   "%sext_ln70_530 = sext i16 %a_V_7" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1026 'sext' 'sext_ln70_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1027 [1/1] (0.78ns)   --->   "%r_V_1331 = sub i17 0, i17 %sext_ln70_530"   --->   Operation 1027 'sub' 'r_V_1331' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1028 [1/1] (0.00ns)   --->   "%mult_V_1587 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1331, i32 10, i32 16"   --->   Operation 1028 'partselect' 'mult_V_1587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1029 [1/1] (0.00ns)   --->   "%sext_ln17_1171 = sext i7 %mult_V_1587" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1029 'sext' 'sext_ln17_1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln17_1172 = sext i7 %mult_V_1587" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1030 'sext' 'sext_ln17_1172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1031 [1/1] (0.00ns)   --->   "%mult_V_1588 = partselect i6 @_ssdm_op_PartSelect.i6.i256.i32.i32, i256 %p_read_174, i32 122, i32 127"   --->   Operation 1031 'partselect' 'mult_V_1588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1032 [1/1] (0.00ns)   --->   "%sext_ln17_1173 = sext i6 %mult_V_1588" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1032 'sext' 'sext_ln17_1173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1033 [1/1] (0.00ns)   --->   "%sext_ln17_1174 = sext i6 %mult_V_1588" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1033 'sext' 'sext_ln17_1174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1034 [1/1] (1.94ns)   --->   "%r_V_1332 = mul i24 %sext_ln70_529, i24 16777147"   --->   Operation 1034 'mul' 'r_V_1332' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1035 [1/1] (0.00ns)   --->   "%mult_V_1589 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1332, i32 10, i32 23"   --->   Operation 1035 'partselect' 'mult_V_1589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1036 [1/1] (0.00ns)   --->   "%sext_ln17_1175 = sext i14 %mult_V_1589" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1036 'sext' 'sext_ln17_1175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1037 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_174, i32 112, i32 127"   --->   Operation 1037 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1038 [1/1] (0.00ns)   --->   "%shl_ln1273_375 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_6, i3 0"   --->   Operation 1038 'bitconcatenate' 'shl_ln1273_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1039 [1/1] (0.00ns)   --->   "%sext_ln1273_535 = sext i19 %shl_ln1273_375"   --->   Operation 1039 'sext' 'sext_ln1273_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1040 [1/1] (0.00ns)   --->   "%shl_ln1273_376 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_6, i1 0"   --->   Operation 1040 'bitconcatenate' 'shl_ln1273_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1041 [1/1] (0.00ns)   --->   "%sext_ln1273_536 = sext i17 %shl_ln1273_376"   --->   Operation 1041 'sext' 'sext_ln1273_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1042 [1/1] (0.00ns)   --->   "%sext_ln1273_537 = sext i17 %shl_ln1273_376"   --->   Operation 1042 'sext' 'sext_ln1273_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1043 [1/1] (0.00ns)   --->   "%sext_ln1273_538 = sext i17 %shl_ln1273_376"   --->   Operation 1043 'sext' 'sext_ln1273_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1044 [1/1] (0.00ns)   --->   "%sext_ln1273_539 = sext i17 %shl_ln1273_376"   --->   Operation 1044 'sext' 'sext_ln1273_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln1273_540 = sext i17 %shl_ln1273_376"   --->   Operation 1045 'sext' 'sext_ln1273_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1046 [1/1] (0.80ns)   --->   "%r_V_1333 = sub i20 %sext_ln1273_535, i20 %sext_ln1273_540"   --->   Operation 1046 'sub' 'r_V_1333' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1047 [1/1] (0.00ns)   --->   "%mult_V_1590 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1333, i32 10, i32 19"   --->   Operation 1047 'partselect' 'mult_V_1590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1048 [1/1] (0.00ns)   --->   "%sext_ln17_1176 = sext i10 %mult_V_1590" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1048 'sext' 'sext_ln17_1176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1049 [1/1] (0.00ns)   --->   "%sext_ln17_1177 = sext i10 %mult_V_1590" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1049 'sext' 'sext_ln17_1177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1050 [1/1] (1.94ns)   --->   "%r_V_1334 = mul i22 %sext_ln70_527, i22 29"   --->   Operation 1050 'mul' 'r_V_1334' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1051 [1/1] (0.00ns)   --->   "%mult_V_1591 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1334, i32 10, i32 21"   --->   Operation 1051 'partselect' 'mult_V_1591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1052 [1/1] (0.00ns)   --->   "%sext_ln17_1178 = sext i12 %mult_V_1591" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1052 'sext' 'sext_ln17_1178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1053 [1/1] (0.00ns)   --->   "%shl_ln1273_377 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_6, i2 0"   --->   Operation 1053 'bitconcatenate' 'shl_ln1273_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1054 [1/1] (0.00ns)   --->   "%sext_ln1273_541 = sext i18 %shl_ln1273_377"   --->   Operation 1054 'sext' 'sext_ln1273_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1055 [1/1] (0.00ns)   --->   "%sext_ln1273_542 = sext i18 %shl_ln1273_377"   --->   Operation 1055 'sext' 'sext_ln1273_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1056 [1/1] (0.00ns)   --->   "%sext_ln1273_543 = sext i18 %shl_ln1273_377"   --->   Operation 1056 'sext' 'sext_ln1273_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1057 [1/1] (0.79ns)   --->   "%r_V_1335 = add i19 %sext_ln1273_543, i19 %sext_ln70_528"   --->   Operation 1057 'add' 'r_V_1335' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1058 [1/1] (0.00ns)   --->   "%mult_V_1592 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1335, i32 10, i32 18"   --->   Operation 1058 'partselect' 'mult_V_1592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1059 [1/1] (0.00ns)   --->   "%sext_ln17_1179 = sext i9 %mult_V_1592" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1059 'sext' 'sext_ln17_1179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1060 [1/1] (1.94ns)   --->   "%r_V_1336 = mul i21 %sext_ln70_526, i21 13"   --->   Operation 1060 'mul' 'r_V_1336' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1061 [1/1] (0.00ns)   --->   "%mult_V_1593 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1336, i32 10, i32 20"   --->   Operation 1061 'partselect' 'mult_V_1593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1062 [1/1] (0.00ns)   --->   "%sext_ln17_1180 = sext i11 %mult_V_1593" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1062 'sext' 'sext_ln17_1180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1063 [1/1] (0.00ns)   --->   "%sext_ln17_1181 = sext i11 %mult_V_1593" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1063 'sext' 'sext_ln17_1181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1064 [1/1] (1.94ns)   --->   "%r_V_1337 = mul i25 %sext_ln70_525, i25 33554185"   --->   Operation 1064 'mul' 'r_V_1337' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1065 [1/1] (0.00ns)   --->   "%mult_V_1594 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1337, i32 10, i32 24"   --->   Operation 1065 'partselect' 'mult_V_1594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1066 [1/1] (0.00ns)   --->   "%sext_ln818_283 = sext i15 %mult_V_1594"   --->   Operation 1066 'sext' 'sext_ln818_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1067 [1/1] (0.00ns)   --->   "%shl_ln1273_378 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_6, i6 0"   --->   Operation 1067 'bitconcatenate' 'shl_ln1273_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1068 [1/1] (0.00ns)   --->   "%sext_ln1273_544 = sext i22 %shl_ln1273_378"   --->   Operation 1068 'sext' 'sext_ln1273_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1069 [1/1] (0.82ns)   --->   "%r_V_1338 = sub i23 %sext_ln1273_544, i23 %sext_ln1273_542"   --->   Operation 1069 'sub' 'r_V_1338' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1070 [1/1] (0.00ns)   --->   "%mult_V_1595 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1338, i32 10, i32 22"   --->   Operation 1070 'partselect' 'mult_V_1595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1071 [1/1] (0.00ns)   --->   "%sext_ln17_1182 = sext i13 %mult_V_1595" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1071 'sext' 'sext_ln17_1182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1072 [1/1] (0.80ns)   --->   "%r_V_1339 = sub i20 %sext_ln1273_540, i20 %sext_ln1273_535"   --->   Operation 1072 'sub' 'r_V_1339' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1073 [1/1] (0.00ns)   --->   "%mult_V_1596 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1339, i32 10, i32 19"   --->   Operation 1073 'partselect' 'mult_V_1596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1074 [1/1] (0.00ns)   --->   "%sext_ln17_1183 = sext i10 %mult_V_1596" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1074 'sext' 'sext_ln17_1183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1075 [1/1] (1.94ns)   --->   "%mul_ln1270_98 = mul i26 %sext_ln70_522, i26 67108084"   --->   Operation 1075 'mul' 'mul_ln1270_98' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1076 [1/1] (0.00ns)   --->   "%mult_V_1597 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_98, i32 10, i32 25"   --->   Operation 1076 'partselect' 'mult_V_1597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1077 [1/1] (1.94ns)   --->   "%r_V_1340 = mul i24 %sext_ln70_529, i24 16777132"   --->   Operation 1077 'mul' 'r_V_1340' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1078 [1/1] (0.00ns)   --->   "%mult_V_1598 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1340, i32 10, i32 23"   --->   Operation 1078 'partselect' 'mult_V_1598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1079 [1/1] (0.00ns)   --->   "%sext_ln17_1184 = sext i14 %mult_V_1598" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1079 'sext' 'sext_ln17_1184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1080 [1/1] (1.94ns)   --->   "%r_V_1341 = mul i25 %sext_ln70_525, i25 215"   --->   Operation 1080 'mul' 'r_V_1341' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1081 [1/1] (0.00ns)   --->   "%mult_V_1599 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1341, i32 10, i32 24"   --->   Operation 1081 'partselect' 'mult_V_1599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1082 [1/1] (0.00ns)   --->   "%sext_ln818_284 = sext i15 %mult_V_1599"   --->   Operation 1082 'sext' 'sext_ln818_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1083 [1/1] (0.80ns)   --->   "%r_V_1342 = sub i20 %sext_ln70_524, i20 %sext_ln1273_535"   --->   Operation 1083 'sub' 'r_V_1342' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1084 [1/1] (0.00ns)   --->   "%mult_V_1600 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1342, i32 10, i32 19"   --->   Operation 1084 'partselect' 'mult_V_1600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1085 [1/1] (0.00ns)   --->   "%sext_ln17_1185 = sext i10 %mult_V_1600" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1085 'sext' 'sext_ln17_1185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1086 [1/1] (1.94ns)   --->   "%r_V_1343 = mul i22 %sext_ln70_527, i22 23"   --->   Operation 1086 'mul' 'r_V_1343' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1087 [1/1] (0.00ns)   --->   "%mult_V_1601 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1343, i32 10, i32 21"   --->   Operation 1087 'partselect' 'mult_V_1601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1088 [1/1] (0.00ns)   --->   "%sext_ln17_1186 = sext i12 %mult_V_1601" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1088 'sext' 'sext_ln17_1186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1089 [1/1] (0.00ns)   --->   "%shl_ln1273_379 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_6, i4 0"   --->   Operation 1089 'bitconcatenate' 'shl_ln1273_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1090 [1/1] (0.00ns)   --->   "%sext_ln1273_545 = sext i20 %shl_ln1273_379"   --->   Operation 1090 'sext' 'sext_ln1273_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1091 [1/1] (0.00ns)   --->   "%sext_ln1273_546 = sext i20 %shl_ln1273_379"   --->   Operation 1091 'sext' 'sext_ln1273_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1092 [1/1] (0.00ns)   --->   "%sext_ln1273_547 = sext i20 %shl_ln1273_379"   --->   Operation 1092 'sext' 'sext_ln1273_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1093 [1/1] (0.80ns)   --->   "%r_V_1344 = sub i21 %sext_ln1273_547, i21 %sext_ln1273_541"   --->   Operation 1093 'sub' 'r_V_1344' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1094 [1/1] (0.00ns)   --->   "%mult_V_1602 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1344, i32 10, i32 20"   --->   Operation 1094 'partselect' 'mult_V_1602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1095 [1/1] (0.00ns)   --->   "%sext_ln17_1187 = sext i11 %mult_V_1602" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1095 'sext' 'sext_ln17_1187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1096 [1/1] (0.00ns)   --->   "%sext_ln17_1188 = sext i11 %mult_V_1602" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1096 'sext' 'sext_ln17_1188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1097 [1/1] (0.00ns)   --->   "%mult_V_1603 = partselect i7 @_ssdm_op_PartSelect.i7.i256.i32.i32, i256 %p_read_174, i32 121, i32 127"   --->   Operation 1097 'partselect' 'mult_V_1603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1098 [1/1] (0.00ns)   --->   "%sext_ln17_1189 = sext i7 %mult_V_1603" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1098 'sext' 'sext_ln17_1189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1099 [1/1] (1.94ns)   --->   "%r_V_1345 = mul i23 %sext_ln70_523, i23 57"   --->   Operation 1099 'mul' 'r_V_1345' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1100 [1/1] (0.00ns)   --->   "%mult_V_1604 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1345, i32 10, i32 22"   --->   Operation 1100 'partselect' 'mult_V_1604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1101 [1/1] (0.00ns)   --->   "%sext_ln17_1190 = sext i13 %mult_V_1604" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1101 'sext' 'sext_ln17_1190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1102 [1/1] (1.94ns)   --->   "%r_V_1346 = mul i26 %sext_ln70_522, i26 67108497"   --->   Operation 1102 'mul' 'r_V_1346' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1103 [1/1] (0.00ns)   --->   "%mult_V_1605 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1346, i32 10, i32 25"   --->   Operation 1103 'partselect' 'mult_V_1605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1104 [1/1] (1.94ns)   --->   "%r_V_1347 = mul i24 %sext_ln70_529, i24 78"   --->   Operation 1104 'mul' 'r_V_1347' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1105 [1/1] (0.00ns)   --->   "%mult_V_1606 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1347, i32 10, i32 23"   --->   Operation 1105 'partselect' 'mult_V_1606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1106 [1/1] (0.00ns)   --->   "%sext_ln17_1191 = sext i14 %mult_V_1606" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1106 'sext' 'sext_ln17_1191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1107 [1/1] (0.00ns)   --->   "%shl_ln1273_380 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_6, i7 0"   --->   Operation 1107 'bitconcatenate' 'shl_ln1273_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1108 [1/1] (0.00ns)   --->   "%sext_ln1273_548 = sext i23 %shl_ln1273_380"   --->   Operation 1108 'sext' 'sext_ln1273_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_497 = sub i24 0, i24 %sext_ln1273_548"   --->   Operation 1109 'sub' 'sub_ln1273_497' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1110 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_1348 = sub i24 %sub_ln1273_497, i24 %sext_ln1273_546"   --->   Operation 1110 'sub' 'r_V_1348' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1111 [1/1] (0.00ns)   --->   "%mult_V_1607 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1348, i32 10, i32 23"   --->   Operation 1111 'partselect' 'mult_V_1607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1112 [1/1] (0.00ns)   --->   "%sext_ln17_1192 = sext i14 %mult_V_1607" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1112 'sext' 'sext_ln17_1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1113 [1/1] (1.94ns)   --->   "%r_V_1349 = mul i22 %sext_ln70_527, i22 26"   --->   Operation 1113 'mul' 'r_V_1349' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1114 [1/1] (0.00ns)   --->   "%mult_V_1608 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1349, i32 10, i32 21"   --->   Operation 1114 'partselect' 'mult_V_1608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1115 [1/1] (0.00ns)   --->   "%sext_ln17_1193 = sext i12 %mult_V_1608" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1115 'sext' 'sext_ln17_1193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1116 [1/1] (1.94ns)   --->   "%r_V_1350 = mul i23 %sext_ln70_523, i23 8388566"   --->   Operation 1116 'mul' 'r_V_1350' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1117 [1/1] (0.00ns)   --->   "%mult_V_1609 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1350, i32 10, i32 22"   --->   Operation 1117 'partselect' 'mult_V_1609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1118 [1/1] (0.00ns)   --->   "%sext_ln17_1194 = sext i13 %mult_V_1609" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1118 'sext' 'sext_ln17_1194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1119 [1/1] (1.94ns)   --->   "%r_V_1351 = mul i24 %sext_ln70_529, i24 85"   --->   Operation 1119 'mul' 'r_V_1351' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1120 [1/1] (0.00ns)   --->   "%mult_V_1610 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1351, i32 10, i32 23"   --->   Operation 1120 'partselect' 'mult_V_1610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1121 [1/1] (0.00ns)   --->   "%sext_ln17_1195 = sext i14 %mult_V_1610" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1121 'sext' 'sext_ln17_1195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1122 [1/1] (0.00ns)   --->   "%shl_ln1273_381 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_6, i8 0"   --->   Operation 1122 'bitconcatenate' 'shl_ln1273_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1123 [1/1] (0.00ns)   --->   "%sext_ln1273_549 = sext i24 %shl_ln1273_381"   --->   Operation 1123 'sext' 'sext_ln1273_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1124 [1/1] (0.83ns)   --->   "%r_V_1352 = sub i25 %sext_ln1273_545, i25 %sext_ln1273_549"   --->   Operation 1124 'sub' 'r_V_1352' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1125 [1/1] (0.00ns)   --->   "%mult_V_1611 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1352, i32 10, i32 24"   --->   Operation 1125 'partselect' 'mult_V_1611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1126 [1/1] (0.00ns)   --->   "%sext_ln818_285 = sext i15 %mult_V_1611"   --->   Operation 1126 'sext' 'sext_ln818_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1127 [1/1] (0.79ns)   --->   "%r_V_1353 = sub i19 %sext_ln1273_543, i19 %sext_ln70_528"   --->   Operation 1127 'sub' 'r_V_1353' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1128 [1/1] (0.00ns)   --->   "%mult_V_1612 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1353, i32 10, i32 18"   --->   Operation 1128 'partselect' 'mult_V_1612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1129 [1/1] (0.00ns)   --->   "%sext_ln17_1196 = sext i9 %mult_V_1612" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1129 'sext' 'sext_ln17_1196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1130 [1/1] (0.00ns)   --->   "%sext_ln17_1197 = sext i9 %mult_V_1612" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1130 'sext' 'sext_ln17_1197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1131 [1/1] (1.94ns)   --->   "%r_V_1354 = mul i24 %sext_ln70_529, i24 16777134"   --->   Operation 1131 'mul' 'r_V_1354' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1132 [1/1] (0.00ns)   --->   "%mult_V_1613 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1354, i32 10, i32 23"   --->   Operation 1132 'partselect' 'mult_V_1613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln17_1198 = sext i14 %mult_V_1613" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1133 'sext' 'sext_ln17_1198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_501 = sub i19 0, i19 %sext_ln1273_543"   --->   Operation 1134 'sub' 'sub_ln1273_501' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1135 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_1355 = sub i19 %sub_ln1273_501, i19 %sext_ln70_528"   --->   Operation 1135 'sub' 'r_V_1355' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1136 [1/1] (0.00ns)   --->   "%mult_V_1614 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1355, i32 10, i32 18"   --->   Operation 1136 'partselect' 'mult_V_1614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1137 [1/1] (0.00ns)   --->   "%sext_ln17_1199 = sext i9 %mult_V_1614" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1137 'sext' 'sext_ln17_1199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1138 [1/1] (0.79ns)   --->   "%r_V_1356 = sub i19 %sext_ln70_528, i19 %sext_ln1273_543"   --->   Operation 1138 'sub' 'r_V_1356' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1139 [1/1] (0.00ns)   --->   "%mult_V_1615 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1356, i32 10, i32 18"   --->   Operation 1139 'partselect' 'mult_V_1615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1140 [1/1] (0.00ns)   --->   "%sext_ln17_1200 = sext i9 %mult_V_1615" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1140 'sext' 'sext_ln17_1200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1141 [1/1] (1.94ns)   --->   "%r_V_1357 = mul i22 %sext_ln70_527, i22 25"   --->   Operation 1141 'mul' 'r_V_1357' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1142 [1/1] (0.00ns)   --->   "%mult_V_1616 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1357, i32 10, i32 21"   --->   Operation 1142 'partselect' 'mult_V_1616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1143 [1/1] (0.00ns)   --->   "%sext_ln17_1201 = sext i12 %mult_V_1616" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1143 'sext' 'sext_ln17_1201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1144 [1/1] (0.80ns)   --->   "%r_V_1358 = add i21 %sext_ln1273_547, i21 %sext_ln1273_539"   --->   Operation 1144 'add' 'r_V_1358' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1145 [1/1] (0.00ns)   --->   "%mult_V_1617 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1358, i32 10, i32 20"   --->   Operation 1145 'partselect' 'mult_V_1617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1146 [1/1] (0.00ns)   --->   "%sext_ln17_1202 = sext i11 %mult_V_1617" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1146 'sext' 'sext_ln17_1202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1147 [1/1] (1.94ns)   --->   "%r_V_1359 = mul i22 %sext_ln70_527, i22 4194275"   --->   Operation 1147 'mul' 'r_V_1359' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1148 [1/1] (0.00ns)   --->   "%mult_V_1618 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1359, i32 10, i32 21"   --->   Operation 1148 'partselect' 'mult_V_1618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1149 [1/1] (0.00ns)   --->   "%sext_ln17_1203 = sext i12 %mult_V_1618" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1149 'sext' 'sext_ln17_1203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1150 [1/1] (1.94ns)   --->   "%r_V_1360 = mul i24 %sext_ln70_529, i24 16777130"   --->   Operation 1150 'mul' 'r_V_1360' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1151 [1/1] (0.00ns)   --->   "%mult_V_1619 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1360, i32 10, i32 23"   --->   Operation 1151 'partselect' 'mult_V_1619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1152 [1/1] (0.00ns)   --->   "%sext_ln17_1204 = sext i14 %mult_V_1619" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1152 'sext' 'sext_ln17_1204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1153 [1/1] (1.94ns)   --->   "%r_V_1361 = mul i25 %sext_ln70_525, i25 33554270"   --->   Operation 1153 'mul' 'r_V_1361' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1154 [1/1] (0.00ns)   --->   "%mult_V_1620 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1361, i32 10, i32 24"   --->   Operation 1154 'partselect' 'mult_V_1620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1155 [1/1] (0.00ns)   --->   "%sext_ln818_286 = sext i15 %mult_V_1620"   --->   Operation 1155 'sext' 'sext_ln818_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1156 [1/1] (1.94ns)   --->   "%r_V_1362 = mul i24 %sext_ln70_529, i24 16777127"   --->   Operation 1156 'mul' 'r_V_1362' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1157 [1/1] (0.00ns)   --->   "%mult_V_1621 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1362, i32 10, i32 23"   --->   Operation 1157 'partselect' 'mult_V_1621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1158 [1/1] (0.00ns)   --->   "%sext_ln17_1205 = sext i14 %mult_V_1621" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1158 'sext' 'sext_ln17_1205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1159 [1/1] (1.94ns)   --->   "%r_V_1363 = mul i23 %sext_ln70_523, i23 55"   --->   Operation 1159 'mul' 'r_V_1363' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1160 [1/1] (0.00ns)   --->   "%mult_V_1622 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1363, i32 10, i32 22"   --->   Operation 1160 'partselect' 'mult_V_1622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1161 [1/1] (0.00ns)   --->   "%sext_ln17_1206 = sext i13 %mult_V_1622" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1161 'sext' 'sext_ln17_1206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1162 [1/1] (1.94ns)   --->   "%r_V_1364 = mul i25 %sext_ln70_525, i25 189"   --->   Operation 1162 'mul' 'r_V_1364' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1163 [1/1] (0.00ns)   --->   "%mult_V_1623 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1364, i32 10, i32 24"   --->   Operation 1163 'partselect' 'mult_V_1623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1164 [1/1] (0.00ns)   --->   "%sext_ln818_287 = sext i15 %mult_V_1623"   --->   Operation 1164 'sext' 'sext_ln818_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1165 [1/1] (0.79ns)   --->   "%r_V_1365 = sub i18 0, i18 %sext_ln1273_538"   --->   Operation 1165 'sub' 'r_V_1365' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1166 [1/1] (0.00ns)   --->   "%mult_V_1624 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1365, i32 10, i32 17"   --->   Operation 1166 'partselect' 'mult_V_1624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1167 [1/1] (0.00ns)   --->   "%sext_ln17_1207 = sext i8 %mult_V_1624" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1167 'sext' 'sext_ln17_1207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1168 [1/1] (0.82ns)   --->   "%r_V_1366 = add i23 %sext_ln1273_544, i23 %sext_ln1273_537"   --->   Operation 1168 'add' 'r_V_1366' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1169 [1/1] (0.00ns)   --->   "%mult_V_1625 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1366, i32 10, i32 22"   --->   Operation 1169 'partselect' 'mult_V_1625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1170 [1/1] (0.00ns)   --->   "%sext_ln17_1208 = sext i13 %mult_V_1625" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1170 'sext' 'sext_ln17_1208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1171 [1/1] (0.00ns)   --->   "%shl_ln1273_382 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_6, i5 0"   --->   Operation 1171 'bitconcatenate' 'shl_ln1273_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1172 [1/1] (0.00ns)   --->   "%sext_ln1273_550 = sext i21 %shl_ln1273_382"   --->   Operation 1172 'sext' 'sext_ln1273_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1173 [1/1] (0.81ns)   --->   "%r_V_1367 = sub i22 %sext_ln1273_536, i22 %sext_ln1273_550"   --->   Operation 1173 'sub' 'r_V_1367' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1174 [1/1] (0.00ns)   --->   "%mult_V_1626 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1367, i32 10, i32 21"   --->   Operation 1174 'partselect' 'mult_V_1626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1175 [1/1] (0.00ns)   --->   "%sext_ln17_1209 = sext i12 %mult_V_1626" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1175 'sext' 'sext_ln17_1209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1176 [1/1] (1.94ns)   --->   "%r_V_1368 = mul i22 %sext_ln70_527, i22 22"   --->   Operation 1176 'mul' 'r_V_1368' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1177 [1/1] (0.00ns)   --->   "%mult_V_1627 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1368, i32 10, i32 21"   --->   Operation 1177 'partselect' 'mult_V_1627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1178 [1/1] (0.00ns)   --->   "%sext_ln17_1210 = sext i12 %mult_V_1627" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1178 'sext' 'sext_ln17_1210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1179 [1/1] (1.94ns)   --->   "%r_V_1369 = mul i25 %sext_ln70_525, i25 33554261"   --->   Operation 1179 'mul' 'r_V_1369' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1180 [1/1] (0.00ns)   --->   "%mult_V_1628 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1369, i32 10, i32 24"   --->   Operation 1180 'partselect' 'mult_V_1628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln818_288 = sext i15 %mult_V_1628"   --->   Operation 1181 'sext' 'sext_ln818_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1182 [1/1] (0.00ns)   --->   "%a_V_8 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_174, i32 128, i32 143"   --->   Operation 1182 'partselect' 'a_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1183 [1/1] (0.00ns)   --->   "%sext_ln70_531 = sext i16 %a_V_8" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1183 'sext' 'sext_ln70_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1184 [1/1] (0.00ns)   --->   "%sext_ln70_532 = sext i16 %a_V_8" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1184 'sext' 'sext_ln70_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1185 [1/1] (0.00ns)   --->   "%sext_ln70_533 = sext i16 %a_V_8" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1185 'sext' 'sext_ln70_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1186 [1/1] (0.00ns)   --->   "%sext_ln70_534 = sext i16 %a_V_8" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1186 'sext' 'sext_ln70_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1187 [1/1] (0.00ns)   --->   "%sext_ln70_535 = sext i16 %a_V_8" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1187 'sext' 'sext_ln70_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1188 [1/1] (0.00ns)   --->   "%sext_ln70_536 = sext i16 %a_V_8" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1188 'sext' 'sext_ln70_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1189 [1/1] (0.00ns)   --->   "%sext_ln70_537 = sext i16 %a_V_8" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1189 'sext' 'sext_ln70_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1190 [1/1] (0.00ns)   --->   "%sext_ln70_538 = sext i16 %a_V_8" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1190 'sext' 'sext_ln70_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1191 [1/1] (0.00ns)   --->   "%sext_ln70_539 = sext i16 %a_V_8" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1191 'sext' 'sext_ln70_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1192 [1/1] (1.94ns)   --->   "%r_V_1371 = mul i25 %sext_ln70_539, i25 33554221"   --->   Operation 1192 'mul' 'r_V_1371' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1193 [1/1] (0.00ns)   --->   "%mult_V_1629 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1371, i32 10, i32 24"   --->   Operation 1193 'partselect' 'mult_V_1629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1194 [1/1] (0.00ns)   --->   "%sext_ln818_289 = sext i15 %mult_V_1629"   --->   Operation 1194 'sext' 'sext_ln818_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1195 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_174, i32 128, i32 143"   --->   Operation 1195 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1196 [1/1] (0.00ns)   --->   "%shl_ln1273_383 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_7, i2 0"   --->   Operation 1196 'bitconcatenate' 'shl_ln1273_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1197 [1/1] (0.00ns)   --->   "%sext_ln1273_551 = sext i18 %shl_ln1273_383"   --->   Operation 1197 'sext' 'sext_ln1273_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1198 [1/1] (0.00ns)   --->   "%sext_ln1273_552 = sext i18 %shl_ln1273_383"   --->   Operation 1198 'sext' 'sext_ln1273_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1199 [1/1] (0.79ns)   --->   "%r_V_1398 = sub i19 0, i19 %sext_ln1273_552"   --->   Operation 1199 'sub' 'r_V_1398' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1200 [1/1] (0.80ns)   --->   "%r_V_1372 = sub i19 %r_V_1398, i19 %sext_ln70_538"   --->   Operation 1200 'sub' 'r_V_1372' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1201 [1/1] (0.00ns)   --->   "%mult_V_1630 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1372, i32 10, i32 18"   --->   Operation 1201 'partselect' 'mult_V_1630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1202 [1/1] (0.00ns)   --->   "%sext_ln17_1211 = sext i9 %mult_V_1630" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1202 'sext' 'sext_ln17_1211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1203 [1/1] (0.00ns)   --->   "%shl_ln1273_384 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_7, i3 0"   --->   Operation 1203 'bitconcatenate' 'shl_ln1273_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1204 [1/1] (0.00ns)   --->   "%sext_ln1273_553 = sext i19 %shl_ln1273_384"   --->   Operation 1204 'sext' 'sext_ln1273_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1205 [1/1] (0.00ns)   --->   "%sext_ln1273_554 = sext i19 %shl_ln1273_384"   --->   Operation 1205 'sext' 'sext_ln1273_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1206 [1/1] (0.00ns)   --->   "%sext_ln1273_555 = sext i19 %shl_ln1273_384"   --->   Operation 1206 'sext' 'sext_ln1273_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1207 [1/1] (0.80ns)   --->   "%r_V_1373 = sub i20 %sext_ln1273_555, i20 %sext_ln70_537"   --->   Operation 1207 'sub' 'r_V_1373' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1208 [1/1] (0.00ns)   --->   "%mult_V_1631 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1373, i32 10, i32 19"   --->   Operation 1208 'partselect' 'mult_V_1631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1209 [1/1] (0.00ns)   --->   "%sext_ln17_1212 = sext i10 %mult_V_1631" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1209 'sext' 'sext_ln17_1212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1210 [1/1] (1.94ns)   --->   "%r_V_1374 = mul i26 %sext_ln70_536, i26 67108525"   --->   Operation 1210 'mul' 'r_V_1374' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1211 [1/1] (0.00ns)   --->   "%mult_V_1632 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1374, i32 10, i32 25"   --->   Operation 1211 'partselect' 'mult_V_1632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1212 [1/1] (1.94ns)   --->   "%r_V_1375 = mul i24 %sext_ln70_535, i24 76"   --->   Operation 1212 'mul' 'r_V_1375' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1213 [1/1] (0.00ns)   --->   "%mult_V_1633 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1375, i32 10, i32 23"   --->   Operation 1213 'partselect' 'mult_V_1633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1214 [1/1] (0.00ns)   --->   "%sext_ln17_1213 = sext i14 %mult_V_1633" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1214 'sext' 'sext_ln17_1213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1215 [1/1] (1.94ns)   --->   "%r_V_1376 = mul i24 %sext_ln70_535, i24 106"   --->   Operation 1215 'mul' 'r_V_1376' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1216 [1/1] (0.00ns)   --->   "%mult_V_1634 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1376, i32 10, i32 23"   --->   Operation 1216 'partselect' 'mult_V_1634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1217 [1/1] (0.00ns)   --->   "%sext_ln17_1214 = sext i14 %mult_V_1634" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1217 'sext' 'sext_ln17_1214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1218 [1/1] (1.94ns)   --->   "%r_V_1377 = mul i26 %sext_ln70_536, i26 67108512"   --->   Operation 1218 'mul' 'r_V_1377' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1219 [1/1] (0.00ns)   --->   "%mult_V_1635 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1377, i32 10, i32 25"   --->   Operation 1219 'partselect' 'mult_V_1635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1220 [1/1] (0.00ns)   --->   "%shl_ln1273_385 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_7, i5 0"   --->   Operation 1220 'bitconcatenate' 'shl_ln1273_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1221 [1/1] (0.00ns)   --->   "%sext_ln1273_556 = sext i21 %shl_ln1273_385"   --->   Operation 1221 'sext' 'sext_ln1273_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1222 [1/1] (0.81ns)   --->   "%r_V_1378 = add i22 %sext_ln1273_556, i22 %sext_ln1273_551"   --->   Operation 1222 'add' 'r_V_1378' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1223 [1/1] (0.00ns)   --->   "%mult_V_1636 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1378, i32 10, i32 21"   --->   Operation 1223 'partselect' 'mult_V_1636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1224 [1/1] (0.00ns)   --->   "%sext_ln17_1215 = sext i12 %mult_V_1636" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1224 'sext' 'sext_ln17_1215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1225 [1/1] (1.94ns)   --->   "%r_V_1379 = mul i23 %sext_ln70_533, i23 51"   --->   Operation 1225 'mul' 'r_V_1379' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1226 [1/1] (0.00ns)   --->   "%mult_V_1637 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1379, i32 10, i32 22"   --->   Operation 1226 'partselect' 'mult_V_1637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1227 [1/1] (0.00ns)   --->   "%sext_ln17_1216 = sext i13 %mult_V_1637" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1227 'sext' 'sext_ln17_1216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1228 [1/1] (0.78ns)   --->   "%r_V_1380 = sub i17 0, i17 %sext_ln70_532"   --->   Operation 1228 'sub' 'r_V_1380' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1229 [1/1] (0.00ns)   --->   "%mult_V_1638 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1380, i32 10, i32 16"   --->   Operation 1229 'partselect' 'mult_V_1638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1230 [1/1] (0.00ns)   --->   "%sext_ln17_1217 = sext i7 %mult_V_1638" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1230 'sext' 'sext_ln17_1217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1231 [1/1] (0.00ns)   --->   "%sext_ln17_1218 = sext i7 %mult_V_1638" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1231 'sext' 'sext_ln17_1218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1232 [1/1] (0.81ns)   --->   "%r_V_1381 = add i22 %sext_ln1273_556, i22 %sext_ln1273_554"   --->   Operation 1232 'add' 'r_V_1381' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1233 [1/1] (0.00ns)   --->   "%mult_V_1639 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1381, i32 10, i32 21"   --->   Operation 1233 'partselect' 'mult_V_1639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1234 [1/1] (0.00ns)   --->   "%sext_ln17_1219 = sext i12 %mult_V_1639" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1234 'sext' 'sext_ln17_1219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1235 [1/1] (0.79ns)   --->   "%r_V_1382 = sub i19 %sext_ln70_538, i19 %sext_ln1273_552"   --->   Operation 1235 'sub' 'r_V_1382' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1236 [1/1] (0.00ns)   --->   "%mult_V_1640 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1382, i32 10, i32 18"   --->   Operation 1236 'partselect' 'mult_V_1640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1237 [1/1] (0.00ns)   --->   "%sext_ln17_1220 = sext i9 %mult_V_1640" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1237 'sext' 'sext_ln17_1220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1238 [1/1] (1.94ns)   --->   "%r_V_1383 = mul i25 %sext_ln70_539, i25 33554200"   --->   Operation 1238 'mul' 'r_V_1383' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1239 [1/1] (0.00ns)   --->   "%mult_V_1641 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1383, i32 10, i32 24"   --->   Operation 1239 'partselect' 'mult_V_1641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1240 [1/1] (0.00ns)   --->   "%sext_ln818_290 = sext i15 %mult_V_1641"   --->   Operation 1240 'sext' 'sext_ln818_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1241 [1/1] (0.00ns)   --->   "%mult_V_1642 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_read_174, i32 136, i32 143"   --->   Operation 1241 'partselect' 'mult_V_1642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1242 [1/1] (0.00ns)   --->   "%sext_ln17_1221 = sext i8 %mult_V_1642" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1242 'sext' 'sext_ln17_1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1243 [1/1] (1.94ns)   --->   "%r_V_1384 = mul i25 %sext_ln70_539, i25 33554299"   --->   Operation 1243 'mul' 'r_V_1384' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1244 [1/1] (0.00ns)   --->   "%mult_V_1643 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1384, i32 10, i32 24"   --->   Operation 1244 'partselect' 'mult_V_1643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1245 [1/1] (0.00ns)   --->   "%sext_ln818_291 = sext i15 %mult_V_1643"   --->   Operation 1245 'sext' 'sext_ln818_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1246 [1/1] (1.94ns)   --->   "%r_V_1385 = mul i23 %sext_ln70_533, i23 8388570"   --->   Operation 1246 'mul' 'r_V_1385' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1247 [1/1] (0.00ns)   --->   "%mult_V_1644 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1385, i32 10, i32 22"   --->   Operation 1247 'partselect' 'mult_V_1644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1248 [1/1] (0.00ns)   --->   "%sext_ln17_1222 = sext i13 %mult_V_1644" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1248 'sext' 'sext_ln17_1222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1249 [1/1] (0.00ns)   --->   "%mult_V_1645 = partselect i10 @_ssdm_op_PartSelect.i10.i256.i32.i32, i256 %p_read_174, i32 134, i32 143"   --->   Operation 1249 'partselect' 'mult_V_1645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1250 [1/1] (0.00ns)   --->   "%sext_ln17_1223 = sext i10 %mult_V_1645" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1250 'sext' 'sext_ln17_1223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1251 [1/1] (1.94ns)   --->   "%r_V_1386 = mul i21 %sext_ln70_534, i21 2097141"   --->   Operation 1251 'mul' 'r_V_1386' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1252 [1/1] (0.00ns)   --->   "%mult_V_1646 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1386, i32 10, i32 20"   --->   Operation 1252 'partselect' 'mult_V_1646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1253 [1/1] (0.00ns)   --->   "%sext_ln17_1224 = sext i11 %mult_V_1646" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1253 'sext' 'sext_ln17_1224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1254 [1/1] (0.00ns)   --->   "%shl_ln1273_386 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_7, i1 0"   --->   Operation 1254 'bitconcatenate' 'shl_ln1273_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1255 [1/1] (0.00ns)   --->   "%sext_ln1273_557 = sext i17 %shl_ln1273_386"   --->   Operation 1255 'sext' 'sext_ln1273_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1256 [1/1] (0.00ns)   --->   "%sext_ln1273_558 = sext i17 %shl_ln1273_386"   --->   Operation 1256 'sext' 'sext_ln1273_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1257 [1/1] (0.80ns)   --->   "%r_V_1387 = add i20 %sext_ln1273_555, i20 %sext_ln1273_558"   --->   Operation 1257 'add' 'r_V_1387' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1258 [1/1] (0.00ns)   --->   "%mult_V_1647 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1387, i32 10, i32 19"   --->   Operation 1258 'partselect' 'mult_V_1647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1259 [1/1] (0.00ns)   --->   "%sext_ln17_1225 = sext i10 %mult_V_1647" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1259 'sext' 'sext_ln17_1225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1260 [1/1] (1.94ns)   --->   "%r_V_1388 = mul i25 %sext_ln70_539, i25 153"   --->   Operation 1260 'mul' 'r_V_1388' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1261 [1/1] (0.00ns)   --->   "%mult_V_1648 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1388, i32 10, i32 24"   --->   Operation 1261 'partselect' 'mult_V_1648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1262 [1/1] (0.00ns)   --->   "%sext_ln818_292 = sext i15 %mult_V_1648"   --->   Operation 1262 'sext' 'sext_ln818_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1263 [1/1] (1.94ns)   --->   "%r_V_1389 = mul i25 %sext_ln70_539, i25 231"   --->   Operation 1263 'mul' 'r_V_1389' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1264 [1/1] (0.00ns)   --->   "%mult_V_1649 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1389, i32 10, i32 24"   --->   Operation 1264 'partselect' 'mult_V_1649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1265 [1/1] (0.00ns)   --->   "%sext_ln818_293 = sext i15 %mult_V_1649"   --->   Operation 1265 'sext' 'sext_ln818_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1266 [1/1] (1.94ns)   --->   "%r_V_1390 = mul i22 %sext_ln70_531, i22 23"   --->   Operation 1266 'mul' 'r_V_1390' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1267 [1/1] (0.00ns)   --->   "%mult_V_1650 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1390, i32 10, i32 21"   --->   Operation 1267 'partselect' 'mult_V_1650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1268 [1/1] (0.00ns)   --->   "%sext_ln17_1226 = sext i12 %mult_V_1650" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1268 'sext' 'sext_ln17_1226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1269 [1/1] (0.00ns)   --->   "%mult_V_1651 = partselect i7 @_ssdm_op_PartSelect.i7.i256.i32.i32, i256 %p_read_174, i32 137, i32 143"   --->   Operation 1269 'partselect' 'mult_V_1651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1270 [1/1] (0.00ns)   --->   "%sext_ln17_1227 = sext i7 %mult_V_1651" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1270 'sext' 'sext_ln17_1227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1271 [1/1] (1.94ns)   --->   "%r_V_1391 = mul i23 %sext_ln70_533, i23 8388555"   --->   Operation 1271 'mul' 'r_V_1391' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1272 [1/1] (0.00ns)   --->   "%mult_V_1652 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1391, i32 10, i32 22"   --->   Operation 1272 'partselect' 'mult_V_1652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1273 [1/1] (0.00ns)   --->   "%sext_ln17_1228 = sext i13 %mult_V_1652" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1273 'sext' 'sext_ln17_1228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1274 [1/1] (1.94ns)   --->   "%r_V_1392 = mul i25 %sext_ln70_539, i25 147"   --->   Operation 1274 'mul' 'r_V_1392' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1275 [1/1] (0.00ns)   --->   "%mult_V_1653 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1392, i32 10, i32 24"   --->   Operation 1275 'partselect' 'mult_V_1653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1276 [1/1] (0.00ns)   --->   "%sext_ln818_294 = sext i15 %mult_V_1653"   --->   Operation 1276 'sext' 'sext_ln818_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1277 [1/1] (1.94ns)   --->   "%r_V_1393 = mul i24 %sext_ln70_535, i24 16777107"   --->   Operation 1277 'mul' 'r_V_1393' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1278 [1/1] (0.00ns)   --->   "%mult_V_1654 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1393, i32 10, i32 23"   --->   Operation 1278 'partselect' 'mult_V_1654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1279 [1/1] (0.00ns)   --->   "%sext_ln17_1229 = sext i14 %mult_V_1654" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1279 'sext' 'sext_ln17_1229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1280 [1/1] (0.79ns)   --->   "%r_V_1394 = sub i18 0, i18 %sext_ln1273_557"   --->   Operation 1280 'sub' 'r_V_1394' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1281 [1/1] (0.00ns)   --->   "%mult_V_1655 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1394, i32 10, i32 17"   --->   Operation 1281 'partselect' 'mult_V_1655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1282 [1/1] (0.00ns)   --->   "%sext_ln17_1230 = sext i8 %mult_V_1655" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1282 'sext' 'sext_ln17_1230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1283 [1/1] (0.00ns)   --->   "%mult_V_1656 = partselect i6 @_ssdm_op_PartSelect.i6.i256.i32.i32, i256 %p_read_174, i32 138, i32 143"   --->   Operation 1283 'partselect' 'mult_V_1656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1284 [1/1] (0.00ns)   --->   "%sext_ln17_1231 = sext i6 %mult_V_1656" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1284 'sext' 'sext_ln17_1231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1285 [1/1] (0.00ns)   --->   "%shl_ln1273_387 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_7, i6 0"   --->   Operation 1285 'bitconcatenate' 'shl_ln1273_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1286 [1/1] (0.00ns)   --->   "%sext_ln1273_559 = sext i22 %shl_ln1273_387"   --->   Operation 1286 'sext' 'sext_ln1273_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1287 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_510 = sub i23 0, i23 %sext_ln1273_559"   --->   Operation 1287 'sub' 'sub_ln1273_510' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1288 [1/1] (0.00ns)   --->   "%shl_ln1273_388 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_7, i4 0"   --->   Operation 1288 'bitconcatenate' 'shl_ln1273_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1289 [1/1] (0.00ns)   --->   "%sext_ln1273_560 = sext i20 %shl_ln1273_388"   --->   Operation 1289 'sext' 'sext_ln1273_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1290 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1395 = sub i23 %sub_ln1273_510, i23 %sext_ln1273_560"   --->   Operation 1290 'sub' 'r_V_1395' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1291 [1/1] (0.00ns)   --->   "%mult_V_1657 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1395, i32 10, i32 22"   --->   Operation 1291 'partselect' 'mult_V_1657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1292 [1/1] (0.00ns)   --->   "%sext_ln17_1232 = sext i13 %mult_V_1657" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1292 'sext' 'sext_ln17_1232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1293 [1/1] (0.81ns)   --->   "%r_V_1396 = sub i22 %sext_ln1273_554, i22 %sext_ln1273_556"   --->   Operation 1293 'sub' 'r_V_1396' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1294 [1/1] (0.00ns)   --->   "%mult_V_1658 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1396, i32 10, i32 21"   --->   Operation 1294 'partselect' 'mult_V_1658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1295 [1/1] (0.00ns)   --->   "%sext_ln17_1233 = sext i12 %mult_V_1658" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1295 'sext' 'sext_ln17_1233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1296 [1/1] (0.00ns)   --->   "%mult_V_1659 = partselect i9 @_ssdm_op_PartSelect.i9.i256.i32.i32, i256 %p_read_174, i32 135, i32 143"   --->   Operation 1296 'partselect' 'mult_V_1659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1297 [1/1] (0.00ns)   --->   "%sext_ln17_1234 = sext i9 %mult_V_1659" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1297 'sext' 'sext_ln17_1234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1298 [1/1] (0.00ns)   --->   "%shl_ln1273_389 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_7, i7 0"   --->   Operation 1298 'bitconcatenate' 'shl_ln1273_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1299 [1/1] (0.00ns)   --->   "%sext_ln1273_561 = sext i23 %shl_ln1273_389"   --->   Operation 1299 'sext' 'sext_ln1273_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1300 [1/1] (0.82ns)   --->   "%r_V_1397 = add i24 %sext_ln1273_561, i24 %sext_ln1273_553"   --->   Operation 1300 'add' 'r_V_1397' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1301 [1/1] (0.00ns)   --->   "%mult_V_1660 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1397, i32 10, i32 23"   --->   Operation 1301 'partselect' 'mult_V_1660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1302 [1/1] (0.00ns)   --->   "%sext_ln17_1235 = sext i14 %mult_V_1660" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1302 'sext' 'sext_ln17_1235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1303 [1/1] (0.00ns)   --->   "%mult_V_1661 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1398, i32 10, i32 18"   --->   Operation 1303 'partselect' 'mult_V_1661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1304 [1/1] (0.00ns)   --->   "%sext_ln17_1236 = sext i9 %mult_V_1661" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1304 'sext' 'sext_ln17_1236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1305 [1/1] (1.94ns)   --->   "%r_V_1399 = mul i25 %sext_ln70_539, i25 156"   --->   Operation 1305 'mul' 'r_V_1399' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1306 [1/1] (0.00ns)   --->   "%mult_V_1662 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1399, i32 10, i32 24"   --->   Operation 1306 'partselect' 'mult_V_1662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1307 [1/1] (0.00ns)   --->   "%sext_ln818_295 = sext i15 %mult_V_1662"   --->   Operation 1307 'sext' 'sext_ln818_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1308 [1/1] (1.94ns)   --->   "%r_V_1400 = mul i24 %sext_ln70_535, i24 81"   --->   Operation 1308 'mul' 'r_V_1400' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1309 [1/1] (0.00ns)   --->   "%mult_V_1663 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1400, i32 10, i32 23"   --->   Operation 1309 'partselect' 'mult_V_1663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1310 [1/1] (0.00ns)   --->   "%sext_ln17_1237 = sext i14 %mult_V_1663" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1310 'sext' 'sext_ln17_1237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1311 [1/1] (1.94ns)   --->   "%r_V_1401 = mul i24 %sext_ln70_535, i24 16777124"   --->   Operation 1311 'mul' 'r_V_1401' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1312 [1/1] (0.00ns)   --->   "%mult_V_1664 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1401, i32 10, i32 23"   --->   Operation 1312 'partselect' 'mult_V_1664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1313 [1/1] (0.00ns)   --->   "%sext_ln17_1238 = sext i14 %mult_V_1664" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1313 'sext' 'sext_ln17_1238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1314 [1/1] (0.79ns)   --->   "%r_V_1402 = sub i19 %sext_ln1273_552, i19 %sext_ln70_538"   --->   Operation 1314 'sub' 'r_V_1402' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1315 [1/1] (0.00ns)   --->   "%mult_V_1665 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1402, i32 10, i32 18"   --->   Operation 1315 'partselect' 'mult_V_1665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1316 [1/1] (0.00ns)   --->   "%sext_ln17_1239 = sext i9 %mult_V_1665" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1316 'sext' 'sext_ln17_1239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1317 [1/1] (1.94ns)   --->   "%r_V_1403 = mul i24 %sext_ln70_535, i24 16777093"   --->   Operation 1317 'mul' 'r_V_1403' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1318 [1/1] (0.00ns)   --->   "%mult_V_1666 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1403, i32 10, i32 23"   --->   Operation 1318 'partselect' 'mult_V_1666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1319 [1/1] (0.00ns)   --->   "%sext_ln17_1240 = sext i14 %mult_V_1666" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1319 'sext' 'sext_ln17_1240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1320 [1/1] (0.00ns)   --->   "%a_V_9 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_174, i32 144, i32 159"   --->   Operation 1320 'partselect' 'a_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1321 [1/1] (0.00ns)   --->   "%sext_ln70_540 = sext i16 %a_V_9" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1321 'sext' 'sext_ln70_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1322 [1/1] (0.00ns)   --->   "%sext_ln70_541 = sext i16 %a_V_9" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1322 'sext' 'sext_ln70_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1323 [1/1] (0.00ns)   --->   "%sext_ln70_542 = sext i16 %a_V_9" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1323 'sext' 'sext_ln70_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1324 [1/1] (0.00ns)   --->   "%sext_ln70_543 = sext i16 %a_V_9" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1324 'sext' 'sext_ln70_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1325 [1/1] (0.00ns)   --->   "%sext_ln70_544 = sext i16 %a_V_9" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1325 'sext' 'sext_ln70_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1326 [1/1] (0.00ns)   --->   "%sext_ln70_545 = sext i16 %a_V_9" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1326 'sext' 'sext_ln70_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1327 [1/1] (0.00ns)   --->   "%sext_ln70_546 = sext i16 %a_V_9" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1327 'sext' 'sext_ln70_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1328 [1/1] (0.00ns)   --->   "%sext_ln70_547 = sext i16 %a_V_9" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1328 'sext' 'sext_ln70_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1329 [1/1] (0.00ns)   --->   "%sext_ln70_548 = sext i16 %a_V_9" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1329 'sext' 'sext_ln70_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1330 [1/1] (1.94ns)   --->   "%r_V_1405 = mul i25 %sext_ln70_548, i25 33554222"   --->   Operation 1330 'mul' 'r_V_1405' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1331 [1/1] (0.00ns)   --->   "%mult_V_1667 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1405, i32 10, i32 24"   --->   Operation 1331 'partselect' 'mult_V_1667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1332 [1/1] (0.00ns)   --->   "%sext_ln818_296 = sext i15 %mult_V_1667"   --->   Operation 1332 'sext' 'sext_ln818_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1333 [1/1] (0.00ns)   --->   "%mult_V_1668 = partselect i7 @_ssdm_op_PartSelect.i7.i256.i32.i32, i256 %p_read_174, i32 153, i32 159"   --->   Operation 1333 'partselect' 'mult_V_1668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1334 [1/1] (0.00ns)   --->   "%sext_ln17_1241 = sext i7 %mult_V_1668" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1334 'sext' 'sext_ln17_1241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1335 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_174, i32 144, i32 159"   --->   Operation 1335 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1336 [1/1] (0.00ns)   --->   "%shl_ln1273_390 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_8, i2 0"   --->   Operation 1336 'bitconcatenate' 'shl_ln1273_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1337 [1/1] (0.00ns)   --->   "%sext_ln1273_562 = sext i18 %shl_ln1273_390"   --->   Operation 1337 'sext' 'sext_ln1273_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1338 [1/1] (0.00ns)   --->   "%sext_ln1273_563 = sext i18 %shl_ln1273_390"   --->   Operation 1338 'sext' 'sext_ln1273_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1339 [1/1] (0.79ns)   --->   "%r_V_1406 = sub i19 0, i19 %sext_ln1273_563"   --->   Operation 1339 'sub' 'r_V_1406' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1340 [1/1] (0.00ns)   --->   "%mult_V_1669 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1406, i32 10, i32 18"   --->   Operation 1340 'partselect' 'mult_V_1669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1341 [1/1] (0.00ns)   --->   "%sext_ln17_1242 = sext i9 %mult_V_1669" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1341 'sext' 'sext_ln17_1242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1342 [1/1] (1.94ns)   --->   "%r_V_1407 = mul i25 %sext_ln70_548, i25 158"   --->   Operation 1342 'mul' 'r_V_1407' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1343 [1/1] (0.00ns)   --->   "%mult_V_1670 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1407, i32 10, i32 24"   --->   Operation 1343 'partselect' 'mult_V_1670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1344 [1/1] (0.00ns)   --->   "%sext_ln818_297 = sext i15 %mult_V_1670"   --->   Operation 1344 'sext' 'sext_ln818_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1345 [1/1] (1.94ns)   --->   "%r_V_1408 = mul i26 %sext_ln70_547, i26 274"   --->   Operation 1345 'mul' 'r_V_1408' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1346 [1/1] (0.00ns)   --->   "%mult_V_1671 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1408, i32 10, i32 25"   --->   Operation 1346 'partselect' 'mult_V_1671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1347 [1/1] (1.94ns)   --->   "%r_V_1409 = mul i26 %sext_ln70_547, i26 67108510"   --->   Operation 1347 'mul' 'r_V_1409' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1348 [1/1] (0.00ns)   --->   "%mult_V_1672 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1409, i32 10, i32 25"   --->   Operation 1348 'partselect' 'mult_V_1672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1349 [1/1] (1.94ns)   --->   "%r_V_1410 = mul i26 %sext_ln70_547, i26 270"   --->   Operation 1349 'mul' 'r_V_1410' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1350 [1/1] (0.00ns)   --->   "%mult_V_1673 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1410, i32 10, i32 25"   --->   Operation 1350 'partselect' 'mult_V_1673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1351 [1/1] (1.94ns)   --->   "%r_V_1411 = mul i25 %sext_ln70_548, i25 213"   --->   Operation 1351 'mul' 'r_V_1411' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1352 [1/1] (0.00ns)   --->   "%mult_V_1674 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1411, i32 10, i32 24"   --->   Operation 1352 'partselect' 'mult_V_1674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1353 [1/1] (0.00ns)   --->   "%sext_ln818_298 = sext i15 %mult_V_1674"   --->   Operation 1353 'sext' 'sext_ln818_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1354 [1/1] (1.94ns)   --->   "%r_V_1412 = mul i23 %sext_ln70_546, i23 8388561"   --->   Operation 1354 'mul' 'r_V_1412' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1355 [1/1] (0.00ns)   --->   "%mult_V_1675 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1412, i32 10, i32 22"   --->   Operation 1355 'partselect' 'mult_V_1675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1356 [1/1] (0.00ns)   --->   "%sext_ln17_1243 = sext i13 %mult_V_1675" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1356 'sext' 'sext_ln17_1243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1357 [1/1] (1.94ns)   --->   "%r_V_1413 = mul i24 %sext_ln70_545, i24 16777091"   --->   Operation 1357 'mul' 'r_V_1413' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1358 [1/1] (0.00ns)   --->   "%mult_V_1676 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1413, i32 10, i32 23"   --->   Operation 1358 'partselect' 'mult_V_1676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1359 [1/1] (0.00ns)   --->   "%sext_ln17_1244 = sext i14 %mult_V_1676" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1359 'sext' 'sext_ln17_1244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1360 [1/1] (0.79ns)   --->   "%r_V_1414 = sub i19 %sext_ln70_544, i19 %sext_ln1273_563"   --->   Operation 1360 'sub' 'r_V_1414' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1361 [1/1] (0.00ns)   --->   "%mult_V_1677 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1414, i32 10, i32 18"   --->   Operation 1361 'partselect' 'mult_V_1677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1362 [1/1] (0.00ns)   --->   "%sext_ln17_1245 = sext i9 %mult_V_1677" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1362 'sext' 'sext_ln17_1245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1363 [1/1] (0.00ns)   --->   "%sext_ln17_1246 = sext i9 %mult_V_1677" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1363 'sext' 'sext_ln17_1246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1364 [1/1] (0.78ns)   --->   "%r_V_1415 = sub i17 0, i17 %sext_ln70_543"   --->   Operation 1364 'sub' 'r_V_1415' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1365 [1/1] (0.00ns)   --->   "%mult_V_1678 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1415, i32 10, i32 16"   --->   Operation 1365 'partselect' 'mult_V_1678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1366 [1/1] (0.00ns)   --->   "%sext_ln17_1247 = sext i7 %mult_V_1678" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1366 'sext' 'sext_ln17_1247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1367 [1/1] (0.00ns)   --->   "%sext_ln17_1248 = sext i7 %mult_V_1678" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1367 'sext' 'sext_ln17_1248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1368 [1/1] (1.94ns)   --->   "%r_V_1416 = mul i23 %sext_ln70_546, i23 8388573"   --->   Operation 1368 'mul' 'r_V_1416' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1369 [1/1] (0.00ns)   --->   "%mult_V_1679 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1416, i32 10, i32 22"   --->   Operation 1369 'partselect' 'mult_V_1679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1370 [1/1] (0.00ns)   --->   "%sext_ln17_1249 = sext i13 %mult_V_1679" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1370 'sext' 'sext_ln17_1249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1371 [1/1] (1.94ns)   --->   "%r_V_1417 = mul i24 %sext_ln70_545, i24 83"   --->   Operation 1371 'mul' 'r_V_1417' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1372 [1/1] (0.00ns)   --->   "%mult_V_1680 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1417, i32 10, i32 23"   --->   Operation 1372 'partselect' 'mult_V_1680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1373 [1/1] (0.00ns)   --->   "%sext_ln17_1250 = sext i14 %mult_V_1680" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1373 'sext' 'sext_ln17_1250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1374 [1/1] (1.94ns)   --->   "%r_V_1418 = mul i25 %sext_ln70_548, i25 170"   --->   Operation 1374 'mul' 'r_V_1418' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1375 [1/1] (0.00ns)   --->   "%mult_V_1681 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1418, i32 10, i32 24"   --->   Operation 1375 'partselect' 'mult_V_1681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1376 [1/1] (0.00ns)   --->   "%sext_ln818_299 = sext i15 %mult_V_1681"   --->   Operation 1376 'sext' 'sext_ln818_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1377 [1/1] (1.94ns)   --->   "%r_V_1419 = mul i26 %sext_ln70_547, i26 67108492"   --->   Operation 1377 'mul' 'r_V_1419' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1378 [1/1] (0.00ns)   --->   "%mult_V_1682 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1419, i32 10, i32 25"   --->   Operation 1378 'partselect' 'mult_V_1682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1379 [1/1] (0.00ns)   --->   "%mult_V_1683 = partselect i6 @_ssdm_op_PartSelect.i6.i256.i32.i32, i256 %p_read_174, i32 154, i32 159"   --->   Operation 1379 'partselect' 'mult_V_1683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1380 [1/1] (0.00ns)   --->   "%sext_ln17_1251 = sext i6 %mult_V_1683" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1380 'sext' 'sext_ln17_1251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1381 [1/1] (0.00ns)   --->   "%shl_ln1273_391 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_8, i3 0"   --->   Operation 1381 'bitconcatenate' 'shl_ln1273_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1382 [1/1] (0.00ns)   --->   "%sext_ln1273_564 = sext i19 %shl_ln1273_391"   --->   Operation 1382 'sext' 'sext_ln1273_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1383 [1/1] (0.80ns)   --->   "%sub_ln1273_516 = sub i20 0, i20 %sext_ln1273_564"   --->   Operation 1383 'sub' 'sub_ln1273_516' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1384 [1/1] (0.00ns)   --->   "%shl_ln1273_392 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_8, i1 0"   --->   Operation 1384 'bitconcatenate' 'shl_ln1273_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1385 [1/1] (0.00ns)   --->   "%sext_ln1273_565 = sext i17 %shl_ln1273_392"   --->   Operation 1385 'sext' 'sext_ln1273_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1386 [1/1] (0.00ns)   --->   "%sext_ln1273_566 = sext i17 %shl_ln1273_392"   --->   Operation 1386 'sext' 'sext_ln1273_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1387 [1/1] (0.00ns)   --->   "%sext_ln1273_567 = sext i17 %shl_ln1273_392"   --->   Operation 1387 'sext' 'sext_ln1273_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1388 [1/1] (0.80ns)   --->   "%r_V_1420 = sub i20 %sub_ln1273_516, i20 %sext_ln1273_567"   --->   Operation 1388 'sub' 'r_V_1420' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1389 [1/1] (0.00ns)   --->   "%mult_V_1684 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1420, i32 10, i32 19"   --->   Operation 1389 'partselect' 'mult_V_1684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1390 [1/1] (0.00ns)   --->   "%sext_ln17_1252 = sext i10 %mult_V_1684" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1390 'sext' 'sext_ln17_1252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1391 [1/1] (1.94ns)   --->   "%r_V_1421 = mul i25 %sext_ln70_548, i25 152"   --->   Operation 1391 'mul' 'r_V_1421' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1392 [1/1] (0.00ns)   --->   "%mult_V_1685 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1421, i32 10, i32 24"   --->   Operation 1392 'partselect' 'mult_V_1685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1393 [1/1] (0.00ns)   --->   "%sext_ln818_300 = sext i15 %mult_V_1685"   --->   Operation 1393 'sext' 'sext_ln818_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1394 [1/1] (1.94ns)   --->   "%r_V_1422 = mul i23 %sext_ln70_546, i23 39"   --->   Operation 1394 'mul' 'r_V_1422' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1395 [1/1] (0.00ns)   --->   "%mult_V_1686 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1422, i32 10, i32 22"   --->   Operation 1395 'partselect' 'mult_V_1686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1396 [1/1] (0.00ns)   --->   "%sext_ln17_1253 = sext i13 %mult_V_1686" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1396 'sext' 'sext_ln17_1253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1397 [1/1] (0.00ns)   --->   "%shl_ln1273_393 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_8, i8 0"   --->   Operation 1397 'bitconcatenate' 'shl_ln1273_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1398 [1/1] (0.00ns)   --->   "%sext_ln1273_568 = sext i24 %shl_ln1273_393"   --->   Operation 1398 'sext' 'sext_ln1273_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1399 [1/1] (0.83ns)   --->   "%r_V_1423 = add i25 %sext_ln1273_568, i25 %sext_ln1273_566"   --->   Operation 1399 'add' 'r_V_1423' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1400 [1/1] (0.00ns)   --->   "%mult_V_1687 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1423, i32 10, i32 24"   --->   Operation 1400 'partselect' 'mult_V_1687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1401 [1/1] (0.00ns)   --->   "%sext_ln818_301 = sext i15 %mult_V_1687"   --->   Operation 1401 'sext' 'sext_ln818_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1402 [1/1] (0.80ns)   --->   "%r_V_1424 = sub i19 %r_V_1406, i19 %sext_ln70_544"   --->   Operation 1402 'sub' 'r_V_1424' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1403 [1/1] (0.00ns)   --->   "%mult_V_1688 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1424, i32 10, i32 18"   --->   Operation 1403 'partselect' 'mult_V_1688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1404 [1/1] (0.00ns)   --->   "%sext_ln17_1254 = sext i9 %mult_V_1688" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1404 'sext' 'sext_ln17_1254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1405 [1/1] (1.94ns)   --->   "%r_V_1425 = mul i24 %sext_ln70_545, i24 16777128"   --->   Operation 1405 'mul' 'r_V_1425' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1406 [1/1] (0.00ns)   --->   "%mult_V_1689 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1425, i32 10, i32 23"   --->   Operation 1406 'partselect' 'mult_V_1689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1407 [1/1] (0.00ns)   --->   "%sext_ln17_1255 = sext i14 %mult_V_1689" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1407 'sext' 'sext_ln17_1255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1408 [1/1] (1.94ns)   --->   "%r_V_1426 = mul i26 %sext_ln70_547, i26 67108426"   --->   Operation 1408 'mul' 'r_V_1426' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1409 [1/1] (0.00ns)   --->   "%mult_V_1690 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1426, i32 10, i32 25"   --->   Operation 1409 'partselect' 'mult_V_1690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1410 [1/1] (0.00ns)   --->   "%shl_ln1273_394 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_8, i4 0"   --->   Operation 1410 'bitconcatenate' 'shl_ln1273_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1411 [1/1] (0.00ns)   --->   "%sext_ln1273_569 = sext i20 %shl_ln1273_394"   --->   Operation 1411 'sext' 'sext_ln1273_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1412 [1/1] (0.80ns)   --->   "%sub_ln1273_519 = sub i21 0, i21 %sext_ln1273_569"   --->   Operation 1412 'sub' 'sub_ln1273_519' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1413 [1/1] (0.81ns)   --->   "%r_V_1427 = sub i21 %sub_ln1273_519, i21 %sext_ln70_541"   --->   Operation 1413 'sub' 'r_V_1427' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1414 [1/1] (0.00ns)   --->   "%mult_V_1691 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1427, i32 10, i32 20"   --->   Operation 1414 'partselect' 'mult_V_1691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1415 [1/1] (0.00ns)   --->   "%sext_ln17_1256 = sext i11 %mult_V_1691" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1415 'sext' 'sext_ln17_1256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1416 [1/1] (0.00ns)   --->   "%sext_ln17_1257 = sext i11 %mult_V_1691" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1416 'sext' 'sext_ln17_1257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1417 [1/1] (1.94ns)   --->   "%r_V_1428 = mul i26 %sext_ln70_547, i26 263"   --->   Operation 1417 'mul' 'r_V_1428' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1418 [1/1] (0.00ns)   --->   "%mult_V_1692 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1428, i32 10, i32 25"   --->   Operation 1418 'partselect' 'mult_V_1692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1419 [1/1] (1.94ns)   --->   "%r_V_1429 = mul i26 %sext_ln70_547, i26 381"   --->   Operation 1419 'mul' 'r_V_1429' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1420 [1/1] (0.00ns)   --->   "%mult_V_1693 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1429, i32 10, i32 25"   --->   Operation 1420 'partselect' 'mult_V_1693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1421 [1/1] (0.00ns)   --->   "%shl_ln1273_395 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_8, i6 0"   --->   Operation 1421 'bitconcatenate' 'shl_ln1273_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1422 [1/1] (0.00ns)   --->   "%sext_ln1273_570 = sext i22 %shl_ln1273_395"   --->   Operation 1422 'sext' 'sext_ln1273_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1423 [1/1] (0.82ns)   --->   "%r_V_1430 = sub i23 0, i23 %sext_ln1273_570"   --->   Operation 1423 'sub' 'r_V_1430' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1424 [1/1] (0.00ns)   --->   "%mult_V_1694 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1430, i32 10, i32 22"   --->   Operation 1424 'partselect' 'mult_V_1694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1425 [1/1] (0.00ns)   --->   "%sext_ln17_1258 = sext i13 %mult_V_1694" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1425 'sext' 'sext_ln17_1258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1426 [1/1] (0.80ns)   --->   "%r_V_1431 = sub i20 %sub_ln1273_516, i20 %sext_ln70_542"   --->   Operation 1426 'sub' 'r_V_1431' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1427 [1/1] (0.00ns)   --->   "%mult_V_1695 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1431, i32 10, i32 19"   --->   Operation 1427 'partselect' 'mult_V_1695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1428 [1/1] (0.00ns)   --->   "%sext_ln17_1259 = sext i10 %mult_V_1695" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1428 'sext' 'sext_ln17_1259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1429 [1/1] (1.94ns)   --->   "%r_V_1432 = mul i26 %sext_ln70_547, i26 398"   --->   Operation 1429 'mul' 'r_V_1432' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1430 [1/1] (0.00ns)   --->   "%mult_V_1696 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1432, i32 10, i32 25"   --->   Operation 1430 'partselect' 'mult_V_1696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1431 [1/1] (1.94ns)   --->   "%r_V_1433 = mul i24 %sext_ln70_545, i24 16777112"   --->   Operation 1431 'mul' 'r_V_1433' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1432 [1/1] (0.00ns)   --->   "%mult_V_1697 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1433, i32 10, i32 23"   --->   Operation 1432 'partselect' 'mult_V_1697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1433 [1/1] (0.00ns)   --->   "%sext_ln17_1260 = sext i14 %mult_V_1697" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1433 'sext' 'sext_ln17_1260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1434 [1/1] (1.94ns)   --->   "%r_V_1434 = mul i24 %sext_ln70_545, i24 125"   --->   Operation 1434 'mul' 'r_V_1434' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1435 [1/1] (0.00ns)   --->   "%mult_V_1698 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1434, i32 10, i32 23"   --->   Operation 1435 'partselect' 'mult_V_1698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1436 [1/1] (0.00ns)   --->   "%sext_ln17_1261 = sext i14 %mult_V_1698" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1436 'sext' 'sext_ln17_1261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1437 [1/1] (1.94ns)   --->   "%r_V_1435 = mul i22 %sext_ln70_540, i22 4194285"   --->   Operation 1437 'mul' 'r_V_1435' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1438 [1/1] (0.00ns)   --->   "%mult_V_1699 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1435, i32 10, i32 21"   --->   Operation 1438 'partselect' 'mult_V_1699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1439 [1/1] (0.00ns)   --->   "%sext_ln17_1262 = sext i12 %mult_V_1699" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1439 'sext' 'sext_ln17_1262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1440 [1/1] (1.94ns)   --->   "%r_V_1436 = mul i22 %sext_ln70_540, i22 23"   --->   Operation 1440 'mul' 'r_V_1436' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1441 [1/1] (0.00ns)   --->   "%mult_V_1700 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1436, i32 10, i32 21"   --->   Operation 1441 'partselect' 'mult_V_1700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1442 [1/1] (0.00ns)   --->   "%sext_ln17_1263 = sext i12 %mult_V_1700" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1442 'sext' 'sext_ln17_1263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1443 [1/1] (1.94ns)   --->   "%r_V_1437 = mul i26 %sext_ln70_547, i26 304"   --->   Operation 1443 'mul' 'r_V_1437' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1444 [1/1] (0.00ns)   --->   "%mult_V_1701 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1437, i32 10, i32 25"   --->   Operation 1444 'partselect' 'mult_V_1701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1445 [1/1] (1.94ns)   --->   "%r_V_1438 = mul i25 %sext_ln70_548, i25 189"   --->   Operation 1445 'mul' 'r_V_1438' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1446 [1/1] (0.00ns)   --->   "%mult_V_1702 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1438, i32 10, i32 24"   --->   Operation 1446 'partselect' 'mult_V_1702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1447 [1/1] (0.00ns)   --->   "%sext_ln818_302 = sext i15 %mult_V_1702"   --->   Operation 1447 'sext' 'sext_ln818_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1448 [1/1] (0.80ns)   --->   "%r_V_1439 = add i21 %sext_ln1273_569, i21 %sext_ln1273_565"   --->   Operation 1448 'add' 'r_V_1439' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1449 [1/1] (0.00ns)   --->   "%mult_V_1703 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1439, i32 10, i32 20"   --->   Operation 1449 'partselect' 'mult_V_1703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1450 [1/1] (0.00ns)   --->   "%sext_ln17_1264 = sext i11 %mult_V_1703" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1450 'sext' 'sext_ln17_1264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1451 [1/1] (0.00ns)   --->   "%shl_ln1273_396 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_8, i5 0"   --->   Operation 1451 'bitconcatenate' 'shl_ln1273_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1452 [1/1] (0.00ns)   --->   "%sext_ln1273_571 = sext i21 %shl_ln1273_396"   --->   Operation 1452 'sext' 'sext_ln1273_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1453 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_523 = sub i22 0, i22 %sext_ln1273_571"   --->   Operation 1453 'sub' 'sub_ln1273_523' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1454 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1440 = sub i22 %sub_ln1273_523, i22 %sext_ln70_540"   --->   Operation 1454 'sub' 'r_V_1440' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1455 [1/1] (0.00ns)   --->   "%mult_V_1704 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1440, i32 10, i32 21"   --->   Operation 1455 'partselect' 'mult_V_1704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1456 [1/1] (0.00ns)   --->   "%sext_ln17_1265 = sext i12 %mult_V_1704" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1456 'sext' 'sext_ln17_1265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1457 [1/1] (0.81ns)   --->   "%r_V_1441 = sub i21 %sub_ln1273_519, i21 %sext_ln1273_562"   --->   Operation 1457 'sub' 'r_V_1441' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1458 [1/1] (0.00ns)   --->   "%mult_V_1705 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1441, i32 10, i32 20"   --->   Operation 1458 'partselect' 'mult_V_1705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1459 [1/1] (0.00ns)   --->   "%sext_ln17_1266 = sext i11 %mult_V_1705" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1459 'sext' 'sext_ln17_1266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1460 [1/1] (1.94ns)   --->   "%r_V_1442 = mul i24 %sext_ln70_545, i24 107"   --->   Operation 1460 'mul' 'r_V_1442' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1461 [1/1] (0.00ns)   --->   "%mult_V_1706 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1442, i32 10, i32 23"   --->   Operation 1461 'partselect' 'mult_V_1706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1462 [1/1] (0.00ns)   --->   "%sext_ln17_1267 = sext i14 %mult_V_1706" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1462 'sext' 'sext_ln17_1267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1463 [1/1] (0.00ns)   --->   "%a_V_10 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_174, i32 160, i32 175"   --->   Operation 1463 'partselect' 'a_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1464 [1/1] (0.00ns)   --->   "%sext_ln70_549 = sext i16 %a_V_10" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1464 'sext' 'sext_ln70_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1465 [1/1] (0.00ns)   --->   "%sext_ln70_550 = sext i16 %a_V_10" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1465 'sext' 'sext_ln70_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1466 [1/1] (0.00ns)   --->   "%sext_ln70_551 = sext i16 %a_V_10" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1466 'sext' 'sext_ln70_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1467 [1/1] (0.00ns)   --->   "%sext_ln70_552 = sext i16 %a_V_10" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1467 'sext' 'sext_ln70_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1468 [1/1] (0.00ns)   --->   "%sext_ln70_553 = sext i16 %a_V_10" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1468 'sext' 'sext_ln70_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1469 [1/1] (0.00ns)   --->   "%sext_ln70_554 = sext i16 %a_V_10" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1469 'sext' 'sext_ln70_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1470 [1/1] (0.00ns)   --->   "%sext_ln70_555 = sext i16 %a_V_10" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1470 'sext' 'sext_ln70_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1471 [1/1] (0.00ns)   --->   "%sext_ln70_556 = sext i16 %a_V_10" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1471 'sext' 'sext_ln70_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1472 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_174, i32 160, i32 175"   --->   Operation 1472 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1473 [1/1] (0.00ns)   --->   "%shl_ln1273_397 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_9, i2 0"   --->   Operation 1473 'bitconcatenate' 'shl_ln1273_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1474 [1/1] (0.00ns)   --->   "%sext_ln1273_572 = sext i18 %shl_ln1273_397"   --->   Operation 1474 'sext' 'sext_ln1273_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1475 [1/1] (0.00ns)   --->   "%sext_ln1273_573 = sext i18 %shl_ln1273_397"   --->   Operation 1475 'sext' 'sext_ln1273_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1476 [1/1] (0.00ns)   --->   "%sext_ln1273_574 = sext i18 %shl_ln1273_397"   --->   Operation 1476 'sext' 'sext_ln1273_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1477 [1/1] (0.79ns)   --->   "%r_V_1457 = sub i19 0, i19 %sext_ln1273_574"   --->   Operation 1477 'sub' 'r_V_1457' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1478 [1/1] (0.80ns)   --->   "%r_V_1444 = sub i19 %r_V_1457, i19 %sext_ln70_556"   --->   Operation 1478 'sub' 'r_V_1444' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1479 [1/1] (0.00ns)   --->   "%mult_V_1707 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1444, i32 10, i32 18"   --->   Operation 1479 'partselect' 'mult_V_1707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1480 [1/1] (0.00ns)   --->   "%sext_ln17_1268 = sext i9 %mult_V_1707" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1480 'sext' 'sext_ln17_1268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1481 [1/1] (0.00ns)   --->   "%sext_ln17_1269 = sext i9 %mult_V_1707" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1481 'sext' 'sext_ln17_1269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1482 [1/1] (0.00ns)   --->   "%mult_V_1708 = partselect i7 @_ssdm_op_PartSelect.i7.i256.i32.i32, i256 %p_read_174, i32 169, i32 175"   --->   Operation 1482 'partselect' 'mult_V_1708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1483 [1/1] (0.00ns)   --->   "%sext_ln17_1270 = sext i7 %mult_V_1708" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1483 'sext' 'sext_ln17_1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1484 [1/1] (0.00ns)   --->   "%shl_ln1273_398 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_9, i7 0"   --->   Operation 1484 'bitconcatenate' 'shl_ln1273_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1485 [1/1] (0.00ns)   --->   "%sext_ln1273_575 = sext i23 %shl_ln1273_398"   --->   Operation 1485 'sext' 'sext_ln1273_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1486 [1/1] (0.82ns)   --->   "%sub_ln1273_528 = sub i24 0, i24 %sext_ln1273_575"   --->   Operation 1486 'sub' 'sub_ln1273_528' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1487 [1/1] (0.83ns)   --->   "%r_V_1445 = sub i24 %sub_ln1273_528, i24 %sext_ln1273_573"   --->   Operation 1487 'sub' 'r_V_1445' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1488 [1/1] (0.00ns)   --->   "%mult_V_1709 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1445, i32 10, i32 23"   --->   Operation 1488 'partselect' 'mult_V_1709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1489 [1/1] (0.00ns)   --->   "%sext_ln17_1271 = sext i14 %mult_V_1709" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1489 'sext' 'sext_ln17_1271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1490 [1/1] (1.94ns)   --->   "%r_V_1446 = mul i24 %sext_ln70_554, i24 16777106"   --->   Operation 1490 'mul' 'r_V_1446' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1491 [1/1] (0.00ns)   --->   "%mult_V_1710 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1446, i32 10, i32 23"   --->   Operation 1491 'partselect' 'mult_V_1710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1492 [1/1] (0.00ns)   --->   "%sext_ln17_1272 = sext i14 %mult_V_1710" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1492 'sext' 'sext_ln17_1272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1493 [1/1] (1.94ns)   --->   "%r_V_1447 = mul i25 %sext_ln70_553, i25 33554243"   --->   Operation 1493 'mul' 'r_V_1447' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1494 [1/1] (0.00ns)   --->   "%mult_V_1711 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1447, i32 10, i32 24"   --->   Operation 1494 'partselect' 'mult_V_1711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1495 [1/1] (0.00ns)   --->   "%sext_ln818_303 = sext i15 %mult_V_1711"   --->   Operation 1495 'sext' 'sext_ln818_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1496 [1/1] (0.00ns)   --->   "%shl_ln1273_399 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_9, i4 0"   --->   Operation 1496 'bitconcatenate' 'shl_ln1273_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1497 [1/1] (0.00ns)   --->   "%sext_ln1273_576 = sext i20 %shl_ln1273_399"   --->   Operation 1497 'sext' 'sext_ln1273_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1498 [1/1] (0.00ns)   --->   "%sext_ln1273_577 = sext i20 %shl_ln1273_399"   --->   Operation 1498 'sext' 'sext_ln1273_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1499 [1/1] (0.83ns)   --->   "%r_V_1448 = sub i24 %sub_ln1273_528, i24 %sext_ln1273_577"   --->   Operation 1499 'sub' 'r_V_1448' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1500 [1/1] (0.00ns)   --->   "%mult_V_1712 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1448, i32 10, i32 23"   --->   Operation 1500 'partselect' 'mult_V_1712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1501 [1/1] (0.00ns)   --->   "%sext_ln17_1273 = sext i14 %mult_V_1712" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1501 'sext' 'sext_ln17_1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1502 [1/1] (1.94ns)   --->   "%r_V_1449 = mul i24 %sext_ln70_554, i24 16777129"   --->   Operation 1502 'mul' 'r_V_1449' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1503 [1/1] (0.00ns)   --->   "%mult_V_1713 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1449, i32 10, i32 23"   --->   Operation 1503 'partselect' 'mult_V_1713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1504 [1/1] (0.00ns)   --->   "%sext_ln818_304 = sext i14 %mult_V_1713"   --->   Operation 1504 'sext' 'sext_ln818_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1505 [1/1] (0.00ns)   --->   "%shl_ln1273_400 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_9, i1 0"   --->   Operation 1505 'bitconcatenate' 'shl_ln1273_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1506 [1/1] (0.00ns)   --->   "%sext_ln1273_578 = sext i17 %shl_ln1273_400"   --->   Operation 1506 'sext' 'sext_ln1273_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1507 [1/1] (0.00ns)   --->   "%sext_ln1273_579 = sext i17 %shl_ln1273_400"   --->   Operation 1507 'sext' 'sext_ln1273_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1508 [1/1] (0.00ns)   --->   "%sext_ln1273_580 = sext i17 %shl_ln1273_400"   --->   Operation 1508 'sext' 'sext_ln1273_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1509 [1/1] (0.00ns)   --->   "%sext_ln1273_581 = sext i17 %shl_ln1273_400"   --->   Operation 1509 'sext' 'sext_ln1273_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1510 [1/1] (0.79ns)   --->   "%r_V_1450 = sub i18 0, i18 %sext_ln1273_581"   --->   Operation 1510 'sub' 'r_V_1450' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1511 [1/1] (0.00ns)   --->   "%mult_V_1714 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1450, i32 10, i32 17"   --->   Operation 1511 'partselect' 'mult_V_1714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1512 [1/1] (0.00ns)   --->   "%sext_ln17_1274 = sext i8 %mult_V_1714" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1512 'sext' 'sext_ln17_1274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1513 [1/1] (1.94ns)   --->   "%r_V_1451 = mul i23 %sext_ln70_555, i23 39"   --->   Operation 1513 'mul' 'r_V_1451' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1514 [1/1] (0.00ns)   --->   "%mult_V_1715 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1451, i32 10, i32 22"   --->   Operation 1514 'partselect' 'mult_V_1715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1515 [1/1] (0.00ns)   --->   "%sext_ln17_1275 = sext i13 %mult_V_1715" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1515 'sext' 'sext_ln17_1275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1516 [1/1] (1.94ns)   --->   "%r_V_1452 = mul i26 %sext_ln70_550, i26 67108575"   --->   Operation 1516 'mul' 'r_V_1452' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1517 [1/1] (0.00ns)   --->   "%mult_V_1716 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1452, i32 10, i32 25"   --->   Operation 1517 'partselect' 'mult_V_1716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1518 [1/1] (0.00ns)   --->   "%shl_ln1273_401 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_9, i5 0"   --->   Operation 1518 'bitconcatenate' 'shl_ln1273_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1519 [1/1] (0.00ns)   --->   "%sext_ln1273_582 = sext i21 %shl_ln1273_401"   --->   Operation 1519 'sext' 'sext_ln1273_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1520 [1/1] (0.00ns)   --->   "%shl_ln1273_402 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_9, i3 0"   --->   Operation 1520 'bitconcatenate' 'shl_ln1273_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1521 [1/1] (0.00ns)   --->   "%sext_ln1273_583 = sext i19 %shl_ln1273_402"   --->   Operation 1521 'sext' 'sext_ln1273_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1522 [1/1] (0.00ns)   --->   "%sext_ln1273_584 = sext i19 %shl_ln1273_402"   --->   Operation 1522 'sext' 'sext_ln1273_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1523 [1/1] (0.00ns)   --->   "%sext_ln1273_585 = sext i19 %shl_ln1273_402"   --->   Operation 1523 'sext' 'sext_ln1273_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1524 [1/1] (0.81ns)   --->   "%r_V_1453 = sub i22 %sext_ln1273_582, i22 %sext_ln1273_585"   --->   Operation 1524 'sub' 'r_V_1453' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1525 [1/1] (0.00ns)   --->   "%mult_V_1717 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1453, i32 10, i32 21"   --->   Operation 1525 'partselect' 'mult_V_1717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1526 [1/1] (0.00ns)   --->   "%sext_ln17_1276 = sext i12 %mult_V_1717" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1526 'sext' 'sext_ln17_1276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1527 [1/1] (1.94ns)   --->   "%r_V_1454 = mul i24 %sext_ln70_554, i24 104"   --->   Operation 1527 'mul' 'r_V_1454' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1528 [1/1] (0.00ns)   --->   "%mult_V_1718 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1454, i32 10, i32 23"   --->   Operation 1528 'partselect' 'mult_V_1718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1529 [1/1] (0.00ns)   --->   "%sext_ln17_1277 = sext i14 %mult_V_1718" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1529 'sext' 'sext_ln17_1277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1530 [1/1] (0.78ns)   --->   "%r_V_1455 = sub i17 0, i17 %sext_ln70_551"   --->   Operation 1530 'sub' 'r_V_1455' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1531 [1/1] (0.00ns)   --->   "%mult_V_1719 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1455, i32 10, i32 16"   --->   Operation 1531 'partselect' 'mult_V_1719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1532 [1/1] (0.00ns)   --->   "%sext_ln17_1278 = sext i7 %mult_V_1719" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1532 'sext' 'sext_ln17_1278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1533 [1/1] (0.00ns)   --->   "%sext_ln17_1279 = sext i7 %mult_V_1719" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1533 'sext' 'sext_ln17_1279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1534 [1/1] (1.94ns)   --->   "%r_V_1456 = mul i24 %sext_ln70_554, i24 94"   --->   Operation 1534 'mul' 'r_V_1456' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1535 [1/1] (0.00ns)   --->   "%mult_V_1720 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1456, i32 10, i32 23"   --->   Operation 1535 'partselect' 'mult_V_1720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1536 [1/1] (0.00ns)   --->   "%sext_ln17_1280 = sext i14 %mult_V_1720" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1536 'sext' 'sext_ln17_1280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1537 [1/1] (0.00ns)   --->   "%mult_V_1721 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1457, i32 10, i32 18"   --->   Operation 1537 'partselect' 'mult_V_1721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1538 [1/1] (0.00ns)   --->   "%sext_ln17_1281 = sext i9 %mult_V_1721" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1538 'sext' 'sext_ln17_1281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1539 [1/1] (1.94ns)   --->   "%r_V_1458 = mul i24 %sext_ln70_554, i24 16777102"   --->   Operation 1539 'mul' 'r_V_1458' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1540 [1/1] (0.00ns)   --->   "%mult_V_1722 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1458, i32 10, i32 23"   --->   Operation 1540 'partselect' 'mult_V_1722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1541 [1/1] (0.00ns)   --->   "%sext_ln17_1282 = sext i14 %mult_V_1722" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1541 'sext' 'sext_ln17_1282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1542 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_534 = sub i22 0, i22 %sext_ln1273_582"   --->   Operation 1542 'sub' 'sub_ln1273_534' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1543 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1459 = sub i22 %sub_ln1273_534, i22 %sext_ln1273_580"   --->   Operation 1543 'sub' 'r_V_1459' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1544 [1/1] (0.00ns)   --->   "%mult_V_1723 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1459, i32 10, i32 21"   --->   Operation 1544 'partselect' 'mult_V_1723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1545 [1/1] (0.00ns)   --->   "%sext_ln17_1283 = sext i12 %mult_V_1723" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1545 'sext' 'sext_ln17_1283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1546 [1/1] (1.94ns)   --->   "%r_V_1460 = mul i24 %sext_ln70_554, i24 16777128"   --->   Operation 1546 'mul' 'r_V_1460' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1547 [1/1] (0.00ns)   --->   "%mult_V_1724 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1460, i32 10, i32 23"   --->   Operation 1547 'partselect' 'mult_V_1724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1548 [1/1] (0.00ns)   --->   "%sext_ln17_1284 = sext i14 %mult_V_1724" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1548 'sext' 'sext_ln17_1284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1549 [1/1] (0.79ns)   --->   "%r_V_1461 = sub i19 %sext_ln1273_574, i19 %sext_ln70_556"   --->   Operation 1549 'sub' 'r_V_1461' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1550 [1/1] (0.00ns)   --->   "%mult_V_1725 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1461, i32 10, i32 18"   --->   Operation 1550 'partselect' 'mult_V_1725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1551 [1/1] (0.00ns)   --->   "%sext_ln17_1285 = sext i9 %mult_V_1725" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1551 'sext' 'sext_ln17_1285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1552 [1/1] (1.94ns)   --->   "%r_V_1462 = mul i25 %sext_ln70_553, i25 33554182"   --->   Operation 1552 'mul' 'r_V_1462' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1553 [1/1] (0.00ns)   --->   "%mult_V_1726 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1462, i32 10, i32 24"   --->   Operation 1553 'partselect' 'mult_V_1726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1554 [1/1] (0.00ns)   --->   "%sext_ln818_305 = sext i15 %mult_V_1726"   --->   Operation 1554 'sext' 'sext_ln818_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1555 [1/1] (0.80ns)   --->   "%r_V_1463 = sub i20 %sext_ln70_552, i20 %sext_ln1273_583"   --->   Operation 1555 'sub' 'r_V_1463' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1556 [1/1] (0.00ns)   --->   "%mult_V_1727 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1463, i32 10, i32 19"   --->   Operation 1556 'partselect' 'mult_V_1727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1557 [1/1] (0.00ns)   --->   "%sext_ln17_1286 = sext i10 %mult_V_1727" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1557 'sext' 'sext_ln17_1286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1558 [1/1] (0.80ns)   --->   "%r_V_1464 = sub i21 %sext_ln1273_572, i21 %sext_ln1273_576"   --->   Operation 1558 'sub' 'r_V_1464' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1559 [1/1] (0.00ns)   --->   "%mult_V_1728 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1464, i32 10, i32 20"   --->   Operation 1559 'partselect' 'mult_V_1728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1560 [1/1] (0.00ns)   --->   "%sext_ln17_1287 = sext i11 %mult_V_1728" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1560 'sext' 'sext_ln17_1287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1561 [1/1] (0.79ns)   --->   "%r_V_1465 = sub i19 %sext_ln70_556, i19 %sext_ln1273_574"   --->   Operation 1561 'sub' 'r_V_1465' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1562 [1/1] (0.00ns)   --->   "%mult_V_1729 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1465, i32 10, i32 18"   --->   Operation 1562 'partselect' 'mult_V_1729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1563 [1/1] (0.00ns)   --->   "%sext_ln17_1288 = sext i9 %mult_V_1729" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1563 'sext' 'sext_ln17_1288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1564 [1/1] (1.94ns)   --->   "%r_V_1466 = mul i24 %sext_ln70_554, i24 16777122"   --->   Operation 1564 'mul' 'r_V_1466' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1565 [1/1] (0.00ns)   --->   "%mult_V_1730 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1466, i32 10, i32 23"   --->   Operation 1565 'partselect' 'mult_V_1730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1566 [1/1] (0.00ns)   --->   "%sext_ln17_1289 = sext i14 %mult_V_1730" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1566 'sext' 'sext_ln17_1289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1567 [1/1] (0.00ns)   --->   "%shl_ln1273_403 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_9, i6 0"   --->   Operation 1567 'bitconcatenate' 'shl_ln1273_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1568 [1/1] (0.00ns)   --->   "%sext_ln1273_586 = sext i22 %shl_ln1273_403"   --->   Operation 1568 'sext' 'sext_ln1273_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1569 [1/1] (0.00ns)   --->   "%sext_ln1273_587 = sext i22 %shl_ln1273_403"   --->   Operation 1569 'sext' 'sext_ln1273_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1570 [1/1] (0.82ns)   --->   "%r_V_1467 = add i23 %sext_ln1273_587, i23 %sext_ln1273_584"   --->   Operation 1570 'add' 'r_V_1467' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1571 [1/1] (0.00ns)   --->   "%mult_V_1731 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1467, i32 10, i32 22"   --->   Operation 1571 'partselect' 'mult_V_1731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1572 [1/1] (0.00ns)   --->   "%sext_ln17_1290 = sext i13 %mult_V_1731" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1572 'sext' 'sext_ln17_1290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1573 [1/1] (0.00ns)   --->   "%mult_V_1732 = partselect i6 @_ssdm_op_PartSelect.i6.i256.i32.i32, i256 %p_read_174, i32 170, i32 175"   --->   Operation 1573 'partselect' 'mult_V_1732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1574 [1/1] (0.00ns)   --->   "%sext_ln17_1291 = sext i6 %mult_V_1732" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1574 'sext' 'sext_ln17_1291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1575 [1/1] (0.00ns)   --->   "%sext_ln17_1292 = sext i6 %mult_V_1732" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1575 'sext' 'sext_ln17_1292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1576 [1/1] (1.94ns)   --->   "%r_V_1468 = mul i24 %sext_ln70_554, i24 16777108"   --->   Operation 1576 'mul' 'r_V_1468' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1577 [1/1] (0.00ns)   --->   "%mult_V_1733 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1468, i32 10, i32 23"   --->   Operation 1577 'partselect' 'mult_V_1733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1578 [1/1] (0.00ns)   --->   "%sext_ln17_1293 = sext i14 %mult_V_1733" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1578 'sext' 'sext_ln17_1293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1579 [1/1] (1.94ns)   --->   "%r_V_1469 = mul i21 %sext_ln70_549, i21 2097139"   --->   Operation 1579 'mul' 'r_V_1469' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1580 [1/1] (0.00ns)   --->   "%mult_V_1734 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1469, i32 10, i32 20"   --->   Operation 1580 'partselect' 'mult_V_1734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1581 [1/1] (0.00ns)   --->   "%sext_ln17_1294 = sext i11 %mult_V_1734" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1581 'sext' 'sext_ln17_1294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1582 [1/1] (1.94ns)   --->   "%r_V_1470 = mul i24 %sext_ln70_554, i24 73"   --->   Operation 1582 'mul' 'r_V_1470' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1583 [1/1] (0.00ns)   --->   "%mult_V_1735 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1470, i32 10, i32 23"   --->   Operation 1583 'partselect' 'mult_V_1735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1584 [1/1] (0.00ns)   --->   "%sext_ln17_1295 = sext i14 %mult_V_1735" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1584 'sext' 'sext_ln17_1295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1585 [1/1] (0.00ns)   --->   "%shl_ln1273_404 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0"   --->   Operation 1585 'bitconcatenate' 'shl_ln1273_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1586 [1/1] (0.00ns)   --->   "%sext_ln1273_588 = sext i24 %shl_ln1273_404"   --->   Operation 1586 'sext' 'sext_ln1273_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1587 [1/1] (0.83ns)   --->   "%r_V_1471 = sub i25 %sext_ln1273_588, i25 %sext_ln1273_586"   --->   Operation 1587 'sub' 'r_V_1471' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1588 [1/1] (0.00ns)   --->   "%mult_V_1736 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1471, i32 10, i32 24"   --->   Operation 1588 'partselect' 'mult_V_1736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1589 [1/1] (0.00ns)   --->   "%sext_ln818_306 = sext i15 %mult_V_1736"   --->   Operation 1589 'sext' 'sext_ln818_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1590 [1/1] (0.82ns)   --->   "%r_V_1472 = sub i23 %sext_ln1273_584, i23 %sext_ln1273_587"   --->   Operation 1590 'sub' 'r_V_1472' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1591 [1/1] (0.00ns)   --->   "%mult_V_1737 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1472, i32 10, i32 22"   --->   Operation 1591 'partselect' 'mult_V_1737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1592 [1/1] (0.00ns)   --->   "%sext_ln17_1296 = sext i13 %mult_V_1737" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1592 'sext' 'sext_ln17_1296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1593 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_540 = sub i20 0, i20 %sext_ln1273_583"   --->   Operation 1593 'sub' 'sub_ln1273_540' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1594 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_1473 = sub i20 %sub_ln1273_540, i20 %sext_ln1273_579"   --->   Operation 1594 'sub' 'r_V_1473' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1595 [1/1] (0.00ns)   --->   "%mult_V_1738 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1473, i32 10, i32 19"   --->   Operation 1595 'partselect' 'mult_V_1738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1596 [1/1] (0.00ns)   --->   "%sext_ln17_1297 = sext i10 %mult_V_1738" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1596 'sext' 'sext_ln17_1297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1597 [1/1] (1.94ns)   --->   "%r_V_1474 = mul i23 %sext_ln70_555, i23 8388559"   --->   Operation 1597 'mul' 'r_V_1474' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1598 [1/1] (0.00ns)   --->   "%mult_V_1739 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1474, i32 10, i32 22"   --->   Operation 1598 'partselect' 'mult_V_1739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1599 [1/1] (0.00ns)   --->   "%sext_ln17_1298 = sext i13 %mult_V_1739" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1599 'sext' 'sext_ln17_1298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1600 [1/1] (1.94ns)   --->   "%r_V_1475 = mul i25 %sext_ln70_553, i25 208"   --->   Operation 1600 'mul' 'r_V_1475' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1601 [1/1] (0.00ns)   --->   "%mult_V_1740 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1475, i32 10, i32 24"   --->   Operation 1601 'partselect' 'mult_V_1740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1602 [1/1] (0.00ns)   --->   "%sext_ln818_307 = sext i15 %mult_V_1740"   --->   Operation 1602 'sext' 'sext_ln818_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1603 [1/1] (1.94ns)   --->   "%r_V_1476 = mul i25 %sext_ln70_553, i25 154"   --->   Operation 1603 'mul' 'r_V_1476' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1604 [1/1] (0.00ns)   --->   "%mult_V_1741 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1476, i32 10, i32 24"   --->   Operation 1604 'partselect' 'mult_V_1741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1605 [1/1] (0.00ns)   --->   "%sext_ln818_308 = sext i15 %mult_V_1741"   --->   Operation 1605 'sext' 'sext_ln818_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1606 [1/1] (0.80ns)   --->   "%r_V_1477 = sub i21 %sext_ln1273_576, i21 %sext_ln1273_578"   --->   Operation 1606 'sub' 'r_V_1477' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1607 [1/1] (0.00ns)   --->   "%mult_V_1742 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1477, i32 10, i32 20"   --->   Operation 1607 'partselect' 'mult_V_1742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1608 [1/1] (0.00ns)   --->   "%sext_ln17_1299 = sext i11 %mult_V_1742" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1608 'sext' 'sext_ln17_1299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1609 [1/1] (1.94ns)   --->   "%r_V_1478 = mul i23 %sext_ln70_555, i23 58"   --->   Operation 1609 'mul' 'r_V_1478' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1610 [1/1] (0.00ns)   --->   "%mult_V_1743 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1478, i32 10, i32 22"   --->   Operation 1610 'partselect' 'mult_V_1743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1611 [1/1] (0.00ns)   --->   "%sext_ln17_1300 = sext i13 %mult_V_1743" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1611 'sext' 'sext_ln17_1300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1612 [1/1] (1.94ns)   --->   "%r_V_1479 = mul i25 %sext_ln70_553, i25 33554267"   --->   Operation 1612 'mul' 'r_V_1479' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1613 [1/1] (0.00ns)   --->   "%mult_V_1744 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1479, i32 10, i32 24"   --->   Operation 1613 'partselect' 'mult_V_1744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1614 [1/1] (0.00ns)   --->   "%sext_ln818_309 = sext i15 %mult_V_1744"   --->   Operation 1614 'sext' 'sext_ln818_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1615 [1/1] (1.94ns)   --->   "%r_V_1480 = mul i25 %sext_ln70_553, i25 33554223"   --->   Operation 1615 'mul' 'r_V_1480' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1616 [1/1] (0.00ns)   --->   "%mult_V_1745 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1480, i32 10, i32 24"   --->   Operation 1616 'partselect' 'mult_V_1745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1617 [1/1] (0.00ns)   --->   "%sext_ln818_310 = sext i15 %mult_V_1745"   --->   Operation 1617 'sext' 'sext_ln818_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1618 [1/1] (1.94ns)   --->   "%r_V_1481 = mul i24 %sext_ln70_554, i24 16777112"   --->   Operation 1618 'mul' 'r_V_1481' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1619 [1/1] (0.00ns)   --->   "%mult_V_1746 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1481, i32 10, i32 23"   --->   Operation 1619 'partselect' 'mult_V_1746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1620 [1/1] (1.94ns)   --->   "%r_V_1482 = mul i25 %sext_ln70_553, i25 199"   --->   Operation 1620 'mul' 'r_V_1482' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1621 [1/1] (0.00ns)   --->   "%mult_V_1747 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1482, i32 10, i32 24"   --->   Operation 1621 'partselect' 'mult_V_1747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1622 [1/1] (0.00ns)   --->   "%sext_ln818_312 = sext i15 %mult_V_1747"   --->   Operation 1622 'sext' 'sext_ln818_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1623 [1/1] (0.80ns)   --->   "%r_V_1483 = sub i20 %sext_ln1273_583, i20 %sext_ln1273_579"   --->   Operation 1623 'sub' 'r_V_1483' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1624 [1/1] (0.00ns)   --->   "%mult_V_1748 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1483, i32 10, i32 19"   --->   Operation 1624 'partselect' 'mult_V_1748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1625 [1/1] (0.00ns)   --->   "%sext_ln17_1301 = sext i10 %mult_V_1748" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1625 'sext' 'sext_ln17_1301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1626 [1/1] (1.94ns)   --->   "%r_V_1484 = mul i25 %sext_ln70_553, i25 156"   --->   Operation 1626 'mul' 'r_V_1484' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1627 [1/1] (0.00ns)   --->   "%mult_V_1749 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1484, i32 10, i32 24"   --->   Operation 1627 'partselect' 'mult_V_1749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1628 [1/1] (0.00ns)   --->   "%sext_ln818_313 = sext i15 %mult_V_1749"   --->   Operation 1628 'sext' 'sext_ln818_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1629 [1/1] (0.80ns)   --->   "%r_V_1485 = sub i20 %sext_ln1273_579, i20 %sext_ln1273_583"   --->   Operation 1629 'sub' 'r_V_1485' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1630 [1/1] (0.00ns)   --->   "%mult_V_1750 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1485, i32 10, i32 19"   --->   Operation 1630 'partselect' 'mult_V_1750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1631 [1/1] (0.00ns)   --->   "%sext_ln17_1302 = sext i10 %mult_V_1750" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1631 'sext' 'sext_ln17_1302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1632 [1/1] (1.94ns)   --->   "%r_V_1486 = mul i25 %sext_ln70_553, i25 33554264"   --->   Operation 1632 'mul' 'r_V_1486' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1633 [1/1] (0.00ns)   --->   "%mult_V_1751 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1486, i32 10, i32 24"   --->   Operation 1633 'partselect' 'mult_V_1751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1634 [1/1] (0.00ns)   --->   "%sext_ln818_314 = sext i15 %mult_V_1751"   --->   Operation 1634 'sext' 'sext_ln818_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1635 [1/1] (0.00ns)   --->   "%mult_V_1752 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_read_174, i32 168, i32 175"   --->   Operation 1635 'partselect' 'mult_V_1752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1636 [1/1] (0.00ns)   --->   "%sext_ln17_1303 = sext i8 %mult_V_1752" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1636 'sext' 'sext_ln17_1303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1637 [1/1] (0.00ns)   --->   "%a_V_11 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_174, i32 176, i32 191"   --->   Operation 1637 'partselect' 'a_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1638 [1/1] (0.00ns)   --->   "%sext_ln70_557 = sext i16 %a_V_11" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1638 'sext' 'sext_ln70_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1639 [1/1] (0.00ns)   --->   "%sext_ln1270_19 = sext i16 %a_V_11"   --->   Operation 1639 'sext' 'sext_ln1270_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1640 [1/1] (0.00ns)   --->   "%sext_ln70_558 = sext i16 %a_V_11" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1640 'sext' 'sext_ln70_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1641 [1/1] (0.00ns)   --->   "%sext_ln70_559 = sext i16 %a_V_11" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1641 'sext' 'sext_ln70_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1642 [1/1] (0.00ns)   --->   "%sext_ln70_560 = sext i16 %a_V_11" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1642 'sext' 'sext_ln70_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1643 [1/1] (0.00ns)   --->   "%sext_ln70_561 = sext i16 %a_V_11" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1643 'sext' 'sext_ln70_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1644 [1/1] (0.00ns)   --->   "%sext_ln70_562 = sext i16 %a_V_11" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1644 'sext' 'sext_ln70_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1645 [1/1] (0.00ns)   --->   "%sext_ln70_563 = sext i16 %a_V_11" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1645 'sext' 'sext_ln70_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1646 [1/1] (1.94ns)   --->   "%r_V_1488 = mul i25 %sext_ln70_563, i25 33554210"   --->   Operation 1646 'mul' 'r_V_1488' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1647 [1/1] (0.00ns)   --->   "%mult_V_1753 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1488, i32 10, i32 24"   --->   Operation 1647 'partselect' 'mult_V_1753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1648 [1/1] (0.00ns)   --->   "%sext_ln818_315 = sext i15 %mult_V_1753"   --->   Operation 1648 'sext' 'sext_ln818_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1649 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_174, i32 176, i32 191"   --->   Operation 1649 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1650 [1/1] (0.00ns)   --->   "%shl_ln1273_405 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_10, i3 0"   --->   Operation 1650 'bitconcatenate' 'shl_ln1273_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1651 [1/1] (0.00ns)   --->   "%sext_ln1273_589 = sext i19 %shl_ln1273_405"   --->   Operation 1651 'sext' 'sext_ln1273_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1652 [1/1] (0.80ns)   --->   "%r_V_1489 = sub i20 %sext_ln70_561, i20 %sext_ln1273_589"   --->   Operation 1652 'sub' 'r_V_1489' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1653 [1/1] (0.00ns)   --->   "%mult_V_1754 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1489, i32 10, i32 19"   --->   Operation 1653 'partselect' 'mult_V_1754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1654 [1/1] (0.00ns)   --->   "%sext_ln17_1304 = sext i10 %mult_V_1754" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1654 'sext' 'sext_ln17_1304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1655 [1/1] (1.94ns)   --->   "%r_V_1490 = mul i23 %sext_ln70_560, i23 45"   --->   Operation 1655 'mul' 'r_V_1490' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1656 [1/1] (0.00ns)   --->   "%mult_V_1755 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1490, i32 10, i32 22"   --->   Operation 1656 'partselect' 'mult_V_1755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1657 [1/1] (0.00ns)   --->   "%sext_ln17_1305 = sext i13 %mult_V_1755" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1657 'sext' 'sext_ln17_1305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1658 [1/1] (1.94ns)   --->   "%r_V_1491 = mul i25 %sext_ln70_563, i25 33554294"   --->   Operation 1658 'mul' 'r_V_1491' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1659 [1/1] (0.00ns)   --->   "%mult_V_1756 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1491, i32 10, i32 24"   --->   Operation 1659 'partselect' 'mult_V_1756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1660 [1/1] (0.00ns)   --->   "%sext_ln818_316 = sext i15 %mult_V_1756"   --->   Operation 1660 'sext' 'sext_ln818_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1661 [1/1] (1.94ns)   --->   "%r_V_1492 = mul i24 %sext_ln70_559, i24 16777102"   --->   Operation 1661 'mul' 'r_V_1492' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1662 [1/1] (0.00ns)   --->   "%mult_V_1757 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1492, i32 10, i32 23"   --->   Operation 1662 'partselect' 'mult_V_1757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1663 [1/1] (0.00ns)   --->   "%sext_ln17_1306 = sext i14 %mult_V_1757" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1663 'sext' 'sext_ln17_1306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1664 [1/1] (0.00ns)   --->   "%sext_ln1273_590 = sext i19 %shl_ln1273_405"   --->   Operation 1664 'sext' 'sext_ln1273_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1665 [1/1] (0.00ns)   --->   "%sext_ln1273_591 = sext i19 %shl_ln1273_405"   --->   Operation 1665 'sext' 'sext_ln1273_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1666 [1/1] (0.00ns)   --->   "%shl_ln1273_406 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_10, i1 0"   --->   Operation 1666 'bitconcatenate' 'shl_ln1273_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1667 [1/1] (0.00ns)   --->   "%sext_ln1273_592 = sext i17 %shl_ln1273_406"   --->   Operation 1667 'sext' 'sext_ln1273_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1668 [1/1] (0.00ns)   --->   "%sext_ln1273_593 = sext i17 %shl_ln1273_406"   --->   Operation 1668 'sext' 'sext_ln1273_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1669 [1/1] (0.00ns)   --->   "%sext_ln1273_594 = sext i17 %shl_ln1273_406"   --->   Operation 1669 'sext' 'sext_ln1273_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1670 [1/1] (0.80ns)   --->   "%r_V_1493 = sub i20 %sext_ln1273_589, i20 %sext_ln1273_594"   --->   Operation 1670 'sub' 'r_V_1493' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1671 [1/1] (0.00ns)   --->   "%mult_V_1758 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1493, i32 10, i32 19"   --->   Operation 1671 'partselect' 'mult_V_1758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1672 [1/1] (0.00ns)   --->   "%sext_ln17_1307 = sext i10 %mult_V_1758" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1672 'sext' 'sext_ln17_1307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1673 [1/1] (1.94ns)   --->   "%r_V_1494 = mul i25 %sext_ln70_563, i25 33554259"   --->   Operation 1673 'mul' 'r_V_1494' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1674 [1/1] (0.00ns)   --->   "%mult_V_1759 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1494, i32 10, i32 24"   --->   Operation 1674 'partselect' 'mult_V_1759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1675 [1/1] (0.00ns)   --->   "%sext_ln818_317 = sext i15 %mult_V_1759"   --->   Operation 1675 'sext' 'sext_ln818_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1676 [1/1] (1.94ns)   --->   "%r_V_1495 = mul i25 %sext_ln70_563, i25 182"   --->   Operation 1676 'mul' 'r_V_1495' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1677 [1/1] (0.00ns)   --->   "%mult_V_1760 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1495, i32 10, i32 24"   --->   Operation 1677 'partselect' 'mult_V_1760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1678 [1/1] (0.00ns)   --->   "%sext_ln818_318 = sext i15 %mult_V_1760"   --->   Operation 1678 'sext' 'sext_ln818_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1679 [1/1] (0.00ns)   --->   "%shl_ln1273_407 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_10, i5 0"   --->   Operation 1679 'bitconcatenate' 'shl_ln1273_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1680 [1/1] (0.00ns)   --->   "%sext_ln1273_595 = sext i21 %shl_ln1273_407"   --->   Operation 1680 'sext' 'sext_ln1273_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1681 [1/1] (0.00ns)   --->   "%sext_ln1273_596 = sext i21 %shl_ln1273_407"   --->   Operation 1681 'sext' 'sext_ln1273_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1682 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_546 = sub i22 0, i22 %sext_ln1273_596"   --->   Operation 1682 'sub' 'sub_ln1273_546' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1683 [1/1] (0.00ns)   --->   "%shl_ln1273_408 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_10, i2 0"   --->   Operation 1683 'bitconcatenate' 'shl_ln1273_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1684 [1/1] (0.00ns)   --->   "%sext_ln1273_597 = sext i18 %shl_ln1273_408"   --->   Operation 1684 'sext' 'sext_ln1273_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1685 [1/1] (0.00ns)   --->   "%sext_ln1273_598 = sext i18 %shl_ln1273_408"   --->   Operation 1685 'sext' 'sext_ln1273_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1686 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1496 = sub i22 %sub_ln1273_546, i22 %sext_ln1273_598"   --->   Operation 1686 'sub' 'r_V_1496' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1687 [1/1] (0.00ns)   --->   "%mult_V_1761 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1496, i32 10, i32 21"   --->   Operation 1687 'partselect' 'mult_V_1761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1688 [1/1] (0.00ns)   --->   "%sext_ln17_1308 = sext i12 %mult_V_1761" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1688 'sext' 'sext_ln17_1308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1689 [1/1] (0.00ns)   --->   "%mult_V_1762 = partselect i6 @_ssdm_op_PartSelect.i6.i256.i32.i32, i256 %p_read_174, i32 186, i32 191"   --->   Operation 1689 'partselect' 'mult_V_1762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1690 [1/1] (0.00ns)   --->   "%sext_ln17_1309 = sext i6 %mult_V_1762" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1690 'sext' 'sext_ln17_1309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1691 [1/1] (0.00ns)   --->   "%sext_ln17_1310 = sext i6 %mult_V_1762" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1691 'sext' 'sext_ln17_1310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1692 [1/1] (0.81ns)   --->   "%r_V_1497 = sub i22 %sext_ln1273_596, i22 %sext_ln1273_598"   --->   Operation 1692 'sub' 'r_V_1497' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1693 [1/1] (0.00ns)   --->   "%mult_V_1763 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1497, i32 10, i32 21"   --->   Operation 1693 'partselect' 'mult_V_1763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1694 [1/1] (0.00ns)   --->   "%sext_ln17_1311 = sext i12 %mult_V_1763" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1694 'sext' 'sext_ln17_1311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1695 [1/1] (0.78ns)   --->   "%r_V_1498 = sub i17 0, i17 %sext_ln70_558"   --->   Operation 1695 'sub' 'r_V_1498' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1696 [1/1] (0.00ns)   --->   "%mult_V_1764 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1498, i32 10, i32 16"   --->   Operation 1696 'partselect' 'mult_V_1764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1697 [1/1] (0.00ns)   --->   "%sext_ln17_1312 = sext i7 %mult_V_1764" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1697 'sext' 'sext_ln17_1312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1698 [1/1] (0.79ns)   --->   "%r_V_1499 = sub i19 %sext_ln1273_597, i19 %sext_ln70_562"   --->   Operation 1698 'sub' 'r_V_1499' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1699 [1/1] (0.00ns)   --->   "%mult_V_1765 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1499, i32 10, i32 18"   --->   Operation 1699 'partselect' 'mult_V_1765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1700 [1/1] (0.00ns)   --->   "%sext_ln17_1313 = sext i9 %mult_V_1765" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1700 'sext' 'sext_ln17_1313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1701 [1/1] (1.94ns)   --->   "%r_V_1500 = mul i25 %sext_ln70_563, i25 33554248"   --->   Operation 1701 'mul' 'r_V_1500' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1702 [1/1] (0.00ns)   --->   "%mult_V_1766 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1500, i32 10, i32 24"   --->   Operation 1702 'partselect' 'mult_V_1766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1703 [1/1] (0.00ns)   --->   "%sext_ln818_319 = sext i15 %mult_V_1766"   --->   Operation 1703 'sext' 'sext_ln818_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1704 [1/1] (0.80ns)   --->   "%r_V_1501 = sub i20 %sext_ln1273_589, i20 %sext_ln70_561"   --->   Operation 1704 'sub' 'r_V_1501' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1705 [1/1] (0.00ns)   --->   "%mult_V_1767 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1501, i32 10, i32 19"   --->   Operation 1705 'partselect' 'mult_V_1767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1706 [1/1] (0.00ns)   --->   "%sext_ln17_1314 = sext i10 %mult_V_1767" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1706 'sext' 'sext_ln17_1314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1707 [1/1] (1.94ns)   --->   "%r_V_1502 = mul i26 %sext_ln1270_19, i26 67108527"   --->   Operation 1707 'mul' 'r_V_1502' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1708 [1/1] (0.00ns)   --->   "%mult_V_1768 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1502, i32 10, i32 25"   --->   Operation 1708 'partselect' 'mult_V_1768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1709 [1/1] (0.00ns)   --->   "%shl_ln1273_409 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_10, i7 0"   --->   Operation 1709 'bitconcatenate' 'shl_ln1273_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1710 [1/1] (0.00ns)   --->   "%sext_ln1273_599 = sext i23 %shl_ln1273_409"   --->   Operation 1710 'sext' 'sext_ln1273_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1711 [1/1] (0.82ns)   --->   "%r_V_1503 = sub i24 %sext_ln1273_599, i24 %sext_ln1273_591"   --->   Operation 1711 'sub' 'r_V_1503' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1712 [1/1] (0.00ns)   --->   "%mult_V_1769 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1503, i32 10, i32 23"   --->   Operation 1712 'partselect' 'mult_V_1769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1713 [1/1] (0.00ns)   --->   "%sext_ln17_1315 = sext i14 %mult_V_1769" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1713 'sext' 'sext_ln17_1315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1714 [1/1] (1.94ns)   --->   "%r_V_1504 = mul i23 %sext_ln70_560, i23 8388567"   --->   Operation 1714 'mul' 'r_V_1504' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1715 [1/1] (0.00ns)   --->   "%mult_V_1770 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1504, i32 10, i32 22"   --->   Operation 1715 'partselect' 'mult_V_1770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1716 [1/1] (0.00ns)   --->   "%sext_ln17_1316 = sext i13 %mult_V_1770" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1716 'sext' 'sext_ln17_1316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1717 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_553 = sub i19 0, i19 %sext_ln1273_597"   --->   Operation 1717 'sub' 'sub_ln1273_553' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1718 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_1505 = sub i19 %sub_ln1273_553, i19 %sext_ln70_562"   --->   Operation 1718 'sub' 'r_V_1505' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1719 [1/1] (0.00ns)   --->   "%mult_V_1771 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1505, i32 10, i32 18"   --->   Operation 1719 'partselect' 'mult_V_1771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1720 [1/1] (0.00ns)   --->   "%sext_ln17_1317 = sext i9 %mult_V_1771" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1720 'sext' 'sext_ln17_1317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1721 [1/1] (0.00ns)   --->   "%shl_ln1273_410 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_10, i4 0"   --->   Operation 1721 'bitconcatenate' 'shl_ln1273_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1722 [1/1] (0.00ns)   --->   "%sext_ln1273_600 = sext i20 %shl_ln1273_410"   --->   Operation 1722 'sext' 'sext_ln1273_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1723 [1/1] (0.80ns)   --->   "%r_V_1506 = sub i21 0, i21 %sext_ln1273_600"   --->   Operation 1723 'sub' 'r_V_1506' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1724 [1/1] (0.00ns)   --->   "%mult_V_1772 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1506, i32 10, i32 20"   --->   Operation 1724 'partselect' 'mult_V_1772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1725 [1/1] (0.00ns)   --->   "%sext_ln17_1318 = sext i11 %mult_V_1772" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1725 'sext' 'sext_ln17_1318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1726 [1/1] (1.94ns)   --->   "%r_V_1507 = mul i24 %sext_ln70_559, i24 103"   --->   Operation 1726 'mul' 'r_V_1507' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1727 [1/1] (0.00ns)   --->   "%mult_V_1773 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1507, i32 10, i32 23"   --->   Operation 1727 'partselect' 'mult_V_1773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1728 [1/1] (0.00ns)   --->   "%sext_ln17_1319 = sext i14 %mult_V_1773" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1728 'sext' 'sext_ln17_1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1729 [1/1] (0.80ns)   --->   "%r_V_1508 = sub i20 %sext_ln1273_594, i20 %sext_ln1273_589"   --->   Operation 1729 'sub' 'r_V_1508' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1730 [1/1] (0.00ns)   --->   "%mult_V_1774 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1508, i32 10, i32 19"   --->   Operation 1730 'partselect' 'mult_V_1774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1731 [1/1] (0.00ns)   --->   "%sext_ln17_1320 = sext i10 %mult_V_1774" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1731 'sext' 'sext_ln17_1320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1732 [1/1] (0.79ns)   --->   "%r_V_1509 = sub i19 %sext_ln70_562, i19 %sext_ln1273_597"   --->   Operation 1732 'sub' 'r_V_1509' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1733 [1/1] (0.00ns)   --->   "%mult_V_1775 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1509, i32 10, i32 18"   --->   Operation 1733 'partselect' 'mult_V_1775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1734 [1/1] (0.00ns)   --->   "%sext_ln17_1321 = sext i9 %mult_V_1775" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1734 'sext' 'sext_ln17_1321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1735 [1/1] (0.00ns)   --->   "%sext_ln17_1322 = sext i9 %mult_V_1775" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1735 'sext' 'sext_ln17_1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1736 [1/1] (1.94ns)   --->   "%r_V_1510 = mul i24 %sext_ln70_559, i24 83"   --->   Operation 1736 'mul' 'r_V_1510' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1737 [1/1] (0.00ns)   --->   "%mult_V_1776 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1510, i32 10, i32 23"   --->   Operation 1737 'partselect' 'mult_V_1776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1738 [1/1] (0.00ns)   --->   "%sext_ln17_1323 = sext i14 %mult_V_1776" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1738 'sext' 'sext_ln17_1323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1739 [1/1] (1.94ns)   --->   "%r_V_1511 = mul i24 %sext_ln70_559, i24 108"   --->   Operation 1739 'mul' 'r_V_1511' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1740 [1/1] (0.00ns)   --->   "%mult_V_1777 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1511, i32 10, i32 23"   --->   Operation 1740 'partselect' 'mult_V_1777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1741 [1/1] (0.00ns)   --->   "%sext_ln17_1324 = sext i14 %mult_V_1777" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1741 'sext' 'sext_ln17_1324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1742 [1/1] (1.94ns)   --->   "%r_V_1512 = mul i26 %sext_ln1270_19, i26 67108516"   --->   Operation 1742 'mul' 'r_V_1512' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1743 [1/1] (0.00ns)   --->   "%mult_V_1778 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1512, i32 10, i32 25"   --->   Operation 1743 'partselect' 'mult_V_1778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1744 [1/1] (0.81ns)   --->   "%r_V_1513 = sub i22 %sext_ln1273_590, i22 %sext_ln1273_596"   --->   Operation 1744 'sub' 'r_V_1513' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1745 [1/1] (0.00ns)   --->   "%mult_V_1779 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1513, i32 10, i32 21"   --->   Operation 1745 'partselect' 'mult_V_1779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1746 [1/1] (0.00ns)   --->   "%sext_ln17_1325 = sext i12 %mult_V_1779" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1746 'sext' 'sext_ln17_1325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1747 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_558 = sub i20 0, i20 %sext_ln1273_589"   --->   Operation 1747 'sub' 'sub_ln1273_558' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1748 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_1514 = sub i20 %sub_ln1273_558, i20 %sext_ln70_561"   --->   Operation 1748 'sub' 'r_V_1514' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1749 [1/1] (0.00ns)   --->   "%mult_V_1780 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1514, i32 10, i32 19"   --->   Operation 1749 'partselect' 'mult_V_1780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1750 [1/1] (0.00ns)   --->   "%sext_ln17_1326 = sext i10 %mult_V_1780" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1750 'sext' 'sext_ln17_1326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1751 [1/1] (0.79ns)   --->   "%r_V_1515 = sub i18 0, i18 %sext_ln1273_593"   --->   Operation 1751 'sub' 'r_V_1515' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1752 [1/1] (0.00ns)   --->   "%mult_V_1781 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1515, i32 10, i32 17"   --->   Operation 1752 'partselect' 'mult_V_1781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1753 [1/1] (0.00ns)   --->   "%sext_ln17_1327 = sext i8 %mult_V_1781" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1753 'sext' 'sext_ln17_1327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1754 [1/1] (1.94ns)   --->   "%r_V_1516 = mul i26 %sext_ln1270_19, i26 67108525"   --->   Operation 1754 'mul' 'r_V_1516' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1755 [1/1] (0.00ns)   --->   "%mult_V_1782 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1516, i32 10, i32 25"   --->   Operation 1755 'partselect' 'mult_V_1782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1756 [1/1] (1.94ns)   --->   "%r_V_1517 = mul i23 %sext_ln70_560, i23 44"   --->   Operation 1756 'mul' 'r_V_1517' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1757 [1/1] (0.00ns)   --->   "%mult_V_1783 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1517, i32 10, i32 22"   --->   Operation 1757 'partselect' 'mult_V_1783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1758 [1/1] (0.00ns)   --->   "%sext_ln17_1328 = sext i13 %mult_V_1783" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1758 'sext' 'sext_ln17_1328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1759 [1/1] (1.94ns)   --->   "%r_V_1518 = mul i26 %sext_ln1270_19, i26 432"   --->   Operation 1759 'mul' 'r_V_1518' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1760 [1/1] (0.00ns)   --->   "%mult_V_1784 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1518, i32 10, i32 25"   --->   Operation 1760 'partselect' 'mult_V_1784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1761 [1/1] (1.94ns)   --->   "%r_V_1519 = mul i26 %sext_ln1270_19, i26 340"   --->   Operation 1761 'mul' 'r_V_1519' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1762 [1/1] (0.00ns)   --->   "%mult_V_1785 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1519, i32 10, i32 25"   --->   Operation 1762 'partselect' 'mult_V_1785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1763 [1/1] (0.00ns)   --->   "%mult_V_1786 = partselect i7 @_ssdm_op_PartSelect.i7.i256.i32.i32, i256 %p_read_174, i32 185, i32 191"   --->   Operation 1763 'partselect' 'mult_V_1786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1764 [1/1] (0.00ns)   --->   "%sext_ln17_1329 = sext i7 %mult_V_1786" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1764 'sext' 'sext_ln17_1329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1765 [1/1] (1.94ns)   --->   "%mul_ln1270_99 = mul i26 %sext_ln1270_19, i26 67108113"   --->   Operation 1765 'mul' 'mul_ln1270_99' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1766 [1/1] (0.00ns)   --->   "%mult_V_1787 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_99, i32 10, i32 25"   --->   Operation 1766 'partselect' 'mult_V_1787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1767 [1/1] (0.00ns)   --->   "%mult_V_1788 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_read_174, i32 184, i32 191"   --->   Operation 1767 'partselect' 'mult_V_1788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1768 [1/1] (0.00ns)   --->   "%sext_ln17_1330 = sext i8 %mult_V_1788" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1768 'sext' 'sext_ln17_1330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1769 [1/1] (0.00ns)   --->   "%shl_ln1273_411 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_10, i8 0"   --->   Operation 1769 'bitconcatenate' 'shl_ln1273_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1770 [1/1] (0.00ns)   --->   "%sext_ln1273_601 = sext i24 %shl_ln1273_411"   --->   Operation 1770 'sext' 'sext_ln1273_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1771 [1/1] (0.83ns)   --->   "%r_V_1520 = sub i25 %sext_ln1273_595, i25 %sext_ln1273_601"   --->   Operation 1771 'sub' 'r_V_1520' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1772 [1/1] (0.00ns)   --->   "%mult_V_1789 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1520, i32 10, i32 24"   --->   Operation 1772 'partselect' 'mult_V_1789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1773 [1/1] (0.00ns)   --->   "%sext_ln818_320 = sext i15 %mult_V_1789"   --->   Operation 1773 'sext' 'sext_ln818_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1774 [1/1] (0.81ns)   --->   "%r_V_1521 = add i22 %sext_ln1273_596, i22 %sext_ln1273_592"   --->   Operation 1774 'add' 'r_V_1521' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1775 [1/1] (0.00ns)   --->   "%mult_V_1790 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1521, i32 10, i32 21"   --->   Operation 1775 'partselect' 'mult_V_1790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1776 [1/1] (0.00ns)   --->   "%sext_ln17_1331 = sext i12 %mult_V_1790" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1776 'sext' 'sext_ln17_1331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1777 [1/1] (1.94ns)   --->   "%r_V_1522 = mul i25 %sext_ln70_563, i25 33554239"   --->   Operation 1777 'mul' 'r_V_1522' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1778 [1/1] (0.00ns)   --->   "%mult_V_1791 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1522, i32 10, i32 24"   --->   Operation 1778 'partselect' 'mult_V_1791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1779 [1/1] (0.00ns)   --->   "%sext_ln818_321 = sext i15 %mult_V_1791"   --->   Operation 1779 'sext' 'sext_ln818_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1780 [1/1] (1.94ns)   --->   "%r_V_1523 = mul i25 %sext_ln70_563, i25 201"   --->   Operation 1780 'mul' 'r_V_1523' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1781 [1/1] (0.00ns)   --->   "%mult_V_1792 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1523, i32 10, i32 24"   --->   Operation 1781 'partselect' 'mult_V_1792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1782 [1/1] (0.00ns)   --->   "%sext_ln818_322 = sext i15 %mult_V_1792"   --->   Operation 1782 'sext' 'sext_ln818_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1783 [1/1] (1.94ns)   --->   "%r_V_1524 = mul i22 %sext_ln70_557, i22 4194277"   --->   Operation 1783 'mul' 'r_V_1524' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1784 [1/1] (0.00ns)   --->   "%mult_V_1793 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1524, i32 10, i32 21"   --->   Operation 1784 'partselect' 'mult_V_1793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1785 [1/1] (0.00ns)   --->   "%sext_ln17_1332 = sext i12 %mult_V_1793" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1785 'sext' 'sext_ln17_1332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1786 [1/1] (1.94ns)   --->   "%r_V_1525 = mul i24 %sext_ln70_559, i24 16777141"   --->   Operation 1786 'mul' 'r_V_1525' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1787 [1/1] (0.00ns)   --->   "%mult_V_1794 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1525, i32 10, i32 23"   --->   Operation 1787 'partselect' 'mult_V_1794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1788 [1/1] (0.00ns)   --->   "%sext_ln17_1333 = sext i14 %mult_V_1794" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1788 'sext' 'sext_ln17_1333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1789 [1/1] (0.00ns)   --->   "%a_V_12 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_174, i32 192, i32 207"   --->   Operation 1789 'partselect' 'a_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1790 [1/1] (0.00ns)   --->   "%sext_ln1270_20 = sext i16 %a_V_12"   --->   Operation 1790 'sext' 'sext_ln1270_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1791 [1/1] (0.00ns)   --->   "%sext_ln70_564 = sext i16 %a_V_12" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1791 'sext' 'sext_ln70_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1792 [1/1] (0.00ns)   --->   "%sext_ln70_565 = sext i16 %a_V_12" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1792 'sext' 'sext_ln70_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1793 [1/1] (0.00ns)   --->   "%sext_ln70_566 = sext i16 %a_V_12" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1793 'sext' 'sext_ln70_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1794 [1/1] (0.00ns)   --->   "%sext_ln70_567 = sext i16 %a_V_12" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1794 'sext' 'sext_ln70_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1795 [1/1] (0.00ns)   --->   "%sext_ln70_568 = sext i16 %a_V_12" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1795 'sext' 'sext_ln70_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1796 [1/1] (0.00ns)   --->   "%sext_ln70_569 = sext i16 %a_V_12" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1796 'sext' 'sext_ln70_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1797 [1/1] (0.00ns)   --->   "%sext_ln70_570 = sext i16 %a_V_12" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1797 'sext' 'sext_ln70_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1798 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_174, i32 192, i32 207"   --->   Operation 1798 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1799 [1/1] (0.00ns)   --->   "%shl_ln1273_415 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_11, i2 0"   --->   Operation 1799 'bitconcatenate' 'shl_ln1273_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1800 [1/1] (0.00ns)   --->   "%sext_ln1273_602 = sext i18 %shl_ln1273_415"   --->   Operation 1800 'sext' 'sext_ln1273_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1801 [1/1] (0.79ns)   --->   "%r_V_1527 = sub i19 %sext_ln70_570, i19 %sext_ln1273_602"   --->   Operation 1801 'sub' 'r_V_1527' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1802 [1/1] (0.00ns)   --->   "%mult_V_1795 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1527, i32 10, i32 18"   --->   Operation 1802 'partselect' 'mult_V_1795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1803 [1/1] (0.00ns)   --->   "%sext_ln17_1334 = sext i9 %mult_V_1795" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1803 'sext' 'sext_ln17_1334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1804 [1/1] (0.00ns)   --->   "%sext_ln17_1335 = sext i9 %mult_V_1795" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1804 'sext' 'sext_ln17_1335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1805 [1/1] (0.00ns)   --->   "%shl_ln1273_412 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_11, i4 0"   --->   Operation 1805 'bitconcatenate' 'shl_ln1273_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1806 [1/1] (0.00ns)   --->   "%sext_ln1273_603 = sext i20 %shl_ln1273_412"   --->   Operation 1806 'sext' 'sext_ln1273_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1807 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_562 = sub i21 0, i21 %sext_ln1273_603"   --->   Operation 1807 'sub' 'sub_ln1273_562' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1808 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1528 = sub i21 %sub_ln1273_562, i21 %sext_ln70_569"   --->   Operation 1808 'sub' 'r_V_1528' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1809 [1/1] (0.00ns)   --->   "%mult_V_1796 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1528, i32 10, i32 20"   --->   Operation 1809 'partselect' 'mult_V_1796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1810 [1/1] (0.00ns)   --->   "%sext_ln17_1336 = sext i11 %mult_V_1796" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1810 'sext' 'sext_ln17_1336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1811 [1/1] (1.94ns)   --->   "%r_V_1529 = mul i23 %sext_ln70_568, i23 37"   --->   Operation 1811 'mul' 'r_V_1529' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1812 [1/1] (0.00ns)   --->   "%mult_V_1797 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1529, i32 10, i32 22"   --->   Operation 1812 'partselect' 'mult_V_1797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1813 [1/1] (0.00ns)   --->   "%sext_ln17_1337 = sext i13 %mult_V_1797" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1813 'sext' 'sext_ln17_1337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1814 [1/1] (0.78ns)   --->   "%r_V_1530 = sub i17 0, i17 %sext_ln70_567"   --->   Operation 1814 'sub' 'r_V_1530' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1815 [1/1] (0.00ns)   --->   "%mult_V_1798 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1530, i32 10, i32 16"   --->   Operation 1815 'partselect' 'mult_V_1798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1816 [1/1] (0.00ns)   --->   "%sext_ln17_1338 = sext i7 %mult_V_1798" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1816 'sext' 'sext_ln17_1338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1817 [1/1] (0.00ns)   --->   "%sext_ln17_1339 = sext i7 %mult_V_1798" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1817 'sext' 'sext_ln17_1339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1818 [1/1] (1.94ns)   --->   "%r_V_1531 = mul i24 %sext_ln70_566, i24 16777110"   --->   Operation 1818 'mul' 'r_V_1531' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1819 [1/1] (0.00ns)   --->   "%mult_V_1799 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1531, i32 10, i32 23"   --->   Operation 1819 'partselect' 'mult_V_1799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1820 [1/1] (0.00ns)   --->   "%sext_ln17_1340 = sext i14 %mult_V_1799" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1820 'sext' 'sext_ln17_1340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1821 [1/1] (0.00ns)   --->   "%shl_ln1273_413 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_11, i5 0"   --->   Operation 1821 'bitconcatenate' 'shl_ln1273_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1822 [1/1] (0.00ns)   --->   "%sext_ln1273_604 = sext i21 %shl_ln1273_413"   --->   Operation 1822 'sext' 'sext_ln1273_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1823 [1/1] (0.81ns)   --->   "%r_V_1532 = sub i22 %sext_ln1273_604, i22 %sext_ln70_565"   --->   Operation 1823 'sub' 'r_V_1532' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1824 [1/1] (0.00ns)   --->   "%mult_V_1800 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1532, i32 10, i32 21"   --->   Operation 1824 'partselect' 'mult_V_1800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1825 [1/1] (0.00ns)   --->   "%sext_ln17_1341 = sext i12 %mult_V_1800" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1825 'sext' 'sext_ln17_1341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1826 [1/1] (1.94ns)   --->   "%r_V_1533 = mul i23 %sext_ln70_568, i23 43"   --->   Operation 1826 'mul' 'r_V_1533' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1827 [1/1] (0.00ns)   --->   "%mult_V_1801 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1533, i32 10, i32 22"   --->   Operation 1827 'partselect' 'mult_V_1801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1828 [1/1] (0.00ns)   --->   "%sext_ln17_1342 = sext i13 %mult_V_1801" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1828 'sext' 'sext_ln17_1342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1829 [1/1] (1.94ns)   --->   "%r_V_1534 = mul i24 %sext_ln70_566, i24 16777109"   --->   Operation 1829 'mul' 'r_V_1534' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1830 [1/1] (0.00ns)   --->   "%mult_V_1802 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1534, i32 10, i32 23"   --->   Operation 1830 'partselect' 'mult_V_1802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1831 [1/1] (0.00ns)   --->   "%sext_ln818_323 = sext i14 %mult_V_1802"   --->   Operation 1831 'sext' 'sext_ln818_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1832 [1/1] (0.00ns)   --->   "%shl_ln1273_414 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_11, i1 0"   --->   Operation 1832 'bitconcatenate' 'shl_ln1273_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1833 [1/1] (0.00ns)   --->   "%sext_ln1273_605 = sext i17 %shl_ln1273_414"   --->   Operation 1833 'sext' 'sext_ln1273_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1834 [1/1] (0.00ns)   --->   "%sext_ln1273_606 = sext i17 %shl_ln1273_414"   --->   Operation 1834 'sext' 'sext_ln1273_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1835 [1/1] (0.00ns)   --->   "%sext_ln1273_607 = sext i17 %shl_ln1273_414"   --->   Operation 1835 'sext' 'sext_ln1273_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1836 [1/1] (0.00ns)   --->   "%sext_ln1273_608 = sext i17 %shl_ln1273_414"   --->   Operation 1836 'sext' 'sext_ln1273_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1837 [1/1] (0.79ns)   --->   "%r_V_1535 = sub i18 0, i18 %sext_ln1273_608"   --->   Operation 1837 'sub' 'r_V_1535' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1838 [1/1] (0.00ns)   --->   "%mult_V_1803 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1535, i32 10, i32 17"   --->   Operation 1838 'partselect' 'mult_V_1803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1839 [1/1] (0.00ns)   --->   "%sext_ln17_1343 = sext i8 %mult_V_1803" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1839 'sext' 'sext_ln17_1343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1840 [1/1] (1.94ns)   --->   "%r_V_1536 = mul i25 %sext_ln70_564, i25 154"   --->   Operation 1840 'mul' 'r_V_1536' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1841 [1/1] (0.00ns)   --->   "%mult_V_1804 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1536, i32 10, i32 24"   --->   Operation 1841 'partselect' 'mult_V_1804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1842 [1/1] (0.00ns)   --->   "%sext_ln818_324 = sext i15 %mult_V_1804"   --->   Operation 1842 'sext' 'sext_ln818_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1843 [1/1] (0.79ns)   --->   "%r_V_1537 = sub i19 %sext_ln1273_602, i19 %sext_ln70_570"   --->   Operation 1843 'sub' 'r_V_1537' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1844 [1/1] (0.00ns)   --->   "%mult_V_1805 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1537, i32 10, i32 18"   --->   Operation 1844 'partselect' 'mult_V_1805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1845 [1/1] (0.00ns)   --->   "%sext_ln17_1344 = sext i9 %mult_V_1805" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1845 'sext' 'sext_ln17_1344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1846 [1/1] (1.94ns)   --->   "%r_V_1538 = mul i23 %sext_ln70_568, i23 8388564"   --->   Operation 1846 'mul' 'r_V_1538' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1847 [1/1] (0.00ns)   --->   "%mult_V_1806 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1538, i32 10, i32 22"   --->   Operation 1847 'partselect' 'mult_V_1806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1848 [1/1] (0.00ns)   --->   "%sext_ln17_1345 = sext i13 %mult_V_1806" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1848 'sext' 'sext_ln17_1345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1849 [1/1] (0.81ns)   --->   "%r_V_1539 = sub i22 %sext_ln70_565, i22 %sext_ln1273_604"   --->   Operation 1849 'sub' 'r_V_1539' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1850 [1/1] (0.00ns)   --->   "%mult_V_1807 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1539, i32 10, i32 21"   --->   Operation 1850 'partselect' 'mult_V_1807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1851 [1/1] (0.00ns)   --->   "%sext_ln17_1346 = sext i12 %mult_V_1807" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1851 'sext' 'sext_ln17_1346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1852 [1/1] (1.94ns)   --->   "%r_V_1540 = mul i26 %sext_ln1270_20, i26 301"   --->   Operation 1852 'mul' 'r_V_1540' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1853 [1/1] (0.00ns)   --->   "%mult_V_1808 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1540, i32 10, i32 25"   --->   Operation 1853 'partselect' 'mult_V_1808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1854 [1/1] (1.94ns)   --->   "%r_V_1541 = mul i26 %sext_ln1270_20, i26 67108536"   --->   Operation 1854 'mul' 'r_V_1541' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1855 [1/1] (0.00ns)   --->   "%mult_V_1809 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1541, i32 10, i32 25"   --->   Operation 1855 'partselect' 'mult_V_1809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1856 [1/1] (0.00ns)   --->   "%mult_V_1810 = partselect i7 @_ssdm_op_PartSelect.i7.i256.i32.i32, i256 %p_read_174, i32 201, i32 207"   --->   Operation 1856 'partselect' 'mult_V_1810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1857 [1/1] (0.00ns)   --->   "%sext_ln17_1347 = sext i7 %mult_V_1810" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1857 'sext' 'sext_ln17_1347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1858 [1/1] (1.94ns)   --->   "%r_V_1542 = mul i26 %sext_ln1270_20, i26 275"   --->   Operation 1858 'mul' 'r_V_1542' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1859 [1/1] (0.00ns)   --->   "%mult_V_1811 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1542, i32 10, i32 25"   --->   Operation 1859 'partselect' 'mult_V_1811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1860 [1/1] (1.94ns)   --->   "%r_V_1543 = mul i23 %sext_ln70_568, i23 50"   --->   Operation 1860 'mul' 'r_V_1543' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1861 [1/1] (0.00ns)   --->   "%mult_V_1812 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1543, i32 10, i32 22"   --->   Operation 1861 'partselect' 'mult_V_1812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1862 [1/1] (0.00ns)   --->   "%sext_ln818_325 = sext i13 %mult_V_1812"   --->   Operation 1862 'sext' 'sext_ln818_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1863 [1/1] (0.00ns)   --->   "%shl_ln1273_416 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_11, i3 0"   --->   Operation 1863 'bitconcatenate' 'shl_ln1273_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1864 [1/1] (0.00ns)   --->   "%sext_ln1273_609 = sext i19 %shl_ln1273_416"   --->   Operation 1864 'sext' 'sext_ln1273_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1865 [1/1] (0.00ns)   --->   "%sext_ln1273_610 = sext i19 %shl_ln1273_416"   --->   Operation 1865 'sext' 'sext_ln1273_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1866 [1/1] (0.80ns)   --->   "%r_V_1544 = sub i20 0, i20 %sext_ln1273_610"   --->   Operation 1866 'sub' 'r_V_1544' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1867 [1/1] (0.00ns)   --->   "%mult_V_1813 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1544, i32 10, i32 19"   --->   Operation 1867 'partselect' 'mult_V_1813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1868 [1/1] (0.00ns)   --->   "%sext_ln17_1348 = sext i10 %mult_V_1813" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1868 'sext' 'sext_ln17_1348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1869 [1/1] (1.94ns)   --->   "%r_V_1545 = mul i26 %sext_ln1270_20, i26 338"   --->   Operation 1869 'mul' 'r_V_1545' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1870 [1/1] (0.00ns)   --->   "%mult_V_1814 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1545, i32 10, i32 25"   --->   Operation 1870 'partselect' 'mult_V_1814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1871 [1/1] (1.94ns)   --->   "%r_V_1546 = mul i22 %sext_ln70_565, i22 4194285"   --->   Operation 1871 'mul' 'r_V_1546' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1872 [1/1] (0.00ns)   --->   "%mult_V_1815 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1546, i32 10, i32 21"   --->   Operation 1872 'partselect' 'mult_V_1815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1873 [1/1] (0.00ns)   --->   "%sext_ln17_1349 = sext i12 %mult_V_1815" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1873 'sext' 'sext_ln17_1349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1874 [1/1] (0.80ns)   --->   "%r_V_1547 = add i20 %sext_ln1273_610, i20 %sext_ln1273_607"   --->   Operation 1874 'add' 'r_V_1547' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1875 [1/1] (0.00ns)   --->   "%mult_V_1816 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1547, i32 10, i32 19"   --->   Operation 1875 'partselect' 'mult_V_1816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1876 [1/1] (0.00ns)   --->   "%sext_ln17_1350 = sext i10 %mult_V_1816" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1876 'sext' 'sext_ln17_1350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1877 [1/1] (0.00ns)   --->   "%shl_ln1273_417 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_11, i6 0"   --->   Operation 1877 'bitconcatenate' 'shl_ln1273_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1878 [1/1] (0.00ns)   --->   "%sext_ln1273_611 = sext i22 %shl_ln1273_417"   --->   Operation 1878 'sext' 'sext_ln1273_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1879 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_569 = sub i23 0, i23 %sext_ln1273_611"   --->   Operation 1879 'sub' 'sub_ln1273_569' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1880 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1548 = sub i23 %sub_ln1273_569, i23 %sext_ln1273_606"   --->   Operation 1880 'sub' 'r_V_1548' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1881 [1/1] (0.00ns)   --->   "%mult_V_1817 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1548, i32 10, i32 22"   --->   Operation 1881 'partselect' 'mult_V_1817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1882 [1/1] (0.00ns)   --->   "%sext_ln17_1351 = sext i13 %mult_V_1817" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1882 'sext' 'sext_ln17_1351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1883 [1/1] (1.94ns)   --->   "%r_V_1549 = mul i22 %sext_ln70_565, i22 4194281"   --->   Operation 1883 'mul' 'r_V_1549' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1884 [1/1] (0.00ns)   --->   "%mult_V_1818 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1549, i32 10, i32 21"   --->   Operation 1884 'partselect' 'mult_V_1818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1885 [1/1] (0.00ns)   --->   "%sext_ln17_1352 = sext i12 %mult_V_1818" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1885 'sext' 'sext_ln17_1352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1886 [1/1] (0.00ns)   --->   "%shl_ln1273_418 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_11, i7 0"   --->   Operation 1886 'bitconcatenate' 'shl_ln1273_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1887 [1/1] (0.00ns)   --->   "%sext_ln1273_612 = sext i23 %shl_ln1273_418"   --->   Operation 1887 'sext' 'sext_ln1273_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1888 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_571 = sub i24 0, i24 %sext_ln1273_612"   --->   Operation 1888 'sub' 'sub_ln1273_571' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1889 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_1550 = sub i24 %sub_ln1273_571, i24 %sext_ln1273_609"   --->   Operation 1889 'sub' 'r_V_1550' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1890 [1/1] (0.00ns)   --->   "%mult_V_1819 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1550, i32 10, i32 23"   --->   Operation 1890 'partselect' 'mult_V_1819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1891 [1/1] (0.00ns)   --->   "%sext_ln818_326 = sext i14 %mult_V_1819"   --->   Operation 1891 'sext' 'sext_ln818_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1892 [1/1] (1.94ns)   --->   "%r_V_1551 = mul i25 %sext_ln70_564, i25 207"   --->   Operation 1892 'mul' 'r_V_1551' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1893 [1/1] (0.00ns)   --->   "%mult_V_1820 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1551, i32 10, i32 24"   --->   Operation 1893 'partselect' 'mult_V_1820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1894 [1/1] (0.00ns)   --->   "%sext_ln818_327 = sext i15 %mult_V_1820"   --->   Operation 1894 'sext' 'sext_ln818_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1895 [1/1] (1.94ns)   --->   "%r_V_1552 = mul i24 %sext_ln70_566, i24 16777091"   --->   Operation 1895 'mul' 'r_V_1552' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1896 [1/1] (0.00ns)   --->   "%mult_V_1821 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1552, i32 10, i32 23"   --->   Operation 1896 'partselect' 'mult_V_1821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1897 [1/1] (0.00ns)   --->   "%sext_ln17_1353 = sext i14 %mult_V_1821" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1897 'sext' 'sext_ln17_1353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1898 [1/1] (1.94ns)   --->   "%r_V_1553 = mul i24 %sext_ln70_566, i24 76"   --->   Operation 1898 'mul' 'r_V_1553' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1899 [1/1] (0.00ns)   --->   "%mult_V_1822 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1553, i32 10, i32 23"   --->   Operation 1899 'partselect' 'mult_V_1822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1900 [1/1] (0.00ns)   --->   "%sext_ln17_1354 = sext i14 %mult_V_1822" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1900 'sext' 'sext_ln17_1354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1901 [1/1] (1.94ns)   --->   "%mul_ln1270_100 = mul i26 %sext_ln1270_20, i26 67108264"   --->   Operation 1901 'mul' 'mul_ln1270_100' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1902 [1/1] (0.00ns)   --->   "%mult_V_1823 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_100, i32 10, i32 25"   --->   Operation 1902 'partselect' 'mult_V_1823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1903 [1/1] (1.94ns)   --->   "%r_V_1554 = mul i24 %sext_ln70_566, i24 89"   --->   Operation 1903 'mul' 'r_V_1554' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1904 [1/1] (0.00ns)   --->   "%mult_V_1824 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1554, i32 10, i32 23"   --->   Operation 1904 'partselect' 'mult_V_1824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1905 [1/1] (0.00ns)   --->   "%sext_ln17_1355 = sext i14 %mult_V_1824" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1905 'sext' 'sext_ln17_1355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1906 [1/1] (0.80ns)   --->   "%r_V_1555 = sub i21 %sext_ln1273_605, i21 %sext_ln1273_603"   --->   Operation 1906 'sub' 'r_V_1555' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1907 [1/1] (0.00ns)   --->   "%mult_V_1825 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1555, i32 10, i32 20"   --->   Operation 1907 'partselect' 'mult_V_1825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1908 [1/1] (0.00ns)   --->   "%sext_ln17_1356 = sext i11 %mult_V_1825" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1908 'sext' 'sext_ln17_1356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1909 [1/1] (1.94ns)   --->   "%r_V_1556 = mul i25 %sext_ln70_564, i25 173"   --->   Operation 1909 'mul' 'r_V_1556' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1910 [1/1] (0.00ns)   --->   "%mult_V_1826 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1556, i32 10, i32 24"   --->   Operation 1910 'partselect' 'mult_V_1826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1911 [1/1] (0.00ns)   --->   "%sext_ln818_328 = sext i15 %mult_V_1826"   --->   Operation 1911 'sext' 'sext_ln818_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1912 [1/1] (1.94ns)   --->   "%r_V_1557 = mul i25 %sext_ln70_564, i25 33554277"   --->   Operation 1912 'mul' 'r_V_1557' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1913 [1/1] (0.00ns)   --->   "%mult_V_1827 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1557, i32 10, i32 24"   --->   Operation 1913 'partselect' 'mult_V_1827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1914 [1/1] (0.00ns)   --->   "%sext_ln818_329 = sext i15 %mult_V_1827"   --->   Operation 1914 'sext' 'sext_ln818_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1915 [1/1] (1.94ns)   --->   "%r_V_1558 = mul i23 %sext_ln70_568, i23 51"   --->   Operation 1915 'mul' 'r_V_1558' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1916 [1/1] (0.00ns)   --->   "%mult_V_1828 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1558, i32 10, i32 22"   --->   Operation 1916 'partselect' 'mult_V_1828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1917 [1/1] (0.00ns)   --->   "%sext_ln17_1357 = sext i13 %mult_V_1828" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1917 'sext' 'sext_ln17_1357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1918 [1/1] (1.94ns)   --->   "%r_V_1559 = mul i26 %sext_ln1270_20, i26 321"   --->   Operation 1918 'mul' 'r_V_1559' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1919 [1/1] (0.00ns)   --->   "%mult_V_1829 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1559, i32 10, i32 25"   --->   Operation 1919 'partselect' 'mult_V_1829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1920 [1/1] (0.00ns)   --->   "%a_V_13 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_174, i32 208, i32 223"   --->   Operation 1920 'partselect' 'a_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1921 [1/1] (0.00ns)   --->   "%sext_ln70_571 = sext i16 %a_V_13" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1921 'sext' 'sext_ln70_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1922 [1/1] (0.00ns)   --->   "%sext_ln70_572 = sext i16 %a_V_13" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1922 'sext' 'sext_ln70_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1923 [1/1] (0.00ns)   --->   "%sext_ln70_573 = sext i16 %a_V_13" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1923 'sext' 'sext_ln70_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1924 [1/1] (0.00ns)   --->   "%sext_ln70_574 = sext i16 %a_V_13" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1924 'sext' 'sext_ln70_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1925 [1/1] (0.00ns)   --->   "%sext_ln70_575 = sext i16 %a_V_13" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1925 'sext' 'sext_ln70_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1926 [1/1] (0.00ns)   --->   "%sext_ln70_576 = sext i16 %a_V_13" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1926 'sext' 'sext_ln70_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1927 [1/1] (0.00ns)   --->   "%sext_ln70_577 = sext i16 %a_V_13" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1927 'sext' 'sext_ln70_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1928 [1/1] (0.00ns)   --->   "%sext_ln70_578 = sext i16 %a_V_13" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1928 'sext' 'sext_ln70_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1929 [1/1] (0.00ns)   --->   "%sext_ln70_579 = sext i16 %a_V_13" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1929 'sext' 'sext_ln70_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1930 [1/1] (0.00ns)   --->   "%mult_V_1830 = partselect i7 @_ssdm_op_PartSelect.i7.i256.i32.i32, i256 %p_read_174, i32 217, i32 223"   --->   Operation 1930 'partselect' 'mult_V_1830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1931 [1/1] (0.00ns)   --->   "%sext_ln17_1358 = sext i7 %mult_V_1830" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1931 'sext' 'sext_ln17_1358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1932 [1/1] (0.00ns)   --->   "%sext_ln17_1359 = sext i7 %mult_V_1830" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1932 'sext' 'sext_ln17_1359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1933 [1/1] (1.94ns)   --->   "%r_V_1561 = mul i24 %sext_ln70_579, i24 101"   --->   Operation 1933 'mul' 'r_V_1561' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1934 [1/1] (0.00ns)   --->   "%mult_V_1831 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1561, i32 10, i32 23"   --->   Operation 1934 'partselect' 'mult_V_1831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1935 [1/1] (0.00ns)   --->   "%sext_ln17_1360 = sext i14 %mult_V_1831" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1935 'sext' 'sext_ln17_1360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1936 [1/1] (1.94ns)   --->   "%r_V_1562 = mul i25 %sext_ln70_578, i25 33554236"   --->   Operation 1936 'mul' 'r_V_1562' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1937 [1/1] (0.00ns)   --->   "%mult_V_1832 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1562, i32 10, i32 24"   --->   Operation 1937 'partselect' 'mult_V_1832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1938 [1/1] (0.00ns)   --->   "%sext_ln818_330 = sext i15 %mult_V_1832"   --->   Operation 1938 'sext' 'sext_ln818_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1939 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_174, i32 208, i32 223"   --->   Operation 1939 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1940 [1/1] (0.00ns)   --->   "%shl_ln1273_419 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_12, i1 0"   --->   Operation 1940 'bitconcatenate' 'shl_ln1273_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1941 [1/1] (0.00ns)   --->   "%sext_ln1273_613 = sext i17 %shl_ln1273_419"   --->   Operation 1941 'sext' 'sext_ln1273_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1942 [1/1] (0.00ns)   --->   "%sext_ln1273_614 = sext i17 %shl_ln1273_419"   --->   Operation 1942 'sext' 'sext_ln1273_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1943 [1/1] (0.79ns)   --->   "%r_V_1563 = sub i18 0, i18 %sext_ln1273_614"   --->   Operation 1943 'sub' 'r_V_1563' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1944 [1/1] (0.00ns)   --->   "%mult_V_1833 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1563, i32 10, i32 17"   --->   Operation 1944 'partselect' 'mult_V_1833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1945 [1/1] (0.00ns)   --->   "%sext_ln17_1361 = sext i8 %mult_V_1833" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1945 'sext' 'sext_ln17_1361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1946 [1/1] (1.94ns)   --->   "%r_V_1564 = mul i24 %sext_ln70_579, i24 89"   --->   Operation 1946 'mul' 'r_V_1564' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1947 [1/1] (0.00ns)   --->   "%mult_V_1834 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1564, i32 10, i32 23"   --->   Operation 1947 'partselect' 'mult_V_1834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1948 [1/1] (0.00ns)   --->   "%sext_ln17_1362 = sext i14 %mult_V_1834" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1948 'sext' 'sext_ln17_1362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1949 [1/1] (1.94ns)   --->   "%r_V_1565 = mul i23 %sext_ln70_576, i23 47"   --->   Operation 1949 'mul' 'r_V_1565' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1950 [1/1] (0.00ns)   --->   "%mult_V_1835 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1565, i32 10, i32 22"   --->   Operation 1950 'partselect' 'mult_V_1835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1951 [1/1] (0.00ns)   --->   "%sext_ln17_1363 = sext i13 %mult_V_1835" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1951 'sext' 'sext_ln17_1363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1952 [1/1] (0.00ns)   --->   "%shl_ln1273_420 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_12, i7 0"   --->   Operation 1952 'bitconcatenate' 'shl_ln1273_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1953 [1/1] (0.00ns)   --->   "%sext_ln1273_615 = sext i23 %shl_ln1273_420"   --->   Operation 1953 'sext' 'sext_ln1273_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1954 [1/1] (0.00ns)   --->   "%shl_ln1273_421 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_12, i3 0"   --->   Operation 1954 'bitconcatenate' 'shl_ln1273_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1955 [1/1] (0.00ns)   --->   "%sext_ln1273_616 = sext i19 %shl_ln1273_421"   --->   Operation 1955 'sext' 'sext_ln1273_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1956 [1/1] (0.00ns)   --->   "%sext_ln1273_617 = sext i19 %shl_ln1273_421"   --->   Operation 1956 'sext' 'sext_ln1273_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1957 [1/1] (0.82ns)   --->   "%r_V_1566 = add i24 %sext_ln1273_615, i24 %sext_ln1273_617"   --->   Operation 1957 'add' 'r_V_1566' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1958 [1/1] (0.00ns)   --->   "%mult_V_1836 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1566, i32 10, i32 23"   --->   Operation 1958 'partselect' 'mult_V_1836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1959 [1/1] (0.00ns)   --->   "%sext_ln17_1364 = sext i14 %mult_V_1836" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1959 'sext' 'sext_ln17_1364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1960 [1/1] (1.94ns)   --->   "%r_V_1567 = mul i25 %sext_ln70_578, i25 154"   --->   Operation 1960 'mul' 'r_V_1567' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1961 [1/1] (0.00ns)   --->   "%mult_V_1837 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1567, i32 10, i32 24"   --->   Operation 1961 'partselect' 'mult_V_1837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1962 [1/1] (0.00ns)   --->   "%sext_ln818_331 = sext i15 %mult_V_1837"   --->   Operation 1962 'sext' 'sext_ln818_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1963 [1/1] (0.00ns)   --->   "%shl_ln1273_424 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_12, i5 0"   --->   Operation 1963 'bitconcatenate' 'shl_ln1273_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1964 [1/1] (0.00ns)   --->   "%sext_ln1273_618 = sext i21 %shl_ln1273_424"   --->   Operation 1964 'sext' 'sext_ln1273_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1965 [1/1] (0.81ns)   --->   "%r_V_1568 = sub i22 %sext_ln70_573, i22 %sext_ln1273_618"   --->   Operation 1965 'sub' 'r_V_1568' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1966 [1/1] (0.00ns)   --->   "%mult_V_1838 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1568, i32 10, i32 21"   --->   Operation 1966 'partselect' 'mult_V_1838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1967 [1/1] (0.00ns)   --->   "%sext_ln17_1365 = sext i12 %mult_V_1838" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1967 'sext' 'sext_ln17_1365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1968 [1/1] (0.00ns)   --->   "%shl_ln1273_422 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_12, i2 0"   --->   Operation 1968 'bitconcatenate' 'shl_ln1273_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1969 [1/1] (0.00ns)   --->   "%sext_ln1273_619 = sext i18 %shl_ln1273_422"   --->   Operation 1969 'sext' 'sext_ln1273_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1970 [1/1] (0.00ns)   --->   "%sext_ln1273_620 = sext i18 %shl_ln1273_422"   --->   Operation 1970 'sext' 'sext_ln1273_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1971 [1/1] (0.79ns)   --->   "%r_V_1569 = sub i19 0, i19 %sext_ln1273_620"   --->   Operation 1971 'sub' 'r_V_1569' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1972 [1/1] (0.00ns)   --->   "%mult_V_1839 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1569, i32 10, i32 18"   --->   Operation 1972 'partselect' 'mult_V_1839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1973 [1/1] (0.00ns)   --->   "%sext_ln17_1366 = sext i9 %mult_V_1839" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1973 'sext' 'sext_ln17_1366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1974 [1/1] (0.00ns)   --->   "%sext_ln17_1367 = sext i9 %mult_V_1839" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1974 'sext' 'sext_ln17_1367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1975 [1/1] (0.78ns)   --->   "%r_V_1570 = sub i17 0, i17 %sext_ln70_577"   --->   Operation 1975 'sub' 'r_V_1570' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1976 [1/1] (0.00ns)   --->   "%mult_V_1840 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1570, i32 10, i32 16"   --->   Operation 1976 'partselect' 'mult_V_1840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1977 [1/1] (0.00ns)   --->   "%sext_ln17_1368 = sext i7 %mult_V_1840" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1977 'sext' 'sext_ln17_1368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1978 [1/1] (0.00ns)   --->   "%sext_ln17_1369 = sext i7 %mult_V_1840" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1978 'sext' 'sext_ln17_1369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1979 [1/1] (1.94ns)   --->   "%r_V_1571 = mul i24 %sext_ln70_579, i24 16777139"   --->   Operation 1979 'mul' 'r_V_1571' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1980 [1/1] (0.00ns)   --->   "%mult_V_1841 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1571, i32 10, i32 23"   --->   Operation 1980 'partselect' 'mult_V_1841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1981 [1/1] (0.00ns)   --->   "%sext_ln17_1370 = sext i14 %mult_V_1841" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1981 'sext' 'sext_ln17_1370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1982 [1/1] (1.94ns)   --->   "%r_V_1572 = mul i24 %sext_ln70_579, i24 88"   --->   Operation 1982 'mul' 'r_V_1572' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1983 [1/1] (0.00ns)   --->   "%mult_V_1842 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1572, i32 10, i32 23"   --->   Operation 1983 'partselect' 'mult_V_1842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1984 [1/1] (0.00ns)   --->   "%sext_ln17_1371 = sext i14 %mult_V_1842" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1984 'sext' 'sext_ln17_1371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1985 [1/1] (0.79ns)   --->   "%r_V_1573 = add i19 %sext_ln1273_620, i19 %sext_ln70_575"   --->   Operation 1985 'add' 'r_V_1573' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1986 [1/1] (0.00ns)   --->   "%mult_V_1843 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1573, i32 10, i32 18"   --->   Operation 1986 'partselect' 'mult_V_1843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1987 [1/1] (0.00ns)   --->   "%sext_ln17_1372 = sext i9 %mult_V_1843" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1987 'sext' 'sext_ln17_1372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1988 [1/1] (0.80ns)   --->   "%r_V_1574 = sub i20 %sext_ln1273_613, i20 %sext_ln1273_616"   --->   Operation 1988 'sub' 'r_V_1574' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1989 [1/1] (0.00ns)   --->   "%mult_V_1844 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1574, i32 10, i32 19"   --->   Operation 1989 'partselect' 'mult_V_1844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1990 [1/1] (0.00ns)   --->   "%sext_ln17_1373 = sext i10 %mult_V_1844" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1990 'sext' 'sext_ln17_1373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1991 [1/1] (1.94ns)   --->   "%r_V_1575 = mul i24 %sext_ln70_579, i24 16777095"   --->   Operation 1991 'mul' 'r_V_1575' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1992 [1/1] (0.00ns)   --->   "%mult_V_1845 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1575, i32 10, i32 23"   --->   Operation 1992 'partselect' 'mult_V_1845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1993 [1/1] (0.00ns)   --->   "%sext_ln17_1374 = sext i14 %mult_V_1845" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1993 'sext' 'sext_ln17_1374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1994 [1/1] (1.94ns)   --->   "%r_V_1576 = mul i23 %sext_ln70_576, i23 8388556"   --->   Operation 1994 'mul' 'r_V_1576' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1995 [1/1] (0.00ns)   --->   "%mult_V_1846 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1576, i32 10, i32 22"   --->   Operation 1995 'partselect' 'mult_V_1846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1996 [1/1] (0.00ns)   --->   "%sext_ln17_1375 = sext i13 %mult_V_1846" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1996 'sext' 'sext_ln17_1375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1997 [1/1] (1.94ns)   --->   "%r_V_1577 = mul i26 %sext_ln70_572, i26 318"   --->   Operation 1997 'mul' 'r_V_1577' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1998 [1/1] (0.00ns)   --->   "%mult_V_1847 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1577, i32 10, i32 25"   --->   Operation 1998 'partselect' 'mult_V_1847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1999 [1/1] (0.79ns)   --->   "%r_V_1578 = sub i19 %sext_ln70_575, i19 %sext_ln1273_620"   --->   Operation 1999 'sub' 'r_V_1578' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2000 [1/1] (0.00ns)   --->   "%mult_V_1848 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1578, i32 10, i32 18"   --->   Operation 2000 'partselect' 'mult_V_1848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2001 [1/1] (0.00ns)   --->   "%sext_ln17_1376 = sext i9 %mult_V_1848" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2001 'sext' 'sext_ln17_1376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2002 [1/1] (0.00ns)   --->   "%sext_ln17_1377 = sext i9 %mult_V_1848" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2002 'sext' 'sext_ln17_1377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2003 [1/1] (0.00ns)   --->   "%shl_ln1273_423 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_12, i4 0"   --->   Operation 2003 'bitconcatenate' 'shl_ln1273_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2004 [1/1] (0.00ns)   --->   "%sext_ln1273_621 = sext i20 %shl_ln1273_423"   --->   Operation 2004 'sext' 'sext_ln1273_621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2005 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_578 = sub i21 0, i21 %sext_ln1273_621"   --->   Operation 2005 'sub' 'sub_ln1273_578' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2006 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1579 = sub i21 %sub_ln1273_578, i21 %sext_ln70_574"   --->   Operation 2006 'sub' 'r_V_1579' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2007 [1/1] (0.00ns)   --->   "%mult_V_1849 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1579, i32 10, i32 20"   --->   Operation 2007 'partselect' 'mult_V_1849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2008 [1/1] (0.00ns)   --->   "%sext_ln17_1378 = sext i11 %mult_V_1849" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2008 'sext' 'sext_ln17_1378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2009 [1/1] (1.94ns)   --->   "%r_V_1580 = mul i22 %sext_ln70_573, i22 4194279"   --->   Operation 2009 'mul' 'r_V_1580' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2010 [1/1] (0.00ns)   --->   "%mult_V_1850 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1580, i32 10, i32 21"   --->   Operation 2010 'partselect' 'mult_V_1850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2011 [1/1] (0.00ns)   --->   "%sext_ln17_1379 = sext i12 %mult_V_1850" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2011 'sext' 'sext_ln17_1379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2012 [1/1] (0.80ns)   --->   "%r_V_1581 = sub i20 %sext_ln70_571, i20 %sext_ln1273_616"   --->   Operation 2012 'sub' 'r_V_1581' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2013 [1/1] (0.00ns)   --->   "%mult_V_1851 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1581, i32 10, i32 19"   --->   Operation 2013 'partselect' 'mult_V_1851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2014 [1/1] (0.00ns)   --->   "%sext_ln17_1380 = sext i10 %mult_V_1851" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2014 'sext' 'sext_ln17_1380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2015 [1/1] (1.94ns)   --->   "%r_V_1582 = mul i25 %sext_ln70_578, i25 33554262"   --->   Operation 2015 'mul' 'r_V_1582' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2016 [1/1] (0.00ns)   --->   "%mult_V_1852 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1582, i32 10, i32 24"   --->   Operation 2016 'partselect' 'mult_V_1852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2017 [1/1] (0.00ns)   --->   "%sext_ln818_332 = sext i15 %mult_V_1852"   --->   Operation 2017 'sext' 'sext_ln818_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2018 [1/1] (1.94ns)   --->   "%r_V_1583 = mul i24 %sext_ln70_579, i24 16777127"   --->   Operation 2018 'mul' 'r_V_1583' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2019 [1/1] (0.00ns)   --->   "%mult_V_1853 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1583, i32 10, i32 23"   --->   Operation 2019 'partselect' 'mult_V_1853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2020 [1/1] (0.00ns)   --->   "%sext_ln17_1381 = sext i14 %mult_V_1853" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2020 'sext' 'sext_ln17_1381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2021 [1/1] (0.80ns)   --->   "%r_V_1584 = sub i19 %r_V_1569, i19 %sext_ln70_575"   --->   Operation 2021 'sub' 'r_V_1584' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2022 [1/1] (0.00ns)   --->   "%mult_V_1854 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1584, i32 10, i32 18"   --->   Operation 2022 'partselect' 'mult_V_1854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2023 [1/1] (0.00ns)   --->   "%sext_ln17_1382 = sext i9 %mult_V_1854" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2023 'sext' 'sext_ln17_1382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2024 [1/1] (0.80ns)   --->   "%sub_ln1273_581 = sub i20 0, i20 %sext_ln1273_616"   --->   Operation 2024 'sub' 'sub_ln1273_581' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2025 [1/1] (0.80ns)   --->   "%r_V_1585 = sub i20 %sub_ln1273_581, i20 %sext_ln1273_613"   --->   Operation 2025 'sub' 'r_V_1585' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2026 [1/1] (0.00ns)   --->   "%mult_V_1855 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1585, i32 10, i32 19"   --->   Operation 2026 'partselect' 'mult_V_1855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2027 [1/1] (0.00ns)   --->   "%sext_ln17_1383 = sext i10 %mult_V_1855" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2027 'sext' 'sext_ln17_1383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2028 [1/1] (1.94ns)   --->   "%r_V_1586 = mul i24 %sext_ln70_579, i24 16777114"   --->   Operation 2028 'mul' 'r_V_1586' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2029 [1/1] (0.00ns)   --->   "%mult_V_1856 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1586, i32 10, i32 23"   --->   Operation 2029 'partselect' 'mult_V_1856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2030 [1/1] (0.00ns)   --->   "%sext_ln17_1384 = sext i14 %mult_V_1856" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2030 'sext' 'sext_ln17_1384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2031 [1/1] (0.00ns)   --->   "%mult_V_1857 = partselect i6 @_ssdm_op_PartSelect.i6.i256.i32.i32, i256 %p_read_174, i32 218, i32 223"   --->   Operation 2031 'partselect' 'mult_V_1857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2032 [1/1] (0.00ns)   --->   "%sext_ln17_1385 = sext i6 %mult_V_1857" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2032 'sext' 'sext_ln17_1385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2033 [1/1] (0.00ns)   --->   "%sext_ln17_1386 = sext i6 %mult_V_1857" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2033 'sext' 'sext_ln17_1386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2034 [1/1] (0.00ns)   --->   "%mult_V_1858 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_read_174, i32 216, i32 223"   --->   Operation 2034 'partselect' 'mult_V_1858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2035 [1/1] (0.00ns)   --->   "%sext_ln17_1387 = sext i8 %mult_V_1858" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2035 'sext' 'sext_ln17_1387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2036 [1/1] (0.82ns)   --->   "%r_V_1587 = sub i24 %sext_ln1273_615, i24 %sext_ln1273_619"   --->   Operation 2036 'sub' 'r_V_1587' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2037 [1/1] (0.00ns)   --->   "%mult_V_1859 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1587, i32 10, i32 23"   --->   Operation 2037 'partselect' 'mult_V_1859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2038 [1/1] (0.00ns)   --->   "%sext_ln17_1388 = sext i14 %mult_V_1859" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2038 'sext' 'sext_ln17_1388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2039 [1/1] (1.94ns)   --->   "%r_V_1588 = mul i24 %sext_ln70_579, i24 123"   --->   Operation 2039 'mul' 'r_V_1588' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2040 [1/1] (0.00ns)   --->   "%mult_V_1860 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1588, i32 10, i32 23"   --->   Operation 2040 'partselect' 'mult_V_1860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2041 [1/1] (0.00ns)   --->   "%sext_ln17_1389 = sext i14 %mult_V_1860" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2041 'sext' 'sext_ln17_1389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2042 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_584 = sub i22 0, i22 %sext_ln1273_618"   --->   Operation 2042 'sub' 'sub_ln1273_584' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2043 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1589 = sub i22 %sub_ln1273_584, i22 %sext_ln70_573"   --->   Operation 2043 'sub' 'r_V_1589' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2044 [1/1] (0.00ns)   --->   "%mult_V_1861 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1589, i32 10, i32 21"   --->   Operation 2044 'partselect' 'mult_V_1861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2045 [1/1] (0.00ns)   --->   "%sext_ln17_1390 = sext i12 %mult_V_1861" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2045 'sext' 'sext_ln17_1390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2046 [1/1] (1.94ns)   --->   "%r_V_1590 = mul i22 %sext_ln70_573, i22 21"   --->   Operation 2046 'mul' 'r_V_1590' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2047 [1/1] (0.00ns)   --->   "%mult_V_1862 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1590, i32 10, i32 21"   --->   Operation 2047 'partselect' 'mult_V_1862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2048 [1/1] (0.00ns)   --->   "%sext_ln17_1391 = sext i12 %mult_V_1862" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2048 'sext' 'sext_ln17_1391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2049 [1/1] (1.94ns)   --->   "%r_V_1591 = mul i23 %sext_ln70_576, i23 8388564"   --->   Operation 2049 'mul' 'r_V_1591' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2050 [1/1] (0.00ns)   --->   "%mult_V_1863 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1591, i32 10, i32 22"   --->   Operation 2050 'partselect' 'mult_V_1863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2051 [1/1] (0.00ns)   --->   "%sext_ln17_1392 = sext i13 %mult_V_1863" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2051 'sext' 'sext_ln17_1392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2052 [1/1] (0.80ns)   --->   "%r_V_1592 = sub i20 %sub_ln1273_581, i20 %sext_ln70_571"   --->   Operation 2052 'sub' 'r_V_1592' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2053 [1/1] (0.00ns)   --->   "%mult_V_1864 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1592, i32 10, i32 19"   --->   Operation 2053 'partselect' 'mult_V_1864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2054 [1/1] (0.00ns)   --->   "%sext_ln17_1393 = sext i10 %mult_V_1864" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2054 'sext' 'sext_ln17_1393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2055 [1/1] (1.94ns)   --->   "%r_V_1593 = mul i23 %sext_ln70_576, i23 8388547"   --->   Operation 2055 'mul' 'r_V_1593' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2056 [1/1] (0.00ns)   --->   "%mult_V_1865 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1593, i32 10, i32 22"   --->   Operation 2056 'partselect' 'mult_V_1865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2057 [1/1] (0.00ns)   --->   "%sext_ln17_1394 = sext i13 %mult_V_1865" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2057 'sext' 'sext_ln17_1394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2058 [1/1] (0.00ns)   --->   "%a_V_14 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_174, i32 224, i32 239"   --->   Operation 2058 'partselect' 'a_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2059 [1/1] (0.00ns)   --->   "%sext_ln70_580 = sext i16 %a_V_14" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2059 'sext' 'sext_ln70_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2060 [1/1] (0.00ns)   --->   "%sext_ln70_581 = sext i16 %a_V_14" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2060 'sext' 'sext_ln70_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2061 [1/1] (0.00ns)   --->   "%sext_ln70_582 = sext i16 %a_V_14" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2061 'sext' 'sext_ln70_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2062 [1/1] (0.00ns)   --->   "%sext_ln70_583 = sext i16 %a_V_14" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2062 'sext' 'sext_ln70_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2063 [1/1] (0.00ns)   --->   "%sext_ln70_584 = sext i16 %a_V_14" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2063 'sext' 'sext_ln70_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2064 [1/1] (0.00ns)   --->   "%sext_ln70_585 = sext i16 %a_V_14" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2064 'sext' 'sext_ln70_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2065 [1/1] (0.00ns)   --->   "%sext_ln70_586 = sext i16 %a_V_14" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2065 'sext' 'sext_ln70_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2066 [1/1] (0.00ns)   --->   "%sext_ln70_587 = sext i16 %a_V_14" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2066 'sext' 'sext_ln70_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2067 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_174, i32 224, i32 239"   --->   Operation 2067 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2068 [1/1] (0.00ns)   --->   "%shl_ln1273_426 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_13, i2 0"   --->   Operation 2068 'bitconcatenate' 'shl_ln1273_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2069 [1/1] (0.00ns)   --->   "%sext_ln1273_622 = sext i18 %shl_ln1273_426"   --->   Operation 2069 'sext' 'sext_ln1273_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2070 [1/1] (0.79ns)   --->   "%r_V_1595 = sub i19 %sext_ln70_587, i19 %sext_ln1273_622"   --->   Operation 2070 'sub' 'r_V_1595' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2071 [1/1] (0.00ns)   --->   "%mult_V_1866 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1595, i32 10, i32 18"   --->   Operation 2071 'partselect' 'mult_V_1866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2072 [1/1] (0.00ns)   --->   "%sext_ln17_1395 = sext i9 %mult_V_1866" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2072 'sext' 'sext_ln17_1395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2073 [1/1] (0.78ns)   --->   "%r_V_1596 = sub i17 0, i17 %sext_ln70_586"   --->   Operation 2073 'sub' 'r_V_1596' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2074 [1/1] (0.00ns)   --->   "%mult_V_1867 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1596, i32 10, i32 16"   --->   Operation 2074 'partselect' 'mult_V_1867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2075 [1/1] (0.00ns)   --->   "%sext_ln17_1396 = sext i7 %mult_V_1867" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2075 'sext' 'sext_ln17_1396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2076 [1/1] (1.94ns)   --->   "%r_V_1597 = mul i26 %sext_ln70_585, i26 410"   --->   Operation 2076 'mul' 'r_V_1597' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2077 [1/1] (0.00ns)   --->   "%mult_V_1868 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1597, i32 10, i32 25"   --->   Operation 2077 'partselect' 'mult_V_1868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2078 [1/1] (1.94ns)   --->   "%r_V_1598 = mul i26 %sext_ln70_585, i26 417"   --->   Operation 2078 'mul' 'r_V_1598' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2079 [1/1] (0.00ns)   --->   "%mult_V_1869 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1598, i32 10, i32 25"   --->   Operation 2079 'partselect' 'mult_V_1869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2080 [1/1] (1.94ns)   --->   "%r_V_1599 = mul i26 %sext_ln70_585, i26 262"   --->   Operation 2080 'mul' 'r_V_1599' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2081 [1/1] (0.00ns)   --->   "%mult_V_1870 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1599, i32 10, i32 25"   --->   Operation 2081 'partselect' 'mult_V_1870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2082 [1/1] (1.94ns)   --->   "%r_V_1600 = mul i26 %sext_ln70_585, i26 67108593"   --->   Operation 2082 'mul' 'r_V_1600' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2083 [1/1] (0.00ns)   --->   "%mult_V_1871 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1600, i32 10, i32 25"   --->   Operation 2083 'partselect' 'mult_V_1871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2084 [1/1] (0.00ns)   --->   "%shl_ln1273_425 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_13, i3 0"   --->   Operation 2084 'bitconcatenate' 'shl_ln1273_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2085 [1/1] (0.00ns)   --->   "%sext_ln1273_623 = sext i19 %shl_ln1273_425"   --->   Operation 2085 'sext' 'sext_ln1273_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2086 [1/1] (0.80ns)   --->   "%r_V_1601 = sub i20 0, i20 %sext_ln1273_623"   --->   Operation 2086 'sub' 'r_V_1601' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2087 [1/1] (0.00ns)   --->   "%mult_V_1872 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1601, i32 10, i32 19"   --->   Operation 2087 'partselect' 'mult_V_1872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2088 [1/1] (0.00ns)   --->   "%sext_ln17_1397 = sext i10 %mult_V_1872" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2088 'sext' 'sext_ln17_1397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2089 [1/1] (1.94ns)   --->   "%r_V_1602 = mul i23 %sext_ln70_584, i23 8388547"   --->   Operation 2089 'mul' 'r_V_1602' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2090 [1/1] (0.00ns)   --->   "%mult_V_1873 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1602, i32 10, i32 22"   --->   Operation 2090 'partselect' 'mult_V_1873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2091 [1/1] (0.00ns)   --->   "%sext_ln17_1398 = sext i13 %mult_V_1873" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2091 'sext' 'sext_ln17_1398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2092 [1/1] (1.94ns)   --->   "%r_V_1603 = mul i24 %sext_ln70_583, i24 93"   --->   Operation 2092 'mul' 'r_V_1603' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2093 [1/1] (0.00ns)   --->   "%mult_V_1874 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1603, i32 10, i32 23"   --->   Operation 2093 'partselect' 'mult_V_1874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2094 [1/1] (0.00ns)   --->   "%sext_ln17_1399 = sext i14 %mult_V_1874" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2094 'sext' 'sext_ln17_1399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2095 [1/1] (0.00ns)   --->   "%mult_V_1875 = partselect i6 @_ssdm_op_PartSelect.i6.i256.i32.i32, i256 %p_read_174, i32 234, i32 239"   --->   Operation 2095 'partselect' 'mult_V_1875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2096 [1/1] (0.00ns)   --->   "%sext_ln17_1400 = sext i6 %mult_V_1875" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2096 'sext' 'sext_ln17_1400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2097 [1/1] (0.79ns)   --->   "%r_V_1616 = sub i19 0, i19 %sext_ln1273_622"   --->   Operation 2097 'sub' 'r_V_1616' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2098 [1/1] (0.80ns)   --->   "%r_V_1604 = sub i19 %r_V_1616, i19 %sext_ln70_587"   --->   Operation 2098 'sub' 'r_V_1604' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2099 [1/1] (0.00ns)   --->   "%mult_V_1876 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1604, i32 10, i32 18"   --->   Operation 2099 'partselect' 'mult_V_1876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2100 [1/1] (0.00ns)   --->   "%sext_ln17_1401 = sext i9 %mult_V_1876" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2100 'sext' 'sext_ln17_1401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2101 [1/1] (1.94ns)   --->   "%r_V_1605 = mul i22 %sext_ln70_582, i22 21"   --->   Operation 2101 'mul' 'r_V_1605' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2102 [1/1] (0.00ns)   --->   "%mult_V_1877 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1605, i32 10, i32 21"   --->   Operation 2102 'partselect' 'mult_V_1877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2103 [1/1] (0.00ns)   --->   "%sext_ln17_1402 = sext i12 %mult_V_1877" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2103 'sext' 'sext_ln17_1402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2104 [1/1] (1.94ns)   --->   "%mul_ln1270_101 = mul i26 %sext_ln70_585, i26 1479"   --->   Operation 2104 'mul' 'mul_ln1270_101' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2105 [1/1] (0.00ns)   --->   "%mult_V_1878 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_101, i32 10, i32 25"   --->   Operation 2105 'partselect' 'mult_V_1878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2106 [1/1] (1.94ns)   --->   "%mul_ln1270_102 = mul i26 %sext_ln70_585, i26 67107553"   --->   Operation 2106 'mul' 'mul_ln1270_102' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2107 [1/1] (0.00ns)   --->   "%mult_V_1879 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_102, i32 10, i32 25"   --->   Operation 2107 'partselect' 'mult_V_1879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2108 [1/1] (1.94ns)   --->   "%r_V_1606 = mul i23 %sext_ln70_584, i23 8388551"   --->   Operation 2108 'mul' 'r_V_1606' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2109 [1/1] (0.00ns)   --->   "%mult_V_1880 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1606, i32 10, i32 22"   --->   Operation 2109 'partselect' 'mult_V_1880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2110 [1/1] (0.00ns)   --->   "%sext_ln17_1403 = sext i13 %mult_V_1880" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2110 'sext' 'sext_ln17_1403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2111 [1/1] (1.94ns)   --->   "%r_V_1607 = mul i23 %sext_ln70_584, i23 61"   --->   Operation 2111 'mul' 'r_V_1607' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2112 [1/1] (0.00ns)   --->   "%mult_V_1881 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1607, i32 10, i32 22"   --->   Operation 2112 'partselect' 'mult_V_1881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2113 [1/1] (0.00ns)   --->   "%sext_ln17_1404 = sext i13 %mult_V_1881" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2113 'sext' 'sext_ln17_1404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2114 [1/1] (1.94ns)   --->   "%mul_ln1270_103 = mul i26 %sext_ln70_585, i26 607"   --->   Operation 2114 'mul' 'mul_ln1270_103' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2115 [1/1] (0.00ns)   --->   "%mult_V_1882 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_103, i32 10, i32 25"   --->   Operation 2115 'partselect' 'mult_V_1882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2116 [1/1] (1.94ns)   --->   "%r_V_1608 = mul i25 %sext_ln70_581, i25 33554258"   --->   Operation 2116 'mul' 'r_V_1608' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2117 [1/1] (0.00ns)   --->   "%mult_V_1883 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1608, i32 10, i32 24"   --->   Operation 2117 'partselect' 'mult_V_1883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2118 [1/1] (0.00ns)   --->   "%sext_ln818_333 = sext i15 %mult_V_1883"   --->   Operation 2118 'sext' 'sext_ln818_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2119 [1/1] (0.00ns)   --->   "%shl_ln1273_427 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_13, i8 0"   --->   Operation 2119 'bitconcatenate' 'shl_ln1273_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2120 [1/1] (0.00ns)   --->   "%sext_ln1273_624 = sext i24 %shl_ln1273_427"   --->   Operation 2120 'sext' 'sext_ln1273_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2121 [1/1] (0.00ns)   --->   "%shl_ln1273_428 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_13, i5 0"   --->   Operation 2121 'bitconcatenate' 'shl_ln1273_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2122 [1/1] (0.00ns)   --->   "%sext_ln1273_625 = sext i21 %shl_ln1273_428"   --->   Operation 2122 'sext' 'sext_ln1273_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2123 [1/1] (0.83ns)   --->   "%r_V_1609 = sub i25 %sext_ln1273_625, i25 %sext_ln1273_624"   --->   Operation 2123 'sub' 'r_V_1609' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2124 [1/1] (0.00ns)   --->   "%mult_V_1884 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1609, i32 10, i32 24"   --->   Operation 2124 'partselect' 'mult_V_1884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2125 [1/1] (0.00ns)   --->   "%sext_ln818_334 = sext i15 %mult_V_1884"   --->   Operation 2125 'sext' 'sext_ln818_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2126 [1/1] (1.94ns)   --->   "%mul_ln1270_104 = mul i26 %sext_ln70_585, i26 920"   --->   Operation 2126 'mul' 'mul_ln1270_104' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2127 [1/1] (0.00ns)   --->   "%mult_V_1885 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_104, i32 10, i32 25"   --->   Operation 2127 'partselect' 'mult_V_1885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2128 [1/1] (1.94ns)   --->   "%r_V_1610 = mul i26 %sext_ln70_585, i26 67108577"   --->   Operation 2128 'mul' 'r_V_1610' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2129 [1/1] (0.00ns)   --->   "%mult_V_1886 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1610, i32 10, i32 25"   --->   Operation 2129 'partselect' 'mult_V_1886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2130 [1/1] (1.94ns)   --->   "%mul_ln1270_105 = mul i26 %sext_ln70_585, i26 934"   --->   Operation 2130 'mul' 'mul_ln1270_105' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2131 [1/1] (0.00ns)   --->   "%mult_V_1887 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_105, i32 10, i32 25"   --->   Operation 2131 'partselect' 'mult_V_1887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2132 [1/1] (1.94ns)   --->   "%mul_ln1270_106 = mul i26 %sext_ln70_585, i26 782"   --->   Operation 2132 'mul' 'mul_ln1270_106' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2133 [1/1] (0.00ns)   --->   "%mult_V_1888 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_106, i32 10, i32 25"   --->   Operation 2133 'partselect' 'mult_V_1888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2134 [1/1] (1.94ns)   --->   "%r_V_1611 = mul i26 %sext_ln70_585, i26 67108406"   --->   Operation 2134 'mul' 'r_V_1611' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2135 [1/1] (0.00ns)   --->   "%mult_V_1889 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1611, i32 10, i32 25"   --->   Operation 2135 'partselect' 'mult_V_1889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2136 [1/1] (1.94ns)   --->   "%mul_ln1270_107 = mul i26 %sext_ln70_585, i26 67108208"   --->   Operation 2136 'mul' 'mul_ln1270_107' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2137 [1/1] (0.00ns)   --->   "%mult_V_1890 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_107, i32 10, i32 25"   --->   Operation 2137 'partselect' 'mult_V_1890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2138 [1/1] (1.94ns)   --->   "%mul_ln1270_108 = mul i26 %sext_ln70_585, i26 67107715"   --->   Operation 2138 'mul' 'mul_ln1270_108' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2139 [1/1] (0.00ns)   --->   "%mult_V_1891 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_108, i32 10, i32 25"   --->   Operation 2139 'partselect' 'mult_V_1891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2140 [1/1] (1.94ns)   --->   "%mul_ln1270_109 = mul i26 %sext_ln70_585, i26 1605"   --->   Operation 2140 'mul' 'mul_ln1270_109' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2141 [1/1] (0.00ns)   --->   "%mult_V_1892 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_109, i32 10, i32 25"   --->   Operation 2141 'partselect' 'mult_V_1892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2142 [1/1] (1.94ns)   --->   "%mul_ln1270_110 = mul i26 %sext_ln70_585, i26 656"   --->   Operation 2142 'mul' 'mul_ln1270_110' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2143 [1/1] (0.00ns)   --->   "%mult_V_1893 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_110, i32 10, i32 25"   --->   Operation 2143 'partselect' 'mult_V_1893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2144 [1/1] (1.94ns)   --->   "%mul_ln1270_111 = mul i26 %sext_ln70_585, i26 1085"   --->   Operation 2144 'mul' 'mul_ln1270_111' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2145 [1/1] (0.00ns)   --->   "%mult_V_1894 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_111, i32 10, i32 25"   --->   Operation 2145 'partselect' 'mult_V_1894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2146 [1/1] (1.94ns)   --->   "%r_V_1612 = mul i26 %sext_ln70_585, i26 282"   --->   Operation 2146 'mul' 'r_V_1612' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2147 [1/1] (0.00ns)   --->   "%mult_V_1895 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1612, i32 10, i32 25"   --->   Operation 2147 'partselect' 'mult_V_1895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2148 [1/1] (1.94ns)   --->   "%mul_ln1270_112 = mul i26 %sext_ln70_585, i26 614"   --->   Operation 2148 'mul' 'mul_ln1270_112' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2149 [1/1] (0.00ns)   --->   "%mult_V_1896 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_112, i32 10, i32 25"   --->   Operation 2149 'partselect' 'mult_V_1896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2150 [1/1] (1.94ns)   --->   "%r_V_1613 = mul i26 %sext_ln70_585, i26 353"   --->   Operation 2150 'mul' 'r_V_1613' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2151 [1/1] (0.00ns)   --->   "%mult_V_1897 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1613, i32 10, i32 25"   --->   Operation 2151 'partselect' 'mult_V_1897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2152 [1/1] (1.94ns)   --->   "%r_V_1614 = mul i24 %sext_ln70_583, i24 125"   --->   Operation 2152 'mul' 'r_V_1614' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2153 [1/1] (0.00ns)   --->   "%mult_V_1898 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1614, i32 10, i32 23"   --->   Operation 2153 'partselect' 'mult_V_1898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2154 [1/1] (0.00ns)   --->   "%sext_ln17_1405 = sext i14 %mult_V_1898" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2154 'sext' 'sext_ln17_1405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2155 [1/1] (1.94ns)   --->   "%r_V_1615 = mul i22 %sext_ln70_582, i22 22"   --->   Operation 2155 'mul' 'r_V_1615' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2156 [1/1] (0.00ns)   --->   "%mult_V_1899 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1615, i32 10, i32 21"   --->   Operation 2156 'partselect' 'mult_V_1899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2157 [1/1] (0.00ns)   --->   "%sext_ln17_1406 = sext i12 %mult_V_1899" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2157 'sext' 'sext_ln17_1406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2158 [1/1] (1.94ns)   --->   "%mul_ln1270_113 = mul i26 %sext_ln70_585, i26 67108324"   --->   Operation 2158 'mul' 'mul_ln1270_113' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2159 [1/1] (0.00ns)   --->   "%mult_V_1900 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_113, i32 10, i32 25"   --->   Operation 2159 'partselect' 'mult_V_1900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2160 [1/1] (0.00ns)   --->   "%mult_V_1901 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1616, i32 10, i32 18"   --->   Operation 2160 'partselect' 'mult_V_1901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2161 [1/1] (0.00ns)   --->   "%sext_ln17_1407 = sext i9 %mult_V_1901" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2161 'sext' 'sext_ln17_1407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2162 [1/1] (1.94ns)   --->   "%mul_ln1270_114 = mul i26 %sext_ln70_585, i26 625"   --->   Operation 2162 'mul' 'mul_ln1270_114' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2163 [1/1] (0.00ns)   --->   "%mult_V_1902 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_114, i32 10, i32 25"   --->   Operation 2163 'partselect' 'mult_V_1902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2164 [1/1] (1.94ns)   --->   "%mul_ln1270_115 = mul i26 %sext_ln70_585, i26 67107259"   --->   Operation 2164 'mul' 'mul_ln1270_115' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2165 [1/1] (0.00ns)   --->   "%mult_V_1903 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_115, i32 10, i32 25"   --->   Operation 2165 'partselect' 'mult_V_1903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2166 [1/1] (1.94ns)   --->   "%r_V_1617 = mul i26 %sext_ln70_585, i26 372"   --->   Operation 2166 'mul' 'r_V_1617' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2167 [1/1] (0.00ns)   --->   "%mult_V_1904 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1617, i32 10, i32 25"   --->   Operation 2167 'partselect' 'mult_V_1904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2168 [1/1] (1.94ns)   --->   "%mul_ln1270_116 = mul i26 %sext_ln70_585, i26 67107917"   --->   Operation 2168 'mul' 'mul_ln1270_116' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2169 [1/1] (0.00ns)   --->   "%mult_V_1905 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_116, i32 10, i32 25"   --->   Operation 2169 'partselect' 'mult_V_1905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2170 [1/1] (1.94ns)   --->   "%r_V_1618 = mul i26 %sext_ln70_585, i26 67108380"   --->   Operation 2170 'mul' 'r_V_1618' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2171 [1/1] (0.00ns)   --->   "%mult_V_1906 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1618, i32 10, i32 25"   --->   Operation 2171 'partselect' 'mult_V_1906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2172 [1/1] (1.94ns)   --->   "%r_V_1619 = mul i24 %sext_ln70_583, i24 74"   --->   Operation 2172 'mul' 'r_V_1619' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2173 [1/1] (0.00ns)   --->   "%mult_V_1907 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1619, i32 10, i32 23"   --->   Operation 2173 'partselect' 'mult_V_1907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2174 [1/1] (0.00ns)   --->   "%sext_ln818_335 = sext i14 %mult_V_1907"   --->   Operation 2174 'sext' 'sext_ln818_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2175 [1/1] (1.94ns)   --->   "%mul_ln1270_117 = mul i26 %sext_ln70_585, i26 1571"   --->   Operation 2175 'mul' 'mul_ln1270_117' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2176 [1/1] (0.00ns)   --->   "%mult_V_1908 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_117, i32 10, i32 25"   --->   Operation 2176 'partselect' 'mult_V_1908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2177 [1/1] (0.00ns)   --->   "%shl_ln1273_435 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_13, i4 0"   --->   Operation 2177 'bitconcatenate' 'shl_ln1273_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2178 [1/1] (0.00ns)   --->   "%sext_ln1273_626 = sext i20 %shl_ln1273_435"   --->   Operation 2178 'sext' 'sext_ln1273_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2179 [1/1] (0.80ns)   --->   "%r_V_1620 = sub i21 %sext_ln70_580, i21 %sext_ln1273_626"   --->   Operation 2179 'sub' 'r_V_1620' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2180 [1/1] (0.00ns)   --->   "%mult_V_1909 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1620, i32 10, i32 20"   --->   Operation 2180 'partselect' 'mult_V_1909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2181 [1/1] (0.00ns)   --->   "%sext_ln17_1408 = sext i11 %mult_V_1909" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2181 'sext' 'sext_ln17_1408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2182 [1/1] (0.00ns)   --->   "%a_V_15 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_174, i32 240, i32 255"   --->   Operation 2182 'partselect' 'a_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2183 [1/1] (0.00ns)   --->   "%sext_ln70_588 = sext i16 %a_V_15" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2183 'sext' 'sext_ln70_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2184 [1/1] (0.00ns)   --->   "%sext_ln70_589 = sext i16 %a_V_15" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2184 'sext' 'sext_ln70_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2185 [1/1] (0.00ns)   --->   "%sext_ln70_590 = sext i16 %a_V_15" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2185 'sext' 'sext_ln70_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2186 [1/1] (0.00ns)   --->   "%sext_ln70_591 = sext i16 %a_V_15" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2186 'sext' 'sext_ln70_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2187 [1/1] (0.00ns)   --->   "%sext_ln70_592 = sext i16 %a_V_15" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2187 'sext' 'sext_ln70_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2188 [1/1] (0.00ns)   --->   "%sext_ln70_593 = sext i16 %a_V_15" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2188 'sext' 'sext_ln70_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2189 [1/1] (0.00ns)   --->   "%sext_ln70_594 = sext i16 %a_V_15" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2189 'sext' 'sext_ln70_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2190 [1/1] (0.00ns)   --->   "%sext_ln70_595 = sext i16 %a_V_15" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2190 'sext' 'sext_ln70_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2191 [1/1] (1.94ns)   --->   "%r_V_1622 = mul i23 %sext_ln70_595, i23 8388573"   --->   Operation 2191 'mul' 'r_V_1622' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2192 [1/1] (0.00ns)   --->   "%mult_V_1910 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1622, i32 10, i32 22"   --->   Operation 2192 'partselect' 'mult_V_1910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2193 [1/1] (0.00ns)   --->   "%sext_ln17_1409 = sext i13 %mult_V_1910" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2193 'sext' 'sext_ln17_1409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2194 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %p_read_174, i32 240, i32 255"   --->   Operation 2194 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2195 [1/1] (0.00ns)   --->   "%shl_ln1273_429 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_14, i1 0"   --->   Operation 2195 'bitconcatenate' 'shl_ln1273_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2196 [1/1] (0.00ns)   --->   "%sext_ln1273_627 = sext i17 %shl_ln1273_429"   --->   Operation 2196 'sext' 'sext_ln1273_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2197 [1/1] (0.00ns)   --->   "%sext_ln1273_628 = sext i17 %shl_ln1273_429"   --->   Operation 2197 'sext' 'sext_ln1273_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2198 [1/1] (0.00ns)   --->   "%sext_ln1273_629 = sext i17 %shl_ln1273_429"   --->   Operation 2198 'sext' 'sext_ln1273_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2199 [1/1] (0.79ns)   --->   "%r_V_1623 = sub i18 0, i18 %sext_ln1273_629"   --->   Operation 2199 'sub' 'r_V_1623' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2200 [1/1] (0.00ns)   --->   "%mult_V_1911 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_1623, i32 10, i32 17"   --->   Operation 2200 'partselect' 'mult_V_1911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2201 [1/1] (0.00ns)   --->   "%sext_ln17_1410 = sext i8 %mult_V_1911" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2201 'sext' 'sext_ln17_1410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2202 [1/1] (1.94ns)   --->   "%r_V_1624 = mul i26 %sext_ln70_593, i26 67108566"   --->   Operation 2202 'mul' 'r_V_1624' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2203 [1/1] (0.00ns)   --->   "%mult_V_1912 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1624, i32 10, i32 25"   --->   Operation 2203 'partselect' 'mult_V_1912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2204 [1/1] (0.00ns)   --->   "%mult_V_1913 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_read_174, i32 248, i32 255"   --->   Operation 2204 'partselect' 'mult_V_1913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2205 [1/1] (0.00ns)   --->   "%sext_ln17_1411 = sext i8 %mult_V_1913" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2205 'sext' 'sext_ln17_1411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2206 [1/1] (1.94ns)   --->   "%r_V_1625 = mul i26 %sext_ln70_593, i26 381"   --->   Operation 2206 'mul' 'r_V_1625' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2207 [1/1] (0.00ns)   --->   "%mult_V_1914 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1625, i32 10, i32 25"   --->   Operation 2207 'partselect' 'mult_V_1914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2208 [1/1] (1.94ns)   --->   "%r_V_1626 = mul i22 %sext_ln70_592, i22 4194285"   --->   Operation 2208 'mul' 'r_V_1626' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2209 [1/1] (0.00ns)   --->   "%mult_V_1915 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1626, i32 10, i32 21"   --->   Operation 2209 'partselect' 'mult_V_1915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2210 [1/1] (0.00ns)   --->   "%sext_ln17_1412 = sext i12 %mult_V_1915" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2210 'sext' 'sext_ln17_1412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2211 [1/1] (1.94ns)   --->   "%r_V_1627 = mul i23 %sext_ln70_595, i23 52"   --->   Operation 2211 'mul' 'r_V_1627' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2212 [1/1] (0.00ns)   --->   "%mult_V_1916 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1627, i32 10, i32 22"   --->   Operation 2212 'partselect' 'mult_V_1916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2213 [1/1] (0.00ns)   --->   "%sext_ln17_1413 = sext i13 %mult_V_1916" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2213 'sext' 'sext_ln17_1413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2214 [1/1] (1.94ns)   --->   "%r_V_1628 = mul i24 %sext_ln70_591, i24 69"   --->   Operation 2214 'mul' 'r_V_1628' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2215 [1/1] (0.00ns)   --->   "%mult_V_1917 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1628, i32 10, i32 23"   --->   Operation 2215 'partselect' 'mult_V_1917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2216 [1/1] (0.00ns)   --->   "%sext_ln17_1414 = sext i14 %mult_V_1917" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2216 'sext' 'sext_ln17_1414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2217 [1/1] (0.00ns)   --->   "%mult_V_1918 = partselect i7 @_ssdm_op_PartSelect.i7.i256.i32.i32, i256 %p_read_174, i32 249, i32 255"   --->   Operation 2217 'partselect' 'mult_V_1918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2218 [1/1] (0.00ns)   --->   "%sext_ln17_1415 = sext i7 %mult_V_1918" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2218 'sext' 'sext_ln17_1415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2219 [1/1] (1.94ns)   --->   "%r_V_1629 = mul i23 %sext_ln70_595, i23 59"   --->   Operation 2219 'mul' 'r_V_1629' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2220 [1/1] (0.00ns)   --->   "%mult_V_1919 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1629, i32 10, i32 22"   --->   Operation 2220 'partselect' 'mult_V_1919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2221 [1/1] (0.00ns)   --->   "%sext_ln17_1416 = sext i13 %mult_V_1919" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2221 'sext' 'sext_ln17_1416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2222 [1/1] (1.94ns)   --->   "%r_V_1630 = mul i26 %sext_ln70_593, i26 67108534"   --->   Operation 2222 'mul' 'r_V_1630' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2223 [1/1] (0.00ns)   --->   "%mult_V_1920 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1630, i32 10, i32 25"   --->   Operation 2223 'partselect' 'mult_V_1920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2224 [1/1] (1.94ns)   --->   "%r_V_1631 = mul i23 %sext_ln70_595, i23 8388553"   --->   Operation 2224 'mul' 'r_V_1631' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2225 [1/1] (0.00ns)   --->   "%mult_V_1921 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1631, i32 10, i32 22"   --->   Operation 2225 'partselect' 'mult_V_1921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2226 [1/1] (0.00ns)   --->   "%sext_ln17_1417 = sext i13 %mult_V_1921" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2226 'sext' 'sext_ln17_1417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2227 [1/1] (1.94ns)   --->   "%r_V_1632 = mul i25 %sext_ln70_590, i25 145"   --->   Operation 2227 'mul' 'r_V_1632' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2228 [1/1] (0.00ns)   --->   "%mult_V_1922 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1632, i32 10, i32 24"   --->   Operation 2228 'partselect' 'mult_V_1922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2229 [1/1] (0.00ns)   --->   "%sext_ln818_336 = sext i15 %mult_V_1922"   --->   Operation 2229 'sext' 'sext_ln818_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2230 [1/1] (1.94ns)   --->   "%r_V_1633 = mul i23 %sext_ln70_595, i23 8388564"   --->   Operation 2230 'mul' 'r_V_1633' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2231 [1/1] (0.00ns)   --->   "%mult_V_1923 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1633, i32 10, i32 22"   --->   Operation 2231 'partselect' 'mult_V_1923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2232 [1/1] (0.00ns)   --->   "%sext_ln17_1418 = sext i13 %mult_V_1923" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2232 'sext' 'sext_ln17_1418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2233 [1/1] (1.94ns)   --->   "%r_V_1634 = mul i25 %sext_ln70_590, i25 202"   --->   Operation 2233 'mul' 'r_V_1634' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2234 [1/1] (0.00ns)   --->   "%mult_V_1924 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1634, i32 10, i32 24"   --->   Operation 2234 'partselect' 'mult_V_1924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2235 [1/1] (0.00ns)   --->   "%sext_ln818_337 = sext i15 %mult_V_1924"   --->   Operation 2235 'sext' 'sext_ln818_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2236 [1/1] (1.94ns)   --->   "%r_V_1635 = mul i25 %sext_ln70_590, i25 166"   --->   Operation 2236 'mul' 'r_V_1635' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2237 [1/1] (0.00ns)   --->   "%mult_V_1925 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1635, i32 10, i32 24"   --->   Operation 2237 'partselect' 'mult_V_1925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2238 [1/1] (0.00ns)   --->   "%sext_ln818_338 = sext i15 %mult_V_1925"   --->   Operation 2238 'sext' 'sext_ln818_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2239 [1/1] (0.78ns)   --->   "%r_V_1636 = sub i17 0, i17 %sext_ln70_594"   --->   Operation 2239 'sub' 'r_V_1636' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2240 [1/1] (0.00ns)   --->   "%mult_V_1926 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_1636, i32 10, i32 16"   --->   Operation 2240 'partselect' 'mult_V_1926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2241 [1/1] (0.00ns)   --->   "%sext_ln17_1419 = sext i7 %mult_V_1926" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2241 'sext' 'sext_ln17_1419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2242 [1/1] (0.00ns)   --->   "%shl_ln1273_430 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %tmp_14, i3 0"   --->   Operation 2242 'bitconcatenate' 'shl_ln1273_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2243 [1/1] (0.00ns)   --->   "%sext_ln1273_630 = sext i19 %shl_ln1273_430"   --->   Operation 2243 'sext' 'sext_ln1273_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2244 [1/1] (0.00ns)   --->   "%sext_ln1273_631 = sext i19 %shl_ln1273_430"   --->   Operation 2244 'sext' 'sext_ln1273_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2245 [1/1] (0.80ns)   --->   "%r_V_1637 = sub i20 %sext_ln1273_628, i20 %sext_ln1273_631"   --->   Operation 2245 'sub' 'r_V_1637' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2246 [1/1] (0.00ns)   --->   "%mult_V_1927 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1637, i32 10, i32 19"   --->   Operation 2246 'partselect' 'mult_V_1927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2247 [1/1] (0.00ns)   --->   "%sext_ln17_1420 = sext i10 %mult_V_1927" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2247 'sext' 'sext_ln17_1420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2248 [1/1] (1.94ns)   --->   "%r_V_1638 = mul i23 %sext_ln70_595, i23 45"   --->   Operation 2248 'mul' 'r_V_1638' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2249 [1/1] (0.00ns)   --->   "%mult_V_1928 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1638, i32 10, i32 22"   --->   Operation 2249 'partselect' 'mult_V_1928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2250 [1/1] (0.00ns)   --->   "%sext_ln17_1421 = sext i13 %mult_V_1928" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2250 'sext' 'sext_ln17_1421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2251 [1/1] (0.00ns)   --->   "%shl_ln1273_431 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_14, i6 0"   --->   Operation 2251 'bitconcatenate' 'shl_ln1273_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2252 [1/1] (0.00ns)   --->   "%sext_ln1273_632 = sext i22 %shl_ln1273_431"   --->   Operation 2252 'sext' 'sext_ln1273_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2253 [1/1] (0.82ns)   --->   "%r_V_1639 = add i23 %sext_ln1273_632, i23 %sext_ln1273_630"   --->   Operation 2253 'add' 'r_V_1639' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2254 [1/1] (0.00ns)   --->   "%mult_V_1929 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1639, i32 10, i32 22"   --->   Operation 2254 'partselect' 'mult_V_1929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2255 [1/1] (0.00ns)   --->   "%sext_ln17_1422 = sext i13 %mult_V_1929" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2255 'sext' 'sext_ln17_1422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2256 [1/1] (1.94ns)   --->   "%r_V_1640 = mul i25 %sext_ln70_590, i25 176"   --->   Operation 2256 'mul' 'r_V_1640' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2257 [1/1] (0.00ns)   --->   "%mult_V_1930 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1640, i32 10, i32 24"   --->   Operation 2257 'partselect' 'mult_V_1930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2258 [1/1] (0.00ns)   --->   "%sext_ln818_339 = sext i15 %mult_V_1930"   --->   Operation 2258 'sext' 'sext_ln818_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2259 [1/1] (1.94ns)   --->   "%r_V_1641 = mul i25 %sext_ln70_590, i25 33554273"   --->   Operation 2259 'mul' 'r_V_1641' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2260 [1/1] (0.00ns)   --->   "%mult_V_1931 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1641, i32 10, i32 24"   --->   Operation 2260 'partselect' 'mult_V_1931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2261 [1/1] (0.00ns)   --->   "%sext_ln818_340 = sext i15 %mult_V_1931"   --->   Operation 2261 'sext' 'sext_ln818_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2262 [1/1] (1.94ns)   --->   "%mul_ln1270_118 = mul i26 %sext_ln70_593, i26 67108273"   --->   Operation 2262 'mul' 'mul_ln1270_118' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2263 [1/1] (0.00ns)   --->   "%mult_V_1932 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_118, i32 10, i32 25"   --->   Operation 2263 'partselect' 'mult_V_1932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2264 [1/1] (1.94ns)   --->   "%r_V_1642 = mul i24 %sext_ln70_591, i24 16777124"   --->   Operation 2264 'mul' 'r_V_1642' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2265 [1/1] (0.00ns)   --->   "%mult_V_1933 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1642, i32 10, i32 23"   --->   Operation 2265 'partselect' 'mult_V_1933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2266 [1/1] (0.00ns)   --->   "%sext_ln17_1423 = sext i14 %mult_V_1933" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2266 'sext' 'sext_ln17_1423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2267 [1/1] (1.94ns)   --->   "%r_V_1643 = mul i25 %sext_ln70_590, i25 33554281"   --->   Operation 2267 'mul' 'r_V_1643' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2268 [1/1] (0.00ns)   --->   "%mult_V_1934 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1643, i32 10, i32 24"   --->   Operation 2268 'partselect' 'mult_V_1934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2269 [1/1] (0.00ns)   --->   "%sext_ln818_341 = sext i15 %mult_V_1934"   --->   Operation 2269 'sext' 'sext_ln818_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2270 [1/1] (0.00ns)   --->   "%shl_ln1273_432 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %tmp_14, i2 0"   --->   Operation 2270 'bitconcatenate' 'shl_ln1273_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2271 [1/1] (0.00ns)   --->   "%sext_ln1273_633 = sext i18 %shl_ln1273_432"   --->   Operation 2271 'sext' 'sext_ln1273_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2272 [1/1] (0.79ns)   --->   "%r_V_1644 = sub i19 0, i19 %sext_ln1273_633"   --->   Operation 2272 'sub' 'r_V_1644' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2273 [1/1] (0.00ns)   --->   "%mult_V_1935 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1644, i32 10, i32 18"   --->   Operation 2273 'partselect' 'mult_V_1935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2274 [1/1] (0.00ns)   --->   "%sext_ln17_1424 = sext i9 %mult_V_1935" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2274 'sext' 'sext_ln17_1424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2275 [1/1] (1.94ns)   --->   "%r_V_1645 = mul i26 %sext_ln70_593, i26 67108560"   --->   Operation 2275 'mul' 'r_V_1645' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2276 [1/1] (0.00ns)   --->   "%mult_V_1936 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1645, i32 10, i32 25"   --->   Operation 2276 'partselect' 'mult_V_1936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2277 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_596 = sub i20 0, i20 %sext_ln1273_631"   --->   Operation 2277 'sub' 'sub_ln1273_596' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2278 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_1646 = sub i20 %sub_ln1273_596, i20 %sext_ln70_588"   --->   Operation 2278 'sub' 'r_V_1646' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2279 [1/1] (0.00ns)   --->   "%mult_V_1937 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_1646, i32 10, i32 19"   --->   Operation 2279 'partselect' 'mult_V_1937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2280 [1/1] (0.00ns)   --->   "%sext_ln17_1425 = sext i10 %mult_V_1937" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2280 'sext' 'sext_ln17_1425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2281 [1/1] (1.94ns)   --->   "%r_V_1647 = mul i23 %sext_ln70_595, i23 8388566"   --->   Operation 2281 'mul' 'r_V_1647' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2282 [1/1] (0.00ns)   --->   "%mult_V_1938 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1647, i32 10, i32 22"   --->   Operation 2282 'partselect' 'mult_V_1938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2283 [1/1] (0.00ns)   --->   "%sext_ln17_1426 = sext i13 %mult_V_1938" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2283 'sext' 'sext_ln17_1426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2284 [1/1] (0.00ns)   --->   "%shl_ln1273_433 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %tmp_14, i5 0"   --->   Operation 2284 'bitconcatenate' 'shl_ln1273_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2285 [1/1] (0.00ns)   --->   "%sext_ln1273_634 = sext i21 %shl_ln1273_433"   --->   Operation 2285 'sext' 'sext_ln1273_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2286 [1/1] (0.81ns)   --->   "%r_V_1648 = add i22 %sext_ln1273_634, i22 %sext_ln70_592"   --->   Operation 2286 'add' 'r_V_1648' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2287 [1/1] (0.00ns)   --->   "%mult_V_1939 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1648, i32 10, i32 21"   --->   Operation 2287 'partselect' 'mult_V_1939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2288 [1/1] (0.00ns)   --->   "%sext_ln17_1427 = sext i12 %mult_V_1939" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2288 'sext' 'sext_ln17_1427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2289 [1/1] (0.00ns)   --->   "%shl_ln1273_434 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %tmp_14, i4 0"   --->   Operation 2289 'bitconcatenate' 'shl_ln1273_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2290 [1/1] (0.00ns)   --->   "%sext_ln1273_635 = sext i20 %shl_ln1273_434"   --->   Operation 2290 'sext' 'sext_ln1273_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2291 [1/1] (0.80ns)   --->   "%r_V_1649 = add i21 %sext_ln1273_635, i21 %sext_ln1273_627"   --->   Operation 2291 'add' 'r_V_1649' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2292 [1/1] (0.00ns)   --->   "%mult_V_1940 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_1649, i32 10, i32 20"   --->   Operation 2292 'partselect' 'mult_V_1940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2293 [1/1] (0.00ns)   --->   "%sext_ln17_1428 = sext i11 %mult_V_1940" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2293 'sext' 'sext_ln17_1428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2294 [1/1] (1.94ns)   --->   "%r_V_1650 = mul i26 %sext_ln70_593, i26 376"   --->   Operation 2294 'mul' 'r_V_1650' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2295 [1/1] (0.00ns)   --->   "%mult_V_1941 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1650, i32 10, i32 25"   --->   Operation 2295 'partselect' 'mult_V_1941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2296 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_598 = sub i22 0, i22 %sext_ln1273_634"   --->   Operation 2296 'sub' 'sub_ln1273_598' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2297 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1651 = sub i22 %sub_ln1273_598, i22 %sext_ln70_592"   --->   Operation 2297 'sub' 'r_V_1651' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2298 [1/1] (0.00ns)   --->   "%mult_V_1942 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1651, i32 10, i32 21"   --->   Operation 2298 'partselect' 'mult_V_1942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2299 [1/1] (0.00ns)   --->   "%sext_ln17_1429 = sext i12 %mult_V_1942" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2299 'sext' 'sext_ln17_1429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2300 [1/1] (0.00ns)   --->   "%sext_ln17_1430 = sext i12 %mult_V_1942" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2300 'sext' 'sext_ln17_1430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2301 [1/1] (1.94ns)   --->   "%r_V_1652 = mul i26 %sext_ln70_593, i26 388"   --->   Operation 2301 'mul' 'r_V_1652' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2302 [1/1] (0.00ns)   --->   "%mult_V_1943 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1652, i32 10, i32 25"   --->   Operation 2302 'partselect' 'mult_V_1943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2303 [1/1] (1.94ns)   --->   "%mul_ln1270_119 = mul i26 %sext_ln70_593, i26 67108253"   --->   Operation 2303 'mul' 'mul_ln1270_119' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2304 [1/1] (0.00ns)   --->   "%mult_V_1944 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_119, i32 10, i32 25"   --->   Operation 2304 'partselect' 'mult_V_1944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2305 [1/1] (1.94ns)   --->   "%r_V_1653 = mul i25 %sext_ln70_590, i25 33554258"   --->   Operation 2305 'mul' 'r_V_1653' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2306 [1/1] (0.00ns)   --->   "%mult_V_1945 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1653, i32 10, i32 24"   --->   Operation 2306 'partselect' 'mult_V_1945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2307 [1/1] (0.00ns)   --->   "%sext_ln818_342 = sext i15 %mult_V_1945"   --->   Operation 2307 'sext' 'sext_ln818_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2308 [1/1] (1.94ns)   --->   "%r_V_1654 = mul i25 %sext_ln70_590, i25 164"   --->   Operation 2308 'mul' 'r_V_1654' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2309 [1/1] (0.00ns)   --->   "%mult_V_1946 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1654, i32 10, i32 24"   --->   Operation 2309 'partselect' 'mult_V_1946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2310 [1/1] (0.00ns)   --->   "%sext_ln818_343 = sext i15 %mult_V_1946"   --->   Operation 2310 'sext' 'sext_ln818_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2311 [1/1] (0.79ns)   --->   "%r_V_1655 = sub i19 %sext_ln1273_633, i19 %sext_ln70_589"   --->   Operation 2311 'sub' 'r_V_1655' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2312 [1/1] (0.00ns)   --->   "%mult_V_1947 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1655, i32 10, i32 18"   --->   Operation 2312 'partselect' 'mult_V_1947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2313 [1/1] (0.00ns)   --->   "%sext_ln17_1431 = sext i9 %mult_V_1947" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2313 'sext' 'sext_ln17_1431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2314 [1/1] (1.94ns)   --->   "%r_V_1656 = mul i26 %sext_ln70_593, i26 67108449"   --->   Operation 2314 'mul' 'r_V_1656' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2315 [1/1] (0.00ns)   --->   "%mult_V_1948 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1656, i32 10, i32 25"   --->   Operation 2315 'partselect' 'mult_V_1948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2316 [1/1] (1.94ns)   --->   "%r_V_1657 = mul i26 %sext_ln70_593, i26 363"   --->   Operation 2316 'mul' 'r_V_1657' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2317 [1/1] (0.00ns)   --->   "%mult_V_1949 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1657, i32 10, i32 25"   --->   Operation 2317 'partselect' 'mult_V_1949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2318 [1/1] (1.94ns)   --->   "%r_V_1658 = mul i24 %sext_ln70_591, i24 97"   --->   Operation 2318 'mul' 'r_V_1658' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2319 [1/1] (0.00ns)   --->   "%mult_V_1950 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_1658, i32 10, i32 23"   --->   Operation 2319 'partselect' 'mult_V_1950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2320 [1/1] (0.00ns)   --->   "%sext_ln17_1432 = sext i14 %mult_V_1950" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2320 'sext' 'sext_ln17_1432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2321 [1/1] (1.94ns)   --->   "%r_V_1659 = mul i22 %sext_ln70_592, i22 4194279"   --->   Operation 2321 'mul' 'r_V_1659' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2322 [1/1] (0.00ns)   --->   "%mult_V_1951 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_1659, i32 10, i32 21"   --->   Operation 2322 'partselect' 'mult_V_1951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2323 [1/1] (0.00ns)   --->   "%sext_ln17_1433 = sext i12 %mult_V_1951" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2323 'sext' 'sext_ln17_1433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2324 [1/1] (1.94ns)   --->   "%r_V_1660 = mul i23 %sext_ln70_595, i23 47"   --->   Operation 2324 'mul' 'r_V_1660' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2325 [1/1] (0.00ns)   --->   "%mult_V_1952 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_1660, i32 10, i32 22"   --->   Operation 2325 'partselect' 'mult_V_1952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2326 [1/1] (0.00ns)   --->   "%sext_ln17_1434 = sext i13 %mult_V_1952" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2326 'sext' 'sext_ln17_1434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2327 [1/1] (1.94ns)   --->   "%r_V_1661 = mul i25 %sext_ln70_590, i25 131"   --->   Operation 2327 'mul' 'r_V_1661' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2328 [1/1] (0.00ns)   --->   "%mult_V_1953 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_1661, i32 10, i32 24"   --->   Operation 2328 'partselect' 'mult_V_1953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2329 [1/1] (0.00ns)   --->   "%sext_ln818_344 = sext i15 %mult_V_1953"   --->   Operation 2329 'sext' 'sext_ln818_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2330 [1/1] (0.00ns)   --->   "%mult_V_1954 = partselect i6 @_ssdm_op_PartSelect.i6.i256.i32.i32, i256 %p_read_174, i32 250, i32 255"   --->   Operation 2330 'partselect' 'mult_V_1954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2331 [1/1] (0.00ns)   --->   "%sext_ln17_1435 = sext i6 %mult_V_1954" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2331 'sext' 'sext_ln17_1435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2332 [1/1] (0.79ns)   --->   "%r_V_1662 = sub i19 %sext_ln70_589, i19 %sext_ln1273_633"   --->   Operation 2332 'sub' 'r_V_1662' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2333 [1/1] (0.00ns)   --->   "%mult_V_1955 = partselect i9 @_ssdm_op_PartSelect.i9.i19.i32.i32, i19 %r_V_1662, i32 10, i32 18"   --->   Operation 2333 'partselect' 'mult_V_1955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2334 [1/1] (0.00ns)   --->   "%sext_ln17_1436 = sext i9 %mult_V_1955" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2334 'sext' 'sext_ln17_1436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2335 [1/1] (1.94ns)   --->   "%r_V_1663 = mul i26 %sext_ln70_593, i26 67108402"   --->   Operation 2335 'mul' 'r_V_1663' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2336 [1/1] (0.00ns)   --->   "%mult_V_1956 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_1663, i32 10, i32 25"   --->   Operation 2336 'partselect' 'mult_V_1956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2337 [1/1] (0.71ns)   --->   "%add_ln813 = add i9 %sext_ln17_1018, i9 321"   --->   Operation 2337 'add' 'add_ln813' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2338 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i9 %add_ln813"   --->   Operation 2338 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2339 [1/1] (0.70ns)   --->   "%add_ln813_2135 = add i8 %sext_ln17_1279, i8 %sext_ln17_1312"   --->   Operation 2339 'add' 'add_ln813_2135' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2340 [1/1] (0.00ns)   --->   "%sext_ln813_1489 = sext i8 %add_ln813_2135"   --->   Operation 2340 'sext' 'sext_ln813_1489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2341 [1/1] (0.70ns)   --->   "%add_ln813_2136 = add i9 %sext_ln813_1489, i9 %sext_ln17_1172"   --->   Operation 2341 'add' 'add_ln813_2136' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2342 [1/1] (0.00ns)   --->   "%sext_ln813_1490 = sext i9 %add_ln813_2136"   --->   Operation 2342 'sext' 'sext_ln813_1490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2343 [1/1] (0.71ns)   --->   "%add_ln813_2137 = add i10 %sext_ln813_1490, i10 %sext_ln813"   --->   Operation 2343 'add' 'add_ln813_2137' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2344 [1/1] (0.70ns)   --->   "%add_ln813_2138 = add i8 %sext_ln17_1017, i8 %sext_ln17_1057"   --->   Operation 2344 'add' 'add_ln813_2138' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2345 [1/1] (0.00ns)   --->   "%sext_ln813_1492 = sext i8 %add_ln813_2138"   --->   Operation 2345 'sext' 'sext_ln813_1492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2346 [1/1] (0.70ns)   --->   "%add_ln813_2139 = add i8 %sext_ln17_1093, i8 %sext_ln17_1112"   --->   Operation 2346 'add' 'add_ln813_2139' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2347 [1/1] (0.00ns)   --->   "%sext_ln813_1493 = sext i8 %add_ln813_2139"   --->   Operation 2347 'sext' 'sext_ln813_1493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2348 [1/1] (0.70ns)   --->   "%add_ln813_2140 = add i9 %sext_ln813_1493, i9 %sext_ln17_1073"   --->   Operation 2348 'add' 'add_ln813_2140' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2349 [1/1] (0.00ns)   --->   "%sext_ln813_1494 = sext i9 %add_ln813_2140"   --->   Operation 2349 'sext' 'sext_ln813_1494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2350 [1/1] (0.71ns)   --->   "%add_ln813_2141 = add i10 %sext_ln813_1494, i10 %sext_ln813_1492"   --->   Operation 2350 'add' 'add_ln813_2141' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2351 [1/1] (0.00ns)   --->   "%sext_ln813_1495 = sext i10 %add_ln813_2141"   --->   Operation 2351 'sext' 'sext_ln813_1495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2352 [1/1] (0.70ns)   --->   "%add_ln813_2142 = add i8 %sext_ln17_1218, i8 %sext_ln17_1248"   --->   Operation 2352 'add' 'add_ln813_2142' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2353 [1/1] (0.00ns)   --->   "%sext_ln813_1496 = sext i8 %add_ln813_2142"   --->   Operation 2353 'sext' 'sext_ln813_1496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2354 [1/1] (0.70ns)   --->   "%add_ln813_2143 = add i9 %sext_ln813_1496, i9 %sext_ln17_1172"   --->   Operation 2354 'add' 'add_ln813_2143' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2355 [1/1] (0.00ns)   --->   "%sext_ln813_1497 = sext i9 %add_ln813_2143"   --->   Operation 2355 'sext' 'sext_ln813_1497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2356 [1/1] (0.70ns)   --->   "%add_ln813_2144 = add i8 %sext_ln17_1339, i8 246"   --->   Operation 2356 'add' 'add_ln813_2144' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2357 [1/1] (0.00ns)   --->   "%sext_ln813_1498 = sext i8 %add_ln813_2144"   --->   Operation 2357 'sext' 'sext_ln813_1498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2358 [1/1] (0.70ns)   --->   "%add_ln813_2145 = add i9 %sext_ln813_1498, i9 %sext_ln17_1278"   --->   Operation 2358 'add' 'add_ln813_2145' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2359 [1/1] (0.00ns)   --->   "%sext_ln813_1499 = sext i9 %add_ln813_2145"   --->   Operation 2359 'sext' 'sext_ln813_1499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2360 [1/1] (0.71ns)   --->   "%add_ln813_2146 = add i10 %sext_ln813_1499, i10 %sext_ln813_1497"   --->   Operation 2360 'add' 'add_ln813_2146' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2361 [1/1] (0.00ns)   --->   "%sext_ln813_1500 = sext i10 %add_ln813_2146"   --->   Operation 2361 'sext' 'sext_ln813_1500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2362 [1/1] (0.72ns)   --->   "%add_ln813_2147 = add i11 %sext_ln813_1500, i11 %sext_ln813_1495"   --->   Operation 2362 'add' 'add_ln813_2147' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2363 [1/1] (0.70ns)   --->   "%add_ln813_2148 = add i8 %sext_ln17_1003, i8 %sext_ln17_1093"   --->   Operation 2363 'add' 'add_ln813_2148' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2364 [1/1] (0.00ns)   --->   "%sext_ln813_1502 = sext i8 %add_ln813_2148"   --->   Operation 2364 'sext' 'sext_ln813_1502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2365 [1/1] (0.70ns)   --->   "%add_ln813_2149 = add i8 %sext_ln17_1171, i8 %sext_ln17_1248"   --->   Operation 2365 'add' 'add_ln813_2149' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2366 [1/1] (0.00ns)   --->   "%sext_ln813_1503 = sext i8 %add_ln813_2149"   --->   Operation 2366 'sext' 'sext_ln813_1503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2367 [1/1] (0.70ns)   --->   "%add_ln813_2150 = add i9 %sext_ln813_1503, i9 %sext_ln17_1111"   --->   Operation 2367 'add' 'add_ln813_2150' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2368 [1/1] (0.00ns)   --->   "%sext_ln813_1504 = sext i9 %add_ln813_2150"   --->   Operation 2368 'sext' 'sext_ln813_1504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2369 [1/1] (0.71ns)   --->   "%add_ln813_2151 = add i10 %sext_ln813_1504, i10 %sext_ln813_1502"   --->   Operation 2369 'add' 'add_ln813_2151' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2370 [1/1] (0.00ns)   --->   "%sext_ln813_1505 = sext i10 %add_ln813_2151"   --->   Operation 2370 'sext' 'sext_ln813_1505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2371 [1/1] (0.00ns)   --->   "%sext_ln813_1506 = sext i8 %add_ln813_2135"   --->   Operation 2371 'sext' 'sext_ln813_1506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2372 [1/1] (0.70ns)   --->   "%add_ln813_2152 = add i8 %sext_ln17_1396, i8 242"   --->   Operation 2372 'add' 'add_ln813_2152' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2373 [1/1] (0.00ns)   --->   "%sext_ln813_1507 = sext i8 %add_ln813_2152"   --->   Operation 2373 'sext' 'sext_ln813_1507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2374 [1/1] (0.70ns)   --->   "%add_ln813_2153 = add i9 %sext_ln813_1507, i9 %sext_ln17_1369"   --->   Operation 2374 'add' 'add_ln813_2153' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2375 [1/1] (0.00ns)   --->   "%sext_ln813_1508 = sext i9 %add_ln813_2153"   --->   Operation 2375 'sext' 'sext_ln813_1508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2376 [1/1] (0.71ns)   --->   "%add_ln813_2154 = add i10 %sext_ln813_1508, i10 %sext_ln813_1506"   --->   Operation 2376 'add' 'add_ln813_2154' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2377 [1/1] (0.00ns)   --->   "%sext_ln813_1509 = sext i10 %add_ln813_2154"   --->   Operation 2377 'sext' 'sext_ln813_1509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2378 [1/1] (0.72ns)   --->   "%add_ln813_2155 = add i11 %sext_ln813_1509, i11 %sext_ln813_1505"   --->   Operation 2378 'add' 'add_ln813_2155' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2379 [1/1] (0.70ns)   --->   "%add_ln813_2156 = add i9 %sext_ln17_1018, i9 420"   --->   Operation 2379 'add' 'add_ln813_2156' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2380 [1/1] (0.00ns)   --->   "%sext_ln813_1511 = sext i9 %add_ln813_2156"   --->   Operation 2380 'sext' 'sext_ln813_1511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2381 [1/1] (0.70ns)   --->   "%add_ln813_2157 = add i8 %sext_ln17_1072, i8 %sext_ln17_1093"   --->   Operation 2381 'add' 'add_ln813_2157' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2382 [1/1] (0.00ns)   --->   "%sext_ln813_1512 = sext i8 %add_ln813_2157"   --->   Operation 2382 'sext' 'sext_ln813_1512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2383 [1/1] (0.70ns)   --->   "%add_ln813_2158 = add i9 %sext_ln813_1512, i9 %sext_ln17_1056"   --->   Operation 2383 'add' 'add_ln813_2158' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2384 [1/1] (0.00ns)   --->   "%sext_ln813_1513 = sext i9 %add_ln813_2158"   --->   Operation 2384 'sext' 'sext_ln813_1513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2385 [1/1] (0.71ns)   --->   "%add_ln813_2159 = add i10 %sext_ln813_1513, i10 %sext_ln813_1511"   --->   Operation 2385 'add' 'add_ln813_2159' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2386 [1/1] (0.00ns)   --->   "%sext_ln813_1514 = sext i10 %add_ln813_2159"   --->   Operation 2386 'sext' 'sext_ln813_1514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2387 [1/1] (0.70ns)   --->   "%add_ln813_2160 = add i8 %sext_ln17_1145, i8 %sext_ln17_1218"   --->   Operation 2387 'add' 'add_ln813_2160' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2388 [1/1] (0.00ns)   --->   "%sext_ln813_1515 = sext i8 %add_ln813_2160"   --->   Operation 2388 'sext' 'sext_ln813_1515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2389 [1/1] (0.70ns)   --->   "%add_ln813_2161 = add i8 %sext_ln17_1339, i8 %sext_ln17_1396"   --->   Operation 2389 'add' 'add_ln813_2161' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2390 [1/1] (0.00ns)   --->   "%sext_ln813_1516 = sext i8 %add_ln813_2161"   --->   Operation 2390 'sext' 'sext_ln813_1516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2391 [1/1] (0.70ns)   --->   "%add_ln813_2162 = add i9 %sext_ln813_1516, i9 %sext_ln17_1278"   --->   Operation 2391 'add' 'add_ln813_2162' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2392 [1/1] (0.00ns)   --->   "%sext_ln813_1517 = sext i9 %add_ln813_2162"   --->   Operation 2392 'sext' 'sext_ln813_1517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2393 [1/1] (0.71ns)   --->   "%add_ln813_2163 = add i10 %sext_ln813_1517, i10 %sext_ln813_1515"   --->   Operation 2393 'add' 'add_ln813_2163' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2394 [1/1] (0.00ns)   --->   "%sext_ln813_1518 = sext i10 %add_ln813_2163"   --->   Operation 2394 'sext' 'sext_ln813_1518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2395 [1/1] (0.72ns)   --->   "%add_ln813_2164 = add i11 %sext_ln813_1518, i11 %sext_ln813_1514"   --->   Operation 2395 'add' 'add_ln813_2164' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2396 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2165 = add i10 %sext_ln17_1002, i10 813"   --->   Operation 2396 'add' 'add_ln813_2165' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2397 [1/1] (0.70ns)   --->   "%add_ln813_2166 = add i9 %sext_ln813_1493, i9 %sext_ln17_1056"   --->   Operation 2397 'add' 'add_ln813_2166' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2398 [1/1] (0.00ns)   --->   "%sext_ln813_1520 = sext i9 %add_ln813_2166"   --->   Operation 2398 'sext' 'sext_ln813_1520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2399 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_2167 = add i10 %sext_ln813_1520, i10 %add_ln813_2165"   --->   Operation 2399 'add' 'add_ln813_2167' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2400 [1/1] (0.70ns)   --->   "%add_ln813_2168 = add i8 %sext_ln17_1145, i8 %sext_ln17_1279"   --->   Operation 2400 'add' 'add_ln813_2168' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2401 [1/1] (0.00ns)   --->   "%sext_ln813_1522 = sext i8 %add_ln813_2168"   --->   Operation 2401 'sext' 'sext_ln813_1522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2402 [1/1] (0.70ns)   --->   "%add_ln813_2169 = add i8 %sext_ln17_1368, i8 %sext_ln17_1396"   --->   Operation 2402 'add' 'add_ln813_2169' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2403 [1/1] (0.00ns)   --->   "%sext_ln813_1523 = sext i8 %add_ln813_2169"   --->   Operation 2403 'sext' 'sext_ln813_1523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2404 [1/1] (0.70ns)   --->   "%add_ln813_2170 = add i9 %sext_ln813_1523, i9 %sext_ln17_1338"   --->   Operation 2404 'add' 'add_ln813_2170' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2405 [1/1] (0.00ns)   --->   "%sext_ln813_1524 = sext i9 %add_ln813_2170"   --->   Operation 2405 'sext' 'sext_ln813_1524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2406 [1/1] (0.71ns)   --->   "%add_ln813_2171 = add i10 %sext_ln813_1524, i10 %sext_ln813_1522"   --->   Operation 2406 'add' 'add_ln813_2171' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2407 [1/1] (0.70ns)   --->   "%add_ln813_2173 = add i8 %sext_ln17_1112, i8 %sext_ln17_1145"   --->   Operation 2407 'add' 'add_ln813_2173' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2408 [1/1] (0.00ns)   --->   "%sext_ln813_1527 = sext i8 %add_ln813_2173"   --->   Operation 2408 'sext' 'sext_ln813_1527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2409 [1/1] (0.70ns)   --->   "%add_ln813_2174 = add i9 %sext_ln813_1527, i9 403"   --->   Operation 2409 'add' 'add_ln813_2174' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2410 [1/1] (0.00ns)   --->   "%sext_ln813_1528 = sext i9 %add_ln813_2174"   --->   Operation 2410 'sext' 'sext_ln813_1528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2411 [1/1] (0.70ns)   --->   "%add_ln813_2175 = add i8 %sext_ln17_1171, i8 %sext_ln17_1218"   --->   Operation 2411 'add' 'add_ln813_2175' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2412 [1/1] (0.00ns)   --->   "%sext_ln813_1529 = sext i8 %add_ln813_2175"   --->   Operation 2412 'sext' 'sext_ln813_1529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2413 [1/1] (0.70ns)   --->   "%add_ln813_2176 = add i8 %sext_ln17_1248, i8 %sext_ln17_1396"   --->   Operation 2413 'add' 'add_ln813_2176' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2414 [1/1] (0.00ns)   --->   "%sext_ln813_1530 = sext i8 %add_ln813_2176"   --->   Operation 2414 'sext' 'sext_ln813_1530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2415 [1/1] (0.70ns)   --->   "%add_ln813_2177 = add i9 %sext_ln813_1530, i9 %sext_ln813_1529"   --->   Operation 2415 'add' 'add_ln813_2177' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2416 [1/1] (0.00ns)   --->   "%sext_ln813_1531 = sext i9 %add_ln813_2177"   --->   Operation 2416 'sext' 'sext_ln813_1531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2417 [1/1] (0.71ns)   --->   "%add_ln813_2178 = add i10 %sext_ln813_1531, i10 %sext_ln813_1528"   --->   Operation 2417 'add' 'add_ln813_2178' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2418 [1/1] (0.70ns)   --->   "%add_ln813_2179 = add i8 %sext_ln17, i8 173"   --->   Operation 2418 'add' 'add_ln813_2179' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2419 [1/1] (0.00ns)   --->   "%sext_ln813_1533 = sext i8 %add_ln813_2179"   --->   Operation 2419 'sext' 'sext_ln813_1533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2420 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2180 = add i16 %sext_ln818_289, i16 %sext_ln818_296"   --->   Operation 2420 'add' 'add_ln813_2180' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2421 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2181 = add i16 %add_ln813_2180, i16 %sext_ln818_272"   --->   Operation 2421 'add' 'add_ln813_2181' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2422 [1/1] (0.74ns)   --->   "%add_ln813_2182 = add i13 %sext_ln17_1069, i13 %sext_ln17_1015"   --->   Operation 2422 'add' 'add_ln813_2182' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2423 [1/1] (0.00ns)   --->   "%sext_ln813_1534 = sext i13 %add_ln813_2182"   --->   Operation 2423 'sext' 'sext_ln813_1534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2424 [1/1] (0.75ns)   --->   "%add_ln813_2183 = add i14 %sext_ln813_1534, i14 %sext_ln17_1409"   --->   Operation 2424 'add' 'add_ln813_2183' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2425 [1/1] (0.71ns)   --->   "%add_ln813_2185 = add i10 %sext_ln17_1335, i10 %sext_ln813_1533"   --->   Operation 2425 'add' 'add_ln813_2185' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2426 [1/1] (0.00ns)   --->   "%sext_ln813_1536 = sext i10 %add_ln813_2185"   --->   Operation 2426 'sext' 'sext_ln813_1536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2427 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2186 = add i11 %sext_ln813_1536, i11 %sext_ln17_1269"   --->   Operation 2427 'add' 'add_ln813_2186' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2428 [1/1] (0.70ns)   --->   "%add_ln813_2187 = add i8 %sext_ln17_1110, i8 %sext_ln17_1171"   --->   Operation 2428 'add' 'add_ln813_2187' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2429 [1/1] (0.00ns)   --->   "%sext_ln813_1537 = sext i8 %add_ln813_2187"   --->   Operation 2429 'sext' 'sext_ln813_1537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2430 [1/1] (0.70ns)   --->   "%add_ln813_2188 = add i9 %sext_ln813_1537, i9 %sext_ln17_1045"   --->   Operation 2430 'add' 'add_ln813_2188' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2431 [1/1] (0.00ns)   --->   "%sext_ln813_1538 = sext i9 %add_ln813_2188"   --->   Operation 2431 'sext' 'sext_ln813_1538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2432 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_2189 = add i11 %sext_ln813_1538, i11 %add_ln813_2186"   --->   Operation 2432 'add' 'add_ln813_2189' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2433 [1/1] (0.71ns)   --->   "%add_ln813_2191 = add i10 %sext_ln17_1047, i10 %sext_ln17_1071"   --->   Operation 2433 'add' 'add_ln813_2191' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2434 [1/1] (0.00ns)   --->   "%sext_ln813_1540 = sext i10 %add_ln813_2191"   --->   Operation 2434 'sext' 'sext_ln813_1540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2435 [1/1] (0.77ns)   --->   "%add_ln813_2192 = add i16 %sext_ln813_1540, i16 %sext_ln818_315"   --->   Operation 2435 'add' 'add_ln813_2192' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2436 [1/1] (0.71ns)   --->   "%add_ln813_2193 = add i10 %sext_ln17_1088, i10 %sext_ln17_1136"   --->   Operation 2436 'add' 'add_ln813_2193' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2437 [1/1] (0.00ns)   --->   "%sext_ln813_1541 = sext i10 %add_ln813_2193"   --->   Operation 2437 'sext' 'sext_ln813_1541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2438 [1/1] (0.71ns)   --->   "%add_ln813_2194 = add i10 %sext_ln17_1211, i10 %sext_ln17_1395"   --->   Operation 2438 'add' 'add_ln813_2194' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2439 [1/1] (0.00ns)   --->   "%sext_ln813_1542 = sext i10 %add_ln813_2194"   --->   Operation 2439 'sext' 'sext_ln813_1542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2440 [1/1] (0.72ns)   --->   "%add_ln813_2195 = add i11 %sext_ln813_1542, i11 %sext_ln813_1541"   --->   Operation 2440 'add' 'add_ln813_2195' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2441 [1/1] (0.71ns)   --->   "%add_ln813_2197 = add i9 %sext_ln17_995, i9 180"   --->   Operation 2441 'add' 'add_ln813_2197' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2442 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i9 %add_ln813_2197"   --->   Operation 2442 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2443 [1/1] (0.70ns)   --->   "%add_ln813_2198 = add i9 %sext_ln17_1410, i9 %sext_ln17_1111"   --->   Operation 2443 'add' 'add_ln813_2198' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2444 [1/1] (0.00ns)   --->   "%sext_ln813_1544 = sext i9 %add_ln813_2198"   --->   Operation 2444 'sext' 'sext_ln813_1544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2445 [1/1] (0.71ns)   --->   "%add_ln813_2199 = add i10 %sext_ln813_1544, i10 %zext_ln813"   --->   Operation 2445 'add' 'add_ln813_2199' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2446 [1/1] (0.00ns)   --->   "%sext_ln813_1545 = sext i10 %add_ln813_2199"   --->   Operation 2446 'sext' 'sext_ln813_1545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2447 [1/1] (0.70ns)   --->   "%add_ln813_2200 = add i8 %sext_ln17_1241, i8 %sext_ln17_1270"   --->   Operation 2447 'add' 'add_ln813_2200' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2448 [1/1] (0.00ns)   --->   "%sext_ln813_1546 = sext i8 %add_ln813_2200"   --->   Operation 2448 'sext' 'sext_ln813_1546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2449 [1/1] (0.70ns)   --->   "%add_ln813_2201 = add i8 %sext_ln17_1359, i8 %sext_ln17_1174"   --->   Operation 2449 'add' 'add_ln813_2201' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2450 [1/1] (0.00ns)   --->   "%sext_ln813_1547 = sext i8 %add_ln813_2201"   --->   Operation 2450 'sext' 'sext_ln813_1547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2451 [1/1] (0.70ns)   --->   "%add_ln813_2202 = add i9 %sext_ln813_1547, i9 %sext_ln813_1546"   --->   Operation 2451 'add' 'add_ln813_2202' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2452 [1/1] (0.00ns)   --->   "%sext_ln813_1548 = sext i9 %add_ln813_2202"   --->   Operation 2452 'sext' 'sext_ln813_1548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2453 [1/1] (0.72ns)   --->   "%add_ln813_2203 = add i11 %sext_ln813_1548, i11 %sext_ln813_1545"   --->   Operation 2453 'add' 'add_ln813_2203' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2454 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2205 = add i16 %mult_V_1390, i16 %mult_V_1912"   --->   Operation 2454 'add' 'add_ln813_2205' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2455 [1/1] (0.77ns)   --->   "%add_ln813_2206 = add i16 %sext_ln818, i16 %sext_ln818_256"   --->   Operation 2455 'add' 'add_ln813_2206' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2456 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2207 = add i16 %add_ln813_2206, i16 %add_ln813_2205"   --->   Operation 2456 'add' 'add_ln813_2207' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2457 [1/1] (0.76ns)   --->   "%add_ln813_2208 = add i15 %sext_ln17_1175, i15 %sext_ln17_1271"   --->   Operation 2457 'add' 'add_ln813_2208' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2458 [1/1] (0.00ns)   --->   "%sext_ln813_1550 = sext i15 %add_ln813_2208"   --->   Operation 2458 'sext' 'sext_ln813_1550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2459 [1/1] (0.73ns)   --->   "%add_ln813_2209 = add i12 %sext_ln17_1336, i12 %sext_ln17_1137"   --->   Operation 2459 'add' 'add_ln813_2209' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2460 [1/1] (0.00ns)   --->   "%sext_ln813_1551 = sext i12 %add_ln813_2209"   --->   Operation 2460 'sext' 'sext_ln813_1551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2461 [1/1] (0.77ns)   --->   "%add_ln813_2210 = add i16 %sext_ln813_1551, i16 %sext_ln813_1550"   --->   Operation 2461 'add' 'add_ln813_2210' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2462 [1/1] (0.72ns)   --->   "%add_ln813_2212 = add i11 %sext_ln17_1212, i11 %sext_ln17_1304"   --->   Operation 2462 'add' 'add_ln813_2212' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2463 [1/1] (0.00ns)   --->   "%sext_ln813_1552 = sext i11 %add_ln813_2212"   --->   Operation 2463 'sext' 'sext_ln813_1552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2464 [1/1] (0.71ns)   --->   "%add_ln813_2213 = add i10 %sext_ln17_1242, i10 937"   --->   Operation 2464 'add' 'add_ln813_2213' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2465 [1/1] (0.00ns)   --->   "%sext_ln813_1553 = sext i10 %add_ln813_2213"   --->   Operation 2465 'sext' 'sext_ln813_1553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2466 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2214 = add i12 %sext_ln813_1553, i12 %sext_ln813_1552"   --->   Operation 2466 'add' 'add_ln813_2214' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2467 [1/1] (0.70ns)   --->   "%add_ln813_2215 = add i8 %sext_ln17_1017, i8 %sext_ln17_1072"   --->   Operation 2467 'add' 'add_ln813_2215' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2468 [1/1] (0.00ns)   --->   "%sext_ln813_1554 = sext i8 %add_ln813_2215"   --->   Operation 2468 'sext' 'sext_ln813_1554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2469 [1/1] (0.70ns)   --->   "%add_ln813_2216 = add i8 %sext_ln17_1112, i8 %sext_ln17_1396"   --->   Operation 2469 'add' 'add_ln813_2216' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2470 [1/1] (0.00ns)   --->   "%sext_ln813_1555 = sext i8 %add_ln813_2216"   --->   Operation 2470 'sext' 'sext_ln813_1555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2471 [1/1] (0.70ns)   --->   "%add_ln813_2217 = add i9 %sext_ln813_1555, i9 %sext_ln813_1554"   --->   Operation 2471 'add' 'add_ln813_2217' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2472 [1/1] (0.00ns)   --->   "%sext_ln813_1556 = sext i9 %add_ln813_2217"   --->   Operation 2472 'sext' 'sext_ln813_1556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2473 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_2218 = add i12 %sext_ln813_1556, i12 %add_ln813_2214"   --->   Operation 2473 'add' 'add_ln813_2218' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2474 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2220 = add i16 %mult_V_1475, i16 %mult_V_1632"   --->   Operation 2474 'add' 'add_ln813_2220' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2475 [1/1] (0.78ns)   --->   "%add_ln813_2221 = add i16 %mult_V_1868, i16 %sext_ln818_243"   --->   Operation 2475 'add' 'add_ln813_2221' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2476 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2222 = add i16 %add_ln813_2221, i16 %add_ln813_2220"   --->   Operation 2476 'add' 'add_ln813_2222' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2477 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2223 = add i16 %sext_ln818_297, i16 %sext_ln818_233"   --->   Operation 2477 'add' 'add_ln813_2223' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2478 [1/1] (0.76ns)   --->   "%add_ln813_2224 = add i15 %sext_ln17_1272, i15 %sext_ln17_1360"   --->   Operation 2478 'add' 'add_ln813_2224' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2479 [1/1] (0.00ns)   --->   "%sext_ln813_1558 = sext i15 %add_ln813_2224"   --->   Operation 2479 'sext' 'sext_ln813_1558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2480 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2225 = add i16 %sext_ln813_1558, i16 %add_ln813_2223"   --->   Operation 2480 'add' 'add_ln813_2225' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2481 [1/1] (0.75ns)   --->   "%add_ln813_2227 = add i14 %sext_ln17_1305, i14 %sext_ln17_1337"   --->   Operation 2481 'add' 'add_ln813_2227' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2482 [1/1] (0.00ns)   --->   "%sext_ln813_1559 = sext i14 %add_ln813_2227"   --->   Operation 2482 'sext' 'sext_ln813_1559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2483 [1/1] (0.73ns)   --->   "%add_ln813_2228 = add i12 %sext_ln17_1138, i12 %sext_ln17_1177"   --->   Operation 2483 'add' 'add_ln813_2228' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2484 [1/1] (0.00ns)   --->   "%sext_ln813_1560 = sext i12 %add_ln813_2228"   --->   Operation 2484 'sext' 'sext_ln813_1560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2485 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2229 = add i15 %sext_ln813_1560, i15 %sext_ln813_1559"   --->   Operation 2485 'add' 'add_ln813_2229' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2486 [1/1] (0.71ns)   --->   "%add_ln813_2230 = add i10 %sext_ln17_996, i10 %sext_ln17_1048"   --->   Operation 2486 'add' 'add_ln813_2230' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2487 [1/1] (0.00ns)   --->   "%sext_ln813_1561 = sext i10 %add_ln813_2230"   --->   Operation 2487 'sext' 'sext_ln813_1561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2488 [1/1] (0.70ns)   --->   "%add_ln813_2231 = add i8 %sext_ln17_1112, i8 226"   --->   Operation 2488 'add' 'add_ln813_2231' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2489 [1/1] (0.00ns)   --->   "%sext_ln813_1562 = sext i8 %add_ln813_2231"   --->   Operation 2489 'sext' 'sext_ln813_1562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2490 [1/1] (0.70ns)   --->   "%add_ln813_2232 = add i9 %sext_ln813_1562, i9 %sext_ln17_1411"   --->   Operation 2490 'add' 'add_ln813_2232' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2491 [1/1] (0.00ns)   --->   "%sext_ln813_1563 = sext i9 %add_ln813_2232"   --->   Operation 2491 'sext' 'sext_ln813_1563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2492 [1/1] (0.72ns)   --->   "%add_ln813_2233 = add i11 %sext_ln813_1563, i11 %sext_ln813_1561"   --->   Operation 2492 'add' 'add_ln813_2233' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2493 [1/1] (0.00ns)   --->   "%sext_ln813_1564 = sext i11 %add_ln813_2233"   --->   Operation 2493 'sext' 'sext_ln813_1564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2494 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2234 = add i15 %sext_ln813_1564, i15 %add_ln813_2229"   --->   Operation 2494 'add' 'add_ln813_2234' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2495 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2236 = add i16 %mult_V_1432, i16 %mult_V_1476"   --->   Operation 2495 'add' 'add_ln813_2236' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2496 [1/1] (0.78ns)   --->   "%add_ln813_2237 = add i16 %mult_V_1671, i16 %mult_V_1869"   --->   Operation 2496 'add' 'add_ln813_2237' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2497 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2238 = add i16 %add_ln813_2237, i16 %add_ln813_2236"   --->   Operation 2497 'add' 'add_ln813_2238' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2498 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2239 = add i16 %mult_V_1914, i16 %sext_ln818_219"   --->   Operation 2498 'add' 'add_ln813_2239' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2499 [1/1] (0.77ns)   --->   "%add_ln813_2240 = add i16 %sext_ln818_303, i16 %sext_ln818_316"   --->   Operation 2499 'add' 'add_ln813_2240' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2500 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2241 = add i16 %add_ln813_2240, i16 %add_ln813_2239"   --->   Operation 2500 'add' 'add_ln813_2241' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2501 [1/1] (0.77ns)   --->   "%add_ln813_2243 = add i16 %sext_ln818_330, i16 %sext_ln818_234"   --->   Operation 2501 'add' 'add_ln813_2243' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2502 [1/1] (0.76ns)   --->   "%add_ln813_2244 = add i15 %sext_ln17_1213, i15 %sext_ln17_1049"   --->   Operation 2502 'add' 'add_ln813_2244' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2503 [1/1] (0.00ns)   --->   "%sext_ln813_1566 = sext i15 %add_ln813_2244"   --->   Operation 2503 'sext' 'sext_ln813_1566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2245 = add i16 %sext_ln813_1566, i16 %add_ln813_2243"   --->   Operation 2504 'add' 'add_ln813_2245' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2505 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2246 = add i11 %sext_ln17_1176, i11 274"   --->   Operation 2505 'add' 'add_ln813_2246' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2506 [1/1] (0.70ns)   --->   "%add_ln813_2247 = add i8 %sext_ln17_1339, i8 %sext_ln17_1141"   --->   Operation 2506 'add' 'add_ln813_2247' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2507 [1/1] (0.00ns)   --->   "%sext_ln813_1567 = sext i8 %add_ln813_2247"   --->   Operation 2507 'sext' 'sext_ln813_1567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2508 [1/1] (0.70ns)   --->   "%add_ln813_2248 = add i9 %sext_ln813_1567, i9 %sext_ln17_1111"   --->   Operation 2508 'add' 'add_ln813_2248' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2509 [1/1] (0.00ns)   --->   "%sext_ln813_1568 = sext i9 %add_ln813_2248"   --->   Operation 2509 'sext' 'sext_ln813_1568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2510 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_2249 = add i11 %sext_ln813_1568, i11 %add_ln813_2246"   --->   Operation 2510 'add' 'add_ln813_2249' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2511 [1/1] (0.00ns)   --->   "%sext_ln813_1569 = sext i11 %add_ln813_2249"   --->   Operation 2511 'sext' 'sext_ln813_1569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2512 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2250 = add i16 %sext_ln813_1569, i16 %add_ln813_2245"   --->   Operation 2512 'add' 'add_ln813_2250' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2513 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2252 = add i16 %mult_V_1672, i16 %mult_V_1870"   --->   Operation 2513 'add' 'add_ln813_2252' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2514 [1/1] (0.76ns)   --->   "%add_ln813_2253 = add i15 %sext_ln17_1214, i15 %sext_ln17_1273"   --->   Operation 2514 'add' 'add_ln813_2253' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2515 [1/1] (0.00ns)   --->   "%sext_ln813_1570 = sext i15 %add_ln813_2253"   --->   Operation 2515 'sext' 'sext_ln813_1570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2516 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2254 = add i16 %sext_ln813_1570, i16 %add_ln813_2252"   --->   Operation 2516 'add' 'add_ln813_2254' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2517 [1/1] (0.76ns)   --->   "%add_ln813_2255 = add i15 %sext_ln17_1306, i15 %sext_ln17_1340"   --->   Operation 2517 'add' 'add_ln813_2255' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2518 [1/1] (0.00ns)   --->   "%sext_ln813_1571 = sext i15 %add_ln813_2255"   --->   Operation 2518 'sext' 'sext_ln813_1571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2519 [1/1] (0.75ns)   --->   "%add_ln813_2256 = add i14 %sext_ln17_1019, i14 %sext_ln17_1142"   --->   Operation 2519 'add' 'add_ln813_2256' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2520 [1/1] (0.00ns)   --->   "%sext_ln813_1572 = sext i14 %add_ln813_2256"   --->   Operation 2520 'sext' 'sext_ln813_1572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2521 [1/1] (0.77ns)   --->   "%add_ln813_2257 = add i16 %sext_ln813_1572, i16 %sext_ln813_1571"   --->   Operation 2521 'add' 'add_ln813_2257' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2522 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2259 = add i13 %sext_ln17_1412, i13 %sext_ln17_1074"   --->   Operation 2522 'add' 'add_ln813_2259' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2523 [1/1] (0.72ns)   --->   "%add_ln813_2260 = add i11 %sext_ln17_1050, i11 1554"   --->   Operation 2523 'add' 'add_ln813_2260' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2524 [1/1] (0.00ns)   --->   "%sext_ln813_1573 = sext i11 %add_ln813_2260"   --->   Operation 2524 'sext' 'sext_ln813_1573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2525 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_2261 = add i13 %sext_ln813_1573, i13 %add_ln813_2259"   --->   Operation 2525 'add' 'add_ln813_2261' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2526 [1/1] (0.72ns)   --->   "%add_ln813_2262 = add i11 %sext_ln17_1089, i11 %sext_ln17_1113"   --->   Operation 2526 'add' 'add_ln813_2262' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2527 [1/1] (0.00ns)   --->   "%sext_ln813_1575 = sext i11 %add_ln813_2262"   --->   Operation 2527 'sext' 'sext_ln813_1575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2528 [1/1] (0.70ns)   --->   "%add_ln813_2263 = add i9 %sext_ln17_1361, i9 %sext_ln17_1173"   --->   Operation 2528 'add' 'add_ln813_2263' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2529 [1/1] (0.00ns)   --->   "%sext_ln813_1576 = sext i9 %add_ln813_2263"   --->   Operation 2529 'sext' 'sext_ln813_1576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2530 [1/1] (0.71ns)   --->   "%add_ln813_2264 = add i10 %sext_ln813_1576, i10 %sext_ln17_997"   --->   Operation 2530 'add' 'add_ln813_2264' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2531 [1/1] (0.00ns)   --->   "%sext_ln813_1577 = sext i10 %add_ln813_2264"   --->   Operation 2531 'sext' 'sext_ln813_1577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2532 [1/1] (0.73ns)   --->   "%add_ln813_2265 = add i12 %sext_ln813_1577, i12 %sext_ln813_1575"   --->   Operation 2532 'add' 'add_ln813_2265' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2533 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2268 = add i16 %mult_V_1635, i16 %mult_V_1673"   --->   Operation 2533 'add' 'add_ln813_2268' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2534 [1/1] (0.78ns)   --->   "%add_ln813_2269 = add i16 %mult_V_1871, i16 %sext_ln818_244"   --->   Operation 2534 'add' 'add_ln813_2269' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2535 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2270 = add i16 %add_ln813_2269, i16 %add_ln813_2268"   --->   Operation 2535 'add' 'add_ln813_2270' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2536 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2271 = add i16 %sext_ln818_273, i16 %sext_ln818_304"   --->   Operation 2536 'add' 'add_ln813_2271' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2537 [1/1] (0.76ns)   --->   "%add_ln813_2272 = add i15 %sext_ln17_1362, i15 %sext_ln17_998"   --->   Operation 2537 'add' 'add_ln813_2272' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2538 [1/1] (0.00ns)   --->   "%sext_ln813_1580 = sext i15 %add_ln813_2272"   --->   Operation 2538 'sext' 'sext_ln813_1580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2539 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2273 = add i16 %sext_ln813_1580, i16 %add_ln813_2271"   --->   Operation 2539 'add' 'add_ln813_2273' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2540 [1/1] (0.75ns)   --->   "%add_ln813_2275 = add i14 %sext_ln17_1020, i14 %sext_ln17_1413"   --->   Operation 2540 'add' 'add_ln813_2275' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2541 [1/1] (0.00ns)   --->   "%sext_ln813_1581 = sext i14 %add_ln813_2275"   --->   Operation 2541 'sext' 'sext_ln813_1581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2542 [1/1] (0.74ns)   --->   "%add_ln813_2276 = add i13 %sext_ln17_1178, i13 %sext_ln17_1307"   --->   Operation 2542 'add' 'add_ln813_2276' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2543 [1/1] (0.00ns)   --->   "%sext_ln813_1582 = sext i13 %add_ln813_2276"   --->   Operation 2543 'sext' 'sext_ln813_1582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2544 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2277 = add i15 %sext_ln813_1582, i15 %sext_ln813_1581"   --->   Operation 2544 'add' 'add_ln813_2277' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2545 [1/1] (0.71ns)   --->   "%add_ln813_2278 = add i10 %sext_ln17_1090, i10 %sext_ln17_1051"   --->   Operation 2545 'add' 'add_ln813_2278' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2546 [1/1] (0.00ns)   --->   "%sext_ln813_1583 = sext i10 %add_ln813_2278"   --->   Operation 2546 'sext' 'sext_ln813_1583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2547 [1/1] (0.70ns)   --->   "%add_ln813_2279 = add i9 %sext_ln17_1114, i9 18"   --->   Operation 2547 'add' 'add_ln813_2279' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2548 [1/1] (0.00ns)   --->   "%sext_ln813_1584 = sext i9 %add_ln813_2279"   --->   Operation 2548 'sext' 'sext_ln813_1584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2549 [1/1] (0.72ns)   --->   "%add_ln813_2280 = add i11 %sext_ln813_1584, i11 %sext_ln813_1583"   --->   Operation 2549 'add' 'add_ln813_2280' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2550 [1/1] (0.00ns)   --->   "%sext_ln813_1585 = sext i11 %add_ln813_2280"   --->   Operation 2550 'sext' 'sext_ln813_1585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2551 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2281 = add i15 %sext_ln813_1585, i15 %add_ln813_2277"   --->   Operation 2551 'add' 'add_ln813_2281' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2552 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2283 = add i16 %mult_V_1352, i16 %sext_ln818_317"   --->   Operation 2552 'add' 'add_ln813_2283' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2553 [1/1] (0.76ns)   --->   "%add_ln813_2284 = add i15 %sext_ln17_1414, i15 %sext_ln17_999"   --->   Operation 2553 'add' 'add_ln813_2284' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2554 [1/1] (0.00ns)   --->   "%sext_ln813_1587 = sext i15 %add_ln813_2284"   --->   Operation 2554 'sext' 'sext_ln813_1587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2555 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2285 = add i16 %sext_ln813_1587, i16 %add_ln813_2283"   --->   Operation 2555 'add' 'add_ln813_2285' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2556 [1/1] (0.75ns)   --->   "%add_ln813_2286 = add i14 %sext_ln17_1091, i14 %sext_ln17_1363"   --->   Operation 2556 'add' 'add_ln813_2286' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2557 [1/1] (0.00ns)   --->   "%sext_ln813_1588 = sext i14 %add_ln813_2286"   --->   Operation 2557 'sext' 'sext_ln813_1588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2558 [1/1] (0.74ns)   --->   "%add_ln813_2287 = add i13 %sext_ln17_1341, i13 7884"   --->   Operation 2558 'add' 'add_ln813_2287' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2559 [1/1] (0.00ns)   --->   "%sext_ln813_1589 = sext i13 %add_ln813_2287"   --->   Operation 2559 'sext' 'sext_ln813_1589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2560 [1/1] (0.76ns)   --->   "%add_ln813_2288 = add i15 %sext_ln813_1589, i15 %sext_ln813_1588"   --->   Operation 2560 'add' 'add_ln813_2288' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2561 [1/1] (0.72ns)   --->   "%add_ln813_2290 = add i11 %sext_ln17_1397, i11 %sext_ln17_1053"   --->   Operation 2561 'add' 'add_ln813_2290' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2562 [1/1] (0.00ns)   --->   "%sext_ln813_1591 = sext i11 %add_ln813_2290"   --->   Operation 2562 'sext' 'sext_ln813_1591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2563 [1/1] (0.71ns)   --->   "%add_ln813_2291 = add i10 %sext_ln17_1115, i10 %sext_ln17_1136"   --->   Operation 2563 'add' 'add_ln813_2291' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2564 [1/1] (0.00ns)   --->   "%sext_ln813_1592 = sext i10 %add_ln813_2291"   --->   Operation 2564 'sext' 'sext_ln813_1592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2565 [1/1] (0.73ns)   --->   "%add_ln813_2292 = add i12 %sext_ln813_1592, i12 %sext_ln813_1591"   --->   Operation 2565 'add' 'add_ln813_2292' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2566 [1/1] (0.71ns)   --->   "%add_ln813_2293 = add i10 %sext_ln17_1179, i10 %sext_ln17_1211"   --->   Operation 2566 'add' 'add_ln813_2293' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2567 [1/1] (0.00ns)   --->   "%sext_ln813_1594 = sext i10 %add_ln813_2293"   --->   Operation 2567 'sext' 'sext_ln813_1594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2568 [1/1] (0.70ns)   --->   "%add_ln813_2294 = add i9 %sext_ln17_1274, i9 %sext_ln17_1077"   --->   Operation 2568 'add' 'add_ln813_2294' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2569 [1/1] (0.00ns)   --->   "%sext_ln813_1595 = sext i9 %add_ln813_2294"   --->   Operation 2569 'sext' 'sext_ln813_1595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2570 [1/1] (0.71ns)   --->   "%add_ln813_2295 = add i10 %sext_ln813_1595, i10 %sext_ln17_1242"   --->   Operation 2570 'add' 'add_ln813_2295' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2571 [1/1] (0.00ns)   --->   "%sext_ln813_1596 = sext i10 %add_ln813_2295"   --->   Operation 2571 'sext' 'sext_ln813_1596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2572 [1/1] (0.72ns)   --->   "%add_ln813_2296 = add i11 %sext_ln813_1596, i11 %sext_ln813_1594"   --->   Operation 2572 'add' 'add_ln813_2296' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2573 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2299 = add i16 %sext_ln818_298, i16 %sext_ln818_318"   --->   Operation 2573 'add' 'add_ln813_2299' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2574 [1/1] (0.76ns)   --->   "%add_ln813_2300 = add i15 %sext_ln17_1364, i15 %sext_ln17_1275"   --->   Operation 2574 'add' 'add_ln813_2300' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2575 [1/1] (0.00ns)   --->   "%sext_ln813_1599 = sext i15 %add_ln813_2300"   --->   Operation 2575 'sext' 'sext_ln813_1599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2576 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2301 = add i16 %sext_ln813_1599, i16 %add_ln813_2299"   --->   Operation 2576 'add' 'add_ln813_2301' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2577 [1/1] (0.75ns)   --->   "%add_ln813_2302 = add i14 %sext_ln17_1342, i14 %sext_ln17_1398"   --->   Operation 2577 'add' 'add_ln813_2302' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2578 [1/1] (0.00ns)   --->   "%sext_ln813_1600 = sext i14 %add_ln813_2302"   --->   Operation 2578 'sext' 'sext_ln813_1600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2579 [1/1] (0.74ns)   --->   "%add_ln813_2303 = add i13 %sext_ln17_1143, i13 %sext_ln17_1215"   --->   Operation 2579 'add' 'add_ln813_2303' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2580 [1/1] (0.00ns)   --->   "%sext_ln813_1601 = sext i13 %add_ln813_2303"   --->   Operation 2580 'sext' 'sext_ln813_1601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2581 [1/1] (0.76ns)   --->   "%add_ln813_2304 = add i15 %sext_ln813_1601, i15 %sext_ln813_1600"   --->   Operation 2581 'add' 'add_ln813_2304' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2582 [1/1] (0.73ns)   --->   "%add_ln813_2306 = add i12 %sext_ln17_1021, i12 %sext_ln17_1181"   --->   Operation 2582 'add' 'add_ln813_2306' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2583 [1/1] (0.00ns)   --->   "%sext_ln813_1603 = sext i12 %add_ln813_2306"   --->   Operation 2583 'sext' 'sext_ln813_1603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2584 [1/1] (0.72ns)   --->   "%add_ln813_2307 = add i11 %sext_ln17_1000, i11 1631"   --->   Operation 2584 'add' 'add_ln813_2307' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2585 [1/1] (0.00ns)   --->   "%sext_ln813_1604 = sext i11 %add_ln813_2307"   --->   Operation 2585 'sext' 'sext_ln813_1604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2586 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2308 = add i13 %sext_ln813_1604, i13 %sext_ln813_1603"   --->   Operation 2586 'add' 'add_ln813_2308' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2587 [1/1] (0.71ns)   --->   "%add_ln813_2309 = add i10 %sext_ln17_1090, i10 %sext_ln17_1116"   --->   Operation 2587 'add' 'add_ln813_2309' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2588 [1/1] (0.00ns)   --->   "%sext_ln813_1605 = sext i10 %add_ln813_2309"   --->   Operation 2588 'sext' 'sext_ln813_1605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2589 [1/1] (0.70ns)   --->   "%add_ln813_2310 = add i8 %sext_ln17_1415, i8 %sext_ln17_1055"   --->   Operation 2589 'add' 'add_ln813_2310' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2590 [1/1] (0.00ns)   --->   "%sext_ln813_1606 = sext i8 %add_ln813_2310"   --->   Operation 2590 'sext' 'sext_ln813_1606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2591 [1/1] (0.70ns)   --->   "%add_ln813_2311 = add i9 %sext_ln813_1606, i9 %sext_ln17_1078"   --->   Operation 2591 'add' 'add_ln813_2311' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2592 [1/1] (0.00ns)   --->   "%sext_ln813_1607 = sext i9 %add_ln813_2311"   --->   Operation 2592 'sext' 'sext_ln813_1607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2593 [1/1] (0.72ns)   --->   "%add_ln813_2312 = add i11 %sext_ln813_1607, i11 %sext_ln813_1605"   --->   Operation 2593 'add' 'add_ln813_2312' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2594 [1/1] (0.00ns)   --->   "%sext_ln813_1608 = sext i11 %add_ln813_2312"   --->   Operation 2594 'sext' 'sext_ln813_1608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2595 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_2313 = add i13 %sext_ln813_1608, i13 %add_ln813_2308"   --->   Operation 2595 'add' 'add_ln813_2313' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2596 [1/1] (0.71ns)   --->   "%add_ln813_2315 = add i9 %sext_ln17_5, i9 231"   --->   Operation 2596 'add' 'add_ln813_2315' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2597 [1/1] (0.00ns)   --->   "%zext_ln813_22 = zext i9 %add_ln813_2315"   --->   Operation 2597 'zext' 'zext_ln813_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2598 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2316 = add i16 %mult_V_1480, i16 %mult_V_1716"   --->   Operation 2598 'add' 'add_ln813_2316' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2599 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2317 = add i16 %add_ln813_2316, i16 %mult_V_1397"   --->   Operation 2599 'add' 'add_ln813_2317' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2600 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2318 = add i16 %sext_ln818_331, i16 %sext_ln818_323"   --->   Operation 2600 'add' 'add_ln813_2318' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2601 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2319 = add i16 %add_ln813_2318, i16 %sext_ln818_283"   --->   Operation 2601 'add' 'add_ln813_2319' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2602 [1/1] (0.75ns)   --->   "%add_ln813_2321 = add i14 %sext_ln17_1117, i14 %sext_ln17_1243"   --->   Operation 2602 'add' 'add_ln813_2321' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2603 [1/1] (0.00ns)   --->   "%sext_ln813_1610 = sext i14 %add_ln813_2321"   --->   Operation 2603 'sext' 'sext_ln813_1610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2604 [1/1] (0.76ns)   --->   "%add_ln813_2322 = add i15 %sext_ln813_1610, i15 %sext_ln17_1399"   --->   Operation 2604 'add' 'add_ln813_2322' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2605 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2323 = add i14 %sext_ln17_1416, i14 %sext_ln17_1308"   --->   Operation 2605 'add' 'add_ln813_2323' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2606 [1/1] (0.73ns)   --->   "%add_ln813_2324 = add i12 %sext_ln17_1022, i12 %zext_ln813_22"   --->   Operation 2606 'add' 'add_ln813_2324' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2607 [1/1] (0.00ns)   --->   "%sext_ln813_1612 = sext i12 %add_ln813_2324"   --->   Operation 2607 'sext' 'sext_ln813_1612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2608 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_2325 = add i14 %sext_ln813_1612, i14 %add_ln813_2323"   --->   Operation 2608 'add' 'add_ln813_2325' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2609 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2328 = add i16 %mult_V_1437, i16 %sext_ln818_220"   --->   Operation 2609 'add' 'add_ln813_2328' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2610 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2329 = add i16 %add_ln813_2328, i16 %mult_V_1398"   --->   Operation 2610 'add' 'add_ln813_2329' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2611 [1/1] (0.76ns)   --->   "%add_ln813_2330 = add i15 %sext_ln17_1092, i15 %sext_ln17_1244"   --->   Operation 2611 'add' 'add_ln813_2330' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2612 [1/1] (0.00ns)   --->   "%sext_ln813_1614 = sext i15 %add_ln813_2330"   --->   Operation 2612 'sext' 'sext_ln813_1614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2613 [1/1] (0.75ns)   --->   "%add_ln813_2331 = add i14 %sext_ln17_1023, i14 %sext_ln17_1182"   --->   Operation 2613 'add' 'add_ln813_2331' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2614 [1/1] (0.00ns)   --->   "%sext_ln813_1615 = sext i14 %add_ln813_2331"   --->   Operation 2614 'sext' 'sext_ln813_1615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2615 [1/1] (0.77ns)   --->   "%add_ln813_2332 = add i16 %sext_ln813_1615, i16 %sext_ln813_1614"   --->   Operation 2615 'add' 'add_ln813_2332' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2616 [1/1] (0.75ns)   --->   "%add_ln813_2334 = add i14 %sext_ln17_1216, i14 %sext_ln17_1276"   --->   Operation 2616 'add' 'add_ln813_2334' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2617 [1/1] (0.00ns)   --->   "%sext_ln813_1616 = sext i14 %add_ln813_2334"   --->   Operation 2617 'sext' 'sext_ln813_1616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2618 [1/1] (0.74ns)   --->   "%add_ln813_2335 = add i13 %sext_ln17_1365, i13 192"   --->   Operation 2618 'add' 'add_ln813_2335' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2619 [1/1] (0.00ns)   --->   "%sext_ln813_1617 = sext i13 %add_ln813_2335"   --->   Operation 2619 'sext' 'sext_ln813_1617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2620 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2336 = add i15 %sext_ln813_1617, i15 %sext_ln813_1616"   --->   Operation 2620 'add' 'add_ln813_2336' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2621 [1/1] (0.70ns)   --->   "%add_ln813_2337 = add i9 %sext_ln17_1343, i9 %sext_ln17_1411"   --->   Operation 2621 'add' 'add_ln813_2337' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2622 [1/1] (0.00ns)   --->   "%sext_ln813_1618 = sext i9 %add_ln813_2337"   --->   Operation 2622 'sext' 'sext_ln813_1618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2623 [1/1] (0.70ns)   --->   "%add_ln813_2338 = add i7 %sext_ln17_1310, i7 %sext_ln17_1400"   --->   Operation 2623 'add' 'add_ln813_2338' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2624 [1/1] (0.00ns)   --->   "%sext_ln813_1619 = sext i7 %add_ln813_2338"   --->   Operation 2624 'sext' 'sext_ln813_1619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2625 [1/1] (0.71ns)   --->   "%add_ln813_2339 = add i10 %sext_ln813_1619, i10 %sext_ln813_1618"   --->   Operation 2625 'add' 'add_ln813_2339' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2626 [1/1] (0.00ns)   --->   "%sext_ln813_1620 = sext i10 %add_ln813_2339"   --->   Operation 2626 'sext' 'sext_ln813_1620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2627 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2340 = add i15 %sext_ln813_1620, i15 %add_ln813_2336"   --->   Operation 2627 'add' 'add_ln813_2340' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2628 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2342 = add i16 %mult_V_1310, i16 %mult_V_1356"   --->   Operation 2628 'add' 'add_ln813_2342' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2629 [1/1] (0.78ns)   --->   "%add_ln813_2343 = add i16 %mult_V_1399, i16 %mult_V_1438"   --->   Operation 2629 'add' 'add_ln813_2343' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2630 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2344 = add i16 %add_ln813_2343, i16 %add_ln813_2342"   --->   Operation 2630 'add' 'add_ln813_2344' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2631 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2345 = add i16 %mult_V_1920, i16 %sext_ln818_257"   --->   Operation 2631 'add' 'add_ln813_2345' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2632 [1/1] (0.76ns)   --->   "%add_ln813_2346 = add i15 %sext_ln17_1277, i15 %sext_ln17_1311"   --->   Operation 2632 'add' 'add_ln813_2346' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2633 [1/1] (0.00ns)   --->   "%sext_ln813_1622 = sext i15 %add_ln813_2346"   --->   Operation 2633 'sext' 'sext_ln813_1622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2634 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2347 = add i16 %sext_ln813_1622, i16 %add_ln813_2345"   --->   Operation 2634 'add' 'add_ln813_2347' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2635 [1/1] (0.72ns)   --->   "%add_ln813_2349 = add i11 %sext_ln17_1183, i11 1896"   --->   Operation 2635 'add' 'add_ln813_2349' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2636 [1/1] (0.00ns)   --->   "%sext_ln813_1623 = sext i11 %add_ln813_2349"   --->   Operation 2636 'sext' 'sext_ln813_1623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2637 [1/1] (0.71ns)   --->   "%add_ln813_2350 = add i10 %sext_ln17_1246, i10 %sext_ln17_1367"   --->   Operation 2637 'add' 'add_ln813_2350' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2638 [1/1] (0.00ns)   --->   "%sext_ln813_1624 = sext i10 %add_ln813_2350"   --->   Operation 2638 'sext' 'sext_ln813_1624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2639 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2351 = add i12 %sext_ln813_1624, i12 %sext_ln813_1623"   --->   Operation 2639 'add' 'add_ln813_2351' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2640 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2352 = add i10 %sext_ln17_1401, i10 %sext_ln17_1144"   --->   Operation 2640 'add' 'add_ln813_2352' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2641 [1/1] (0.70ns)   --->   "%add_ln813_2353 = add i8 %sext_ln17_1218, i8 %sext_ln17_1119"   --->   Operation 2641 'add' 'add_ln813_2353' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2642 [1/1] (0.00ns)   --->   "%sext_ln813_1625 = sext i8 %add_ln813_2353"   --->   Operation 2642 'sext' 'sext_ln813_1625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2643 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_2354 = add i10 %sext_ln813_1625, i10 %add_ln813_2352"   --->   Operation 2643 'add' 'add_ln813_2354' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2644 [1/1] (0.00ns)   --->   "%sext_ln813_1626 = sext i10 %add_ln813_2354"   --->   Operation 2644 'sext' 'sext_ln813_1626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2645 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_2355 = add i12 %sext_ln813_1626, i12 %add_ln813_2351"   --->   Operation 2645 'add' 'add_ln813_2355' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2646 [1/1] (0.71ns)   --->   "%add_ln813_2357 = add i10 %sext_ln17_6, i10 860"   --->   Operation 2646 'add' 'add_ln813_2357' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2647 [1/1] (0.00ns)   --->   "%sext_ln813_1628 = sext i10 %add_ln813_2357"   --->   Operation 2647 'sext' 'sext_ln813_1628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2648 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2358 = add i16 %sext_ln818_324, i16 %sext_ln818_266"   --->   Operation 2648 'add' 'add_ln813_2358' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2649 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2359 = add i16 %add_ln813_2358, i16 %mult_V_1597"   --->   Operation 2649 'add' 'add_ln813_2359' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2650 [1/1] (0.76ns)   --->   "%add_ln813_2360 = add i15 %sext_ln17_1280, i15 %sext_ln17_1370"   --->   Operation 2650 'add' 'add_ln813_2360' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2651 [1/1] (0.00ns)   --->   "%sext_ln813_1629 = sext i15 %add_ln813_2360"   --->   Operation 2651 'sext' 'sext_ln813_1629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2652 [1/1] (0.75ns)   --->   "%add_ln813_2361 = add i14 %sext_ln17_1094, i14 %sext_ln17_1249"   --->   Operation 2652 'add' 'add_ln813_2361' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2653 [1/1] (0.00ns)   --->   "%sext_ln813_1630 = sext i14 %add_ln813_2361"   --->   Operation 2653 'sext' 'sext_ln813_1630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2654 [1/1] (0.77ns)   --->   "%add_ln813_2362 = add i16 %sext_ln813_1630, i16 %sext_ln813_1629"   --->   Operation 2654 'add' 'add_ln813_2362' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2655 [1/1] (0.75ns)   --->   "%add_ln813_2364 = add i14 %sext_ln17_1417, i14 %sext_ln17_1146"   --->   Operation 2655 'add' 'add_ln813_2364' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2656 [1/1] (0.00ns)   --->   "%sext_ln813_1631 = sext i14 %add_ln813_2364"   --->   Operation 2656 'sext' 'sext_ln813_1631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2657 [1/1] (0.74ns)   --->   "%add_ln813_2365 = add i13 %sext_ln17_1219, i13 %sext_ln17_1402"   --->   Operation 2657 'add' 'add_ln813_2365' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2658 [1/1] (0.00ns)   --->   "%sext_ln813_1632 = sext i13 %add_ln813_2365"   --->   Operation 2658 'sext' 'sext_ln813_1632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2659 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2366 = add i15 %sext_ln813_1632, i15 %sext_ln813_1631"   --->   Operation 2659 'add' 'add_ln813_2366' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2660 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2367 = add i11 %sext_ln813_1628, i11 %sext_ln17_1058"   --->   Operation 2660 'add' 'add_ln813_2367' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2661 [1/1] (0.71ns)   --->   "%add_ln813_2368 = add i10 %sext_ln17_1313, i10 %sext_ln17_1076"   --->   Operation 2661 'add' 'add_ln813_2368' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2662 [1/1] (0.00ns)   --->   "%sext_ln813_1633 = sext i10 %add_ln813_2368"   --->   Operation 2662 'sext' 'sext_ln813_1633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2663 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_2369 = add i11 %sext_ln813_1633, i11 %add_ln813_2367"   --->   Operation 2663 'add' 'add_ln813_2369' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2664 [1/1] (0.00ns)   --->   "%sext_ln813_1634 = sext i11 %add_ln813_2369"   --->   Operation 2664 'sext' 'sext_ln813_1634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2665 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2370 = add i15 %sext_ln813_1634, i15 %add_ln813_2366"   --->   Operation 2665 'add' 'add_ln813_2370' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2666 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2372 = add i16 %mult_V_1878, i16 %sext_ln818_221"   --->   Operation 2666 'add' 'add_ln813_2372' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2667 [1/1] (0.77ns)   --->   "%add_ln813_2373 = add i16 %sext_ln818_235, i16 %sext_ln818_258"   --->   Operation 2667 'add' 'add_ln813_2373' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2668 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2374 = add i16 %add_ln813_2373, i16 %add_ln813_2372"   --->   Operation 2668 'add' 'add_ln813_2374' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2669 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2375 = add i16 %sext_ln818_336, i16 %sext_ln818_245"   --->   Operation 2669 'add' 'add_ln813_2375' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2670 [1/1] (0.76ns)   --->   "%add_ln813_2376 = add i15 %sext_ln17_1184, i15 %sext_ln17_1121"   --->   Operation 2670 'add' 'add_ln813_2376' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2671 [1/1] (0.00ns)   --->   "%sext_ln813_1636 = sext i15 %add_ln813_2376"   --->   Operation 2671 'sext' 'sext_ln813_1636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2672 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2377 = add i16 %sext_ln813_1636, i16 %add_ln813_2375"   --->   Operation 2672 'add' 'add_ln813_2377' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2673 [1/1] (0.71ns)   --->   "%add_ln813_2379 = add i10 %sext_ln17_1147, i10 %sext_ln17_1220"   --->   Operation 2673 'add' 'add_ln813_2379' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2674 [1/1] (0.00ns)   --->   "%sext_ln813_1637 = sext i10 %add_ln813_2379"   --->   Operation 2674 'sext' 'sext_ln813_1637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2675 [1/1] (0.71ns)   --->   "%add_ln813_2380 = add i10 %sext_ln17_1281, i10 %sext_ln17_1313"   --->   Operation 2675 'add' 'add_ln813_2380' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2676 [1/1] (0.00ns)   --->   "%sext_ln813_1638 = sext i10 %add_ln813_2380"   --->   Operation 2676 'sext' 'sext_ln813_1638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2677 [1/1] (0.72ns)   --->   "%add_ln813_2381 = add i11 %sext_ln813_1638, i11 %sext_ln813_1637"   --->   Operation 2677 'add' 'add_ln813_2381' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2678 [1/1] (0.00ns)   --->   "%sext_ln813_1639 = sext i11 %add_ln813_2381"   --->   Operation 2678 'sext' 'sext_ln813_1639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2679 [1/1] (0.71ns)   --->   "%add_ln813_2382 = add i9 %sext_ln17_1059, i9 131"   --->   Operation 2679 'add' 'add_ln813_2382' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2680 [1/1] (0.00ns)   --->   "%zext_ln813_23 = zext i9 %add_ln813_2382"   --->   Operation 2680 'zext' 'zext_ln813_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2681 [1/1] (0.70ns)   --->   "%add_ln813_2383 = add i8 %sext_ln17_1248, i8 %sext_ln17_1339"   --->   Operation 2681 'add' 'add_ln813_2383' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2682 [1/1] (0.00ns)   --->   "%sext_ln813_1640 = sext i8 %add_ln813_2383"   --->   Operation 2682 'sext' 'sext_ln813_1640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2683 [1/1] (0.71ns)   --->   "%add_ln813_2384 = add i10 %sext_ln813_1640, i10 %zext_ln813_23"   --->   Operation 2683 'add' 'add_ln813_2384' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2684 [1/1] (0.00ns)   --->   "%sext_ln813_1641 = sext i10 %add_ln813_2384"   --->   Operation 2684 'sext' 'sext_ln813_1641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2685 [1/1] (0.73ns)   --->   "%add_ln813_2385 = add i12 %sext_ln813_1641, i12 %sext_ln813_1639"   --->   Operation 2685 'add' 'add_ln813_2385' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2686 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2387 = add i16 %mult_V_1403, i16 %mult_V_1440"   --->   Operation 2686 'add' 'add_ln813_2387' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2687 [1/1] (0.78ns)   --->   "%add_ln813_2388 = add i16 %mult_V_1879, i16 %sext_ln818_274"   --->   Operation 2687 'add' 'add_ln813_2388' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2688 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2389 = add i16 %add_ln813_2388, i16 %add_ln813_2387"   --->   Operation 2688 'add' 'add_ln813_2389' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2689 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2390 = add i16 %sext_ln818_284, i16 %sext_ln818_290"   --->   Operation 2689 'add' 'add_ln813_2390' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2690 [1/1] (0.77ns)   --->   "%add_ln813_2391 = add i16 %sext_ln818_319, i16 %sext_ln818_222"   --->   Operation 2690 'add' 'add_ln813_2391' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2691 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2392 = add i16 %add_ln813_2391, i16 %add_ln813_2390"   --->   Operation 2691 'add' 'add_ln813_2392' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2692 [1/1] (0.76ns)   --->   "%add_ln813_2394 = add i15 %sext_ln17_1095, i15 %sext_ln17_1250"   --->   Operation 2692 'add' 'add_ln813_2394' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2693 [1/1] (0.00ns)   --->   "%sext_ln813_1643 = sext i15 %add_ln813_2394"   --->   Operation 2693 'sext' 'sext_ln813_1643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2694 [1/1] (0.76ns)   --->   "%add_ln813_2395 = add i15 %sext_ln17_1282, i15 %sext_ln17_1371"   --->   Operation 2694 'add' 'add_ln813_2395' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2695 [1/1] (0.00ns)   --->   "%sext_ln813_1644 = sext i15 %add_ln813_2395"   --->   Operation 2695 'sext' 'sext_ln813_1644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2696 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2396 = add i16 %sext_ln813_1644, i16 %sext_ln813_1643"   --->   Operation 2696 'add' 'add_ln813_2396' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2697 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2397 = add i14 %sext_ln17_1418, i14 %sext_ln17_1122"   --->   Operation 2697 'add' 'add_ln813_2397' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2698 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2398 = add i9 %sext_ln17_1024, i9 %sext_ln17_1338"   --->   Operation 2698 'add' 'add_ln813_2398' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2699 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln813_2399 = add i9 %add_ln813_2398, i9 244"   --->   Operation 2699 'add' 'add_ln813_2399' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2700 [1/1] (0.00ns)   --->   "%zext_ln813_24 = zext i9 %add_ln813_2399"   --->   Operation 2700 'zext' 'zext_ln813_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2701 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_2400 = add i14 %zext_ln813_24, i14 %add_ln813_2397"   --->   Operation 2701 'add' 'add_ln813_2400' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2702 [1/1] (0.00ns)   --->   "%sext_ln813_1645 = sext i14 %add_ln813_2400"   --->   Operation 2702 'sext' 'sext_ln813_1645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2703 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2401 = add i16 %sext_ln813_1645, i16 %add_ln813_2396"   --->   Operation 2703 'add' 'add_ln813_2401' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2704 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2403 = add i16 %sext_ln818_337, i16 %sext_ln818_275"   --->   Operation 2704 'add' 'add_ln813_2403' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2705 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2404 = add i16 %add_ln813_2403, i16 %mult_V_1315"   --->   Operation 2705 'add' 'add_ln813_2404' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2706 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2405 = add i14 %sext_ln17_1403, i14 %sext_ln17_1283"   --->   Operation 2706 'add' 'add_ln813_2405' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2707 [1/1] (0.72ns)   --->   "%add_ln813_2406 = add i11 %sext_ln17_1185, i11 %sext_ln17_1314"   --->   Operation 2707 'add' 'add_ln813_2406' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2708 [1/1] (0.00ns)   --->   "%sext_ln813_1646 = sext i11 %add_ln813_2406"   --->   Operation 2708 'sext' 'sext_ln813_1646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2709 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_2407 = add i14 %sext_ln813_1646, i14 %add_ln813_2405"   --->   Operation 2709 'add' 'add_ln813_2407' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2710 [1/1] (0.00ns)   --->   "%sext_ln813_1647 = sext i14 %add_ln813_2407"   --->   Operation 2710 'sext' 'sext_ln813_1647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2711 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2408 = add i16 %sext_ln813_1647, i16 %add_ln813_2404"   --->   Operation 2711 'add' 'add_ln813_2408' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2712 [1/1] (0.71ns)   --->   "%add_ln813_2409 = add i10 %sext_ln17_1242, i10 %sext_ln17_1344"   --->   Operation 2712 'add' 'add_ln813_2409' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2713 [1/1] (0.00ns)   --->   "%sext_ln813_1648 = sext i10 %add_ln813_2409"   --->   Operation 2713 'sext' 'sext_ln813_1648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2714 [1/1] (0.71ns)   --->   "%add_ln813_2410 = add i10 %sext_ln17_1372, i10 %sext_ln17_1124"   --->   Operation 2714 'add' 'add_ln813_2410' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2715 [1/1] (0.00ns)   --->   "%sext_ln813_1649 = sext i10 %add_ln813_2410"   --->   Operation 2715 'sext' 'sext_ln813_1649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2716 [1/1] (0.72ns)   --->   "%add_ln813_2411 = add i11 %sext_ln813_1649, i11 %sext_ln813_1648"   --->   Operation 2716 'add' 'add_ln813_2411' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2717 [1/1] (0.00ns)   --->   "%sext_ln813_1650 = sext i11 %add_ln813_2411"   --->   Operation 2717 'sext' 'sext_ln813_1650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2718 [1/1] (0.70ns)   --->   "%add_ln813_2412 = add i9 %sext_ln17_1221, i9 %sext_ln17_1018"   --->   Operation 2718 'add' 'add_ln813_2412' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2719 [1/1] (0.00ns)   --->   "%sext_ln813_1651 = sext i9 %add_ln813_2412"   --->   Operation 2719 'sext' 'sext_ln813_1651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2720 [1/1] (0.70ns)   --->   "%add_ln813_2413 = add i8 %sext_ln17_1093, i8 251"   --->   Operation 2720 'add' 'add_ln813_2413' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2721 [1/1] (0.00ns)   --->   "%sext_ln813_1652 = sext i8 %add_ln813_2413"   --->   Operation 2721 'sext' 'sext_ln813_1652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2722 [1/1] (0.71ns)   --->   "%add_ln813_2414 = add i10 %sext_ln813_1652, i10 %sext_ln813_1651"   --->   Operation 2722 'add' 'add_ln813_2414' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2723 [1/1] (0.00ns)   --->   "%sext_ln813_1653 = sext i10 %add_ln813_2414"   --->   Operation 2723 'sext' 'sext_ln813_1653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2724 [1/1] (0.73ns)   --->   "%add_ln813_2415 = add i12 %sext_ln813_1653, i12 %sext_ln813_1650"   --->   Operation 2724 'add' 'add_ln813_2415' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2725 [1/1] (0.00ns)   --->   "%sext_ln813_1654 = sext i12 %add_ln813_2415"   --->   Operation 2725 'sext' 'sext_ln813_1654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2726 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2416 = add i16 %sext_ln813_1654, i16 %add_ln813_2408"   --->   Operation 2726 'add' 'add_ln813_2416' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2727 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2417 = add i16 %mult_V_1316, i16 %mult_V_1404"   --->   Operation 2727 'add' 'add_ln813_2417' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2728 [1/1] (0.78ns)   --->   "%add_ln813_2418 = add i16 %mult_V_1441, i16 %mult_V_1487"   --->   Operation 2728 'add' 'add_ln813_2418' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2729 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2419 = add i16 %add_ln813_2418, i16 %add_ln813_2417"   --->   Operation 2729 'add' 'add_ln813_2419' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2730 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2420 = add i16 %sext_ln818_291, i16 %sext_ln818_299"   --->   Operation 2730 'add' 'add_ln813_2420' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2731 [1/1] (0.75ns)   --->   "%add_ln813_2421 = add i14 %sext_ln17_1025, i14 %sext_ln17_1345"   --->   Operation 2731 'add' 'add_ln813_2421' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2732 [1/1] (0.00ns)   --->   "%sext_ln813_1655 = sext i14 %add_ln813_2421"   --->   Operation 2732 'sext' 'sext_ln813_1655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2733 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2422 = add i16 %sext_ln813_1655, i16 %add_ln813_2420"   --->   Operation 2733 'add' 'add_ln813_2422' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2734 [1/1] (0.75ns)   --->   "%add_ln813_2424 = add i14 %sext_ln17_1404, i14 %sext_ln17_1180"   --->   Operation 2734 'add' 'add_ln813_2424' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2735 [1/1] (0.72ns)   --->   "%add_ln813_2425 = add i11 %sext_ln17_1148, i11 %sext_ln17_1373"   --->   Operation 2735 'add' 'add_ln813_2425' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2736 [1/1] (0.71ns)   --->   "%add_ln813_2427 = add i10 %sext_ln17_1268, i10 900"   --->   Operation 2736 'add' 'add_ln813_2427' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2737 [1/1] (0.00ns)   --->   "%sext_ln813_1657 = sext i10 %add_ln813_2427"   --->   Operation 2737 'sext' 'sext_ln813_1657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2738 [1/1] (0.70ns)   --->   "%add_ln813_2428 = add i9 %sext_ln17_1411, i9 %sext_ln17_1309"   --->   Operation 2738 'add' 'add_ln813_2428' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2739 [1/1] (0.00ns)   --->   "%sext_ln813_1658 = sext i9 %add_ln813_2428"   --->   Operation 2739 'sext' 'sext_ln813_1658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2740 [1/1] (0.72ns)   --->   "%add_ln813_2429 = add i11 %sext_ln813_1658, i11 %sext_ln813_1657"   --->   Operation 2740 'add' 'add_ln813_2429' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2741 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2432 = add i16 %mult_V_1442, i16 %mult_V_1682"   --->   Operation 2741 'add' 'add_ln813_2432' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2742 [1/1] (0.78ns)   --->   "%add_ln813_2433 = add i16 %mult_V_1768, i16 %sext_ln818_338"   --->   Operation 2742 'add' 'add_ln813_2433' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2743 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2434 = add i16 %add_ln813_2433, i16 %add_ln813_2432"   --->   Operation 2743 'add' 'add_ln813_2434' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2744 [1/1] (0.76ns)   --->   "%add_ln813_2435 = add i15 %sext_ln17_1026, i15 %sext_ln17_1374"   --->   Operation 2744 'add' 'add_ln813_2435' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2745 [1/1] (0.00ns)   --->   "%sext_ln813_1661 = sext i15 %add_ln813_2435"   --->   Operation 2745 'sext' 'sext_ln813_1661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2746 [1/1] (0.75ns)   --->   "%add_ln813_2436 = add i14 %sext_ln17_1004, i14 %sext_ln17_1186"   --->   Operation 2746 'add' 'add_ln813_2436' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2747 [1/1] (0.00ns)   --->   "%sext_ln813_1662 = sext i14 %add_ln813_2436"   --->   Operation 2747 'sext' 'sext_ln813_1662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2748 [1/1] (0.77ns)   --->   "%add_ln813_2437 = add i16 %sext_ln813_1662, i16 %sext_ln813_1661"   --->   Operation 2748 'add' 'add_ln813_2437' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2749 [1/1] (0.71ns)   --->   "%add_ln813_2439 = add i10 %sext_ln17_1047, i10 %sext_ln17_1097"   --->   Operation 2749 'add' 'add_ln813_2439' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2750 [1/1] (0.00ns)   --->   "%sext_ln813_1663 = sext i10 %add_ln813_2439"   --->   Operation 2750 'sext' 'sext_ln813_1663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2751 [1/1] (0.70ns)   --->   "%add_ln813_2440 = add i9 %sext_ln17_1274, i9 %sext_ln17_1343"   --->   Operation 2751 'add' 'add_ln813_2440' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2752 [1/1] (0.00ns)   --->   "%sext_ln813_1664 = sext i9 %add_ln813_2440"   --->   Operation 2752 'sext' 'sext_ln813_1664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2753 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2441 = add i11 %sext_ln813_1664, i11 %sext_ln813_1663"   --->   Operation 2753 'add' 'add_ln813_2441' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2754 [1/1] (0.00ns)   --->   "%sext_ln813_1665 = sext i8 %add_ln813_2160"   --->   Operation 2754 'sext' 'sext_ln813_1665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2755 [1/1] (0.70ns)   --->   "%add_ln813_2442 = add i9 %sext_ln813_1507, i9 %sext_ln813_1665"   --->   Operation 2755 'add' 'add_ln813_2442' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2756 [1/1] (0.00ns)   --->   "%sext_ln813_1666 = sext i9 %add_ln813_2442"   --->   Operation 2756 'sext' 'sext_ln813_1666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2757 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_2443 = add i11 %sext_ln813_1666, i11 %add_ln813_2441"   --->   Operation 2757 'add' 'add_ln813_2443' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2758 [1/1] (0.70ns)   --->   "%add_ln813_2445 = add i8 %sext_ln17_1003, i8 %sext_ln17_1057"   --->   Operation 2758 'add' 'add_ln813_2445' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2759 [1/1] (0.00ns)   --->   "%sext_ln813_1668 = sext i8 %add_ln813_2445"   --->   Operation 2759 'sext' 'sext_ln813_1668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2760 [1/1] (0.71ns)   --->   "%add_ln813_2446 = add i10 %sext_ln813_1668, i10 880"   --->   Operation 2760 'add' 'add_ln813_2446' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2761 [1/1] (0.00ns)   --->   "%sext_ln813_1669 = sext i10 %add_ln813_2446"   --->   Operation 2761 'sext' 'sext_ln813_1669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2762 [1/1] (0.70ns)   --->   "%add_ln813_2447 = add i8 %sext_ln17_1093, i8 %sext_ln17_1248"   --->   Operation 2762 'add' 'add_ln813_2447' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2763 [1/1] (0.00ns)   --->   "%sext_ln813_1670 = sext i8 %add_ln813_2447"   --->   Operation 2763 'sext' 'sext_ln813_1670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2764 [1/1] (0.70ns)   --->   "%add_ln813_2448 = add i8 %sext_ln17_1279, i8 %sext_ln17_1419"   --->   Operation 2764 'add' 'add_ln813_2448' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2765 [1/1] (0.00ns)   --->   "%sext_ln813_1671 = sext i8 %add_ln813_2448"   --->   Operation 2765 'sext' 'sext_ln813_1671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2766 [1/1] (0.70ns)   --->   "%add_ln813_2449 = add i9 %sext_ln813_1671, i9 %sext_ln813_1670"   --->   Operation 2766 'add' 'add_ln813_2449' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2767 [1/1] (0.00ns)   --->   "%sext_ln813_1672 = sext i9 %add_ln813_2449"   --->   Operation 2767 'sext' 'sext_ln813_1672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2768 [1/1] (0.72ns)   --->   "%add_ln813_2450 = add i11 %sext_ln813_1672, i11 %sext_ln813_1669"   --->   Operation 2768 'add' 'add_ln813_2450' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2769 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2451 = add i16 %mult_V_1882, i16 %sext_ln818_276"   --->   Operation 2769 'add' 'add_ln813_2451' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2770 [1/1] (0.76ns)   --->   "%add_ln813_2452 = add i15 %sext_ln17_1315, i15 %sext_ln17_1079"   --->   Operation 2770 'add' 'add_ln813_2452' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2771 [1/1] (0.00ns)   --->   "%sext_ln813_1674 = sext i15 %add_ln813_2452"   --->   Operation 2771 'sext' 'sext_ln813_1674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2772 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2453 = add i16 %sext_ln813_1674, i16 %add_ln813_2451"   --->   Operation 2772 'add' 'add_ln813_2453' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2773 [1/1] (0.75ns)   --->   "%add_ln813_2454 = add i14 %sext_ln17_1222, i14 %sext_ln17_1005"   --->   Operation 2773 'add' 'add_ln813_2454' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2774 [1/1] (0.00ns)   --->   "%sext_ln813_1675 = sext i14 %add_ln813_2454"   --->   Operation 2774 'sext' 'sext_ln813_1675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2775 [1/1] (0.74ns)   --->   "%add_ln813_2455 = add i13 %sext_ln17_1346, i13 %sext_ln17_1188"   --->   Operation 2775 'add' 'add_ln813_2455' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2776 [1/1] (0.00ns)   --->   "%sext_ln813_1676 = sext i13 %add_ln813_2455"   --->   Operation 2776 'sext' 'sext_ln813_1676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2777 [1/1] (0.76ns)   --->   "%add_ln813_2456 = add i15 %sext_ln813_1676, i15 %sext_ln813_1675"   --->   Operation 2777 'add' 'add_ln813_2456' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2778 [1/1] (0.72ns)   --->   "%add_ln813_2458 = add i11 %sext_ln17_1420, i11 %sext_ln17_1087"   --->   Operation 2778 'add' 'add_ln813_2458' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2779 [1/1] (0.00ns)   --->   "%sext_ln813_1678 = sext i11 %add_ln813_2458"   --->   Operation 2779 'sext' 'sext_ln813_1678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2780 [1/1] (0.71ns)   --->   "%add_ln813_2459 = add i10 %sext_ln17_1281, i10 %sext_ln17_1016"   --->   Operation 2780 'add' 'add_ln813_2459' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2781 [1/1] (0.00ns)   --->   "%sext_ln813_1679 = sext i10 %add_ln813_2459"   --->   Operation 2781 'sext' 'sext_ln813_1679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2782 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2460 = add i12 %sext_ln813_1679, i12 %sext_ln813_1678"   --->   Operation 2782 'add' 'add_ln813_2460' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2783 [1/1] (0.70ns)   --->   "%add_ln813_2461 = add i8 %sext_ln17_1057, i8 %sext_ln17_1112"   --->   Operation 2783 'add' 'add_ln813_2461' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2784 [1/1] (0.00ns)   --->   "%sext_ln813_1680 = sext i8 %add_ln813_2461"   --->   Operation 2784 'sext' 'sext_ln813_1680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2785 [1/1] (0.70ns)   --->   "%add_ln813_2462 = add i7 %sext_ln17_1251, i7 47"   --->   Operation 2785 'add' 'add_ln813_2462' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2786 [1/1] (0.00ns)   --->   "%zext_ln813_25 = zext i7 %add_ln813_2462"   --->   Operation 2786 'zext' 'zext_ln813_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2787 [1/1] (0.70ns)   --->   "%add_ln813_2463 = add i9 %zext_ln813_25, i9 %sext_ln17_1358"   --->   Operation 2787 'add' 'add_ln813_2463' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2788 [1/1] (0.00ns)   --->   "%sext_ln813_1681 = sext i9 %add_ln813_2463"   --->   Operation 2788 'sext' 'sext_ln813_1681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2789 [1/1] (0.71ns)   --->   "%add_ln813_2464 = add i10 %sext_ln813_1681, i10 %sext_ln813_1680"   --->   Operation 2789 'add' 'add_ln813_2464' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2790 [1/1] (0.00ns)   --->   "%sext_ln813_1682 = sext i10 %add_ln813_2464"   --->   Operation 2790 'sext' 'sext_ln813_1682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2791 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_2465 = add i12 %sext_ln813_1682, i12 %add_ln813_2460"   --->   Operation 2791 'add' 'add_ln813_2465' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2467 = add i16 %sext_ln818_259, i16 %sext_ln818_223"   --->   Operation 2792 'add' 'add_ln813_2467' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2793 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2468 = add i16 %add_ln813_2467, i16 %sext_ln818_236"   --->   Operation 2793 'add' 'add_ln813_2468' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2794 [1/1] (0.75ns)   --->   "%add_ln813_2469 = add i14 %sext_ln17_1149, i14 %sext_ln17_1421"   --->   Operation 2794 'add' 'add_ln813_2469' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2795 [1/1] (0.00ns)   --->   "%sext_ln813_1684 = sext i14 %add_ln813_2469"   --->   Operation 2795 'sext' 'sext_ln813_1684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2796 [1/1] (0.76ns)   --->   "%add_ln813_2470 = add i15 %sext_ln813_1684, i15 %sext_ln17_1284"   --->   Operation 2796 'add' 'add_ln813_2470' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2797 [1/1] (0.00ns)   --->   "%sext_ln813_1686 = sext i8 %add_ln813_2175"   --->   Operation 2797 'sext' 'sext_ln813_1686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2798 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2472 = add i10 %sext_ln813_1686, i10 %sext_ln17_1115"   --->   Operation 2798 'add' 'add_ln813_2472' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2799 [1/1] (0.70ns)   --->   "%add_ln813_2473 = add i7 %sext_ln17_1054, i7 16"   --->   Operation 2799 'add' 'add_ln813_2473' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2800 [1/1] (0.00ns)   --->   "%sext_ln813_1687 = sext i7 %add_ln813_2473"   --->   Operation 2800 'sext' 'sext_ln813_1687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2801 [1/1] (0.70ns)   --->   "%add_ln813_2474 = add i8 %sext_ln813_1687, i8 %sext_ln17_1312"   --->   Operation 2801 'add' 'add_ln813_2474' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2802 [1/1] (0.00ns)   --->   "%sext_ln813_1688 = sext i8 %add_ln813_2474"   --->   Operation 2802 'sext' 'sext_ln813_1688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2803 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_2475 = add i10 %sext_ln813_1688, i10 %add_ln813_2472"   --->   Operation 2803 'add' 'add_ln813_2475' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2804 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2477 = add i16 %mult_V_1362, i16 %mult_V_1808"   --->   Operation 2804 'add' 'add_ln813_2477' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2805 [1/1] (0.77ns)   --->   "%add_ln813_2478 = add i16 %sext_ln818_333, i16 %sext_ln818_246"   --->   Operation 2805 'add' 'add_ln813_2478' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2806 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2479 = add i16 %add_ln813_2478, i16 %add_ln813_2477"   --->   Operation 2806 'add' 'add_ln813_2479' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2807 [1/1] (0.75ns)   --->   "%add_ln813_2480 = add i14 %sext_ln17_1316, i14 %sext_ln17_1375"   --->   Operation 2807 'add' 'add_ln813_2480' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2808 [1/1] (0.00ns)   --->   "%sext_ln813_1690 = sext i14 %add_ln813_2480"   --->   Operation 2808 'sext' 'sext_ln813_1690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2809 [1/1] (0.75ns)   --->   "%add_ln813_2481 = add i14 %sext_ln17_1422, i14 %sext_ln17_1125"   --->   Operation 2809 'add' 'add_ln813_2481' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2810 [1/1] (0.00ns)   --->   "%sext_ln813_1691 = sext i14 %add_ln813_2481"   --->   Operation 2810 'sext' 'sext_ln813_1691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2811 [1/1] (0.76ns)   --->   "%add_ln813_2482 = add i15 %sext_ln813_1691, i15 %sext_ln813_1690"   --->   Operation 2811 'add' 'add_ln813_2482' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2812 [1/1] (0.72ns)   --->   "%add_ln813_2484 = add i11 %sext_ln17_1061, i11 %sext_ln17_1150"   --->   Operation 2812 'add' 'add_ln813_2484' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2813 [1/1] (0.00ns)   --->   "%sext_ln813_1693 = sext i11 %add_ln813_2484"   --->   Operation 2813 'sext' 'sext_ln813_1693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2814 [1/1] (0.72ns)   --->   "%add_ln813_2485 = add i11 %sext_ln17_1223, i11 %sext_ln17_1252"   --->   Operation 2814 'add' 'add_ln813_2485' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2815 [1/1] (0.00ns)   --->   "%sext_ln813_1694 = sext i11 %add_ln813_2485"   --->   Operation 2815 'sext' 'sext_ln813_1694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2816 [1/1] (0.73ns)   --->   "%add_ln813_2486 = add i12 %sext_ln813_1694, i12 %sext_ln813_1693"   --->   Operation 2816 'add' 'add_ln813_2486' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2817 [1/1] (0.71ns)   --->   "%add_ln813_2487 = add i10 %sext_ln17_1098, i10 %sext_ln17_1285"   --->   Operation 2817 'add' 'add_ln813_2487' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2818 [1/1] (0.00ns)   --->   "%sext_ln813_1696 = sext i10 %add_ln813_2487"   --->   Operation 2818 'sext' 'sext_ln813_1696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2819 [1/1] (0.70ns)   --->   "%add_ln813_2488 = add i8 %sext_ln17_1189, i8 75"   --->   Operation 2819 'add' 'add_ln813_2488' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2820 [1/1] (0.00ns)   --->   "%zext_ln813_26 = zext i8 %add_ln813_2488"   --->   Operation 2820 'zext' 'zext_ln813_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2821 [1/1] (0.70ns)   --->   "%add_ln813_2489 = add i9 %zext_ln813_26, i9 %sext_ln17_1001"   --->   Operation 2821 'add' 'add_ln813_2489' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2822 [1/1] (0.00ns)   --->   "%sext_ln813_1697 = sext i9 %add_ln813_2489"   --->   Operation 2822 'sext' 'sext_ln813_1697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2823 [1/1] (0.72ns)   --->   "%add_ln813_2490 = add i11 %sext_ln813_1697, i11 %sext_ln813_1696"   --->   Operation 2823 'add' 'add_ln813_2490' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2824 [1/1] (0.70ns)   --->   "%add_ln813_2493 = add i9 %sext_ln17_1018, i9 441"   --->   Operation 2824 'add' 'add_ln813_2493' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2825 [1/1] (0.00ns)   --->   "%sext_ln813_1700 = sext i9 %add_ln813_2493"   --->   Operation 2825 'sext' 'sext_ln813_1700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2826 [1/1] (0.00ns)   --->   "%sext_ln813_1701 = sext i8 %add_ln813_2173"   --->   Operation 2826 'sext' 'sext_ln813_1701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2827 [1/1] (0.71ns)   --->   "%add_ln813_2494 = add i10 %sext_ln813_1701, i10 %sext_ln813_1700"   --->   Operation 2827 'add' 'add_ln813_2494' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2828 [1/1] (0.00ns)   --->   "%sext_ln813_1702 = sext i10 %add_ln813_2494"   --->   Operation 2828 'sext' 'sext_ln813_1702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2829 [1/1] (0.70ns)   --->   "%add_ln813_2495 = add i8 %sext_ln17_1248, i8 %sext_ln17_1419"   --->   Operation 2829 'add' 'add_ln813_2495' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2830 [1/1] (0.00ns)   --->   "%sext_ln813_1703 = sext i8 %add_ln813_2495"   --->   Operation 2830 'sext' 'sext_ln813_1703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2831 [1/1] (0.70ns)   --->   "%add_ln813_2496 = add i9 %sext_ln813_1703, i9 %sext_ln813_1529"   --->   Operation 2831 'add' 'add_ln813_2496' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2832 [1/1] (0.00ns)   --->   "%sext_ln813_1704 = sext i9 %add_ln813_2496"   --->   Operation 2832 'sext' 'sext_ln813_1704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2833 [1/1] (0.72ns)   --->   "%add_ln813_2497 = add i11 %sext_ln813_1704, i11 %sext_ln813_1702"   --->   Operation 2833 'add' 'add_ln813_2497' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2834 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2498 = add i16 %mult_V_1320, i16 %mult_V_1406"   --->   Operation 2834 'add' 'add_ln813_2498' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2835 [1/1] (0.78ns)   --->   "%add_ln813_2499 = add i16 %mult_V_1809, i16 %mult_V_1847"   --->   Operation 2835 'add' 'add_ln813_2499' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2836 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2500 = add i16 %add_ln813_2499, i16 %add_ln813_2498"   --->   Operation 2836 'add' 'add_ln813_2500' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2837 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2501 = add i16 %sext_ln818_247, i16 %sext_ln818_305"   --->   Operation 2837 'add' 'add_ln813_2501' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2838 [1/1] (0.77ns)   --->   "%add_ln813_2502 = add i16 %sext_ln818_334, i16 %sext_ln818_339"   --->   Operation 2838 'add' 'add_ln813_2502' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2839 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2503 = add i16 %add_ln813_2502, i16 %add_ln813_2501"   --->   Operation 2839 'add' 'add_ln813_2503' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2840 [1/1] (0.76ns)   --->   "%add_ln813_2505 = add i15 %sext_ln17_1027, i15 %sext_ln17_1190"   --->   Operation 2840 'add' 'add_ln813_2505' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2841 [1/1] (0.73ns)   --->   "%add_ln813_2506 = add i12 %sext_ln17_1151, i12 %sext_ln17_1224"   --->   Operation 2841 'add' 'add_ln813_2506' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2842 [1/1] (0.00ns)   --->   "%sext_ln813_1706 = sext i12 %add_ln813_2506"   --->   Operation 2842 'sext' 'sext_ln813_1706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2843 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2507 = add i15 %sext_ln813_1706, i15 %add_ln813_2505"   --->   Operation 2843 'add' 'add_ln813_2507' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2844 [1/1] (0.72ns)   --->   "%add_ln813_2508 = add i10 %sext_ln17_1116, i10 263"   --->   Operation 2844 'add' 'add_ln813_2508' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2845 [1/1] (0.00ns)   --->   "%zext_ln813_27 = zext i10 %add_ln813_2508"   --->   Operation 2845 'zext' 'zext_ln813_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2846 [1/1] (0.70ns)   --->   "%add_ln813_2509 = add i8 %sext_ln17_1241, i8 %sext_ln17_1312"   --->   Operation 2846 'add' 'add_ln813_2509' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2847 [1/1] (0.00ns)   --->   "%sext_ln813_1707 = sext i8 %add_ln813_2509"   --->   Operation 2847 'sext' 'sext_ln813_1707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2848 [1/1] (0.72ns)   --->   "%add_ln813_2510 = add i11 %sext_ln813_1707, i11 %zext_ln813_27"   --->   Operation 2848 'add' 'add_ln813_2510' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2849 [1/1] (0.00ns)   --->   "%sext_ln813_1708 = sext i11 %add_ln813_2510"   --->   Operation 2849 'sext' 'sext_ln813_1708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2850 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2511 = add i15 %sext_ln813_1708, i15 %add_ln813_2507"   --->   Operation 2850 'add' 'add_ln813_2511' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2851 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2513 = add i16 %mult_V_1605, i16 %mult_V_1885"   --->   Operation 2851 'add' 'add_ln813_2513' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2852 [1/1] (0.77ns)   --->   "%add_ln813_2514 = add i16 %sext_ln818_248, i16 %sext_ln818_300"   --->   Operation 2852 'add' 'add_ln813_2514' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2853 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2515 = add i16 %add_ln813_2514, i16 %add_ln813_2513"   --->   Operation 2853 'add' 'add_ln813_2515' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2854 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2516 = add i16 %sext_ln818_340, i16 %sext_ln818_277"   --->   Operation 2854 'add' 'add_ln813_2516' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2855 [1/1] (0.75ns)   --->   "%add_ln813_2517 = add i14 %sext_ln17_1006, i14 %sext_ln17_1126"   --->   Operation 2855 'add' 'add_ln813_2517' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2856 [1/1] (0.00ns)   --->   "%sext_ln813_1710 = sext i14 %add_ln813_2517"   --->   Operation 2856 'sext' 'sext_ln813_1710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2857 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2518 = add i16 %sext_ln813_1710, i16 %add_ln813_2516"   --->   Operation 2857 'add' 'add_ln813_2518' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2858 [1/1] (0.72ns)   --->   "%add_ln813_2521 = add i11 %sext_ln17_1223, i11 %sext_ln17_1286"   --->   Operation 2858 'add' 'add_ln813_2521' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2859 [1/1] (0.71ns)   --->   "%add_ln813_2523 = add i10 %sext_ln17_1052, i10 %sext_ln17_1317"   --->   Operation 2859 'add' 'add_ln813_2523' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2860 [1/1] (0.00ns)   --->   "%sext_ln813_1713 = sext i10 %add_ln813_2523"   --->   Operation 2860 'sext' 'sext_ln813_1713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2861 [1/1] (0.70ns)   --->   "%add_ln813_2524 = add i9 %sext_ln17_1096, i9 %sext_ln17_1343"   --->   Operation 2861 'add' 'add_ln813_2524' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2862 [1/1] (0.00ns)   --->   "%sext_ln813_1714 = sext i9 %add_ln813_2524"   --->   Operation 2862 'sext' 'sext_ln813_1714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2863 [1/1] (0.71ns)   --->   "%add_ln813_2525 = add i10 %sext_ln813_1714, i10 %sext_ln17_1377"   --->   Operation 2863 'add' 'add_ln813_2525' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2864 [1/1] (0.00ns)   --->   "%sext_ln813_1715 = sext i10 %add_ln813_2525"   --->   Operation 2864 'sext' 'sext_ln813_1715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2865 [1/1] (0.72ns)   --->   "%add_ln813_2526 = add i11 %sext_ln813_1715, i11 %sext_ln813_1713"   --->   Operation 2865 'add' 'add_ln813_2526' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2866 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2529 = add i16 %mult_V_1447, i16 %mult_V_1491"   --->   Operation 2866 'add' 'add_ln813_2529' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2867 [1/1] (0.78ns)   --->   "%add_ln813_2530 = add i16 %mult_V_1886, i16 %mult_V_1932"   --->   Operation 2867 'add' 'add_ln813_2530' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2868 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2531 = add i16 %add_ln813_2530, i16 %add_ln813_2529"   --->   Operation 2868 'add' 'add_ln813_2531' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2869 [1/1] (0.76ns)   --->   "%add_ln813_2532 = add i15 %sext_ln17_1062, i15 %sext_ln17_1191"   --->   Operation 2869 'add' 'add_ln813_2532' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2870 [1/1] (0.00ns)   --->   "%sext_ln813_1718 = sext i15 %add_ln813_2532"   --->   Operation 2870 'sext' 'sext_ln813_1718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2871 [1/1] (0.75ns)   --->   "%add_ln813_2533 = add i14 %sext_ln17_1253, i14 %sext_ln17_1287"   --->   Operation 2871 'add' 'add_ln813_2533' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2872 [1/1] (0.00ns)   --->   "%sext_ln813_1719 = sext i14 %add_ln813_2533"   --->   Operation 2872 'sext' 'sext_ln813_1719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2873 [1/1] (0.77ns)   --->   "%add_ln813_2534 = add i16 %sext_ln813_1719, i16 %sext_ln813_1718"   --->   Operation 2873 'add' 'add_ln813_2534' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2874 [1/1] (0.73ns)   --->   "%add_ln813_2536 = add i12 %sext_ln17_1318, i12 %sext_ln17_1378"   --->   Operation 2874 'add' 'add_ln813_2536' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2875 [1/1] (0.00ns)   --->   "%sext_ln813_1720 = sext i12 %add_ln813_2536"   --->   Operation 2875 'sext' 'sext_ln813_1720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2876 [1/1] (0.72ns)   --->   "%add_ln813_2537 = add i11 %sext_ln17_1029, i11 1608"   --->   Operation 2876 'add' 'add_ln813_2537' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2877 [1/1] (0.00ns)   --->   "%sext_ln813_1721 = sext i11 %add_ln813_2537"   --->   Operation 2877 'sext' 'sext_ln813_1721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2878 [1/1] (0.74ns)   --->   "%add_ln813_2538 = add i13 %sext_ln813_1721, i13 %sext_ln813_1720"   --->   Operation 2878 'add' 'add_ln813_2538' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2879 [1/1] (0.00ns)   --->   "%sext_ln813_1722 = sext i13 %add_ln813_2538"   --->   Operation 2879 'sext' 'sext_ln813_1722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2880 [1/1] (0.72ns)   --->   "%add_ln813_2539 = add i11 %sext_ln17_1152, i11 %sext_ln17_1225"   --->   Operation 2880 'add' 'add_ln813_2539' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2881 [1/1] (0.00ns)   --->   "%sext_ln813_1723 = sext i11 %add_ln813_2539"   --->   Operation 2881 'sext' 'sext_ln813_1723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2882 [1/1] (0.70ns)   --->   "%add_ln813_2540 = add i8 %sext_ln17_1112, i8 %sext_ln17_1347"   --->   Operation 2882 'add' 'add_ln813_2540' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2883 [1/1] (0.00ns)   --->   "%sext_ln813_1724 = sext i8 %add_ln813_2540"   --->   Operation 2883 'sext' 'sext_ln813_1724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2884 [1/1] (0.73ns)   --->   "%add_ln813_2541 = add i12 %sext_ln813_1724, i12 %sext_ln813_1723"   --->   Operation 2884 'add' 'add_ln813_2541' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2885 [1/1] (0.00ns)   --->   "%sext_ln813_1725 = sext i12 %add_ln813_2541"   --->   Operation 2885 'sext' 'sext_ln813_1725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2886 [1/1] (0.75ns)   --->   "%add_ln813_2542 = add i14 %sext_ln813_1725, i14 %sext_ln813_1722"   --->   Operation 2886 'add' 'add_ln813_2542' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2887 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2544 = add i16 %mult_V_1408, i16 %mult_V_1811"   --->   Operation 2887 'add' 'add_ln813_2544' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2888 [1/1] (0.78ns)   --->   "%add_ln813_2545 = add i16 %mult_V_1887, i16 %sext_ln818_267"   --->   Operation 2888 'add' 'add_ln813_2545' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2889 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2546 = add i16 %add_ln813_2545, i16 %add_ln813_2544"   --->   Operation 2889 'add' 'add_ln813_2546' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2890 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2547 = add i16 %sext_ln818_292, i16 %sext_ln818_224"   --->   Operation 2890 'add' 'add_ln813_2547' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2891 [1/1] (0.76ns)   --->   "%add_ln813_2548 = add i15 %sext_ln17_1099, i15 %sext_ln17_1192"   --->   Operation 2891 'add' 'add_ln813_2548' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2892 [1/1] (0.00ns)   --->   "%sext_ln813_1727 = sext i15 %add_ln813_2548"   --->   Operation 2892 'sext' 'sext_ln813_1727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2893 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2549 = add i16 %sext_ln813_1727, i16 %add_ln813_2547"   --->   Operation 2893 'add' 'add_ln813_2549' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2894 [1/1] (0.76ns)   --->   "%add_ln813_2551 = add i15 %sext_ln17_1319, i15 %sext_ln17_1423"   --->   Operation 2894 'add' 'add_ln813_2551' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2895 [1/1] (0.00ns)   --->   "%sext_ln813_1728 = sext i15 %add_ln813_2551"   --->   Operation 2895 'sext' 'sext_ln813_1728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2896 [1/1] (0.75ns)   --->   "%add_ln813_2552 = add i14 %sext_ln17_1030, i14 %sext_ln17_1080"   --->   Operation 2896 'add' 'add_ln813_2552' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2897 [1/1] (0.00ns)   --->   "%sext_ln813_1729 = sext i14 %add_ln813_2552"   --->   Operation 2897 'sext' 'sext_ln813_1729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2898 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2553 = add i16 %sext_ln813_1729, i16 %sext_ln813_1728"   --->   Operation 2898 'add' 'add_ln813_2553' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2899 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2554 = add i13 %sext_ln17_1379, i13 %sext_ln17_1245"   --->   Operation 2899 'add' 'add_ln813_2554' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2900 [1/1] (0.70ns)   --->   "%add_ln813_2555 = add i8 %sext_ln17_1153, i8 191"   --->   Operation 2900 'add' 'add_ln813_2555' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2901 [1/1] (0.00ns)   --->   "%zext_ln813_28 = zext i8 %add_ln813_2555"   --->   Operation 2901 'zext' 'zext_ln813_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2902 [1/1] (0.71ns)   --->   "%add_ln813_2556 = add i10 %zext_ln813_28, i10 %sext_ln17_1288"   --->   Operation 2902 'add' 'add_ln813_2556' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2903 [1/1] (0.00ns)   --->   "%sext_ln813_1730 = sext i10 %add_ln813_2556"   --->   Operation 2903 'sext' 'sext_ln813_1730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2904 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_2557 = add i13 %sext_ln813_1730, i13 %add_ln813_2554"   --->   Operation 2904 'add' 'add_ln813_2557' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2905 [1/1] (0.00ns)   --->   "%sext_ln813_1731 = sext i13 %add_ln813_2557"   --->   Operation 2905 'sext' 'sext_ln813_1731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2906 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2558 = add i16 %sext_ln813_1731, i16 %add_ln813_2553"   --->   Operation 2906 'add' 'add_ln813_2558' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2907 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2560 = add i16 %mult_V_1888, i16 %sext_ln818_293"   --->   Operation 2907 'add' 'add_ln813_2560' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2908 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2561 = add i16 %add_ln813_2560, i16 %mult_V_1449"   --->   Operation 2908 'add' 'add_ln813_2561' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2909 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2562 = add i16 %sext_ln818_301, i16 %sext_ln818_341"   --->   Operation 2909 'add' 'add_ln813_2562' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2910 [1/1] (0.76ns)   --->   "%add_ln813_2563 = add i15 %sext_ln17_1100, i15 %sext_ln17_1154"   --->   Operation 2910 'add' 'add_ln813_2563' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2911 [1/1] (0.00ns)   --->   "%sext_ln813_1732 = sext i15 %add_ln813_2563"   --->   Operation 2911 'sext' 'sext_ln813_1732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2912 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2564 = add i16 %sext_ln813_1732, i16 %add_ln813_2562"   --->   Operation 2912 'add' 'add_ln813_2564' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2913 [1/1] (0.76ns)   --->   "%add_ln813_2566 = add i15 %sext_ln17_1289, i15 %sext_ln17_1031"   --->   Operation 2913 'add' 'add_ln813_2566' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2914 [1/1] (0.72ns)   --->   "%add_ln813_2567 = add i11 %sext_ln17_1320, i11 %sext_ln17_1376"   --->   Operation 2914 'add' 'add_ln813_2567' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2915 [1/1] (0.00ns)   --->   "%sext_ln813_1733 = sext i11 %add_ln813_2567"   --->   Operation 2915 'sext' 'sext_ln813_1733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2916 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2568 = add i15 %sext_ln813_1733, i15 %add_ln813_2566"   --->   Operation 2916 'add' 'add_ln813_2568' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2917 [1/1] (0.70ns)   --->   "%add_ln813_2569 = add i8 %sext_ln17_1057, i8 127"   --->   Operation 2917 'add' 'add_ln813_2569' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2918 [1/1] (0.00ns)   --->   "%zext_ln813_29 = zext i8 %add_ln813_2569"   --->   Operation 2918 'zext' 'zext_ln813_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2919 [1/1] (0.70ns)   --->   "%add_ln813_2570 = add i8 %sext_ln17_1112, i8 %sext_ln17_1189"   --->   Operation 2919 'add' 'add_ln813_2570' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2920 [1/1] (0.00ns)   --->   "%sext_ln813_1734 = sext i8 %add_ln813_2570"   --->   Operation 2920 'sext' 'sext_ln813_1734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2921 [1/1] (0.70ns)   --->   "%add_ln813_2571 = add i10 %sext_ln813_1734, i10 %zext_ln813_29"   --->   Operation 2921 'add' 'add_ln813_2571' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2922 [1/1] (0.00ns)   --->   "%sext_ln813_1735 = sext i10 %add_ln813_2571"   --->   Operation 2922 'sext' 'sext_ln813_1735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2923 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2572 = add i15 %sext_ln813_1735, i15 %add_ln813_2568"   --->   Operation 2923 'add' 'add_ln813_2572' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2924 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2574 = add i16 %mult_V_1323, i16 %mult_V_1368"   --->   Operation 2924 'add' 'add_ln813_2574' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2925 [1/1] (0.77ns)   --->   "%add_ln813_2575 = add i16 %sext_ln818_249, i16 %sext_ln818_325"   --->   Operation 2925 'add' 'add_ln813_2575' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2926 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2576 = add i16 %add_ln813_2575, i16 %add_ln813_2574"   --->   Operation 2926 'add' 'add_ln813_2576' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2927 [1/1] (0.74ns)   --->   "%add_ln813_2577 = add i13 %sext_ln17_1063, i13 %sext_ln17_1155"   --->   Operation 2927 'add' 'add_ln813_2577' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2928 [1/1] (0.00ns)   --->   "%sext_ln813_1737 = sext i13 %add_ln813_2577"   --->   Operation 2928 'sext' 'sext_ln813_1737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2929 [1/1] (0.74ns)   --->   "%add_ln813_2578 = add i13 %sext_ln17_1193, i13 %sext_ln17_1226"   --->   Operation 2929 'add' 'add_ln813_2578' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2930 [1/1] (0.00ns)   --->   "%sext_ln813_1738 = sext i13 %add_ln813_2578"   --->   Operation 2930 'sext' 'sext_ln813_1738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2931 [1/1] (0.75ns)   --->   "%add_ln813_2579 = add i14 %sext_ln813_1738, i14 %sext_ln813_1737"   --->   Operation 2931 'add' 'add_ln813_2579' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2932 [1/1] (0.72ns)   --->   "%add_ln813_2581 = add i11 %sext_ln17_1380, i11 %sext_ln17_1120"   --->   Operation 2932 'add' 'add_ln813_2581' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2933 [1/1] (0.71ns)   --->   "%add_ln813_2582 = add i10 %sext_ln17_1254, i10 %sext_ln17_1288"   --->   Operation 2933 'add' 'add_ln813_2582' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2934 [1/1] (0.71ns)   --->   "%add_ln813_2584 = add i10 %sext_ln17_1322, i10 %sext_ln17_1424"   --->   Operation 2934 'add' 'add_ln813_2584' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2935 [1/1] (0.00ns)   --->   "%sext_ln813_1742 = sext i10 %add_ln813_2584"   --->   Operation 2935 'sext' 'sext_ln813_1742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2936 [1/1] (0.70ns)   --->   "%add_ln813_2585 = add i8 %sext_ln17_1093, i8 %sext_ln17_1396"   --->   Operation 2936 'add' 'add_ln813_2585' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2937 [1/1] (0.00ns)   --->   "%sext_ln813_1743 = sext i8 %add_ln813_2585"   --->   Operation 2937 'sext' 'sext_ln813_1743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2938 [1/1] (0.70ns)   --->   "%add_ln813_2586 = add i9 %sext_ln813_1743, i9 465"   --->   Operation 2938 'add' 'add_ln813_2586' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2939 [1/1] (0.00ns)   --->   "%sext_ln813_1744 = sext i9 %add_ln813_2586"   --->   Operation 2939 'sext' 'sext_ln813_1744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2940 [1/1] (0.72ns)   --->   "%add_ln813_2587 = add i11 %sext_ln813_1744, i11 %sext_ln813_1742"   --->   Operation 2940 'add' 'add_ln813_2587' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2941 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2590 = add i16 %mult_V_1410, i16 %mult_V_1494"   --->   Operation 2941 'add' 'add_ln813_2590' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2942 [1/1] (0.78ns)   --->   "%add_ln813_2591 = add i16 %mult_V_1528, i16 %mult_V_1889"   --->   Operation 2942 'add' 'add_ln813_2591' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2943 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2592 = add i16 %add_ln813_2591, i16 %add_ln813_2590"   --->   Operation 2943 'add' 'add_ln813_2592' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2944 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2593 = add i16 %mult_V_1936, i16 %sext_ln818_225"   --->   Operation 2944 'add' 'add_ln813_2593' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2945 [1/1] (0.77ns)   --->   "%add_ln813_2594 = add i16 %sext_ln818_250, i16 %sext_ln818_237"   --->   Operation 2945 'add' 'add_ln813_2594' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2946 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2595 = add i16 %add_ln813_2594, i16 %add_ln813_2593"   --->   Operation 2946 'add' 'add_ln813_2595' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2947 [1/1] (0.76ns)   --->   "%add_ln813_2597 = add i15 %sext_ln17_1156, i15 %sext_ln17_1255"   --->   Operation 2947 'add' 'add_ln813_2597' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2948 [1/1] (0.00ns)   --->   "%sext_ln813_1747 = sext i15 %add_ln813_2597"   --->   Operation 2948 'sext' 'sext_ln813_1747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2949 [1/1] (0.75ns)   --->   "%add_ln813_2598 = add i14 %sext_ln17_1194, i14 %sext_ln17_1290"   --->   Operation 2949 'add' 'add_ln813_2598' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2950 [1/1] (0.00ns)   --->   "%sext_ln813_1748 = sext i14 %add_ln813_2598"   --->   Operation 2950 'sext' 'sext_ln813_1748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2951 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2599 = add i16 %sext_ln813_1748, i16 %sext_ln813_1747"   --->   Operation 2951 'add' 'add_ln813_2599' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2952 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2600 = add i11 %sext_ln17_1348, i11 118"   --->   Operation 2952 'add' 'add_ln813_2600' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2953 [1/1] (0.70ns)   --->   "%add_ln813_2601 = add i8 %sext_ln17_1312, i8 %sext_ln17_1359"   --->   Operation 2953 'add' 'add_ln813_2601' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2954 [1/1] (0.00ns)   --->   "%sext_ln813_1749 = sext i8 %add_ln813_2601"   --->   Operation 2954 'sext' 'sext_ln813_1749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2955 [1/1] (0.70ns)   --->   "%add_ln813_2602 = add i9 %sext_ln813_1749, i9 %sext_ln17_1227"   --->   Operation 2955 'add' 'add_ln813_2602' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2956 [1/1] (0.00ns)   --->   "%sext_ln813_1750 = sext i9 %add_ln813_2602"   --->   Operation 2956 'sext' 'sext_ln813_1750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2957 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_2603 = add i11 %sext_ln813_1750, i11 %add_ln813_2600"   --->   Operation 2957 'add' 'add_ln813_2603' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2958 [1/1] (0.00ns)   --->   "%sext_ln813_1751 = sext i11 %add_ln813_2603"   --->   Operation 2958 'sext' 'sext_ln813_1751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2959 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2604 = add i16 %sext_ln813_1751, i16 %add_ln813_2599"   --->   Operation 2959 'add' 'add_ln813_2604' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2960 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2606 = add i16 %mult_V_1411, i16 %mult_V_1452"   --->   Operation 2960 'add' 'add_ln813_2606' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2961 [1/1] (0.78ns)   --->   "%add_ln813_2607 = add i16 %mult_V_1495, i16 %mult_V_1690"   --->   Operation 2961 'add' 'add_ln813_2607' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2962 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2608 = add i16 %add_ln813_2607, i16 %add_ln813_2606"   --->   Operation 2962 'add' 'add_ln813_2608' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2963 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2609 = add i16 %mult_V_1814, i16 %mult_V_1890"   --->   Operation 2963 'add' 'add_ln813_2609' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2964 [1/1] (0.77ns)   --->   "%add_ln813_2610 = add i16 %sext_ln818_268, i16 %sext_ln818_332"   --->   Operation 2964 'add' 'add_ln813_2610' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2965 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2611 = add i16 %add_ln813_2610, i16 %add_ln813_2609"   --->   Operation 2965 'add' 'add_ln813_2611' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2966 [1/1] (0.76ns)   --->   "%add_ln813_2613 = add i15 %sext_ln17_1032, i15 %sext_ln17_1195"   --->   Operation 2966 'add' 'add_ln813_2613' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2967 [1/1] (0.00ns)   --->   "%sext_ln813_1752 = sext i15 %add_ln813_2613"   --->   Operation 2967 'sext' 'sext_ln813_1752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2968 [1/1] (0.76ns)   --->   "%add_ln813_2614 = add i15 %sext_ln17_1323, i15 %sext_ln17_1007"   --->   Operation 2968 'add' 'add_ln813_2614' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2969 [1/1] (0.00ns)   --->   "%sext_ln813_1753 = sext i15 %add_ln813_2614"   --->   Operation 2969 'sext' 'sext_ln813_1753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2970 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2615 = add i16 %sext_ln813_1753, i16 %sext_ln813_1752"   --->   Operation 2970 'add' 'add_ln813_2615' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2971 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2616 = add i14 %sext_ln17_1228, i14 %sext_ln17_1157"   --->   Operation 2971 'add' 'add_ln813_2616' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2972 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2617 = add i11 %sext_ln17_1425, i11 %sext_ln17_1292"   --->   Operation 2972 'add' 'add_ln813_2617' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2973 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_2618 = add i11 %add_ln813_2617, i11 767"   --->   Operation 2973 'add' 'add_ln813_2618' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2974 [1/1] (0.00ns)   --->   "%zext_ln813_30 = zext i11 %add_ln813_2618"   --->   Operation 2974 'zext' 'zext_ln813_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2975 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_2619 = add i14 %zext_ln813_30, i14 %add_ln813_2616"   --->   Operation 2975 'add' 'add_ln813_2619' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2976 [1/1] (0.00ns)   --->   "%sext_ln813_1754 = sext i14 %add_ln813_2619"   --->   Operation 2976 'sext' 'sext_ln813_1754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2977 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2620 = add i16 %sext_ln813_1754, i16 %add_ln813_2615"   --->   Operation 2977 'add' 'add_ln813_2620' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2978 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2622 = add i16 %mult_V_1412, i16 %mult_V_1453"   --->   Operation 2978 'add' 'add_ln813_2622' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2979 [1/1] (0.78ns)   --->   "%add_ln813_2623 = add i16 %mult_V_1891, i16 %sext_ln818_260"   --->   Operation 2979 'add' 'add_ln813_2623' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2980 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2624 = add i16 %add_ln813_2623, i16 %add_ln813_2622"   --->   Operation 2980 'add' 'add_ln813_2624' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2981 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2625 = add i16 %sext_ln818_285, i16 %sext_ln818_294"   --->   Operation 2981 'add' 'add_ln813_2625' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2982 [1/1] (0.76ns)   --->   "%add_ln813_2626 = add i15 %sext_ln17_1033, i15 %sext_ln17_1158"   --->   Operation 2982 'add' 'add_ln813_2626' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2983 [1/1] (0.00ns)   --->   "%sext_ln813_1755 = sext i15 %add_ln813_2626"   --->   Operation 2983 'sext' 'sext_ln813_1755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2984 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2627 = add i16 %sext_ln813_1755, i16 %add_ln813_2625"   --->   Operation 2984 'add' 'add_ln813_2627' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2985 [1/1] (0.76ns)   --->   "%add_ln813_2629 = add i15 %sext_ln17_1293, i15 %sext_ln17_1324"   --->   Operation 2985 'add' 'add_ln813_2629' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2986 [1/1] (0.00ns)   --->   "%sext_ln813_1756 = sext i15 %add_ln813_2629"   --->   Operation 2986 'sext' 'sext_ln813_1756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2987 [1/1] (0.76ns)   --->   "%add_ln813_2630 = add i15 %sext_ln17_1381, i15 %sext_ln17_1426"   --->   Operation 2987 'add' 'add_ln813_2630' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2988 [1/1] (0.00ns)   --->   "%sext_ln813_1757 = sext i15 %add_ln813_2630"   --->   Operation 2988 'sext' 'sext_ln813_1757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2989 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2631 = add i16 %sext_ln813_1757, i16 %sext_ln813_1756"   --->   Operation 2989 'add' 'add_ln813_2631' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2990 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2632 = add i12 %sext_ln17_1257, i12 426"   --->   Operation 2990 'add' 'add_ln813_2632' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2991 [1/1] (0.70ns)   --->   "%add_ln813_2633 = add i9 %sext_ln17_1343, i9 %sext_ln17_1111"   --->   Operation 2991 'add' 'add_ln813_2633' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2992 [1/1] (0.00ns)   --->   "%sext_ln813_1758 = sext i9 %add_ln813_2633"   --->   Operation 2992 'sext' 'sext_ln813_1758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2993 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_2634 = add i12 %sext_ln813_1758, i12 %add_ln813_2632"   --->   Operation 2993 'add' 'add_ln813_2634' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2994 [1/1] (0.00ns)   --->   "%sext_ln813_1759 = sext i12 %add_ln813_2634"   --->   Operation 2994 'sext' 'sext_ln813_1759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2995 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2635 = add i16 %sext_ln813_1759, i16 %add_ln813_2631"   --->   Operation 2995 'add' 'add_ln813_2635' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2996 [1/1] (0.70ns)   --->   "%add_ln813_2637 = add i8 %sext_ln17_1093, i8 224"   --->   Operation 2996 'add' 'add_ln813_2637' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2997 [1/1] (0.00ns)   --->   "%sext_ln813_1760 = sext i8 %add_ln813_2637"   --->   Operation 2997 'sext' 'sext_ln813_1760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2998 [1/1] (0.70ns)   --->   "%add_ln813_2638 = add i9 %sext_ln813_1665, i9 %sext_ln813_1760"   --->   Operation 2998 'add' 'add_ln813_2638' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2999 [1/1] (0.00ns)   --->   "%sext_ln813_1761 = sext i9 %add_ln813_2638"   --->   Operation 2999 'sext' 'sext_ln813_1761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3000 [1/1] (0.70ns)   --->   "%add_ln813_2639 = add i8 %sext_ln17_1396, i8 %sext_ln17_1419"   --->   Operation 3000 'add' 'add_ln813_2639' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3001 [1/1] (0.00ns)   --->   "%sext_ln813_1762 = sext i8 %add_ln813_2639"   --->   Operation 3001 'sext' 'sext_ln813_1762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3002 [1/1] (0.70ns)   --->   "%add_ln813_2640 = add i9 %sext_ln813_1762, i9 %sext_ln813_1489"   --->   Operation 3002 'add' 'add_ln813_2640' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3003 [1/1] (0.00ns)   --->   "%sext_ln813_1763 = sext i9 %add_ln813_2640"   --->   Operation 3003 'sext' 'sext_ln813_1763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3004 [1/1] (0.71ns)   --->   "%add_ln813_2641 = add i10 %sext_ln813_1763, i10 %sext_ln813_1761"   --->   Operation 3004 'add' 'add_ln813_2641' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3005 [1/1] (0.70ns)   --->   "%add_ln813_2642 = add i9 %sext_ln17_7, i9 459"   --->   Operation 3005 'add' 'add_ln813_2642' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3006 [1/1] (0.00ns)   --->   "%sext_ln813_1765 = sext i9 %add_ln813_2642"   --->   Operation 3006 'sext' 'sext_ln813_1765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3007 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2643 = add i16 %mult_V_1892, i16 %sext_ln818_239"   --->   Operation 3007 'add' 'add_ln813_2643' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3008 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2644 = add i16 %add_ln813_2643, i16 %mult_V_1454"   --->   Operation 3008 'add' 'add_ln813_2644' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3009 [1/1] (0.76ns)   --->   "%add_ln813_2645 = add i15 %sext_ln17_1127, i15 %sext_ln17_1159"   --->   Operation 3009 'add' 'add_ln813_2645' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3010 [1/1] (0.00ns)   --->   "%sext_ln813_1766 = sext i15 %add_ln813_2645"   --->   Operation 3010 'sext' 'sext_ln813_1766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3011 [1/1] (0.76ns)   --->   "%add_ln813_2646 = add i15 %sext_ln17_1229, i15 %sext_ln17_1034"   --->   Operation 3011 'add' 'add_ln813_2646' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3012 [1/1] (0.00ns)   --->   "%sext_ln813_1767 = sext i15 %add_ln813_2646"   --->   Operation 3012 'sext' 'sext_ln813_1767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3013 [1/1] (0.77ns)   --->   "%add_ln813_2647 = add i16 %sext_ln813_1767, i16 %sext_ln813_1766"   --->   Operation 3013 'add' 'add_ln813_2647' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3014 [1/1] (0.74ns)   --->   "%add_ln813_2649 = add i13 %sext_ln17_1427, i13 %sext_ln17_1294"   --->   Operation 3014 'add' 'add_ln813_2649' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3015 [1/1] (0.73ns)   --->   "%add_ln813_2650 = add i12 %sext_ln17_1336, i12 %sext_ln813_1765"   --->   Operation 3015 'add' 'add_ln813_2650' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3016 [1/1] (0.71ns)   --->   "%add_ln813_2652 = add i10 %sext_ln17_1197, i10 %sext_ln17_1246"   --->   Operation 3016 'add' 'add_ln813_2652' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3017 [1/1] (0.00ns)   --->   "%sext_ln813_1770 = sext i10 %add_ln813_2652"   --->   Operation 3017 'sext' 'sext_ln813_1770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3018 [1/1] (0.71ns)   --->   "%add_ln813_2653 = add i10 %sext_ln17_1322, i10 %sext_ln17_1382"   --->   Operation 3018 'add' 'add_ln813_2653' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3019 [1/1] (0.00ns)   --->   "%sext_ln813_1771 = sext i10 %add_ln813_2653"   --->   Operation 3019 'sext' 'sext_ln813_1771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3020 [1/1] (0.72ns)   --->   "%add_ln813_2654 = add i11 %sext_ln813_1771, i11 %sext_ln813_1770"   --->   Operation 3020 'add' 'add_ln813_2654' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3021 [1/1] (0.00ns)   --->   "%sext_ln813_1774 = sext i8 %add_ln813_2215"   --->   Operation 3021 'sext' 'sext_ln813_1774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3022 [1/1] (0.70ns)   --->   "%add_ln813_2657 = add i8 %sext_ln17_1145, i8 %sext_ln17_1171"   --->   Operation 3022 'add' 'add_ln813_2657' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3023 [1/1] (0.00ns)   --->   "%sext_ln813_1775 = sext i8 %add_ln813_2657"   --->   Operation 3023 'sext' 'sext_ln813_1775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3024 [1/1] (0.70ns)   --->   "%add_ln813_2658 = add i9 %sext_ln813_1775, i9 %sext_ln17_1111"   --->   Operation 3024 'add' 'add_ln813_2658' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3025 [1/1] (0.00ns)   --->   "%sext_ln813_1776 = sext i9 %add_ln813_2658"   --->   Operation 3025 'sext' 'sext_ln813_1776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3026 [1/1] (0.71ns)   --->   "%add_ln813_2659 = add i10 %sext_ln813_1776, i10 %sext_ln813_1774"   --->   Operation 3026 'add' 'add_ln813_2659' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3027 [1/1] (0.00ns)   --->   "%sext_ln813_1777 = sext i10 %add_ln813_2659"   --->   Operation 3027 'sext' 'sext_ln813_1777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3028 [1/1] (0.70ns)   --->   "%add_ln813_2660 = add i8 %sext_ln17_1248, i8 %sext_ln17_1279"   --->   Operation 3028 'add' 'add_ln813_2660' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3029 [1/1] (0.00ns)   --->   "%sext_ln813_1778 = sext i8 %add_ln813_2660"   --->   Operation 3029 'sext' 'sext_ln813_1778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3030 [1/1] (0.70ns)   --->   "%add_ln813_2661 = add i8 %sext_ln17_1419, i8 250"   --->   Operation 3030 'add' 'add_ln813_2661' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3031 [1/1] (0.00ns)   --->   "%sext_ln813_1779 = sext i8 %add_ln813_2661"   --->   Operation 3031 'sext' 'sext_ln813_1779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3032 [1/1] (0.70ns)   --->   "%add_ln813_2662 = add i9 %sext_ln813_1779, i9 %sext_ln17_1369"   --->   Operation 3032 'add' 'add_ln813_2662' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3033 [1/1] (0.00ns)   --->   "%sext_ln813_1780 = sext i9 %add_ln813_2662"   --->   Operation 3033 'sext' 'sext_ln813_1780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3034 [1/1] (0.71ns)   --->   "%add_ln813_2663 = add i10 %sext_ln813_1780, i10 %sext_ln813_1778"   --->   Operation 3034 'add' 'add_ln813_2663' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3035 [1/1] (0.00ns)   --->   "%sext_ln813_1781 = sext i10 %add_ln813_2663"   --->   Operation 3035 'sext' 'sext_ln813_1781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3036 [1/1] (0.72ns)   --->   "%add_ln813_2664 = add i11 %sext_ln813_1781, i11 %sext_ln813_1777"   --->   Operation 3036 'add' 'add_ln813_2664' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3037 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2665 = add i16 %mult_V_1414, i16 %mult_V_1497"   --->   Operation 3037 'add' 'add_ln813_2665' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3038 [1/1] (0.78ns)   --->   "%add_ln813_2666 = add i16 %mult_V_1778, i16 %mult_V_1893"   --->   Operation 3038 'add' 'add_ln813_2666' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3039 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2667 = add i16 %add_ln813_2666, i16 %add_ln813_2665"   --->   Operation 3039 'add' 'add_ln813_2667' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3040 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2668 = add i16 %sext_ln818_251, i16 %sext_ln818_226"   --->   Operation 3040 'add' 'add_ln813_2668' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3041 [1/1] (0.76ns)   --->   "%add_ln813_2669 = add i15 %sext_ln17_1198, i15 %sext_ln17_1295"   --->   Operation 3041 'add' 'add_ln813_2669' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3042 [1/1] (0.00ns)   --->   "%sext_ln813_1783 = sext i15 %add_ln813_2669"   --->   Operation 3042 'sext' 'sext_ln813_1783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3043 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2670 = add i16 %sext_ln813_1783, i16 %add_ln813_2668"   --->   Operation 3043 'add' 'add_ln813_2670' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3044 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2672 = add i15 %sext_ln17_1360, i15 %sext_ln17_1128"   --->   Operation 3044 'add' 'add_ln813_2672' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3045 [1/1] (0.74ns)   --->   "%add_ln813_2673 = add i13 %sext_ln17_1349, i13 %sext_ln17_1256"   --->   Operation 3045 'add' 'add_ln813_2673' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3046 [1/1] (0.00ns)   --->   "%sext_ln813_1784 = sext i13 %add_ln813_2673"   --->   Operation 3046 'sext' 'sext_ln813_1784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3047 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2674 = add i15 %sext_ln813_1784, i15 %add_ln813_2672"   --->   Operation 3047 'add' 'add_ln813_2674' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3048 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2675 = add i12 %sext_ln17_1428, i12 %sext_ln17_1160"   --->   Operation 3048 'add' 'add_ln813_2675' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3049 [1/1] (0.70ns)   --->   "%add_ln813_2676 = add i8 %sext_ln17_1035, i8 101"   --->   Operation 3049 'add' 'add_ln813_2676' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3050 [1/1] (0.00ns)   --->   "%zext_ln813_31 = zext i8 %add_ln813_2676"   --->   Operation 3050 'zext' 'zext_ln813_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3051 [1/1] (0.70ns)   --->   "%add_ln813_2677 = add i10 %zext_ln813_31, i10 %sext_ln17_1230"   --->   Operation 3051 'add' 'add_ln813_2677' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3052 [1/1] (0.00ns)   --->   "%sext_ln813_1786 = sext i10 %add_ln813_2677"   --->   Operation 3052 'sext' 'sext_ln813_1786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3053 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_2678 = add i12 %sext_ln813_1786, i12 %add_ln813_2675"   --->   Operation 3053 'add' 'add_ln813_2678' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3054 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2681 = add i16 %mult_V_1692, i16 %mult_V_1941"   --->   Operation 3054 'add' 'add_ln813_2681' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3055 [1/1] (0.77ns)   --->   "%add_ln813_2682 = add i16 %sext_ln818_306, i16 %sext_ln818_227"   --->   Operation 3055 'add' 'add_ln813_2682' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3056 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2683 = add i16 %add_ln813_2682, i16 %add_ln813_2681"   --->   Operation 3056 'add' 'add_ln813_2683' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3057 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2684 = add i13 %sext_ln17_1101, i13 %sext_ln17_1036"   --->   Operation 3057 'add' 'add_ln813_2684' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3058 [1/1] (0.72ns)   --->   "%add_ln813_2685 = add i11 %sext_ln17_1350, i11 %sext_ln17_1373"   --->   Operation 3058 'add' 'add_ln813_2685' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3059 [1/1] (0.00ns)   --->   "%sext_ln813_1788 = sext i11 %add_ln813_2685"   --->   Operation 3059 'sext' 'sext_ln813_1788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3060 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_2686 = add i13 %sext_ln813_1788, i13 %add_ln813_2684"   --->   Operation 3060 'add' 'add_ln813_2686' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3061 [1/1] (0.72ns)   --->   "%add_ln813_2688 = add i10 %sext_ln17_1052, i10 287"   --->   Operation 3061 'add' 'add_ln813_2688' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3062 [1/1] (0.00ns)   --->   "%zext_ln813_32 = zext i10 %add_ln813_2688"   --->   Operation 3062 'zext' 'zext_ln813_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3063 [1/1] (0.71ns)   --->   "%add_ln813_2689 = add i10 %sext_ln17_1081, i10 %sext_ln17_1129"   --->   Operation 3063 'add' 'add_ln813_2689' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3064 [1/1] (0.00ns)   --->   "%sext_ln813_1790 = sext i10 %add_ln813_2689"   --->   Operation 3064 'sext' 'sext_ln813_1790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3065 [1/1] (0.72ns)   --->   "%add_ln813_2690 = add i12 %sext_ln813_1790, i12 %zext_ln813_32"   --->   Operation 3065 'add' 'add_ln813_2690' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3066 [1/1] (0.71ns)   --->   "%add_ln813_2691 = add i10 %sext_ln17_1199, i10 %sext_ln17_1317"   --->   Operation 3066 'add' 'add_ln813_2691' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3067 [1/1] (0.00ns)   --->   "%sext_ln813_1792 = sext i10 %add_ln813_2691"   --->   Operation 3067 'sext' 'sext_ln813_1792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3068 [1/1] (0.70ns)   --->   "%add_ln813_2692 = add i9 %sext_ln17_1161, i9 %sext_ln17_1221"   --->   Operation 3068 'add' 'add_ln813_2692' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3069 [1/1] (0.00ns)   --->   "%sext_ln813_1793 = sext i9 %add_ln813_2692"   --->   Operation 3069 'sext' 'sext_ln813_1793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3070 [1/1] (0.71ns)   --->   "%add_ln813_2693 = add i10 %sext_ln813_1793, i10 %sext_ln17_1401"   --->   Operation 3070 'add' 'add_ln813_2693' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3071 [1/1] (0.00ns)   --->   "%sext_ln813_1794 = sext i10 %add_ln813_2693"   --->   Operation 3071 'sext' 'sext_ln813_1794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3072 [1/1] (0.72ns)   --->   "%add_ln813_2694 = add i11 %sext_ln813_1794, i11 %sext_ln813_1792"   --->   Operation 3072 'add' 'add_ln813_2694' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3073 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2697 = add i16 %mult_V_1457, i16 %mult_V_1693"   --->   Operation 3073 'add' 'add_ln813_2697' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3074 [1/1] (0.78ns)   --->   "%add_ln813_2698 = add i16 %mult_V_1894, i16 %sext_ln818_228"   --->   Operation 3074 'add' 'add_ln813_2698' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3075 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2699 = add i16 %add_ln813_2698, i16 %add_ln813_2697"   --->   Operation 3075 'add' 'add_ln813_2699' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3076 [1/1] (0.76ns)   --->   "%add_ln813_2700 = add i15 %sext_ln17_1064, i15 %sext_ln17_1102"   --->   Operation 3076 'add' 'add_ln813_2700' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3077 [1/1] (0.00ns)   --->   "%sext_ln813_1797 = sext i15 %add_ln813_2700"   --->   Operation 3077 'sext' 'sext_ln813_1797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3078 [1/1] (0.75ns)   --->   "%add_ln813_2701 = add i14 %sext_ln17_1020, i14 %sext_ln17_1296"   --->   Operation 3078 'add' 'add_ln813_2701' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3079 [1/1] (0.00ns)   --->   "%sext_ln813_1798 = sext i14 %add_ln813_2701"   --->   Operation 3079 'sext' 'sext_ln813_1798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3080 [1/1] (0.77ns)   --->   "%add_ln813_2702 = add i16 %sext_ln813_1798, i16 %sext_ln813_1797"   --->   Operation 3080 'add' 'add_ln813_2702' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3081 [1/1] (0.75ns)   --->   "%add_ln813_2704 = add i14 %sext_ln17_1351, i14 %sext_ln17_1162"   --->   Operation 3081 'add' 'add_ln813_2704' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3082 [1/1] (0.00ns)   --->   "%sext_ln813_1799 = sext i14 %add_ln813_2704"   --->   Operation 3082 'sext' 'sext_ln813_1799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3083 [1/1] (0.74ns)   --->   "%add_ln813_2705 = add i13 %sext_ln17_1325, i13 %sext_ln17_1430"   --->   Operation 3083 'add' 'add_ln813_2705' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3084 [1/1] (0.00ns)   --->   "%sext_ln813_1800 = sext i13 %add_ln813_2705"   --->   Operation 3084 'sext' 'sext_ln813_1800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3085 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2706 = add i15 %sext_ln813_1800, i15 %sext_ln813_1799"   --->   Operation 3085 'add' 'add_ln813_2706' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3086 [1/1] (0.72ns)   --->   "%add_ln813_2707 = add i10 %sext_ln17_1200, i10 361"   --->   Operation 3086 'add' 'add_ln813_2707' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3087 [1/1] (0.00ns)   --->   "%zext_ln813_33 = zext i10 %add_ln813_2707"   --->   Operation 3087 'zext' 'zext_ln813_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3088 [1/1] (0.70ns)   --->   "%add_ln813_2708 = add i7 %sext_ln17_1118, i7 %sext_ln17_1231"   --->   Operation 3088 'add' 'add_ln813_2708' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3089 [1/1] (0.00ns)   --->   "%sext_ln813_1801 = sext i7 %add_ln813_2708"   --->   Operation 3089 'sext' 'sext_ln813_1801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3090 [1/1] (0.71ns)   --->   "%add_ln813_2709 = add i10 %sext_ln813_1801, i10 %sext_ln17_1372"   --->   Operation 3090 'add' 'add_ln813_2709' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3091 [1/1] (0.00ns)   --->   "%sext_ln813_1802 = sext i10 %add_ln813_2709"   --->   Operation 3091 'sext' 'sext_ln813_1802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3092 [1/1] (0.72ns)   --->   "%add_ln813_2710 = add i11 %sext_ln813_1802, i11 %zext_ln813_33"   --->   Operation 3092 'add' 'add_ln813_2710' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3093 [1/1] (0.00ns)   --->   "%sext_ln813_1803 = sext i11 %add_ln813_2710"   --->   Operation 3093 'sext' 'sext_ln813_1803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3094 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2711 = add i15 %sext_ln813_1803, i15 %add_ln813_2706"   --->   Operation 3094 'add' 'add_ln813_2711' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3095 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2713 = add i16 %mult_V_1458, i16 %mult_V_1895"   --->   Operation 3095 'add' 'add_ln813_2713' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3096 [1/1] (0.78ns)   --->   "%add_ln813_2714 = add i16 %mult_V_1943, i16 %sext_ln818_305"   --->   Operation 3096 'add' 'add_ln813_2714' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3097 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2715 = add i16 %add_ln813_2714, i16 %add_ln813_2713"   --->   Operation 3097 'add' 'add_ln813_2715' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3098 [1/1] (0.76ns)   --->   "%add_ln813_2716 = add i15 %sext_ln17_1037, i15 %sext_ln17_1163"   --->   Operation 3098 'add' 'add_ln813_2716' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3099 [1/1] (0.00ns)   --->   "%sext_ln813_1805 = sext i15 %add_ln813_2716"   --->   Operation 3099 'sext' 'sext_ln813_1805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3100 [1/1] (0.75ns)   --->   "%add_ln813_2717 = add i14 %sext_ln17_1006, i14 %sext_ln17_1103"   --->   Operation 3100 'add' 'add_ln813_2717' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3101 [1/1] (0.00ns)   --->   "%sext_ln813_1806 = sext i14 %add_ln813_2717"   --->   Operation 3101 'sext' 'sext_ln813_1806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3102 [1/1] (0.77ns)   --->   "%add_ln813_2718 = add i16 %sext_ln813_1806, i16 %sext_ln813_1805"   --->   Operation 3102 'add' 'add_ln813_2718' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3103 [1/1] (0.75ns)   --->   "%add_ln813_2720 = add i14 %sext_ln17_1130, i14 %sext_ln17_1232"   --->   Operation 3103 'add' 'add_ln813_2720' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3104 [1/1] (0.00ns)   --->   "%sext_ln813_1807 = sext i14 %add_ln813_2720"   --->   Operation 3104 'sext' 'sext_ln813_1807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3105 [1/1] (0.75ns)   --->   "%add_ln813_2721 = add i14 %sext_ln17_1258, i14 %sext_ln17_1201"   --->   Operation 3105 'add' 'add_ln813_2721' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3106 [1/1] (0.00ns)   --->   "%sext_ln813_1808 = sext i14 %add_ln813_2721"   --->   Operation 3106 'sext' 'sext_ln813_1808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3107 [1/1] (0.76ns)   --->   "%add_ln813_2722 = add i15 %sext_ln813_1808, i15 %sext_ln813_1807"   --->   Operation 3107 'add' 'add_ln813_2722' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2723 = add i13 %sext_ln17_1352, i13 %sext_ln17_1321"   --->   Operation 3108 'add' 'add_ln813_2723' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3109 [1/1] (0.70ns)   --->   "%add_ln813_2724 = add i7 %sext_ln17_1054, i7 110"   --->   Operation 3109 'add' 'add_ln813_2724' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3110 [1/1] (0.00ns)   --->   "%sext_ln813_1810 = sext i7 %add_ln813_2724"   --->   Operation 3110 'sext' 'sext_ln813_1810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3111 [1/1] (0.71ns)   --->   "%add_ln813_2725 = add i10 %sext_ln813_1810, i10 %sext_ln17_1377"   --->   Operation 3111 'add' 'add_ln813_2725' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3112 [1/1] (0.00ns)   --->   "%sext_ln813_1811 = sext i10 %add_ln813_2725"   --->   Operation 3112 'sext' 'sext_ln813_1811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3113 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_2726 = add i13 %sext_ln813_1811, i13 %add_ln813_2723"   --->   Operation 3113 'add' 'add_ln813_2726' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2729 = add i16 %mult_V_1944, i16 %sext_ln818_252"   --->   Operation 3114 'add' 'add_ln813_2729' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3115 [1/1] (0.75ns)   --->   "%add_ln813_2730 = add i14 %sext_ln17_1025, i14 %sext_ln17_1065"   --->   Operation 3115 'add' 'add_ln813_2730' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3116 [1/1] (0.00ns)   --->   "%sext_ln813_1813 = sext i14 %add_ln813_2730"   --->   Operation 3116 'sext' 'sext_ln813_1813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3117 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2731 = add i16 %sext_ln813_1813, i16 %add_ln813_2729"   --->   Operation 3117 'add' 'add_ln813_2731' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2732 = add i13 %sext_ln17_1164, i13 %sext_ln17_1202"   --->   Operation 3118 'add' 'add_ln813_2732' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3119 [1/1] (0.72ns)   --->   "%add_ln813_2733 = add i11 %sext_ln17_1008, i11 %sext_ln17_1225"   --->   Operation 3119 'add' 'add_ln813_2733' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3120 [1/1] (0.00ns)   --->   "%sext_ln813_1814 = sext i11 %add_ln813_2733"   --->   Operation 3120 'sext' 'sext_ln813_1814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3121 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_2734 = add i13 %sext_ln813_1814, i13 %add_ln813_2732"   --->   Operation 3121 'add' 'add_ln813_2734' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3122 [1/1] (0.72ns)   --->   "%add_ln813_2736 = add i11 %sext_ln17_1259, i11 %sext_ln17_1297"   --->   Operation 3122 'add' 'add_ln813_2736' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3123 [1/1] (0.00ns)   --->   "%sext_ln813_1816 = sext i11 %add_ln813_2736"   --->   Operation 3123 'sext' 'sext_ln813_1816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3124 [1/1] (0.72ns)   --->   "%add_ln813_2737 = add i11 %sext_ln17_1326, i11 %sext_ln17_1334"   --->   Operation 3124 'add' 'add_ln813_2737' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3125 [1/1] (0.00ns)   --->   "%sext_ln813_1817 = sext i11 %add_ln813_2737"   --->   Operation 3125 'sext' 'sext_ln813_1817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3126 [1/1] (0.73ns)   --->   "%add_ln813_2738 = add i12 %sext_ln813_1817, i12 %sext_ln813_1816"   --->   Operation 3126 'add' 'add_ln813_2738' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2739 = add i10 %sext_ln17_1382, i10 39"   --->   Operation 3127 'add' 'add_ln813_2739' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3128 [1/1] (0.70ns)   --->   "%add_ln813_2740 = add i7 %sext_ln17_1104, i7 %sext_ln17_1118"   --->   Operation 3128 'add' 'add_ln813_2740' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3129 [1/1] (0.00ns)   --->   "%sext_ln813_1819 = sext i7 %add_ln813_2740"   --->   Operation 3129 'sext' 'sext_ln813_1819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3130 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_2741 = add i10 %sext_ln813_1819, i10 %add_ln813_2739"   --->   Operation 3130 'add' 'add_ln813_2741' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2744 = add i16 %mult_V_1696, i16 %mult_V_1896"   --->   Operation 3131 'add' 'add_ln813_2744' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3132 [1/1] (0.77ns)   --->   "%add_ln813_2745 = add i16 %sext_ln818_261, i16 %sext_ln818_269"   --->   Operation 3132 'add' 'add_ln813_2745' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3133 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2746 = add i16 %add_ln813_2745, i16 %add_ln813_2744"   --->   Operation 3133 'add' 'add_ln813_2746' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2747 = add i16 %sext_ln818_342, i16 %sext_ln818_326"   --->   Operation 3134 'add' 'add_ln813_2747' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3135 [1/1] (0.75ns)   --->   "%add_ln813_2748 = add i14 %sext_ln17_1009, i14 %sext_ln17_1298"   --->   Operation 3135 'add' 'add_ln813_2748' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3136 [1/1] (0.00ns)   --->   "%sext_ln813_1822 = sext i14 %add_ln813_2748"   --->   Operation 3136 'sext' 'sext_ln813_1822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3137 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2749 = add i16 %sext_ln813_1822, i16 %add_ln813_2747"   --->   Operation 3137 'add' 'add_ln813_2749' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2751 = add i13 %sext_ln17_1233, i13 %sext_ln17_1038"   --->   Operation 3138 'add' 'add_ln813_2751' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3139 [1/1] (0.72ns)   --->   "%add_ln813_2752 = add i11 %sext_ln17_1165, i11 %sext_ln17_1070"   --->   Operation 3139 'add' 'add_ln813_2752' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3140 [1/1] (0.00ns)   --->   "%sext_ln813_1823 = sext i11 %add_ln813_2752"   --->   Operation 3140 'sext' 'sext_ln813_1823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3141 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_2753 = add i13 %sext_ln813_1823, i13 %add_ln813_2751"   --->   Operation 3141 'add' 'add_ln813_2753' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3142 [1/1] (0.71ns)   --->   "%add_ln813_2754 = add i10 %sext_ln17_1199, i10 181"   --->   Operation 3142 'add' 'add_ln813_2754' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3143 [1/1] (0.00ns)   --->   "%sext_ln813_1825 = sext i10 %add_ln813_2754"   --->   Operation 3143 'sext' 'sext_ln813_1825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3144 [1/1] (0.70ns)   --->   "%add_ln813_2755 = add i8 %sext_ln17_1057, i8 %sext_ln17_1368"   --->   Operation 3144 'add' 'add_ln813_2755' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3145 [1/1] (0.00ns)   --->   "%sext_ln813_1826 = sext i8 %add_ln813_2755"   --->   Operation 3145 'sext' 'sext_ln813_1826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3146 [1/1] (0.70ns)   --->   "%add_ln813_2756 = add i9 %sext_ln813_1826, i9 %sext_ln17_1327"   --->   Operation 3146 'add' 'add_ln813_2756' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3147 [1/1] (0.00ns)   --->   "%sext_ln813_1827 = sext i9 %add_ln813_2756"   --->   Operation 3147 'sext' 'sext_ln813_1827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3148 [1/1] (0.72ns)   --->   "%add_ln813_2757 = add i11 %sext_ln813_1827, i11 %sext_ln813_1825"   --->   Operation 3148 'add' 'add_ln813_2757' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2760 = add i16 %mult_V_1377, i16 %mult_V_1782"   --->   Operation 3149 'add' 'add_ln813_2760' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3150 [1/1] (0.78ns)   --->   "%add_ln813_2761 = add i16 %mult_V_1897, i16 %sext_ln818_240"   --->   Operation 3150 'add' 'add_ln813_2761' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3151 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2762 = add i16 %add_ln813_2761, i16 %add_ln813_2760"   --->   Operation 3151 'add' 'add_ln813_2762' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3152 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2763 = add i16 %sext_ln818_253, i16 %sext_ln818_262"   --->   Operation 3152 'add' 'add_ln813_2763' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3153 [1/1] (0.77ns)   --->   "%add_ln813_2764 = add i16 %sext_ln818_278, i16 %sext_ln818_307"   --->   Operation 3153 'add' 'add_ln813_2764' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3154 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2765 = add i16 %add_ln813_2764, i16 %add_ln813_2763"   --->   Operation 3154 'add' 'add_ln813_2765' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3155 [1/1] (0.77ns)   --->   "%add_ln813_2767 = add i16 %sext_ln818_327, i16 %sext_ln818_343"   --->   Operation 3155 'add' 'add_ln813_2767' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3156 [1/1] (0.72ns)   --->   "%add_ln813_2770 = add i11 %sext_ln17_1383, i11 %sext_ln17_1196"   --->   Operation 3156 'add' 'add_ln813_2770' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3157 [1/1] (0.00ns)   --->   "%sext_ln813_1831 = sext i11 %add_ln813_2770"   --->   Operation 3157 'sext' 'sext_ln813_1831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3158 [1/1] (0.70ns)   --->   "%add_ln813_2771 = add i9 %sext_ln17_1123, i9 %sext_ln17_1247"   --->   Operation 3158 'add' 'add_ln813_2771' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3159 [1/1] (0.00ns)   --->   "%sext_ln813_1832 = sext i9 %add_ln813_2771"   --->   Operation 3159 'sext' 'sext_ln813_1832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3160 [1/1] (0.71ns)   --->   "%add_ln813_2772 = add i10 %sext_ln813_1832, i10 %sext_ln17_1234"   --->   Operation 3160 'add' 'add_ln813_2772' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3161 [1/1] (0.00ns)   --->   "%sext_ln813_1833 = sext i10 %add_ln813_2772"   --->   Operation 3161 'sext' 'sext_ln813_1833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3162 [1/1] (0.73ns)   --->   "%add_ln813_2773 = add i12 %sext_ln813_1833, i12 %sext_ln813_1831"   --->   Operation 3162 'add' 'add_ln813_2773' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3163 [1/1] (0.76ns)   --->   "%add_ln813_2776 = add i15 %sext_ln17_1260, i15 %sext_ln17_1384"   --->   Operation 3163 'add' 'add_ln813_2776' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3164 [1/1] (0.00ns)   --->   "%sext_ln813_1835 = sext i15 %add_ln813_2776"   --->   Operation 3164 'sext' 'sext_ln813_1835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3165 [1/1] (0.78ns)   --->   "%add_ln813_2777 = add i16 %sext_ln813_1835, i16 %mult_V_1461"   --->   Operation 3165 'add' 'add_ln813_2777' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3166 [1/1] (0.74ns)   --->   "%add_ln813_2778 = add i13 %sext_ln17_1011, i13 %sext_ln17_1203"   --->   Operation 3166 'add' 'add_ln813_2778' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3167 [1/1] (0.00ns)   --->   "%sext_ln813_1836 = sext i13 %add_ln813_2778"   --->   Operation 3167 'sext' 'sext_ln813_1836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3168 [1/1] (0.72ns)   --->   "%add_ln813_2779 = add i11 %sext_ln17_1166, i11 %sext_ln17_1046"   --->   Operation 3168 'add' 'add_ln813_2779' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3169 [1/1] (0.00ns)   --->   "%sext_ln813_1837 = sext i11 %add_ln813_2779"   --->   Operation 3169 'sext' 'sext_ln813_1837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3170 [1/1] (0.75ns)   --->   "%add_ln813_2780 = add i14 %sext_ln813_1837, i14 %sext_ln813_1836"   --->   Operation 3170 'add' 'add_ln813_2780' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3171 [1/1] (0.71ns)   --->   "%add_ln813_2782 = add i10 %sext_ln17_1211, i10 %sext_ln17_1431"   --->   Operation 3171 'add' 'add_ln813_2782' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3172 [1/1] (0.00ns)   --->   "%sext_ln813_1839 = sext i10 %add_ln813_2782"   --->   Operation 3172 'sext' 'sext_ln813_1839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3173 [1/1] (0.72ns)   --->   "%add_ln813_2783 = add i11 %sext_ln813_1839, i11 %sext_ln17_1087"   --->   Operation 3173 'add' 'add_ln813_2783' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3174 [1/1] (0.00ns)   --->   "%sext_ln813_1841 = sext i9 %add_ln813_2633"   --->   Operation 3174 'sext' 'sext_ln813_1841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3175 [1/1] (0.70ns)   --->   "%add_ln813_2784 = add i8 %sext_ln17_1396, i8 50"   --->   Operation 3175 'add' 'add_ln813_2784' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3176 [1/1] (0.00ns)   --->   "%sext_ln813_1842 = sext i8 %add_ln813_2784"   --->   Operation 3176 'sext' 'sext_ln813_1842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3177 [1/1] (0.71ns)   --->   "%add_ln813_2785 = add i10 %sext_ln813_1842, i10 %sext_ln813_1841"   --->   Operation 3177 'add' 'add_ln813_2785' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2788 = add i16 %mult_V_1378, i16 %mult_V_1948"   --->   Operation 3178 'add' 'add_ln813_2788' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3179 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2789 = add i16 %add_ln813_2788, i16 %mult_V_1334"   --->   Operation 3179 'add' 'add_ln813_2789' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2790 = add i16 %sext_ln818_263, i16 %sext_ln818_308"   --->   Operation 3180 'add' 'add_ln813_2790' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3181 [1/1] (0.76ns)   --->   "%add_ln813_2791 = add i15 %sext_ln17_1235, i15 %sext_ln17_1353"   --->   Operation 3181 'add' 'add_ln813_2791' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3182 [1/1] (0.00ns)   --->   "%sext_ln813_1845 = sext i15 %add_ln813_2791"   --->   Operation 3182 'sext' 'sext_ln813_1845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3183 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2792 = add i16 %sext_ln813_1845, i16 %add_ln813_2790"   --->   Operation 3183 'add' 'add_ln813_2792' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3184 [1/1] (0.72ns)   --->   "%add_ln813_2794 = add i11 %sext_ln17_1082, i11 69"   --->   Operation 3184 'add' 'add_ln813_2794' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3185 [1/1] (0.00ns)   --->   "%sext_ln813_1846 = sext i11 %add_ln813_2794"   --->   Operation 3185 'sext' 'sext_ln813_1846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2795 = add i12 %sext_ln813_1846, i12 %sext_ln17_1060"   --->   Operation 3186 'add' 'add_ln813_2795' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3187 [1/1] (0.70ns)   --->   "%add_ln813_2796 = add i8 %sext_ln17_1396, i8 %sext_ln17_1386"   --->   Operation 3187 'add' 'add_ln813_2796' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3188 [1/1] (0.00ns)   --->   "%sext_ln813_1847 = sext i8 %add_ln813_2796"   --->   Operation 3188 'sext' 'sext_ln813_1847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3189 [1/1] (0.70ns)   --->   "%add_ln813_2797 = add i9 %sext_ln813_1847, i9 %sext_ln813_1775"   --->   Operation 3189 'add' 'add_ln813_2797' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3190 [1/1] (0.00ns)   --->   "%sext_ln813_1848 = sext i9 %add_ln813_2797"   --->   Operation 3190 'sext' 'sext_ln813_1848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3191 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_2798 = add i12 %sext_ln813_1848, i12 %add_ln813_2795"   --->   Operation 3191 'add' 'add_ln813_2798' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2800 = add i16 %mult_V_1379, i16 %mult_V_1949"   --->   Operation 3192 'add' 'add_ln813_2800' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3193 [1/1] (0.77ns)   --->   "%add_ln813_2801 = add i16 %sext_ln818_229, i16 %sext_ln818_254"   --->   Operation 3193 'add' 'add_ln813_2801' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3194 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2802 = add i16 %add_ln813_2801, i16 %add_ln813_2800"   --->   Operation 3194 'add' 'add_ln813_2802' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3195 [1/1] (0.76ns)   --->   "%add_ln813_2803 = add i15 %sext_ln17_1105, i15 %sext_ln17_1167"   --->   Operation 3195 'add' 'add_ln813_2803' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3196 [1/1] (0.00ns)   --->   "%sext_ln813_1850 = sext i15 %add_ln813_2803"   --->   Operation 3196 'sext' 'sext_ln813_1850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3197 [1/1] (0.76ns)   --->   "%add_ln813_2804 = add i15 %sext_ln17_1204, i15 %sext_ln17_1261"   --->   Operation 3197 'add' 'add_ln813_2804' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3198 [1/1] (0.00ns)   --->   "%sext_ln813_1851 = sext i15 %add_ln813_2804"   --->   Operation 3198 'sext' 'sext_ln813_1851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3199 [1/1] (0.77ns)   --->   "%add_ln813_2805 = add i16 %sext_ln813_1851, i16 %sext_ln813_1850"   --->   Operation 3199 'add' 'add_ln813_2805' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3200 [1/1] (0.76ns)   --->   "%add_ln813_2807 = add i15 %sext_ln17_1354, i15 %sext_ln17_1405"   --->   Operation 3200 'add' 'add_ln813_2807' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3201 [1/1] (0.00ns)   --->   "%sext_ln813_1852 = sext i15 %add_ln813_2807"   --->   Operation 3201 'sext' 'sext_ln813_1852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3202 [1/1] (0.75ns)   --->   "%add_ln813_2808 = add i14 %sext_ln17_1328, i14 %sext_ln17_1299"   --->   Operation 3202 'add' 'add_ln813_2808' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3203 [1/1] (0.00ns)   --->   "%sext_ln813_1853 = sext i14 %add_ln813_2808"   --->   Operation 3203 'sext' 'sext_ln813_1853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2809 = add i16 %sext_ln813_1853, i16 %sext_ln813_1852"   --->   Operation 3204 'add' 'add_ln813_2809' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3205 [1/1] (0.72ns)   --->   "%add_ln813_2810 = add i11 %sext_ln17_1061, i11 %sext_ln17_1120"   --->   Operation 3205 'add' 'add_ln813_2810' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3206 [1/1] (0.00ns)   --->   "%sext_ln813_1854 = sext i11 %add_ln813_2810"   --->   Operation 3206 'sext' 'sext_ln813_1854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3207 [1/1] (0.70ns)   --->   "%add_ln813_2811 = add i9 %sext_ln17_1361, i9 122"   --->   Operation 3207 'add' 'add_ln813_2811' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3208 [1/1] (0.00ns)   --->   "%sext_ln813_1855 = sext i9 %add_ln813_2811"   --->   Operation 3208 'sext' 'sext_ln813_1855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3209 [1/1] (0.71ns)   --->   "%add_ln813_2812 = add i10 %sext_ln813_1855, i10 %sext_ln17_1230"   --->   Operation 3209 'add' 'add_ln813_2812' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3210 [1/1] (0.00ns)   --->   "%sext_ln813_1856 = sext i10 %add_ln813_2812"   --->   Operation 3210 'sext' 'sext_ln813_1856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3211 [1/1] (0.73ns)   --->   "%add_ln813_2813 = add i12 %sext_ln813_1856, i12 %sext_ln813_1854"   --->   Operation 3211 'add' 'add_ln813_2813' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3212 [1/1] (0.00ns)   --->   "%sext_ln813_1857 = sext i12 %add_ln813_2813"   --->   Operation 3212 'sext' 'sext_ln813_1857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3213 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2814 = add i16 %sext_ln813_1857, i16 %add_ln813_2809"   --->   Operation 3213 'add' 'add_ln813_2814' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2816 = add i16 %mult_V_1784, i16 %sext_ln818_230"   --->   Operation 3214 'add' 'add_ln813_2816' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3215 [1/1] (0.77ns)   --->   "%add_ln813_2817 = add i16 %sext_ln818_286, i16 %sext_ln818_234"   --->   Operation 3215 'add' 'add_ln813_2817' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3216 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2818 = add i16 %add_ln813_2817, i16 %add_ln813_2816"   --->   Operation 3216 'add' 'add_ln813_2818' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3217 [1/1] (0.76ns)   --->   "%add_ln813_2819 = add i15 %sext_ln17_1066, i15 %sext_ln17_1106"   --->   Operation 3217 'add' 'add_ln813_2819' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3218 [1/1] (0.00ns)   --->   "%sext_ln813_1858 = sext i15 %add_ln813_2819"   --->   Operation 3218 'sext' 'sext_ln813_1858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3219 [1/1] (0.76ns)   --->   "%add_ln813_2820 = add i15 %sext_ln17_1131, i15 %sext_ln17_1300"   --->   Operation 3219 'add' 'add_ln813_2820' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3220 [1/1] (0.00ns)   --->   "%sext_ln813_1859 = sext i15 %add_ln813_2820"   --->   Operation 3220 'sext' 'sext_ln813_1859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3221 [1/1] (0.77ns)   --->   "%add_ln813_2821 = add i16 %sext_ln813_1859, i16 %sext_ln813_1858"   --->   Operation 3221 'add' 'add_ln813_2821' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3222 [1/1] (0.74ns)   --->   "%add_ln813_2823 = add i13 %sext_ln17_1406, i13 %sext_ln17_1168"   --->   Operation 3222 'add' 'add_ln813_2823' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3223 [1/1] (0.71ns)   --->   "%add_ln813_2824 = add i10 %sext_ln17_1236, i10 %sext_ln17_1387"   --->   Operation 3223 'add' 'add_ln813_2824' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3224 [1/1] (0.00ns)   --->   "%sext_ln813_1860 = sext i10 %add_ln813_2824"   --->   Operation 3224 'sext' 'sext_ln813_1860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2825 = add i13 %sext_ln813_1860, i13 %add_ln813_2823"   --->   Operation 3225 'add' 'add_ln813_2825' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3226 [1/1] (0.70ns)   --->   "%add_ln813_2826 = add i8 %sext_ln17_1248, i8 118"   --->   Operation 3226 'add' 'add_ln813_2826' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3227 [1/1] (0.00ns)   --->   "%zext_ln813_34 = zext i8 %add_ln813_2826"   --->   Operation 3227 'zext' 'zext_ln813_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3228 [1/1] (0.70ns)   --->   "%add_ln813_2827 = add i8 %sext_ln17_1419, i8 %sext_ln17_1075"   --->   Operation 3228 'add' 'add_ln813_2827' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3229 [1/1] (0.00ns)   --->   "%sext_ln813_1861 = sext i8 %add_ln813_2827"   --->   Operation 3229 'sext' 'sext_ln813_1861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3230 [1/1] (0.70ns)   --->   "%add_ln813_2828 = add i10 %sext_ln813_1861, i10 %zext_ln813_34"   --->   Operation 3230 'add' 'add_ln813_2828' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3231 [1/1] (0.00ns)   --->   "%sext_ln813_1862 = sext i10 %add_ln813_2828"   --->   Operation 3231 'sext' 'sext_ln813_1862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3232 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_2829 = add i13 %sext_ln813_1862, i13 %add_ln813_2825"   --->   Operation 3232 'add' 'add_ln813_2829' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2831 = add i16 %mult_V_1419, i16 %mult_V_1785"   --->   Operation 3233 'add' 'add_ln813_2831' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3234 [1/1] (0.78ns)   --->   "%add_ln813_2832 = add i16 %mult_V_1823, i16 %mult_V_1900"   --->   Operation 3234 'add' 'add_ln813_2832' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3235 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2833 = add i16 %add_ln813_2832, i16 %add_ln813_2831"   --->   Operation 3235 'add' 'add_ln813_2833' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2834 = add i16 %sext_ln818_255, i16 %sext_ln818_264"   --->   Operation 3236 'add' 'add_ln813_2834' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3237 [1/1] (0.77ns)   --->   "%add_ln813_2835 = add i16 %sext_ln818_295, i16 %sext_ln818_309"   --->   Operation 3237 'add' 'add_ln813_2835' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3238 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2836 = add i16 %add_ln813_2835, i16 %add_ln813_2834"   --->   Operation 3238 'add' 'add_ln813_2836' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3239 [1/1] (0.76ns)   --->   "%add_ln813_2838 = add i15 %sext_ln17_1039, i15 %sext_ln17_1205"   --->   Operation 3239 'add' 'add_ln813_2838' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3240 [1/1] (0.76ns)   --->   "%add_ln813_2839 = add i15 %sext_ln17_1388, i15 %sext_ln17_1432"   --->   Operation 3240 'add' 'add_ln813_2839' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3241 [1/1] (0.74ns)   --->   "%add_ln813_2841 = add i13 %sext_ln17_1012, i13 %sext_ln17_1262"   --->   Operation 3241 'add' 'add_ln813_2841' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3242 [1/1] (0.00ns)   --->   "%sext_ln813_1866 = sext i13 %add_ln813_2841"   --->   Operation 3242 'sext' 'sext_ln813_1866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3243 [1/1] (0.71ns)   --->   "%add_ln813_2842 = add i9 %sext_ln17_1140, i9 240"   --->   Operation 3243 'add' 'add_ln813_2842' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3244 [1/1] (0.00ns)   --->   "%zext_ln813_35 = zext i9 %add_ln813_2842"   --->   Operation 3244 'zext' 'zext_ln813_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3245 [1/1] (0.75ns)   --->   "%add_ln813_2843 = add i14 %zext_ln813_35, i14 %sext_ln813_1866"   --->   Operation 3245 'add' 'add_ln813_2843' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2846 = add i16 %mult_V_1465, i16 %sext_ln818_279"   --->   Operation 3246 'add' 'add_ln813_2846' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3247 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2847 = add i16 %add_ln813_2846, i16 %mult_V_1420"   --->   Operation 3247 'add' 'add_ln813_2847' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3248 [1/1] (0.74ns)   --->   "%add_ln813_2848 = add i13 %sext_ln17_1013, i13 %sext_ln17_1263"   --->   Operation 3248 'add' 'add_ln813_2848' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3249 [1/1] (0.00ns)   --->   "%sext_ln813_1868 = sext i13 %add_ln813_2848"   --->   Operation 3249 'sext' 'sext_ln813_1868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3250 [1/1] (0.74ns)   --->   "%add_ln813_2849 = add i13 %sext_ln17_1433, i13 %sext_ln17_1040"   --->   Operation 3250 'add' 'add_ln813_2849' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3251 [1/1] (0.00ns)   --->   "%sext_ln813_1869 = sext i13 %add_ln813_2849"   --->   Operation 3251 'sext' 'sext_ln813_1869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3252 [1/1] (0.75ns)   --->   "%add_ln813_2850 = add i14 %sext_ln813_1869, i14 %sext_ln813_1868"   --->   Operation 3252 'add' 'add_ln813_2850' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2852 = add i10 %sext_ln17_1236, i10 %sext_ln17_1097"   --->   Operation 3253 'add' 'add_ln813_2852' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3254 [1/1] (0.70ns)   --->   "%add_ln813_2853 = add i8 %sext_ln17_1329, i8 %sext_ln17_1339"   --->   Operation 3254 'add' 'add_ln813_2853' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3255 [1/1] (0.00ns)   --->   "%sext_ln813_1871 = sext i8 %add_ln813_2853"   --->   Operation 3255 'sext' 'sext_ln813_1871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3256 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_2854 = add i10 %sext_ln813_1871, i10 %add_ln813_2852"   --->   Operation 3256 'add' 'add_ln813_2854' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3257 [1/1] (0.00ns)   --->   "%sext_ln813_1872 = sext i10 %add_ln813_2854"   --->   Operation 3257 'sext' 'sext_ln813_1872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3258 [1/1] (0.70ns)   --->   "%add_ln813_2855 = add i8 %sext_ln17_1396, i8 231"   --->   Operation 3258 'add' 'add_ln813_2855' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3259 [1/1] (0.00ns)   --->   "%sext_ln813_1873 = sext i8 %add_ln813_2855"   --->   Operation 3259 'sext' 'sext_ln813_1873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3260 [1/1] (0.70ns)   --->   "%add_ln813_2856 = add i7 %sext_ln17_1291, i7 %sext_ln17_1385"   --->   Operation 3260 'add' 'add_ln813_2856' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3261 [1/1] (0.00ns)   --->   "%sext_ln813_1874 = sext i7 %add_ln813_2856"   --->   Operation 3261 'sext' 'sext_ln813_1874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3262 [1/1] (0.70ns)   --->   "%add_ln813_2857 = add i9 %sext_ln813_1874, i9 %sext_ln813_1873"   --->   Operation 3262 'add' 'add_ln813_2857' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3263 [1/1] (0.00ns)   --->   "%sext_ln813_1875 = sext i9 %add_ln813_2857"   --->   Operation 3263 'sext' 'sext_ln813_1875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3264 [1/1] (0.72ns)   --->   "%add_ln813_2858 = add i11 %sext_ln813_1875, i11 %sext_ln813_1872"   --->   Operation 3264 'add' 'add_ln813_2858' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2860 = add i16 %mult_V_1701, i16 %mult_V_1787"   --->   Operation 3265 'add' 'add_ln813_2860' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3266 [1/1] (0.77ns)   --->   "%add_ln813_2861 = add i16 %sext_ln818_238, i16 %sext_ln818_280"   --->   Operation 3266 'add' 'add_ln813_2861' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3267 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2862 = add i16 %add_ln813_2861, i16 %add_ln813_2860"   --->   Operation 3267 'add' 'add_ln813_2862' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3268 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2863 = add i16 %sext_ln818_310, i16 %sext_ln818_270"   --->   Operation 3268 'add' 'add_ln813_2863' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3269 [1/1] (0.76ns)   --->   "%add_ln813_2864 = add i15 %sext_ln17_1237, i15 %sext_ln17_1389"   --->   Operation 3269 'add' 'add_ln813_2864' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3270 [1/1] (0.00ns)   --->   "%sext_ln813_1877 = sext i15 %add_ln813_2864"   --->   Operation 3270 'sext' 'sext_ln813_1877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3271 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2865 = add i16 %sext_ln813_1877, i16 %add_ln813_2863"   --->   Operation 3271 'add' 'add_ln813_2865' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3272 [1/1] (0.75ns)   --->   "%add_ln813_2867 = add i14 %sext_ln17_1206, i14 %sext_ln17_1429"   --->   Operation 3272 'add' 'add_ln813_2867' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3273 [1/1] (0.72ns)   --->   "%add_ln813_2868 = add i11 %sext_ln17_1083, i11 %sext_ln17_1087"   --->   Operation 3273 'add' 'add_ln813_2868' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3274 [1/1] (0.00ns)   --->   "%sext_ln813_1878 = sext i11 %add_ln813_2868"   --->   Operation 3274 'sext' 'sext_ln813_1878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3275 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2869 = add i14 %sext_ln813_1878, i14 %add_ln813_2867"   --->   Operation 3275 'add' 'add_ln813_2869' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3276 [1/1] (0.71ns)   --->   "%add_ln813_2870 = add i10 %sext_ln17_1335, i10 %sext_ln17_1407"   --->   Operation 3276 'add' 'add_ln813_2870' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3277 [1/1] (0.00ns)   --->   "%sext_ln813_1879 = sext i10 %add_ln813_2870"   --->   Operation 3277 'sext' 'sext_ln813_1879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3278 [1/1] (0.70ns)   --->   "%add_ln813_2871 = add i7 %sext_ln17_1054, i7 13"   --->   Operation 3278 'add' 'add_ln813_2871' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3279 [1/1] (0.00ns)   --->   "%sext_ln813_1880 = sext i7 %add_ln813_2871"   --->   Operation 3279 'sext' 'sext_ln813_1880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3280 [1/1] (0.70ns)   --->   "%add_ln813_2872 = add i8 %sext_ln813_1880, i8 %sext_ln17_1003"   --->   Operation 3280 'add' 'add_ln813_2872' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3281 [1/1] (0.00ns)   --->   "%sext_ln813_1881 = sext i8 %add_ln813_2872"   --->   Operation 3281 'sext' 'sext_ln813_1881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3282 [1/1] (0.72ns)   --->   "%add_ln813_2873 = add i11 %sext_ln813_1881, i11 %sext_ln813_1879"   --->   Operation 3282 'add' 'add_ln813_2873' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3283 [1/1] (0.00ns)   --->   "%sext_ln813_1882 = sext i11 %add_ln813_2873"   --->   Operation 3283 'sext' 'sext_ln813_1882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3284 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_2874 = add i14 %sext_ln813_1882, i14 %add_ln813_2869"   --->   Operation 3284 'add' 'add_ln813_2874' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3285 [1/1] (0.72ns)   --->   "%add_ln813_2876 = add i11 %sext_ln17_8, i11 152"   --->   Operation 3285 'add' 'add_ln813_2876' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3286 [1/1] (0.00ns)   --->   "%sext_ln813_1884 = sext i11 %add_ln813_2876"   --->   Operation 3286 'sext' 'sext_ln813_1884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3287 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2877 = add i16 %mult_V_1467, i16 %mult_V_1508"   --->   Operation 3287 'add' 'add_ln813_2877' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3288 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2878 = add i16 %add_ln813_2877, i16 %mult_V_1421"   --->   Operation 3288 'add' 'add_ln813_2878' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2879 = add i16 %mult_V_1902, i16 %sext_ln818_287"   --->   Operation 3289 'add' 'add_ln813_2879' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3290 [1/1] (0.77ns)   --->   "%add_ln813_2880 = add i16 %sext_ln818_302, i16 %sext_ln818_271"   --->   Operation 3290 'add' 'add_ln813_2880' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3291 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2881 = add i16 %add_ln813_2880, i16 %add_ln813_2879"   --->   Operation 3291 'add' 'add_ln813_2881' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3292 [1/1] (0.76ns)   --->   "%add_ln813_2883 = add i15 %sext_ln17_1355, i15 %sext_ln17_1434"   --->   Operation 3292 'add' 'add_ln813_2883' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2885 = add i13 %sext_ln17_1390, i13 %sext_ln813_1884"   --->   Operation 3293 'add' 'add_ln813_2885' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3294 [1/1] (0.73ns)   --->   "%add_ln813_2886 = add i12 %sext_ln17_1021, i12 %sext_ln17_1330"   --->   Operation 3294 'add' 'add_ln813_2886' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3295 [1/1] (0.00ns)   --->   "%sext_ln813_1886 = sext i12 %add_ln813_2886"   --->   Operation 3295 'sext' 'sext_ln813_1886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3296 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_2887 = add i13 %sext_ln813_1886, i13 %add_ln813_2885"   --->   Operation 3296 'add' 'add_ln813_2887' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3297 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2890 = add i16 %mult_V_1468, i16 %mult_V_1903"   --->   Operation 3297 'add' 'add_ln813_2890' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3298 [1/1] (0.77ns)   --->   "%add_ln813_2891 = add i16 %sext_ln818_231, i16 %sext_ln818_312"   --->   Operation 3298 'add' 'add_ln813_2891' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3299 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2892 = add i16 %add_ln813_2891, i16 %add_ln813_2890"   --->   Operation 3299 'add' 'add_ln813_2892' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2893 = add i16 %sext_ln818_320, i16 %sext_ln818_344"   --->   Operation 3300 'add' 'add_ln813_2893' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3301 [1/1] (0.76ns)   --->   "%add_ln813_2894 = add i15 %sext_ln17_1238, i15 %sext_ln17_1041"   --->   Operation 3301 'add' 'add_ln813_2894' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3302 [1/1] (0.00ns)   --->   "%sext_ln813_1888 = sext i15 %add_ln813_2894"   --->   Operation 3302 'sext' 'sext_ln813_1888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3303 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2895 = add i16 %sext_ln813_1888, i16 %add_ln813_2893"   --->   Operation 3303 'add' 'add_ln813_2895' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3304 [1/1] (0.75ns)   --->   "%add_ln813_2897 = add i14 %sext_ln17_1067, i14 %sext_ln17_1132"   --->   Operation 3304 'add' 'add_ln813_2897' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3305 [1/1] (0.74ns)   --->   "%add_ln813_2898 = add i13 %sext_ln17_1169, i13 %sext_ln17_1391"   --->   Operation 3305 'add' 'add_ln813_2898' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3306 [1/1] (0.73ns)   --->   "%add_ln813_2900 = add i12 %sext_ln17_1187, i12 %sext_ln17_1264"   --->   Operation 3306 'add' 'add_ln813_2900' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3307 [1/1] (0.00ns)   --->   "%sext_ln813_1891 = sext i12 %add_ln813_2900"   --->   Operation 3307 'sext' 'sext_ln813_1891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3308 [1/1] (0.72ns)   --->   "%add_ln813_2901 = add i10 %sext_ln17_1097, i10 441"   --->   Operation 3308 'add' 'add_ln813_2901' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3309 [1/1] (0.00ns)   --->   "%zext_ln813_36 = zext i10 %add_ln813_2901"   --->   Operation 3309 'zext' 'zext_ln813_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3310 [1/1] (0.73ns)   --->   "%add_ln813_2902 = add i12 %zext_ln813_36, i12 %sext_ln17_1356"   --->   Operation 3310 'add' 'add_ln813_2902' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3311 [1/1] (0.00ns)   --->   "%sext_ln813_1892 = sext i12 %add_ln813_2902"   --->   Operation 3311 'sext' 'sext_ln813_1892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3312 [1/1] (0.74ns)   --->   "%add_ln813_2903 = add i13 %sext_ln813_1892, i13 %sext_ln813_1891"   --->   Operation 3312 'add' 'add_ln813_2903' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3313 [1/1] (0.78ns)   --->   "%add_ln813_2906 = add i16 %mult_V_1904, i16 %sext_ln818_266"   --->   Operation 3313 'add' 'add_ln813_2906' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3314 [1/1] (0.70ns)   --->   "%add_ln813_2907 = add i9 %sext_ln17_1207, i9 449"   --->   Operation 3314 'add' 'add_ln813_2907' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3315 [1/1] (0.00ns)   --->   "%sext_ln813_1895 = sext i9 %add_ln813_2907"   --->   Operation 3315 'sext' 'sext_ln813_1895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3316 [1/1] (0.71ns)   --->   "%add_ln813_2908 = add i10 %sext_ln813_1895, i10 %sext_ln17_994"   --->   Operation 3316 'add' 'add_ln813_2908' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3317 [1/1] (0.00ns)   --->   "%sext_ln813_1896 = sext i10 %add_ln813_2908"   --->   Operation 3317 'sext' 'sext_ln813_1896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3318 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2909 = add i16 %sext_ln813_1896, i16 %add_ln813_2906"   --->   Operation 3318 'add' 'add_ln813_2909' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3319 [1/1] (0.70ns)   --->   "%add_ln813_2910 = add i8 %sext_ln17_1093, i8 %sext_ln17_1145"   --->   Operation 3319 'add' 'add_ln813_2910' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3320 [1/1] (0.00ns)   --->   "%sext_ln813_1897 = sext i8 %add_ln813_2910"   --->   Operation 3320 'sext' 'sext_ln813_1897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3321 [1/1] (0.70ns)   --->   "%add_ln813_2911 = add i9 %sext_ln813_1897, i9 %sext_ln17_1073"   --->   Operation 3321 'add' 'add_ln813_2911' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3322 [1/1] (0.00ns)   --->   "%sext_ln813_1898 = sext i9 %add_ln813_2911"   --->   Operation 3322 'sext' 'sext_ln813_1898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3323 [1/1] (0.70ns)   --->   "%add_ln813_2912 = add i8 %sext_ln17_1419, i8 %sext_ln17_1035"   --->   Operation 3323 'add' 'add_ln813_2912' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3324 [1/1] (0.00ns)   --->   "%sext_ln813_1899 = sext i8 %add_ln813_2912"   --->   Operation 3324 'sext' 'sext_ln813_1899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3325 [1/1] (0.70ns)   --->   "%add_ln813_2913 = add i9 %sext_ln813_1899, i9 %sext_ln17_1217"   --->   Operation 3325 'add' 'add_ln813_2913' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3326 [1/1] (0.00ns)   --->   "%sext_ln813_1900 = sext i9 %add_ln813_2913"   --->   Operation 3326 'sext' 'sext_ln813_1900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3327 [1/1] (0.71ns)   --->   "%add_ln813_2914 = add i10 %sext_ln813_1900, i10 %sext_ln813_1898"   --->   Operation 3327 'add' 'add_ln813_2914' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3328 [1/1] (0.00ns)   --->   "%sext_ln813_1901 = sext i10 %add_ln813_2914"   --->   Operation 3328 'sext' 'sext_ln813_1901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3329 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2915 = add i16 %sext_ln813_1901, i16 %add_ln813_2909"   --->   Operation 3329 'add' 'add_ln813_2915' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2916 = add i16 %sext_ln818_232, i16 %sext_ln818_265"   --->   Operation 3330 'add' 'add_ln813_2916' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3331 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2917 = add i16 %add_ln813_2916, i16 %mult_V_1583"   --->   Operation 3331 'add' 'add_ln813_2917' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2918 = add i15 %sext_ln17_1354, i15 %sext_ln17_1208"   --->   Operation 3332 'add' 'add_ln813_2918' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3333 [1/1] (0.74ns)   --->   "%add_ln813_2919 = add i13 %sext_ln17_1331, i13 %sext_ln17_1068"   --->   Operation 3333 'add' 'add_ln813_2919' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3334 [1/1] (0.00ns)   --->   "%sext_ln813_1902 = sext i13 %add_ln813_2919"   --->   Operation 3334 'sext' 'sext_ln813_1902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3335 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2920 = add i15 %sext_ln813_1902, i15 %add_ln813_2918"   --->   Operation 3335 'add' 'add_ln813_2920' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3336 [1/1] (0.72ns)   --->   "%add_ln813_2922 = add i11 %sext_ln17_1301, i11 1776"   --->   Operation 3336 'add' 'add_ln813_2922' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3337 [1/1] (0.00ns)   --->   "%sext_ln813_1904 = sext i11 %add_ln813_2922"   --->   Operation 3337 'sext' 'sext_ln813_1904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3338 [1/1] (0.70ns)   --->   "%add_ln813_2923 = add i9 %sext_ln17_1024, i9 %sext_ln17_1078"   --->   Operation 3338 'add' 'add_ln813_2923' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3339 [1/1] (0.00ns)   --->   "%sext_ln813_1905 = sext i9 %add_ln813_2923"   --->   Operation 3339 'sext' 'sext_ln813_1905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2924 = add i12 %sext_ln813_1905, i12 %sext_ln813_1904"   --->   Operation 3340 'add' 'add_ln813_2924' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3341 [1/1] (0.70ns)   --->   "%add_ln813_2925 = add i8 %sext_ln17_1241, i8 %sext_ln17_1119"   --->   Operation 3341 'add' 'add_ln813_2925' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3342 [1/1] (0.00ns)   --->   "%sext_ln813_1906 = sext i8 %add_ln813_2925"   --->   Operation 3342 'sext' 'sext_ln813_1906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3343 [1/1] (0.70ns)   --->   "%add_ln813_2926 = add i7 %sext_ln17_1231, i7 %sext_ln17_1435"   --->   Operation 3343 'add' 'add_ln813_2926' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3344 [1/1] (0.00ns)   --->   "%sext_ln813_1907 = sext i7 %add_ln813_2926"   --->   Operation 3344 'sext' 'sext_ln813_1907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3345 [1/1] (0.70ns)   --->   "%add_ln813_2927 = add i9 %sext_ln813_1907, i9 %sext_ln813_1906"   --->   Operation 3345 'add' 'add_ln813_2927' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3346 [1/1] (0.00ns)   --->   "%sext_ln813_1908 = sext i9 %add_ln813_2927"   --->   Operation 3346 'sext' 'sext_ln813_1908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3347 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_2928 = add i12 %sext_ln813_1908, i12 %add_ln813_2924"   --->   Operation 3347 'add' 'add_ln813_2928' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3348 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2930 = add i16 %mult_V_1342, i16 %mult_V_1424"   --->   Operation 3348 'add' 'add_ln813_2930' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3349 [1/1] (0.78ns)   --->   "%add_ln813_2931 = add i16 %mult_V_1510, i16 %mult_V_1905"   --->   Operation 3349 'add' 'add_ln813_2931' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3350 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2932 = add i16 %add_ln813_2931, i16 %add_ln813_2930"   --->   Operation 3350 'add' 'add_ln813_2932' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3351 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2933 = add i16 %sext_ln818_281, i16 %sext_ln818_313"   --->   Operation 3351 'add' 'add_ln813_2933' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3352 [1/1] (0.77ns)   --->   "%add_ln813_2934 = add i16 %sext_ln818_321, i16 %sext_ln818_328"   --->   Operation 3352 'add' 'add_ln813_2934' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3353 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2935 = add i16 %add_ln813_2934, i16 %add_ln813_2933"   --->   Operation 3353 'add' 'add_ln813_2935' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3354 [1/1] (0.76ns)   --->   "%add_ln813_2937 = add i15 %sext_ln17_1084, i15 %sext_ln17_1133"   --->   Operation 3354 'add' 'add_ln813_2937' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3355 [1/1] (0.00ns)   --->   "%sext_ln813_1910 = sext i15 %add_ln813_2937"   --->   Operation 3355 'sext' 'sext_ln813_1910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3356 [1/1] (0.75ns)   --->   "%add_ln813_2938 = add i14 %sext_ln17_1392, i14 %sext_ln17_1265"   --->   Operation 3356 'add' 'add_ln813_2938' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3357 [1/1] (0.00ns)   --->   "%sext_ln813_1911 = sext i14 %add_ln813_2938"   --->   Operation 3357 'sext' 'sext_ln813_1911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2939 = add i16 %sext_ln813_1911, i16 %sext_ln813_1910"   --->   Operation 3358 'add' 'add_ln813_2939' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3359 [1/1] (0.72ns)   --->   "%add_ln813_2940 = add i11 %sext_ln17_1042, i11 455"   --->   Operation 3359 'add' 'add_ln813_2940' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3360 [1/1] (0.00ns)   --->   "%sext_ln813_1912 = sext i11 %add_ln813_2940"   --->   Operation 3360 'sext' 'sext_ln813_1912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3361 [1/1] (0.70ns)   --->   "%add_ln813_2941 = add i8 %sext_ln17_1189, i8 %sext_ln17_1218"   --->   Operation 3361 'add' 'add_ln813_2941' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3362 [1/1] (0.00ns)   --->   "%sext_ln813_1913 = sext i8 %add_ln813_2941"   --->   Operation 3362 'sext' 'sext_ln813_1913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3363 [1/1] (0.71ns)   --->   "%add_ln813_2942 = add i10 %sext_ln813_1913, i10 %sext_ln17_1431"   --->   Operation 3363 'add' 'add_ln813_2942' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3364 [1/1] (0.00ns)   --->   "%sext_ln813_1914 = sext i10 %add_ln813_2942"   --->   Operation 3364 'sext' 'sext_ln813_1914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3365 [1/1] (0.73ns)   --->   "%add_ln813_2943 = add i12 %sext_ln813_1914, i12 %sext_ln813_1912"   --->   Operation 3365 'add' 'add_ln813_2943' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3366 [1/1] (0.00ns)   --->   "%sext_ln813_1915 = sext i12 %add_ln813_2943"   --->   Operation 3366 'sext' 'sext_ln813_1915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3367 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2944 = add i16 %sext_ln813_1915, i16 %add_ln813_2939"   --->   Operation 3367 'add' 'add_ln813_2944' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2946 = add i16 %mult_V_1343, i16 %mult_V_1385"   --->   Operation 3368 'add' 'add_ln813_2946' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3369 [1/1] (0.78ns)   --->   "%add_ln813_2947 = add i16 %mult_V_1425, i16 %mult_V_1906"   --->   Operation 3369 'add' 'add_ln813_2947' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3370 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2948 = add i16 %add_ln813_2947, i16 %add_ln813_2946"   --->   Operation 3370 'add' 'add_ln813_2948' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3371 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2949 = add i16 %sext_ln818_322, i16 %sext_ln818_329"   --->   Operation 3371 'add' 'add_ln813_2949' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3372 [1/1] (0.75ns)   --->   "%add_ln813_2950 = add i14 %sext_ln17_1170, i14 %sext_ln17_1209"   --->   Operation 3372 'add' 'add_ln813_2950' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3373 [1/1] (0.00ns)   --->   "%sext_ln813_1916 = sext i14 %add_ln813_2950"   --->   Operation 3373 'sext' 'sext_ln813_1916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3374 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2951 = add i16 %sext_ln813_1916, i16 %add_ln813_2949"   --->   Operation 3374 'add' 'add_ln813_2951' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3375 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2953 = add i12 %sext_ln17_1266, i12 %sext_ln17_1107"   --->   Operation 3375 'add' 'add_ln813_2953' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3376 [1/1] (0.71ns)   --->   "%add_ln813_2954 = add i10 %sext_ln17_1239, i10 %sext_ln17_1382"   --->   Operation 3376 'add' 'add_ln813_2954' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3377 [1/1] (0.00ns)   --->   "%sext_ln813_1917 = sext i10 %add_ln813_2954"   --->   Operation 3377 'sext' 'sext_ln813_1917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3378 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_2955 = add i12 %sext_ln813_1917, i12 %add_ln813_2953"   --->   Operation 3378 'add' 'add_ln813_2955' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2956 = add i10 %sext_ln17_1436, i10 84"   --->   Operation 3379 'add' 'add_ln813_2956' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3380 [1/1] (0.70ns)   --->   "%add_ln813_2957 = add i8 %sext_ln17_1279, i8 %sext_ln17_1075"   --->   Operation 3380 'add' 'add_ln813_2957' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3381 [1/1] (0.00ns)   --->   "%sext_ln813_1919 = sext i8 %add_ln813_2957"   --->   Operation 3381 'sext' 'sext_ln813_1919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3382 [1/1] (0.70ns)   --->   "%add_ln813_2958 = add i9 %sext_ln813_1919, i9 %sext_ln17_1109"   --->   Operation 3382 'add' 'add_ln813_2958' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3383 [1/1] (0.00ns)   --->   "%sext_ln813_1920 = sext i9 %add_ln813_2958"   --->   Operation 3383 'sext' 'sext_ln813_1920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3384 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_2959 = add i10 %sext_ln813_1920, i10 %add_ln813_2956"   --->   Operation 3384 'add' 'add_ln813_2959' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3385 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2962 = add i16 %mult_V_1344, i16 %sext_ln818_335"   --->   Operation 3385 'add' 'add_ln813_2962' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3386 [1/1] (0.74ns)   --->   "%add_ln813_2963 = add i13 %sext_ln17_1332, i13 %sext_ln17_1134"   --->   Operation 3386 'add' 'add_ln813_2963' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3387 [1/1] (0.00ns)   --->   "%sext_ln813_1923 = sext i13 %add_ln813_2963"   --->   Operation 3387 'sext' 'sext_ln813_1923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3388 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2964 = add i16 %sext_ln813_1923, i16 %add_ln813_2962"   --->   Operation 3388 'add' 'add_ln813_2964' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3389 [1/1] (0.72ns)   --->   "%add_ln813_2965 = add i11 %sext_ln17_1302, i11 %sext_ln17_1393"   --->   Operation 3389 'add' 'add_ln813_2965' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3390 [1/1] (0.00ns)   --->   "%sext_ln813_1924 = sext i11 %add_ln813_2965"   --->   Operation 3390 'sext' 'sext_ln813_1924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3391 [1/1] (0.71ns)   --->   "%add_ln813_2966 = add i10 %sext_ln17_1052, i10 %sext_ln17_1085"   --->   Operation 3391 'add' 'add_ln813_2966' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3392 [1/1] (0.00ns)   --->   "%sext_ln813_1925 = sext i10 %add_ln813_2966"   --->   Operation 3392 'sext' 'sext_ln813_1925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3393 [1/1] (0.73ns)   --->   "%add_ln813_2967 = add i12 %sext_ln813_1925, i12 %sext_ln813_1924"   --->   Operation 3393 'add' 'add_ln813_2967' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3394 [1/1] (0.71ns)   --->   "%add_ln813_2969 = add i10 %sext_ln17_1088, i10 %sext_ln17_1254"   --->   Operation 3394 'add' 'add_ln813_2969' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3395 [1/1] (0.00ns)   --->   "%sext_ln813_1927 = sext i10 %add_ln813_2969"   --->   Operation 3395 'sext' 'sext_ln813_1927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3396 [1/1] (0.71ns)   --->   "%add_ln813_2970 = add i10 %sext_ln17_1335, i10 %sext_ln17_1436"   --->   Operation 3396 'add' 'add_ln813_2970' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3397 [1/1] (0.00ns)   --->   "%sext_ln813_1928 = sext i10 %add_ln813_2970"   --->   Operation 3397 'sext' 'sext_ln813_1928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3398 [1/1] (0.72ns)   --->   "%add_ln813_2971 = add i11 %sext_ln813_1928, i11 %sext_ln813_1927"   --->   Operation 3398 'add' 'add_ln813_2971' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3399 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2972 = add i8 %sext_ln17_1043, i8 129"   --->   Operation 3399 'add' 'add_ln813_2972' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3400 [1/1] (0.70ns)   --->   "%add_ln813_2973 = add i7 %sext_ln17_1139, i7 %sext_ln17_1231"   --->   Operation 3400 'add' 'add_ln813_2973' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3401 [1/1] (0.00ns)   --->   "%sext_ln813_1930 = sext i7 %add_ln813_2973"   --->   Operation 3401 'sext' 'sext_ln813_1930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3402 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln813_2974 = add i8 %sext_ln813_1930, i8 %add_ln813_2972"   --->   Operation 3402 'add' 'add_ln813_2974' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3403 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2977 = add i16 %mult_V_1908, i16 %sext_ln818_241"   --->   Operation 3403 'add' 'add_ln813_2977' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3404 [1/1] (0.77ns)   --->   "%add_ln813_2978 = add i16 %sext_ln818_282, i16 %sext_ln818_314"   --->   Operation 3404 'add' 'add_ln813_2978' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3405 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2979 = add i16 %add_ln813_2978, i16 %add_ln813_2977"   --->   Operation 3405 'add' 'add_ln813_2979' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3406 [1/1] (0.76ns)   --->   "%add_ln813_2980 = add i15 %sext_ln17_1240, i15 %sext_ln17_1267"   --->   Operation 3406 'add' 'add_ln813_2980' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3407 [1/1] (0.00ns)   --->   "%sext_ln813_1932 = sext i15 %add_ln813_2980"   --->   Operation 3407 'sext' 'sext_ln813_1932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3408 [1/1] (0.76ns)   --->   "%add_ln813_2981 = add i15 %sext_ln17_1333, i15 %sext_ln17_1044"   --->   Operation 3408 'add' 'add_ln813_2981' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3409 [1/1] (0.00ns)   --->   "%sext_ln813_1933 = sext i15 %add_ln813_2981"   --->   Operation 3409 'sext' 'sext_ln813_1933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3410 [1/1] (0.77ns)   --->   "%add_ln813_2982 = add i16 %sext_ln813_1933, i16 %sext_ln813_1932"   --->   Operation 3410 'add' 'add_ln813_2982' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3411 [1/1] (0.75ns)   --->   "%add_ln813_2984 = add i14 %sext_ln17_1086, i14 %sext_ln17_1135"   --->   Operation 3411 'add' 'add_ln813_2984' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3412 [1/1] (0.75ns)   --->   "%add_ln813_2985 = add i14 %sext_ln17_1357, i14 %sext_ln17_1210"   --->   Operation 3412 'add' 'add_ln813_2985' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3413 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2987 = add i12 %sext_ln17_1010, i12 %sext_ln17_1108"   --->   Operation 3413 'add' 'add_ln813_2987' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3414 [1/1] (0.71ns)   --->   "%add_ln813_2988 = add i10 %sext_ln17_1431, i10 1015"   --->   Operation 3414 'add' 'add_ln813_2988' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3415 [1/1] (0.00ns)   --->   "%sext_ln813_1936 = sext i10 %add_ln813_2988"   --->   Operation 3415 'sext' 'sext_ln813_1936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3416 [1/1] (0.72ns)   --->   "%add_ln813_2989 = add i11 %sext_ln813_1936, i11 %sext_ln17_1366"   --->   Operation 3416 'add' 'add_ln813_2989' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3417 [1/1] (0.00ns)   --->   "%sext_ln813_1937 = sext i11 %add_ln813_2989"   --->   Operation 3417 'sext' 'sext_ln813_1937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3418 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_2990 = add i12 %sext_ln813_1937, i12 %add_ln813_2987"   --->   Operation 3418 'add' 'add_ln813_2990' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3419 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2993 = add i16 %mult_V_1472, i16 %mult_V_1542"   --->   Operation 3419 'add' 'add_ln813_2993' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3420 [1/1] (0.78ns)   --->   "%add_ln813_2994 = add i16 %mult_V_1829, i16 %mult_V_1956"   --->   Operation 3420 'add' 'add_ln813_2994' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3421 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2995 = add i16 %add_ln813_2994, i16 %add_ln813_2993"   --->   Operation 3421 'add' 'add_ln813_2995' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3422 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2996 = add i16 %sext_ln818_242, i16 %sext_ln818_288"   --->   Operation 3422 'add' 'add_ln813_2996' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3423 [1/1] (0.76ns)   --->   "%add_ln813_2997 = add i15 %sext_ln17_1014, i15 %sext_ln17_1250"   --->   Operation 3423 'add' 'add_ln813_2997' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3424 [1/1] (0.00ns)   --->   "%sext_ln813_1940 = sext i15 %add_ln813_2997"   --->   Operation 3424 'sext' 'sext_ln813_1940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3425 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2998 = add i16 %sext_ln813_1940, i16 %add_ln813_2996"   --->   Operation 3425 'add' 'add_ln813_2998' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3426 [1/1] (0.75ns)   --->   "%add_ln813_3000 = add i14 %sext_ln17_1394, i14 %sext_ln17_1408"   --->   Operation 3426 'add' 'add_ln813_3000' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3427 [1/1] (0.71ns)   --->   "%add_ln813_3001 = add i9 %sext_ln17_1303, i9 300"   --->   Operation 3427 'add' 'add_ln813_3001' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3428 [1/1] (0.00ns)   --->   "%zext_ln813_38 = zext i9 %add_ln813_3001"   --->   Operation 3428 'zext' 'zext_ln813_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3429 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3002 = add i14 %zext_ln813_38, i14 %add_ln813_3000"   --->   Operation 3429 'add' 'add_ln813_3002' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3430 [1/1] (0.70ns)   --->   "%add_ln813_3003 = add i8 %sext_ln17_1043, i8 %sext_ln17_1145"   --->   Operation 3430 'add' 'add_ln813_3003' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3431 [1/1] (0.00ns)   --->   "%sext_ln813_1941 = sext i8 %add_ln813_3003"   --->   Operation 3431 'sext' 'sext_ln813_1941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3432 [1/1] (0.70ns)   --->   "%add_ln813_3004 = add i8 %sext_ln17_1218, i8 %sext_ln17_1329"   --->   Operation 3432 'add' 'add_ln813_3004' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3433 [1/1] (0.00ns)   --->   "%sext_ln813_1942 = sext i8 %add_ln813_3004"   --->   Operation 3433 'sext' 'sext_ln813_1942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3434 [1/1] (0.70ns)   --->   "%add_ln813_3005 = add i9 %sext_ln813_1942, i9 %sext_ln813_1941"   --->   Operation 3434 'add' 'add_ln813_3005' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3435 [1/1] (0.00ns)   --->   "%sext_ln813_1943 = sext i9 %add_ln813_3005"   --->   Operation 3435 'sext' 'sext_ln813_1943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3436 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_3006 = add i14 %sext_ln813_1943, i14 %add_ln813_3002"   --->   Operation 3436 'add' 'add_ln813_3006' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.14>
ST_2 : Operation 3437 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 3437 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3438 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1024, void @empty_7, void @empty_1, void @empty_1, void @empty_1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 3438 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3439 [1/1] (0.00ns)   --->   "%sext_ln17_1028 = sext i11 %mult_V_1364" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3439 'sext' 'sext_ln17_1028' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3440 [1/1] (0.00ns)   --->   "%sext_ln818_311 = sext i14 %mult_V_1746"   --->   Operation 3440 'sext' 'sext_ln818_311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3441 [1/1] (0.00ns)   --->   "%sext_ln813_1491 = sext i10 %add_ln813_2137"   --->   Operation 3441 'sext' 'sext_ln813_1491' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3442 [1/1] (0.00ns)   --->   "%sext_ln813_1501 = sext i11 %add_ln813_2147"   --->   Operation 3442 'sext' 'sext_ln813_1501' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3443 [1/1] (0.00ns)   --->   "%sext_ln813_1510 = sext i11 %add_ln813_2155"   --->   Operation 3443 'sext' 'sext_ln813_1510' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3444 [1/1] (0.00ns)   --->   "%sext_ln813_1519 = sext i11 %add_ln813_2164"   --->   Operation 3444 'sext' 'sext_ln813_1519' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3445 [1/1] (0.00ns)   --->   "%sext_ln813_1521 = sext i10 %add_ln813_2167"   --->   Operation 3445 'sext' 'sext_ln813_1521' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3446 [1/1] (0.00ns)   --->   "%sext_ln813_1525 = sext i10 %add_ln813_2171"   --->   Operation 3446 'sext' 'sext_ln813_1525' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3447 [1/1] (0.72ns)   --->   "%add_ln813_2172 = add i11 %sext_ln813_1525, i11 %sext_ln813_1521"   --->   Operation 3447 'add' 'add_ln813_2172' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3448 [1/1] (0.00ns)   --->   "%sext_ln813_1526 = sext i11 %add_ln813_2172"   --->   Operation 3448 'sext' 'sext_ln813_1526' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3449 [1/1] (0.00ns)   --->   "%sext_ln813_1532 = sext i10 %add_ln813_2178"   --->   Operation 3449 'sext' 'sext_ln813_1532' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3450 [1/1] (0.00ns)   --->   "%sext_ln813_1535 = sext i14 %add_ln813_2183"   --->   Operation 3450 'sext' 'sext_ln813_1535' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3451 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2184 = add i16 %sext_ln813_1535, i16 %add_ln813_2181"   --->   Operation 3451 'add' 'add_ln813_2184' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3452 [1/1] (0.00ns)   --->   "%sext_ln813_1539 = sext i11 %add_ln813_2189"   --->   Operation 3452 'sext' 'sext_ln813_1539' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3453 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2190 = add i16 %sext_ln813_1539, i16 %add_ln813_2184"   --->   Operation 3453 'add' 'add_ln813_2190' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3454 [1/1] (0.00ns)   --->   "%sext_ln813_1543 = sext i11 %add_ln813_2195"   --->   Operation 3454 'sext' 'sext_ln813_1543' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3455 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2196 = add i16 %sext_ln813_1543, i16 %add_ln813_2192"   --->   Operation 3455 'add' 'add_ln813_2196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3456 [1/1] (0.00ns)   --->   "%sext_ln813_1549 = sext i11 %add_ln813_2203"   --->   Operation 3456 'sext' 'sext_ln813_1549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3457 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2204 = add i16 %sext_ln813_1549, i16 %add_ln813_2196"   --->   Operation 3457 'add' 'add_ln813_2204' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3458 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2211 = add i16 %add_ln813_2210, i16 %add_ln813_2207"   --->   Operation 3458 'add' 'add_ln813_2211' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3459 [1/1] (0.00ns)   --->   "%sext_ln813_1557 = sext i12 %add_ln813_2218"   --->   Operation 3459 'sext' 'sext_ln813_1557' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3460 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2219 = add i16 %sext_ln813_1557, i16 %add_ln813_2211"   --->   Operation 3460 'add' 'add_ln813_2219' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3461 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2226 = add i16 %add_ln813_2225, i16 %add_ln813_2222"   --->   Operation 3461 'add' 'add_ln813_2226' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3462 [1/1] (0.00ns)   --->   "%sext_ln813_1565 = sext i15 %add_ln813_2234"   --->   Operation 3462 'sext' 'sext_ln813_1565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3463 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2235 = add i16 %sext_ln813_1565, i16 %add_ln813_2226"   --->   Operation 3463 'add' 'add_ln813_2235' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3464 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2242 = add i16 %add_ln813_2241, i16 %add_ln813_2238"   --->   Operation 3464 'add' 'add_ln813_2242' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3465 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2251 = add i16 %add_ln813_2250, i16 %add_ln813_2242"   --->   Operation 3465 'add' 'add_ln813_2251' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3466 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2258 = add i16 %add_ln813_2257, i16 %add_ln813_2254"   --->   Operation 3466 'add' 'add_ln813_2258' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3467 [1/1] (0.00ns)   --->   "%sext_ln813_1574 = sext i13 %add_ln813_2261"   --->   Operation 3467 'sext' 'sext_ln813_1574' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3468 [1/1] (0.00ns)   --->   "%sext_ln813_1578 = sext i12 %add_ln813_2265"   --->   Operation 3468 'sext' 'sext_ln813_1578' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3469 [1/1] (0.75ns)   --->   "%add_ln813_2266 = add i14 %sext_ln813_1578, i14 %sext_ln813_1574"   --->   Operation 3469 'add' 'add_ln813_2266' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3470 [1/1] (0.00ns)   --->   "%sext_ln813_1579 = sext i14 %add_ln813_2266"   --->   Operation 3470 'sext' 'sext_ln813_1579' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3471 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2267 = add i16 %sext_ln813_1579, i16 %add_ln813_2258"   --->   Operation 3471 'add' 'add_ln813_2267' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3472 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2274 = add i16 %add_ln813_2273, i16 %add_ln813_2270"   --->   Operation 3472 'add' 'add_ln813_2274' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3473 [1/1] (0.00ns)   --->   "%sext_ln813_1586 = sext i15 %add_ln813_2281"   --->   Operation 3473 'sext' 'sext_ln813_1586' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3474 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2282 = add i16 %sext_ln813_1586, i16 %add_ln813_2274"   --->   Operation 3474 'add' 'add_ln813_2282' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3475 [1/1] (0.00ns)   --->   "%sext_ln813_1590 = sext i15 %add_ln813_2288"   --->   Operation 3475 'sext' 'sext_ln813_1590' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3476 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2289 = add i16 %sext_ln813_1590, i16 %add_ln813_2285"   --->   Operation 3476 'add' 'add_ln813_2289' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3477 [1/1] (0.00ns)   --->   "%sext_ln813_1593 = sext i12 %add_ln813_2292"   --->   Operation 3477 'sext' 'sext_ln813_1593' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3478 [1/1] (0.00ns)   --->   "%sext_ln813_1597 = sext i11 %add_ln813_2296"   --->   Operation 3478 'sext' 'sext_ln813_1597' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3479 [1/1] (0.74ns)   --->   "%add_ln813_2297 = add i13 %sext_ln813_1597, i13 %sext_ln813_1593"   --->   Operation 3479 'add' 'add_ln813_2297' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3480 [1/1] (0.00ns)   --->   "%sext_ln813_1598 = sext i13 %add_ln813_2297"   --->   Operation 3480 'sext' 'sext_ln813_1598' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3481 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2298 = add i16 %sext_ln813_1598, i16 %add_ln813_2289"   --->   Operation 3481 'add' 'add_ln813_2298' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3482 [1/1] (0.00ns)   --->   "%sext_ln813_1602 = sext i15 %add_ln813_2304"   --->   Operation 3482 'sext' 'sext_ln813_1602' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3483 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2305 = add i16 %sext_ln813_1602, i16 %add_ln813_2301"   --->   Operation 3483 'add' 'add_ln813_2305' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3484 [1/1] (0.00ns)   --->   "%sext_ln813_1609 = sext i13 %add_ln813_2313"   --->   Operation 3484 'sext' 'sext_ln813_1609' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3485 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2314 = add i16 %sext_ln813_1609, i16 %add_ln813_2305"   --->   Operation 3485 'add' 'add_ln813_2314' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3486 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2320 = add i16 %add_ln813_2319, i16 %add_ln813_2317"   --->   Operation 3486 'add' 'add_ln813_2320' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3487 [1/1] (0.00ns)   --->   "%sext_ln813_1611 = sext i15 %add_ln813_2322"   --->   Operation 3487 'sext' 'sext_ln813_1611' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3488 [1/1] (0.00ns)   --->   "%sext_ln813_1613 = sext i14 %add_ln813_2325"   --->   Operation 3488 'sext' 'sext_ln813_1613' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3489 [1/1] (0.77ns)   --->   "%add_ln813_2326 = add i16 %sext_ln813_1613, i16 %sext_ln813_1611"   --->   Operation 3489 'add' 'add_ln813_2326' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3490 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2327 = add i16 %add_ln813_2326, i16 %add_ln813_2320"   --->   Operation 3490 'add' 'add_ln813_2327' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2333 = add i16 %add_ln813_2332, i16 %add_ln813_2329"   --->   Operation 3491 'add' 'add_ln813_2333' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3492 [1/1] (0.00ns)   --->   "%sext_ln813_1621 = sext i15 %add_ln813_2340"   --->   Operation 3492 'sext' 'sext_ln813_1621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3493 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2341 = add i16 %sext_ln813_1621, i16 %add_ln813_2333"   --->   Operation 3493 'add' 'add_ln813_2341' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3494 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2348 = add i16 %add_ln813_2347, i16 %add_ln813_2344"   --->   Operation 3494 'add' 'add_ln813_2348' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3495 [1/1] (0.00ns)   --->   "%sext_ln813_1627 = sext i12 %add_ln813_2355"   --->   Operation 3495 'sext' 'sext_ln813_1627' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3496 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2356 = add i16 %sext_ln813_1627, i16 %add_ln813_2348"   --->   Operation 3496 'add' 'add_ln813_2356' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3497 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2363 = add i16 %add_ln813_2362, i16 %add_ln813_2359"   --->   Operation 3497 'add' 'add_ln813_2363' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3498 [1/1] (0.00ns)   --->   "%sext_ln813_1635 = sext i15 %add_ln813_2370"   --->   Operation 3498 'sext' 'sext_ln813_1635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3499 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2371 = add i16 %sext_ln813_1635, i16 %add_ln813_2363"   --->   Operation 3499 'add' 'add_ln813_2371' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3500 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2378 = add i16 %add_ln813_2377, i16 %add_ln813_2374"   --->   Operation 3500 'add' 'add_ln813_2378' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3501 [1/1] (0.00ns)   --->   "%sext_ln813_1642 = sext i12 %add_ln813_2385"   --->   Operation 3501 'sext' 'sext_ln813_1642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3502 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2386 = add i16 %sext_ln813_1642, i16 %add_ln813_2378"   --->   Operation 3502 'add' 'add_ln813_2386' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3503 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2393 = add i16 %add_ln813_2392, i16 %add_ln813_2389"   --->   Operation 3503 'add' 'add_ln813_2393' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3504 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2402 = add i16 %add_ln813_2401, i16 %add_ln813_2393"   --->   Operation 3504 'add' 'add_ln813_2402' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3505 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2423 = add i16 %add_ln813_2422, i16 %add_ln813_2419"   --->   Operation 3505 'add' 'add_ln813_2423' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3506 [1/1] (0.00ns)   --->   "%sext_ln813_1656 = sext i11 %add_ln813_2425"   --->   Operation 3506 'sext' 'sext_ln813_1656' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3507 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2426 = add i14 %sext_ln813_1656, i14 %add_ln813_2424"   --->   Operation 3507 'add' 'add_ln813_2426' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3508 [1/1] (0.00ns)   --->   "%sext_ln813_1659 = sext i11 %add_ln813_2429"   --->   Operation 3508 'sext' 'sext_ln813_1659' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3509 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_2430 = add i14 %sext_ln813_1659, i14 %add_ln813_2426"   --->   Operation 3509 'add' 'add_ln813_2430' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3510 [1/1] (0.00ns)   --->   "%sext_ln813_1660 = sext i14 %add_ln813_2430"   --->   Operation 3510 'sext' 'sext_ln813_1660' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3511 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2431 = add i16 %sext_ln813_1660, i16 %add_ln813_2423"   --->   Operation 3511 'add' 'add_ln813_2431' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3512 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2438 = add i16 %add_ln813_2437, i16 %add_ln813_2434"   --->   Operation 3512 'add' 'add_ln813_2438' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3513 [1/1] (0.00ns)   --->   "%sext_ln813_1667 = sext i11 %add_ln813_2443"   --->   Operation 3513 'sext' 'sext_ln813_1667' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3514 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2444 = add i16 %sext_ln813_1667, i16 %add_ln813_2438"   --->   Operation 3514 'add' 'add_ln813_2444' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3515 [1/1] (0.00ns)   --->   "%sext_ln813_1673 = sext i11 %add_ln813_2450"   --->   Operation 3515 'sext' 'sext_ln813_1673' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3516 [1/1] (0.00ns)   --->   "%sext_ln813_1677 = sext i15 %add_ln813_2456"   --->   Operation 3516 'sext' 'sext_ln813_1677' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3517 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2457 = add i16 %sext_ln813_1677, i16 %add_ln813_2453"   --->   Operation 3517 'add' 'add_ln813_2457' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3518 [1/1] (0.00ns)   --->   "%sext_ln813_1683 = sext i12 %add_ln813_2465"   --->   Operation 3518 'sext' 'sext_ln813_1683' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3519 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2466 = add i16 %sext_ln813_1683, i16 %add_ln813_2457"   --->   Operation 3519 'add' 'add_ln813_2466' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3520 [1/1] (0.00ns)   --->   "%sext_ln813_1685 = sext i15 %add_ln813_2470"   --->   Operation 3520 'sext' 'sext_ln813_1685' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3521 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2471 = add i16 %sext_ln813_1685, i16 %add_ln813_2468"   --->   Operation 3521 'add' 'add_ln813_2471' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3522 [1/1] (0.00ns)   --->   "%sext_ln813_1689 = sext i10 %add_ln813_2475"   --->   Operation 3522 'sext' 'sext_ln813_1689' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3523 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2476 = add i16 %sext_ln813_1689, i16 %add_ln813_2471"   --->   Operation 3523 'add' 'add_ln813_2476' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3524 [1/1] (0.00ns)   --->   "%sext_ln813_1692 = sext i15 %add_ln813_2482"   --->   Operation 3524 'sext' 'sext_ln813_1692' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3525 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2483 = add i16 %sext_ln813_1692, i16 %add_ln813_2479"   --->   Operation 3525 'add' 'add_ln813_2483' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3526 [1/1] (0.00ns)   --->   "%sext_ln813_1695 = sext i12 %add_ln813_2486"   --->   Operation 3526 'sext' 'sext_ln813_1695' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3527 [1/1] (0.00ns)   --->   "%sext_ln813_1698 = sext i11 %add_ln813_2490"   --->   Operation 3527 'sext' 'sext_ln813_1698' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3528 [1/1] (0.74ns)   --->   "%add_ln813_2491 = add i13 %sext_ln813_1698, i13 %sext_ln813_1695"   --->   Operation 3528 'add' 'add_ln813_2491' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3529 [1/1] (0.00ns)   --->   "%sext_ln813_1699 = sext i13 %add_ln813_2491"   --->   Operation 3529 'sext' 'sext_ln813_1699' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3530 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2492 = add i16 %sext_ln813_1699, i16 %add_ln813_2483"   --->   Operation 3530 'add' 'add_ln813_2492' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3531 [1/1] (0.00ns)   --->   "%sext_ln813_1705 = sext i11 %add_ln813_2497"   --->   Operation 3531 'sext' 'sext_ln813_1705' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3532 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2504 = add i16 %add_ln813_2503, i16 %add_ln813_2500"   --->   Operation 3532 'add' 'add_ln813_2504' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3533 [1/1] (0.00ns)   --->   "%sext_ln813_1709 = sext i15 %add_ln813_2511"   --->   Operation 3533 'sext' 'sext_ln813_1709' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3534 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2512 = add i16 %sext_ln813_1709, i16 %add_ln813_2504"   --->   Operation 3534 'add' 'add_ln813_2512' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3535 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2519 = add i16 %add_ln813_2518, i16 %add_ln813_2515"   --->   Operation 3535 'add' 'add_ln813_2519' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3536 [1/1] (0.73ns)   --->   "%add_ln813_2520 = add i12 %sext_ln17_1028, i12 3780"   --->   Operation 3536 'add' 'add_ln813_2520' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3537 [1/1] (0.00ns)   --->   "%sext_ln813_1711 = sext i12 %add_ln813_2520"   --->   Operation 3537 'sext' 'sext_ln813_1711' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3538 [1/1] (0.00ns)   --->   "%sext_ln813_1712 = sext i11 %add_ln813_2521"   --->   Operation 3538 'sext' 'sext_ln813_1712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2522 = add i13 %sext_ln813_1712, i13 %sext_ln813_1711"   --->   Operation 3539 'add' 'add_ln813_2522' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3540 [1/1] (0.00ns)   --->   "%sext_ln813_1716 = sext i11 %add_ln813_2526"   --->   Operation 3540 'sext' 'sext_ln813_1716' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3541 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_2527 = add i13 %sext_ln813_1716, i13 %add_ln813_2522"   --->   Operation 3541 'add' 'add_ln813_2527' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3542 [1/1] (0.00ns)   --->   "%sext_ln813_1717 = sext i13 %add_ln813_2527"   --->   Operation 3542 'sext' 'sext_ln813_1717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3543 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2528 = add i16 %sext_ln813_1717, i16 %add_ln813_2519"   --->   Operation 3543 'add' 'add_ln813_2528' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3544 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2535 = add i16 %add_ln813_2534, i16 %add_ln813_2531"   --->   Operation 3544 'add' 'add_ln813_2535' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3545 [1/1] (0.00ns)   --->   "%sext_ln813_1726 = sext i14 %add_ln813_2542"   --->   Operation 3545 'sext' 'sext_ln813_1726' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3546 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2543 = add i16 %sext_ln813_1726, i16 %add_ln813_2535"   --->   Operation 3546 'add' 'add_ln813_2543' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3547 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2550 = add i16 %add_ln813_2549, i16 %add_ln813_2546"   --->   Operation 3547 'add' 'add_ln813_2550' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3548 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2559 = add i16 %add_ln813_2558, i16 %add_ln813_2550"   --->   Operation 3548 'add' 'add_ln813_2559' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3549 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2565 = add i16 %add_ln813_2564, i16 %add_ln813_2561"   --->   Operation 3549 'add' 'add_ln813_2565' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3550 [1/1] (0.00ns)   --->   "%sext_ln813_1736 = sext i15 %add_ln813_2572"   --->   Operation 3550 'sext' 'sext_ln813_1736' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3551 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2573 = add i16 %sext_ln813_1736, i16 %add_ln813_2565"   --->   Operation 3551 'add' 'add_ln813_2573' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3552 [1/1] (0.00ns)   --->   "%sext_ln813_1739 = sext i14 %add_ln813_2579"   --->   Operation 3552 'sext' 'sext_ln813_1739' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3553 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2580 = add i16 %sext_ln813_1739, i16 %add_ln813_2576"   --->   Operation 3553 'add' 'add_ln813_2580' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3554 [1/1] (0.00ns)   --->   "%sext_ln813_1740 = sext i11 %add_ln813_2581"   --->   Operation 3554 'sext' 'sext_ln813_1740' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3555 [1/1] (0.00ns)   --->   "%sext_ln813_1741 = sext i10 %add_ln813_2582"   --->   Operation 3555 'sext' 'sext_ln813_1741' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3556 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2583 = add i12 %sext_ln813_1741, i12 %sext_ln813_1740"   --->   Operation 3556 'add' 'add_ln813_2583' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3557 [1/1] (0.00ns)   --->   "%sext_ln813_1745 = sext i11 %add_ln813_2587"   --->   Operation 3557 'sext' 'sext_ln813_1745' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3558 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_2588 = add i12 %sext_ln813_1745, i12 %add_ln813_2583"   --->   Operation 3558 'add' 'add_ln813_2588' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3559 [1/1] (0.00ns)   --->   "%sext_ln813_1746 = sext i12 %add_ln813_2588"   --->   Operation 3559 'sext' 'sext_ln813_1746' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3560 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2589 = add i16 %sext_ln813_1746, i16 %add_ln813_2580"   --->   Operation 3560 'add' 'add_ln813_2589' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3561 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2596 = add i16 %add_ln813_2595, i16 %add_ln813_2592"   --->   Operation 3561 'add' 'add_ln813_2596' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3562 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2605 = add i16 %add_ln813_2604, i16 %add_ln813_2596"   --->   Operation 3562 'add' 'add_ln813_2605' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3563 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2612 = add i16 %add_ln813_2611, i16 %add_ln813_2608"   --->   Operation 3563 'add' 'add_ln813_2612' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3564 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2621 = add i16 %add_ln813_2620, i16 %add_ln813_2612"   --->   Operation 3564 'add' 'add_ln813_2621' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3565 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2628 = add i16 %add_ln813_2627, i16 %add_ln813_2624"   --->   Operation 3565 'add' 'add_ln813_2628' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3566 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2636 = add i16 %add_ln813_2635, i16 %add_ln813_2628"   --->   Operation 3566 'add' 'add_ln813_2636' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3567 [1/1] (0.00ns)   --->   "%sext_ln813_1764 = sext i10 %add_ln813_2641"   --->   Operation 3567 'sext' 'sext_ln813_1764' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2648 = add i16 %add_ln813_2647, i16 %add_ln813_2644"   --->   Operation 3568 'add' 'add_ln813_2648' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3569 [1/1] (0.00ns)   --->   "%sext_ln813_1768 = sext i13 %add_ln813_2649"   --->   Operation 3569 'sext' 'sext_ln813_1768' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3570 [1/1] (0.00ns)   --->   "%sext_ln813_1769 = sext i12 %add_ln813_2650"   --->   Operation 3570 'sext' 'sext_ln813_1769' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3571 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2651 = add i14 %sext_ln813_1769, i14 %sext_ln813_1768"   --->   Operation 3571 'add' 'add_ln813_2651' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3572 [1/1] (0.00ns)   --->   "%sext_ln813_1772 = sext i11 %add_ln813_2654"   --->   Operation 3572 'sext' 'sext_ln813_1772' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3573 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_2655 = add i14 %sext_ln813_1772, i14 %add_ln813_2651"   --->   Operation 3573 'add' 'add_ln813_2655' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3574 [1/1] (0.00ns)   --->   "%sext_ln813_1773 = sext i14 %add_ln813_2655"   --->   Operation 3574 'sext' 'sext_ln813_1773' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3575 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2656 = add i16 %sext_ln813_1773, i16 %add_ln813_2648"   --->   Operation 3575 'add' 'add_ln813_2656' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3576 [1/1] (0.00ns)   --->   "%sext_ln813_1782 = sext i11 %add_ln813_2664"   --->   Operation 3576 'sext' 'sext_ln813_1782' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3577 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2671 = add i16 %add_ln813_2670, i16 %add_ln813_2667"   --->   Operation 3577 'add' 'add_ln813_2671' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3578 [1/1] (0.00ns)   --->   "%sext_ln813_1785 = sext i15 %add_ln813_2674"   --->   Operation 3578 'sext' 'sext_ln813_1785' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3579 [1/1] (0.00ns)   --->   "%sext_ln813_1787 = sext i12 %add_ln813_2678"   --->   Operation 3579 'sext' 'sext_ln813_1787' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3580 [1/1] (0.77ns)   --->   "%add_ln813_2679 = add i16 %sext_ln813_1787, i16 %sext_ln813_1785"   --->   Operation 3580 'add' 'add_ln813_2679' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3581 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2680 = add i16 %add_ln813_2679, i16 %add_ln813_2671"   --->   Operation 3581 'add' 'add_ln813_2680' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3582 [1/1] (0.00ns)   --->   "%sext_ln813_1789 = sext i13 %add_ln813_2686"   --->   Operation 3582 'sext' 'sext_ln813_1789' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3583 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2687 = add i16 %sext_ln813_1789, i16 %add_ln813_2683"   --->   Operation 3583 'add' 'add_ln813_2687' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3584 [1/1] (0.00ns)   --->   "%sext_ln813_1791 = sext i12 %add_ln813_2690"   --->   Operation 3584 'sext' 'sext_ln813_1791' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3585 [1/1] (0.00ns)   --->   "%sext_ln813_1795 = sext i11 %add_ln813_2694"   --->   Operation 3585 'sext' 'sext_ln813_1795' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3586 [1/1] (0.74ns)   --->   "%add_ln813_2695 = add i13 %sext_ln813_1795, i13 %sext_ln813_1791"   --->   Operation 3586 'add' 'add_ln813_2695' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3587 [1/1] (0.00ns)   --->   "%sext_ln813_1796 = sext i13 %add_ln813_2695"   --->   Operation 3587 'sext' 'sext_ln813_1796' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3588 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2696 = add i16 %sext_ln813_1796, i16 %add_ln813_2687"   --->   Operation 3588 'add' 'add_ln813_2696' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3589 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2703 = add i16 %add_ln813_2702, i16 %add_ln813_2699"   --->   Operation 3589 'add' 'add_ln813_2703' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3590 [1/1] (0.00ns)   --->   "%sext_ln813_1804 = sext i15 %add_ln813_2711"   --->   Operation 3590 'sext' 'sext_ln813_1804' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3591 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2712 = add i16 %sext_ln813_1804, i16 %add_ln813_2703"   --->   Operation 3591 'add' 'add_ln813_2712' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3592 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2719 = add i16 %add_ln813_2718, i16 %add_ln813_2715"   --->   Operation 3592 'add' 'add_ln813_2719' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3593 [1/1] (0.00ns)   --->   "%sext_ln813_1809 = sext i15 %add_ln813_2722"   --->   Operation 3593 'sext' 'sext_ln813_1809' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3594 [1/1] (0.00ns)   --->   "%sext_ln813_1812 = sext i13 %add_ln813_2726"   --->   Operation 3594 'sext' 'sext_ln813_1812' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3595 [1/1] (0.77ns)   --->   "%add_ln813_2727 = add i16 %sext_ln813_1812, i16 %sext_ln813_1809"   --->   Operation 3595 'add' 'add_ln813_2727' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3596 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2728 = add i16 %add_ln813_2727, i16 %add_ln813_2719"   --->   Operation 3596 'add' 'add_ln813_2728' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3597 [1/1] (0.00ns)   --->   "%sext_ln813_1815 = sext i13 %add_ln813_2734"   --->   Operation 3597 'sext' 'sext_ln813_1815' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3598 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2735 = add i16 %sext_ln813_1815, i16 %add_ln813_2731"   --->   Operation 3598 'add' 'add_ln813_2735' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3599 [1/1] (0.00ns)   --->   "%sext_ln813_1818 = sext i12 %add_ln813_2738"   --->   Operation 3599 'sext' 'sext_ln813_1818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3600 [1/1] (0.00ns)   --->   "%sext_ln813_1820 = sext i10 %add_ln813_2741"   --->   Operation 3600 'sext' 'sext_ln813_1820' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3601 [1/1] (0.74ns)   --->   "%add_ln813_2742 = add i13 %sext_ln813_1820, i13 %sext_ln813_1818"   --->   Operation 3601 'add' 'add_ln813_2742' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3602 [1/1] (0.00ns)   --->   "%sext_ln813_1821 = sext i13 %add_ln813_2742"   --->   Operation 3602 'sext' 'sext_ln813_1821' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3603 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2743 = add i16 %sext_ln813_1821, i16 %add_ln813_2735"   --->   Operation 3603 'add' 'add_ln813_2743' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3604 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2750 = add i16 %add_ln813_2749, i16 %add_ln813_2746"   --->   Operation 3604 'add' 'add_ln813_2750' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3605 [1/1] (0.00ns)   --->   "%sext_ln813_1824 = sext i13 %add_ln813_2753"   --->   Operation 3605 'sext' 'sext_ln813_1824' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3606 [1/1] (0.00ns)   --->   "%sext_ln813_1828 = sext i11 %add_ln813_2757"   --->   Operation 3606 'sext' 'sext_ln813_1828' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3607 [1/1] (0.75ns)   --->   "%add_ln813_2758 = add i14 %sext_ln813_1828, i14 %sext_ln813_1824"   --->   Operation 3607 'add' 'add_ln813_2758' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3608 [1/1] (0.00ns)   --->   "%sext_ln813_1829 = sext i14 %add_ln813_2758"   --->   Operation 3608 'sext' 'sext_ln813_1829' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3609 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2759 = add i16 %sext_ln813_1829, i16 %add_ln813_2750"   --->   Operation 3609 'add' 'add_ln813_2759' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3610 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2766 = add i16 %add_ln813_2765, i16 %add_ln813_2762"   --->   Operation 3610 'add' 'add_ln813_2766' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3611 [1/1] (0.73ns)   --->   "%add_ln813_2768 = add i12 %sext_ln17_1010, i12 3821"   --->   Operation 3611 'add' 'add_ln813_2768' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3612 [1/1] (0.00ns)   --->   "%sext_ln813_1830 = sext i12 %add_ln813_2768"   --->   Operation 3612 'sext' 'sext_ln813_1830' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3613 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2769 = add i16 %sext_ln813_1830, i16 %add_ln813_2767"   --->   Operation 3613 'add' 'add_ln813_2769' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3614 [1/1] (0.00ns)   --->   "%sext_ln813_1834 = sext i12 %add_ln813_2773"   --->   Operation 3614 'sext' 'sext_ln813_1834' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3615 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2774 = add i16 %sext_ln813_1834, i16 %add_ln813_2769"   --->   Operation 3615 'add' 'add_ln813_2774' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3616 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2775 = add i16 %add_ln813_2774, i16 %add_ln813_2766"   --->   Operation 3616 'add' 'add_ln813_2775' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3617 [1/1] (0.00ns)   --->   "%sext_ln813_1838 = sext i14 %add_ln813_2780"   --->   Operation 3617 'sext' 'sext_ln813_1838' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3618 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2781 = add i16 %sext_ln813_1838, i16 %add_ln813_2777"   --->   Operation 3618 'add' 'add_ln813_2781' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3619 [1/1] (0.00ns)   --->   "%sext_ln813_1840 = sext i11 %add_ln813_2783"   --->   Operation 3619 'sext' 'sext_ln813_1840' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3620 [1/1] (0.00ns)   --->   "%sext_ln813_1843 = sext i10 %add_ln813_2785"   --->   Operation 3620 'sext' 'sext_ln813_1843' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3621 [1/1] (0.73ns)   --->   "%add_ln813_2786 = add i12 %sext_ln813_1843, i12 %sext_ln813_1840"   --->   Operation 3621 'add' 'add_ln813_2786' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3622 [1/1] (0.00ns)   --->   "%sext_ln813_1844 = sext i12 %add_ln813_2786"   --->   Operation 3622 'sext' 'sext_ln813_1844' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3623 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2787 = add i16 %sext_ln813_1844, i16 %add_ln813_2781"   --->   Operation 3623 'add' 'add_ln813_2787' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3624 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2793 = add i16 %add_ln813_2792, i16 %add_ln813_2789"   --->   Operation 3624 'add' 'add_ln813_2793' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3625 [1/1] (0.00ns)   --->   "%sext_ln813_1849 = sext i12 %add_ln813_2798"   --->   Operation 3625 'sext' 'sext_ln813_1849' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3626 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2799 = add i16 %sext_ln813_1849, i16 %add_ln813_2793"   --->   Operation 3626 'add' 'add_ln813_2799' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3627 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2806 = add i16 %add_ln813_2805, i16 %add_ln813_2802"   --->   Operation 3627 'add' 'add_ln813_2806' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3628 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2815 = add i16 %add_ln813_2814, i16 %add_ln813_2806"   --->   Operation 3628 'add' 'add_ln813_2815' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3629 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2822 = add i16 %add_ln813_2821, i16 %add_ln813_2818"   --->   Operation 3629 'add' 'add_ln813_2822' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3630 [1/1] (0.00ns)   --->   "%sext_ln813_1863 = sext i13 %add_ln813_2829"   --->   Operation 3630 'sext' 'sext_ln813_1863' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3631 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2830 = add i16 %sext_ln813_1863, i16 %add_ln813_2822"   --->   Operation 3631 'add' 'add_ln813_2830' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3632 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2837 = add i16 %add_ln813_2836, i16 %add_ln813_2833"   --->   Operation 3632 'add' 'add_ln813_2837' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3633 [1/1] (0.00ns)   --->   "%sext_ln813_1864 = sext i15 %add_ln813_2838"   --->   Operation 3633 'sext' 'sext_ln813_1864' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3634 [1/1] (0.00ns)   --->   "%sext_ln813_1865 = sext i15 %add_ln813_2839"   --->   Operation 3634 'sext' 'sext_ln813_1865' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3635 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2840 = add i16 %sext_ln813_1865, i16 %sext_ln813_1864"   --->   Operation 3635 'add' 'add_ln813_2840' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3636 [1/1] (0.00ns)   --->   "%sext_ln813_1867 = sext i14 %add_ln813_2843"   --->   Operation 3636 'sext' 'sext_ln813_1867' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3637 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2844 = add i16 %sext_ln813_1867, i16 %add_ln813_2840"   --->   Operation 3637 'add' 'add_ln813_2844' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3638 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2845 = add i16 %add_ln813_2844, i16 %add_ln813_2837"   --->   Operation 3638 'add' 'add_ln813_2845' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3639 [1/1] (0.00ns)   --->   "%sext_ln813_1870 = sext i14 %add_ln813_2850"   --->   Operation 3639 'sext' 'sext_ln813_1870' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3640 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2851 = add i16 %sext_ln813_1870, i16 %add_ln813_2847"   --->   Operation 3640 'add' 'add_ln813_2851' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3641 [1/1] (0.00ns)   --->   "%sext_ln813_1876 = sext i11 %add_ln813_2858"   --->   Operation 3641 'sext' 'sext_ln813_1876' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3642 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2859 = add i16 %sext_ln813_1876, i16 %add_ln813_2851"   --->   Operation 3642 'add' 'add_ln813_2859' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3643 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2866 = add i16 %add_ln813_2865, i16 %add_ln813_2862"   --->   Operation 3643 'add' 'add_ln813_2866' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3644 [1/1] (0.00ns)   --->   "%sext_ln813_1883 = sext i14 %add_ln813_2874"   --->   Operation 3644 'sext' 'sext_ln813_1883' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3645 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2875 = add i16 %sext_ln813_1883, i16 %add_ln813_2866"   --->   Operation 3645 'add' 'add_ln813_2875' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3646 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2882 = add i16 %add_ln813_2881, i16 %add_ln813_2878"   --->   Operation 3646 'add' 'add_ln813_2882' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3647 [1/1] (0.00ns)   --->   "%sext_ln813_1885 = sext i15 %add_ln813_2883"   --->   Operation 3647 'sext' 'sext_ln813_1885' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3648 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2884 = add i16 %sext_ln813_1885, i16 %sext_ln818_311"   --->   Operation 3648 'add' 'add_ln813_2884' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3649 [1/1] (0.00ns)   --->   "%sext_ln813_1887 = sext i13 %add_ln813_2887"   --->   Operation 3649 'sext' 'sext_ln813_1887' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3650 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2888 = add i16 %sext_ln813_1887, i16 %add_ln813_2884"   --->   Operation 3650 'add' 'add_ln813_2888' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3651 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2889 = add i16 %add_ln813_2888, i16 %add_ln813_2882"   --->   Operation 3651 'add' 'add_ln813_2889' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3652 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2896 = add i16 %add_ln813_2895, i16 %add_ln813_2892"   --->   Operation 3652 'add' 'add_ln813_2896' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3653 [1/1] (0.00ns)   --->   "%sext_ln813_1889 = sext i14 %add_ln813_2897"   --->   Operation 3653 'sext' 'sext_ln813_1889' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3654 [1/1] (0.00ns)   --->   "%sext_ln813_1890 = sext i13 %add_ln813_2898"   --->   Operation 3654 'sext' 'sext_ln813_1890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2899 = add i15 %sext_ln813_1890, i15 %sext_ln813_1889"   --->   Operation 3655 'add' 'add_ln813_2899' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3656 [1/1] (0.00ns)   --->   "%sext_ln813_1893 = sext i13 %add_ln813_2903"   --->   Operation 3656 'sext' 'sext_ln813_1893' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3657 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2904 = add i15 %sext_ln813_1893, i15 %add_ln813_2899"   --->   Operation 3657 'add' 'add_ln813_2904' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3658 [1/1] (0.00ns)   --->   "%sext_ln813_1894 = sext i15 %add_ln813_2904"   --->   Operation 3658 'sext' 'sext_ln813_1894' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3659 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2905 = add i16 %sext_ln813_1894, i16 %add_ln813_2896"   --->   Operation 3659 'add' 'add_ln813_2905' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3660 [1/1] (0.00ns)   --->   "%sext_ln813_1903 = sext i15 %add_ln813_2920"   --->   Operation 3660 'sext' 'sext_ln813_1903' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3661 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2921 = add i16 %sext_ln813_1903, i16 %add_ln813_2917"   --->   Operation 3661 'add' 'add_ln813_2921' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3662 [1/1] (0.00ns)   --->   "%sext_ln813_1909 = sext i12 %add_ln813_2928"   --->   Operation 3662 'sext' 'sext_ln813_1909' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3663 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2929 = add i16 %sext_ln813_1909, i16 %add_ln813_2921"   --->   Operation 3663 'add' 'add_ln813_2929' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3664 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2936 = add i16 %add_ln813_2935, i16 %add_ln813_2932"   --->   Operation 3664 'add' 'add_ln813_2936' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3665 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2945 = add i16 %add_ln813_2944, i16 %add_ln813_2936"   --->   Operation 3665 'add' 'add_ln813_2945' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3666 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2952 = add i16 %add_ln813_2951, i16 %add_ln813_2948"   --->   Operation 3666 'add' 'add_ln813_2952' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3667 [1/1] (0.00ns)   --->   "%sext_ln813_1918 = sext i12 %add_ln813_2955"   --->   Operation 3667 'sext' 'sext_ln813_1918' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3668 [1/1] (0.00ns)   --->   "%sext_ln813_1921 = sext i10 %add_ln813_2959"   --->   Operation 3668 'sext' 'sext_ln813_1921' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3669 [1/1] (0.74ns)   --->   "%add_ln813_2960 = add i13 %sext_ln813_1921, i13 %sext_ln813_1918"   --->   Operation 3669 'add' 'add_ln813_2960' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3670 [1/1] (0.00ns)   --->   "%sext_ln813_1922 = sext i13 %add_ln813_2960"   --->   Operation 3670 'sext' 'sext_ln813_1922' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3671 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2961 = add i16 %sext_ln813_1922, i16 %add_ln813_2952"   --->   Operation 3671 'add' 'add_ln813_2961' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3672 [1/1] (0.00ns)   --->   "%sext_ln813_1926 = sext i12 %add_ln813_2967"   --->   Operation 3672 'sext' 'sext_ln813_1926' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3673 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2968 = add i16 %sext_ln813_1926, i16 %add_ln813_2964"   --->   Operation 3673 'add' 'add_ln813_2968' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3674 [1/1] (0.00ns)   --->   "%sext_ln813_1929 = sext i11 %add_ln813_2971"   --->   Operation 3674 'sext' 'sext_ln813_1929' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3675 [1/1] (0.00ns)   --->   "%zext_ln813_37 = zext i8 %add_ln813_2974"   --->   Operation 3675 'zext' 'zext_ln813_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3676 [1/1] (0.73ns)   --->   "%add_ln813_2975 = add i12 %zext_ln813_37, i12 %sext_ln813_1929"   --->   Operation 3676 'add' 'add_ln813_2975' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3677 [1/1] (0.00ns)   --->   "%sext_ln813_1931 = sext i12 %add_ln813_2975"   --->   Operation 3677 'sext' 'sext_ln813_1931' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3678 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2976 = add i16 %sext_ln813_1931, i16 %add_ln813_2968"   --->   Operation 3678 'add' 'add_ln813_2976' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3679 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2983 = add i16 %add_ln813_2982, i16 %add_ln813_2979"   --->   Operation 3679 'add' 'add_ln813_2983' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3680 [1/1] (0.00ns)   --->   "%sext_ln813_1934 = sext i14 %add_ln813_2984"   --->   Operation 3680 'sext' 'sext_ln813_1934' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3681 [1/1] (0.00ns)   --->   "%sext_ln813_1935 = sext i14 %add_ln813_2985"   --->   Operation 3681 'sext' 'sext_ln813_1935' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3682 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2986 = add i15 %sext_ln813_1935, i15 %sext_ln813_1934"   --->   Operation 3682 'add' 'add_ln813_2986' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3683 [1/1] (0.00ns)   --->   "%sext_ln813_1938 = sext i12 %add_ln813_2990"   --->   Operation 3683 'sext' 'sext_ln813_1938' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3684 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_2991 = add i15 %sext_ln813_1938, i15 %add_ln813_2986"   --->   Operation 3684 'add' 'add_ln813_2991' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3685 [1/1] (0.00ns)   --->   "%sext_ln813_1939 = sext i15 %add_ln813_2991"   --->   Operation 3685 'sext' 'sext_ln813_1939' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3686 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_2992 = add i16 %sext_ln813_1939, i16 %add_ln813_2983"   --->   Operation 3686 'add' 'add_ln813_2992' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3687 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2999 = add i16 %add_ln813_2998, i16 %add_ln813_2995"   --->   Operation 3687 'add' 'add_ln813_2999' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3688 [1/1] (0.00ns)   --->   "%sext_ln813_1944 = sext i14 %add_ln813_3006"   --->   Operation 3688 'sext' 'sext_ln813_1944' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3689 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3007 = add i16 %sext_ln813_1944, i16 %add_ln813_2999"   --->   Operation 3689 'add' 'add_ln813_3007' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3690 [1/1] (0.00ns)   --->   "%mrv = insertvalue i1024 <undef>, i16 %add_ln813_2190" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3690 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3691 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i1024 %mrv, i16 %add_ln813_2204" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3691 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3692 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i1024 %mrv_1, i16 %add_ln813_2219" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3692 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3693 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i1024 %mrv_2, i16 %add_ln813_2235" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3693 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3694 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i1024 %mrv_3, i16 %add_ln813_2251" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3694 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3695 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i1024 %mrv_4, i16 %add_ln813_2267" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3695 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3696 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i1024 %mrv_5, i16 %add_ln813_2282" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3696 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3697 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i1024 %mrv_6, i16 %add_ln813_2298" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3697 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3698 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i1024 %mrv_7, i16 %add_ln813_2314" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3698 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3699 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i1024 %mrv_8, i16 %add_ln813_2327" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3699 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3700 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i1024 %mrv_9, i16 %add_ln813_2341" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3700 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3701 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i1024 %mrv_10, i16 %add_ln813_2356" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3701 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3702 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i1024 %mrv_11, i16 %sext_ln813_1510" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3702 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3703 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i1024 %mrv_12, i16 %sext_ln813_1501" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3703 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3704 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i1024 %mrv_13, i16 %add_ln813_2371" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3704 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3705 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i1024 %mrv_14, i16 %add_ln813_2386" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3705 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3706 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i1024 %mrv_15, i16 %add_ln813_2402" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3706 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3707 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i1024 %mrv_16, i16 %sext_ln813_1519" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3707 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3708 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i1024 %mrv_17, i16 %add_ln813_2416" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3708 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3709 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i1024 %mrv_18, i16 %add_ln813_2431" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3709 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3710 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i1024 %mrv_19, i16 %add_ln813_2444" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3710 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3711 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i1024 %mrv_20, i16 %sext_ln813_1673" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3711 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3712 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i1024 %mrv_21, i16 %add_ln813_2466" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3712 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3713 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i1024 %mrv_22, i16 %add_ln813_2476" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3713 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3714 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i1024 %mrv_23, i16 %add_ln813_2492" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3714 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3715 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i1024 %mrv_24, i16 %sext_ln813_1705" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3715 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3716 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i1024 %mrv_25, i16 %add_ln813_2512" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3716 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3717 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i1024 %mrv_26, i16 %add_ln813_2528" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3717 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3718 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i1024 %mrv_27, i16 %add_ln813_2543" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3718 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3719 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i1024 %mrv_28, i16 %add_ln813_2559" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3719 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3720 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i1024 %mrv_29, i16 %add_ln813_2573" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3720 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3721 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i1024 %mrv_30, i16 %add_ln813_2589" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3721 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3722 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue i1024 %mrv_31, i16 %add_ln813_2605" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3722 'insertvalue' 'mrv_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3723 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue i1024 %mrv_32, i16 %add_ln813_2621" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3723 'insertvalue' 'mrv_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3724 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue i1024 %mrv_33, i16 %add_ln813_2636" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3724 'insertvalue' 'mrv_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3725 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue i1024 %mrv_34, i16 %sext_ln813_1764" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3725 'insertvalue' 'mrv_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3726 [1/1] (0.00ns)   --->   "%mrv_36 = insertvalue i1024 %mrv_35, i16 %add_ln813_2656" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3726 'insertvalue' 'mrv_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3727 [1/1] (0.00ns)   --->   "%mrv_37 = insertvalue i1024 %mrv_36, i16 %sext_ln813_1782" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3727 'insertvalue' 'mrv_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3728 [1/1] (0.00ns)   --->   "%mrv_38 = insertvalue i1024 %mrv_37, i16 %add_ln813_2680" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3728 'insertvalue' 'mrv_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3729 [1/1] (0.00ns)   --->   "%mrv_39 = insertvalue i1024 %mrv_38, i16 %add_ln813_2696" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3729 'insertvalue' 'mrv_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3730 [1/1] (0.00ns)   --->   "%mrv_40 = insertvalue i1024 %mrv_39, i16 %sext_ln813_1491" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3730 'insertvalue' 'mrv_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3731 [1/1] (0.00ns)   --->   "%mrv_41 = insertvalue i1024 %mrv_40, i16 %add_ln813_2712" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3731 'insertvalue' 'mrv_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3732 [1/1] (0.00ns)   --->   "%mrv_42 = insertvalue i1024 %mrv_41, i16 %add_ln813_2728" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3732 'insertvalue' 'mrv_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3733 [1/1] (0.00ns)   --->   "%mrv_43 = insertvalue i1024 %mrv_42, i16 %add_ln813_2743" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3733 'insertvalue' 'mrv_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3734 [1/1] (0.00ns)   --->   "%mrv_44 = insertvalue i1024 %mrv_43, i16 %add_ln813_2759" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3734 'insertvalue' 'mrv_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3735 [1/1] (0.00ns)   --->   "%mrv_45 = insertvalue i1024 %mrv_44, i16 %add_ln813_2775" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3735 'insertvalue' 'mrv_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3736 [1/1] (0.00ns)   --->   "%mrv_46 = insertvalue i1024 %mrv_45, i16 %add_ln813_2787" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3736 'insertvalue' 'mrv_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3737 [1/1] (0.00ns)   --->   "%mrv_47 = insertvalue i1024 %mrv_46, i16 %add_ln813_2799" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3737 'insertvalue' 'mrv_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3738 [1/1] (0.00ns)   --->   "%mrv_48 = insertvalue i1024 %mrv_47, i16 %sext_ln813_1526" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3738 'insertvalue' 'mrv_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3739 [1/1] (0.00ns)   --->   "%mrv_49 = insertvalue i1024 %mrv_48, i16 %add_ln813_2815" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3739 'insertvalue' 'mrv_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3740 [1/1] (0.00ns)   --->   "%mrv_50 = insertvalue i1024 %mrv_49, i16 %add_ln813_2830" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3740 'insertvalue' 'mrv_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3741 [1/1] (0.00ns)   --->   "%mrv_51 = insertvalue i1024 %mrv_50, i16 %add_ln813_2845" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3741 'insertvalue' 'mrv_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3742 [1/1] (0.00ns)   --->   "%mrv_52 = insertvalue i1024 %mrv_51, i16 %add_ln813_2859" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3742 'insertvalue' 'mrv_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3743 [1/1] (0.00ns)   --->   "%mrv_53 = insertvalue i1024 %mrv_52, i16 %add_ln813_2875" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3743 'insertvalue' 'mrv_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3744 [1/1] (0.00ns)   --->   "%mrv_54 = insertvalue i1024 %mrv_53, i16 %add_ln813_2889" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3744 'insertvalue' 'mrv_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3745 [1/1] (0.00ns)   --->   "%mrv_55 = insertvalue i1024 %mrv_54, i16 %add_ln813_2905" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3745 'insertvalue' 'mrv_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3746 [1/1] (0.00ns)   --->   "%mrv_56 = insertvalue i1024 %mrv_55, i16 %sext_ln813_1532" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3746 'insertvalue' 'mrv_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3747 [1/1] (0.00ns)   --->   "%mrv_57 = insertvalue i1024 %mrv_56, i16 %add_ln813_2915" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3747 'insertvalue' 'mrv_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3748 [1/1] (0.00ns)   --->   "%mrv_58 = insertvalue i1024 %mrv_57, i16 %add_ln813_2929" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3748 'insertvalue' 'mrv_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3749 [1/1] (0.00ns)   --->   "%mrv_59 = insertvalue i1024 %mrv_58, i16 %add_ln813_2945" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3749 'insertvalue' 'mrv_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3750 [1/1] (0.00ns)   --->   "%mrv_60 = insertvalue i1024 %mrv_59, i16 %add_ln813_2961" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3750 'insertvalue' 'mrv_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3751 [1/1] (0.00ns)   --->   "%mrv_61 = insertvalue i1024 %mrv_60, i16 %add_ln813_2976" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3751 'insertvalue' 'mrv_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3752 [1/1] (0.00ns)   --->   "%mrv_62 = insertvalue i1024 %mrv_61, i16 %add_ln813_2992" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3752 'insertvalue' 'mrv_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3753 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i1024 %mrv_62, i16 %add_ln813_3007" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3753 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3754 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i1024 %mrv_s" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 3754 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 3.65ns
The critical path consists of the following:
	wire read operation ('p_read_174') on port 'p_read' [4]  (0 ns)
	'sub' operation ('r.V') [1817]  (0.785 ns)
	'add' operation ('add_ln813_2247') [2533]  (0.706 ns)
	'add' operation ('add_ln813_2248') [2535]  (0.705 ns)
	'add' operation ('add_ln813_2249') [2537]  (0.777 ns)
	'add' operation ('add_ln813_2250') [2539]  (0.675 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	'add' operation ('add_ln813_2520') [2956]  (0.735 ns)
	'add' operation ('add_ln813_2522') [2960]  (0 ns)
	'add' operation ('add_ln813_2527') [2969]  (0.736 ns)
	'add' operation ('add_ln813_2528') [2971]  (0.675 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
