<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › spi › pxa2xx_spi.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pxa2xx_spi.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2005 Stephen Street / StreetFire Sound Labs</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __linux_pxa2xx_spi_h</span>
<span class="cp">#define __linux_pxa2xx_spi_h</span>

<span class="cp">#include &lt;linux/pxa2xx_ssp.h&gt;</span>

<span class="cp">#define PXA2XX_CS_ASSERT (0x01)</span>
<span class="cp">#define PXA2XX_CS_DEASSERT (0x02)</span>

<span class="cm">/* device.platform_data for SSP controller devices */</span>
<span class="k">struct</span> <span class="n">pxa2xx_spi_master</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">clock_enable</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">num_chipselect</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">enable_dma</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* spi_board_info.controller_data for SPI slave devices,</span>
<span class="cm"> * copied to spi_device.platform_data ... mostly for dma tuning</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">pxa2xx_spi_chip</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">tx_threshold</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rx_threshold</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">dma_burst_size</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">timeout</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">enable_loopback</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">gpio_cs</span><span class="p">;</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">cs_control</span><span class="p">)(</span><span class="n">u32</span> <span class="n">command</span><span class="p">);</span>
<span class="p">};</span>

<span class="cp">#if defined(CONFIG_ARCH_PXA) || defined(CONFIG_ARCH_MMP)</span>

<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;mach/dma.h&gt;</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">pxa2xx_set_spi_info</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">id</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pxa2xx_spi_master</span> <span class="o">*</span><span class="n">info</span><span class="p">);</span>

<span class="cp">#else</span>
<span class="cm">/*</span>
<span class="cm"> * This is the implemtation for CE4100 on x86. ARM defines them in mach/ or</span>
<span class="cm"> * plat/ include path.</span>
<span class="cm"> * The CE4100 does not provide DMA support. This bits are here to let the driver</span>
<span class="cm"> * compile and will never be used. Maybe we get DMA support at a later point in</span>
<span class="cm"> * time.</span>
<span class="cm"> */</span>

<span class="cp">#define DCSR(n)         (n)</span>
<span class="cp">#define DSADR(n)        (n)</span>
<span class="cp">#define DTADR(n)        (n)</span>
<span class="cp">#define DCMD(n)         (n)</span>
<span class="cp">#define DRCMR(n)        (n)</span>

<span class="cp">#define DCSR_RUN	(1 &lt;&lt; 31)	</span><span class="cm">/* Run Bit */</span><span class="cp"></span>
<span class="cp">#define DCSR_NODESC	(1 &lt;&lt; 30)	</span><span class="cm">/* No-Descriptor Fetch */</span><span class="cp"></span>
<span class="cp">#define DCSR_STOPIRQEN	(1 &lt;&lt; 29)	</span><span class="cm">/* Stop Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define DCSR_REQPEND	(1 &lt;&lt; 8)	</span><span class="cm">/* Request Pending (read-only) */</span><span class="cp"></span>
<span class="cp">#define DCSR_STOPSTATE	(1 &lt;&lt; 3)	</span><span class="cm">/* Stop State (read-only) */</span><span class="cp"></span>
<span class="cp">#define DCSR_ENDINTR	(1 &lt;&lt; 2)	</span><span class="cm">/* End Interrupt */</span><span class="cp"></span>
<span class="cp">#define DCSR_STARTINTR	(1 &lt;&lt; 1)	</span><span class="cm">/* Start Interrupt */</span><span class="cp"></span>
<span class="cp">#define DCSR_BUSERR	(1 &lt;&lt; 0)	</span><span class="cm">/* Bus Error Interrupt */</span><span class="cp"></span>

<span class="cp">#define DCSR_EORIRQEN	(1 &lt;&lt; 28)	</span><span class="cm">/* End of Receive Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define DCSR_EORJMPEN	(1 &lt;&lt; 27)	</span><span class="cm">/* Jump to next descriptor on EOR */</span><span class="cp"></span>
<span class="cp">#define DCSR_EORSTOPEN	(1 &lt;&lt; 26)	</span><span class="cm">/* STOP on an EOR */</span><span class="cp"></span>
<span class="cp">#define DCSR_SETCMPST	(1 &lt;&lt; 25)	</span><span class="cm">/* Set Descriptor Compare Status */</span><span class="cp"></span>
<span class="cp">#define DCSR_CLRCMPST	(1 &lt;&lt; 24)	</span><span class="cm">/* Clear Descriptor Compare Status */</span><span class="cp"></span>
<span class="cp">#define DCSR_CMPST	(1 &lt;&lt; 10)	</span><span class="cm">/* The Descriptor Compare Status */</span><span class="cp"></span>
<span class="cp">#define DCSR_EORINTR	(1 &lt;&lt; 9)	</span><span class="cm">/* The end of Receive */</span><span class="cp"></span>

<span class="cp">#define DRCMR_MAPVLD	(1 &lt;&lt; 7)	</span><span class="cm">/* Map Valid */</span><span class="cp"></span>
<span class="cp">#define DRCMR_CHLNUM	0x1f		</span><span class="cm">/* mask for Channel Number */</span><span class="cp"></span>

<span class="cp">#define DDADR_DESCADDR	0xfffffff0	</span><span class="cm">/* Address of next descriptor */</span><span class="cp"></span>
<span class="cp">#define DDADR_STOP	(1 &lt;&lt; 0)	</span><span class="cm">/* Stop */</span><span class="cp"></span>

<span class="cp">#define DCMD_INCSRCADDR	(1 &lt;&lt; 31)	</span><span class="cm">/* Source Address Increment Setting. */</span><span class="cp"></span>
<span class="cp">#define DCMD_INCTRGADDR	(1 &lt;&lt; 30)	</span><span class="cm">/* Target Address Increment Setting. */</span><span class="cp"></span>
<span class="cp">#define DCMD_FLOWSRC	(1 &lt;&lt; 29)	</span><span class="cm">/* Flow Control by the source. */</span><span class="cp"></span>
<span class="cp">#define DCMD_FLOWTRG	(1 &lt;&lt; 28)	</span><span class="cm">/* Flow Control by the target. */</span><span class="cp"></span>
<span class="cp">#define DCMD_STARTIRQEN	(1 &lt;&lt; 22)	</span><span class="cm">/* Start Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define DCMD_ENDIRQEN	(1 &lt;&lt; 21)	</span><span class="cm">/* End Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define DCMD_ENDIAN	(1 &lt;&lt; 18)	</span><span class="cm">/* Device Endian-ness. */</span><span class="cp"></span>
<span class="cp">#define DCMD_BURST8	(1 &lt;&lt; 16)	</span><span class="cm">/* 8 byte burst */</span><span class="cp"></span>
<span class="cp">#define DCMD_BURST16	(2 &lt;&lt; 16)	</span><span class="cm">/* 16 byte burst */</span><span class="cp"></span>
<span class="cp">#define DCMD_BURST32	(3 &lt;&lt; 16)	</span><span class="cm">/* 32 byte burst */</span><span class="cp"></span>
<span class="cp">#define DCMD_WIDTH1	(1 &lt;&lt; 14)	</span><span class="cm">/* 1 byte width */</span><span class="cp"></span>
<span class="cp">#define DCMD_WIDTH2	(2 &lt;&lt; 14)	</span><span class="cm">/* 2 byte width (HalfWord) */</span><span class="cp"></span>
<span class="cp">#define DCMD_WIDTH4	(3 &lt;&lt; 14)	</span><span class="cm">/* 4 byte width (Word) */</span><span class="cp"></span>
<span class="cp">#define DCMD_LENGTH	0x01fff		</span><span class="cm">/* length mask (max = 8K - 1) */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Descriptor structure for PXA&#39;s DMA engine</span>
<span class="cm"> * Note: this structure must always be aligned to a 16-byte boundary.</span>
<span class="cm"> */</span>

<span class="k">typedef</span> <span class="k">enum</span> <span class="p">{</span>
	<span class="n">DMA_PRIO_HIGH</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">DMA_PRIO_MEDIUM</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">DMA_PRIO_LOW</span> <span class="o">=</span> <span class="mi">2</span>
<span class="p">}</span> <span class="n">pxa_dma_prio</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * DMA registration</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">pxa_request_dma</span><span class="p">(</span><span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">,</span>
		<span class="n">pxa_dma_prio</span> <span class="n">prio</span><span class="p">,</span>
		<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">irq_handler</span><span class="p">)(</span><span class="kt">int</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="p">),</span>
		<span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">pxa_free_dma</span><span class="p">(</span><span class="kt">int</span> <span class="n">dma_ch</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * The CE4100 does not have the clk framework implemented and SPI clock can</span>
<span class="cm"> * not be switched on/off or the divider changed.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">clk_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">clk_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">3686400</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#endif</span>
<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
