/// Auto-generated register definitions for SPI0
/// Device: RP2040
/// Vendor: Raspberry Pi
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::raspberrypi::rp2040::rp2040::spi0 {

// ============================================================================
// SPI0 - Peripheral Registers
// Base Address: 0x4003C000
// ============================================================================

/// SPI0 Register Structure
struct SPI0_Registers {

    /// Control register 0, SSPCR0 on page 3-4
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    volatile uint32_t SSPCR0;

    /// Control register 1, SSPCR1 on page 3-5
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    volatile uint32_t SSPCR1;

    /// Data register, SSPDR on page 3-6
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    volatile uint32_t SSPDR;

    /// Status register, SSPSR on page 3-7
    /// Offset: 0x000C
    /// Reset value: 0x00000003
    volatile uint32_t SSPSR;

    /// Clock prescale register, SSPCPSR on page 3-8
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    volatile uint32_t SSPCPSR;

    /// Interrupt mask set or clear register, SSPIMSC on page 3-9
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    volatile uint32_t SSPIMSC;

    /// Raw interrupt status register, SSPRIS on page 3-10
    /// Offset: 0x0018
    /// Reset value: 0x00000008
    volatile uint32_t SSPRIS;

    /// Masked interrupt status register, SSPMIS on page 3-11
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    volatile uint32_t SSPMIS;

    /// Interrupt clear register, SSPICR on page 3-11
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    volatile uint32_t SSPICR;

    /// DMA control register, SSPDMACR on page 3-12
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    volatile uint32_t SSPDMACR;
    uint8_t RESERVED_0028[4024]; ///< Reserved

    /// Peripheral identification registers, SSPPeriphID0-3 on page 3-13
    /// Offset: 0x0FE0
    /// Reset value: 0x00000022
    volatile uint32_t SSPPERIPHID0;

    /// Peripheral identification registers, SSPPeriphID0-3 on page 3-13
    /// Offset: 0x0FE4
    /// Reset value: 0x00000010
    volatile uint32_t SSPPERIPHID1;

    /// Peripheral identification registers, SSPPeriphID0-3 on page 3-13
    /// Offset: 0x0FE8
    /// Reset value: 0x00000034
    volatile uint32_t SSPPERIPHID2;

    /// Peripheral identification registers, SSPPeriphID0-3 on page 3-13
    /// Offset: 0x0FEC
    /// Reset value: 0x00000000
    volatile uint32_t SSPPERIPHID3;

    /// PrimeCell identification registers, SSPPCellID0-3 on page 3-16
    /// Offset: 0x0FF0
    /// Reset value: 0x0000000D
    volatile uint32_t SSPPCELLID0;

    /// PrimeCell identification registers, SSPPCellID0-3 on page 3-16
    /// Offset: 0x0FF4
    /// Reset value: 0x000000F0
    volatile uint32_t SSPPCELLID1;

    /// PrimeCell identification registers, SSPPCellID0-3 on page 3-16
    /// Offset: 0x0FF8
    /// Reset value: 0x00000005
    volatile uint32_t SSPPCELLID2;

    /// PrimeCell identification registers, SSPPCellID0-3 on page 3-16
    /// Offset: 0x0FFC
    /// Reset value: 0x000000B1
    volatile uint32_t SSPPCELLID3;
};

static_assert(sizeof(SPI0_Registers) >= 4096, "SPI0_Registers size mismatch");

/// SPI0 peripheral instance
inline SPI0_Registers* SPI0() {
    return reinterpret_cast<SPI0_Registers*>(0x4003C000);
}

}  // namespace alloy::hal::raspberrypi::rp2040::rp2040::spi0
