Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'interval' [C:/Users/georg/Desktop/UCT/4th year 1st Semester/EEE4120F - High Performance Embedded System/YODA project/Group_6_YODA_project/Group_6_YODA_project.srcs/sim_1/new/testbench.v:13]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'interval' [C:/Users/georg/Desktop/UCT/4th year 1st Semester/EEE4120F - High Performance Embedded System/YODA project/Group_6_YODA_project/Group_6_YODA_project.srcs/sim_1/new/testbench.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.audio_gen
Compiling module xil_defaultlib.min_max
Compiling module xil_defaultlib.std_dev
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
