{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670219595853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670219595860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  4 23:53:15 2022 " "Processing started: Sun Dec  4 23:53:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670219595860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670219595860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinProjStep2 -c FinProjStep2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinProjStep2 -c FinProjStep2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670219595860 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670219596256 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670219596256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finprojstep2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file finprojstep2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FinProjStep2 " "Found entity 1: FinProjStep2" {  } { { "FinProjStep2.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/FinProjStep2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670219601044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670219601044 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinProjStep2 " "Elaborating entity \"FinProjStep2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670219601616 ""}
{ "Warning" "WSGN_SEARCH_FILE" "finprojstep1.bdf 1 1 " "Using design file finprojstep1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FinProjStep1 " "Found entity 1: FinProjStep1" {  } { { "finprojstep1.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/finprojstep1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670219601891 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670219601891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinProjStep1 FinProjStep1:inst3 " "Elaborating entity \"FinProjStep1\" for hierarchy \"FinProjStep1:inst3\"" {  } { { "FinProjStep2.bdf" "inst3" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/FinProjStep2.bdf" { { 128 360 512 320 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670219601891 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst17 " "Block or symbol \"NOT\" of instance \"inst17\" overlaps another block or symbol" {  } { { "finprojstep1.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/finprojstep1.bdf" { { 192 1024 1072 224 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670219601912 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_deg_decoder.v 1 1 " "Using design file seven_deg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_deg_decoder " "Found entity 1: seven_deg_decoder" {  } { { "seven_deg_decoder.v" "" { Text "U:/CPRE281/FinalProject/FinProjStep2/seven_deg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670219602027 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670219602027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_deg_decoder FinProjStep1:inst3\|seven_deg_decoder:inst1 " "Elaborating entity \"seven_deg_decoder\" for hierarchy \"FinProjStep1:inst3\|seven_deg_decoder:inst1\"" {  } { { "finprojstep1.bdf" "inst1" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/finprojstep1.bdf" { { 264 1144 1264 440 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670219602028 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.bdf 1 1 " "Using design file clock_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/clock_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670219602741 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670219602741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator FinProjStep1:inst3\|clock_generator:inst2003 " "Elaborating entity \"clock_generator\" for hierarchy \"FinProjStep1:inst3\|clock_generator:inst2003\"" {  } { { "finprojstep1.bdf" "inst2003" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/finprojstep1.bdf" { { 744 440 592 808 "inst2003" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670219602742 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670219603633 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670219603633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst8 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"FinProjStep1:inst3\|clock_generator:inst2003\|clock_divider_1024:inst8\"" {  } { { "clock_generator.bdf" "inst8" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/clock_generator.bdf" { { 208 184 336 272 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670219603633 ""}
{ "Warning" "WSGN_SEARCH_FILE" "min_seg_decoder.v 1 1 " "Using design file min_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 min_seg_decoder " "Found entity 1: min_seg_decoder" {  } { { "min_seg_decoder.v" "" { Text "U:/CPRE281/FinalProject/FinProjStep2/min_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670219603920 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670219603920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "min_seg_decoder min_seg_decoder:inst2916 " "Elaborating entity \"min_seg_decoder\" for hierarchy \"min_seg_decoder:inst2916\"" {  } { { "FinProjStep2.bdf" "inst2916" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/FinProjStep2.bdf" { { 312 1216 1336 488 "inst2916" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670219603922 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder_4bit.bdf 1 1 " "Using design file adder_4bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4bit " "Found entity 1: adder_4bit" {  } { { "adder_4bit.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/adder_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670219604622 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670219604622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4bit adder_4bit:inst15 " "Elaborating entity \"adder_4bit\" for hierarchy \"adder_4bit:inst15\"" {  } { { "FinProjStep2.bdf" "inst15" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/FinProjStep2.bdf" { { 360 96 192 560 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670219604622 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder.bdf 1 1 " "Using design file full_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670219605495 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670219605495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder_4bit:inst15\|full_adder:inst " "Elaborating entity \"full_adder\" for hierarchy \"adder_4bit:inst15\|full_adder:inst\"" {  } { { "adder_4bit.bdf" "inst" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/adder_4bit.bdf" { { 208 584 680 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670219605495 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "21mux 21mux.bdf " "Entity \"21mux\" obtained from \"21mux.bdf\" instead of from Quartus Prime megafunction library" {  } { { "21mux.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/21mux.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1670219605771 ""}
{ "Warning" "WSGN_SEARCH_FILE" "21mux.bdf 1 1 " "Using design file 21mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 21mux " "Found entity 1: 21mux" {  } { { "21mux.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/21mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670219605771 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670219605771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst44 " "Elaborating entity \"21mux\" for hierarchy \"21mux:inst44\"" {  } { { "FinProjStep2.bdf" "inst44" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/FinProjStep2.bdf" { { 1136 -520 -424 1232 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670219605773 ""}
{ "Warning" "WSGN_SEARCH_FILE" "minute_decoder.bdf 1 1 " "Using design file minute_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 minute_decoder " "Found entity 1: minute_decoder" {  } { { "minute_decoder.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/minute_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670219605907 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670219605907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minute_decoder minute_decoder:inst2121 " "Elaborating entity \"minute_decoder\" for hierarchy \"minute_decoder:inst2121\"" {  } { { "FinProjStep2.bdf" "inst2121" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/FinProjStep2.bdf" { { 680 1264 1416 872 "inst2121" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670219605907 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst17 " "Block or symbol \"NOT\" of instance \"inst17\" overlaps another block or symbol" {  } { { "minute_decoder.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/minute_decoder.bdf" { { 400 1288 1336 432 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670219605927 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "adder_4bit:inst15\|full_adder:inst6\|inst2~0 " "Found clock multiplexer adder_4bit:inst15\|full_adder:inst6\|inst2~0" {  } { { "full_adder.bdf" "" { Schematic "U:/CPRE281/FinalProject/FinProjStep2/full_adder.bdf" { { 112 376 440 160 "inst2" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1670219606297 "|FinProjStep2|adder_4bit:inst15|full_adder:inst6|inst2~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1670219606297 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670219606528 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670219607210 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670219607210 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "126 " "Implemented 126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670219607562 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670219607562 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670219607562 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670219607562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670219607687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  4 23:53:27 2022 " "Processing ended: Sun Dec  4 23:53:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670219607687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670219607687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670219607687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670219607687 ""}
