`begin_keywords "1800-2017"
`line 1 "../src/merl_azadi-II_azadi_common_1.0/rtl/prim_subreg_arb.sv" 1


`line 3 "../src/merl_azadi-II_azadi_common_1.0/rtl/prim_subreg_arb.sv" 0
module prim_subreg_arb #(
  parameter int DW       = 32  ,
  parameter     SWACCESS = "RW"   
) (
   
   
  input logic         we,
  input logic [DW-1:0] wd,

`line 12 "../src/merl_azadi-II_azadi_common_1.0/rtl/prim_subreg_arb.sv" 0
   
  input logic         de,
  input logic [DW-1:0] d,

`line 16 "../src/merl_azadi-II_azadi_common_1.0/rtl/prim_subreg_arb.sv" 0
   
  input logic [DW-1:0] q,

`line 19 "../src/merl_azadi-II_azadi_common_1.0/rtl/prim_subreg_arb.sv" 0
   
  output logic          wr_en,
  output logic [DW-1:0] wr_data
);

`line 24 "../src/merl_azadi-II_azadi_common_1.0/rtl/prim_subreg_arb.sv" 0
  if ((SWACCESS == "RW") || (SWACCESS == "WO")) begin : gen_w
    assign wr_en   = we | de;
    assign wr_data = (we == 1'b1) ? wd : d;  
     
    logic [DW-1:0] unused_q;
    assign unused_q = q;
  end else if (SWACCESS == "RO") begin : gen_ro
    assign wr_en   = de;
    assign wr_data = d;
     
    logic          unused_we;
    logic [DW-1:0] unused_wd;
    logic [DW-1:0] unused_q;
    assign unused_we = we;
    assign unused_wd = wd;
    assign unused_q  = q;
  end else if (SWACCESS == "W1S") begin : gen_w1s
     
     
     
    assign wr_en   = we | de;
    assign wr_data = (de ? d : q) | (we ? wd : '0);
  end else if (SWACCESS == "W1C") begin : gen_w1c
     
     
     
    assign wr_en   = we | de;
    assign wr_data = (de ? d : q) & (we ? ~wd : '1);
  end else if (SWACCESS == "W0C") begin : gen_w0c
    assign wr_en   = we | de;
    assign wr_data = (de ? d : q) & (we ? wd : '1);
  end else if (SWACCESS == "RC") begin : gen_rc
     
     
    assign wr_en  = we | de;
    assign wr_data = (de ? d : q) & (we ? '0 : '1);
     
    logic [DW-1:0] unused_wd;
    assign unused_wd = wd;
  end else begin : gen_hw
    assign wr_en   = de;
    assign wr_data = d;
     
    logic          unused_we;
    logic [DW-1:0] unused_wd;
    logic [DW-1:0] unused_q;
    assign unused_we = we;
    assign unused_wd = wd;
    assign unused_q  = q;
  end

`line 75 "../src/merl_azadi-II_azadi_common_1.0/rtl/prim_subreg_arb.sv" 0
endmodule

`line 77 "../src/merl_azadi-II_azadi_common_1.0/rtl/prim_subreg_arb.sv" 2
