Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2025.1.0.39.0

Sun Sep  7 20:17:19 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2025 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab2_cw_radiant_impl_1.twr lab2_cw_radiant_impl_1.udb -gui -msgset C:/Users/chris/OneDrive/Desktop/Wu-E155-Lab2/lab2_cw_radiant/promote.xml

-----------------------------------------
Design:          lab2_cw
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {tm/int_osc} -period 20.8333 [get_pins {tm/hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 68.2927%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 6 Start Points         |           Type           
-------------------------------------------------------------------
tm/sevenSegmentSignal_i0_i0/Q           |          No required time
tm/sevenSegmentSignal_i0_i1/Q           |          No required time
tm/sevenSegmentSignal_i0_i3/Q           |          No required time
tm/sevenSegmentSignal_i0_i2/Q           |          No required time
tm/an2/PADDO                            |          No required time
tm/an1/PADDO                            |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         6
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
s2[0]                                   |                     input
s2[1]                                   |                     input
s2[2]                                   |                     input
s2[3]                                   |                     input
s1[0]                                   |                     input
s1[1]                                   |                     input
s1[2]                                   |                     input
s1[3]                                   |                     input
sum[0]                                  |                    output
sum[1]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        22
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "tm/int_osc"
=======================
create_clock -name {tm/int_osc} -period 20.8333 [get_pins {tm/hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock tm/int_osc            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From tm/int_osc                        |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
tm/hf_osc/CLKHF (MPW)                   |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
tm/an1/CE                                |    6.765 ns 
{tm/counter_12__i23/SR   tm/counter_12__i24/SR}              
                                         |    6.901 ns 
{tm/sevenSegmentSignal_i0_i3/SP   tm/sevenSegmentSignal_i0_i2/SP}              
                                         |    7.245 ns 
tm/signal_c/D                            |    7.403 ns 
tm/an2/CE                                |    7.413 ns 
tm/counter_12__i24/D                     |    7.709 ns 
{tm/sevenSegmentSignal_i0_i0/SP   tm/sevenSegmentSignal_i0_i1/SP}              
                                         |    7.760 ns 
tm/counter_12__i23/D                     |    7.986 ns 
{tm/counter_12__i3/SR   tm/counter_12__i4/SR}              
                                         |    8.011 ns 
{tm/counter_12__i5/SR   tm/counter_12__i6/SR}              
                                         |    8.011 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tm/counter_12__i5/Q  (SLICE_R9C3D)
Path End         : tm/an1/CE  (IOLOGIC_IOL_L17A)
Source Clock     : tm/int_osc (R)
Destination Clock: tm/int_osc (R)
Logic Level      : 5
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.765 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
tm/int_osc                                                   NET DELAY           5.499                  5.499  19      
{tm/counter_12__i5/CK   tm/counter_12__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
tm/counter_12__i5/CK->tm/counter_12__i5/Q
                                          SLICE_R9C3D        CLK_TO_Q0_DELAY     1.388                  6.887  2       
tm/counter[5]                                                NET DELAY           2.948                  9.835  2       
tm/i11_4_lut/D->tm/i11_4_lut/Z            SLICE_R10C5B       D1_TO_F1_DELAY      0.449                 10.284  1       
tm/n29                                                       NET DELAY           2.763                 13.047  1       
tm/i1_4_lut/A->tm/i1_4_lut/Z              SLICE_R10C4B       D0_TO_F0_DELAY      0.476                 13.523  1       
tm/n9                                                        NET DELAY           0.304                 13.827  1       
tm/i1_4_lut_adj_1/A->tm/i1_4_lut_adj_1/Z  SLICE_R10C4B       C1_TO_F1_DELAY      0.476                 14.303  1       
tm/n6                                                        NET DELAY           0.304                 14.607  1       
tm/i4_4_lut/D->tm/i4_4_lut/Z              SLICE_R10C4C       C0_TO_F0_DELAY      0.449                 15.056  18      
tm/int_osc_enable_2                                          NET DELAY           4.309                 19.365  18      
tm/an1/CE                                                    ENDPOINT            0.000                 19.365  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  19      
tm/int_osc                                                   NET DELAY           5.499                 26.332  19      
tm/an1/OUTCLK                                                CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.202)                 26.130  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.130  
Arrival Time                                                                                        -(19.364)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    6.765  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tm/counter_12__i5/Q  (SLICE_R9C3D)
Path End         : {tm/counter_12__i23/SR   tm/counter_12__i24/SR}  (SLICE_R9C6A)
Source Clock     : tm/int_osc (R)
Destination Clock: tm/int_osc (R)
Logic Level      : 5
Delay Ratio      : 75.8% (route), 24.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.901 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
tm/int_osc                                                   NET DELAY           5.499                  5.499  19      
{tm/counter_12__i5/CK   tm/counter_12__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
tm/counter_12__i5/CK->tm/counter_12__i5/Q
                                          SLICE_R9C3D        CLK_TO_Q0_DELAY     1.388                  6.887  2       
tm/counter[5]                                                NET DELAY           2.948                  9.835  2       
tm/i11_4_lut/D->tm/i11_4_lut/Z            SLICE_R10C5B       D1_TO_F1_DELAY      0.449                 10.284  1       
tm/n29                                                       NET DELAY           2.763                 13.047  1       
tm/i1_4_lut/A->tm/i1_4_lut/Z              SLICE_R10C4B       D0_TO_F0_DELAY      0.476                 13.523  1       
tm/n9                                                        NET DELAY           0.304                 13.827  1       
tm/i1_4_lut_adj_1/A->tm/i1_4_lut_adj_1/Z  SLICE_R10C4B       C1_TO_F1_DELAY      0.476                 14.303  1       
tm/n6                                                        NET DELAY           0.304                 14.607  1       
tm/i4_4_lut/D->tm/i4_4_lut/Z              SLICE_R10C4C       C0_TO_F0_DELAY      0.449                 15.056  18      
tm/int_osc_enable_2                                          NET DELAY           3.846                 18.902  18      
{tm/counter_12__i23/SR   tm/counter_12__i24/SR}
                                                             ENDPOINT            0.000                 18.902  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  19      
tm/int_osc                                                   NET DELAY           5.499                 26.332  19      
{tm/counter_12__i23/CK   tm/counter_12__i24/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(18.901)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    6.901  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tm/counter_12__i5/Q  (SLICE_R9C3D)
Path End         : {tm/sevenSegmentSignal_i0_i3/SP   tm/sevenSegmentSignal_i0_i2/SP}  (SLICE_R15C2A)
Source Clock     : tm/int_osc (R)
Destination Clock: tm/int_osc (R)
Logic Level      : 5
Delay Ratio      : 75.8% (route), 24.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.245 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
tm/int_osc                                                   NET DELAY           5.499                  5.499  19      
{tm/counter_12__i5/CK   tm/counter_12__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
tm/counter_12__i5/CK->tm/counter_12__i5/Q
                                          SLICE_R9C3D        CLK_TO_Q0_DELAY     1.388                  6.887  2       
tm/counter[5]                                                NET DELAY           2.948                  9.835  2       
tm/i11_4_lut/D->tm/i11_4_lut/Z            SLICE_R10C5B       D1_TO_F1_DELAY      0.449                 10.284  1       
tm/n29                                                       NET DELAY           2.763                 13.047  1       
tm/i1_4_lut/A->tm/i1_4_lut/Z              SLICE_R10C4B       D0_TO_F0_DELAY      0.476                 13.523  1       
tm/n9                                                        NET DELAY           0.304                 13.827  1       
tm/i1_4_lut_adj_1/A->tm/i1_4_lut_adj_1/Z  SLICE_R10C4B       C1_TO_F1_DELAY      0.476                 14.303  1       
tm/n6                                                        NET DELAY           0.304                 14.607  1       
tm/i4_4_lut/D->tm/i4_4_lut/Z              SLICE_R10C4C       C0_TO_F0_DELAY      0.449                 15.056  18      
tm/int_osc_enable_2                                          NET DELAY           3.833                 18.889  18      
{tm/sevenSegmentSignal_i0_i3/SP   tm/sevenSegmentSignal_i0_i2/SP}
                                                             ENDPOINT            0.000                 18.889  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  19      
tm/int_osc                                                   NET DELAY           5.499                 26.332  19      
{tm/sevenSegmentSignal_i0_i3/CK   tm/sevenSegmentSignal_i0_i2/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(18.888)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.245  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tm/counter_12__i5/Q  (SLICE_R9C3D)
Path End         : tm/signal_c/D  (SLICE_R13C2A)
Source Clock     : tm/int_osc (R)
Destination Clock: tm/int_osc (R)
Logic Level      : 6
Delay Ratio      : 71.9% (route), 28.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.403 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
tm/int_osc                                                   NET DELAY           5.499                  5.499  19      
{tm/counter_12__i5/CK   tm/counter_12__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
tm/counter_12__i5/CK->tm/counter_12__i5/Q
                                          SLICE_R9C3D        CLK_TO_Q0_DELAY     1.388                  6.887  2       
tm/counter[5]                                                NET DELAY           2.948                  9.835  2       
tm/i11_4_lut/D->tm/i11_4_lut/Z            SLICE_R10C5B       D1_TO_F1_DELAY      0.449                 10.284  1       
tm/n29                                                       NET DELAY           2.763                 13.047  1       
tm/i1_4_lut/A->tm/i1_4_lut/Z              SLICE_R10C4B       D0_TO_F0_DELAY      0.476                 13.523  1       
tm/n9                                                        NET DELAY           0.304                 13.827  1       
tm/i1_4_lut_adj_1/A->tm/i1_4_lut_adj_1/Z  SLICE_R10C4B       C1_TO_F1_DELAY      0.476                 14.303  1       
tm/n6                                                        NET DELAY           0.304                 14.607  1       
tm/i4_4_lut/D->tm/i4_4_lut/Z              SLICE_R10C4C       C0_TO_F0_DELAY      0.449                 15.056  18      
tm/int_osc_enable_2                                          NET DELAY           3.199                 18.255  18      
tm/i1_2_lut/B->tm/i1_2_lut/Z              SLICE_R13C2A       D1_TO_F1_DELAY      0.476                 18.731  1       
tm/n160                                                      NET DELAY           0.000                 18.731  1       
tm/signal_c/D                                                ENDPOINT            0.000                 18.731  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  19      
tm/int_osc                                                   NET DELAY           5.499                 26.332  19      
tm/signal_c/CK                                               CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(18.730)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.403  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tm/counter_12__i5/Q  (SLICE_R9C3D)
Path End         : tm/an2/CE  (IOLOGIC_IOL_L9A)
Source Clock     : tm/int_osc (R)
Destination Clock: tm/int_osc (R)
Logic Level      : 5
Delay Ratio      : 75.5% (route), 24.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.413 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
tm/int_osc                                                   NET DELAY           5.499                  5.499  19      
{tm/counter_12__i5/CK   tm/counter_12__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
tm/counter_12__i5/CK->tm/counter_12__i5/Q
                                          SLICE_R9C3D        CLK_TO_Q0_DELAY     1.388                  6.887  2       
tm/counter[5]                                                NET DELAY           2.948                  9.835  2       
tm/i11_4_lut/D->tm/i11_4_lut/Z            SLICE_R10C5B       D1_TO_F1_DELAY      0.449                 10.284  1       
tm/n29                                                       NET DELAY           2.763                 13.047  1       
tm/i1_4_lut/A->tm/i1_4_lut/Z              SLICE_R10C4B       D0_TO_F0_DELAY      0.476                 13.523  1       
tm/n9                                                        NET DELAY           0.304                 13.827  1       
tm/i1_4_lut_adj_1/A->tm/i1_4_lut_adj_1/Z  SLICE_R10C4B       C1_TO_F1_DELAY      0.476                 14.303  1       
tm/n6                                                        NET DELAY           0.304                 14.607  1       
tm/i4_4_lut/D->tm/i4_4_lut/Z              SLICE_R10C4C       C0_TO_F0_DELAY      0.449                 15.056  18      
tm/int_osc_enable_2                                          NET DELAY           3.661                 18.717  18      
tm/an2/CE                                                    ENDPOINT            0.000                 18.717  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  19      
tm/int_osc                                                   NET DELAY           5.499                 26.332  19      
tm/an2/OUTCLK                                                CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.202)                 26.130  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.130  
Arrival Time                                                                                        -(18.716)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.413  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tm/counter_12__i0/Q  (SLICE_R9C3A)
Path End         : tm/counter_12__i24/D  (SLICE_R9C6A)
Source Clock     : tm/int_osc (R)
Destination Clock: tm/int_osc (R)
Logic Level      : 26
Delay Ratio      : 33.6% (route), 66.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.709 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  19      
tm/int_osc                                                   NET DELAY               5.499                  5.499  19      
tm/counter_12__i0/CK                                         CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
tm/counter_12__i0/CK->tm/counter_12__i0/Q
                                          SLICE_R9C3A        CLK_TO_Q1_DELAY         1.388                  6.887  2       
tm/counter[0]                                                NET DELAY               2.022                  8.909  2       
tm/counter_12_add_4_1/C1->tm/counter_12_add_4_1/CO1
                                          SLICE_R9C3A        C1_TO_COUT1_DELAY       0.343                  9.252  2       
tm/n212                                                      NET DELAY               0.000                  9.252  2       
tm/counter_12_add_4_3/CI0->tm/counter_12_add_4_3/CO0
                                          SLICE_R9C3B        CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
tm/n719                                                      NET DELAY               0.000                  9.529  2       
tm/counter_12_add_4_3/CI1->tm/counter_12_add_4_3/CO1
                                          SLICE_R9C3B        CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
tm/n214                                                      NET DELAY               0.000                  9.806  2       
tm/counter_12_add_4_5/CI0->tm/counter_12_add_4_5/CO0
                                          SLICE_R9C3C        CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
tm/n722                                                      NET DELAY               0.000                 10.083  2       
tm/counter_12_add_4_5/CI1->tm/counter_12_add_4_5/CO1
                                          SLICE_R9C3C        CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
tm/n216                                                      NET DELAY               0.000                 10.360  2       
tm/counter_12_add_4_7/CI0->tm/counter_12_add_4_7/CO0
                                          SLICE_R9C3D        CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
tm/n725                                                      NET DELAY               0.000                 10.637  2       
tm/counter_12_add_4_7/CI1->tm/counter_12_add_4_7/CO1
                                          SLICE_R9C3D        CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
tm/n218                                                      NET DELAY               0.555                 11.469  2       
tm/counter_12_add_4_9/CI0->tm/counter_12_add_4_9/CO0
                                          SLICE_R9C4A        CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
tm/n728                                                      NET DELAY               0.000                 11.746  2       
tm/counter_12_add_4_9/CI1->tm/counter_12_add_4_9/CO1
                                          SLICE_R9C4A        CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
tm/n220                                                      NET DELAY               0.000                 12.023  2       
tm/counter_12_add_4_11/CI0->tm/counter_12_add_4_11/CO0
                                          SLICE_R9C4B        CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
tm/n731                                                      NET DELAY               0.000                 12.300  2       
tm/counter_12_add_4_11/CI1->tm/counter_12_add_4_11/CO1
                                          SLICE_R9C4B        CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
tm/n222                                                      NET DELAY               0.000                 12.577  2       
tm/counter_12_add_4_13/CI0->tm/counter_12_add_4_13/CO0
                                          SLICE_R9C4C        CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
tm/n734                                                      NET DELAY               0.000                 12.854  2       
tm/counter_12_add_4_13/CI1->tm/counter_12_add_4_13/CO1
                                          SLICE_R9C4C        CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
tm/n224                                                      NET DELAY               0.000                 13.131  2       
tm/counter_12_add_4_15/CI0->tm/counter_12_add_4_15/CO0
                                          SLICE_R9C4D        CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
tm/n737                                                      NET DELAY               0.000                 13.408  2       
tm/counter_12_add_4_15/CI1->tm/counter_12_add_4_15/CO1
                                          SLICE_R9C4D        CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
tm/n226                                                      NET DELAY               0.555                 14.240  2       
tm/counter_12_add_4_17/CI0->tm/counter_12_add_4_17/CO0
                                          SLICE_R9C5A        CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
tm/n740                                                      NET DELAY               0.000                 14.517  2       
tm/counter_12_add_4_17/CI1->tm/counter_12_add_4_17/CO1
                                          SLICE_R9C5A        CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
tm/n228                                                      NET DELAY               0.000                 14.794  2       
tm/counter_12_add_4_19/CI0->tm/counter_12_add_4_19/CO0
                                          SLICE_R9C5B        CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
tm/n743                                                      NET DELAY               0.000                 15.071  2       
tm/counter_12_add_4_19/CI1->tm/counter_12_add_4_19/CO1
                                          SLICE_R9C5B        CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
tm/n230                                                      NET DELAY               0.000                 15.348  2       
tm/counter_12_add_4_21/CI0->tm/counter_12_add_4_21/CO0
                                          SLICE_R9C5C        CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
tm/n746                                                      NET DELAY               0.000                 15.625  2       
tm/counter_12_add_4_21/CI1->tm/counter_12_add_4_21/CO1
                                          SLICE_R9C5C        CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
tm/n232                                                      NET DELAY               0.000                 15.902  2       
tm/counter_12_add_4_23/CI0->tm/counter_12_add_4_23/CO0
                                          SLICE_R9C5D        CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
tm/n749                                                      NET DELAY               0.000                 16.179  2       
tm/counter_12_add_4_23/CI1->tm/counter_12_add_4_23/CO1
                                          SLICE_R9C5D        CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
tm/n234                                                      NET DELAY               0.555                 17.011  2       
tm/counter_12_add_4_25/CI0->tm/counter_12_add_4_25/CO0
                                          SLICE_R9C6A        CIN0_TO_COUT0_DELAY     0.277                 17.288  2       
tm/n752                                                      NET DELAY               0.661                 17.949  2       
tm/counter_12_add_4_25/D1->tm/counter_12_add_4_25/S1
                                          SLICE_R9C6A        D1_TO_F1_DELAY          0.476                 18.425  1       
tm/n105[24]                                                  NET DELAY               0.000                 18.425  1       
tm/counter_12__i24/D                                         ENDPOINT                0.000                 18.425  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  19      
tm/int_osc                                                   NET DELAY               5.499                 26.332  19      
{tm/counter_12__i23/CK   tm/counter_12__i24/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(18.424)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        7.709  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tm/counter_12__i5/Q  (SLICE_R9C3D)
Path End         : {tm/sevenSegmentSignal_i0_i0/SP   tm/sevenSegmentSignal_i0_i1/SP}  (SLICE_R14C2A)
Source Clock     : tm/int_osc (R)
Destination Clock: tm/int_osc (R)
Logic Level      : 5
Delay Ratio      : 74.9% (route), 25.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.760 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
tm/int_osc                                                   NET DELAY           5.499                  5.499  19      
{tm/counter_12__i5/CK   tm/counter_12__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
tm/counter_12__i5/CK->tm/counter_12__i5/Q
                                          SLICE_R9C3D        CLK_TO_Q0_DELAY     1.388                  6.887  2       
tm/counter[5]                                                NET DELAY           2.948                  9.835  2       
tm/i11_4_lut/D->tm/i11_4_lut/Z            SLICE_R10C5B       D1_TO_F1_DELAY      0.449                 10.284  1       
tm/n29                                                       NET DELAY           2.763                 13.047  1       
tm/i1_4_lut/A->tm/i1_4_lut/Z              SLICE_R10C4B       D0_TO_F0_DELAY      0.476                 13.523  1       
tm/n9                                                        NET DELAY           0.304                 13.827  1       
tm/i1_4_lut_adj_1/A->tm/i1_4_lut_adj_1/Z  SLICE_R10C4B       C1_TO_F1_DELAY      0.476                 14.303  1       
tm/n6                                                        NET DELAY           0.304                 14.607  1       
tm/i4_4_lut/D->tm/i4_4_lut/Z              SLICE_R10C4C       C0_TO_F0_DELAY      0.449                 15.056  18      
tm/int_osc_enable_2                                          NET DELAY           3.318                 18.374  18      
{tm/sevenSegmentSignal_i0_i0/SP   tm/sevenSegmentSignal_i0_i1/SP}
                                                             ENDPOINT            0.000                 18.374  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  19      
tm/int_osc                                                   NET DELAY           5.499                 26.332  19      
{tm/sevenSegmentSignal_i0_i0/CK   tm/sevenSegmentSignal_i0_i1/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(18.373)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.760  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tm/counter_12__i0/Q  (SLICE_R9C3A)
Path End         : tm/counter_12__i23/D  (SLICE_R9C6A)
Source Clock     : tm/int_osc (R)
Destination Clock: tm/int_osc (R)
Logic Level      : 25
Delay Ratio      : 34.4% (route), 65.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.986 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  19      
tm/int_osc                                                   NET DELAY               5.499                  5.499  19      
tm/counter_12__i0/CK                                         CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
tm/counter_12__i0/CK->tm/counter_12__i0/Q
                                          SLICE_R9C3A        CLK_TO_Q1_DELAY         1.388                  6.887  2       
tm/counter[0]                                                NET DELAY               2.022                  8.909  2       
tm/counter_12_add_4_1/C1->tm/counter_12_add_4_1/CO1
                                          SLICE_R9C3A        C1_TO_COUT1_DELAY       0.343                  9.252  2       
tm/n212                                                      NET DELAY               0.000                  9.252  2       
tm/counter_12_add_4_3/CI0->tm/counter_12_add_4_3/CO0
                                          SLICE_R9C3B        CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
tm/n719                                                      NET DELAY               0.000                  9.529  2       
tm/counter_12_add_4_3/CI1->tm/counter_12_add_4_3/CO1
                                          SLICE_R9C3B        CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
tm/n214                                                      NET DELAY               0.000                  9.806  2       
tm/counter_12_add_4_5/CI0->tm/counter_12_add_4_5/CO0
                                          SLICE_R9C3C        CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
tm/n722                                                      NET DELAY               0.000                 10.083  2       
tm/counter_12_add_4_5/CI1->tm/counter_12_add_4_5/CO1
                                          SLICE_R9C3C        CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
tm/n216                                                      NET DELAY               0.000                 10.360  2       
tm/counter_12_add_4_7/CI0->tm/counter_12_add_4_7/CO0
                                          SLICE_R9C3D        CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
tm/n725                                                      NET DELAY               0.000                 10.637  2       
tm/counter_12_add_4_7/CI1->tm/counter_12_add_4_7/CO1
                                          SLICE_R9C3D        CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
tm/n218                                                      NET DELAY               0.555                 11.469  2       
tm/counter_12_add_4_9/CI0->tm/counter_12_add_4_9/CO0
                                          SLICE_R9C4A        CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
tm/n728                                                      NET DELAY               0.000                 11.746  2       
tm/counter_12_add_4_9/CI1->tm/counter_12_add_4_9/CO1
                                          SLICE_R9C4A        CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
tm/n220                                                      NET DELAY               0.000                 12.023  2       
tm/counter_12_add_4_11/CI0->tm/counter_12_add_4_11/CO0
                                          SLICE_R9C4B        CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
tm/n731                                                      NET DELAY               0.000                 12.300  2       
tm/counter_12_add_4_11/CI1->tm/counter_12_add_4_11/CO1
                                          SLICE_R9C4B        CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
tm/n222                                                      NET DELAY               0.000                 12.577  2       
tm/counter_12_add_4_13/CI0->tm/counter_12_add_4_13/CO0
                                          SLICE_R9C4C        CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
tm/n734                                                      NET DELAY               0.000                 12.854  2       
tm/counter_12_add_4_13/CI1->tm/counter_12_add_4_13/CO1
                                          SLICE_R9C4C        CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
tm/n224                                                      NET DELAY               0.000                 13.131  2       
tm/counter_12_add_4_15/CI0->tm/counter_12_add_4_15/CO0
                                          SLICE_R9C4D        CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
tm/n737                                                      NET DELAY               0.000                 13.408  2       
tm/counter_12_add_4_15/CI1->tm/counter_12_add_4_15/CO1
                                          SLICE_R9C4D        CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
tm/n226                                                      NET DELAY               0.555                 14.240  2       
tm/counter_12_add_4_17/CI0->tm/counter_12_add_4_17/CO0
                                          SLICE_R9C5A        CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
tm/n740                                                      NET DELAY               0.000                 14.517  2       
tm/counter_12_add_4_17/CI1->tm/counter_12_add_4_17/CO1
                                          SLICE_R9C5A        CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
tm/n228                                                      NET DELAY               0.000                 14.794  2       
tm/counter_12_add_4_19/CI0->tm/counter_12_add_4_19/CO0
                                          SLICE_R9C5B        CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
tm/n743                                                      NET DELAY               0.000                 15.071  2       
tm/counter_12_add_4_19/CI1->tm/counter_12_add_4_19/CO1
                                          SLICE_R9C5B        CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
tm/n230                                                      NET DELAY               0.000                 15.348  2       
tm/counter_12_add_4_21/CI0->tm/counter_12_add_4_21/CO0
                                          SLICE_R9C5C        CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
tm/n746                                                      NET DELAY               0.000                 15.625  2       
tm/counter_12_add_4_21/CI1->tm/counter_12_add_4_21/CO1
                                          SLICE_R9C5C        CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
tm/n232                                                      NET DELAY               0.000                 15.902  2       
tm/counter_12_add_4_23/CI0->tm/counter_12_add_4_23/CO0
                                          SLICE_R9C5D        CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
tm/n749                                                      NET DELAY               0.000                 16.179  2       
tm/counter_12_add_4_23/CI1->tm/counter_12_add_4_23/CO1
                                          SLICE_R9C5D        CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
tm/n234                                                      NET DELAY               1.216                 17.672  2       
tm/counter_12_add_4_25/D0->tm/counter_12_add_4_25/S0
                                          SLICE_R9C6A        D0_TO_F0_DELAY          0.476                 18.148  1       
tm/n105[23]                                                  NET DELAY               0.000                 18.148  1       
tm/counter_12__i23/D                                         ENDPOINT                0.000                 18.148  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  19      
tm/int_osc                                                   NET DELAY               5.499                 26.332  19      
{tm/counter_12__i23/CK   tm/counter_12__i24/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(18.147)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        7.986  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tm/counter_12__i5/Q  (SLICE_R9C3D)
Path End         : {tm/counter_12__i3/SR   tm/counter_12__i4/SR}  (SLICE_R9C3C)
Source Clock     : tm/int_osc (R)
Destination Clock: tm/int_osc (R)
Logic Level      : 5
Delay Ratio      : 73.7% (route), 26.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.011 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
tm/int_osc                                                   NET DELAY           5.499                  5.499  19      
{tm/counter_12__i5/CK   tm/counter_12__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
tm/counter_12__i5/CK->tm/counter_12__i5/Q
                                          SLICE_R9C3D        CLK_TO_Q0_DELAY     1.388                  6.887  2       
tm/counter[5]                                                NET DELAY           2.948                  9.835  2       
tm/i11_4_lut/D->tm/i11_4_lut/Z            SLICE_R10C5B       D1_TO_F1_DELAY      0.449                 10.284  1       
tm/n29                                                       NET DELAY           2.763                 13.047  1       
tm/i1_4_lut/A->tm/i1_4_lut/Z              SLICE_R10C4B       D0_TO_F0_DELAY      0.476                 13.523  1       
tm/n9                                                        NET DELAY           0.304                 13.827  1       
tm/i1_4_lut_adj_1/A->tm/i1_4_lut_adj_1/Z  SLICE_R10C4B       C1_TO_F1_DELAY      0.476                 14.303  1       
tm/n6                                                        NET DELAY           0.304                 14.607  1       
tm/i4_4_lut/D->tm/i4_4_lut/Z              SLICE_R10C4C       C0_TO_F0_DELAY      0.449                 15.056  18      
tm/int_osc_enable_2                                          NET DELAY           2.736                 17.792  18      
{tm/counter_12__i3/SR   tm/counter_12__i4/SR}
                                                             ENDPOINT            0.000                 17.792  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  19      
tm/int_osc                                                   NET DELAY           5.499                 26.332  19      
{tm/counter_12__i3/CK   tm/counter_12__i4/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(17.791)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    8.011  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tm/counter_12__i5/Q  (SLICE_R9C3D)
Path End         : {tm/counter_12__i5/SR   tm/counter_12__i6/SR}  (SLICE_R9C3D)
Source Clock     : tm/int_osc (R)
Destination Clock: tm/int_osc (R)
Logic Level      : 5
Delay Ratio      : 73.7% (route), 26.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.011 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
tm/int_osc                                                   NET DELAY           5.499                  5.499  19      
{tm/counter_12__i5/CK   tm/counter_12__i6/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
tm/counter_12__i5/CK->tm/counter_12__i5/Q
                                          SLICE_R9C3D        CLK_TO_Q0_DELAY     1.388                  6.887  2       
tm/counter[5]                                                NET DELAY           2.948                  9.835  2       
tm/i11_4_lut/D->tm/i11_4_lut/Z            SLICE_R10C5B       D1_TO_F1_DELAY      0.449                 10.284  1       
tm/n29                                                       NET DELAY           2.763                 13.047  1       
tm/i1_4_lut/A->tm/i1_4_lut/Z              SLICE_R10C4B       D0_TO_F0_DELAY      0.476                 13.523  1       
tm/n9                                                        NET DELAY           0.304                 13.827  1       
tm/i1_4_lut_adj_1/A->tm/i1_4_lut_adj_1/Z  SLICE_R10C4B       C1_TO_F1_DELAY      0.476                 14.303  1       
tm/n6                                                        NET DELAY           0.304                 14.607  1       
tm/i4_4_lut/D->tm/i4_4_lut/Z              SLICE_R10C4C       C0_TO_F0_DELAY      0.449                 15.056  18      
tm/int_osc_enable_2                                          NET DELAY           2.736                 17.792  18      
{tm/counter_12__i5/SR   tm/counter_12__i6/SR}
                                                             ENDPOINT            0.000                 17.792  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  19      
tm/int_osc                                                   NET DELAY           5.499                 26.332  19      
{tm/counter_12__i5/CK   tm/counter_12__i6/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(17.791)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    8.011  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
tm/sevenSegmentSignal_i0_i1/D            |    1.743 ns 
tm/counter_12__i16/D                     |    1.913 ns 
tm/counter_12__i17/D                     |    1.913 ns 
tm/counter_12__i18/D                     |    1.913 ns 
tm/counter_12__i19/D                     |    1.913 ns 
tm/counter_12__i20/D                     |    1.913 ns 
tm/counter_12__i21/D                     |    1.913 ns 
tm/counter_12__i22/D                     |    1.913 ns 
tm/counter_12__i23/D                     |    1.913 ns 
tm/counter_12__i24/D                     |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tm/signal_c/Q  (SLICE_R13C2A)
Path End         : tm/sevenSegmentSignal_i0_i1/D  (SLICE_R14C2A)
Source Clock     : tm/int_osc (R)
Destination Clock: tm/int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
tm/int_osc                                                   NET DELAY        3.084                  3.084  20      
tm/signal_c/CK                                               CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tm/signal_c/CK->tm/signal_c/Q             SLICE_R13C2A       CLK_TO_Q1_DELAY  0.779                  3.863  7       
tm/signal                                                    NET DELAY        0.712                  4.575  7       
tm/mux_8_i2_3_lut/C->tm/mux_8_i2_3_lut/Z  SLICE_R14C2A       D1_TO_F1_DELAY   0.252                  4.827  1       
tm/n41[1]                                                    NET DELAY        0.000                  4.827  1       
tm/sevenSegmentSignal_i0_i1/D                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
tm/int_osc                                                   NET DELAY        3.084                  3.084  20      
{tm/sevenSegmentSignal_i0_i0/CK   tm/sevenSegmentSignal_i0_i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tm/counter_12__i16/Q  (SLICE_R9C5A)
Path End         : tm/counter_12__i16/D  (SLICE_R9C5A)
Source Clock     : tm/int_osc (R)
Destination Clock: tm/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
tm/int_osc                                                   NET DELAY        3.084                  3.084  20      
{tm/counter_12__i15/CK   tm/counter_12__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tm/counter_12__i16/CK->tm/counter_12__i16/Q
                                          SLICE_R9C5A        CLK_TO_Q1_DELAY  0.779                  3.863  2       
tm/counter[16]                                               NET DELAY        0.882                  4.745  2       
tm/counter_12_add_4_17/C1->tm/counter_12_add_4_17/S1
                                          SLICE_R9C5A        C1_TO_F1_DELAY   0.252                  4.997  1       
tm/n105[16]                                                  NET DELAY        0.000                  4.997  1       
tm/counter_12__i16/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
tm/int_osc                                                   NET DELAY        3.084                  3.084  20      
{tm/counter_12__i15/CK   tm/counter_12__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tm/counter_12__i17/Q  (SLICE_R9C5B)
Path End         : tm/counter_12__i17/D  (SLICE_R9C5B)
Source Clock     : tm/int_osc (R)
Destination Clock: tm/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
tm/int_osc                                                   NET DELAY        3.084                  3.084  20      
{tm/counter_12__i17/CK   tm/counter_12__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tm/counter_12__i17/CK->tm/counter_12__i17/Q
                                          SLICE_R9C5B        CLK_TO_Q0_DELAY  0.779                  3.863  2       
tm/counter[17]                                               NET DELAY        0.882                  4.745  2       
tm/counter_12_add_4_19/C0->tm/counter_12_add_4_19/S0
                                          SLICE_R9C5B        C0_TO_F0_DELAY   0.252                  4.997  1       
tm/n105[17]                                                  NET DELAY        0.000                  4.997  1       
tm/counter_12__i17/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
tm/int_osc                                                   NET DELAY        3.084                  3.084  20      
{tm/counter_12__i17/CK   tm/counter_12__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tm/counter_12__i18/Q  (SLICE_R9C5B)
Path End         : tm/counter_12__i18/D  (SLICE_R9C5B)
Source Clock     : tm/int_osc (R)
Destination Clock: tm/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
tm/int_osc                                                   NET DELAY        3.084                  3.084  20      
{tm/counter_12__i17/CK   tm/counter_12__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tm/counter_12__i18/CK->tm/counter_12__i18/Q
                                          SLICE_R9C5B        CLK_TO_Q1_DELAY  0.779                  3.863  2       
tm/counter[18]                                               NET DELAY        0.882                  4.745  2       
tm/counter_12_add_4_19/C1->tm/counter_12_add_4_19/S1
                                          SLICE_R9C5B        C1_TO_F1_DELAY   0.252                  4.997  1       
tm/n105[18]                                                  NET DELAY        0.000                  4.997  1       
tm/counter_12__i18/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
tm/int_osc                                                   NET DELAY        3.084                  3.084  20      
{tm/counter_12__i17/CK   tm/counter_12__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tm/counter_12__i19/Q  (SLICE_R9C5C)
Path End         : tm/counter_12__i19/D  (SLICE_R9C5C)
Source Clock     : tm/int_osc (R)
Destination Clock: tm/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
tm/int_osc                                                   NET DELAY        3.084                  3.084  20      
{tm/counter_12__i19/CK   tm/counter_12__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tm/counter_12__i19/CK->tm/counter_12__i19/Q
                                          SLICE_R9C5C        CLK_TO_Q0_DELAY  0.779                  3.863  2       
tm/counter[19]                                               NET DELAY        0.882                  4.745  2       
tm/counter_12_add_4_21/C0->tm/counter_12_add_4_21/S0
                                          SLICE_R9C5C        C0_TO_F0_DELAY   0.252                  4.997  1       
tm/n105[19]                                                  NET DELAY        0.000                  4.997  1       
tm/counter_12__i19/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
tm/int_osc                                                   NET DELAY        3.084                  3.084  20      
{tm/counter_12__i19/CK   tm/counter_12__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tm/counter_12__i20/Q  (SLICE_R9C5C)
Path End         : tm/counter_12__i20/D  (SLICE_R9C5C)
Source Clock     : tm/int_osc (R)
Destination Clock: tm/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
tm/int_osc                                                   NET DELAY        3.084                  3.084  20      
{tm/counter_12__i19/CK   tm/counter_12__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tm/counter_12__i20/CK->tm/counter_12__i20/Q
                                          SLICE_R9C5C        CLK_TO_Q1_DELAY  0.779                  3.863  2       
tm/counter[20]                                               NET DELAY        0.882                  4.745  2       
tm/counter_12_add_4_21/C1->tm/counter_12_add_4_21/S1
                                          SLICE_R9C5C        C1_TO_F1_DELAY   0.252                  4.997  1       
tm/n105[20]                                                  NET DELAY        0.000                  4.997  1       
tm/counter_12__i20/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
tm/int_osc                                                   NET DELAY        3.084                  3.084  20      
{tm/counter_12__i19/CK   tm/counter_12__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tm/counter_12__i21/Q  (SLICE_R9C5D)
Path End         : tm/counter_12__i21/D  (SLICE_R9C5D)
Source Clock     : tm/int_osc (R)
Destination Clock: tm/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
tm/int_osc                                                   NET DELAY        3.084                  3.084  20      
{tm/counter_12__i21/CK   tm/counter_12__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tm/counter_12__i21/CK->tm/counter_12__i21/Q
                                          SLICE_R9C5D        CLK_TO_Q0_DELAY  0.779                  3.863  2       
tm/counter[21]                                               NET DELAY        0.882                  4.745  2       
tm/counter_12_add_4_23/C0->tm/counter_12_add_4_23/S0
                                          SLICE_R9C5D        C0_TO_F0_DELAY   0.252                  4.997  1       
tm/n105[21]                                                  NET DELAY        0.000                  4.997  1       
tm/counter_12__i21/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
tm/int_osc                                                   NET DELAY        3.084                  3.084  20      
{tm/counter_12__i21/CK   tm/counter_12__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tm/counter_12__i22/Q  (SLICE_R9C5D)
Path End         : tm/counter_12__i22/D  (SLICE_R9C5D)
Source Clock     : tm/int_osc (R)
Destination Clock: tm/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
tm/int_osc                                                   NET DELAY        3.084                  3.084  20      
{tm/counter_12__i21/CK   tm/counter_12__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tm/counter_12__i22/CK->tm/counter_12__i22/Q
                                          SLICE_R9C5D        CLK_TO_Q1_DELAY  0.779                  3.863  2       
tm/counter[22]                                               NET DELAY        0.882                  4.745  2       
tm/counter_12_add_4_23/C1->tm/counter_12_add_4_23/S1
                                          SLICE_R9C5D        C1_TO_F1_DELAY   0.252                  4.997  1       
tm/n105[22]                                                  NET DELAY        0.000                  4.997  1       
tm/counter_12__i22/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
tm/int_osc                                                   NET DELAY        3.084                  3.084  20      
{tm/counter_12__i21/CK   tm/counter_12__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tm/counter_12__i23/Q  (SLICE_R9C6A)
Path End         : tm/counter_12__i23/D  (SLICE_R9C6A)
Source Clock     : tm/int_osc (R)
Destination Clock: tm/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
tm/int_osc                                                   NET DELAY        3.084                  3.084  20      
{tm/counter_12__i23/CK   tm/counter_12__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tm/counter_12__i23/CK->tm/counter_12__i23/Q
                                          SLICE_R9C6A        CLK_TO_Q0_DELAY  0.779                  3.863  2       
tm/counter[23]                                               NET DELAY        0.882                  4.745  2       
tm/counter_12_add_4_25/C0->tm/counter_12_add_4_25/S0
                                          SLICE_R9C6A        C0_TO_F0_DELAY   0.252                  4.997  1       
tm/n105[23]                                                  NET DELAY        0.000                  4.997  1       
tm/counter_12__i23/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
tm/int_osc                                                   NET DELAY        3.084                  3.084  20      
{tm/counter_12__i23/CK   tm/counter_12__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tm/counter_12__i24/Q  (SLICE_R9C6A)
Path End         : tm/counter_12__i24/D  (SLICE_R9C6A)
Source Clock     : tm/int_osc (R)
Destination Clock: tm/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
tm/int_osc                                                   NET DELAY        3.084                  3.084  20      
{tm/counter_12__i23/CK   tm/counter_12__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
tm/counter_12__i24/CK->tm/counter_12__i24/Q
                                          SLICE_R9C6A        CLK_TO_Q1_DELAY  0.779                  3.863  2       
tm/counter[24]                                               NET DELAY        0.882                  4.745  2       
tm/counter_12_add_4_25/C1->tm/counter_12_add_4_25/S1
                                          SLICE_R9C6A        C1_TO_F1_DELAY   0.252                  4.997  1       
tm/n105[24]                                                  NET DELAY        0.000                  4.997  1       
tm/counter_12__i24/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
tm.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
tm/int_osc                                                   NET DELAY        3.084                  3.084  20      
{tm/counter_12__i23/CK   tm/counter_12__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



