
---------- Begin Simulation Statistics ----------
final_tick                               1019192482000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 198768                       # Simulator instruction rate (inst/s)
host_mem_usage                                1003220                       # Number of bytes of host memory used
host_op_rate                                   396529                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1423.77                       # Real time elapsed on the host
host_tick_rate                              715842107                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   283000006                       # Number of instructions simulated
sim_ops                                     564565359                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.019192                       # Number of seconds simulated
sim_ticks                                1019192482000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 1                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 1                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       1                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                         5                       # number of cc regfile reads
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted
system.cpu.commit.branches                          1                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.commitSquashedInsts              24                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                    3                       # Number of instructions committed
system.cpu.commit.committedOps                      8                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples           44                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.181818                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.946787                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           42     95.45%     95.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            0      0.00%     95.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            1      2.27%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            1      2.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            6                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           44                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    1                       # Number of function calls committed.
system.cpu.commit.int_insts                         8                       # Number of committed integer instructions.
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                6     75.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              2     25.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 8                       # Class of committed instruction
system.cpu.commit.refs                              2                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           3                       # Number of Instructions Simulated
system.cpu.committedOps                             8                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              87.000000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        87.000000                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     52656356                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     36147154                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     88803511                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data       125000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 58524.614899                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 72136.729281                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67502.859910                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data       123000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 56524.614899                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 70818.522700                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63005.738578                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     50471866                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     31914659                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        82386525                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       125000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 127846436000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 305318346000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 433164907000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.041486                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.117091                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.072260                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2184490                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      4232495                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6416986                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2420351                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2420351                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       123000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 123477456000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 128333361000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 251810940000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.041486                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.050132                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.045005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            1                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2184490                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      1812144                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3996635                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     19594908                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data      8614984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     28209894                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data       130000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 60871.955407                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 51682.852450                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58008.363194                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data       128000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 58871.955407                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 49697.686309                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56049.533045                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     19382318                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data      8518732                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       27901051                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       130000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  12940769000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   4974577914                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17915476914                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.010849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.011173                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010948                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       212590                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data        96252                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       308843                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         1777                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1777                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       128000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  12515589000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   4695188914                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17210905914                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.010849                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.010966                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010885                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       212590                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data        94475                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       307066                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.948628                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    25.596381                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs             81854                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1437                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs      4497765                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        36782                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     72251264                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data     44762138                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    117013405                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data       127500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 58732.793649                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 71681.926413                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67066.882598                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data       125500                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 56732.793649                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 69771.962785                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62509.418269                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     69854184                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     40433391                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        110287576                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data       255000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 140787205000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 310292923914                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 451080383914                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.033177                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.096706                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.057479                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2397080                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      4328747                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6725829                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2422128                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2422128                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       251000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 135993045000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 133028549914                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 269021845914                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.033177                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.042594                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036780                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data            2                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2397080                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1906619                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4303701                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     72251264                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data     44762138                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    117013405                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data       127500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 58732.793649                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 71681.926413                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67066.882598                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data       125500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 56732.793649                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 69771.962785                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62509.418269                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     69854184                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     40433391                       # number of overall hits
system.cpu.dcache.overall_hits::total       110287576                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data       255000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 140787205000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 310292923914                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 451080383914                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.033177                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.096706                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.057479                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2397080                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      4328747                       # number of overall misses
system.cpu.dcache.overall_misses::total       6725829                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2422128                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2422128                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       251000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 135993045000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 133028549914                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 269021845914                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.033177                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.042594                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036780                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2397080                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1906619                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4303701                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1019192482000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                4300150                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          804                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             26.641976                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        238327984                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000790                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   834.321284                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   189.487965                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.814767                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.185047                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1019192482000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs           4301174                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         238327984                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.810039                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           114591775                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       814289                       # number of writebacks
system.cpu.dcache.writebacks::total            814289                       # number of writebacks
system.cpu.decode.BlockedCycles                     2                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                     32                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       39                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                         5                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                      3                       # Number of cycles decode is squashing
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1019192482000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1019192482000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1019192482000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                           1                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                         5                       # Number of cache lines fetched
system.cpu.fetch.Cycles                             5                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     3                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                             18                       # Number of instructions fetch has processed
system.cpu.fetch.PendingDrainCycles                 6                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.SquashCycles                       5                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.003831                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 36                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.rate                        0.068966                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                 49                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.653061                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.097131                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       44     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        1      2.04%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        1      2.04%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        3      6.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   49                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                        56                       # number of floating regfile reads
system.cpu.icache.ReadReq_accesses::.cpu.inst            5                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    225593627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     20733344                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    246326976                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        79400                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 30434.845409                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 31769.195031                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31032.863031                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        70250                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 28434.845409                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 30927.812015                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29484.687722                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    222126473                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     17917797                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       240044270                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       397000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 105522296000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst  89447661763                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 194970354763                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.015369                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.135798                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025506                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst            5                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst      3467154                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst      2815547                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       6282706                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst       293379                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       293380                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       281000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst  98587988000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst  78005137775                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 176593406775                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.015369                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.121648                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024315                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst      3467154                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst      2522168                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      5989326                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.145017                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs              6020                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs        67093                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst            5                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    225593627                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     20733344                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    246326976                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        79400                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 30434.845409                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 31769.195031                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31032.863031                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        70250                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 28434.845409                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 30927.812015                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 29484.687722                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.switch_cpus.inst    222126473                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     17917797                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        240044270                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst       397000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 105522296000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst  89447661763                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 194970354763                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.015369                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.135798                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025506                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst            5                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst      3467154                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst      2815547                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        6282706                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst       293379                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       293380                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       281000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst  98587988000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst  78005137775                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 176593406775                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.015369                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.121648                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024315                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst      3467154                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst      2522168                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      5989326                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst            5                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    225593627                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     20733344                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    246326976                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        79400                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 30434.845409                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 31769.195031                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31032.863031                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        70250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 28434.845409                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 30927.812015                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29484.687722                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.switch_cpus.inst    222126473                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     17917797                       # number of overall hits
system.cpu.icache.overall_hits::total       240044270                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst       397000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 105522296000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst  89447661763                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 194970354763                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.015369                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.135798                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025506                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst            5                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst      3467154                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst      2815547                       # number of overall misses
system.cpu.icache.overall_misses::total       6282706                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst       293379                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       293380                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       281000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst  98587988000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst  78005137775                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 176593406775                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.015369                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.121648                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024315                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst            4                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst      3467154                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst      2522168                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      5989326                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1019192482000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                5987830                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          134                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             41.078678                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        498643278                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000427                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   208.536010                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    47.446645                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.814594                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.185338                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999934                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1019192482000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs           5989326                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         498643278                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.983082                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           246033596                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks      5987830                       # number of writebacks
system.cpu.icache.writebacks::total           5987830                       # number of writebacks
system.cpu.idleCycles                             212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                    1                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        1                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.080460                       # Inst execution rate
system.cpu.iew.exec_refs                            7                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          5                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       2                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     2                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    8                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                  32                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     2                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 3                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                    21                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      3                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                1                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            2                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            6                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            1                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                        18                       # num instructions consuming a value
system.cpu.iew.wb_count                            20                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.555556                       # average fanout of values written-back
system.cpu.iew.wb_producers                        10                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.076628                       # insts written-back per cycle
system.cpu.iew.wb_sent                             20                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                       77                       # number of integer regfile reads
system.cpu.int_regfile_writes                      14                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1019192482000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.011494                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.011494                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                    16     66.67%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    2      8.33%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   6     25.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                     24                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                     24                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                 97                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses           20                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                56                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                         32                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                        24                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined              24                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined           28                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples            49                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.489796                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.308983                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  41     83.67%     83.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   1      2.04%     85.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   4      8.16%     93.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0      0.00%     93.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   1      2.04%     95.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   1      2.04%     97.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   1      2.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              49                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.091954                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1019192482000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1019192482000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1019192482000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    2                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   8                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      11                       # number of misc regfile reads
system.cpu.numCycles                              261                       # number of cpu cycles simulated
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON         8066000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1019184416000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                       2                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                     5                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                       39                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                    78                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                     32                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                  25                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                         5                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                      3                       # Number of cycles rename is squashing
system.cpu.rename.UndoneMaps                       20                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups               65                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                           75                       # The number of ROB reads
system.cpu.rob.rob_writes                          68                       # The number of ROB writes
system.cpu.timesIdled                               2                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   173                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks       374107                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        374107                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77512.256206                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77512.256206                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 246562456355                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 246562456355                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3180948                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3180948                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst      3467154                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst      2518642                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        5985800                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst       113500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 113882.571937                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 111220.658035                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 112471.607780                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        93500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 93882.571937                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 91977.767441                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 92883.215857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus.inst      3303573                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst      2334135                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            5637710                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst       227000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst  18629025000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst  20520989952                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  39150241952                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.500000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.047180                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.073257                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.058153                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst       163581                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst       184507                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           348090                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.switch_cpus_1.inst         3959                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          3959                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       187000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst  15357405000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst  16606401956                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  31963993956                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.047180                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.071685                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.057491                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst       163581                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst       180548                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       344131                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data       212590                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus_1.data        92236                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            304827                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data       125000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 154817.058855                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 106475.814621                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 138529.295494                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data       105000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 134732.961015                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 86669.969913                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 118562.891224                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data       157217                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus_1.data        64099                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                221316                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data       125000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus.data   8572685000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   2995909996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11568719996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.260469                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.305054                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.273962                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        55373                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus_1.data        28137                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               83511                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.switch_cpus.data           44                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.switch_cpus_1.data           85                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              129                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data       105000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   7454640000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   2431265996                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9886010996                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.260262                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.304133                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.273539                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        55329                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        28052                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          83382                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2184490                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      1811856                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3996347                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       120000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 111325.454469                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 106351.909902                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108554.880743                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data       100000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91326.989895                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 91838.317469                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91584.643393                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1399013                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus_1.data       823993                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2223006                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data       120000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  87443584000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 105061116772                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 192504820772                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.359570                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.545222                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.443740                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       785477                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       987863                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1773341                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data           46                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus_1.data       190144                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       190190                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data       100000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  71731049000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  73261170773                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 144992319773                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.359549                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.440277                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.396150                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       785431                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       797719                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1583151                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         2527                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2527                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus_1.data 28705.223881                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 28705.223881                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 29059.701493                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 29059.701493                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits::.switch_cpus_1.data         2259                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2259                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_latency::.switch_cpus_1.data      7693000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      7693000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.106055                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.106055                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::.switch_cpus_1.data          268                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                268                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      7788000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7788000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.106055                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.106055                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data          268                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           268                       # number of UpgradeReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks      5957951                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      5957951                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      5957951                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          5957951                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       814289                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       814289                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       814289                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           814289                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst      3467154                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2397080                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.inst      2518642                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1904092                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10286974                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst       113500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data       122500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.inst 113882.571937                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 114189.533210                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 111220.658035                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 106355.341307                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110308.471933                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        93500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data       102500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 93882.571937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 94183.463771                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 91977.767441                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 91662.745203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92925.682623                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                    2                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.inst      3303573                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      1556230                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.inst      2334135                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       888092                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8082032                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst       227000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data       245000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.inst  18629025000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  96016269000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.inst  20520989952                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 108057026768                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     243223782720                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.047180                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.350781                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.073257                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.533588                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.214343                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst       163581                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       840850                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.inst       184507                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1016000                       # number of demand (read+write) misses
system.l2.demand_misses::total                2204942                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.switch_cpus.data           90                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus_1.inst         3959                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus_1.data       190229                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              194278                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst       187000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data       205000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.inst  15357405000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  79185689000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst  16606401956                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  75692436769                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 186842324725                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.047180                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.350743                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.071685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.433682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.195457                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.inst       163581                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       840760                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.inst       180548                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       825771                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2010664                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst      3467154                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2397080                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst      2518642                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1904092                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10286974                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst       113500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data       122500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 113882.571937                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 114189.533210                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 111220.658035                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 106355.341307                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110308.471933                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        93500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data       102500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77512.256206                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 93882.571937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 94183.463771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 91977.767441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 91662.745203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83481.735746                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                   2                       # number of overall hits
system.l2.overall_hits::.switch_cpus.inst      3303573                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      1556230                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.inst      2334135                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       888092                       # number of overall hits
system.l2.overall_hits::total                 8082032                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst       227000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data       245000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst  18629025000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  96016269000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst  20520989952                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 108057026768                       # number of overall miss cycles
system.l2.overall_miss_latency::total    243223782720                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.047180                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.350781                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.073257                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.533588                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.214343                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst       163581                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       840850                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.inst       184507                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1016000                       # number of overall misses
system.l2.overall_misses::total               2204942                       # number of overall misses
system.l2.overall_mshr_hits::.switch_cpus.data           90                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus_1.inst         3959                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus_1.data       190229                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             194278                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst       187000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data       205000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 246562456355                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst  15357405000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  79185689000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst  16606401956                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  75692436769                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 433404781080                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.047180                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.350743                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.071685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.433682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.504678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3180948                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst       163581                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       840760                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst       180548                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       825771                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5191612                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued          4143688                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                91483                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4306124                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                103760                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1019192482000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 1019192482000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                        5436168                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         2010                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1844                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.avg_refs                      4.252234                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                169776416                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     314.450278                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.001399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.006786                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2027.059118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   318.608665                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1133.272730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    67.499925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data   233.237489                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.076770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.494887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.077785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.276678                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.016479                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.056943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999545                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2152                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1944                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.525391                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.474609                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1019192482000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                   5440264                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                 169776416                       # Number of tag accesses
system.l2.tags.tagsinuse                  4094.136391                       # Cycle average of tags in use
system.l2.tags.total_refs                    23133278                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                   1668226                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              275062                       # number of writebacks
system.l2.writebacks::total                    275062                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     187162.81                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                45219.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    274321.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3151581.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    163581.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    827945.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples    180535.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    819105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     26469.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       322.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    324.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       2.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        17.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     17.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         2.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst          126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     10272038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst     11337478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21609641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst               126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data               126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    198321777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     10272038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     52795366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.inst     11337478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     51948766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             324675676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       17272466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst              126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data              126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    198321777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     10272038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     52795366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst     11337478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     51948766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            341948142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       17272466                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             17272466                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples      1031172                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    336.209595                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   239.784301                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.518913                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       148193     14.37%     14.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       444330     43.09%     57.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       110924     10.76%     68.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       101667      9.86%     78.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        52191      5.06%     83.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        31046      3.01%     86.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27602      2.68%     88.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        20157      1.95%     90.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        95062      9.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1031172                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              329136064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys               330907008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                 1770944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17555200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys             17603968                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst     10469184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst     11555072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      22024384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    202128064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst     10469184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     53808640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.inst     11555072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     52945792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          330907008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17603968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17603968                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3158251                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       163581                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       840760                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst       180548                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       827278                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     41875.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     51000.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47177.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     42389.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     42963.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     40452.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     40127.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    201701184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst     10469184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     52988480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst     11554240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     52422720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 125.589623413254                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 125.589623413254                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 197902935.473183751106                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 10272038.093781778589                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 51990650.378443427384                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 11336661.331455936655                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 51435544.242956846952                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst        83750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       102000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 148998548238                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   6934042022                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  36121820329                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst   7303527577                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  33196735853                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       275062                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  87971118.80                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks     17555200                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 17224616.851127833128                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 24197511879005                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                   741                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds        15919                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState            10191312                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             260135                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds        15919                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3158251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       163581                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       840760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst       180548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       827278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5170422                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       275062                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             275062                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    80.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            431974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            240884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            332788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            331446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            387019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            374009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            404616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            307493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            380641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            224177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           384795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           248109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           253973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           265908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           283079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           291840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             20637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             18900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             21002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             20432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32622                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.008217736500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1019192482000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples        15919                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     323.026760                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    184.794632                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    512.968010                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         10391     65.27%     65.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         3346     21.02%     86.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          905      5.69%     91.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          428      2.69%     94.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          243      1.53%     96.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535          138      0.87%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           91      0.57%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           92      0.58%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           48      0.30%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           37      0.23%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           33      0.21%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           50      0.31%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           18      0.11%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           11      0.07%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839           19      0.12%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           16      0.10%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            6      0.04%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607           11      0.07%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            2      0.01%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            7      0.04%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            6      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            9      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            8      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15919                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 1700984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1437344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1217477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  282863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  215220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  129575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   83803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   52129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   15845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   5170422                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5170422                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     5170422                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 82.15                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  4224911                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  27671                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                25713755000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  1019192102000                       # Total gap between requests
system.mem_ctrls.totMemAccLat            232554859769                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                 136128278519                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples        15919                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.230982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.191846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.165414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6976     43.82%     43.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              343      2.15%     45.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6875     43.19%     89.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1425      8.95%     98.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              281      1.77%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15919                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   275062                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               275062                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     275062                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                58.68                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                  160964                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          39678742530                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               4040047620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    217987185630                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            475.696022                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   3993720000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   24774880000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 273886222750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 173610225197                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   64887581873                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 478039852180                       # Time in different power states
system.mem_ctrls_0.preBackEnergy           2530530720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy               2147321055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     66666472800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy             20065035060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         58567816320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      72473466600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           484825809135                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         925535946627                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              647259120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          37034177940                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               3322549020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    225946175430                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            482.067003                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   4453377001                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   26113880000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 233282686750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 201998809922                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   57848477109                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 495495251218                       # Time in different power states
system.mem_ctrls_1.preBackEnergy           2743980960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy               1765976685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     77567656800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy             16654207080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         61733212320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      63742562460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           491319064905                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         930771854390                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              784586880                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15505975                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     15505975                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15505975                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    348510976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    348510976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               348510976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 1019192482000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         11556252239                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        26787757011                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5170695                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5170695    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5170695                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5166477                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10335553                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp            5087045                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       275062                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4889796                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              273                       # Transaction distribution
system.membus.trans_dist::ReadExReq             83377                       # Transaction distribution
system.membus.trans_dist::ReadExResp            83377                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5087045                       # Transaction distribution
system.switch_cpus.Branches                  44611974                       # Number of branches fetched
system.switch_cpus.committedInsts           183000002                       # Number of instructions committed
system.switch_cpus.committedOps             363046258                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses            52656356                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                842035                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1019192482000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses            19594908                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 92957                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.000008                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1019192482000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses           225593627                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                487007                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction         0.999992                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                830242543                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       830235972.370340                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    211144622                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    131986647                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts     36330799                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses         140760                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                140760                       # number of float instructions
system.switch_cpus.num_fp_register_reads       161774                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        40869                       # number of times the floating registers were written
system.switch_cpus.num_func_calls             5794098                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles        6570.629660                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     361422712                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            361422712                       # number of integer instructions
system.switch_cpus.num_int_register_reads    709612788                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    299935482                       # number of times the integer registers were written
system.switch_cpus.num_load_insts            52648783                       # Number of load instructions
system.switch_cpus.num_mem_refs              72222893                       # number of memory refs
system.switch_cpus.num_store_insts           19574110                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass       1490964      0.41%      0.41% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         287854005     79.29%     79.70% # Class of executed instruction
system.switch_cpus.op_class::IntMult           475651      0.13%     79.83% # Class of executed instruction
system.switch_cpus.op_class::IntDiv            968208      0.27%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd            3847      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt            1360      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd               26      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             1660      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp               24      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt             1398      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           25478      0.01%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdShift             24      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            5      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt          494      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            1      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult          220      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::MemRead         52643530     14.50%     94.61% # Class of executed instruction
system.switch_cpus.op_class::MemWrite        19477224      5.36%     99.97% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         5253      0.00%     99.97% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite        96886      0.03%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          363046258                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::OFF 1019192482000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     40025372                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect       686423                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      3708316                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     44553511                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     14360129                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     40025372                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     25665243                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      44553511                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2934530                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      2547434                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       141078410                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes       91027299                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      3744487                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         25807933                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     13994364                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls         7322                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     94408943                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    201519093                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    157715758                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.277736                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.509871                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    113025823     71.66%     71.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1      8814557      5.59%     77.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      4332335      2.75%     80.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      8493439      5.39%     85.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      3943578      2.50%     87.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      1792812      1.14%     89.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      1365685      0.87%     89.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      1953165      1.24%     91.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     13994364      8.87%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    157715758                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts            51385                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1347629                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       200510378                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            29559657                       # Number of loads committed
system.switch_cpus_1.commit.membars              4860                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       955326      0.47%      0.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    161853722     80.32%     80.79% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       170303      0.08%     80.88% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv       363522      0.18%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd         1423      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc         9979      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt           18      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            9      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     29559648     14.67%     95.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite      8566610      4.25%     99.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            9      0.00%     99.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite        38524      0.02%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    201519093                       # Class of committed instruction
system.switch_cpus_1.commit.refs             38164791                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         100000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           201519093                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.889419                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.889419                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     71354487                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    331835508                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       50800555                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        40908353                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      3749352                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      6154572                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          38423968                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              950414                       # TLB misses on read requests
system.switch_cpus_1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1019192482000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.wrAccesses          10815948                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               87946                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          44553511                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        20733401                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           112565405                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      1923858                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles         5359                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            175779365                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles        43668                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingQuiesceStallCycles            5                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_1.fetch.PendingTrapStallCycles       286982                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       7498704                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                4                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.235805                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     56316552                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     17294659                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.930336                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    172967327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.027327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.270963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      119380983     69.02%     69.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        2716181      1.57%     70.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        2860452      1.65%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        2312679      1.34%     73.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        2758133      1.59%     75.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        2997621      1.73%     76.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        2601536      1.50%     78.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        5061644      2.93%     81.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       32278098     18.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    172967327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          143696                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes          60363                       # number of floating regfile writes
system.switch_cpus_1.idleCycles              15974546                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      4749061                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       30556084                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.369499                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs           49276905                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         10804821                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      42528993                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     45727582                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        84059                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       251107                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     13351244                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    295910837                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     38472084                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      6832111                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    258755641                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       568427                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       420835                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      3749352                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      1388549                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        36373                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      1855439                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        43816                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         6932                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads         4348                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     16167923                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      4746109                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         6932                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      3408921                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1340140                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       300810899                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           254677933                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.628141                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       188951511                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.347917                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            256412715                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      367807671                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     213432924                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.529263                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.529263                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      2113443      0.80%      0.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    211401050     79.60%     80.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       186046      0.07%     80.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv       407213      0.15%     80.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd         1562      0.00%     80.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     80.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         7233      0.00%     80.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     80.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     80.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     80.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     80.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     80.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     80.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     80.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu          156      0.00%     80.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     80.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     80.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc        28019      0.01%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        19534      0.01%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult         6262      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     39977989     15.05%     95.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     11391718      4.29%     99.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead         8826      0.00%     99.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite        38701      0.01%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    265587752                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses        111934                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       223699                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses       109055                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes       250003                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           7910597                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.029785                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       7582969     95.86%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            2      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       202535      2.56%     98.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       124895      1.58%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead          108      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           88      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    271272972                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    712648268                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    254568878                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    390058740                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        295659347                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       265587752                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       251490                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     94391728                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       818539                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       244168                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    130002948                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    172967327                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.535479                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.324240                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    103682529     59.94%     59.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     12603741      7.29%     67.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     11630149      6.72%     73.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3      9581955      5.54%     79.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4      8883273      5.14%     84.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5      7345840      4.25%     88.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      8873551      5.13%     94.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      7456062      4.31%     98.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      2910227      1.68%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    172967327                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.405659                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1019192482000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.wrAccesses          20782170                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses              318853                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads       783758                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       467428                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     45727582                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     13351244                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     113694163                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_1.numCycles              188941873                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.pwrStateResidencyTicks::OFF 1019192482000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.rename.BlockCycles      58578298                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    244768206                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      8611545                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       53808315                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents       863644                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       819017                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups    803973375                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    320089646                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    375558742                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        43487220                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      2006370                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      3749352                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     13337047                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      130790512                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups       240965                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    475872282                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         7088                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts         1250                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        25746599                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts         1233                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          439649430                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         607366434                       # The number of ROB writes
system.switch_cpus_1.timesIdled               1044492                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     17962956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     12907552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              30870508                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    766312320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    327389632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1093701952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1019192482000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        34191631904                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       17969936040                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12908397649                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.snoopTraffic                  17829632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         20555887                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.035052                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.184213                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               19836491     96.50%     96.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 718258      3.49%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1138      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           20555887                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests        48603                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1138                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10293210                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       669644                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     20585300                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         670782                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                        10265998                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp           9985673                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1089351                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5987830                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8646967                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4826304                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2527                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2527                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           304827                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          304827                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       5989326                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3996347                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
