#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fdaa2f04220 .scope module, "ForwardingUnitSim" "ForwardingUnitSim" 2 3;
 .timescale 0 0;
v0x7fdaa2f14d00_0 .var "ExMemDst", 4 0;
v0x7fdaa2f14db0_0 .var "ExMemRegWrite", 0 0;
v0x7fdaa2f14e40_0 .net "ForwardA", 1 0, v0x7fdaa2f14800_0;  1 drivers
v0x7fdaa2f14ef0_0 .net "ForwardB", 1 0, v0x7fdaa2f148a0_0;  1 drivers
v0x7fdaa2f14fa0_0 .var "IdExRs", 4 0;
v0x7fdaa2f15070_0 .var "IdExRt", 4 0;
v0x7fdaa2f15120_0 .var "MemWbDst", 4 0;
v0x7fdaa2f151d0_0 .var "MemWbRegWrite", 0 0;
S_0x7fdaa2f04390 .scope module, "forward" "ForwardingUnit" 2 8, 3 1 0, S_0x7fdaa2f04220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ExMemRegWrite"
    .port_info 1 /INPUT 1 "MemWbRegWrite"
    .port_info 2 /INPUT 5 "ExMemDst"
    .port_info 3 /INPUT 5 "MemWbDst"
    .port_info 4 /INPUT 5 "IdExRs"
    .port_info 5 /INPUT 5 "IdExRt"
    .port_info 6 /OUTPUT 2 "ForwardA"
    .port_info 7 /OUTPUT 2 "ForwardB"
v0x7fdaa2f046a0_0 .net "ExMemDst", 4 0, v0x7fdaa2f14d00_0;  1 drivers
v0x7fdaa2f14760_0 .net "ExMemRegWrite", 0 0, v0x7fdaa2f14db0_0;  1 drivers
v0x7fdaa2f14800_0 .var "ForwardA", 1 0;
v0x7fdaa2f148a0_0 .var "ForwardB", 1 0;
v0x7fdaa2f14950_0 .net "IdExRs", 4 0, v0x7fdaa2f14fa0_0;  1 drivers
v0x7fdaa2f14a40_0 .net "IdExRt", 4 0, v0x7fdaa2f15070_0;  1 drivers
v0x7fdaa2f14af0_0 .net "MemWbDst", 4 0, v0x7fdaa2f15120_0;  1 drivers
v0x7fdaa2f14ba0_0 .net "MemWbRegWrite", 0 0, v0x7fdaa2f151d0_0;  1 drivers
E_0x7fdaa2f04640/0 .event edge, v0x7fdaa2f14a40_0, v0x7fdaa2f14950_0, v0x7fdaa2f14af0_0, v0x7fdaa2f046a0_0;
E_0x7fdaa2f04640/1 .event edge, v0x7fdaa2f14ba0_0, v0x7fdaa2f14760_0;
E_0x7fdaa2f04640 .event/or E_0x7fdaa2f04640/0, E_0x7fdaa2f04640/1;
    .scope S_0x7fdaa2f04390;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdaa2f14800_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdaa2f148a0_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_0x7fdaa2f04390;
T_1 ;
    %wait E_0x7fdaa2f04640;
    %load/vec4 v0x7fdaa2f14760_0;
    %load/vec4 v0x7fdaa2f046a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fdaa2f046a0_0;
    %load/vec4 v0x7fdaa2f14950_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fdaa2f14800_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fdaa2f14ba0_0;
    %load/vec4 v0x7fdaa2f14af0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fdaa2f14af0_0;
    %load/vec4 v0x7fdaa2f14950_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fdaa2f14800_0, 0, 2;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdaa2f14800_0, 0, 2;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0x7fdaa2f14760_0;
    %load/vec4 v0x7fdaa2f046a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fdaa2f046a0_0;
    %load/vec4 v0x7fdaa2f14a40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fdaa2f148a0_0, 0, 2;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7fdaa2f14ba0_0;
    %load/vec4 v0x7fdaa2f14af0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fdaa2f14af0_0;
    %load/vec4 v0x7fdaa2f14a40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fdaa2f148a0_0, 0, 2;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdaa2f148a0_0, 0, 2;
T_1.7 ;
T_1.5 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fdaa2f04220;
T_2 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fdaa2f14d00_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fdaa2f15120_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fdaa2f14fa0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fdaa2f15070_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdaa2f14db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdaa2f151d0_0, 0, 1;
    %delay 25, 0;
    %vpi_call 2 14 "$display", "ForwardA = %b, ForwardB = %b, they should be 00, 00", v0x7fdaa2f14e40_0, v0x7fdaa2f14ef0_0 {0 0 0};
    %delay 25, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fdaa2f15120_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fdaa2f14fa0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdaa2f14db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdaa2f151d0_0, 0, 1;
    %delay 25, 0;
    %vpi_call 2 16 "$display", "ForwardA = %b, ForwardB = %b, they should be 01, 00", v0x7fdaa2f14e40_0, v0x7fdaa2f14ef0_0 {0 0 0};
    %delay 25, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fdaa2f14d00_0, 0, 5;
    %delay 25, 0;
    %vpi_call 2 18 "$display", "ForwardA = %b, ForwardB = %b, they should be 10, 00", v0x7fdaa2f14e40_0, v0x7fdaa2f14ef0_0 {0 0 0};
    %delay 25, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fdaa2f14d00_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fdaa2f15070_0, 0, 5;
    %delay 25, 0;
    %vpi_call 2 20 "$display", "ForwardA = %b, ForwardB = %b, they should be 01, 10", v0x7fdaa2f14e40_0, v0x7fdaa2f14ef0_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fdaa2f04220;
T_3 ;
    %delay 200, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ForwardingUnitSim.v";
    "./forwardingUnit.v";
