{"function_name":"ryu::f2s_intrinsics::mul_shift_32","tests":6,"tests_lines":[8,8,9,7,6,6],"tests_compiled":6,"tests_compiled_rate":100.0,"tests_run":6,"tests_passed":4,"tests_passed_rate":66.66666666666666,"lines":12,"lines_covered":12,"lines_coveraged_rate":100.0,"branches":1,"branches_covered":1,"branches_coveraged_rate":100.0}