
# Bit-Serial RISC-V project

Two RISC-V architectures:
* Bit-serial CISC like RISC-V (BRISC)
* Cache to handle bit-serial to bit-parallel conversion



# BRISC
rtl/brisc




# Cached-Based
rtl/cache_based



# Synthesis
run synthesis for BRISC, cache-based and SERV

syn/soi/run_synthesis.sh


Summary data values shown in
syn/soi/synth_summary


# Plots 

syn/soi/plots









