// Seed: 3927466224
module module_0;
  logic [7:0]["" : 1] id_1;
  wire id_2;
  logic id_3;
  always @(1 or "" or id_1[1==1]) begin : LABEL_0
    disable id_4;
  end
  assign id_3 = id_1;
  wire  id_5;
  logic id_6;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  module_0 modCall_1 ();
  output wand id_1;
  wire id_4, id_5;
  wire id_6;
  ;
  assign id_2 = id_6;
  assign id_1 = 1 != id_4;
endmodule
