

================================================================
== Vitis HLS Report for 'fpadd503_15181_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Tue May 20 14:35:08 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |       17|       17|         3|          2|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    558|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     68|    -|
|Register         |        -|    -|     206|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     206|    626|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_140_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln24_fu_202_p2     |         +|   0|  0|  71|          64|          64|
    |tempReg_fu_185_p2      |         +|   0|  0|  71|          64|          64|
    |and_ln24_fu_246_p2     |       and|   0|  0|  64|          64|          64|
    |ap_condition_287       |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_fu_134_p2    |      icmp|   0|  0|  13|           4|           5|
    |or_ln24_14_fu_257_p2   |        or|   0|  0|  64|          64|          64|
    |or_ln24_fu_216_p2      |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |xor_ln24_40_fu_212_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln24_41_fu_229_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln24_42_fu_251_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln24_fu_207_p2     |       xor|   0|  0|  64|          64|          64|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 558|         523|         523|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_224   |   9|          2|    4|          8|
    |carry_reg_115            |   9|          2|    1|          2|
    |i_fu_54                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|   13|         27|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |a_load_reg_302               |  64|   0|   64|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |b_load_reg_316               |  64|   0|   64|          0|
    |carry_reg_115                |   1|   0|    1|          0|
    |i_fu_54                      |   4|   0|    4|          0|
    |icmp_ln23_reg_283            |   1|   0|    1|          0|
    |tempReg_reg_307              |  64|   0|   64|          0|
    |trunc_ln24_reg_287           |   3|   0|    3|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 206|   0|  206|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-----------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  fpadd503.15181_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  fpadd503.15181_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  fpadd503.15181_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  fpadd503.15181_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  fpadd503.15181_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  fpadd503.15181_Pipeline_VITIS_LOOP_23_1|  return value|
|a_offset1   |   in|    1|     ap_none|                                a_offset1|        scalar|
|a_address0  |  out|    4|   ap_memory|                                        a|         array|
|a_ce0       |  out|    1|   ap_memory|                                        a|         array|
|a_q0        |   in|   64|   ap_memory|                                        a|         array|
|b_offset2   |   in|    1|     ap_none|                                b_offset2|        scalar|
|b_address0  |  out|    4|   ap_memory|                                        b|         array|
|b_ce0       |  out|    1|   ap_memory|                                        b|         array|
|b_q0        |   in|   64|   ap_memory|                                        b|         array|
|c_offset    |   in|    1|     ap_none|                                 c_offset|        scalar|
|c_address0  |  out|    4|   ap_memory|                                        c|         array|
|c_ce0       |  out|    1|   ap_memory|                                        c|         array|
|c_we0       |  out|    1|   ap_memory|                                        c|         array|
|c_d0        |  out|   64|   ap_memory|                                        c|         array|
+------------+-----+-----+------------+-----------------------------------------+--------------+

