<stg><name>dut_dense.1</name>


<trans_list>

<trans id="166" from="1" to="2">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="2" to="3">
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="3" to="4">
<condition id="47">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="3" to="16">
<condition id="46">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="4" to="5">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="5" to="6">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="6" to="7">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="7" to="8">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="8" to="9">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="9" to="10">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="10" to="11">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="11" to="12">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="12" to="13">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="13" to="14">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="14" to="15">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="15" to="3">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="16" to="17">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="17" to="18">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="18" to="19">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="19" to="20">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="20" to="21">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="21" to="22">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="22" to="23">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="23" to="24">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="24" to="25">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="25" to="26">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="26" to="27">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="27" to="28">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="28" to="29">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="29" to="30">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="30" to="31">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="31" to="32">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="32" to="33">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="33" to="34">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="34" to="2">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %n = phi i9 [ 0, %0 ], [ %n_1, %branch32 ]

]]></node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="17" op_0_bw="9">
<![CDATA[
:1  %n_cast4 = zext i9 %n to i17

]]></node>
<StgValue><ssdm name="n_cast4"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %exitcond1 = icmp eq i9 %n, -256

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %n_1 = add i9 %n, 1

]]></node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1, label %5, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str23) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %one_out = phi float [ 0.000000e+00, %2 ], [ %one_out_1, %4 ]

]]></node>
<StgValue><ssdm name="one_out"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:1  %m = phi i10 [ 0, %2 ], [ %m_3, %4 ]

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
:2  %phi_mul = phi i20 [ 0, %2 ], [ %next_mul, %4 ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

]]></node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %exitcond = icmp eq i10 %m, -512

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %m_3 = add i10 %m, 1

]]></node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond, label %branch32, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="9" op_0_bw="10">
<![CDATA[
:1  %tmp_24 = trunc i10 %m to i9

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
:2  %tmp_9 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %tmp_24, i8 0)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3  %w_index = add i17 %tmp_9, %n_cast4

]]></node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:4  %next_mul = add i20 1619, %phi_mul

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
:5  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %phi_mul, i32 19)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp_14 = icmp ult i10 %m, 324

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_15 = add i10 -324, %m

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:9  %newIndex = select i1 %tmp_14, i10 %m, i10 %tmp_15

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="10">
<![CDATA[
:10  %newIndex8 = zext i10 %newIndex to i64

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %input_addr = getelementptr [324 x i1]* %input_r, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="9">
<![CDATA[
:12  %input_load = load i1* %input_addr, align 1

]]></node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %input1_addr = getelementptr [324 x i1]* %input1, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input1_addr"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="9">
<![CDATA[
:14  %input1_load = load i1* %input1_addr, align 1

]]></node>
<StgValue><ssdm name="input1_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %input2_addr = getelementptr [324 x i1]* %input2, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input2_addr"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="9">
<![CDATA[
:16  %input2_load = load i1* %input2_addr, align 1

]]></node>
<StgValue><ssdm name="input2_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %input3_addr = getelementptr [324 x i1]* %input3, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input3_addr"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="1" op_0_bw="9">
<![CDATA[
:18  %input3_load = load i1* %input3_addr, align 1

]]></node>
<StgValue><ssdm name="input3_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %input4_addr = getelementptr [324 x i1]* %input4, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input4_addr"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="9">
<![CDATA[
:20  %input4_load = load i1* %input4_addr, align 1

]]></node>
<StgValue><ssdm name="input4_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %input5_addr = getelementptr [324 x i1]* %input5, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input5_addr"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="9">
<![CDATA[
:22  %input5_load = load i1* %input5_addr, align 1

]]></node>
<StgValue><ssdm name="input5_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %input6_addr = getelementptr [324 x i1]* %input6, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input6_addr"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="9">
<![CDATA[
:24  %input6_load = load i1* %input6_addr, align 1

]]></node>
<StgValue><ssdm name="input6_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %input7_addr = getelementptr [324 x i1]* %input7, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input7_addr"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="9">
<![CDATA[
:26  %input7_load = load i1* %input7_addr, align 1

]]></node>
<StgValue><ssdm name="input7_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %input8_addr = getelementptr [324 x i1]* %input8, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input8_addr"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="9">
<![CDATA[
:28  %input8_load = load i1* %input8_addr, align 1

]]></node>
<StgValue><ssdm name="input8_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %input9_addr = getelementptr [324 x i1]* %input9, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input9_addr"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="9">
<![CDATA[
:30  %input9_load = load i1* %input9_addr, align 1

]]></node>
<StgValue><ssdm name="input9_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %input10_addr = getelementptr [324 x i1]* %input10, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input10_addr"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="9">
<![CDATA[
:32  %input10_load = load i1* %input10_addr, align 1

]]></node>
<StgValue><ssdm name="input10_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %input11_addr = getelementptr [324 x i1]* %input11, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input11_addr"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="9">
<![CDATA[
:34  %input11_load = load i1* %input11_addr, align 1

]]></node>
<StgValue><ssdm name="input11_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %input12_addr = getelementptr [324 x i1]* %input12, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input12_addr"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="9">
<![CDATA[
:36  %input12_load = load i1* %input12_addr, align 1

]]></node>
<StgValue><ssdm name="input12_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %input13_addr = getelementptr [324 x i1]* %input13, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input13_addr"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="9">
<![CDATA[
:38  %input13_load = load i1* %input13_addr, align 1

]]></node>
<StgValue><ssdm name="input13_load"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %input14_addr = getelementptr [324 x i1]* %input14, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input14_addr"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="1" op_0_bw="9">
<![CDATA[
:40  %input14_load = load i1* %input14_addr, align 1

]]></node>
<StgValue><ssdm name="input14_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %input15_addr = getelementptr [324 x i1]* %input15, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="input15_addr"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="9">
<![CDATA[
:42  %input15_load = load i1* %input15_addr, align 1

]]></node>
<StgValue><ssdm name="input15_load"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="64" op_0_bw="17">
<![CDATA[
:44  %tmp_10 = zext i17 %w_index to i64

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="17" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %w_fc1_addr = getelementptr [131072 x i1]* @w_fc1, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="w_fc1_addr"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="17">
<![CDATA[
:46  %w_fc1_load = load i1* %w_fc1_addr, align 1

]]></node>
<StgValue><ssdm name="w_fc1_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:0  %tmp_7 = fmul float %one_out, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="1">
<![CDATA[
:6  %arrayNo_cast = zext i1 %tmp_25 to i32

]]></node>
<StgValue><ssdm name="arrayNo_cast"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="9">
<![CDATA[
:12  %input_load = load i1* %input_addr, align 1

]]></node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="9">
<![CDATA[
:14  %input1_load = load i1* %input1_addr, align 1

]]></node>
<StgValue><ssdm name="input1_load"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="9">
<![CDATA[
:16  %input2_load = load i1* %input2_addr, align 1

]]></node>
<StgValue><ssdm name="input2_load"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="1" op_0_bw="9">
<![CDATA[
:18  %input3_load = load i1* %input3_addr, align 1

]]></node>
<StgValue><ssdm name="input3_load"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="9">
<![CDATA[
:20  %input4_load = load i1* %input4_addr, align 1

]]></node>
<StgValue><ssdm name="input4_load"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="9">
<![CDATA[
:22  %input5_load = load i1* %input5_addr, align 1

]]></node>
<StgValue><ssdm name="input5_load"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="9">
<![CDATA[
:24  %input6_load = load i1* %input6_addr, align 1

]]></node>
<StgValue><ssdm name="input6_load"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="9">
<![CDATA[
:26  %input7_load = load i1* %input7_addr, align 1

]]></node>
<StgValue><ssdm name="input7_load"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="9">
<![CDATA[
:28  %input8_load = load i1* %input8_addr, align 1

]]></node>
<StgValue><ssdm name="input8_load"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="9">
<![CDATA[
:30  %input9_load = load i1* %input9_addr, align 1

]]></node>
<StgValue><ssdm name="input9_load"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="9">
<![CDATA[
:32  %input10_load = load i1* %input10_addr, align 1

]]></node>
<StgValue><ssdm name="input10_load"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="9">
<![CDATA[
:34  %input11_load = load i1* %input11_addr, align 1

]]></node>
<StgValue><ssdm name="input11_load"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="9">
<![CDATA[
:36  %input12_load = load i1* %input12_addr, align 1

]]></node>
<StgValue><ssdm name="input12_load"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="9">
<![CDATA[
:38  %input13_load = load i1* %input13_addr, align 1

]]></node>
<StgValue><ssdm name="input13_load"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="1" op_0_bw="9">
<![CDATA[
:40  %input14_load = load i1* %input14_addr, align 1

]]></node>
<StgValue><ssdm name="input14_load"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="9">
<![CDATA[
:42  %input15_load = load i1* %input15_addr, align 1

]]></node>
<StgValue><ssdm name="input15_load"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="32">
<![CDATA[
:43  %tmp_16 = call i1 @_ssdm_op_Mux.ap_auto.16i1.i32(i1 %input_load, i1 %input1_load, i1 %input2_load, i1 %input3_load, i1 %input4_load, i1 %input5_load, i1 %input6_load, i1 %input7_load, i1 %input8_load, i1 %input9_load, i1 %input10_load, i1 %input11_load, i1 %input12_load, i1 %input13_load, i1 %input14_load, i1 %input15_load, i32 %arrayNo_cast)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="17">
<![CDATA[
:46  %w_fc1_load = load i1* %w_fc1_addr, align 1

]]></node>
<StgValue><ssdm name="w_fc1_load"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:47  %tmp1 = xor i1 %tmp_16, true

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:48  %tmp_11 = xor i1 %w_fc1_load, %tmp1

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="1">
<![CDATA[
:49  %tmp_12 = zext i1 %tmp_11 to i32

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32">
<![CDATA[
:50  %tmp_13 = sitofp i32 %tmp_12 to float

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="121" st_id="6" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32">
<![CDATA[
:50  %tmp_13 = sitofp i32 %tmp_12 to float

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="122" st_id="7" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32">
<![CDATA[
:50  %tmp_13 = sitofp i32 %tmp_12 to float

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="123" st_id="8" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32">
<![CDATA[
:50  %tmp_13 = sitofp i32 %tmp_12 to float

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="124" st_id="9" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32">
<![CDATA[
:50  %tmp_13 = sitofp i32 %tmp_12 to float

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="125" st_id="10" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32">
<![CDATA[
:50  %tmp_13 = sitofp i32 %tmp_12 to float

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="126" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %one_out_1 = fadd float %one_out, %tmp_13

]]></node>
<StgValue><ssdm name="one_out_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="127" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %one_out_1 = fadd float %one_out, %tmp_13

]]></node>
<StgValue><ssdm name="one_out_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="128" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %one_out_1 = fadd float %one_out, %tmp_13

]]></node>
<StgValue><ssdm name="one_out_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="129" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %one_out_1 = fadd float %one_out, %tmp_13

]]></node>
<StgValue><ssdm name="one_out_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="130" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str24) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %one_out_1 = fadd float %one_out, %tmp_13

]]></node>
<StgValue><ssdm name="one_out_1"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="0">
<![CDATA[
:52  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="133" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:0  %tmp_7 = fmul float %one_out, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="134" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:0  %tmp_7 = fmul float %one_out, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="135" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:0  %tmp_7 = fmul float %one_out, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="136" st_id="19" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:1  %tmp_8 = fadd float %tmp_7, -5.120000e+02

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="137" st_id="20" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:1  %tmp_8 = fadd float %tmp_7, -5.120000e+02

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="138" st_id="21" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:1  %tmp_8 = fadd float %tmp_7, -5.120000e+02

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="139" st_id="22" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:1  %tmp_8 = fadd float %tmp_7, -5.120000e+02

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="140" st_id="23" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:1  %tmp_8 = fadd float %tmp_7, -5.120000e+02

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="141" st_id="24" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:2  %one_out_2 = fmul float %tmp_8, 6.250000e-02

]]></node>
<StgValue><ssdm name="one_out_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="142" st_id="25" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:2  %one_out_2 = fmul float %tmp_8, 6.250000e-02

]]></node>
<StgValue><ssdm name="one_out_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="143" st_id="26" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:2  %one_out_2 = fmul float %tmp_8, 6.250000e-02

]]></node>
<StgValue><ssdm name="one_out_2"/></StgValue>
</operation>

<operation id="144" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="64" op_0_bw="9">
<![CDATA[
branch32:3  %tmp_3 = zext i9 %n to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="145" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch32:4  %b_fc1_addr = getelementptr [256 x float]* @b_fc1, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="b_fc1_addr"/></StgValue>
</operation>

<operation id="146" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="8">
<![CDATA[
branch32:5  %b_fc1_load = load float* %b_fc1_addr, align 4

]]></node>
<StgValue><ssdm name="b_fc1_load"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="147" st_id="27" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:2  %one_out_2 = fmul float %tmp_8, 6.250000e-02

]]></node>
<StgValue><ssdm name="one_out_2"/></StgValue>
</operation>

<operation id="148" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="8">
<![CDATA[
branch32:5  %b_fc1_load = load float* %b_fc1_addr, align 4

]]></node>
<StgValue><ssdm name="b_fc1_load"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="149" st_id="28" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:6  %biased = fadd float %one_out_2, %b_fc1_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="150" st_id="29" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:6  %biased = fadd float %one_out_2, %b_fc1_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="151" st_id="30" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:6  %biased = fadd float %one_out_2, %b_fc1_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="152" st_id="31" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:6  %biased = fadd float %one_out_2, %b_fc1_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="153" st_id="32" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:6  %biased = fadd float %one_out_2, %b_fc1_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="154" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32">
<![CDATA[
branch32:7  %biased_to_int = bitcast float %biased to i32

]]></node>
<StgValue><ssdm name="biased_to_int"/></StgValue>
</operation>

<operation id="155" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch32:8  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %biased_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="156" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="23" op_0_bw="32">
<![CDATA[
branch32:9  %tmp_23 = trunc i32 %biased_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="157" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch32:10  %notlhs = icmp ne i8 %tmp, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="158" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
branch32:11  %notrhs = icmp eq i23 %tmp_23, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="159" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch32:12  %tmp_4 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="160" st_id="33" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:13  %tmp_5 = fcmp ogt float %biased, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="161" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch32:14  %tmp_6 = and i1 %tmp_4, %tmp_5

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="162" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch32:15  %output_addr = getelementptr [324 x i1]* %output_r, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="163" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
branch32:16  store i1 %tmp_6, i1* %output_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
branch32:17  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp_s)

]]></node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="165" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="0">
<![CDATA[
branch32:18  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="203" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="204" name="input1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="205" name="input2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="206" name="input3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="207" name="input4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="208" name="input5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="209" name="input6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="210" name="input7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="211" name="input8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="212" name="input9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="213" name="input10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="214" name="input11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="215" name="input12" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="216" name="input13" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="217" name="input14" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="218" name="input15" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="219" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="220" name="w_fc1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_fc1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="221" name="b_fc1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="b_fc1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="223" from="stg_222" to="n" fromId="222" toId="36">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="224" from="stg_35" to="n" fromId="35" toId="36">
</dataflow>
<dataflow id="225" from="n_1" to="n" fromId="40" toId="36">
<BackEdge/>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="226" from="stg_165" to="n" fromId="165" toId="36">
<BackEdge/>
</dataflow>
<dataflow id="227" from="n" to="n_cast4" fromId="36" toId="37">
</dataflow>
<dataflow id="229" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="228" toId="38">
</dataflow>
<dataflow id="231" from="stg_230" to="empty" fromId="230" toId="38">
</dataflow>
<dataflow id="232" from="stg_230" to="empty" fromId="230" toId="38">
</dataflow>
<dataflow id="233" from="stg_230" to="empty" fromId="230" toId="38">
</dataflow>
<dataflow id="234" from="n" to="exitcond1" fromId="36" toId="39">
</dataflow>
<dataflow id="236" from="stg_235" to="exitcond1" fromId="235" toId="39">
</dataflow>
<dataflow id="237" from="n" to="n_1" fromId="36" toId="40">
</dataflow>
<dataflow id="239" from="stg_238" to="n_1" fromId="238" toId="40">
</dataflow>
<dataflow id="240" from="exitcond1" to="stg_41" fromId="39" toId="41">
</dataflow>
<dataflow id="242" from="_ssdm_op_SpecLoopName" to="stg_42" fromId="241" toId="42">
</dataflow>
<dataflow id="244" from="p_str23" to="stg_42" fromId="243" toId="42">
</dataflow>
<dataflow id="246" from="_ssdm_op_SpecRegionBegin" to="tmp_s" fromId="245" toId="43">
</dataflow>
<dataflow id="247" from="p_str23" to="tmp_s" fromId="243" toId="43">
</dataflow>
<dataflow id="249" from="stg_248" to="one_out" fromId="248" toId="46">
<condition id="119">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="250" from="stg_44" to="one_out" fromId="44" toId="46">
</dataflow>
<dataflow id="251" from="one_out_1" to="one_out" fromId="131" toId="46">
<BackEdge/>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="252" from="stg_132" to="one_out" fromId="132" toId="46">
<BackEdge/>
</dataflow>
<dataflow id="254" from="stg_253" to="m" fromId="253" toId="47">
<condition id="121">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="255" from="stg_44" to="m" fromId="44" toId="47">
</dataflow>
<dataflow id="256" from="m_3" to="m" fromId="51" toId="47">
<BackEdge/>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="257" from="stg_132" to="m" fromId="132" toId="47">
<BackEdge/>
</dataflow>
<dataflow id="259" from="stg_258" to="phi_mul" fromId="258" toId="48">
<condition id="123">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="260" from="stg_44" to="phi_mul" fromId="44" toId="48">
</dataflow>
<dataflow id="261" from="next_mul" to="phi_mul" fromId="56" toId="48">
<BackEdge/>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="262" from="stg_132" to="phi_mul" fromId="132" toId="48">
<BackEdge/>
</dataflow>
<dataflow id="263" from="_ssdm_op_SpecLoopTripCount" to="empty_29" fromId="228" toId="49">
</dataflow>
<dataflow id="265" from="stg_264" to="empty_29" fromId="264" toId="49">
</dataflow>
<dataflow id="266" from="stg_264" to="empty_29" fromId="264" toId="49">
</dataflow>
<dataflow id="267" from="stg_264" to="empty_29" fromId="264" toId="49">
</dataflow>
<dataflow id="268" from="m" to="exitcond" fromId="47" toId="50">
</dataflow>
<dataflow id="270" from="stg_269" to="exitcond" fromId="269" toId="50">
</dataflow>
<dataflow id="271" from="m" to="m_3" fromId="47" toId="51">
</dataflow>
<dataflow id="273" from="stg_272" to="m_3" fromId="272" toId="51">
</dataflow>
<dataflow id="274" from="exitcond" to="stg_52" fromId="50" toId="52">
</dataflow>
<dataflow id="275" from="m" to="tmp_24" fromId="47" toId="53">
</dataflow>
<dataflow id="277" from="_ssdm_op_BitConcatenate.i17.i9.i8" to="tmp_9" fromId="276" toId="54">
</dataflow>
<dataflow id="278" from="tmp_24" to="tmp_9" fromId="53" toId="54">
</dataflow>
<dataflow id="280" from="stg_279" to="tmp_9" fromId="279" toId="54">
</dataflow>
<dataflow id="281" from="tmp_9" to="w_index" fromId="54" toId="55">
</dataflow>
<dataflow id="282" from="n_cast4" to="w_index" fromId="37" toId="55">
</dataflow>
<dataflow id="284" from="stg_283" to="next_mul" fromId="283" toId="56">
</dataflow>
<dataflow id="285" from="phi_mul" to="next_mul" fromId="48" toId="56">
</dataflow>
<dataflow id="287" from="_ssdm_op_BitSelect.i1.i20.i32" to="tmp_25" fromId="286" toId="57">
</dataflow>
<dataflow id="288" from="phi_mul" to="tmp_25" fromId="48" toId="57">
</dataflow>
<dataflow id="290" from="stg_289" to="tmp_25" fromId="289" toId="57">
</dataflow>
<dataflow id="291" from="m" to="tmp_14" fromId="47" toId="58">
</dataflow>
<dataflow id="293" from="stg_292" to="tmp_14" fromId="292" toId="58">
</dataflow>
<dataflow id="295" from="stg_294" to="tmp_15" fromId="294" toId="59">
</dataflow>
<dataflow id="296" from="m" to="tmp_15" fromId="47" toId="59">
</dataflow>
<dataflow id="297" from="tmp_14" to="newIndex" fromId="58" toId="60">
</dataflow>
<dataflow id="298" from="m" to="newIndex" fromId="47" toId="60">
</dataflow>
<dataflow id="299" from="tmp_15" to="newIndex" fromId="59" toId="60">
</dataflow>
<dataflow id="300" from="newIndex" to="newIndex8" fromId="60" toId="61">
</dataflow>
<dataflow id="301" from="input_r" to="input_addr" fromId="203" toId="62">
</dataflow>
<dataflow id="303" from="stg_302" to="input_addr" fromId="302" toId="62">
</dataflow>
<dataflow id="304" from="newIndex8" to="input_addr" fromId="61" toId="62">
</dataflow>
<dataflow id="305" from="input_addr" to="input_load" fromId="62" toId="63">
</dataflow>
<dataflow id="306" from="input1" to="input1_addr" fromId="204" toId="64">
</dataflow>
<dataflow id="307" from="stg_302" to="input1_addr" fromId="302" toId="64">
</dataflow>
<dataflow id="308" from="newIndex8" to="input1_addr" fromId="61" toId="64">
</dataflow>
<dataflow id="309" from="input1_addr" to="input1_load" fromId="64" toId="65">
</dataflow>
<dataflow id="310" from="input2" to="input2_addr" fromId="205" toId="66">
</dataflow>
<dataflow id="311" from="stg_302" to="input2_addr" fromId="302" toId="66">
</dataflow>
<dataflow id="312" from="newIndex8" to="input2_addr" fromId="61" toId="66">
</dataflow>
<dataflow id="313" from="input2_addr" to="input2_load" fromId="66" toId="67">
</dataflow>
<dataflow id="314" from="input3" to="input3_addr" fromId="206" toId="68">
</dataflow>
<dataflow id="315" from="stg_302" to="input3_addr" fromId="302" toId="68">
</dataflow>
<dataflow id="316" from="newIndex8" to="input3_addr" fromId="61" toId="68">
</dataflow>
<dataflow id="317" from="input3_addr" to="input3_load" fromId="68" toId="69">
</dataflow>
<dataflow id="318" from="input4" to="input4_addr" fromId="207" toId="70">
</dataflow>
<dataflow id="319" from="stg_302" to="input4_addr" fromId="302" toId="70">
</dataflow>
<dataflow id="320" from="newIndex8" to="input4_addr" fromId="61" toId="70">
</dataflow>
<dataflow id="321" from="input4_addr" to="input4_load" fromId="70" toId="71">
</dataflow>
<dataflow id="322" from="input5" to="input5_addr" fromId="208" toId="72">
</dataflow>
<dataflow id="323" from="stg_302" to="input5_addr" fromId="302" toId="72">
</dataflow>
<dataflow id="324" from="newIndex8" to="input5_addr" fromId="61" toId="72">
</dataflow>
<dataflow id="325" from="input5_addr" to="input5_load" fromId="72" toId="73">
</dataflow>
<dataflow id="326" from="input6" to="input6_addr" fromId="209" toId="74">
</dataflow>
<dataflow id="327" from="stg_302" to="input6_addr" fromId="302" toId="74">
</dataflow>
<dataflow id="328" from="newIndex8" to="input6_addr" fromId="61" toId="74">
</dataflow>
<dataflow id="329" from="input6_addr" to="input6_load" fromId="74" toId="75">
</dataflow>
<dataflow id="330" from="input7" to="input7_addr" fromId="210" toId="76">
</dataflow>
<dataflow id="331" from="stg_302" to="input7_addr" fromId="302" toId="76">
</dataflow>
<dataflow id="332" from="newIndex8" to="input7_addr" fromId="61" toId="76">
</dataflow>
<dataflow id="333" from="input7_addr" to="input7_load" fromId="76" toId="77">
</dataflow>
<dataflow id="334" from="input8" to="input8_addr" fromId="211" toId="78">
</dataflow>
<dataflow id="335" from="stg_302" to="input8_addr" fromId="302" toId="78">
</dataflow>
<dataflow id="336" from="newIndex8" to="input8_addr" fromId="61" toId="78">
</dataflow>
<dataflow id="337" from="input8_addr" to="input8_load" fromId="78" toId="79">
</dataflow>
<dataflow id="338" from="input9" to="input9_addr" fromId="212" toId="80">
</dataflow>
<dataflow id="339" from="stg_302" to="input9_addr" fromId="302" toId="80">
</dataflow>
<dataflow id="340" from="newIndex8" to="input9_addr" fromId="61" toId="80">
</dataflow>
<dataflow id="341" from="input9_addr" to="input9_load" fromId="80" toId="81">
</dataflow>
<dataflow id="342" from="input10" to="input10_addr" fromId="213" toId="82">
</dataflow>
<dataflow id="343" from="stg_302" to="input10_addr" fromId="302" toId="82">
</dataflow>
<dataflow id="344" from="newIndex8" to="input10_addr" fromId="61" toId="82">
</dataflow>
<dataflow id="345" from="input10_addr" to="input10_load" fromId="82" toId="83">
</dataflow>
<dataflow id="346" from="input11" to="input11_addr" fromId="214" toId="84">
</dataflow>
<dataflow id="347" from="stg_302" to="input11_addr" fromId="302" toId="84">
</dataflow>
<dataflow id="348" from="newIndex8" to="input11_addr" fromId="61" toId="84">
</dataflow>
<dataflow id="349" from="input11_addr" to="input11_load" fromId="84" toId="85">
</dataflow>
<dataflow id="350" from="input12" to="input12_addr" fromId="215" toId="86">
</dataflow>
<dataflow id="351" from="stg_302" to="input12_addr" fromId="302" toId="86">
</dataflow>
<dataflow id="352" from="newIndex8" to="input12_addr" fromId="61" toId="86">
</dataflow>
<dataflow id="353" from="input12_addr" to="input12_load" fromId="86" toId="87">
</dataflow>
<dataflow id="354" from="input13" to="input13_addr" fromId="216" toId="88">
</dataflow>
<dataflow id="355" from="stg_302" to="input13_addr" fromId="302" toId="88">
</dataflow>
<dataflow id="356" from="newIndex8" to="input13_addr" fromId="61" toId="88">
</dataflow>
<dataflow id="357" from="input13_addr" to="input13_load" fromId="88" toId="89">
</dataflow>
<dataflow id="358" from="input14" to="input14_addr" fromId="217" toId="90">
</dataflow>
<dataflow id="359" from="stg_302" to="input14_addr" fromId="302" toId="90">
</dataflow>
<dataflow id="360" from="newIndex8" to="input14_addr" fromId="61" toId="90">
</dataflow>
<dataflow id="361" from="input14_addr" to="input14_load" fromId="90" toId="91">
</dataflow>
<dataflow id="362" from="input15" to="input15_addr" fromId="218" toId="92">
</dataflow>
<dataflow id="363" from="stg_302" to="input15_addr" fromId="302" toId="92">
</dataflow>
<dataflow id="364" from="newIndex8" to="input15_addr" fromId="61" toId="92">
</dataflow>
<dataflow id="365" from="input15_addr" to="input15_load" fromId="92" toId="93">
</dataflow>
<dataflow id="366" from="w_index" to="tmp_10" fromId="55" toId="94">
</dataflow>
<dataflow id="367" from="w_fc1" to="w_fc1_addr" fromId="220" toId="95">
</dataflow>
<dataflow id="368" from="stg_302" to="w_fc1_addr" fromId="302" toId="95">
</dataflow>
<dataflow id="369" from="tmp_10" to="w_fc1_addr" fromId="94" toId="95">
</dataflow>
<dataflow id="370" from="w_fc1_addr" to="w_fc1_load" fromId="95" toId="96">
</dataflow>
<dataflow id="371" from="one_out" to="tmp_7" fromId="46" toId="97">
</dataflow>
<dataflow id="373" from="stg_372" to="tmp_7" fromId="372" toId="97">
</dataflow>
<dataflow id="374" from="tmp_25" to="arrayNo_cast" fromId="57" toId="98">
</dataflow>
<dataflow id="375" from="input_addr" to="input_load" fromId="62" toId="99">
</dataflow>
<dataflow id="376" from="input1_addr" to="input1_load" fromId="64" toId="100">
</dataflow>
<dataflow id="377" from="input2_addr" to="input2_load" fromId="66" toId="101">
</dataflow>
<dataflow id="378" from="input3_addr" to="input3_load" fromId="68" toId="102">
</dataflow>
<dataflow id="379" from="input4_addr" to="input4_load" fromId="70" toId="103">
</dataflow>
<dataflow id="380" from="input5_addr" to="input5_load" fromId="72" toId="104">
</dataflow>
<dataflow id="381" from="input6_addr" to="input6_load" fromId="74" toId="105">
</dataflow>
<dataflow id="382" from="input7_addr" to="input7_load" fromId="76" toId="106">
</dataflow>
<dataflow id="383" from="input8_addr" to="input8_load" fromId="78" toId="107">
</dataflow>
<dataflow id="384" from="input9_addr" to="input9_load" fromId="80" toId="108">
</dataflow>
<dataflow id="385" from="input10_addr" to="input10_load" fromId="82" toId="109">
</dataflow>
<dataflow id="386" from="input11_addr" to="input11_load" fromId="84" toId="110">
</dataflow>
<dataflow id="387" from="input12_addr" to="input12_load" fromId="86" toId="111">
</dataflow>
<dataflow id="388" from="input13_addr" to="input13_load" fromId="88" toId="112">
</dataflow>
<dataflow id="389" from="input14_addr" to="input14_load" fromId="90" toId="113">
</dataflow>
<dataflow id="390" from="input15_addr" to="input15_load" fromId="92" toId="114">
</dataflow>
<dataflow id="392" from="_ssdm_op_Mux.ap_auto.16i1.i32" to="tmp_16" fromId="391" toId="115">
</dataflow>
<dataflow id="393" from="input_load" to="tmp_16" fromId="99" toId="115">
</dataflow>
<dataflow id="394" from="input1_load" to="tmp_16" fromId="100" toId="115">
</dataflow>
<dataflow id="395" from="input2_load" to="tmp_16" fromId="101" toId="115">
</dataflow>
<dataflow id="396" from="input3_load" to="tmp_16" fromId="102" toId="115">
</dataflow>
<dataflow id="397" from="input4_load" to="tmp_16" fromId="103" toId="115">
</dataflow>
<dataflow id="398" from="input5_load" to="tmp_16" fromId="104" toId="115">
</dataflow>
<dataflow id="399" from="input6_load" to="tmp_16" fromId="105" toId="115">
</dataflow>
<dataflow id="400" from="input7_load" to="tmp_16" fromId="106" toId="115">
</dataflow>
<dataflow id="401" from="input8_load" to="tmp_16" fromId="107" toId="115">
</dataflow>
<dataflow id="402" from="input9_load" to="tmp_16" fromId="108" toId="115">
</dataflow>
<dataflow id="403" from="input10_load" to="tmp_16" fromId="109" toId="115">
</dataflow>
<dataflow id="404" from="input11_load" to="tmp_16" fromId="110" toId="115">
</dataflow>
<dataflow id="405" from="input12_load" to="tmp_16" fromId="111" toId="115">
</dataflow>
<dataflow id="406" from="input13_load" to="tmp_16" fromId="112" toId="115">
</dataflow>
<dataflow id="407" from="input14_load" to="tmp_16" fromId="113" toId="115">
</dataflow>
<dataflow id="408" from="input15_load" to="tmp_16" fromId="114" toId="115">
</dataflow>
<dataflow id="409" from="arrayNo_cast" to="tmp_16" fromId="98" toId="115">
</dataflow>
<dataflow id="410" from="w_fc1_addr" to="w_fc1_load" fromId="95" toId="116">
</dataflow>
<dataflow id="411" from="tmp_16" to="tmp1" fromId="115" toId="117">
</dataflow>
<dataflow id="413" from="stg_412" to="tmp1" fromId="412" toId="117">
</dataflow>
<dataflow id="414" from="w_fc1_load" to="tmp_11" fromId="116" toId="118">
</dataflow>
<dataflow id="415" from="tmp1" to="tmp_11" fromId="117" toId="118">
</dataflow>
<dataflow id="416" from="tmp_11" to="tmp_12" fromId="118" toId="119">
</dataflow>
<dataflow id="417" from="tmp_12" to="tmp_13" fromId="119" toId="120">
</dataflow>
<dataflow id="418" from="tmp_12" to="tmp_13" fromId="119" toId="121">
</dataflow>
<dataflow id="419" from="tmp_12" to="tmp_13" fromId="119" toId="122">
</dataflow>
<dataflow id="420" from="tmp_12" to="tmp_13" fromId="119" toId="123">
</dataflow>
<dataflow id="421" from="tmp_12" to="tmp_13" fromId="119" toId="124">
</dataflow>
<dataflow id="422" from="tmp_12" to="tmp_13" fromId="119" toId="125">
</dataflow>
<dataflow id="423" from="one_out" to="one_out_1" fromId="46" toId="126">
</dataflow>
<dataflow id="424" from="tmp_13" to="one_out_1" fromId="125" toId="126">
</dataflow>
<dataflow id="425" from="one_out" to="one_out_1" fromId="46" toId="127">
</dataflow>
<dataflow id="426" from="tmp_13" to="one_out_1" fromId="125" toId="127">
</dataflow>
<dataflow id="427" from="one_out" to="one_out_1" fromId="46" toId="128">
</dataflow>
<dataflow id="428" from="tmp_13" to="one_out_1" fromId="125" toId="128">
</dataflow>
<dataflow id="429" from="one_out" to="one_out_1" fromId="46" toId="129">
</dataflow>
<dataflow id="430" from="tmp_13" to="one_out_1" fromId="125" toId="129">
</dataflow>
<dataflow id="431" from="_ssdm_op_SpecLoopName" to="stg_130" fromId="241" toId="130">
</dataflow>
<dataflow id="433" from="p_str24" to="stg_130" fromId="432" toId="130">
</dataflow>
<dataflow id="434" from="one_out" to="one_out_1" fromId="46" toId="131">
</dataflow>
<dataflow id="435" from="tmp_13" to="one_out_1" fromId="125" toId="131">
</dataflow>
<dataflow id="436" from="one_out" to="tmp_7" fromId="46" toId="133">
</dataflow>
<dataflow id="437" from="stg_372" to="tmp_7" fromId="372" toId="133">
</dataflow>
<dataflow id="438" from="one_out" to="tmp_7" fromId="46" toId="134">
</dataflow>
<dataflow id="439" from="stg_372" to="tmp_7" fromId="372" toId="134">
</dataflow>
<dataflow id="440" from="one_out" to="tmp_7" fromId="46" toId="135">
</dataflow>
<dataflow id="441" from="stg_372" to="tmp_7" fromId="372" toId="135">
</dataflow>
<dataflow id="442" from="tmp_7" to="tmp_8" fromId="135" toId="136">
</dataflow>
<dataflow id="444" from="stg_443" to="tmp_8" fromId="443" toId="136">
</dataflow>
<dataflow id="445" from="tmp_7" to="tmp_8" fromId="135" toId="137">
</dataflow>
<dataflow id="446" from="stg_443" to="tmp_8" fromId="443" toId="137">
</dataflow>
<dataflow id="447" from="tmp_7" to="tmp_8" fromId="135" toId="138">
</dataflow>
<dataflow id="448" from="stg_443" to="tmp_8" fromId="443" toId="138">
</dataflow>
<dataflow id="449" from="tmp_7" to="tmp_8" fromId="135" toId="139">
</dataflow>
<dataflow id="450" from="stg_443" to="tmp_8" fromId="443" toId="139">
</dataflow>
<dataflow id="451" from="tmp_7" to="tmp_8" fromId="135" toId="140">
</dataflow>
<dataflow id="452" from="stg_443" to="tmp_8" fromId="443" toId="140">
</dataflow>
<dataflow id="453" from="tmp_8" to="one_out_2" fromId="140" toId="141">
</dataflow>
<dataflow id="455" from="stg_454" to="one_out_2" fromId="454" toId="141">
</dataflow>
<dataflow id="456" from="tmp_8" to="one_out_2" fromId="140" toId="142">
</dataflow>
<dataflow id="457" from="stg_454" to="one_out_2" fromId="454" toId="142">
</dataflow>
<dataflow id="458" from="tmp_8" to="one_out_2" fromId="140" toId="143">
</dataflow>
<dataflow id="459" from="stg_454" to="one_out_2" fromId="454" toId="143">
</dataflow>
<dataflow id="460" from="n" to="tmp_3" fromId="36" toId="144">
</dataflow>
<dataflow id="461" from="b_fc1" to="b_fc1_addr" fromId="221" toId="145">
</dataflow>
<dataflow id="462" from="stg_302" to="b_fc1_addr" fromId="302" toId="145">
</dataflow>
<dataflow id="463" from="tmp_3" to="b_fc1_addr" fromId="144" toId="145">
</dataflow>
<dataflow id="464" from="b_fc1_addr" to="b_fc1_load" fromId="145" toId="146">
</dataflow>
<dataflow id="465" from="tmp_8" to="one_out_2" fromId="140" toId="147">
</dataflow>
<dataflow id="466" from="stg_454" to="one_out_2" fromId="454" toId="147">
</dataflow>
<dataflow id="467" from="b_fc1_addr" to="b_fc1_load" fromId="145" toId="148">
</dataflow>
<dataflow id="468" from="one_out_2" to="biased" fromId="147" toId="149">
</dataflow>
<dataflow id="469" from="b_fc1_load" to="biased" fromId="148" toId="149">
</dataflow>
<dataflow id="470" from="one_out_2" to="biased" fromId="147" toId="150">
</dataflow>
<dataflow id="471" from="b_fc1_load" to="biased" fromId="148" toId="150">
</dataflow>
<dataflow id="472" from="one_out_2" to="biased" fromId="147" toId="151">
</dataflow>
<dataflow id="473" from="b_fc1_load" to="biased" fromId="148" toId="151">
</dataflow>
<dataflow id="474" from="one_out_2" to="biased" fromId="147" toId="152">
</dataflow>
<dataflow id="475" from="b_fc1_load" to="biased" fromId="148" toId="152">
</dataflow>
<dataflow id="476" from="one_out_2" to="biased" fromId="147" toId="153">
</dataflow>
<dataflow id="477" from="b_fc1_load" to="biased" fromId="148" toId="153">
</dataflow>
<dataflow id="478" from="biased" to="biased_to_int" fromId="153" toId="154">
</dataflow>
<dataflow id="480" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp" fromId="479" toId="155">
</dataflow>
<dataflow id="481" from="biased_to_int" to="tmp" fromId="154" toId="155">
</dataflow>
<dataflow id="483" from="stg_482" to="tmp" fromId="482" toId="155">
</dataflow>
<dataflow id="485" from="stg_484" to="tmp" fromId="484" toId="155">
</dataflow>
<dataflow id="486" from="biased_to_int" to="tmp_23" fromId="154" toId="156">
</dataflow>
<dataflow id="487" from="tmp" to="notlhs" fromId="155" toId="157">
</dataflow>
<dataflow id="489" from="stg_488" to="notlhs" fromId="488" toId="157">
</dataflow>
<dataflow id="490" from="tmp_23" to="notrhs" fromId="156" toId="158">
</dataflow>
<dataflow id="492" from="stg_491" to="notrhs" fromId="491" toId="158">
</dataflow>
<dataflow id="493" from="notrhs" to="tmp_4" fromId="158" toId="159">
</dataflow>
<dataflow id="494" from="notlhs" to="tmp_4" fromId="157" toId="159">
</dataflow>
<dataflow id="495" from="biased" to="tmp_5" fromId="153" toId="160">
</dataflow>
<dataflow id="496" from="stg_248" to="tmp_5" fromId="248" toId="160">
</dataflow>
<dataflow id="497" from="tmp_4" to="tmp_6" fromId="159" toId="161">
</dataflow>
<dataflow id="498" from="tmp_5" to="tmp_6" fromId="160" toId="161">
</dataflow>
<dataflow id="499" from="output_r" to="output_addr" fromId="219" toId="162">
</dataflow>
<dataflow id="500" from="stg_302" to="output_addr" fromId="302" toId="162">
</dataflow>
<dataflow id="501" from="tmp_3" to="output_addr" fromId="144" toId="162">
</dataflow>
<dataflow id="502" from="tmp_6" to="stg_163" fromId="161" toId="163">
</dataflow>
<dataflow id="503" from="output_addr" to="stg_163" fromId="162" toId="163">
</dataflow>
<dataflow id="505" from="_ssdm_op_SpecRegionEnd" to="empty_30" fromId="504" toId="164">
</dataflow>
<dataflow id="506" from="p_str23" to="empty_30" fromId="243" toId="164">
</dataflow>
<dataflow id="507" from="tmp_s" to="empty_30" fromId="43" toId="164">
</dataflow>
<dataflow id="508" from="exitcond1" to="stg_2" fromId="39" toId="2">
</dataflow>
<dataflow id="509" from="exitcond" to="stg_3" fromId="50" toId="3">
</dataflow>
</dataflows>


</stg>
