Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar  2 00:09:05 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -max_paths 50 -file timing.rpt
| Design       : fire9Squeeze
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[78].mac_i/mul_out_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.474ns (19.813%)  route 1.918ns (80.187%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  weight_rom_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  weight_rom_address_reg[2]/Q
                         net (fo=12548, unplaced)     0.540     2.423    genblk1[78].mac_i/Q[2]
                         LUT4 (Prop_lut4_I1_O)        0.119     2.542 r  genblk1[78].mac_i/mul_out_reg_i_137__72/O
                         net (fo=2, unplaced)         0.388     2.930    genblk1[78].mac_i/mul_out_reg_i_137__72_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.973 r  genblk1[78].mac_i/mul_out_reg_i_39__77/O
                         net (fo=1, unplaced)         0.334     3.307    genblk1[78].mac_i/mul_out_reg_i_39__77_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.350 r  genblk1[78].mac_i/mul_out_reg_i_14__77/O
                         net (fo=1, unplaced)         0.222     3.572    genblk1[78].mac_i/mul_out_reg_i_14__77_n_0
                         LUT3 (Prop_lut3_I0_O)        0.043     3.615 r  genblk1[78].mac_i/mul_out_reg_i_1__77/O
                         net (fo=6, unplaced)         0.434     4.049    genblk1[78].mac_i/kernels[78][15]
                         DSP48E1                                      r  genblk1[78].mac_i/mul_out_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    genblk1[78].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[78].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.275     6.202    genblk1[78].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[78].mac_i/mul_out_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.474ns (19.813%)  route 1.918ns (80.187%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  weight_rom_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  weight_rom_address_reg[2]/Q
                         net (fo=12548, unplaced)     0.540     2.423    genblk1[78].mac_i/Q[2]
                         LUT4 (Prop_lut4_I1_O)        0.119     2.542 r  genblk1[78].mac_i/mul_out_reg_i_137__72/O
                         net (fo=2, unplaced)         0.388     2.930    genblk1[78].mac_i/mul_out_reg_i_137__72_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.973 r  genblk1[78].mac_i/mul_out_reg_i_39__77/O
                         net (fo=1, unplaced)         0.334     3.307    genblk1[78].mac_i/mul_out_reg_i_39__77_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.350 r  genblk1[78].mac_i/mul_out_reg_i_14__77/O
                         net (fo=1, unplaced)         0.222     3.572    genblk1[78].mac_i/mul_out_reg_i_14__77_n_0
                         LUT3 (Prop_lut3_I0_O)        0.043     3.615 r  genblk1[78].mac_i/mul_out_reg_i_1__77/O
                         net (fo=6, unplaced)         0.434     4.049    genblk1[78].mac_i/kernels[78][15]
                         DSP48E1                                      r  genblk1[78].mac_i/mul_out_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    genblk1[78].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[78].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.275     6.202    genblk1[78].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[78].mac_i/mul_out_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.474ns (19.813%)  route 1.918ns (80.187%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  weight_rom_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  weight_rom_address_reg[2]/Q
                         net (fo=12548, unplaced)     0.540     2.423    genblk1[78].mac_i/Q[2]
                         LUT4 (Prop_lut4_I1_O)        0.119     2.542 r  genblk1[78].mac_i/mul_out_reg_i_137__72/O
                         net (fo=2, unplaced)         0.388     2.930    genblk1[78].mac_i/mul_out_reg_i_137__72_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.973 r  genblk1[78].mac_i/mul_out_reg_i_39__77/O
                         net (fo=1, unplaced)         0.334     3.307    genblk1[78].mac_i/mul_out_reg_i_39__77_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.350 r  genblk1[78].mac_i/mul_out_reg_i_14__77/O
                         net (fo=1, unplaced)         0.222     3.572    genblk1[78].mac_i/mul_out_reg_i_14__77_n_0
                         LUT3 (Prop_lut3_I0_O)        0.043     3.615 r  genblk1[78].mac_i/mul_out_reg_i_1__77/O
                         net (fo=6, unplaced)         0.434     4.049    genblk1[78].mac_i/kernels[78][15]
                         DSP48E1                                      r  genblk1[78].mac_i/mul_out_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    genblk1[78].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[78].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.275     6.202    genblk1[78].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[78].mac_i/mul_out_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.474ns (19.813%)  route 1.918ns (80.187%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  weight_rom_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  weight_rom_address_reg[2]/Q
                         net (fo=12548, unplaced)     0.540     2.423    genblk1[78].mac_i/Q[2]
                         LUT4 (Prop_lut4_I1_O)        0.119     2.542 r  genblk1[78].mac_i/mul_out_reg_i_137__72/O
                         net (fo=2, unplaced)         0.388     2.930    genblk1[78].mac_i/mul_out_reg_i_137__72_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.973 r  genblk1[78].mac_i/mul_out_reg_i_39__77/O
                         net (fo=1, unplaced)         0.334     3.307    genblk1[78].mac_i/mul_out_reg_i_39__77_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.350 r  genblk1[78].mac_i/mul_out_reg_i_14__77/O
                         net (fo=1, unplaced)         0.222     3.572    genblk1[78].mac_i/mul_out_reg_i_14__77_n_0
                         LUT3 (Prop_lut3_I0_O)        0.043     3.615 r  genblk1[78].mac_i/mul_out_reg_i_1__77/O
                         net (fo=6, unplaced)         0.434     4.049    genblk1[78].mac_i/kernels[78][15]
                         DSP48E1                                      r  genblk1[78].mac_i/mul_out_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    genblk1[78].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[78].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.275     6.202    genblk1[78].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[78].mac_i/mul_out_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.474ns (19.813%)  route 1.918ns (80.187%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  weight_rom_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  weight_rom_address_reg[2]/Q
                         net (fo=12548, unplaced)     0.540     2.423    genblk1[78].mac_i/Q[2]
                         LUT4 (Prop_lut4_I1_O)        0.119     2.542 r  genblk1[78].mac_i/mul_out_reg_i_137__72/O
                         net (fo=2, unplaced)         0.388     2.930    genblk1[78].mac_i/mul_out_reg_i_137__72_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.973 r  genblk1[78].mac_i/mul_out_reg_i_39__77/O
                         net (fo=1, unplaced)         0.334     3.307    genblk1[78].mac_i/mul_out_reg_i_39__77_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.350 r  genblk1[78].mac_i/mul_out_reg_i_14__77/O
                         net (fo=1, unplaced)         0.222     3.572    genblk1[78].mac_i/mul_out_reg_i_14__77_n_0
                         LUT3 (Prop_lut3_I0_O)        0.043     3.615 r  genblk1[78].mac_i/mul_out_reg_i_1__77/O
                         net (fo=6, unplaced)         0.434     4.049    genblk1[78].mac_i/kernels[78][15]
                         DSP48E1                                      r  genblk1[78].mac_i/mul_out_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    genblk1[78].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[78].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.275     6.202    genblk1[78].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[78].mac_i/mul_out_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.474ns (19.813%)  route 1.918ns (80.187%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  weight_rom_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  weight_rom_address_reg[2]/Q
                         net (fo=12548, unplaced)     0.540     2.423    genblk1[78].mac_i/Q[2]
                         LUT4 (Prop_lut4_I1_O)        0.119     2.542 r  genblk1[78].mac_i/mul_out_reg_i_137__72/O
                         net (fo=2, unplaced)         0.388     2.930    genblk1[78].mac_i/mul_out_reg_i_137__72_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.973 r  genblk1[78].mac_i/mul_out_reg_i_39__77/O
                         net (fo=1, unplaced)         0.334     3.307    genblk1[78].mac_i/mul_out_reg_i_39__77_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.350 r  genblk1[78].mac_i/mul_out_reg_i_14__77/O
                         net (fo=1, unplaced)         0.222     3.572    genblk1[78].mac_i/mul_out_reg_i_14__77_n_0
                         LUT3 (Prop_lut3_I0_O)        0.043     3.615 r  genblk1[78].mac_i/mul_out_reg_i_1__77/O
                         net (fo=6, unplaced)         0.434     4.049    genblk1[78].mac_i/kernels[78][15]
                         DSP48E1                                      r  genblk1[78].mac_i/mul_out_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    genblk1[78].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[78].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.275     6.202    genblk1[78].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[97].mac_i/mul_out_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.663ns (27.923%)  route 1.711ns (72.077%))
  Logic Levels:           5  (LUT3=1 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  weight_rom_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  weight_rom_address_reg[3]/Q
                         net (fo=10490, unplaced)     0.556     2.439    genblk1[97].mac_i/Q[3]
                         LUT5 (Prop_lut5_I0_O)        0.119     2.558 r  genblk1[97].mac_i/mul_out_reg_i_260__5/O
                         net (fo=1, unplaced)         0.000     2.558    genblk1[97].mac_i/mul_out_reg_i_260__5_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113     2.671 r  genblk1[97].mac_i/mul_out_reg_i_143__60/O
                         net (fo=2, unplaced)         0.255     2.926    genblk1[97].mac_i/mul_out_reg_i_143__60_n_0
                         LUT5 (Prop_lut5_I4_O)        0.119     3.045 r  genblk1[97].mac_i/mul_out_reg_i_47__89/O
                         net (fo=1, unplaced)         0.244     3.289    genblk1[97].mac_i/mul_out_reg_i_47__89_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.332 r  genblk1[97].mac_i/mul_out_reg_i_16__95/O
                         net (fo=1, unplaced)         0.222     3.554    genblk1[97].mac_i/mul_out_reg_i_16__95_n_0
                         LUT3 (Prop_lut3_I1_O)        0.043     3.597 r  genblk1[97].mac_i/mul_out_reg_i_2__96/O
                         net (fo=1, unplaced)         0.434     4.031    genblk1[97].mac_i/kernels[97][11]
                         DSP48E1                                      r  genblk1[97].mac_i/mul_out_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    genblk1[97].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[97].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.275     6.202    genblk1[97].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -4.031    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[97].mac_i/mul_out_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.663ns (27.923%)  route 1.711ns (72.077%))
  Logic Levels:           5  (LUT3=1 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  weight_rom_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  weight_rom_address_reg[3]/Q
                         net (fo=10490, unplaced)     0.556     2.439    genblk1[97].mac_i/Q[3]
                         LUT5 (Prop_lut5_I0_O)        0.119     2.558 r  genblk1[97].mac_i/mul_out_reg_i_260__5/O
                         net (fo=1, unplaced)         0.000     2.558    genblk1[97].mac_i/mul_out_reg_i_260__5_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113     2.671 r  genblk1[97].mac_i/mul_out_reg_i_143__60/O
                         net (fo=2, unplaced)         0.255     2.926    genblk1[97].mac_i/mul_out_reg_i_143__60_n_0
                         LUT5 (Prop_lut5_I4_O)        0.119     3.045 r  genblk1[97].mac_i/mul_out_reg_i_42__95/O
                         net (fo=1, unplaced)         0.244     3.289    genblk1[97].mac_i/mul_out_reg_i_42__95_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.332 r  genblk1[97].mac_i/mul_out_reg_i_14__96/O
                         net (fo=1, unplaced)         0.222     3.554    genblk1[97].mac_i/mul_out_reg_i_14__96_n_0
                         LUT3 (Prop_lut3_I1_O)        0.043     3.597 r  genblk1[97].mac_i/mul_out_reg_i_1__96/O
                         net (fo=6, unplaced)         0.434     4.031    genblk1[97].mac_i/kernels[97][15]
                         DSP48E1                                      r  genblk1[97].mac_i/mul_out_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    genblk1[97].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[97].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.275     6.202    genblk1[97].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -4.031    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[97].mac_i/mul_out_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.663ns (27.923%)  route 1.711ns (72.077%))
  Logic Levels:           5  (LUT3=1 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  weight_rom_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  weight_rom_address_reg[3]/Q
                         net (fo=10490, unplaced)     0.556     2.439    genblk1[97].mac_i/Q[3]
                         LUT5 (Prop_lut5_I0_O)        0.119     2.558 r  genblk1[97].mac_i/mul_out_reg_i_260__5/O
                         net (fo=1, unplaced)         0.000     2.558    genblk1[97].mac_i/mul_out_reg_i_260__5_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113     2.671 r  genblk1[97].mac_i/mul_out_reg_i_143__60/O
                         net (fo=2, unplaced)         0.255     2.926    genblk1[97].mac_i/mul_out_reg_i_143__60_n_0
                         LUT5 (Prop_lut5_I4_O)        0.119     3.045 r  genblk1[97].mac_i/mul_out_reg_i_42__95/O
                         net (fo=1, unplaced)         0.244     3.289    genblk1[97].mac_i/mul_out_reg_i_42__95_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.332 r  genblk1[97].mac_i/mul_out_reg_i_14__96/O
                         net (fo=1, unplaced)         0.222     3.554    genblk1[97].mac_i/mul_out_reg_i_14__96_n_0
                         LUT3 (Prop_lut3_I1_O)        0.043     3.597 r  genblk1[97].mac_i/mul_out_reg_i_1__96/O
                         net (fo=6, unplaced)         0.434     4.031    genblk1[97].mac_i/kernels[97][15]
                         DSP48E1                                      r  genblk1[97].mac_i/mul_out_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    genblk1[97].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[97].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.275     6.202    genblk1[97].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -4.031    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[97].mac_i/mul_out_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.663ns (27.923%)  route 1.711ns (72.077%))
  Logic Levels:           5  (LUT3=1 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  weight_rom_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  weight_rom_address_reg[3]/Q
                         net (fo=10490, unplaced)     0.556     2.439    genblk1[97].mac_i/Q[3]
                         LUT5 (Prop_lut5_I0_O)        0.119     2.558 r  genblk1[97].mac_i/mul_out_reg_i_260__5/O
                         net (fo=1, unplaced)         0.000     2.558    genblk1[97].mac_i/mul_out_reg_i_260__5_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113     2.671 r  genblk1[97].mac_i/mul_out_reg_i_143__60/O
                         net (fo=2, unplaced)         0.255     2.926    genblk1[97].mac_i/mul_out_reg_i_143__60_n_0
                         LUT5 (Prop_lut5_I4_O)        0.119     3.045 r  genblk1[97].mac_i/mul_out_reg_i_42__95/O
                         net (fo=1, unplaced)         0.244     3.289    genblk1[97].mac_i/mul_out_reg_i_42__95_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.332 r  genblk1[97].mac_i/mul_out_reg_i_14__96/O
                         net (fo=1, unplaced)         0.222     3.554    genblk1[97].mac_i/mul_out_reg_i_14__96_n_0
                         LUT3 (Prop_lut3_I1_O)        0.043     3.597 r  genblk1[97].mac_i/mul_out_reg_i_1__96/O
                         net (fo=6, unplaced)         0.434     4.031    genblk1[97].mac_i/kernels[97][15]
                         DSP48E1                                      r  genblk1[97].mac_i/mul_out_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    genblk1[97].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[97].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.275     6.202    genblk1[97].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -4.031    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[97].mac_i/mul_out_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.663ns (27.923%)  route 1.711ns (72.077%))
  Logic Levels:           5  (LUT3=1 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  weight_rom_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  weight_rom_address_reg[3]/Q
                         net (fo=10490, unplaced)     0.556     2.439    genblk1[97].mac_i/Q[3]
                         LUT5 (Prop_lut5_I0_O)        0.119     2.558 r  genblk1[97].mac_i/mul_out_reg_i_260__5/O
                         net (fo=1, unplaced)         0.000     2.558    genblk1[97].mac_i/mul_out_reg_i_260__5_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113     2.671 r  genblk1[97].mac_i/mul_out_reg_i_143__60/O
                         net (fo=2, unplaced)         0.255     2.926    genblk1[97].mac_i/mul_out_reg_i_143__60_n_0
                         LUT5 (Prop_lut5_I4_O)        0.119     3.045 r  genblk1[97].mac_i/mul_out_reg_i_42__95/O
                         net (fo=1, unplaced)         0.244     3.289    genblk1[97].mac_i/mul_out_reg_i_42__95_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.332 r  genblk1[97].mac_i/mul_out_reg_i_14__96/O
                         net (fo=1, unplaced)         0.222     3.554    genblk1[97].mac_i/mul_out_reg_i_14__96_n_0
                         LUT3 (Prop_lut3_I1_O)        0.043     3.597 r  genblk1[97].mac_i/mul_out_reg_i_1__96/O
                         net (fo=6, unplaced)         0.434     4.031    genblk1[97].mac_i/kernels[97][15]
                         DSP48E1                                      r  genblk1[97].mac_i/mul_out_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    genblk1[97].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[97].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.275     6.202    genblk1[97].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -4.031    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[97].mac_i/mul_out_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.663ns (27.923%)  route 1.711ns (72.077%))
  Logic Levels:           5  (LUT3=1 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  weight_rom_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  weight_rom_address_reg[3]/Q
                         net (fo=10490, unplaced)     0.556     2.439    genblk1[97].mac_i/Q[3]
                         LUT5 (Prop_lut5_I0_O)        0.119     2.558 r  genblk1[97].mac_i/mul_out_reg_i_260__5/O
                         net (fo=1, unplaced)         0.000     2.558    genblk1[97].mac_i/mul_out_reg_i_260__5_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113     2.671 r  genblk1[97].mac_i/mul_out_reg_i_143__60/O
                         net (fo=2, unplaced)         0.255     2.926    genblk1[97].mac_i/mul_out_reg_i_143__60_n_0
                         LUT5 (Prop_lut5_I4_O)        0.119     3.045 r  genblk1[97].mac_i/mul_out_reg_i_42__95/O
                         net (fo=1, unplaced)         0.244     3.289    genblk1[97].mac_i/mul_out_reg_i_42__95_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.332 r  genblk1[97].mac_i/mul_out_reg_i_14__96/O
                         net (fo=1, unplaced)         0.222     3.554    genblk1[97].mac_i/mul_out_reg_i_14__96_n_0
                         LUT3 (Prop_lut3_I1_O)        0.043     3.597 r  genblk1[97].mac_i/mul_out_reg_i_1__96/O
                         net (fo=6, unplaced)         0.434     4.031    genblk1[97].mac_i/kernels[97][15]
                         DSP48E1                                      r  genblk1[97].mac_i/mul_out_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    genblk1[97].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[97].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.275     6.202    genblk1[97].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -4.031    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[97].mac_i/mul_out_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.663ns (27.923%)  route 1.711ns (72.077%))
  Logic Levels:           5  (LUT3=1 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  weight_rom_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  weight_rom_address_reg[3]/Q
                         net (fo=10490, unplaced)     0.556     2.439    genblk1[97].mac_i/Q[3]
                         LUT5 (Prop_lut5_I0_O)        0.119     2.558 r  genblk1[97].mac_i/mul_out_reg_i_260__5/O
                         net (fo=1, unplaced)         0.000     2.558    genblk1[97].mac_i/mul_out_reg_i_260__5_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113     2.671 r  genblk1[97].mac_i/mul_out_reg_i_143__60/O
                         net (fo=2, unplaced)         0.255     2.926    genblk1[97].mac_i/mul_out_reg_i_143__60_n_0
                         LUT5 (Prop_lut5_I4_O)        0.119     3.045 r  genblk1[97].mac_i/mul_out_reg_i_42__95/O
                         net (fo=1, unplaced)         0.244     3.289    genblk1[97].mac_i/mul_out_reg_i_42__95_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.332 r  genblk1[97].mac_i/mul_out_reg_i_14__96/O
                         net (fo=1, unplaced)         0.222     3.554    genblk1[97].mac_i/mul_out_reg_i_14__96_n_0
                         LUT3 (Prop_lut3_I1_O)        0.043     3.597 r  genblk1[97].mac_i/mul_out_reg_i_1__96/O
                         net (fo=6, unplaced)         0.434     4.031    genblk1[97].mac_i/kernels[97][15]
                         DSP48E1                                      r  genblk1[97].mac_i/mul_out_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    genblk1[97].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[97].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.275     6.202    genblk1[97].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -4.031    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[95].mac_i/mul_out_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.474ns (20.158%)  route 1.877ns (79.842%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  weight_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  weight_rom_address_reg[1]/Q
                         net (fo=12012, unplaced)     0.556     2.439    genblk1[95].mac_i/Q[1]
                         LUT5 (Prop_lut5_I0_O)        0.119     2.558 r  genblk1[95].mac_i/mul_out_reg_i_66__110/O
                         net (fo=2, unplaced)         0.255     2.813    genblk1[95].mac_i/mul_out_reg_i_66__110_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     2.856 r  genblk1[95].mac_i/mul_out_reg_i_53__90/O
                         net (fo=2, unplaced)         0.388     3.244    genblk1[95].mac_i/mul_out_reg_i_53__90_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     3.287 r  genblk1[95].mac_i/mul_out_reg_i_18__94/O
                         net (fo=1, unplaced)         0.244     3.531    genblk1[95].mac_i/mul_out_reg_i_18__94_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.574 r  genblk1[95].mac_i/mul_out_reg_i_2__94/O
                         net (fo=1, unplaced)         0.434     4.008    genblk1[95].mac_i/kernels[95][11]
                         DSP48E1                                      r  genblk1[95].mac_i/mul_out_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    genblk1[95].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[95].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.275     6.202    genblk1[95].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[95].mac_i/mul_out_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.474ns (20.158%)  route 1.877ns (79.842%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  weight_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  weight_rom_address_reg[1]/Q
                         net (fo=12012, unplaced)     0.556     2.439    genblk1[95].mac_i/Q[1]
                         LUT5 (Prop_lut5_I0_O)        0.119     2.558 r  genblk1[95].mac_i/mul_out_reg_i_66__110/O
                         net (fo=2, unplaced)         0.255     2.813    genblk1[95].mac_i/mul_out_reg_i_66__110_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     2.856 r  genblk1[95].mac_i/mul_out_reg_i_53__90/O
                         net (fo=2, unplaced)         0.388     3.244    genblk1[95].mac_i/mul_out_reg_i_53__90_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     3.287 r  genblk1[95].mac_i/mul_out_reg_i_16__93/O
                         net (fo=1, unplaced)         0.244     3.531    genblk1[95].mac_i/mul_out_reg_i_16__93_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.574 r  genblk1[95].mac_i/mul_out_reg_i_1__94/O
                         net (fo=6, unplaced)         0.434     4.008    genblk1[95].mac_i/kernels[95][15]
                         DSP48E1                                      r  genblk1[95].mac_i/mul_out_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    genblk1[95].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[95].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.275     6.202    genblk1[95].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[95].mac_i/mul_out_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.474ns (20.158%)  route 1.877ns (79.842%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  weight_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  weight_rom_address_reg[1]/Q
                         net (fo=12012, unplaced)     0.556     2.439    genblk1[95].mac_i/Q[1]
                         LUT5 (Prop_lut5_I0_O)        0.119     2.558 r  genblk1[95].mac_i/mul_out_reg_i_66__110/O
                         net (fo=2, unplaced)         0.255     2.813    genblk1[95].mac_i/mul_out_reg_i_66__110_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     2.856 r  genblk1[95].mac_i/mul_out_reg_i_53__90/O
                         net (fo=2, unplaced)         0.388     3.244    genblk1[95].mac_i/mul_out_reg_i_53__90_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     3.287 r  genblk1[95].mac_i/mul_out_reg_i_16__93/O
                         net (fo=1, unplaced)         0.244     3.531    genblk1[95].mac_i/mul_out_reg_i_16__93_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.574 r  genblk1[95].mac_i/mul_out_reg_i_1__94/O
                         net (fo=6, unplaced)         0.434     4.008    genblk1[95].mac_i/kernels[95][15]
                         DSP48E1                                      r  genblk1[95].mac_i/mul_out_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    genblk1[95].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[95].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.275     6.202    genblk1[95].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[95].mac_i/mul_out_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.474ns (20.158%)  route 1.877ns (79.842%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  weight_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  weight_rom_address_reg[1]/Q
                         net (fo=12012, unplaced)     0.556     2.439    genblk1[95].mac_i/Q[1]
                         LUT5 (Prop_lut5_I0_O)        0.119     2.558 r  genblk1[95].mac_i/mul_out_reg_i_66__110/O
                         net (fo=2, unplaced)         0.255     2.813    genblk1[95].mac_i/mul_out_reg_i_66__110_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     2.856 r  genblk1[95].mac_i/mul_out_reg_i_53__90/O
                         net (fo=2, unplaced)         0.388     3.244    genblk1[95].mac_i/mul_out_reg_i_53__90_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     3.287 r  genblk1[95].mac_i/mul_out_reg_i_16__93/O
                         net (fo=1, unplaced)         0.244     3.531    genblk1[95].mac_i/mul_out_reg_i_16__93_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.574 r  genblk1[95].mac_i/mul_out_reg_i_1__94/O
                         net (fo=6, unplaced)         0.434     4.008    genblk1[95].mac_i/kernels[95][15]
                         DSP48E1                                      r  genblk1[95].mac_i/mul_out_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    genblk1[95].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[95].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.275     6.202    genblk1[95].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[95].mac_i/mul_out_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.474ns (20.158%)  route 1.877ns (79.842%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  weight_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  weight_rom_address_reg[1]/Q
                         net (fo=12012, unplaced)     0.556     2.439    genblk1[95].mac_i/Q[1]
                         LUT5 (Prop_lut5_I0_O)        0.119     2.558 r  genblk1[95].mac_i/mul_out_reg_i_66__110/O
                         net (fo=2, unplaced)         0.255     2.813    genblk1[95].mac_i/mul_out_reg_i_66__110_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     2.856 r  genblk1[95].mac_i/mul_out_reg_i_53__90/O
                         net (fo=2, unplaced)         0.388     3.244    genblk1[95].mac_i/mul_out_reg_i_53__90_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     3.287 r  genblk1[95].mac_i/mul_out_reg_i_16__93/O
                         net (fo=1, unplaced)         0.244     3.531    genblk1[95].mac_i/mul_out_reg_i_16__93_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.574 r  genblk1[95].mac_i/mul_out_reg_i_1__94/O
                         net (fo=6, unplaced)         0.434     4.008    genblk1[95].mac_i/kernels[95][15]
                         DSP48E1                                      r  genblk1[95].mac_i/mul_out_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    genblk1[95].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[95].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.275     6.202    genblk1[95].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[95].mac_i/mul_out_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.474ns (20.158%)  route 1.877ns (79.842%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  weight_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  weight_rom_address_reg[1]/Q
                         net (fo=12012, unplaced)     0.556     2.439    genblk1[95].mac_i/Q[1]
                         LUT5 (Prop_lut5_I0_O)        0.119     2.558 r  genblk1[95].mac_i/mul_out_reg_i_66__110/O
                         net (fo=2, unplaced)         0.255     2.813    genblk1[95].mac_i/mul_out_reg_i_66__110_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     2.856 r  genblk1[95].mac_i/mul_out_reg_i_53__90/O
                         net (fo=2, unplaced)         0.388     3.244    genblk1[95].mac_i/mul_out_reg_i_53__90_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     3.287 r  genblk1[95].mac_i/mul_out_reg_i_16__93/O
                         net (fo=1, unplaced)         0.244     3.531    genblk1[95].mac_i/mul_out_reg_i_16__93_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.574 r  genblk1[95].mac_i/mul_out_reg_i_1__94/O
                         net (fo=6, unplaced)         0.434     4.008    genblk1[95].mac_i/kernels[95][15]
                         DSP48E1                                      r  genblk1[95].mac_i/mul_out_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    genblk1[95].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[95].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.275     6.202    genblk1[95].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[95].mac_i/mul_out_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.474ns (20.158%)  route 1.877ns (79.842%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  weight_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  weight_rom_address_reg[1]/Q
                         net (fo=12012, unplaced)     0.556     2.439    genblk1[95].mac_i/Q[1]
                         LUT5 (Prop_lut5_I0_O)        0.119     2.558 r  genblk1[95].mac_i/mul_out_reg_i_66__110/O
                         net (fo=2, unplaced)         0.255     2.813    genblk1[95].mac_i/mul_out_reg_i_66__110_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     2.856 r  genblk1[95].mac_i/mul_out_reg_i_53__90/O
                         net (fo=2, unplaced)         0.388     3.244    genblk1[95].mac_i/mul_out_reg_i_53__90_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     3.287 r  genblk1[95].mac_i/mul_out_reg_i_16__93/O
                         net (fo=1, unplaced)         0.244     3.531    genblk1[95].mac_i/mul_out_reg_i_16__93_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.574 r  genblk1[95].mac_i/mul_out_reg_i_1__94/O
                         net (fo=6, unplaced)         0.434     4.008    genblk1[95].mac_i/kernels[95][15]
                         DSP48E1                                      r  genblk1[95].mac_i/mul_out_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    genblk1[95].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[95].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.275     6.202    genblk1[95].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[86].mac_i/mul_out_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.620ns (26.401%)  route 1.728ns (73.599%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  weight_rom_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  weight_rom_address_reg[5]/Q
                         net (fo=10357, unplaced)     0.540     2.423    genblk1[86].mac_i/Q[5]
                         LUT3 (Prop_lut3_I0_O)        0.119     2.542 r  genblk1[86].mac_i/mul_out_reg_i_149__51/O
                         net (fo=1, unplaced)         0.377     2.919    genblk1[86].mac_i/mul_out_reg_i_149__51_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.962 r  genblk1[86].mac_i/mul_out_reg_i_50__82/O
                         net (fo=1, unplaced)         0.000     2.962    genblk1[86].mac_i/mul_out_reg_i_50__82_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113     3.075 r  genblk1[86].mac_i/mul_out_reg_i_17__85/O
                         net (fo=1, unplaced)         0.377     3.452    genblk1[86].mac_i/mul_out_reg_i_17__85_n_0
                         LUT5 (Prop_lut5_I0_O)        0.119     3.571 r  genblk1[86].mac_i/mul_out_reg_i_2__85/O
                         net (fo=1, unplaced)         0.434     4.005    genblk1[86].mac_i/kernels[86][11]
                         DSP48E1                                      r  genblk1[86].mac_i/mul_out_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    genblk1[86].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[86].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.275     6.202    genblk1[86].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -4.005    
  -------------------------------------------------------------------
                         slack                                  2.196    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[4].mac_i/mul_out_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.620ns (26.639%)  route 1.707ns (73.361%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  weight_rom_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  weight_rom_address_reg[4]/Q
                         net (fo=10976, unplaced)     0.641     2.524    genblk1[4].mac_i/Q[4]
                         LUT6 (Prop_lut6_I0_O)        0.119     2.643 r  genblk1[4].mac_i/mul_out_reg_i_149__3/O
                         net (fo=1, unplaced)         0.377     3.020    genblk1[4].mac_i/mul_out_reg_i_149__3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.063 r  genblk1[4].mac_i/mul_out_reg_i_50__2/O
                         net (fo=1, unplaced)         0.000     3.063    genblk1[4].mac_i/mul_out_reg_i_50__2_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113     3.176 r  genblk1[4].mac_i/mul_out_reg_i_16__3/O
                         net (fo=2, unplaced)         0.255     3.431    genblk1[4].mac_i/mul_out_reg_i_16__3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.119     3.550 r  genblk1[4].mac_i/mul_out_reg_i_2__3/O
                         net (fo=1, unplaced)         0.434     3.984    genblk1[4].mac_i/kernels[4][11]
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    genblk1[4].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.275     6.202    genblk1[4].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -3.984    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[4].mac_i/mul_out_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.620ns (26.639%)  route 1.707ns (73.361%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  weight_rom_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  weight_rom_address_reg[4]/Q
                         net (fo=10976, unplaced)     0.641     2.524    genblk1[4].mac_i/Q[4]
                         LUT6 (Prop_lut6_I0_O)        0.119     2.643 r  genblk1[4].mac_i/mul_out_reg_i_149__3/O
                         net (fo=1, unplaced)         0.377     3.020    genblk1[4].mac_i/mul_out_reg_i_149__3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.063 r  genblk1[4].mac_i/mul_out_reg_i_50__2/O
                         net (fo=1, unplaced)         0.000     3.063    genblk1[4].mac_i/mul_out_reg_i_50__2_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113     3.176 r  genblk1[4].mac_i/mul_out_reg_i_16__3/O
                         net (fo=2, unplaced)         0.255     3.431    genblk1[4].mac_i/mul_out_reg_i_16__3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.119     3.550 r  genblk1[4].mac_i/mul_out_reg_i_1__3/O
                         net (fo=6, unplaced)         0.434     3.984    genblk1[4].mac_i/kernels[4][15]
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    genblk1[4].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.275     6.202    genblk1[4].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -3.984    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[4].mac_i/mul_out_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.620ns (26.639%)  route 1.707ns (73.361%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  weight_rom_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  weight_rom_address_reg[4]/Q
                         net (fo=10976, unplaced)     0.641     2.524    genblk1[4].mac_i/Q[4]
                         LUT6 (Prop_lut6_I0_O)        0.119     2.643 r  genblk1[4].mac_i/mul_out_reg_i_149__3/O
                         net (fo=1, unplaced)         0.377     3.020    genblk1[4].mac_i/mul_out_reg_i_149__3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.063 r  genblk1[4].mac_i/mul_out_reg_i_50__2/O
                         net (fo=1, unplaced)         0.000     3.063    genblk1[4].mac_i/mul_out_reg_i_50__2_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113     3.176 r  genblk1[4].mac_i/mul_out_reg_i_16__3/O
                         net (fo=2, unplaced)         0.255     3.431    genblk1[4].mac_i/mul_out_reg_i_16__3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.119     3.550 r  genblk1[4].mac_i/mul_out_reg_i_1__3/O
                         net (fo=6, unplaced)         0.434     3.984    genblk1[4].mac_i/kernels[4][15]
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    genblk1[4].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.275     6.202    genblk1[4].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -3.984    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[4].mac_i/mul_out_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.620ns (26.639%)  route 1.707ns (73.361%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  weight_rom_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  weight_rom_address_reg[4]/Q
                         net (fo=10976, unplaced)     0.641     2.524    genblk1[4].mac_i/Q[4]
                         LUT6 (Prop_lut6_I0_O)        0.119     2.643 r  genblk1[4].mac_i/mul_out_reg_i_149__3/O
                         net (fo=1, unplaced)         0.377     3.020    genblk1[4].mac_i/mul_out_reg_i_149__3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.063 r  genblk1[4].mac_i/mul_out_reg_i_50__2/O
                         net (fo=1, unplaced)         0.000     3.063    genblk1[4].mac_i/mul_out_reg_i_50__2_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113     3.176 r  genblk1[4].mac_i/mul_out_reg_i_16__3/O
                         net (fo=2, unplaced)         0.255     3.431    genblk1[4].mac_i/mul_out_reg_i_16__3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.119     3.550 r  genblk1[4].mac_i/mul_out_reg_i_1__3/O
                         net (fo=6, unplaced)         0.434     3.984    genblk1[4].mac_i/kernels[4][15]
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    genblk1[4].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.275     6.202    genblk1[4].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -3.984    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[4].mac_i/mul_out_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.620ns (26.639%)  route 1.707ns (73.361%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  weight_rom_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  weight_rom_address_reg[4]/Q
                         net (fo=10976, unplaced)     0.641     2.524    genblk1[4].mac_i/Q[4]
                         LUT6 (Prop_lut6_I0_O)        0.119     2.643 r  genblk1[4].mac_i/mul_out_reg_i_149__3/O
                         net (fo=1, unplaced)         0.377     3.020    genblk1[4].mac_i/mul_out_reg_i_149__3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.063 r  genblk1[4].mac_i/mul_out_reg_i_50__2/O
                         net (fo=1, unplaced)         0.000     3.063    genblk1[4].mac_i/mul_out_reg_i_50__2_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113     3.176 r  genblk1[4].mac_i/mul_out_reg_i_16__3/O
                         net (fo=2, unplaced)         0.255     3.431    genblk1[4].mac_i/mul_out_reg_i_16__3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.119     3.550 r  genblk1[4].mac_i/mul_out_reg_i_1__3/O
                         net (fo=6, unplaced)         0.434     3.984    genblk1[4].mac_i/kernels[4][15]
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    genblk1[4].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.275     6.202    genblk1[4].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -3.984    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[4].mac_i/mul_out_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.620ns (26.639%)  route 1.707ns (73.361%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  weight_rom_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  weight_rom_address_reg[4]/Q
                         net (fo=10976, unplaced)     0.641     2.524    genblk1[4].mac_i/Q[4]
                         LUT6 (Prop_lut6_I0_O)        0.119     2.643 r  genblk1[4].mac_i/mul_out_reg_i_149__3/O
                         net (fo=1, unplaced)         0.377     3.020    genblk1[4].mac_i/mul_out_reg_i_149__3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.063 r  genblk1[4].mac_i/mul_out_reg_i_50__2/O
                         net (fo=1, unplaced)         0.000     3.063    genblk1[4].mac_i/mul_out_reg_i_50__2_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113     3.176 r  genblk1[4].mac_i/mul_out_reg_i_16__3/O
                         net (fo=2, unplaced)         0.255     3.431    genblk1[4].mac_i/mul_out_reg_i_16__3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.119     3.550 r  genblk1[4].mac_i/mul_out_reg_i_1__3/O
                         net (fo=6, unplaced)         0.434     3.984    genblk1[4].mac_i/kernels[4][15]
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    genblk1[4].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.275     6.202    genblk1[4].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -3.984    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[4].mac_i/mul_out_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.620ns (26.639%)  route 1.707ns (73.361%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  weight_rom_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  weight_rom_address_reg[4]/Q
                         net (fo=10976, unplaced)     0.641     2.524    genblk1[4].mac_i/Q[4]
                         LUT6 (Prop_lut6_I0_O)        0.119     2.643 r  genblk1[4].mac_i/mul_out_reg_i_149__3/O
                         net (fo=1, unplaced)         0.377     3.020    genblk1[4].mac_i/mul_out_reg_i_149__3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.063 r  genblk1[4].mac_i/mul_out_reg_i_50__2/O
                         net (fo=1, unplaced)         0.000     3.063    genblk1[4].mac_i/mul_out_reg_i_50__2_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113     3.176 r  genblk1[4].mac_i/mul_out_reg_i_16__3/O
                         net (fo=2, unplaced)         0.255     3.431    genblk1[4].mac_i/mul_out_reg_i_16__3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.119     3.550 r  genblk1[4].mac_i/mul_out_reg_i_1__3/O
                         net (fo=6, unplaced)         0.434     3.984    genblk1[4].mac_i/kernels[4][15]
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    genblk1[4].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.275     6.202    genblk1[4].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -3.984    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[52].mac_i/mul_out_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.474ns (20.542%)  route 1.833ns (79.458%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  weight_rom_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  weight_rom_address_reg[6]/Q
                         net (fo=6795, unplaced)      0.556     2.439    genblk1[52].mac_i/Q[6]
                         LUT5 (Prop_lut5_I0_O)        0.119     2.558 r  genblk1[52].mac_i/mul_out_reg_i_158__30/O
                         net (fo=1, unplaced)         0.244     2.802    genblk1[52].mac_i/mul_out_reg_i_158__30_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     2.845 r  genblk1[52].mac_i/mul_out_reg_i_54__48/O
                         net (fo=1, unplaced)         0.377     3.222    genblk1[52].mac_i/mul_out_reg_i_54__48_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.265 r  genblk1[52].mac_i/mul_out_reg_i_18__51/O
                         net (fo=1, unplaced)         0.222     3.487    genblk1[52].mac_i/mul_out_reg_i_18__51_n_0
                         LUT3 (Prop_lut3_I0_O)        0.043     3.530 r  genblk1[52].mac_i/mul_out_reg_i_2__51/O
                         net (fo=1, unplaced)         0.434     3.964    genblk1[52].mac_i/kernels[52][12]
                         DSP48E1                                      r  genblk1[52].mac_i/mul_out_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    genblk1[52].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[52].mac_i/mul_out_reg/CLK
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.275     6.202    genblk1[52].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -3.964    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=2, unplaced)         0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[0][1]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[0][1]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[0][1]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[0][1]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[0][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[0][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[0][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[0][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[0][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[0][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[0][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[0][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[0][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[0][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[0][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[0][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[0][15]_i_3/O[3]
                         net (fo=2, unplaced)         0.264     3.422    p_1_in
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[0][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm
                         FDRE                                         r  ofm_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][0]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[0][10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=2, unplaced)         0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[0][1]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[0][1]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[0][1]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[0][1]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[0][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[0][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[0][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[0][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[0][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[0][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[0][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[0][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[0][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[0][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[0][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[0][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[0][15]_i_3/O[3]
                         net (fo=2, unplaced)         0.264     3.422    p_1_in
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[0][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm
                         FDRE                                         r  ofm_reg[0][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][10]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[0][10]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[0][11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=2, unplaced)         0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[0][1]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[0][1]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[0][1]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[0][1]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[0][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[0][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[0][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[0][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[0][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[0][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[0][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[0][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[0][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[0][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[0][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[0][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[0][15]_i_3/O[3]
                         net (fo=2, unplaced)         0.264     3.422    p_1_in
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[0][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm
                         FDRE                                         r  ofm_reg[0][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][11]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[0][11]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[0][12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=2, unplaced)         0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[0][1]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[0][1]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[0][1]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[0][1]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[0][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[0][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[0][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[0][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[0][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[0][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[0][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[0][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[0][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[0][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[0][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[0][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[0][15]_i_3/O[3]
                         net (fo=2, unplaced)         0.264     3.422    p_1_in
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[0][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm
                         FDRE                                         r  ofm_reg[0][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][12]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[0][12]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[0][13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=2, unplaced)         0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[0][1]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[0][1]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[0][1]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[0][1]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[0][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[0][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[0][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[0][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[0][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[0][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[0][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[0][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[0][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[0][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[0][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[0][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[0][15]_i_3/O[3]
                         net (fo=2, unplaced)         0.264     3.422    p_1_in
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[0][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm
                         FDRE                                         r  ofm_reg[0][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][13]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[0][13]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[0][14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=2, unplaced)         0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[0][1]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[0][1]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[0][1]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[0][1]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[0][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[0][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[0][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[0][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[0][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[0][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[0][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[0][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[0][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[0][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[0][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[0][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[0][15]_i_3/O[3]
                         net (fo=2, unplaced)         0.264     3.422    p_1_in
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[0][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm
                         FDRE                                         r  ofm_reg[0][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][14]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[0][14]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[0][15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=2, unplaced)         0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[0][1]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[0][1]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[0][1]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[0][1]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[0][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[0][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[0][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[0][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[0][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[0][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[0][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[0][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[0][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[0][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[0][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[0][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[0][15]_i_3/O[3]
                         net (fo=2, unplaced)         0.264     3.422    p_1_in
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[0][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm
                         FDRE                                         r  ofm_reg[0][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][15]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[0][15]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=2, unplaced)         0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[0][1]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[0][1]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[0][1]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[0][1]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[0][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[0][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[0][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[0][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[0][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[0][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[0][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[0][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[0][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[0][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[0][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[0][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[0][15]_i_3/O[3]
                         net (fo=2, unplaced)         0.264     3.422    p_1_in
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[0][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm
                         FDRE                                         r  ofm_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][1]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=2, unplaced)         0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[0][1]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[0][1]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[0][1]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[0][1]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[0][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[0][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[0][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[0][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[0][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[0][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[0][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[0][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[0][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[0][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[0][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[0][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[0][15]_i_3/O[3]
                         net (fo=2, unplaced)         0.264     3.422    p_1_in
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[0][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm
                         FDRE                                         r  ofm_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][2]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=2, unplaced)         0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[0][1]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[0][1]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[0][1]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[0][1]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[0][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[0][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[0][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[0][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[0][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[0][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[0][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[0][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[0][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[0][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[0][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[0][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[0][15]_i_3/O[3]
                         net (fo=2, unplaced)         0.264     3.422    p_1_in
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[0][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm
                         FDRE                                         r  ofm_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][3]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[0][4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=2, unplaced)         0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[0][1]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[0][1]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[0][1]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[0][1]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[0][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[0][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[0][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[0][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[0][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[0][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[0][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[0][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[0][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[0][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[0][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[0][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[0][15]_i_3/O[3]
                         net (fo=2, unplaced)         0.264     3.422    p_1_in
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[0][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm
                         FDRE                                         r  ofm_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][4]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[0][5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=2, unplaced)         0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[0][1]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[0][1]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[0][1]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[0][1]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[0][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[0][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[0][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[0][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[0][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[0][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[0][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[0][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[0][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[0][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[0][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[0][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[0][15]_i_3/O[3]
                         net (fo=2, unplaced)         0.264     3.422    p_1_in
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[0][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm
                         FDRE                                         r  ofm_reg[0][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][5]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[0][6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=2, unplaced)         0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[0][1]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[0][1]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[0][1]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[0][1]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[0][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[0][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[0][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[0][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[0][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[0][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[0][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[0][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[0][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[0][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[0][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[0][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[0][15]_i_3/O[3]
                         net (fo=2, unplaced)         0.264     3.422    p_1_in
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[0][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm
                         FDRE                                         r  ofm_reg[0][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][6]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[0][7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=2, unplaced)         0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[0][1]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[0][1]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[0][1]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[0][1]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[0][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[0][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[0][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[0][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[0][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[0][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[0][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[0][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[0][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[0][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[0][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[0][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[0][15]_i_3/O[3]
                         net (fo=2, unplaced)         0.264     3.422    p_1_in
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[0][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm
                         FDRE                                         r  ofm_reg[0][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][7]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[0][8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=2, unplaced)         0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[0][1]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[0][1]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[0][1]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[0][1]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[0][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[0][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[0][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[0][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[0][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[0][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[0][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[0][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[0][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[0][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[0][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[0][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[0][15]_i_3/O[3]
                         net (fo=2, unplaced)         0.264     3.422    p_1_in
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[0][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm
                         FDRE                                         r  ofm_reg[0][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][8]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[0].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[0][9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    genblk1[0].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[0].mac_i/mul_out_reg/P[1]
                         net (fo=2, unplaced)         0.434     2.415    genblk1[0].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[0].mac_i/ofm[0][1]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[0].mac_i/ofm[0][1]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[0].mac_i/ofm_reg[0][1]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[0].mac_i/ofm_reg[0][1]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[0].mac_i/ofm_reg[0][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[0].mac_i/ofm_reg[0][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[0].mac_i/ofm_reg[0][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[0].mac_i/ofm_reg[0][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[0].mac_i/ofm_reg[0][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[0].mac_i/ofm_reg[0][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[0].mac_i/ofm_reg[0][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[0].mac_i/ofm_reg[0][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[0].mac_i/ofm_reg[0][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[0].mac_i/ofm_reg[0][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[0].mac_i/ofm_reg[0][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[0].mac_i/ofm_reg[0][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[0].mac_i/ofm_reg[0][15]_i_3/O[3]
                         net (fo=2, unplaced)         0.264     3.422    p_1_in
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[0][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm
                         FDRE                                         r  ofm_reg[0][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][9]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[101].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[101][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    genblk1[101].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[101].mac_i/mul_out_reg/P[1]
                         net (fo=2, unplaced)         0.434     2.415    genblk1[101].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[101].mac_i/ofm[101][1]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[101].mac_i/ofm[101][1]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[101].mac_i/ofm_reg[101][1]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[101].mac_i/ofm_reg[101][1]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[101].mac_i/ofm_reg[101][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[101].mac_i/ofm_reg[101][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[101].mac_i/ofm_reg[101][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[101].mac_i/ofm_reg[101][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[101].mac_i/ofm_reg[101][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[101].mac_i/ofm_reg[101][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[101].mac_i/ofm_reg[101][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[101].mac_i/ofm_reg[101][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[101].mac_i/ofm_reg[101][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[101].mac_i/ofm_reg[101][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[101].mac_i/ofm_reg[101][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[101].mac_i/ofm_reg[101][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[101].mac_i/ofm_reg[101][15]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[101][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[101][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[101][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[101][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[101][0]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[101][0]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[101].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[101][10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    genblk1[101].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[101].mac_i/mul_out_reg/P[1]
                         net (fo=2, unplaced)         0.434     2.415    genblk1[101].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[101].mac_i/ofm[101][1]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[101].mac_i/ofm[101][1]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[101].mac_i/ofm_reg[101][1]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[101].mac_i/ofm_reg[101][1]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[101].mac_i/ofm_reg[101][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[101].mac_i/ofm_reg[101][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[101].mac_i/ofm_reg[101][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[101].mac_i/ofm_reg[101][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[101].mac_i/ofm_reg[101][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[101].mac_i/ofm_reg[101][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[101].mac_i/ofm_reg[101][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[101].mac_i/ofm_reg[101][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[101].mac_i/ofm_reg[101][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[101].mac_i/ofm_reg[101][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[101].mac_i/ofm_reg[101][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[101].mac_i/ofm_reg[101][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[101].mac_i/ofm_reg[101][15]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[101][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[101][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[101][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[101][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[101][10]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[101][10]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[101].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[101][11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    genblk1[101].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[101].mac_i/mul_out_reg/P[1]
                         net (fo=2, unplaced)         0.434     2.415    genblk1[101].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[101].mac_i/ofm[101][1]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[101].mac_i/ofm[101][1]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[101].mac_i/ofm_reg[101][1]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[101].mac_i/ofm_reg[101][1]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[101].mac_i/ofm_reg[101][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[101].mac_i/ofm_reg[101][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[101].mac_i/ofm_reg[101][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[101].mac_i/ofm_reg[101][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[101].mac_i/ofm_reg[101][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[101].mac_i/ofm_reg[101][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[101].mac_i/ofm_reg[101][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[101].mac_i/ofm_reg[101][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[101].mac_i/ofm_reg[101][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[101].mac_i/ofm_reg[101][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[101].mac_i/ofm_reg[101][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[101].mac_i/ofm_reg[101][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[101].mac_i/ofm_reg[101][15]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[101][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[101][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[101][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[101][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[101][11]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[101][11]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[101].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[101][12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    genblk1[101].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[101].mac_i/mul_out_reg/P[1]
                         net (fo=2, unplaced)         0.434     2.415    genblk1[101].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[101].mac_i/ofm[101][1]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[101].mac_i/ofm[101][1]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[101].mac_i/ofm_reg[101][1]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[101].mac_i/ofm_reg[101][1]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[101].mac_i/ofm_reg[101][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[101].mac_i/ofm_reg[101][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[101].mac_i/ofm_reg[101][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[101].mac_i/ofm_reg[101][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[101].mac_i/ofm_reg[101][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[101].mac_i/ofm_reg[101][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[101].mac_i/ofm_reg[101][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[101].mac_i/ofm_reg[101][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[101].mac_i/ofm_reg[101][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[101].mac_i/ofm_reg[101][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[101].mac_i/ofm_reg[101][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[101].mac_i/ofm_reg[101][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[101].mac_i/ofm_reg[101][15]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[101][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[101][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[101][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[101][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[101][12]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[101][12]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 genblk1[101].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[101][13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 1.187ns (52.074%)  route 1.092ns (47.926%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.584     1.657    genblk1[101].mac_i/clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1[101].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     1.981 f  genblk1[101].mac_i/mul_out_reg/P[1]
                         net (fo=2, unplaced)         0.434     2.415    genblk1[101].mac_i/mul_out_reg_n_104
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[101].mac_i/ofm[101][1]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[101].mac_i/ofm[101][1]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[101].mac_i/ofm_reg[101][1]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[101].mac_i/ofm_reg[101][1]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[101].mac_i/ofm_reg[101][1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[101].mac_i/ofm_reg[101][1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[101].mac_i/ofm_reg[101][1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[101].mac_i/ofm_reg[101][1]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[101].mac_i/ofm_reg[101][1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[101].mac_i/ofm_reg[101][1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[101].mac_i/ofm_reg[101][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[101].mac_i/ofm_reg[101][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[101].mac_i/ofm_reg[101][9]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[101].mac_i/ofm_reg[101][9]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[101].mac_i/ofm_reg[101][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[101].mac_i/ofm_reg[101][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.158 r  genblk1[101].mac_i/ofm_reg[101][15]_i_2/O[3]
                         net (fo=2, unplaced)         0.264     3.422    ofmw2[101][31]
                         LUT4 (Prop_lut4_I3_O)        0.120     3.542 r  ofm[101][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.936    ofm[101][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[101][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=1964, unplaced)      0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[101][13]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[101][13]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  2.246    




