Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Mar 18 16:37:08 2015
| Host         : lazarus running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing_summary -file postroute.timing_summary.rpt
| Design       : LU8PEEng
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: compBlock/curWriteByteEn0Reg1_reg[30]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: compBlock/curWriteByteEn1Reg1_reg[30]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[10]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[11]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[12]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[13]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[14]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[15]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[16]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[17]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[18]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[19]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[1]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[20]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[21]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[22]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[23]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[24]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[25]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[26]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[27]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[28]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[29]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[2]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[30]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[31]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[3]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[4]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[5]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[6]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[7]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[8]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[9]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[10]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[11]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[12]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[13]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[14]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[15]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[16]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[17]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[18]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[19]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[1]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[20]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[21]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[22]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[23]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[24]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[25]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[26]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[27]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[28]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[29]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[2]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[30]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[31]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[3]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[4]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[5]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[6]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[7]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[8]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 576 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 113 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 93 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.062        0.000                      0                 8091        0.063        0.000                      0                 8091       21.326        0.000                       0                  5350  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 22.000}     44.000          22.727          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.062        0.000                      0                 8091        0.063        0.000                      0                 8091       21.326        0.000                       0                  5350  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 compBlock/rec/d_man_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            compBlock/multOperand_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.000ns  (clk rise@44.000ns - clk rise@0.000ns)
  Data Path Delay:        43.913ns  (logic 14.107ns (32.125%)  route 29.806ns (67.875%))
  Logic Levels:           146  (CARRY4=97 LUT2=1 LUT3=5 LUT4=5 LUT5=17 LUT6=21)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 47.140 - 44.000 ) 
    Source Clock Delay      (SCD):    3.481ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.586     0.586 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.711     2.297    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, routed)        1.104     3.481    compBlock/rec/clk_IBUF_BUFG
    SLICE_X55Y159                                                     r  compBlock/rec/d_man_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y159        FDRE (Prop_fdre_C_Q)         0.216     3.697 f  compBlock/rec/d_man_reg[1]/Q
                         net (fo=70, routed)          0.388     4.085    compBlock/rec/d_man[1]
    SLICE_X53Y157        LUT2 (Prop_lut2_I0_O)        0.043     4.128 r  compBlock/rec/multOperand[0]_i_93/O
                         net (fo=1, routed)           0.000     4.128    compBlock/rec/n_0_multOperand[0]_i_93
    SLICE_X53Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.379 r  compBlock/rec/multOperand_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.379    compBlock/rec/n_0_multOperand_reg[0]_i_39
    SLICE_X53Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.428 r  compBlock/rec/multOperand_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.428    compBlock/rec/n_0_multOperand_reg[0]_i_13
    SLICE_X53Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.477 r  compBlock/rec/multOperand_reg[0]_i_3/CO[3]
                         net (fo=246, routed)         0.776     5.253    compBlock/rec/div_man[23]
    SLICE_X53Y162        LUT4 (Prop_lut4_I1_O)        0.043     5.296 r  compBlock/rec/multOperand[30]_i_145/O
                         net (fo=1, routed)           0.000     5.296    compBlock/rec/n_0_multOperand[30]_i_145
    SLICE_X53Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     5.483 r  compBlock/rec/multOperand_reg[30]_i_59/CO[3]
                         net (fo=1, routed)           0.000     5.483    compBlock/rec/n_0_multOperand_reg[30]_i_59
    SLICE_X53Y163        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.610 r  compBlock/rec/multOperand_reg[30]_i_16/CO[0]
                         net (fo=181, routed)         0.560     6.171    compBlock/rec/CO[0]
    SLICE_X52Y158        LUT5 (Prop_lut5_I2_O)        0.130     6.301 r  compBlock/rec/multOperand[30]_i_482/O
                         net (fo=1, routed)           0.354     6.655    compBlock/rec/n_0_multOperand[30]_i_482
    SLICE_X51Y160        LUT6 (Prop_lut6_I5_O)        0.043     6.698 r  compBlock/rec/multOperand[30]_i_280/O
                         net (fo=1, routed)           0.302     7.000    compBlock/rec/n_0_multOperand[30]_i_280
    SLICE_X52Y160        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     7.184 r  compBlock/rec/multOperand_reg[30]_i_130/CO[3]
                         net (fo=1, routed)           0.000     7.184    compBlock/rec/n_0_multOperand_reg[30]_i_130
    SLICE_X52Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.233 r  compBlock/rec/multOperand_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.233    compBlock/rec/n_0_multOperand_reg[30]_i_56
    SLICE_X52Y162        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     7.360 r  compBlock/rec/multOperand_reg[30]_i_15/CO[0]
                         net (fo=144, routed)         0.351     7.712    compBlock/rec/O2[0]
    SLICE_X55Y165        LUT6 (Prop_lut6_I1_O)        0.130     7.842 f  compBlock/rec/multOperand[30]_i_369/O
                         net (fo=3, routed)           0.526     8.368    compBlock/rec/n_0_multOperand[30]_i_369
    SLICE_X60Y159        LUT5 (Prop_lut5_I0_O)        0.043     8.411 r  compBlock/rec/multOperand[30]_i_185/O
                         net (fo=1, routed)           0.294     8.705    compBlock/rec/n_0_multOperand[30]_i_185
    SLICE_X59Y162        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     8.889 r  compBlock/rec/multOperand_reg[30]_i_89/CO[3]
                         net (fo=1, routed)           0.000     8.889    compBlock/rec/n_0_multOperand_reg[30]_i_89
    SLICE_X59Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.938 r  compBlock/rec/multOperand_reg[30]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.938    compBlock/rec/n_0_multOperand_reg[30]_i_39
    SLICE_X59Y164        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075     9.013 r  compBlock/rec/multOperand_reg[30]_i_12/CO[1]
                         net (fo=184, routed)         0.595     9.608    compBlock/rec/O1[11]
    SLICE_X63Y161        LUT3 (Prop_lut3_I1_O)        0.128     9.736 f  compBlock/rec/multOperand[30]_i_465/O
                         net (fo=1, routed)           0.413    10.149    compBlock/rec/n_0_multOperand[30]_i_465
    SLICE_X63Y161        LUT5 (Prop_lut5_I0_O)        0.131    10.280 r  compBlock/rec/multOperand[30]_i_268/O
                         net (fo=1, routed)           0.341    10.621    compBlock/rec/n_0_multOperand[30]_i_268
    SLICE_X60Y161        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262    10.883 r  compBlock/rec/multOperand_reg[30]_i_120/CO[3]
                         net (fo=1, routed)           0.000    10.883    compBlock/rec/n_0_multOperand_reg[30]_i_120
    SLICE_X60Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.932 r  compBlock/rec/multOperand_reg[30]_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.932    compBlock/rec/n_0_multOperand_reg[30]_i_51
    SLICE_X60Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    11.007 r  compBlock/rec/multOperand_reg[30]_i_14/CO[1]
                         net (fo=164, routed)         0.503    11.509    compBlock/rec/O1[10]
    SLICE_X57Y165        LUT3 (Prop_lut3_I1_O)        0.128    11.637 r  compBlock/rec/multOperand[30]_i_429/O
                         net (fo=1, routed)           0.369    12.006    compBlock/rec/n_0_multOperand[30]_i_429
    SLICE_X62Y165        LUT5 (Prop_lut5_I3_O)        0.131    12.137 r  compBlock/rec/multOperand[30]_i_220/O
                         net (fo=1, routed)           0.379    12.516    compBlock/rec/n_0_multOperand[30]_i_220
    SLICE_X60Y165        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262    12.778 r  compBlock/rec/multOperand_reg[30]_i_103/CO[3]
                         net (fo=1, routed)           0.000    12.778    compBlock/rec/n_0_multOperand_reg[30]_i_103
    SLICE_X60Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.827 r  compBlock/rec/multOperand_reg[30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    12.827    compBlock/rec/n_0_multOperand_reg[30]_i_44
    SLICE_X60Y167        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    12.934 r  compBlock/rec/multOperand_reg[30]_i_13/CO[2]
                         net (fo=191, routed)         0.382    13.316    compBlock/rec/O1[9]
    SLICE_X62Y170        LUT3 (Prop_lut3_I1_O)        0.127    13.443 f  compBlock/rec/multOperand[23]_i_576/O
                         net (fo=3, routed)           0.393    13.836    compBlock/rec/n_0_multOperand[23]_i_576
    SLICE_X63Y166        LUT6 (Prop_lut6_I5_O)        0.127    13.963 r  compBlock/rec/multOperand[23]_i_369/O
                         net (fo=1, routed)           0.292    14.255    compBlock/rec/n_0_multOperand[23]_i_369
    SLICE_X62Y166        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187    14.442 r  compBlock/rec/multOperand_reg[23]_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.442    compBlock/rec/n_0_multOperand_reg[23]_i_160
    SLICE_X62Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.492 r  compBlock/rec/multOperand_reg[23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    14.492    compBlock/rec/n_0_multOperand_reg[23]_i_62
    SLICE_X62Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.542 r  compBlock/rec/multOperand_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.542    compBlock/rec/n_0_multOperand_reg[23]_i_14
    SLICE_X62Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    14.649 r  compBlock/rec/multOperand_reg[23]_i_5/CO[2]
                         net (fo=177, routed)         0.600    15.249    compBlock/rec/O1[8]
    SLICE_X64Y160        LUT5 (Prop_lut5_I1_O)        0.122    15.371 r  compBlock/rec/multOperand[23]_i_410/O
                         net (fo=9, routed)           0.182    15.554    compBlock/rec/n_0_multOperand[23]_i_410
    SLICE_X65Y162        LUT6 (Prop_lut6_I0_O)        0.043    15.597 r  compBlock/rec/multOperand[23]_i_436/O
                         net (fo=1, routed)           0.259    15.855    compBlock/rec/n_0_multOperand[23]_i_436
    SLICE_X65Y164        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184    16.039 r  compBlock/rec/multOperand_reg[23]_i_240/CO[3]
                         net (fo=1, routed)           0.000    16.039    compBlock/rec/n_0_multOperand_reg[23]_i_240
    SLICE_X65Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.088 r  compBlock/rec/multOperand_reg[23]_i_100/CO[3]
                         net (fo=1, routed)           0.000    16.088    compBlock/rec/n_0_multOperand_reg[23]_i_100
    SLICE_X65Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.137 r  compBlock/rec/multOperand_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.137    compBlock/rec/n_0_multOperand_reg[23]_i_30
    SLICE_X65Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.186 r  compBlock/rec/multOperand_reg[23]_i_7/CO[3]
                         net (fo=201, routed)         0.860    17.047    compBlock/rec/div_man[16]
    SLICE_X66Y161        LUT6 (Prop_lut6_I1_O)        0.043    17.090 r  compBlock/rec/multOperand[23]_i_598/O
                         net (fo=11, routed)          0.337    17.427    compBlock/rec/n_0_multOperand[23]_i_598
    SLICE_X66Y163        LUT4 (Prop_lut4_I3_O)        0.043    17.470 r  compBlock/rec/multOperand[23]_i_401/O
                         net (fo=1, routed)           0.000    17.470    compBlock/rec/n_0_multOperand[23]_i_401
    SLICE_X66Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    17.716 r  compBlock/rec/multOperand_reg[23]_i_192/CO[3]
                         net (fo=1, routed)           0.000    17.716    compBlock/rec/n_0_multOperand_reg[23]_i_192
    SLICE_X66Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.766 r  compBlock/rec/multOperand_reg[23]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.766    compBlock/rec/n_0_multOperand_reg[23]_i_79
    SLICE_X66Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.816 r  compBlock/rec/multOperand_reg[23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.816    compBlock/rec/n_0_multOperand_reg[23]_i_21
    SLICE_X66Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.866 r  compBlock/rec/multOperand_reg[23]_i_6/CO[3]
                         net (fo=187, routed)         0.816    18.682    compBlock/rec/div_man[15]
    SLICE_X71Y158        LUT5 (Prop_lut5_I1_O)        0.043    18.725 r  compBlock/rec/multOperand[22]_i_162/O
                         net (fo=9, routed)           0.440    19.165    compBlock/rec/n_0_multOperand[22]_i_162
    SLICE_X76Y157        LUT6 (Prop_lut6_I0_O)        0.043    19.208 r  compBlock/rec/multOperand[22]_i_91/O
                         net (fo=1, routed)           0.278    19.486    compBlock/rec/n_0_multOperand[22]_i_91
    SLICE_X80Y158        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276    19.762 r  compBlock/rec/multOperand_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.762    compBlock/rec/n_0_multOperand_reg[22]_i_41
    SLICE_X80Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.812 r  compBlock/rec/multOperand_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.812    compBlock/rec/n_0_multOperand_reg[22]_i_18
    SLICE_X80Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.862 r  compBlock/rec/multOperand_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.862    compBlock/rec/n_0_multOperand_reg[22]_i_10
    SLICE_X80Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122    19.984 r  compBlock/rec/multOperand_reg[22]_i_5/CO[0]
                         net (fo=212, routed)         0.465    20.449    compBlock/rec/O3[0]
    SLICE_X81Y156        LUT5 (Prop_lut5_I1_O)        0.127    20.576 f  compBlock/rec/multOperand[30]_i_652/O
                         net (fo=5, routed)           0.231    20.807    compBlock/rec/n_0_multOperand[30]_i_652
    SLICE_X81Y156        LUT6 (Prop_lut6_I1_O)        0.043    20.850 r  compBlock/rec/multOperand[30]_i_514/O
                         net (fo=1, routed)           0.409    21.259    compBlock/rec/n_0_multOperand[30]_i_514
    SLICE_X81Y158        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242    21.501 r  compBlock/rec/multOperand_reg[30]_i_313/CO[3]
                         net (fo=1, routed)           0.000    21.501    compBlock/rec/n_0_multOperand_reg[30]_i_313
    SLICE_X81Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.550 r  compBlock/rec/multOperand_reg[30]_i_159/CO[3]
                         net (fo=1, routed)           0.000    21.550    compBlock/rec/n_0_multOperand_reg[30]_i_159
    SLICE_X81Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.599 r  compBlock/rec/multOperand_reg[30]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.599    compBlock/rec/n_0_multOperand_reg[30]_i_81
    SLICE_X81Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127    21.726 r  compBlock/rec/multOperand_reg[30]_i_37/CO[0]
                         net (fo=196, routed)         0.483    22.209    compBlock/rec/O1[7]
    SLICE_X83Y157        LUT5 (Prop_lut5_I1_O)        0.130    22.339 r  compBlock/rec/multOperand[14]_i_347/O
                         net (fo=9, routed)           0.321    22.661    compBlock/rec/n_0_multOperand[14]_i_347
    SLICE_X84Y157        LUT6 (Prop_lut6_I0_O)        0.043    22.704 r  compBlock/rec/multOperand[30]_i_670/O
                         net (fo=1, routed)           0.419    23.123    compBlock/rec/n_0_multOperand[30]_i_670
    SLICE_X84Y160        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191    23.314 r  compBlock/rec/multOperand_reg[30]_i_541/CO[3]
                         net (fo=1, routed)           0.000    23.314    compBlock/rec/n_0_multOperand_reg[30]_i_541
    SLICE_X84Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.363 r  compBlock/rec/multOperand_reg[30]_i_340/CO[3]
                         net (fo=1, routed)           0.000    23.363    compBlock/rec/n_0_multOperand_reg[30]_i_340
    SLICE_X84Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.412 r  compBlock/rec/multOperand_reg[30]_i_172/CO[3]
                         net (fo=1, routed)           0.000    23.412    compBlock/rec/n_0_multOperand_reg[30]_i_172
    SLICE_X84Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.461 r  compBlock/rec/multOperand_reg[30]_i_84/CO[3]
                         net (fo=1, routed)           0.000    23.461    compBlock/rec/n_0_multOperand_reg[30]_i_84
    SLICE_X84Y164        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.536 r  compBlock/rec/multOperand_reg[30]_i_38/CO[1]
                         net (fo=218, routed)         0.537    24.073    compBlock/rec/O1[6]
    SLICE_X89Y160        LUT5 (Prop_lut5_I1_O)        0.118    24.191 f  compBlock/rec/multOperand[23]_i_655/O
                         net (fo=5, routed)           0.368    24.559    compBlock/rec/n_0_multOperand[23]_i_655
    SLICE_X87Y159        LUT6 (Prop_lut6_I5_O)        0.043    24.602 r  compBlock/rec/multOperand[14]_i_208/O
                         net (fo=1, routed)           0.359    24.962    compBlock/rec/n_0_multOperand[14]_i_208
    SLICE_X86Y160        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    25.158 r  compBlock/rec/multOperand_reg[14]_i_133/CO[3]
                         net (fo=1, routed)           0.000    25.158    compBlock/rec/n_0_multOperand_reg[14]_i_133
    SLICE_X86Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.208 r  compBlock/rec/multOperand_reg[14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.208    compBlock/rec/n_0_multOperand_reg[14]_i_62
    SLICE_X86Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.258 r  compBlock/rec/multOperand_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.258    compBlock/rec/n_0_multOperand_reg[14]_i_27
    SLICE_X86Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.332 r  compBlock/rec/multOperand_reg[14]_i_10/CO[1]
                         net (fo=206, routed)         0.525    25.857    compBlock/rec/O1[5]
    SLICE_X91Y164        LUT5 (Prop_lut5_I1_O)        0.120    25.977 r  compBlock/rec/multOperand[14]_i_162/O
                         net (fo=9, routed)           0.304    26.280    compBlock/rec/n_0_multOperand[14]_i_162
    SLICE_X90Y165        LUT6 (Prop_lut6_I0_O)        0.043    26.323 r  compBlock/rec/multOperand[14]_i_75/O
                         net (fo=1, routed)           0.300    26.623    compBlock/rec/n_0_multOperand[14]_i_75
    SLICE_X89Y166        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242    26.865 r  compBlock/rec/multOperand_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.865    compBlock/rec/n_0_multOperand_reg[14]_i_32
    SLICE_X89Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    26.914 r  compBlock/rec/multOperand_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.914    compBlock/rec/n_0_multOperand_reg[14]_i_13
    SLICE_X89Y168        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    27.021 r  compBlock/rec/multOperand_reg[14]_i_8/CO[2]
                         net (fo=227, routed)         0.593    27.614    compBlock/rec/O1[4]
    SLICE_X91Y165        LUT5 (Prop_lut5_I1_O)        0.123    27.737 f  compBlock/rec/multOperand[23]_i_478/O
                         net (fo=5, routed)           0.198    27.935    compBlock/rec/n_0_multOperand[23]_i_478
    SLICE_X90Y165        LUT6 (Prop_lut6_I5_O)        0.043    27.978 r  compBlock/rec/multOperand[14]_i_195/O
                         net (fo=1, routed)           0.390    28.368    compBlock/rec/n_0_multOperand[14]_i_195
    SLICE_X87Y165        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184    28.552 r  compBlock/rec/multOperand_reg[14]_i_110/CO[3]
                         net (fo=1, routed)           0.000    28.552    compBlock/rec/n_0_multOperand_reg[14]_i_110
    SLICE_X87Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.601 r  compBlock/rec/multOperand_reg[14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.601    compBlock/rec/n_0_multOperand_reg[14]_i_49
    SLICE_X87Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.650 r  compBlock/rec/multOperand_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.650    compBlock/rec/n_0_multOperand_reg[14]_i_20
    SLICE_X87Y168        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    28.757 r  compBlock/rec/multOperand_reg[14]_i_9/CO[2]
                         net (fo=204, routed)         0.518    29.276    compBlock/rec/O1[3]
    SLICE_X87Y170        LUT5 (Prop_lut5_I1_O)        0.128    29.404 f  compBlock/rec/multOperand[23]_i_268/O
                         net (fo=6, routed)           0.518    29.922    compBlock/rec/n_0_multOperand[23]_i_268
    SLICE_X90Y172        LUT6 (Prop_lut6_I5_O)        0.129    30.051 r  compBlock/rec/multOperand[23]_i_114/O
                         net (fo=1, routed)           0.298    30.349    compBlock/rec/n_0_multOperand[23]_i_114
    SLICE_X89Y172        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191    30.540 r  compBlock/rec/multOperand_reg[23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    30.540    compBlock/rec/n_0_multOperand_reg[23]_i_40
    SLICE_X89Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.589 r  compBlock/rec/multOperand_reg[23]_i_9/CO[3]
                         net (fo=235, routed)         0.868    31.457    compBlock/rec/div_man[8]
    SLICE_X86Y164        LUT4 (Prop_lut4_I1_O)        0.043    31.500 r  compBlock/rec/multOperand[23]_i_811/O
                         net (fo=2, routed)           0.513    32.013    compBlock/rec/n_0_multOperand[23]_i_811
    SLICE_X81Y166        LUT4 (Prop_lut4_I0_O)        0.043    32.056 r  compBlock/rec/multOperand[23]_i_709/O
                         net (fo=1, routed)           0.000    32.056    compBlock/rec/n_0_multOperand[23]_i_709
    SLICE_X81Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.313 r  compBlock/rec/multOperand_reg[23]_i_546/CO[3]
                         net (fo=1, routed)           0.000    32.313    compBlock/rec/n_0_multOperand_reg[23]_i_546
    SLICE_X81Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.362 r  compBlock/rec/multOperand_reg[23]_i_327/CO[3]
                         net (fo=1, routed)           0.000    32.362    compBlock/rec/n_0_multOperand_reg[23]_i_327
    SLICE_X81Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.411 r  compBlock/rec/multOperand_reg[23]_i_144/CO[3]
                         net (fo=1, routed)           0.000    32.411    compBlock/rec/n_0_multOperand_reg[23]_i_144
    SLICE_X81Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.460 r  compBlock/rec/multOperand_reg[23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    32.460    compBlock/rec/n_0_multOperand_reg[23]_i_52
    SLICE_X81Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.509 r  compBlock/rec/multOperand_reg[23]_i_11/CO[3]
                         net (fo=209, routed)         0.724    33.233    compBlock/rec/div_man[7]
    SLICE_X80Y162        LUT5 (Prop_lut5_I1_O)        0.043    33.276 r  compBlock/rec/multOperand[23]_i_791/O
                         net (fo=9, routed)           0.540    33.816    compBlock/rec/n_0_multOperand[23]_i_791
    SLICE_X75Y159        LUT6 (Prop_lut6_I0_O)        0.043    33.859 r  compBlock/rec/multOperand[23]_i_676/O
                         net (fo=1, routed)           0.276    34.135    compBlock/rec/n_0_multOperand[23]_i_676
    SLICE_X76Y160        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276    34.411 r  compBlock/rec/multOperand_reg[23]_i_514/CO[3]
                         net (fo=1, routed)           0.000    34.411    compBlock/rec/n_0_multOperand_reg[23]_i_514
    SLICE_X76Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.461 r  compBlock/rec/multOperand_reg[23]_i_299/CO[3]
                         net (fo=1, routed)           0.000    34.461    compBlock/rec/n_0_multOperand_reg[23]_i_299
    SLICE_X76Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.511 r  compBlock/rec/multOperand_reg[23]_i_132/CO[3]
                         net (fo=1, routed)           0.000    34.511    compBlock/rec/n_0_multOperand_reg[23]_i_132
    SLICE_X76Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.561 r  compBlock/rec/multOperand_reg[23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    34.561    compBlock/rec/n_0_multOperand_reg[23]_i_49
    SLICE_X76Y164        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122    34.683 r  compBlock/rec/multOperand_reg[23]_i_10/CO[0]
                         net (fo=240, routed)         0.518    35.201    compBlock/rec/O4[0]
    SLICE_X71Y162        LUT3 (Prop_lut3_I1_O)        0.137    35.338 f  compBlock/rec/multOperand[22]_i_126/O
                         net (fo=2, routed)           0.397    35.736    compBlock/rec/n_0_multOperand[22]_i_126
    SLICE_X72Y159        LUT6 (Prop_lut6_I5_O)        0.131    35.867 r  compBlock/rec/multOperand[22]_i_63/O
                         net (fo=1, routed)           0.396    36.263    compBlock/rec/n_0_multOperand[22]_i_63
    SLICE_X73Y163        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184    36.446 r  compBlock/rec/multOperand_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.446    compBlock/rec/n_0_multOperand_reg[22]_i_28
    SLICE_X73Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.495 r  compBlock/rec/multOperand_reg[22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.495    compBlock/rec/n_0_multOperand_reg[22]_i_14
    SLICE_X73Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127    36.622 r  compBlock/rec/multOperand_reg[22]_i_7/CO[0]
                         net (fo=217, routed)         0.534    37.156    compBlock/rec/O1[2]
    SLICE_X75Y157        LUT5 (Prop_lut5_I1_O)        0.130    37.286 r  compBlock/rec/multOperand[16]_i_167/O
                         net (fo=9, routed)           0.340    37.627    compBlock/rec/n_0_multOperand[16]_i_167
    SLICE_X72Y157        LUT6 (Prop_lut6_I0_O)        0.043    37.670 r  compBlock/rec/multOperand[5]_i_188/O
                         net (fo=1, routed)           0.381    38.051    compBlock/rec/n_0_multOperand[5]_i_188
    SLICE_X72Y161        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    38.247 r  compBlock/rec/multOperand_reg[5]_i_149/CO[3]
                         net (fo=1, routed)           0.000    38.247    compBlock/rec/n_0_multOperand_reg[5]_i_149
    SLICE_X72Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.297 r  compBlock/rec/multOperand_reg[5]_i_105/CO[3]
                         net (fo=1, routed)           0.000    38.297    compBlock/rec/n_0_multOperand_reg[5]_i_105
    SLICE_X72Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.347 r  compBlock/rec/multOperand_reg[5]_i_56/CO[3]
                         net (fo=1, routed)           0.000    38.347    compBlock/rec/n_0_multOperand_reg[5]_i_56
    SLICE_X72Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.397 r  compBlock/rec/multOperand_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.397    compBlock/rec/n_0_multOperand_reg[5]_i_29
    SLICE_X72Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.447 r  compBlock/rec/multOperand_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.447    compBlock/rec/n_0_multOperand_reg[5]_i_12
    SLICE_X72Y166        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.521 r  compBlock/rec/multOperand_reg[5]_i_6/CO[1]
                         net (fo=254, routed)         0.571    39.092    compBlock/rec/O1[1]
    SLICE_X71Y160        LUT5 (Prop_lut5_I1_O)        0.120    39.212 r  compBlock/rec/multOperand[0]_i_217/O
                         net (fo=9, routed)           0.382    39.594    compBlock/rec/n_0_multOperand[0]_i_217
    SLICE_X71Y164        LUT6 (Prop_lut6_I0_O)        0.043    39.637 r  compBlock/rec/multOperand[5]_i_163/O
                         net (fo=1, routed)           0.341    39.979    compBlock/rec/n_0_multOperand[5]_i_163
    SLICE_X76Y165        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    40.175 r  compBlock/rec/multOperand_reg[5]_i_122/CO[3]
                         net (fo=1, routed)           0.000    40.175    compBlock/rec/n_0_multOperand_reg[5]_i_122
    SLICE_X76Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.225 r  compBlock/rec/multOperand_reg[5]_i_69/CO[3]
                         net (fo=1, routed)           0.000    40.225    compBlock/rec/n_0_multOperand_reg[5]_i_69
    SLICE_X76Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.275 r  compBlock/rec/multOperand_reg[5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    40.275    compBlock/rec/n_0_multOperand_reg[5]_i_39
    SLICE_X76Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.325 r  compBlock/rec/multOperand_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.325    compBlock/rec/n_0_multOperand_reg[5]_i_17
    SLICE_X76Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.375 r  compBlock/rec/multOperand_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    40.375    compBlock/rec/n_0_multOperand_reg[5]_i_7
    SLICE_X76Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    40.449 r  compBlock/rec/multOperand_reg[5]_i_5/CO[1]
                         net (fo=222, routed)         0.533    40.981    compBlock/O3[1]
    SLICE_X75Y160        LUT6 (Prop_lut6_I1_O)        0.120    41.101 r  compBlock/multOperand[16]_i_158/O
                         net (fo=9, routed)           0.448    41.549    compBlock/rec/p_1_in[2]
    SLICE_X71Y166        LUT4 (Prop_lut4_I3_O)        0.043    41.592 r  compBlock/rec/multOperand[8]_i_141/O
                         net (fo=1, routed)           0.000    41.592    compBlock/rec/n_0_multOperand[8]_i_141
    SLICE_X71Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    41.849 r  compBlock/rec/multOperand_reg[8]_i_96/CO[3]
                         net (fo=1, routed)           0.000    41.849    compBlock/rec/n_0_multOperand_reg[8]_i_96
    SLICE_X71Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.898 r  compBlock/rec/multOperand_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    41.898    compBlock/rec/n_0_multOperand_reg[8]_i_56
    SLICE_X71Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.947 r  compBlock/rec/multOperand_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    41.947    compBlock/rec/n_0_multOperand_reg[8]_i_27
    SLICE_X71Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.996 r  compBlock/rec/multOperand_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    41.996    compBlock/rec/n_0_multOperand_reg[8]_i_14
    SLICE_X71Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.045 r  compBlock/rec/multOperand_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    42.045    compBlock/rec/n_0_multOperand_reg[8]_i_7
    SLICE_X71Y171        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    42.152 r  compBlock/rec/multOperand_reg[8]_i_4/CO[2]
                         net (fo=194, routed)         0.370    42.522    compBlock/rec/O6[0]
    SLICE_X72Y169        LUT5 (Prop_lut5_I1_O)        0.123    42.645 r  compBlock/rec/multOperand[0]_i_187/O
                         net (fo=5, routed)           0.370    43.015    compBlock/rec/n_0_multOperand[0]_i_187
    SLICE_X71Y173        LUT6 (Prop_lut6_I0_O)        0.043    43.058 r  compBlock/rec/multOperand[16]_i_102/O
                         net (fo=1, routed)           0.335    43.394    compBlock/rec/n_0_multOperand[16]_i_102
    SLICE_X72Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276    43.670 r  compBlock/rec/multOperand_reg[16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.670    compBlock/rec/n_0_multOperand_reg[16]_i_58
    SLICE_X72Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.720 r  compBlock/rec/multOperand_reg[16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.720    compBlock/rec/n_0_multOperand_reg[16]_i_31
    SLICE_X72Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.770 r  compBlock/rec/multOperand_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    43.770    compBlock/rec/n_0_multOperand_reg[16]_i_18
    SLICE_X72Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.819 r  compBlock/rec/multOperand_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.007    43.826    compBlock/rec/n_0_multOperand_reg[16]_i_11
    SLICE_X72Y175        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    43.933 r  compBlock/rec/multOperand_reg[16]_i_8/CO[2]
                         net (fo=89, routed)          0.362    44.295    compBlock/div_man[1]
    SLICE_X72Y168        LUT5 (Prop_lut5_I1_O)        0.122    44.417 r  compBlock/multOperand[0]_i_206/O
                         net (fo=2, routed)           0.423    44.840    compBlock/rec/I28
    SLICE_X76Y171        LUT6 (Prop_lut6_I0_O)        0.043    44.883 r  compBlock/rec/multOperand[0]_i_174/O
                         net (fo=1, routed)           0.342    45.225    compBlock/rec/n_0_multOperand[0]_i_174
    SLICE_X73Y171        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191    45.416 r  compBlock/rec/multOperand_reg[0]_i_136/CO[3]
                         net (fo=1, routed)           0.000    45.416    compBlock/rec/n_0_multOperand_reg[0]_i_136
    SLICE_X73Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.465 r  compBlock/rec/multOperand_reg[0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    45.465    compBlock/rec/n_0_multOperand_reg[0]_i_94
    SLICE_X73Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.514 r  compBlock/rec/multOperand_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.514    compBlock/rec/n_0_multOperand_reg[0]_i_44
    SLICE_X73Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.563 r  compBlock/rec/multOperand_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.007    45.570    compBlock/rec/n_0_multOperand_reg[0]_i_18
    SLICE_X73Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.619 r  compBlock/rec/multOperand_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.619    compBlock/rec/n_0_multOperand_reg[0]_i_4
    SLICE_X73Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.668 r  compBlock/rec/multOperand_reg[0]_i_2/CO[3]
                         net (fo=23, routed)          0.740    46.408    compBlock/rec/div_man[0]
    SLICE_X54Y172        LUT6 (Prop_lut6_I1_O)        0.043    46.451 r  compBlock/rec/multOperand[17]_i_5/O
                         net (fo=1, routed)           0.212    46.663    compBlock/rec/n_0_multOperand[17]_i_5
    SLICE_X53Y172        LUT6 (Prop_lut6_I3_O)        0.043    46.706 r  compBlock/rec/multOperand[17]_i_2/O
                         net (fo=1, routed)           0.645    47.351    compBlock/topBlock/inst1/recResult[1]
    SLICE_X53Y156        LUT3 (Prop_lut3_I1_O)        0.043    47.394 r  compBlock/topBlock/inst1/multOperand[17]_i_1/O
                         net (fo=1, routed)           0.000    47.394    compBlock/n_33_topBlock
    SLICE_X53Y156        FDRE                                         r  compBlock/multOperand_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       44.000    44.000 r  
    H32                                               0.000    44.000 r  clk
                         net (fo=0)                   0.000    44.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.471    44.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.605    46.076    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    46.148 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, routed)        0.992    47.140    compBlock/clk_IBUF_BUFG
    SLICE_X53Y156                                                     r  compBlock/multOperand_reg[17]/C
                         clock pessimism              0.318    47.459    
                         clock uncertainty           -0.035    47.423    
    SLICE_X53Y156        FDRE (Setup_fdre_C_D)        0.033    47.456    compBlock/multOperand_reg[17]
  -------------------------------------------------------------------
                         required time                         47.456    
                         arrival time                         -47.394    
  -------------------------------------------------------------------
                         slack                                  0.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 compBlock/curWriteData1Reg1_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            compBlock/currentBlock1/inst1/mem_reg_0/DIPBDIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.113%)  route 0.156ns (60.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, routed)        0.634     1.693    compBlock/clk_IBUF_BUFG
    SLICE_X9Y132                                                      r  compBlock/curWriteData1Reg1_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_fdre_C_Q)         0.100     1.793 r  compBlock/curWriteData1Reg1_reg[69]/Q
                         net (fo=1, routed)           0.156     1.949    compBlock/currentBlock1/inst1/I3[69]
    RAMB36_X0Y26         RAMB36E1                                     r  compBlock/currentBlock1/inst1/mem_reg_0/DIPBDIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.978     1.269    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, routed)        0.881     2.179    compBlock/currentBlock1/inst1/clk_IBUF_BUFG
    RAMB36_X0Y26                                                      r  compBlock/currentBlock1/inst1/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.448     1.731    
    RAMB36_X0Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIPBDIP[1])
                                                      0.155     1.886    compBlock/currentBlock1/inst1/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 22 }
Period:             44.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893     44.000  42.107  RAMB18_X1Y38  DTU/raddress_store/inst1/mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674     22.000  21.326  SLICE_X2Y184  DTU/cmd_store/inst1/mem_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.674     22.000  21.326  SLICE_X6Y180  DTU/cmd_store/inst1/mem_reg_0_15_0_5/RAMA/CLK



