<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="D:/Documents/Code/Verilog/FPGA_in_class/decoder_24/tb_decoder_24_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="tb_decoder_24" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="3" />
   <wvobject fp_name="/tb_decoder_24/y" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">y[3:0]</obj_property>
      <obj_property name="ObjectShortName">y[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_decoder_24/en" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">en</obj_property>
      <obj_property name="ObjectShortName">en</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_decoder_24/a" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">a[1:0]</obj_property>
      <obj_property name="ObjectShortName">a[1:0]</obj_property>
   </wvobject>
</wave_config>
