#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002022901b830 .scope module, "ram_test" "ram_test" 2 20;
 .timescale 0 0;
v00000202290b58e0_0 .var "addr", 15 0;
v00000202290b5980_0 .var "cs", 0 0;
v00000202290b5a20_0 .var "data_in", 7 0;
v00000202290b5ac0_0 .net "data_out", 7 0, L_0000020229055cd0;  1 drivers
v00000202290b5b60_0 .var/i "k", 31 0;
v0000020229060e40_0 .var "reset", 0 0;
v0000020229061160_0 .var "wr", 0 0;
S_000002022901b9c0 .scope module, "DUT" "ram_3" 2 27, 3 16 0, S_000002022901b830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "data_out";
    .port_info 1 /INPUT 8 "data_in";
    .port_info 2 /INPUT 16 "addr";
    .port_info 3 /INPUT 1 "wr";
    .port_info 4 /INPUT 1 "cs";
    .port_info 5 /INPUT 1 "reset";
P_000002022901be90 .param/l "addr_size" 0 3 23, +C4<00000000000000000000000000010000>;
P_000002022901bec8 .param/l "memory_size" 0 3 23, +C4<00000000000000000000010000000000>;
P_000002022901bf00 .param/l "word_size" 0 3 23, +C4<00000000000000000000000000001000>;
L_0000020229055cd0 .functor BUFZ 8, L_0000020229060b20, C4<00000000>, C4<00000000>, C4<00000000>;
v000002022901bf40_0 .net *"_ivl_0", 7 0, L_0000020229060b20;  1 drivers
v0000020229032b70_0 .net "addr", 15 0, v00000202290b58e0_0;  1 drivers
v0000020229032c10_0 .net "cs", 0 0, v00000202290b5980_0;  1 drivers
v0000020229032cb0_0 .net "data_in", 7 0, v00000202290b5a20_0;  1 drivers
v0000020229032d50_0 .net "data_out", 7 0, L_0000020229055cd0;  alias, 1 drivers
v0000020229032df0_0 .var/i "k", 31 0;
v0000020229032e90 .array "mem", 0 15, 7 0;
v0000020229032f30_0 .net "reset", 0 0, v0000020229060e40_0;  1 drivers
v00000202290b5840_0 .net "wr", 0 0, v0000020229061160_0;  1 drivers
E_000002022906c120 .event anyedge, v0000020229032c10_0, v00000202290b5840_0;
L_0000020229060b20 .array/port v0000020229032e90, v00000202290b58e0_0;
    .scope S_000002022901b9c0;
T_0 ;
    %wait E_000002022906c120;
    %load/vec4 v0000020229032f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020229032df0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000020229032df0_0;
    %cmpi/s 65536, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000020229032df0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020229032e90, 0, 4;
    %load/vec4 v0000020229032df0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020229032df0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000202290b5840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000020229032cb0_0;
    %ix/getv 4, v0000020229032b70_0;
    %store/vec4a v0000020229032e90, 4, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002022901b830;
T_1 ;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020229060e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020229061160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000202290b5980_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020229060e40_0, 0;
    %end;
    .thread T_1;
    .scope S_000002022901b830;
T_2 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000202290b5b60_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000202290b5b60_0;
    %cmpi/s 65536, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020229061160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000202290b5980_0, 0;
    %load/vec4 v00000202290b5b60_0;
    %pad/s 16;
    %assign/vec4 v00000202290b58e0_0, 0;
    %load/vec4 v00000202290b5b60_0;
    %muli 10, 0, 32;
    %pad/s 8;
    %assign/vec4 v00000202290b5a20_0, 0;
    %delay 8, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020229061160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000202290b5980_0, 0, 1;
    %load/vec4 v00000202290b5b60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000202290b5b60_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020229061160_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000202290b5b60_0, 0, 32;
T_2.2 ;
    %load/vec4 v00000202290b5b60_0;
    %cmpi/s 65536, 0, 32;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v00000202290b5b60_0;
    %pad/s 16;
    %assign/vec4 v00000202290b58e0_0, 0;
    %vpi_call 2 56 "$display", " Address = %h, Data = %h,", v00000202290b58e0_0, v00000202290b5ac0_0 {0 0 0};
    %load/vec4 v00000202290b5b60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000202290b5b60_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %delay 500, 0;
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ram_test.v";
    "./ram3.v";
