// Seed: 1491231241
module module_0;
  wire id_1;
  assign module_1.type_12 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input uwire id_2,
    input wand id_3,
    input wand id_4,
    output tri1 id_5,
    output logic id_6,
    input tri1 id_7,
    input wand id_8
);
  always @(negedge 1'b0) begin : LABEL_0
    id_6 <= 1'b0;
  end
  id_10(
      .id_0(1), .id_1(1), .id_2((1)), .id_3(1'b0), .id_4(1), .id_5(1)
  );
  module_0 modCall_1 ();
endmodule
