$comment
	File created using the following command:
		vcd file Comp_Menor.msim.vcd -direction
$end
$date
	Fri Jul 16 18:48:56 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module Comp_Menor_5bits_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var wire 1 # Saida_Final $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * Saida_Final~output_o $end
$var wire 1 + B~input_o $end
$var wire 1 , A~input_o $end
$var wire 1 - 4|inst6~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
1%
x&
1'
1(
1)
1*
0+
0,
1-
$end
#25000
1"
1+
#50000
0"
0+
#75000
1!
1"
1,
1+
#100000
0"
0+
0-
0*
0#
#125000
1"
1+
1-
1*
1#
#150000
0!
0"
0,
0+
#175000
1"
1+
#200000
0"
0+
#225000
1!
1"
1,
1+
#250000
0"
0+
0-
0*
0#
#275000
1"
1+
1-
1*
1#
#300000
0!
0"
0,
0+
#325000
1"
1+
#350000
0"
0+
#375000
1!
1"
1,
1+
#400000
0"
0+
0-
0*
0#
#425000
1"
1+
1-
1*
1#
#450000
0!
0"
0,
0+
#475000
1"
1+
#500000
0"
0+
#525000
1!
1"
1,
1+
#550000
0"
0+
0-
0*
0#
#575000
1"
1+
1-
1*
1#
#600000
0!
0"
0,
0+
#625000
1"
1+
#650000
0"
0+
#675000
1!
1"
1,
1+
#700000
0"
0+
0-
0*
0#
#725000
1"
1+
1-
1*
1#
#750000
0!
0"
0,
0+
#775000
1"
1+
#800000
0"
0+
#825000
1!
1"
1,
1+
#850000
0"
0+
0-
0*
0#
#875000
1"
1+
1-
1*
1#
#900000
0!
0"
0,
0+
#925000
1"
1+
#950000
0"
0+
#975000
1!
1"
1,
1+
#1000000
