#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000022f3667a510 .scope module, "SPI_TB" "SPI_TB" 2 4;
 .timescale -9 -10;
P_0000022f366664d0 .param/l "clockperiod" 1 2 10, +C4<00000000000000000000000000001010>;
RS_0000022f36690e98 .resolv tri, L_0000022f366e43e0, L_0000022f367363e0;
v0000022f366e3e10_0 .net8 "MISO", 0 0, RS_0000022f36690e98;  2 drivers
RS_0000022f36690ec8 .resolv tri, L_0000022f366e4200, L_0000022f366e4f20;
v0000022f366e3eb0_0 .net8 "MOSI", 0 0, RS_0000022f36690ec8;  2 drivers
RS_0000022f36690ef8 .resolv tri, L_0000022f366e45c0, L_0000022f367365c0;
v0000022f366e4980_0 .net8 "SCK", 0 0, RS_0000022f36690ef8;  2 drivers
v0000022f366e40c0_0 .var "SPCR_in", 7 0;
v0000022f366e4ac0_0 .var "SPDR_From_user", 7 0;
v0000022f366e4700_0 .var "SPIBR_in", 7 0;
v0000022f366e4de0_0 .net "SPIF", 0 0, v0000022f366852e0_0;  1 drivers
RS_0000022f36690568 .resolv tri, L_0000022f366e4520, L_0000022f36736ca0;
v0000022f366e4480_0 .net8 "SS", 0 0, RS_0000022f36690568;  2 drivers
v0000022f366e4660_0 .var "SS_master", 0 0;
v0000022f366e4b60_0 .var "S_SPCR_in", 7 0;
v0000022f366e4340_0 .var "S_SPDR_From_user", 7 0;
v0000022f366e48e0_0 .net "S_SPIF", 0 0, v0000022f366dfc10_0;  1 drivers
v0000022f366e4ca0_0 .var "clk", 0 0;
v0000022f366e4a20_0 .var "rst", 0 0;
S_0000022f36600d00 .scope module, "DUT_master" "SPI_TOP" 2 12, 3 15 0, S_0000022f3667a510;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INOUT 1 "SS";
    .port_info 2 /INOUT 1 "MOSI";
    .port_info 3 /INOUT 1 "MISO";
    .port_info 4 /INOUT 1 "SCK";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "SS_master";
    .port_info 7 /INPUT 8 "SPCR_in";
    .port_info 8 /OUTPUT 1 "SPIF";
    .port_info 9 /INPUT 8 "SPIBR_in";
    .port_info 10 /INPUT 8 "SPDR_From_user";
P_0000022f36665690 .param/l "PrescalarWidth" 0 3 16, +C4<00000000000000000000000000000011>;
v0000022f36685f60_0 .net "BRG_clr", 0 0, L_0000022f3664fed0;  1 drivers
v0000022f36686780_0 .net "BaudRate", 0 0, L_0000022f366e4c00;  1 drivers
v0000022f366863c0_0 .net "CPHA", 0 0, v0000022f366859c0_0;  1 drivers
v0000022f36686460_0 .net "CPOL", 0 0, v0000022f36684de0_0;  1 drivers
v0000022f36685920_0 .net "Data_in", 0 0, L_0000022f366e42a0;  1 drivers
v0000022f36685a60_0 .net "Data_out", 0 0, v0000022f36686280_0;  1 drivers
v0000022f36685b00_0 .net "LSBFE", 0 0, v0000022f36684a20_0;  1 drivers
v0000022f36685ba0_0 .net8 "MISO", 0 0, RS_0000022f36690e98;  alias, 2 drivers
v0000022f36685c40_0 .net8 "MOSI", 0 0, RS_0000022f36690ec8;  alias, 2 drivers
v0000022f36685ce0_0 .net "MSTR", 0 0, v0000022f366860a0_0;  1 drivers
v0000022f3668d450_0 .net "M_BaudRate", 0 0, v0000022f36673b10_0;  1 drivers
v0000022f3668d950_0 .net "M_Sample_clk", 0 0, v0000022f36659e90_0;  1 drivers
v0000022f3668df90_0 .net "M_Shift_clk", 0 0, v0000022f36659f30_0;  1 drivers
v0000022f3668e530_0 .net "Reg_write_en", 0 0, v0000022f366734d0_0;  1 drivers
v0000022f3668e350_0 .net8 "SCK", 0 0, RS_0000022f36690ef8;  alias, 2 drivers
v0000022f3668da90_0 .net "SCK_in", 0 0, L_0000022f366e4e80;  1 drivers
v0000022f3668d9f0_0 .net "SCK_out", 0 0, v0000022f36659df0_0;  1 drivers
v0000022f3668d090_0 .net "SPCR_in", 7 0, v0000022f366e40c0_0;  1 drivers
v0000022f3668ce10_0 .net "SPDR_From_user", 7 0, v0000022f366e4ac0_0;  1 drivers
v0000022f3668db30_0 .net "SPDR_in", 7 0, L_0000022f36732e90;  1 drivers
v0000022f3668dc70_0 .net "SPDR_out", 7 0, v0000022f36686320_0;  1 drivers
v0000022f3668e170_0 .net "SPDR_rd_en", 0 0, v0000022f366737f0_0;  1 drivers
v0000022f3668dbd0_0 .net "SPDR_wr_en", 0 0, v0000022f36672990_0;  1 drivers
v0000022f3668d590_0 .net "SPE", 0 0, v0000022f36684e80_0;  1 drivers
v0000022f3668d4f0_0 .net "SPIBR_in", 7 0, v0000022f366e4700_0;  1 drivers
v0000022f3668e030_0 .net "SPIF", 0 0, v0000022f366852e0_0;  alias, 1 drivers
v0000022f3668d630_0 .net "SPISR_in", 0 0, v0000022f366722b0_0;  1 drivers
v0000022f3668e7b0_0 .net "SPR", 2 0, L_0000022f366e47a0;  1 drivers
v0000022f3668ceb0_0 .net8 "SS", 0 0, RS_0000022f36690568;  alias, 2 drivers
v0000022f3668cc30_0 .net "SS_master", 0 0, v0000022f366e4660_0;  1 drivers
v0000022f3668de50_0 .net "S_BaudRate", 0 0, v0000022f36651bc0_0;  1 drivers
v0000022f3668cff0_0 .net "S_Sample_clk", 0 0, L_0000022f3664fdf0;  1 drivers
v0000022f3668d270_0 .net "S_Shift_clk", 0 0, L_0000022f3664fd80;  1 drivers
v0000022f3668e5d0_0 .net "Sample_clk", 0 0, v0000022f36673250_0;  1 drivers
v0000022f3668d6d0_0 .net "Shift_clk", 0 0, v0000022f36672c10_0;  1 drivers
v0000022f3668c910_0 .net "clk", 0 0, v0000022f366e4ca0_0;  1 drivers
v0000022f3668d810_0 .net "control_BaudRate", 0 0, v0000022f36672d50_0;  1 drivers
v0000022f3668d770_0 .net "counter", 2 0, v0000022f36672210_0;  1 drivers
v0000022f3668c9b0_0 .net "counter_enable", 0 0, v0000022f36672710_0;  1 drivers
v0000022f3668def0_0 .net "idle", 0 0, v0000022f36672350_0;  1 drivers
v0000022f3668d8b0_0 .net "rst", 0 0, v0000022f366e4a20_0;  1 drivers
v0000022f3668dd10_0 .net "shifter_en", 0 0, v0000022f366731b0_0;  1 drivers
v0000022f3668ddb0_0 .net "start", 0 0, v0000022f366723f0_0;  1 drivers
S_0000022f36600e90 .scope module, "u_BRG" "BRG" 3 61, 4 3 0, S_0000022f36600d00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 3 "SPR";
    .port_info 4 /OUTPUT 1 "BaudRate";
P_0000022f36665bd0 .param/l "PrescalarWidth" 0 4 4, +C4<00000000000000000000000000000011>;
v0000022f36673f70_0 .net "BaudRate", 0 0, L_0000022f366e4c00;  alias, 1 drivers
v0000022f366740b0_0 .net "SPR", 2 0, L_0000022f366e47a0;  alias, 1 drivers
L_0000022f366e6098 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000022f36673930_0 .net/2u *"_ivl_0", 7 0, L_0000022f366e6098;  1 drivers
v0000022f36672cb0_0 .net "clk", 0 0, v0000022f366e4ca0_0;  alias, 1 drivers
v0000022f36674010_0 .net "clr", 0 0, L_0000022f3664fed0;  alias, 1 drivers
v0000022f36672530_0 .var "counter", 7 0;
v0000022f366727b0_0 .net "counterNext", 7 0, L_0000022f366e4160;  1 drivers
v0000022f36672fd0_0 .net "rst", 0 0, v0000022f366e4a20_0;  alias, 1 drivers
E_0000022f36666010/0 .event negedge, v0000022f36672fd0_0;
E_0000022f36666010/1 .event posedge, v0000022f36672cb0_0;
E_0000022f36666010 .event/or E_0000022f36666010/0, E_0000022f36666010/1;
L_0000022f366e4160 .arith/sum 8, v0000022f36672530_0, L_0000022f366e6098;
L_0000022f366e4c00 .part/v v0000022f36672530_0, L_0000022f366e47a0, 1;
S_0000022f366078d0 .scope module, "u_Bit_counter" "Bit_counter" 3 89, 5 2 0, S_0000022f36600d00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "BaudRate";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "counter_enable";
    .port_info 3 /OUTPUT 3 "counter";
v0000022f36673610_0 .net "BaudRate", 0 0, v0000022f36672d50_0;  alias, 1 drivers
v0000022f36672210_0 .var "counter", 2 0;
v0000022f36673bb0_0 .net "counter_enable", 0 0, v0000022f36672710_0;  alias, 1 drivers
v0000022f36673c50_0 .net "rst", 0 0, v0000022f366e4a20_0;  alias, 1 drivers
E_0000022f366663d0/0 .event negedge, v0000022f36672fd0_0;
E_0000022f366663d0/1 .event posedge, v0000022f36673610_0;
E_0000022f366663d0 .event/or E_0000022f366663d0/0, E_0000022f366663d0/1;
S_0000022f36607a60 .scope module, "u_Master_Slave_controller" "Master_Slave_controller" 3 129, 6 4 0, S_0000022f36600d00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "control_BaudRate";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "SS";
    .port_info 4 /INPUT 1 "SPE";
    .port_info 5 /INPUT 1 "MSTR";
    .port_info 6 /INPUT 3 "counter";
    .port_info 7 /OUTPUT 1 "counter_enable";
    .port_info 8 /OUTPUT 1 "Reg_write_en";
    .port_info 9 /OUTPUT 1 "Shifter_en";
    .port_info 10 /OUTPUT 1 "idle";
    .port_info 11 /OUTPUT 1 "start";
    .port_info 12 /OUTPUT 1 "SPIF";
    .port_info 13 /OUTPUT 1 "BRG_clr";
    .port_info 14 /OUTPUT 1 "SPDR_wr_en";
    .port_info 15 /OUTPUT 1 "SPDR_rd_en";
P_0000022f36607bf0 .param/l "Idle" 1 6 23, +C4<00000000000000000000000000000001>;
P_0000022f36607c28 .param/l "Run" 1 6 23, +C4<00000000000000000000000000000010>;
P_0000022f36607c60 .param/l "Start" 1 6 23, +C4<00000000000000000000000000000000>;
P_0000022f36607c98 .param/l "Update" 1 6 23, +C4<00000000000000000000000000000011>;
L_0000022f36650090 .functor NOT 1, v0000022f366860a0_0, C4<0>, C4<0>, C4<0>;
L_0000022f3664f4c0 .functor OR 1, L_0000022f36650090, RS_0000022f36690568, C4<0>, C4<0>;
L_0000022f3664f610 .functor NOT 1, v0000022f36684e80_0, C4<0>, C4<0>, C4<0>;
L_0000022f3664fed0 .functor OR 1, L_0000022f3664f4c0, L_0000022f3664f610, C4<0>, C4<0>;
v0000022f36672f30_0 .net "BRG_clr", 0 0, L_0000022f3664fed0;  alias, 1 drivers
v0000022f36673e30_0 .net "MSTR", 0 0, v0000022f366860a0_0;  alias, 1 drivers
v0000022f366734d0_0 .var "Reg_write_en", 0 0;
v0000022f366737f0_0 .var "SPDR_rd_en", 0 0;
v0000022f36672990_0 .var "SPDR_wr_en", 0 0;
v0000022f36672ad0_0 .net "SPE", 0 0, v0000022f36684e80_0;  alias, 1 drivers
v0000022f366722b0_0 .var "SPIF", 0 0;
v0000022f366739d0_0 .net8 "SS", 0 0, RS_0000022f36690568;  alias, 2 drivers
v0000022f366731b0_0 .var "Shifter_en", 0 0;
v0000022f36673750_0 .net *"_ivl_0", 0 0, L_0000022f36650090;  1 drivers
v0000022f36673a70_0 .net *"_ivl_2", 0 0, L_0000022f3664f4c0;  1 drivers
v0000022f36672a30_0 .net *"_ivl_4", 0 0, L_0000022f3664f610;  1 drivers
v0000022f36673570_0 .net "clk", 0 0, v0000022f366e4ca0_0;  alias, 1 drivers
v0000022f36672850_0 .net "control_BaudRate", 0 0, v0000022f36672d50_0;  alias, 1 drivers
v0000022f36673ed0_0 .net "counter", 2 0, v0000022f36672210_0;  alias, 1 drivers
v0000022f36672710_0 .var "counter_enable", 0 0;
v0000022f366736b0_0 .var "current_state", 1 0;
v0000022f36672350_0 .var "idle", 0 0;
v0000022f36673070_0 .var "next_state", 1 0;
v0000022f366725d0_0 .net "rst", 0 0, v0000022f366e4a20_0;  alias, 1 drivers
v0000022f366723f0_0 .var "start", 0 0;
v0000022f36673cf0_0 .var "temp", 0 0;
E_0000022f36666410 .event anyedge, v0000022f366736b0_0;
E_0000022f36665710 .event posedge, v0000022f36672cb0_0;
E_0000022f36665750 .event anyedge, v0000022f366736b0_0, v0000022f36672ad0_0, v0000022f366739d0_0, v0000022f36672210_0;
S_0000022f36617540 .scope module, "u_Master_slave_select" "Master_slave_select" 3 111, 7 2 0, S_0000022f36600d00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "MSTR";
    .port_info 1 /INPUT 1 "S_BaudRate";
    .port_info 2 /INPUT 1 "BaudRate";
    .port_info 3 /INPUT 1 "M_Shift_clk";
    .port_info 4 /INPUT 1 "M_Sample_clk";
    .port_info 5 /INPUT 1 "S_Shift_clk";
    .port_info 6 /INPUT 1 "S_Sample_clk";
    .port_info 7 /INPUT 1 "idle";
    .port_info 8 /INPUT 1 "start";
    .port_info 9 /OUTPUT 1 "M_BaudRate";
    .port_info 10 /OUTPUT 1 "control_BaudRate";
    .port_info 11 /OUTPUT 1 "Shift_clk";
    .port_info 12 /OUTPUT 1 "Sample_clk";
v0000022f36673110_0 .net "BaudRate", 0 0, L_0000022f366e4c00;  alias, 1 drivers
v0000022f36672b70_0 .net "MSTR", 0 0, v0000022f366860a0_0;  alias, 1 drivers
v0000022f36673b10_0 .var "M_BaudRate", 0 0;
v0000022f36673390_0 .net "M_Sample_clk", 0 0, v0000022f36659e90_0;  alias, 1 drivers
v0000022f36672490_0 .net "M_Shift_clk", 0 0, v0000022f36659f30_0;  alias, 1 drivers
v0000022f36672670_0 .net "S_BaudRate", 0 0, v0000022f36651bc0_0;  alias, 1 drivers
v0000022f36673d90_0 .net "S_Sample_clk", 0 0, L_0000022f3664fdf0;  alias, 1 drivers
v0000022f366728f0_0 .net "S_Shift_clk", 0 0, L_0000022f3664fd80;  alias, 1 drivers
v0000022f36673250_0 .var "Sample_clk", 0 0;
v0000022f36672c10_0 .var "Shift_clk", 0 0;
v0000022f36672d50_0 .var "control_BaudRate", 0 0;
v0000022f36672e90_0 .net "idle", 0 0, v0000022f36672350_0;  alias, 1 drivers
v0000022f366732f0_0 .net "start", 0 0, v0000022f366723f0_0;  alias, 1 drivers
E_0000022f36665cd0/0 .event anyedge, v0000022f36673e30_0, v0000022f366723f0_0, v0000022f36673f70_0, v0000022f36672490_0;
E_0000022f36665cd0/1 .event anyedge, v0000022f36673390_0, v0000022f36672670_0, v0000022f366728f0_0, v0000022f36673d90_0;
E_0000022f36665cd0 .event/or E_0000022f36665cd0/0, E_0000022f36665cd0/1;
S_0000022f366176d0 .scope module, "u_Port_control_logic" "Port_control_logic" 3 171, 8 2 0, S_0000022f36600d00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "MSTR";
    .port_info 1 /INPUT 1 "SCK_out";
    .port_info 2 /INPUT 1 "Data_out";
    .port_info 3 /INPUT 1 "SS_master";
    .port_info 4 /INOUT 1 "MOSI";
    .port_info 5 /INOUT 1 "MISO";
    .port_info 6 /INOUT 1 "SCK";
    .port_info 7 /INOUT 1 "SS";
    .port_info 8 /OUTPUT 1 "SCK_in";
    .port_info 9 /OUTPUT 1 "Data_in";
L_0000022f365db210 .functor NOT 1, v0000022f366860a0_0, C4<0>, C4<0>, C4<0>;
v0000022f36673430_0 .net "Data_in", 0 0, L_0000022f366e42a0;  alias, 1 drivers
v0000022f3665b150_0 .net "Data_out", 0 0, v0000022f36686280_0;  alias, 1 drivers
v0000022f3665a4d0_0 .net8 "MISO", 0 0, RS_0000022f36690e98;  alias, 2 drivers
v0000022f3665abb0_0 .net8 "MOSI", 0 0, RS_0000022f36690ec8;  alias, 2 drivers
v0000022f3665bab0_0 .net "MSTR", 0 0, v0000022f366860a0_0;  alias, 1 drivers
v0000022f3665a250_0 .net8 "SCK", 0 0, RS_0000022f36690ef8;  alias, 2 drivers
v0000022f36659d50_0 .net "SCK_in", 0 0, L_0000022f366e4e80;  alias, 1 drivers
v0000022f3665a570_0 .net "SCK_out", 0 0, v0000022f36659df0_0;  alias, 1 drivers
v0000022f3665ac50_0 .net8 "SS", 0 0, RS_0000022f36690568;  alias, 2 drivers
v0000022f3665ae30_0 .net "SS_master", 0 0, v0000022f366e4660_0;  alias, 1 drivers
o0000022f36690fb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000022f3665af70_0 name=_ivl_0
o0000022f36690fe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000022f3665b470_0 name=_ivl_12
o0000022f36691018 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000022f3665b010_0 name=_ivl_16
o0000022f36691048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000022f3665b5b0_0 name=_ivl_20
v0000022f3665b650_0 .net *"_ivl_6", 0 0, L_0000022f365db210;  1 drivers
o0000022f366910a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000022f3665b830_0 name=_ivl_8
L_0000022f366e4200 .functor MUXZ 1, o0000022f36690fb8, v0000022f36686280_0, v0000022f366860a0_0, C4<>;
L_0000022f366e42a0 .functor MUXZ 1, RS_0000022f36690ec8, RS_0000022f36690e98, v0000022f366860a0_0, C4<>;
L_0000022f366e43e0 .functor MUXZ 1, o0000022f366910a8, v0000022f36686280_0, L_0000022f365db210, C4<>;
L_0000022f366e4520 .functor MUXZ 1, o0000022f36690fe8, v0000022f366e4660_0, v0000022f366860a0_0, C4<>;
L_0000022f366e45c0 .functor MUXZ 1, o0000022f36691018, v0000022f36659df0_0, v0000022f366860a0_0, C4<>;
L_0000022f366e4e80 .functor MUXZ 1, RS_0000022f36690ef8, o0000022f36691048, v0000022f366860a0_0, C4<>;
S_0000022f365f7040 .scope module, "u_SCK_control_master" "SCK_control_master" 3 189, 9 2 0, S_0000022f36600d00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "M_BaudRate";
    .port_info 1 /INPUT 1 "CPOL";
    .port_info 2 /INPUT 1 "CPHA";
    .port_info 3 /INPUT 1 "idle";
    .port_info 4 /OUTPUT 1 "SCK_out";
    .port_info 5 /OUTPUT 1 "Shift_clk";
    .port_info 6 /OUTPUT 1 "Sample_clk";
v0000022f3665b8d0_0 .net "CPHA", 0 0, v0000022f366859c0_0;  alias, 1 drivers
v0000022f3665b970_0 .net "CPOL", 0 0, v0000022f36684de0_0;  alias, 1 drivers
v0000022f3665bb50_0 .net "M_BaudRate", 0 0, v0000022f36673b10_0;  alias, 1 drivers
v0000022f36659df0_0 .var "SCK_out", 0 0;
v0000022f36659e90_0 .var "Sample_clk", 0 0;
v0000022f36659f30_0 .var "Shift_clk", 0 0;
v0000022f36659fd0_0 .net "idle", 0 0, v0000022f36672350_0;  alias, 1 drivers
E_0000022f36665d10 .event anyedge, v0000022f36672350_0, v0000022f36673b10_0, v0000022f3665b970_0, v0000022f3665b8d0_0;
S_0000022f365f71d0 .scope module, "u_SCK_control_slave" "SCK_control_slave" 3 101, 10 2 0, S_0000022f36600d00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "SCK_in";
    .port_info 1 /INPUT 1 "CPOL";
    .port_info 2 /INPUT 1 "CPHA";
    .port_info 3 /INPUT 1 "idle";
    .port_info 4 /OUTPUT 1 "S_BaudRate";
    .port_info 5 /OUTPUT 1 "Shift_clk";
    .port_info 6 /OUTPUT 1 "Sample_clk";
L_0000022f366502c0 .functor NOT 1, v0000022f36672350_0, C4<0>, C4<0>, C4<0>;
L_0000022f3664fd80 .functor AND 1, L_0000022f366502c0, v0000022f36651bc0_0, C4<1>, C4<1>;
L_0000022f3664fa70 .functor NOT 1, v0000022f36672350_0, C4<0>, C4<0>, C4<0>;
L_0000022f3664fbc0 .functor NOT 1, v0000022f36651bc0_0, C4<0>, C4<0>, C4<0>;
L_0000022f3664fdf0 .functor AND 1, L_0000022f3664fa70, L_0000022f3664fbc0, C4<1>, C4<1>;
v0000022f366519e0_0 .net "CPHA", 0 0, v0000022f366859c0_0;  alias, 1 drivers
v0000022f36651b20_0 .net "CPOL", 0 0, v0000022f36684de0_0;  alias, 1 drivers
v0000022f366520c0_0 .net "SCK_in", 0 0, L_0000022f366e4e80;  alias, 1 drivers
v0000022f36651bc0_0 .var "S_BaudRate", 0 0;
v0000022f36651c60_0 .net "Sample_clk", 0 0, L_0000022f3664fdf0;  alias, 1 drivers
v0000022f36652160_0 .net "Shift_clk", 0 0, L_0000022f3664fd80;  alias, 1 drivers
v0000022f36651d00_0 .net *"_ivl_0", 0 0, L_0000022f366502c0;  1 drivers
v0000022f366523e0_0 .net *"_ivl_4", 0 0, L_0000022f3664fa70;  1 drivers
v0000022f36652200_0 .net *"_ivl_6", 0 0, L_0000022f3664fbc0;  1 drivers
v0000022f36652340_0 .net "idle", 0 0, v0000022f36672350_0;  alias, 1 drivers
E_0000022f36665890 .event anyedge, v0000022f3665b970_0, v0000022f3665b8d0_0, v0000022f36659d50_0, v0000022f36672350_0;
S_0000022f365f4a60 .scope module, "u_SPCR" "SPCR" 3 201, 11 3 0, S_0000022f36600d00;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPCR_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "SPE";
    .port_info 4 /OUTPUT 1 "MSTR";
    .port_info 5 /OUTPUT 1 "CPOL";
    .port_info 6 /OUTPUT 1 "CPHA";
    .port_info 7 /OUTPUT 1 "LSBFE";
v0000022f366859c0_0 .var "CPHA", 0 0;
v0000022f36684de0_0 .var "CPOL", 0 0;
v0000022f36684a20_0 .var "LSBFE", 0 0;
v0000022f366860a0_0 .var "MSTR", 0 0;
v0000022f36686500_0 .net "SPCR_in", 7 0, v0000022f366e40c0_0;  alias, 1 drivers
v0000022f36684e80_0 .var "SPE", 0 0;
v0000022f36684f20_0 .net "clk", 0 0, v0000022f366e4ca0_0;  alias, 1 drivers
v0000022f36686140_0 .net "rst", 0 0, v0000022f366e4a20_0;  alias, 1 drivers
S_0000022f365f4bf0 .scope module, "u_SPDR" "SPDR" 3 228, 12 2 0, S_0000022f36600d00;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPDR_in";
    .port_info 1 /INPUT 8 "SPDR_From_user";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /INPUT 1 "SPDR_rd_en";
    .port_info 6 /OUTPUT 8 "SPDR_out";
L_0000022f36732e90 .functor BUFZ 8, v0000022f366854c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000022f366854c0_0 .var "SPDR", 7 0;
v0000022f36685d80_0 .net "SPDR_From_user", 7 0, v0000022f366e4ac0_0;  alias, 1 drivers
v0000022f366851a0_0 .net "SPDR_in", 7 0, v0000022f36686320_0;  alias, 1 drivers
v0000022f36684ac0_0 .net "SPDR_out", 7 0, L_0000022f36732e90;  alias, 1 drivers
v0000022f36686000_0 .net "SPDR_rd_en", 0 0, v0000022f366737f0_0;  alias, 1 drivers
v0000022f36685e20_0 .net "clk", 0 0, v0000022f366e4ca0_0;  alias, 1 drivers
v0000022f366861e0_0 .net "en", 0 0, v0000022f36672990_0;  alias, 1 drivers
v0000022f36685240_0 .net "rst", 0 0, v0000022f366e4a20_0;  alias, 1 drivers
S_0000022f365ef070 .scope module, "u_SPIBR" "SPIBR" 3 220, 13 1 0, S_0000022f36600d00;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPIBR_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 3 "SPR";
v0000022f36684c00_0 .net "SPIBR_in", 7 0, v0000022f366e4700_0;  alias, 1 drivers
v0000022f36685ec0_0 .net "SPR", 2 0, L_0000022f366e47a0;  alias, 1 drivers
v0000022f36684fc0_0 .var "SPR0", 0 0;
v0000022f36684b60_0 .var "SPR1", 0 0;
v0000022f36685060_0 .var "SPR2", 0 0;
v0000022f36685100_0 .net "clk", 0 0, v0000022f366e4ca0_0;  alias, 1 drivers
v0000022f36684ca0_0 .net "rst", 0 0, v0000022f366e4a20_0;  alias, 1 drivers
L_0000022f366e47a0 .concat [ 1 1 1 0], v0000022f36684fc0_0, v0000022f36684b60_0, v0000022f36685060_0;
S_0000022f365ef200 .scope module, "u_SPISR" "SPISR" 3 212, 14 3 0, S_0000022f36600d00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "SPISR_in";
    .port_info 4 /OUTPUT 1 "SPIF";
v0000022f366852e0_0 .var "SPIF", 0 0;
v0000022f36685380_0 .net "SPISR_in", 0 0, v0000022f366722b0_0;  alias, 1 drivers
v0000022f36684d40_0 .net "clk", 0 0, v0000022f366e4ca0_0;  alias, 1 drivers
v0000022f36685880_0 .net "en", 0 0, v0000022f366734d0_0;  alias, 1 drivers
v0000022f366865a0_0 .net "rst", 0 0, v0000022f366e4a20_0;  alias, 1 drivers
S_0000022f365fee80 .scope module, "u_Shifter" "Shifter" 3 71, 15 3 0, S_0000022f36600d00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "Sample_clk";
    .port_info 2 /INPUT 1 "Shift_clk";
    .port_info 3 /INPUT 1 "Data_in";
    .port_info 4 /INPUT 1 "shifter_en";
    .port_info 5 /INPUT 1 "SPDR_wr_en";
    .port_info 6 /INPUT 1 "SPDR_rd_en";
    .port_info 7 /INPUT 8 "SPDR_in";
    .port_info 8 /OUTPUT 8 "SPDR_out";
    .port_info 9 /OUTPUT 1 "Data_out";
P_0000022f36665e50 .param/l "DWIDTH" 0 15 3, +C4<00000000000000000000000000001000>;
v0000022f36685420_0 .net "Data_in", 0 0, L_0000022f366e42a0;  alias, 1 drivers
v0000022f36686280_0 .var "Data_out", 0 0;
v0000022f36685560_0 .net "SPDR_in", 7 0, L_0000022f36732e90;  alias, 1 drivers
v0000022f36686320_0 .var "SPDR_out", 7 0;
v0000022f366848e0_0 .net "SPDR_rd_en", 0 0, v0000022f366737f0_0;  alias, 1 drivers
v0000022f36686640_0 .net "SPDR_wr_en", 0 0, v0000022f36672990_0;  alias, 1 drivers
v0000022f36685600_0 .net "Sample_clk", 0 0, v0000022f36673250_0;  alias, 1 drivers
v0000022f366856a0_0 .net "Shift_clk", 0 0, v0000022f36672c10_0;  alias, 1 drivers
v0000022f36685740_0 .net "rst", 0 0, v0000022f366e4a20_0;  alias, 1 drivers
v0000022f366866e0_0 .var "shifter_data", 7 0;
v0000022f36684980_0 .var "shifter_data_reg", 7 0;
v0000022f366857e0_0 .net "shifter_en", 0 0, v0000022f366731b0_0;  alias, 1 drivers
E_0000022f36666790/0 .event anyedge, v0000022f36672990_0, v0000022f366866e0_0, v0000022f36684980_0, v0000022f366737f0_0;
E_0000022f36666790/1 .event anyedge, v0000022f36684ac0_0;
E_0000022f36666790 .event/or E_0000022f36666790/0, E_0000022f36666790/1;
E_0000022f36667590 .event posedge, v0000022f36672c10_0;
E_0000022f36666a10 .event posedge, v0000022f36673250_0;
E_0000022f366667d0 .event negedge, v0000022f36672fd0_0;
S_0000022f365fe980 .scope module, "DUT_slave" "SPI_TOP" 2 29, 3 15 0, S_0000022f3667a510;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INOUT 1 "SS";
    .port_info 2 /INOUT 1 "MOSI";
    .port_info 3 /INOUT 1 "MISO";
    .port_info 4 /INOUT 1 "SCK";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "SS_master";
    .port_info 7 /INPUT 8 "SPCR_in";
    .port_info 8 /OUTPUT 1 "SPIF";
    .port_info 9 /INPUT 8 "SPIBR_in";
    .port_info 10 /INPUT 8 "SPDR_From_user";
P_0000022f36666cd0 .param/l "PrescalarWidth" 0 3 16, +C4<00000000000000000000000000000011>;
v0000022f366e3a50_0 .net "BRG_clr", 0 0, L_0000022f36732170;  1 drivers
v0000022f366e2150_0 .net "BaudRate", 0 0, L_0000022f366e4d40;  1 drivers
v0000022f366e3370_0 .net "CPHA", 0 0, v0000022f366de770_0;  1 drivers
v0000022f366e2a10_0 .net "CPOL", 0 0, v0000022f366deef0_0;  1 drivers
v0000022f366e30f0_0 .net "Data_in", 0 0, L_0000022f366e4fc0;  1 drivers
v0000022f366e21f0_0 .net "Data_out", 0 0, v0000022f366dfe90_0;  1 drivers
v0000022f366e2d30_0 .net "LSBFE", 0 0, v0000022f366de810_0;  1 drivers
v0000022f366e3550_0 .net8 "MISO", 0 0, RS_0000022f36690e98;  alias, 2 drivers
v0000022f366e3410_0 .net8 "MOSI", 0 0, RS_0000022f36690ec8;  alias, 2 drivers
v0000022f366e2470_0 .net "MSTR", 0 0, v0000022f366dfcb0_0;  1 drivers
v0000022f366e23d0_0 .net "M_BaudRate", 0 0, v0000022f366d49d0_0;  1 drivers
v0000022f366e2290_0 .net "M_Sample_clk", 0 0, v0000022f366de6d0_0;  1 drivers
v0000022f366e2dd0_0 .net "M_Shift_clk", 0 0, v0000022f366df990_0;  1 drivers
v0000022f366e32d0_0 .net "Reg_write_en", 0 0, v0000022f3668e710_0;  1 drivers
v0000022f366e35f0_0 .net8 "SCK", 0 0, RS_0000022f36690ef8;  alias, 2 drivers
v0000022f366e37d0_0 .net "SCK_in", 0 0, L_0000022f36736480;  1 drivers
v0000022f366e2330_0 .net "SCK_out", 0 0, v0000022f366d5e70_0;  1 drivers
v0000022f366e34b0_0 .net "SPCR_in", 7 0, v0000022f366e4b60_0;  1 drivers
v0000022f366e2510_0 .net "SPDR_From_user", 7 0, v0000022f366e4340_0;  1 drivers
v0000022f366e26f0_0 .net "SPDR_in", 7 0, L_0000022f367325d0;  1 drivers
v0000022f366e3050_0 .net "SPDR_out", 7 0, v0000022f366df030_0;  1 drivers
v0000022f366e3af0_0 .net "SPDR_rd_en", 0 0, v0000022f3668caf0_0;  1 drivers
v0000022f366e2fb0_0 .net "SPDR_wr_en", 0 0, v0000022f3668cd70_0;  1 drivers
v0000022f366e2790_0 .net "SPE", 0 0, v0000022f366de590_0;  1 drivers
L_0000022f366e6170 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000022f366e3690_0 .net "SPIBR_in", 7 0, L_0000022f366e6170;  1 drivers
v0000022f366e2830_0 .net "SPIF", 0 0, v0000022f366dfc10_0;  alias, 1 drivers
v0000022f366e3730_0 .net "SPISR_in", 0 0, v0000022f366d4110_0;  1 drivers
v0000022f366e3870_0 .net "SPR", 2 0, L_0000022f36735260;  1 drivers
v0000022f366e2970_0 .net8 "SS", 0 0, RS_0000022f36690568;  alias, 2 drivers
L_0000022f366e6128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000022f366e28d0_0 .net "SS_master", 0 0, L_0000022f366e6128;  1 drivers
v0000022f366e2c90_0 .net "S_BaudRate", 0 0, v0000022f366df850_0;  1 drivers
v0000022f366e2e70_0 .net "S_Sample_clk", 0 0, L_0000022f36732aa0;  1 drivers
v0000022f366e3910_0 .net "S_Shift_clk", 0 0, L_0000022f36732b80;  1 drivers
v0000022f366e2f10_0 .net "Sample_clk", 0 0, v0000022f366d51f0_0;  1 drivers
v0000022f366e39b0_0 .net "Shift_clk", 0 0, v0000022f366d4a70_0;  1 drivers
v0000022f366e3f50_0 .net "clk", 0 0, v0000022f366e4ca0_0;  alias, 1 drivers
v0000022f366e2ab0_0 .net "control_BaudRate", 0 0, v0000022f366d4ed0_0;  1 drivers
v0000022f366e2b50_0 .net "counter", 2 0, v0000022f3668e2b0_0;  1 drivers
v0000022f366e20b0_0 .net "counter_enable", 0 0, v0000022f366d4c50_0;  1 drivers
v0000022f366e3b90_0 .net "idle", 0 0, v0000022f366d4070_0;  1 drivers
v0000022f366e3190_0 .net "rst", 0 0, v0000022f366e4a20_0;  alias, 1 drivers
v0000022f366e3c30_0 .net "shifter_en", 0 0, v0000022f366d5330_0;  1 drivers
v0000022f366e3cd0_0 .net "start", 0 0, v0000022f366d4610_0;  1 drivers
S_0000022f365feb10 .scope module, "u_BRG" "BRG" 3 61, 4 3 0, S_0000022f365fe980;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 3 "SPR";
    .port_info 4 /OUTPUT 1 "BaudRate";
P_0000022f36666ad0 .param/l "PrescalarWidth" 0 4 4, +C4<00000000000000000000000000000011>;
v0000022f3668cf50_0 .net "BaudRate", 0 0, L_0000022f366e4d40;  alias, 1 drivers
v0000022f3668e670_0 .net "SPR", 2 0, L_0000022f36735260;  alias, 1 drivers
L_0000022f366e60e0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000022f3668d130_0 .net/2u *"_ivl_0", 7 0, L_0000022f366e60e0;  1 drivers
v0000022f3668d1d0_0 .net "clk", 0 0, v0000022f366e4ca0_0;  alias, 1 drivers
v0000022f3668e0d0_0 .net "clr", 0 0, L_0000022f36732170;  alias, 1 drivers
v0000022f3668ca50_0 .var "counter", 7 0;
v0000022f3668e210_0 .net "counterNext", 7 0, L_0000022f366e4840;  1 drivers
v0000022f3668cb90_0 .net "rst", 0 0, v0000022f366e4a20_0;  alias, 1 drivers
L_0000022f366e4840 .arith/sum 8, v0000022f3668ca50_0, L_0000022f366e60e0;
L_0000022f366e4d40 .part/v v0000022f3668ca50_0, L_0000022f36735260, 1;
S_0000022f366d3510 .scope module, "u_Bit_counter" "Bit_counter" 3 89, 5 2 0, S_0000022f365fe980;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "BaudRate";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "counter_enable";
    .port_info 3 /OUTPUT 3 "counter";
v0000022f3668ccd0_0 .net "BaudRate", 0 0, v0000022f366d4ed0_0;  alias, 1 drivers
v0000022f3668e2b0_0 .var "counter", 2 0;
v0000022f3668d310_0 .net "counter_enable", 0 0, v0000022f366d4c50_0;  alias, 1 drivers
v0000022f3668d3b0_0 .net "rst", 0 0, v0000022f366e4a20_0;  alias, 1 drivers
E_0000022f36666ed0/0 .event negedge, v0000022f36672fd0_0;
E_0000022f36666ed0/1 .event posedge, v0000022f3668ccd0_0;
E_0000022f36666ed0 .event/or E_0000022f36666ed0/0, E_0000022f36666ed0/1;
S_0000022f366d36a0 .scope module, "u_Master_Slave_controller" "Master_Slave_controller" 3 129, 6 4 0, S_0000022f365fe980;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "control_BaudRate";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "SS";
    .port_info 4 /INPUT 1 "SPE";
    .port_info 5 /INPUT 1 "MSTR";
    .port_info 6 /INPUT 3 "counter";
    .port_info 7 /OUTPUT 1 "counter_enable";
    .port_info 8 /OUTPUT 1 "Reg_write_en";
    .port_info 9 /OUTPUT 1 "Shifter_en";
    .port_info 10 /OUTPUT 1 "idle";
    .port_info 11 /OUTPUT 1 "start";
    .port_info 12 /OUTPUT 1 "SPIF";
    .port_info 13 /OUTPUT 1 "BRG_clr";
    .port_info 14 /OUTPUT 1 "SPDR_wr_en";
    .port_info 15 /OUTPUT 1 "SPDR_rd_en";
P_0000022f365feca0 .param/l "Idle" 1 6 23, +C4<00000000000000000000000000000001>;
P_0000022f365fecd8 .param/l "Run" 1 6 23, +C4<00000000000000000000000000000010>;
P_0000022f365fed10 .param/l "Start" 1 6 23, +C4<00000000000000000000000000000000>;
P_0000022f365fed48 .param/l "Update" 1 6 23, +C4<00000000000000000000000000000011>;
L_0000022f36732a30 .functor NOT 1, v0000022f366dfcb0_0, C4<0>, C4<0>, C4<0>;
L_0000022f36732fe0 .functor OR 1, L_0000022f36732a30, RS_0000022f36690568, C4<0>, C4<0>;
L_0000022f36732f00 .functor NOT 1, v0000022f366de590_0, C4<0>, C4<0>, C4<0>;
L_0000022f36732170 .functor OR 1, L_0000022f36732fe0, L_0000022f36732f00, C4<0>, C4<0>;
v0000022f3668e3f0_0 .net "BRG_clr", 0 0, L_0000022f36732170;  alias, 1 drivers
v0000022f3668e490_0 .net "MSTR", 0 0, v0000022f366dfcb0_0;  alias, 1 drivers
v0000022f3668e710_0 .var "Reg_write_en", 0 0;
v0000022f3668caf0_0 .var "SPDR_rd_en", 0 0;
v0000022f3668cd70_0 .var "SPDR_wr_en", 0 0;
v0000022f366d4f70_0 .net "SPE", 0 0, v0000022f366de590_0;  alias, 1 drivers
v0000022f366d4110_0 .var "SPIF", 0 0;
v0000022f366d4570_0 .net8 "SS", 0 0, RS_0000022f36690568;  alias, 2 drivers
v0000022f366d5330_0 .var "Shifter_en", 0 0;
v0000022f366d55b0_0 .net *"_ivl_0", 0 0, L_0000022f36732a30;  1 drivers
v0000022f366d5d30_0 .net *"_ivl_2", 0 0, L_0000022f36732fe0;  1 drivers
v0000022f366d4890_0 .net *"_ivl_4", 0 0, L_0000022f36732f00;  1 drivers
v0000022f366d41b0_0 .net "clk", 0 0, v0000022f366e4ca0_0;  alias, 1 drivers
v0000022f366d46b0_0 .net "control_BaudRate", 0 0, v0000022f366d4ed0_0;  alias, 1 drivers
v0000022f366d4390_0 .net "counter", 2 0, v0000022f3668e2b0_0;  alias, 1 drivers
v0000022f366d4c50_0 .var "counter_enable", 0 0;
v0000022f366d5f10_0 .var "current_state", 1 0;
v0000022f366d4070_0 .var "idle", 0 0;
v0000022f366d5150_0 .var "next_state", 1 0;
v0000022f366d5290_0 .net "rst", 0 0, v0000022f366e4a20_0;  alias, 1 drivers
v0000022f366d4610_0 .var "start", 0 0;
v0000022f366d4750_0 .var "temp", 0 0;
E_0000022f36666810 .event anyedge, v0000022f366d5f10_0;
E_0000022f36667290 .event anyedge, v0000022f366d5f10_0, v0000022f366d4f70_0, v0000022f366739d0_0, v0000022f3668e2b0_0;
S_0000022f366d3e70 .scope module, "u_Master_slave_select" "Master_slave_select" 3 111, 7 2 0, S_0000022f365fe980;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "MSTR";
    .port_info 1 /INPUT 1 "S_BaudRate";
    .port_info 2 /INPUT 1 "BaudRate";
    .port_info 3 /INPUT 1 "M_Shift_clk";
    .port_info 4 /INPUT 1 "M_Sample_clk";
    .port_info 5 /INPUT 1 "S_Shift_clk";
    .port_info 6 /INPUT 1 "S_Sample_clk";
    .port_info 7 /INPUT 1 "idle";
    .port_info 8 /INPUT 1 "start";
    .port_info 9 /OUTPUT 1 "M_BaudRate";
    .port_info 10 /OUTPUT 1 "control_BaudRate";
    .port_info 11 /OUTPUT 1 "Shift_clk";
    .port_info 12 /OUTPUT 1 "Sample_clk";
v0000022f366d4e30_0 .net "BaudRate", 0 0, L_0000022f366e4d40;  alias, 1 drivers
v0000022f366d5650_0 .net "MSTR", 0 0, v0000022f366dfcb0_0;  alias, 1 drivers
v0000022f366d49d0_0 .var "M_BaudRate", 0 0;
v0000022f366d4cf0_0 .net "M_Sample_clk", 0 0, v0000022f366de6d0_0;  alias, 1 drivers
v0000022f366d4250_0 .net "M_Shift_clk", 0 0, v0000022f366df990_0;  alias, 1 drivers
v0000022f366d47f0_0 .net "S_BaudRate", 0 0, v0000022f366df850_0;  alias, 1 drivers
v0000022f366d42f0_0 .net "S_Sample_clk", 0 0, L_0000022f36732aa0;  alias, 1 drivers
v0000022f366d4930_0 .net "S_Shift_clk", 0 0, L_0000022f36732b80;  alias, 1 drivers
v0000022f366d51f0_0 .var "Sample_clk", 0 0;
v0000022f366d4a70_0 .var "Shift_clk", 0 0;
v0000022f366d4ed0_0 .var "control_BaudRate", 0 0;
v0000022f366d5a10_0 .net "idle", 0 0, v0000022f366d4070_0;  alias, 1 drivers
v0000022f366d4d90_0 .net "start", 0 0, v0000022f366d4610_0;  alias, 1 drivers
E_0000022f366665d0/0 .event anyedge, v0000022f3668e490_0, v0000022f366d4610_0, v0000022f3668cf50_0, v0000022f366d4250_0;
E_0000022f366665d0/1 .event anyedge, v0000022f366d4cf0_0, v0000022f366d47f0_0, v0000022f366d4930_0, v0000022f366d42f0_0;
E_0000022f366665d0 .event/or E_0000022f366665d0/0, E_0000022f366665d0/1;
S_0000022f366d3b50 .scope module, "u_Port_control_logic" "Port_control_logic" 3 171, 8 2 0, S_0000022f365fe980;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "MSTR";
    .port_info 1 /INPUT 1 "SCK_out";
    .port_info 2 /INPUT 1 "Data_out";
    .port_info 3 /INPUT 1 "SS_master";
    .port_info 4 /INOUT 1 "MOSI";
    .port_info 5 /INOUT 1 "MISO";
    .port_info 6 /INOUT 1 "SCK";
    .port_info 7 /INOUT 1 "SS";
    .port_info 8 /OUTPUT 1 "SCK_in";
    .port_info 9 /OUTPUT 1 "Data_in";
L_0000022f36732560 .functor NOT 1, v0000022f366dfcb0_0, C4<0>, C4<0>, C4<0>;
v0000022f366d4b10_0 .net "Data_in", 0 0, L_0000022f366e4fc0;  alias, 1 drivers
v0000022f366d5470_0 .net "Data_out", 0 0, v0000022f366dfe90_0;  alias, 1 drivers
v0000022f366d4bb0_0 .net8 "MISO", 0 0, RS_0000022f36690e98;  alias, 2 drivers
v0000022f366d5010_0 .net8 "MOSI", 0 0, RS_0000022f36690ec8;  alias, 2 drivers
v0000022f366d50b0_0 .net "MSTR", 0 0, v0000022f366dfcb0_0;  alias, 1 drivers
v0000022f366d5ab0_0 .net8 "SCK", 0 0, RS_0000022f36690ef8;  alias, 2 drivers
v0000022f366d53d0_0 .net "SCK_in", 0 0, L_0000022f36736480;  alias, 1 drivers
v0000022f366d5c90_0 .net "SCK_out", 0 0, v0000022f366d5e70_0;  alias, 1 drivers
v0000022f366d5510_0 .net8 "SS", 0 0, RS_0000022f36690568;  alias, 2 drivers
v0000022f366d44d0_0 .net "SS_master", 0 0, L_0000022f366e6128;  alias, 1 drivers
o0000022f36692f38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000022f366d5b50_0 name=_ivl_0
o0000022f36692f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000022f366d56f0_0 name=_ivl_12
o0000022f36692f98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000022f366d5790_0 name=_ivl_16
o0000022f36692fc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000022f366d5830_0 name=_ivl_20
v0000022f366d4430_0 .net *"_ivl_6", 0 0, L_0000022f36732560;  1 drivers
o0000022f36693028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000022f366d58d0_0 name=_ivl_8
L_0000022f366e4f20 .functor MUXZ 1, o0000022f36692f38, v0000022f366dfe90_0, v0000022f366dfcb0_0, C4<>;
L_0000022f366e4fc0 .functor MUXZ 1, RS_0000022f36690ec8, RS_0000022f36690e98, v0000022f366dfcb0_0, C4<>;
L_0000022f367363e0 .functor MUXZ 1, o0000022f36693028, v0000022f366dfe90_0, L_0000022f36732560, C4<>;
L_0000022f36736ca0 .functor MUXZ 1, o0000022f36692f68, L_0000022f366e6128, v0000022f366dfcb0_0, C4<>;
L_0000022f367365c0 .functor MUXZ 1, o0000022f36692f98, v0000022f366d5e70_0, v0000022f366dfcb0_0, C4<>;
L_0000022f36736480 .functor MUXZ 1, RS_0000022f36690ef8, o0000022f36692fc8, v0000022f366dfcb0_0, C4<>;
S_0000022f366d39c0 .scope module, "u_SCK_control_master" "SCK_control_master" 3 189, 9 2 0, S_0000022f365fe980;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "M_BaudRate";
    .port_info 1 /INPUT 1 "CPOL";
    .port_info 2 /INPUT 1 "CPHA";
    .port_info 3 /INPUT 1 "idle";
    .port_info 4 /OUTPUT 1 "SCK_out";
    .port_info 5 /OUTPUT 1 "Shift_clk";
    .port_info 6 /OUTPUT 1 "Sample_clk";
v0000022f366d5970_0 .net "CPHA", 0 0, v0000022f366de770_0;  alias, 1 drivers
v0000022f366d5bf0_0 .net "CPOL", 0 0, v0000022f366deef0_0;  alias, 1 drivers
v0000022f366d5dd0_0 .net "M_BaudRate", 0 0, v0000022f366d49d0_0;  alias, 1 drivers
v0000022f366d5e70_0 .var "SCK_out", 0 0;
v0000022f366de6d0_0 .var "Sample_clk", 0 0;
v0000022f366df990_0 .var "Shift_clk", 0 0;
v0000022f366dff30_0 .net "idle", 0 0, v0000022f366d4070_0;  alias, 1 drivers
E_0000022f36666850 .event anyedge, v0000022f366d4070_0, v0000022f366d49d0_0, v0000022f366d5bf0_0, v0000022f366d5970_0;
S_0000022f366d31f0 .scope module, "u_SCK_control_slave" "SCK_control_slave" 3 101, 10 2 0, S_0000022f365fe980;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "SCK_in";
    .port_info 1 /INPUT 1 "CPOL";
    .port_info 2 /INPUT 1 "CPHA";
    .port_info 3 /INPUT 1 "idle";
    .port_info 4 /OUTPUT 1 "S_BaudRate";
    .port_info 5 /OUTPUT 1 "Shift_clk";
    .port_info 6 /OUTPUT 1 "Sample_clk";
L_0000022f36732480 .functor NOT 1, v0000022f366d4070_0, C4<0>, C4<0>, C4<0>;
L_0000022f36732b80 .functor AND 1, L_0000022f36732480, v0000022f366df850_0, C4<1>, C4<1>;
L_0000022f367329c0 .functor NOT 1, v0000022f366d4070_0, C4<0>, C4<0>, C4<0>;
L_0000022f36732100 .functor NOT 1, v0000022f366df850_0, C4<0>, C4<0>, C4<0>;
L_0000022f36732aa0 .functor AND 1, L_0000022f367329c0, L_0000022f36732100, C4<1>, C4<1>;
v0000022f366df350_0 .net "CPHA", 0 0, v0000022f366de770_0;  alias, 1 drivers
v0000022f366df0d0_0 .net "CPOL", 0 0, v0000022f366deef0_0;  alias, 1 drivers
v0000022f366def90_0 .net "SCK_in", 0 0, L_0000022f36736480;  alias, 1 drivers
v0000022f366df850_0 .var "S_BaudRate", 0 0;
v0000022f366dea90_0 .net "Sample_clk", 0 0, L_0000022f36732aa0;  alias, 1 drivers
v0000022f366de3b0_0 .net "Shift_clk", 0 0, L_0000022f36732b80;  alias, 1 drivers
v0000022f366de310_0 .net *"_ivl_0", 0 0, L_0000022f36732480;  1 drivers
v0000022f366de090_0 .net *"_ivl_4", 0 0, L_0000022f367329c0;  1 drivers
v0000022f366ded10_0 .net *"_ivl_6", 0 0, L_0000022f36732100;  1 drivers
v0000022f366df8f0_0 .net "idle", 0 0, v0000022f366d4070_0;  alias, 1 drivers
E_0000022f366669d0 .event anyedge, v0000022f366d5bf0_0, v0000022f366d5970_0, v0000022f366d53d0_0, v0000022f366d4070_0;
S_0000022f366d3380 .scope module, "u_SPCR" "SPCR" 3 201, 11 3 0, S_0000022f365fe980;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPCR_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "SPE";
    .port_info 4 /OUTPUT 1 "MSTR";
    .port_info 5 /OUTPUT 1 "CPOL";
    .port_info 6 /OUTPUT 1 "CPHA";
    .port_info 7 /OUTPUT 1 "LSBFE";
v0000022f366de770_0 .var "CPHA", 0 0;
v0000022f366deef0_0 .var "CPOL", 0 0;
v0000022f366de810_0 .var "LSBFE", 0 0;
v0000022f366dfcb0_0 .var "MSTR", 0 0;
v0000022f366df710_0 .net "SPCR_in", 7 0, v0000022f366e4b60_0;  alias, 1 drivers
v0000022f366de590_0 .var "SPE", 0 0;
v0000022f366df530_0 .net "clk", 0 0, v0000022f366e4ca0_0;  alias, 1 drivers
v0000022f366df170_0 .net "rst", 0 0, v0000022f366e4a20_0;  alias, 1 drivers
S_0000022f366d3830 .scope module, "u_SPDR" "SPDR" 3 228, 12 2 0, S_0000022f365fe980;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPDR_in";
    .port_info 1 /INPUT 8 "SPDR_From_user";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /INPUT 1 "SPDR_rd_en";
    .port_info 6 /OUTPUT 8 "SPDR_out";
L_0000022f367325d0 .functor BUFZ 8, v0000022f366dfb70_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000022f366dfb70_0 .var "SPDR", 7 0;
v0000022f366df210_0 .net "SPDR_From_user", 7 0, v0000022f366e4340_0;  alias, 1 drivers
v0000022f366dec70_0 .net "SPDR_in", 7 0, v0000022f366df030_0;  alias, 1 drivers
v0000022f366de9f0_0 .net "SPDR_out", 7 0, L_0000022f367325d0;  alias, 1 drivers
v0000022f366df7b0_0 .net "SPDR_rd_en", 0 0, v0000022f3668caf0_0;  alias, 1 drivers
v0000022f366de450_0 .net "clk", 0 0, v0000022f366e4ca0_0;  alias, 1 drivers
v0000022f366dfa30_0 .net "en", 0 0, v0000022f3668cd70_0;  alias, 1 drivers
v0000022f366dedb0_0 .net "rst", 0 0, v0000022f366e4a20_0;  alias, 1 drivers
S_0000022f366d3060 .scope module, "u_SPIBR" "SPIBR" 3 220, 13 1 0, S_0000022f365fe980;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPIBR_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 3 "SPR";
v0000022f366df3f0_0 .net "SPIBR_in", 7 0, L_0000022f366e6170;  alias, 1 drivers
v0000022f366de130_0 .net "SPR", 2 0, L_0000022f36735260;  alias, 1 drivers
v0000022f366deb30_0 .var "SPR0", 0 0;
v0000022f366dee50_0 .var "SPR1", 0 0;
v0000022f366de1d0_0 .var "SPR2", 0 0;
v0000022f366de270_0 .net "clk", 0 0, v0000022f366e4ca0_0;  alias, 1 drivers
v0000022f366dfad0_0 .net "rst", 0 0, v0000022f366e4a20_0;  alias, 1 drivers
L_0000022f36735260 .concat [ 1 1 1 0], v0000022f366deb30_0, v0000022f366dee50_0, v0000022f366de1d0_0;
S_0000022f366d3ce0 .scope module, "u_SPISR" "SPISR" 3 212, 14 3 0, S_0000022f365fe980;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "SPISR_in";
    .port_info 4 /OUTPUT 1 "SPIF";
v0000022f366dfc10_0 .var "SPIF", 0 0;
v0000022f366de4f0_0 .net "SPISR_in", 0 0, v0000022f366d4110_0;  alias, 1 drivers
v0000022f366debd0_0 .net "clk", 0 0, v0000022f366e4ca0_0;  alias, 1 drivers
v0000022f366dfd50_0 .net "en", 0 0, v0000022f3668e710_0;  alias, 1 drivers
v0000022f366df2b0_0 .net "rst", 0 0, v0000022f366e4a20_0;  alias, 1 drivers
S_0000022f366e0b90 .scope module, "u_Shifter" "Shifter" 3 71, 15 3 0, S_0000022f365fe980;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "Sample_clk";
    .port_info 2 /INPUT 1 "Shift_clk";
    .port_info 3 /INPUT 1 "Data_in";
    .port_info 4 /INPUT 1 "shifter_en";
    .port_info 5 /INPUT 1 "SPDR_wr_en";
    .port_info 6 /INPUT 1 "SPDR_rd_en";
    .port_info 7 /INPUT 8 "SPDR_in";
    .port_info 8 /OUTPUT 8 "SPDR_out";
    .port_info 9 /OUTPUT 1 "Data_out";
P_0000022f36666a90 .param/l "DWIDTH" 0 15 3, +C4<00000000000000000000000000001000>;
v0000022f366dfdf0_0 .net "Data_in", 0 0, L_0000022f366e4fc0;  alias, 1 drivers
v0000022f366dfe90_0 .var "Data_out", 0 0;
v0000022f366df670_0 .net "SPDR_in", 7 0, L_0000022f367325d0;  alias, 1 drivers
v0000022f366df030_0 .var "SPDR_out", 7 0;
v0000022f366de630_0 .net "SPDR_rd_en", 0 0, v0000022f3668caf0_0;  alias, 1 drivers
v0000022f366df490_0 .net "SPDR_wr_en", 0 0, v0000022f3668cd70_0;  alias, 1 drivers
v0000022f366df5d0_0 .net "Sample_clk", 0 0, v0000022f366d51f0_0;  alias, 1 drivers
v0000022f366de8b0_0 .net "Shift_clk", 0 0, v0000022f366d4a70_0;  alias, 1 drivers
v0000022f366de950_0 .net "rst", 0 0, v0000022f366e4a20_0;  alias, 1 drivers
v0000022f366e2650_0 .var "shifter_data", 7 0;
v0000022f366e25b0_0 .var "shifter_data_reg", 7 0;
v0000022f366e2bf0_0 .net "shifter_en", 0 0, v0000022f366d5330_0;  alias, 1 drivers
E_0000022f36666690/0 .event anyedge, v0000022f3668cd70_0, v0000022f366e2650_0, v0000022f366e25b0_0, v0000022f3668caf0_0;
E_0000022f36666690/1 .event anyedge, v0000022f366de9f0_0;
E_0000022f36666690 .event/or E_0000022f36666690/0, E_0000022f36666690/1;
E_0000022f36667250 .event posedge, v0000022f366d4a70_0;
E_0000022f36666610 .event posedge, v0000022f366d51f0_0;
S_0000022f366e1810 .scope task, "expect_master" "expect_master" 2 105, 2 105 0, S_0000022f3667a510;
 .timescale -9 -10;
v0000022f366e3230_0 .var "exp_SPDR", 7 0;
TD_SPI_TB.expect_master ;
    %load/vec4 v0000022f366854c0_0;
    %load/vec4 v0000022f366e3230_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 107 "$display", "TEST FAILED" {0 0 0};
    %vpi_call 2 108 "$display", "time=%0d: Master SPDR is 0x%h and should be 0x%h", $time, v0000022f366854c0_0, v0000022f366e3230_0 {0 0 0};
    %vpi_call 2 110 "$finish" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 113 "$display", "time=%0d: \011 SUCCESS: \011 Master SPDR is \011 0x%h \011 and wanted value is \011 0x%h", $time, v0000022f366854c0_0, v0000022f366e3230_0 {0 0 0};
T_0.1 ;
    %end;
S_0000022f366e0230 .scope task, "expect_slave" "expect_slave" 2 117, 2 117 0, S_0000022f3667a510;
 .timescale -9 -10;
v0000022f366e3d70_0 .var "exp_SPDR", 7 0;
TD_SPI_TB.expect_slave ;
    %load/vec4 v0000022f366dfb70_0;
    %load/vec4 v0000022f366e3d70_0;
    %cmp/ne;
    %jmp/0xz  T_1.2, 6;
    %vpi_call 2 119 "$display", "TEST FAILED" {0 0 0};
    %vpi_call 2 120 "$display", "time=%0d: Slave SPDR is 0x%h and should be 0x%h", $time, v0000022f366dfb70_0, v0000022f366e3d70_0 {0 0 0};
    %vpi_call 2 122 "$finish" {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 125 "$display", "time=%0d: \011 SUCCESS:  \011  Slave SPDR is \011 0x%h \011 and wanted value is \011 0x%h", $time, v0000022f366dfb70_0, v0000022f366e3d70_0 {0 0 0};
T_1.3 ;
    %end;
    .scope S_0000022f36600e90;
T_2 ;
    %wait E_0000022f36666010;
    %load/vec4 v0000022f36672fd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022f36672530_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000022f36674010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022f36672530_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000022f366727b0_0;
    %assign/vec4 v0000022f36672530_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000022f365fee80;
T_3 ;
    %wait E_0000022f366667d0;
    %load/vec4 v0000022f36685740_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f36686280_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000022f366866e0_0, 0, 8;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000022f365fee80;
T_4 ;
    %wait E_0000022f36666a10;
    %load/vec4 v0000022f36684980_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000022f36685420_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022f36684980_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0000022f365fee80;
T_5 ;
    %wait E_0000022f36667590;
    %load/vec4 v0000022f366857e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000022f36684980_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000022f36686280_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000022f365fee80;
T_6 ;
    %wait E_0000022f36666790;
    %load/vec4 v0000022f36686640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000022f366866e0_0;
    %store/vec4 v0000022f36686320_0, 0, 8;
    %load/vec4 v0000022f36684980_0;
    %store/vec4 v0000022f366866e0_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000022f366848e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000022f36685560_0;
    %store/vec4 v0000022f36684980_0, 0, 8;
    %load/vec4 v0000022f36685560_0;
    %store/vec4 v0000022f366866e0_0, 0, 8;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0000022f36686320_0, 0, 8;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000022f36684980_0;
    %store/vec4 v0000022f366866e0_0, 0, 8;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0000022f36686320_0, 0, 8;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000022f366078d0;
T_7 ;
    %wait E_0000022f366663d0;
    %load/vec4 v0000022f36673c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000022f36672210_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000022f36673bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000022f36672210_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000022f36672210_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000022f365f71d0;
T_8 ;
    %wait E_0000022f36665890;
    %load/vec4 v0000022f36651b20_0;
    %load/vec4 v0000022f366519e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0000022f366520c0_0;
    %store/vec4 v0000022f36651bc0_0, 0, 1;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0000022f36652340_0;
    %nor/r;
    %load/vec4 v0000022f366520c0_0;
    %nor/r;
    %and;
    %store/vec4 v0000022f36651bc0_0, 0, 1;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0000022f366520c0_0;
    %nor/r;
    %store/vec4 v0000022f36651bc0_0, 0, 1;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0000022f36652340_0;
    %load/vec4 v0000022f366520c0_0;
    %or;
    %store/vec4 v0000022f36651bc0_0, 0, 1;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000022f36617540;
T_9 ;
    %wait E_0000022f36665cd0;
    %load/vec4 v0000022f36672b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000022f366732f0_0;
    %inv;
    %load/vec4 v0000022f36673110_0;
    %inv;
    %and;
    %store/vec4 v0000022f36673b10_0, 0, 1;
    %load/vec4 v0000022f36673110_0;
    %inv;
    %store/vec4 v0000022f36672d50_0, 0, 1;
    %load/vec4 v0000022f36672490_0;
    %store/vec4 v0000022f36672c10_0, 0, 1;
    %load/vec4 v0000022f36673390_0;
    %store/vec4 v0000022f36673250_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000022f36672b70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f36673b10_0, 0, 1;
    %load/vec4 v0000022f36672670_0;
    %store/vec4 v0000022f36672d50_0, 0, 1;
    %load/vec4 v0000022f366728f0_0;
    %store/vec4 v0000022f36672c10_0, 0, 1;
    %load/vec4 v0000022f36673d90_0;
    %store/vec4 v0000022f36673250_0, 0, 1;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000022f36607a60;
T_10 ;
    %wait E_0000022f366663d0;
    %load/vec4 v0000022f366725d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022f366736b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000022f36673070_0;
    %assign/vec4 v0000022f366736b0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000022f36607a60;
T_11 ;
    %wait E_0000022f36665750;
    %load/vec4 v0000022f366736b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0000022f36672ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000022f36673070_0, 0, 2;
T_11.5 ;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0000022f366739d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.9, 9;
    %load/vec4 v0000022f36672ad0_0;
    %and;
T_11.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000022f36673070_0, 0, 2;
    %jmp T_11.8;
T_11.7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000022f36673070_0, 0, 2;
T_11.8 ;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0000022f36673ed0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000022f36673070_0, 0, 2;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000022f36673070_0, 0, 2;
T_11.11 ;
    %jmp T_11.4;
T_11.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000022f36673070_0, 0, 2;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000022f36607a60;
T_12 ;
    %wait E_0000022f36665710;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022f36673cf0_0, 0;
    %load/vec4 v0000022f366736b0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0000022f36673070_0;
    %assign/vec4 v0000022f366736b0_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000022f36607a60;
T_13 ;
    %wait E_0000022f36666410;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f36672350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f366737f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f36672990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f366731b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f366722b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f366734d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f36672710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f366723f0_0, 0, 1;
    %load/vec4 v0000022f366736b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f366723f0_0, 0, 1;
    %jmp T_13.4;
T_13.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f36672350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f366737f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f366734d0_0, 0, 1;
    %jmp T_13.4;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f366731b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f36672710_0, 0, 1;
    %jmp T_13.4;
T_13.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f36672350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f36672990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f366722b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f366734d0_0, 0, 1;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000022f365f7040;
T_14 ;
    %wait E_0000022f36665d10;
    %load/vec4 v0000022f36659fd0_0;
    %nor/r;
    %load/vec4 v0000022f3665bb50_0;
    %nor/r;
    %and;
    %store/vec4 v0000022f36659e90_0, 0, 1;
    %load/vec4 v0000022f36659fd0_0;
    %nor/r;
    %load/vec4 v0000022f3665bb50_0;
    %and;
    %store/vec4 v0000022f36659f30_0, 0, 1;
    %load/vec4 v0000022f3665b970_0;
    %load/vec4 v0000022f3665b8d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0000022f3665bb50_0;
    %store/vec4 v0000022f36659df0_0, 0, 1;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0000022f36659fd0_0;
    %nor/r;
    %load/vec4 v0000022f3665bb50_0;
    %nor/r;
    %and;
    %store/vec4 v0000022f36659df0_0, 0, 1;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0000022f3665bb50_0;
    %nor/r;
    %store/vec4 v0000022f36659df0_0, 0, 1;
    %jmp T_14.4;
T_14.3 ;
    %load/vec4 v0000022f36659fd0_0;
    %load/vec4 v0000022f3665bb50_0;
    %or;
    %store/vec4 v0000022f36659df0_0, 0, 1;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000022f365f4a60;
T_15 ;
    %wait E_0000022f36666010;
    %load/vec4 v0000022f36686140_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022f36684e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022f366860a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022f36684de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022f366859c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022f36684a20_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000022f36686500_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000022f36684e80_0, 0;
    %load/vec4 v0000022f36686500_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0000022f366860a0_0, 0;
    %load/vec4 v0000022f36686500_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0000022f36684de0_0, 0;
    %load/vec4 v0000022f36686500_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0000022f366859c0_0, 0;
    %load/vec4 v0000022f36686500_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000022f36684a20_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000022f365ef200;
T_16 ;
    %wait E_0000022f36666010;
    %load/vec4 v0000022f366865a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022f366852e0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000022f36685880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000022f36685380_0;
    %assign/vec4 v0000022f366852e0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0000022f366852e0_0;
    %assign/vec4 v0000022f366852e0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000022f365ef070;
T_17 ;
    %wait E_0000022f36666010;
    %load/vec4 v0000022f36684ca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022f36684fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022f36684b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022f36685060_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000022f36684c00_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000022f36684fc0_0, 0;
    %load/vec4 v0000022f36684c00_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000022f36684b60_0, 0;
    %load/vec4 v0000022f36684c00_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0000022f36685060_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000022f365f4bf0;
T_18 ;
    %wait E_0000022f36666010;
    %load/vec4 v0000022f36685240_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022f366854c0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000022f366861e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000022f366851a0_0;
    %assign/vec4 v0000022f366854c0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0000022f36686000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0000022f36685d80_0;
    %assign/vec4 v0000022f366854c0_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0000022f36684ac0_0;
    %assign/vec4 v0000022f366854c0_0, 0;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000022f365feb10;
T_19 ;
    %wait E_0000022f36666010;
    %load/vec4 v0000022f3668cb90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022f3668ca50_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000022f3668e0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022f3668ca50_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0000022f3668e210_0;
    %assign/vec4 v0000022f3668ca50_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000022f366e0b90;
T_20 ;
    %wait E_0000022f366667d0;
    %load/vec4 v0000022f366de950_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f366dfe90_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000022f366e2650_0, 0, 8;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000022f366e0b90;
T_21 ;
    %wait E_0000022f36666610;
    %load/vec4 v0000022f366e25b0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000022f366dfdf0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022f366e25b0_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0000022f366e0b90;
T_22 ;
    %wait E_0000022f36667250;
    %load/vec4 v0000022f366e2bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0000022f366e25b0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000022f366dfe90_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000022f366e0b90;
T_23 ;
    %wait E_0000022f36666690;
    %load/vec4 v0000022f366df490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0000022f366e2650_0;
    %store/vec4 v0000022f366df030_0, 0, 8;
    %load/vec4 v0000022f366e25b0_0;
    %store/vec4 v0000022f366e2650_0, 0, 8;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000022f366de630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000022f366df670_0;
    %store/vec4 v0000022f366e25b0_0, 0, 8;
    %load/vec4 v0000022f366df670_0;
    %store/vec4 v0000022f366e2650_0, 0, 8;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0000022f366df030_0, 0, 8;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0000022f366e25b0_0;
    %store/vec4 v0000022f366e2650_0, 0, 8;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0000022f366df030_0, 0, 8;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000022f366d3510;
T_24 ;
    %wait E_0000022f36666ed0;
    %load/vec4 v0000022f3668d3b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000022f3668e2b0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000022f3668d310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000022f3668e2b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000022f3668e2b0_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000022f366d31f0;
T_25 ;
    %wait E_0000022f366669d0;
    %load/vec4 v0000022f366df0d0_0;
    %load/vec4 v0000022f366df350_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %jmp T_25.4;
T_25.0 ;
    %load/vec4 v0000022f366def90_0;
    %store/vec4 v0000022f366df850_0, 0, 1;
    %jmp T_25.4;
T_25.1 ;
    %load/vec4 v0000022f366df8f0_0;
    %nor/r;
    %load/vec4 v0000022f366def90_0;
    %nor/r;
    %and;
    %store/vec4 v0000022f366df850_0, 0, 1;
    %jmp T_25.4;
T_25.2 ;
    %load/vec4 v0000022f366def90_0;
    %nor/r;
    %store/vec4 v0000022f366df850_0, 0, 1;
    %jmp T_25.4;
T_25.3 ;
    %load/vec4 v0000022f366df8f0_0;
    %load/vec4 v0000022f366def90_0;
    %or;
    %store/vec4 v0000022f366df850_0, 0, 1;
    %jmp T_25.4;
T_25.4 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0000022f366d3e70;
T_26 ;
    %wait E_0000022f366665d0;
    %load/vec4 v0000022f366d5650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0000022f366d4d90_0;
    %inv;
    %load/vec4 v0000022f366d4e30_0;
    %inv;
    %and;
    %store/vec4 v0000022f366d49d0_0, 0, 1;
    %load/vec4 v0000022f366d4e30_0;
    %inv;
    %store/vec4 v0000022f366d4ed0_0, 0, 1;
    %load/vec4 v0000022f366d4250_0;
    %store/vec4 v0000022f366d4a70_0, 0, 1;
    %load/vec4 v0000022f366d4cf0_0;
    %store/vec4 v0000022f366d51f0_0, 0, 1;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000022f366d5650_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f366d49d0_0, 0, 1;
    %load/vec4 v0000022f366d47f0_0;
    %store/vec4 v0000022f366d4ed0_0, 0, 1;
    %load/vec4 v0000022f366d4930_0;
    %store/vec4 v0000022f366d4a70_0, 0, 1;
    %load/vec4 v0000022f366d42f0_0;
    %store/vec4 v0000022f366d51f0_0, 0, 1;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000022f366d36a0;
T_27 ;
    %wait E_0000022f36666ed0;
    %load/vec4 v0000022f366d5290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022f366d5f10_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000022f366d5150_0;
    %assign/vec4 v0000022f366d5f10_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000022f366d36a0;
T_28 ;
    %wait E_0000022f36667290;
    %load/vec4 v0000022f366d5f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %jmp T_28.4;
T_28.0 ;
    %load/vec4 v0000022f366d4f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000022f366d5150_0, 0, 2;
T_28.5 ;
    %jmp T_28.4;
T_28.1 ;
    %load/vec4 v0000022f366d4570_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.9, 9;
    %load/vec4 v0000022f366d4f70_0;
    %and;
T_28.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000022f366d5150_0, 0, 2;
    %jmp T_28.8;
T_28.7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000022f366d5150_0, 0, 2;
T_28.8 ;
    %jmp T_28.4;
T_28.2 ;
    %load/vec4 v0000022f366d4390_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_28.10, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000022f366d5150_0, 0, 2;
    %jmp T_28.11;
T_28.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000022f366d5150_0, 0, 2;
T_28.11 ;
    %jmp T_28.4;
T_28.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000022f366d5150_0, 0, 2;
    %jmp T_28.4;
T_28.4 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000022f366d36a0;
T_29 ;
    %wait E_0000022f36665710;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022f366d4750_0, 0;
    %load/vec4 v0000022f366d5f10_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_29.0, 4;
    %load/vec4 v0000022f366d5150_0;
    %assign/vec4 v0000022f366d5f10_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000022f366d36a0;
T_30 ;
    %wait E_0000022f36666810;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f366d4070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f3668caf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f3668cd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f366d5330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f366d4110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f3668e710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f366d4c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f366d4610_0, 0, 1;
    %load/vec4 v0000022f366d5f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %jmp T_30.4;
T_30.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f366d4610_0, 0, 1;
    %jmp T_30.4;
T_30.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f366d4070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f3668caf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f3668e710_0, 0, 1;
    %jmp T_30.4;
T_30.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f366d5330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f366d4c50_0, 0, 1;
    %jmp T_30.4;
T_30.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f366d4070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f3668cd70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f366d4110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f3668e710_0, 0, 1;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0000022f366d39c0;
T_31 ;
    %wait E_0000022f36666850;
    %load/vec4 v0000022f366dff30_0;
    %nor/r;
    %load/vec4 v0000022f366d5dd0_0;
    %nor/r;
    %and;
    %store/vec4 v0000022f366de6d0_0, 0, 1;
    %load/vec4 v0000022f366dff30_0;
    %nor/r;
    %load/vec4 v0000022f366d5dd0_0;
    %and;
    %store/vec4 v0000022f366df990_0, 0, 1;
    %load/vec4 v0000022f366d5bf0_0;
    %load/vec4 v0000022f366d5970_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0000022f366d5dd0_0;
    %store/vec4 v0000022f366d5e70_0, 0, 1;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0000022f366dff30_0;
    %nor/r;
    %load/vec4 v0000022f366d5dd0_0;
    %nor/r;
    %and;
    %store/vec4 v0000022f366d5e70_0, 0, 1;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0000022f366d5dd0_0;
    %nor/r;
    %store/vec4 v0000022f366d5e70_0, 0, 1;
    %jmp T_31.4;
T_31.3 ;
    %load/vec4 v0000022f366dff30_0;
    %load/vec4 v0000022f366d5dd0_0;
    %or;
    %store/vec4 v0000022f366d5e70_0, 0, 1;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000022f366d3380;
T_32 ;
    %wait E_0000022f36666010;
    %load/vec4 v0000022f366df170_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022f366de590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022f366dfcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022f366deef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022f366de770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022f366de810_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000022f366df710_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000022f366de590_0, 0;
    %load/vec4 v0000022f366df710_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0000022f366dfcb0_0, 0;
    %load/vec4 v0000022f366df710_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0000022f366deef0_0, 0;
    %load/vec4 v0000022f366df710_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0000022f366de770_0, 0;
    %load/vec4 v0000022f366df710_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000022f366de810_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000022f366d3ce0;
T_33 ;
    %wait E_0000022f36666010;
    %load/vec4 v0000022f366df2b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022f366dfc10_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000022f366dfd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000022f366de4f0_0;
    %assign/vec4 v0000022f366dfc10_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0000022f366dfc10_0;
    %assign/vec4 v0000022f366dfc10_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000022f366d3060;
T_34 ;
    %wait E_0000022f36666010;
    %load/vec4 v0000022f366dfad0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022f366deb30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022f366dee50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022f366de1d0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000022f366df3f0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000022f366deb30_0, 0;
    %load/vec4 v0000022f366df3f0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000022f366dee50_0, 0;
    %load/vec4 v0000022f366df3f0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0000022f366de1d0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000022f366d3830;
T_35 ;
    %wait E_0000022f36666010;
    %load/vec4 v0000022f366dedb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022f366dfb70_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0000022f366dfa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0000022f366dec70_0;
    %assign/vec4 v0000022f366dfb70_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0000022f366df7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %load/vec4 v0000022f366df210_0;
    %assign/vec4 v0000022f366dfb70_0, 0;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v0000022f366de9f0_0;
    %assign/vec4 v0000022f366dfb70_0, 0;
T_35.5 ;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0000022f3667a510;
T_36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f366e4a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f366e4ca0_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0000022f3667a510;
T_37 ;
    %delay 50, 0;
    %load/vec4 v0000022f366e4ca0_0;
    %inv;
    %store/vec4 v0000022f366e4ca0_0, 0, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_0000022f3667a510;
T_38 ;
    %vpi_call 2 46 "$dumpfile", "dump2.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f366e4a20_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f366e4a20_0, 0, 1;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0000022f366e4340_0, 0, 8;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000022f366e4ac0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f366e4660_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000022f366e4700_0, 0, 8;
    %delay 100, 0;
    %pushi/vec4 179, 163, 8;
    %store/vec4 v0000022f366e40c0_0, 0, 8;
    %pushi/vec4 163, 163, 8;
    %store/vec4 v0000022f366e4b60_0, 0, 8;
    %pushi/vec4 227, 163, 8;
    %store/vec4 v0000022f366e4b60_0, 0, 8;
    %pushi/vec4 243, 163, 8;
    %store/vec4 v0000022f366e40c0_0, 0, 8;
    %delay 7300, 0;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0000022f366e3230_0, 0, 8;
    %fork TD_SPI_TB.expect_master, S_0000022f366e1810;
    %join;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000022f366e3d70_0, 0, 8;
    %fork TD_SPI_TB.expect_slave, S_0000022f366e0230;
    %join;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0000022f366e4ac0_0, 0, 8;
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0000022f366e4340_0, 0, 8;
    %delay 7200, 0;
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0000022f366e3230_0, 0, 8;
    %fork TD_SPI_TB.expect_master, S_0000022f366e1810;
    %join;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0000022f366e3d70_0, 0, 8;
    %fork TD_SPI_TB.expect_slave, S_0000022f366e0230;
    %join;
    %pushi/vec4 188, 0, 8;
    %store/vec4 v0000022f366e4ac0_0, 0, 8;
    %pushi/vec4 218, 0, 8;
    %store/vec4 v0000022f366e4340_0, 0, 8;
    %delay 7200, 0;
    %pushi/vec4 218, 0, 8;
    %store/vec4 v0000022f366e3230_0, 0, 8;
    %fork TD_SPI_TB.expect_master, S_0000022f366e1810;
    %join;
    %pushi/vec4 188, 0, 8;
    %store/vec4 v0000022f366e3d70_0, 0, 8;
    %fork TD_SPI_TB.expect_slave, S_0000022f366e0230;
    %join;
    %pushi/vec4 251, 0, 8;
    %store/vec4 v0000022f366e4ac0_0, 0, 8;
    %pushi/vec4 172, 0, 8;
    %store/vec4 v0000022f366e4340_0, 0, 8;
    %delay 7200, 0;
    %pushi/vec4 172, 0, 8;
    %store/vec4 v0000022f366e3230_0, 0, 8;
    %fork TD_SPI_TB.expect_master, S_0000022f366e1810;
    %join;
    %pushi/vec4 251, 0, 8;
    %store/vec4 v0000022f366e3d70_0, 0, 8;
    %fork TD_SPI_TB.expect_slave, S_0000022f366e0230;
    %join;
    %vpi_call 2 100 "$display", "TEST PASSED!" {0 0 0};
    %vpi_call 2 101 "$finish" {0 0 0};
    %end;
    .thread T_38;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "TestBench_v2.v";
    "./SPI_TOP.v";
    "./../BRG/BRG.v";
    "./../Bit_counter\Bit_counter.v";
    "./../Master_Slave_controller\Master_Slave_controller.v";
    "./../Master_Slave_controller\Master_slave_select.v";
    "./../Port_control_logic\Port_control_logic.v";
    "./../SCK_control\SCK_control_master.v";
    "./../SCK_control\SCK_control_slave.v";
    "./../Registers\SPCR.v";
    "./../Registers\SPDR.v";
    "./../Registers\SPIBR.v";
    "./../Registers\SPISR.v";
    "./../Shifter\Shifter.v";
