Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May 31 18:52:29 2024
| Host         : nehemias-dell running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    848         
TIMING-16  Warning           Large setup violation          3           
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5630)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1682)
5. checking no_input_delay (2)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5630)
---------------------------
 There are 848 register/latch pins with no clock driven by root clock pin: baud_gen/tick_reg[0]/Q (HIGH)

 There are 797 register/latch pins with no clock driven by root clock pin: receptor/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 797 register/latch pins with no clock driven by root clock pin: receptor/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 797 register/latch pins with no clock driven by root clock pin: receptor/tick_counter_reg[0]/Q (HIGH)

 There are 797 register/latch pins with no clock driven by root clock pin: receptor/tick_counter_reg[1]/Q (HIGH)

 There are 797 register/latch pins with no clock driven by root clock pin: receptor/tick_counter_reg[2]/Q (HIGH)

 There are 797 register/latch pins with no clock driven by root clock pin: receptor/tick_counter_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1682)
---------------------------------------------------
 There are 1682 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.145      -59.604                    195                 2715        0.013        0.000                      0                 2715        4.500        0.000                       0                  1596  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.145      -59.604                    195                 2715        0.013        0.000                      0                 2715        4.500        0.000                       0                  1596  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          195  Failing Endpoints,  Worst Slack       -1.145ns,  Total Violation      -59.604ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.145ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.324ns (21.688%)  route 4.781ns (78.312%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 10.268 - 5.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.300 r  p_2_out_BUFG_inst/O
                         net (fo=1477, routed)        1.558     5.859    ex/i_clk
    SLICE_X40Y33         FDRE                                         r  ex/op_tmp_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     6.315 f  ex/op_tmp_reg[3]_replica_1/Q
                         net (fo=7, routed)           0.649     6.964    ex/alu/op_tmp[3]_repN_1_alias
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.088 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=21, routed)          0.531     7.619    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I1_O)        0.124     7.743 r  ex/alu/o_res_inferred_i_356/O
                         net (fo=1, routed)           0.810     8.553    ex/alu/o_res_inferred_i_356_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.677 r  ex/alu/o_res_inferred_i_164_comp/O
                         net (fo=162, routed)         1.054     9.732    ex/alu/o_res_inferred_i_164_n_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I3_O)        0.124     9.856 r  ex/alu/o_res_inferred_i_320/O
                         net (fo=1, routed)           0.472    10.328    ex/alu/o_res_inferred_i_320_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I3_O)        0.124    10.452 r  ex/alu/o_res_inferred_i_139/O
                         net (fo=1, routed)           0.801    11.253    ex/alu/o_res_inferred_i_139_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.377 r  ex/alu/o_res_inferred_i_27/O
                         net (fo=3, routed)           0.463    11.839    ex/o_res_orig[5]
    SLICE_X37Y33         LUT5 (Prop_lut5_I4_O)        0.124    11.963 r  ex/o_res_inferred__1_i_27/O
                         net (fo=1, routed)           0.000    11.963    exmem/res_tmp_reg[31]_0[5]
    SLICE_X37Y33         FDRE                                         r  exmem/res_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1477, routed)        1.438    10.268    exmem/i_clk
    SLICE_X37Y33         FDRE                                         r  exmem/res_tmp_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.550    10.819    
                         clock uncertainty           -0.035    10.783    
    SLICE_X37Y33         FDRE (Setup_fdre_C_D)        0.035    10.818    exmem/res_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         10.818    
                         arrival time                         -11.963    
  -------------------------------------------------------------------
                         slack                                 -1.145    

Slack (VIOLATED) :        -1.055ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 1.324ns (21.852%)  route 4.735ns (78.148%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 10.265 - 5.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.300 r  p_2_out_BUFG_inst/O
                         net (fo=1477, routed)        1.558     5.859    ex/i_clk
    SLICE_X40Y33         FDRE                                         r  ex/op_tmp_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     6.315 f  ex/op_tmp_reg[3]_replica_1/Q
                         net (fo=7, routed)           0.649     6.964    ex/alu/op_tmp[3]_repN_1_alias
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.088 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=21, routed)          0.531     7.619    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I1_O)        0.124     7.743 r  ex/alu/o_res_inferred_i_356/O
                         net (fo=1, routed)           0.810     8.553    ex/alu/o_res_inferred_i_356_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.677 r  ex/alu/o_res_inferred_i_164_comp/O
                         net (fo=162, routed)         1.160     9.837    ex/alu/o_res_inferred_i_164_n_0
    SLICE_X40Y32         LUT4 (Prop_lut4_I2_O)        0.124     9.961 r  ex/alu/o_res_inferred_i_316/O
                         net (fo=1, routed)           0.667    10.628    ex/alu/o_res_inferred_i_316_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I0_O)        0.124    10.752 r  ex/alu/o_res_inferred_i_136/O
                         net (fo=1, routed)           0.600    11.352    ex/alu/o_res_inferred_i_136_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I1_O)        0.124    11.476 r  ex/alu/o_res_inferred_i_26/O
                         net (fo=3, routed)           0.318    11.794    ex/o_res_orig[6]
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.124    11.918 r  ex/o_res_inferred__1_i_26/O
                         net (fo=1, routed)           0.000    11.918    exmem/res_tmp_reg[31]_0[6]
    SLICE_X38Y31         FDRE                                         r  exmem/res_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1477, routed)        1.435    10.265    exmem/i_clk
    SLICE_X38Y31         FDRE                                         r  exmem/res_tmp_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.550    10.816    
                         clock uncertainty           -0.035    10.780    
    SLICE_X38Y31         FDRE (Setup_fdre_C_D)        0.082    10.862    exmem/res_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.862    
                         arrival time                         -11.918    
  -------------------------------------------------------------------
                         slack                                 -1.055    

Slack (VIOLATED) :        -1.044ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.089ns  (logic 1.585ns (26.032%)  route 4.504ns (73.968%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 10.265 - 5.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.300 r  p_2_out_BUFG_inst/O
                         net (fo=1477, routed)        1.558     5.859    ex/i_clk
    SLICE_X40Y33         FDRE                                         r  ex/op_tmp_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     6.315 f  ex/op_tmp_reg[3]_replica_1/Q
                         net (fo=7, routed)           0.649     6.964    ex/alu/op_tmp[3]_repN_1_alias
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.088 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=21, routed)          0.531     7.619    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I1_O)        0.124     7.743 r  ex/alu/o_res_inferred_i_356/O
                         net (fo=1, routed)           0.810     8.553    ex/alu/o_res_inferred_i_356_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.677 r  ex/alu/o_res_inferred_i_164_comp/O
                         net (fo=162, routed)         1.264     9.941    ex/alu/o_res_inferred_i_164_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.065 r  ex/alu/o_res_inferred_i_348/O
                         net (fo=1, routed)           0.000    10.065    ex/alu/o_res_inferred_i_348_n_0
    SLICE_X39Y33         MUXF7 (Prop_muxf7_I1_O)      0.217    10.282 r  ex/alu/o_res_inferred_i_162/O
                         net (fo=1, routed)           0.814    11.096    ex/alu/o_res_inferred_i_162_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I5_O)        0.299    11.395 r  ex/alu/o_res_inferred_i_32/O
                         net (fo=3, routed)           0.435    11.830    ex/o_res_orig[0]
    SLICE_X38Y31         LUT4 (Prop_lut4_I0_O)        0.117    11.947 r  ex/o_res_inferred__1_i_32/O
                         net (fo=1, routed)           0.000    11.947    exmem/res_tmp_reg[31]_0[0]
    SLICE_X38Y31         FDRE                                         r  exmem/res_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1477, routed)        1.435    10.265    exmem/i_clk
    SLICE_X38Y31         FDRE                                         r  exmem/res_tmp_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.550    10.816    
                         clock uncertainty           -0.035    10.780    
    SLICE_X38Y31         FDRE (Setup_fdre_C_D)        0.123    10.903    exmem/res_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                         -11.947    
  -------------------------------------------------------------------
                         slack                                 -1.044    

Slack (VIOLATED) :        -0.992ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 1.324ns (22.069%)  route 4.675ns (77.931%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 10.265 - 5.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.300 r  p_2_out_BUFG_inst/O
                         net (fo=1477, routed)        1.558     5.859    ex/i_clk
    SLICE_X40Y33         FDRE                                         r  ex/op_tmp_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     6.315 f  ex/op_tmp_reg[3]_replica_1/Q
                         net (fo=7, routed)           0.649     6.964    ex/alu/op_tmp[3]_repN_1_alias
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.088 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=21, routed)          0.531     7.619    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I1_O)        0.124     7.743 r  ex/alu/o_res_inferred_i_356/O
                         net (fo=1, routed)           0.810     8.553    ex/alu/o_res_inferred_i_356_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.677 r  ex/alu/o_res_inferred_i_164_comp/O
                         net (fo=162, routed)         0.685     9.362    ex/alu/o_res_inferred_i_164_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.486 r  ex/alu/o_res_inferred_i_170_comp/O
                         net (fo=32, routed)          1.264    10.750    ex/alu/o_res_inferred_i_170_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.874 r  ex/alu/o_res_inferred_i_108/O
                         net (fo=1, routed)           0.300    11.173    ex/alu/o_res_inferred_i_108_n_0
    SLICE_X40Y31         LUT4 (Prop_lut4_I2_O)        0.124    11.297 r  ex/alu/o_res_inferred_i_19_comp/O
                         net (fo=1, routed)           0.437    11.734    ex/o_res_orig[13]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    11.858 r  ex/o_res_inferred__1_i_19_comp/O
                         net (fo=1, routed)           0.000    11.858    exmem/res_tmp_reg[31]_0[13]
    SLICE_X38Y31         FDRE                                         r  exmem/res_tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1477, routed)        1.435    10.265    exmem/i_clk
    SLICE_X38Y31         FDRE                                         r  exmem/res_tmp_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.550    10.816    
                         clock uncertainty           -0.035    10.780    
    SLICE_X38Y31         FDRE (Setup_fdre_C_D)        0.086    10.866    exmem/res_tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         10.866    
                         arrival time                         -11.858    
  -------------------------------------------------------------------
                         slack                                 -0.992    

Slack (VIOLATED) :        -0.969ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 1.324ns (22.061%)  route 4.678ns (77.939%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.276ns = ( 10.276 - 5.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.300 r  p_2_out_BUFG_inst/O
                         net (fo=1477, routed)        1.558     5.859    ex/i_clk
    SLICE_X40Y33         FDRE                                         r  ex/op_tmp_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     6.315 f  ex/op_tmp_reg[3]_replica_1/Q
                         net (fo=7, routed)           0.649     6.964    ex/alu/op_tmp[3]_repN_1_alias
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.088 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=21, routed)          0.808     7.896    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X39Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.020 r  ex/alu/o_ins_type_inferred_i_18/O
                         net (fo=3, routed)           0.783     8.802    ex/alu/o_ins_type_inferred_i_18_n_0
    SLICE_X40Y37         LUT3 (Prop_lut3_I2_O)        0.124     8.926 r  ex/alu/o_res_inferred_i_363/O
                         net (fo=1, routed)           0.579     9.505    ex/alu/o_res_inferred_i_363_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.629 r  ex/alu/o_res_inferred_i_171/O
                         net (fo=1, routed)           0.159     9.788    ex/alu/o_res_inferred_i_171_n_0
    SLICE_X40Y36         LUT2 (Prop_lut2_I0_O)        0.124     9.912 r  ex/alu/o_res_inferred_i_35/O
                         net (fo=34, routed)          1.079    10.991    ex/alu/o_res_inferred_i_35_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I2_O)        0.124    11.115 r  ex/alu/o_res_inferred_i_21/O
                         net (fo=1, routed)           0.622    11.736    ex/o_res_orig[11]
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.860 r  ex/o_res_inferred__1_i_21/O
                         net (fo=1, routed)           0.000    11.860    exmem/res_tmp_reg[31]_0[11]
    SLICE_X42Y41         FDRE                                         r  exmem/res_tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1477, routed)        1.446    10.276    exmem/i_clk
    SLICE_X42Y41         FDRE                                         r  exmem/res_tmp_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.564    10.841    
                         clock uncertainty           -0.035    10.805    
    SLICE_X42Y41         FDRE (Setup_fdre_C_D)        0.086    10.891    exmem/res_tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         10.891    
                         arrival time                         -11.860    
  -------------------------------------------------------------------
                         slack                                 -0.969    

Slack (VIOLATED) :        -0.959ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.926ns  (logic 1.324ns (22.342%)  route 4.602ns (77.658%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.276ns = ( 10.276 - 5.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.300 r  p_2_out_BUFG_inst/O
                         net (fo=1477, routed)        1.558     5.859    ex/i_clk
    SLICE_X40Y33         FDRE                                         r  ex/op_tmp_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     6.315 f  ex/op_tmp_reg[3]_replica_1/Q
                         net (fo=7, routed)           0.649     6.964    ex/alu/op_tmp[3]_repN_1_alias
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.088 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=21, routed)          0.531     7.619    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I1_O)        0.124     7.743 r  ex/alu/o_res_inferred_i_356/O
                         net (fo=1, routed)           0.810     8.553    ex/alu/o_res_inferred_i_356_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.677 r  ex/alu/o_res_inferred_i_164_comp/O
                         net (fo=162, routed)         0.685     9.362    ex/alu/o_res_inferred_i_164_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.486 r  ex/alu/o_res_inferred_i_170_comp/O
                         net (fo=32, routed)          1.272    10.758    ex/alu/o_res_inferred_i_170_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I4_O)        0.124    10.882 r  ex/alu/o_res_inferred_i_40/O
                         net (fo=1, routed)           0.496    11.378    ex/alu/o_res_inferred_i_40_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I1_O)        0.124    11.502 r  ex/alu/o_res_inferred_i_2/O
                         net (fo=1, routed)           0.159    11.661    ex/o_res_orig[30]
    SLICE_X44Y39         LUT3 (Prop_lut3_I2_O)        0.124    11.785 r  ex/o_res_inferred__1_i_2/O
                         net (fo=1, routed)           0.000    11.785    exmem/res_tmp_reg[31]_0[30]
    SLICE_X44Y39         FDRE                                         r  exmem/res_tmp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1477, routed)        1.446    10.276    exmem/i_clk
    SLICE_X44Y39         FDRE                                         r  exmem/res_tmp_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.550    10.827    
                         clock uncertainty           -0.035    10.791    
    SLICE_X44Y39         FDRE (Setup_fdre_C_D)        0.034    10.825    exmem/res_tmp_reg[30]
  -------------------------------------------------------------------
                         required time                         10.825    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                 -0.959    

Slack (VIOLATED) :        -0.958ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.922ns  (logic 1.324ns (22.356%)  route 4.598ns (77.644%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.274ns = ( 10.274 - 5.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.300 r  p_2_out_BUFG_inst/O
                         net (fo=1477, routed)        1.558     5.859    ex/i_clk
    SLICE_X40Y33         FDRE                                         r  ex/op_tmp_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     6.315 f  ex/op_tmp_reg[3]_replica_1/Q
                         net (fo=7, routed)           0.649     6.964    ex/alu/op_tmp[3]_repN_1_alias
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.088 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=21, routed)          0.531     7.619    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I1_O)        0.124     7.743 r  ex/alu/o_res_inferred_i_356/O
                         net (fo=1, routed)           0.810     8.553    ex/alu/o_res_inferred_i_356_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.677 r  ex/alu/o_res_inferred_i_164_comp/O
                         net (fo=162, routed)         0.685     9.362    ex/alu/o_res_inferred_i_164_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.486 r  ex/alu/o_res_inferred_i_170_comp/O
                         net (fo=32, routed)          1.232    10.718    ex/alu/o_res_inferred_i_170_n_0
    SLICE_X47Y36         LUT6 (Prop_lut6_I4_O)        0.124    10.842 r  ex/alu/o_res_inferred_i_48/O
                         net (fo=1, routed)           0.408    11.251    ex/alu/o_res_inferred_i_48_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.124    11.375 r  ex/alu/o_res_inferred_i_4/O
                         net (fo=1, routed)           0.282    11.657    ex/o_res_orig[28]
    SLICE_X47Y37         LUT3 (Prop_lut3_I2_O)        0.124    11.781 r  ex/o_res_inferred__1_i_4/O
                         net (fo=1, routed)           0.000    11.781    exmem/res_tmp_reg[31]_0[28]
    SLICE_X47Y37         FDRE                                         r  exmem/res_tmp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1477, routed)        1.444    10.274    exmem/i_clk
    SLICE_X47Y37         FDRE                                         r  exmem/res_tmp_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.550    10.825    
                         clock uncertainty           -0.035    10.789    
    SLICE_X47Y37         FDRE (Setup_fdre_C_D)        0.034    10.823    exmem/res_tmp_reg[28]
  -------------------------------------------------------------------
                         required time                         10.823    
                         arrival time                         -11.781    
  -------------------------------------------------------------------
                         slack                                 -0.958    

Slack (VIOLATED) :        -0.947ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.906ns  (logic 1.324ns (22.417%)  route 4.582ns (77.583%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns = ( 10.269 - 5.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.300 r  p_2_out_BUFG_inst/O
                         net (fo=1477, routed)        1.558     5.859    ex/i_clk
    SLICE_X40Y33         FDRE                                         r  ex/op_tmp_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     6.315 f  ex/op_tmp_reg[3]_replica_1/Q
                         net (fo=7, routed)           0.649     6.964    ex/alu/op_tmp[3]_repN_1_alias
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.088 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=21, routed)          0.531     7.619    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I1_O)        0.124     7.743 r  ex/alu/o_res_inferred_i_356/O
                         net (fo=1, routed)           0.810     8.553    ex/alu/o_res_inferred_i_356_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.677 r  ex/alu/o_res_inferred_i_164_comp/O
                         net (fo=162, routed)         0.685     9.362    ex/alu/o_res_inferred_i_164_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.486 r  ex/alu/o_res_inferred_i_170_comp/O
                         net (fo=32, routed)          0.922    10.408    ex/alu/o_res_inferred_i_170_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I4_O)        0.124    10.532 r  ex/alu/o_res_inferred_i_120/O
                         net (fo=1, routed)           0.520    11.052    ex/alu/o_res_inferred_i_120_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.124    11.176 r  ex/alu/o_res_inferred_i_22/O
                         net (fo=2, routed)           0.465    11.641    ex/o_res_orig[10]
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.765 r  ex/o_res_inferred__1_i_22/O
                         net (fo=1, routed)           0.000    11.765    exmem/res_tmp_reg[31]_0[10]
    SLICE_X39Y34         FDRE                                         r  exmem/res_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1477, routed)        1.439    10.269    exmem/i_clk
    SLICE_X39Y34         FDRE                                         r  exmem/res_tmp_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.550    10.820    
                         clock uncertainty           -0.035    10.784    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.034    10.818    exmem/res_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         10.818    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                 -0.947    

Slack (VIOLATED) :        -0.946ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 1.324ns (22.397%)  route 4.588ns (77.603%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.275ns = ( 10.275 - 5.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.300 r  p_2_out_BUFG_inst/O
                         net (fo=1477, routed)        1.558     5.859    ex/i_clk
    SLICE_X40Y33         FDRE                                         r  ex/op_tmp_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     6.315 f  ex/op_tmp_reg[3]_replica_1/Q
                         net (fo=7, routed)           0.649     6.964    ex/alu/op_tmp[3]_repN_1_alias
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.088 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=21, routed)          0.808     7.896    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X39Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.020 r  ex/alu/o_ins_type_inferred_i_18/O
                         net (fo=3, routed)           0.783     8.802    ex/alu/o_ins_type_inferred_i_18_n_0
    SLICE_X40Y37         LUT3 (Prop_lut3_I2_O)        0.124     8.926 r  ex/alu/o_res_inferred_i_363/O
                         net (fo=1, routed)           0.579     9.505    ex/alu/o_res_inferred_i_363_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.629 r  ex/alu/o_res_inferred_i_171/O
                         net (fo=1, routed)           0.159     9.788    ex/alu/o_res_inferred_i_171_n_0
    SLICE_X40Y36         LUT2 (Prop_lut2_I0_O)        0.124     9.912 r  ex/alu/o_res_inferred_i_35/O
                         net (fo=34, routed)          1.461    11.373    ex/alu/o_res_inferred_i_35_n_0
    SLICE_X47Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.497 r  ex/alu/o_res_inferred_i_14/O
                         net (fo=1, routed)           0.149    11.646    ex/o_res_orig[18]
    SLICE_X47Y38         LUT3 (Prop_lut3_I2_O)        0.124    11.770 r  ex/o_res_inferred__1_i_14/O
                         net (fo=1, routed)           0.000    11.770    exmem/res_tmp_reg[31]_0[18]
    SLICE_X47Y38         FDRE                                         r  exmem/res_tmp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1477, routed)        1.445    10.275    exmem/i_clk
    SLICE_X47Y38         FDRE                                         r  exmem/res_tmp_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.550    10.826    
                         clock uncertainty           -0.035    10.790    
    SLICE_X47Y38         FDRE (Setup_fdre_C_D)        0.034    10.824    exmem/res_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                         10.824    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                 -0.946    

Slack (VIOLATED) :        -0.914ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exmem/res_tmp_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.892ns  (logic 1.324ns (22.472%)  route 4.568ns (77.528%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.275ns = ( 10.275 - 5.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.902     3.360    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.484 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.204    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.300 r  p_2_out_BUFG_inst/O
                         net (fo=1477, routed)        1.558     5.859    ex/i_clk
    SLICE_X40Y33         FDRE                                         r  ex/op_tmp_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     6.315 f  ex/op_tmp_reg[3]_replica_1/Q
                         net (fo=7, routed)           0.649     6.964    ex/alu/op_tmp[3]_repN_1_alias
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.088 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=21, routed)          0.808     7.896    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X39Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.020 r  ex/alu/o_ins_type_inferred_i_18/O
                         net (fo=3, routed)           0.783     8.802    ex/alu/o_ins_type_inferred_i_18_n_0
    SLICE_X40Y37         LUT3 (Prop_lut3_I2_O)        0.124     8.926 r  ex/alu/o_res_inferred_i_363/O
                         net (fo=1, routed)           0.579     9.505    ex/alu/o_res_inferred_i_363_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I1_O)        0.124     9.629 r  ex/alu/o_res_inferred_i_171/O
                         net (fo=1, routed)           0.159     9.788    ex/alu/o_res_inferred_i_171_n_0
    SLICE_X40Y36         LUT2 (Prop_lut2_I0_O)        0.124     9.912 r  ex/alu/o_res_inferred_i_35/O
                         net (fo=34, routed)          1.436    11.348    ex/alu/o_res_inferred_i_35_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.472 r  ex/alu/o_res_inferred_i_6/O
                         net (fo=1, routed)           0.154    11.626    ex/o_res_orig[26]
    SLICE_X43Y40         LUT3 (Prop_lut3_I2_O)        0.124    11.750 r  ex/o_res_inferred__1_i_6/O
                         net (fo=1, routed)           0.000    11.750    exmem/res_tmp_reg[31]_0[26]
    SLICE_X43Y40         FDRE                                         r  exmem/res_tmp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1477, routed)        1.445    10.275    exmem/i_clk
    SLICE_X43Y40         FDRE                                         r  exmem/res_tmp_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.564    10.840    
                         clock uncertainty           -0.035    10.804    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)        0.032    10.836    exmem/res_tmp_reg[26]
  -------------------------------------------------------------------
                         required time                         10.836    
                         arrival time                         -11.750    
  -------------------------------------------------------------------
                         slack                                 -0.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.684%)  route 0.212ns (53.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.561     1.444    transmisor/CLK
    SLICE_X33Y54         FDRE                                         r  transmisor/reg_instruccion_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  transmisor/reg_instruccion_reg[0]/Q
                         net (fo=1, routed)           0.212     1.798    transmisor/reg_instruccion_reg_n_0_[0]
    SLICE_X38Y52         LUT6 (Prop_lut6_I0_O)        0.045     1.843 r  transmisor/dato_transmicion[0]_i_1/O
                         net (fo=1, routed)           0.000     1.843    transmisor/dato_transmicion[0]_i_1_n_0
    SLICE_X38Y52         FDRE                                         r  transmisor/dato_transmicion_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.830     1.958    transmisor/CLK
    SLICE_X38Y52         FDRE                                         r  transmisor/dato_transmicion_reg[0]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.121     1.830    transmisor/dato_transmicion_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.771%)  route 0.220ns (51.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.559     1.442    transmisor/CLK
    SLICE_X34Y57         FDRE                                         r  transmisor/reg_instruccion_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  transmisor/reg_instruccion_reg[29]/Q
                         net (fo=1, routed)           0.220     1.826    transmisor/reg_instruccion_reg_n_0_[29]
    SLICE_X38Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.871 r  transmisor/dato_transmicion[5]_i_1/O
                         net (fo=1, routed)           0.000     1.871    transmisor/dato_transmicion[5]_i_1_n_0
    SLICE_X38Y54         FDRE                                         r  transmisor/dato_transmicion_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.829     1.957    transmisor/CLK
    SLICE_X38Y54         FDRE                                         r  transmisor/dato_transmicion_reg[5]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X38Y54         FDRE (Hold_fdre_C_D)         0.121     1.829    transmisor/dato_transmicion_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.424%)  route 0.197ns (48.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.563     1.446    transmisor/CLK
    SLICE_X34Y49         FDRE                                         r  transmisor/reg_instruccion_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  transmisor/reg_instruccion_reg[1]/Q
                         net (fo=1, routed)           0.197     1.808    transmisor/reg_instruccion_reg_n_0_[1]
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.853 r  transmisor/dato_transmicion[1]_i_1/O
                         net (fo=1, routed)           0.000     1.853    transmisor/dato_transmicion[1]_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  transmisor/dato_transmicion_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.833     1.960    transmisor/CLK
    SLICE_X37Y49         FDRE                                         r  transmisor/dato_transmicion_reg[1]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.091     1.802    transmisor/dato_transmicion_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.301%)  route 0.264ns (58.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.562     1.445    transmisor/CLK
    SLICE_X40Y51         FDRE                                         r  transmisor/reg_instruccion_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  transmisor/reg_instruccion_reg[11]/Q
                         net (fo=1, routed)           0.264     1.851    transmisor/reg_instruccion_reg_n_0_[11]
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.896 r  transmisor/dato_transmicion[3]_i_1/O
                         net (fo=1, routed)           0.000     1.896    transmisor/dato_transmicion[3]_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  transmisor/dato_transmicion_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.833     1.960    transmisor/CLK
    SLICE_X37Y49         FDRE                                         r  transmisor/dato_transmicion_reg[3]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     1.808    transmisor/dato_transmicion_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.445%)  route 0.311ns (62.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.561     1.444    transmisor/CLK
    SLICE_X35Y50         FDRE                                         r  transmisor/reg_instruccion_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  transmisor/reg_instruccion_reg[7]/Q
                         net (fo=1, routed)           0.311     1.896    transmisor/reg_instruccion_reg_n_0_[7]
    SLICE_X38Y52         LUT6 (Prop_lut6_I0_O)        0.045     1.941 r  transmisor/dato_transmicion[7]_i_2/O
                         net (fo=1, routed)           0.000     1.941    transmisor/dato_transmicion[7]_i_2_n_0
    SLICE_X38Y52         FDRE                                         r  transmisor/dato_transmicion_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.830     1.958    transmisor/CLK
    SLICE_X38Y52         FDRE                                         r  transmisor/dato_transmicion_reg[7]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.121     1.830    transmisor/dato_transmicion_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 etapa_if/program_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_if/program_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.860%)  route 0.281ns (60.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.558     1.441    etapa_if/CLK
    SLICE_X35Y34         FDRE                                         r  etapa_if/program_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  etapa_if/program_counter_reg[8]/Q
                         net (fo=7, routed)           0.281     1.863    etapa_if/program_counter_reg[8]
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.908 r  etapa_if/program_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.908    etapa_if/p_0_in__0[9]
    SLICE_X36Y36         FDRE                                         r  etapa_if/program_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.827     1.954    etapa_if/CLK
    SLICE_X36Y36         FDRE                                         r  etapa_if/program_counter_reg[9]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.091     1.796    etapa_if/program_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 etapa_if/program_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_if/program_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.386%)  route 0.286ns (60.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.557     1.440    etapa_if/CLK
    SLICE_X37Y32         FDRE                                         r  etapa_if/program_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  etapa_if/program_counter_reg[6]/Q
                         net (fo=11, routed)          0.286     1.867    etapa_if/program_counter_reg[6]
    SLICE_X35Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.912 r  etapa_if/program_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.912    etapa_if/p_0_in__0[8]
    SLICE_X35Y34         FDRE                                         r  etapa_if/program_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.825     1.952    etapa_if/CLK
    SLICE_X35Y34         FDRE                                         r  etapa_if/program_counter_reg[8]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.091     1.794    etapa_if/program_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 etapa_if/program_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_if/program_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.938%)  route 0.292ns (61.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.557     1.440    etapa_if/CLK
    SLICE_X37Y32         FDRE                                         r  etapa_if/program_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  etapa_if/program_counter_reg[3]/Q
                         net (fo=10, routed)          0.292     1.873    etapa_if/program_counter_reg[3]
    SLICE_X35Y33         LUT6 (Prop_lut6_I1_O)        0.045     1.918 r  etapa_if/program_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.918    etapa_if/p_0_in__0[4]
    SLICE_X35Y33         FDRE                                         r  etapa_if/program_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.824     1.951    etapa_if/CLK
    SLICE_X35Y33         FDRE                                         r  etapa_if/program_counter_reg[4]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.091     1.793    etapa_if/program_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.249%)  route 0.342ns (64.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.560     1.443    transmisor/CLK
    SLICE_X35Y56         FDRE                                         r  transmisor/reg_instruccion_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  transmisor/reg_instruccion_reg[14]/Q
                         net (fo=1, routed)           0.342     1.926    transmisor/reg_instruccion_reg_n_0_[14]
    SLICE_X38Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.971 r  transmisor/dato_transmicion[6]_i_1/O
                         net (fo=1, routed)           0.000     1.971    transmisor/dato_transmicion[6]_i_1_n_0
    SLICE_X38Y52         FDRE                                         r  transmisor/dato_transmicion_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.830     1.958    transmisor/CLK
    SLICE_X38Y52         FDRE                                         r  transmisor/dato_transmicion_reg[6]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.121     1.830    transmisor/dato_transmicion_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.341%)  route 0.122ns (39.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.562     1.445    transmisor/CLK
    SLICE_X40Y51         FDRE                                         r  transmisor/reg_instruccion_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  transmisor/reg_instruccion_reg[28]/Q
                         net (fo=1, routed)           0.122     1.708    transmisor/reg_instruccion_reg_n_0_[28]
    SLICE_X38Y52         LUT6 (Prop_lut6_I2_O)        0.045     1.753 r  transmisor/dato_transmicion[4]_i_1/O
                         net (fo=1, routed)           0.000     1.753    transmisor/dato_transmicion[4]_i_1_n_0
    SLICE_X38Y52         FDRE                                         r  transmisor/dato_transmicion_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.830     1.958    transmisor/CLK
    SLICE_X38Y52         FDRE                                         r  transmisor/dato_transmicion_reg[4]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.120     1.600    transmisor/dato_transmicion_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  p_2_out_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y47   FSM_sequential_present_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y47   FSM_sequential_present_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y47   FSM_sequential_present_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y44   baud_gen/contador_flancos_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y45   baud_gen/contador_flancos_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y45   baud_gen/contador_flancos_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y45   baud_gen/contador_flancos_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y46   baud_gen/contador_flancos_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   FSM_sequential_present_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   FSM_sequential_present_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   FSM_sequential_present_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   FSM_sequential_present_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   FSM_sequential_present_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   FSM_sequential_present_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y44   baud_gen/contador_flancos_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y44   baud_gen/contador_flancos_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y45   baud_gen/contador_flancos_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y45   baud_gen/contador_flancos_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   FSM_sequential_present_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   FSM_sequential_present_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   FSM_sequential_present_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   FSM_sequential_present_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   FSM_sequential_present_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   FSM_sequential_present_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y44   baud_gen/contador_flancos_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y44   baud_gen/contador_flancos_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y45   baud_gen/contador_flancos_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y45   baud_gen/contador_flancos_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1419 Endpoints
Min Delay          1419 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/salida_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.185ns  (logic 3.974ns (48.551%)  route 4.211ns (51.449%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE                         0.000     0.000 r  transmisor/salida_reg/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmisor/salida_reg/Q
                         net (fo=1, routed)           4.211     4.667    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.185 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     8.185    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 salida_op_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.062ns  (logic 4.039ns (50.103%)  route 4.023ns (49.897%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE                         0.000     0.000 r  salida_op_reg[7]/C
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  salida_op_reg[7]/Q
                         net (fo=2, routed)           4.023     4.541    salida_operadores_OBUF[7]
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.062 r  salida_operadores_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.062    salida_operadores[7]
    L1                                                                r  salida_operadores[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resultado_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.908ns  (logic 3.962ns (50.101%)  route 3.946ns (49.899%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE                         0.000     0.000 r  resultado_reg[6]/C
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  resultado_reg[6]/Q
                         net (fo=2, routed)           3.946     4.402    salida_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     7.908 r  salida_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.908    salida[6]
    U14                                                               r  salida[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 salida_op_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.885ns  (logic 4.025ns (51.050%)  route 3.860ns (48.950%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE                         0.000     0.000 r  salida_op_reg[5]/C
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  salida_op_reg[5]/Q
                         net (fo=2, routed)           3.860     4.378    salida_operadores_OBUF[5]
    N3                   OBUF (Prop_obuf_I_O)         3.507     7.885 r  salida_operadores_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.885    salida_operadores[5]
    N3                                                                r  salida_operadores[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resultado_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.876ns  (logic 3.957ns (50.238%)  route 3.919ns (49.762%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE                         0.000     0.000 r  resultado_reg[7]/C
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  resultado_reg[7]/Q
                         net (fo=2, routed)           3.919     4.375    salida_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     7.876 r  salida_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.876    salida[7]
    V14                                                               r  salida[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resultado_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.872ns  (logic 3.970ns (50.437%)  route 3.902ns (49.563%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE                         0.000     0.000 r  resultado_reg[5]/C
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  resultado_reg[5]/Q
                         net (fo=2, routed)           3.902     4.358    salida_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     7.872 r  salida_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.872    salida[5]
    U15                                                               r  salida[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 salida_op_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.867ns  (logic 3.960ns (50.337%)  route 3.907ns (49.663%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE                         0.000     0.000 r  salida_op_reg[0]/C
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  salida_op_reg[0]/Q
                         net (fo=2, routed)           3.907     4.363    salida_operadores_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504     7.867 r  salida_operadores_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.867    salida_operadores[0]
    V13                                                               r  salida_operadores[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 salida_op_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.669ns  (logic 4.036ns (52.629%)  route 3.633ns (47.371%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE                         0.000     0.000 r  salida_op_reg[4]/C
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  salida_op_reg[4]/Q
                         net (fo=2, routed)           3.633     4.151    salida_operadores_OBUF[4]
    P3                   OBUF (Prop_obuf_I_O)         3.518     7.669 r  salida_operadores_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.669    salida_operadores[4]
    P3                                                                r  salida_operadores[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resultado_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.442ns  (logic 3.961ns (53.223%)  route 3.481ns (46.777%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE                         0.000     0.000 r  resultado_reg[0]/C
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  resultado_reg[0]/Q
                         net (fo=2, routed)           3.481     3.937    salida_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.442 r  salida_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.442    salida[0]
    U16                                                               r  salida[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 salida_op_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.436ns  (logic 4.033ns (54.244%)  route 3.402ns (45.756%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE                         0.000     0.000 r  salida_op_reg[6]/C
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  salida_op_reg[6]/Q
                         net (fo=2, routed)           3.402     3.920    salida_operadores_OBUF[6]
    P1                   OBUF (Prop_obuf_I_O)         3.515     7.436 r  salida_operadores_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.436    salida_operadores[6]
    P1                                                                r  salida_operadores[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 INSTRUCCION_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_array_reg[19][16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.941%)  route 0.125ns (47.059%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE                         0.000     0.000 r  INSTRUCCION_reg[16]/C
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  INSTRUCCION_reg[16]/Q
                         net (fo=23, routed)          0.125     0.266    INSTRUCCION_reg_n_0_[16]
    SLICE_X38Y51         FDRE                                         r  my_array_reg[19][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTRUCCION_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_array_reg[19][23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.128ns (44.179%)  route 0.162ns (55.821%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE                         0.000     0.000 r  INSTRUCCION_reg[23]/C
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  INSTRUCCION_reg[23]/Q
                         net (fo=23, routed)          0.162     0.290    INSTRUCCION_reg_n_0_[23]
    SLICE_X38Y51         FDRE                                         r  my_array_reg[19][23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTRUCCION_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_array_reg[18][25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.657%)  route 0.149ns (51.343%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE                         0.000     0.000 r  INSTRUCCION_reg[25]/C
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  INSTRUCCION_reg[25]/Q
                         net (fo=23, routed)          0.149     0.290    INSTRUCCION_reg_n_0_[25]
    SLICE_X41Y51         FDRE                                         r  my_array_reg[18][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.148ns (50.185%)  route 0.147ns (49.815%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[4]/C
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmisor/rs_dir_reg[4]/Q
                         net (fo=3, routed)           0.147     0.295    transmisor/rs_dir_reg[4]
    SLICE_X38Y40         FDRE                                         r  transmisor/next_instruction_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.164ns (55.578%)  route 0.131ns (44.422%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[2]/C
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/rs_dir_reg[2]/Q
                         net (fo=5, routed)           0.131     0.295    transmisor/rs_dir_reg[2]
    SLICE_X39Y40         FDRE                                         r  transmisor/next_instruction_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.148ns (49.567%)  route 0.151ns (50.433%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[1]/C
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmisor/rs_dir_reg[1]/Q
                         net (fo=6, routed)           0.151     0.299    transmisor/rs_dir_reg[1]
    SLICE_X38Y38         FDRE                                         r  transmisor/next_instruction_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.164ns (54.237%)  route 0.138ns (45.763%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[3]/C
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/rs_dir_reg[3]/Q
                         net (fo=4, routed)           0.138     0.302    transmisor/rs_dir_reg[3]
    SLICE_X39Y40         FDRE                                         r  transmisor/next_instruction_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.164ns (54.042%)  route 0.139ns (45.958%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[0]/C
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/rs_dir_reg[0]/Q
                         net (fo=7, routed)           0.139     0.303    transmisor/rs_dir_reg[0]
    SLICE_X38Y38         FDRE                                         r  transmisor/next_instruction_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTRUCCION_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_array_reg[22][15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.128ns (41.235%)  route 0.182ns (58.765%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE                         0.000     0.000 r  INSTRUCCION_reg[15]/C
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  INSTRUCCION_reg[15]/Q
                         net (fo=23, routed)          0.182     0.310    INSTRUCCION_reg_n_0_[15]
    SLICE_X38Y55         FDRE                                         r  my_array_reg[22][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTRUCCION_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_array_reg[21][21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.128ns (41.229%)  route 0.182ns (58.771%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE                         0.000     0.000 r  INSTRUCCION_reg[21]/C
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  INSTRUCCION_reg[21]/Q
                         net (fo=23, routed)          0.182     0.310    INSTRUCCION_reg_n_0_[21]
    SLICE_X39Y53         FDRE                                         r  my_array_reg[21][21]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          1069 Endpoints
Min Delay          1069 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receptor/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[19][27]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.308ns  (logic 1.210ns (16.556%)  route 6.098ns (83.444%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.565     5.086    receptor/CLK
    SLICE_X34Y47         FDRE                                         r  receptor/shiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  receptor/shiftreg_reg[7]/Q
                         net (fo=30, routed)          1.259     6.864    receptor/o_dato_recibido[7]
    SLICE_X36Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.988 r  receptor/FSM_sequential_next_state[2]_i_3/O
                         net (fo=1, routed)           0.280     7.267    receptor/FSM_sequential_next_state[2]_i_3_n_0
    SLICE_X36Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.391 r  receptor/FSM_sequential_next_state[2]_i_2/O
                         net (fo=6, routed)           0.650     8.041    receptor/FSM_sequential_next_state[2]_i_2_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I3_O)        0.118     8.159 r  receptor/resultado[7]_i_1/O
                         net (fo=47, routed)          1.371     9.530    receptor/instruccion_addr
    SLICE_X42Y47         LUT6 (Prop_lut6_I3_O)        0.326     9.856 r  receptor/my_array[19][31]_i_1/O
                         net (fo=32, routed)          2.539    12.395    receptor_n_4
    SLICE_X32Y51         FDRE                                         r  my_array_reg[19][27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[19][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.308ns  (logic 1.210ns (16.556%)  route 6.098ns (83.444%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.565     5.086    receptor/CLK
    SLICE_X34Y47         FDRE                                         r  receptor/shiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  receptor/shiftreg_reg[7]/Q
                         net (fo=30, routed)          1.259     6.864    receptor/o_dato_recibido[7]
    SLICE_X36Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.988 r  receptor/FSM_sequential_next_state[2]_i_3/O
                         net (fo=1, routed)           0.280     7.267    receptor/FSM_sequential_next_state[2]_i_3_n_0
    SLICE_X36Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.391 r  receptor/FSM_sequential_next_state[2]_i_2/O
                         net (fo=6, routed)           0.650     8.041    receptor/FSM_sequential_next_state[2]_i_2_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I3_O)        0.118     8.159 r  receptor/resultado[7]_i_1/O
                         net (fo=47, routed)          1.371     9.530    receptor/instruccion_addr
    SLICE_X42Y47         LUT6 (Prop_lut6_I3_O)        0.326     9.856 r  receptor/my_array[19][31]_i_1/O
                         net (fo=32, routed)          2.539    12.395    receptor_n_4
    SLICE_X32Y51         FDRE                                         r  my_array_reg[19][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[19][7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.308ns  (logic 1.210ns (16.556%)  route 6.098ns (83.444%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.565     5.086    receptor/CLK
    SLICE_X34Y47         FDRE                                         r  receptor/shiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  receptor/shiftreg_reg[7]/Q
                         net (fo=30, routed)          1.259     6.864    receptor/o_dato_recibido[7]
    SLICE_X36Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.988 r  receptor/FSM_sequential_next_state[2]_i_3/O
                         net (fo=1, routed)           0.280     7.267    receptor/FSM_sequential_next_state[2]_i_3_n_0
    SLICE_X36Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.391 r  receptor/FSM_sequential_next_state[2]_i_2/O
                         net (fo=6, routed)           0.650     8.041    receptor/FSM_sequential_next_state[2]_i_2_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I3_O)        0.118     8.159 r  receptor/resultado[7]_i_1/O
                         net (fo=47, routed)          1.371     9.530    receptor/instruccion_addr
    SLICE_X42Y47         LUT6 (Prop_lut6_I3_O)        0.326     9.856 r  receptor/my_array[19][31]_i_1/O
                         net (fo=32, routed)          2.539    12.395    receptor_n_4
    SLICE_X32Y51         FDRE                                         r  my_array_reg[19][7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[7][17]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.227ns  (logic 1.210ns (16.742%)  route 6.017ns (83.258%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.565     5.086    receptor/CLK
    SLICE_X34Y47         FDRE                                         r  receptor/shiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  receptor/shiftreg_reg[7]/Q
                         net (fo=30, routed)          1.259     6.864    receptor/o_dato_recibido[7]
    SLICE_X36Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.988 r  receptor/FSM_sequential_next_state[2]_i_3/O
                         net (fo=1, routed)           0.280     7.267    receptor/FSM_sequential_next_state[2]_i_3_n_0
    SLICE_X36Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.391 r  receptor/FSM_sequential_next_state[2]_i_2/O
                         net (fo=6, routed)           0.650     8.041    receptor/FSM_sequential_next_state[2]_i_2_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I3_O)        0.118     8.159 r  receptor/resultado[7]_i_1/O
                         net (fo=47, routed)          1.107     9.266    receptor/instruccion_addr
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.326     9.592 r  receptor/my_array[7][31]_i_1/O
                         net (fo=32, routed)          2.722    12.313    receptor_n_9
    SLICE_X31Y49         FDRE                                         r  my_array_reg[7][17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[7][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.227ns  (logic 1.210ns (16.742%)  route 6.017ns (83.258%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.565     5.086    receptor/CLK
    SLICE_X34Y47         FDRE                                         r  receptor/shiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  receptor/shiftreg_reg[7]/Q
                         net (fo=30, routed)          1.259     6.864    receptor/o_dato_recibido[7]
    SLICE_X36Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.988 r  receptor/FSM_sequential_next_state[2]_i_3/O
                         net (fo=1, routed)           0.280     7.267    receptor/FSM_sequential_next_state[2]_i_3_n_0
    SLICE_X36Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.391 r  receptor/FSM_sequential_next_state[2]_i_2/O
                         net (fo=6, routed)           0.650     8.041    receptor/FSM_sequential_next_state[2]_i_2_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I3_O)        0.118     8.159 r  receptor/resultado[7]_i_1/O
                         net (fo=47, routed)          1.107     9.266    receptor/instruccion_addr
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.326     9.592 r  receptor/my_array[7][31]_i_1/O
                         net (fo=32, routed)          2.722    12.313    receptor_n_9
    SLICE_X31Y49         FDRE                                         r  my_array_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[7][27]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.227ns  (logic 1.210ns (16.742%)  route 6.017ns (83.258%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.565     5.086    receptor/CLK
    SLICE_X34Y47         FDRE                                         r  receptor/shiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  receptor/shiftreg_reg[7]/Q
                         net (fo=30, routed)          1.259     6.864    receptor/o_dato_recibido[7]
    SLICE_X36Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.988 r  receptor/FSM_sequential_next_state[2]_i_3/O
                         net (fo=1, routed)           0.280     7.267    receptor/FSM_sequential_next_state[2]_i_3_n_0
    SLICE_X36Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.391 r  receptor/FSM_sequential_next_state[2]_i_2/O
                         net (fo=6, routed)           0.650     8.041    receptor/FSM_sequential_next_state[2]_i_2_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I3_O)        0.118     8.159 r  receptor/resultado[7]_i_1/O
                         net (fo=47, routed)          1.107     9.266    receptor/instruccion_addr
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.326     9.592 r  receptor/my_array[7][31]_i_1/O
                         net (fo=32, routed)          2.722    12.313    receptor_n_9
    SLICE_X31Y49         FDRE                                         r  my_array_reg[7][27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[7][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.227ns  (logic 1.210ns (16.742%)  route 6.017ns (83.258%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.565     5.086    receptor/CLK
    SLICE_X34Y47         FDRE                                         r  receptor/shiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  receptor/shiftreg_reg[7]/Q
                         net (fo=30, routed)          1.259     6.864    receptor/o_dato_recibido[7]
    SLICE_X36Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.988 r  receptor/FSM_sequential_next_state[2]_i_3/O
                         net (fo=1, routed)           0.280     7.267    receptor/FSM_sequential_next_state[2]_i_3_n_0
    SLICE_X36Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.391 r  receptor/FSM_sequential_next_state[2]_i_2/O
                         net (fo=6, routed)           0.650     8.041    receptor/FSM_sequential_next_state[2]_i_2_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I3_O)        0.118     8.159 r  receptor/resultado[7]_i_1/O
                         net (fo=47, routed)          1.107     9.266    receptor/instruccion_addr
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.326     9.592 r  receptor/my_array[7][31]_i_1/O
                         net (fo=32, routed)          2.722    12.313    receptor_n_9
    SLICE_X31Y49         FDRE                                         r  my_array_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[11][17]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 1.210ns (16.939%)  route 5.933ns (83.061%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.565     5.086    receptor/CLK
    SLICE_X34Y47         FDRE                                         r  receptor/shiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  receptor/shiftreg_reg[7]/Q
                         net (fo=30, routed)          1.259     6.864    receptor/o_dato_recibido[7]
    SLICE_X36Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.988 r  receptor/FSM_sequential_next_state[2]_i_3/O
                         net (fo=1, routed)           0.280     7.267    receptor/FSM_sequential_next_state[2]_i_3_n_0
    SLICE_X36Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.391 r  receptor/FSM_sequential_next_state[2]_i_2/O
                         net (fo=6, routed)           0.650     8.041    receptor/FSM_sequential_next_state[2]_i_2_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I3_O)        0.118     8.159 r  receptor/resultado[7]_i_1/O
                         net (fo=47, routed)          1.252     9.411    receptor/instruccion_addr
    SLICE_X42Y47         LUT6 (Prop_lut6_I4_O)        0.326     9.737 r  receptor/my_array[11][31]_i_1/O
                         net (fo=32, routed)          2.492    12.229    receptor_n_6
    SLICE_X31Y48         FDRE                                         r  my_array_reg[11][17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[11][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 1.210ns (16.939%)  route 5.933ns (83.061%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.565     5.086    receptor/CLK
    SLICE_X34Y47         FDRE                                         r  receptor/shiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  receptor/shiftreg_reg[7]/Q
                         net (fo=30, routed)          1.259     6.864    receptor/o_dato_recibido[7]
    SLICE_X36Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.988 r  receptor/FSM_sequential_next_state[2]_i_3/O
                         net (fo=1, routed)           0.280     7.267    receptor/FSM_sequential_next_state[2]_i_3_n_0
    SLICE_X36Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.391 r  receptor/FSM_sequential_next_state[2]_i_2/O
                         net (fo=6, routed)           0.650     8.041    receptor/FSM_sequential_next_state[2]_i_2_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I3_O)        0.118     8.159 r  receptor/resultado[7]_i_1/O
                         net (fo=47, routed)          1.252     9.411    receptor/instruccion_addr
    SLICE_X42Y47         LUT6 (Prop_lut6_I4_O)        0.326     9.737 r  receptor/my_array[11][31]_i_1/O
                         net (fo=32, routed)          2.492    12.229    receptor_n_6
    SLICE_X31Y48         FDRE                                         r  my_array_reg[11][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[11][27]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 1.210ns (16.939%)  route 5.933ns (83.061%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.565     5.086    receptor/CLK
    SLICE_X34Y47         FDRE                                         r  receptor/shiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  receptor/shiftreg_reg[7]/Q
                         net (fo=30, routed)          1.259     6.864    receptor/o_dato_recibido[7]
    SLICE_X36Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.988 r  receptor/FSM_sequential_next_state[2]_i_3/O
                         net (fo=1, routed)           0.280     7.267    receptor/FSM_sequential_next_state[2]_i_3_n_0
    SLICE_X36Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.391 r  receptor/FSM_sequential_next_state[2]_i_2/O
                         net (fo=6, routed)           0.650     8.041    receptor/FSM_sequential_next_state[2]_i_2_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I3_O)        0.118     8.159 r  receptor/resultado[7]_i_1/O
                         net (fo=47, routed)          1.252     9.411    receptor/instruccion_addr
    SLICE_X42Y47         LUT6 (Prop_lut6_I4_O)        0.326     9.737 r  receptor/my_array[11][31]_i_1/O
                         net (fo=32, routed)          2.492    12.229    receptor_n_6
    SLICE_X31Y48         FDRE                                         r  my_array_reg[11][27]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.307%)  route 0.129ns (47.693%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.564     1.447    transmisor/CLK
    SLICE_X41Y48         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  transmisor/FSM_onehot_present_state_reg[1]/Q
                         net (fo=2, routed)           0.129     1.717    transmisor/FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X38Y48         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.475%)  route 0.133ns (48.525%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.564     1.447    transmisor/CLK
    SLICE_X41Y48         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  transmisor/FSM_onehot_present_state_reg[5]/Q
                         net (fo=3, routed)           0.133     1.721    transmisor/FSM_onehot_present_state_reg_n_0_[5]
    SLICE_X38Y48         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.291%)  route 0.139ns (49.709%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.564     1.447    transmisor/CLK
    SLICE_X41Y48         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  transmisor/FSM_onehot_present_state_reg[6]/Q
                         net (fo=3, routed)           0.139     1.727    transmisor/FSM_onehot_present_state_reg_n_0_[6]
    SLICE_X38Y48         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.128ns (40.827%)  route 0.186ns (59.173%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.564     1.447    transmisor/CLK
    SLICE_X39Y47         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  transmisor/FSM_onehot_present_state_reg[2]/Q
                         net (fo=3, routed)           0.186     1.761    transmisor/FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X38Y46         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/shiftreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[16][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.141ns (44.654%)  route 0.175ns (55.346%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.563     1.446    receptor/CLK
    SLICE_X35Y47         FDRE                                         r  receptor/shiftreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  receptor/shiftreg_reg[1]/Q
                         net (fo=30, routed)          0.175     1.762    rec_data[1]
    SLICE_X33Y47         FDRE                                         r  my_array_reg[16][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/dato_transmicion_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/salida_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.562     1.445    transmisor/CLK
    SLICE_X38Y52         FDRE                                         r  transmisor/dato_transmicion_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  transmisor/dato_transmicion_reg[6]/Q
                         net (fo=1, routed)           0.108     1.717    transmisor/p_1_in
    SLICE_X39Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.762 r  transmisor/salida_i_2/O
                         net (fo=1, routed)           0.000     1.762    transmisor/salida
    SLICE_X39Y51         FDRE                                         r  transmisor/salida_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/shiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[16][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.978%)  route 0.180ns (56.022%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.563     1.446    receptor/CLK
    SLICE_X35Y47         FDRE                                         r  receptor/shiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  receptor/shiftreg_reg[3]/Q
                         net (fo=30, routed)          0.180     1.767    rec_data[3]
    SLICE_X33Y47         FDRE                                         r  my_array_reg[16][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/shiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_array_reg[19][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.978%)  route 0.180ns (56.022%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.563     1.446    receptor/CLK
    SLICE_X35Y47         FDRE                                         r  receptor/shiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  receptor/shiftreg_reg[3]/Q
                         net (fo=30, routed)          0.180     1.767    rec_data[3]
    SLICE_X32Y47         FDRE                                         r  my_array_reg[19][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.128ns (39.783%)  route 0.194ns (60.217%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.564     1.447    transmisor/CLK
    SLICE_X41Y48         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  transmisor/FSM_onehot_present_state_reg[7]/Q
                         net (fo=3, routed)           0.194     1.769    transmisor/FSM_onehot_present_state_reg_n_0_[7]
    SLICE_X38Y49         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.128ns (39.764%)  route 0.194ns (60.236%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.564     1.447    transmisor/CLK
    SLICE_X41Y48         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  transmisor/FSM_onehot_present_state_reg[8]/Q
                         net (fo=3, routed)           0.194     1.769    transmisor/FSM_onehot_present_state_reg_n_0_[8]
    SLICE_X38Y48         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1210 Endpoints
Min Delay          1210 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[28][25]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.138ns  (logic 1.441ns (14.217%)  route 8.697ns (85.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.344ns = ( 10.344 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1025, routed)        8.697    10.138    etapa_id/gp/SS[0]
    SLICE_X64Y35         FDRE                                         r  etapa_id/gp/registros_reg[28][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1477, routed)        1.514    10.344    etapa_id/gp/i_clk
    SLICE_X64Y35         FDRE                                         r  etapa_id/gp/registros_reg[28][25]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[28][26]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.138ns  (logic 1.441ns (14.217%)  route 8.697ns (85.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.344ns = ( 10.344 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1025, routed)        8.697    10.138    etapa_id/gp/SS[0]
    SLICE_X64Y35         FDRE                                         r  etapa_id/gp/registros_reg[28][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1477, routed)        1.514    10.344    etapa_id/gp/i_clk
    SLICE_X64Y35         FDRE                                         r  etapa_id/gp/registros_reg[28][26]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[20][25]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.013ns  (logic 1.441ns (14.394%)  route 8.572ns (85.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 10.341 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1025, routed)        8.572    10.013    etapa_id/gp/SS[0]
    SLICE_X60Y33         FDRE                                         r  etapa_id/gp/registros_reg[20][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1477, routed)        1.511    10.341    etapa_id/gp/i_clk
    SLICE_X60Y33         FDRE                                         r  etapa_id/gp/registros_reg[20][25]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[20][26]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.013ns  (logic 1.441ns (14.394%)  route 8.572ns (85.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 10.341 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1025, routed)        8.572    10.013    etapa_id/gp/SS[0]
    SLICE_X60Y33         FDRE                                         r  etapa_id/gp/registros_reg[20][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1477, routed)        1.511    10.341    etapa_id/gp/i_clk
    SLICE_X60Y33         FDRE                                         r  etapa_id/gp/registros_reg[20][26]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[20][28]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.013ns  (logic 1.441ns (14.394%)  route 8.572ns (85.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 10.341 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1025, routed)        8.572    10.013    etapa_id/gp/SS[0]
    SLICE_X60Y33         FDRE                                         r  etapa_id/gp/registros_reg[20][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1477, routed)        1.511    10.341    etapa_id/gp/i_clk
    SLICE_X60Y33         FDRE                                         r  etapa_id/gp/registros_reg[20][28]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[20][29]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.013ns  (logic 1.441ns (14.394%)  route 8.572ns (85.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 10.341 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1025, routed)        8.572    10.013    etapa_id/gp/SS[0]
    SLICE_X60Y33         FDRE                                         r  etapa_id/gp/registros_reg[20][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1477, routed)        1.511    10.341    etapa_id/gp/i_clk
    SLICE_X60Y33         FDRE                                         r  etapa_id/gp/registros_reg[20][29]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[20][30]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.013ns  (logic 1.441ns (14.394%)  route 8.572ns (85.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 10.341 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1025, routed)        8.572    10.013    etapa_id/gp/SS[0]
    SLICE_X60Y33         FDRE                                         r  etapa_id/gp/registros_reg[20][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1477, routed)        1.511    10.341    etapa_id/gp/i_clk
    SLICE_X60Y33         FDRE                                         r  etapa_id/gp/registros_reg[20][30]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[22][26]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.013ns  (logic 1.441ns (14.394%)  route 8.572ns (85.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 10.341 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1025, routed)        8.572    10.013    etapa_id/gp/SS[0]
    SLICE_X61Y33         FDRE                                         r  etapa_id/gp/registros_reg[22][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1477, routed)        1.511    10.341    etapa_id/gp/i_clk
    SLICE_X61Y33         FDRE                                         r  etapa_id/gp/registros_reg[22][26]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[22][30]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.013ns  (logic 1.441ns (14.394%)  route 8.572ns (85.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 10.341 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1025, routed)        8.572    10.013    etapa_id/gp/SS[0]
    SLICE_X61Y33         FDRE                                         r  etapa_id/gp/registros_reg[22][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1477, routed)        1.511    10.341    etapa_id/gp/i_clk
    SLICE_X61Y33         FDRE                                         r  etapa_id/gp/registros_reg[22][30]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[16][25]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.870ns  (logic 1.441ns (14.603%)  route 8.429ns (85.397%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.342ns = ( 10.342 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1025, routed)        8.429     9.870    etapa_id/gp/SS[0]
    SLICE_X62Y33         FDRE                                         r  etapa_id/gp/registros_reg[16][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.613     8.001    i_clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.101 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     8.739    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.830 f  p_2_out_BUFG_inst/O
                         net (fo=1477, routed)        1.512    10.342    etapa_id/gp/i_clk
    SLICE_X62Y33         FDRE                                         r  etapa_id/gp/registros_reg[16][25]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.208%)  route 0.110ns (43.792%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE                         0.000     0.000 r  FSM_sequential_next_state_reg[2]/C
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_next_state_reg[2]/Q
                         net (fo=2, routed)           0.110     0.251    next_state__0[2]
    SLICE_X39Y47         FDRE                                         r  FSM_sequential_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.833     1.960    i_clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  FSM_sequential_present_state_reg[2]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.257%)  route 0.108ns (39.743%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[5]/C
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/FSM_onehot_next_state_reg[5]/Q
                         net (fo=1, routed)           0.108     0.272    transmisor/FSM_onehot_next_state_reg_n_0_[5]
    SLICE_X41Y48         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.834     1.961    transmisor/CLK
    SLICE_X41Y48         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[5]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.977%)  route 0.114ns (41.023%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[1]/C
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.114     0.278    transmisor/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X41Y48         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.834     1.961    transmisor/CLK
    SLICE_X41Y48         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[1]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[0]/C
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.116     0.280    transmisor/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X39Y47         FDSE                                         r  transmisor/FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.833     1.960    transmisor/CLK
    SLICE_X39Y47         FDSE                                         r  transmisor/FSM_onehot_present_state_reg[0]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[10]/C
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/FSM_onehot_next_state_reg[10]/Q
                         net (fo=1, routed)           0.116     0.280    transmisor/FSM_onehot_next_state_reg_n_0_[10]
    SLICE_X39Y47         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.833     1.960    transmisor/CLK
    SLICE_X39Y47         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[10]/C

Slack:                    inf
  Source:                 FSM_sequential_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_present_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.665%)  route 0.161ns (53.335%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE                         0.000     0.000 r  FSM_sequential_next_state_reg[0]/C
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_next_state_reg[0]/Q
                         net (fo=2, routed)           0.161     0.302    next_state__0[0]
    SLICE_X39Y47         FDRE                                         r  FSM_sequential_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.833     1.960    i_clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  FSM_sequential_present_state_reg[0]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.267%)  route 0.172ns (53.733%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[2]/C
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmisor/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.172     0.320    transmisor/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X39Y47         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.833     1.960    transmisor/CLK
    SLICE_X39Y47         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[2]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.875%)  route 0.175ns (54.125%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[7]/C
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmisor/FSM_onehot_next_state_reg[7]/Q
                         net (fo=1, routed)           0.175     0.323    transmisor/FSM_onehot_next_state_reg_n_0_[7]
    SLICE_X41Y48         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.834     1.961    transmisor/CLK
    SLICE_X41Y48         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[7]/C

Slack:                    inf
  Source:                 FSM_sequential_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.125%)  route 0.186ns (56.875%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE                         0.000     0.000 r  FSM_sequential_next_state_reg[1]/C
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_next_state_reg[1]/Q
                         net (fo=2, routed)           0.186     0.327    next_state__0[1]
    SLICE_X39Y47         FDRE                                         r  FSM_sequential_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.833     1.960    i_clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  FSM_sequential_present_state_reg[1]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.018%)  route 0.164ns (49.982%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[3]/C
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.164     0.328    transmisor/FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X39Y47         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.833     1.960    transmisor/CLK
    SLICE_X39Y47         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[3]/C





