LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY SevSeg_Decoder_tb IS
END SevSeg_Decoder_tb;

ARCHITECTURE behavioral OF SevSeg_Decoder_tb IS

    -- Component declaration for the SevSeg_Decoder entity
    COMPONENT SevSeg_Decoder IS
        PORT (
            INPUT : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
            SEVSEG_BUS : OUT STD_LOGIC_VECTOR (6 DOWNTO 0)
        );
    END COMPONENT;

    -- Signals
    SIGNAL INPUT : STD_LOGIC_VECTOR (4 DOWNTO 0);
    SIGNAL SEVSEG_BUS : STD_LOGIC_VECTOR (6 DOWNTO 0);

BEGIN

    -- Instantiate the SevSeg_Decoder entity
    uut : SevSeg_Decoder
    PORT MAP (
        INPUT => INPUT,
        SEVSEG_BUS => SEVSEG_BUS
    );

    -- Stimulus process
    stim_proc: PROCESS
    BEGIN
        -- Test case 1: Input "00000" (0)
        INPUT <= "00000";
        WAIT FOR 10 ns;
        ASSERT SEVSEG_BUS = "0000001"
        REPORT "Test case 1 failed for input '00000'" SEVERITY ERROR;
        
        -- Test case 2: Input "00001" (1 or I)
        INPUT <= "00001";
        WAIT FOR 10 ns;
        ASSERT SEVSEG_BUS = "1001111"
        REPORT "Test case 2 failed for input '00001'" SEVERITY ERROR;
        
        -- Test case 3: Input "00010" (2)
        INPUT <= "00010";
        WAIT FOR 10 ns;
        ASSERT SEVSEG_BUS = "0010010"
        REPORT "Test case 3 failed for input '00010'" SEVERITY ERROR;
        
        -- Add more test cases for other inputs
        
        -- Stop the simulation
        WAIT;
    END PROCESS;

END behavioral;