{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686603472802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686603472802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 17:57:52 2023 " "Processing started: Mon Jun 12 17:57:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686603472802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603472802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teste -c teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off teste -c teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603472802 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686603473034 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686603473035 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final display.v(6) " "Verilog HDL Declaration warning at display.v(6): \"final\" is SystemVerilog-2005 keyword" {  } { { "display.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/display.v" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1686603478905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603478907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603478907 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final main.v(63) " "Verilog HDL Declaration warning at main.v(63): \"final\" is SystemVerilog-2005 keyword" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 63 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1686603478908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603478908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603478908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603478911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603478911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificacao.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificacao " "Found entity 1: decodificacao" {  } { { "decodificacao.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/decodificacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603478913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603478913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lerinstrucao.v 1 1 " "Found 1 design units, including 1 entities, in source file lerinstrucao.v" { { "Info" "ISGN_ENTITY_NAME" "1 lerinstrucao " "Found entity 1: lerinstrucao" {  } { { "lerinstrucao.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/lerinstrucao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603478920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603478920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/memoria.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603478922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603478922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 registradores " "Found entity 1: registradores" {  } { { "registradores.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603478924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603478924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinaisdecontrole.v 1 1 " "Found 1 design units, including 1 entities, in source file sinaisdecontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 sinaisdecontrole " "Found entity 1: sinaisdecontrole" {  } { { "sinaisdecontrole.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/sinaisdecontrole.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603478932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603478932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somapc.v 1 1 " "Found 1 design units, including 1 entities, in source file somapc.v" { { "Info" "ISGN_ENTITY_NAME" "1 somapc " "Found entity 1: somapc" {  } { { "somapc.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/somapc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686603478934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603478934 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686603478958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somapc somapc:somapc " "Elaborating entity \"somapc\" for hierarchy \"somapc:somapc\"" {  } { { "main.v" "somapc" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603479000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lerinstrucao lerinstrucao:lerinstrucao " "Elaborating entity \"lerinstrucao\" for hierarchy \"lerinstrucao:lerinstrucao\"" {  } { { "main.v" "lerinstrucao" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603479008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificacao decodificacao:decodificacao " "Elaborating entity \"decodificacao\" for hierarchy \"decodificacao:decodificacao\"" {  } { { "main.v" "decodificacao" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603479027 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 decodificacao.v(60) " "Verilog HDL assignment warning at decodificacao.v(60): truncated value with size 32 to match size of target (12)" {  } { { "decodificacao.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/decodificacao.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686603479027 "|main|decodificacao:decodificacao"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "opcode decodificacao.v(5) " "Output port \"opcode\" at decodificacao.v(5) has no driver" {  } { { "decodificacao.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/decodificacao.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686603479028 "|main|decodificacao:decodificacao"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinaisdecontrole sinaisdecontrole:sinaisdecontrole " "Elaborating entity \"sinaisdecontrole\" for hierarchy \"sinaisdecontrole:sinaisdecontrole\"" {  } { { "main.v" "sinaisdecontrole" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603479038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradores registradores:registradores " "Elaborating entity \"registradores\" for hierarchy \"registradores:registradores\"" {  } { { "main.v" "registradores" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603479048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "main.v" "alu" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603479305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:memoria " "Elaborating entity \"memoria\" for hierarchy \"memoria:memoria\"" {  } { { "main.v" "memoria" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603479321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:display " "Elaborating entity \"display\" for hierarchy \"display:display\"" {  } { { "main.v" "display" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603479489 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[0\] GND " "Pin \"reg0\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[1\] GND " "Pin \"reg0\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[2\] GND " "Pin \"reg0\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[3\] GND " "Pin \"reg0\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[4\] GND " "Pin \"reg0\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[5\] GND " "Pin \"reg0\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[6\] GND " "Pin \"reg0\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[7\] GND " "Pin \"reg0\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[8\] GND " "Pin \"reg0\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[9\] GND " "Pin \"reg0\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[10\] GND " "Pin \"reg0\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[11\] GND " "Pin \"reg0\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[12\] GND " "Pin \"reg0\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[13\] GND " "Pin \"reg0\[13\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[14\] GND " "Pin \"reg0\[14\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[15\] GND " "Pin \"reg0\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[16\] GND " "Pin \"reg0\[16\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[17\] GND " "Pin \"reg0\[17\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[18\] GND " "Pin \"reg0\[18\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[19\] GND " "Pin \"reg0\[19\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[20\] GND " "Pin \"reg0\[20\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[21\] GND " "Pin \"reg0\[21\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[22\] GND " "Pin \"reg0\[22\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[23\] GND " "Pin \"reg0\[23\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[24\] GND " "Pin \"reg0\[24\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[25\] GND " "Pin \"reg0\[25\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[26\] GND " "Pin \"reg0\[26\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[27\] GND " "Pin \"reg0\[27\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[28\] GND " "Pin \"reg0\[28\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[29\] GND " "Pin \"reg0\[29\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[30\] GND " "Pin \"reg0\[30\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg0\[31\] GND " "Pin \"reg0\[31\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg0[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[0\] GND " "Pin \"reg16\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[1\] GND " "Pin \"reg16\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[2\] GND " "Pin \"reg16\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[3\] GND " "Pin \"reg16\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[4\] GND " "Pin \"reg16\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[5\] GND " "Pin \"reg16\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[6\] GND " "Pin \"reg16\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[7\] GND " "Pin \"reg16\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[8\] GND " "Pin \"reg16\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[9\] GND " "Pin \"reg16\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[10\] GND " "Pin \"reg16\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[11\] GND " "Pin \"reg16\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[12\] GND " "Pin \"reg16\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[13\] GND " "Pin \"reg16\[13\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[14\] GND " "Pin \"reg16\[14\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[15\] GND " "Pin \"reg16\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[16\] GND " "Pin \"reg16\[16\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[17\] GND " "Pin \"reg16\[17\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[18\] GND " "Pin \"reg16\[18\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[19\] GND " "Pin \"reg16\[19\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[20\] GND " "Pin \"reg16\[20\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[21\] GND " "Pin \"reg16\[21\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[22\] GND " "Pin \"reg16\[22\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[23\] GND " "Pin \"reg16\[23\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[24\] GND " "Pin \"reg16\[24\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[25\] GND " "Pin \"reg16\[25\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[26\] GND " "Pin \"reg16\[26\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[27\] GND " "Pin \"reg16\[27\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[28\] GND " "Pin \"reg16\[28\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[29\] GND " "Pin \"reg16\[29\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[30\] GND " "Pin \"reg16\[30\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg16\[31\] GND " "Pin \"reg16\[31\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg16[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[0\] GND " "Pin \"reg17\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[1\] GND " "Pin \"reg17\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[2\] GND " "Pin \"reg17\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[3\] GND " "Pin \"reg17\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[4\] GND " "Pin \"reg17\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[5\] GND " "Pin \"reg17\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[6\] GND " "Pin \"reg17\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[7\] GND " "Pin \"reg17\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[8\] GND " "Pin \"reg17\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[9\] GND " "Pin \"reg17\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[10\] GND " "Pin \"reg17\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[11\] GND " "Pin \"reg17\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[12\] GND " "Pin \"reg17\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[13\] GND " "Pin \"reg17\[13\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[14\] GND " "Pin \"reg17\[14\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[15\] GND " "Pin \"reg17\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[16\] GND " "Pin \"reg17\[16\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[17\] GND " "Pin \"reg17\[17\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[18\] GND " "Pin \"reg17\[18\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[19\] GND " "Pin \"reg17\[19\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[20\] GND " "Pin \"reg17\[20\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[21\] GND " "Pin \"reg17\[21\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[22\] GND " "Pin \"reg17\[22\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[23\] GND " "Pin \"reg17\[23\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[24\] GND " "Pin \"reg17\[24\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[25\] GND " "Pin \"reg17\[25\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[26\] GND " "Pin \"reg17\[26\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[27\] GND " "Pin \"reg17\[27\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[28\] GND " "Pin \"reg17\[28\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[29\] GND " "Pin \"reg17\[29\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[30\] GND " "Pin \"reg17\[30\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg17\[31\] GND " "Pin \"reg17\[31\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg17[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[0\] GND " "Pin \"reg18\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[1\] GND " "Pin \"reg18\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[2\] GND " "Pin \"reg18\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[3\] GND " "Pin \"reg18\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[4\] GND " "Pin \"reg18\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[5\] GND " "Pin \"reg18\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[6\] GND " "Pin \"reg18\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[7\] GND " "Pin \"reg18\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[8\] GND " "Pin \"reg18\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[9\] GND " "Pin \"reg18\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[10\] GND " "Pin \"reg18\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[11\] GND " "Pin \"reg18\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[12\] GND " "Pin \"reg18\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[13\] GND " "Pin \"reg18\[13\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[14\] GND " "Pin \"reg18\[14\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[15\] GND " "Pin \"reg18\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[16\] GND " "Pin \"reg18\[16\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[17\] GND " "Pin \"reg18\[17\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[18\] GND " "Pin \"reg18\[18\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[19\] GND " "Pin \"reg18\[19\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[20\] GND " "Pin \"reg18\[20\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[21\] GND " "Pin \"reg18\[21\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[22\] GND " "Pin \"reg18\[22\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[23\] GND " "Pin \"reg18\[23\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[24\] GND " "Pin \"reg18\[24\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[25\] GND " "Pin \"reg18\[25\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[26\] GND " "Pin \"reg18\[26\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[27\] GND " "Pin \"reg18\[27\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[28\] GND " "Pin \"reg18\[28\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[29\] GND " "Pin \"reg18\[29\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[30\] GND " "Pin \"reg18\[30\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg18\[31\] GND " "Pin \"reg18\[31\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg18[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[0\] GND " "Pin \"reg19\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[1\] GND " "Pin \"reg19\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[2\] GND " "Pin \"reg19\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[3\] GND " "Pin \"reg19\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[4\] GND " "Pin \"reg19\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[5\] GND " "Pin \"reg19\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[6\] GND " "Pin \"reg19\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[7\] GND " "Pin \"reg19\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[8\] GND " "Pin \"reg19\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[9\] GND " "Pin \"reg19\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[10\] GND " "Pin \"reg19\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[11\] GND " "Pin \"reg19\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[12\] GND " "Pin \"reg19\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[13\] GND " "Pin \"reg19\[13\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[14\] GND " "Pin \"reg19\[14\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[15\] GND " "Pin \"reg19\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[16\] GND " "Pin \"reg19\[16\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[17\] GND " "Pin \"reg19\[17\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[18\] GND " "Pin \"reg19\[18\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[19\] GND " "Pin \"reg19\[19\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[20\] GND " "Pin \"reg19\[20\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[21\] GND " "Pin \"reg19\[21\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[22\] GND " "Pin \"reg19\[22\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[23\] GND " "Pin \"reg19\[23\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[24\] GND " "Pin \"reg19\[24\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[25\] GND " "Pin \"reg19\[25\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[26\] GND " "Pin \"reg19\[26\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[27\] GND " "Pin \"reg19\[27\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[28\] GND " "Pin \"reg19\[28\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[29\] GND " "Pin \"reg19\[29\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[30\] GND " "Pin \"reg19\[30\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg19\[31\] GND " "Pin \"reg19\[31\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg19[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[0\] GND " "Pin \"reg20\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[1\] GND " "Pin \"reg20\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[2\] GND " "Pin \"reg20\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[3\] GND " "Pin \"reg20\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[4\] GND " "Pin \"reg20\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[5\] GND " "Pin \"reg20\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[6\] GND " "Pin \"reg20\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[7\] GND " "Pin \"reg20\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[8\] GND " "Pin \"reg20\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[9\] GND " "Pin \"reg20\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[10\] GND " "Pin \"reg20\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[11\] GND " "Pin \"reg20\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[12\] GND " "Pin \"reg20\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[13\] GND " "Pin \"reg20\[13\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[14\] GND " "Pin \"reg20\[14\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[15\] GND " "Pin \"reg20\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[16\] GND " "Pin \"reg20\[16\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[17\] GND " "Pin \"reg20\[17\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[18\] GND " "Pin \"reg20\[18\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[19\] GND " "Pin \"reg20\[19\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[20\] GND " "Pin \"reg20\[20\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[21\] GND " "Pin \"reg20\[21\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[22\] GND " "Pin \"reg20\[22\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[23\] GND " "Pin \"reg20\[23\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[24\] GND " "Pin \"reg20\[24\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[25\] GND " "Pin \"reg20\[25\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[26\] GND " "Pin \"reg20\[26\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[27\] GND " "Pin \"reg20\[27\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[28\] GND " "Pin \"reg20\[28\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[29\] GND " "Pin \"reg20\[29\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[30\] GND " "Pin \"reg20\[30\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg20\[31\] GND " "Pin \"reg20\[31\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg20[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[0\] GND " "Pin \"reg21\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[1\] GND " "Pin \"reg21\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[2\] GND " "Pin \"reg21\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[3\] GND " "Pin \"reg21\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[4\] GND " "Pin \"reg21\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[5\] GND " "Pin \"reg21\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[6\] GND " "Pin \"reg21\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[7\] GND " "Pin \"reg21\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[8\] GND " "Pin \"reg21\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[9\] GND " "Pin \"reg21\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[10\] GND " "Pin \"reg21\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[11\] GND " "Pin \"reg21\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[12\] GND " "Pin \"reg21\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[13\] GND " "Pin \"reg21\[13\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[14\] GND " "Pin \"reg21\[14\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[15\] GND " "Pin \"reg21\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[16\] GND " "Pin \"reg21\[16\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[17\] GND " "Pin \"reg21\[17\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[18\] GND " "Pin \"reg21\[18\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[19\] GND " "Pin \"reg21\[19\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[20\] GND " "Pin \"reg21\[20\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[21\] GND " "Pin \"reg21\[21\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[22\] GND " "Pin \"reg21\[22\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[23\] GND " "Pin \"reg21\[23\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[24\] GND " "Pin \"reg21\[24\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[25\] GND " "Pin \"reg21\[25\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[26\] GND " "Pin \"reg21\[26\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[27\] GND " "Pin \"reg21\[27\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[28\] GND " "Pin \"reg21\[28\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[29\] GND " "Pin \"reg21\[29\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[30\] GND " "Pin \"reg21\[30\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg21\[31\] GND " "Pin \"reg21\[31\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg21[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[0\] GND " "Pin \"reg22\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[1\] GND " "Pin \"reg22\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[2\] GND " "Pin \"reg22\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[3\] GND " "Pin \"reg22\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[4\] GND " "Pin \"reg22\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[5\] GND " "Pin \"reg22\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[6\] GND " "Pin \"reg22\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[7\] GND " "Pin \"reg22\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[8\] GND " "Pin \"reg22\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[9\] GND " "Pin \"reg22\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[10\] GND " "Pin \"reg22\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[11\] GND " "Pin \"reg22\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[12\] GND " "Pin \"reg22\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[13\] GND " "Pin \"reg22\[13\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[14\] GND " "Pin \"reg22\[14\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[15\] GND " "Pin \"reg22\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[16\] GND " "Pin \"reg22\[16\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[17\] GND " "Pin \"reg22\[17\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[18\] GND " "Pin \"reg22\[18\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[19\] GND " "Pin \"reg22\[19\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[20\] GND " "Pin \"reg22\[20\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[21\] GND " "Pin \"reg22\[21\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[22\] GND " "Pin \"reg22\[22\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[23\] GND " "Pin \"reg22\[23\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[24\] GND " "Pin \"reg22\[24\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[25\] GND " "Pin \"reg22\[25\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[26\] GND " "Pin \"reg22\[26\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[27\] GND " "Pin \"reg22\[27\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[28\] GND " "Pin \"reg22\[28\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[29\] GND " "Pin \"reg22\[29\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[30\] GND " "Pin \"reg22\[30\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg22\[31\] GND " "Pin \"reg22\[31\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg22[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[0\] GND " "Pin \"reg23\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[1\] GND " "Pin \"reg23\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[2\] GND " "Pin \"reg23\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[3\] GND " "Pin \"reg23\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[4\] GND " "Pin \"reg23\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[5\] GND " "Pin \"reg23\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[6\] GND " "Pin \"reg23\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[7\] GND " "Pin \"reg23\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[8\] GND " "Pin \"reg23\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[9\] GND " "Pin \"reg23\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[10\] GND " "Pin \"reg23\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[11\] GND " "Pin \"reg23\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[12\] GND " "Pin \"reg23\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[13\] GND " "Pin \"reg23\[13\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[14\] GND " "Pin \"reg23\[14\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[15\] GND " "Pin \"reg23\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[16\] GND " "Pin \"reg23\[16\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[17\] GND " "Pin \"reg23\[17\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[18\] GND " "Pin \"reg23\[18\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[19\] GND " "Pin \"reg23\[19\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[20\] GND " "Pin \"reg23\[20\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[21\] GND " "Pin \"reg23\[21\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[22\] GND " "Pin \"reg23\[22\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[23\] GND " "Pin \"reg23\[23\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[24\] GND " "Pin \"reg23\[24\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[25\] GND " "Pin \"reg23\[25\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[26\] GND " "Pin \"reg23\[26\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[27\] GND " "Pin \"reg23\[27\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[28\] GND " "Pin \"reg23\[28\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[29\] GND " "Pin \"reg23\[29\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[30\] GND " "Pin \"reg23\[30\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg23\[31\] GND " "Pin \"reg23\[31\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg23[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[0\] GND " "Pin \"reg24\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[1\] GND " "Pin \"reg24\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[2\] GND " "Pin \"reg24\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[3\] GND " "Pin \"reg24\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[4\] GND " "Pin \"reg24\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[5\] GND " "Pin \"reg24\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[6\] GND " "Pin \"reg24\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[7\] GND " "Pin \"reg24\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[8\] GND " "Pin \"reg24\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[9\] GND " "Pin \"reg24\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[10\] GND " "Pin \"reg24\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[11\] GND " "Pin \"reg24\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[12\] GND " "Pin \"reg24\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[13\] GND " "Pin \"reg24\[13\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[14\] GND " "Pin \"reg24\[14\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[15\] GND " "Pin \"reg24\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[16\] GND " "Pin \"reg24\[16\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[17\] GND " "Pin \"reg24\[17\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[18\] GND " "Pin \"reg24\[18\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[19\] GND " "Pin \"reg24\[19\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[20\] GND " "Pin \"reg24\[20\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[21\] GND " "Pin \"reg24\[21\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[22\] GND " "Pin \"reg24\[22\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[23\] GND " "Pin \"reg24\[23\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[24\] GND " "Pin \"reg24\[24\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[25\] GND " "Pin \"reg24\[25\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[26\] GND " "Pin \"reg24\[26\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[27\] GND " "Pin \"reg24\[27\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[28\] GND " "Pin \"reg24\[28\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[29\] GND " "Pin \"reg24\[29\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[30\] GND " "Pin \"reg24\[30\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg24\[31\] GND " "Pin \"reg24\[31\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg24[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[0\] GND " "Pin \"reg25\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[1\] GND " "Pin \"reg25\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[2\] GND " "Pin \"reg25\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[3\] GND " "Pin \"reg25\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[4\] GND " "Pin \"reg25\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[5\] GND " "Pin \"reg25\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[6\] GND " "Pin \"reg25\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[7\] GND " "Pin \"reg25\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[8\] GND " "Pin \"reg25\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[9\] GND " "Pin \"reg25\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[10\] GND " "Pin \"reg25\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[11\] GND " "Pin \"reg25\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[12\] GND " "Pin \"reg25\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[13\] GND " "Pin \"reg25\[13\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[14\] GND " "Pin \"reg25\[14\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[15\] GND " "Pin \"reg25\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[16\] GND " "Pin \"reg25\[16\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[17\] GND " "Pin \"reg25\[17\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[18\] GND " "Pin \"reg25\[18\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[19\] GND " "Pin \"reg25\[19\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[20\] GND " "Pin \"reg25\[20\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[21\] GND " "Pin \"reg25\[21\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[22\] GND " "Pin \"reg25\[22\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[23\] GND " "Pin \"reg25\[23\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[24\] GND " "Pin \"reg25\[24\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[25\] GND " "Pin \"reg25\[25\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[26\] GND " "Pin \"reg25\[26\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[27\] GND " "Pin \"reg25\[27\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[28\] GND " "Pin \"reg25\[28\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[29\] GND " "Pin \"reg25\[29\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[30\] GND " "Pin \"reg25\[30\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg25\[31\] GND " "Pin \"reg25\[31\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg25[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[0\] GND " "Pin \"reg26\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[1\] GND " "Pin \"reg26\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[2\] GND " "Pin \"reg26\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[3\] GND " "Pin \"reg26\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[4\] GND " "Pin \"reg26\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[5\] GND " "Pin \"reg26\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[6\] GND " "Pin \"reg26\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[7\] GND " "Pin \"reg26\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[8\] GND " "Pin \"reg26\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[9\] GND " "Pin \"reg26\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[10\] GND " "Pin \"reg26\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[11\] GND " "Pin \"reg26\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[12\] GND " "Pin \"reg26\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[13\] GND " "Pin \"reg26\[13\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[14\] GND " "Pin \"reg26\[14\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[15\] GND " "Pin \"reg26\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[16\] GND " "Pin \"reg26\[16\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[17\] GND " "Pin \"reg26\[17\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[18\] GND " "Pin \"reg26\[18\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[19\] GND " "Pin \"reg26\[19\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[20\] GND " "Pin \"reg26\[20\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[21\] GND " "Pin \"reg26\[21\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[22\] GND " "Pin \"reg26\[22\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[23\] GND " "Pin \"reg26\[23\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[24\] GND " "Pin \"reg26\[24\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[25\] GND " "Pin \"reg26\[25\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[26\] GND " "Pin \"reg26\[26\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[27\] GND " "Pin \"reg26\[27\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[28\] GND " "Pin \"reg26\[28\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[29\] GND " "Pin \"reg26\[29\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[30\] GND " "Pin \"reg26\[30\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg26\[31\] GND " "Pin \"reg26\[31\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg26[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[0\] GND " "Pin \"reg27\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[1\] GND " "Pin \"reg27\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[2\] GND " "Pin \"reg27\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[3\] GND " "Pin \"reg27\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[4\] GND " "Pin \"reg27\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[5\] GND " "Pin \"reg27\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[6\] GND " "Pin \"reg27\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[7\] GND " "Pin \"reg27\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[8\] GND " "Pin \"reg27\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[9\] GND " "Pin \"reg27\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[10\] GND " "Pin \"reg27\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[11\] GND " "Pin \"reg27\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[12\] GND " "Pin \"reg27\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[13\] GND " "Pin \"reg27\[13\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[14\] GND " "Pin \"reg27\[14\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[15\] GND " "Pin \"reg27\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[16\] GND " "Pin \"reg27\[16\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[17\] GND " "Pin \"reg27\[17\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[18\] GND " "Pin \"reg27\[18\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[19\] GND " "Pin \"reg27\[19\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[20\] GND " "Pin \"reg27\[20\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[21\] GND " "Pin \"reg27\[21\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[22\] GND " "Pin \"reg27\[22\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[23\] GND " "Pin \"reg27\[23\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[24\] GND " "Pin \"reg27\[24\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[25\] GND " "Pin \"reg27\[25\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[26\] GND " "Pin \"reg27\[26\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[27\] GND " "Pin \"reg27\[27\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[28\] GND " "Pin \"reg27\[28\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[29\] GND " "Pin \"reg27\[29\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[30\] GND " "Pin \"reg27\[30\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg27\[31\] GND " "Pin \"reg27\[31\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg27[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[0\] GND " "Pin \"reg28\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[1\] GND " "Pin \"reg28\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[2\] GND " "Pin \"reg28\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[3\] GND " "Pin \"reg28\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[4\] GND " "Pin \"reg28\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[5\] GND " "Pin \"reg28\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[6\] GND " "Pin \"reg28\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[7\] GND " "Pin \"reg28\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[8\] GND " "Pin \"reg28\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[9\] GND " "Pin \"reg28\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[10\] GND " "Pin \"reg28\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[11\] GND " "Pin \"reg28\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[12\] GND " "Pin \"reg28\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[13\] GND " "Pin \"reg28\[13\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[14\] GND " "Pin \"reg28\[14\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[15\] GND " "Pin \"reg28\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[16\] GND " "Pin \"reg28\[16\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[17\] GND " "Pin \"reg28\[17\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[18\] GND " "Pin \"reg28\[18\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[19\] GND " "Pin \"reg28\[19\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[20\] GND " "Pin \"reg28\[20\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[21\] GND " "Pin \"reg28\[21\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[22\] GND " "Pin \"reg28\[22\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[23\] GND " "Pin \"reg28\[23\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[24\] GND " "Pin \"reg28\[24\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[25\] GND " "Pin \"reg28\[25\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[26\] GND " "Pin \"reg28\[26\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[27\] GND " "Pin \"reg28\[27\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[28\] GND " "Pin \"reg28\[28\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[29\] GND " "Pin \"reg28\[29\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[30\] GND " "Pin \"reg28\[30\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg28\[31\] GND " "Pin \"reg28\[31\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg28[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[0\] GND " "Pin \"reg29\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[1\] GND " "Pin \"reg29\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[2\] GND " "Pin \"reg29\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[3\] GND " "Pin \"reg29\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[4\] GND " "Pin \"reg29\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[5\] GND " "Pin \"reg29\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[6\] GND " "Pin \"reg29\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[7\] GND " "Pin \"reg29\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[8\] GND " "Pin \"reg29\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[9\] GND " "Pin \"reg29\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[10\] GND " "Pin \"reg29\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[11\] GND " "Pin \"reg29\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[12\] GND " "Pin \"reg29\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[13\] GND " "Pin \"reg29\[13\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[14\] GND " "Pin \"reg29\[14\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[15\] GND " "Pin \"reg29\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[16\] GND " "Pin \"reg29\[16\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[17\] GND " "Pin \"reg29\[17\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[18\] GND " "Pin \"reg29\[18\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[19\] GND " "Pin \"reg29\[19\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[20\] GND " "Pin \"reg29\[20\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[21\] GND " "Pin \"reg29\[21\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[22\] GND " "Pin \"reg29\[22\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[23\] GND " "Pin \"reg29\[23\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[24\] GND " "Pin \"reg29\[24\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[25\] GND " "Pin \"reg29\[25\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[26\] GND " "Pin \"reg29\[26\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[27\] GND " "Pin \"reg29\[27\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[28\] GND " "Pin \"reg29\[28\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[29\] GND " "Pin \"reg29\[29\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[30\] GND " "Pin \"reg29\[30\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg29\[31\] GND " "Pin \"reg29\[31\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg29[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[0\] GND " "Pin \"reg30\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[1\] GND " "Pin \"reg30\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[2\] GND " "Pin \"reg30\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[3\] GND " "Pin \"reg30\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[4\] GND " "Pin \"reg30\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[5\] GND " "Pin \"reg30\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[6\] GND " "Pin \"reg30\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[7\] GND " "Pin \"reg30\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[8\] GND " "Pin \"reg30\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[9\] GND " "Pin \"reg30\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[10\] GND " "Pin \"reg30\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[11\] GND " "Pin \"reg30\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[12\] GND " "Pin \"reg30\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[13\] GND " "Pin \"reg30\[13\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[14\] GND " "Pin \"reg30\[14\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[15\] GND " "Pin \"reg30\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[16\] GND " "Pin \"reg30\[16\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[17\] GND " "Pin \"reg30\[17\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[18\] GND " "Pin \"reg30\[18\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[19\] GND " "Pin \"reg30\[19\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[20\] GND " "Pin \"reg30\[20\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[21\] GND " "Pin \"reg30\[21\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[22\] GND " "Pin \"reg30\[22\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[23\] GND " "Pin \"reg30\[23\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[24\] GND " "Pin \"reg30\[24\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[25\] GND " "Pin \"reg30\[25\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[26\] GND " "Pin \"reg30\[26\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[27\] GND " "Pin \"reg30\[27\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[28\] GND " "Pin \"reg30\[28\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[29\] GND " "Pin \"reg30\[29\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[30\] GND " "Pin \"reg30\[30\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg30\[31\] GND " "Pin \"reg30\[31\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg30[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[0\] GND " "Pin \"reg31\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[1\] GND " "Pin \"reg31\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[2\] GND " "Pin \"reg31\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[3\] GND " "Pin \"reg31\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[4\] GND " "Pin \"reg31\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[5\] GND " "Pin \"reg31\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[6\] GND " "Pin \"reg31\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[7\] GND " "Pin \"reg31\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[8\] GND " "Pin \"reg31\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[9\] GND " "Pin \"reg31\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[10\] GND " "Pin \"reg31\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[11\] GND " "Pin \"reg31\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[12\] GND " "Pin \"reg31\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[13\] GND " "Pin \"reg31\[13\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[14\] GND " "Pin \"reg31\[14\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[15\] GND " "Pin \"reg31\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[16\] GND " "Pin \"reg31\[16\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[17\] GND " "Pin \"reg31\[17\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[18\] GND " "Pin \"reg31\[18\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[19\] GND " "Pin \"reg31\[19\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[20\] GND " "Pin \"reg31\[20\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[21\] GND " "Pin \"reg31\[21\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[22\] GND " "Pin \"reg31\[22\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[23\] GND " "Pin \"reg31\[23\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[24\] GND " "Pin \"reg31\[24\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[25\] GND " "Pin \"reg31\[25\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[26\] GND " "Pin \"reg31\[26\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[27\] GND " "Pin \"reg31\[27\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[28\] GND " "Pin \"reg31\[28\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[29\] GND " "Pin \"reg31\[29\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[30\] GND " "Pin \"reg31\[30\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg31\[31\] GND " "Pin \"reg31\[31\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|reg31[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display5\[1\] GND " "Pin \"display5\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|display5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display5\[2\] GND " "Pin \"display5\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|display5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display5\[6\] VCC " "Pin \"display5\[6\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|display5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "final\[1\] GND " "Pin \"final\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|final[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "final\[2\] GND " "Pin \"final\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|final[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "final\[3\] GND " "Pin \"final\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/manub/Desktop/FPGA/FPGA/main.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686603483812 "|main|final[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686603483812 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686603483986 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686603487788 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686603488310 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686603488310 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7106 " "Implemented 7106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686603488754 ""} { "Info" "ICUT_CUT_TM_OPINS" "2087 " "Implemented 2087 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686603488754 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5017 " "Implemented 5017 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686603488754 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686603488754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 556 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 556 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686603488790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 17:58:08 2023 " "Processing ended: Mon Jun 12 17:58:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686603488790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686603488790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686603488790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686603488790 ""}
