# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../memorice.srcs/sources_1/bd/design_1/ipshared/8b3d" --include "../../../../memorice.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog" \
"../../../../memorice.ip_user_files/bd/design_1/ip/design_1_ram_reader_0_0/ip/levels/sim/levels.v" \
"../../../../memorice.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../../memorice.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../../memorice.ip_user_files/bd/design_1/ip/design_1_axi_traffic_gen_0_0/sim/design_1_axi_traffic_gen_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
