{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748247189449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748247189450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 26 18:13:09 2025 " "Processing started: Mon May 26 18:13:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748247189450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247189450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Verilog-RISC-V-CPU -c Verilog-RISC-V-CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off Verilog-RISC-V-CPU -c Verilog-RISC-V-CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247189450 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748247189755 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748247189755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tls/tb_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file tls/tb_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cpu " "Found entity 1: tb_cpu" {  } { { "TLS/tb_cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/tb_cpu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247196707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tls/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file tls/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "TLS/fsm.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247196708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tls/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file tls/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247196710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file reg/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247196711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pip/mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file pip/mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "PIP/mem_wb.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/PIP/mem_wb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247196713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pip/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file pip/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "PIP/if_id.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/PIP/if_id.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247196714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pip/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file pip/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "PIP/id_ex.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/PIP/id_ex.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247196715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pip/ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file pip/ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "PIP/ex_mem.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/PIP/ex_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247196717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imgen/imm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file imgen/imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "IMGEN/imm_gen.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/IMGEN/imm_gen.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247196718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idm/instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file idm/instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "IDM/instr_mem.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/IDM/instr_mem.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247196719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idm/data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file idm/data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "IDM/data_mem.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/IDM/data_mem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247196720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hfu/hazard.v 1 1 " "Found 1 design units, including 1 entities, in source file hfu/hazard.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard " "Found entity 1: hazard" {  } { { "HFU/hazard.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/HFU/hazard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247196722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hfu/forward.v 1 1 " "Found 1 design units, including 1 entities, in source file hfu/forward.v" { { "Info" "ISGN_ENTITY_NAME" "1 forward " "Found entity 1: forward" {  } { { "HFU/forward.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/HFU/forward.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247196723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccu/control.v 1 1 " "Found 1 design units, including 1 entities, in source file ccu/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "CCU/control.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/CCU/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247196724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bpc/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file bpc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "BPC/pc.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/BPC/pc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247196725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU/ALU.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/ALU/ALU.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247196727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ex_is_str_reg_indirect cpu.v(219) " "Verilog HDL Implicit Net warning at cpu.v(219): created implicit net for \"ex_is_str_reg_indirect\"" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 219 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748247196727 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748247196755 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_jal cpu.v(78) " "Verilog HDL or VHDL warning at cpu.v(78): object \"is_jal\" assigned a value but never read" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748247196756 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "str_addr cpu.v(268) " "Verilog HDL or VHDL warning at cpu.v(268): object \"str_addr\" assigned a value but never read" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748247196757 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_in2_reg cpu.v(284) " "Verilog HDL or VHDL warning at cpu.v(284): object \"alu_in2_reg\" assigned a value but never read" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748247196757 "|cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.v(148) " "Verilog HDL assignment warning at cpu.v(148): truncated value with size 32 to match size of target (16)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748247196758 "|cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.v(383) " "Verilog HDL assignment warning at cpu.v(383): truncated value with size 32 to match size of target (16)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748247196761 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[0\] cpu.v(354) " "Inferred latch for \"mem_read_data\[0\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196763 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[1\] cpu.v(354) " "Inferred latch for \"mem_read_data\[1\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196763 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[2\] cpu.v(354) " "Inferred latch for \"mem_read_data\[2\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196763 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[3\] cpu.v(354) " "Inferred latch for \"mem_read_data\[3\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196763 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[4\] cpu.v(354) " "Inferred latch for \"mem_read_data\[4\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196763 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[5\] cpu.v(354) " "Inferred latch for \"mem_read_data\[5\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196763 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[6\] cpu.v(354) " "Inferred latch for \"mem_read_data\[6\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196763 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[7\] cpu.v(354) " "Inferred latch for \"mem_read_data\[7\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196763 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[8\] cpu.v(354) " "Inferred latch for \"mem_read_data\[8\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196763 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[9\] cpu.v(354) " "Inferred latch for \"mem_read_data\[9\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196764 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[10\] cpu.v(354) " "Inferred latch for \"mem_read_data\[10\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196764 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[11\] cpu.v(354) " "Inferred latch for \"mem_read_data\[11\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196764 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[12\] cpu.v(354) " "Inferred latch for \"mem_read_data\[12\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196764 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[13\] cpu.v(354) " "Inferred latch for \"mem_read_data\[13\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196764 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[14\] cpu.v(354) " "Inferred latch for \"mem_read_data\[14\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196764 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[15\] cpu.v(354) " "Inferred latch for \"mem_read_data\[15\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196764 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:PC " "Elaborating entity \"pc\" for hierarchy \"pc:PC\"" {  } { { "TLS/cpu.v" "PC" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748247196781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem instr_mem:IMEM " "Elaborating entity \"instr_mem\" for hierarchy \"instr_mem:IMEM\"" {  } { { "TLS/cpu.v" "IMEM" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748247196782 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 instr_mem.v(18) " "Net \"mem.data_a\" at instr_mem.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "IDM/instr_mem.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/IDM/instr_mem.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748247196804 "|cpu|instr_mem:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 instr_mem.v(18) " "Net \"mem.waddr_a\" at instr_mem.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "IDM/instr_mem.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/IDM/instr_mem.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748247196804 "|cpu|instr_mem:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 instr_mem.v(18) " "Net \"mem.we_a\" at instr_mem.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "IDM/instr_mem.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/IDM/instr_mem.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748247196804 "|cpu|instr_mem:IMEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id if_id:IF_ID " "Elaborating entity \"if_id\" for hierarchy \"if_id:IF_ID\"" {  } { { "TLS/cpu.v" "IF_ID" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748247196809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen imm_gen:IMM_GEN " "Elaborating entity \"imm_gen\" for hierarchy \"imm_gen:IMM_GEN\"" {  } { { "TLS/cpu.v" "IMM_GEN" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748247196811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:CONTROL " "Elaborating entity \"fsm\" for hierarchy \"fsm:CONTROL\"" {  } { { "TLS/cpu.v" "CONTROL" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748247196812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:ID_REGFILE " "Elaborating entity \"regfile\" for hierarchy \"regfile:ID_REGFILE\"" {  } { { "TLS/cpu.v" "ID_REGFILE" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748247196812 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Final register file contents: regfile.v(46) " "Verilog HDL Display System Task info at regfile.v(46): Final register file contents:" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 46 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196815 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r0 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r0 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196815 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r1 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r1 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196815 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r2 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r2 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196815 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r3 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r3 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196815 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r4 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r4 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196815 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r5 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r5 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196815 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r6 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r6 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196815 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r7 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r7 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196815 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r8 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r8 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196815 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r9 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r9 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196815 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r10 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r10 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196815 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r11 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r11 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196815 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r12 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r12 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196815 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r13 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r13 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196815 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r14 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r14 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196815 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r15 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r15 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247196815 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex id_ex:ID_EX " "Elaborating entity \"id_ex\" for hierarchy \"id_ex:ID_EX\"" {  } { { "TLS/cpu.v" "ID_EX" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748247196816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard hazard:HAZARD_UNIT " "Elaborating entity \"hazard\" for hierarchy \"hazard:HAZARD_UNIT\"" {  } { { "TLS/cpu.v" "HAZARD_UNIT" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748247196818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forward forward:FORWARD_UNIT " "Elaborating entity \"forward\" for hierarchy \"forward:FORWARD_UNIT\"" {  } { { "TLS/cpu.v" "FORWARD_UNIT" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748247196819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU_I " "Elaborating entity \"alu\" for hierarchy \"alu:ALU_I\"" {  } { { "TLS/cpu.v" "ALU_I" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748247196819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem ex_mem:EX_MEM " "Elaborating entity \"ex_mem\" for hierarchy \"ex_mem:EX_MEM\"" {  } { { "TLS/cpu.v" "EX_MEM" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748247196821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:DMEM " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:DMEM\"" {  } { { "TLS/cpu.v" "DMEM" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748247196822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb mem_wb:MEM_WB " "Elaborating entity \"mem_wb\" for hierarchy \"mem_wb:MEM_WB\"" {  } { { "TLS/cpu.v" "MEM_WB" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748247196832 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1748247197195 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748247197243 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748247197442 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748247197442 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748247197511 "|cpu|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748247197511 "|cpu|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1748247197511 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748247197512 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748247197512 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748247197512 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748247197541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 26 18:13:17 2025 " "Processing ended: Mon May 26 18:13:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748247197541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748247197541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748247197541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247197541 ""}
