//method_1
module top_module (
	input a,
	input b,
	input sel,
	output out
);

	assign out = (sel & b) | (~sel & a);	// Mux expressed as AND and OR

endmodule


//method_2
module top_module( 
    input a, b, sel,
    output out ); 
    
    assign out = sel ? b:a;
    
endmodule
