result_verify: data_out[0]:0
result_verify: data_out[1]:0.0498047
result_verify: data_out[2]:0.0998535
result_verify: data_out[3]:0.149658
result_verify: data_out[4]:0.199707
result_verify: data_out[5]:0.249512
result_verify: data_out[6]:0.299561
result_verify: data_out[7]:0.349365
result_verify: data_out[8]:0.399414
result_verify: data_out[9]:0.449219
result_verify: data_out[10]:0.499268
result_verify: data_out[11]:0.549072
result_verify: data_out[12]:0.599121
result_verify: data_out[13]:0.648926
result_verify: data_out[14]:0.698975
result_verify: data_out[15]:0.748779
result_verify: data_out[16]:0.798828
result_verify: data_out[17]:0.848633
result_verify: data_out[18]:0.898682
result_verify: data_out[19]:0.948486
result_verify: data_out[20]:0.998535
result_verify: data_out[21]:1.04834
result_verify: data_out[22]:1.09839
result_verify: data_out[23]:1.14819
result_verify: data_out[24]:1.19824
result_verify: data_out[25]:1.24805
result_verify: data_out[26]:1.2981
result_verify: data_out[27]:1.3479
result_verify: data_out[28]:1.39795
result_verify: data_out[29]:1.44775
result_verify: data_out[30]:1.4978
result_verify: data_out[31]:1.54761
result_verify: data_out[32]:1.59766
result_verify: data_out[33]:1.64746
result_verify: data_out[34]:1.69751
result_verify: data_out[35]:1.74731
result_verify: data_out[36]:1.79736
result_verify: data_out[37]:1.84717
result_verify: data_out[38]:1.89722
result_verify: data_out[39]:1.94702
result_verify: data_out[40]:1.99707
result_verify: data_out[41]:2.04688
result_verify: data_out[42]:2.09692
result_verify: data_out[43]:2.14673
result_verify: data_out[44]:2.19678
result_verify: data_out[45]:2.24658
result_verify: data_out[46]:2.29663
result_verify: data_out[47]:2.34644
result_verify: data_out[48]:2.39648
result_verify: data_out[49]:2.44629

F:\vivado_projects\hls_4ML\axi_port_fixed_point\solution1\sim\verilog>set PATH= 

F:\vivado_projects\hls_4ML\axi_port_fixed_point\solution1\sim\verilog>call E:/Vivado/Vivado/2023.2/bin/xelab xil_defaultlib.apatb_mem_streaming_top glbl -Oenable_linking_all_libraries  -prj mem_streaming.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib "ieee_proposed=./ieee_proposed" -s mem_streaming  
Vivado Simulator v2023.2.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_mem_streaming_top glbl -Oenable_linking_all_libraries -prj mem_streaming.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s mem_streaming 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/AESL_axi_master_in_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_in_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/AESL_axi_master_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_mem_streaming_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_streaming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_streaming_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming_data_buf_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_streaming_data_buf_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_streaming_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming_in_r_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_streaming_in_r_m_axi
INFO: [VRFC 10-311] analyzing module mem_streaming_in_r_m_axi_load
INFO: [VRFC 10-311] analyzing module mem_streaming_in_r_m_axi_store
INFO: [VRFC 10-311] analyzing module mem_streaming_in_r_m_axi_read
INFO: [VRFC 10-311] analyzing module mem_streaming_in_r_m_axi_write
INFO: [VRFC 10-311] analyzing module mem_streaming_in_r_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module mem_streaming_in_r_m_axi_throttle
INFO: [VRFC 10-311] analyzing module mem_streaming_in_r_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module mem_streaming_in_r_m_axi_fifo
INFO: [VRFC 10-311] analyzing module mem_streaming_in_r_m_axi_srl
INFO: [VRFC 10-311] analyzing module mem_streaming_in_r_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming_mem_streaming_Pipeline_VITIS_LOOP_25_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_streaming_mem_streaming_Pipeline_VITIS_LOOP_25_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming_mem_streaming_Pipeline_VITIS_LOOP_40_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_streaming_mem_streaming_Pipeline_VITIS_LOOP_40_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming_mem_streaming_Pipeline_VITIS_LOOP_9_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_streaming_mem_streaming_Pipeline_VITIS_LOOP_9_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming_out_r_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_streaming_out_r_m_axi
INFO: [VRFC 10-311] analyzing module mem_streaming_out_r_m_axi_load
INFO: [VRFC 10-311] analyzing module mem_streaming_out_r_m_axi_store
INFO: [VRFC 10-311] analyzing module mem_streaming_out_r_m_axi_read
INFO: [VRFC 10-311] analyzing module mem_streaming_out_r_m_axi_write
INFO: [VRFC 10-311] analyzing module mem_streaming_out_r_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module mem_streaming_out_r_m_axi_throttle
INFO: [VRFC 10-311] analyzing module mem_streaming_out_r_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module mem_streaming_out_r_m_axi_fifo
INFO: [VRFC 10-311] analyzing module mem_streaming_out_r_m_axi_srl
INFO: [VRFC 10-311] analyzing module mem_streaming_out_r_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming_sparsemux_11_3_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_streaming_sparsemux_11_3_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.mem_streaming_data_buf_RAM_AUTO_...
Compiling module xil_defaultlib.mem_streaming_flow_control_loop_...
Compiling module xil_defaultlib.mem_streaming_mem_streaming_Pipe...
Compiling module xil_defaultlib.mem_streaming_sparsemux_11_3_16_...
Compiling module xil_defaultlib.mem_streaming_mem_streaming_Pipe...
Compiling module xil_defaultlib.mem_streaming_mem_streaming_Pipe...
Compiling module xil_defaultlib.mem_streaming_control_s_axi
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_srl(DAT...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_fifo(DA...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_mem(MEM...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_fifo(ME...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_srl(DAT...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_fifo(DA...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_srl(DAT...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_fifo(DA...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_store(N...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_mem(MEM...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_fifo(ME...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_load(NU...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_reg_sli...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_burst_c...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_srl(DAT...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_fifo(DA...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_reg_sli...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_srl(DAT...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_fifo(DA...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_srl(DAT...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_fifo(DA...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_throttl...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_reg_sli...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_write(C...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_reg_sli...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi_read(C_...
Compiling module xil_defaultlib.mem_streaming_in_r_m_axi(CONSERV...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_srl(DA...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_fifo(D...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_mem(ME...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_fifo(M...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_srl(DA...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_fifo(D...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_srl(DA...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_fifo(D...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_store(...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_mem(ME...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_fifo(M...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_load(N...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_reg_sl...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_burst_...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_srl(DA...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_fifo(D...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_reg_sl...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_srl(DA...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_fifo(D...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_srl(DA...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_fifo(D...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_thrott...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_reg_sl...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_write(...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_reg_sl...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi_read(C...
Compiling module xil_defaultlib.mem_streaming_out_r_m_axi(CONSER...
Compiling module xil_defaultlib.mem_streaming
Compiling module xil_defaultlib.AESL_axi_master_out_r
Compiling module xil_defaultlib.AESL_axi_master_in_r
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_mem_streaming_top
Compiling module work.glbl
Built simulation snapshot mem_streaming

****** xsim v2023.2.1 (64-bit)
  **** SW Build 4081461 on Thu Dec 14 12:24:51 MST 2023
  **** IP Build 4080415 on Thu Dec 14 21:01:57 MST 2023
  **** SharedData Build 4077621 on Mon Dec 11 00:23:44 MST 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/mem_streaming/xsim_script.tcl
# xsim {mem_streaming} -autoloadwcfg -tclbatch {mem_streaming.tcl}
Time resolution is 1 ps
source mem_streaming.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "1565000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1625 ns : File "F:/vivado_projects/hls_4ML/axi_port_fixed_point/solution1/sim/verilog/mem_streaming.autotb.v" Line 578
## quit
INFO: [Common 17-206] Exiting xsim at Mon May 27 19:22:41 2024...
result_verify: data_out[0]:0
result_verify: data_out[1]:0.0498047
result_verify: data_out[2]:0.0998535
result_verify: data_out[3]:0.149658
result_verify: data_out[4]:0.199707
result_verify: data_out[5]:0.249512
result_verify: data_out[6]:0.299561
result_verify: data_out[7]:0.349365
result_verify: data_out[8]:0.399414
result_verify: data_out[9]:0.449219
result_verify: data_out[10]:0.499268
result_verify: data_out[11]:0.549072
result_verify: data_out[12]:0.599121
result_verify: data_out[13]:0.648926
result_verify: data_out[14]:0.698975
result_verify: data_out[15]:0.748779
result_verify: data_out[16]:0.798828
result_verify: data_out[17]:0.848633
result_verify: data_out[18]:0.898682
result_verify: data_out[19]:0.948486
result_verify: data_out[20]:0.998535
result_verify: data_out[21]:1.04834
result_verify: data_out[22]:1.09839
result_verify: data_out[23]:1.14819
result_verify: data_out[24]:1.19824
result_verify: data_out[25]:1.24805
result_verify: data_out[26]:1.2981
result_verify: data_out[27]:1.3479
result_verify: data_out[28]:1.39795
result_verify: data_out[29]:1.44775
result_verify: data_out[30]:1.4978
result_verify: data_out[31]:1.54761
result_verify: data_out[32]:1.59766
result_verify: data_out[33]:1.64746
result_verify: data_out[34]:1.69751
result_verify: data_out[35]:1.74731
result_verify: data_out[36]:1.79736
result_verify: data_out[37]:1.84717
result_verify: data_out[38]:1.89722
result_verify: data_out[39]:1.94702
result_verify: data_out[40]:1.99707
result_verify: data_out[41]:2.04688
result_verify: data_out[42]:2.09692
result_verify: data_out[43]:2.14673
result_verify: data_out[44]:2.19678
result_verify: data_out[45]:2.24658
result_verify: data_out[46]:2.29663
result_verify: data_out[47]:2.34644
result_verify: data_out[48]:2.39648
result_verify: data_out[49]:2.44629
