
stm32f767zi_boot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e60  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000714  0800a060  0800a060  0001a060  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a774  0800a774  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a774  0800a774  0001a774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a77c  0800a77c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a77c  0800a77c  0001a77c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a780  0800a780  0001a780  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800a784  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000073c  200001e4  0800a968  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000920  0800a968  00020920  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000135da  00000000  00000000  00020212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000327f  00000000  00000000  000337ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ce8  00000000  00000000  00036a70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bb0  00000000  00000000  00037758  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a465  00000000  00000000  00038308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001193a  00000000  00000000  0006276d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fcbf9  00000000  00000000  000740a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00170ca0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000045f8  00000000  00000000  00170cf4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001e4 	.word	0x200001e4
 800021c:	00000000 	.word	0x00000000
 8000220:	0800a048 	.word	0x0800a048

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001e8 	.word	0x200001e8
 800023c:	0800a048 	.word	0x0800a048

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_drsub>:
 8000310:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000314:	e002      	b.n	800031c <__adddf3>
 8000316:	bf00      	nop

08000318 <__aeabi_dsub>:
 8000318:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800031c <__adddf3>:
 800031c:	b530      	push	{r4, r5, lr}
 800031e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000322:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000326:	ea94 0f05 	teq	r4, r5
 800032a:	bf08      	it	eq
 800032c:	ea90 0f02 	teqeq	r0, r2
 8000330:	bf1f      	itttt	ne
 8000332:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000336:	ea55 0c02 	orrsne.w	ip, r5, r2
 800033a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800033e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000342:	f000 80e2 	beq.w	800050a <__adddf3+0x1ee>
 8000346:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800034a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800034e:	bfb8      	it	lt
 8000350:	426d      	neglt	r5, r5
 8000352:	dd0c      	ble.n	800036e <__adddf3+0x52>
 8000354:	442c      	add	r4, r5
 8000356:	ea80 0202 	eor.w	r2, r0, r2
 800035a:	ea81 0303 	eor.w	r3, r1, r3
 800035e:	ea82 0000 	eor.w	r0, r2, r0
 8000362:	ea83 0101 	eor.w	r1, r3, r1
 8000366:	ea80 0202 	eor.w	r2, r0, r2
 800036a:	ea81 0303 	eor.w	r3, r1, r3
 800036e:	2d36      	cmp	r5, #54	; 0x36
 8000370:	bf88      	it	hi
 8000372:	bd30      	pophi	{r4, r5, pc}
 8000374:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000378:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800037c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000380:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000384:	d002      	beq.n	800038c <__adddf3+0x70>
 8000386:	4240      	negs	r0, r0
 8000388:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800038c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000390:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000394:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000398:	d002      	beq.n	80003a0 <__adddf3+0x84>
 800039a:	4252      	negs	r2, r2
 800039c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003a0:	ea94 0f05 	teq	r4, r5
 80003a4:	f000 80a7 	beq.w	80004f6 <__adddf3+0x1da>
 80003a8:	f1a4 0401 	sub.w	r4, r4, #1
 80003ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80003b0:	db0d      	blt.n	80003ce <__adddf3+0xb2>
 80003b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003b6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ba:	1880      	adds	r0, r0, r2
 80003bc:	f141 0100 	adc.w	r1, r1, #0
 80003c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003c4:	1880      	adds	r0, r0, r2
 80003c6:	fa43 f305 	asr.w	r3, r3, r5
 80003ca:	4159      	adcs	r1, r3
 80003cc:	e00e      	b.n	80003ec <__adddf3+0xd0>
 80003ce:	f1a5 0520 	sub.w	r5, r5, #32
 80003d2:	f10e 0e20 	add.w	lr, lr, #32
 80003d6:	2a01      	cmp	r2, #1
 80003d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003dc:	bf28      	it	cs
 80003de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003e2:	fa43 f305 	asr.w	r3, r3, r5
 80003e6:	18c0      	adds	r0, r0, r3
 80003e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003f0:	d507      	bpl.n	8000402 <__adddf3+0xe6>
 80003f2:	f04f 0e00 	mov.w	lr, #0
 80003f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000402:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000406:	d31b      	bcc.n	8000440 <__adddf3+0x124>
 8000408:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800040c:	d30c      	bcc.n	8000428 <__adddf3+0x10c>
 800040e:	0849      	lsrs	r1, r1, #1
 8000410:	ea5f 0030 	movs.w	r0, r0, rrx
 8000414:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000418:	f104 0401 	add.w	r4, r4, #1
 800041c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000420:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000424:	f080 809a 	bcs.w	800055c <__adddf3+0x240>
 8000428:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800042c:	bf08      	it	eq
 800042e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000432:	f150 0000 	adcs.w	r0, r0, #0
 8000436:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800043a:	ea41 0105 	orr.w	r1, r1, r5
 800043e:	bd30      	pop	{r4, r5, pc}
 8000440:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000444:	4140      	adcs	r0, r0
 8000446:	eb41 0101 	adc.w	r1, r1, r1
 800044a:	3c01      	subs	r4, #1
 800044c:	bf28      	it	cs
 800044e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000452:	d2e9      	bcs.n	8000428 <__adddf3+0x10c>
 8000454:	f091 0f00 	teq	r1, #0
 8000458:	bf04      	itt	eq
 800045a:	4601      	moveq	r1, r0
 800045c:	2000      	moveq	r0, #0
 800045e:	fab1 f381 	clz	r3, r1
 8000462:	bf08      	it	eq
 8000464:	3320      	addeq	r3, #32
 8000466:	f1a3 030b 	sub.w	r3, r3, #11
 800046a:	f1b3 0220 	subs.w	r2, r3, #32
 800046e:	da0c      	bge.n	800048a <__adddf3+0x16e>
 8000470:	320c      	adds	r2, #12
 8000472:	dd08      	ble.n	8000486 <__adddf3+0x16a>
 8000474:	f102 0c14 	add.w	ip, r2, #20
 8000478:	f1c2 020c 	rsb	r2, r2, #12
 800047c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000480:	fa21 f102 	lsr.w	r1, r1, r2
 8000484:	e00c      	b.n	80004a0 <__adddf3+0x184>
 8000486:	f102 0214 	add.w	r2, r2, #20
 800048a:	bfd8      	it	le
 800048c:	f1c2 0c20 	rsble	ip, r2, #32
 8000490:	fa01 f102 	lsl.w	r1, r1, r2
 8000494:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000498:	bfdc      	itt	le
 800049a:	ea41 010c 	orrle.w	r1, r1, ip
 800049e:	4090      	lslle	r0, r2
 80004a0:	1ae4      	subs	r4, r4, r3
 80004a2:	bfa2      	ittt	ge
 80004a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004a8:	4329      	orrge	r1, r5
 80004aa:	bd30      	popge	{r4, r5, pc}
 80004ac:	ea6f 0404 	mvn.w	r4, r4
 80004b0:	3c1f      	subs	r4, #31
 80004b2:	da1c      	bge.n	80004ee <__adddf3+0x1d2>
 80004b4:	340c      	adds	r4, #12
 80004b6:	dc0e      	bgt.n	80004d6 <__adddf3+0x1ba>
 80004b8:	f104 0414 	add.w	r4, r4, #20
 80004bc:	f1c4 0220 	rsb	r2, r4, #32
 80004c0:	fa20 f004 	lsr.w	r0, r0, r4
 80004c4:	fa01 f302 	lsl.w	r3, r1, r2
 80004c8:	ea40 0003 	orr.w	r0, r0, r3
 80004cc:	fa21 f304 	lsr.w	r3, r1, r4
 80004d0:	ea45 0103 	orr.w	r1, r5, r3
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f1c4 040c 	rsb	r4, r4, #12
 80004da:	f1c4 0220 	rsb	r2, r4, #32
 80004de:	fa20 f002 	lsr.w	r0, r0, r2
 80004e2:	fa01 f304 	lsl.w	r3, r1, r4
 80004e6:	ea40 0003 	orr.w	r0, r0, r3
 80004ea:	4629      	mov	r1, r5
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	fa21 f004 	lsr.w	r0, r1, r4
 80004f2:	4629      	mov	r1, r5
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	f094 0f00 	teq	r4, #0
 80004fa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004fe:	bf06      	itte	eq
 8000500:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000504:	3401      	addeq	r4, #1
 8000506:	3d01      	subne	r5, #1
 8000508:	e74e      	b.n	80003a8 <__adddf3+0x8c>
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf18      	it	ne
 8000510:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000514:	d029      	beq.n	800056a <__adddf3+0x24e>
 8000516:	ea94 0f05 	teq	r4, r5
 800051a:	bf08      	it	eq
 800051c:	ea90 0f02 	teqeq	r0, r2
 8000520:	d005      	beq.n	800052e <__adddf3+0x212>
 8000522:	ea54 0c00 	orrs.w	ip, r4, r0
 8000526:	bf04      	itt	eq
 8000528:	4619      	moveq	r1, r3
 800052a:	4610      	moveq	r0, r2
 800052c:	bd30      	pop	{r4, r5, pc}
 800052e:	ea91 0f03 	teq	r1, r3
 8000532:	bf1e      	ittt	ne
 8000534:	2100      	movne	r1, #0
 8000536:	2000      	movne	r0, #0
 8000538:	bd30      	popne	{r4, r5, pc}
 800053a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800053e:	d105      	bne.n	800054c <__adddf3+0x230>
 8000540:	0040      	lsls	r0, r0, #1
 8000542:	4149      	adcs	r1, r1
 8000544:	bf28      	it	cs
 8000546:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000550:	bf3c      	itt	cc
 8000552:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000556:	bd30      	popcc	{r4, r5, pc}
 8000558:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800055c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000560:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000564:	f04f 0000 	mov.w	r0, #0
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800056e:	bf1a      	itte	ne
 8000570:	4619      	movne	r1, r3
 8000572:	4610      	movne	r0, r2
 8000574:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000578:	bf1c      	itt	ne
 800057a:	460b      	movne	r3, r1
 800057c:	4602      	movne	r2, r0
 800057e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000582:	bf06      	itte	eq
 8000584:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000588:	ea91 0f03 	teqeq	r1, r3
 800058c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000590:	bd30      	pop	{r4, r5, pc}
 8000592:	bf00      	nop

08000594 <__aeabi_ui2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f04f 0500 	mov.w	r5, #0
 80005ac:	f04f 0100 	mov.w	r1, #0
 80005b0:	e750      	b.n	8000454 <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_i2d>:
 80005b4:	f090 0f00 	teq	r0, #0
 80005b8:	bf04      	itt	eq
 80005ba:	2100      	moveq	r1, #0
 80005bc:	4770      	bxeq	lr
 80005be:	b530      	push	{r4, r5, lr}
 80005c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005c8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005cc:	bf48      	it	mi
 80005ce:	4240      	negmi	r0, r0
 80005d0:	f04f 0100 	mov.w	r1, #0
 80005d4:	e73e      	b.n	8000454 <__adddf3+0x138>
 80005d6:	bf00      	nop

080005d8 <__aeabi_f2d>:
 80005d8:	0042      	lsls	r2, r0, #1
 80005da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005de:	ea4f 0131 	mov.w	r1, r1, rrx
 80005e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005e6:	bf1f      	itttt	ne
 80005e8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005f0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005f4:	4770      	bxne	lr
 80005f6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005fa:	bf08      	it	eq
 80005fc:	4770      	bxeq	lr
 80005fe:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000602:	bf04      	itt	eq
 8000604:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000608:	4770      	bxeq	lr
 800060a:	b530      	push	{r4, r5, lr}
 800060c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000610:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000614:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000618:	e71c      	b.n	8000454 <__adddf3+0x138>
 800061a:	bf00      	nop

0800061c <__aeabi_ul2d>:
 800061c:	ea50 0201 	orrs.w	r2, r0, r1
 8000620:	bf08      	it	eq
 8000622:	4770      	bxeq	lr
 8000624:	b530      	push	{r4, r5, lr}
 8000626:	f04f 0500 	mov.w	r5, #0
 800062a:	e00a      	b.n	8000642 <__aeabi_l2d+0x16>

0800062c <__aeabi_l2d>:
 800062c:	ea50 0201 	orrs.w	r2, r0, r1
 8000630:	bf08      	it	eq
 8000632:	4770      	bxeq	lr
 8000634:	b530      	push	{r4, r5, lr}
 8000636:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800063a:	d502      	bpl.n	8000642 <__aeabi_l2d+0x16>
 800063c:	4240      	negs	r0, r0
 800063e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000642:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000646:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800064a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800064e:	f43f aed8 	beq.w	8000402 <__adddf3+0xe6>
 8000652:	f04f 0203 	mov.w	r2, #3
 8000656:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800065a:	bf18      	it	ne
 800065c:	3203      	addne	r2, #3
 800065e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000662:	bf18      	it	ne
 8000664:	3203      	addne	r2, #3
 8000666:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800066a:	f1c2 0320 	rsb	r3, r2, #32
 800066e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000672:	fa20 f002 	lsr.w	r0, r0, r2
 8000676:	fa01 fe03 	lsl.w	lr, r1, r3
 800067a:	ea40 000e 	orr.w	r0, r0, lr
 800067e:	fa21 f102 	lsr.w	r1, r1, r2
 8000682:	4414      	add	r4, r2
 8000684:	e6bd      	b.n	8000402 <__adddf3+0xe6>
 8000686:	bf00      	nop

08000688 <__aeabi_uldivmod>:
 8000688:	b953      	cbnz	r3, 80006a0 <__aeabi_uldivmod+0x18>
 800068a:	b94a      	cbnz	r2, 80006a0 <__aeabi_uldivmod+0x18>
 800068c:	2900      	cmp	r1, #0
 800068e:	bf08      	it	eq
 8000690:	2800      	cmpeq	r0, #0
 8000692:	bf1c      	itt	ne
 8000694:	f04f 31ff 	movne.w	r1, #4294967295
 8000698:	f04f 30ff 	movne.w	r0, #4294967295
 800069c:	f000 b9a6 	b.w	80009ec <__aeabi_idiv0>
 80006a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80006a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006a8:	f000 f83e 	bl	8000728 <__udivmoddi4>
 80006ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006b4:	b004      	add	sp, #16
 80006b6:	4770      	bx	lr

080006b8 <__aeabi_d2lz>:
 80006b8:	b508      	push	{r3, lr}
 80006ba:	4602      	mov	r2, r0
 80006bc:	460b      	mov	r3, r1
 80006be:	ec43 2b17 	vmov	d7, r2, r3
 80006c2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006ca:	d403      	bmi.n	80006d4 <__aeabi_d2lz+0x1c>
 80006cc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006d0:	f000 b80a 	b.w	80006e8 <__aeabi_d2ulz>
 80006d4:	eeb1 7b47 	vneg.f64	d7, d7
 80006d8:	ec51 0b17 	vmov	r0, r1, d7
 80006dc:	f000 f804 	bl	80006e8 <__aeabi_d2ulz>
 80006e0:	4240      	negs	r0, r0
 80006e2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e6:	bd08      	pop	{r3, pc}

080006e8 <__aeabi_d2ulz>:
 80006e8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 8000718 <__aeabi_d2ulz+0x30>
 80006ec:	ec41 0b17 	vmov	d7, r0, r1
 80006f0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000720 <__aeabi_d2ulz+0x38>
 80006f4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006f8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006fc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000700:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000704:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000708:	ee16 1a10 	vmov	r1, s12
 800070c:	ee17 0a90 	vmov	r0, s15
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop
 8000714:	f3af 8000 	nop.w
 8000718:	00000000 	.word	0x00000000
 800071c:	3df00000 	.word	0x3df00000
 8000720:	00000000 	.word	0x00000000
 8000724:	41f00000 	.word	0x41f00000

08000728 <__udivmoddi4>:
 8000728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800072c:	9d08      	ldr	r5, [sp, #32]
 800072e:	4604      	mov	r4, r0
 8000730:	468c      	mov	ip, r1
 8000732:	2b00      	cmp	r3, #0
 8000734:	f040 8083 	bne.w	800083e <__udivmoddi4+0x116>
 8000738:	428a      	cmp	r2, r1
 800073a:	4617      	mov	r7, r2
 800073c:	d947      	bls.n	80007ce <__udivmoddi4+0xa6>
 800073e:	fab2 f282 	clz	r2, r2
 8000742:	b142      	cbz	r2, 8000756 <__udivmoddi4+0x2e>
 8000744:	f1c2 0020 	rsb	r0, r2, #32
 8000748:	fa24 f000 	lsr.w	r0, r4, r0
 800074c:	4091      	lsls	r1, r2
 800074e:	4097      	lsls	r7, r2
 8000750:	ea40 0c01 	orr.w	ip, r0, r1
 8000754:	4094      	lsls	r4, r2
 8000756:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800075a:	0c23      	lsrs	r3, r4, #16
 800075c:	fbbc f6f8 	udiv	r6, ip, r8
 8000760:	fa1f fe87 	uxth.w	lr, r7
 8000764:	fb08 c116 	mls	r1, r8, r6, ip
 8000768:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800076c:	fb06 f10e 	mul.w	r1, r6, lr
 8000770:	4299      	cmp	r1, r3
 8000772:	d909      	bls.n	8000788 <__udivmoddi4+0x60>
 8000774:	18fb      	adds	r3, r7, r3
 8000776:	f106 30ff 	add.w	r0, r6, #4294967295
 800077a:	f080 8119 	bcs.w	80009b0 <__udivmoddi4+0x288>
 800077e:	4299      	cmp	r1, r3
 8000780:	f240 8116 	bls.w	80009b0 <__udivmoddi4+0x288>
 8000784:	3e02      	subs	r6, #2
 8000786:	443b      	add	r3, r7
 8000788:	1a5b      	subs	r3, r3, r1
 800078a:	b2a4      	uxth	r4, r4
 800078c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000790:	fb08 3310 	mls	r3, r8, r0, r3
 8000794:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000798:	fb00 fe0e 	mul.w	lr, r0, lr
 800079c:	45a6      	cmp	lr, r4
 800079e:	d909      	bls.n	80007b4 <__udivmoddi4+0x8c>
 80007a0:	193c      	adds	r4, r7, r4
 80007a2:	f100 33ff 	add.w	r3, r0, #4294967295
 80007a6:	f080 8105 	bcs.w	80009b4 <__udivmoddi4+0x28c>
 80007aa:	45a6      	cmp	lr, r4
 80007ac:	f240 8102 	bls.w	80009b4 <__udivmoddi4+0x28c>
 80007b0:	3802      	subs	r0, #2
 80007b2:	443c      	add	r4, r7
 80007b4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80007b8:	eba4 040e 	sub.w	r4, r4, lr
 80007bc:	2600      	movs	r6, #0
 80007be:	b11d      	cbz	r5, 80007c8 <__udivmoddi4+0xa0>
 80007c0:	40d4      	lsrs	r4, r2
 80007c2:	2300      	movs	r3, #0
 80007c4:	e9c5 4300 	strd	r4, r3, [r5]
 80007c8:	4631      	mov	r1, r6
 80007ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ce:	b902      	cbnz	r2, 80007d2 <__udivmoddi4+0xaa>
 80007d0:	deff      	udf	#255	; 0xff
 80007d2:	fab2 f282 	clz	r2, r2
 80007d6:	2a00      	cmp	r2, #0
 80007d8:	d150      	bne.n	800087c <__udivmoddi4+0x154>
 80007da:	1bcb      	subs	r3, r1, r7
 80007dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007e0:	fa1f f887 	uxth.w	r8, r7
 80007e4:	2601      	movs	r6, #1
 80007e6:	fbb3 fcfe 	udiv	ip, r3, lr
 80007ea:	0c21      	lsrs	r1, r4, #16
 80007ec:	fb0e 331c 	mls	r3, lr, ip, r3
 80007f0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80007f4:	fb08 f30c 	mul.w	r3, r8, ip
 80007f8:	428b      	cmp	r3, r1
 80007fa:	d907      	bls.n	800080c <__udivmoddi4+0xe4>
 80007fc:	1879      	adds	r1, r7, r1
 80007fe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000802:	d202      	bcs.n	800080a <__udivmoddi4+0xe2>
 8000804:	428b      	cmp	r3, r1
 8000806:	f200 80e9 	bhi.w	80009dc <__udivmoddi4+0x2b4>
 800080a:	4684      	mov	ip, r0
 800080c:	1ac9      	subs	r1, r1, r3
 800080e:	b2a3      	uxth	r3, r4
 8000810:	fbb1 f0fe 	udiv	r0, r1, lr
 8000814:	fb0e 1110 	mls	r1, lr, r0, r1
 8000818:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800081c:	fb08 f800 	mul.w	r8, r8, r0
 8000820:	45a0      	cmp	r8, r4
 8000822:	d907      	bls.n	8000834 <__udivmoddi4+0x10c>
 8000824:	193c      	adds	r4, r7, r4
 8000826:	f100 33ff 	add.w	r3, r0, #4294967295
 800082a:	d202      	bcs.n	8000832 <__udivmoddi4+0x10a>
 800082c:	45a0      	cmp	r8, r4
 800082e:	f200 80d9 	bhi.w	80009e4 <__udivmoddi4+0x2bc>
 8000832:	4618      	mov	r0, r3
 8000834:	eba4 0408 	sub.w	r4, r4, r8
 8000838:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800083c:	e7bf      	b.n	80007be <__udivmoddi4+0x96>
 800083e:	428b      	cmp	r3, r1
 8000840:	d909      	bls.n	8000856 <__udivmoddi4+0x12e>
 8000842:	2d00      	cmp	r5, #0
 8000844:	f000 80b1 	beq.w	80009aa <__udivmoddi4+0x282>
 8000848:	2600      	movs	r6, #0
 800084a:	e9c5 0100 	strd	r0, r1, [r5]
 800084e:	4630      	mov	r0, r6
 8000850:	4631      	mov	r1, r6
 8000852:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000856:	fab3 f683 	clz	r6, r3
 800085a:	2e00      	cmp	r6, #0
 800085c:	d14a      	bne.n	80008f4 <__udivmoddi4+0x1cc>
 800085e:	428b      	cmp	r3, r1
 8000860:	d302      	bcc.n	8000868 <__udivmoddi4+0x140>
 8000862:	4282      	cmp	r2, r0
 8000864:	f200 80b8 	bhi.w	80009d8 <__udivmoddi4+0x2b0>
 8000868:	1a84      	subs	r4, r0, r2
 800086a:	eb61 0103 	sbc.w	r1, r1, r3
 800086e:	2001      	movs	r0, #1
 8000870:	468c      	mov	ip, r1
 8000872:	2d00      	cmp	r5, #0
 8000874:	d0a8      	beq.n	80007c8 <__udivmoddi4+0xa0>
 8000876:	e9c5 4c00 	strd	r4, ip, [r5]
 800087a:	e7a5      	b.n	80007c8 <__udivmoddi4+0xa0>
 800087c:	f1c2 0320 	rsb	r3, r2, #32
 8000880:	fa20 f603 	lsr.w	r6, r0, r3
 8000884:	4097      	lsls	r7, r2
 8000886:	fa01 f002 	lsl.w	r0, r1, r2
 800088a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800088e:	40d9      	lsrs	r1, r3
 8000890:	4330      	orrs	r0, r6
 8000892:	0c03      	lsrs	r3, r0, #16
 8000894:	fbb1 f6fe 	udiv	r6, r1, lr
 8000898:	fa1f f887 	uxth.w	r8, r7
 800089c:	fb0e 1116 	mls	r1, lr, r6, r1
 80008a0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80008a4:	fb06 f108 	mul.w	r1, r6, r8
 80008a8:	4299      	cmp	r1, r3
 80008aa:	fa04 f402 	lsl.w	r4, r4, r2
 80008ae:	d909      	bls.n	80008c4 <__udivmoddi4+0x19c>
 80008b0:	18fb      	adds	r3, r7, r3
 80008b2:	f106 3cff 	add.w	ip, r6, #4294967295
 80008b6:	f080 808d 	bcs.w	80009d4 <__udivmoddi4+0x2ac>
 80008ba:	4299      	cmp	r1, r3
 80008bc:	f240 808a 	bls.w	80009d4 <__udivmoddi4+0x2ac>
 80008c0:	3e02      	subs	r6, #2
 80008c2:	443b      	add	r3, r7
 80008c4:	1a5b      	subs	r3, r3, r1
 80008c6:	b281      	uxth	r1, r0
 80008c8:	fbb3 f0fe 	udiv	r0, r3, lr
 80008cc:	fb0e 3310 	mls	r3, lr, r0, r3
 80008d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008d4:	fb00 f308 	mul.w	r3, r0, r8
 80008d8:	428b      	cmp	r3, r1
 80008da:	d907      	bls.n	80008ec <__udivmoddi4+0x1c4>
 80008dc:	1879      	adds	r1, r7, r1
 80008de:	f100 3cff 	add.w	ip, r0, #4294967295
 80008e2:	d273      	bcs.n	80009cc <__udivmoddi4+0x2a4>
 80008e4:	428b      	cmp	r3, r1
 80008e6:	d971      	bls.n	80009cc <__udivmoddi4+0x2a4>
 80008e8:	3802      	subs	r0, #2
 80008ea:	4439      	add	r1, r7
 80008ec:	1acb      	subs	r3, r1, r3
 80008ee:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80008f2:	e778      	b.n	80007e6 <__udivmoddi4+0xbe>
 80008f4:	f1c6 0c20 	rsb	ip, r6, #32
 80008f8:	fa03 f406 	lsl.w	r4, r3, r6
 80008fc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000900:	431c      	orrs	r4, r3
 8000902:	fa20 f70c 	lsr.w	r7, r0, ip
 8000906:	fa01 f306 	lsl.w	r3, r1, r6
 800090a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800090e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000912:	431f      	orrs	r7, r3
 8000914:	0c3b      	lsrs	r3, r7, #16
 8000916:	fbb1 f9fe 	udiv	r9, r1, lr
 800091a:	fa1f f884 	uxth.w	r8, r4
 800091e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000922:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000926:	fb09 fa08 	mul.w	sl, r9, r8
 800092a:	458a      	cmp	sl, r1
 800092c:	fa02 f206 	lsl.w	r2, r2, r6
 8000930:	fa00 f306 	lsl.w	r3, r0, r6
 8000934:	d908      	bls.n	8000948 <__udivmoddi4+0x220>
 8000936:	1861      	adds	r1, r4, r1
 8000938:	f109 30ff 	add.w	r0, r9, #4294967295
 800093c:	d248      	bcs.n	80009d0 <__udivmoddi4+0x2a8>
 800093e:	458a      	cmp	sl, r1
 8000940:	d946      	bls.n	80009d0 <__udivmoddi4+0x2a8>
 8000942:	f1a9 0902 	sub.w	r9, r9, #2
 8000946:	4421      	add	r1, r4
 8000948:	eba1 010a 	sub.w	r1, r1, sl
 800094c:	b2bf      	uxth	r7, r7
 800094e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000952:	fb0e 1110 	mls	r1, lr, r0, r1
 8000956:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800095a:	fb00 f808 	mul.w	r8, r0, r8
 800095e:	45b8      	cmp	r8, r7
 8000960:	d907      	bls.n	8000972 <__udivmoddi4+0x24a>
 8000962:	19e7      	adds	r7, r4, r7
 8000964:	f100 31ff 	add.w	r1, r0, #4294967295
 8000968:	d22e      	bcs.n	80009c8 <__udivmoddi4+0x2a0>
 800096a:	45b8      	cmp	r8, r7
 800096c:	d92c      	bls.n	80009c8 <__udivmoddi4+0x2a0>
 800096e:	3802      	subs	r0, #2
 8000970:	4427      	add	r7, r4
 8000972:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000976:	eba7 0708 	sub.w	r7, r7, r8
 800097a:	fba0 8902 	umull	r8, r9, r0, r2
 800097e:	454f      	cmp	r7, r9
 8000980:	46c6      	mov	lr, r8
 8000982:	4649      	mov	r1, r9
 8000984:	d31a      	bcc.n	80009bc <__udivmoddi4+0x294>
 8000986:	d017      	beq.n	80009b8 <__udivmoddi4+0x290>
 8000988:	b15d      	cbz	r5, 80009a2 <__udivmoddi4+0x27a>
 800098a:	ebb3 020e 	subs.w	r2, r3, lr
 800098e:	eb67 0701 	sbc.w	r7, r7, r1
 8000992:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000996:	40f2      	lsrs	r2, r6
 8000998:	ea4c 0202 	orr.w	r2, ip, r2
 800099c:	40f7      	lsrs	r7, r6
 800099e:	e9c5 2700 	strd	r2, r7, [r5]
 80009a2:	2600      	movs	r6, #0
 80009a4:	4631      	mov	r1, r6
 80009a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009aa:	462e      	mov	r6, r5
 80009ac:	4628      	mov	r0, r5
 80009ae:	e70b      	b.n	80007c8 <__udivmoddi4+0xa0>
 80009b0:	4606      	mov	r6, r0
 80009b2:	e6e9      	b.n	8000788 <__udivmoddi4+0x60>
 80009b4:	4618      	mov	r0, r3
 80009b6:	e6fd      	b.n	80007b4 <__udivmoddi4+0x8c>
 80009b8:	4543      	cmp	r3, r8
 80009ba:	d2e5      	bcs.n	8000988 <__udivmoddi4+0x260>
 80009bc:	ebb8 0e02 	subs.w	lr, r8, r2
 80009c0:	eb69 0104 	sbc.w	r1, r9, r4
 80009c4:	3801      	subs	r0, #1
 80009c6:	e7df      	b.n	8000988 <__udivmoddi4+0x260>
 80009c8:	4608      	mov	r0, r1
 80009ca:	e7d2      	b.n	8000972 <__udivmoddi4+0x24a>
 80009cc:	4660      	mov	r0, ip
 80009ce:	e78d      	b.n	80008ec <__udivmoddi4+0x1c4>
 80009d0:	4681      	mov	r9, r0
 80009d2:	e7b9      	b.n	8000948 <__udivmoddi4+0x220>
 80009d4:	4666      	mov	r6, ip
 80009d6:	e775      	b.n	80008c4 <__udivmoddi4+0x19c>
 80009d8:	4630      	mov	r0, r6
 80009da:	e74a      	b.n	8000872 <__udivmoddi4+0x14a>
 80009dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80009e0:	4439      	add	r1, r7
 80009e2:	e713      	b.n	800080c <__udivmoddi4+0xe4>
 80009e4:	3802      	subs	r0, #2
 80009e6:	443c      	add	r4, r7
 80009e8:	e724      	b.n	8000834 <__udivmoddi4+0x10c>
 80009ea:	bf00      	nop

080009ec <__aeabi_idiv0>:
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009f0:	b480      	push	{r7}
 80009f2:	b083      	sub	sp, #12
 80009f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80009f6:	4b0f      	ldr	r3, [pc, #60]	; (8000a34 <HAL_MspInit+0x44>)
 80009f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009fa:	4a0e      	ldr	r2, [pc, #56]	; (8000a34 <HAL_MspInit+0x44>)
 80009fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a00:	6413      	str	r3, [r2, #64]	; 0x40
 8000a02:	4b0c      	ldr	r3, [pc, #48]	; (8000a34 <HAL_MspInit+0x44>)
 8000a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a0a:	607b      	str	r3, [r7, #4]
 8000a0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a0e:	4b09      	ldr	r3, [pc, #36]	; (8000a34 <HAL_MspInit+0x44>)
 8000a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a12:	4a08      	ldr	r2, [pc, #32]	; (8000a34 <HAL_MspInit+0x44>)
 8000a14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a18:	6453      	str	r3, [r2, #68]	; 0x44
 8000a1a:	4b06      	ldr	r3, [pc, #24]	; (8000a34 <HAL_MspInit+0x44>)
 8000a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a22:	603b      	str	r3, [r7, #0]
 8000a24:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a26:	bf00      	nop
 8000a28:	370c      	adds	r7, #12
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	40023800 	.word	0x40023800

08000a38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a3c:	e7fe      	b.n	8000a3c <NMI_Handler+0x4>

08000a3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a3e:	b480      	push	{r7}
 8000a40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a42:	e7fe      	b.n	8000a42 <HardFault_Handler+0x4>

08000a44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a48:	e7fe      	b.n	8000a48 <MemManage_Handler+0x4>

08000a4a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a4a:	b480      	push	{r7}
 8000a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a4e:	e7fe      	b.n	8000a4e <BusFault_Handler+0x4>

08000a50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a54:	e7fe      	b.n	8000a54 <UsageFault_Handler+0x4>

08000a56 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a56:	b480      	push	{r7}
 8000a58:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a5a:	bf00      	nop
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a62:	4770      	bx	lr

08000a64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a68:	bf00      	nop
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr

08000a72 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a72:	b480      	push	{r7}
 8000a74:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a76:	bf00      	nop
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr

08000a80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a84:	f002 fa52 	bl	8002f2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a88:	bf00      	nop
 8000a8a:	bd80      	pop	{r7, pc}

08000a8c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8000a90:	4802      	ldr	r0, [pc, #8]	; (8000a9c <DMA1_Stream1_IRQHandler+0x10>)
 8000a92:	f002 fdad 	bl	80035f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8000a96:	bf00      	nop
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	20000890 	.word	0x20000890

08000aa0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000aa4:	4802      	ldr	r0, [pc, #8]	; (8000ab0 <USART3_IRQHandler+0x10>)
 8000aa6:	f005 f8f7 	bl	8005c98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000aaa:	bf00      	nop
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	2000080c 	.word	0x2000080c

08000ab4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ab8:	4b06      	ldr	r3, [pc, #24]	; (8000ad4 <SystemInit+0x20>)
 8000aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000abe:	4a05      	ldr	r2, [pc, #20]	; (8000ad4 <SystemInit+0x20>)
 8000ac0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ac4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ac8:	bf00      	nop
 8000aca:	46bd      	mov	sp, r7
 8000acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop
 8000ad4:	e000ed00 	.word	0xe000ed00

08000ad8 <cliInit>:
void cliShowList(cli_args_t *args);
void cliMemoryDump(cli_args_t *args);


bool cliInit(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	af00      	add	r7, sp, #0
  cli_node.is_open = false;
 8000adc:	4b1d      	ldr	r3, [pc, #116]	; (8000b54 <cliInit+0x7c>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	721a      	strb	r2, [r3, #8]
  cli_node.is_log  = false;
 8000ae2:	4b1c      	ldr	r3, [pc, #112]	; (8000b54 <cliInit+0x7c>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	725a      	strb	r2, [r3, #9]
  cli_node.state   = CLI_RX_IDLE;
 8000ae8:	4b1a      	ldr	r3, [pc, #104]	; (8000b54 <cliInit+0x7c>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	741a      	strb	r2, [r3, #16]

  cli_node.hist_line_i     = 0;
 8000aee:	4b19      	ldr	r3, [pc, #100]	; (8000b54 <cliInit+0x7c>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
  cli_node.hist_line_last  = 0;
 8000af6:	4b17      	ldr	r3, [pc, #92]	; (8000b54 <cliInit+0x7c>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	f883 2196 	strb.w	r2, [r3, #406]	; 0x196
  cli_node.hist_line_count = 0;
 8000afe:	4b15      	ldr	r3, [pc, #84]	; (8000b54 <cliInit+0x7c>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	f883 2197 	strb.w	r2, [r3, #407]	; 0x197
  cli_node.hist_line_new   = false;
 8000b06:	4b13      	ldr	r3, [pc, #76]	; (8000b54 <cliInit+0x7c>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194

  cli_node.cmd_args.getData  = cliArgsGetData;
 8000b0e:	4b11      	ldr	r3, [pc, #68]	; (8000b54 <cliInit+0x7c>)
 8000b10:	4a11      	ldr	r2, [pc, #68]	; (8000b58 <cliInit+0x80>)
 8000b12:	f8c3 2434 	str.w	r2, [r3, #1076]	; 0x434
  cli_node.cmd_args.getFloat = cliArgsGetFloat;
 8000b16:	4b0f      	ldr	r3, [pc, #60]	; (8000b54 <cliInit+0x7c>)
 8000b18:	4a10      	ldr	r2, [pc, #64]	; (8000b5c <cliInit+0x84>)
 8000b1a:	f8c3 2438 	str.w	r2, [r3, #1080]	; 0x438
  cli_node.cmd_args.getStr   = cliArgsGetStr;
 8000b1e:	4b0d      	ldr	r3, [pc, #52]	; (8000b54 <cliInit+0x7c>)
 8000b20:	4a0f      	ldr	r2, [pc, #60]	; (8000b60 <cliInit+0x88>)
 8000b22:	f8c3 243c 	str.w	r2, [r3, #1084]	; 0x43c
  cli_node.cmd_args.isStr    = cliArgsIsStr;
 8000b26:	4b0b      	ldr	r3, [pc, #44]	; (8000b54 <cliInit+0x7c>)
 8000b28:	4a0e      	ldr	r2, [pc, #56]	; (8000b64 <cliInit+0x8c>)
 8000b2a:	f8c3 2440 	str.w	r2, [r3, #1088]	; 0x440

  cliLineClean(&cli_node);
 8000b2e:	4809      	ldr	r0, [pc, #36]	; (8000b54 <cliInit+0x7c>)
 8000b30:	f000 fad8 	bl	80010e4 <cliLineClean>


  cliAdd("help", cliShowList);
 8000b34:	490c      	ldr	r1, [pc, #48]	; (8000b68 <cliInit+0x90>)
 8000b36:	480d      	ldr	r0, [pc, #52]	; (8000b6c <cliInit+0x94>)
 8000b38:	f000 fd58 	bl	80015ec <cliAdd>
  cliAdd("md"  , cliMemoryDump);
 8000b3c:	490c      	ldr	r1, [pc, #48]	; (8000b70 <cliInit+0x98>)
 8000b3e:	480d      	ldr	r0, [pc, #52]	; (8000b74 <cliInit+0x9c>)
 8000b40:	f000 fd54 	bl	80015ec <cliAdd>
//  cliAdd("down", cliYmodem);
  cliOpen(2,115200);
 8000b44:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000b48:	2002      	movs	r0, #2
 8000b4a:	f000 f815 	bl	8000b78 <cliOpen>

  return true;
 8000b4e:	2301      	movs	r3, #1
}
 8000b50:	4618      	mov	r0, r3
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	20000390 	.word	0x20000390
 8000b58:	080014a9 	.word	0x080014a9
 8000b5c:	080014f9 	.word	0x080014f9
 8000b60:	08001551 	.word	0x08001551
 8000b64:	08001599 	.word	0x08001599
 8000b68:	08001681 	.word	0x08001681
 8000b6c:	0800a060 	.word	0x0800a060
 8000b70:	080016f1 	.word	0x080016f1
 8000b74:	0800a068 	.word	0x0800a068

08000b78 <cliOpen>:

bool cliOpen(uint8_t ch, uint32_t baud)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b083      	sub	sp, #12
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	4603      	mov	r3, r0
 8000b80:	6039      	str	r1, [r7, #0]
 8000b82:	71fb      	strb	r3, [r7, #7]
  cli_node.ch = ch;
 8000b84:	4a08      	ldr	r2, [pc, #32]	; (8000ba8 <cliOpen+0x30>)
 8000b86:	79fb      	ldrb	r3, [r7, #7]
 8000b88:	7013      	strb	r3, [r2, #0]
  cli_node.baud = baud;
 8000b8a:	4a07      	ldr	r2, [pc, #28]	; (8000ba8 <cliOpen+0x30>)
 8000b8c:	683b      	ldr	r3, [r7, #0]
 8000b8e:	6053      	str	r3, [r2, #4]

  //cli_node.is_open = uartOpen(ch, baud);
  cli_node.is_open = 1;
 8000b90:	4b05      	ldr	r3, [pc, #20]	; (8000ba8 <cliOpen+0x30>)
 8000b92:	2201      	movs	r2, #1
 8000b94:	721a      	strb	r2, [r3, #8]
  return cli_node.is_open;
 8000b96:	4b04      	ldr	r3, [pc, #16]	; (8000ba8 <cliOpen+0x30>)
 8000b98:	7a1b      	ldrb	r3, [r3, #8]
}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	370c      	adds	r7, #12
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop
 8000ba8:	20000390 	.word	0x20000390

08000bac <cliShowPrompt>:
    uartPrintf(p_cli->log_ch, "\n");
  }
}
*/
void cliShowPrompt(cli_t *p_cli)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b082      	sub	sp, #8
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  uartPrintf(p_cli->ch, "\n\r");
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	4906      	ldr	r1, [pc, #24]	; (8000bd4 <cliShowPrompt+0x28>)
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f001 fc40 	bl	8002440 <uartPrintf>
  uartPrintf(p_cli->ch, CLI_PROMPT_STR);
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	4904      	ldr	r1, [pc, #16]	; (8000bd8 <cliShowPrompt+0x2c>)
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f001 fc3a 	bl	8002440 <uartPrintf>

}
 8000bcc:	bf00      	nop
 8000bce:	3708      	adds	r7, #8
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	0800a06c 	.word	0x0800a06c
 8000bd8:	0800a070 	.word	0x0800a070

08000bdc <cliMain>:

bool cliMain(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  if (cli_node.is_open != true)
 8000be0:	4b0d      	ldr	r3, [pc, #52]	; (8000c18 <cliMain+0x3c>)
 8000be2:	7a1b      	ldrb	r3, [r3, #8]
 8000be4:	f083 0301 	eor.w	r3, r3, #1
 8000be8:	b2db      	uxtb	r3, r3
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <cliMain+0x16>
  {
    return false;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	e010      	b.n	8000c14 <cliMain+0x38>
  }

  if (uartAvailable(2) > 0)
 8000bf2:	2002      	movs	r0, #2
 8000bf4:	f001 fbae 	bl	8002354 <uartAvailable>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d009      	beq.n	8000c12 <cliMain+0x36>
  {
    cliUpdate(&cli_node, uartRead(cli_node.ch));
 8000bfe:	4b06      	ldr	r3, [pc, #24]	; (8000c18 <cliMain+0x3c>)
 8000c00:	781b      	ldrb	r3, [r3, #0]
 8000c02:	4618      	mov	r0, r3
 8000c04:	f001 fbd4 	bl	80023b0 <uartRead>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	4802      	ldr	r0, [pc, #8]	; (8000c18 <cliMain+0x3c>)
 8000c0e:	f000 f805 	bl	8000c1c <cliUpdate>
  }

  return true;
 8000c12:	2301      	movs	r3, #1
}
 8000c14:	4618      	mov	r0, r3
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	20000390 	.word	0x20000390

08000c1c <cliUpdate>:
{
  return uartWrite(2, p_data, length);
}

bool cliUpdate(cli_t *p_cli, uint8_t rx_data)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b08c      	sub	sp, #48	; 0x30
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
 8000c24:	460b      	mov	r3, r1
 8000c26:	70fb      	strb	r3, [r7, #3]
  bool ret = false;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t tx_buf[8];
  cli_line_t *line;

  line = &p_cli->line;
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	f503 7329 	add.w	r3, r3, #676	; 0x2a4
 8000c34:	61fb      	str	r3, [r7, #28]


  if (p_cli->state == CLI_RX_IDLE)
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	7c1b      	ldrb	r3, [r3, #16]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	f040 8168 	bne.w	8000f10 <cliUpdate+0x2f4>
  {
    switch(rx_data)
 8000c40:	78fb      	ldrb	r3, [r7, #3]
 8000c42:	2b7f      	cmp	r3, #127	; 0x7f
 8000c44:	d02a      	beq.n	8000c9c <cliUpdate+0x80>
 8000c46:	2b7f      	cmp	r3, #127	; 0x7f
 8000c48:	f300 80da 	bgt.w	8000e00 <cliUpdate+0x1e4>
 8000c4c:	2b1b      	cmp	r3, #27
 8000c4e:	d021      	beq.n	8000c94 <cliUpdate+0x78>
 8000c50:	2b1b      	cmp	r3, #27
 8000c52:	f300 80d5 	bgt.w	8000e00 <cliUpdate+0x1e4>
 8000c56:	2b08      	cmp	r3, #8
 8000c58:	d062      	beq.n	8000d20 <cliUpdate+0x104>
 8000c5a:	2b0d      	cmp	r3, #13
 8000c5c:	f040 80d0 	bne.w	8000e00 <cliUpdate+0x1e4>
    {
      case CLI_KEY_ENTER:
        if (line->count > 0)
 8000c60:	69fb      	ldr	r3, [r7, #28]
 8000c62:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d005      	beq.n	8000c76 <cliUpdate+0x5a>
        {
          cliLineAdd(p_cli);
 8000c6a:	6878      	ldr	r0, [r7, #4]
 8000c6c:	f000 fa54 	bl	8001118 <cliLineAdd>
          cliRunCmd(p_cli);
 8000c70:	6878      	ldr	r0, [r7, #4]
 8000c72:	f000 fb1f 	bl	80012b4 <cliRunCmd>
        }

        line->count = 0;
 8000c76:	69fb      	ldr	r3, [r7, #28]
 8000c78:	2200      	movs	r2, #0
 8000c7a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        line->cursor = 0;
 8000c7e:	69fb      	ldr	r3, [r7, #28]
 8000c80:	2200      	movs	r2, #0
 8000c82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        line->buf[0] = 0;
 8000c86:	69fb      	ldr	r3, [r7, #28]
 8000c88:	2200      	movs	r2, #0
 8000c8a:	701a      	strb	r2, [r3, #0]
        cliShowPrompt(p_cli);
 8000c8c:	6878      	ldr	r0, [r7, #4]
 8000c8e:	f7ff ff8d 	bl	8000bac <cliShowPrompt>
        break;
 8000c92:	e144      	b.n	8000f1e <cliUpdate+0x302>
      case CLI_KEY_ESC:
        p_cli->state = CLI_RX_SP1;
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	2201      	movs	r2, #1
 8000c98:	741a      	strb	r2, [r3, #16]
        break;
 8000c9a:	e140      	b.n	8000f1e <cliUpdate+0x302>
      case CLI_KEY_DEL:
        if (line->cursor < line->count)
 8000c9c:	69fb      	ldr	r3, [r7, #28]
 8000c9e:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8000ca2:	69fb      	ldr	r3, [r7, #28]
 8000ca4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8000ca8:	429a      	cmp	r2, r3
 8000caa:	f080 8133 	bcs.w	8000f14 <cliUpdate+0x2f8>
        {
          uint8_t mov_len;

          mov_len = line->count - line->cursor;
 8000cae:	69fb      	ldr	r3, [r7, #28]
 8000cb0:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 8000cb4:	69fb      	ldr	r3, [r7, #28]
 8000cb6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000cba:	1ad3      	subs	r3, r2, r3
 8000cbc:	76fb      	strb	r3, [r7, #27]
          for (int i=1; i<mov_len; i++)
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000cc2:	e013      	b.n	8000cec <cliUpdate+0xd0>
          {
            line->buf[line->cursor + i - 1] = line->buf[line->cursor + i];
 8000cc4:	69fb      	ldr	r3, [r7, #28]
 8000cc6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000cca:	461a      	mov	r2, r3
 8000ccc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cce:	441a      	add	r2, r3
 8000cd0:	69fb      	ldr	r3, [r7, #28]
 8000cd2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cda:	440b      	add	r3, r1
 8000cdc:	3b01      	subs	r3, #1
 8000cde:	69f9      	ldr	r1, [r7, #28]
 8000ce0:	5c89      	ldrb	r1, [r1, r2]
 8000ce2:	69fa      	ldr	r2, [r7, #28]
 8000ce4:	54d1      	strb	r1, [r2, r3]
          for (int i=1; i<mov_len; i++)
 8000ce6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ce8:	3301      	adds	r3, #1
 8000cea:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000cec:	7efb      	ldrb	r3, [r7, #27]
 8000cee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000cf0:	429a      	cmp	r2, r3
 8000cf2:	dbe7      	blt.n	8000cc4 <cliUpdate+0xa8>
          }

          line->count--;
 8000cf4:	69fb      	ldr	r3, [r7, #28]
 8000cf6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8000cfa:	3b01      	subs	r3, #1
 8000cfc:	b2da      	uxtb	r2, r3
 8000cfe:	69fb      	ldr	r3, [r7, #28]
 8000d00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          line->buf[line->count] = 0;
 8000d04:	69fb      	ldr	r3, [r7, #28]
 8000d06:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8000d0a:	461a      	mov	r2, r3
 8000d0c:	69fb      	ldr	r3, [r7, #28]
 8000d0e:	2100      	movs	r1, #0
 8000d10:	5499      	strb	r1, [r3, r2]

          uartPrintf(p_cli->ch, "\x1B[1P");
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	781b      	ldrb	r3, [r3, #0]
 8000d16:	498e      	ldr	r1, [pc, #568]	; (8000f50 <cliUpdate+0x334>)
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f001 fb91 	bl	8002440 <uartPrintf>
        }
        break;
 8000d1e:	e0f9      	b.n	8000f14 <cliUpdate+0x2f8>
      case CLI_KEY_BACK:
        if (line->count > 0 && line->cursor > 0)
 8000d20:	69fb      	ldr	r3, [r7, #28]
 8000d22:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d055      	beq.n	8000dd6 <cliUpdate+0x1ba>
 8000d2a:	69fb      	ldr	r3, [r7, #28]
 8000d2c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d050      	beq.n	8000dd6 <cliUpdate+0x1ba>
        {
          if (line->cursor == line->count)
 8000d34:	69fb      	ldr	r3, [r7, #28]
 8000d36:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8000d3a:	69fb      	ldr	r3, [r7, #28]
 8000d3c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8000d40:	429a      	cmp	r2, r3
 8000d42:	d10e      	bne.n	8000d62 <cliUpdate+0x146>
          {
            line->count--;
 8000d44:	69fb      	ldr	r3, [r7, #28]
 8000d46:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8000d4a:	3b01      	subs	r3, #1
 8000d4c:	b2da      	uxtb	r2, r3
 8000d4e:	69fb      	ldr	r3, [r7, #28]
 8000d50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
            line->buf[line->count] = 0;
 8000d54:	69fb      	ldr	r3, [r7, #28]
 8000d56:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8000d5a:	461a      	mov	r2, r3
 8000d5c:	69fb      	ldr	r3, [r7, #28]
 8000d5e:	2100      	movs	r1, #0
 8000d60:	5499      	strb	r1, [r3, r2]
          }

          if (line->cursor < line->count)
 8000d62:	69fb      	ldr	r3, [r7, #28]
 8000d64:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8000d68:	69fb      	ldr	r3, [r7, #28]
 8000d6a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d231      	bcs.n	8000dd6 <cliUpdate+0x1ba>
          {
            uint8_t mov_len;

            mov_len = line->count - line->cursor;
 8000d72:	69fb      	ldr	r3, [r7, #28]
 8000d74:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 8000d78:	69fb      	ldr	r3, [r7, #28]
 8000d7a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000d7e:	1ad3      	subs	r3, r2, r3
 8000d80:	76bb      	strb	r3, [r7, #26]

            for (int i=0; i<mov_len; i++)
 8000d82:	2300      	movs	r3, #0
 8000d84:	62bb      	str	r3, [r7, #40]	; 0x28
 8000d86:	e013      	b.n	8000db0 <cliUpdate+0x194>
            {
              line->buf[line->cursor + i - 1] = line->buf[line->cursor + i];
 8000d88:	69fb      	ldr	r3, [r7, #28]
 8000d8a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000d8e:	461a      	mov	r2, r3
 8000d90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d92:	441a      	add	r2, r3
 8000d94:	69fb      	ldr	r3, [r7, #28]
 8000d96:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d9e:	440b      	add	r3, r1
 8000da0:	3b01      	subs	r3, #1
 8000da2:	69f9      	ldr	r1, [r7, #28]
 8000da4:	5c89      	ldrb	r1, [r1, r2]
 8000da6:	69fa      	ldr	r2, [r7, #28]
 8000da8:	54d1      	strb	r1, [r2, r3]
            for (int i=0; i<mov_len; i++)
 8000daa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dac:	3301      	adds	r3, #1
 8000dae:	62bb      	str	r3, [r7, #40]	; 0x28
 8000db0:	7ebb      	ldrb	r3, [r7, #26]
 8000db2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000db4:	429a      	cmp	r2, r3
 8000db6:	dbe7      	blt.n	8000d88 <cliUpdate+0x16c>
            }

            line->count--;
 8000db8:	69fb      	ldr	r3, [r7, #28]
 8000dba:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8000dbe:	3b01      	subs	r3, #1
 8000dc0:	b2da      	uxtb	r2, r3
 8000dc2:	69fb      	ldr	r3, [r7, #28]
 8000dc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
            line->buf[line->count] = 0;
 8000dc8:	69fb      	ldr	r3, [r7, #28]
 8000dca:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8000dce:	461a      	mov	r2, r3
 8000dd0:	69fb      	ldr	r3, [r7, #28]
 8000dd2:	2100      	movs	r1, #0
 8000dd4:	5499      	strb	r1, [r3, r2]
          }
        }

        if (line->cursor > 0)
 8000dd6:	69fb      	ldr	r3, [r7, #28]
 8000dd8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	f000 809b 	beq.w	8000f18 <cliUpdate+0x2fc>
        {
          line->cursor--;
 8000de2:	69fb      	ldr	r3, [r7, #28]
 8000de4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000de8:	3b01      	subs	r3, #1
 8000dea:	b2da      	uxtb	r2, r3
 8000dec:	69fb      	ldr	r3, [r7, #28]
 8000dee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          uartPrintf(p_cli->ch, "\b \b\x1B[1P");
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	4957      	ldr	r1, [pc, #348]	; (8000f54 <cliUpdate+0x338>)
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f001 fb21 	bl	8002440 <uartPrintf>
        }
        break;
 8000dfe:	e08b      	b.n	8000f18 <cliUpdate+0x2fc>
      default:
        if ((line->count + 1) < line->buf_len)
 8000e00:	69fb      	ldr	r3, [r7, #28]
 8000e02:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8000e06:	3301      	adds	r3, #1
 8000e08:	69fa      	ldr	r2, [r7, #28]
 8000e0a:	f892 2040 	ldrb.w	r2, [r2, #64]	; 0x40
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	f280 8084 	bge.w	8000f1c <cliUpdate+0x300>
        {
          if (line->cursor == line->count)
 8000e14:	69fb      	ldr	r3, [r7, #28]
 8000e16:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8000e1a:	69fb      	ldr	r3, [r7, #28]
 8000e1c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8000e20:	429a      	cmp	r2, r3
 8000e22:	d124      	bne.n	8000e6e <cliUpdate+0x252>
          {
            uartWrite(p_cli->ch, &rx_data, 1);
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	1cf9      	adds	r1, r7, #3
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f001 fadf 	bl	80023f0 <uartWrite>

            line->buf[line->cursor] = rx_data;
 8000e32:	69fb      	ldr	r3, [r7, #28]
 8000e34:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000e38:	461a      	mov	r2, r3
 8000e3a:	78f9      	ldrb	r1, [r7, #3]
 8000e3c:	69fb      	ldr	r3, [r7, #28]
 8000e3e:	5499      	strb	r1, [r3, r2]
            line->count++;
 8000e40:	69fb      	ldr	r3, [r7, #28]
 8000e42:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8000e46:	3301      	adds	r3, #1
 8000e48:	b2da      	uxtb	r2, r3
 8000e4a:	69fb      	ldr	r3, [r7, #28]
 8000e4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
            line->cursor++;
 8000e50:	69fb      	ldr	r3, [r7, #28]
 8000e52:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000e56:	3301      	adds	r3, #1
 8000e58:	b2da      	uxtb	r2, r3
 8000e5a:	69fb      	ldr	r3, [r7, #28]
 8000e5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
            line->buf[line->count] = 0;
 8000e60:	69fb      	ldr	r3, [r7, #28]
 8000e62:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8000e66:	461a      	mov	r2, r3
 8000e68:	69fb      	ldr	r3, [r7, #28]
 8000e6a:	2100      	movs	r1, #0
 8000e6c:	5499      	strb	r1, [r3, r2]
          }
          if (line->cursor < line->count)
 8000e6e:	69fb      	ldr	r3, [r7, #28]
 8000e70:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8000e74:	69fb      	ldr	r3, [r7, #28]
 8000e76:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	d24e      	bcs.n	8000f1c <cliUpdate+0x300>
          {
            uint8_t mov_len;

            mov_len = line->count - line->cursor;
 8000e7e:	69fb      	ldr	r3, [r7, #28]
 8000e80:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 8000e84:	69fb      	ldr	r3, [r7, #28]
 8000e86:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000e8a:	1ad3      	subs	r3, r2, r3
 8000e8c:	767b      	strb	r3, [r7, #25]
            for (int i=0; i<mov_len; i++)
 8000e8e:	2300      	movs	r3, #0
 8000e90:	627b      	str	r3, [r7, #36]	; 0x24
 8000e92:	e013      	b.n	8000ebc <cliUpdate+0x2a0>
            {
              line->buf[line->count - i] = line->buf[line->count - i - 1];
 8000e94:	69fb      	ldr	r3, [r7, #28]
 8000e96:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8000e9a:	461a      	mov	r2, r3
 8000e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e9e:	1ad3      	subs	r3, r2, r3
 8000ea0:	1e5a      	subs	r2, r3, #1
 8000ea2:	69fb      	ldr	r3, [r7, #28]
 8000ea4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eac:	1acb      	subs	r3, r1, r3
 8000eae:	69f9      	ldr	r1, [r7, #28]
 8000eb0:	5c89      	ldrb	r1, [r1, r2]
 8000eb2:	69fa      	ldr	r2, [r7, #28]
 8000eb4:	54d1      	strb	r1, [r2, r3]
            for (int i=0; i<mov_len; i++)
 8000eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eb8:	3301      	adds	r3, #1
 8000eba:	627b      	str	r3, [r7, #36]	; 0x24
 8000ebc:	7e7b      	ldrb	r3, [r7, #25]
 8000ebe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ec0:	429a      	cmp	r2, r3
 8000ec2:	dbe7      	blt.n	8000e94 <cliUpdate+0x278>
            }
            line->buf[line->cursor] = rx_data;
 8000ec4:	69fb      	ldr	r3, [r7, #28]
 8000ec6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000eca:	461a      	mov	r2, r3
 8000ecc:	78f9      	ldrb	r1, [r7, #3]
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	5499      	strb	r1, [r3, r2]
            line->count++;
 8000ed2:	69fb      	ldr	r3, [r7, #28]
 8000ed4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8000ed8:	3301      	adds	r3, #1
 8000eda:	b2da      	uxtb	r2, r3
 8000edc:	69fb      	ldr	r3, [r7, #28]
 8000ede:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
            line->cursor++;
 8000ee2:	69fb      	ldr	r3, [r7, #28]
 8000ee4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000ee8:	3301      	adds	r3, #1
 8000eea:	b2da      	uxtb	r2, r3
 8000eec:	69fb      	ldr	r3, [r7, #28]
 8000eee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
            line->buf[line->count] = 0;
 8000ef2:	69fb      	ldr	r3, [r7, #28]
 8000ef4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8000ef8:	461a      	mov	r2, r3
 8000efa:	69fb      	ldr	r3, [r7, #28]
 8000efc:	2100      	movs	r1, #0
 8000efe:	5499      	strb	r1, [r3, r2]

            uartPrintf(p_cli->ch, "\x1B[4h%c\x1B[4l", rx_data);
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	78fa      	ldrb	r2, [r7, #3]
 8000f06:	4914      	ldr	r1, [pc, #80]	; (8000f58 <cliUpdate+0x33c>)
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f001 fa99 	bl	8002440 <uartPrintf>
          }
        }
        break;
 8000f0e:	e005      	b.n	8000f1c <cliUpdate+0x300>
    }
  }
 8000f10:	bf00      	nop
 8000f12:	e004      	b.n	8000f1e <cliUpdate+0x302>
        break;
 8000f14:	bf00      	nop
 8000f16:	e002      	b.n	8000f1e <cliUpdate+0x302>
        break;
 8000f18:	bf00      	nop
 8000f1a:	e000      	b.n	8000f1e <cliUpdate+0x302>
        break;
 8000f1c:	bf00      	nop

  switch(p_cli->state)
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	7c1b      	ldrb	r3, [r3, #16]
 8000f22:	3b01      	subs	r3, #1
 8000f24:	2b03      	cmp	r3, #3
 8000f26:	f200 80d2 	bhi.w	80010ce <cliUpdate+0x4b2>
 8000f2a:	a201      	add	r2, pc, #4	; (adr r2, 8000f30 <cliUpdate+0x314>)
 8000f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f30:	08000f41 	.word	0x08000f41
 8000f34:	08000f49 	.word	0x08000f49
 8000f38:	08000f5d 	.word	0x08000f5d
 8000f3c:	080010c5 	.word	0x080010c5
  {
    case CLI_RX_SP1:
      p_cli->state = CLI_RX_SP2;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2202      	movs	r2, #2
 8000f44:	741a      	strb	r2, [r3, #16]
      break;
 8000f46:	e0c2      	b.n	80010ce <cliUpdate+0x4b2>

    case CLI_RX_SP2:
      p_cli->state = CLI_RX_SP3;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2203      	movs	r2, #3
 8000f4c:	741a      	strb	r2, [r3, #16]
      break;
 8000f4e:	e0be      	b.n	80010ce <cliUpdate+0x4b2>
 8000f50:	0800a078 	.word	0x0800a078
 8000f54:	0800a080 	.word	0x0800a080
 8000f58:	0800a088 	.word	0x0800a088

    case CLI_RX_SP3:
      p_cli->state = CLI_RX_IDLE;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	2200      	movs	r2, #0
 8000f60:	741a      	strb	r2, [r3, #16]

      if (rx_data == CLI_KEY_LEFT)
 8000f62:	78fb      	ldrb	r3, [r7, #3]
 8000f64:	2b44      	cmp	r3, #68	; 0x44
 8000f66:	d11a      	bne.n	8000f9e <cliUpdate+0x382>
      {
        if (line->cursor > 0)
 8000f68:	69fb      	ldr	r3, [r7, #28]
 8000f6a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d015      	beq.n	8000f9e <cliUpdate+0x382>
        {
          line->cursor--;
 8000f72:	69fb      	ldr	r3, [r7, #28]
 8000f74:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000f78:	3b01      	subs	r3, #1
 8000f7a:	b2da      	uxtb	r2, r3
 8000f7c:	69fb      	ldr	r3, [r7, #28]
 8000f7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          tx_buf[0] = 0x1B;
 8000f82:	231b      	movs	r3, #27
 8000f84:	733b      	strb	r3, [r7, #12]
          tx_buf[1] = 0x5B;
 8000f86:	235b      	movs	r3, #91	; 0x5b
 8000f88:	737b      	strb	r3, [r7, #13]
          tx_buf[2] = rx_data;
 8000f8a:	78fb      	ldrb	r3, [r7, #3]
 8000f8c:	73bb      	strb	r3, [r7, #14]
          uartWrite(p_cli->ch, tx_buf, 3);
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	f107 010c 	add.w	r1, r7, #12
 8000f96:	2203      	movs	r2, #3
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f001 fa29 	bl	80023f0 <uartWrite>
        }
      }

      if (rx_data == CLI_KEY_RIGHT)
 8000f9e:	78fb      	ldrb	r3, [r7, #3]
 8000fa0:	2b43      	cmp	r3, #67	; 0x43
 8000fa2:	d11d      	bne.n	8000fe0 <cliUpdate+0x3c4>
      {
        if (line->cursor < line->count)
 8000fa4:	69fb      	ldr	r3, [r7, #28]
 8000fa6:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8000faa:	69fb      	ldr	r3, [r7, #28]
 8000fac:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8000fb0:	429a      	cmp	r2, r3
 8000fb2:	d215      	bcs.n	8000fe0 <cliUpdate+0x3c4>
        {
          line->cursor++;
 8000fb4:	69fb      	ldr	r3, [r7, #28]
 8000fb6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000fba:	3301      	adds	r3, #1
 8000fbc:	b2da      	uxtb	r2, r3
 8000fbe:	69fb      	ldr	r3, [r7, #28]
 8000fc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

          tx_buf[0] = 0x1B;
 8000fc4:	231b      	movs	r3, #27
 8000fc6:	733b      	strb	r3, [r7, #12]
          tx_buf[1] = 0x5B;
 8000fc8:	235b      	movs	r3, #91	; 0x5b
 8000fca:	737b      	strb	r3, [r7, #13]
          tx_buf[2] = rx_data;
 8000fcc:	78fb      	ldrb	r3, [r7, #3]
 8000fce:	73bb      	strb	r3, [r7, #14]
          uartWrite(p_cli->ch, tx_buf, 3);
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	f107 010c 	add.w	r1, r7, #12
 8000fd8:	2203      	movs	r2, #3
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f001 fa08 	bl	80023f0 <uartWrite>
        }
      }

      if (rx_data == CLI_KEY_UP)
 8000fe0:	78fb      	ldrb	r3, [r7, #3]
 8000fe2:	2b41      	cmp	r3, #65	; 0x41
 8000fe4:	d10c      	bne.n	8001000 <cliUpdate+0x3e4>
      {
        cliLineChange(p_cli, true);
 8000fe6:	2101      	movs	r1, #1
 8000fe8:	6878      	ldr	r0, [r7, #4]
 8000fea:	f000 f8d9 	bl	80011a0 <cliLineChange>
        uartPrintf(p_cli->ch, (char *)p_cli->line.buf);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	781a      	ldrb	r2, [r3, #0]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	f503 7329 	add.w	r3, r3, #676	; 0x2a4
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	4610      	mov	r0, r2
 8000ffc:	f001 fa20 	bl	8002440 <uartPrintf>
      }

      if (rx_data == CLI_KEY_DOWN)
 8001000:	78fb      	ldrb	r3, [r7, #3]
 8001002:	2b42      	cmp	r3, #66	; 0x42
 8001004:	d10c      	bne.n	8001020 <cliUpdate+0x404>
      {
        cliLineChange(p_cli, false);
 8001006:	2100      	movs	r1, #0
 8001008:	6878      	ldr	r0, [r7, #4]
 800100a:	f000 f8c9 	bl	80011a0 <cliLineChange>
        uartPrintf(p_cli->ch, (char *)p_cli->line.buf);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	781a      	ldrb	r2, [r3, #0]
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	f503 7329 	add.w	r3, r3, #676	; 0x2a4
 8001018:	4619      	mov	r1, r3
 800101a:	4610      	mov	r0, r2
 800101c:	f001 fa10 	bl	8002440 <uartPrintf>
      }

      if (rx_data == CLI_KEY_HOME)
 8001020:	78fb      	ldrb	r3, [r7, #3]
 8001022:	2b31      	cmp	r3, #49	; 0x31
 8001024:	d10f      	bne.n	8001046 <cliUpdate+0x42a>
      {
        uartPrintf(p_cli->ch, "\x1B[%dD", line->cursor);
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	7818      	ldrb	r0, [r3, #0]
 800102a:	69fb      	ldr	r3, [r7, #28]
 800102c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001030:	461a      	mov	r2, r3
 8001032:	492a      	ldr	r1, [pc, #168]	; (80010dc <cliUpdate+0x4c0>)
 8001034:	f001 fa04 	bl	8002440 <uartPrintf>
        line->cursor = 0;
 8001038:	69fb      	ldr	r3, [r7, #28]
 800103a:	2200      	movs	r2, #0
 800103c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        p_cli->state = CLI_RX_SP4;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2204      	movs	r2, #4
 8001044:	741a      	strb	r2, [r3, #16]
      }

      if (rx_data == CLI_KEY_END)
 8001046:	78fb      	ldrb	r3, [r7, #3]
 8001048:	2b34      	cmp	r3, #52	; 0x34
 800104a:	d13f      	bne.n	80010cc <cliUpdate+0x4b0>
      {
        uint16_t mov_len;

        if (line->cursor < line->count)
 800104c:	69fb      	ldr	r3, [r7, #28]
 800104e:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8001052:	69fb      	ldr	r3, [r7, #28]
 8001054:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001058:	429a      	cmp	r2, r3
 800105a:	d210      	bcs.n	800107e <cliUpdate+0x462>
        {
          mov_len = line->count - line->cursor;
 800105c:	69fb      	ldr	r3, [r7, #28]
 800105e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001062:	b29a      	uxth	r2, r3
 8001064:	69fb      	ldr	r3, [r7, #28]
 8001066:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800106a:	b29b      	uxth	r3, r3
 800106c:	1ad3      	subs	r3, r2, r3
 800106e:	82fb      	strh	r3, [r7, #22]
          uartPrintf(p_cli->ch, "\x1B[%dC", mov_len);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	8afa      	ldrh	r2, [r7, #22]
 8001076:	491a      	ldr	r1, [pc, #104]	; (80010e0 <cliUpdate+0x4c4>)
 8001078:	4618      	mov	r0, r3
 800107a:	f001 f9e1 	bl	8002440 <uartPrintf>
        }
        if (line->cursor > line->count)
 800107e:	69fb      	ldr	r3, [r7, #28]
 8001080:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8001084:	69fb      	ldr	r3, [r7, #28]
 8001086:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800108a:	429a      	cmp	r2, r3
 800108c:	d910      	bls.n	80010b0 <cliUpdate+0x494>
        {
          mov_len = line->cursor - line->count;
 800108e:	69fb      	ldr	r3, [r7, #28]
 8001090:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001094:	b29a      	uxth	r2, r3
 8001096:	69fb      	ldr	r3, [r7, #28]
 8001098:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800109c:	b29b      	uxth	r3, r3
 800109e:	1ad3      	subs	r3, r2, r3
 80010a0:	82fb      	strh	r3, [r7, #22]
          uartPrintf(p_cli->ch, "\x1B[%dD", mov_len);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	8afa      	ldrh	r2, [r7, #22]
 80010a8:	490c      	ldr	r1, [pc, #48]	; (80010dc <cliUpdate+0x4c0>)
 80010aa:	4618      	mov	r0, r3
 80010ac:	f001 f9c8 	bl	8002440 <uartPrintf>
        }
        line->cursor = line->count;
 80010b0:	69fb      	ldr	r3, [r7, #28]
 80010b2:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 80010b6:	69fb      	ldr	r3, [r7, #28]
 80010b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        p_cli->state = CLI_RX_SP4;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	2204      	movs	r2, #4
 80010c0:	741a      	strb	r2, [r3, #16]
      }
      break;
 80010c2:	e003      	b.n	80010cc <cliUpdate+0x4b0>

    case CLI_RX_SP4:
      p_cli->state = CLI_RX_IDLE;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2200      	movs	r2, #0
 80010c8:	741a      	strb	r2, [r3, #16]
      break;
 80010ca:	e000      	b.n	80010ce <cliUpdate+0x4b2>
      break;
 80010cc:	bf00      	nop



//  cliShowLog(p_cli);

  return ret;
 80010ce:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	3730      	adds	r7, #48	; 0x30
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	0800a094 	.word	0x0800a094
 80010e0:	0800a09c 	.word	0x0800a09c

080010e4 <cliLineClean>:

void cliLineClean(cli_t *p_cli)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  p_cli->line.count   = 0;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2200      	movs	r2, #0
 80010f0:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
  p_cli->line.cursor  = 0;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2200      	movs	r2, #0
 80010f8:	f883 22e5 	strb.w	r2, [r3, #741]	; 0x2e5
  p_cli->line.buf_len = CLI_LINE_BUF_MAX - 1;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	223f      	movs	r2, #63	; 0x3f
 8001100:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
  p_cli->line.buf[0]  = 0;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2200      	movs	r2, #0
 8001108:	f883 22a4 	strb.w	r2, [r3, #676]	; 0x2a4
}
 800110c:	bf00      	nop
 800110e:	370c      	adds	r7, #12
 8001110:	46bd      	mov	sp, r7
 8001112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001116:	4770      	bx	lr

08001118 <cliLineAdd>:

void cliLineAdd(cli_t *p_cli)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]

  p_cli->line_buf[p_cli->hist_line_last] = p_cli->line;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 8001126:	461a      	mov	r2, r3
 8001128:	6879      	ldr	r1, [r7, #4]
 800112a:	4613      	mov	r3, r2
 800112c:	015b      	lsls	r3, r3, #5
 800112e:	4413      	add	r3, r2
 8001130:	005b      	lsls	r3, r3, #1
 8001132:	4413      	add	r3, r2
 8001134:	440b      	add	r3, r1
 8001136:	f503 72cc 	add.w	r2, r3, #408	; 0x198
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4610      	mov	r0, r2
 800113e:	f503 7329 	add.w	r3, r3, #676	; 0x2a4
 8001142:	2243      	movs	r2, #67	; 0x43
 8001144:	4619      	mov	r1, r3
 8001146:	f005 fd73 	bl	8006c30 <memcpy>

  if (p_cli->hist_line_count < CLI_LINE_HIS_MAX)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 8001150:	2b03      	cmp	r3, #3
 8001152:	d807      	bhi.n	8001164 <cliLineAdd+0x4c>
  {
    p_cli->hist_line_count++;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 800115a:	3301      	adds	r3, #1
 800115c:	b2da      	uxtb	r2, r3
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	f883 2197 	strb.w	r2, [r3, #407]	; 0x197
  }

  p_cli->hist_line_i    = p_cli->hist_line_last;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 800116a:	b25a      	sxtb	r2, r3
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
  p_cli->hist_line_last = (p_cli->hist_line_last + 1) % CLI_LINE_HIS_MAX;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 8001178:	3301      	adds	r3, #1
 800117a:	425a      	negs	r2, r3
 800117c:	f003 0303 	and.w	r3, r3, #3
 8001180:	f002 0203 	and.w	r2, r2, #3
 8001184:	bf58      	it	pl
 8001186:	4253      	negpl	r3, r2
 8001188:	b2da      	uxtb	r2, r3
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	f883 2196 	strb.w	r2, [r3, #406]	; 0x196
  p_cli->hist_line_new  = true;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	2201      	movs	r2, #1
 8001194:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194
}
 8001198:	bf00      	nop
 800119a:	3708      	adds	r7, #8
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}

080011a0 <cliLineChange>:

void cliLineChange(cli_t *p_cli, int8_t key_up)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	460b      	mov	r3, r1
 80011aa:	70fb      	strb	r3, [r7, #3]
  uint8_t change_i;


  if (p_cli->hist_line_count == 0)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d076      	beq.n	80012a4 <cliLineChange+0x104>
  {
    return;
  }


  if (p_cli->line.cursor > 0)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d008      	beq.n	80011d2 <cliLineChange+0x32>
  {
    uartPrintf(p_cli->ch, "\x1B[%dD", p_cli->line.cursor);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	7818      	ldrb	r0, [r3, #0]
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 80011ca:	461a      	mov	r2, r3
 80011cc:	4937      	ldr	r1, [pc, #220]	; (80012ac <cliLineChange+0x10c>)
 80011ce:	f001 f937 	bl	8002440 <uartPrintf>
  }
  if (p_cli->line.count > 0)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d008      	beq.n	80011ee <cliLineChange+0x4e>
  {
    uartPrintf(p_cli->ch, "\x1B[%dP", p_cli->line.count);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	7818      	ldrb	r0, [r3, #0]
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
 80011e6:	461a      	mov	r2, r3
 80011e8:	4931      	ldr	r1, [pc, #196]	; (80012b0 <cliLineChange+0x110>)
 80011ea:	f001 f929 	bl	8002440 <uartPrintf>
  }


  if (key_up == true)
 80011ee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80011f2:	2b01      	cmp	r3, #1
 80011f4:	d125      	bne.n	8001242 <cliLineChange+0xa2>
  {
    if (p_cli->hist_line_new == true)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	f893 3194 	ldrb.w	r3, [r3, #404]	; 0x194
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d006      	beq.n	800120e <cliLineChange+0x6e>
    {
      p_cli->hist_line_i = p_cli->hist_line_last;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 8001206:	b25a      	sxtb	r2, r3
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
    }
    p_cli->hist_line_i = (p_cli->hist_line_i + p_cli->hist_line_count - 1) % p_cli->hist_line_count;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 8001214:	461a      	mov	r2, r3
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 800121c:	4413      	add	r3, r2
 800121e:	3b01      	subs	r3, #1
 8001220:	687a      	ldr	r2, [r7, #4]
 8001222:	f892 2197 	ldrb.w	r2, [r2, #407]	; 0x197
 8001226:	fb93 f1f2 	sdiv	r1, r3, r2
 800122a:	fb02 f201 	mul.w	r2, r2, r1
 800122e:	1a9b      	subs	r3, r3, r2
 8001230:	b25a      	sxtb	r2, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
    change_i = p_cli->hist_line_i;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 800123e:	73fb      	strb	r3, [r7, #15]
 8001240:	e013      	b.n	800126a <cliLineChange+0xca>
  }
  else
  {
    p_cli->hist_line_i = (p_cli->hist_line_i + 1) % p_cli->hist_line_count;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 8001248:	3301      	adds	r3, #1
 800124a:	687a      	ldr	r2, [r7, #4]
 800124c:	f892 2197 	ldrb.w	r2, [r2, #407]	; 0x197
 8001250:	fb93 f1f2 	sdiv	r1, r3, r2
 8001254:	fb02 f201 	mul.w	r2, r2, r1
 8001258:	1a9b      	subs	r3, r3, r2
 800125a:	b25a      	sxtb	r2, r3
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
    change_i = p_cli->hist_line_i;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 8001268:	73fb      	strb	r3, [r7, #15]
  }

  p_cli->line = p_cli->line_buf[change_i];
 800126a:	7bfa      	ldrb	r2, [r7, #15]
 800126c:	6879      	ldr	r1, [r7, #4]
 800126e:	6878      	ldr	r0, [r7, #4]
 8001270:	4613      	mov	r3, r2
 8001272:	015b      	lsls	r3, r3, #5
 8001274:	4413      	add	r3, r2
 8001276:	005b      	lsls	r3, r3, #1
 8001278:	4413      	add	r3, r2
 800127a:	4403      	add	r3, r0
 800127c:	f503 72cc 	add.w	r2, r3, #408	; 0x198
 8001280:	f501 7329 	add.w	r3, r1, #676	; 0x2a4
 8001284:	4611      	mov	r1, r2
 8001286:	2243      	movs	r2, #67	; 0x43
 8001288:	4618      	mov	r0, r3
 800128a:	f005 fcd1 	bl	8006c30 <memcpy>
  p_cli->line.cursor = p_cli->line.count;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	f893 22e6 	ldrb.w	r2, [r3, #742]	; 0x2e6
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	f883 22e5 	strb.w	r2, [r3, #741]	; 0x2e5

  p_cli->hist_line_new = false;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	2200      	movs	r2, #0
 800129e:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194
 80012a2:	e000      	b.n	80012a6 <cliLineChange+0x106>
    return;
 80012a4:	bf00      	nop
}
 80012a6:	3710      	adds	r7, #16
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	0800a094 	.word	0x0800a094
 80012b0:	0800a0a4 	.word	0x0800a0a4

080012b4 <cliRunCmd>:

bool cliRunCmd(cli_t *p_cli)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  bool ret = false;
 80012bc:	2300      	movs	r3, #0
 80012be:	72fb      	strb	r3, [r7, #11]


  if (cliParseArgs(p_cli) == true)
 80012c0:	6878      	ldr	r0, [r7, #4]
 80012c2:	f000 f851 	bl	8001368 <cliParseArgs>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d046      	beq.n	800135a <cliRunCmd+0xa6>
  {
    cliPrintf("\r\n");
 80012cc:	4825      	ldr	r0, [pc, #148]	; (8001364 <cliRunCmd+0xb0>)
 80012ce:	f000 f893 	bl	80013f8 <cliPrintf>

    cliToUpper(p_cli->argv[0]);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80012d8:	4618      	mov	r0, r3
 80012da:	f000 f8b1 	bl	8001440 <cliToUpper>

    for (int i=0; i<p_cli->cmd_count; i++)
 80012de:	2300      	movs	r3, #0
 80012e0:	60fb      	str	r3, [r7, #12]
 80012e2:	e033      	b.n	800134c <cliRunCmd+0x98>
    {
      if (strcmp(p_cli->argv[0], p_cli->cmd_list[i].cmd_str) == 0)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
 80012ea:	68fa      	ldr	r2, [r7, #12]
 80012ec:	4613      	mov	r3, r2
 80012ee:	009b      	lsls	r3, r3, #2
 80012f0:	4413      	add	r3, r2
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 80012f8:	687a      	ldr	r2, [r7, #4]
 80012fa:	4413      	add	r3, r2
 80012fc:	3304      	adds	r3, #4
 80012fe:	4619      	mov	r1, r3
 8001300:	f7fe ff9e 	bl	8000240 <strcmp>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d11d      	bne.n	8001346 <cliRunCmd+0x92>
      {
        p_cli->cmd_args.argc =  p_cli->argc - 1;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	f8b3 3112 	ldrh.w	r3, [r3, #274]	; 0x112
 8001310:	3b01      	subs	r3, #1
 8001312:	b29a      	uxth	r2, r3
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	f8a3 242c 	strh.w	r2, [r3, #1068]	; 0x42c
        p_cli->cmd_args.argv = &p_cli->argv[1];
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	f503 728c 	add.w	r2, r3, #280	; 0x118
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
        p_cli->cmd_list[i].cmd_func(&p_cli->cmd_args);
 8001326:	6879      	ldr	r1, [r7, #4]
 8001328:	68fa      	ldr	r2, [r7, #12]
 800132a:	4613      	mov	r3, r2
 800132c:	009b      	lsls	r3, r3, #2
 800132e:	4413      	add	r3, r2
 8001330:	009b      	lsls	r3, r3, #2
 8001332:	440b      	add	r3, r1
 8001334:	f503 733f 	add.w	r3, r3, #764	; 0x2fc
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	687a      	ldr	r2, [r7, #4]
 800133c:	f202 422c 	addw	r2, r2, #1068	; 0x42c
 8001340:	4610      	mov	r0, r2
 8001342:	4798      	blx	r3
        break;
 8001344:	e009      	b.n	800135a <cliRunCmd+0xa6>
    for (int i=0; i<p_cli->cmd_count; i++)
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	3301      	adds	r3, #1
 800134a:	60fb      	str	r3, [r7, #12]
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 8001352:	461a      	mov	r2, r3
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	4293      	cmp	r3, r2
 8001358:	dbc4      	blt.n	80012e4 <cliRunCmd+0x30>
      }
    }
  }

  return ret;
 800135a:	7afb      	ldrb	r3, [r7, #11]
}
 800135c:	4618      	mov	r0, r3
 800135e:	3710      	adds	r7, #16
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	0800a0ac 	.word	0x0800a0ac

08001368 <cliParseArgs>:

bool cliParseArgs(cli_t *p_cli)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b088      	sub	sp, #32
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8001370:	2300      	movs	r3, #0
 8001372:	77fb      	strb	r3, [r7, #31]
  char *tok;
  char *next_ptr;
  uint16_t argc = 0;
 8001374:	2300      	movs	r3, #0
 8001376:	82fb      	strh	r3, [r7, #22]
  static const char *delim = " \f\n\r\t\v";
  char *cmdline;
  char **argv;

  p_cli->argc = 0;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	2200      	movs	r2, #0
 800137c:	f8a3 2112 	strh.w	r2, [r3, #274]	; 0x112

  cmdline = (char *)p_cli->line.buf;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	f503 7329 	add.w	r3, r3, #676	; 0x2a4
 8001386:	613b      	str	r3, [r7, #16]
  argv    = p_cli->argv;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	f503 738a 	add.w	r3, r3, #276	; 0x114
 800138e:	60fb      	str	r3, [r7, #12]

  argv[argc] = NULL;
 8001390:	8afb      	ldrh	r3, [r7, #22]
 8001392:	009b      	lsls	r3, r3, #2
 8001394:	68fa      	ldr	r2, [r7, #12]
 8001396:	4413      	add	r3, r2
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]

  for (tok = strtok_r(cmdline, delim, &next_ptr); tok; tok = strtok_r(NULL, delim, &next_ptr))
 800139c:	4b15      	ldr	r3, [pc, #84]	; (80013f4 <cliParseArgs+0x8c>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f107 0208 	add.w	r2, r7, #8
 80013a4:	4619      	mov	r1, r3
 80013a6:	6938      	ldr	r0, [r7, #16]
 80013a8:	f006 fb62 	bl	8007a70 <strtok_r>
 80013ac:	61b8      	str	r0, [r7, #24]
 80013ae:	e010      	b.n	80013d2 <cliParseArgs+0x6a>
  {
    argv[argc++] = tok;
 80013b0:	8afb      	ldrh	r3, [r7, #22]
 80013b2:	1c5a      	adds	r2, r3, #1
 80013b4:	82fa      	strh	r2, [r7, #22]
 80013b6:	009b      	lsls	r3, r3, #2
 80013b8:	68fa      	ldr	r2, [r7, #12]
 80013ba:	4413      	add	r3, r2
 80013bc:	69ba      	ldr	r2, [r7, #24]
 80013be:	601a      	str	r2, [r3, #0]
  for (tok = strtok_r(cmdline, delim, &next_ptr); tok; tok = strtok_r(NULL, delim, &next_ptr))
 80013c0:	4b0c      	ldr	r3, [pc, #48]	; (80013f4 <cliParseArgs+0x8c>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f107 0208 	add.w	r2, r7, #8
 80013c8:	4619      	mov	r1, r3
 80013ca:	2000      	movs	r0, #0
 80013cc:	f006 fb50 	bl	8007a70 <strtok_r>
 80013d0:	61b8      	str	r0, [r7, #24]
 80013d2:	69bb      	ldr	r3, [r7, #24]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d1eb      	bne.n	80013b0 <cliParseArgs+0x48>
  }

  p_cli->argc = argc;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	8afa      	ldrh	r2, [r7, #22]
 80013dc:	f8a3 2112 	strh.w	r2, [r3, #274]	; 0x112

  if (argc > 0)
 80013e0:	8afb      	ldrh	r3, [r7, #22]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <cliParseArgs+0x82>
  {
    ret = true;
 80013e6:	2301      	movs	r3, #1
 80013e8:	77fb      	strb	r3, [r7, #31]
  }

  return ret;
 80013ea:	7ffb      	ldrb	r3, [r7, #31]
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3720      	adds	r7, #32
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	20000004 	.word	0x20000004

080013f8 <cliPrintf>:

void cliPrintf(const char *fmt, ...)
{
 80013f8:	b40f      	push	{r0, r1, r2, r3}
 80013fa:	b580      	push	{r7, lr}
 80013fc:	b084      	sub	sp, #16
 80013fe:	af00      	add	r7, sp, #0
  va_list arg;
  va_start (arg, fmt);
 8001400:	f107 031c 	add.w	r3, r7, #28
 8001404:	607b      	str	r3, [r7, #4]
  int32_t len;
  cli_t *p_cli = &cli_node;
 8001406:	4b0d      	ldr	r3, [pc, #52]	; (800143c <cliPrintf+0x44>)
 8001408:	60fb      	str	r3, [r7, #12]


  len = vsnprintf(p_cli->print_buffer, 256, fmt, arg);
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	f103 0011 	add.w	r0, r3, #17
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	69ba      	ldr	r2, [r7, #24]
 8001414:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001418:	f006 fbe0 	bl	8007bdc <vsniprintf>
 800141c:	60b8      	str	r0, [r7, #8]
  va_end (arg);

  uartWrite(p_cli->ch, (uint8_t *)p_cli->print_buffer, len);
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	7818      	ldrb	r0, [r3, #0]
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	3311      	adds	r3, #17
 8001426:	68ba      	ldr	r2, [r7, #8]
 8001428:	4619      	mov	r1, r3
 800142a:	f000 ffe1 	bl	80023f0 <uartWrite>
}
 800142e:	bf00      	nop
 8001430:	3710      	adds	r7, #16
 8001432:	46bd      	mov	sp, r7
 8001434:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001438:	b004      	add	sp, #16
 800143a:	4770      	bx	lr
 800143c:	20000390 	.word	0x20000390

08001440 <cliToUpper>:

void cliToUpper(char *str)
{
 8001440:	b480      	push	{r7}
 8001442:	b085      	sub	sp, #20
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  uint16_t i;
  uint8_t  str_ch;

  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 8001448:	2300      	movs	r3, #0
 800144a:	81fb      	strh	r3, [r7, #14]
 800144c:	e018      	b.n	8001480 <cliToUpper+0x40>
  {
    str_ch = str[i];
 800144e:	89fb      	ldrh	r3, [r7, #14]
 8001450:	687a      	ldr	r2, [r7, #4]
 8001452:	4413      	add	r3, r2
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	737b      	strb	r3, [r7, #13]

    if (str_ch == 0)
 8001458:	7b7b      	ldrb	r3, [r7, #13]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d014      	beq.n	8001488 <cliToUpper+0x48>
    {
      break;
    }

    if ((str_ch >= 'a') && (str_ch <= 'z'))
 800145e:	7b7b      	ldrb	r3, [r7, #13]
 8001460:	2b60      	cmp	r3, #96	; 0x60
 8001462:	d905      	bls.n	8001470 <cliToUpper+0x30>
 8001464:	7b7b      	ldrb	r3, [r7, #13]
 8001466:	2b7a      	cmp	r3, #122	; 0x7a
 8001468:	d802      	bhi.n	8001470 <cliToUpper+0x30>
    {
      str_ch = str_ch - 'a' + 'A';
 800146a:	7b7b      	ldrb	r3, [r7, #13]
 800146c:	3b20      	subs	r3, #32
 800146e:	737b      	strb	r3, [r7, #13]
    }
    str[i] = str_ch;
 8001470:	89fb      	ldrh	r3, [r7, #14]
 8001472:	687a      	ldr	r2, [r7, #4]
 8001474:	4413      	add	r3, r2
 8001476:	7b7a      	ldrb	r2, [r7, #13]
 8001478:	701a      	strb	r2, [r3, #0]
  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 800147a:	89fb      	ldrh	r3, [r7, #14]
 800147c:	3301      	adds	r3, #1
 800147e:	81fb      	strh	r3, [r7, #14]
 8001480:	89fb      	ldrh	r3, [r7, #14]
 8001482:	2b0f      	cmp	r3, #15
 8001484:	d9e3      	bls.n	800144e <cliToUpper+0xe>
 8001486:	e000      	b.n	800148a <cliToUpper+0x4a>
      break;
 8001488:	bf00      	nop
  }

  if (i == CLI_CMD_NAME_MAX)
 800148a:	89fb      	ldrh	r3, [r7, #14]
 800148c:	2b10      	cmp	r3, #16
 800148e:	d105      	bne.n	800149c <cliToUpper+0x5c>
  {
    str[i-1] = 0;
 8001490:	89fb      	ldrh	r3, [r7, #14]
 8001492:	3b01      	subs	r3, #1
 8001494:	687a      	ldr	r2, [r7, #4]
 8001496:	4413      	add	r3, r2
 8001498:	2200      	movs	r2, #0
 800149a:	701a      	strb	r2, [r3, #0]
  }
}
 800149c:	bf00      	nop
 800149e:	3714      	adds	r7, #20
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr

080014a8 <cliArgsGetData>:

int32_t cliArgsGetData(uint8_t index)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b084      	sub	sp, #16
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	4603      	mov	r3, r0
 80014b0:	71fb      	strb	r3, [r7, #7]
  int32_t ret = 0;
 80014b2:	2300      	movs	r3, #0
 80014b4:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 80014b6:	4b0f      	ldr	r3, [pc, #60]	; (80014f4 <cliArgsGetData+0x4c>)
 80014b8:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 80014ba:	79fb      	ldrb	r3, [r7, #7]
 80014bc:	b29a      	uxth	r2, r3
 80014be:	68bb      	ldr	r3, [r7, #8]
 80014c0:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d301      	bcc.n	80014cc <cliArgsGetData+0x24>
  {
    return 0;
 80014c8:	2300      	movs	r3, #0
 80014ca:	e00e      	b.n	80014ea <cliArgsGetData+0x42>
  }

  ret = (int32_t)strtoul((const char * ) p_cli->cmd_args.argv[index], (char **)NULL, (int) 0);
 80014cc:	68bb      	ldr	r3, [r7, #8]
 80014ce:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 80014d2:	79fb      	ldrb	r3, [r7, #7]
 80014d4:	009b      	lsls	r3, r3, #2
 80014d6:	4413      	add	r3, r2
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	2200      	movs	r2, #0
 80014dc:	2100      	movs	r1, #0
 80014de:	4618      	mov	r0, r3
 80014e0:	f006 fb46 	bl	8007b70 <strtoul>
 80014e4:	4603      	mov	r3, r0
 80014e6:	60fb      	str	r3, [r7, #12]

  return ret;
 80014e8:	68fb      	ldr	r3, [r7, #12]
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	3710      	adds	r7, #16
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	20000390 	.word	0x20000390

080014f8 <cliArgsGetFloat>:

float cliArgsGetFloat(uint8_t index)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b084      	sub	sp, #16
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	4603      	mov	r3, r0
 8001500:	71fb      	strb	r3, [r7, #7]
  float ret = 0.0;
 8001502:	f04f 0300 	mov.w	r3, #0
 8001506:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 8001508:	4b10      	ldr	r3, [pc, #64]	; (800154c <cliArgsGetFloat+0x54>)
 800150a:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 800150c:	79fb      	ldrb	r3, [r7, #7]
 800150e:	b29a      	uxth	r2, r3
 8001510:	68bb      	ldr	r3, [r7, #8]
 8001512:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 8001516:	429a      	cmp	r2, r3
 8001518:	d302      	bcc.n	8001520 <cliArgsGetFloat+0x28>
  {
    return 0;
 800151a:	f04f 0300 	mov.w	r3, #0
 800151e:	e00d      	b.n	800153c <cliArgsGetFloat+0x44>
  }

  ret = (float)strtof((const char * ) p_cli->cmd_args.argv[index], (char **)NULL);
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8001526:	79fb      	ldrb	r3, [r7, #7]
 8001528:	009b      	lsls	r3, r3, #2
 800152a:	4413      	add	r3, r2
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	2100      	movs	r1, #0
 8001530:	4618      	mov	r0, r3
 8001532:	f006 fa31 	bl	8007998 <strtof>
 8001536:	ed87 0a03 	vstr	s0, [r7, #12]

  return ret;
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	ee07 3a90 	vmov	s15, r3
}
 8001540:	eeb0 0a67 	vmov.f32	s0, s15
 8001544:	3710      	adds	r7, #16
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	20000390 	.word	0x20000390

08001550 <cliArgsGetStr>:

char *cliArgsGetStr(uint8_t index)
{
 8001550:	b480      	push	{r7}
 8001552:	b085      	sub	sp, #20
 8001554:	af00      	add	r7, sp, #0
 8001556:	4603      	mov	r3, r0
 8001558:	71fb      	strb	r3, [r7, #7]
  char *ret = NULL;
 800155a:	2300      	movs	r3, #0
 800155c:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 800155e:	4b0d      	ldr	r3, [pc, #52]	; (8001594 <cliArgsGetStr+0x44>)
 8001560:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8001562:	79fb      	ldrb	r3, [r7, #7]
 8001564:	b29a      	uxth	r2, r3
 8001566:	68bb      	ldr	r3, [r7, #8]
 8001568:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 800156c:	429a      	cmp	r2, r3
 800156e:	d301      	bcc.n	8001574 <cliArgsGetStr+0x24>
  {
    return 0;
 8001570:	2300      	movs	r3, #0
 8001572:	e008      	b.n	8001586 <cliArgsGetStr+0x36>
  }

  ret = p_cli->cmd_args.argv[index];
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 800157a:	79fb      	ldrb	r3, [r7, #7]
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	4413      	add	r3, r2
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	60fb      	str	r3, [r7, #12]

  return ret;
 8001584:	68fb      	ldr	r3, [r7, #12]
}
 8001586:	4618      	mov	r0, r3
 8001588:	3714      	adds	r7, #20
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop
 8001594:	20000390 	.word	0x20000390

08001598 <cliArgsIsStr>:

bool cliArgsIsStr(uint8_t index, char *p_str)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b084      	sub	sp, #16
 800159c:	af00      	add	r7, sp, #0
 800159e:	4603      	mov	r3, r0
 80015a0:	6039      	str	r1, [r7, #0]
 80015a2:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 80015a4:	2300      	movs	r3, #0
 80015a6:	73fb      	strb	r3, [r7, #15]
  cli_t *p_cli = &cli_node;
 80015a8:	4b0f      	ldr	r3, [pc, #60]	; (80015e8 <cliArgsIsStr+0x50>)
 80015aa:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 80015ac:	79fb      	ldrb	r3, [r7, #7]
 80015ae:	b29a      	uxth	r2, r3
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 80015b6:	429a      	cmp	r2, r3
 80015b8:	d301      	bcc.n	80015be <cliArgsIsStr+0x26>
  {
    return 0;
 80015ba:	2300      	movs	r3, #0
 80015bc:	e010      	b.n	80015e0 <cliArgsIsStr+0x48>
  }

  if(strcmp(p_str, p_cli->cmd_args.argv[index]) == 0)
 80015be:	68bb      	ldr	r3, [r7, #8]
 80015c0:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 80015c4:	79fb      	ldrb	r3, [r7, #7]
 80015c6:	009b      	lsls	r3, r3, #2
 80015c8:	4413      	add	r3, r2
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4619      	mov	r1, r3
 80015ce:	6838      	ldr	r0, [r7, #0]
 80015d0:	f7fe fe36 	bl	8000240 <strcmp>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d101      	bne.n	80015de <cliArgsIsStr+0x46>
  {
    ret = true;
 80015da:	2301      	movs	r3, #1
 80015dc:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80015de:	7bfb      	ldrb	r3, [r7, #15]
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3710      	adds	r7, #16
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	20000390 	.word	0x20000390

080015ec <cliAdd>:
    return false;
  }
}

bool cliAdd(const char *cmd_str, void (*p_func)(cli_args_t *))
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	6039      	str	r1, [r7, #0]
  bool ret = true;
 80015f6:	2301      	movs	r3, #1
 80015f8:	75fb      	strb	r3, [r7, #23]
  cli_t *p_cli = &cli_node;
 80015fa:	4b20      	ldr	r3, [pc, #128]	; (800167c <cliAdd+0x90>)
 80015fc:	613b      	str	r3, [r7, #16]
  uint16_t index;

  if (p_cli->cmd_count >= CLI_CMD_LIST_MAX)
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 8001604:	2b0f      	cmp	r3, #15
 8001606:	d901      	bls.n	800160c <cliAdd+0x20>
  {
    return false;
 8001608:	2300      	movs	r3, #0
 800160a:	e032      	b.n	8001672 <cliAdd+0x86>
  }

  index = p_cli->cmd_count;
 800160c:	693b      	ldr	r3, [r7, #16]
 800160e:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 8001612:	81fb      	strh	r3, [r7, #14]

  strcpy(p_cli->cmd_list[index].cmd_str, cmd_str);
 8001614:	89fa      	ldrh	r2, [r7, #14]
 8001616:	4613      	mov	r3, r2
 8001618:	009b      	lsls	r3, r3, #2
 800161a:	4413      	add	r3, r2
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 8001622:	693a      	ldr	r2, [r7, #16]
 8001624:	4413      	add	r3, r2
 8001626:	3304      	adds	r3, #4
 8001628:	6879      	ldr	r1, [r7, #4]
 800162a:	4618      	mov	r0, r3
 800162c:	f005 fbba 	bl	8006da4 <strcpy>
  p_cli->cmd_list[index].cmd_func = p_func;
 8001630:	89fa      	ldrh	r2, [r7, #14]
 8001632:	6939      	ldr	r1, [r7, #16]
 8001634:	4613      	mov	r3, r2
 8001636:	009b      	lsls	r3, r3, #2
 8001638:	4413      	add	r3, r2
 800163a:	009b      	lsls	r3, r3, #2
 800163c:	440b      	add	r3, r1
 800163e:	f503 733f 	add.w	r3, r3, #764	; 0x2fc
 8001642:	683a      	ldr	r2, [r7, #0]
 8001644:	601a      	str	r2, [r3, #0]

  cliToUpper(p_cli->cmd_list[index].cmd_str);
 8001646:	89fa      	ldrh	r2, [r7, #14]
 8001648:	4613      	mov	r3, r2
 800164a:	009b      	lsls	r3, r3, #2
 800164c:	4413      	add	r3, r2
 800164e:	009b      	lsls	r3, r3, #2
 8001650:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 8001654:	693a      	ldr	r2, [r7, #16]
 8001656:	4413      	add	r3, r2
 8001658:	3304      	adds	r3, #4
 800165a:	4618      	mov	r0, r3
 800165c:	f7ff fef0 	bl	8001440 <cliToUpper>

  p_cli->cmd_count++;
 8001660:	693b      	ldr	r3, [r7, #16]
 8001662:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 8001666:	3301      	adds	r3, #1
 8001668:	b29a      	uxth	r2, r3
 800166a:	693b      	ldr	r3, [r7, #16]
 800166c:	f8a3 22e8 	strh.w	r2, [r3, #744]	; 0x2e8

  return ret;
 8001670:	7dfb      	ldrb	r3, [r7, #23]
}
 8001672:	4618      	mov	r0, r3
 8001674:	3718      	adds	r7, #24
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	20000390 	.word	0x20000390

08001680 <cliShowList>:

void cliShowList(cli_args_t *args)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b084      	sub	sp, #16
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  cli_t *p_cli = &cli_node;
 8001688:	4b15      	ldr	r3, [pc, #84]	; (80016e0 <cliShowList+0x60>)
 800168a:	60bb      	str	r3, [r7, #8]


  printf("\r\n");
 800168c:	4815      	ldr	r0, [pc, #84]	; (80016e4 <cliShowList+0x64>)
 800168e:	f005 fb81 	bl	8006d94 <puts>
  printf("---------- cmd list ---------\r\n");
 8001692:	4815      	ldr	r0, [pc, #84]	; (80016e8 <cliShowList+0x68>)
 8001694:	f005 fb7e 	bl	8006d94 <puts>

  for (int i=0; i<p_cli->cmd_count; i++)
 8001698:	2300      	movs	r3, #0
 800169a:	60fb      	str	r3, [r7, #12]
 800169c:	e012      	b.n	80016c4 <cliShowList+0x44>
  {
    printf(p_cli->cmd_list[i].cmd_str);
 800169e:	68fa      	ldr	r2, [r7, #12]
 80016a0:	4613      	mov	r3, r2
 80016a2:	009b      	lsls	r3, r3, #2
 80016a4:	4413      	add	r3, r2
 80016a6:	009b      	lsls	r3, r3, #2
 80016a8:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 80016ac:	68ba      	ldr	r2, [r7, #8]
 80016ae:	4413      	add	r3, r2
 80016b0:	3304      	adds	r3, #4
 80016b2:	4618      	mov	r0, r3
 80016b4:	f005 fad2 	bl	8006c5c <iprintf>
    printf("\r\n");
 80016b8:	480a      	ldr	r0, [pc, #40]	; (80016e4 <cliShowList+0x64>)
 80016ba:	f005 fb6b 	bl	8006d94 <puts>
  for (int i=0; i<p_cli->cmd_count; i++)
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	3301      	adds	r3, #1
 80016c2:	60fb      	str	r3, [r7, #12]
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 80016ca:	461a      	mov	r2, r3
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	4293      	cmp	r3, r2
 80016d0:	dbe5      	blt.n	800169e <cliShowList+0x1e>
  }

  printf("-----------------------------\r\n");
 80016d2:	4806      	ldr	r0, [pc, #24]	; (80016ec <cliShowList+0x6c>)
 80016d4:	f005 fb5e 	bl	8006d94 <puts>
}
 80016d8:	bf00      	nop
 80016da:	3710      	adds	r7, #16
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	20000390 	.word	0x20000390
 80016e4:	0800a0b0 	.word	0x0800a0b0
 80016e8:	0800a0b4 	.word	0x0800a0b4
 80016ec:	0800a0d4 	.word	0x0800a0d4

080016f0 <cliMemoryDump>:

void cliMemoryDump(cli_args_t *args)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b08c      	sub	sp, #48	; 0x30
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  int idx, size = 16;
 80016f8:	2310      	movs	r3, #16
 80016fa:	62bb      	str	r3, [r7, #40]	; 0x28
  unsigned int *addr;
  int idx1, i;
  unsigned int *ascptr;
  unsigned char asc[4];

  int    argc = args->argc;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	881b      	ldrh	r3, [r3, #0]
 8001700:	617b      	str	r3, [r7, #20]
  char **argv = args->argv;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	613b      	str	r3, [r7, #16]

  if(args->argc < 1)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	881b      	ldrh	r3, [r3, #0]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d103      	bne.n	8001718 <cliMemoryDump+0x28>
  {
    cliPrintf(">> md addr [size] \n");
 8001710:	4841      	ldr	r0, [pc, #260]	; (8001818 <cliMemoryDump+0x128>)
 8001712:	f7ff fe71 	bl	80013f8 <cliPrintf>
 8001716:	e07c      	b.n	8001812 <cliMemoryDump+0x122>
    return;
  }

  if(argc > 1)
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	2b01      	cmp	r3, #1
 800171c:	dd09      	ble.n	8001732 <cliMemoryDump+0x42>
  {
    size = (int)strtoul((const char * ) argv[1], (char **)NULL, (int) 0);
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	3304      	adds	r3, #4
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	2200      	movs	r2, #0
 8001726:	2100      	movs	r1, #0
 8001728:	4618      	mov	r0, r3
 800172a:	f006 fa21 	bl	8007b70 <strtoul>
 800172e:	4603      	mov	r3, r0
 8001730:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  addr   = (unsigned int *)strtoul((const char * ) argv[0], (char **)NULL, (int) 0);
 8001732:	693b      	ldr	r3, [r7, #16]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	2200      	movs	r2, #0
 8001738:	2100      	movs	r1, #0
 800173a:	4618      	mov	r0, r3
 800173c:	f006 fa18 	bl	8007b70 <strtoul>
 8001740:	4603      	mov	r3, r0
 8001742:	627b      	str	r3, [r7, #36]	; 0x24
  ascptr = (unsigned int *)addr;
 8001744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001746:	61bb      	str	r3, [r7, #24]

  cliPrintf("\r\n");
 8001748:	4834      	ldr	r0, [pc, #208]	; (800181c <cliMemoryDump+0x12c>)
 800174a:	f7ff fe55 	bl	80013f8 <cliPrintf>
  for (idx = 0; idx<size; idx++)
 800174e:	2300      	movs	r3, #0
 8001750:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001752:	e05a      	b.n	800180a <cliMemoryDump+0x11a>
  {
    if((idx%4) == 0)
 8001754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001756:	f003 0303 	and.w	r3, r3, #3
 800175a:	2b00      	cmp	r3, #0
 800175c:	d104      	bne.n	8001768 <cliMemoryDump+0x78>
    {
      printf("   0x%08X: ", (unsigned int)addr);
 800175e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001760:	4619      	mov	r1, r3
 8001762:	482f      	ldr	r0, [pc, #188]	; (8001820 <cliMemoryDump+0x130>)
 8001764:	f005 fa7a 	bl	8006c5c <iprintf>
    }
    printf(" 0x%08X", *(addr));
 8001768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4619      	mov	r1, r3
 800176e:	482d      	ldr	r0, [pc, #180]	; (8001824 <cliMemoryDump+0x134>)
 8001770:	f005 fa74 	bl	8006c5c <iprintf>

    if ((idx%4) == 3)
 8001774:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001776:	425a      	negs	r2, r3
 8001778:	f003 0303 	and.w	r3, r3, #3
 800177c:	f002 0203 	and.w	r2, r2, #3
 8001780:	bf58      	it	pl
 8001782:	4253      	negpl	r3, r2
 8001784:	2b03      	cmp	r3, #3
 8001786:	d13a      	bne.n	80017fe <cliMemoryDump+0x10e>
    {
      for (idx1= 0; idx1< 4; idx1++)
 8001788:	2300      	movs	r3, #0
 800178a:	623b      	str	r3, [r7, #32]
 800178c:	e031      	b.n	80017f2 <cliMemoryDump+0x102>
 800178e:	69bb      	ldr	r3, [r7, #24]
 8001790:	681b      	ldr	r3, [r3, #0]
      {
        memcpy((char *)asc, (char *)ascptr, 4);
 8001792:	60fb      	str	r3, [r7, #12]
		if(idx1 == 0)
 8001794:	6a3b      	ldr	r3, [r7, #32]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d102      	bne.n	80017a0 <cliMemoryDump+0xb0>
		{
	       printf("  |");
 800179a:	4823      	ldr	r0, [pc, #140]	; (8001828 <cliMemoryDump+0x138>)
 800179c:	f005 fa5e 	bl	8006c5c <iprintf>
		}
        for (i=0;i<4;i++)
 80017a0:	2300      	movs	r3, #0
 80017a2:	61fb      	str	r3, [r7, #28]
 80017a4:	e01c      	b.n	80017e0 <cliMemoryDump+0xf0>
        {
           if (asc[i] > 0x1f && asc[i] < 0x7f)
 80017a6:	f107 020c 	add.w	r2, r7, #12
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	4413      	add	r3, r2
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	2b1f      	cmp	r3, #31
 80017b2:	d90f      	bls.n	80017d4 <cliMemoryDump+0xe4>
 80017b4:	f107 020c 	add.w	r2, r7, #12
 80017b8:	69fb      	ldr	r3, [r7, #28]
 80017ba:	4413      	add	r3, r2
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	2b7e      	cmp	r3, #126	; 0x7e
 80017c0:	d808      	bhi.n	80017d4 <cliMemoryDump+0xe4>
          {
            printf("%c", asc[i]);
 80017c2:	f107 020c 	add.w	r2, r7, #12
 80017c6:	69fb      	ldr	r3, [r7, #28]
 80017c8:	4413      	add	r3, r2
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	4618      	mov	r0, r3
 80017ce:	f005 fa5d 	bl	8006c8c <putchar>
 80017d2:	e002      	b.n	80017da <cliMemoryDump+0xea>
          }
          else
          {
            printf(".");
 80017d4:	202e      	movs	r0, #46	; 0x2e
 80017d6:	f005 fa59 	bl	8006c8c <putchar>
        for (i=0;i<4;i++)
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	3301      	adds	r3, #1
 80017de:	61fb      	str	r3, [r7, #28]
 80017e0:	69fb      	ldr	r3, [r7, #28]
 80017e2:	2b03      	cmp	r3, #3
 80017e4:	dddf      	ble.n	80017a6 <cliMemoryDump+0xb6>
          }
        }
        ascptr+=1;
 80017e6:	69bb      	ldr	r3, [r7, #24]
 80017e8:	3304      	adds	r3, #4
 80017ea:	61bb      	str	r3, [r7, #24]
      for (idx1= 0; idx1< 4; idx1++)
 80017ec:	6a3b      	ldr	r3, [r7, #32]
 80017ee:	3301      	adds	r3, #1
 80017f0:	623b      	str	r3, [r7, #32]
 80017f2:	6a3b      	ldr	r3, [r7, #32]
 80017f4:	2b03      	cmp	r3, #3
 80017f6:	ddca      	ble.n	800178e <cliMemoryDump+0x9e>
      }
      printf("|\r\n");
 80017f8:	480c      	ldr	r0, [pc, #48]	; (800182c <cliMemoryDump+0x13c>)
 80017fa:	f005 facb 	bl	8006d94 <puts>
    }
    addr++;
 80017fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001800:	3304      	adds	r3, #4
 8001802:	627b      	str	r3, [r7, #36]	; 0x24
  for (idx = 0; idx<size; idx++)
 8001804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001806:	3301      	adds	r3, #1
 8001808:	62fb      	str	r3, [r7, #44]	; 0x2c
 800180a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800180c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800180e:	429a      	cmp	r2, r3
 8001810:	dba0      	blt.n	8001754 <cliMemoryDump+0x64>
  }
}
 8001812:	3730      	adds	r7, #48	; 0x30
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	0800a0f4 	.word	0x0800a0f4
 800181c:	0800a0ac 	.word	0x0800a0ac
 8001820:	0800a108 	.word	0x0800a108
 8001824:	0800a114 	.word	0x0800a114
 8001828:	0800a11c 	.word	0x0800a11c
 800182c:	0800a120 	.word	0x0800a120

08001830 <flashInit>:
static bool flashInSector(uint16_t sector_num, uint32_t addr, uint32_t length);



bool flashInit(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
  for (int i=0; i<FLASH_SECTOR_MAX; i++)
 8001836:	2300      	movs	r3, #0
 8001838:	607b      	str	r3, [r7, #4]
 800183a:	e012      	b.n	8001862 <flashInit+0x32>
  {
    flash_tbl[i].addr   = 0x8000000 + i*1024;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001842:	029b      	lsls	r3, r3, #10
 8001844:	4619      	mov	r1, r3
 8001846:	4a0d      	ldr	r2, [pc, #52]	; (800187c <flashInit+0x4c>)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
    flash_tbl[i].length = 1024;
 800184e:	4a0b      	ldr	r2, [pc, #44]	; (800187c <flashInit+0x4c>)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	00db      	lsls	r3, r3, #3
 8001854:	4413      	add	r3, r2
 8001856:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800185a:	605a      	str	r2, [r3, #4]
  for (int i=0; i<FLASH_SECTOR_MAX; i++)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	3301      	adds	r3, #1
 8001860:	607b      	str	r3, [r7, #4]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2b07      	cmp	r3, #7
 8001866:	dde9      	ble.n	800183c <flashInit+0xc>
  }

  cliAdd("flash", cliFlash);
 8001868:	4905      	ldr	r1, [pc, #20]	; (8001880 <flashInit+0x50>)
 800186a:	4806      	ldr	r0, [pc, #24]	; (8001884 <flashInit+0x54>)
 800186c:	f7ff febe 	bl	80015ec <cliAdd>

  return true;
 8001870:	2301      	movs	r3, #1
}
 8001872:	4618      	mov	r0, r3
 8001874:	3708      	adds	r7, #8
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	20000200 	.word	0x20000200
 8001880:	08001b31 	.word	0x08001b31
 8001884:	0800a12c 	.word	0x0800a12c

08001888 <flashErase>:

bool flashErase(uint32_t addr, uint32_t length)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b088      	sub	sp, #32
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	6039      	str	r1, [r7, #0]
  bool ret = false;
 8001892:	2300      	movs	r3, #0
 8001894:	77fb      	strb	r3, [r7, #31]
  uint32_t page_error=0;
 8001896:	2300      	movs	r3, #0
 8001898:	60fb      	str	r3, [r7, #12]

  int16_t  start_sector_num = -1;
 800189a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800189e:	83bb      	strh	r3, [r7, #28]
  uint32_t sector_count = 0;
 80018a0:	2300      	movs	r3, #0
 80018a2:	61bb      	str	r3, [r7, #24]

  uint32_t FirstSector = 0, NbOfSectors = 0;
 80018a4:	2300      	movs	r3, #0
 80018a6:	617b      	str	r3, [r7, #20]
 80018a8:	2300      	movs	r3, #0
 80018aa:	613b      	str	r3, [r7, #16]
#endif

 // if (sector_count > 0)
  //{

    ret = HAL_FLASH_Unlock();
 80018ac:	f002 f966 	bl	8003b7c <HAL_FLASH_Unlock>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	bf14      	ite	ne
 80018b6:	2301      	movne	r3, #1
 80018b8:	2300      	moveq	r3, #0
 80018ba:	77fb      	strb	r3, [r7, #31]
    ret = HAL_FLASH_OB_Unlock();
 80018bc:	f002 f990 	bl	8003be0 <HAL_FLASH_OB_Unlock>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	bf14      	ite	ne
 80018c6:	2301      	movne	r3, #1
 80018c8:	2300      	moveq	r3, #0
 80018ca:	77fb      	strb	r3, [r7, #31]
    /* Get the Dual bank configuration status */
    HAL_FLASHEx_OBGetConfig(&OBInit);
 80018cc:	4821      	ldr	r0, [pc, #132]	; (8001954 <flashErase+0xcc>)
 80018ce:	f002 fb43 	bl	8003f58 <HAL_FLASHEx_OBGetConfig>

    if((OBInit.USERConfig & OB_NDBANK_SINGLE_BANK) == OB_NDBANK_DUAL_BANK)
 80018d2:	4b20      	ldr	r3, [pc, #128]	; (8001954 <flashErase+0xcc>)
 80018d4:	695b      	ldr	r3, [r3, #20]
 80018d6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d102      	bne.n	80018e4 <flashErase+0x5c>
    {
  	  printf("Single Bank Flash init Ok\r\n");
 80018de:	481e      	ldr	r0, [pc, #120]	; (8001958 <flashErase+0xd0>)
 80018e0:	f005 fa58 	bl	8006d94 <puts>
    }

    /* Get the number of sector to erase from 1st sector*/

    FirstSector = GetSector(addr);
 80018e4:	6878      	ldr	r0, [r7, #4]
 80018e6:	f000 f885 	bl	80019f4 <GetSector>
 80018ea:	6178      	str	r0, [r7, #20]
    NbOfSectors = GetSector(addr) - FirstSector + 1;
 80018ec:	6878      	ldr	r0, [r7, #4]
 80018ee:	f000 f881 	bl	80019f4 <GetSector>
 80018f2:	4602      	mov	r2, r0
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	1ad3      	subs	r3, r2, r3
 80018f8:	3301      	adds	r3, #1
 80018fa:	613b      	str	r3, [r7, #16]

    printf("FirstSector : %d    ",FirstSector);
 80018fc:	6979      	ldr	r1, [r7, #20]
 80018fe:	4817      	ldr	r0, [pc, #92]	; (800195c <flashErase+0xd4>)
 8001900:	f005 f9ac 	bl	8006c5c <iprintf>
    printf("NbOfSectors : %d\r\n",NbOfSectors);
 8001904:	6939      	ldr	r1, [r7, #16]
 8001906:	4816      	ldr	r0, [pc, #88]	; (8001960 <flashErase+0xd8>)
 8001908:	f005 f9a8 	bl	8006c5c <iprintf>

    init.TypeErase      = FLASH_TYPEERASE_SECTORS;
 800190c:	4b15      	ldr	r3, [pc, #84]	; (8001964 <flashErase+0xdc>)
 800190e:	2200      	movs	r2, #0
 8001910:	601a      	str	r2, [r3, #0]
    init.VoltageRange   = FLASH_VOLTAGE_RANGE_3; // FLASH_BANK_1;
 8001912:	4b14      	ldr	r3, [pc, #80]	; (8001964 <flashErase+0xdc>)
 8001914:	2202      	movs	r2, #2
 8001916:	611a      	str	r2, [r3, #16]
    init.Sector 		= FirstSector; //   
 8001918:	4a12      	ldr	r2, [pc, #72]	; (8001964 <flashErase+0xdc>)
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	6093      	str	r3, [r2, #8]
    init.NbSectors      = NbOfSectors; //   
 800191e:	4a11      	ldr	r2, [pc, #68]	; (8001964 <flashErase+0xdc>)
 8001920:	693b      	ldr	r3, [r7, #16]
 8001922:	60d3      	str	r3, [r2, #12]

    status = HAL_FLASHEx_Erase(&init, &page_error);
 8001924:	f107 030c 	add.w	r3, r7, #12
 8001928:	4619      	mov	r1, r3
 800192a:	480e      	ldr	r0, [pc, #56]	; (8001964 <flashErase+0xdc>)
 800192c:	f002 faa4 	bl	8003e78 <HAL_FLASHEx_Erase>
 8001930:	4603      	mov	r3, r0
 8001932:	461a      	mov	r2, r3
 8001934:	4b0c      	ldr	r3, [pc, #48]	; (8001968 <flashErase+0xe0>)
 8001936:	701a      	strb	r2, [r3, #0]
    if (status == HAL_OK)
 8001938:	4b0b      	ldr	r3, [pc, #44]	; (8001968 <flashErase+0xe0>)
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d101      	bne.n	8001944 <flashErase+0xbc>
    {
      ret = true;
 8001940:	2301      	movs	r3, #1
 8001942:	77fb      	strb	r3, [r7, #31]
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();

    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
    __HAL_FLASH_DATA_CACHE_ENABLE();
*/
    HAL_FLASH_Lock();
 8001944:	f002 f93c 	bl	8003bc0 <HAL_FLASH_Lock>
//  }

  return ret;
 8001948:	7ffb      	ldrb	r3, [r7, #31]
}
 800194a:	4618      	mov	r0, r3
 800194c:	3720      	adds	r7, #32
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	200007e8 	.word	0x200007e8
 8001958:	0800a134 	.word	0x0800a134
 800195c:	0800a150 	.word	0x0800a150
 8001960:	0800a168 	.word	0x0800a168
 8001964:	200007d4 	.word	0x200007d4
 8001968:	20000808 	.word	0x20000808

0800196c <flashWrite>:

bool flashWrite(uint32_t addr, uint8_t *p_data, uint32_t length)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b088      	sub	sp, #32
 8001970:	af00      	add	r7, sp, #0
 8001972:	60f8      	str	r0, [r7, #12]
 8001974:	60b9      	str	r1, [r7, #8]
 8001976:	607a      	str	r2, [r7, #4]
  bool ret = true;
 8001978:	2301      	movs	r3, #1
 800197a:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status;


  if (addr%2 != 0)
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	f003 0301 	and.w	r3, r3, #1
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <flashWrite+0x1e>
  {
    return false;
 8001986:	2300      	movs	r3, #0
 8001988:	e030      	b.n	80019ec <flashWrite+0x80>
  }

  HAL_FLASH_Unlock();
 800198a:	f002 f8f7 	bl	8003b7c <HAL_FLASH_Unlock>

  for (int i=0; i<length; i+=2)
 800198e:	2300      	movs	r3, #0
 8001990:	61bb      	str	r3, [r7, #24]
 8001992:	e024      	b.n	80019de <flashWrite+0x72>
  {
    uint16_t data;

    data  = p_data[i+0] << 0;
 8001994:	69bb      	ldr	r3, [r7, #24]
 8001996:	68ba      	ldr	r2, [r7, #8]
 8001998:	4413      	add	r3, r2
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	82fb      	strh	r3, [r7, #22]
    data |= p_data[i+1] << 8;
 800199e:	69bb      	ldr	r3, [r7, #24]
 80019a0:	3301      	adds	r3, #1
 80019a2:	68ba      	ldr	r2, [r7, #8]
 80019a4:	4413      	add	r3, r2
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	021b      	lsls	r3, r3, #8
 80019aa:	b21a      	sxth	r2, r3
 80019ac:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80019b0:	4313      	orrs	r3, r2
 80019b2:	b21b      	sxth	r3, r3
 80019b4:	82fb      	strh	r3, [r7, #22]

    status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, addr + i, (uint64_t)data);
 80019b6:	69ba      	ldr	r2, [r7, #24]
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	18d1      	adds	r1, r2, r3
 80019bc:	8afa      	ldrh	r2, [r7, #22]
 80019be:	f04f 0300 	mov.w	r3, #0
 80019c2:	2001      	movs	r0, #1
 80019c4:	f002 f87e 	bl	8003ac4 <HAL_FLASH_Program>
 80019c8:	4603      	mov	r3, r0
 80019ca:	757b      	strb	r3, [r7, #21]
    if (status != HAL_OK)
 80019cc:	7d7b      	ldrb	r3, [r7, #21]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d002      	beq.n	80019d8 <flashWrite+0x6c>
    {
      ret = false;
 80019d2:	2300      	movs	r3, #0
 80019d4:	77fb      	strb	r3, [r7, #31]
      break;
 80019d6:	e006      	b.n	80019e6 <flashWrite+0x7a>
  for (int i=0; i<length; i+=2)
 80019d8:	69bb      	ldr	r3, [r7, #24]
 80019da:	3302      	adds	r3, #2
 80019dc:	61bb      	str	r3, [r7, #24]
 80019de:	69bb      	ldr	r3, [r7, #24]
 80019e0:	687a      	ldr	r2, [r7, #4]
 80019e2:	429a      	cmp	r2, r3
 80019e4:	d8d6      	bhi.n	8001994 <flashWrite+0x28>
    }
  }

  HAL_FLASH_Lock();
 80019e6:	f002 f8eb 	bl	8003bc0 <HAL_FLASH_Lock>

  return ret;
 80019ea:	7ffb      	ldrb	r3, [r7, #31]
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	3720      	adds	r7, #32
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}

080019f4 <GetSector>:
}



static uint32_t GetSector(uint32_t Address)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b085      	sub	sp, #20
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  uint32_t sector = 0;
 80019fc:	2300      	movs	r3, #0
 80019fe:	60fb      	str	r3, [r7, #12]

  if((Address < ADDR_FLASH_SECTOR_1) && (Address >= ADDR_FLASH_SECTOR_0))
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	4a40      	ldr	r2, [pc, #256]	; (8001b04 <GetSector+0x110>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d206      	bcs.n	8001a16 <GetSector+0x22>
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001a0e:	d302      	bcc.n	8001a16 <GetSector+0x22>
  {
    sector = FLASH_SECTOR_0;
 8001a10:	2300      	movs	r3, #0
 8001a12:	60fb      	str	r3, [r7, #12]
 8001a14:	e06f      	b.n	8001af6 <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_2) && (Address >= ADDR_FLASH_SECTOR_1))
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4a3b      	ldr	r2, [pc, #236]	; (8001b08 <GetSector+0x114>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d206      	bcs.n	8001a2c <GetSector+0x38>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	4a38      	ldr	r2, [pc, #224]	; (8001b04 <GetSector+0x110>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d302      	bcc.n	8001a2c <GetSector+0x38>
  {
    sector = FLASH_SECTOR_1;
 8001a26:	2301      	movs	r3, #1
 8001a28:	60fb      	str	r3, [r7, #12]
 8001a2a:	e064      	b.n	8001af6 <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_3) && (Address >= ADDR_FLASH_SECTOR_2))
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	4a37      	ldr	r2, [pc, #220]	; (8001b0c <GetSector+0x118>)
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d206      	bcs.n	8001a42 <GetSector+0x4e>
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	4a34      	ldr	r2, [pc, #208]	; (8001b08 <GetSector+0x114>)
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d302      	bcc.n	8001a42 <GetSector+0x4e>
  {
    sector = FLASH_SECTOR_2;
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	60fb      	str	r3, [r7, #12]
 8001a40:	e059      	b.n	8001af6 <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_4) && (Address >= ADDR_FLASH_SECTOR_3))
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	4a32      	ldr	r2, [pc, #200]	; (8001b10 <GetSector+0x11c>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d806      	bhi.n	8001a58 <GetSector+0x64>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4a2f      	ldr	r2, [pc, #188]	; (8001b0c <GetSector+0x118>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d302      	bcc.n	8001a58 <GetSector+0x64>
  {
    sector = FLASH_SECTOR_3;
 8001a52:	2303      	movs	r3, #3
 8001a54:	60fb      	str	r3, [r7, #12]
 8001a56:	e04e      	b.n	8001af6 <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_5) && (Address >= ADDR_FLASH_SECTOR_4))
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	4a2e      	ldr	r2, [pc, #184]	; (8001b14 <GetSector+0x120>)
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d806      	bhi.n	8001a6e <GetSector+0x7a>
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	4a2b      	ldr	r2, [pc, #172]	; (8001b10 <GetSector+0x11c>)
 8001a64:	4293      	cmp	r3, r2
 8001a66:	d902      	bls.n	8001a6e <GetSector+0x7a>
  {
    sector = FLASH_SECTOR_4;
 8001a68:	2304      	movs	r3, #4
 8001a6a:	60fb      	str	r3, [r7, #12]
 8001a6c:	e043      	b.n	8001af6 <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_6) && (Address >= ADDR_FLASH_SECTOR_5))
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	4a29      	ldr	r2, [pc, #164]	; (8001b18 <GetSector+0x124>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d806      	bhi.n	8001a84 <GetSector+0x90>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	4a26      	ldr	r2, [pc, #152]	; (8001b14 <GetSector+0x120>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d902      	bls.n	8001a84 <GetSector+0x90>
  {
    sector = FLASH_SECTOR_5;
 8001a7e:	2305      	movs	r3, #5
 8001a80:	60fb      	str	r3, [r7, #12]
 8001a82:	e038      	b.n	8001af6 <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_7) && (Address >= ADDR_FLASH_SECTOR_6))
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	4a25      	ldr	r2, [pc, #148]	; (8001b1c <GetSector+0x128>)
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d806      	bhi.n	8001a9a <GetSector+0xa6>
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	4a22      	ldr	r2, [pc, #136]	; (8001b18 <GetSector+0x124>)
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d902      	bls.n	8001a9a <GetSector+0xa6>
  {
    sector = FLASH_SECTOR_6;
 8001a94:	2306      	movs	r3, #6
 8001a96:	60fb      	str	r3, [r7, #12]
 8001a98:	e02d      	b.n	8001af6 <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_8) && (Address >= ADDR_FLASH_SECTOR_7))
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	4a20      	ldr	r2, [pc, #128]	; (8001b20 <GetSector+0x12c>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d806      	bhi.n	8001ab0 <GetSector+0xbc>
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	4a1d      	ldr	r2, [pc, #116]	; (8001b1c <GetSector+0x128>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d902      	bls.n	8001ab0 <GetSector+0xbc>
  {
    sector = FLASH_SECTOR_7;
 8001aaa:	2307      	movs	r3, #7
 8001aac:	60fb      	str	r3, [r7, #12]
 8001aae:	e022      	b.n	8001af6 <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_9) && (Address >= ADDR_FLASH_SECTOR_8))
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	4a1c      	ldr	r2, [pc, #112]	; (8001b24 <GetSector+0x130>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d806      	bhi.n	8001ac6 <GetSector+0xd2>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	4a19      	ldr	r2, [pc, #100]	; (8001b20 <GetSector+0x12c>)
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d902      	bls.n	8001ac6 <GetSector+0xd2>
  {
    sector = FLASH_SECTOR_8;
 8001ac0:	2308      	movs	r3, #8
 8001ac2:	60fb      	str	r3, [r7, #12]
 8001ac4:	e017      	b.n	8001af6 <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_10) && (Address >= ADDR_FLASH_SECTOR_9))
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4a17      	ldr	r2, [pc, #92]	; (8001b28 <GetSector+0x134>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d806      	bhi.n	8001adc <GetSector+0xe8>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	4a14      	ldr	r2, [pc, #80]	; (8001b24 <GetSector+0x130>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d902      	bls.n	8001adc <GetSector+0xe8>
  {
    sector = FLASH_SECTOR_9;
 8001ad6:	2309      	movs	r3, #9
 8001ad8:	60fb      	str	r3, [r7, #12]
 8001ada:	e00c      	b.n	8001af6 <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_11) && (Address >= ADDR_FLASH_SECTOR_10))
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	4a13      	ldr	r2, [pc, #76]	; (8001b2c <GetSector+0x138>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d806      	bhi.n	8001af2 <GetSector+0xfe>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	4a10      	ldr	r2, [pc, #64]	; (8001b28 <GetSector+0x134>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d902      	bls.n	8001af2 <GetSector+0xfe>
  {
    sector = FLASH_SECTOR_10;
 8001aec:	230a      	movs	r3, #10
 8001aee:	60fb      	str	r3, [r7, #12]
 8001af0:	e001      	b.n	8001af6 <GetSector+0x102>
    sector = FLASH_SECTOR_23;
  }
#else
  else /* (Address < FLASH_END_ADDR) && (Address >= ADDR_FLASH_SECTOR_11) */
  {
    sector = FLASH_SECTOR_11;
 8001af2:	230b      	movs	r3, #11
 8001af4:	60fb      	str	r3, [r7, #12]
  }
#endif /* DUAL_BANK */
  return sector;
 8001af6:	68fb      	ldr	r3, [r7, #12]
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	3714      	adds	r7, #20
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr
 8001b04:	08004000 	.word	0x08004000
 8001b08:	08008000 	.word	0x08008000
 8001b0c:	0800c000 	.word	0x0800c000
 8001b10:	0800ffff 	.word	0x0800ffff
 8001b14:	0801ffff 	.word	0x0801ffff
 8001b18:	0803ffff 	.word	0x0803ffff
 8001b1c:	0805ffff 	.word	0x0805ffff
 8001b20:	0807ffff 	.word	0x0807ffff
 8001b24:	0809ffff 	.word	0x0809ffff
 8001b28:	080bffff 	.word	0x080bffff
 8001b2c:	080dffff 	.word	0x080dffff

08001b30 <cliFlash>:




void cliFlash(cli_args_t *args)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b08c      	sub	sp, #48	; 0x30
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f



  if (args->argc == 1 && args->isStr(0, "info") == true)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	881b      	ldrh	r3, [r3, #0]
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	d121      	bne.n	8001b8a <cliFlash+0x5a>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	695b      	ldr	r3, [r3, #20]
 8001b4a:	495c      	ldr	r1, [pc, #368]	; (8001cbc <cliFlash+0x18c>)
 8001b4c:	2000      	movs	r0, #0
 8001b4e:	4798      	blx	r3
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d019      	beq.n	8001b8a <cliFlash+0x5a>
  {
    for (int i=0; i<FLASH_SECTOR_MAX; i++)
 8001b56:	2300      	movs	r3, #0
 8001b58:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b5a:	e010      	b.n	8001b7e <cliFlash+0x4e>
    {
      cliPrintf("0x%X : %dKB\r\n", flash_tbl[i].addr, flash_tbl[i].length/1024);
 8001b5c:	4a58      	ldr	r2, [pc, #352]	; (8001cc0 <cliFlash+0x190>)
 8001b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b60:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8001b64:	4a56      	ldr	r2, [pc, #344]	; (8001cc0 <cliFlash+0x190>)
 8001b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b68:	00db      	lsls	r3, r3, #3
 8001b6a:	4413      	add	r3, r2
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	0a9b      	lsrs	r3, r3, #10
 8001b70:	461a      	mov	r2, r3
 8001b72:	4854      	ldr	r0, [pc, #336]	; (8001cc4 <cliFlash+0x194>)
 8001b74:	f7ff fc40 	bl	80013f8 <cliPrintf>
    for (int i=0; i<FLASH_SECTOR_MAX; i++)
 8001b78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b7a:	3301      	adds	r3, #1
 8001b7c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b80:	2b07      	cmp	r3, #7
 8001b82:	ddeb      	ble.n	8001b5c <cliFlash+0x2c>
    }

    ret = true;
 8001b84:	2301      	movs	r3, #1
 8001b86:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  if (args->argc == 3 && args->isStr(0, "read") == true)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	881b      	ldrh	r3, [r3, #0]
 8001b8e:	2b03      	cmp	r3, #3
 8001b90:	d12b      	bne.n	8001bea <cliFlash+0xba>
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	695b      	ldr	r3, [r3, #20]
 8001b96:	494c      	ldr	r1, [pc, #304]	; (8001cc8 <cliFlash+0x198>)
 8001b98:	2000      	movs	r0, #0
 8001b9a:	4798      	blx	r3
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d023      	beq.n	8001bea <cliFlash+0xba>
  {
    uint32_t addr;
    uint32_t length;

    addr   = (uint32_t)args->getData(1);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	689b      	ldr	r3, [r3, #8]
 8001ba6:	2001      	movs	r0, #1
 8001ba8:	4798      	blx	r3
 8001baa:	4603      	mov	r3, r0
 8001bac:	623b      	str	r3, [r7, #32]
    length = (uint32_t)args->getData(2);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	689b      	ldr	r3, [r3, #8]
 8001bb2:	2002      	movs	r0, #2
 8001bb4:	4798      	blx	r3
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	61fb      	str	r3, [r7, #28]

    for (int i=0; i<length; i++)
 8001bba:	2300      	movs	r3, #0
 8001bbc:	627b      	str	r3, [r7, #36]	; 0x24
 8001bbe:	e00d      	b.n	8001bdc <cliFlash+0xac>
    {
      cliPrintf("0x%X : 0x%X\r\n", addr+i, *((uint8_t *)(addr+i)));
 8001bc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001bc2:	6a3b      	ldr	r3, [r7, #32]
 8001bc4:	18d1      	adds	r1, r2, r3
 8001bc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001bc8:	6a3b      	ldr	r3, [r7, #32]
 8001bca:	4413      	add	r3, r2
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	461a      	mov	r2, r3
 8001bd0:	483e      	ldr	r0, [pc, #248]	; (8001ccc <cliFlash+0x19c>)
 8001bd2:	f7ff fc11 	bl	80013f8 <cliPrintf>
    for (int i=0; i<length; i++)
 8001bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd8:	3301      	adds	r3, #1
 8001bda:	627b      	str	r3, [r7, #36]	; 0x24
 8001bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bde:	69fa      	ldr	r2, [r7, #28]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d8ed      	bhi.n	8001bc0 <cliFlash+0x90>
    }

    ret = true;
 8001be4:	2301      	movs	r3, #1
 8001be6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  if (args->argc == 3 && args->isStr(0, "erase") == true)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	881b      	ldrh	r3, [r3, #0]
 8001bee:	2b03      	cmp	r3, #3
 8001bf0:	d121      	bne.n	8001c36 <cliFlash+0x106>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	695b      	ldr	r3, [r3, #20]
 8001bf6:	4936      	ldr	r1, [pc, #216]	; (8001cd0 <cliFlash+0x1a0>)
 8001bf8:	2000      	movs	r0, #0
 8001bfa:	4798      	blx	r3
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d019      	beq.n	8001c36 <cliFlash+0x106>
  {
    uint32_t addr;
    uint32_t length;

    addr   = (uint32_t)args->getData(1);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	689b      	ldr	r3, [r3, #8]
 8001c06:	2001      	movs	r0, #1
 8001c08:	4798      	blx	r3
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	61bb      	str	r3, [r7, #24]
    length = (uint32_t)args->getData(2);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	2002      	movs	r0, #2
 8001c14:	4798      	blx	r3
 8001c16:	4603      	mov	r3, r0
 8001c18:	617b      	str	r3, [r7, #20]

    if (flashErase(addr, length) == true)
 8001c1a:	6979      	ldr	r1, [r7, #20]
 8001c1c:	69b8      	ldr	r0, [r7, #24]
 8001c1e:	f7ff fe33 	bl	8001888 <flashErase>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d003      	beq.n	8001c30 <cliFlash+0x100>
    {
      cliPrintf("Erase OK\r\n");
 8001c28:	482a      	ldr	r0, [pc, #168]	; (8001cd4 <cliFlash+0x1a4>)
 8001c2a:	f7ff fbe5 	bl	80013f8 <cliPrintf>
 8001c2e:	e002      	b.n	8001c36 <cliFlash+0x106>
    }
    else
    {
      cliPrintf("Erase Fail\r\n");
 8001c30:	4829      	ldr	r0, [pc, #164]	; (8001cd8 <cliFlash+0x1a8>)
 8001c32:	f7ff fbe1 	bl	80013f8 <cliPrintf>
    }
  }

  if (args->argc == 3 && args->isStr(0, "write") == true)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	881b      	ldrh	r3, [r3, #0]
 8001c3a:	2b03      	cmp	r3, #3
 8001c3c:	d127      	bne.n	8001c8e <cliFlash+0x15e>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	695b      	ldr	r3, [r3, #20]
 8001c42:	4926      	ldr	r1, [pc, #152]	; (8001cdc <cliFlash+0x1ac>)
 8001c44:	2000      	movs	r0, #0
 8001c46:	4798      	blx	r3
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d01f      	beq.n	8001c8e <cliFlash+0x15e>
  {
    uint32_t addr;
    uint32_t data;

    addr   = (uint32_t)args->getData(1);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	2001      	movs	r0, #1
 8001c54:	4798      	blx	r3
 8001c56:	4603      	mov	r3, r0
 8001c58:	613b      	str	r3, [r7, #16]
    data   = (uint32_t)args->getData(2);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	2002      	movs	r0, #2
 8001c60:	4798      	blx	r3
 8001c62:	4603      	mov	r3, r0
 8001c64:	60fb      	str	r3, [r7, #12]

    if (flashWrite(addr, (uint8_t *)&data, 4) == true)
 8001c66:	f107 030c 	add.w	r3, r7, #12
 8001c6a:	2204      	movs	r2, #4
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	6938      	ldr	r0, [r7, #16]
 8001c70:	f7ff fe7c 	bl	800196c <flashWrite>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d003      	beq.n	8001c82 <cliFlash+0x152>
    {
      cliPrintf("Write OK\r\n");
 8001c7a:	4819      	ldr	r0, [pc, #100]	; (8001ce0 <cliFlash+0x1b0>)
 8001c7c:	f7ff fbbc 	bl	80013f8 <cliPrintf>
 8001c80:	e002      	b.n	8001c88 <cliFlash+0x158>
    }
    else
    {
      cliPrintf("Write Fail\r\n");
 8001c82:	4818      	ldr	r0, [pc, #96]	; (8001ce4 <cliFlash+0x1b4>)
 8001c84:	f7ff fbb8 	bl	80013f8 <cliPrintf>
    }

    ret = true;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  if (ret != true)
 8001c8e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001c92:	f083 0301 	eor.w	r3, r3, #1
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d00b      	beq.n	8001cb4 <cliFlash+0x184>
  {
    cliPrintf("flash info\r\n");
 8001c9c:	4812      	ldr	r0, [pc, #72]	; (8001ce8 <cliFlash+0x1b8>)
 8001c9e:	f7ff fbab 	bl	80013f8 <cliPrintf>
    cliPrintf("flash read  addr length\r\n");
 8001ca2:	4812      	ldr	r0, [pc, #72]	; (8001cec <cliFlash+0x1bc>)
 8001ca4:	f7ff fba8 	bl	80013f8 <cliPrintf>
    cliPrintf("flash erase addr length\r\n");
 8001ca8:	4811      	ldr	r0, [pc, #68]	; (8001cf0 <cliFlash+0x1c0>)
 8001caa:	f7ff fba5 	bl	80013f8 <cliPrintf>
    cliPrintf("flash write addr data\r\n");
 8001cae:	4811      	ldr	r0, [pc, #68]	; (8001cf4 <cliFlash+0x1c4>)
 8001cb0:	f7ff fba2 	bl	80013f8 <cliPrintf>
  }
}
 8001cb4:	bf00      	nop
 8001cb6:	3730      	adds	r7, #48	; 0x30
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	0800a18c 	.word	0x0800a18c
 8001cc0:	20000200 	.word	0x20000200
 8001cc4:	0800a194 	.word	0x0800a194
 8001cc8:	0800a1a4 	.word	0x0800a1a4
 8001ccc:	0800a1ac 	.word	0x0800a1ac
 8001cd0:	0800a1bc 	.word	0x0800a1bc
 8001cd4:	0800a1c4 	.word	0x0800a1c4
 8001cd8:	0800a1d0 	.word	0x0800a1d0
 8001cdc:	0800a1e0 	.word	0x0800a1e0
 8001ce0:	0800a1e8 	.word	0x0800a1e8
 8001ce4:	0800a1f4 	.word	0x0800a1f4
 8001ce8:	0800a204 	.word	0x0800a204
 8001cec:	0800a214 	.word	0x0800a214
 8001cf0:	0800a230 	.word	0x0800a230
 8001cf4:	0800a24c 	.word	0x0800a24c

08001cf8 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001cfc:	f3bf 8f4f 	dsb	sy
}
 8001d00:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001d02:	f3bf 8f6f 	isb	sy
}
 8001d06:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001d08:	4b0d      	ldr	r3, [pc, #52]	; (8001d40 <SCB_EnableICache+0x48>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001d10:	f3bf 8f4f 	dsb	sy
}
 8001d14:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001d16:	f3bf 8f6f 	isb	sy
}
 8001d1a:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001d1c:	4b08      	ldr	r3, [pc, #32]	; (8001d40 <SCB_EnableICache+0x48>)
 8001d1e:	695b      	ldr	r3, [r3, #20]
 8001d20:	4a07      	ldr	r2, [pc, #28]	; (8001d40 <SCB_EnableICache+0x48>)
 8001d22:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d26:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001d28:	f3bf 8f4f 	dsb	sy
}
 8001d2c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001d2e:	f3bf 8f6f 	isb	sy
}
 8001d32:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8001d34:	bf00      	nop
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	e000ed00 	.word	0xe000ed00

08001d44 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b085      	sub	sp, #20
 8001d48:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8001d4a:	4b1f      	ldr	r3, [pc, #124]	; (8001dc8 <SCB_EnableDCache+0x84>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001d52:	f3bf 8f4f 	dsb	sy
}
 8001d56:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8001d58:	4b1b      	ldr	r3, [pc, #108]	; (8001dc8 <SCB_EnableDCache+0x84>)
 8001d5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001d5e:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	0b5b      	lsrs	r3, r3, #13
 8001d64:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001d68:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	08db      	lsrs	r3, r3, #3
 8001d6e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001d72:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	015a      	lsls	r2, r3, #5
 8001d78:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8001d7c:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8001d7e:	68ba      	ldr	r2, [r7, #8]
 8001d80:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001d82:	4911      	ldr	r1, [pc, #68]	; (8001dc8 <SCB_EnableDCache+0x84>)
 8001d84:	4313      	orrs	r3, r2
 8001d86:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8001d8a:	68bb      	ldr	r3, [r7, #8]
 8001d8c:	1e5a      	subs	r2, r3, #1
 8001d8e:	60ba      	str	r2, [r7, #8]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d1ef      	bne.n	8001d74 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	1e5a      	subs	r2, r3, #1
 8001d98:	60fa      	str	r2, [r7, #12]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d1e5      	bne.n	8001d6a <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8001d9e:	f3bf 8f4f 	dsb	sy
}
 8001da2:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8001da4:	4b08      	ldr	r3, [pc, #32]	; (8001dc8 <SCB_EnableDCache+0x84>)
 8001da6:	695b      	ldr	r3, [r3, #20]
 8001da8:	4a07      	ldr	r2, [pc, #28]	; (8001dc8 <SCB_EnableDCache+0x84>)
 8001daa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001dae:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001db0:	f3bf 8f4f 	dsb	sy
}
 8001db4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001db6:	f3bf 8f6f 	isb	sy
}
 8001dba:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8001dbc:	bf00      	nop
 8001dbe:	3714      	adds	r7, #20
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr
 8001dc8:	e000ed00 	.word	0xe000ed00

08001dcc <__io_putchar>:


UART_HandleTypeDef huart3;

int __io_putchar(int ch)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b082      	sub	sp, #8
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  uartWrite(2, (uint8_t *)&ch, 1);
 8001dd4:	1d3b      	adds	r3, r7, #4
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	4619      	mov	r1, r3
 8001dda:	2002      	movs	r0, #2
 8001ddc:	f000 fb08 	bl	80023f0 <uartWrite>
  return 1;
 8001de0:	2301      	movs	r3, #1
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	3708      	adds	r7, #8
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
	...

08001dec <MX_GPIO_Init>:
static void CPU_CACHE_Enable(void);

void SystemClock_config(void);

void MX_GPIO_Init(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b08c      	sub	sp, #48	; 0x30
 8001df0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001df2:	f107 031c 	add.w	r3, r7, #28
 8001df6:	2200      	movs	r2, #0
 8001df8:	601a      	str	r2, [r3, #0]
 8001dfa:	605a      	str	r2, [r3, #4]
 8001dfc:	609a      	str	r2, [r3, #8]
 8001dfe:	60da      	str	r2, [r3, #12]
 8001e00:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e02:	4b46      	ldr	r3, [pc, #280]	; (8001f1c <MX_GPIO_Init+0x130>)
 8001e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e06:	4a45      	ldr	r2, [pc, #276]	; (8001f1c <MX_GPIO_Init+0x130>)
 8001e08:	f043 0304 	orr.w	r3, r3, #4
 8001e0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e0e:	4b43      	ldr	r3, [pc, #268]	; (8001f1c <MX_GPIO_Init+0x130>)
 8001e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e12:	f003 0304 	and.w	r3, r3, #4
 8001e16:	61bb      	str	r3, [r7, #24]
 8001e18:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e1a:	4b40      	ldr	r3, [pc, #256]	; (8001f1c <MX_GPIO_Init+0x130>)
 8001e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e1e:	4a3f      	ldr	r2, [pc, #252]	; (8001f1c <MX_GPIO_Init+0x130>)
 8001e20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e24:	6313      	str	r3, [r2, #48]	; 0x30
 8001e26:	4b3d      	ldr	r3, [pc, #244]	; (8001f1c <MX_GPIO_Init+0x130>)
 8001e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e2e:	617b      	str	r3, [r7, #20]
 8001e30:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e32:	4b3a      	ldr	r3, [pc, #232]	; (8001f1c <MX_GPIO_Init+0x130>)
 8001e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e36:	4a39      	ldr	r2, [pc, #228]	; (8001f1c <MX_GPIO_Init+0x130>)
 8001e38:	f043 0301 	orr.w	r3, r3, #1
 8001e3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e3e:	4b37      	ldr	r3, [pc, #220]	; (8001f1c <MX_GPIO_Init+0x130>)
 8001e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e42:	f003 0301 	and.w	r3, r3, #1
 8001e46:	613b      	str	r3, [r7, #16]
 8001e48:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e4a:	4b34      	ldr	r3, [pc, #208]	; (8001f1c <MX_GPIO_Init+0x130>)
 8001e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4e:	4a33      	ldr	r2, [pc, #204]	; (8001f1c <MX_GPIO_Init+0x130>)
 8001e50:	f043 0302 	orr.w	r3, r3, #2
 8001e54:	6313      	str	r3, [r2, #48]	; 0x30
 8001e56:	4b31      	ldr	r3, [pc, #196]	; (8001f1c <MX_GPIO_Init+0x130>)
 8001e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5a:	f003 0302 	and.w	r3, r3, #2
 8001e5e:	60fb      	str	r3, [r7, #12]
 8001e60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e62:	4b2e      	ldr	r3, [pc, #184]	; (8001f1c <MX_GPIO_Init+0x130>)
 8001e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e66:	4a2d      	ldr	r2, [pc, #180]	; (8001f1c <MX_GPIO_Init+0x130>)
 8001e68:	f043 0308 	orr.w	r3, r3, #8
 8001e6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e6e:	4b2b      	ldr	r3, [pc, #172]	; (8001f1c <MX_GPIO_Init+0x130>)
 8001e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e72:	f003 0308 	and.w	r3, r3, #8
 8001e76:	60bb      	str	r3, [r7, #8]
 8001e78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001e7a:	4b28      	ldr	r3, [pc, #160]	; (8001f1c <MX_GPIO_Init+0x130>)
 8001e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e7e:	4a27      	ldr	r2, [pc, #156]	; (8001f1c <MX_GPIO_Init+0x130>)
 8001e80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e84:	6313      	str	r3, [r2, #48]	; 0x30
 8001e86:	4b25      	ldr	r3, [pc, #148]	; (8001f1c <MX_GPIO_Init+0x130>)
 8001e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e8e:	607b      	str	r3, [r7, #4]
 8001e90:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001e92:	2200      	movs	r2, #0
 8001e94:	f244 0181 	movw	r1, #16513	; 0x4081
 8001e98:	4821      	ldr	r0, [pc, #132]	; (8001f20 <MX_GPIO_Init+0x134>)
 8001e9a:	f002 fc39 	bl	8004710 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	2140      	movs	r1, #64	; 0x40
 8001ea2:	4820      	ldr	r0, [pc, #128]	; (8001f24 <MX_GPIO_Init+0x138>)
 8001ea4:	f002 fc34 	bl	8004710 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001ea8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001eac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001eae:	4b1e      	ldr	r3, [pc, #120]	; (8001f28 <MX_GPIO_Init+0x13c>)
 8001eb0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001eb6:	f107 031c 	add.w	r3, r7, #28
 8001eba:	4619      	mov	r1, r3
 8001ebc:	481b      	ldr	r0, [pc, #108]	; (8001f2c <MX_GPIO_Init+0x140>)
 8001ebe:	f002 f96f 	bl	80041a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001ec2:	f244 0381 	movw	r3, #16513	; 0x4081
 8001ec6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ed4:	f107 031c 	add.w	r3, r7, #28
 8001ed8:	4619      	mov	r1, r3
 8001eda:	4811      	ldr	r0, [pc, #68]	; (8001f20 <MX_GPIO_Init+0x134>)
 8001edc:	f002 f960 	bl	80041a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001ee0:	2340      	movs	r3, #64	; 0x40
 8001ee2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eec:	2300      	movs	r3, #0
 8001eee:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001ef0:	f107 031c 	add.w	r3, r7, #28
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	480b      	ldr	r0, [pc, #44]	; (8001f24 <MX_GPIO_Init+0x138>)
 8001ef8:	f002 f952 	bl	80041a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001efc:	2380      	movs	r3, #128	; 0x80
 8001efe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f00:	2300      	movs	r3, #0
 8001f02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f04:	2300      	movs	r3, #0
 8001f06:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001f08:	f107 031c 	add.w	r3, r7, #28
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	4805      	ldr	r0, [pc, #20]	; (8001f24 <MX_GPIO_Init+0x138>)
 8001f10:	f002 f946 	bl	80041a0 <HAL_GPIO_Init>
}
 8001f14:	bf00      	nop
 8001f16:	3730      	adds	r7, #48	; 0x30
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	40023800 	.word	0x40023800
 8001f20:	40020400 	.word	0x40020400
 8001f24:	40021800 	.word	0x40021800
 8001f28:	10110000 	.word	0x10110000
 8001f2c:	40020800 	.word	0x40020800

08001f30 <SystemClock_Config>:

void SystemClock_Config(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b0b8      	sub	sp, #224	; 0xe0
 8001f34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f36:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001f3a:	2234      	movs	r2, #52	; 0x34
 8001f3c:	2100      	movs	r1, #0
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f004 fe84 	bl	8006c4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f44:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001f48:	2200      	movs	r2, #0
 8001f4a:	601a      	str	r2, [r3, #0]
 8001f4c:	605a      	str	r2, [r3, #4]
 8001f4e:	609a      	str	r2, [r3, #8]
 8001f50:	60da      	str	r2, [r3, #12]
 8001f52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f54:	f107 0308 	add.w	r3, r7, #8
 8001f58:	2290      	movs	r2, #144	; 0x90
 8001f5a:	2100      	movs	r1, #0
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f004 fe75 	bl	8006c4c <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001f62:	f002 fc09 	bl	8004778 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f66:	4b39      	ldr	r3, [pc, #228]	; (800204c <SystemClock_Config+0x11c>)
 8001f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f6a:	4a38      	ldr	r2, [pc, #224]	; (800204c <SystemClock_Config+0x11c>)
 8001f6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f70:	6413      	str	r3, [r2, #64]	; 0x40
 8001f72:	4b36      	ldr	r3, [pc, #216]	; (800204c <SystemClock_Config+0x11c>)
 8001f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f7a:	607b      	str	r3, [r7, #4]
 8001f7c:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f7e:	4b34      	ldr	r3, [pc, #208]	; (8002050 <SystemClock_Config+0x120>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a33      	ldr	r2, [pc, #204]	; (8002050 <SystemClock_Config+0x120>)
 8001f84:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001f88:	6013      	str	r3, [r2, #0]
 8001f8a:	4b31      	ldr	r3, [pc, #196]	; (8002050 <SystemClock_Config+0x120>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001f92:	603b      	str	r3, [r7, #0]
 8001f94:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001f96:	2301      	movs	r3, #1
 8001f98:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001f9c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001fa0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fa4:	2302      	movs	r3, #2
 8001fa6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001faa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001fae:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001fb2:	2304      	movs	r3, #4
 8001fb4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001fb8:	23d8      	movs	r3, #216	; 0xd8
 8001fba:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001fbe:	2302      	movs	r3, #2
 8001fc0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8001fc4:	2309      	movs	r3, #9
 8001fc6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fca:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f002 fc32 	bl	8004838 <HAL_RCC_OscConfig>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001fda:	f000 f84a 	bl	8002072 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001fde:	f002 fbdb 	bl	8004798 <HAL_PWREx_EnableOverDrive>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d001      	beq.n	8001fec <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8001fe8:	f000 f843 	bl	8002072 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fec:	230f      	movs	r3, #15
 8001fee:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001ffe:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002002:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002006:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800200a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800200e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002012:	2107      	movs	r1, #7
 8002014:	4618      	mov	r0, r3
 8002016:	f002 febd 	bl	8004d94 <HAL_RCC_ClockConfig>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d001      	beq.n	8002024 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8002020:	f000 f827 	bl	8002072 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002024:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002028:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800202a:	2300      	movs	r3, #0
 800202c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800202e:	f107 0308 	add.w	r3, r7, #8
 8002032:	4618      	mov	r0, r3
 8002034:	f003 f8b0 	bl	8005198 <HAL_RCCEx_PeriphCLKConfig>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d001      	beq.n	8002042 <SystemClock_Config+0x112>
  {
    Error_Handler();
 800203e:	f000 f818 	bl	8002072 <Error_Handler>
  }
}
 8002042:	bf00      	nop
 8002044:	37e0      	adds	r7, #224	; 0xe0
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	40023800 	.word	0x40023800
 8002050:	40007000 	.word	0x40007000

08002054 <CPU_CACHE_Enable>:

/* USER CODE BEGIN 4 */
static void CPU_CACHE_Enable(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
  /* Enable I-Cache */
  SCB_EnableICache();
 8002058:	f7ff fe4e 	bl	8001cf8 <SCB_EnableICache>

  /* Enable D-Cache */
  SCB_EnableDCache();
 800205c:	f7ff fe72 	bl	8001d44 <SCB_EnableDCache>
}
 8002060:	bf00      	nop
 8002062:	bd80      	pop	{r7, pc}

08002064 <millis>:
void delay(uint32_t ms)
{
	HAL_Delay(ms);
}
uint32_t millis(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8002068:	f000 ff74 	bl	8002f54 <HAL_GetTick>
 800206c:	4603      	mov	r3, r0
}
 800206e:	4618      	mov	r0, r3
 8002070:	bd80      	pop	{r7, pc}

08002072 <Error_Handler>:
void Error_Handler(void)
{
 8002072:	b480      	push	{r7}
 8002074:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002076:	b672      	cpsid	i
}
 8002078:	bf00      	nop
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
}
 800207a:	bf00      	nop
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr

08002084 <main>:

int main(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b082      	sub	sp, #8
 8002088:	af00      	add	r7, sp, #0
	uint32_t pre_time;
	uint32_t k=16;
 800208a:	2310      	movs	r3, #16
 800208c:	603b      	str	r3, [r7, #0]

	CPU_CACHE_Enable();
 800208e:	f7ff ffe1 	bl	8002054 <CPU_CACHE_Enable>

	HAL_Init();
 8002092:	f000 ff0d 	bl	8002eb0 <HAL_Init>
	SystemClock_Config();
 8002096:	f7ff ff4b 	bl	8001f30 <SystemClock_Config>

	//SystemInit();
	MX_GPIO_Init();
 800209a:	f7ff fea7 	bl	8001dec <MX_GPIO_Init>
	MX_USART3_UART_Init();
 800209e:	f000 f9fd 	bl	800249c <MX_USART3_UART_Init>
	flashInit();
 80020a2:	f7ff fbc5 	bl	8001830 <flashInit>
	ymodemInit();
 80020a6:	f000 fb3b 	bl	8002720 <ymodemInit>
	cliFlash();
 80020aa:	f7ff fd41 	bl	8001b30 <cliFlash>
/*
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif ...?  .
*/
	printf("start MCU\r\n");
 80020ae:	480c      	ldr	r0, [pc, #48]	; (80020e0 <main+0x5c>)
 80020b0:	f004 fe70 	bl	8006d94 <puts>
	 pre_time = millis();
 80020b4:	f7ff ffd6 	bl	8002064 <millis>
 80020b8:	6078      	str	r0, [r7, #4]

	  while(1)
	  {
		  if(millis()-pre_time >= 500)
 80020ba:	f7ff ffd3 	bl	8002064 <millis>
 80020be:	4602      	mov	r2, r0
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	1ad3      	subs	r3, r2, r3
 80020c4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80020c8:	d306      	bcc.n	80020d8 <main+0x54>
		  {
			  pre_time = millis();
 80020ca:	f7ff ffcb 	bl	8002064 <millis>
 80020ce:	6078      	str	r0, [r7, #4]
			  HAL_GPIO_TogglePin(GPIOB, LD1_Pin);
 80020d0:	2101      	movs	r1, #1
 80020d2:	4804      	ldr	r0, [pc, #16]	; (80020e4 <main+0x60>)
 80020d4:	f002 fb35 	bl	8004742 <HAL_GPIO_TogglePin>
		  }

		  cliMain();
 80020d8:	f7fe fd80 	bl	8000bdc <cliMain>
	  {
 80020dc:	e7ed      	b.n	80020ba <main+0x36>
 80020de:	bf00      	nop
 80020e0:	0800a264 	.word	0x0800a264
 80020e4:	40020400 	.word	0x40020400

080020e8 <qbufferCreate>:
{

}

bool qbufferCreate(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b087      	sub	sp, #28
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	60f8      	str	r0, [r7, #12]
 80020f0:	60b9      	str	r1, [r7, #8]
 80020f2:	607a      	str	r2, [r7, #4]
  bool ret = true;
 80020f4:	2301      	movs	r3, #1
 80020f6:	75fb      	strb	r3, [r7, #23]

  p_node->in    = 0;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	2200      	movs	r2, #0
 80020fc:	601a      	str	r2, [r3, #0]
  p_node->out   = 0;
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	2200      	movs	r2, #0
 8002102:	605a      	str	r2, [r3, #4]
  p_node->len   = length;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	687a      	ldr	r2, [r7, #4]
 8002108:	609a      	str	r2, [r3, #8]
  p_node->p_buf = p_buf;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	68ba      	ldr	r2, [r7, #8]
 800210e:	60da      	str	r2, [r3, #12]

  return ret;
 8002110:	7dfb      	ldrb	r3, [r7, #23]
}
 8002112:	4618      	mov	r0, r3
 8002114:	371c      	adds	r7, #28
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr

0800211e <qbufferRead>:

  return ret;
}

bool qbufferRead(qbuffer_t *p_node, uint8_t *p_data, uint32_t length)
{
 800211e:	b480      	push	{r7}
 8002120:	b087      	sub	sp, #28
 8002122:	af00      	add	r7, sp, #0
 8002124:	60f8      	str	r0, [r7, #12]
 8002126:	60b9      	str	r1, [r7, #8]
 8002128:	607a      	str	r2, [r7, #4]
  bool ret = true;
 800212a:	2301      	movs	r3, #1
 800212c:	75fb      	strb	r3, [r7, #23]

  for (int i=0; i<length; i++)
 800212e:	2300      	movs	r3, #0
 8002130:	613b      	str	r3, [r7, #16]
 8002132:	e026      	b.n	8002182 <qbufferRead+0x64>
  {
    if (p_node->p_buf != NULL)
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d009      	beq.n	8002150 <qbufferRead+0x32>
    {
      p_data[i] = p_node->p_buf[p_node->out];
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	68da      	ldr	r2, [r3, #12]
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	441a      	add	r2, r3
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	68b9      	ldr	r1, [r7, #8]
 800214a:	440b      	add	r3, r1
 800214c:	7812      	ldrb	r2, [r2, #0]
 800214e:	701a      	strb	r2, [r3, #0]
    }

    if (p_node->out != p_node->in)
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	685a      	ldr	r2, [r3, #4]
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	429a      	cmp	r2, r3
 800215a:	d00c      	beq.n	8002176 <qbufferRead+0x58>
    {
      p_node->out = (p_node->out + 1) % p_node->len;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	3301      	adds	r3, #1
 8002162:	68fa      	ldr	r2, [r7, #12]
 8002164:	6892      	ldr	r2, [r2, #8]
 8002166:	fbb3 f1f2 	udiv	r1, r3, r2
 800216a:	fb02 f201 	mul.w	r2, r2, r1
 800216e:	1a9a      	subs	r2, r3, r2
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	605a      	str	r2, [r3, #4]
 8002174:	e002      	b.n	800217c <qbufferRead+0x5e>
    }
    else
    {
      ret = false;
 8002176:	2300      	movs	r3, #0
 8002178:	75fb      	strb	r3, [r7, #23]
      break;
 800217a:	e006      	b.n	800218a <qbufferRead+0x6c>
  for (int i=0; i<length; i++)
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	3301      	adds	r3, #1
 8002180:	613b      	str	r3, [r7, #16]
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	687a      	ldr	r2, [r7, #4]
 8002186:	429a      	cmp	r2, r3
 8002188:	d8d4      	bhi.n	8002134 <qbufferRead+0x16>
    }
  }

  return ret;
 800218a:	7dfb      	ldrb	r3, [r7, #23]
}
 800218c:	4618      	mov	r0, r3
 800218e:	371c      	adds	r7, #28
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr

08002198 <qbufferAvailable>:

uint32_t qbufferAvailable(qbuffer_t *p_node)
{
 8002198:	b480      	push	{r7}
 800219a:	b085      	sub	sp, #20
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  uint32_t ret;

  ret = (p_node->in - p_node->out) % p_node->len;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	687a      	ldr	r2, [r7, #4]
 80021ac:	6892      	ldr	r2, [r2, #8]
 80021ae:	fbb3 f1f2 	udiv	r1, r3, r2
 80021b2:	fb02 f201 	mul.w	r2, r2, r1
 80021b6:	1a9b      	subs	r3, r3, r2
 80021b8:	60fb      	str	r3, [r7, #12]

  return ret;
 80021ba:	68fb      	ldr	r3, [r7, #12]
}
 80021bc:	4618      	mov	r0, r3
 80021be:	3714      	adds	r7, #20
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr

080021c8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0
	return 1;
 80021cc:	2301      	movs	r3, #1
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	46bd      	mov	sp, r7
 80021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d6:	4770      	bx	lr

080021d8 <_kill>:

int _kill(int pid, int sig)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80021e2:	f004 fcfb 	bl	8006bdc <__errno>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2216      	movs	r2, #22
 80021ea:	601a      	str	r2, [r3, #0]
	return -1;
 80021ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	3708      	adds	r7, #8
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}

080021f8 <_exit>:

void _exit (int status)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b082      	sub	sp, #8
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002200:	f04f 31ff 	mov.w	r1, #4294967295
 8002204:	6878      	ldr	r0, [r7, #4]
 8002206:	f7ff ffe7 	bl	80021d8 <_kill>
	while (1) {}		/* Make sure we hang here */
 800220a:	e7fe      	b.n	800220a <_exit+0x12>

0800220c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b086      	sub	sp, #24
 8002210:	af00      	add	r7, sp, #0
 8002212:	60f8      	str	r0, [r7, #12]
 8002214:	60b9      	str	r1, [r7, #8]
 8002216:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002218:	2300      	movs	r3, #0
 800221a:	617b      	str	r3, [r7, #20]
 800221c:	e00a      	b.n	8002234 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800221e:	f3af 8000 	nop.w
 8002222:	4601      	mov	r1, r0
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	1c5a      	adds	r2, r3, #1
 8002228:	60ba      	str	r2, [r7, #8]
 800222a:	b2ca      	uxtb	r2, r1
 800222c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	3301      	adds	r3, #1
 8002232:	617b      	str	r3, [r7, #20]
 8002234:	697a      	ldr	r2, [r7, #20]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	429a      	cmp	r2, r3
 800223a:	dbf0      	blt.n	800221e <_read+0x12>
	}

return len;
 800223c:	687b      	ldr	r3, [r7, #4]
}
 800223e:	4618      	mov	r0, r3
 8002240:	3718      	adds	r7, #24
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}

08002246 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002246:	b580      	push	{r7, lr}
 8002248:	b086      	sub	sp, #24
 800224a:	af00      	add	r7, sp, #0
 800224c:	60f8      	str	r0, [r7, #12]
 800224e:	60b9      	str	r1, [r7, #8]
 8002250:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002252:	2300      	movs	r3, #0
 8002254:	617b      	str	r3, [r7, #20]
 8002256:	e009      	b.n	800226c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	1c5a      	adds	r2, r3, #1
 800225c:	60ba      	str	r2, [r7, #8]
 800225e:	781b      	ldrb	r3, [r3, #0]
 8002260:	4618      	mov	r0, r3
 8002262:	f7ff fdb3 	bl	8001dcc <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	3301      	adds	r3, #1
 800226a:	617b      	str	r3, [r7, #20]
 800226c:	697a      	ldr	r2, [r7, #20]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	429a      	cmp	r2, r3
 8002272:	dbf1      	blt.n	8002258 <_write+0x12>
	}
	return len;
 8002274:	687b      	ldr	r3, [r7, #4]
}
 8002276:	4618      	mov	r0, r3
 8002278:	3718      	adds	r7, #24
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}

0800227e <_close>:

int _close(int file)
{
 800227e:	b480      	push	{r7}
 8002280:	b083      	sub	sp, #12
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
	return -1;
 8002286:	f04f 33ff 	mov.w	r3, #4294967295
}
 800228a:	4618      	mov	r0, r3
 800228c:	370c      	adds	r7, #12
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr

08002296 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002296:	b480      	push	{r7}
 8002298:	b083      	sub	sp, #12
 800229a:	af00      	add	r7, sp, #0
 800229c:	6078      	str	r0, [r7, #4]
 800229e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022a6:	605a      	str	r2, [r3, #4]
	return 0;
 80022a8:	2300      	movs	r3, #0
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	370c      	adds	r7, #12
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr

080022b6 <_isatty>:

int _isatty(int file)
{
 80022b6:	b480      	push	{r7}
 80022b8:	b083      	sub	sp, #12
 80022ba:	af00      	add	r7, sp, #0
 80022bc:	6078      	str	r0, [r7, #4]
	return 1;
 80022be:	2301      	movs	r3, #1
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	370c      	adds	r7, #12
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr

080022cc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b085      	sub	sp, #20
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	60f8      	str	r0, [r7, #12]
 80022d4:	60b9      	str	r1, [r7, #8]
 80022d6:	607a      	str	r2, [r7, #4]
	return 0;
 80022d8:	2300      	movs	r3, #0
}
 80022da:	4618      	mov	r0, r3
 80022dc:	3714      	adds	r7, #20
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
	...

080022e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b086      	sub	sp, #24
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022f0:	4a14      	ldr	r2, [pc, #80]	; (8002344 <_sbrk+0x5c>)
 80022f2:	4b15      	ldr	r3, [pc, #84]	; (8002348 <_sbrk+0x60>)
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022fc:	4b13      	ldr	r3, [pc, #76]	; (800234c <_sbrk+0x64>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d102      	bne.n	800230a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002304:	4b11      	ldr	r3, [pc, #68]	; (800234c <_sbrk+0x64>)
 8002306:	4a12      	ldr	r2, [pc, #72]	; (8002350 <_sbrk+0x68>)
 8002308:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800230a:	4b10      	ldr	r3, [pc, #64]	; (800234c <_sbrk+0x64>)
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4413      	add	r3, r2
 8002312:	693a      	ldr	r2, [r7, #16]
 8002314:	429a      	cmp	r2, r3
 8002316:	d207      	bcs.n	8002328 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002318:	f004 fc60 	bl	8006bdc <__errno>
 800231c:	4603      	mov	r3, r0
 800231e:	220c      	movs	r2, #12
 8002320:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002322:	f04f 33ff 	mov.w	r3, #4294967295
 8002326:	e009      	b.n	800233c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002328:	4b08      	ldr	r3, [pc, #32]	; (800234c <_sbrk+0x64>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800232e:	4b07      	ldr	r3, [pc, #28]	; (800234c <_sbrk+0x64>)
 8002330:	681a      	ldr	r2, [r3, #0]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4413      	add	r3, r2
 8002336:	4a05      	ldr	r2, [pc, #20]	; (800234c <_sbrk+0x64>)
 8002338:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800233a:	68fb      	ldr	r3, [r7, #12]
}
 800233c:	4618      	mov	r0, r3
 800233e:	3718      	adds	r7, #24
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	20080000 	.word	0x20080000
 8002348:	00000400 	.word	0x00000400
 800234c:	20000240 	.word	0x20000240
 8002350:	20000920 	.word	0x20000920

08002354 <uartAvailable>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART3 init function */

uint32_t uartAvailable(uint8_t ch)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b084      	sub	sp, #16
 8002358:	af00      	add	r7, sp, #0
 800235a:	4603      	mov	r3, r0
 800235c:	71fb      	strb	r3, [r7, #7]
  uint32_t ret = 0;
 800235e:	2300      	movs	r3, #0
 8002360:	60fb      	str	r3, [r7, #12]

  switch(ch)
 8002362:	79fb      	ldrb	r3, [r7, #7]
 8002364:	2b01      	cmp	r3, #1
 8002366:	d019      	beq.n	800239c <uartAvailable+0x48>
 8002368:	2b02      	cmp	r3, #2
 800236a:	d118      	bne.n	800239e <uartAvailable+0x4a>
    case 1:
 //     ret = cdcAvailable();
      break;

    case 2:
     qbuffer[ch].in = (qbuffer[ch].len - hdma_usart3_rx.Instance->NDTR);
 800236c:	79fb      	ldrb	r3, [r7, #7]
 800236e:	4a0e      	ldr	r2, [pc, #56]	; (80023a8 <uartAvailable+0x54>)
 8002370:	011b      	lsls	r3, r3, #4
 8002372:	4413      	add	r3, r2
 8002374:	3308      	adds	r3, #8
 8002376:	6819      	ldr	r1, [r3, #0]
 8002378:	4b0c      	ldr	r3, [pc, #48]	; (80023ac <uartAvailable+0x58>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	685a      	ldr	r2, [r3, #4]
 800237e:	79fb      	ldrb	r3, [r7, #7]
 8002380:	1a8a      	subs	r2, r1, r2
 8002382:	4909      	ldr	r1, [pc, #36]	; (80023a8 <uartAvailable+0x54>)
 8002384:	011b      	lsls	r3, r3, #4
 8002386:	440b      	add	r3, r1
 8002388:	601a      	str	r2, [r3, #0]
     ret = qbufferAvailable(&qbuffer[ch]); // 
 800238a:	79fb      	ldrb	r3, [r7, #7]
 800238c:	011b      	lsls	r3, r3, #4
 800238e:	4a06      	ldr	r2, [pc, #24]	; (80023a8 <uartAvailable+0x54>)
 8002390:	4413      	add	r3, r2
 8002392:	4618      	mov	r0, r3
 8002394:	f7ff ff00 	bl	8002198 <qbufferAvailable>
 8002398:	60f8      	str	r0, [r7, #12]
       break;
 800239a:	e000      	b.n	800239e <uartAvailable+0x4a>
      break;
 800239c:	bf00      	nop
  }

  return ret;
 800239e:	68fb      	ldr	r3, [r7, #12]
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3710      	adds	r7, #16
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	20000248 	.word	0x20000248
 80023ac:	20000890 	.word	0x20000890

080023b0 <uartRead>:

uint8_t uartRead(uint8_t ch)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b084      	sub	sp, #16
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	4603      	mov	r3, r0
 80023b8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 0;
 80023ba:	2300      	movs	r3, #0
 80023bc:	73fb      	strb	r3, [r7, #15]

  switch(ch)
 80023be:	79fb      	ldrb	r3, [r7, #7]
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d00c      	beq.n	80023de <uartRead+0x2e>
 80023c4:	2b02      	cmp	r3, #2
 80023c6:	d10b      	bne.n	80023e0 <uartRead+0x30>
    case 1:
  //    ret = cdcRead();
      break;

    case 2:
      qbufferRead(&qbuffer[ch], &ret, 1);
 80023c8:	79fb      	ldrb	r3, [r7, #7]
 80023ca:	011b      	lsls	r3, r3, #4
 80023cc:	4a07      	ldr	r2, [pc, #28]	; (80023ec <uartRead+0x3c>)
 80023ce:	4413      	add	r3, r2
 80023d0:	f107 010f 	add.w	r1, r7, #15
 80023d4:	2201      	movs	r2, #1
 80023d6:	4618      	mov	r0, r3
 80023d8:	f7ff fea1 	bl	800211e <qbufferRead>
      break;
 80023dc:	e000      	b.n	80023e0 <uartRead+0x30>
      break;
 80023de:	bf00      	nop
  }
  return ret;
 80023e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3710      	adds	r7, #16
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	20000248 	.word	0x20000248

080023f0 <uartWrite>:

uint32_t uartWrite(uint8_t ch, uint8_t *p_data, uint32_t length)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b086      	sub	sp, #24
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	4603      	mov	r3, r0
 80023f8:	60b9      	str	r1, [r7, #8]
 80023fa:	607a      	str	r2, [r7, #4]
 80023fc:	73fb      	strb	r3, [r7, #15]
  uint32_t ret = 0;
 80023fe:	2300      	movs	r3, #0
 8002400:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef status;

  switch(ch)
 8002402:	7bfb      	ldrb	r3, [r7, #15]
 8002404:	2b01      	cmp	r3, #1
 8002406:	d010      	beq.n	800242a <uartWrite+0x3a>
 8002408:	2b02      	cmp	r3, #2
 800240a:	d111      	bne.n	8002430 <uartWrite+0x40>
    case 1:
    //  ret = cdcWrite(p_data, length);
      break;

    case 2:
      status = HAL_UART_Transmit(&huart3, p_data, length, 100);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	b29a      	uxth	r2, r3
 8002410:	2364      	movs	r3, #100	; 0x64
 8002412:	68b9      	ldr	r1, [r7, #8]
 8002414:	4809      	ldr	r0, [pc, #36]	; (800243c <uartWrite+0x4c>)
 8002416:	f003 fb6e 	bl	8005af6 <HAL_UART_Transmit>
 800241a:	4603      	mov	r3, r0
 800241c:	74fb      	strb	r3, [r7, #19]
      if (status == HAL_OK)
 800241e:	7cfb      	ldrb	r3, [r7, #19]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d104      	bne.n	800242e <uartWrite+0x3e>
      {
        ret = length;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	617b      	str	r3, [r7, #20]
      }

      break;
 8002428:	e001      	b.n	800242e <uartWrite+0x3e>
      break;
 800242a:	bf00      	nop
 800242c:	e000      	b.n	8002430 <uartWrite+0x40>
      break;
 800242e:	bf00      	nop
  }

  return ret;
 8002430:	697b      	ldr	r3, [r7, #20]
}
 8002432:	4618      	mov	r0, r3
 8002434:	3718      	adds	r7, #24
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	2000080c 	.word	0x2000080c

08002440 <uartPrintf>:

uint32_t uartPrintf(uint8_t ch, char *fmt, ...)
{
 8002440:	b40e      	push	{r1, r2, r3}
 8002442:	b580      	push	{r7, lr}
 8002444:	b0c7      	sub	sp, #284	; 0x11c
 8002446:	af00      	add	r7, sp, #0
 8002448:	4602      	mov	r2, r0
 800244a:	1dfb      	adds	r3, r7, #7
 800244c:	701a      	strb	r2, [r3, #0]
  char buf[256];
  va_list args;
  int len;
  uint32_t ret;

  va_start(args, fmt);
 800244e:	f507 7294 	add.w	r2, r7, #296	; 0x128
 8002452:	f107 030c 	add.w	r3, r7, #12
 8002456:	601a      	str	r2, [r3, #0]
  len = vsnprintf(buf, 256, fmt, args);
 8002458:	f107 030c 	add.w	r3, r7, #12
 800245c:	f107 0010 	add.w	r0, r7, #16
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8002466:	f44f 7180 	mov.w	r1, #256	; 0x100
 800246a:	f005 fbb7 	bl	8007bdc <vsniprintf>
 800246e:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114

  ret = uartWrite(ch, (uint8_t *)buf, len);
 8002472:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002476:	f107 0110 	add.w	r1, r7, #16
 800247a:	1dfb      	adds	r3, r7, #7
 800247c:	781b      	ldrb	r3, [r3, #0]
 800247e:	4618      	mov	r0, r3
 8002480:	f7ff ffb6 	bl	80023f0 <uartWrite>
 8002484:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

  va_end(args);


  return ret;
 8002488:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
}
 800248c:	4618      	mov	r0, r3
 800248e:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 8002492:	46bd      	mov	sp, r7
 8002494:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002498:	b003      	add	sp, #12
 800249a:	4770      	bx	lr

0800249c <MX_USART3_UART_Init>:
void MX_USART3_UART_Init(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
  //bool ret = false;

  huart3.Instance = USART3;
 80024a2:	4b33      	ldr	r3, [pc, #204]	; (8002570 <MX_USART3_UART_Init+0xd4>)
 80024a4:	4a33      	ldr	r2, [pc, #204]	; (8002574 <MX_USART3_UART_Init+0xd8>)
 80024a6:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80024a8:	4b31      	ldr	r3, [pc, #196]	; (8002570 <MX_USART3_UART_Init+0xd4>)
 80024aa:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80024ae:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80024b0:	4b2f      	ldr	r3, [pc, #188]	; (8002570 <MX_USART3_UART_Init+0xd4>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80024b6:	4b2e      	ldr	r3, [pc, #184]	; (8002570 <MX_USART3_UART_Init+0xd4>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80024bc:	4b2c      	ldr	r3, [pc, #176]	; (8002570 <MX_USART3_UART_Init+0xd4>)
 80024be:	2200      	movs	r2, #0
 80024c0:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80024c2:	4b2b      	ldr	r3, [pc, #172]	; (8002570 <MX_USART3_UART_Init+0xd4>)
 80024c4:	220c      	movs	r2, #12
 80024c6:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024c8:	4b29      	ldr	r3, [pc, #164]	; (8002570 <MX_USART3_UART_Init+0xd4>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80024ce:	4b28      	ldr	r3, [pc, #160]	; (8002570 <MX_USART3_UART_Init+0xd4>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80024d4:	4b26      	ldr	r3, [pc, #152]	; (8002570 <MX_USART3_UART_Init+0xd4>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024da:	4b25      	ldr	r3, [pc, #148]	; (8002570 <MX_USART3_UART_Init+0xd4>)
 80024dc:	2200      	movs	r2, #0
 80024de:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_UART_DeInit(&huart3);
 80024e0:	4823      	ldr	r0, [pc, #140]	; (8002570 <MX_USART3_UART_Init+0xd4>)
 80024e2:	f003 facf 	bl	8005a84 <HAL_UART_DeInit>

  qbufferCreate(&qbuffer[2], &rx_buf[0], 256);
 80024e6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80024ea:	4923      	ldr	r1, [pc, #140]	; (8002578 <MX_USART3_UART_Init+0xdc>)
 80024ec:	4823      	ldr	r0, [pc, #140]	; (800257c <MX_USART3_UART_Init+0xe0>)
 80024ee:	f7ff fdfb 	bl	80020e8 <qbufferCreate>

   __HAL_RCC_DMA1_CLK_ENABLE();
 80024f2:	4b23      	ldr	r3, [pc, #140]	; (8002580 <MX_USART3_UART_Init+0xe4>)
 80024f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f6:	4a22      	ldr	r2, [pc, #136]	; (8002580 <MX_USART3_UART_Init+0xe4>)
 80024f8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80024fc:	6313      	str	r3, [r2, #48]	; 0x30
 80024fe:	4b20      	ldr	r3, [pc, #128]	; (8002580 <MX_USART3_UART_Init+0xe4>)
 8002500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002502:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002506:	607b      	str	r3, [r7, #4]
 8002508:	687b      	ldr	r3, [r7, #4]
   HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800250a:	2200      	movs	r2, #0
 800250c:	2100      	movs	r1, #0
 800250e:	2027      	movs	r0, #39	; 0x27
 8002510:	f000 fe2b 	bl	800316a <HAL_NVIC_SetPriority>
   HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002514:	2027      	movs	r0, #39	; 0x27
 8002516:	f000 fe44 	bl	80031a2 <HAL_NVIC_EnableIRQ>

  if (HAL_UART_Init(&huart3) != HAL_OK)
 800251a:	4815      	ldr	r0, [pc, #84]	; (8002570 <MX_USART3_UART_Init+0xd4>)
 800251c:	f003 fa64 	bl	80059e8 <HAL_UART_Init>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d002      	beq.n	800252c <MX_USART3_UART_Init+0x90>
  {
    Error_Handler();
 8002526:	f7ff fda4 	bl	8002072 <Error_Handler>
 800252a:	e01a      	b.n	8002562 <MX_USART3_UART_Init+0xc6>
  }
  else
  {
	 // ret = true;
	  is_open[2]=true;
 800252c:	4b15      	ldr	r3, [pc, #84]	; (8002584 <MX_USART3_UART_Init+0xe8>)
 800252e:	2201      	movs	r2, #1
 8002530:	709a      	strb	r2, [r3, #2]
	//if(HAL_UART_Receive_IT(&huart3, (uint8_t *)&rx_data, 1) != HAL_OK)
	   if(HAL_UART_Receive_DMA(&huart3, (uint8_t *)&rx_buf[0], 256) != HAL_OK)
 8002532:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002536:	4910      	ldr	r1, [pc, #64]	; (8002578 <MX_USART3_UART_Init+0xdc>)
 8002538:	480d      	ldr	r0, [pc, #52]	; (8002570 <MX_USART3_UART_Init+0xd4>)
 800253a:	f003 fb6f 	bl	8005c1c <HAL_UART_Receive_DMA>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d002      	beq.n	800254a <MX_USART3_UART_Init+0xae>
	  {
		  printf("HAL_ERROR\r\n");
 8002544:	4810      	ldr	r0, [pc, #64]	; (8002588 <MX_USART3_UART_Init+0xec>)
 8002546:	f004 fc25 	bl	8006d94 <puts>
		 // ret = false;
	  }
		qbuffer[2].in  = qbuffer[2].len - hdma_usart3_rx.Instance->NDTR;
 800254a:	4b10      	ldr	r3, [pc, #64]	; (800258c <MX_USART3_UART_Init+0xf0>)
 800254c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800254e:	4b10      	ldr	r3, [pc, #64]	; (8002590 <MX_USART3_UART_Init+0xf4>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	1ad3      	subs	r3, r2, r3
 8002556:	4a0d      	ldr	r2, [pc, #52]	; (800258c <MX_USART3_UART_Init+0xf0>)
 8002558:	6213      	str	r3, [r2, #32]
		qbuffer[2].out = qbuffer[2].in;
 800255a:	4b0c      	ldr	r3, [pc, #48]	; (800258c <MX_USART3_UART_Init+0xf0>)
 800255c:	6a1b      	ldr	r3, [r3, #32]
 800255e:	4a0b      	ldr	r2, [pc, #44]	; (800258c <MX_USART3_UART_Init+0xf0>)
 8002560:	6253      	str	r3, [r2, #36]	; 0x24
  }

  cliInit();
 8002562:	f7fe fab9 	bl	8000ad8 <cliInit>
}
 8002566:	bf00      	nop
 8002568:	3708      	adds	r7, #8
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	2000080c 	.word	0x2000080c
 8002574:	40004800 	.word	0x40004800
 8002578:	20000288 	.word	0x20000288
 800257c:	20000268 	.word	0x20000268
 8002580:	40023800 	.word	0x40023800
 8002584:	20000244 	.word	0x20000244
 8002588:	0800a270 	.word	0x0800a270
 800258c:	20000248 	.word	0x20000248
 8002590:	20000890 	.word	0x20000890

08002594 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b08a      	sub	sp, #40	; 0x28
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800259c:	f107 0314 	add.w	r3, r7, #20
 80025a0:	2200      	movs	r2, #0
 80025a2:	601a      	str	r2, [r3, #0]
 80025a4:	605a      	str	r2, [r3, #4]
 80025a6:	609a      	str	r2, [r3, #8]
 80025a8:	60da      	str	r2, [r3, #12]
 80025aa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a33      	ldr	r2, [pc, #204]	; (8002680 <HAL_UART_MspInit+0xec>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d15f      	bne.n	8002676 <HAL_UART_MspInit+0xe2>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80025b6:	4b33      	ldr	r3, [pc, #204]	; (8002684 <HAL_UART_MspInit+0xf0>)
 80025b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ba:	4a32      	ldr	r2, [pc, #200]	; (8002684 <HAL_UART_MspInit+0xf0>)
 80025bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025c0:	6413      	str	r3, [r2, #64]	; 0x40
 80025c2:	4b30      	ldr	r3, [pc, #192]	; (8002684 <HAL_UART_MspInit+0xf0>)
 80025c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025ca:	613b      	str	r3, [r7, #16]
 80025cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80025ce:	4b2d      	ldr	r3, [pc, #180]	; (8002684 <HAL_UART_MspInit+0xf0>)
 80025d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d2:	4a2c      	ldr	r2, [pc, #176]	; (8002684 <HAL_UART_MspInit+0xf0>)
 80025d4:	f043 0308 	orr.w	r3, r3, #8
 80025d8:	6313      	str	r3, [r2, #48]	; 0x30
 80025da:	4b2a      	ldr	r3, [pc, #168]	; (8002684 <HAL_UART_MspInit+0xf0>)
 80025dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025de:	f003 0308 	and.w	r3, r3, #8
 80025e2:	60fb      	str	r3, [r7, #12]
 80025e4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80025e6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80025ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ec:	2302      	movs	r3, #2
 80025ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f0:	2300      	movs	r3, #0
 80025f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025f4:	2303      	movs	r3, #3
 80025f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80025f8:	2307      	movs	r3, #7
 80025fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80025fc:	f107 0314 	add.w	r3, r7, #20
 8002600:	4619      	mov	r1, r3
 8002602:	4821      	ldr	r0, [pc, #132]	; (8002688 <HAL_UART_MspInit+0xf4>)
 8002604:	f001 fdcc 	bl	80041a0 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8002608:	4b20      	ldr	r3, [pc, #128]	; (800268c <HAL_UART_MspInit+0xf8>)
 800260a:	4a21      	ldr	r2, [pc, #132]	; (8002690 <HAL_UART_MspInit+0xfc>)
 800260c:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 800260e:	4b1f      	ldr	r3, [pc, #124]	; (800268c <HAL_UART_MspInit+0xf8>)
 8002610:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002614:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002616:	4b1d      	ldr	r3, [pc, #116]	; (800268c <HAL_UART_MspInit+0xf8>)
 8002618:	2200      	movs	r2, #0
 800261a:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800261c:	4b1b      	ldr	r3, [pc, #108]	; (800268c <HAL_UART_MspInit+0xf8>)
 800261e:	2200      	movs	r2, #0
 8002620:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002622:	4b1a      	ldr	r3, [pc, #104]	; (800268c <HAL_UART_MspInit+0xf8>)
 8002624:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002628:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800262a:	4b18      	ldr	r3, [pc, #96]	; (800268c <HAL_UART_MspInit+0xf8>)
 800262c:	2200      	movs	r2, #0
 800262e:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002630:	4b16      	ldr	r3, [pc, #88]	; (800268c <HAL_UART_MspInit+0xf8>)
 8002632:	2200      	movs	r2, #0
 8002634:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8002636:	4b15      	ldr	r3, [pc, #84]	; (800268c <HAL_UART_MspInit+0xf8>)
 8002638:	f44f 7280 	mov.w	r2, #256	; 0x100
 800263c:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800263e:	4b13      	ldr	r3, [pc, #76]	; (800268c <HAL_UART_MspInit+0xf8>)
 8002640:	2200      	movs	r2, #0
 8002642:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002644:	4b11      	ldr	r3, [pc, #68]	; (800268c <HAL_UART_MspInit+0xf8>)
 8002646:	2200      	movs	r2, #0
 8002648:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800264a:	4810      	ldr	r0, [pc, #64]	; (800268c <HAL_UART_MspInit+0xf8>)
 800264c:	f000 fdd2 	bl	80031f4 <HAL_DMA_Init>
 8002650:	4603      	mov	r3, r0
 8002652:	2b00      	cmp	r3, #0
 8002654:	d001      	beq.n	800265a <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 8002656:	f7ff fd0c 	bl	8002072 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	4a0b      	ldr	r2, [pc, #44]	; (800268c <HAL_UART_MspInit+0xf8>)
 800265e:	671a      	str	r2, [r3, #112]	; 0x70
 8002660:	4a0a      	ldr	r2, [pc, #40]	; (800268c <HAL_UART_MspInit+0xf8>)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002666:	2200      	movs	r2, #0
 8002668:	2100      	movs	r1, #0
 800266a:	2027      	movs	r0, #39	; 0x27
 800266c:	f000 fd7d 	bl	800316a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002670:	2027      	movs	r0, #39	; 0x27
 8002672:	f000 fd96 	bl	80031a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002676:	bf00      	nop
 8002678:	3728      	adds	r7, #40	; 0x28
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	40004800 	.word	0x40004800
 8002684:	40023800 	.word	0x40023800
 8002688:	40020c00 	.word	0x40020c00
 800268c:	20000890 	.word	0x20000890
 8002690:	40026028 	.word	0x40026028

08002694 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART3)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a0c      	ldr	r2, [pc, #48]	; (80026d4 <HAL_UART_MspDeInit+0x40>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d112      	bne.n	80026cc <HAL_UART_MspDeInit+0x38>
  {
  /* USER CODE BEGIN USART3_MspDeInit 0 */

  /* USER CODE END USART3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART3_CLK_DISABLE();
 80026a6:	4b0c      	ldr	r3, [pc, #48]	; (80026d8 <HAL_UART_MspDeInit+0x44>)
 80026a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026aa:	4a0b      	ldr	r2, [pc, #44]	; (80026d8 <HAL_UART_MspDeInit+0x44>)
 80026ac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026b0:	6413      	str	r3, [r2, #64]	; 0x40

    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    HAL_GPIO_DeInit(GPIOD, STLK_RX_Pin|STLK_TX_Pin);
 80026b2:	f44f 7140 	mov.w	r1, #768	; 0x300
 80026b6:	4809      	ldr	r0, [pc, #36]	; (80026dc <HAL_UART_MspDeInit+0x48>)
 80026b8:	f001 ff1e 	bl	80044f8 <HAL_GPIO_DeInit>

    /* USART3 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026c0:	4618      	mov	r0, r3
 80026c2:	f000 fe45 	bl	8003350 <HAL_DMA_DeInit>

    /* USART3 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART3_IRQn);
 80026c6:	2027      	movs	r0, #39	; 0x27
 80026c8:	f000 fd79 	bl	80031be <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }
}
 80026cc:	bf00      	nop
 80026ce:	3708      	adds	r7, #8
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	40004800 	.word	0x40004800
 80026d8:	40023800 	.word	0x40023800
 80026dc:	40020c00 	.word	0x40020c00

080026e0 <HAL_UART_ErrorCallback>:


void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART3)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a05      	ldr	r2, [pc, #20]	; (8002704 <HAL_UART_ErrorCallback+0x24>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d104      	bne.n	80026fc <HAL_UART_ErrorCallback+0x1c>
  {
	  HAL_GPIO_TogglePin(GPIOB, LD3_Pin);
 80026f2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80026f6:	4804      	ldr	r0, [pc, #16]	; (8002708 <HAL_UART_ErrorCallback+0x28>)
 80026f8:	f002 f823 	bl	8004742 <HAL_GPIO_TogglePin>
  }
}
 80026fc:	bf00      	nop
 80026fe:	3708      	adds	r7, #8
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}
 8002704:	40004800 	.word	0x40004800
 8002708:	40020400 	.word	0x40020400

0800270c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(GPIOB, LD2_Pin);
    HAL_UART_Receive_IT(&huart3, (uint8_t *)&rx_data, 1);
    qbufferWrite(&qbuffer, &rx_data, 1);
  }
#endif
}
 8002714:	bf00      	nop
 8002716:	370c      	adds	r7, #12
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr

08002720 <ymodemInit>:




bool ymodemInit(void)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	af00      	add	r7, sp, #0
#ifdef _USE_HW_CLI
  cliAdd("ymodem", cliYmodem);
 8002724:	4903      	ldr	r1, [pc, #12]	; (8002734 <ymodemInit+0x14>)
 8002726:	4804      	ldr	r0, [pc, #16]	; (8002738 <ymodemInit+0x18>)
 8002728:	f7fe ff60 	bl	80015ec <cliAdd>
#endif

  return true;
 800272c:	2301      	movs	r3, #1
}
 800272e:	4618      	mov	r0, r3
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	08002d59 	.word	0x08002d59
 8002738:	0800a27c 	.word	0x0800a27c

0800273c <ymodemOpen>:

bool ymodemOpen(ymodem_t *p_modem, uint8_t ch)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b084      	sub	sp, #16
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
 8002744:	460b      	mov	r3, r1
 8002746:	70fb      	strb	r3, [r7, #3]
  bool ret = true;
 8002748:	2301      	movs	r3, #1
 800274a:	73fb      	strb	r3, [r7, #15]

  p_modem->ch = ch;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	78fa      	ldrb	r2, [r7, #3]
 8002750:	701a      	strb	r2, [r3, #0]
  p_modem->is_init = true;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2201      	movs	r2, #1
 8002756:	705a      	strb	r2, [r3, #1]

  p_modem->state           = YMODEM_STATE_WAIT_HEAD;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2200      	movs	r2, #0
 800275c:	729a      	strb	r2, [r3, #10]
  p_modem->rx_packet.state = YMODEM_PACKET_WAIT_FIRST;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  p_modem->file_buf        = &p_modem->rx_packet.buffer[3];
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	f103 02c5 	add.w	r2, r3, #197	; 0xc5
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  p_modem->file_buf_length = 0;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2200      	movs	r2, #0
 8002776:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
  p_modem->pre_time        = millis();
 800277a:	f7ff fc73 	bl	8002064 <millis>
 800277e:	4602      	mov	r2, r0
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	60da      	str	r2, [r3, #12]
  p_modem->start_time      = 3000;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800278a:	611a      	str	r2, [r3, #16]
  p_modem->ack_mode        = 0;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2200      	movs	r2, #0
 8002790:	765a      	strb	r2, [r3, #25]

  p_modem->rx_packet.data = &p_modem->rx_packet.buffer[3];
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	f103 02c5 	add.w	r2, r3, #197	; 0xc5
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

  return ret;
 800279e:	7bfb      	ldrb	r3, [r7, #15]
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3710      	adds	r7, #16
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}

080027a8 <ymodemPutch>:

bool ymodemPutch(ymodem_t *p_modem, uint8_t data)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b084      	sub	sp, #16
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	460b      	mov	r3, r1
 80027b2:	70fb      	strb	r3, [r7, #3]
  bool ret = true;
 80027b4:	2301      	movs	r3, #1
 80027b6:	73fb      	strb	r3, [r7, #15]

  ret = uartWrite(p_modem->ch, &data, 1);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	781b      	ldrb	r3, [r3, #0]
 80027bc:	1cf9      	adds	r1, r7, #3
 80027be:	2201      	movs	r2, #1
 80027c0:	4618      	mov	r0, r3
 80027c2:	f7ff fe15 	bl	80023f0 <uartWrite>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	bf14      	ite	ne
 80027cc:	2301      	movne	r3, #1
 80027ce:	2300      	moveq	r3, #0
 80027d0:	73fb      	strb	r3, [r7, #15]

  return ret;
 80027d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	3710      	adds	r7, #16
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}

080027dc <ymodemGetFileInfo>:

bool ymodemGetFileInfo(ymodem_t *p_modem)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b086      	sub	sp, #24
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  bool ret = true;
 80027e4:	2301      	movs	r3, #1
 80027e6:	72fb      	strb	r3, [r7, #11]
  bool valid;
  uint16_t size_i;

  valid = false;
 80027e8:	2300      	movs	r3, #0
 80027ea:	75fb      	strb	r3, [r7, #23]
  for (int i=0; i<128; i++)
 80027ec:	2300      	movs	r3, #0
 80027ee:	613b      	str	r3, [r7, #16]
 80027f0:	e01c      	b.n	800282c <ymodemGetFileInfo+0x50>
  {
    p_modem->file_name[i] = p_modem->rx_packet.data[i];
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	4413      	add	r3, r2
 80027fc:	7819      	ldrb	r1, [r3, #0]
 80027fe:	687a      	ldr	r2, [r7, #4]
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	4413      	add	r3, r2
 8002804:	331a      	adds	r3, #26
 8002806:	460a      	mov	r2, r1
 8002808:	701a      	strb	r2, [r3, #0]
    if (p_modem->file_name[i] == 0x00)
 800280a:	687a      	ldr	r2, [r7, #4]
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	4413      	add	r3, r2
 8002810:	331a      	adds	r3, #26
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d106      	bne.n	8002826 <ymodemGetFileInfo+0x4a>
    {
      size_i = i + 1;
 8002818:	693b      	ldr	r3, [r7, #16]
 800281a:	b29b      	uxth	r3, r3
 800281c:	3301      	adds	r3, #1
 800281e:	82bb      	strh	r3, [r7, #20]
      valid = true;
 8002820:	2301      	movs	r3, #1
 8002822:	75fb      	strb	r3, [r7, #23]
      break;
 8002824:	e005      	b.n	8002832 <ymodemGetFileInfo+0x56>
  for (int i=0; i<128; i++)
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	3301      	adds	r3, #1
 800282a:	613b      	str	r3, [r7, #16]
 800282c:	693b      	ldr	r3, [r7, #16]
 800282e:	2b7f      	cmp	r3, #127	; 0x7f
 8002830:	dddf      	ble.n	80027f2 <ymodemGetFileInfo+0x16>
    }
  }

  if (valid == true)
 8002832:	7dfb      	ldrb	r3, [r7, #23]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d026      	beq.n	8002886 <ymodemGetFileInfo+0xaa>
  {
    for (int i=size_i; i<128; i++)
 8002838:	8abb      	ldrh	r3, [r7, #20]
 800283a:	60fb      	str	r3, [r7, #12]
 800283c:	e012      	b.n	8002864 <ymodemGetFileInfo+0x88>
    {
      if (p_modem->rx_packet.data[i] == 0x20)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	4413      	add	r3, r2
 8002848:	781b      	ldrb	r3, [r3, #0]
 800284a:	2b20      	cmp	r3, #32
 800284c:	d107      	bne.n	800285e <ymodemGetFileInfo+0x82>
      {
        p_modem->rx_packet.data[i] = 0x00;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	4413      	add	r3, r2
 8002858:	2200      	movs	r2, #0
 800285a:	701a      	strb	r2, [r3, #0]
        break;
 800285c:	e005      	b.n	800286a <ymodemGetFileInfo+0x8e>
    for (int i=size_i; i<128; i++)
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	3301      	adds	r3, #1
 8002862:	60fb      	str	r3, [r7, #12]
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2b7f      	cmp	r3, #127	; 0x7f
 8002868:	dde9      	ble.n	800283e <ymodemGetFileInfo+0x62>
      }
    }

    p_modem->file_length = (uint32_t)strtoul((const char * )&p_modem->rx_packet.data[size_i], (char **)NULL, (int) 0);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8002870:	8abb      	ldrh	r3, [r7, #20]
 8002872:	4413      	add	r3, r2
 8002874:	2200      	movs	r2, #0
 8002876:	2100      	movs	r1, #0
 8002878:	4618      	mov	r0, r3
 800287a:	f005 f979 	bl	8007b70 <strtoul>
 800287e:	4602      	mov	r2, r0
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  }

  return ret;
 8002886:	7afb      	ldrb	r3, [r7, #11]
}
 8002888:	4618      	mov	r0, r3
 800288a:	3718      	adds	r7, #24
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}

08002890 <ymodemReceive>:

  return true;
}

bool ymodemReceive(ymodem_t *p_modem)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b084      	sub	sp, #16
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8002898:	2300      	movs	r3, #0
 800289a:	73fb      	strb	r3, [r7, #15]
  bool update = false;
 800289c:	2300      	movs	r3, #0
 800289e:	73bb      	strb	r3, [r7, #14]
  uint32_t buf_length;


  if (p_modem->is_init != true)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	785b      	ldrb	r3, [r3, #1]
 80028a4:	f083 0301 	eor.w	r3, r3, #1
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d004      	beq.n	80028b8 <ymodemReceive+0x28>
  {
    p_modem->type = YMODEM_TYPE_ERROR;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2204      	movs	r2, #4
 80028b2:	721a      	strb	r2, [r3, #8]
    return true;
 80028b4:	2301      	movs	r3, #1
 80028b6:	e13e      	b.n	8002b36 <ymodemReceive+0x2a6>
  }

  if (uartAvailable(p_modem->ch) > 0)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	781b      	ldrb	r3, [r3, #0]
 80028bc:	4618      	mov	r0, r3
 80028be:	f7ff fd49 	bl	8002354 <uartAvailable>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d00a      	beq.n	80028de <ymodemReceive+0x4e>
  {
    p_modem->rx_data = uartRead(p_modem->ch);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	781b      	ldrb	r3, [r3, #0]
 80028cc:	4618      	mov	r0, r3
 80028ce:	f7ff fd6f 	bl	80023b0 <uartRead>
 80028d2:	4603      	mov	r3, r0
 80028d4:	461a      	mov	r2, r3
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	725a      	strb	r2, [r3, #9]
    update = true;
 80028da:	2301      	movs	r3, #1
 80028dc:	73bb      	strb	r3, [r7, #14]

    //uartPrintf(_DEF_UART1, "Rx 0x%X, %d\n", p_modem->rx_data, p_modem->rx_packet.state);
  }

  if (update == true && ymodemReceivePacket(&p_modem->rx_packet, p_modem->rx_data) == true)
 80028de:	7bbb      	ldrb	r3, [r7, #14]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	f000 810d 	beq.w	8002b00 <ymodemReceive+0x270>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	7a5b      	ldrb	r3, [r3, #9]
 80028f0:	4619      	mov	r1, r3
 80028f2:	4610      	mov	r0, r2
 80028f4:	f000 f924 	bl	8002b40 <ymodemReceivePacket>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	f000 8100 	beq.w	8002b00 <ymodemReceive+0x270>
  {
    //uartPrintf(_DEF_UART1, "RxPacket 0x%X\n", p_modem->rx_packet.stx);

    if (p_modem->state != YMODEM_STATE_WAIT_HEAD)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	7a9b      	ldrb	r3, [r3, #10]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d007      	beq.n	8002918 <ymodemReceive+0x88>
    {
      if (p_modem->rx_packet.stx == YMODEM_CAN)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
 800290e:	2b18      	cmp	r3, #24
 8002910:	d102      	bne.n	8002918 <ymodemReceive+0x88>
      {
        p_modem->state = YMODEM_STATE_WAIT_CANCEL;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2205      	movs	r2, #5
 8002916:	729a      	strb	r2, [r3, #10]
      }
    }

    switch(p_modem->state)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	7a9b      	ldrb	r3, [r3, #10]
 800291c:	2b05      	cmp	r3, #5
 800291e:	f200 8108 	bhi.w	8002b32 <ymodemReceive+0x2a2>
 8002922:	a201      	add	r2, pc, #4	; (adr r2, 8002928 <ymodemReceive+0x98>)
 8002924:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002928:	08002941 	.word	0x08002941
 800292c:	0800299d 	.word	0x0800299d
 8002930:	08002a29 	.word	0x08002a29
 8002934:	08002aad 	.word	0x08002aad
 8002938:	08002ac5 	.word	0x08002ac5
 800293c:	08002adf 	.word	0x08002adf
    {
      case YMODEM_STATE_WAIT_HEAD:
        if (p_modem->rx_packet.stx == YMODEM_EOT)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
 8002946:	2b04      	cmp	r3, #4
 8002948:	d107      	bne.n	800295a <ymodemReceive+0xca>
        {
          ymodemPutch(p_modem, YMODEM_NACK);
 800294a:	2115      	movs	r1, #21
 800294c:	6878      	ldr	r0, [r7, #4]
 800294e:	f7ff ff2b 	bl	80027a8 <ymodemPutch>
          p_modem->state = YMODEM_STATE_WAIT_LAST;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2203      	movs	r2, #3
 8002956:	729a      	strb	r2, [r3, #10]

          p_modem->state = YMODEM_STATE_WAIT_FIRST;
          p_modem->type = YMODEM_TYPE_START;
          ret = true;
        }
        break;
 8002958:	e0ce      	b.n	8002af8 <ymodemReceive+0x268>
        else if (p_modem->rx_packet.seq[0] == 0x00)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	f893 30b5 	ldrb.w	r3, [r3, #181]	; 0xb5
 8002960:	2b00      	cmp	r3, #0
 8002962:	f040 80c9 	bne.w	8002af8 <ymodemReceive+0x268>
          p_modem->file_addr = 0;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2200      	movs	r2, #0
 800296a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
          ymodemGetFileInfo(p_modem);
 800296e:	6878      	ldr	r0, [r7, #4]
 8002970:	f7ff ff34 	bl	80027dc <ymodemGetFileInfo>
          ymodemPutch(p_modem, YMODEM_ACK);
 8002974:	2106      	movs	r1, #6
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f7ff ff16 	bl	80027a8 <ymodemPutch>
          ymodemPutch(p_modem, YMODEM_C);
 800297c:	2143      	movs	r1, #67	; 0x43
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f7ff ff12 	bl	80027a8 <ymodemPutch>
          p_modem->ack_mode = YMODEM_RESP_ACK_C;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2202      	movs	r2, #2
 8002988:	765a      	strb	r2, [r3, #25]
          p_modem->state = YMODEM_STATE_WAIT_FIRST;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2201      	movs	r2, #1
 800298e:	729a      	strb	r2, [r3, #10]
          p_modem->type = YMODEM_TYPE_START;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2200      	movs	r2, #0
 8002994:	721a      	strb	r2, [r3, #8]
          ret = true;
 8002996:	2301      	movs	r3, #1
 8002998:	73fb      	strb	r3, [r7, #15]
        break;
 800299a:	e0ad      	b.n	8002af8 <ymodemReceive+0x268>

      case YMODEM_STATE_WAIT_FIRST:
        if (p_modem->rx_packet.stx == YMODEM_EOT)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
 80029a2:	2b04      	cmp	r3, #4
 80029a4:	d107      	bne.n	80029b6 <ymodemReceive+0x126>
        {
          ymodemPutch(p_modem, YMODEM_NACK);
 80029a6:	2115      	movs	r1, #21
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	f7ff fefd 	bl	80027a8 <ymodemPutch>
          p_modem->state = YMODEM_STATE_WAIT_LAST;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2203      	movs	r2, #3
 80029b2:	729a      	strb	r2, [r3, #10]
          ymodemPutch(p_modem, YMODEM_ACK);

          p_modem->state = YMODEM_STATE_WAIT_DATA;
          p_modem->type = YMODEM_TYPE_DATA;
        }
        break;
 80029b4:	e0a2      	b.n	8002afc <ymodemReceive+0x26c>
        else if (p_modem->rx_packet.seq[0] == 0x01)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	f893 30b5 	ldrb.w	r3, [r3, #181]	; 0xb5
 80029bc:	2b01      	cmp	r3, #1
 80029be:	f040 809d 	bne.w	8002afc <ymodemReceive+0x26c>
          p_modem->file_addr = 0;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2200      	movs	r2, #0
 80029c6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
          p_modem->file_received = 0;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2200      	movs	r2, #0
 80029ce:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
          buf_length = (p_modem->file_length - p_modem->file_addr);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80029de:	1ad3      	subs	r3, r2, r3
 80029e0:	60bb      	str	r3, [r7, #8]
          if (buf_length > p_modem->rx_packet.length)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	; 0xbc
 80029e8:	461a      	mov	r2, r3
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d903      	bls.n	80029f8 <ymodemReceive+0x168>
            buf_length = p_modem->rx_packet.length;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	; 0xbc
 80029f6:	60bb      	str	r3, [r7, #8]
          p_modem->file_buf_length = buf_length;
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	b29a      	uxth	r2, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
          p_modem->file_received += buf_length;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	441a      	add	r2, r3
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
          ymodemPutch(p_modem, YMODEM_ACK);
 8002a12:	2106      	movs	r1, #6
 8002a14:	6878      	ldr	r0, [r7, #4]
 8002a16:	f7ff fec7 	bl	80027a8 <ymodemPutch>
          p_modem->state = YMODEM_STATE_WAIT_DATA;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2202      	movs	r2, #2
 8002a1e:	729a      	strb	r2, [r3, #10]
          p_modem->type = YMODEM_TYPE_DATA;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2201      	movs	r2, #1
 8002a24:	721a      	strb	r2, [r3, #8]
        break;
 8002a26:	e069      	b.n	8002afc <ymodemReceive+0x26c>

      case YMODEM_STATE_WAIT_DATA:
        if (p_modem->rx_packet.stx == YMODEM_EOT)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
 8002a2e:	2b04      	cmp	r3, #4
 8002a30:	d107      	bne.n	8002a42 <ymodemReceive+0x1b2>
        {
          ymodemPutch(p_modem, YMODEM_NACK);
 8002a32:	2115      	movs	r1, #21
 8002a34:	6878      	ldr	r0, [r7, #4]
 8002a36:	f7ff feb7 	bl	80027a8 <ymodemPutch>
          p_modem->state = YMODEM_STATE_WAIT_LAST;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2203      	movs	r2, #3
 8002a3e:	729a      	strb	r2, [r3, #10]
          ymodemPutch(p_modem, YMODEM_ACK);
          p_modem->ack_mode = YMODEM_RESP_ACK;
          p_modem->type = YMODEM_TYPE_DATA;
          ret = true;
        }
        break;
 8002a40:	e05d      	b.n	8002afe <ymodemReceive+0x26e>
          buf_length = (p_modem->file_length - p_modem->file_addr);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002a4e:	1ad3      	subs	r3, r2, r3
 8002a50:	60bb      	str	r3, [r7, #8]
          if (buf_length > p_modem->rx_packet.length)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	; 0xbc
 8002a58:	461a      	mov	r2, r3
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d903      	bls.n	8002a68 <ymodemReceive+0x1d8>
            buf_length = p_modem->rx_packet.length;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	; 0xbc
 8002a66:	60bb      	str	r3, [r7, #8]
          p_modem->file_buf_length = buf_length;
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	b29a      	uxth	r2, r3
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
          p_modem->file_addr += buf_length;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	441a      	add	r2, r3
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
          p_modem->file_received += buf_length;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	441a      	add	r2, r3
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
          ymodemPutch(p_modem, YMODEM_ACK);
 8002a92:	2106      	movs	r1, #6
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f7ff fe87 	bl	80027a8 <ymodemPutch>
          p_modem->ack_mode = YMODEM_RESP_ACK;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	765a      	strb	r2, [r3, #25]
          p_modem->type = YMODEM_TYPE_DATA;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	721a      	strb	r2, [r3, #8]
          ret = true;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	73fb      	strb	r3, [r7, #15]
        break;
 8002aaa:	e028      	b.n	8002afe <ymodemReceive+0x26e>

      case YMODEM_STATE_WAIT_LAST:
        ymodemPutch(p_modem, YMODEM_ACK);
 8002aac:	2106      	movs	r1, #6
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f7ff fe7a 	bl	80027a8 <ymodemPutch>
        ymodemPutch(p_modem, YMODEM_C);
 8002ab4:	2143      	movs	r1, #67	; 0x43
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f7ff fe76 	bl	80027a8 <ymodemPutch>
        p_modem->state = YMODEM_STATE_WAIT_END;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2204      	movs	r2, #4
 8002ac0:	729a      	strb	r2, [r3, #10]
        break;
 8002ac2:	e01c      	b.n	8002afe <ymodemReceive+0x26e>

      case YMODEM_STATE_WAIT_END:
        ymodemPutch(p_modem, YMODEM_ACK);
 8002ac4:	2106      	movs	r1, #6
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	f7ff fe6e 	bl	80027a8 <ymodemPutch>
        p_modem->state = YMODEM_STATE_WAIT_HEAD;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	729a      	strb	r2, [r3, #10]
        p_modem->type = YMODEM_TYPE_END;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2202      	movs	r2, #2
 8002ad6:	721a      	strb	r2, [r3, #8]
        ret = true;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	73fb      	strb	r3, [r7, #15]
        break;
 8002adc:	e00f      	b.n	8002afe <ymodemReceive+0x26e>

      case YMODEM_STATE_WAIT_CANCEL:
        ymodemPutch(p_modem, YMODEM_ACK);
 8002ade:	2106      	movs	r1, #6
 8002ae0:	6878      	ldr	r0, [r7, #4]
 8002ae2:	f7ff fe61 	bl	80027a8 <ymodemPutch>
        p_modem->state = YMODEM_STATE_WAIT_HEAD;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	729a      	strb	r2, [r3, #10]
        p_modem->type = YMODEM_TYPE_CANCEL;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2203      	movs	r2, #3
 8002af0:	721a      	strb	r2, [r3, #8]
        ret = true;
 8002af2:	2301      	movs	r3, #1
 8002af4:	73fb      	strb	r3, [r7, #15]
        break;
 8002af6:	e002      	b.n	8002afe <ymodemReceive+0x26e>
        break;
 8002af8:	bf00      	nop
 8002afa:	e01a      	b.n	8002b32 <ymodemReceive+0x2a2>
        break;
 8002afc:	bf00      	nop
    switch(p_modem->state)
 8002afe:	e018      	b.n	8002b32 <ymodemReceive+0x2a2>
    }
  }
  else
  {
    if (p_modem->rx_packet.state == YMODEM_PACKET_WAIT_FIRST)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d114      	bne.n	8002b34 <ymodemReceive+0x2a4>
    {
      if (millis()-p_modem->pre_time >= p_modem->start_time)
 8002b0a:	f7ff faab 	bl	8002064 <millis>
 8002b0e:	4602      	mov	r2, r0
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	68db      	ldr	r3, [r3, #12]
 8002b14:	1ad2      	subs	r2, r2, r3
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	691b      	ldr	r3, [r3, #16]
 8002b1a:	429a      	cmp	r2, r3
 8002b1c:	d30a      	bcc.n	8002b34 <ymodemReceive+0x2a4>
      {
        p_modem->pre_time = millis();
 8002b1e:	f7ff faa1 	bl	8002064 <millis>
 8002b22:	4602      	mov	r2, r0
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	60da      	str	r2, [r3, #12]
        ymodemPutch(p_modem, YMODEM_C);
 8002b28:	2143      	movs	r1, #67	; 0x43
 8002b2a:	6878      	ldr	r0, [r7, #4]
 8002b2c:	f7ff fe3c 	bl	80027a8 <ymodemPutch>
 8002b30:	e000      	b.n	8002b34 <ymodemReceive+0x2a4>
    switch(p_modem->state)
 8002b32:	bf00      	nop
      }
    }
  }

  return ret;
 8002b34:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3710      	adds	r7, #16
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop

08002b40 <ymodemReceivePacket>:

bool ymodemReceivePacket(ymodem_packet_t *p_packet, uint8_t data_in)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b084      	sub	sp, #16
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
 8002b48:	460b      	mov	r3, r1
 8002b4a:	70fb      	strb	r3, [r7, #3]
  bool ret = false;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	73fb      	strb	r3, [r7, #15]


  switch(p_packet->state)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	781b      	ldrb	r3, [r3, #0]
 8002b54:	2b05      	cmp	r3, #5
 8002b56:	f200 809b 	bhi.w	8002c90 <ymodemReceivePacket+0x150>
 8002b5a:	a201      	add	r2, pc, #4	; (adr r2, 8002b60 <ymodemReceivePacket+0x20>)
 8002b5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b60:	08002b79 	.word	0x08002b79
 8002b64:	08002bcd 	.word	0x08002bcd
 8002b68:	08002bdb 	.word	0x08002bdb
 8002b6c:	08002c05 	.word	0x08002c05
 8002b70:	08002c33 	.word	0x08002c33
 8002b74:	08002c47 	.word	0x08002c47
  {
    case YMODEM_PACKET_WAIT_FIRST:
      if (data_in == YMODEM_SOH)
 8002b78:	78fb      	ldrb	r3, [r7, #3]
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d108      	bne.n	8002b90 <ymodemReceivePacket+0x50>
      {
        p_packet->length = 128;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2280      	movs	r2, #128	; 0x80
 8002b82:	819a      	strh	r2, [r3, #12]
        p_packet->stx = data_in;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	78fa      	ldrb	r2, [r7, #3]
 8002b88:	711a      	strb	r2, [r3, #4]
        p_packet->state = YMODEM_PACKET_WAIT_SEQ1;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	701a      	strb	r2, [r3, #0]
      }
      if (data_in == YMODEM_STX)
 8002b90:	78fb      	ldrb	r3, [r7, #3]
 8002b92:	2b02      	cmp	r3, #2
 8002b94:	d109      	bne.n	8002baa <ymodemReceivePacket+0x6a>
      {
        p_packet->length = 1024;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b9c:	819a      	strh	r2, [r3, #12]
        p_packet->stx = data_in;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	78fa      	ldrb	r2, [r7, #3]
 8002ba2:	711a      	strb	r2, [r3, #4]
        p_packet->state = YMODEM_PACKET_WAIT_SEQ1;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	701a      	strb	r2, [r3, #0]
      }
      if (data_in == YMODEM_EOT)
 8002baa:	78fb      	ldrb	r3, [r7, #3]
 8002bac:	2b04      	cmp	r3, #4
 8002bae:	d104      	bne.n	8002bba <ymodemReceivePacket+0x7a>
      {
        p_packet->stx = data_in;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	78fa      	ldrb	r2, [r7, #3]
 8002bb4:	711a      	strb	r2, [r3, #4]
        ret = true;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	73fb      	strb	r3, [r7, #15]
      }
      if (data_in == YMODEM_CAN)
 8002bba:	78fb      	ldrb	r3, [r7, #3]
 8002bbc:	2b18      	cmp	r3, #24
 8002bbe:	d162      	bne.n	8002c86 <ymodemReceivePacket+0x146>
      {
        p_packet->stx = data_in;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	78fa      	ldrb	r2, [r7, #3]
 8002bc4:	711a      	strb	r2, [r3, #4]
        ret = true;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bca:	e05c      	b.n	8002c86 <ymodemReceivePacket+0x146>

    case YMODEM_PACKET_WAIT_SEQ1:
      p_packet->seq[0] = data_in;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	78fa      	ldrb	r2, [r7, #3]
 8002bd0:	715a      	strb	r2, [r3, #5]
      p_packet->state = YMODEM_PACKET_WAIT_SEQ2;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2202      	movs	r2, #2
 8002bd6:	701a      	strb	r2, [r3, #0]
      break;
 8002bd8:	e05a      	b.n	8002c90 <ymodemReceivePacket+0x150>

    case YMODEM_PACKET_WAIT_SEQ2:
      p_packet->seq[1] = data_in;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	78fa      	ldrb	r2, [r7, #3]
 8002bde:	719a      	strb	r2, [r3, #6]
      if (p_packet->seq[0] == (uint8_t)(~data_in))
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	795a      	ldrb	r2, [r3, #5]
 8002be4:	78fb      	ldrb	r3, [r7, #3]
 8002be6:	43db      	mvns	r3, r3
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	429a      	cmp	r2, r3
 8002bec:	d106      	bne.n	8002bfc <ymodemReceivePacket+0xbc>
      {
        p_packet->index = 0;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	805a      	strh	r2, [r3, #2]
        p_packet->state = YMODEM_PACKET_WAIT_DATA;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2203      	movs	r2, #3
 8002bf8:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        p_packet->state = YMODEM_PACKET_WAIT_FIRST;
      }
      break;
 8002bfa:	e049      	b.n	8002c90 <ymodemReceivePacket+0x150>
        p_packet->state = YMODEM_PACKET_WAIT_FIRST;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	701a      	strb	r2, [r3, #0]
      break;
 8002c02:	e045      	b.n	8002c90 <ymodemReceivePacket+0x150>

    case YMODEM_PACKET_WAIT_DATA:
      p_packet->data[p_packet->index] = data_in;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	687a      	ldr	r2, [r7, #4]
 8002c0a:	8852      	ldrh	r2, [r2, #2]
 8002c0c:	4413      	add	r3, r2
 8002c0e:	78fa      	ldrb	r2, [r7, #3]
 8002c10:	701a      	strb	r2, [r3, #0]
      p_packet->index++;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	885b      	ldrh	r3, [r3, #2]
 8002c16:	3301      	adds	r3, #1
 8002c18:	b29a      	uxth	r2, r3
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	805a      	strh	r2, [r3, #2]
      if (p_packet->index >= p_packet->length)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	885a      	ldrh	r2, [r3, #2]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	899b      	ldrh	r3, [r3, #12]
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d32f      	bcc.n	8002c8a <ymodemReceivePacket+0x14a>
      {
        p_packet->state = YMODEM_PACKET_WAIT_CRCH;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2204      	movs	r2, #4
 8002c2e:	701a      	strb	r2, [r3, #0]
      }
      break;
 8002c30:	e02b      	b.n	8002c8a <ymodemReceivePacket+0x14a>

    case YMODEM_PACKET_WAIT_CRCH:
      p_packet->crc_recv = (data_in<<8);
 8002c32:	78fb      	ldrb	r3, [r7, #3]
 8002c34:	b29b      	uxth	r3, r3
 8002c36:	021b      	lsls	r3, r3, #8
 8002c38:	b29a      	uxth	r2, r3
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	821a      	strh	r2, [r3, #16]
      p_packet->state = YMODEM_PACKET_WAIT_CRCL;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2205      	movs	r2, #5
 8002c42:	701a      	strb	r2, [r3, #0]
      break;
 8002c44:	e024      	b.n	8002c90 <ymodemReceivePacket+0x150>

    case YMODEM_PACKET_WAIT_CRCL:
      p_packet->crc_recv |= (data_in<<0);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	8a1a      	ldrh	r2, [r3, #16]
 8002c4a:	78fb      	ldrb	r3, [r7, #3]
 8002c4c:	b29b      	uxth	r3, r3
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	b29a      	uxth	r2, r3
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	821a      	strh	r2, [r3, #16]
      p_packet->state = YMODEM_PACKET_WAIT_FIRST;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	701a      	strb	r2, [r3, #0]

      p_packet->crc = crc16(p_packet->data, p_packet->length);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	689a      	ldr	r2, [r3, #8]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	899b      	ldrh	r3, [r3, #12]
 8002c64:	4619      	mov	r1, r3
 8002c66:	4610      	mov	r0, r2
 8002c68:	f000 f83a 	bl	8002ce0 <crc16>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	461a      	mov	r2, r3
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	81da      	strh	r2, [r3, #14]

      if (p_packet->crc == p_packet->crc_recv)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	89da      	ldrh	r2, [r3, #14]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	8a1b      	ldrh	r3, [r3, #16]
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d106      	bne.n	8002c8e <ymodemReceivePacket+0x14e>
      {
        ret = true;
 8002c80:	2301      	movs	r3, #1
 8002c82:	73fb      	strb	r3, [r7, #15]
      }
      //uartPrintf(_DEF_UART1, "crc %X %X\n", p_packet->crc, p_packet->crc_recv);
      break;
 8002c84:	e003      	b.n	8002c8e <ymodemReceivePacket+0x14e>
      break;
 8002c86:	bf00      	nop
 8002c88:	e002      	b.n	8002c90 <ymodemReceivePacket+0x150>
      break;
 8002c8a:	bf00      	nop
 8002c8c:	e000      	b.n	8002c90 <ymodemReceivePacket+0x150>
      break;
 8002c8e:	bf00      	nop
  }

  return ret;
 8002c90:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3710      	adds	r7, #16
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop

08002c9c <crc_update>:


#define CRC_POLY 0x1021

uint16_t crc_update(uint16_t crc_in, int incr)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b085      	sub	sp, #20
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	6039      	str	r1, [r7, #0]
 8002ca6:	80fb      	strh	r3, [r7, #6]
  uint16_t xor = crc_in >> 15;
 8002ca8:	88fb      	ldrh	r3, [r7, #6]
 8002caa:	0bdb      	lsrs	r3, r3, #15
 8002cac:	81bb      	strh	r3, [r7, #12]
  uint16_t out = crc_in << 1;
 8002cae:	88fb      	ldrh	r3, [r7, #6]
 8002cb0:	005b      	lsls	r3, r3, #1
 8002cb2:	81fb      	strh	r3, [r7, #14]

  if (incr)
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d002      	beq.n	8002cc0 <crc_update+0x24>
  {
    out++;
 8002cba:	89fb      	ldrh	r3, [r7, #14]
 8002cbc:	3301      	adds	r3, #1
 8002cbe:	81fb      	strh	r3, [r7, #14]
  }

  if (xor)
 8002cc0:	89bb      	ldrh	r3, [r7, #12]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d005      	beq.n	8002cd2 <crc_update+0x36>
  {
    out ^= CRC_POLY;
 8002cc6:	89fb      	ldrh	r3, [r7, #14]
 8002cc8:	f483 5381 	eor.w	r3, r3, #4128	; 0x1020
 8002ccc:	f083 0301 	eor.w	r3, r3, #1
 8002cd0:	81fb      	strh	r3, [r7, #14]
  }

  return out;
 8002cd2:	89fb      	ldrh	r3, [r7, #14]
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3714      	adds	r7, #20
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cde:	4770      	bx	lr

08002ce0 <crc16>:

uint16_t crc16(uint8_t *data, uint16_t size)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b084      	sub	sp, #16
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
 8002ce8:	460b      	mov	r3, r1
 8002cea:	807b      	strh	r3, [r7, #2]
  uint16_t crc, i;

  for (crc = 0; size > 0; size--, data++)
 8002cec:	2300      	movs	r3, #0
 8002cee:	81fb      	strh	r3, [r7, #14]
 8002cf0:	e01a      	b.n	8002d28 <crc16+0x48>
  {
    for (i = 0x80; i; i >>= 1)
 8002cf2:	2380      	movs	r3, #128	; 0x80
 8002cf4:	81bb      	strh	r3, [r7, #12]
 8002cf6:	e00e      	b.n	8002d16 <crc16+0x36>
    {
      crc = crc_update(crc, *data & i);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	781b      	ldrb	r3, [r3, #0]
 8002cfc:	461a      	mov	r2, r3
 8002cfe:	89bb      	ldrh	r3, [r7, #12]
 8002d00:	401a      	ands	r2, r3
 8002d02:	89fb      	ldrh	r3, [r7, #14]
 8002d04:	4611      	mov	r1, r2
 8002d06:	4618      	mov	r0, r3
 8002d08:	f7ff ffc8 	bl	8002c9c <crc_update>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	81fb      	strh	r3, [r7, #14]
    for (i = 0x80; i; i >>= 1)
 8002d10:	89bb      	ldrh	r3, [r7, #12]
 8002d12:	085b      	lsrs	r3, r3, #1
 8002d14:	81bb      	strh	r3, [r7, #12]
 8002d16:	89bb      	ldrh	r3, [r7, #12]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d1ed      	bne.n	8002cf8 <crc16+0x18>
  for (crc = 0; size > 0; size--, data++)
 8002d1c:	887b      	ldrh	r3, [r7, #2]
 8002d1e:	3b01      	subs	r3, #1
 8002d20:	807b      	strh	r3, [r7, #2]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	3301      	adds	r3, #1
 8002d26:	607b      	str	r3, [r7, #4]
 8002d28:	887b      	ldrh	r3, [r7, #2]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d1e1      	bne.n	8002cf2 <crc16+0x12>
    }
  }

  for (i = 0; i < 16; i++)
 8002d2e:	2300      	movs	r3, #0
 8002d30:	81bb      	strh	r3, [r7, #12]
 8002d32:	e009      	b.n	8002d48 <crc16+0x68>
  {
    crc = crc_update(crc, 0);
 8002d34:	89fb      	ldrh	r3, [r7, #14]
 8002d36:	2100      	movs	r1, #0
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f7ff ffaf 	bl	8002c9c <crc_update>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	81fb      	strh	r3, [r7, #14]
  for (i = 0; i < 16; i++)
 8002d42:	89bb      	ldrh	r3, [r7, #12]
 8002d44:	3301      	adds	r3, #1
 8002d46:	81bb      	strh	r3, [r7, #12]
 8002d48:	89bb      	ldrh	r3, [r7, #12]
 8002d4a:	2b0f      	cmp	r3, #15
 8002d4c:	d9f2      	bls.n	8002d34 <crc16+0x54>
  }

  return crc;
 8002d4e:	89fb      	ldrh	r3, [r7, #14]
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3710      	adds	r7, #16
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}

08002d58 <cliYmodem>:


#if 1
void cliYmodem(cli_args_t *args)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	f5ad 6d9b 	sub.w	sp, sp, #1240	; 0x4d8
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	1d3b      	adds	r3, r7, #4
 8002d62:	6018      	str	r0, [r3, #0]
  bool ret = false;
 8002d64:	2300      	movs	r3, #0
 8002d66:	f887 34d7 	strb.w	r3, [r7, #1239]	; 0x4d7
  ymodem_t ymodem;
  bool keep_loop;
  uint8_t log_ch = 1;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	f887 34d5 	strb.w	r3, [r7, #1237]	; 0x4d5


  if (args->argc == 1 && args->isStr(0, "down"))
 8002d70:	1d3b      	adds	r3, r7, #4
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	881b      	ldrh	r3, [r3, #0]
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	d17c      	bne.n	8002e74 <cliYmodem+0x11c>
 8002d7a:	1d3b      	adds	r3, r7, #4
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	695b      	ldr	r3, [r3, #20]
 8002d80:	4944      	ldr	r1, [pc, #272]	; (8002e94 <cliYmodem+0x13c>)
 8002d82:	2000      	movs	r0, #0
 8002d84:	4798      	blx	r3
 8002d86:	4603      	mov	r3, r0
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d073      	beq.n	8002e74 <cliYmodem+0x11c>
  {
    ymodemOpen(&ymodem, 2);
 8002d8c:	f107 030c 	add.w	r3, r7, #12
 8002d90:	2102      	movs	r1, #2
 8002d92:	4618      	mov	r0, r3
 8002d94:	f7ff fcd2 	bl	800273c <ymodemOpen>

    keep_loop = true;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	f887 34d6 	strb.w	r3, [r7, #1238]	; 0x4d6

    while(keep_loop)
 8002d9e:	bf00      	nop
 8002da0:	e061      	b.n	8002e66 <cliYmodem+0x10e>
    {
      if (ymodemReceive(&ymodem) == true)
 8002da2:	f107 030c 	add.w	r3, r7, #12
 8002da6:	4618      	mov	r0, r3
 8002da8:	f7ff fd72 	bl	8002890 <ymodemReceive>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d058      	beq.n	8002e64 <cliYmodem+0x10c>
      {
        switch(ymodem.type)
 8002db2:	f107 030c 	add.w	r3, r7, #12
 8002db6:	7a1b      	ldrb	r3, [r3, #8]
 8002db8:	2b04      	cmp	r3, #4
 8002dba:	d854      	bhi.n	8002e66 <cliYmodem+0x10e>
 8002dbc:	a201      	add	r2, pc, #4	; (adr r2, 8002dc4 <cliYmodem+0x6c>)
 8002dbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dc2:	bf00      	nop
 8002dc4:	08002dd9 	.word	0x08002dd9
 8002dc8:	08002df7 	.word	0x08002df7
 8002dcc:	08002e29 	.word	0x08002e29
 8002dd0:	08002e3d 	.word	0x08002e3d
 8002dd4:	08002e51 	.word	0x08002e51
        {
          case YMODEM_TYPE_START:
            uartPrintf(log_ch, "YMODEM_TYPE_START %s %d\n", ymodem.file_name, ymodem.file_length);
 8002dd8:	f107 030c 	add.w	r3, r7, #12
 8002ddc:	f8d3 10a0 	ldr.w	r1, [r3, #160]	; 0xa0
 8002de0:	f107 030c 	add.w	r3, r7, #12
 8002de4:	f103 021a 	add.w	r2, r3, #26
 8002de8:	f897 04d5 	ldrb.w	r0, [r7, #1237]	; 0x4d5
 8002dec:	460b      	mov	r3, r1
 8002dee:	492a      	ldr	r1, [pc, #168]	; (8002e98 <cliYmodem+0x140>)
 8002df0:	f7ff fb26 	bl	8002440 <uartPrintf>
            break;
 8002df4:	e037      	b.n	8002e66 <cliYmodem+0x10e>

          case YMODEM_TYPE_DATA:
            uartPrintf(log_ch, "YMODEM_TYPE_DATA %d %d %%\n", ymodem.rx_packet.seq[0], ymodem.file_received*100 / ymodem.file_length);
 8002df6:	f107 030c 	add.w	r3, r7, #12
 8002dfa:	f893 30b5 	ldrb.w	r3, [r3, #181]	; 0xb5
 8002dfe:	4619      	mov	r1, r3
 8002e00:	f107 030c 	add.w	r3, r7, #12
 8002e04:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002e08:	2264      	movs	r2, #100	; 0x64
 8002e0a:	fb02 f203 	mul.w	r2, r2, r3
 8002e0e:	f107 030c 	add.w	r3, r7, #12
 8002e12:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8002e16:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e1a:	f897 04d5 	ldrb.w	r0, [r7, #1237]	; 0x4d5
 8002e1e:	460a      	mov	r2, r1
 8002e20:	491e      	ldr	r1, [pc, #120]	; (8002e9c <cliYmodem+0x144>)
 8002e22:	f7ff fb0d 	bl	8002440 <uartPrintf>
            break;
 8002e26:	e01e      	b.n	8002e66 <cliYmodem+0x10e>

          case YMODEM_TYPE_END:
            uartPrintf(log_ch, "YMODEM_TYPE_END \n");
 8002e28:	f897 34d5 	ldrb.w	r3, [r7, #1237]	; 0x4d5
 8002e2c:	491c      	ldr	r1, [pc, #112]	; (8002ea0 <cliYmodem+0x148>)
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f7ff fb06 	bl	8002440 <uartPrintf>
            keep_loop = false;
 8002e34:	2300      	movs	r3, #0
 8002e36:	f887 34d6 	strb.w	r3, [r7, #1238]	; 0x4d6
            break;
 8002e3a:	e014      	b.n	8002e66 <cliYmodem+0x10e>

          case YMODEM_TYPE_CANCEL:
            uartPrintf(log_ch, "YMODEM_TYPE_CANCEL \n");
 8002e3c:	f897 34d5 	ldrb.w	r3, [r7, #1237]	; 0x4d5
 8002e40:	4918      	ldr	r1, [pc, #96]	; (8002ea4 <cliYmodem+0x14c>)
 8002e42:	4618      	mov	r0, r3
 8002e44:	f7ff fafc 	bl	8002440 <uartPrintf>
            keep_loop = false;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	f887 34d6 	strb.w	r3, [r7, #1238]	; 0x4d6
            break;
 8002e4e:	e00a      	b.n	8002e66 <cliYmodem+0x10e>

          case YMODEM_TYPE_ERROR:
            uartPrintf(log_ch, "YMODEM_TYPE_ERROR \n");
 8002e50:	f897 34d5 	ldrb.w	r3, [r7, #1237]	; 0x4d5
 8002e54:	4914      	ldr	r1, [pc, #80]	; (8002ea8 <cliYmodem+0x150>)
 8002e56:	4618      	mov	r0, r3
 8002e58:	f7ff faf2 	bl	8002440 <uartPrintf>
            keep_loop = false;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	f887 34d6 	strb.w	r3, [r7, #1238]	; 0x4d6
            break;
 8002e62:	e000      	b.n	8002e66 <cliYmodem+0x10e>
        }
      }
 8002e64:	bf00      	nop
    while(keep_loop)
 8002e66:	f897 34d6 	ldrb.w	r3, [r7, #1238]	; 0x4d6
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d199      	bne.n	8002da2 <cliYmodem+0x4a>
    }
    ret = true;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	f887 34d7 	strb.w	r3, [r7, #1239]	; 0x4d7
  }


  if (ret != true)
 8002e74:	f897 34d7 	ldrb.w	r3, [r7, #1239]	; 0x4d7
 8002e78:	f083 0301 	eor.w	r3, r3, #1
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d002      	beq.n	8002e88 <cliYmodem+0x130>
  {
    cliPrintf("ymodem down\n");
 8002e82:	480a      	ldr	r0, [pc, #40]	; (8002eac <cliYmodem+0x154>)
 8002e84:	f7fe fab8 	bl	80013f8 <cliPrintf>
  }
}
 8002e88:	bf00      	nop
 8002e8a:	f507 679b 	add.w	r7, r7, #1240	; 0x4d8
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	0800a284 	.word	0x0800a284
 8002e98:	0800a28c 	.word	0x0800a28c
 8002e9c:	0800a2a8 	.word	0x0800a2a8
 8002ea0:	0800a2c4 	.word	0x0800a2c4
 8002ea4:	0800a2d8 	.word	0x0800a2d8
 8002ea8:	0800a2f0 	.word	0x0800a2f0
 8002eac:	0800a304 	.word	0x0800a304

08002eb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002eb4:	2003      	movs	r0, #3
 8002eb6:	f000 f94d 	bl	8003154 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002eba:	2000      	movs	r0, #0
 8002ebc:	f000 f806 	bl	8002ecc <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002ec0:	f7fd fd96 	bl	80009f0 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8002ec4:	2300      	movs	r3, #0
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	bd80      	pop	{r7, pc}
	...

08002ecc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b082      	sub	sp, #8
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ed4:	4b12      	ldr	r3, [pc, #72]	; (8002f20 <HAL_InitTick+0x54>)
 8002ed6:	681a      	ldr	r2, [r3, #0]
 8002ed8:	4b12      	ldr	r3, [pc, #72]	; (8002f24 <HAL_InitTick+0x58>)
 8002eda:	781b      	ldrb	r3, [r3, #0]
 8002edc:	4619      	mov	r1, r3
 8002ede:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ee2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ee6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eea:	4618      	mov	r0, r3
 8002eec:	f000 f975 	bl	80031da <HAL_SYSTICK_Config>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d001      	beq.n	8002efa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e00e      	b.n	8002f18 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2b0f      	cmp	r3, #15
 8002efe:	d80a      	bhi.n	8002f16 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f00:	2200      	movs	r2, #0
 8002f02:	6879      	ldr	r1, [r7, #4]
 8002f04:	f04f 30ff 	mov.w	r0, #4294967295
 8002f08:	f000 f92f 	bl	800316a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f0c:	4a06      	ldr	r2, [pc, #24]	; (8002f28 <HAL_InitTick+0x5c>)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f12:	2300      	movs	r3, #0
 8002f14:	e000      	b.n	8002f18 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
}
 8002f18:	4618      	mov	r0, r3
 8002f1a:	3708      	adds	r7, #8
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	20000000 	.word	0x20000000
 8002f24:	2000000c 	.word	0x2000000c
 8002f28:	20000008 	.word	0x20000008

08002f2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f30:	4b06      	ldr	r3, [pc, #24]	; (8002f4c <HAL_IncTick+0x20>)
 8002f32:	781b      	ldrb	r3, [r3, #0]
 8002f34:	461a      	mov	r2, r3
 8002f36:	4b06      	ldr	r3, [pc, #24]	; (8002f50 <HAL_IncTick+0x24>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4413      	add	r3, r2
 8002f3c:	4a04      	ldr	r2, [pc, #16]	; (8002f50 <HAL_IncTick+0x24>)
 8002f3e:	6013      	str	r3, [r2, #0]
}
 8002f40:	bf00      	nop
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr
 8002f4a:	bf00      	nop
 8002f4c:	2000000c 	.word	0x2000000c
 8002f50:	200008f0 	.word	0x200008f0

08002f54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f54:	b480      	push	{r7}
 8002f56:	af00      	add	r7, sp, #0
  return uwTick;
 8002f58:	4b03      	ldr	r3, [pc, #12]	; (8002f68 <HAL_GetTick+0x14>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f64:	4770      	bx	lr
 8002f66:	bf00      	nop
 8002f68:	200008f0 	.word	0x200008f0

08002f6c <__NVIC_SetPriorityGrouping>:
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b085      	sub	sp, #20
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	f003 0307 	and.w	r3, r3, #7
 8002f7a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f7c:	4b0b      	ldr	r3, [pc, #44]	; (8002fac <__NVIC_SetPriorityGrouping+0x40>)
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f82:	68ba      	ldr	r2, [r7, #8]
 8002f84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f88:	4013      	ands	r3, r2
 8002f8a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002f94:	4b06      	ldr	r3, [pc, #24]	; (8002fb0 <__NVIC_SetPriorityGrouping+0x44>)
 8002f96:	4313      	orrs	r3, r2
 8002f98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f9a:	4a04      	ldr	r2, [pc, #16]	; (8002fac <__NVIC_SetPriorityGrouping+0x40>)
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	60d3      	str	r3, [r2, #12]
}
 8002fa0:	bf00      	nop
 8002fa2:	3714      	adds	r7, #20
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002faa:	4770      	bx	lr
 8002fac:	e000ed00 	.word	0xe000ed00
 8002fb0:	05fa0000 	.word	0x05fa0000

08002fb4 <__NVIC_GetPriorityGrouping>:
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fb8:	4b04      	ldr	r3, [pc, #16]	; (8002fcc <__NVIC_GetPriorityGrouping+0x18>)
 8002fba:	68db      	ldr	r3, [r3, #12]
 8002fbc:	0a1b      	lsrs	r3, r3, #8
 8002fbe:	f003 0307 	and.w	r3, r3, #7
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fca:	4770      	bx	lr
 8002fcc:	e000ed00 	.word	0xe000ed00

08002fd0 <__NVIC_EnableIRQ>:
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	db0b      	blt.n	8002ffa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fe2:	79fb      	ldrb	r3, [r7, #7]
 8002fe4:	f003 021f 	and.w	r2, r3, #31
 8002fe8:	4907      	ldr	r1, [pc, #28]	; (8003008 <__NVIC_EnableIRQ+0x38>)
 8002fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fee:	095b      	lsrs	r3, r3, #5
 8002ff0:	2001      	movs	r0, #1
 8002ff2:	fa00 f202 	lsl.w	r2, r0, r2
 8002ff6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002ffa:	bf00      	nop
 8002ffc:	370c      	adds	r7, #12
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr
 8003006:	bf00      	nop
 8003008:	e000e100 	.word	0xe000e100

0800300c <__NVIC_DisableIRQ>:
{
 800300c:	b480      	push	{r7}
 800300e:	b083      	sub	sp, #12
 8003010:	af00      	add	r7, sp, #0
 8003012:	4603      	mov	r3, r0
 8003014:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003016:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800301a:	2b00      	cmp	r3, #0
 800301c:	db12      	blt.n	8003044 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800301e:	79fb      	ldrb	r3, [r7, #7]
 8003020:	f003 021f 	and.w	r2, r3, #31
 8003024:	490a      	ldr	r1, [pc, #40]	; (8003050 <__NVIC_DisableIRQ+0x44>)
 8003026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800302a:	095b      	lsrs	r3, r3, #5
 800302c:	2001      	movs	r0, #1
 800302e:	fa00 f202 	lsl.w	r2, r0, r2
 8003032:	3320      	adds	r3, #32
 8003034:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003038:	f3bf 8f4f 	dsb	sy
}
 800303c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800303e:	f3bf 8f6f 	isb	sy
}
 8003042:	bf00      	nop
}
 8003044:	bf00      	nop
 8003046:	370c      	adds	r7, #12
 8003048:	46bd      	mov	sp, r7
 800304a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304e:	4770      	bx	lr
 8003050:	e000e100 	.word	0xe000e100

08003054 <__NVIC_SetPriority>:
{
 8003054:	b480      	push	{r7}
 8003056:	b083      	sub	sp, #12
 8003058:	af00      	add	r7, sp, #0
 800305a:	4603      	mov	r3, r0
 800305c:	6039      	str	r1, [r7, #0]
 800305e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003060:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003064:	2b00      	cmp	r3, #0
 8003066:	db0a      	blt.n	800307e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	b2da      	uxtb	r2, r3
 800306c:	490c      	ldr	r1, [pc, #48]	; (80030a0 <__NVIC_SetPriority+0x4c>)
 800306e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003072:	0112      	lsls	r2, r2, #4
 8003074:	b2d2      	uxtb	r2, r2
 8003076:	440b      	add	r3, r1
 8003078:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800307c:	e00a      	b.n	8003094 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	b2da      	uxtb	r2, r3
 8003082:	4908      	ldr	r1, [pc, #32]	; (80030a4 <__NVIC_SetPriority+0x50>)
 8003084:	79fb      	ldrb	r3, [r7, #7]
 8003086:	f003 030f 	and.w	r3, r3, #15
 800308a:	3b04      	subs	r3, #4
 800308c:	0112      	lsls	r2, r2, #4
 800308e:	b2d2      	uxtb	r2, r2
 8003090:	440b      	add	r3, r1
 8003092:	761a      	strb	r2, [r3, #24]
}
 8003094:	bf00      	nop
 8003096:	370c      	adds	r7, #12
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr
 80030a0:	e000e100 	.word	0xe000e100
 80030a4:	e000ed00 	.word	0xe000ed00

080030a8 <NVIC_EncodePriority>:
{
 80030a8:	b480      	push	{r7}
 80030aa:	b089      	sub	sp, #36	; 0x24
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	60f8      	str	r0, [r7, #12]
 80030b0:	60b9      	str	r1, [r7, #8]
 80030b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	f003 0307 	and.w	r3, r3, #7
 80030ba:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030bc:	69fb      	ldr	r3, [r7, #28]
 80030be:	f1c3 0307 	rsb	r3, r3, #7
 80030c2:	2b04      	cmp	r3, #4
 80030c4:	bf28      	it	cs
 80030c6:	2304      	movcs	r3, #4
 80030c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030ca:	69fb      	ldr	r3, [r7, #28]
 80030cc:	3304      	adds	r3, #4
 80030ce:	2b06      	cmp	r3, #6
 80030d0:	d902      	bls.n	80030d8 <NVIC_EncodePriority+0x30>
 80030d2:	69fb      	ldr	r3, [r7, #28]
 80030d4:	3b03      	subs	r3, #3
 80030d6:	e000      	b.n	80030da <NVIC_EncodePriority+0x32>
 80030d8:	2300      	movs	r3, #0
 80030da:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030dc:	f04f 32ff 	mov.w	r2, #4294967295
 80030e0:	69bb      	ldr	r3, [r7, #24]
 80030e2:	fa02 f303 	lsl.w	r3, r2, r3
 80030e6:	43da      	mvns	r2, r3
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	401a      	ands	r2, r3
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030f0:	f04f 31ff 	mov.w	r1, #4294967295
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	fa01 f303 	lsl.w	r3, r1, r3
 80030fa:	43d9      	mvns	r1, r3
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003100:	4313      	orrs	r3, r2
}
 8003102:	4618      	mov	r0, r3
 8003104:	3724      	adds	r7, #36	; 0x24
 8003106:	46bd      	mov	sp, r7
 8003108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310c:	4770      	bx	lr
	...

08003110 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b082      	sub	sp, #8
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	3b01      	subs	r3, #1
 800311c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003120:	d301      	bcc.n	8003126 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003122:	2301      	movs	r3, #1
 8003124:	e00f      	b.n	8003146 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003126:	4a0a      	ldr	r2, [pc, #40]	; (8003150 <SysTick_Config+0x40>)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	3b01      	subs	r3, #1
 800312c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800312e:	210f      	movs	r1, #15
 8003130:	f04f 30ff 	mov.w	r0, #4294967295
 8003134:	f7ff ff8e 	bl	8003054 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003138:	4b05      	ldr	r3, [pc, #20]	; (8003150 <SysTick_Config+0x40>)
 800313a:	2200      	movs	r2, #0
 800313c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800313e:	4b04      	ldr	r3, [pc, #16]	; (8003150 <SysTick_Config+0x40>)
 8003140:	2207      	movs	r2, #7
 8003142:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003144:	2300      	movs	r3, #0
}
 8003146:	4618      	mov	r0, r3
 8003148:	3708      	adds	r7, #8
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}
 800314e:	bf00      	nop
 8003150:	e000e010 	.word	0xe000e010

08003154 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b082      	sub	sp, #8
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	f7ff ff05 	bl	8002f6c <__NVIC_SetPriorityGrouping>
}
 8003162:	bf00      	nop
 8003164:	3708      	adds	r7, #8
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}

0800316a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800316a:	b580      	push	{r7, lr}
 800316c:	b086      	sub	sp, #24
 800316e:	af00      	add	r7, sp, #0
 8003170:	4603      	mov	r3, r0
 8003172:	60b9      	str	r1, [r7, #8]
 8003174:	607a      	str	r2, [r7, #4]
 8003176:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003178:	2300      	movs	r3, #0
 800317a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800317c:	f7ff ff1a 	bl	8002fb4 <__NVIC_GetPriorityGrouping>
 8003180:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	68b9      	ldr	r1, [r7, #8]
 8003186:	6978      	ldr	r0, [r7, #20]
 8003188:	f7ff ff8e 	bl	80030a8 <NVIC_EncodePriority>
 800318c:	4602      	mov	r2, r0
 800318e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003192:	4611      	mov	r1, r2
 8003194:	4618      	mov	r0, r3
 8003196:	f7ff ff5d 	bl	8003054 <__NVIC_SetPriority>
}
 800319a:	bf00      	nop
 800319c:	3718      	adds	r7, #24
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}

080031a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031a2:	b580      	push	{r7, lr}
 80031a4:	b082      	sub	sp, #8
 80031a6:	af00      	add	r7, sp, #0
 80031a8:	4603      	mov	r3, r0
 80031aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031b0:	4618      	mov	r0, r3
 80031b2:	f7ff ff0d 	bl	8002fd0 <__NVIC_EnableIRQ>
}
 80031b6:	bf00      	nop
 80031b8:	3708      	adds	r7, #8
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}

080031be <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80031be:	b580      	push	{r7, lr}
 80031c0:	b082      	sub	sp, #8
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	4603      	mov	r3, r0
 80031c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80031c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031cc:	4618      	mov	r0, r3
 80031ce:	f7ff ff1d 	bl	800300c <__NVIC_DisableIRQ>
}
 80031d2:	bf00      	nop
 80031d4:	3708      	adds	r7, #8
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}

080031da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031da:	b580      	push	{r7, lr}
 80031dc:	b082      	sub	sp, #8
 80031de:	af00      	add	r7, sp, #0
 80031e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031e2:	6878      	ldr	r0, [r7, #4]
 80031e4:	f7ff ff94 	bl	8003110 <SysTick_Config>
 80031e8:	4603      	mov	r3, r0
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	3708      	adds	r7, #8
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}
	...

080031f4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b086      	sub	sp, #24
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80031fc:	2300      	movs	r3, #0
 80031fe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003200:	f7ff fea8 	bl	8002f54 <HAL_GetTick>
 8003204:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d101      	bne.n	8003210 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	e099      	b.n	8003344 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2202      	movs	r2, #2
 800321c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f022 0201 	bic.w	r2, r2, #1
 800322e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003230:	e00f      	b.n	8003252 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003232:	f7ff fe8f 	bl	8002f54 <HAL_GetTick>
 8003236:	4602      	mov	r2, r0
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	1ad3      	subs	r3, r2, r3
 800323c:	2b05      	cmp	r3, #5
 800323e:	d908      	bls.n	8003252 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2220      	movs	r2, #32
 8003244:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2203      	movs	r2, #3
 800324a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800324e:	2303      	movs	r3, #3
 8003250:	e078      	b.n	8003344 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f003 0301 	and.w	r3, r3, #1
 800325c:	2b00      	cmp	r3, #0
 800325e:	d1e8      	bne.n	8003232 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003268:	697a      	ldr	r2, [r7, #20]
 800326a:	4b38      	ldr	r3, [pc, #224]	; (800334c <HAL_DMA_Init+0x158>)
 800326c:	4013      	ands	r3, r2
 800326e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	685a      	ldr	r2, [r3, #4]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	689b      	ldr	r3, [r3, #8]
 8003278:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800327e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	691b      	ldr	r3, [r3, #16]
 8003284:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800328a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	699b      	ldr	r3, [r3, #24]
 8003290:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003296:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6a1b      	ldr	r3, [r3, #32]
 800329c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800329e:	697a      	ldr	r2, [r7, #20]
 80032a0:	4313      	orrs	r3, r2
 80032a2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032a8:	2b04      	cmp	r3, #4
 80032aa:	d107      	bne.n	80032bc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032b4:	4313      	orrs	r3, r2
 80032b6:	697a      	ldr	r2, [r7, #20]
 80032b8:	4313      	orrs	r3, r2
 80032ba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	697a      	ldr	r2, [r7, #20]
 80032c2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	695b      	ldr	r3, [r3, #20]
 80032ca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	f023 0307 	bic.w	r3, r3, #7
 80032d2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d8:	697a      	ldr	r2, [r7, #20]
 80032da:	4313      	orrs	r3, r2
 80032dc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e2:	2b04      	cmp	r3, #4
 80032e4:	d117      	bne.n	8003316 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032ea:	697a      	ldr	r2, [r7, #20]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d00e      	beq.n	8003316 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80032f8:	6878      	ldr	r0, [r7, #4]
 80032fa:	f000 fb67 	bl	80039cc <DMA_CheckFifoParam>
 80032fe:	4603      	mov	r3, r0
 8003300:	2b00      	cmp	r3, #0
 8003302:	d008      	beq.n	8003316 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2240      	movs	r2, #64	; 0x40
 8003308:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2201      	movs	r2, #1
 800330e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003312:	2301      	movs	r3, #1
 8003314:	e016      	b.n	8003344 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	697a      	ldr	r2, [r7, #20]
 800331c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f000 fb1e 	bl	8003960 <DMA_CalcBaseAndBitshift>
 8003324:	4603      	mov	r3, r0
 8003326:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800332c:	223f      	movs	r2, #63	; 0x3f
 800332e:	409a      	lsls	r2, r3
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2200      	movs	r2, #0
 8003338:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2201      	movs	r2, #1
 800333e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003342:	2300      	movs	r3, #0
}
 8003344:	4618      	mov	r0, r3
 8003346:	3718      	adds	r7, #24
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}
 800334c:	e010803f 	.word	0xe010803f

08003350 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b084      	sub	sp, #16
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d101      	bne.n	8003362 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e050      	b.n	8003404 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003368:	b2db      	uxtb	r3, r3
 800336a:	2b02      	cmp	r3, #2
 800336c:	d101      	bne.n	8003372 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800336e:	2302      	movs	r3, #2
 8003370:	e048      	b.n	8003404 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f022 0201 	bic.w	r2, r2, #1
 8003380:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	2200      	movs	r2, #0
 8003388:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	2200      	movs	r2, #0
 8003390:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	2200      	movs	r2, #0
 8003398:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	2200      	movs	r2, #0
 80033a0:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	2200      	movs	r2, #0
 80033a8:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	2221      	movs	r2, #33	; 0x21
 80033b0:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80033b2:	6878      	ldr	r0, [r7, #4]
 80033b4:	f000 fad4 	bl	8003960 <DMA_CalcBaseAndBitshift>
 80033b8:	4603      	mov	r3, r0
 80033ba:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033c0:	223f      	movs	r2, #63	; 0x3f
 80033c2:	409a      	lsls	r2, r3
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2200      	movs	r2, #0
 80033cc:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2200      	movs	r2, #0
 80033d2:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2200      	movs	r2, #0
 80033d8:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2200      	movs	r2, #0
 80033e4:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2200      	movs	r2, #0
 80033ea:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2200      	movs	r2, #0
 80033f0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2200      	movs	r2, #0
 80033f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2200      	movs	r2, #0
 80033fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003402:	2300      	movs	r3, #0
}
 8003404:	4618      	mov	r0, r3
 8003406:	3710      	adds	r7, #16
 8003408:	46bd      	mov	sp, r7
 800340a:	bd80      	pop	{r7, pc}

0800340c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b086      	sub	sp, #24
 8003410:	af00      	add	r7, sp, #0
 8003412:	60f8      	str	r0, [r7, #12]
 8003414:	60b9      	str	r1, [r7, #8]
 8003416:	607a      	str	r2, [r7, #4]
 8003418:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800341a:	2300      	movs	r3, #0
 800341c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003422:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800342a:	2b01      	cmp	r3, #1
 800342c:	d101      	bne.n	8003432 <HAL_DMA_Start_IT+0x26>
 800342e:	2302      	movs	r3, #2
 8003430:	e048      	b.n	80034c4 <HAL_DMA_Start_IT+0xb8>
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2201      	movs	r2, #1
 8003436:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003440:	b2db      	uxtb	r3, r3
 8003442:	2b01      	cmp	r3, #1
 8003444:	d137      	bne.n	80034b6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	2202      	movs	r2, #2
 800344a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2200      	movs	r2, #0
 8003452:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	687a      	ldr	r2, [r7, #4]
 8003458:	68b9      	ldr	r1, [r7, #8]
 800345a:	68f8      	ldr	r0, [r7, #12]
 800345c:	f000 fa52 	bl	8003904 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003464:	223f      	movs	r2, #63	; 0x3f
 8003466:	409a      	lsls	r2, r3
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	681a      	ldr	r2, [r3, #0]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f042 0216 	orr.w	r2, r2, #22
 800347a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	695a      	ldr	r2, [r3, #20]
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800348a:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003490:	2b00      	cmp	r3, #0
 8003492:	d007      	beq.n	80034a4 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f042 0208 	orr.w	r2, r2, #8
 80034a2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f042 0201 	orr.w	r2, r2, #1
 80034b2:	601a      	str	r2, [r3, #0]
 80034b4:	e005      	b.n	80034c2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2200      	movs	r2, #0
 80034ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80034be:	2302      	movs	r3, #2
 80034c0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80034c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	3718      	adds	r7, #24
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}

080034cc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b084      	sub	sp, #16
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034d8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80034da:	f7ff fd3b 	bl	8002f54 <HAL_GetTick>
 80034de:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80034e6:	b2db      	uxtb	r3, r3
 80034e8:	2b02      	cmp	r3, #2
 80034ea:	d008      	beq.n	80034fe <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2280      	movs	r2, #128	; 0x80
 80034f0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2200      	movs	r2, #0
 80034f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e052      	b.n	80035a4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f022 0216 	bic.w	r2, r2, #22
 800350c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	695a      	ldr	r2, [r3, #20]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800351c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003522:	2b00      	cmp	r3, #0
 8003524:	d103      	bne.n	800352e <HAL_DMA_Abort+0x62>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800352a:	2b00      	cmp	r3, #0
 800352c:	d007      	beq.n	800353e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f022 0208 	bic.w	r2, r2, #8
 800353c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f022 0201 	bic.w	r2, r2, #1
 800354c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800354e:	e013      	b.n	8003578 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003550:	f7ff fd00 	bl	8002f54 <HAL_GetTick>
 8003554:	4602      	mov	r2, r0
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	2b05      	cmp	r3, #5
 800355c:	d90c      	bls.n	8003578 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2220      	movs	r2, #32
 8003562:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2200      	movs	r2, #0
 8003568:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2203      	movs	r2, #3
 8003570:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8003574:	2303      	movs	r3, #3
 8003576:	e015      	b.n	80035a4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 0301 	and.w	r3, r3, #1
 8003582:	2b00      	cmp	r3, #0
 8003584:	d1e4      	bne.n	8003550 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800358a:	223f      	movs	r2, #63	; 0x3f
 800358c:	409a      	lsls	r2, r3
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2200      	movs	r2, #0
 8003596:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2201      	movs	r2, #1
 800359e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80035a2:	2300      	movs	r3, #0
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	3710      	adds	r7, #16
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}

080035ac <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80035ba:	b2db      	uxtb	r3, r3
 80035bc:	2b02      	cmp	r3, #2
 80035be:	d004      	beq.n	80035ca <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2280      	movs	r2, #128	; 0x80
 80035c4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e00c      	b.n	80035e4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2205      	movs	r2, #5
 80035ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f022 0201 	bic.w	r2, r2, #1
 80035e0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80035e2:	2300      	movs	r3, #0
}
 80035e4:	4618      	mov	r0, r3
 80035e6:	370c      	adds	r7, #12
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr

080035f0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b086      	sub	sp, #24
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80035f8:	2300      	movs	r3, #0
 80035fa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80035fc:	4b92      	ldr	r3, [pc, #584]	; (8003848 <HAL_DMA_IRQHandler+0x258>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a92      	ldr	r2, [pc, #584]	; (800384c <HAL_DMA_IRQHandler+0x25c>)
 8003602:	fba2 2303 	umull	r2, r3, r2, r3
 8003606:	0a9b      	lsrs	r3, r3, #10
 8003608:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800360e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003610:	693b      	ldr	r3, [r7, #16]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800361a:	2208      	movs	r2, #8
 800361c:	409a      	lsls	r2, r3
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	4013      	ands	r3, r2
 8003622:	2b00      	cmp	r3, #0
 8003624:	d01a      	beq.n	800365c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f003 0304 	and.w	r3, r3, #4
 8003630:	2b00      	cmp	r3, #0
 8003632:	d013      	beq.n	800365c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	681a      	ldr	r2, [r3, #0]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f022 0204 	bic.w	r2, r2, #4
 8003642:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003648:	2208      	movs	r2, #8
 800364a:	409a      	lsls	r2, r3
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003654:	f043 0201 	orr.w	r2, r3, #1
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003660:	2201      	movs	r2, #1
 8003662:	409a      	lsls	r2, r3
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	4013      	ands	r3, r2
 8003668:	2b00      	cmp	r3, #0
 800366a:	d012      	beq.n	8003692 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	695b      	ldr	r3, [r3, #20]
 8003672:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003676:	2b00      	cmp	r3, #0
 8003678:	d00b      	beq.n	8003692 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800367e:	2201      	movs	r2, #1
 8003680:	409a      	lsls	r2, r3
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800368a:	f043 0202 	orr.w	r2, r3, #2
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003696:	2204      	movs	r2, #4
 8003698:	409a      	lsls	r2, r3
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	4013      	ands	r3, r2
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d012      	beq.n	80036c8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f003 0302 	and.w	r3, r3, #2
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d00b      	beq.n	80036c8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036b4:	2204      	movs	r2, #4
 80036b6:	409a      	lsls	r2, r3
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036c0:	f043 0204 	orr.w	r2, r3, #4
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036cc:	2210      	movs	r2, #16
 80036ce:	409a      	lsls	r2, r3
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	4013      	ands	r3, r2
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d043      	beq.n	8003760 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0308 	and.w	r3, r3, #8
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d03c      	beq.n	8003760 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036ea:	2210      	movs	r2, #16
 80036ec:	409a      	lsls	r2, r3
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d018      	beq.n	8003732 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800370a:	2b00      	cmp	r3, #0
 800370c:	d108      	bne.n	8003720 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003712:	2b00      	cmp	r3, #0
 8003714:	d024      	beq.n	8003760 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	4798      	blx	r3
 800371e:	e01f      	b.n	8003760 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003724:	2b00      	cmp	r3, #0
 8003726:	d01b      	beq.n	8003760 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800372c:	6878      	ldr	r0, [r7, #4]
 800372e:	4798      	blx	r3
 8003730:	e016      	b.n	8003760 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800373c:	2b00      	cmp	r3, #0
 800373e:	d107      	bne.n	8003750 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f022 0208 	bic.w	r2, r2, #8
 800374e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003754:	2b00      	cmp	r3, #0
 8003756:	d003      	beq.n	8003760 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800375c:	6878      	ldr	r0, [r7, #4]
 800375e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003764:	2220      	movs	r2, #32
 8003766:	409a      	lsls	r2, r3
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	4013      	ands	r3, r2
 800376c:	2b00      	cmp	r3, #0
 800376e:	f000 808e 	beq.w	800388e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f003 0310 	and.w	r3, r3, #16
 800377c:	2b00      	cmp	r3, #0
 800377e:	f000 8086 	beq.w	800388e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003786:	2220      	movs	r2, #32
 8003788:	409a      	lsls	r2, r3
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003794:	b2db      	uxtb	r3, r3
 8003796:	2b05      	cmp	r3, #5
 8003798:	d136      	bne.n	8003808 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f022 0216 	bic.w	r2, r2, #22
 80037a8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	695a      	ldr	r2, [r3, #20]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80037b8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d103      	bne.n	80037ca <HAL_DMA_IRQHandler+0x1da>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d007      	beq.n	80037da <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f022 0208 	bic.w	r2, r2, #8
 80037d8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037de:	223f      	movs	r2, #63	; 0x3f
 80037e0:	409a      	lsls	r2, r3
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2200      	movs	r2, #0
 80037ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2201      	movs	r2, #1
 80037f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d07d      	beq.n	80038fa <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003802:	6878      	ldr	r0, [r7, #4]
 8003804:	4798      	blx	r3
        }
        return;
 8003806:	e078      	b.n	80038fa <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003812:	2b00      	cmp	r3, #0
 8003814:	d01c      	beq.n	8003850 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003820:	2b00      	cmp	r3, #0
 8003822:	d108      	bne.n	8003836 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003828:	2b00      	cmp	r3, #0
 800382a:	d030      	beq.n	800388e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003830:	6878      	ldr	r0, [r7, #4]
 8003832:	4798      	blx	r3
 8003834:	e02b      	b.n	800388e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800383a:	2b00      	cmp	r3, #0
 800383c:	d027      	beq.n	800388e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003842:	6878      	ldr	r0, [r7, #4]
 8003844:	4798      	blx	r3
 8003846:	e022      	b.n	800388e <HAL_DMA_IRQHandler+0x29e>
 8003848:	20000000 	.word	0x20000000
 800384c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800385a:	2b00      	cmp	r3, #0
 800385c:	d10f      	bne.n	800387e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f022 0210 	bic.w	r2, r2, #16
 800386c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2200      	movs	r2, #0
 8003872:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2201      	movs	r2, #1
 800387a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003882:	2b00      	cmp	r3, #0
 8003884:	d003      	beq.n	800388e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800388a:	6878      	ldr	r0, [r7, #4]
 800388c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003892:	2b00      	cmp	r3, #0
 8003894:	d032      	beq.n	80038fc <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800389a:	f003 0301 	and.w	r3, r3, #1
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d022      	beq.n	80038e8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2205      	movs	r2, #5
 80038a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	681a      	ldr	r2, [r3, #0]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f022 0201 	bic.w	r2, r2, #1
 80038b8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	3301      	adds	r3, #1
 80038be:	60bb      	str	r3, [r7, #8]
 80038c0:	697a      	ldr	r2, [r7, #20]
 80038c2:	429a      	cmp	r2, r3
 80038c4:	d307      	bcc.n	80038d6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 0301 	and.w	r3, r3, #1
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d1f2      	bne.n	80038ba <HAL_DMA_IRQHandler+0x2ca>
 80038d4:	e000      	b.n	80038d8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80038d6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2200      	movs	r2, #0
 80038dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2201      	movs	r2, #1
 80038e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d005      	beq.n	80038fc <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038f4:	6878      	ldr	r0, [r7, #4]
 80038f6:	4798      	blx	r3
 80038f8:	e000      	b.n	80038fc <HAL_DMA_IRQHandler+0x30c>
        return;
 80038fa:	bf00      	nop
    }
  }
}
 80038fc:	3718      	adds	r7, #24
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}
 8003902:	bf00      	nop

08003904 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003904:	b480      	push	{r7}
 8003906:	b085      	sub	sp, #20
 8003908:	af00      	add	r7, sp, #0
 800390a:	60f8      	str	r0, [r7, #12]
 800390c:	60b9      	str	r1, [r7, #8]
 800390e:	607a      	str	r2, [r7, #4]
 8003910:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003920:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	683a      	ldr	r2, [r7, #0]
 8003928:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	689b      	ldr	r3, [r3, #8]
 800392e:	2b40      	cmp	r3, #64	; 0x40
 8003930:	d108      	bne.n	8003944 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	687a      	ldr	r2, [r7, #4]
 8003938:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	68ba      	ldr	r2, [r7, #8]
 8003940:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003942:	e007      	b.n	8003954 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	68ba      	ldr	r2, [r7, #8]
 800394a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	687a      	ldr	r2, [r7, #4]
 8003952:	60da      	str	r2, [r3, #12]
}
 8003954:	bf00      	nop
 8003956:	3714      	adds	r7, #20
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr

08003960 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003960:	b480      	push	{r7}
 8003962:	b085      	sub	sp, #20
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	b2db      	uxtb	r3, r3
 800396e:	3b10      	subs	r3, #16
 8003970:	4a13      	ldr	r2, [pc, #76]	; (80039c0 <DMA_CalcBaseAndBitshift+0x60>)
 8003972:	fba2 2303 	umull	r2, r3, r2, r3
 8003976:	091b      	lsrs	r3, r3, #4
 8003978:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800397a:	4a12      	ldr	r2, [pc, #72]	; (80039c4 <DMA_CalcBaseAndBitshift+0x64>)
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	4413      	add	r3, r2
 8003980:	781b      	ldrb	r3, [r3, #0]
 8003982:	461a      	mov	r2, r3
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2b03      	cmp	r3, #3
 800398c:	d908      	bls.n	80039a0 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	461a      	mov	r2, r3
 8003994:	4b0c      	ldr	r3, [pc, #48]	; (80039c8 <DMA_CalcBaseAndBitshift+0x68>)
 8003996:	4013      	ands	r3, r2
 8003998:	1d1a      	adds	r2, r3, #4
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	659a      	str	r2, [r3, #88]	; 0x58
 800399e:	e006      	b.n	80039ae <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	461a      	mov	r2, r3
 80039a6:	4b08      	ldr	r3, [pc, #32]	; (80039c8 <DMA_CalcBaseAndBitshift+0x68>)
 80039a8:	4013      	ands	r3, r2
 80039aa:	687a      	ldr	r2, [r7, #4]
 80039ac:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	3714      	adds	r7, #20
 80039b6:	46bd      	mov	sp, r7
 80039b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039bc:	4770      	bx	lr
 80039be:	bf00      	nop
 80039c0:	aaaaaaab 	.word	0xaaaaaaab
 80039c4:	0800a32c 	.word	0x0800a32c
 80039c8:	fffffc00 	.word	0xfffffc00

080039cc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b085      	sub	sp, #20
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039d4:	2300      	movs	r3, #0
 80039d6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039dc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	699b      	ldr	r3, [r3, #24]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d11f      	bne.n	8003a26 <DMA_CheckFifoParam+0x5a>
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	2b03      	cmp	r3, #3
 80039ea:	d856      	bhi.n	8003a9a <DMA_CheckFifoParam+0xce>
 80039ec:	a201      	add	r2, pc, #4	; (adr r2, 80039f4 <DMA_CheckFifoParam+0x28>)
 80039ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039f2:	bf00      	nop
 80039f4:	08003a05 	.word	0x08003a05
 80039f8:	08003a17 	.word	0x08003a17
 80039fc:	08003a05 	.word	0x08003a05
 8003a00:	08003a9b 	.word	0x08003a9b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a08:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d046      	beq.n	8003a9e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a14:	e043      	b.n	8003a9e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a1a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003a1e:	d140      	bne.n	8003aa2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a24:	e03d      	b.n	8003aa2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	699b      	ldr	r3, [r3, #24]
 8003a2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a2e:	d121      	bne.n	8003a74 <DMA_CheckFifoParam+0xa8>
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	2b03      	cmp	r3, #3
 8003a34:	d837      	bhi.n	8003aa6 <DMA_CheckFifoParam+0xda>
 8003a36:	a201      	add	r2, pc, #4	; (adr r2, 8003a3c <DMA_CheckFifoParam+0x70>)
 8003a38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a3c:	08003a4d 	.word	0x08003a4d
 8003a40:	08003a53 	.word	0x08003a53
 8003a44:	08003a4d 	.word	0x08003a4d
 8003a48:	08003a65 	.word	0x08003a65
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	73fb      	strb	r3, [r7, #15]
      break;
 8003a50:	e030      	b.n	8003ab4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a56:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d025      	beq.n	8003aaa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a62:	e022      	b.n	8003aaa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a68:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003a6c:	d11f      	bne.n	8003aae <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003a72:	e01c      	b.n	8003aae <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d903      	bls.n	8003a82 <DMA_CheckFifoParam+0xb6>
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	2b03      	cmp	r3, #3
 8003a7e:	d003      	beq.n	8003a88 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003a80:	e018      	b.n	8003ab4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	73fb      	strb	r3, [r7, #15]
      break;
 8003a86:	e015      	b.n	8003ab4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a8c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d00e      	beq.n	8003ab2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	73fb      	strb	r3, [r7, #15]
      break;
 8003a98:	e00b      	b.n	8003ab2 <DMA_CheckFifoParam+0xe6>
      break;
 8003a9a:	bf00      	nop
 8003a9c:	e00a      	b.n	8003ab4 <DMA_CheckFifoParam+0xe8>
      break;
 8003a9e:	bf00      	nop
 8003aa0:	e008      	b.n	8003ab4 <DMA_CheckFifoParam+0xe8>
      break;
 8003aa2:	bf00      	nop
 8003aa4:	e006      	b.n	8003ab4 <DMA_CheckFifoParam+0xe8>
      break;
 8003aa6:	bf00      	nop
 8003aa8:	e004      	b.n	8003ab4 <DMA_CheckFifoParam+0xe8>
      break;
 8003aaa:	bf00      	nop
 8003aac:	e002      	b.n	8003ab4 <DMA_CheckFifoParam+0xe8>
      break;   
 8003aae:	bf00      	nop
 8003ab0:	e000      	b.n	8003ab4 <DMA_CheckFifoParam+0xe8>
      break;
 8003ab2:	bf00      	nop
    }
  } 
  
  return status; 
 8003ab4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3714      	adds	r7, #20
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr
 8003ac2:	bf00      	nop

08003ac4 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b086      	sub	sp, #24
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	60f8      	str	r0, [r7, #12]
 8003acc:	60b9      	str	r1, [r7, #8]
 8003ace:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003ad6:	4b27      	ldr	r3, [pc, #156]	; (8003b74 <HAL_FLASH_Program+0xb0>)
 8003ad8:	7d1b      	ldrb	r3, [r3, #20]
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d101      	bne.n	8003ae2 <HAL_FLASH_Program+0x1e>
 8003ade:	2302      	movs	r3, #2
 8003ae0:	e043      	b.n	8003b6a <HAL_FLASH_Program+0xa6>
 8003ae2:	4b24      	ldr	r3, [pc, #144]	; (8003b74 <HAL_FLASH_Program+0xb0>)
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	751a      	strb	r2, [r3, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003ae8:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003aec:	f000 f894 	bl	8003c18 <FLASH_WaitForLastOperation>
 8003af0:	4603      	mov	r3, r0
 8003af2:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8003af4:	7dfb      	ldrb	r3, [r7, #23]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d133      	bne.n	8003b62 <HAL_FLASH_Program+0x9e>
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2b03      	cmp	r3, #3
 8003afe:	d823      	bhi.n	8003b48 <HAL_FLASH_Program+0x84>
 8003b00:	a201      	add	r2, pc, #4	; (adr r2, 8003b08 <HAL_FLASH_Program+0x44>)
 8003b02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b06:	bf00      	nop
 8003b08:	08003b19 	.word	0x08003b19
 8003b0c:	08003b25 	.word	0x08003b25
 8003b10:	08003b31 	.word	0x08003b31
 8003b14:	08003b3d 	.word	0x08003b3d
    switch(TypeProgram)
    {
      case FLASH_TYPEPROGRAM_BYTE :
      {
        /*Program byte (8-bit) at a specified address.*/
        FLASH_Program_Byte(Address, (uint8_t) Data);
 8003b18:	783b      	ldrb	r3, [r7, #0]
 8003b1a:	4619      	mov	r1, r3
 8003b1c:	68b8      	ldr	r0, [r7, #8]
 8003b1e:	f000 f93d 	bl	8003d9c <FLASH_Program_Byte>
        break;
 8003b22:	e012      	b.n	8003b4a <HAL_FLASH_Program+0x86>
      }
      
      case FLASH_TYPEPROGRAM_HALFWORD :
      {
        /*Program halfword (16-bit) at a specified address.*/
        FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8003b24:	883b      	ldrh	r3, [r7, #0]
 8003b26:	4619      	mov	r1, r3
 8003b28:	68b8      	ldr	r0, [r7, #8]
 8003b2a:	f000 f911 	bl	8003d50 <FLASH_Program_HalfWord>
        break;
 8003b2e:	e00c      	b.n	8003b4a <HAL_FLASH_Program+0x86>
      }
      
      case FLASH_TYPEPROGRAM_WORD :
      {
        /*Program word (32-bit) at a specified address.*/
        FLASH_Program_Word(Address, (uint32_t) Data);
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	4619      	mov	r1, r3
 8003b34:	68b8      	ldr	r0, [r7, #8]
 8003b36:	f000 f8e5 	bl	8003d04 <FLASH_Program_Word>
        break;
 8003b3a:	e006      	b.n	8003b4a <HAL_FLASH_Program+0x86>
      }
      
      case FLASH_TYPEPROGRAM_DOUBLEWORD :
      {
        /*Program double word (64-bit) at a specified address.*/
        FLASH_Program_DoubleWord(Address, Data);
 8003b3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b40:	68b8      	ldr	r0, [r7, #8]
 8003b42:	f000 f8a9 	bl	8003c98 <FLASH_Program_DoubleWord>
        break;
 8003b46:	e000      	b.n	8003b4a <HAL_FLASH_Program+0x86>
      }
      default :
        break;
 8003b48:	bf00      	nop
    }
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003b4a:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003b4e:	f000 f863 	bl	8003c18 <FLASH_WaitForLastOperation>
 8003b52:	4603      	mov	r3, r0
 8003b54:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8003b56:	4b08      	ldr	r3, [pc, #32]	; (8003b78 <HAL_FLASH_Program+0xb4>)
 8003b58:	691b      	ldr	r3, [r3, #16]
 8003b5a:	4a07      	ldr	r2, [pc, #28]	; (8003b78 <HAL_FLASH_Program+0xb4>)
 8003b5c:	f023 0301 	bic.w	r3, r3, #1
 8003b60:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003b62:	4b04      	ldr	r3, [pc, #16]	; (8003b74 <HAL_FLASH_Program+0xb0>)
 8003b64:	2200      	movs	r2, #0
 8003b66:	751a      	strb	r2, [r3, #20]

  return status;
 8003b68:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	3718      	adds	r7, #24
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}
 8003b72:	bf00      	nop
 8003b74:	200008f4 	.word	0x200008f4
 8003b78:	40023c00 	.word	0x40023c00

08003b7c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b083      	sub	sp, #12
 8003b80:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003b82:	2300      	movs	r3, #0
 8003b84:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003b86:	4b0b      	ldr	r3, [pc, #44]	; (8003bb4 <HAL_FLASH_Unlock+0x38>)
 8003b88:	691b      	ldr	r3, [r3, #16]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	da0b      	bge.n	8003ba6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003b8e:	4b09      	ldr	r3, [pc, #36]	; (8003bb4 <HAL_FLASH_Unlock+0x38>)
 8003b90:	4a09      	ldr	r2, [pc, #36]	; (8003bb8 <HAL_FLASH_Unlock+0x3c>)
 8003b92:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003b94:	4b07      	ldr	r3, [pc, #28]	; (8003bb4 <HAL_FLASH_Unlock+0x38>)
 8003b96:	4a09      	ldr	r2, [pc, #36]	; (8003bbc <HAL_FLASH_Unlock+0x40>)
 8003b98:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003b9a:	4b06      	ldr	r3, [pc, #24]	; (8003bb4 <HAL_FLASH_Unlock+0x38>)
 8003b9c:	691b      	ldr	r3, [r3, #16]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	da01      	bge.n	8003ba6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8003ba6:	79fb      	ldrb	r3, [r7, #7]
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	370c      	adds	r7, #12
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr
 8003bb4:	40023c00 	.word	0x40023c00
 8003bb8:	45670123 	.word	0x45670123
 8003bbc:	cdef89ab 	.word	0xcdef89ab

08003bc0 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8003bc4:	4b05      	ldr	r3, [pc, #20]	; (8003bdc <HAL_FLASH_Lock+0x1c>)
 8003bc6:	691b      	ldr	r3, [r3, #16]
 8003bc8:	4a04      	ldr	r2, [pc, #16]	; (8003bdc <HAL_FLASH_Lock+0x1c>)
 8003bca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003bce:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8003bd0:	2300      	movs	r3, #0
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bda:	4770      	bx	lr
 8003bdc:	40023c00 	.word	0x40023c00

08003be0 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 8003be0:	b480      	push	{r7}
 8003be2:	af00      	add	r7, sp, #0
  if((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != RESET)
 8003be4:	4b09      	ldr	r3, [pc, #36]	; (8003c0c <HAL_FLASH_OB_Unlock+0x2c>)
 8003be6:	695b      	ldr	r3, [r3, #20]
 8003be8:	f003 0301 	and.w	r3, r3, #1
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d007      	beq.n	8003c00 <HAL_FLASH_OB_Unlock+0x20>
  {
    /* Authorizes the Option Byte register programming */
    FLASH->OPTKEYR = FLASH_OPT_KEY1;
 8003bf0:	4b06      	ldr	r3, [pc, #24]	; (8003c0c <HAL_FLASH_OB_Unlock+0x2c>)
 8003bf2:	4a07      	ldr	r2, [pc, #28]	; (8003c10 <HAL_FLASH_OB_Unlock+0x30>)
 8003bf4:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_OPT_KEY2;
 8003bf6:	4b05      	ldr	r3, [pc, #20]	; (8003c0c <HAL_FLASH_OB_Unlock+0x2c>)
 8003bf8:	4a06      	ldr	r2, [pc, #24]	; (8003c14 <HAL_FLASH_OB_Unlock+0x34>)
 8003bfa:	609a      	str	r2, [r3, #8]
  else
  {
    return HAL_ERROR;
  }  
  
  return HAL_OK;  
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	e000      	b.n	8003c02 <HAL_FLASH_OB_Unlock+0x22>
    return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	46bd      	mov	sp, r7
 8003c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0a:	4770      	bx	lr
 8003c0c:	40023c00 	.word	0x40023c00
 8003c10:	08192a3b 	.word	0x08192a3b
 8003c14:	4c5d6e7f 	.word	0x4c5d6e7f

08003c18 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b084      	sub	sp, #16
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003c20:	2300      	movs	r3, #0
 8003c22:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003c24:	4b1a      	ldr	r3, [pc, #104]	; (8003c90 <FLASH_WaitForLastOperation+0x78>)
 8003c26:	2200      	movs	r2, #0
 8003c28:	619a      	str	r2, [r3, #24]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8003c2a:	f7ff f993 	bl	8002f54 <HAL_GetTick>
 8003c2e:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8003c30:	e010      	b.n	8003c54 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c38:	d00c      	beq.n	8003c54 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d007      	beq.n	8003c50 <FLASH_WaitForLastOperation+0x38>
 8003c40:	f7ff f988 	bl	8002f54 <HAL_GetTick>
 8003c44:	4602      	mov	r2, r0
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	1ad3      	subs	r3, r2, r3
 8003c4a:	687a      	ldr	r2, [r7, #4]
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d201      	bcs.n	8003c54 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8003c50:	2303      	movs	r3, #3
 8003c52:	e019      	b.n	8003c88 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8003c54:	4b0f      	ldr	r3, [pc, #60]	; (8003c94 <FLASH_WaitForLastOperation+0x7c>)
 8003c56:	68db      	ldr	r3, [r3, #12]
 8003c58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d1e8      	bne.n	8003c32 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 8003c60:	4b0c      	ldr	r3, [pc, #48]	; (8003c94 <FLASH_WaitForLastOperation+0x7c>)
 8003c62:	68db      	ldr	r3, [r3, #12]
 8003c64:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d003      	beq.n	8003c74 <FLASH_WaitForLastOperation+0x5c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003c6c:	f000 f8ba 	bl	8003de4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	e009      	b.n	8003c88 <FLASH_WaitForLastOperation+0x70>
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8003c74:	4b07      	ldr	r3, [pc, #28]	; (8003c94 <FLASH_WaitForLastOperation+0x7c>)
 8003c76:	68db      	ldr	r3, [r3, #12]
 8003c78:	f003 0301 	and.w	r3, r3, #1
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d002      	beq.n	8003c86 <FLASH_WaitForLastOperation+0x6e>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003c80:	4b04      	ldr	r3, [pc, #16]	; (8003c94 <FLASH_WaitForLastOperation+0x7c>)
 8003c82:	2201      	movs	r2, #1
 8003c84:	60da      	str	r2, [r3, #12]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8003c86:	2300      	movs	r3, #0
  
}  
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3710      	adds	r7, #16
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}
 8003c90:	200008f4 	.word	0x200008f4
 8003c94:	40023c00 	.word	0x40023c00

08003c98 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b085      	sub	sp, #20
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	60f8      	str	r0, [r7, #12]
 8003ca0:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8003ca4:	4b16      	ldr	r3, [pc, #88]	; (8003d00 <FLASH_Program_DoubleWord+0x68>)
 8003ca6:	691b      	ldr	r3, [r3, #16]
 8003ca8:	4a15      	ldr	r2, [pc, #84]	; (8003d00 <FLASH_Program_DoubleWord+0x68>)
 8003caa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003cae:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8003cb0:	4b13      	ldr	r3, [pc, #76]	; (8003d00 <FLASH_Program_DoubleWord+0x68>)
 8003cb2:	691b      	ldr	r3, [r3, #16]
 8003cb4:	4a12      	ldr	r2, [pc, #72]	; (8003d00 <FLASH_Program_DoubleWord+0x68>)
 8003cb6:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003cba:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003cbc:	4b10      	ldr	r3, [pc, #64]	; (8003d00 <FLASH_Program_DoubleWord+0x68>)
 8003cbe:	691b      	ldr	r3, [r3, #16]
 8003cc0:	4a0f      	ldr	r2, [pc, #60]	; (8003d00 <FLASH_Program_DoubleWord+0x68>)
 8003cc2:	f043 0301 	orr.w	r3, r3, #1
 8003cc6:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	683a      	ldr	r2, [r7, #0]
 8003ccc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8003cce:	f3bf 8f6f 	isb	sy
}
 8003cd2:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8003cd4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003cd8:	f04f 0200 	mov.w	r2, #0
 8003cdc:	f04f 0300 	mov.w	r3, #0
 8003ce0:	000a      	movs	r2, r1
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	68f9      	ldr	r1, [r7, #12]
 8003ce6:	3104      	adds	r1, #4
 8003ce8:	4613      	mov	r3, r2
 8003cea:	600b      	str	r3, [r1, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8003cec:	f3bf 8f4f 	dsb	sy
}
 8003cf0:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8003cf2:	bf00      	nop
 8003cf4:	3714      	adds	r7, #20
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr
 8003cfe:	bf00      	nop
 8003d00:	40023c00 	.word	0x40023c00

08003d04 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b083      	sub	sp, #12
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
 8003d0c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8003d0e:	4b0f      	ldr	r3, [pc, #60]	; (8003d4c <FLASH_Program_Word+0x48>)
 8003d10:	691b      	ldr	r3, [r3, #16]
 8003d12:	4a0e      	ldr	r2, [pc, #56]	; (8003d4c <FLASH_Program_Word+0x48>)
 8003d14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d18:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8003d1a:	4b0c      	ldr	r3, [pc, #48]	; (8003d4c <FLASH_Program_Word+0x48>)
 8003d1c:	691b      	ldr	r3, [r3, #16]
 8003d1e:	4a0b      	ldr	r2, [pc, #44]	; (8003d4c <FLASH_Program_Word+0x48>)
 8003d20:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003d24:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003d26:	4b09      	ldr	r3, [pc, #36]	; (8003d4c <FLASH_Program_Word+0x48>)
 8003d28:	691b      	ldr	r3, [r3, #16]
 8003d2a:	4a08      	ldr	r2, [pc, #32]	; (8003d4c <FLASH_Program_Word+0x48>)
 8003d2c:	f043 0301 	orr.w	r3, r3, #1
 8003d30:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	683a      	ldr	r2, [r7, #0]
 8003d36:	601a      	str	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8003d38:	f3bf 8f4f 	dsb	sy
}
 8003d3c:	bf00      	nop
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8003d3e:	bf00      	nop
 8003d40:	370c      	adds	r7, #12
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr
 8003d4a:	bf00      	nop
 8003d4c:	40023c00 	.word	0x40023c00

08003d50 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b083      	sub	sp, #12
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
 8003d58:	460b      	mov	r3, r1
 8003d5a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8003d5c:	4b0e      	ldr	r3, [pc, #56]	; (8003d98 <FLASH_Program_HalfWord+0x48>)
 8003d5e:	691b      	ldr	r3, [r3, #16]
 8003d60:	4a0d      	ldr	r2, [pc, #52]	; (8003d98 <FLASH_Program_HalfWord+0x48>)
 8003d62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d66:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8003d68:	4b0b      	ldr	r3, [pc, #44]	; (8003d98 <FLASH_Program_HalfWord+0x48>)
 8003d6a:	691b      	ldr	r3, [r3, #16]
 8003d6c:	4a0a      	ldr	r2, [pc, #40]	; (8003d98 <FLASH_Program_HalfWord+0x48>)
 8003d6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d72:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003d74:	4b08      	ldr	r3, [pc, #32]	; (8003d98 <FLASH_Program_HalfWord+0x48>)
 8003d76:	691b      	ldr	r3, [r3, #16]
 8003d78:	4a07      	ldr	r2, [pc, #28]	; (8003d98 <FLASH_Program_HalfWord+0x48>)
 8003d7a:	f043 0301 	orr.w	r3, r3, #1
 8003d7e:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	887a      	ldrh	r2, [r7, #2]
 8003d84:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8003d86:	f3bf 8f4f 	dsb	sy
}
 8003d8a:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
  
}
 8003d8c:	bf00      	nop
 8003d8e:	370c      	adds	r7, #12
 8003d90:	46bd      	mov	sp, r7
 8003d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d96:	4770      	bx	lr
 8003d98:	40023c00 	.word	0x40023c00

08003d9c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b083      	sub	sp, #12
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
 8003da4:	460b      	mov	r3, r1
 8003da6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8003da8:	4b0d      	ldr	r3, [pc, #52]	; (8003de0 <FLASH_Program_Byte+0x44>)
 8003daa:	691b      	ldr	r3, [r3, #16]
 8003dac:	4a0c      	ldr	r2, [pc, #48]	; (8003de0 <FLASH_Program_Byte+0x44>)
 8003dae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003db2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8003db4:	4b0a      	ldr	r3, [pc, #40]	; (8003de0 <FLASH_Program_Byte+0x44>)
 8003db6:	4a0a      	ldr	r2, [pc, #40]	; (8003de0 <FLASH_Program_Byte+0x44>)
 8003db8:	691b      	ldr	r3, [r3, #16]
 8003dba:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003dbc:	4b08      	ldr	r3, [pc, #32]	; (8003de0 <FLASH_Program_Byte+0x44>)
 8003dbe:	691b      	ldr	r3, [r3, #16]
 8003dc0:	4a07      	ldr	r2, [pc, #28]	; (8003de0 <FLASH_Program_Byte+0x44>)
 8003dc2:	f043 0301 	orr.w	r3, r3, #1
 8003dc6:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	78fa      	ldrb	r2, [r7, #3]
 8003dcc:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8003dce:	f3bf 8f4f 	dsb	sy
}
 8003dd2:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8003dd4:	bf00      	nop
 8003dd6:	370c      	adds	r7, #12
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dde:	4770      	bx	lr
 8003de0:	40023c00 	.word	0x40023c00

08003de4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8003de4:	b480      	push	{r7}
 8003de6:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8003de8:	4b21      	ldr	r3, [pc, #132]	; (8003e70 <FLASH_SetErrorCode+0x8c>)
 8003dea:	68db      	ldr	r3, [r3, #12]
 8003dec:	f003 0302 	and.w	r3, r3, #2
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d005      	beq.n	8003e00 <FLASH_SetErrorCode+0x1c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8003df4:	4b1f      	ldr	r3, [pc, #124]	; (8003e74 <FLASH_SetErrorCode+0x90>)
 8003df6:	699b      	ldr	r3, [r3, #24]
 8003df8:	f043 0320 	orr.w	r3, r3, #32
 8003dfc:	4a1d      	ldr	r2, [pc, #116]	; (8003e74 <FLASH_SetErrorCode+0x90>)
 8003dfe:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8003e00:	4b1b      	ldr	r3, [pc, #108]	; (8003e70 <FLASH_SetErrorCode+0x8c>)
 8003e02:	68db      	ldr	r3, [r3, #12]
 8003e04:	f003 0310 	and.w	r3, r3, #16
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d005      	beq.n	8003e18 <FLASH_SetErrorCode+0x34>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003e0c:	4b19      	ldr	r3, [pc, #100]	; (8003e74 <FLASH_SetErrorCode+0x90>)
 8003e0e:	699b      	ldr	r3, [r3, #24]
 8003e10:	f043 0310 	orr.w	r3, r3, #16
 8003e14:	4a17      	ldr	r2, [pc, #92]	; (8003e74 <FLASH_SetErrorCode+0x90>)
 8003e16:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8003e18:	4b15      	ldr	r3, [pc, #84]	; (8003e70 <FLASH_SetErrorCode+0x8c>)
 8003e1a:	68db      	ldr	r3, [r3, #12]
 8003e1c:	f003 0320 	and.w	r3, r3, #32
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d005      	beq.n	8003e30 <FLASH_SetErrorCode+0x4c>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8003e24:	4b13      	ldr	r3, [pc, #76]	; (8003e74 <FLASH_SetErrorCode+0x90>)
 8003e26:	699b      	ldr	r3, [r3, #24]
 8003e28:	f043 0308 	orr.w	r3, r3, #8
 8003e2c:	4a11      	ldr	r2, [pc, #68]	; (8003e74 <FLASH_SetErrorCode+0x90>)
 8003e2e:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8003e30:	4b0f      	ldr	r3, [pc, #60]	; (8003e70 <FLASH_SetErrorCode+0x8c>)
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d005      	beq.n	8003e48 <FLASH_SetErrorCode+0x64>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8003e3c:	4b0d      	ldr	r3, [pc, #52]	; (8003e74 <FLASH_SetErrorCode+0x90>)
 8003e3e:	699b      	ldr	r3, [r3, #24]
 8003e40:	f043 0304 	orr.w	r3, r3, #4
 8003e44:	4a0b      	ldr	r2, [pc, #44]	; (8003e74 <FLASH_SetErrorCode+0x90>)
 8003e46:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ERSERR) != RESET)
 8003e48:	4b09      	ldr	r3, [pc, #36]	; (8003e70 <FLASH_SetErrorCode+0x8c>)
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d005      	beq.n	8003e60 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_ERS;
 8003e54:	4b07      	ldr	r3, [pc, #28]	; (8003e74 <FLASH_SetErrorCode+0x90>)
 8003e56:	699b      	ldr	r3, [r3, #24]
 8003e58:	f043 0302 	orr.w	r3, r3, #2
 8003e5c:	4a05      	ldr	r2, [pc, #20]	; (8003e74 <FLASH_SetErrorCode+0x90>)
 8003e5e:	6193      	str	r3, [r2, #24]
   pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
  }  
#endif /* FLASH_OPTCR2_PCROP */
  
  /* Clear error programming flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8003e60:	4b03      	ldr	r3, [pc, #12]	; (8003e70 <FLASH_SetErrorCode+0x8c>)
 8003e62:	22f2      	movs	r2, #242	; 0xf2
 8003e64:	60da      	str	r2, [r3, #12]
}
 8003e66:	bf00      	nop
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6e:	4770      	bx	lr
 8003e70:	40023c00 	.word	0x40023c00
 8003e74:	200008f4 	.word	0x200008f4

08003e78 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b084      	sub	sp, #16
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
 8003e80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0;
 8003e86:	2300      	movs	r3, #0
 8003e88:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003e8a:	4b30      	ldr	r3, [pc, #192]	; (8003f4c <HAL_FLASHEx_Erase+0xd4>)
 8003e8c:	7d1b      	ldrb	r3, [r3, #20]
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d101      	bne.n	8003e96 <HAL_FLASHEx_Erase+0x1e>
 8003e92:	2302      	movs	r3, #2
 8003e94:	e056      	b.n	8003f44 <HAL_FLASHEx_Erase+0xcc>
 8003e96:	4b2d      	ldr	r3, [pc, #180]	; (8003f4c <HAL_FLASHEx_Erase+0xd4>)
 8003e98:	2201      	movs	r2, #1
 8003e9a:	751a      	strb	r2, [r3, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003e9c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003ea0:	f7ff feba 	bl	8003c18 <FLASH_WaitForLastOperation>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8003ea8:	7bfb      	ldrb	r3, [r7, #15]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d146      	bne.n	8003f3c <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	f04f 32ff 	mov.w	r2, #4294967295
 8003eb4:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	2b01      	cmp	r3, #1
 8003ebc:	d115      	bne.n	8003eea <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
#if defined (FLASH_OPTCR_nDBANK)      
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	691b      	ldr	r3, [r3, #16]
 8003ec2:	b2da      	uxtb	r2, r3
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	4619      	mov	r1, r3
 8003eca:	4610      	mov	r0, r2
 8003ecc:	f000 f870 	bl	8003fb0 <FLASH_MassErase>
#else
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange);      
#endif /* FLASH_OPTCR_nDBANK */
                      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003ed0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003ed4:	f7ff fea0 	bl	8003c18 <FLASH_WaitForLastOperation>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8003edc:	4b1c      	ldr	r3, [pc, #112]	; (8003f50 <HAL_FLASHEx_Erase+0xd8>)
 8003ede:	691a      	ldr	r2, [r3, #16]
 8003ee0:	491b      	ldr	r1, [pc, #108]	; (8003f50 <HAL_FLASHEx_Erase+0xd8>)
 8003ee2:	4b1c      	ldr	r3, [pc, #112]	; (8003f54 <HAL_FLASHEx_Erase+0xdc>)
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	610b      	str	r3, [r1, #16]
 8003ee8:	e028      	b.n	8003f3c <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	60bb      	str	r3, [r7, #8]
 8003ef0:	e01c      	b.n	8003f2c <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	691b      	ldr	r3, [r3, #16]
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	4619      	mov	r1, r3
 8003efa:	68b8      	ldr	r0, [r7, #8]
 8003efc:	f000 f894 	bl	8004028 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003f00:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003f04:	f7ff fe88 	bl	8003c18 <FLASH_WaitForLastOperation>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER Bit and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 8003f0c:	4b10      	ldr	r3, [pc, #64]	; (8003f50 <HAL_FLASHEx_Erase+0xd8>)
 8003f0e:	691b      	ldr	r3, [r3, #16]
 8003f10:	4a0f      	ldr	r2, [pc, #60]	; (8003f50 <HAL_FLASHEx_Erase+0xd8>)
 8003f12:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8003f16:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8003f18:	7bfb      	ldrb	r3, [r7, #15]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d003      	beq.n	8003f26 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	68ba      	ldr	r2, [r7, #8]
 8003f22:	601a      	str	r2, [r3, #0]
          break;
 8003f24:	e00a      	b.n	8003f3c <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8003f26:	68bb      	ldr	r3, [r7, #8]
 8003f28:	3301      	adds	r3, #1
 8003f2a:	60bb      	str	r3, [r7, #8]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	68da      	ldr	r2, [r3, #12]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	4413      	add	r3, r2
 8003f36:	68ba      	ldr	r2, [r7, #8]
 8003f38:	429a      	cmp	r2, r3
 8003f3a:	d3da      	bcc.n	8003ef2 <HAL_FLASHEx_Erase+0x7a>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003f3c:	4b03      	ldr	r3, [pc, #12]	; (8003f4c <HAL_FLASHEx_Erase+0xd4>)
 8003f3e:	2200      	movs	r2, #0
 8003f40:	751a      	strb	r2, [r3, #20]

  return status;
 8003f42:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f44:	4618      	mov	r0, r3
 8003f46:	3710      	adds	r7, #16
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bd80      	pop	{r7, pc}
 8003f4c:	200008f4 	.word	0x200008f4
 8003f50:	40023c00 	.word	0x40023c00
 8003f54:	ffff7ffb 	.word	0xffff7ffb

08003f58 <HAL_FLASHEx_OBGetConfig>:
  *         contains the configuration information for the programming.
  * 
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b082      	sub	sp, #8
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER |\
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	223f      	movs	r2, #63	; 0x3f
 8003f64:	601a      	str	r2, [r3, #0]
	                OPTIONBYTE_BOR | OPTIONBYTE_BOOTADDR_0 | OPTIONBYTE_BOOTADDR_1;

  /*Get WRP*/
  pOBInit->WRPSector = FLASH_OB_GetWRP();
 8003f66:	f000 f8b1 	bl	80040cc <FLASH_OB_GetWRP>
 8003f6a:	4602      	mov	r2, r0
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	609a      	str	r2, [r3, #8]

  /*Get RDP Level*/
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
 8003f70:	f000 f8cc 	bl	800410c <FLASH_OB_GetRDP>
 8003f74:	4603      	mov	r3, r0
 8003f76:	461a      	mov	r2, r3
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	60da      	str	r2, [r3, #12]

  /*Get USER*/
  pOBInit->USERConfig = FLASH_OB_GetUser();
 8003f7c:	f000 f8b6 	bl	80040ec <FLASH_OB_GetUser>
 8003f80:	4602      	mov	r2, r0
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	615a      	str	r2, [r3, #20]

  /*Get BOR Level*/
  pOBInit->BORLevel = FLASH_OB_GetBOR();
 8003f86:	f000 f8e1 	bl	800414c <FLASH_OB_GetBOR>
 8003f8a:	4602      	mov	r2, r0
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	611a      	str	r2, [r3, #16]
  
  /*Get Boot Address when Boot pin = 0 */
  pOBInit->BootAddr0 = FLASH_OB_GetBootAddress(OPTIONBYTE_BOOTADDR_0);
 8003f90:	2010      	movs	r0, #16
 8003f92:	f000 f8e9 	bl	8004168 <FLASH_OB_GetBootAddress>
 8003f96:	4602      	mov	r2, r0
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	619a      	str	r2, [r3, #24]
  
  /*Get Boot Address when Boot pin = 1 */
  pOBInit->BootAddr1 = FLASH_OB_GetBootAddress(OPTIONBYTE_BOOTADDR_1);
 8003f9c:	2020      	movs	r0, #32
 8003f9e:	f000 f8e3 	bl	8004168 <FLASH_OB_GetBootAddress>
 8003fa2:	4602      	mov	r2, r0
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	61da      	str	r2, [r3, #28]
  pOBInit->PCROPSector = FLASH_OB_GetPCROP();
  
  /*Get PCROP_RDP Value */
  pOBInit->PCROPRdp = FLASH_OB_GetPCROPRDP();
#endif /* FLASH_OPTCR2_PCROP */
}
 8003fa8:	bf00      	nop
 8003faa:	3708      	adds	r7, #8
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}

08003fb0 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b083      	sub	sp, #12
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	6039      	str	r1, [r7, #0]
 8003fba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* if the previous operation is completed, proceed to erase all sectors */
  FLASH->CR &= CR_PSIZE_MASK;
 8003fbc:	4b19      	ldr	r3, [pc, #100]	; (8004024 <FLASH_MassErase+0x74>)
 8003fbe:	691b      	ldr	r3, [r3, #16]
 8003fc0:	4a18      	ldr	r2, [pc, #96]	; (8004024 <FLASH_MassErase+0x74>)
 8003fc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fc6:	6113      	str	r3, [r2, #16]
  if(Banks == FLASH_BANK_BOTH)
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	2b03      	cmp	r3, #3
 8003fcc:	d107      	bne.n	8003fde <FLASH_MassErase+0x2e>
  {
    /* bank1 & bank2 will be erased*/
    FLASH->CR |= FLASH_MER_BIT;
 8003fce:	4b15      	ldr	r3, [pc, #84]	; (8004024 <FLASH_MassErase+0x74>)
 8003fd0:	691a      	ldr	r2, [r3, #16]
 8003fd2:	4914      	ldr	r1, [pc, #80]	; (8004024 <FLASH_MassErase+0x74>)
 8003fd4:	f248 0304 	movw	r3, #32772	; 0x8004
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	610b      	str	r3, [r1, #16]
 8003fdc:	e00f      	b.n	8003ffe <FLASH_MassErase+0x4e>
  }
  else if(Banks == FLASH_BANK_2)
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	2b02      	cmp	r3, #2
 8003fe2:	d106      	bne.n	8003ff2 <FLASH_MassErase+0x42>
  {
    /*Only bank2 will be erased*/
    FLASH->CR |= FLASH_CR_MER2;
 8003fe4:	4b0f      	ldr	r3, [pc, #60]	; (8004024 <FLASH_MassErase+0x74>)
 8003fe6:	691b      	ldr	r3, [r3, #16]
 8003fe8:	4a0e      	ldr	r2, [pc, #56]	; (8004024 <FLASH_MassErase+0x74>)
 8003fea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003fee:	6113      	str	r3, [r2, #16]
 8003ff0:	e005      	b.n	8003ffe <FLASH_MassErase+0x4e>
  }
  else
  {
    /*Only bank1 will be erased*/
    FLASH->CR |= FLASH_CR_MER1;    
 8003ff2:	4b0c      	ldr	r3, [pc, #48]	; (8004024 <FLASH_MassErase+0x74>)
 8003ff4:	691b      	ldr	r3, [r3, #16]
 8003ff6:	4a0b      	ldr	r2, [pc, #44]	; (8004024 <FLASH_MassErase+0x74>)
 8003ff8:	f043 0304 	orr.w	r3, r3, #4
 8003ffc:	6113      	str	r3, [r2, #16]
  }
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8);
 8003ffe:	4b09      	ldr	r3, [pc, #36]	; (8004024 <FLASH_MassErase+0x74>)
 8004000:	691a      	ldr	r2, [r3, #16]
 8004002:	79fb      	ldrb	r3, [r7, #7]
 8004004:	021b      	lsls	r3, r3, #8
 8004006:	4313      	orrs	r3, r2
 8004008:	4a06      	ldr	r2, [pc, #24]	; (8004024 <FLASH_MassErase+0x74>)
 800400a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800400e:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8004010:	f3bf 8f4f 	dsb	sy
}
 8004014:	bf00      	nop
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8004016:	bf00      	nop
 8004018:	370c      	adds	r7, #12
 800401a:	46bd      	mov	sp, r7
 800401c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004020:	4770      	bx	lr
 8004022:	bf00      	nop
 8004024:	40023c00 	.word	0x40023c00

08004028 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8004028:	b480      	push	{r7}
 800402a:	b085      	sub	sp, #20
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
 8004030:	460b      	mov	r3, r1
 8004032:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0;
 8004034:	2300      	movs	r3, #0
 8004036:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8004038:	78fb      	ldrb	r3, [r7, #3]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d102      	bne.n	8004044 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 800403e:	2300      	movs	r3, #0
 8004040:	60fb      	str	r3, [r7, #12]
 8004042:	e010      	b.n	8004066 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8004044:	78fb      	ldrb	r3, [r7, #3]
 8004046:	2b01      	cmp	r3, #1
 8004048:	d103      	bne.n	8004052 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800404a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800404e:	60fb      	str	r3, [r7, #12]
 8004050:	e009      	b.n	8004066 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8004052:	78fb      	ldrb	r3, [r7, #3]
 8004054:	2b02      	cmp	r3, #2
 8004056:	d103      	bne.n	8004060 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8004058:	f44f 7300 	mov.w	r3, #512	; 0x200
 800405c:	60fb      	str	r3, [r7, #12]
 800405e:	e002      	b.n	8004066 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004060:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004064:	60fb      	str	r3, [r7, #12]
  }
  
  /* Need to add offset of 4 when sector higher than FLASH_SECTOR_11 */
  if(Sector > FLASH_SECTOR_11) 
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2b0b      	cmp	r3, #11
 800406a:	d902      	bls.n	8004072 <FLASH_Erase_Sector+0x4a>
  {
    Sector += 4;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	3304      	adds	r3, #4
 8004070:	607b      	str	r3, [r7, #4]
  }  

  /* If the previous operation is completed, proceed to erase the sector */
  FLASH->CR &= CR_PSIZE_MASK;
 8004072:	4b15      	ldr	r3, [pc, #84]	; (80040c8 <FLASH_Erase_Sector+0xa0>)
 8004074:	691b      	ldr	r3, [r3, #16]
 8004076:	4a14      	ldr	r2, [pc, #80]	; (80040c8 <FLASH_Erase_Sector+0xa0>)
 8004078:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800407c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800407e:	4b12      	ldr	r3, [pc, #72]	; (80040c8 <FLASH_Erase_Sector+0xa0>)
 8004080:	691a      	ldr	r2, [r3, #16]
 8004082:	4911      	ldr	r1, [pc, #68]	; (80040c8 <FLASH_Erase_Sector+0xa0>)
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	4313      	orrs	r3, r2
 8004088:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800408a:	4b0f      	ldr	r3, [pc, #60]	; (80040c8 <FLASH_Erase_Sector+0xa0>)
 800408c:	691b      	ldr	r3, [r3, #16]
 800408e:	4a0e      	ldr	r2, [pc, #56]	; (80040c8 <FLASH_Erase_Sector+0xa0>)
 8004090:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004094:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8004096:	4b0c      	ldr	r3, [pc, #48]	; (80040c8 <FLASH_Erase_Sector+0xa0>)
 8004098:	691a      	ldr	r2, [r3, #16]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	00db      	lsls	r3, r3, #3
 800409e:	4313      	orrs	r3, r2
 80040a0:	4a09      	ldr	r2, [pc, #36]	; (80040c8 <FLASH_Erase_Sector+0xa0>)
 80040a2:	f043 0302 	orr.w	r3, r3, #2
 80040a6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80040a8:	4b07      	ldr	r3, [pc, #28]	; (80040c8 <FLASH_Erase_Sector+0xa0>)
 80040aa:	691b      	ldr	r3, [r3, #16]
 80040ac:	4a06      	ldr	r2, [pc, #24]	; (80040c8 <FLASH_Erase_Sector+0xa0>)
 80040ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040b2:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 80040b4:	f3bf 8f4f 	dsb	sy
}
 80040b8:	bf00      	nop
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 80040ba:	bf00      	nop
 80040bc:	3714      	adds	r7, #20
 80040be:	46bd      	mov	sp, r7
 80040c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c4:	4770      	bx	lr
 80040c6:	bf00      	nop
 80040c8:	40023c00 	.word	0x40023c00

080040cc <FLASH_OB_GetWRP>:
/**
  * @brief  Return the FLASH Write Protection Option Bytes value.
  * @retval uint32_t FLASH Write Protection Option Bytes value
  */
static uint32_t FLASH_OB_GetWRP(void)
{
 80040cc:	b480      	push	{r7}
 80040ce:	af00      	add	r7, sp, #0
  /* Return the FLASH write protection Register value */
  return ((uint32_t)(FLASH->OPTCR & 0x0FFF0000));
 80040d0:	4b04      	ldr	r3, [pc, #16]	; (80040e4 <FLASH_OB_GetWRP+0x18>)
 80040d2:	695a      	ldr	r2, [r3, #20]
 80040d4:	4b04      	ldr	r3, [pc, #16]	; (80040e8 <FLASH_OB_GetWRP+0x1c>)
 80040d6:	4013      	ands	r3, r2
}
 80040d8:	4618      	mov	r0, r3
 80040da:	46bd      	mov	sp, r7
 80040dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e0:	4770      	bx	lr
 80040e2:	bf00      	nop
 80040e4:	40023c00 	.word	0x40023c00
 80040e8:	0fff0000 	.word	0x0fff0000

080040ec <FLASH_OB_GetUser>:
  * @brief  Return the FLASH User Option Byte value.
  * @retval uint32_t FLASH User Option Bytes values: WWDG_SW(Bit4), IWDG_SW(Bit5), nRST_STOP(Bit6), 
  *         nRST_STDBY(Bit7), nDBOOT(Bit28), nDBANK(Bit29), IWDG_STDBY(Bit30) and IWDG_STOP(Bit31).
  */
static uint32_t FLASH_OB_GetUser(void)
{
 80040ec:	b480      	push	{r7}
 80040ee:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return ((uint32_t)(FLASH->OPTCR & 0xF00000F0U));
 80040f0:	4b04      	ldr	r3, [pc, #16]	; (8004104 <FLASH_OB_GetUser+0x18>)
 80040f2:	695a      	ldr	r2, [r3, #20]
 80040f4:	4b04      	ldr	r3, [pc, #16]	; (8004108 <FLASH_OB_GetUser+0x1c>)
 80040f6:	4013      	ands	r3, r2
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	46bd      	mov	sp, r7
 80040fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004100:	4770      	bx	lr
 8004102:	bf00      	nop
 8004104:	40023c00 	.word	0x40023c00
 8004108:	f00000f0 	.word	0xf00000f0

0800410c <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0: No protection
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint8_t FLASH_OB_GetRDP(void)
{
 800410c:	b480      	push	{r7}
 800410e:	b083      	sub	sp, #12
 8004110:	af00      	add	r7, sp, #0
  uint8_t readstatus = OB_RDP_LEVEL_0;
 8004112:	23aa      	movs	r3, #170	; 0xaa
 8004114:	71fb      	strb	r3, [r7, #7]
  
  if ((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS)) == OB_RDP_LEVEL_0)
 8004116:	4b0c      	ldr	r3, [pc, #48]	; (8004148 <FLASH_OB_GetRDP+0x3c>)
 8004118:	781b      	ldrb	r3, [r3, #0]
 800411a:	b2db      	uxtb	r3, r3
 800411c:	2baa      	cmp	r3, #170	; 0xaa
 800411e:	d102      	bne.n	8004126 <FLASH_OB_GetRDP+0x1a>
  {
    readstatus = OB_RDP_LEVEL_0;
 8004120:	23aa      	movs	r3, #170	; 0xaa
 8004122:	71fb      	strb	r3, [r7, #7]
 8004124:	e009      	b.n	800413a <FLASH_OB_GetRDP+0x2e>
  }
  else if ((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS)) == OB_RDP_LEVEL_2)
 8004126:	4b08      	ldr	r3, [pc, #32]	; (8004148 <FLASH_OB_GetRDP+0x3c>)
 8004128:	781b      	ldrb	r3, [r3, #0]
 800412a:	b2db      	uxtb	r3, r3
 800412c:	2bcc      	cmp	r3, #204	; 0xcc
 800412e:	d102      	bne.n	8004136 <FLASH_OB_GetRDP+0x2a>
  {
    readstatus = OB_RDP_LEVEL_2;
 8004130:	23cc      	movs	r3, #204	; 0xcc
 8004132:	71fb      	strb	r3, [r7, #7]
 8004134:	e001      	b.n	800413a <FLASH_OB_GetRDP+0x2e>
  }
  else 
  {
    readstatus = OB_RDP_LEVEL_1;
 8004136:	2355      	movs	r3, #85	; 0x55
 8004138:	71fb      	strb	r3, [r7, #7]
  }

  return readstatus;
 800413a:	79fb      	ldrb	r3, [r7, #7]
}
 800413c:	4618      	mov	r0, r3
 800413e:	370c      	adds	r7, #12
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr
 8004148:	40023c15 	.word	0x40023c15

0800414c <FLASH_OB_GetBOR>:
  *           - OB_BOR_LEVEL2: Supply voltage ranges from 2.4 to 2.7 V
  *           - OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V  
  */
static uint32_t FLASH_OB_GetBOR(void)
{
 800414c:	b480      	push	{r7}
 800414e:	af00      	add	r7, sp, #0
  /* Return the FLASH BOR level */
  return ((uint32_t)(FLASH->OPTCR & 0x0C));
 8004150:	4b04      	ldr	r3, [pc, #16]	; (8004164 <FLASH_OB_GetBOR+0x18>)
 8004152:	695b      	ldr	r3, [r3, #20]
 8004154:	f003 030c 	and.w	r3, r3, #12
}
 8004158:	4618      	mov	r0, r3
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr
 8004162:	bf00      	nop
 8004164:	40023c00 	.word	0x40023c00

08004168 <FLASH_OB_GetBootAddress>:
  *            - OB_BOOTADDR_DTCM_RAM : Boot from DTCM RAM (0x20000000)                 
  *            - OB_BOOTADDR_SRAM1 : Boot from SRAM1 (0x20010000)                    
  *            - OB_BOOTADDR_SRAM2 : Boot from SRAM2 (0x2004C000) 
  */
static uint32_t FLASH_OB_GetBootAddress(uint32_t BootOption)
{  
 8004168:	b480      	push	{r7}
 800416a:	b085      	sub	sp, #20
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  uint32_t Address = 0;
 8004170:	2300      	movs	r3, #0
 8004172:	60fb      	str	r3, [r7, #12]
    
	/* Return the Boot base Address */
  if(BootOption == OPTIONBYTE_BOOTADDR_0)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2b10      	cmp	r3, #16
 8004178:	d104      	bne.n	8004184 <FLASH_OB_GetBootAddress+0x1c>
  {			
    Address = FLASH->OPTCR1 & FLASH_OPTCR1_BOOT_ADD0;
 800417a:	4b08      	ldr	r3, [pc, #32]	; (800419c <FLASH_OB_GetBootAddress+0x34>)
 800417c:	699b      	ldr	r3, [r3, #24]
 800417e:	b29b      	uxth	r3, r3
 8004180:	60fb      	str	r3, [r7, #12]
 8004182:	e004      	b.n	800418e <FLASH_OB_GetBootAddress+0x26>
	}
  else
	{
		Address = ((FLASH->OPTCR1 & FLASH_OPTCR1_BOOT_ADD1) >> 16);
 8004184:	4b05      	ldr	r3, [pc, #20]	; (800419c <FLASH_OB_GetBootAddress+0x34>)
 8004186:	699b      	ldr	r3, [r3, #24]
 8004188:	0c1b      	lsrs	r3, r3, #16
 800418a:	b29b      	uxth	r3, r3
 800418c:	60fb      	str	r3, [r7, #12]
	}

  return Address;
 800418e:	68fb      	ldr	r3, [r7, #12]
}
 8004190:	4618      	mov	r0, r3
 8004192:	3714      	adds	r7, #20
 8004194:	46bd      	mov	sp, r7
 8004196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419a:	4770      	bx	lr
 800419c:	40023c00 	.word	0x40023c00

080041a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b089      	sub	sp, #36	; 0x24
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
 80041a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80041aa:	2300      	movs	r3, #0
 80041ac:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80041ae:	2300      	movs	r3, #0
 80041b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80041b2:	2300      	movs	r3, #0
 80041b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80041b6:	2300      	movs	r3, #0
 80041b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80041ba:	2300      	movs	r3, #0
 80041bc:	61fb      	str	r3, [r7, #28]
 80041be:	e175      	b.n	80044ac <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80041c0:	2201      	movs	r2, #1
 80041c2:	69fb      	ldr	r3, [r7, #28]
 80041c4:	fa02 f303 	lsl.w	r3, r2, r3
 80041c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	697a      	ldr	r2, [r7, #20]
 80041d0:	4013      	ands	r3, r2
 80041d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80041d4:	693a      	ldr	r2, [r7, #16]
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	429a      	cmp	r2, r3
 80041da:	f040 8164 	bne.w	80044a6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	2b01      	cmp	r3, #1
 80041e4:	d00b      	beq.n	80041fe <HAL_GPIO_Init+0x5e>
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	2b02      	cmp	r3, #2
 80041ec:	d007      	beq.n	80041fe <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80041f2:	2b11      	cmp	r3, #17
 80041f4:	d003      	beq.n	80041fe <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	2b12      	cmp	r3, #18
 80041fc:	d130      	bne.n	8004260 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004204:	69fb      	ldr	r3, [r7, #28]
 8004206:	005b      	lsls	r3, r3, #1
 8004208:	2203      	movs	r2, #3
 800420a:	fa02 f303 	lsl.w	r3, r2, r3
 800420e:	43db      	mvns	r3, r3
 8004210:	69ba      	ldr	r2, [r7, #24]
 8004212:	4013      	ands	r3, r2
 8004214:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	68da      	ldr	r2, [r3, #12]
 800421a:	69fb      	ldr	r3, [r7, #28]
 800421c:	005b      	lsls	r3, r3, #1
 800421e:	fa02 f303 	lsl.w	r3, r2, r3
 8004222:	69ba      	ldr	r2, [r7, #24]
 8004224:	4313      	orrs	r3, r2
 8004226:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	69ba      	ldr	r2, [r7, #24]
 800422c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004234:	2201      	movs	r2, #1
 8004236:	69fb      	ldr	r3, [r7, #28]
 8004238:	fa02 f303 	lsl.w	r3, r2, r3
 800423c:	43db      	mvns	r3, r3
 800423e:	69ba      	ldr	r2, [r7, #24]
 8004240:	4013      	ands	r3, r2
 8004242:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	091b      	lsrs	r3, r3, #4
 800424a:	f003 0201 	and.w	r2, r3, #1
 800424e:	69fb      	ldr	r3, [r7, #28]
 8004250:	fa02 f303 	lsl.w	r3, r2, r3
 8004254:	69ba      	ldr	r2, [r7, #24]
 8004256:	4313      	orrs	r3, r2
 8004258:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	69ba      	ldr	r2, [r7, #24]
 800425e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	68db      	ldr	r3, [r3, #12]
 8004264:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004266:	69fb      	ldr	r3, [r7, #28]
 8004268:	005b      	lsls	r3, r3, #1
 800426a:	2203      	movs	r2, #3
 800426c:	fa02 f303 	lsl.w	r3, r2, r3
 8004270:	43db      	mvns	r3, r3
 8004272:	69ba      	ldr	r2, [r7, #24]
 8004274:	4013      	ands	r3, r2
 8004276:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	689a      	ldr	r2, [r3, #8]
 800427c:	69fb      	ldr	r3, [r7, #28]
 800427e:	005b      	lsls	r3, r3, #1
 8004280:	fa02 f303 	lsl.w	r3, r2, r3
 8004284:	69ba      	ldr	r2, [r7, #24]
 8004286:	4313      	orrs	r3, r2
 8004288:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	69ba      	ldr	r2, [r7, #24]
 800428e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	2b02      	cmp	r3, #2
 8004296:	d003      	beq.n	80042a0 <HAL_GPIO_Init+0x100>
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	2b12      	cmp	r3, #18
 800429e:	d123      	bne.n	80042e8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80042a0:	69fb      	ldr	r3, [r7, #28]
 80042a2:	08da      	lsrs	r2, r3, #3
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	3208      	adds	r2, #8
 80042a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80042ae:	69fb      	ldr	r3, [r7, #28]
 80042b0:	f003 0307 	and.w	r3, r3, #7
 80042b4:	009b      	lsls	r3, r3, #2
 80042b6:	220f      	movs	r2, #15
 80042b8:	fa02 f303 	lsl.w	r3, r2, r3
 80042bc:	43db      	mvns	r3, r3
 80042be:	69ba      	ldr	r2, [r7, #24]
 80042c0:	4013      	ands	r3, r2
 80042c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	691a      	ldr	r2, [r3, #16]
 80042c8:	69fb      	ldr	r3, [r7, #28]
 80042ca:	f003 0307 	and.w	r3, r3, #7
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	fa02 f303 	lsl.w	r3, r2, r3
 80042d4:	69ba      	ldr	r2, [r7, #24]
 80042d6:	4313      	orrs	r3, r2
 80042d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80042da:	69fb      	ldr	r3, [r7, #28]
 80042dc:	08da      	lsrs	r2, r3, #3
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	3208      	adds	r2, #8
 80042e2:	69b9      	ldr	r1, [r7, #24]
 80042e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80042ee:	69fb      	ldr	r3, [r7, #28]
 80042f0:	005b      	lsls	r3, r3, #1
 80042f2:	2203      	movs	r2, #3
 80042f4:	fa02 f303 	lsl.w	r3, r2, r3
 80042f8:	43db      	mvns	r3, r3
 80042fa:	69ba      	ldr	r2, [r7, #24]
 80042fc:	4013      	ands	r3, r2
 80042fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	f003 0203 	and.w	r2, r3, #3
 8004308:	69fb      	ldr	r3, [r7, #28]
 800430a:	005b      	lsls	r3, r3, #1
 800430c:	fa02 f303 	lsl.w	r3, r2, r3
 8004310:	69ba      	ldr	r2, [r7, #24]
 8004312:	4313      	orrs	r3, r2
 8004314:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	69ba      	ldr	r2, [r7, #24]
 800431a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004324:	2b00      	cmp	r3, #0
 8004326:	f000 80be 	beq.w	80044a6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800432a:	4b66      	ldr	r3, [pc, #408]	; (80044c4 <HAL_GPIO_Init+0x324>)
 800432c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800432e:	4a65      	ldr	r2, [pc, #404]	; (80044c4 <HAL_GPIO_Init+0x324>)
 8004330:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004334:	6453      	str	r3, [r2, #68]	; 0x44
 8004336:	4b63      	ldr	r3, [pc, #396]	; (80044c4 <HAL_GPIO_Init+0x324>)
 8004338:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800433a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800433e:	60fb      	str	r3, [r7, #12]
 8004340:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004342:	4a61      	ldr	r2, [pc, #388]	; (80044c8 <HAL_GPIO_Init+0x328>)
 8004344:	69fb      	ldr	r3, [r7, #28]
 8004346:	089b      	lsrs	r3, r3, #2
 8004348:	3302      	adds	r3, #2
 800434a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800434e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004350:	69fb      	ldr	r3, [r7, #28]
 8004352:	f003 0303 	and.w	r3, r3, #3
 8004356:	009b      	lsls	r3, r3, #2
 8004358:	220f      	movs	r2, #15
 800435a:	fa02 f303 	lsl.w	r3, r2, r3
 800435e:	43db      	mvns	r3, r3
 8004360:	69ba      	ldr	r2, [r7, #24]
 8004362:	4013      	ands	r3, r2
 8004364:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	4a58      	ldr	r2, [pc, #352]	; (80044cc <HAL_GPIO_Init+0x32c>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d037      	beq.n	80043de <HAL_GPIO_Init+0x23e>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	4a57      	ldr	r2, [pc, #348]	; (80044d0 <HAL_GPIO_Init+0x330>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d031      	beq.n	80043da <HAL_GPIO_Init+0x23a>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	4a56      	ldr	r2, [pc, #344]	; (80044d4 <HAL_GPIO_Init+0x334>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d02b      	beq.n	80043d6 <HAL_GPIO_Init+0x236>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	4a55      	ldr	r2, [pc, #340]	; (80044d8 <HAL_GPIO_Init+0x338>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d025      	beq.n	80043d2 <HAL_GPIO_Init+0x232>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	4a54      	ldr	r2, [pc, #336]	; (80044dc <HAL_GPIO_Init+0x33c>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d01f      	beq.n	80043ce <HAL_GPIO_Init+0x22e>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	4a53      	ldr	r2, [pc, #332]	; (80044e0 <HAL_GPIO_Init+0x340>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d019      	beq.n	80043ca <HAL_GPIO_Init+0x22a>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	4a52      	ldr	r2, [pc, #328]	; (80044e4 <HAL_GPIO_Init+0x344>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d013      	beq.n	80043c6 <HAL_GPIO_Init+0x226>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	4a51      	ldr	r2, [pc, #324]	; (80044e8 <HAL_GPIO_Init+0x348>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d00d      	beq.n	80043c2 <HAL_GPIO_Init+0x222>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	4a50      	ldr	r2, [pc, #320]	; (80044ec <HAL_GPIO_Init+0x34c>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d007      	beq.n	80043be <HAL_GPIO_Init+0x21e>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	4a4f      	ldr	r2, [pc, #316]	; (80044f0 <HAL_GPIO_Init+0x350>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d101      	bne.n	80043ba <HAL_GPIO_Init+0x21a>
 80043b6:	2309      	movs	r3, #9
 80043b8:	e012      	b.n	80043e0 <HAL_GPIO_Init+0x240>
 80043ba:	230a      	movs	r3, #10
 80043bc:	e010      	b.n	80043e0 <HAL_GPIO_Init+0x240>
 80043be:	2308      	movs	r3, #8
 80043c0:	e00e      	b.n	80043e0 <HAL_GPIO_Init+0x240>
 80043c2:	2307      	movs	r3, #7
 80043c4:	e00c      	b.n	80043e0 <HAL_GPIO_Init+0x240>
 80043c6:	2306      	movs	r3, #6
 80043c8:	e00a      	b.n	80043e0 <HAL_GPIO_Init+0x240>
 80043ca:	2305      	movs	r3, #5
 80043cc:	e008      	b.n	80043e0 <HAL_GPIO_Init+0x240>
 80043ce:	2304      	movs	r3, #4
 80043d0:	e006      	b.n	80043e0 <HAL_GPIO_Init+0x240>
 80043d2:	2303      	movs	r3, #3
 80043d4:	e004      	b.n	80043e0 <HAL_GPIO_Init+0x240>
 80043d6:	2302      	movs	r3, #2
 80043d8:	e002      	b.n	80043e0 <HAL_GPIO_Init+0x240>
 80043da:	2301      	movs	r3, #1
 80043dc:	e000      	b.n	80043e0 <HAL_GPIO_Init+0x240>
 80043de:	2300      	movs	r3, #0
 80043e0:	69fa      	ldr	r2, [r7, #28]
 80043e2:	f002 0203 	and.w	r2, r2, #3
 80043e6:	0092      	lsls	r2, r2, #2
 80043e8:	4093      	lsls	r3, r2
 80043ea:	69ba      	ldr	r2, [r7, #24]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80043f0:	4935      	ldr	r1, [pc, #212]	; (80044c8 <HAL_GPIO_Init+0x328>)
 80043f2:	69fb      	ldr	r3, [r7, #28]
 80043f4:	089b      	lsrs	r3, r3, #2
 80043f6:	3302      	adds	r3, #2
 80043f8:	69ba      	ldr	r2, [r7, #24]
 80043fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80043fe:	4b3d      	ldr	r3, [pc, #244]	; (80044f4 <HAL_GPIO_Init+0x354>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	43db      	mvns	r3, r3
 8004408:	69ba      	ldr	r2, [r7, #24]
 800440a:	4013      	ands	r3, r2
 800440c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004416:	2b00      	cmp	r3, #0
 8004418:	d003      	beq.n	8004422 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800441a:	69ba      	ldr	r2, [r7, #24]
 800441c:	693b      	ldr	r3, [r7, #16]
 800441e:	4313      	orrs	r3, r2
 8004420:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004422:	4a34      	ldr	r2, [pc, #208]	; (80044f4 <HAL_GPIO_Init+0x354>)
 8004424:	69bb      	ldr	r3, [r7, #24]
 8004426:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004428:	4b32      	ldr	r3, [pc, #200]	; (80044f4 <HAL_GPIO_Init+0x354>)
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	43db      	mvns	r3, r3
 8004432:	69ba      	ldr	r2, [r7, #24]
 8004434:	4013      	ands	r3, r2
 8004436:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004440:	2b00      	cmp	r3, #0
 8004442:	d003      	beq.n	800444c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004444:	69ba      	ldr	r2, [r7, #24]
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	4313      	orrs	r3, r2
 800444a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800444c:	4a29      	ldr	r2, [pc, #164]	; (80044f4 <HAL_GPIO_Init+0x354>)
 800444e:	69bb      	ldr	r3, [r7, #24]
 8004450:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004452:	4b28      	ldr	r3, [pc, #160]	; (80044f4 <HAL_GPIO_Init+0x354>)
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	43db      	mvns	r3, r3
 800445c:	69ba      	ldr	r2, [r7, #24]
 800445e:	4013      	ands	r3, r2
 8004460:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800446a:	2b00      	cmp	r3, #0
 800446c:	d003      	beq.n	8004476 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800446e:	69ba      	ldr	r2, [r7, #24]
 8004470:	693b      	ldr	r3, [r7, #16]
 8004472:	4313      	orrs	r3, r2
 8004474:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004476:	4a1f      	ldr	r2, [pc, #124]	; (80044f4 <HAL_GPIO_Init+0x354>)
 8004478:	69bb      	ldr	r3, [r7, #24]
 800447a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800447c:	4b1d      	ldr	r3, [pc, #116]	; (80044f4 <HAL_GPIO_Init+0x354>)
 800447e:	68db      	ldr	r3, [r3, #12]
 8004480:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	43db      	mvns	r3, r3
 8004486:	69ba      	ldr	r2, [r7, #24]
 8004488:	4013      	ands	r3, r2
 800448a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004494:	2b00      	cmp	r3, #0
 8004496:	d003      	beq.n	80044a0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004498:	69ba      	ldr	r2, [r7, #24]
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	4313      	orrs	r3, r2
 800449e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80044a0:	4a14      	ldr	r2, [pc, #80]	; (80044f4 <HAL_GPIO_Init+0x354>)
 80044a2:	69bb      	ldr	r3, [r7, #24]
 80044a4:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80044a6:	69fb      	ldr	r3, [r7, #28]
 80044a8:	3301      	adds	r3, #1
 80044aa:	61fb      	str	r3, [r7, #28]
 80044ac:	69fb      	ldr	r3, [r7, #28]
 80044ae:	2b0f      	cmp	r3, #15
 80044b0:	f67f ae86 	bls.w	80041c0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80044b4:	bf00      	nop
 80044b6:	bf00      	nop
 80044b8:	3724      	adds	r7, #36	; 0x24
 80044ba:	46bd      	mov	sp, r7
 80044bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c0:	4770      	bx	lr
 80044c2:	bf00      	nop
 80044c4:	40023800 	.word	0x40023800
 80044c8:	40013800 	.word	0x40013800
 80044cc:	40020000 	.word	0x40020000
 80044d0:	40020400 	.word	0x40020400
 80044d4:	40020800 	.word	0x40020800
 80044d8:	40020c00 	.word	0x40020c00
 80044dc:	40021000 	.word	0x40021000
 80044e0:	40021400 	.word	0x40021400
 80044e4:	40021800 	.word	0x40021800
 80044e8:	40021c00 	.word	0x40021c00
 80044ec:	40022000 	.word	0x40022000
 80044f0:	40022400 	.word	0x40022400
 80044f4:	40013c00 	.word	0x40013c00

080044f8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80044f8:	b480      	push	{r7}
 80044fa:	b087      	sub	sp, #28
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
 8004500:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8004502:	2300      	movs	r3, #0
 8004504:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8004506:	2300      	movs	r3, #0
 8004508:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 800450a:	2300      	movs	r3, #0
 800450c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800450e:	2300      	movs	r3, #0
 8004510:	617b      	str	r3, [r7, #20]
 8004512:	e0d9      	b.n	80046c8 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004514:	2201      	movs	r2, #1
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	fa02 f303 	lsl.w	r3, r2, r3
 800451c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800451e:	683a      	ldr	r2, [r7, #0]
 8004520:	693b      	ldr	r3, [r7, #16]
 8004522:	4013      	ands	r3, r2
 8004524:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8004526:	68fa      	ldr	r2, [r7, #12]
 8004528:	693b      	ldr	r3, [r7, #16]
 800452a:	429a      	cmp	r2, r3
 800452c:	f040 80c9 	bne.w	80046c2 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8004530:	4a6b      	ldr	r2, [pc, #428]	; (80046e0 <HAL_GPIO_DeInit+0x1e8>)
 8004532:	697b      	ldr	r3, [r7, #20]
 8004534:	089b      	lsrs	r3, r3, #2
 8004536:	3302      	adds	r3, #2
 8004538:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800453c:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	f003 0303 	and.w	r3, r3, #3
 8004544:	009b      	lsls	r3, r3, #2
 8004546:	220f      	movs	r2, #15
 8004548:	fa02 f303 	lsl.w	r3, r2, r3
 800454c:	68ba      	ldr	r2, [r7, #8]
 800454e:	4013      	ands	r3, r2
 8004550:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	4a63      	ldr	r2, [pc, #396]	; (80046e4 <HAL_GPIO_DeInit+0x1ec>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d037      	beq.n	80045ca <HAL_GPIO_DeInit+0xd2>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	4a62      	ldr	r2, [pc, #392]	; (80046e8 <HAL_GPIO_DeInit+0x1f0>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d031      	beq.n	80045c6 <HAL_GPIO_DeInit+0xce>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	4a61      	ldr	r2, [pc, #388]	; (80046ec <HAL_GPIO_DeInit+0x1f4>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d02b      	beq.n	80045c2 <HAL_GPIO_DeInit+0xca>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	4a60      	ldr	r2, [pc, #384]	; (80046f0 <HAL_GPIO_DeInit+0x1f8>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d025      	beq.n	80045be <HAL_GPIO_DeInit+0xc6>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	4a5f      	ldr	r2, [pc, #380]	; (80046f4 <HAL_GPIO_DeInit+0x1fc>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d01f      	beq.n	80045ba <HAL_GPIO_DeInit+0xc2>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	4a5e      	ldr	r2, [pc, #376]	; (80046f8 <HAL_GPIO_DeInit+0x200>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d019      	beq.n	80045b6 <HAL_GPIO_DeInit+0xbe>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	4a5d      	ldr	r2, [pc, #372]	; (80046fc <HAL_GPIO_DeInit+0x204>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d013      	beq.n	80045b2 <HAL_GPIO_DeInit+0xba>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	4a5c      	ldr	r2, [pc, #368]	; (8004700 <HAL_GPIO_DeInit+0x208>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d00d      	beq.n	80045ae <HAL_GPIO_DeInit+0xb6>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	4a5b      	ldr	r2, [pc, #364]	; (8004704 <HAL_GPIO_DeInit+0x20c>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d007      	beq.n	80045aa <HAL_GPIO_DeInit+0xb2>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	4a5a      	ldr	r2, [pc, #360]	; (8004708 <HAL_GPIO_DeInit+0x210>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d101      	bne.n	80045a6 <HAL_GPIO_DeInit+0xae>
 80045a2:	2309      	movs	r3, #9
 80045a4:	e012      	b.n	80045cc <HAL_GPIO_DeInit+0xd4>
 80045a6:	230a      	movs	r3, #10
 80045a8:	e010      	b.n	80045cc <HAL_GPIO_DeInit+0xd4>
 80045aa:	2308      	movs	r3, #8
 80045ac:	e00e      	b.n	80045cc <HAL_GPIO_DeInit+0xd4>
 80045ae:	2307      	movs	r3, #7
 80045b0:	e00c      	b.n	80045cc <HAL_GPIO_DeInit+0xd4>
 80045b2:	2306      	movs	r3, #6
 80045b4:	e00a      	b.n	80045cc <HAL_GPIO_DeInit+0xd4>
 80045b6:	2305      	movs	r3, #5
 80045b8:	e008      	b.n	80045cc <HAL_GPIO_DeInit+0xd4>
 80045ba:	2304      	movs	r3, #4
 80045bc:	e006      	b.n	80045cc <HAL_GPIO_DeInit+0xd4>
 80045be:	2303      	movs	r3, #3
 80045c0:	e004      	b.n	80045cc <HAL_GPIO_DeInit+0xd4>
 80045c2:	2302      	movs	r3, #2
 80045c4:	e002      	b.n	80045cc <HAL_GPIO_DeInit+0xd4>
 80045c6:	2301      	movs	r3, #1
 80045c8:	e000      	b.n	80045cc <HAL_GPIO_DeInit+0xd4>
 80045ca:	2300      	movs	r3, #0
 80045cc:	697a      	ldr	r2, [r7, #20]
 80045ce:	f002 0203 	and.w	r2, r2, #3
 80045d2:	0092      	lsls	r2, r2, #2
 80045d4:	4093      	lsls	r3, r2
 80045d6:	68ba      	ldr	r2, [r7, #8]
 80045d8:	429a      	cmp	r2, r3
 80045da:	d132      	bne.n	8004642 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80045dc:	4b4b      	ldr	r3, [pc, #300]	; (800470c <HAL_GPIO_DeInit+0x214>)
 80045de:	681a      	ldr	r2, [r3, #0]
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	43db      	mvns	r3, r3
 80045e4:	4949      	ldr	r1, [pc, #292]	; (800470c <HAL_GPIO_DeInit+0x214>)
 80045e6:	4013      	ands	r3, r2
 80045e8:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80045ea:	4b48      	ldr	r3, [pc, #288]	; (800470c <HAL_GPIO_DeInit+0x214>)
 80045ec:	685a      	ldr	r2, [r3, #4]
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	43db      	mvns	r3, r3
 80045f2:	4946      	ldr	r1, [pc, #280]	; (800470c <HAL_GPIO_DeInit+0x214>)
 80045f4:	4013      	ands	r3, r2
 80045f6:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80045f8:	4b44      	ldr	r3, [pc, #272]	; (800470c <HAL_GPIO_DeInit+0x214>)
 80045fa:	689a      	ldr	r2, [r3, #8]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	43db      	mvns	r3, r3
 8004600:	4942      	ldr	r1, [pc, #264]	; (800470c <HAL_GPIO_DeInit+0x214>)
 8004602:	4013      	ands	r3, r2
 8004604:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8004606:	4b41      	ldr	r3, [pc, #260]	; (800470c <HAL_GPIO_DeInit+0x214>)
 8004608:	68da      	ldr	r2, [r3, #12]
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	43db      	mvns	r3, r3
 800460e:	493f      	ldr	r1, [pc, #252]	; (800470c <HAL_GPIO_DeInit+0x214>)
 8004610:	4013      	ands	r3, r2
 8004612:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	f003 0303 	and.w	r3, r3, #3
 800461a:	009b      	lsls	r3, r3, #2
 800461c:	220f      	movs	r2, #15
 800461e:	fa02 f303 	lsl.w	r3, r2, r3
 8004622:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8004624:	4a2e      	ldr	r2, [pc, #184]	; (80046e0 <HAL_GPIO_DeInit+0x1e8>)
 8004626:	697b      	ldr	r3, [r7, #20]
 8004628:	089b      	lsrs	r3, r3, #2
 800462a:	3302      	adds	r3, #2
 800462c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	43da      	mvns	r2, r3
 8004634:	482a      	ldr	r0, [pc, #168]	; (80046e0 <HAL_GPIO_DeInit+0x1e8>)
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	089b      	lsrs	r3, r3, #2
 800463a:	400a      	ands	r2, r1
 800463c:	3302      	adds	r3, #2
 800463e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	005b      	lsls	r3, r3, #1
 800464a:	2103      	movs	r1, #3
 800464c:	fa01 f303 	lsl.w	r3, r1, r3
 8004650:	43db      	mvns	r3, r3
 8004652:	401a      	ands	r2, r3
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	08da      	lsrs	r2, r3, #3
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	3208      	adds	r2, #8
 8004660:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	f003 0307 	and.w	r3, r3, #7
 800466a:	009b      	lsls	r3, r3, #2
 800466c:	220f      	movs	r2, #15
 800466e:	fa02 f303 	lsl.w	r3, r2, r3
 8004672:	43db      	mvns	r3, r3
 8004674:	697a      	ldr	r2, [r7, #20]
 8004676:	08d2      	lsrs	r2, r2, #3
 8004678:	4019      	ands	r1, r3
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	3208      	adds	r2, #8
 800467e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	68da      	ldr	r2, [r3, #12]
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	005b      	lsls	r3, r3, #1
 800468a:	2103      	movs	r1, #3
 800468c:	fa01 f303 	lsl.w	r3, r1, r3
 8004690:	43db      	mvns	r3, r3
 8004692:	401a      	ands	r2, r3
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	685a      	ldr	r2, [r3, #4]
 800469c:	2101      	movs	r1, #1
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	fa01 f303 	lsl.w	r3, r1, r3
 80046a4:	43db      	mvns	r3, r3
 80046a6:	401a      	ands	r2, r3
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	689a      	ldr	r2, [r3, #8]
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	005b      	lsls	r3, r3, #1
 80046b4:	2103      	movs	r1, #3
 80046b6:	fa01 f303 	lsl.w	r3, r1, r3
 80046ba:	43db      	mvns	r3, r3
 80046bc:	401a      	ands	r2, r3
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	609a      	str	r2, [r3, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	3301      	adds	r3, #1
 80046c6:	617b      	str	r3, [r7, #20]
 80046c8:	697b      	ldr	r3, [r7, #20]
 80046ca:	2b0f      	cmp	r3, #15
 80046cc:	f67f af22 	bls.w	8004514 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80046d0:	bf00      	nop
 80046d2:	bf00      	nop
 80046d4:	371c      	adds	r7, #28
 80046d6:	46bd      	mov	sp, r7
 80046d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046dc:	4770      	bx	lr
 80046de:	bf00      	nop
 80046e0:	40013800 	.word	0x40013800
 80046e4:	40020000 	.word	0x40020000
 80046e8:	40020400 	.word	0x40020400
 80046ec:	40020800 	.word	0x40020800
 80046f0:	40020c00 	.word	0x40020c00
 80046f4:	40021000 	.word	0x40021000
 80046f8:	40021400 	.word	0x40021400
 80046fc:	40021800 	.word	0x40021800
 8004700:	40021c00 	.word	0x40021c00
 8004704:	40022000 	.word	0x40022000
 8004708:	40022400 	.word	0x40022400
 800470c:	40013c00 	.word	0x40013c00

08004710 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004710:	b480      	push	{r7}
 8004712:	b083      	sub	sp, #12
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
 8004718:	460b      	mov	r3, r1
 800471a:	807b      	strh	r3, [r7, #2]
 800471c:	4613      	mov	r3, r2
 800471e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004720:	787b      	ldrb	r3, [r7, #1]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d003      	beq.n	800472e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004726:	887a      	ldrh	r2, [r7, #2]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800472c:	e003      	b.n	8004736 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800472e:	887b      	ldrh	r3, [r7, #2]
 8004730:	041a      	lsls	r2, r3, #16
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	619a      	str	r2, [r3, #24]
}
 8004736:	bf00      	nop
 8004738:	370c      	adds	r7, #12
 800473a:	46bd      	mov	sp, r7
 800473c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004740:	4770      	bx	lr

08004742 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004742:	b480      	push	{r7}
 8004744:	b085      	sub	sp, #20
 8004746:	af00      	add	r7, sp, #0
 8004748:	6078      	str	r0, [r7, #4]
 800474a:	460b      	mov	r3, r1
 800474c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	695b      	ldr	r3, [r3, #20]
 8004752:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004754:	887a      	ldrh	r2, [r7, #2]
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	4013      	ands	r3, r2
 800475a:	041a      	lsls	r2, r3, #16
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	43d9      	mvns	r1, r3
 8004760:	887b      	ldrh	r3, [r7, #2]
 8004762:	400b      	ands	r3, r1
 8004764:	431a      	orrs	r2, r3
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	619a      	str	r2, [r3, #24]
}
 800476a:	bf00      	nop
 800476c:	3714      	adds	r7, #20
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr
	...

08004778 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004778:	b480      	push	{r7}
 800477a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800477c:	4b05      	ldr	r3, [pc, #20]	; (8004794 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a04      	ldr	r2, [pc, #16]	; (8004794 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004782:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004786:	6013      	str	r3, [r2, #0]
}
 8004788:	bf00      	nop
 800478a:	46bd      	mov	sp, r7
 800478c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004790:	4770      	bx	lr
 8004792:	bf00      	nop
 8004794:	40007000 	.word	0x40007000

08004798 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b082      	sub	sp, #8
 800479c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800479e:	2300      	movs	r3, #0
 80047a0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80047a2:	4b23      	ldr	r3, [pc, #140]	; (8004830 <HAL_PWREx_EnableOverDrive+0x98>)
 80047a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a6:	4a22      	ldr	r2, [pc, #136]	; (8004830 <HAL_PWREx_EnableOverDrive+0x98>)
 80047a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047ac:	6413      	str	r3, [r2, #64]	; 0x40
 80047ae:	4b20      	ldr	r3, [pc, #128]	; (8004830 <HAL_PWREx_EnableOverDrive+0x98>)
 80047b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047b6:	603b      	str	r3, [r7, #0]
 80047b8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80047ba:	4b1e      	ldr	r3, [pc, #120]	; (8004834 <HAL_PWREx_EnableOverDrive+0x9c>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a1d      	ldr	r2, [pc, #116]	; (8004834 <HAL_PWREx_EnableOverDrive+0x9c>)
 80047c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047c4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80047c6:	f7fe fbc5 	bl	8002f54 <HAL_GetTick>
 80047ca:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80047cc:	e009      	b.n	80047e2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80047ce:	f7fe fbc1 	bl	8002f54 <HAL_GetTick>
 80047d2:	4602      	mov	r2, r0
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	1ad3      	subs	r3, r2, r3
 80047d8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80047dc:	d901      	bls.n	80047e2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80047de:	2303      	movs	r3, #3
 80047e0:	e022      	b.n	8004828 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80047e2:	4b14      	ldr	r3, [pc, #80]	; (8004834 <HAL_PWREx_EnableOverDrive+0x9c>)
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047ee:	d1ee      	bne.n	80047ce <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80047f0:	4b10      	ldr	r3, [pc, #64]	; (8004834 <HAL_PWREx_EnableOverDrive+0x9c>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a0f      	ldr	r2, [pc, #60]	; (8004834 <HAL_PWREx_EnableOverDrive+0x9c>)
 80047f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80047fa:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80047fc:	f7fe fbaa 	bl	8002f54 <HAL_GetTick>
 8004800:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004802:	e009      	b.n	8004818 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004804:	f7fe fba6 	bl	8002f54 <HAL_GetTick>
 8004808:	4602      	mov	r2, r0
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	1ad3      	subs	r3, r2, r3
 800480e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004812:	d901      	bls.n	8004818 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004814:	2303      	movs	r3, #3
 8004816:	e007      	b.n	8004828 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004818:	4b06      	ldr	r3, [pc, #24]	; (8004834 <HAL_PWREx_EnableOverDrive+0x9c>)
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004820:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004824:	d1ee      	bne.n	8004804 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004826:	2300      	movs	r3, #0
}
 8004828:	4618      	mov	r0, r3
 800482a:	3708      	adds	r7, #8
 800482c:	46bd      	mov	sp, r7
 800482e:	bd80      	pop	{r7, pc}
 8004830:	40023800 	.word	0x40023800
 8004834:	40007000 	.word	0x40007000

08004838 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b086      	sub	sp, #24
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004840:	2300      	movs	r3, #0
 8004842:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d101      	bne.n	800484e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	e29b      	b.n	8004d86 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f003 0301 	and.w	r3, r3, #1
 8004856:	2b00      	cmp	r3, #0
 8004858:	f000 8087 	beq.w	800496a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800485c:	4b96      	ldr	r3, [pc, #600]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	f003 030c 	and.w	r3, r3, #12
 8004864:	2b04      	cmp	r3, #4
 8004866:	d00c      	beq.n	8004882 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004868:	4b93      	ldr	r3, [pc, #588]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	f003 030c 	and.w	r3, r3, #12
 8004870:	2b08      	cmp	r3, #8
 8004872:	d112      	bne.n	800489a <HAL_RCC_OscConfig+0x62>
 8004874:	4b90      	ldr	r3, [pc, #576]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800487c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004880:	d10b      	bne.n	800489a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004882:	4b8d      	ldr	r3, [pc, #564]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800488a:	2b00      	cmp	r3, #0
 800488c:	d06c      	beq.n	8004968 <HAL_RCC_OscConfig+0x130>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d168      	bne.n	8004968 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	e275      	b.n	8004d86 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048a2:	d106      	bne.n	80048b2 <HAL_RCC_OscConfig+0x7a>
 80048a4:	4b84      	ldr	r3, [pc, #528]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a83      	ldr	r2, [pc, #524]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 80048aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048ae:	6013      	str	r3, [r2, #0]
 80048b0:	e02e      	b.n	8004910 <HAL_RCC_OscConfig+0xd8>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d10c      	bne.n	80048d4 <HAL_RCC_OscConfig+0x9c>
 80048ba:	4b7f      	ldr	r3, [pc, #508]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4a7e      	ldr	r2, [pc, #504]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 80048c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048c4:	6013      	str	r3, [r2, #0]
 80048c6:	4b7c      	ldr	r3, [pc, #496]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4a7b      	ldr	r2, [pc, #492]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 80048cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048d0:	6013      	str	r3, [r2, #0]
 80048d2:	e01d      	b.n	8004910 <HAL_RCC_OscConfig+0xd8>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80048dc:	d10c      	bne.n	80048f8 <HAL_RCC_OscConfig+0xc0>
 80048de:	4b76      	ldr	r3, [pc, #472]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a75      	ldr	r2, [pc, #468]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 80048e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048e8:	6013      	str	r3, [r2, #0]
 80048ea:	4b73      	ldr	r3, [pc, #460]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a72      	ldr	r2, [pc, #456]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 80048f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048f4:	6013      	str	r3, [r2, #0]
 80048f6:	e00b      	b.n	8004910 <HAL_RCC_OscConfig+0xd8>
 80048f8:	4b6f      	ldr	r3, [pc, #444]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a6e      	ldr	r2, [pc, #440]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 80048fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004902:	6013      	str	r3, [r2, #0]
 8004904:	4b6c      	ldr	r3, [pc, #432]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a6b      	ldr	r2, [pc, #428]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 800490a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800490e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d013      	beq.n	8004940 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004918:	f7fe fb1c 	bl	8002f54 <HAL_GetTick>
 800491c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800491e:	e008      	b.n	8004932 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004920:	f7fe fb18 	bl	8002f54 <HAL_GetTick>
 8004924:	4602      	mov	r2, r0
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	1ad3      	subs	r3, r2, r3
 800492a:	2b64      	cmp	r3, #100	; 0x64
 800492c:	d901      	bls.n	8004932 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800492e:	2303      	movs	r3, #3
 8004930:	e229      	b.n	8004d86 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004932:	4b61      	ldr	r3, [pc, #388]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800493a:	2b00      	cmp	r3, #0
 800493c:	d0f0      	beq.n	8004920 <HAL_RCC_OscConfig+0xe8>
 800493e:	e014      	b.n	800496a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004940:	f7fe fb08 	bl	8002f54 <HAL_GetTick>
 8004944:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004946:	e008      	b.n	800495a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004948:	f7fe fb04 	bl	8002f54 <HAL_GetTick>
 800494c:	4602      	mov	r2, r0
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	1ad3      	subs	r3, r2, r3
 8004952:	2b64      	cmp	r3, #100	; 0x64
 8004954:	d901      	bls.n	800495a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004956:	2303      	movs	r3, #3
 8004958:	e215      	b.n	8004d86 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800495a:	4b57      	ldr	r3, [pc, #348]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004962:	2b00      	cmp	r3, #0
 8004964:	d1f0      	bne.n	8004948 <HAL_RCC_OscConfig+0x110>
 8004966:	e000      	b.n	800496a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004968:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f003 0302 	and.w	r3, r3, #2
 8004972:	2b00      	cmp	r3, #0
 8004974:	d069      	beq.n	8004a4a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004976:	4b50      	ldr	r3, [pc, #320]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	f003 030c 	and.w	r3, r3, #12
 800497e:	2b00      	cmp	r3, #0
 8004980:	d00b      	beq.n	800499a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004982:	4b4d      	ldr	r3, [pc, #308]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	f003 030c 	and.w	r3, r3, #12
 800498a:	2b08      	cmp	r3, #8
 800498c:	d11c      	bne.n	80049c8 <HAL_RCC_OscConfig+0x190>
 800498e:	4b4a      	ldr	r3, [pc, #296]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004996:	2b00      	cmp	r3, #0
 8004998:	d116      	bne.n	80049c8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800499a:	4b47      	ldr	r3, [pc, #284]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f003 0302 	and.w	r3, r3, #2
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d005      	beq.n	80049b2 <HAL_RCC_OscConfig+0x17a>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	68db      	ldr	r3, [r3, #12]
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d001      	beq.n	80049b2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80049ae:	2301      	movs	r3, #1
 80049b0:	e1e9      	b.n	8004d86 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049b2:	4b41      	ldr	r3, [pc, #260]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	691b      	ldr	r3, [r3, #16]
 80049be:	00db      	lsls	r3, r3, #3
 80049c0:	493d      	ldr	r1, [pc, #244]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 80049c2:	4313      	orrs	r3, r2
 80049c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049c6:	e040      	b.n	8004a4a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	68db      	ldr	r3, [r3, #12]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d023      	beq.n	8004a18 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049d0:	4b39      	ldr	r3, [pc, #228]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a38      	ldr	r2, [pc, #224]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 80049d6:	f043 0301 	orr.w	r3, r3, #1
 80049da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049dc:	f7fe faba 	bl	8002f54 <HAL_GetTick>
 80049e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049e2:	e008      	b.n	80049f6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049e4:	f7fe fab6 	bl	8002f54 <HAL_GetTick>
 80049e8:	4602      	mov	r2, r0
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	1ad3      	subs	r3, r2, r3
 80049ee:	2b02      	cmp	r3, #2
 80049f0:	d901      	bls.n	80049f6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80049f2:	2303      	movs	r3, #3
 80049f4:	e1c7      	b.n	8004d86 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049f6:	4b30      	ldr	r3, [pc, #192]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f003 0302 	and.w	r3, r3, #2
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d0f0      	beq.n	80049e4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a02:	4b2d      	ldr	r3, [pc, #180]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	691b      	ldr	r3, [r3, #16]
 8004a0e:	00db      	lsls	r3, r3, #3
 8004a10:	4929      	ldr	r1, [pc, #164]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 8004a12:	4313      	orrs	r3, r2
 8004a14:	600b      	str	r3, [r1, #0]
 8004a16:	e018      	b.n	8004a4a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a18:	4b27      	ldr	r3, [pc, #156]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a26      	ldr	r2, [pc, #152]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 8004a1e:	f023 0301 	bic.w	r3, r3, #1
 8004a22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a24:	f7fe fa96 	bl	8002f54 <HAL_GetTick>
 8004a28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a2a:	e008      	b.n	8004a3e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a2c:	f7fe fa92 	bl	8002f54 <HAL_GetTick>
 8004a30:	4602      	mov	r2, r0
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	1ad3      	subs	r3, r2, r3
 8004a36:	2b02      	cmp	r3, #2
 8004a38:	d901      	bls.n	8004a3e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004a3a:	2303      	movs	r3, #3
 8004a3c:	e1a3      	b.n	8004d86 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a3e:	4b1e      	ldr	r3, [pc, #120]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 0302 	and.w	r3, r3, #2
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d1f0      	bne.n	8004a2c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f003 0308 	and.w	r3, r3, #8
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d038      	beq.n	8004ac8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	695b      	ldr	r3, [r3, #20]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d019      	beq.n	8004a92 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a5e:	4b16      	ldr	r3, [pc, #88]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 8004a60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a62:	4a15      	ldr	r2, [pc, #84]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 8004a64:	f043 0301 	orr.w	r3, r3, #1
 8004a68:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a6a:	f7fe fa73 	bl	8002f54 <HAL_GetTick>
 8004a6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a70:	e008      	b.n	8004a84 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a72:	f7fe fa6f 	bl	8002f54 <HAL_GetTick>
 8004a76:	4602      	mov	r2, r0
 8004a78:	693b      	ldr	r3, [r7, #16]
 8004a7a:	1ad3      	subs	r3, r2, r3
 8004a7c:	2b02      	cmp	r3, #2
 8004a7e:	d901      	bls.n	8004a84 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004a80:	2303      	movs	r3, #3
 8004a82:	e180      	b.n	8004d86 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a84:	4b0c      	ldr	r3, [pc, #48]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 8004a86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a88:	f003 0302 	and.w	r3, r3, #2
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d0f0      	beq.n	8004a72 <HAL_RCC_OscConfig+0x23a>
 8004a90:	e01a      	b.n	8004ac8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a92:	4b09      	ldr	r3, [pc, #36]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 8004a94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a96:	4a08      	ldr	r2, [pc, #32]	; (8004ab8 <HAL_RCC_OscConfig+0x280>)
 8004a98:	f023 0301 	bic.w	r3, r3, #1
 8004a9c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a9e:	f7fe fa59 	bl	8002f54 <HAL_GetTick>
 8004aa2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004aa4:	e00a      	b.n	8004abc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004aa6:	f7fe fa55 	bl	8002f54 <HAL_GetTick>
 8004aaa:	4602      	mov	r2, r0
 8004aac:	693b      	ldr	r3, [r7, #16]
 8004aae:	1ad3      	subs	r3, r2, r3
 8004ab0:	2b02      	cmp	r3, #2
 8004ab2:	d903      	bls.n	8004abc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004ab4:	2303      	movs	r3, #3
 8004ab6:	e166      	b.n	8004d86 <HAL_RCC_OscConfig+0x54e>
 8004ab8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004abc:	4b92      	ldr	r3, [pc, #584]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004abe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ac0:	f003 0302 	and.w	r3, r3, #2
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d1ee      	bne.n	8004aa6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f003 0304 	and.w	r3, r3, #4
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	f000 80a4 	beq.w	8004c1e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ad6:	4b8c      	ldr	r3, [pc, #560]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ada:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d10d      	bne.n	8004afe <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ae2:	4b89      	ldr	r3, [pc, #548]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ae6:	4a88      	ldr	r2, [pc, #544]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004ae8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004aec:	6413      	str	r3, [r2, #64]	; 0x40
 8004aee:	4b86      	ldr	r3, [pc, #536]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004af6:	60bb      	str	r3, [r7, #8]
 8004af8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004afa:	2301      	movs	r3, #1
 8004afc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004afe:	4b83      	ldr	r3, [pc, #524]	; (8004d0c <HAL_RCC_OscConfig+0x4d4>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d118      	bne.n	8004b3c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004b0a:	4b80      	ldr	r3, [pc, #512]	; (8004d0c <HAL_RCC_OscConfig+0x4d4>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4a7f      	ldr	r2, [pc, #508]	; (8004d0c <HAL_RCC_OscConfig+0x4d4>)
 8004b10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b16:	f7fe fa1d 	bl	8002f54 <HAL_GetTick>
 8004b1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b1c:	e008      	b.n	8004b30 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b1e:	f7fe fa19 	bl	8002f54 <HAL_GetTick>
 8004b22:	4602      	mov	r2, r0
 8004b24:	693b      	ldr	r3, [r7, #16]
 8004b26:	1ad3      	subs	r3, r2, r3
 8004b28:	2b64      	cmp	r3, #100	; 0x64
 8004b2a:	d901      	bls.n	8004b30 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004b2c:	2303      	movs	r3, #3
 8004b2e:	e12a      	b.n	8004d86 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b30:	4b76      	ldr	r3, [pc, #472]	; (8004d0c <HAL_RCC_OscConfig+0x4d4>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d0f0      	beq.n	8004b1e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	2b01      	cmp	r3, #1
 8004b42:	d106      	bne.n	8004b52 <HAL_RCC_OscConfig+0x31a>
 8004b44:	4b70      	ldr	r3, [pc, #448]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004b46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b48:	4a6f      	ldr	r2, [pc, #444]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004b4a:	f043 0301 	orr.w	r3, r3, #1
 8004b4e:	6713      	str	r3, [r2, #112]	; 0x70
 8004b50:	e02d      	b.n	8004bae <HAL_RCC_OscConfig+0x376>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	689b      	ldr	r3, [r3, #8]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d10c      	bne.n	8004b74 <HAL_RCC_OscConfig+0x33c>
 8004b5a:	4b6b      	ldr	r3, [pc, #428]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004b5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b5e:	4a6a      	ldr	r2, [pc, #424]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004b60:	f023 0301 	bic.w	r3, r3, #1
 8004b64:	6713      	str	r3, [r2, #112]	; 0x70
 8004b66:	4b68      	ldr	r3, [pc, #416]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004b68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b6a:	4a67      	ldr	r2, [pc, #412]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004b6c:	f023 0304 	bic.w	r3, r3, #4
 8004b70:	6713      	str	r3, [r2, #112]	; 0x70
 8004b72:	e01c      	b.n	8004bae <HAL_RCC_OscConfig+0x376>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	689b      	ldr	r3, [r3, #8]
 8004b78:	2b05      	cmp	r3, #5
 8004b7a:	d10c      	bne.n	8004b96 <HAL_RCC_OscConfig+0x35e>
 8004b7c:	4b62      	ldr	r3, [pc, #392]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004b7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b80:	4a61      	ldr	r2, [pc, #388]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004b82:	f043 0304 	orr.w	r3, r3, #4
 8004b86:	6713      	str	r3, [r2, #112]	; 0x70
 8004b88:	4b5f      	ldr	r3, [pc, #380]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004b8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b8c:	4a5e      	ldr	r2, [pc, #376]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004b8e:	f043 0301 	orr.w	r3, r3, #1
 8004b92:	6713      	str	r3, [r2, #112]	; 0x70
 8004b94:	e00b      	b.n	8004bae <HAL_RCC_OscConfig+0x376>
 8004b96:	4b5c      	ldr	r3, [pc, #368]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004b98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b9a:	4a5b      	ldr	r2, [pc, #364]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004b9c:	f023 0301 	bic.w	r3, r3, #1
 8004ba0:	6713      	str	r3, [r2, #112]	; 0x70
 8004ba2:	4b59      	ldr	r3, [pc, #356]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004ba4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ba6:	4a58      	ldr	r2, [pc, #352]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004ba8:	f023 0304 	bic.w	r3, r3, #4
 8004bac:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d015      	beq.n	8004be2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bb6:	f7fe f9cd 	bl	8002f54 <HAL_GetTick>
 8004bba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bbc:	e00a      	b.n	8004bd4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bbe:	f7fe f9c9 	bl	8002f54 <HAL_GetTick>
 8004bc2:	4602      	mov	r2, r0
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	1ad3      	subs	r3, r2, r3
 8004bc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d901      	bls.n	8004bd4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004bd0:	2303      	movs	r3, #3
 8004bd2:	e0d8      	b.n	8004d86 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bd4:	4b4c      	ldr	r3, [pc, #304]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004bd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bd8:	f003 0302 	and.w	r3, r3, #2
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d0ee      	beq.n	8004bbe <HAL_RCC_OscConfig+0x386>
 8004be0:	e014      	b.n	8004c0c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004be2:	f7fe f9b7 	bl	8002f54 <HAL_GetTick>
 8004be6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004be8:	e00a      	b.n	8004c00 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bea:	f7fe f9b3 	bl	8002f54 <HAL_GetTick>
 8004bee:	4602      	mov	r2, r0
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	1ad3      	subs	r3, r2, r3
 8004bf4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d901      	bls.n	8004c00 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004bfc:	2303      	movs	r3, #3
 8004bfe:	e0c2      	b.n	8004d86 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c00:	4b41      	ldr	r3, [pc, #260]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004c02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c04:	f003 0302 	and.w	r3, r3, #2
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d1ee      	bne.n	8004bea <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004c0c:	7dfb      	ldrb	r3, [r7, #23]
 8004c0e:	2b01      	cmp	r3, #1
 8004c10:	d105      	bne.n	8004c1e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c12:	4b3d      	ldr	r3, [pc, #244]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c16:	4a3c      	ldr	r2, [pc, #240]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004c18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c1c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	699b      	ldr	r3, [r3, #24]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	f000 80ae 	beq.w	8004d84 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004c28:	4b37      	ldr	r3, [pc, #220]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	f003 030c 	and.w	r3, r3, #12
 8004c30:	2b08      	cmp	r3, #8
 8004c32:	d06d      	beq.n	8004d10 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	699b      	ldr	r3, [r3, #24]
 8004c38:	2b02      	cmp	r3, #2
 8004c3a:	d14b      	bne.n	8004cd4 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c3c:	4b32      	ldr	r3, [pc, #200]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a31      	ldr	r2, [pc, #196]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004c42:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004c46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c48:	f7fe f984 	bl	8002f54 <HAL_GetTick>
 8004c4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c4e:	e008      	b.n	8004c62 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c50:	f7fe f980 	bl	8002f54 <HAL_GetTick>
 8004c54:	4602      	mov	r2, r0
 8004c56:	693b      	ldr	r3, [r7, #16]
 8004c58:	1ad3      	subs	r3, r2, r3
 8004c5a:	2b02      	cmp	r3, #2
 8004c5c:	d901      	bls.n	8004c62 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004c5e:	2303      	movs	r3, #3
 8004c60:	e091      	b.n	8004d86 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c62:	4b29      	ldr	r3, [pc, #164]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d1f0      	bne.n	8004c50 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	69da      	ldr	r2, [r3, #28]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6a1b      	ldr	r3, [r3, #32]
 8004c76:	431a      	orrs	r2, r3
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c7c:	019b      	lsls	r3, r3, #6
 8004c7e:	431a      	orrs	r2, r3
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c84:	085b      	lsrs	r3, r3, #1
 8004c86:	3b01      	subs	r3, #1
 8004c88:	041b      	lsls	r3, r3, #16
 8004c8a:	431a      	orrs	r2, r3
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c90:	061b      	lsls	r3, r3, #24
 8004c92:	431a      	orrs	r2, r3
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c98:	071b      	lsls	r3, r3, #28
 8004c9a:	491b      	ldr	r1, [pc, #108]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ca0:	4b19      	ldr	r3, [pc, #100]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a18      	ldr	r2, [pc, #96]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004ca6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004caa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cac:	f7fe f952 	bl	8002f54 <HAL_GetTick>
 8004cb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cb2:	e008      	b.n	8004cc6 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cb4:	f7fe f94e 	bl	8002f54 <HAL_GetTick>
 8004cb8:	4602      	mov	r2, r0
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	1ad3      	subs	r3, r2, r3
 8004cbe:	2b02      	cmp	r3, #2
 8004cc0:	d901      	bls.n	8004cc6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004cc2:	2303      	movs	r3, #3
 8004cc4:	e05f      	b.n	8004d86 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cc6:	4b10      	ldr	r3, [pc, #64]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d0f0      	beq.n	8004cb4 <HAL_RCC_OscConfig+0x47c>
 8004cd2:	e057      	b.n	8004d84 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cd4:	4b0c      	ldr	r3, [pc, #48]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a0b      	ldr	r2, [pc, #44]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004cda:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004cde:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ce0:	f7fe f938 	bl	8002f54 <HAL_GetTick>
 8004ce4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ce6:	e008      	b.n	8004cfa <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ce8:	f7fe f934 	bl	8002f54 <HAL_GetTick>
 8004cec:	4602      	mov	r2, r0
 8004cee:	693b      	ldr	r3, [r7, #16]
 8004cf0:	1ad3      	subs	r3, r2, r3
 8004cf2:	2b02      	cmp	r3, #2
 8004cf4:	d901      	bls.n	8004cfa <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8004cf6:	2303      	movs	r3, #3
 8004cf8:	e045      	b.n	8004d86 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cfa:	4b03      	ldr	r3, [pc, #12]	; (8004d08 <HAL_RCC_OscConfig+0x4d0>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d1f0      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x4b0>
 8004d06:	e03d      	b.n	8004d84 <HAL_RCC_OscConfig+0x54c>
 8004d08:	40023800 	.word	0x40023800
 8004d0c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004d10:	4b1f      	ldr	r3, [pc, #124]	; (8004d90 <HAL_RCC_OscConfig+0x558>)
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	699b      	ldr	r3, [r3, #24]
 8004d1a:	2b01      	cmp	r3, #1
 8004d1c:	d030      	beq.n	8004d80 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d28:	429a      	cmp	r2, r3
 8004d2a:	d129      	bne.n	8004d80 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d36:	429a      	cmp	r2, r3
 8004d38:	d122      	bne.n	8004d80 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d3a:	68fa      	ldr	r2, [r7, #12]
 8004d3c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004d40:	4013      	ands	r3, r2
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004d46:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d119      	bne.n	8004d80 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d56:	085b      	lsrs	r3, r3, #1
 8004d58:	3b01      	subs	r3, #1
 8004d5a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d5c:	429a      	cmp	r2, r3
 8004d5e:	d10f      	bne.n	8004d80 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d6a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d107      	bne.n	8004d80 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d7a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d001      	beq.n	8004d84 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004d80:	2301      	movs	r3, #1
 8004d82:	e000      	b.n	8004d86 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004d84:	2300      	movs	r3, #0
}
 8004d86:	4618      	mov	r0, r3
 8004d88:	3718      	adds	r7, #24
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	bd80      	pop	{r7, pc}
 8004d8e:	bf00      	nop
 8004d90:	40023800 	.word	0x40023800

08004d94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b084      	sub	sp, #16
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
 8004d9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004d9e:	2300      	movs	r3, #0
 8004da0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d101      	bne.n	8004dac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004da8:	2301      	movs	r3, #1
 8004daa:	e0d0      	b.n	8004f4e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004dac:	4b6a      	ldr	r3, [pc, #424]	; (8004f58 <HAL_RCC_ClockConfig+0x1c4>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f003 030f 	and.w	r3, r3, #15
 8004db4:	683a      	ldr	r2, [r7, #0]
 8004db6:	429a      	cmp	r2, r3
 8004db8:	d910      	bls.n	8004ddc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dba:	4b67      	ldr	r3, [pc, #412]	; (8004f58 <HAL_RCC_ClockConfig+0x1c4>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f023 020f 	bic.w	r2, r3, #15
 8004dc2:	4965      	ldr	r1, [pc, #404]	; (8004f58 <HAL_RCC_ClockConfig+0x1c4>)
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dca:	4b63      	ldr	r3, [pc, #396]	; (8004f58 <HAL_RCC_ClockConfig+0x1c4>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f003 030f 	and.w	r3, r3, #15
 8004dd2:	683a      	ldr	r2, [r7, #0]
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	d001      	beq.n	8004ddc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	e0b8      	b.n	8004f4e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f003 0302 	and.w	r3, r3, #2
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d020      	beq.n	8004e2a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f003 0304 	and.w	r3, r3, #4
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d005      	beq.n	8004e00 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004df4:	4b59      	ldr	r3, [pc, #356]	; (8004f5c <HAL_RCC_ClockConfig+0x1c8>)
 8004df6:	689b      	ldr	r3, [r3, #8]
 8004df8:	4a58      	ldr	r2, [pc, #352]	; (8004f5c <HAL_RCC_ClockConfig+0x1c8>)
 8004dfa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004dfe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f003 0308 	and.w	r3, r3, #8
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d005      	beq.n	8004e18 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e0c:	4b53      	ldr	r3, [pc, #332]	; (8004f5c <HAL_RCC_ClockConfig+0x1c8>)
 8004e0e:	689b      	ldr	r3, [r3, #8]
 8004e10:	4a52      	ldr	r2, [pc, #328]	; (8004f5c <HAL_RCC_ClockConfig+0x1c8>)
 8004e12:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004e16:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e18:	4b50      	ldr	r3, [pc, #320]	; (8004f5c <HAL_RCC_ClockConfig+0x1c8>)
 8004e1a:	689b      	ldr	r3, [r3, #8]
 8004e1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	494d      	ldr	r1, [pc, #308]	; (8004f5c <HAL_RCC_ClockConfig+0x1c8>)
 8004e26:	4313      	orrs	r3, r2
 8004e28:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f003 0301 	and.w	r3, r3, #1
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d040      	beq.n	8004eb8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	2b01      	cmp	r3, #1
 8004e3c:	d107      	bne.n	8004e4e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e3e:	4b47      	ldr	r3, [pc, #284]	; (8004f5c <HAL_RCC_ClockConfig+0x1c8>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d115      	bne.n	8004e76 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	e07f      	b.n	8004f4e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	2b02      	cmp	r3, #2
 8004e54:	d107      	bne.n	8004e66 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e56:	4b41      	ldr	r3, [pc, #260]	; (8004f5c <HAL_RCC_ClockConfig+0x1c8>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d109      	bne.n	8004e76 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004e62:	2301      	movs	r3, #1
 8004e64:	e073      	b.n	8004f4e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e66:	4b3d      	ldr	r3, [pc, #244]	; (8004f5c <HAL_RCC_ClockConfig+0x1c8>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 0302 	and.w	r3, r3, #2
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d101      	bne.n	8004e76 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004e72:	2301      	movs	r3, #1
 8004e74:	e06b      	b.n	8004f4e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e76:	4b39      	ldr	r3, [pc, #228]	; (8004f5c <HAL_RCC_ClockConfig+0x1c8>)
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	f023 0203 	bic.w	r2, r3, #3
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	685b      	ldr	r3, [r3, #4]
 8004e82:	4936      	ldr	r1, [pc, #216]	; (8004f5c <HAL_RCC_ClockConfig+0x1c8>)
 8004e84:	4313      	orrs	r3, r2
 8004e86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e88:	f7fe f864 	bl	8002f54 <HAL_GetTick>
 8004e8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e8e:	e00a      	b.n	8004ea6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e90:	f7fe f860 	bl	8002f54 <HAL_GetTick>
 8004e94:	4602      	mov	r2, r0
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	1ad3      	subs	r3, r2, r3
 8004e9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d901      	bls.n	8004ea6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004ea2:	2303      	movs	r3, #3
 8004ea4:	e053      	b.n	8004f4e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ea6:	4b2d      	ldr	r3, [pc, #180]	; (8004f5c <HAL_RCC_ClockConfig+0x1c8>)
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	f003 020c 	and.w	r2, r3, #12
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	009b      	lsls	r3, r3, #2
 8004eb4:	429a      	cmp	r2, r3
 8004eb6:	d1eb      	bne.n	8004e90 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004eb8:	4b27      	ldr	r3, [pc, #156]	; (8004f58 <HAL_RCC_ClockConfig+0x1c4>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f003 030f 	and.w	r3, r3, #15
 8004ec0:	683a      	ldr	r2, [r7, #0]
 8004ec2:	429a      	cmp	r2, r3
 8004ec4:	d210      	bcs.n	8004ee8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ec6:	4b24      	ldr	r3, [pc, #144]	; (8004f58 <HAL_RCC_ClockConfig+0x1c4>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f023 020f 	bic.w	r2, r3, #15
 8004ece:	4922      	ldr	r1, [pc, #136]	; (8004f58 <HAL_RCC_ClockConfig+0x1c4>)
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ed6:	4b20      	ldr	r3, [pc, #128]	; (8004f58 <HAL_RCC_ClockConfig+0x1c4>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f003 030f 	and.w	r3, r3, #15
 8004ede:	683a      	ldr	r2, [r7, #0]
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	d001      	beq.n	8004ee8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	e032      	b.n	8004f4e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f003 0304 	and.w	r3, r3, #4
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d008      	beq.n	8004f06 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ef4:	4b19      	ldr	r3, [pc, #100]	; (8004f5c <HAL_RCC_ClockConfig+0x1c8>)
 8004ef6:	689b      	ldr	r3, [r3, #8]
 8004ef8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	68db      	ldr	r3, [r3, #12]
 8004f00:	4916      	ldr	r1, [pc, #88]	; (8004f5c <HAL_RCC_ClockConfig+0x1c8>)
 8004f02:	4313      	orrs	r3, r2
 8004f04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f003 0308 	and.w	r3, r3, #8
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d009      	beq.n	8004f26 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004f12:	4b12      	ldr	r3, [pc, #72]	; (8004f5c <HAL_RCC_ClockConfig+0x1c8>)
 8004f14:	689b      	ldr	r3, [r3, #8]
 8004f16:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	691b      	ldr	r3, [r3, #16]
 8004f1e:	00db      	lsls	r3, r3, #3
 8004f20:	490e      	ldr	r1, [pc, #56]	; (8004f5c <HAL_RCC_ClockConfig+0x1c8>)
 8004f22:	4313      	orrs	r3, r2
 8004f24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004f26:	f000 f821 	bl	8004f6c <HAL_RCC_GetSysClockFreq>
 8004f2a:	4602      	mov	r2, r0
 8004f2c:	4b0b      	ldr	r3, [pc, #44]	; (8004f5c <HAL_RCC_ClockConfig+0x1c8>)
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	091b      	lsrs	r3, r3, #4
 8004f32:	f003 030f 	and.w	r3, r3, #15
 8004f36:	490a      	ldr	r1, [pc, #40]	; (8004f60 <HAL_RCC_ClockConfig+0x1cc>)
 8004f38:	5ccb      	ldrb	r3, [r1, r3]
 8004f3a:	fa22 f303 	lsr.w	r3, r2, r3
 8004f3e:	4a09      	ldr	r2, [pc, #36]	; (8004f64 <HAL_RCC_ClockConfig+0x1d0>)
 8004f40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004f42:	4b09      	ldr	r3, [pc, #36]	; (8004f68 <HAL_RCC_ClockConfig+0x1d4>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4618      	mov	r0, r3
 8004f48:	f7fd ffc0 	bl	8002ecc <HAL_InitTick>

  return HAL_OK;
 8004f4c:	2300      	movs	r3, #0
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3710      	adds	r7, #16
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}
 8004f56:	bf00      	nop
 8004f58:	40023c00 	.word	0x40023c00
 8004f5c:	40023800 	.word	0x40023800
 8004f60:	0800a314 	.word	0x0800a314
 8004f64:	20000000 	.word	0x20000000
 8004f68:	20000008 	.word	0x20000008

08004f6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f6c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004f70:	b084      	sub	sp, #16
 8004f72:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004f74:	2300      	movs	r3, #0
 8004f76:	607b      	str	r3, [r7, #4]
 8004f78:	2300      	movs	r3, #0
 8004f7a:	60fb      	str	r3, [r7, #12]
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8004f80:	2300      	movs	r3, #0
 8004f82:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004f84:	4b67      	ldr	r3, [pc, #412]	; (8005124 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	f003 030c 	and.w	r3, r3, #12
 8004f8c:	2b08      	cmp	r3, #8
 8004f8e:	d00d      	beq.n	8004fac <HAL_RCC_GetSysClockFreq+0x40>
 8004f90:	2b08      	cmp	r3, #8
 8004f92:	f200 80bd 	bhi.w	8005110 <HAL_RCC_GetSysClockFreq+0x1a4>
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d002      	beq.n	8004fa0 <HAL_RCC_GetSysClockFreq+0x34>
 8004f9a:	2b04      	cmp	r3, #4
 8004f9c:	d003      	beq.n	8004fa6 <HAL_RCC_GetSysClockFreq+0x3a>
 8004f9e:	e0b7      	b.n	8005110 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004fa0:	4b61      	ldr	r3, [pc, #388]	; (8005128 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004fa2:	60bb      	str	r3, [r7, #8]
      break;
 8004fa4:	e0b7      	b.n	8005116 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004fa6:	4b61      	ldr	r3, [pc, #388]	; (800512c <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004fa8:	60bb      	str	r3, [r7, #8]
      break;
 8004faa:	e0b4      	b.n	8005116 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004fac:	4b5d      	ldr	r3, [pc, #372]	; (8005124 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004fb4:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004fb6:	4b5b      	ldr	r3, [pc, #364]	; (8005124 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d04d      	beq.n	800505e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fc2:	4b58      	ldr	r3, [pc, #352]	; (8005124 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	099b      	lsrs	r3, r3, #6
 8004fc8:	461a      	mov	r2, r3
 8004fca:	f04f 0300 	mov.w	r3, #0
 8004fce:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004fd2:	f04f 0100 	mov.w	r1, #0
 8004fd6:	ea02 0800 	and.w	r8, r2, r0
 8004fda:	ea03 0901 	and.w	r9, r3, r1
 8004fde:	4640      	mov	r0, r8
 8004fe0:	4649      	mov	r1, r9
 8004fe2:	f04f 0200 	mov.w	r2, #0
 8004fe6:	f04f 0300 	mov.w	r3, #0
 8004fea:	014b      	lsls	r3, r1, #5
 8004fec:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004ff0:	0142      	lsls	r2, r0, #5
 8004ff2:	4610      	mov	r0, r2
 8004ff4:	4619      	mov	r1, r3
 8004ff6:	ebb0 0008 	subs.w	r0, r0, r8
 8004ffa:	eb61 0109 	sbc.w	r1, r1, r9
 8004ffe:	f04f 0200 	mov.w	r2, #0
 8005002:	f04f 0300 	mov.w	r3, #0
 8005006:	018b      	lsls	r3, r1, #6
 8005008:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800500c:	0182      	lsls	r2, r0, #6
 800500e:	1a12      	subs	r2, r2, r0
 8005010:	eb63 0301 	sbc.w	r3, r3, r1
 8005014:	f04f 0000 	mov.w	r0, #0
 8005018:	f04f 0100 	mov.w	r1, #0
 800501c:	00d9      	lsls	r1, r3, #3
 800501e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005022:	00d0      	lsls	r0, r2, #3
 8005024:	4602      	mov	r2, r0
 8005026:	460b      	mov	r3, r1
 8005028:	eb12 0208 	adds.w	r2, r2, r8
 800502c:	eb43 0309 	adc.w	r3, r3, r9
 8005030:	f04f 0000 	mov.w	r0, #0
 8005034:	f04f 0100 	mov.w	r1, #0
 8005038:	0259      	lsls	r1, r3, #9
 800503a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800503e:	0250      	lsls	r0, r2, #9
 8005040:	4602      	mov	r2, r0
 8005042:	460b      	mov	r3, r1
 8005044:	4610      	mov	r0, r2
 8005046:	4619      	mov	r1, r3
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	461a      	mov	r2, r3
 800504c:	f04f 0300 	mov.w	r3, #0
 8005050:	f7fb fb1a 	bl	8000688 <__aeabi_uldivmod>
 8005054:	4602      	mov	r2, r0
 8005056:	460b      	mov	r3, r1
 8005058:	4613      	mov	r3, r2
 800505a:	60fb      	str	r3, [r7, #12]
 800505c:	e04a      	b.n	80050f4 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800505e:	4b31      	ldr	r3, [pc, #196]	; (8005124 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	099b      	lsrs	r3, r3, #6
 8005064:	461a      	mov	r2, r3
 8005066:	f04f 0300 	mov.w	r3, #0
 800506a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800506e:	f04f 0100 	mov.w	r1, #0
 8005072:	ea02 0400 	and.w	r4, r2, r0
 8005076:	ea03 0501 	and.w	r5, r3, r1
 800507a:	4620      	mov	r0, r4
 800507c:	4629      	mov	r1, r5
 800507e:	f04f 0200 	mov.w	r2, #0
 8005082:	f04f 0300 	mov.w	r3, #0
 8005086:	014b      	lsls	r3, r1, #5
 8005088:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800508c:	0142      	lsls	r2, r0, #5
 800508e:	4610      	mov	r0, r2
 8005090:	4619      	mov	r1, r3
 8005092:	1b00      	subs	r0, r0, r4
 8005094:	eb61 0105 	sbc.w	r1, r1, r5
 8005098:	f04f 0200 	mov.w	r2, #0
 800509c:	f04f 0300 	mov.w	r3, #0
 80050a0:	018b      	lsls	r3, r1, #6
 80050a2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80050a6:	0182      	lsls	r2, r0, #6
 80050a8:	1a12      	subs	r2, r2, r0
 80050aa:	eb63 0301 	sbc.w	r3, r3, r1
 80050ae:	f04f 0000 	mov.w	r0, #0
 80050b2:	f04f 0100 	mov.w	r1, #0
 80050b6:	00d9      	lsls	r1, r3, #3
 80050b8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80050bc:	00d0      	lsls	r0, r2, #3
 80050be:	4602      	mov	r2, r0
 80050c0:	460b      	mov	r3, r1
 80050c2:	1912      	adds	r2, r2, r4
 80050c4:	eb45 0303 	adc.w	r3, r5, r3
 80050c8:	f04f 0000 	mov.w	r0, #0
 80050cc:	f04f 0100 	mov.w	r1, #0
 80050d0:	0299      	lsls	r1, r3, #10
 80050d2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80050d6:	0290      	lsls	r0, r2, #10
 80050d8:	4602      	mov	r2, r0
 80050da:	460b      	mov	r3, r1
 80050dc:	4610      	mov	r0, r2
 80050de:	4619      	mov	r1, r3
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	461a      	mov	r2, r3
 80050e4:	f04f 0300 	mov.w	r3, #0
 80050e8:	f7fb face 	bl	8000688 <__aeabi_uldivmod>
 80050ec:	4602      	mov	r2, r0
 80050ee:	460b      	mov	r3, r1
 80050f0:	4613      	mov	r3, r2
 80050f2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80050f4:	4b0b      	ldr	r3, [pc, #44]	; (8005124 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	0c1b      	lsrs	r3, r3, #16
 80050fa:	f003 0303 	and.w	r3, r3, #3
 80050fe:	3301      	adds	r3, #1
 8005100:	005b      	lsls	r3, r3, #1
 8005102:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8005104:	68fa      	ldr	r2, [r7, #12]
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	fbb2 f3f3 	udiv	r3, r2, r3
 800510c:	60bb      	str	r3, [r7, #8]
      break;
 800510e:	e002      	b.n	8005116 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005110:	4b05      	ldr	r3, [pc, #20]	; (8005128 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005112:	60bb      	str	r3, [r7, #8]
      break;
 8005114:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005116:	68bb      	ldr	r3, [r7, #8]
}
 8005118:	4618      	mov	r0, r3
 800511a:	3710      	adds	r7, #16
 800511c:	46bd      	mov	sp, r7
 800511e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005122:	bf00      	nop
 8005124:	40023800 	.word	0x40023800
 8005128:	00f42400 	.word	0x00f42400
 800512c:	007a1200 	.word	0x007a1200

08005130 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005130:	b480      	push	{r7}
 8005132:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005134:	4b03      	ldr	r3, [pc, #12]	; (8005144 <HAL_RCC_GetHCLKFreq+0x14>)
 8005136:	681b      	ldr	r3, [r3, #0]
}
 8005138:	4618      	mov	r0, r3
 800513a:	46bd      	mov	sp, r7
 800513c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005140:	4770      	bx	lr
 8005142:	bf00      	nop
 8005144:	20000000 	.word	0x20000000

08005148 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005148:	b580      	push	{r7, lr}
 800514a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800514c:	f7ff fff0 	bl	8005130 <HAL_RCC_GetHCLKFreq>
 8005150:	4602      	mov	r2, r0
 8005152:	4b05      	ldr	r3, [pc, #20]	; (8005168 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005154:	689b      	ldr	r3, [r3, #8]
 8005156:	0a9b      	lsrs	r3, r3, #10
 8005158:	f003 0307 	and.w	r3, r3, #7
 800515c:	4903      	ldr	r1, [pc, #12]	; (800516c <HAL_RCC_GetPCLK1Freq+0x24>)
 800515e:	5ccb      	ldrb	r3, [r1, r3]
 8005160:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005164:	4618      	mov	r0, r3
 8005166:	bd80      	pop	{r7, pc}
 8005168:	40023800 	.word	0x40023800
 800516c:	0800a324 	.word	0x0800a324

08005170 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005174:	f7ff ffdc 	bl	8005130 <HAL_RCC_GetHCLKFreq>
 8005178:	4602      	mov	r2, r0
 800517a:	4b05      	ldr	r3, [pc, #20]	; (8005190 <HAL_RCC_GetPCLK2Freq+0x20>)
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	0b5b      	lsrs	r3, r3, #13
 8005180:	f003 0307 	and.w	r3, r3, #7
 8005184:	4903      	ldr	r1, [pc, #12]	; (8005194 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005186:	5ccb      	ldrb	r3, [r1, r3]
 8005188:	fa22 f303 	lsr.w	r3, r2, r3
}
 800518c:	4618      	mov	r0, r3
 800518e:	bd80      	pop	{r7, pc}
 8005190:	40023800 	.word	0x40023800
 8005194:	0800a324 	.word	0x0800a324

08005198 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b088      	sub	sp, #32
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80051a0:	2300      	movs	r3, #0
 80051a2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80051a4:	2300      	movs	r3, #0
 80051a6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80051a8:	2300      	movs	r3, #0
 80051aa:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80051ac:	2300      	movs	r3, #0
 80051ae:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80051b0:	2300      	movs	r3, #0
 80051b2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f003 0301 	and.w	r3, r3, #1
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d012      	beq.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80051c0:	4b69      	ldr	r3, [pc, #420]	; (8005368 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	4a68      	ldr	r2, [pc, #416]	; (8005368 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051c6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80051ca:	6093      	str	r3, [r2, #8]
 80051cc:	4b66      	ldr	r3, [pc, #408]	; (8005368 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051ce:	689a      	ldr	r2, [r3, #8]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051d4:	4964      	ldr	r1, [pc, #400]	; (8005368 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051d6:	4313      	orrs	r3, r2
 80051d8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d101      	bne.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80051e2:	2301      	movs	r3, #1
 80051e4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d017      	beq.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80051f2:	4b5d      	ldr	r3, [pc, #372]	; (8005368 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80051f8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005200:	4959      	ldr	r1, [pc, #356]	; (8005368 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005202:	4313      	orrs	r3, r2
 8005204:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800520c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005210:	d101      	bne.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8005212:	2301      	movs	r3, #1
 8005214:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800521a:	2b00      	cmp	r3, #0
 800521c:	d101      	bne.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800521e:	2301      	movs	r3, #1
 8005220:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800522a:	2b00      	cmp	r3, #0
 800522c:	d017      	beq.n	800525e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800522e:	4b4e      	ldr	r3, [pc, #312]	; (8005368 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005230:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005234:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800523c:	494a      	ldr	r1, [pc, #296]	; (8005368 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800523e:	4313      	orrs	r3, r2
 8005240:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005248:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800524c:	d101      	bne.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800524e:	2301      	movs	r3, #1
 8005250:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005256:	2b00      	cmp	r3, #0
 8005258:	d101      	bne.n	800525e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800525a:	2301      	movs	r3, #1
 800525c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005266:	2b00      	cmp	r3, #0
 8005268:	d001      	beq.n	800526e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800526a:	2301      	movs	r3, #1
 800526c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f003 0320 	and.w	r3, r3, #32
 8005276:	2b00      	cmp	r3, #0
 8005278:	f000 808b 	beq.w	8005392 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800527c:	4b3a      	ldr	r3, [pc, #232]	; (8005368 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800527e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005280:	4a39      	ldr	r2, [pc, #228]	; (8005368 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005282:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005286:	6413      	str	r3, [r2, #64]	; 0x40
 8005288:	4b37      	ldr	r3, [pc, #220]	; (8005368 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800528a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800528c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005290:	60bb      	str	r3, [r7, #8]
 8005292:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005294:	4b35      	ldr	r3, [pc, #212]	; (800536c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4a34      	ldr	r2, [pc, #208]	; (800536c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800529a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800529e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052a0:	f7fd fe58 	bl	8002f54 <HAL_GetTick>
 80052a4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80052a6:	e008      	b.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052a8:	f7fd fe54 	bl	8002f54 <HAL_GetTick>
 80052ac:	4602      	mov	r2, r0
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	1ad3      	subs	r3, r2, r3
 80052b2:	2b64      	cmp	r3, #100	; 0x64
 80052b4:	d901      	bls.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80052b6:	2303      	movs	r3, #3
 80052b8:	e38f      	b.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80052ba:	4b2c      	ldr	r3, [pc, #176]	; (800536c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d0f0      	beq.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80052c6:	4b28      	ldr	r3, [pc, #160]	; (8005368 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052ce:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80052d0:	693b      	ldr	r3, [r7, #16]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d035      	beq.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052de:	693a      	ldr	r2, [r7, #16]
 80052e0:	429a      	cmp	r2, r3
 80052e2:	d02e      	beq.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80052e4:	4b20      	ldr	r3, [pc, #128]	; (8005368 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052ec:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80052ee:	4b1e      	ldr	r3, [pc, #120]	; (8005368 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052f2:	4a1d      	ldr	r2, [pc, #116]	; (8005368 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052f8:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80052fa:	4b1b      	ldr	r3, [pc, #108]	; (8005368 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052fe:	4a1a      	ldr	r2, [pc, #104]	; (8005368 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005300:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005304:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005306:	4a18      	ldr	r2, [pc, #96]	; (8005368 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005308:	693b      	ldr	r3, [r7, #16]
 800530a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800530c:	4b16      	ldr	r3, [pc, #88]	; (8005368 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800530e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005310:	f003 0301 	and.w	r3, r3, #1
 8005314:	2b01      	cmp	r3, #1
 8005316:	d114      	bne.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005318:	f7fd fe1c 	bl	8002f54 <HAL_GetTick>
 800531c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800531e:	e00a      	b.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005320:	f7fd fe18 	bl	8002f54 <HAL_GetTick>
 8005324:	4602      	mov	r2, r0
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	1ad3      	subs	r3, r2, r3
 800532a:	f241 3288 	movw	r2, #5000	; 0x1388
 800532e:	4293      	cmp	r3, r2
 8005330:	d901      	bls.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005332:	2303      	movs	r3, #3
 8005334:	e351      	b.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005336:	4b0c      	ldr	r3, [pc, #48]	; (8005368 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005338:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800533a:	f003 0302 	and.w	r3, r3, #2
 800533e:	2b00      	cmp	r3, #0
 8005340:	d0ee      	beq.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005346:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800534a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800534e:	d111      	bne.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005350:	4b05      	ldr	r3, [pc, #20]	; (8005368 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800535c:	4b04      	ldr	r3, [pc, #16]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800535e:	400b      	ands	r3, r1
 8005360:	4901      	ldr	r1, [pc, #4]	; (8005368 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005362:	4313      	orrs	r3, r2
 8005364:	608b      	str	r3, [r1, #8]
 8005366:	e00b      	b.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005368:	40023800 	.word	0x40023800
 800536c:	40007000 	.word	0x40007000
 8005370:	0ffffcff 	.word	0x0ffffcff
 8005374:	4bb3      	ldr	r3, [pc, #716]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	4ab2      	ldr	r2, [pc, #712]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800537a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800537e:	6093      	str	r3, [r2, #8]
 8005380:	4bb0      	ldr	r3, [pc, #704]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005382:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005388:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800538c:	49ad      	ldr	r1, [pc, #692]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800538e:	4313      	orrs	r3, r2
 8005390:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f003 0310 	and.w	r3, r3, #16
 800539a:	2b00      	cmp	r3, #0
 800539c:	d010      	beq.n	80053c0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800539e:	4ba9      	ldr	r3, [pc, #676]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80053a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80053a4:	4aa7      	ldr	r2, [pc, #668]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80053a6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80053aa:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80053ae:	4ba5      	ldr	r3, [pc, #660]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80053b0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053b8:	49a2      	ldr	r1, [pc, #648]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80053ba:	4313      	orrs	r3, r2
 80053bc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d00a      	beq.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80053cc:	4b9d      	ldr	r3, [pc, #628]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80053ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053d2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80053da:	499a      	ldr	r1, [pc, #616]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80053dc:	4313      	orrs	r3, r2
 80053de:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d00a      	beq.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80053ee:	4b95      	ldr	r3, [pc, #596]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80053f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053f4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80053fc:	4991      	ldr	r1, [pc, #580]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80053fe:	4313      	orrs	r3, r2
 8005400:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800540c:	2b00      	cmp	r3, #0
 800540e:	d00a      	beq.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005410:	4b8c      	ldr	r3, [pc, #560]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005412:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005416:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800541e:	4989      	ldr	r1, [pc, #548]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005420:	4313      	orrs	r3, r2
 8005422:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800542e:	2b00      	cmp	r3, #0
 8005430:	d00a      	beq.n	8005448 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005432:	4b84      	ldr	r3, [pc, #528]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005434:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005438:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005440:	4980      	ldr	r1, [pc, #512]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005442:	4313      	orrs	r3, r2
 8005444:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005450:	2b00      	cmp	r3, #0
 8005452:	d00a      	beq.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005454:	4b7b      	ldr	r3, [pc, #492]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005456:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800545a:	f023 0203 	bic.w	r2, r3, #3
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005462:	4978      	ldr	r1, [pc, #480]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005464:	4313      	orrs	r3, r2
 8005466:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005472:	2b00      	cmp	r3, #0
 8005474:	d00a      	beq.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005476:	4b73      	ldr	r3, [pc, #460]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005478:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800547c:	f023 020c 	bic.w	r2, r3, #12
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005484:	496f      	ldr	r1, [pc, #444]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005486:	4313      	orrs	r3, r2
 8005488:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005494:	2b00      	cmp	r3, #0
 8005496:	d00a      	beq.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005498:	4b6a      	ldr	r3, [pc, #424]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800549a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800549e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054a6:	4967      	ldr	r1, [pc, #412]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80054a8:	4313      	orrs	r3, r2
 80054aa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d00a      	beq.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80054ba:	4b62      	ldr	r3, [pc, #392]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80054bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054c0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054c8:	495e      	ldr	r1, [pc, #376]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80054ca:	4313      	orrs	r3, r2
 80054cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d00a      	beq.n	80054f2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80054dc:	4b59      	ldr	r3, [pc, #356]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80054de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054e2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054ea:	4956      	ldr	r1, [pc, #344]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80054ec:	4313      	orrs	r3, r2
 80054ee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d00a      	beq.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80054fe:	4b51      	ldr	r3, [pc, #324]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005500:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005504:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800550c:	494d      	ldr	r1, [pc, #308]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800550e:	4313      	orrs	r3, r2
 8005510:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800551c:	2b00      	cmp	r3, #0
 800551e:	d00a      	beq.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005520:	4b48      	ldr	r3, [pc, #288]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005522:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005526:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800552e:	4945      	ldr	r1, [pc, #276]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005530:	4313      	orrs	r3, r2
 8005532:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800553e:	2b00      	cmp	r3, #0
 8005540:	d00a      	beq.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005542:	4b40      	ldr	r3, [pc, #256]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005544:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005548:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005550:	493c      	ldr	r1, [pc, #240]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005552:	4313      	orrs	r3, r2
 8005554:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005560:	2b00      	cmp	r3, #0
 8005562:	d00a      	beq.n	800557a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005564:	4b37      	ldr	r3, [pc, #220]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005566:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800556a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005572:	4934      	ldr	r1, [pc, #208]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005574:	4313      	orrs	r3, r2
 8005576:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005582:	2b00      	cmp	r3, #0
 8005584:	d011      	beq.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005586:	4b2f      	ldr	r3, [pc, #188]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005588:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800558c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005594:	492b      	ldr	r1, [pc, #172]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005596:	4313      	orrs	r3, r2
 8005598:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80055a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80055a4:	d101      	bne.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80055a6:	2301      	movs	r3, #1
 80055a8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f003 0308 	and.w	r3, r3, #8
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d001      	beq.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80055b6:	2301      	movs	r3, #1
 80055b8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d00a      	beq.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80055c6:	4b1f      	ldr	r3, [pc, #124]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055cc:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055d4:	491b      	ldr	r1, [pc, #108]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055d6:	4313      	orrs	r3, r2
 80055d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d00b      	beq.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80055e8:	4b16      	ldr	r3, [pc, #88]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055ee:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80055f8:	4912      	ldr	r1, [pc, #72]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055fa:	4313      	orrs	r3, r2
 80055fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005608:	2b00      	cmp	r3, #0
 800560a:	d00b      	beq.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800560c:	4b0d      	ldr	r3, [pc, #52]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800560e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005612:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800561c:	4909      	ldr	r1, [pc, #36]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800561e:	4313      	orrs	r3, r2
 8005620:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800562c:	2b00      	cmp	r3, #0
 800562e:	d00f      	beq.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005630:	4b04      	ldr	r3, [pc, #16]	; (8005644 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005632:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005636:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005640:	e002      	b.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8005642:	bf00      	nop
 8005644:	40023800 	.word	0x40023800
 8005648:	4986      	ldr	r1, [pc, #536]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800564a:	4313      	orrs	r3, r2
 800564c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005658:	2b00      	cmp	r3, #0
 800565a:	d00b      	beq.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800565c:	4b81      	ldr	r3, [pc, #516]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800565e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005662:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800566c:	497d      	ldr	r1, [pc, #500]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800566e:	4313      	orrs	r3, r2
 8005670:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005674:	69fb      	ldr	r3, [r7, #28]
 8005676:	2b01      	cmp	r3, #1
 8005678:	d006      	beq.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005682:	2b00      	cmp	r3, #0
 8005684:	f000 80d6 	beq.w	8005834 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005688:	4b76      	ldr	r3, [pc, #472]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a75      	ldr	r2, [pc, #468]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800568e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005692:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005694:	f7fd fc5e 	bl	8002f54 <HAL_GetTick>
 8005698:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800569a:	e008      	b.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800569c:	f7fd fc5a 	bl	8002f54 <HAL_GetTick>
 80056a0:	4602      	mov	r2, r0
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	1ad3      	subs	r3, r2, r3
 80056a6:	2b64      	cmp	r3, #100	; 0x64
 80056a8:	d901      	bls.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80056aa:	2303      	movs	r3, #3
 80056ac:	e195      	b.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80056ae:	4b6d      	ldr	r3, [pc, #436]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d1f0      	bne.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f003 0301 	and.w	r3, r3, #1
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d021      	beq.n	800570a <HAL_RCCEx_PeriphCLKConfig+0x572>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d11d      	bne.n	800570a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80056ce:	4b65      	ldr	r3, [pc, #404]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80056d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80056d4:	0c1b      	lsrs	r3, r3, #16
 80056d6:	f003 0303 	and.w	r3, r3, #3
 80056da:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80056dc:	4b61      	ldr	r3, [pc, #388]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80056de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80056e2:	0e1b      	lsrs	r3, r3, #24
 80056e4:	f003 030f 	and.w	r3, r3, #15
 80056e8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	019a      	lsls	r2, r3, #6
 80056f0:	693b      	ldr	r3, [r7, #16]
 80056f2:	041b      	lsls	r3, r3, #16
 80056f4:	431a      	orrs	r2, r3
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	061b      	lsls	r3, r3, #24
 80056fa:	431a      	orrs	r2, r3
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	071b      	lsls	r3, r3, #28
 8005702:	4958      	ldr	r1, [pc, #352]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005704:	4313      	orrs	r3, r2
 8005706:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005712:	2b00      	cmp	r3, #0
 8005714:	d004      	beq.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800571a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800571e:	d00a      	beq.n	8005736 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005728:	2b00      	cmp	r3, #0
 800572a:	d02e      	beq.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005730:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005734:	d129      	bne.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005736:	4b4b      	ldr	r3, [pc, #300]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005738:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800573c:	0c1b      	lsrs	r3, r3, #16
 800573e:	f003 0303 	and.w	r3, r3, #3
 8005742:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005744:	4b47      	ldr	r3, [pc, #284]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005746:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800574a:	0f1b      	lsrs	r3, r3, #28
 800574c:	f003 0307 	and.w	r3, r3, #7
 8005750:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	019a      	lsls	r2, r3, #6
 8005758:	693b      	ldr	r3, [r7, #16]
 800575a:	041b      	lsls	r3, r3, #16
 800575c:	431a      	orrs	r2, r3
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	68db      	ldr	r3, [r3, #12]
 8005762:	061b      	lsls	r3, r3, #24
 8005764:	431a      	orrs	r2, r3
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	071b      	lsls	r3, r3, #28
 800576a:	493e      	ldr	r1, [pc, #248]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800576c:	4313      	orrs	r3, r2
 800576e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005772:	4b3c      	ldr	r3, [pc, #240]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005774:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005778:	f023 021f 	bic.w	r2, r3, #31
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005780:	3b01      	subs	r3, #1
 8005782:	4938      	ldr	r1, [pc, #224]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005784:	4313      	orrs	r3, r2
 8005786:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005792:	2b00      	cmp	r3, #0
 8005794:	d01d      	beq.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005796:	4b33      	ldr	r3, [pc, #204]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005798:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800579c:	0e1b      	lsrs	r3, r3, #24
 800579e:	f003 030f 	and.w	r3, r3, #15
 80057a2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80057a4:	4b2f      	ldr	r3, [pc, #188]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80057a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057aa:	0f1b      	lsrs	r3, r3, #28
 80057ac:	f003 0307 	and.w	r3, r3, #7
 80057b0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	019a      	lsls	r2, r3, #6
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	691b      	ldr	r3, [r3, #16]
 80057bc:	041b      	lsls	r3, r3, #16
 80057be:	431a      	orrs	r2, r3
 80057c0:	693b      	ldr	r3, [r7, #16]
 80057c2:	061b      	lsls	r3, r3, #24
 80057c4:	431a      	orrs	r2, r3
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	071b      	lsls	r3, r3, #28
 80057ca:	4926      	ldr	r1, [pc, #152]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80057cc:	4313      	orrs	r3, r2
 80057ce:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d011      	beq.n	8005802 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	019a      	lsls	r2, r3, #6
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	691b      	ldr	r3, [r3, #16]
 80057e8:	041b      	lsls	r3, r3, #16
 80057ea:	431a      	orrs	r2, r3
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	68db      	ldr	r3, [r3, #12]
 80057f0:	061b      	lsls	r3, r3, #24
 80057f2:	431a      	orrs	r2, r3
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	689b      	ldr	r3, [r3, #8]
 80057f8:	071b      	lsls	r3, r3, #28
 80057fa:	491a      	ldr	r1, [pc, #104]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80057fc:	4313      	orrs	r3, r2
 80057fe:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005802:	4b18      	ldr	r3, [pc, #96]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	4a17      	ldr	r2, [pc, #92]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005808:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800580c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800580e:	f7fd fba1 	bl	8002f54 <HAL_GetTick>
 8005812:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005814:	e008      	b.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005816:	f7fd fb9d 	bl	8002f54 <HAL_GetTick>
 800581a:	4602      	mov	r2, r0
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	1ad3      	subs	r3, r2, r3
 8005820:	2b64      	cmp	r3, #100	; 0x64
 8005822:	d901      	bls.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005824:	2303      	movs	r3, #3
 8005826:	e0d8      	b.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005828:	4b0e      	ldr	r3, [pc, #56]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005830:	2b00      	cmp	r3, #0
 8005832:	d0f0      	beq.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005834:	69bb      	ldr	r3, [r7, #24]
 8005836:	2b01      	cmp	r3, #1
 8005838:	f040 80ce 	bne.w	80059d8 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800583c:	4b09      	ldr	r3, [pc, #36]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4a08      	ldr	r2, [pc, #32]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005842:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005846:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005848:	f7fd fb84 	bl	8002f54 <HAL_GetTick>
 800584c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800584e:	e00b      	b.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005850:	f7fd fb80 	bl	8002f54 <HAL_GetTick>
 8005854:	4602      	mov	r2, r0
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	1ad3      	subs	r3, r2, r3
 800585a:	2b64      	cmp	r3, #100	; 0x64
 800585c:	d904      	bls.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800585e:	2303      	movs	r3, #3
 8005860:	e0bb      	b.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005862:	bf00      	nop
 8005864:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005868:	4b5e      	ldr	r3, [pc, #376]	; (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005870:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005874:	d0ec      	beq.n	8005850 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800587e:	2b00      	cmp	r3, #0
 8005880:	d003      	beq.n	800588a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005886:	2b00      	cmp	r3, #0
 8005888:	d009      	beq.n	800589e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005892:	2b00      	cmp	r3, #0
 8005894:	d02e      	beq.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800589a:	2b00      	cmp	r3, #0
 800589c:	d12a      	bne.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800589e:	4b51      	ldr	r3, [pc, #324]	; (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80058a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058a4:	0c1b      	lsrs	r3, r3, #16
 80058a6:	f003 0303 	and.w	r3, r3, #3
 80058aa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80058ac:	4b4d      	ldr	r3, [pc, #308]	; (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80058ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058b2:	0f1b      	lsrs	r3, r3, #28
 80058b4:	f003 0307 	and.w	r3, r3, #7
 80058b8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	695b      	ldr	r3, [r3, #20]
 80058be:	019a      	lsls	r2, r3, #6
 80058c0:	693b      	ldr	r3, [r7, #16]
 80058c2:	041b      	lsls	r3, r3, #16
 80058c4:	431a      	orrs	r2, r3
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	699b      	ldr	r3, [r3, #24]
 80058ca:	061b      	lsls	r3, r3, #24
 80058cc:	431a      	orrs	r2, r3
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	071b      	lsls	r3, r3, #28
 80058d2:	4944      	ldr	r1, [pc, #272]	; (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80058d4:	4313      	orrs	r3, r2
 80058d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80058da:	4b42      	ldr	r3, [pc, #264]	; (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80058dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80058e0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058e8:	3b01      	subs	r3, #1
 80058ea:	021b      	lsls	r3, r3, #8
 80058ec:	493d      	ldr	r1, [pc, #244]	; (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80058ee:	4313      	orrs	r3, r2
 80058f0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d022      	beq.n	8005946 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005904:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005908:	d11d      	bne.n	8005946 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800590a:	4b36      	ldr	r3, [pc, #216]	; (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800590c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005910:	0e1b      	lsrs	r3, r3, #24
 8005912:	f003 030f 	and.w	r3, r3, #15
 8005916:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005918:	4b32      	ldr	r3, [pc, #200]	; (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800591a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800591e:	0f1b      	lsrs	r3, r3, #28
 8005920:	f003 0307 	and.w	r3, r3, #7
 8005924:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	695b      	ldr	r3, [r3, #20]
 800592a:	019a      	lsls	r2, r3, #6
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6a1b      	ldr	r3, [r3, #32]
 8005930:	041b      	lsls	r3, r3, #16
 8005932:	431a      	orrs	r2, r3
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	061b      	lsls	r3, r3, #24
 8005938:	431a      	orrs	r2, r3
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	071b      	lsls	r3, r3, #28
 800593e:	4929      	ldr	r1, [pc, #164]	; (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005940:	4313      	orrs	r3, r2
 8005942:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f003 0308 	and.w	r3, r3, #8
 800594e:	2b00      	cmp	r3, #0
 8005950:	d028      	beq.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005952:	4b24      	ldr	r3, [pc, #144]	; (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005954:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005958:	0e1b      	lsrs	r3, r3, #24
 800595a:	f003 030f 	and.w	r3, r3, #15
 800595e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005960:	4b20      	ldr	r3, [pc, #128]	; (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005962:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005966:	0c1b      	lsrs	r3, r3, #16
 8005968:	f003 0303 	and.w	r3, r3, #3
 800596c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	695b      	ldr	r3, [r3, #20]
 8005972:	019a      	lsls	r2, r3, #6
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	041b      	lsls	r3, r3, #16
 8005978:	431a      	orrs	r2, r3
 800597a:	693b      	ldr	r3, [r7, #16]
 800597c:	061b      	lsls	r3, r3, #24
 800597e:	431a      	orrs	r2, r3
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	69db      	ldr	r3, [r3, #28]
 8005984:	071b      	lsls	r3, r3, #28
 8005986:	4917      	ldr	r1, [pc, #92]	; (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005988:	4313      	orrs	r3, r2
 800598a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800598e:	4b15      	ldr	r3, [pc, #84]	; (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005990:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005994:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800599c:	4911      	ldr	r1, [pc, #68]	; (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800599e:	4313      	orrs	r3, r2
 80059a0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80059a4:	4b0f      	ldr	r3, [pc, #60]	; (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	4a0e      	ldr	r2, [pc, #56]	; (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80059aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059b0:	f7fd fad0 	bl	8002f54 <HAL_GetTick>
 80059b4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80059b6:	e008      	b.n	80059ca <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80059b8:	f7fd facc 	bl	8002f54 <HAL_GetTick>
 80059bc:	4602      	mov	r2, r0
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	1ad3      	subs	r3, r2, r3
 80059c2:	2b64      	cmp	r3, #100	; 0x64
 80059c4:	d901      	bls.n	80059ca <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80059c6:	2303      	movs	r3, #3
 80059c8:	e007      	b.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80059ca:	4b06      	ldr	r3, [pc, #24]	; (80059e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80059d2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80059d6:	d1ef      	bne.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80059d8:	2300      	movs	r3, #0
}
 80059da:	4618      	mov	r0, r3
 80059dc:	3720      	adds	r7, #32
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}
 80059e2:	bf00      	nop
 80059e4:	40023800 	.word	0x40023800

080059e8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b082      	sub	sp, #8
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d101      	bne.n	80059fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80059f6:	2301      	movs	r3, #1
 80059f8:	e040      	b.n	8005a7c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d106      	bne.n	8005a10 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2200      	movs	r2, #0
 8005a06:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a0a:	6878      	ldr	r0, [r7, #4]
 8005a0c:	f7fc fdc2 	bl	8002594 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2224      	movs	r2, #36	; 0x24
 8005a14:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	681a      	ldr	r2, [r3, #0]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f022 0201 	bic.w	r2, r2, #1
 8005a24:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	f000 fb60 	bl	80060ec <UART_SetConfig>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	2b01      	cmp	r3, #1
 8005a30:	d101      	bne.n	8005a36 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005a32:	2301      	movs	r3, #1
 8005a34:	e022      	b.n	8005a7c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d002      	beq.n	8005a44 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005a3e:	6878      	ldr	r0, [r7, #4]
 8005a40:	f000 fdb6 	bl	80065b0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	685a      	ldr	r2, [r3, #4]
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005a52:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	689a      	ldr	r2, [r3, #8]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005a62:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	681a      	ldr	r2, [r3, #0]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f042 0201 	orr.w	r2, r2, #1
 8005a72:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005a74:	6878      	ldr	r0, [r7, #4]
 8005a76:	f000 fe3d 	bl	80066f4 <UART_CheckIdleState>
 8005a7a:	4603      	mov	r3, r0
}
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	3708      	adds	r7, #8
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bd80      	pop	{r7, pc}

08005a84 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b082      	sub	sp, #8
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d101      	bne.n	8005a96 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8005a92:	2301      	movs	r3, #1
 8005a94:	e02b      	b.n	8005aee <HAL_UART_DeInit+0x6a>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2224      	movs	r2, #36	; 0x24
 8005a9a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	681a      	ldr	r2, [r3, #0]
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f022 0201 	bic.w	r2, r2, #1
 8005aaa:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8005ac4:	6878      	ldr	r0, [r7, #4]
 8005ac6:	f7fc fde5 	bl	8002694 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2200      	movs	r2, #0
 8005ace:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->gState = HAL_UART_STATE_RESET;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_RESET;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2200      	movs	r2, #0
 8005adc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005aec:	2300      	movs	r3, #0
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3708      	adds	r7, #8
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}

08005af6 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005af6:	b580      	push	{r7, lr}
 8005af8:	b08a      	sub	sp, #40	; 0x28
 8005afa:	af02      	add	r7, sp, #8
 8005afc:	60f8      	str	r0, [r7, #12]
 8005afe:	60b9      	str	r1, [r7, #8]
 8005b00:	603b      	str	r3, [r7, #0]
 8005b02:	4613      	mov	r3, r2
 8005b04:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b0a:	2b20      	cmp	r3, #32
 8005b0c:	f040 8081 	bne.w	8005c12 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d002      	beq.n	8005b1c <HAL_UART_Transmit+0x26>
 8005b16:	88fb      	ldrh	r3, [r7, #6]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d101      	bne.n	8005b20 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	e079      	b.n	8005c14 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005b26:	2b01      	cmp	r3, #1
 8005b28:	d101      	bne.n	8005b2e <HAL_UART_Transmit+0x38>
 8005b2a:	2302      	movs	r3, #2
 8005b2c:	e072      	b.n	8005c14 <HAL_UART_Transmit+0x11e>
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2201      	movs	r2, #1
 8005b32:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2221      	movs	r2, #33	; 0x21
 8005b42:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b44:	f7fd fa06 	bl	8002f54 <HAL_GetTick>
 8005b48:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	88fa      	ldrh	r2, [r7, #6]
 8005b4e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	88fa      	ldrh	r2, [r7, #6]
 8005b56:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	689b      	ldr	r3, [r3, #8]
 8005b5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b62:	d108      	bne.n	8005b76 <HAL_UART_Transmit+0x80>
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	691b      	ldr	r3, [r3, #16]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d104      	bne.n	8005b76 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	61bb      	str	r3, [r7, #24]
 8005b74:	e003      	b.n	8005b7e <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	2200      	movs	r2, #0
 8005b82:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005b86:	e02c      	b.n	8005be2 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	9300      	str	r3, [sp, #0]
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	2180      	movs	r1, #128	; 0x80
 8005b92:	68f8      	ldr	r0, [r7, #12]
 8005b94:	f000 fdf7 	bl	8006786 <UART_WaitOnFlagUntilTimeout>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d001      	beq.n	8005ba2 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005b9e:	2303      	movs	r3, #3
 8005ba0:	e038      	b.n	8005c14 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8005ba2:	69fb      	ldr	r3, [r7, #28]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d10b      	bne.n	8005bc0 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005ba8:	69bb      	ldr	r3, [r7, #24]
 8005baa:	881b      	ldrh	r3, [r3, #0]
 8005bac:	461a      	mov	r2, r3
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005bb6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005bb8:	69bb      	ldr	r3, [r7, #24]
 8005bba:	3302      	adds	r3, #2
 8005bbc:	61bb      	str	r3, [r7, #24]
 8005bbe:	e007      	b.n	8005bd0 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005bc0:	69fb      	ldr	r3, [r7, #28]
 8005bc2:	781a      	ldrb	r2, [r3, #0]
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005bca:	69fb      	ldr	r3, [r7, #28]
 8005bcc:	3301      	adds	r3, #1
 8005bce:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005bd6:	b29b      	uxth	r3, r3
 8005bd8:	3b01      	subs	r3, #1
 8005bda:	b29a      	uxth	r2, r3
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005be8:	b29b      	uxth	r3, r3
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d1cc      	bne.n	8005b88 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	9300      	str	r3, [sp, #0]
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	2140      	movs	r1, #64	; 0x40
 8005bf8:	68f8      	ldr	r0, [r7, #12]
 8005bfa:	f000 fdc4 	bl	8006786 <UART_WaitOnFlagUntilTimeout>
 8005bfe:	4603      	mov	r3, r0
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d001      	beq.n	8005c08 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8005c04:	2303      	movs	r3, #3
 8005c06:	e005      	b.n	8005c14 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	2220      	movs	r2, #32
 8005c0c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	e000      	b.n	8005c14 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8005c12:	2302      	movs	r3, #2
  }
}
 8005c14:	4618      	mov	r0, r3
 8005c16:	3720      	adds	r7, #32
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	bd80      	pop	{r7, pc}

08005c1c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b084      	sub	sp, #16
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	60f8      	str	r0, [r7, #12]
 8005c24:	60b9      	str	r1, [r7, #8]
 8005c26:	4613      	mov	r3, r2
 8005c28:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005c2e:	2b20      	cmp	r3, #32
 8005c30:	d12c      	bne.n	8005c8c <HAL_UART_Receive_DMA+0x70>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d002      	beq.n	8005c3e <HAL_UART_Receive_DMA+0x22>
 8005c38:	88fb      	ldrh	r3, [r7, #6]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d101      	bne.n	8005c42 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	e025      	b.n	8005c8e <HAL_UART_Receive_DMA+0x72>
    }

    __HAL_LOCK(huart);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005c48:	2b01      	cmp	r3, #1
 8005c4a:	d101      	bne.n	8005c50 <HAL_UART_Receive_DMA+0x34>
 8005c4c:	2302      	movs	r3, #2
 8005c4e:	e01e      	b.n	8005c8e <HAL_UART_Receive_DMA+0x72>
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	2201      	movs	r2, #1
 8005c54:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d007      	beq.n	8005c7c <HAL_UART_Receive_DMA+0x60>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	681a      	ldr	r2, [r3, #0]
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8005c7a:	601a      	str	r2, [r3, #0]
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005c7c:	88fb      	ldrh	r3, [r7, #6]
 8005c7e:	461a      	mov	r2, r3
 8005c80:	68b9      	ldr	r1, [r7, #8]
 8005c82:	68f8      	ldr	r0, [r7, #12]
 8005c84:	f000 fdfc 	bl	8006880 <UART_Start_Receive_DMA>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	e000      	b.n	8005c8e <HAL_UART_Receive_DMA+0x72>
  }
  else
  {
    return HAL_BUSY;
 8005c8c:	2302      	movs	r3, #2
  }
}
 8005c8e:	4618      	mov	r0, r3
 8005c90:	3710      	adds	r7, #16
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}
	...

08005c98 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b088      	sub	sp, #32
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	69db      	ldr	r3, [r3, #28]
 8005ca6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	689b      	ldr	r3, [r3, #8]
 8005cb6:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005cb8:	69fa      	ldr	r2, [r7, #28]
 8005cba:	f640 030f 	movw	r3, #2063	; 0x80f
 8005cbe:	4013      	ands	r3, r2
 8005cc0:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8005cc2:	693b      	ldr	r3, [r7, #16]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d113      	bne.n	8005cf0 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005cc8:	69fb      	ldr	r3, [r7, #28]
 8005cca:	f003 0320 	and.w	r3, r3, #32
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d00e      	beq.n	8005cf0 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005cd2:	69bb      	ldr	r3, [r7, #24]
 8005cd4:	f003 0320 	and.w	r3, r3, #32
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d009      	beq.n	8005cf0 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	f000 81cc 	beq.w	800607e <HAL_UART_IRQHandler+0x3e6>
      {
        huart->RxISR(huart);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005cea:	6878      	ldr	r0, [r7, #4]
 8005cec:	4798      	blx	r3
      }
      return;
 8005cee:	e1c6      	b.n	800607e <HAL_UART_IRQHandler+0x3e6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005cf0:	693b      	ldr	r3, [r7, #16]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	f000 80e3 	beq.w	8005ebe <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005cf8:	697b      	ldr	r3, [r7, #20]
 8005cfa:	f003 0301 	and.w	r3, r3, #1
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d105      	bne.n	8005d0e <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005d02:	69ba      	ldr	r2, [r7, #24]
 8005d04:	4ba5      	ldr	r3, [pc, #660]	; (8005f9c <HAL_UART_IRQHandler+0x304>)
 8005d06:	4013      	ands	r3, r2
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	f000 80d8 	beq.w	8005ebe <HAL_UART_IRQHandler+0x226>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005d0e:	69fb      	ldr	r3, [r7, #28]
 8005d10:	f003 0301 	and.w	r3, r3, #1
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d010      	beq.n	8005d3a <HAL_UART_IRQHandler+0xa2>
 8005d18:	69bb      	ldr	r3, [r7, #24]
 8005d1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d00b      	beq.n	8005d3a <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	2201      	movs	r2, #1
 8005d28:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005d30:	f043 0201 	orr.w	r2, r3, #1
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005d3a:	69fb      	ldr	r3, [r7, #28]
 8005d3c:	f003 0302 	and.w	r3, r3, #2
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d010      	beq.n	8005d66 <HAL_UART_IRQHandler+0xce>
 8005d44:	697b      	ldr	r3, [r7, #20]
 8005d46:	f003 0301 	and.w	r3, r3, #1
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d00b      	beq.n	8005d66 <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	2202      	movs	r2, #2
 8005d54:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005d5c:	f043 0204 	orr.w	r2, r3, #4
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005d66:	69fb      	ldr	r3, [r7, #28]
 8005d68:	f003 0304 	and.w	r3, r3, #4
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d010      	beq.n	8005d92 <HAL_UART_IRQHandler+0xfa>
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	f003 0301 	and.w	r3, r3, #1
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d00b      	beq.n	8005d92 <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	2204      	movs	r2, #4
 8005d80:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005d88:	f043 0202 	orr.w	r2, r3, #2
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005d92:	69fb      	ldr	r3, [r7, #28]
 8005d94:	f003 0308 	and.w	r3, r3, #8
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d015      	beq.n	8005dc8 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005d9c:	69bb      	ldr	r3, [r7, #24]
 8005d9e:	f003 0320 	and.w	r3, r3, #32
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d104      	bne.n	8005db0 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d00b      	beq.n	8005dc8 <HAL_UART_IRQHandler+0x130>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	2208      	movs	r2, #8
 8005db6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005dbe:	f043 0208 	orr.w	r2, r3, #8
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005dc8:	69fb      	ldr	r3, [r7, #28]
 8005dca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d011      	beq.n	8005df6 <HAL_UART_IRQHandler+0x15e>
 8005dd2:	69bb      	ldr	r3, [r7, #24]
 8005dd4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d00c      	beq.n	8005df6 <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005de4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005dec:	f043 0220 	orr.w	r2, r3, #32
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	f000 8140 	beq.w	8006082 <HAL_UART_IRQHandler+0x3ea>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005e02:	69fb      	ldr	r3, [r7, #28]
 8005e04:	f003 0320 	and.w	r3, r3, #32
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d00c      	beq.n	8005e26 <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005e0c:	69bb      	ldr	r3, [r7, #24]
 8005e0e:	f003 0320 	and.w	r3, r3, #32
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d007      	beq.n	8005e26 <HAL_UART_IRQHandler+0x18e>
      {
        if (huart->RxISR != NULL)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d003      	beq.n	8005e26 <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e22:	6878      	ldr	r0, [r7, #4]
 8005e24:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005e2c:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	689b      	ldr	r3, [r3, #8]
 8005e34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e38:	2b40      	cmp	r3, #64	; 0x40
 8005e3a:	d004      	beq.n	8005e46 <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d031      	beq.n	8005eaa <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	f000 fd9b 	bl	8006982 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	689b      	ldr	r3, [r3, #8]
 8005e52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e56:	2b40      	cmp	r3, #64	; 0x40
 8005e58:	d123      	bne.n	8005ea2 <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	689a      	ldr	r2, [r3, #8]
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e68:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d013      	beq.n	8005e9a <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e76:	4a4a      	ldr	r2, [pc, #296]	; (8005fa0 <HAL_UART_IRQHandler+0x308>)
 8005e78:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e7e:	4618      	mov	r0, r3
 8005e80:	f7fd fb94 	bl	80035ac <HAL_DMA_Abort_IT>
 8005e84:	4603      	mov	r3, r0
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d017      	beq.n	8005eba <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e90:	687a      	ldr	r2, [r7, #4]
 8005e92:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8005e94:	4610      	mov	r0, r2
 8005e96:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e98:	e00f      	b.n	8005eba <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f7fc fc20 	bl	80026e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ea0:	e00b      	b.n	8005eba <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005ea2:	6878      	ldr	r0, [r7, #4]
 8005ea4:	f7fc fc1c 	bl	80026e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ea8:	e007      	b.n	8005eba <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005eaa:	6878      	ldr	r0, [r7, #4]
 8005eac:	f7fc fc18 	bl	80026e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8005eb8:	e0e3      	b.n	8006082 <HAL_UART_IRQHandler+0x3ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005eba:	bf00      	nop
    return;
 8005ebc:	e0e1      	b.n	8006082 <HAL_UART_IRQHandler+0x3ea>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ec2:	2b01      	cmp	r3, #1
 8005ec4:	f040 80a7 	bne.w	8006016 <HAL_UART_IRQHandler+0x37e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005ec8:	69fb      	ldr	r3, [r7, #28]
 8005eca:	f003 0310 	and.w	r3, r3, #16
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	f000 80a1 	beq.w	8006016 <HAL_UART_IRQHandler+0x37e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005ed4:	69bb      	ldr	r3, [r7, #24]
 8005ed6:	f003 0310 	and.w	r3, r3, #16
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	f000 809b 	beq.w	8006016 <HAL_UART_IRQHandler+0x37e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	2210      	movs	r2, #16
 8005ee6:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	689b      	ldr	r3, [r3, #8]
 8005eee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ef2:	2b40      	cmp	r3, #64	; 0x40
 8005ef4:	d156      	bne.n	8005fa4 <HAL_UART_IRQHandler+0x30c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 8005f00:	893b      	ldrh	r3, [r7, #8]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	f000 80bf 	beq.w	8006086 <HAL_UART_IRQHandler+0x3ee>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005f0e:	893a      	ldrh	r2, [r7, #8]
 8005f10:	429a      	cmp	r2, r3
 8005f12:	f080 80b8 	bcs.w	8006086 <HAL_UART_IRQHandler+0x3ee>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	893a      	ldrh	r2, [r7, #8]
 8005f1a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f22:	69db      	ldr	r3, [r3, #28]
 8005f24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f28:	d02a      	beq.n	8005f80 <HAL_UART_IRQHandler+0x2e8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	681a      	ldr	r2, [r3, #0]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005f38:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	689a      	ldr	r2, [r3, #8]
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f022 0201 	bic.w	r2, r2, #1
 8005f48:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	689a      	ldr	r2, [r3, #8]
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f58:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2220      	movs	r2, #32
 8005f5e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2200      	movs	r2, #0
 8005f64:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	681a      	ldr	r2, [r3, #0]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f022 0210 	bic.w	r2, r2, #16
 8005f74:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	f7fd faa6 	bl	80034cc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005f8c:	b29b      	uxth	r3, r3
 8005f8e:	1ad3      	subs	r3, r2, r3
 8005f90:	b29b      	uxth	r3, r3
 8005f92:	4619      	mov	r1, r3
 8005f94:	6878      	ldr	r0, [r7, #4]
 8005f96:	f000 f893 	bl	80060c0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005f9a:	e074      	b.n	8006086 <HAL_UART_IRQHandler+0x3ee>
 8005f9c:	04000120 	.word	0x04000120
 8005fa0:	08006b29 	.word	0x08006b29
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005fb0:	b29b      	uxth	r3, r3
 8005fb2:	1ad3      	subs	r3, r2, r3
 8005fb4:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005fbc:	b29b      	uxth	r3, r3
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d063      	beq.n	800608a <HAL_UART_IRQHandler+0x3f2>
          && (nb_rx_data > 0U))
 8005fc2:	897b      	ldrh	r3, [r7, #10]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d060      	beq.n	800608a <HAL_UART_IRQHandler+0x3f2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	681a      	ldr	r2, [r3, #0]
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005fd6:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	689a      	ldr	r2, [r3, #8]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f022 0201 	bic.w	r2, r2, #1
 8005fe6:	609a      	str	r2, [r3, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2220      	movs	r2, #32
 8005fec:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	681a      	ldr	r2, [r3, #0]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f022 0210 	bic.w	r2, r2, #16
 8006008:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800600a:	897b      	ldrh	r3, [r7, #10]
 800600c:	4619      	mov	r1, r3
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	f000 f856 	bl	80060c0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006014:	e039      	b.n	800608a <HAL_UART_IRQHandler+0x3f2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006016:	69fb      	ldr	r3, [r7, #28]
 8006018:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800601c:	2b00      	cmp	r3, #0
 800601e:	d00d      	beq.n	800603c <HAL_UART_IRQHandler+0x3a4>
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006026:	2b00      	cmp	r3, #0
 8006028:	d008      	beq.n	800603c <HAL_UART_IRQHandler+0x3a4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006032:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006034:	6878      	ldr	r0, [r7, #4]
 8006036:	f000 f84f 	bl	80060d8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800603a:	e029      	b.n	8006090 <HAL_UART_IRQHandler+0x3f8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800603c:	69fb      	ldr	r3, [r7, #28]
 800603e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006042:	2b00      	cmp	r3, #0
 8006044:	d00d      	beq.n	8006062 <HAL_UART_IRQHandler+0x3ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006046:	69bb      	ldr	r3, [r7, #24]
 8006048:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800604c:	2b00      	cmp	r3, #0
 800604e:	d008      	beq.n	8006062 <HAL_UART_IRQHandler+0x3ca>
  {
    if (huart->TxISR != NULL)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006054:	2b00      	cmp	r3, #0
 8006056:	d01a      	beq.n	800608e <HAL_UART_IRQHandler+0x3f6>
    {
      huart->TxISR(huart);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800605c:	6878      	ldr	r0, [r7, #4]
 800605e:	4798      	blx	r3
    }
    return;
 8006060:	e015      	b.n	800608e <HAL_UART_IRQHandler+0x3f6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006062:	69fb      	ldr	r3, [r7, #28]
 8006064:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006068:	2b00      	cmp	r3, #0
 800606a:	d011      	beq.n	8006090 <HAL_UART_IRQHandler+0x3f8>
 800606c:	69bb      	ldr	r3, [r7, #24]
 800606e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006072:	2b00      	cmp	r3, #0
 8006074:	d00c      	beq.n	8006090 <HAL_UART_IRQHandler+0x3f8>
  {
    UART_EndTransmit_IT(huart);
 8006076:	6878      	ldr	r0, [r7, #4]
 8006078:	f000 fd6c 	bl	8006b54 <UART_EndTransmit_IT>
    return;
 800607c:	e008      	b.n	8006090 <HAL_UART_IRQHandler+0x3f8>
      return;
 800607e:	bf00      	nop
 8006080:	e006      	b.n	8006090 <HAL_UART_IRQHandler+0x3f8>
    return;
 8006082:	bf00      	nop
 8006084:	e004      	b.n	8006090 <HAL_UART_IRQHandler+0x3f8>
      return;
 8006086:	bf00      	nop
 8006088:	e002      	b.n	8006090 <HAL_UART_IRQHandler+0x3f8>
      return;
 800608a:	bf00      	nop
 800608c:	e000      	b.n	8006090 <HAL_UART_IRQHandler+0x3f8>
    return;
 800608e:	bf00      	nop
  }

}
 8006090:	3720      	adds	r7, #32
 8006092:	46bd      	mov	sp, r7
 8006094:	bd80      	pop	{r7, pc}
 8006096:	bf00      	nop

08006098 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006098:	b480      	push	{r7}
 800609a:	b083      	sub	sp, #12
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80060a0:	bf00      	nop
 80060a2:	370c      	adds	r7, #12
 80060a4:	46bd      	mov	sp, r7
 80060a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060aa:	4770      	bx	lr

080060ac <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b083      	sub	sp, #12
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80060b4:	bf00      	nop
 80060b6:	370c      	adds	r7, #12
 80060b8:	46bd      	mov	sp, r7
 80060ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060be:	4770      	bx	lr

080060c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80060c0:	b480      	push	{r7}
 80060c2:	b083      	sub	sp, #12
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
 80060c8:	460b      	mov	r3, r1
 80060ca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80060cc:	bf00      	nop
 80060ce:	370c      	adds	r7, #12
 80060d0:	46bd      	mov	sp, r7
 80060d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d6:	4770      	bx	lr

080060d8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80060d8:	b480      	push	{r7}
 80060da:	b083      	sub	sp, #12
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80060e0:	bf00      	nop
 80060e2:	370c      	adds	r7, #12
 80060e4:	46bd      	mov	sp, r7
 80060e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ea:	4770      	bx	lr

080060ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b088      	sub	sp, #32
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80060f4:	2300      	movs	r3, #0
 80060f6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	689a      	ldr	r2, [r3, #8]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	691b      	ldr	r3, [r3, #16]
 8006100:	431a      	orrs	r2, r3
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	695b      	ldr	r3, [r3, #20]
 8006106:	431a      	orrs	r2, r3
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	69db      	ldr	r3, [r3, #28]
 800610c:	4313      	orrs	r3, r2
 800610e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	681a      	ldr	r2, [r3, #0]
 8006116:	4ba7      	ldr	r3, [pc, #668]	; (80063b4 <UART_SetConfig+0x2c8>)
 8006118:	4013      	ands	r3, r2
 800611a:	687a      	ldr	r2, [r7, #4]
 800611c:	6812      	ldr	r2, [r2, #0]
 800611e:	6979      	ldr	r1, [r7, #20]
 8006120:	430b      	orrs	r3, r1
 8006122:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	685b      	ldr	r3, [r3, #4]
 800612a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	68da      	ldr	r2, [r3, #12]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	430a      	orrs	r2, r1
 8006138:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	699b      	ldr	r3, [r3, #24]
 800613e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6a1b      	ldr	r3, [r3, #32]
 8006144:	697a      	ldr	r2, [r7, #20]
 8006146:	4313      	orrs	r3, r2
 8006148:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	689b      	ldr	r3, [r3, #8]
 8006150:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	697a      	ldr	r2, [r7, #20]
 800615a:	430a      	orrs	r2, r1
 800615c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	4a95      	ldr	r2, [pc, #596]	; (80063b8 <UART_SetConfig+0x2cc>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d120      	bne.n	80061aa <UART_SetConfig+0xbe>
 8006168:	4b94      	ldr	r3, [pc, #592]	; (80063bc <UART_SetConfig+0x2d0>)
 800616a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800616e:	f003 0303 	and.w	r3, r3, #3
 8006172:	2b03      	cmp	r3, #3
 8006174:	d816      	bhi.n	80061a4 <UART_SetConfig+0xb8>
 8006176:	a201      	add	r2, pc, #4	; (adr r2, 800617c <UART_SetConfig+0x90>)
 8006178:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800617c:	0800618d 	.word	0x0800618d
 8006180:	08006199 	.word	0x08006199
 8006184:	08006193 	.word	0x08006193
 8006188:	0800619f 	.word	0x0800619f
 800618c:	2301      	movs	r3, #1
 800618e:	77fb      	strb	r3, [r7, #31]
 8006190:	e14f      	b.n	8006432 <UART_SetConfig+0x346>
 8006192:	2302      	movs	r3, #2
 8006194:	77fb      	strb	r3, [r7, #31]
 8006196:	e14c      	b.n	8006432 <UART_SetConfig+0x346>
 8006198:	2304      	movs	r3, #4
 800619a:	77fb      	strb	r3, [r7, #31]
 800619c:	e149      	b.n	8006432 <UART_SetConfig+0x346>
 800619e:	2308      	movs	r3, #8
 80061a0:	77fb      	strb	r3, [r7, #31]
 80061a2:	e146      	b.n	8006432 <UART_SetConfig+0x346>
 80061a4:	2310      	movs	r3, #16
 80061a6:	77fb      	strb	r3, [r7, #31]
 80061a8:	e143      	b.n	8006432 <UART_SetConfig+0x346>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	4a84      	ldr	r2, [pc, #528]	; (80063c0 <UART_SetConfig+0x2d4>)
 80061b0:	4293      	cmp	r3, r2
 80061b2:	d132      	bne.n	800621a <UART_SetConfig+0x12e>
 80061b4:	4b81      	ldr	r3, [pc, #516]	; (80063bc <UART_SetConfig+0x2d0>)
 80061b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061ba:	f003 030c 	and.w	r3, r3, #12
 80061be:	2b0c      	cmp	r3, #12
 80061c0:	d828      	bhi.n	8006214 <UART_SetConfig+0x128>
 80061c2:	a201      	add	r2, pc, #4	; (adr r2, 80061c8 <UART_SetConfig+0xdc>)
 80061c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061c8:	080061fd 	.word	0x080061fd
 80061cc:	08006215 	.word	0x08006215
 80061d0:	08006215 	.word	0x08006215
 80061d4:	08006215 	.word	0x08006215
 80061d8:	08006209 	.word	0x08006209
 80061dc:	08006215 	.word	0x08006215
 80061e0:	08006215 	.word	0x08006215
 80061e4:	08006215 	.word	0x08006215
 80061e8:	08006203 	.word	0x08006203
 80061ec:	08006215 	.word	0x08006215
 80061f0:	08006215 	.word	0x08006215
 80061f4:	08006215 	.word	0x08006215
 80061f8:	0800620f 	.word	0x0800620f
 80061fc:	2300      	movs	r3, #0
 80061fe:	77fb      	strb	r3, [r7, #31]
 8006200:	e117      	b.n	8006432 <UART_SetConfig+0x346>
 8006202:	2302      	movs	r3, #2
 8006204:	77fb      	strb	r3, [r7, #31]
 8006206:	e114      	b.n	8006432 <UART_SetConfig+0x346>
 8006208:	2304      	movs	r3, #4
 800620a:	77fb      	strb	r3, [r7, #31]
 800620c:	e111      	b.n	8006432 <UART_SetConfig+0x346>
 800620e:	2308      	movs	r3, #8
 8006210:	77fb      	strb	r3, [r7, #31]
 8006212:	e10e      	b.n	8006432 <UART_SetConfig+0x346>
 8006214:	2310      	movs	r3, #16
 8006216:	77fb      	strb	r3, [r7, #31]
 8006218:	e10b      	b.n	8006432 <UART_SetConfig+0x346>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4a69      	ldr	r2, [pc, #420]	; (80063c4 <UART_SetConfig+0x2d8>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d120      	bne.n	8006266 <UART_SetConfig+0x17a>
 8006224:	4b65      	ldr	r3, [pc, #404]	; (80063bc <UART_SetConfig+0x2d0>)
 8006226:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800622a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800622e:	2b30      	cmp	r3, #48	; 0x30
 8006230:	d013      	beq.n	800625a <UART_SetConfig+0x16e>
 8006232:	2b30      	cmp	r3, #48	; 0x30
 8006234:	d814      	bhi.n	8006260 <UART_SetConfig+0x174>
 8006236:	2b20      	cmp	r3, #32
 8006238:	d009      	beq.n	800624e <UART_SetConfig+0x162>
 800623a:	2b20      	cmp	r3, #32
 800623c:	d810      	bhi.n	8006260 <UART_SetConfig+0x174>
 800623e:	2b00      	cmp	r3, #0
 8006240:	d002      	beq.n	8006248 <UART_SetConfig+0x15c>
 8006242:	2b10      	cmp	r3, #16
 8006244:	d006      	beq.n	8006254 <UART_SetConfig+0x168>
 8006246:	e00b      	b.n	8006260 <UART_SetConfig+0x174>
 8006248:	2300      	movs	r3, #0
 800624a:	77fb      	strb	r3, [r7, #31]
 800624c:	e0f1      	b.n	8006432 <UART_SetConfig+0x346>
 800624e:	2302      	movs	r3, #2
 8006250:	77fb      	strb	r3, [r7, #31]
 8006252:	e0ee      	b.n	8006432 <UART_SetConfig+0x346>
 8006254:	2304      	movs	r3, #4
 8006256:	77fb      	strb	r3, [r7, #31]
 8006258:	e0eb      	b.n	8006432 <UART_SetConfig+0x346>
 800625a:	2308      	movs	r3, #8
 800625c:	77fb      	strb	r3, [r7, #31]
 800625e:	e0e8      	b.n	8006432 <UART_SetConfig+0x346>
 8006260:	2310      	movs	r3, #16
 8006262:	77fb      	strb	r3, [r7, #31]
 8006264:	e0e5      	b.n	8006432 <UART_SetConfig+0x346>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a57      	ldr	r2, [pc, #348]	; (80063c8 <UART_SetConfig+0x2dc>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d120      	bne.n	80062b2 <UART_SetConfig+0x1c6>
 8006270:	4b52      	ldr	r3, [pc, #328]	; (80063bc <UART_SetConfig+0x2d0>)
 8006272:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006276:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800627a:	2bc0      	cmp	r3, #192	; 0xc0
 800627c:	d013      	beq.n	80062a6 <UART_SetConfig+0x1ba>
 800627e:	2bc0      	cmp	r3, #192	; 0xc0
 8006280:	d814      	bhi.n	80062ac <UART_SetConfig+0x1c0>
 8006282:	2b80      	cmp	r3, #128	; 0x80
 8006284:	d009      	beq.n	800629a <UART_SetConfig+0x1ae>
 8006286:	2b80      	cmp	r3, #128	; 0x80
 8006288:	d810      	bhi.n	80062ac <UART_SetConfig+0x1c0>
 800628a:	2b00      	cmp	r3, #0
 800628c:	d002      	beq.n	8006294 <UART_SetConfig+0x1a8>
 800628e:	2b40      	cmp	r3, #64	; 0x40
 8006290:	d006      	beq.n	80062a0 <UART_SetConfig+0x1b4>
 8006292:	e00b      	b.n	80062ac <UART_SetConfig+0x1c0>
 8006294:	2300      	movs	r3, #0
 8006296:	77fb      	strb	r3, [r7, #31]
 8006298:	e0cb      	b.n	8006432 <UART_SetConfig+0x346>
 800629a:	2302      	movs	r3, #2
 800629c:	77fb      	strb	r3, [r7, #31]
 800629e:	e0c8      	b.n	8006432 <UART_SetConfig+0x346>
 80062a0:	2304      	movs	r3, #4
 80062a2:	77fb      	strb	r3, [r7, #31]
 80062a4:	e0c5      	b.n	8006432 <UART_SetConfig+0x346>
 80062a6:	2308      	movs	r3, #8
 80062a8:	77fb      	strb	r3, [r7, #31]
 80062aa:	e0c2      	b.n	8006432 <UART_SetConfig+0x346>
 80062ac:	2310      	movs	r3, #16
 80062ae:	77fb      	strb	r3, [r7, #31]
 80062b0:	e0bf      	b.n	8006432 <UART_SetConfig+0x346>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4a45      	ldr	r2, [pc, #276]	; (80063cc <UART_SetConfig+0x2e0>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d125      	bne.n	8006308 <UART_SetConfig+0x21c>
 80062bc:	4b3f      	ldr	r3, [pc, #252]	; (80063bc <UART_SetConfig+0x2d0>)
 80062be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062c6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80062ca:	d017      	beq.n	80062fc <UART_SetConfig+0x210>
 80062cc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80062d0:	d817      	bhi.n	8006302 <UART_SetConfig+0x216>
 80062d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80062d6:	d00b      	beq.n	80062f0 <UART_SetConfig+0x204>
 80062d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80062dc:	d811      	bhi.n	8006302 <UART_SetConfig+0x216>
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d003      	beq.n	80062ea <UART_SetConfig+0x1fe>
 80062e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062e6:	d006      	beq.n	80062f6 <UART_SetConfig+0x20a>
 80062e8:	e00b      	b.n	8006302 <UART_SetConfig+0x216>
 80062ea:	2300      	movs	r3, #0
 80062ec:	77fb      	strb	r3, [r7, #31]
 80062ee:	e0a0      	b.n	8006432 <UART_SetConfig+0x346>
 80062f0:	2302      	movs	r3, #2
 80062f2:	77fb      	strb	r3, [r7, #31]
 80062f4:	e09d      	b.n	8006432 <UART_SetConfig+0x346>
 80062f6:	2304      	movs	r3, #4
 80062f8:	77fb      	strb	r3, [r7, #31]
 80062fa:	e09a      	b.n	8006432 <UART_SetConfig+0x346>
 80062fc:	2308      	movs	r3, #8
 80062fe:	77fb      	strb	r3, [r7, #31]
 8006300:	e097      	b.n	8006432 <UART_SetConfig+0x346>
 8006302:	2310      	movs	r3, #16
 8006304:	77fb      	strb	r3, [r7, #31]
 8006306:	e094      	b.n	8006432 <UART_SetConfig+0x346>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	4a30      	ldr	r2, [pc, #192]	; (80063d0 <UART_SetConfig+0x2e4>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d125      	bne.n	800635e <UART_SetConfig+0x272>
 8006312:	4b2a      	ldr	r3, [pc, #168]	; (80063bc <UART_SetConfig+0x2d0>)
 8006314:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006318:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800631c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006320:	d017      	beq.n	8006352 <UART_SetConfig+0x266>
 8006322:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006326:	d817      	bhi.n	8006358 <UART_SetConfig+0x26c>
 8006328:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800632c:	d00b      	beq.n	8006346 <UART_SetConfig+0x25a>
 800632e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006332:	d811      	bhi.n	8006358 <UART_SetConfig+0x26c>
 8006334:	2b00      	cmp	r3, #0
 8006336:	d003      	beq.n	8006340 <UART_SetConfig+0x254>
 8006338:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800633c:	d006      	beq.n	800634c <UART_SetConfig+0x260>
 800633e:	e00b      	b.n	8006358 <UART_SetConfig+0x26c>
 8006340:	2301      	movs	r3, #1
 8006342:	77fb      	strb	r3, [r7, #31]
 8006344:	e075      	b.n	8006432 <UART_SetConfig+0x346>
 8006346:	2302      	movs	r3, #2
 8006348:	77fb      	strb	r3, [r7, #31]
 800634a:	e072      	b.n	8006432 <UART_SetConfig+0x346>
 800634c:	2304      	movs	r3, #4
 800634e:	77fb      	strb	r3, [r7, #31]
 8006350:	e06f      	b.n	8006432 <UART_SetConfig+0x346>
 8006352:	2308      	movs	r3, #8
 8006354:	77fb      	strb	r3, [r7, #31]
 8006356:	e06c      	b.n	8006432 <UART_SetConfig+0x346>
 8006358:	2310      	movs	r3, #16
 800635a:	77fb      	strb	r3, [r7, #31]
 800635c:	e069      	b.n	8006432 <UART_SetConfig+0x346>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	4a1c      	ldr	r2, [pc, #112]	; (80063d4 <UART_SetConfig+0x2e8>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d137      	bne.n	80063d8 <UART_SetConfig+0x2ec>
 8006368:	4b14      	ldr	r3, [pc, #80]	; (80063bc <UART_SetConfig+0x2d0>)
 800636a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800636e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006372:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006376:	d017      	beq.n	80063a8 <UART_SetConfig+0x2bc>
 8006378:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800637c:	d817      	bhi.n	80063ae <UART_SetConfig+0x2c2>
 800637e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006382:	d00b      	beq.n	800639c <UART_SetConfig+0x2b0>
 8006384:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006388:	d811      	bhi.n	80063ae <UART_SetConfig+0x2c2>
 800638a:	2b00      	cmp	r3, #0
 800638c:	d003      	beq.n	8006396 <UART_SetConfig+0x2aa>
 800638e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006392:	d006      	beq.n	80063a2 <UART_SetConfig+0x2b6>
 8006394:	e00b      	b.n	80063ae <UART_SetConfig+0x2c2>
 8006396:	2300      	movs	r3, #0
 8006398:	77fb      	strb	r3, [r7, #31]
 800639a:	e04a      	b.n	8006432 <UART_SetConfig+0x346>
 800639c:	2302      	movs	r3, #2
 800639e:	77fb      	strb	r3, [r7, #31]
 80063a0:	e047      	b.n	8006432 <UART_SetConfig+0x346>
 80063a2:	2304      	movs	r3, #4
 80063a4:	77fb      	strb	r3, [r7, #31]
 80063a6:	e044      	b.n	8006432 <UART_SetConfig+0x346>
 80063a8:	2308      	movs	r3, #8
 80063aa:	77fb      	strb	r3, [r7, #31]
 80063ac:	e041      	b.n	8006432 <UART_SetConfig+0x346>
 80063ae:	2310      	movs	r3, #16
 80063b0:	77fb      	strb	r3, [r7, #31]
 80063b2:	e03e      	b.n	8006432 <UART_SetConfig+0x346>
 80063b4:	efff69f3 	.word	0xefff69f3
 80063b8:	40011000 	.word	0x40011000
 80063bc:	40023800 	.word	0x40023800
 80063c0:	40004400 	.word	0x40004400
 80063c4:	40004800 	.word	0x40004800
 80063c8:	40004c00 	.word	0x40004c00
 80063cc:	40005000 	.word	0x40005000
 80063d0:	40011400 	.word	0x40011400
 80063d4:	40007800 	.word	0x40007800
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4a71      	ldr	r2, [pc, #452]	; (80065a4 <UART_SetConfig+0x4b8>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d125      	bne.n	800642e <UART_SetConfig+0x342>
 80063e2:	4b71      	ldr	r3, [pc, #452]	; (80065a8 <UART_SetConfig+0x4bc>)
 80063e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063e8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80063ec:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80063f0:	d017      	beq.n	8006422 <UART_SetConfig+0x336>
 80063f2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80063f6:	d817      	bhi.n	8006428 <UART_SetConfig+0x33c>
 80063f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80063fc:	d00b      	beq.n	8006416 <UART_SetConfig+0x32a>
 80063fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006402:	d811      	bhi.n	8006428 <UART_SetConfig+0x33c>
 8006404:	2b00      	cmp	r3, #0
 8006406:	d003      	beq.n	8006410 <UART_SetConfig+0x324>
 8006408:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800640c:	d006      	beq.n	800641c <UART_SetConfig+0x330>
 800640e:	e00b      	b.n	8006428 <UART_SetConfig+0x33c>
 8006410:	2300      	movs	r3, #0
 8006412:	77fb      	strb	r3, [r7, #31]
 8006414:	e00d      	b.n	8006432 <UART_SetConfig+0x346>
 8006416:	2302      	movs	r3, #2
 8006418:	77fb      	strb	r3, [r7, #31]
 800641a:	e00a      	b.n	8006432 <UART_SetConfig+0x346>
 800641c:	2304      	movs	r3, #4
 800641e:	77fb      	strb	r3, [r7, #31]
 8006420:	e007      	b.n	8006432 <UART_SetConfig+0x346>
 8006422:	2308      	movs	r3, #8
 8006424:	77fb      	strb	r3, [r7, #31]
 8006426:	e004      	b.n	8006432 <UART_SetConfig+0x346>
 8006428:	2310      	movs	r3, #16
 800642a:	77fb      	strb	r3, [r7, #31]
 800642c:	e001      	b.n	8006432 <UART_SetConfig+0x346>
 800642e:	2310      	movs	r3, #16
 8006430:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	69db      	ldr	r3, [r3, #28]
 8006436:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800643a:	d15b      	bne.n	80064f4 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 800643c:	7ffb      	ldrb	r3, [r7, #31]
 800643e:	2b08      	cmp	r3, #8
 8006440:	d827      	bhi.n	8006492 <UART_SetConfig+0x3a6>
 8006442:	a201      	add	r2, pc, #4	; (adr r2, 8006448 <UART_SetConfig+0x35c>)
 8006444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006448:	0800646d 	.word	0x0800646d
 800644c:	08006475 	.word	0x08006475
 8006450:	0800647d 	.word	0x0800647d
 8006454:	08006493 	.word	0x08006493
 8006458:	08006483 	.word	0x08006483
 800645c:	08006493 	.word	0x08006493
 8006460:	08006493 	.word	0x08006493
 8006464:	08006493 	.word	0x08006493
 8006468:	0800648b 	.word	0x0800648b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800646c:	f7fe fe6c 	bl	8005148 <HAL_RCC_GetPCLK1Freq>
 8006470:	61b8      	str	r0, [r7, #24]
        break;
 8006472:	e013      	b.n	800649c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006474:	f7fe fe7c 	bl	8005170 <HAL_RCC_GetPCLK2Freq>
 8006478:	61b8      	str	r0, [r7, #24]
        break;
 800647a:	e00f      	b.n	800649c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800647c:	4b4b      	ldr	r3, [pc, #300]	; (80065ac <UART_SetConfig+0x4c0>)
 800647e:	61bb      	str	r3, [r7, #24]
        break;
 8006480:	e00c      	b.n	800649c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006482:	f7fe fd73 	bl	8004f6c <HAL_RCC_GetSysClockFreq>
 8006486:	61b8      	str	r0, [r7, #24]
        break;
 8006488:	e008      	b.n	800649c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800648a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800648e:	61bb      	str	r3, [r7, #24]
        break;
 8006490:	e004      	b.n	800649c <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8006492:	2300      	movs	r3, #0
 8006494:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006496:	2301      	movs	r3, #1
 8006498:	77bb      	strb	r3, [r7, #30]
        break;
 800649a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800649c:	69bb      	ldr	r3, [r7, #24]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d074      	beq.n	800658c <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80064a2:	69bb      	ldr	r3, [r7, #24]
 80064a4:	005a      	lsls	r2, r3, #1
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	685b      	ldr	r3, [r3, #4]
 80064aa:	085b      	lsrs	r3, r3, #1
 80064ac:	441a      	add	r2, r3
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	685b      	ldr	r3, [r3, #4]
 80064b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80064b6:	b29b      	uxth	r3, r3
 80064b8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064ba:	693b      	ldr	r3, [r7, #16]
 80064bc:	2b0f      	cmp	r3, #15
 80064be:	d916      	bls.n	80064ee <UART_SetConfig+0x402>
 80064c0:	693b      	ldr	r3, [r7, #16]
 80064c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064c6:	d212      	bcs.n	80064ee <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80064c8:	693b      	ldr	r3, [r7, #16]
 80064ca:	b29b      	uxth	r3, r3
 80064cc:	f023 030f 	bic.w	r3, r3, #15
 80064d0:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	085b      	lsrs	r3, r3, #1
 80064d6:	b29b      	uxth	r3, r3
 80064d8:	f003 0307 	and.w	r3, r3, #7
 80064dc:	b29a      	uxth	r2, r3
 80064de:	89fb      	ldrh	r3, [r7, #14]
 80064e0:	4313      	orrs	r3, r2
 80064e2:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	89fa      	ldrh	r2, [r7, #14]
 80064ea:	60da      	str	r2, [r3, #12]
 80064ec:	e04e      	b.n	800658c <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 80064ee:	2301      	movs	r3, #1
 80064f0:	77bb      	strb	r3, [r7, #30]
 80064f2:	e04b      	b.n	800658c <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 80064f4:	7ffb      	ldrb	r3, [r7, #31]
 80064f6:	2b08      	cmp	r3, #8
 80064f8:	d827      	bhi.n	800654a <UART_SetConfig+0x45e>
 80064fa:	a201      	add	r2, pc, #4	; (adr r2, 8006500 <UART_SetConfig+0x414>)
 80064fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006500:	08006525 	.word	0x08006525
 8006504:	0800652d 	.word	0x0800652d
 8006508:	08006535 	.word	0x08006535
 800650c:	0800654b 	.word	0x0800654b
 8006510:	0800653b 	.word	0x0800653b
 8006514:	0800654b 	.word	0x0800654b
 8006518:	0800654b 	.word	0x0800654b
 800651c:	0800654b 	.word	0x0800654b
 8006520:	08006543 	.word	0x08006543
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006524:	f7fe fe10 	bl	8005148 <HAL_RCC_GetPCLK1Freq>
 8006528:	61b8      	str	r0, [r7, #24]
        break;
 800652a:	e013      	b.n	8006554 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800652c:	f7fe fe20 	bl	8005170 <HAL_RCC_GetPCLK2Freq>
 8006530:	61b8      	str	r0, [r7, #24]
        break;
 8006532:	e00f      	b.n	8006554 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006534:	4b1d      	ldr	r3, [pc, #116]	; (80065ac <UART_SetConfig+0x4c0>)
 8006536:	61bb      	str	r3, [r7, #24]
        break;
 8006538:	e00c      	b.n	8006554 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800653a:	f7fe fd17 	bl	8004f6c <HAL_RCC_GetSysClockFreq>
 800653e:	61b8      	str	r0, [r7, #24]
        break;
 8006540:	e008      	b.n	8006554 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006542:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006546:	61bb      	str	r3, [r7, #24]
        break;
 8006548:	e004      	b.n	8006554 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 800654a:	2300      	movs	r3, #0
 800654c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800654e:	2301      	movs	r3, #1
 8006550:	77bb      	strb	r3, [r7, #30]
        break;
 8006552:	bf00      	nop
    }

    if (pclk != 0U)
 8006554:	69bb      	ldr	r3, [r7, #24]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d018      	beq.n	800658c <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	085a      	lsrs	r2, r3, #1
 8006560:	69bb      	ldr	r3, [r7, #24]
 8006562:	441a      	add	r2, r3
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	685b      	ldr	r3, [r3, #4]
 8006568:	fbb2 f3f3 	udiv	r3, r2, r3
 800656c:	b29b      	uxth	r3, r3
 800656e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006570:	693b      	ldr	r3, [r7, #16]
 8006572:	2b0f      	cmp	r3, #15
 8006574:	d908      	bls.n	8006588 <UART_SetConfig+0x49c>
 8006576:	693b      	ldr	r3, [r7, #16]
 8006578:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800657c:	d204      	bcs.n	8006588 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	693a      	ldr	r2, [r7, #16]
 8006584:	60da      	str	r2, [r3, #12]
 8006586:	e001      	b.n	800658c <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8006588:	2301      	movs	r3, #1
 800658a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2200      	movs	r2, #0
 8006590:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2200      	movs	r2, #0
 8006596:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006598:	7fbb      	ldrb	r3, [r7, #30]
}
 800659a:	4618      	mov	r0, r3
 800659c:	3720      	adds	r7, #32
 800659e:	46bd      	mov	sp, r7
 80065a0:	bd80      	pop	{r7, pc}
 80065a2:	bf00      	nop
 80065a4:	40007c00 	.word	0x40007c00
 80065a8:	40023800 	.word	0x40023800
 80065ac:	00f42400 	.word	0x00f42400

080065b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80065b0:	b480      	push	{r7}
 80065b2:	b083      	sub	sp, #12
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065bc:	f003 0301 	and.w	r3, r3, #1
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d00a      	beq.n	80065da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	430a      	orrs	r2, r1
 80065d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065de:	f003 0302 	and.w	r3, r3, #2
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d00a      	beq.n	80065fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	430a      	orrs	r2, r1
 80065fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006600:	f003 0304 	and.w	r3, r3, #4
 8006604:	2b00      	cmp	r3, #0
 8006606:	d00a      	beq.n	800661e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	430a      	orrs	r2, r1
 800661c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006622:	f003 0308 	and.w	r3, r3, #8
 8006626:	2b00      	cmp	r3, #0
 8006628:	d00a      	beq.n	8006640 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	685b      	ldr	r3, [r3, #4]
 8006630:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	430a      	orrs	r2, r1
 800663e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006644:	f003 0310 	and.w	r3, r3, #16
 8006648:	2b00      	cmp	r3, #0
 800664a:	d00a      	beq.n	8006662 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	689b      	ldr	r3, [r3, #8]
 8006652:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	430a      	orrs	r2, r1
 8006660:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006666:	f003 0320 	and.w	r3, r3, #32
 800666a:	2b00      	cmp	r3, #0
 800666c:	d00a      	beq.n	8006684 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	689b      	ldr	r3, [r3, #8]
 8006674:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	430a      	orrs	r2, r1
 8006682:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006688:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800668c:	2b00      	cmp	r3, #0
 800668e:	d01a      	beq.n	80066c6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	685b      	ldr	r3, [r3, #4]
 8006696:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	430a      	orrs	r2, r1
 80066a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066aa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80066ae:	d10a      	bne.n	80066c6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	685b      	ldr	r3, [r3, #4]
 80066b6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	430a      	orrs	r2, r1
 80066c4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d00a      	beq.n	80066e8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	430a      	orrs	r2, r1
 80066e6:	605a      	str	r2, [r3, #4]
  }
}
 80066e8:	bf00      	nop
 80066ea:	370c      	adds	r7, #12
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr

080066f4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b086      	sub	sp, #24
 80066f8:	af02      	add	r7, sp, #8
 80066fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2200      	movs	r2, #0
 8006700:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006704:	f7fc fc26 	bl	8002f54 <HAL_GetTick>
 8006708:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f003 0308 	and.w	r3, r3, #8
 8006714:	2b08      	cmp	r3, #8
 8006716:	d10e      	bne.n	8006736 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006718:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800671c:	9300      	str	r3, [sp, #0]
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	2200      	movs	r2, #0
 8006722:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006726:	6878      	ldr	r0, [r7, #4]
 8006728:	f000 f82d 	bl	8006786 <UART_WaitOnFlagUntilTimeout>
 800672c:	4603      	mov	r3, r0
 800672e:	2b00      	cmp	r3, #0
 8006730:	d001      	beq.n	8006736 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006732:	2303      	movs	r3, #3
 8006734:	e023      	b.n	800677e <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f003 0304 	and.w	r3, r3, #4
 8006740:	2b04      	cmp	r3, #4
 8006742:	d10e      	bne.n	8006762 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006744:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006748:	9300      	str	r3, [sp, #0]
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	2200      	movs	r2, #0
 800674e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	f000 f817 	bl	8006786 <UART_WaitOnFlagUntilTimeout>
 8006758:	4603      	mov	r3, r0
 800675a:	2b00      	cmp	r3, #0
 800675c:	d001      	beq.n	8006762 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800675e:	2303      	movs	r3, #3
 8006760:	e00d      	b.n	800677e <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2220      	movs	r2, #32
 8006766:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2220      	movs	r2, #32
 800676c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2200      	movs	r2, #0
 8006772:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2200      	movs	r2, #0
 8006778:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800677c:	2300      	movs	r3, #0
}
 800677e:	4618      	mov	r0, r3
 8006780:	3710      	adds	r7, #16
 8006782:	46bd      	mov	sp, r7
 8006784:	bd80      	pop	{r7, pc}

08006786 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006786:	b580      	push	{r7, lr}
 8006788:	b084      	sub	sp, #16
 800678a:	af00      	add	r7, sp, #0
 800678c:	60f8      	str	r0, [r7, #12]
 800678e:	60b9      	str	r1, [r7, #8]
 8006790:	603b      	str	r3, [r7, #0]
 8006792:	4613      	mov	r3, r2
 8006794:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006796:	e05e      	b.n	8006856 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006798:	69bb      	ldr	r3, [r7, #24]
 800679a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800679e:	d05a      	beq.n	8006856 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067a0:	f7fc fbd8 	bl	8002f54 <HAL_GetTick>
 80067a4:	4602      	mov	r2, r0
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	1ad3      	subs	r3, r2, r3
 80067aa:	69ba      	ldr	r2, [r7, #24]
 80067ac:	429a      	cmp	r2, r3
 80067ae:	d302      	bcc.n	80067b6 <UART_WaitOnFlagUntilTimeout+0x30>
 80067b0:	69bb      	ldr	r3, [r7, #24]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d11b      	bne.n	80067ee <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	681a      	ldr	r2, [r3, #0]
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80067c4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	689a      	ldr	r2, [r3, #8]
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f022 0201 	bic.w	r2, r2, #1
 80067d4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	2220      	movs	r2, #32
 80067da:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2220      	movs	r2, #32
 80067e0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	2200      	movs	r2, #0
 80067e6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80067ea:	2303      	movs	r3, #3
 80067ec:	e043      	b.n	8006876 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f003 0304 	and.w	r3, r3, #4
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d02c      	beq.n	8006856 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	69db      	ldr	r3, [r3, #28]
 8006802:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006806:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800680a:	d124      	bne.n	8006856 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006814:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	681a      	ldr	r2, [r3, #0]
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006824:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	689a      	ldr	r2, [r3, #8]
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f022 0201 	bic.w	r2, r2, #1
 8006834:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	2220      	movs	r2, #32
 800683a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	2220      	movs	r2, #32
 8006840:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	2220      	movs	r2, #32
 8006846:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2200      	movs	r2, #0
 800684e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006852:	2303      	movs	r3, #3
 8006854:	e00f      	b.n	8006876 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	69da      	ldr	r2, [r3, #28]
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	4013      	ands	r3, r2
 8006860:	68ba      	ldr	r2, [r7, #8]
 8006862:	429a      	cmp	r2, r3
 8006864:	bf0c      	ite	eq
 8006866:	2301      	moveq	r3, #1
 8006868:	2300      	movne	r3, #0
 800686a:	b2db      	uxtb	r3, r3
 800686c:	461a      	mov	r2, r3
 800686e:	79fb      	ldrb	r3, [r7, #7]
 8006870:	429a      	cmp	r2, r3
 8006872:	d091      	beq.n	8006798 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006874:	2300      	movs	r3, #0
}
 8006876:	4618      	mov	r0, r3
 8006878:	3710      	adds	r7, #16
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}
	...

08006880 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b084      	sub	sp, #16
 8006884:	af00      	add	r7, sp, #0
 8006886:	60f8      	str	r0, [r7, #12]
 8006888:	60b9      	str	r1, [r7, #8]
 800688a:	4613      	mov	r3, r2
 800688c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	68ba      	ldr	r2, [r7, #8]
 8006892:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	88fa      	ldrh	r2, [r7, #6]
 8006898:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	2200      	movs	r2, #0
 80068a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2222      	movs	r2, #34	; 0x22
 80068a8:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d02b      	beq.n	800690a <UART_Start_Receive_DMA+0x8a>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068b6:	4a25      	ldr	r2, [pc, #148]	; (800694c <UART_Start_Receive_DMA+0xcc>)
 80068b8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068be:	4a24      	ldr	r2, [pc, #144]	; (8006950 <UART_Start_Receive_DMA+0xd0>)
 80068c0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068c6:	4a23      	ldr	r2, [pc, #140]	; (8006954 <UART_Start_Receive_DMA+0xd4>)
 80068c8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068ce:	2200      	movs	r2, #0
 80068d0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	6f18      	ldr	r0, [r3, #112]	; 0x70
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	3324      	adds	r3, #36	; 0x24
 80068dc:	4619      	mov	r1, r3
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068e2:	461a      	mov	r2, r3
 80068e4:	88fb      	ldrh	r3, [r7, #6]
 80068e6:	f7fc fd91 	bl	800340c <HAL_DMA_Start_IT>
 80068ea:	4603      	mov	r3, r0
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d00c      	beq.n	800690a <UART_Start_Receive_DMA+0x8a>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	2210      	movs	r2, #16
 80068f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	2200      	movs	r2, #0
 80068fc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	2220      	movs	r2, #32
 8006904:	679a      	str	r2, [r3, #120]	; 0x78

      return HAL_ERROR;
 8006906:	2301      	movs	r3, #1
 8006908:	e01c      	b.n	8006944 <UART_Start_Receive_DMA+0xc4>
    }
  }
  __HAL_UNLOCK(huart);
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	2200      	movs	r2, #0
 800690e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	681a      	ldr	r2, [r3, #0]
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006920:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	689a      	ldr	r2, [r3, #8]
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f042 0201 	orr.w	r2, r2, #1
 8006930:	609a      	str	r2, [r3, #8]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	689a      	ldr	r2, [r3, #8]
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006940:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 8006942:	2300      	movs	r3, #0
}
 8006944:	4618      	mov	r0, r3
 8006946:	3710      	adds	r7, #16
 8006948:	46bd      	mov	sp, r7
 800694a:	bd80      	pop	{r7, pc}
 800694c:	080069e1 	.word	0x080069e1
 8006950:	08006a75 	.word	0x08006a75
 8006954:	08006aad 	.word	0x08006aad

08006958 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006958:	b480      	push	{r7}
 800695a:	b083      	sub	sp, #12
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	681a      	ldr	r2, [r3, #0]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800696e:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2220      	movs	r2, #32
 8006974:	679a      	str	r2, [r3, #120]	; 0x78
}
 8006976:	bf00      	nop
 8006978:	370c      	adds	r7, #12
 800697a:	46bd      	mov	sp, r7
 800697c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006980:	4770      	bx	lr

08006982 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006982:	b480      	push	{r7}
 8006984:	b083      	sub	sp, #12
 8006986:	af00      	add	r7, sp, #0
 8006988:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	681a      	ldr	r2, [r3, #0]
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006998:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	689a      	ldr	r2, [r3, #8]
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f022 0201 	bic.w	r2, r2, #1
 80069a8:	609a      	str	r2, [r3, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80069ae:	2b01      	cmp	r3, #1
 80069b0:	d107      	bne.n	80069c2 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	681a      	ldr	r2, [r3, #0]
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f022 0210 	bic.w	r2, r2, #16
 80069c0:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2220      	movs	r2, #32
 80069c6:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2200      	movs	r2, #0
 80069cc:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2200      	movs	r2, #0
 80069d2:	665a      	str	r2, [r3, #100]	; 0x64
}
 80069d4:	bf00      	nop
 80069d6:	370c      	adds	r7, #12
 80069d8:	46bd      	mov	sp, r7
 80069da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069de:	4770      	bx	lr

080069e0 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b084      	sub	sp, #16
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069ec:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	69db      	ldr	r3, [r3, #28]
 80069f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80069f6:	d02a      	beq.n	8006a4e <UART_DMAReceiveCplt+0x6e>
  {
    huart->RxXferCount = 0U;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	2200      	movs	r2, #0
 80069fc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	681a      	ldr	r2, [r3, #0]
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006a0e:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	689a      	ldr	r2, [r3, #8]
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f022 0201 	bic.w	r2, r2, #1
 8006a1e:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	689a      	ldr	r2, [r3, #8]
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a2e:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	2220      	movs	r2, #32
 8006a34:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a3a:	2b01      	cmp	r3, #1
 8006a3c:	d107      	bne.n	8006a4e <UART_DMAReceiveCplt+0x6e>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	681a      	ldr	r2, [r3, #0]
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f022 0210 	bic.w	r2, r2, #16
 8006a4c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a52:	2b01      	cmp	r3, #1
 8006a54:	d107      	bne.n	8006a66 <UART_DMAReceiveCplt+0x86>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006a5c:	4619      	mov	r1, r3
 8006a5e:	68f8      	ldr	r0, [r7, #12]
 8006a60:	f7ff fb2e 	bl	80060c0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006a64:	e002      	b.n	8006a6c <UART_DMAReceiveCplt+0x8c>
    HAL_UART_RxCpltCallback(huart);
 8006a66:	68f8      	ldr	r0, [r7, #12]
 8006a68:	f7fb fe50 	bl	800270c <HAL_UART_RxCpltCallback>
}
 8006a6c:	bf00      	nop
 8006a6e:	3710      	adds	r7, #16
 8006a70:	46bd      	mov	sp, r7
 8006a72:	bd80      	pop	{r7, pc}

08006a74 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b084      	sub	sp, #16
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a80:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a86:	2b01      	cmp	r3, #1
 8006a88:	d109      	bne.n	8006a9e <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006a90:	085b      	lsrs	r3, r3, #1
 8006a92:	b29b      	uxth	r3, r3
 8006a94:	4619      	mov	r1, r3
 8006a96:	68f8      	ldr	r0, [r7, #12]
 8006a98:	f7ff fb12 	bl	80060c0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006a9c:	e002      	b.n	8006aa4 <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 8006a9e:	68f8      	ldr	r0, [r7, #12]
 8006aa0:	f7ff fb04 	bl	80060ac <HAL_UART_RxHalfCpltCallback>
}
 8006aa4:	bf00      	nop
 8006aa6:	3710      	adds	r7, #16
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	bd80      	pop	{r7, pc}

08006aac <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b086      	sub	sp, #24
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ab8:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006abe:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006ac0:	697b      	ldr	r3, [r7, #20]
 8006ac2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006ac4:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	689b      	ldr	r3, [r3, #8]
 8006acc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ad0:	2b80      	cmp	r3, #128	; 0x80
 8006ad2:	d109      	bne.n	8006ae8 <UART_DMAError+0x3c>
 8006ad4:	693b      	ldr	r3, [r7, #16]
 8006ad6:	2b21      	cmp	r3, #33	; 0x21
 8006ad8:	d106      	bne.n	8006ae8 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006ada:	697b      	ldr	r3, [r7, #20]
 8006adc:	2200      	movs	r2, #0
 8006ade:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8006ae2:	6978      	ldr	r0, [r7, #20]
 8006ae4:	f7ff ff38 	bl	8006958 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	689b      	ldr	r3, [r3, #8]
 8006aee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006af2:	2b40      	cmp	r3, #64	; 0x40
 8006af4:	d109      	bne.n	8006b0a <UART_DMAError+0x5e>
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	2b22      	cmp	r3, #34	; 0x22
 8006afa:	d106      	bne.n	8006b0a <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8006afc:	697b      	ldr	r3, [r7, #20]
 8006afe:	2200      	movs	r2, #0
 8006b00:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8006b04:	6978      	ldr	r0, [r7, #20]
 8006b06:	f7ff ff3c 	bl	8006982 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006b0a:	697b      	ldr	r3, [r7, #20]
 8006b0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006b10:	f043 0210 	orr.w	r2, r3, #16
 8006b14:	697b      	ldr	r3, [r7, #20]
 8006b16:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006b1a:	6978      	ldr	r0, [r7, #20]
 8006b1c:	f7fb fde0 	bl	80026e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b20:	bf00      	nop
 8006b22:	3718      	adds	r7, #24
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bd80      	pop	{r7, pc}

08006b28 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b084      	sub	sp, #16
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b34:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	2200      	movs	r2, #0
 8006b3a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	2200      	movs	r2, #0
 8006b42:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006b46:	68f8      	ldr	r0, [r7, #12]
 8006b48:	f7fb fdca 	bl	80026e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b4c:	bf00      	nop
 8006b4e:	3710      	adds	r7, #16
 8006b50:	46bd      	mov	sp, r7
 8006b52:	bd80      	pop	{r7, pc}

08006b54 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b082      	sub	sp, #8
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	681a      	ldr	r2, [r3, #0]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b6a:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2220      	movs	r2, #32
 8006b70:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2200      	movs	r2, #0
 8006b76:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006b78:	6878      	ldr	r0, [r7, #4]
 8006b7a:	f7ff fa8d 	bl	8006098 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b7e:	bf00      	nop
 8006b80:	3708      	adds	r7, #8
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bd80      	pop	{r7, pc}
	...

08006b88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006b88:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006bc0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006b8c:	480d      	ldr	r0, [pc, #52]	; (8006bc4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8006b8e:	490e      	ldr	r1, [pc, #56]	; (8006bc8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8006b90:	4a0e      	ldr	r2, [pc, #56]	; (8006bcc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8006b92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006b94:	e002      	b.n	8006b9c <LoopCopyDataInit>

08006b96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006b96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006b98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006b9a:	3304      	adds	r3, #4

08006b9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006b9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006b9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006ba0:	d3f9      	bcc.n	8006b96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006ba2:	4a0b      	ldr	r2, [pc, #44]	; (8006bd0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8006ba4:	4c0b      	ldr	r4, [pc, #44]	; (8006bd4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8006ba6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006ba8:	e001      	b.n	8006bae <LoopFillZerobss>

08006baa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006baa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006bac:	3204      	adds	r2, #4

08006bae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006bae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006bb0:	d3fb      	bcc.n	8006baa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8006bb2:	f7f9 ff7f 	bl	8000ab4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006bb6:	f000 f817 	bl	8006be8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006bba:	f7fb fa63 	bl	8002084 <main>
  bx  lr    
 8006bbe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8006bc0:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8006bc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006bc8:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8006bcc:	0800a784 	.word	0x0800a784
  ldr r2, =_sbss
 8006bd0:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8006bd4:	20000920 	.word	0x20000920

08006bd8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006bd8:	e7fe      	b.n	8006bd8 <ADC_IRQHandler>
	...

08006bdc <__errno>:
 8006bdc:	4b01      	ldr	r3, [pc, #4]	; (8006be4 <__errno+0x8>)
 8006bde:	6818      	ldr	r0, [r3, #0]
 8006be0:	4770      	bx	lr
 8006be2:	bf00      	nop
 8006be4:	20000010 	.word	0x20000010

08006be8 <__libc_init_array>:
 8006be8:	b570      	push	{r4, r5, r6, lr}
 8006bea:	4d0d      	ldr	r5, [pc, #52]	; (8006c20 <__libc_init_array+0x38>)
 8006bec:	4c0d      	ldr	r4, [pc, #52]	; (8006c24 <__libc_init_array+0x3c>)
 8006bee:	1b64      	subs	r4, r4, r5
 8006bf0:	10a4      	asrs	r4, r4, #2
 8006bf2:	2600      	movs	r6, #0
 8006bf4:	42a6      	cmp	r6, r4
 8006bf6:	d109      	bne.n	8006c0c <__libc_init_array+0x24>
 8006bf8:	4d0b      	ldr	r5, [pc, #44]	; (8006c28 <__libc_init_array+0x40>)
 8006bfa:	4c0c      	ldr	r4, [pc, #48]	; (8006c2c <__libc_init_array+0x44>)
 8006bfc:	f003 fa24 	bl	800a048 <_init>
 8006c00:	1b64      	subs	r4, r4, r5
 8006c02:	10a4      	asrs	r4, r4, #2
 8006c04:	2600      	movs	r6, #0
 8006c06:	42a6      	cmp	r6, r4
 8006c08:	d105      	bne.n	8006c16 <__libc_init_array+0x2e>
 8006c0a:	bd70      	pop	{r4, r5, r6, pc}
 8006c0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c10:	4798      	blx	r3
 8006c12:	3601      	adds	r6, #1
 8006c14:	e7ee      	b.n	8006bf4 <__libc_init_array+0xc>
 8006c16:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c1a:	4798      	blx	r3
 8006c1c:	3601      	adds	r6, #1
 8006c1e:	e7f2      	b.n	8006c06 <__libc_init_array+0x1e>
 8006c20:	0800a77c 	.word	0x0800a77c
 8006c24:	0800a77c 	.word	0x0800a77c
 8006c28:	0800a77c 	.word	0x0800a77c
 8006c2c:	0800a780 	.word	0x0800a780

08006c30 <memcpy>:
 8006c30:	440a      	add	r2, r1
 8006c32:	4291      	cmp	r1, r2
 8006c34:	f100 33ff 	add.w	r3, r0, #4294967295
 8006c38:	d100      	bne.n	8006c3c <memcpy+0xc>
 8006c3a:	4770      	bx	lr
 8006c3c:	b510      	push	{r4, lr}
 8006c3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c42:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006c46:	4291      	cmp	r1, r2
 8006c48:	d1f9      	bne.n	8006c3e <memcpy+0xe>
 8006c4a:	bd10      	pop	{r4, pc}

08006c4c <memset>:
 8006c4c:	4402      	add	r2, r0
 8006c4e:	4603      	mov	r3, r0
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d100      	bne.n	8006c56 <memset+0xa>
 8006c54:	4770      	bx	lr
 8006c56:	f803 1b01 	strb.w	r1, [r3], #1
 8006c5a:	e7f9      	b.n	8006c50 <memset+0x4>

08006c5c <iprintf>:
 8006c5c:	b40f      	push	{r0, r1, r2, r3}
 8006c5e:	4b0a      	ldr	r3, [pc, #40]	; (8006c88 <iprintf+0x2c>)
 8006c60:	b513      	push	{r0, r1, r4, lr}
 8006c62:	681c      	ldr	r4, [r3, #0]
 8006c64:	b124      	cbz	r4, 8006c70 <iprintf+0x14>
 8006c66:	69a3      	ldr	r3, [r4, #24]
 8006c68:	b913      	cbnz	r3, 8006c70 <iprintf+0x14>
 8006c6a:	4620      	mov	r0, r4
 8006c6c:	f001 f99e 	bl	8007fac <__sinit>
 8006c70:	ab05      	add	r3, sp, #20
 8006c72:	9a04      	ldr	r2, [sp, #16]
 8006c74:	68a1      	ldr	r1, [r4, #8]
 8006c76:	9301      	str	r3, [sp, #4]
 8006c78:	4620      	mov	r0, r4
 8006c7a:	f002 fd19 	bl	80096b0 <_vfiprintf_r>
 8006c7e:	b002      	add	sp, #8
 8006c80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c84:	b004      	add	sp, #16
 8006c86:	4770      	bx	lr
 8006c88:	20000010 	.word	0x20000010

08006c8c <putchar>:
 8006c8c:	4b09      	ldr	r3, [pc, #36]	; (8006cb4 <putchar+0x28>)
 8006c8e:	b513      	push	{r0, r1, r4, lr}
 8006c90:	681c      	ldr	r4, [r3, #0]
 8006c92:	4601      	mov	r1, r0
 8006c94:	b134      	cbz	r4, 8006ca4 <putchar+0x18>
 8006c96:	69a3      	ldr	r3, [r4, #24]
 8006c98:	b923      	cbnz	r3, 8006ca4 <putchar+0x18>
 8006c9a:	9001      	str	r0, [sp, #4]
 8006c9c:	4620      	mov	r0, r4
 8006c9e:	f001 f985 	bl	8007fac <__sinit>
 8006ca2:	9901      	ldr	r1, [sp, #4]
 8006ca4:	68a2      	ldr	r2, [r4, #8]
 8006ca6:	4620      	mov	r0, r4
 8006ca8:	b002      	add	sp, #8
 8006caa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cae:	f002 bfc3 	b.w	8009c38 <_putc_r>
 8006cb2:	bf00      	nop
 8006cb4:	20000010 	.word	0x20000010

08006cb8 <_puts_r>:
 8006cb8:	b570      	push	{r4, r5, r6, lr}
 8006cba:	460e      	mov	r6, r1
 8006cbc:	4605      	mov	r5, r0
 8006cbe:	b118      	cbz	r0, 8006cc8 <_puts_r+0x10>
 8006cc0:	6983      	ldr	r3, [r0, #24]
 8006cc2:	b90b      	cbnz	r3, 8006cc8 <_puts_r+0x10>
 8006cc4:	f001 f972 	bl	8007fac <__sinit>
 8006cc8:	69ab      	ldr	r3, [r5, #24]
 8006cca:	68ac      	ldr	r4, [r5, #8]
 8006ccc:	b913      	cbnz	r3, 8006cd4 <_puts_r+0x1c>
 8006cce:	4628      	mov	r0, r5
 8006cd0:	f001 f96c 	bl	8007fac <__sinit>
 8006cd4:	4b2c      	ldr	r3, [pc, #176]	; (8006d88 <_puts_r+0xd0>)
 8006cd6:	429c      	cmp	r4, r3
 8006cd8:	d120      	bne.n	8006d1c <_puts_r+0x64>
 8006cda:	686c      	ldr	r4, [r5, #4]
 8006cdc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006cde:	07db      	lsls	r3, r3, #31
 8006ce0:	d405      	bmi.n	8006cee <_puts_r+0x36>
 8006ce2:	89a3      	ldrh	r3, [r4, #12]
 8006ce4:	0598      	lsls	r0, r3, #22
 8006ce6:	d402      	bmi.n	8006cee <_puts_r+0x36>
 8006ce8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006cea:	f001 fd6c 	bl	80087c6 <__retarget_lock_acquire_recursive>
 8006cee:	89a3      	ldrh	r3, [r4, #12]
 8006cf0:	0719      	lsls	r1, r3, #28
 8006cf2:	d51d      	bpl.n	8006d30 <_puts_r+0x78>
 8006cf4:	6923      	ldr	r3, [r4, #16]
 8006cf6:	b1db      	cbz	r3, 8006d30 <_puts_r+0x78>
 8006cf8:	3e01      	subs	r6, #1
 8006cfa:	68a3      	ldr	r3, [r4, #8]
 8006cfc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006d00:	3b01      	subs	r3, #1
 8006d02:	60a3      	str	r3, [r4, #8]
 8006d04:	bb39      	cbnz	r1, 8006d56 <_puts_r+0x9e>
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	da38      	bge.n	8006d7c <_puts_r+0xc4>
 8006d0a:	4622      	mov	r2, r4
 8006d0c:	210a      	movs	r1, #10
 8006d0e:	4628      	mov	r0, r5
 8006d10:	f000 ff72 	bl	8007bf8 <__swbuf_r>
 8006d14:	3001      	adds	r0, #1
 8006d16:	d011      	beq.n	8006d3c <_puts_r+0x84>
 8006d18:	250a      	movs	r5, #10
 8006d1a:	e011      	b.n	8006d40 <_puts_r+0x88>
 8006d1c:	4b1b      	ldr	r3, [pc, #108]	; (8006d8c <_puts_r+0xd4>)
 8006d1e:	429c      	cmp	r4, r3
 8006d20:	d101      	bne.n	8006d26 <_puts_r+0x6e>
 8006d22:	68ac      	ldr	r4, [r5, #8]
 8006d24:	e7da      	b.n	8006cdc <_puts_r+0x24>
 8006d26:	4b1a      	ldr	r3, [pc, #104]	; (8006d90 <_puts_r+0xd8>)
 8006d28:	429c      	cmp	r4, r3
 8006d2a:	bf08      	it	eq
 8006d2c:	68ec      	ldreq	r4, [r5, #12]
 8006d2e:	e7d5      	b.n	8006cdc <_puts_r+0x24>
 8006d30:	4621      	mov	r1, r4
 8006d32:	4628      	mov	r0, r5
 8006d34:	f000 ffb2 	bl	8007c9c <__swsetup_r>
 8006d38:	2800      	cmp	r0, #0
 8006d3a:	d0dd      	beq.n	8006cf8 <_puts_r+0x40>
 8006d3c:	f04f 35ff 	mov.w	r5, #4294967295
 8006d40:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006d42:	07da      	lsls	r2, r3, #31
 8006d44:	d405      	bmi.n	8006d52 <_puts_r+0x9a>
 8006d46:	89a3      	ldrh	r3, [r4, #12]
 8006d48:	059b      	lsls	r3, r3, #22
 8006d4a:	d402      	bmi.n	8006d52 <_puts_r+0x9a>
 8006d4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006d4e:	f001 fd3b 	bl	80087c8 <__retarget_lock_release_recursive>
 8006d52:	4628      	mov	r0, r5
 8006d54:	bd70      	pop	{r4, r5, r6, pc}
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	da04      	bge.n	8006d64 <_puts_r+0xac>
 8006d5a:	69a2      	ldr	r2, [r4, #24]
 8006d5c:	429a      	cmp	r2, r3
 8006d5e:	dc06      	bgt.n	8006d6e <_puts_r+0xb6>
 8006d60:	290a      	cmp	r1, #10
 8006d62:	d004      	beq.n	8006d6e <_puts_r+0xb6>
 8006d64:	6823      	ldr	r3, [r4, #0]
 8006d66:	1c5a      	adds	r2, r3, #1
 8006d68:	6022      	str	r2, [r4, #0]
 8006d6a:	7019      	strb	r1, [r3, #0]
 8006d6c:	e7c5      	b.n	8006cfa <_puts_r+0x42>
 8006d6e:	4622      	mov	r2, r4
 8006d70:	4628      	mov	r0, r5
 8006d72:	f000 ff41 	bl	8007bf8 <__swbuf_r>
 8006d76:	3001      	adds	r0, #1
 8006d78:	d1bf      	bne.n	8006cfa <_puts_r+0x42>
 8006d7a:	e7df      	b.n	8006d3c <_puts_r+0x84>
 8006d7c:	6823      	ldr	r3, [r4, #0]
 8006d7e:	250a      	movs	r5, #10
 8006d80:	1c5a      	adds	r2, r3, #1
 8006d82:	6022      	str	r2, [r4, #0]
 8006d84:	701d      	strb	r5, [r3, #0]
 8006d86:	e7db      	b.n	8006d40 <_puts_r+0x88>
 8006d88:	0800a4bc 	.word	0x0800a4bc
 8006d8c:	0800a4dc 	.word	0x0800a4dc
 8006d90:	0800a49c 	.word	0x0800a49c

08006d94 <puts>:
 8006d94:	4b02      	ldr	r3, [pc, #8]	; (8006da0 <puts+0xc>)
 8006d96:	4601      	mov	r1, r0
 8006d98:	6818      	ldr	r0, [r3, #0]
 8006d9a:	f7ff bf8d 	b.w	8006cb8 <_puts_r>
 8006d9e:	bf00      	nop
 8006da0:	20000010 	.word	0x20000010

08006da4 <strcpy>:
 8006da4:	4603      	mov	r3, r0
 8006da6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006daa:	f803 2b01 	strb.w	r2, [r3], #1
 8006dae:	2a00      	cmp	r2, #0
 8006db0:	d1f9      	bne.n	8006da6 <strcpy+0x2>
 8006db2:	4770      	bx	lr

08006db4 <sulp>:
 8006db4:	b570      	push	{r4, r5, r6, lr}
 8006db6:	4604      	mov	r4, r0
 8006db8:	460d      	mov	r5, r1
 8006dba:	4616      	mov	r6, r2
 8006dbc:	ec45 4b10 	vmov	d0, r4, r5
 8006dc0:	f002 f8e6 	bl	8008f90 <__ulp>
 8006dc4:	b17e      	cbz	r6, 8006de6 <sulp+0x32>
 8006dc6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006dca:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	dd09      	ble.n	8006de6 <sulp+0x32>
 8006dd2:	051b      	lsls	r3, r3, #20
 8006dd4:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8006dd8:	2000      	movs	r0, #0
 8006dda:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 8006dde:	ec41 0b17 	vmov	d7, r0, r1
 8006de2:	ee20 0b07 	vmul.f64	d0, d0, d7
 8006de6:	bd70      	pop	{r4, r5, r6, pc}

08006de8 <_strtod_l>:
 8006de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dec:	ed2d 8b0c 	vpush	{d8-d13}
 8006df0:	b09d      	sub	sp, #116	; 0x74
 8006df2:	461f      	mov	r7, r3
 8006df4:	2300      	movs	r3, #0
 8006df6:	9318      	str	r3, [sp, #96]	; 0x60
 8006df8:	4ba6      	ldr	r3, [pc, #664]	; (8007094 <_strtod_l+0x2ac>)
 8006dfa:	9213      	str	r2, [sp, #76]	; 0x4c
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	9308      	str	r3, [sp, #32]
 8006e00:	4604      	mov	r4, r0
 8006e02:	4618      	mov	r0, r3
 8006e04:	468a      	mov	sl, r1
 8006e06:	f7f9 fa25 	bl	8000254 <strlen>
 8006e0a:	f04f 0800 	mov.w	r8, #0
 8006e0e:	4605      	mov	r5, r0
 8006e10:	f04f 0900 	mov.w	r9, #0
 8006e14:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8006e18:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006e1a:	781a      	ldrb	r2, [r3, #0]
 8006e1c:	2a2b      	cmp	r2, #43	; 0x2b
 8006e1e:	d04d      	beq.n	8006ebc <_strtod_l+0xd4>
 8006e20:	d83a      	bhi.n	8006e98 <_strtod_l+0xb0>
 8006e22:	2a0d      	cmp	r2, #13
 8006e24:	d833      	bhi.n	8006e8e <_strtod_l+0xa6>
 8006e26:	2a08      	cmp	r2, #8
 8006e28:	d833      	bhi.n	8006e92 <_strtod_l+0xaa>
 8006e2a:	2a00      	cmp	r2, #0
 8006e2c:	d03d      	beq.n	8006eaa <_strtod_l+0xc2>
 8006e2e:	2300      	movs	r3, #0
 8006e30:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e32:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8006e34:	7833      	ldrb	r3, [r6, #0]
 8006e36:	2b30      	cmp	r3, #48	; 0x30
 8006e38:	f040 80b6 	bne.w	8006fa8 <_strtod_l+0x1c0>
 8006e3c:	7873      	ldrb	r3, [r6, #1]
 8006e3e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006e42:	2b58      	cmp	r3, #88	; 0x58
 8006e44:	d16d      	bne.n	8006f22 <_strtod_l+0x13a>
 8006e46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e48:	9301      	str	r3, [sp, #4]
 8006e4a:	ab18      	add	r3, sp, #96	; 0x60
 8006e4c:	9702      	str	r7, [sp, #8]
 8006e4e:	9300      	str	r3, [sp, #0]
 8006e50:	4a91      	ldr	r2, [pc, #580]	; (8007098 <_strtod_l+0x2b0>)
 8006e52:	ab19      	add	r3, sp, #100	; 0x64
 8006e54:	a917      	add	r1, sp, #92	; 0x5c
 8006e56:	4620      	mov	r0, r4
 8006e58:	f001 f9ac 	bl	80081b4 <__gethex>
 8006e5c:	f010 0507 	ands.w	r5, r0, #7
 8006e60:	4607      	mov	r7, r0
 8006e62:	d005      	beq.n	8006e70 <_strtod_l+0x88>
 8006e64:	2d06      	cmp	r5, #6
 8006e66:	d12b      	bne.n	8006ec0 <_strtod_l+0xd8>
 8006e68:	3601      	adds	r6, #1
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	9617      	str	r6, [sp, #92]	; 0x5c
 8006e6e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e70:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	f040 856e 	bne.w	8007954 <_strtod_l+0xb6c>
 8006e78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e7a:	b1e3      	cbz	r3, 8006eb6 <_strtod_l+0xce>
 8006e7c:	ec49 8b17 	vmov	d7, r8, r9
 8006e80:	eeb1 0b47 	vneg.f64	d0, d7
 8006e84:	b01d      	add	sp, #116	; 0x74
 8006e86:	ecbd 8b0c 	vpop	{d8-d13}
 8006e8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e8e:	2a20      	cmp	r2, #32
 8006e90:	d1cd      	bne.n	8006e2e <_strtod_l+0x46>
 8006e92:	3301      	adds	r3, #1
 8006e94:	9317      	str	r3, [sp, #92]	; 0x5c
 8006e96:	e7bf      	b.n	8006e18 <_strtod_l+0x30>
 8006e98:	2a2d      	cmp	r2, #45	; 0x2d
 8006e9a:	d1c8      	bne.n	8006e2e <_strtod_l+0x46>
 8006e9c:	2201      	movs	r2, #1
 8006e9e:	920b      	str	r2, [sp, #44]	; 0x2c
 8006ea0:	1c5a      	adds	r2, r3, #1
 8006ea2:	9217      	str	r2, [sp, #92]	; 0x5c
 8006ea4:	785b      	ldrb	r3, [r3, #1]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d1c3      	bne.n	8006e32 <_strtod_l+0x4a>
 8006eaa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006eac:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	f040 854d 	bne.w	8007950 <_strtod_l+0xb68>
 8006eb6:	ec49 8b10 	vmov	d0, r8, r9
 8006eba:	e7e3      	b.n	8006e84 <_strtod_l+0x9c>
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	e7ee      	b.n	8006e9e <_strtod_l+0xb6>
 8006ec0:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006ec2:	b13a      	cbz	r2, 8006ed4 <_strtod_l+0xec>
 8006ec4:	2135      	movs	r1, #53	; 0x35
 8006ec6:	a81a      	add	r0, sp, #104	; 0x68
 8006ec8:	f002 f96e 	bl	80091a8 <__copybits>
 8006ecc:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006ece:	4620      	mov	r0, r4
 8006ed0:	f001 fd32 	bl	8008938 <_Bfree>
 8006ed4:	3d01      	subs	r5, #1
 8006ed6:	2d05      	cmp	r5, #5
 8006ed8:	d807      	bhi.n	8006eea <_strtod_l+0x102>
 8006eda:	e8df f005 	tbb	[pc, r5]
 8006ede:	0b0e      	.short	0x0b0e
 8006ee0:	030e1d18 	.word	0x030e1d18
 8006ee4:	f04f 0900 	mov.w	r9, #0
 8006ee8:	46c8      	mov	r8, r9
 8006eea:	073b      	lsls	r3, r7, #28
 8006eec:	d5c0      	bpl.n	8006e70 <_strtod_l+0x88>
 8006eee:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8006ef2:	e7bd      	b.n	8006e70 <_strtod_l+0x88>
 8006ef4:	e9dd 891a 	ldrd	r8, r9, [sp, #104]	; 0x68
 8006ef8:	e7f7      	b.n	8006eea <_strtod_l+0x102>
 8006efa:	e9dd 831a 	ldrd	r8, r3, [sp, #104]	; 0x68
 8006efe:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006f00:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006f04:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006f08:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8006f0c:	e7ed      	b.n	8006eea <_strtod_l+0x102>
 8006f0e:	f8df 918c 	ldr.w	r9, [pc, #396]	; 800709c <_strtod_l+0x2b4>
 8006f12:	f04f 0800 	mov.w	r8, #0
 8006f16:	e7e8      	b.n	8006eea <_strtod_l+0x102>
 8006f18:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8006f1c:	f04f 38ff 	mov.w	r8, #4294967295
 8006f20:	e7e3      	b.n	8006eea <_strtod_l+0x102>
 8006f22:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006f24:	1c5a      	adds	r2, r3, #1
 8006f26:	9217      	str	r2, [sp, #92]	; 0x5c
 8006f28:	785b      	ldrb	r3, [r3, #1]
 8006f2a:	2b30      	cmp	r3, #48	; 0x30
 8006f2c:	d0f9      	beq.n	8006f22 <_strtod_l+0x13a>
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d09e      	beq.n	8006e70 <_strtod_l+0x88>
 8006f32:	2301      	movs	r3, #1
 8006f34:	9306      	str	r3, [sp, #24]
 8006f36:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006f38:	930c      	str	r3, [sp, #48]	; 0x30
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	9304      	str	r3, [sp, #16]
 8006f3e:	930a      	str	r3, [sp, #40]	; 0x28
 8006f40:	461e      	mov	r6, r3
 8006f42:	220a      	movs	r2, #10
 8006f44:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006f46:	f890 b000 	ldrb.w	fp, [r0]
 8006f4a:	f1ab 0330 	sub.w	r3, fp, #48	; 0x30
 8006f4e:	b2d9      	uxtb	r1, r3
 8006f50:	2909      	cmp	r1, #9
 8006f52:	d92b      	bls.n	8006fac <_strtod_l+0x1c4>
 8006f54:	9908      	ldr	r1, [sp, #32]
 8006f56:	462a      	mov	r2, r5
 8006f58:	f002 ff17 	bl	8009d8a <strncmp>
 8006f5c:	2800      	cmp	r0, #0
 8006f5e:	d035      	beq.n	8006fcc <_strtod_l+0x1e4>
 8006f60:	2000      	movs	r0, #0
 8006f62:	465a      	mov	r2, fp
 8006f64:	4633      	mov	r3, r6
 8006f66:	4683      	mov	fp, r0
 8006f68:	4601      	mov	r1, r0
 8006f6a:	2a65      	cmp	r2, #101	; 0x65
 8006f6c:	d001      	beq.n	8006f72 <_strtod_l+0x18a>
 8006f6e:	2a45      	cmp	r2, #69	; 0x45
 8006f70:	d118      	bne.n	8006fa4 <_strtod_l+0x1bc>
 8006f72:	b91b      	cbnz	r3, 8006f7c <_strtod_l+0x194>
 8006f74:	9b06      	ldr	r3, [sp, #24]
 8006f76:	4303      	orrs	r3, r0
 8006f78:	d097      	beq.n	8006eaa <_strtod_l+0xc2>
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 8006f80:	f10a 0201 	add.w	r2, sl, #1
 8006f84:	9217      	str	r2, [sp, #92]	; 0x5c
 8006f86:	f89a 2001 	ldrb.w	r2, [sl, #1]
 8006f8a:	2a2b      	cmp	r2, #43	; 0x2b
 8006f8c:	d077      	beq.n	800707e <_strtod_l+0x296>
 8006f8e:	2a2d      	cmp	r2, #45	; 0x2d
 8006f90:	d07d      	beq.n	800708e <_strtod_l+0x2a6>
 8006f92:	f04f 0e00 	mov.w	lr, #0
 8006f96:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8006f9a:	2d09      	cmp	r5, #9
 8006f9c:	f240 8084 	bls.w	80070a8 <_strtod_l+0x2c0>
 8006fa0:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8006fa4:	2500      	movs	r5, #0
 8006fa6:	e09f      	b.n	80070e8 <_strtod_l+0x300>
 8006fa8:	2300      	movs	r3, #0
 8006faa:	e7c3      	b.n	8006f34 <_strtod_l+0x14c>
 8006fac:	2e08      	cmp	r6, #8
 8006fae:	bfd5      	itete	le
 8006fb0:	990a      	ldrle	r1, [sp, #40]	; 0x28
 8006fb2:	9904      	ldrgt	r1, [sp, #16]
 8006fb4:	fb02 3301 	mlale	r3, r2, r1, r3
 8006fb8:	fb02 3301 	mlagt	r3, r2, r1, r3
 8006fbc:	f100 0001 	add.w	r0, r0, #1
 8006fc0:	bfd4      	ite	le
 8006fc2:	930a      	strle	r3, [sp, #40]	; 0x28
 8006fc4:	9304      	strgt	r3, [sp, #16]
 8006fc6:	3601      	adds	r6, #1
 8006fc8:	9017      	str	r0, [sp, #92]	; 0x5c
 8006fca:	e7bb      	b.n	8006f44 <_strtod_l+0x15c>
 8006fcc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006fce:	195a      	adds	r2, r3, r5
 8006fd0:	9217      	str	r2, [sp, #92]	; 0x5c
 8006fd2:	5d5a      	ldrb	r2, [r3, r5]
 8006fd4:	b3ae      	cbz	r6, 8007042 <_strtod_l+0x25a>
 8006fd6:	4683      	mov	fp, r0
 8006fd8:	4633      	mov	r3, r6
 8006fda:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006fde:	2909      	cmp	r1, #9
 8006fe0:	d912      	bls.n	8007008 <_strtod_l+0x220>
 8006fe2:	2101      	movs	r1, #1
 8006fe4:	e7c1      	b.n	8006f6a <_strtod_l+0x182>
 8006fe6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006fe8:	1c5a      	adds	r2, r3, #1
 8006fea:	9217      	str	r2, [sp, #92]	; 0x5c
 8006fec:	785a      	ldrb	r2, [r3, #1]
 8006fee:	3001      	adds	r0, #1
 8006ff0:	2a30      	cmp	r2, #48	; 0x30
 8006ff2:	d0f8      	beq.n	8006fe6 <_strtod_l+0x1fe>
 8006ff4:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006ff8:	2b08      	cmp	r3, #8
 8006ffa:	f200 84b0 	bhi.w	800795e <_strtod_l+0xb76>
 8006ffe:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007000:	930c      	str	r3, [sp, #48]	; 0x30
 8007002:	4683      	mov	fp, r0
 8007004:	2000      	movs	r0, #0
 8007006:	4603      	mov	r3, r0
 8007008:	3a30      	subs	r2, #48	; 0x30
 800700a:	f100 0101 	add.w	r1, r0, #1
 800700e:	d012      	beq.n	8007036 <_strtod_l+0x24e>
 8007010:	448b      	add	fp, r1
 8007012:	eb00 0c03 	add.w	ip, r0, r3
 8007016:	4619      	mov	r1, r3
 8007018:	250a      	movs	r5, #10
 800701a:	4561      	cmp	r1, ip
 800701c:	d113      	bne.n	8007046 <_strtod_l+0x25e>
 800701e:	1819      	adds	r1, r3, r0
 8007020:	2908      	cmp	r1, #8
 8007022:	f103 0301 	add.w	r3, r3, #1
 8007026:	4403      	add	r3, r0
 8007028:	dc1d      	bgt.n	8007066 <_strtod_l+0x27e>
 800702a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800702c:	210a      	movs	r1, #10
 800702e:	fb01 2200 	mla	r2, r1, r0, r2
 8007032:	920a      	str	r2, [sp, #40]	; 0x28
 8007034:	2100      	movs	r1, #0
 8007036:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007038:	1c50      	adds	r0, r2, #1
 800703a:	9017      	str	r0, [sp, #92]	; 0x5c
 800703c:	7852      	ldrb	r2, [r2, #1]
 800703e:	4608      	mov	r0, r1
 8007040:	e7cb      	b.n	8006fda <_strtod_l+0x1f2>
 8007042:	4630      	mov	r0, r6
 8007044:	e7d4      	b.n	8006ff0 <_strtod_l+0x208>
 8007046:	2908      	cmp	r1, #8
 8007048:	dc04      	bgt.n	8007054 <_strtod_l+0x26c>
 800704a:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800704c:	436f      	muls	r7, r5
 800704e:	970a      	str	r7, [sp, #40]	; 0x28
 8007050:	3101      	adds	r1, #1
 8007052:	e7e2      	b.n	800701a <_strtod_l+0x232>
 8007054:	f101 0e01 	add.w	lr, r1, #1
 8007058:	f1be 0f10 	cmp.w	lr, #16
 800705c:	bfde      	ittt	le
 800705e:	9f04      	ldrle	r7, [sp, #16]
 8007060:	436f      	mulle	r7, r5
 8007062:	9704      	strle	r7, [sp, #16]
 8007064:	e7f4      	b.n	8007050 <_strtod_l+0x268>
 8007066:	2b10      	cmp	r3, #16
 8007068:	bfdf      	itttt	le
 800706a:	9804      	ldrle	r0, [sp, #16]
 800706c:	210a      	movle	r1, #10
 800706e:	fb01 2200 	mlale	r2, r1, r0, r2
 8007072:	9204      	strle	r2, [sp, #16]
 8007074:	e7de      	b.n	8007034 <_strtod_l+0x24c>
 8007076:	f04f 0b00 	mov.w	fp, #0
 800707a:	2101      	movs	r1, #1
 800707c:	e77a      	b.n	8006f74 <_strtod_l+0x18c>
 800707e:	f04f 0e00 	mov.w	lr, #0
 8007082:	f10a 0202 	add.w	r2, sl, #2
 8007086:	9217      	str	r2, [sp, #92]	; 0x5c
 8007088:	f89a 2002 	ldrb.w	r2, [sl, #2]
 800708c:	e783      	b.n	8006f96 <_strtod_l+0x1ae>
 800708e:	f04f 0e01 	mov.w	lr, #1
 8007092:	e7f6      	b.n	8007082 <_strtod_l+0x29a>
 8007094:	0800a578 	.word	0x0800a578
 8007098:	0800a344 	.word	0x0800a344
 800709c:	7ff00000 	.word	0x7ff00000
 80070a0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80070a2:	1c55      	adds	r5, r2, #1
 80070a4:	9517      	str	r5, [sp, #92]	; 0x5c
 80070a6:	7852      	ldrb	r2, [r2, #1]
 80070a8:	2a30      	cmp	r2, #48	; 0x30
 80070aa:	d0f9      	beq.n	80070a0 <_strtod_l+0x2b8>
 80070ac:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 80070b0:	2d08      	cmp	r5, #8
 80070b2:	f63f af77 	bhi.w	8006fa4 <_strtod_l+0x1bc>
 80070b6:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 80070ba:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80070bc:	9208      	str	r2, [sp, #32]
 80070be:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80070c0:	1c55      	adds	r5, r2, #1
 80070c2:	9517      	str	r5, [sp, #92]	; 0x5c
 80070c4:	7852      	ldrb	r2, [r2, #1]
 80070c6:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 80070ca:	2f09      	cmp	r7, #9
 80070cc:	d937      	bls.n	800713e <_strtod_l+0x356>
 80070ce:	9f08      	ldr	r7, [sp, #32]
 80070d0:	1bed      	subs	r5, r5, r7
 80070d2:	2d08      	cmp	r5, #8
 80070d4:	f644 651f 	movw	r5, #19999	; 0x4e1f
 80070d8:	dc02      	bgt.n	80070e0 <_strtod_l+0x2f8>
 80070da:	4565      	cmp	r5, ip
 80070dc:	bfa8      	it	ge
 80070de:	4665      	movge	r5, ip
 80070e0:	f1be 0f00 	cmp.w	lr, #0
 80070e4:	d000      	beq.n	80070e8 <_strtod_l+0x300>
 80070e6:	426d      	negs	r5, r5
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d14f      	bne.n	800718c <_strtod_l+0x3a4>
 80070ec:	9b06      	ldr	r3, [sp, #24]
 80070ee:	4303      	orrs	r3, r0
 80070f0:	f47f aebe 	bne.w	8006e70 <_strtod_l+0x88>
 80070f4:	2900      	cmp	r1, #0
 80070f6:	f47f aed8 	bne.w	8006eaa <_strtod_l+0xc2>
 80070fa:	2a69      	cmp	r2, #105	; 0x69
 80070fc:	d027      	beq.n	800714e <_strtod_l+0x366>
 80070fe:	dc24      	bgt.n	800714a <_strtod_l+0x362>
 8007100:	2a49      	cmp	r2, #73	; 0x49
 8007102:	d024      	beq.n	800714e <_strtod_l+0x366>
 8007104:	2a4e      	cmp	r2, #78	; 0x4e
 8007106:	f47f aed0 	bne.w	8006eaa <_strtod_l+0xc2>
 800710a:	499b      	ldr	r1, [pc, #620]	; (8007378 <_strtod_l+0x590>)
 800710c:	a817      	add	r0, sp, #92	; 0x5c
 800710e:	f001 faa9 	bl	8008664 <__match>
 8007112:	2800      	cmp	r0, #0
 8007114:	f43f aec9 	beq.w	8006eaa <_strtod_l+0xc2>
 8007118:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800711a:	781b      	ldrb	r3, [r3, #0]
 800711c:	2b28      	cmp	r3, #40	; 0x28
 800711e:	d12d      	bne.n	800717c <_strtod_l+0x394>
 8007120:	4996      	ldr	r1, [pc, #600]	; (800737c <_strtod_l+0x594>)
 8007122:	aa1a      	add	r2, sp, #104	; 0x68
 8007124:	a817      	add	r0, sp, #92	; 0x5c
 8007126:	f001 fab1 	bl	800868c <__hexnan>
 800712a:	2805      	cmp	r0, #5
 800712c:	d126      	bne.n	800717c <_strtod_l+0x394>
 800712e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007130:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8007134:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007138:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800713c:	e698      	b.n	8006e70 <_strtod_l+0x88>
 800713e:	250a      	movs	r5, #10
 8007140:	fb05 250c 	mla	r5, r5, ip, r2
 8007144:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 8007148:	e7b9      	b.n	80070be <_strtod_l+0x2d6>
 800714a:	2a6e      	cmp	r2, #110	; 0x6e
 800714c:	e7db      	b.n	8007106 <_strtod_l+0x31e>
 800714e:	498c      	ldr	r1, [pc, #560]	; (8007380 <_strtod_l+0x598>)
 8007150:	a817      	add	r0, sp, #92	; 0x5c
 8007152:	f001 fa87 	bl	8008664 <__match>
 8007156:	2800      	cmp	r0, #0
 8007158:	f43f aea7 	beq.w	8006eaa <_strtod_l+0xc2>
 800715c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800715e:	4989      	ldr	r1, [pc, #548]	; (8007384 <_strtod_l+0x59c>)
 8007160:	3b01      	subs	r3, #1
 8007162:	a817      	add	r0, sp, #92	; 0x5c
 8007164:	9317      	str	r3, [sp, #92]	; 0x5c
 8007166:	f001 fa7d 	bl	8008664 <__match>
 800716a:	b910      	cbnz	r0, 8007172 <_strtod_l+0x38a>
 800716c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800716e:	3301      	adds	r3, #1
 8007170:	9317      	str	r3, [sp, #92]	; 0x5c
 8007172:	f8df 9224 	ldr.w	r9, [pc, #548]	; 8007398 <_strtod_l+0x5b0>
 8007176:	f04f 0800 	mov.w	r8, #0
 800717a:	e679      	b.n	8006e70 <_strtod_l+0x88>
 800717c:	4882      	ldr	r0, [pc, #520]	; (8007388 <_strtod_l+0x5a0>)
 800717e:	f002 fda3 	bl	8009cc8 <nan>
 8007182:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007186:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800718a:	e671      	b.n	8006e70 <_strtod_l+0x88>
 800718c:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 8007190:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8007194:	eba5 020b 	sub.w	r2, r5, fp
 8007198:	2e00      	cmp	r6, #0
 800719a:	bf08      	it	eq
 800719c:	461e      	moveq	r6, r3
 800719e:	2b10      	cmp	r3, #16
 80071a0:	ed8d 7b08 	vstr	d7, [sp, #32]
 80071a4:	9206      	str	r2, [sp, #24]
 80071a6:	461a      	mov	r2, r3
 80071a8:	bfa8      	it	ge
 80071aa:	2210      	movge	r2, #16
 80071ac:	2b09      	cmp	r3, #9
 80071ae:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 80071b2:	dd0e      	ble.n	80071d2 <_strtod_l+0x3ea>
 80071b4:	4975      	ldr	r1, [pc, #468]	; (800738c <_strtod_l+0x5a4>)
 80071b6:	eddd 7a04 	vldr	s15, [sp, #16]
 80071ba:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80071be:	ed11 6b12 	vldr	d6, [r1, #-72]	; 0xffffffb8
 80071c2:	ed9d 5b08 	vldr	d5, [sp, #32]
 80071c6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80071ca:	eea5 7b06 	vfma.f64	d7, d5, d6
 80071ce:	ec59 8b17 	vmov	r8, r9, d7
 80071d2:	2b0f      	cmp	r3, #15
 80071d4:	dc37      	bgt.n	8007246 <_strtod_l+0x45e>
 80071d6:	9906      	ldr	r1, [sp, #24]
 80071d8:	2900      	cmp	r1, #0
 80071da:	f43f ae49 	beq.w	8006e70 <_strtod_l+0x88>
 80071de:	dd23      	ble.n	8007228 <_strtod_l+0x440>
 80071e0:	2916      	cmp	r1, #22
 80071e2:	dc0b      	bgt.n	80071fc <_strtod_l+0x414>
 80071e4:	4b69      	ldr	r3, [pc, #420]	; (800738c <_strtod_l+0x5a4>)
 80071e6:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80071ea:	ed93 7b00 	vldr	d7, [r3]
 80071ee:	ec49 8b16 	vmov	d6, r8, r9
 80071f2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80071f6:	ec59 8b17 	vmov	r8, r9, d7
 80071fa:	e639      	b.n	8006e70 <_strtod_l+0x88>
 80071fc:	9806      	ldr	r0, [sp, #24]
 80071fe:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 8007202:	4281      	cmp	r1, r0
 8007204:	db1f      	blt.n	8007246 <_strtod_l+0x45e>
 8007206:	4a61      	ldr	r2, [pc, #388]	; (800738c <_strtod_l+0x5a4>)
 8007208:	f1c3 030f 	rsb	r3, r3, #15
 800720c:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8007210:	ed91 7b00 	vldr	d7, [r1]
 8007214:	ec49 8b16 	vmov	d6, r8, r9
 8007218:	1ac3      	subs	r3, r0, r3
 800721a:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800721e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007222:	ed92 6b00 	vldr	d6, [r2]
 8007226:	e7e4      	b.n	80071f2 <_strtod_l+0x40a>
 8007228:	9906      	ldr	r1, [sp, #24]
 800722a:	3116      	adds	r1, #22
 800722c:	db0b      	blt.n	8007246 <_strtod_l+0x45e>
 800722e:	4b57      	ldr	r3, [pc, #348]	; (800738c <_strtod_l+0x5a4>)
 8007230:	ebab 0505 	sub.w	r5, fp, r5
 8007234:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8007238:	ed95 7b00 	vldr	d7, [r5]
 800723c:	ec49 8b16 	vmov	d6, r8, r9
 8007240:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8007244:	e7d7      	b.n	80071f6 <_strtod_l+0x40e>
 8007246:	9906      	ldr	r1, [sp, #24]
 8007248:	1a9a      	subs	r2, r3, r2
 800724a:	440a      	add	r2, r1
 800724c:	2a00      	cmp	r2, #0
 800724e:	dd74      	ble.n	800733a <_strtod_l+0x552>
 8007250:	f012 000f 	ands.w	r0, r2, #15
 8007254:	d00a      	beq.n	800726c <_strtod_l+0x484>
 8007256:	494d      	ldr	r1, [pc, #308]	; (800738c <_strtod_l+0x5a4>)
 8007258:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800725c:	ed91 7b00 	vldr	d7, [r1]
 8007260:	ec49 8b16 	vmov	d6, r8, r9
 8007264:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007268:	ec59 8b17 	vmov	r8, r9, d7
 800726c:	f032 020f 	bics.w	r2, r2, #15
 8007270:	d04f      	beq.n	8007312 <_strtod_l+0x52a>
 8007272:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 8007276:	dd22      	ble.n	80072be <_strtod_l+0x4d6>
 8007278:	2500      	movs	r5, #0
 800727a:	462e      	mov	r6, r5
 800727c:	950a      	str	r5, [sp, #40]	; 0x28
 800727e:	462f      	mov	r7, r5
 8007280:	2322      	movs	r3, #34	; 0x22
 8007282:	f8df 9114 	ldr.w	r9, [pc, #276]	; 8007398 <_strtod_l+0x5b0>
 8007286:	6023      	str	r3, [r4, #0]
 8007288:	f04f 0800 	mov.w	r8, #0
 800728c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800728e:	2b00      	cmp	r3, #0
 8007290:	f43f adee 	beq.w	8006e70 <_strtod_l+0x88>
 8007294:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007296:	4620      	mov	r0, r4
 8007298:	f001 fb4e 	bl	8008938 <_Bfree>
 800729c:	4639      	mov	r1, r7
 800729e:	4620      	mov	r0, r4
 80072a0:	f001 fb4a 	bl	8008938 <_Bfree>
 80072a4:	4631      	mov	r1, r6
 80072a6:	4620      	mov	r0, r4
 80072a8:	f001 fb46 	bl	8008938 <_Bfree>
 80072ac:	990a      	ldr	r1, [sp, #40]	; 0x28
 80072ae:	4620      	mov	r0, r4
 80072b0:	f001 fb42 	bl	8008938 <_Bfree>
 80072b4:	4629      	mov	r1, r5
 80072b6:	4620      	mov	r0, r4
 80072b8:	f001 fb3e 	bl	8008938 <_Bfree>
 80072bc:	e5d8      	b.n	8006e70 <_strtod_l+0x88>
 80072be:	e9cd 8904 	strd	r8, r9, [sp, #16]
 80072c2:	2000      	movs	r0, #0
 80072c4:	4f32      	ldr	r7, [pc, #200]	; (8007390 <_strtod_l+0x5a8>)
 80072c6:	1112      	asrs	r2, r2, #4
 80072c8:	4601      	mov	r1, r0
 80072ca:	2a01      	cmp	r2, #1
 80072cc:	dc24      	bgt.n	8007318 <_strtod_l+0x530>
 80072ce:	b108      	cbz	r0, 80072d4 <_strtod_l+0x4ec>
 80072d0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80072d4:	4a2e      	ldr	r2, [pc, #184]	; (8007390 <_strtod_l+0x5a8>)
 80072d6:	482f      	ldr	r0, [pc, #188]	; (8007394 <_strtod_l+0x5ac>)
 80072d8:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 80072dc:	ed91 7b00 	vldr	d7, [r1]
 80072e0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80072e4:	ec49 8b16 	vmov	d6, r8, r9
 80072e8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80072ec:	ed8d 7b04 	vstr	d7, [sp, #16]
 80072f0:	9905      	ldr	r1, [sp, #20]
 80072f2:	4a29      	ldr	r2, [pc, #164]	; (8007398 <_strtod_l+0x5b0>)
 80072f4:	400a      	ands	r2, r1
 80072f6:	4282      	cmp	r2, r0
 80072f8:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80072fc:	d8bc      	bhi.n	8007278 <_strtod_l+0x490>
 80072fe:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8007302:	4282      	cmp	r2, r0
 8007304:	bf86      	itte	hi
 8007306:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800739c <_strtod_l+0x5b4>
 800730a:	f04f 38ff 	movhi.w	r8, #4294967295
 800730e:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 8007312:	2200      	movs	r2, #0
 8007314:	9204      	str	r2, [sp, #16]
 8007316:	e07f      	b.n	8007418 <_strtod_l+0x630>
 8007318:	f012 0f01 	tst.w	r2, #1
 800731c:	d00a      	beq.n	8007334 <_strtod_l+0x54c>
 800731e:	eb07 00c1 	add.w	r0, r7, r1, lsl #3
 8007322:	ed90 7b00 	vldr	d7, [r0]
 8007326:	ed9d 6b04 	vldr	d6, [sp, #16]
 800732a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800732e:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007332:	2001      	movs	r0, #1
 8007334:	3101      	adds	r1, #1
 8007336:	1052      	asrs	r2, r2, #1
 8007338:	e7c7      	b.n	80072ca <_strtod_l+0x4e2>
 800733a:	d0ea      	beq.n	8007312 <_strtod_l+0x52a>
 800733c:	4252      	negs	r2, r2
 800733e:	f012 000f 	ands.w	r0, r2, #15
 8007342:	d00a      	beq.n	800735a <_strtod_l+0x572>
 8007344:	4911      	ldr	r1, [pc, #68]	; (800738c <_strtod_l+0x5a4>)
 8007346:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800734a:	ed91 7b00 	vldr	d7, [r1]
 800734e:	ec49 8b16 	vmov	d6, r8, r9
 8007352:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8007356:	ec59 8b17 	vmov	r8, r9, d7
 800735a:	1112      	asrs	r2, r2, #4
 800735c:	d0d9      	beq.n	8007312 <_strtod_l+0x52a>
 800735e:	2a1f      	cmp	r2, #31
 8007360:	dd1e      	ble.n	80073a0 <_strtod_l+0x5b8>
 8007362:	2500      	movs	r5, #0
 8007364:	462e      	mov	r6, r5
 8007366:	950a      	str	r5, [sp, #40]	; 0x28
 8007368:	462f      	mov	r7, r5
 800736a:	2322      	movs	r3, #34	; 0x22
 800736c:	f04f 0800 	mov.w	r8, #0
 8007370:	f04f 0900 	mov.w	r9, #0
 8007374:	6023      	str	r3, [r4, #0]
 8007376:	e789      	b.n	800728c <_strtod_l+0x4a4>
 8007378:	0800a341 	.word	0x0800a341
 800737c:	0800a358 	.word	0x0800a358
 8007380:	0800a338 	.word	0x0800a338
 8007384:	0800a33b 	.word	0x0800a33b
 8007388:	0800a772 	.word	0x0800a772
 800738c:	0800a630 	.word	0x0800a630
 8007390:	0800a608 	.word	0x0800a608
 8007394:	7ca00000 	.word	0x7ca00000
 8007398:	7ff00000 	.word	0x7ff00000
 800739c:	7fefffff 	.word	0x7fefffff
 80073a0:	f012 0110 	ands.w	r1, r2, #16
 80073a4:	bf18      	it	ne
 80073a6:	216a      	movne	r1, #106	; 0x6a
 80073a8:	e9cd 8908 	strd	r8, r9, [sp, #32]
 80073ac:	9104      	str	r1, [sp, #16]
 80073ae:	49c0      	ldr	r1, [pc, #768]	; (80076b0 <_strtod_l+0x8c8>)
 80073b0:	2000      	movs	r0, #0
 80073b2:	07d7      	lsls	r7, r2, #31
 80073b4:	d508      	bpl.n	80073c8 <_strtod_l+0x5e0>
 80073b6:	ed9d 6b08 	vldr	d6, [sp, #32]
 80073ba:	ed91 7b00 	vldr	d7, [r1]
 80073be:	ee26 7b07 	vmul.f64	d7, d6, d7
 80073c2:	ed8d 7b08 	vstr	d7, [sp, #32]
 80073c6:	2001      	movs	r0, #1
 80073c8:	1052      	asrs	r2, r2, #1
 80073ca:	f101 0108 	add.w	r1, r1, #8
 80073ce:	d1f0      	bne.n	80073b2 <_strtod_l+0x5ca>
 80073d0:	b108      	cbz	r0, 80073d6 <_strtod_l+0x5ee>
 80073d2:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 80073d6:	9a04      	ldr	r2, [sp, #16]
 80073d8:	b1ba      	cbz	r2, 800740a <_strtod_l+0x622>
 80073da:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80073de:	f1c2 026b 	rsb	r2, r2, #107	; 0x6b
 80073e2:	2a00      	cmp	r2, #0
 80073e4:	4649      	mov	r1, r9
 80073e6:	dd10      	ble.n	800740a <_strtod_l+0x622>
 80073e8:	2a1f      	cmp	r2, #31
 80073ea:	f340 8132 	ble.w	8007652 <_strtod_l+0x86a>
 80073ee:	2a34      	cmp	r2, #52	; 0x34
 80073f0:	bfde      	ittt	le
 80073f2:	3a20      	suble	r2, #32
 80073f4:	f04f 30ff 	movle.w	r0, #4294967295
 80073f8:	fa00 f202 	lslle.w	r2, r0, r2
 80073fc:	f04f 0800 	mov.w	r8, #0
 8007400:	bfcc      	ite	gt
 8007402:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8007406:	ea02 0901 	andle.w	r9, r2, r1
 800740a:	ec49 8b17 	vmov	d7, r8, r9
 800740e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007412:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007416:	d0a4      	beq.n	8007362 <_strtod_l+0x57a>
 8007418:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800741a:	9200      	str	r2, [sp, #0]
 800741c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800741e:	4632      	mov	r2, r6
 8007420:	4620      	mov	r0, r4
 8007422:	f001 faf5 	bl	8008a10 <__s2b>
 8007426:	900a      	str	r0, [sp, #40]	; 0x28
 8007428:	2800      	cmp	r0, #0
 800742a:	f43f af25 	beq.w	8007278 <_strtod_l+0x490>
 800742e:	9b06      	ldr	r3, [sp, #24]
 8007430:	ebab 0505 	sub.w	r5, fp, r5
 8007434:	2b00      	cmp	r3, #0
 8007436:	bfb4      	ite	lt
 8007438:	462b      	movlt	r3, r5
 800743a:	2300      	movge	r3, #0
 800743c:	930c      	str	r3, [sp, #48]	; 0x30
 800743e:	9b06      	ldr	r3, [sp, #24]
 8007440:	ed9f 9b95 	vldr	d9, [pc, #596]	; 8007698 <_strtod_l+0x8b0>
 8007444:	ed9f ab96 	vldr	d10, [pc, #600]	; 80076a0 <_strtod_l+0x8b8>
 8007448:	ed9f bb97 	vldr	d11, [pc, #604]	; 80076a8 <_strtod_l+0x8c0>
 800744c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007450:	2500      	movs	r5, #0
 8007452:	9312      	str	r3, [sp, #72]	; 0x48
 8007454:	462e      	mov	r6, r5
 8007456:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007458:	4620      	mov	r0, r4
 800745a:	6859      	ldr	r1, [r3, #4]
 800745c:	f001 fa2c 	bl	80088b8 <_Balloc>
 8007460:	4607      	mov	r7, r0
 8007462:	2800      	cmp	r0, #0
 8007464:	f43f af0c 	beq.w	8007280 <_strtod_l+0x498>
 8007468:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800746a:	691a      	ldr	r2, [r3, #16]
 800746c:	3202      	adds	r2, #2
 800746e:	f103 010c 	add.w	r1, r3, #12
 8007472:	0092      	lsls	r2, r2, #2
 8007474:	300c      	adds	r0, #12
 8007476:	f7ff fbdb 	bl	8006c30 <memcpy>
 800747a:	ec49 8b10 	vmov	d0, r8, r9
 800747e:	aa1a      	add	r2, sp, #104	; 0x68
 8007480:	a919      	add	r1, sp, #100	; 0x64
 8007482:	4620      	mov	r0, r4
 8007484:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8007488:	f001 fdfe 	bl	8009088 <__d2b>
 800748c:	9018      	str	r0, [sp, #96]	; 0x60
 800748e:	2800      	cmp	r0, #0
 8007490:	f43f aef6 	beq.w	8007280 <_strtod_l+0x498>
 8007494:	2101      	movs	r1, #1
 8007496:	4620      	mov	r0, r4
 8007498:	f001 fb54 	bl	8008b44 <__i2b>
 800749c:	4606      	mov	r6, r0
 800749e:	2800      	cmp	r0, #0
 80074a0:	f43f aeee 	beq.w	8007280 <_strtod_l+0x498>
 80074a4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80074a6:	991a      	ldr	r1, [sp, #104]	; 0x68
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	bfab      	itete	ge
 80074ac:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80074ae:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80074b0:	f8dd a048 	ldrge.w	sl, [sp, #72]	; 0x48
 80074b4:	f8dd b030 	ldrlt.w	fp, [sp, #48]	; 0x30
 80074b8:	bfac      	ite	ge
 80074ba:	eb03 0b02 	addge.w	fp, r3, r2
 80074be:	eba2 0a03 	sublt.w	sl, r2, r3
 80074c2:	9a04      	ldr	r2, [sp, #16]
 80074c4:	1a9b      	subs	r3, r3, r2
 80074c6:	440b      	add	r3, r1
 80074c8:	4a7a      	ldr	r2, [pc, #488]	; (80076b4 <_strtod_l+0x8cc>)
 80074ca:	3b01      	subs	r3, #1
 80074cc:	4293      	cmp	r3, r2
 80074ce:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 80074d2:	f280 80d1 	bge.w	8007678 <_strtod_l+0x890>
 80074d6:	1ad2      	subs	r2, r2, r3
 80074d8:	2a1f      	cmp	r2, #31
 80074da:	eba1 0102 	sub.w	r1, r1, r2
 80074de:	f04f 0001 	mov.w	r0, #1
 80074e2:	f300 80bd 	bgt.w	8007660 <_strtod_l+0x878>
 80074e6:	fa00 f302 	lsl.w	r3, r0, r2
 80074ea:	930e      	str	r3, [sp, #56]	; 0x38
 80074ec:	2300      	movs	r3, #0
 80074ee:	930d      	str	r3, [sp, #52]	; 0x34
 80074f0:	eb0b 0301 	add.w	r3, fp, r1
 80074f4:	9a04      	ldr	r2, [sp, #16]
 80074f6:	459b      	cmp	fp, r3
 80074f8:	448a      	add	sl, r1
 80074fa:	4492      	add	sl, r2
 80074fc:	465a      	mov	r2, fp
 80074fe:	bfa8      	it	ge
 8007500:	461a      	movge	r2, r3
 8007502:	4552      	cmp	r2, sl
 8007504:	bfa8      	it	ge
 8007506:	4652      	movge	r2, sl
 8007508:	2a00      	cmp	r2, #0
 800750a:	bfc2      	ittt	gt
 800750c:	1a9b      	subgt	r3, r3, r2
 800750e:	ebaa 0a02 	subgt.w	sl, sl, r2
 8007512:	ebab 0b02 	subgt.w	fp, fp, r2
 8007516:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007518:	2a00      	cmp	r2, #0
 800751a:	dd18      	ble.n	800754e <_strtod_l+0x766>
 800751c:	4631      	mov	r1, r6
 800751e:	4620      	mov	r0, r4
 8007520:	9315      	str	r3, [sp, #84]	; 0x54
 8007522:	f001 fbcb 	bl	8008cbc <__pow5mult>
 8007526:	4606      	mov	r6, r0
 8007528:	2800      	cmp	r0, #0
 800752a:	f43f aea9 	beq.w	8007280 <_strtod_l+0x498>
 800752e:	4601      	mov	r1, r0
 8007530:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007532:	4620      	mov	r0, r4
 8007534:	f001 fb1c 	bl	8008b70 <__multiply>
 8007538:	9014      	str	r0, [sp, #80]	; 0x50
 800753a:	2800      	cmp	r0, #0
 800753c:	f43f aea0 	beq.w	8007280 <_strtod_l+0x498>
 8007540:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007542:	4620      	mov	r0, r4
 8007544:	f001 f9f8 	bl	8008938 <_Bfree>
 8007548:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800754a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800754c:	9218      	str	r2, [sp, #96]	; 0x60
 800754e:	2b00      	cmp	r3, #0
 8007550:	f300 8097 	bgt.w	8007682 <_strtod_l+0x89a>
 8007554:	9b06      	ldr	r3, [sp, #24]
 8007556:	2b00      	cmp	r3, #0
 8007558:	dd08      	ble.n	800756c <_strtod_l+0x784>
 800755a:	4639      	mov	r1, r7
 800755c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800755e:	4620      	mov	r0, r4
 8007560:	f001 fbac 	bl	8008cbc <__pow5mult>
 8007564:	4607      	mov	r7, r0
 8007566:	2800      	cmp	r0, #0
 8007568:	f43f ae8a 	beq.w	8007280 <_strtod_l+0x498>
 800756c:	f1ba 0f00 	cmp.w	sl, #0
 8007570:	dd08      	ble.n	8007584 <_strtod_l+0x79c>
 8007572:	4639      	mov	r1, r7
 8007574:	4652      	mov	r2, sl
 8007576:	4620      	mov	r0, r4
 8007578:	f001 fbfa 	bl	8008d70 <__lshift>
 800757c:	4607      	mov	r7, r0
 800757e:	2800      	cmp	r0, #0
 8007580:	f43f ae7e 	beq.w	8007280 <_strtod_l+0x498>
 8007584:	f1bb 0f00 	cmp.w	fp, #0
 8007588:	dd08      	ble.n	800759c <_strtod_l+0x7b4>
 800758a:	4631      	mov	r1, r6
 800758c:	465a      	mov	r2, fp
 800758e:	4620      	mov	r0, r4
 8007590:	f001 fbee 	bl	8008d70 <__lshift>
 8007594:	4606      	mov	r6, r0
 8007596:	2800      	cmp	r0, #0
 8007598:	f43f ae72 	beq.w	8007280 <_strtod_l+0x498>
 800759c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800759e:	463a      	mov	r2, r7
 80075a0:	4620      	mov	r0, r4
 80075a2:	f001 fc6d 	bl	8008e80 <__mdiff>
 80075a6:	4605      	mov	r5, r0
 80075a8:	2800      	cmp	r0, #0
 80075aa:	f43f ae69 	beq.w	8007280 <_strtod_l+0x498>
 80075ae:	2300      	movs	r3, #0
 80075b0:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 80075b4:	60c3      	str	r3, [r0, #12]
 80075b6:	4631      	mov	r1, r6
 80075b8:	f001 fc46 	bl	8008e48 <__mcmp>
 80075bc:	2800      	cmp	r0, #0
 80075be:	da7f      	bge.n	80076c0 <_strtod_l+0x8d8>
 80075c0:	ea5a 0308 	orrs.w	r3, sl, r8
 80075c4:	f040 80a5 	bne.w	8007712 <_strtod_l+0x92a>
 80075c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	f040 80a0 	bne.w	8007712 <_strtod_l+0x92a>
 80075d2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80075d6:	0d1b      	lsrs	r3, r3, #20
 80075d8:	051b      	lsls	r3, r3, #20
 80075da:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80075de:	f240 8098 	bls.w	8007712 <_strtod_l+0x92a>
 80075e2:	696b      	ldr	r3, [r5, #20]
 80075e4:	b91b      	cbnz	r3, 80075ee <_strtod_l+0x806>
 80075e6:	692b      	ldr	r3, [r5, #16]
 80075e8:	2b01      	cmp	r3, #1
 80075ea:	f340 8092 	ble.w	8007712 <_strtod_l+0x92a>
 80075ee:	4629      	mov	r1, r5
 80075f0:	2201      	movs	r2, #1
 80075f2:	4620      	mov	r0, r4
 80075f4:	f001 fbbc 	bl	8008d70 <__lshift>
 80075f8:	4631      	mov	r1, r6
 80075fa:	4605      	mov	r5, r0
 80075fc:	f001 fc24 	bl	8008e48 <__mcmp>
 8007600:	2800      	cmp	r0, #0
 8007602:	f340 8086 	ble.w	8007712 <_strtod_l+0x92a>
 8007606:	9904      	ldr	r1, [sp, #16]
 8007608:	4a2b      	ldr	r2, [pc, #172]	; (80076b8 <_strtod_l+0x8d0>)
 800760a:	464b      	mov	r3, r9
 800760c:	2900      	cmp	r1, #0
 800760e:	f000 80a1 	beq.w	8007754 <_strtod_l+0x96c>
 8007612:	ea02 0109 	and.w	r1, r2, r9
 8007616:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800761a:	f300 809b 	bgt.w	8007754 <_strtod_l+0x96c>
 800761e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007622:	f77f aea2 	ble.w	800736a <_strtod_l+0x582>
 8007626:	4a25      	ldr	r2, [pc, #148]	; (80076bc <_strtod_l+0x8d4>)
 8007628:	2300      	movs	r3, #0
 800762a:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 800762e:	ed9d 6b10 	vldr	d6, [sp, #64]	; 0x40
 8007632:	ec49 8b17 	vmov	d7, r8, r9
 8007636:	ee27 7b06 	vmul.f64	d7, d7, d6
 800763a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800763e:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8007642:	4313      	orrs	r3, r2
 8007644:	bf08      	it	eq
 8007646:	2322      	moveq	r3, #34	; 0x22
 8007648:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800764c:	bf08      	it	eq
 800764e:	6023      	streq	r3, [r4, #0]
 8007650:	e620      	b.n	8007294 <_strtod_l+0x4ac>
 8007652:	f04f 31ff 	mov.w	r1, #4294967295
 8007656:	fa01 f202 	lsl.w	r2, r1, r2
 800765a:	ea02 0808 	and.w	r8, r2, r8
 800765e:	e6d4      	b.n	800740a <_strtod_l+0x622>
 8007660:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 8007664:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8007668:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 800766c:	33e2      	adds	r3, #226	; 0xe2
 800766e:	fa00 f303 	lsl.w	r3, r0, r3
 8007672:	e9cd 300d 	strd	r3, r0, [sp, #52]	; 0x34
 8007676:	e73b      	b.n	80074f0 <_strtod_l+0x708>
 8007678:	2000      	movs	r0, #0
 800767a:	2301      	movs	r3, #1
 800767c:	e9cd 030d 	strd	r0, r3, [sp, #52]	; 0x34
 8007680:	e736      	b.n	80074f0 <_strtod_l+0x708>
 8007682:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007684:	461a      	mov	r2, r3
 8007686:	4620      	mov	r0, r4
 8007688:	f001 fb72 	bl	8008d70 <__lshift>
 800768c:	9018      	str	r0, [sp, #96]	; 0x60
 800768e:	2800      	cmp	r0, #0
 8007690:	f47f af60 	bne.w	8007554 <_strtod_l+0x76c>
 8007694:	e5f4      	b.n	8007280 <_strtod_l+0x498>
 8007696:	bf00      	nop
 8007698:	94a03595 	.word	0x94a03595
 800769c:	3fcfffff 	.word	0x3fcfffff
 80076a0:	94a03595 	.word	0x94a03595
 80076a4:	3fdfffff 	.word	0x3fdfffff
 80076a8:	35afe535 	.word	0x35afe535
 80076ac:	3fe00000 	.word	0x3fe00000
 80076b0:	0800a370 	.word	0x0800a370
 80076b4:	fffffc02 	.word	0xfffffc02
 80076b8:	7ff00000 	.word	0x7ff00000
 80076bc:	39500000 	.word	0x39500000
 80076c0:	46cb      	mov	fp, r9
 80076c2:	d165      	bne.n	8007790 <_strtod_l+0x9a8>
 80076c4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80076c8:	f1ba 0f00 	cmp.w	sl, #0
 80076cc:	d02a      	beq.n	8007724 <_strtod_l+0x93c>
 80076ce:	4aaa      	ldr	r2, [pc, #680]	; (8007978 <_strtod_l+0xb90>)
 80076d0:	4293      	cmp	r3, r2
 80076d2:	d12b      	bne.n	800772c <_strtod_l+0x944>
 80076d4:	9b04      	ldr	r3, [sp, #16]
 80076d6:	4641      	mov	r1, r8
 80076d8:	b1fb      	cbz	r3, 800771a <_strtod_l+0x932>
 80076da:	4aa8      	ldr	r2, [pc, #672]	; (800797c <_strtod_l+0xb94>)
 80076dc:	ea09 0202 	and.w	r2, r9, r2
 80076e0:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80076e4:	f04f 30ff 	mov.w	r0, #4294967295
 80076e8:	d81a      	bhi.n	8007720 <_strtod_l+0x938>
 80076ea:	0d12      	lsrs	r2, r2, #20
 80076ec:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80076f0:	fa00 f303 	lsl.w	r3, r0, r3
 80076f4:	4299      	cmp	r1, r3
 80076f6:	d119      	bne.n	800772c <_strtod_l+0x944>
 80076f8:	4ba1      	ldr	r3, [pc, #644]	; (8007980 <_strtod_l+0xb98>)
 80076fa:	459b      	cmp	fp, r3
 80076fc:	d102      	bne.n	8007704 <_strtod_l+0x91c>
 80076fe:	3101      	adds	r1, #1
 8007700:	f43f adbe 	beq.w	8007280 <_strtod_l+0x498>
 8007704:	4b9d      	ldr	r3, [pc, #628]	; (800797c <_strtod_l+0xb94>)
 8007706:	ea0b 0303 	and.w	r3, fp, r3
 800770a:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800770e:	f04f 0800 	mov.w	r8, #0
 8007712:	9b04      	ldr	r3, [sp, #16]
 8007714:	2b00      	cmp	r3, #0
 8007716:	d186      	bne.n	8007626 <_strtod_l+0x83e>
 8007718:	e5bc      	b.n	8007294 <_strtod_l+0x4ac>
 800771a:	f04f 33ff 	mov.w	r3, #4294967295
 800771e:	e7e9      	b.n	80076f4 <_strtod_l+0x90c>
 8007720:	4603      	mov	r3, r0
 8007722:	e7e7      	b.n	80076f4 <_strtod_l+0x90c>
 8007724:	ea53 0308 	orrs.w	r3, r3, r8
 8007728:	f43f af6d 	beq.w	8007606 <_strtod_l+0x81e>
 800772c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800772e:	b1db      	cbz	r3, 8007768 <_strtod_l+0x980>
 8007730:	ea13 0f0b 	tst.w	r3, fp
 8007734:	d0ed      	beq.n	8007712 <_strtod_l+0x92a>
 8007736:	9a04      	ldr	r2, [sp, #16]
 8007738:	4640      	mov	r0, r8
 800773a:	4649      	mov	r1, r9
 800773c:	f1ba 0f00 	cmp.w	sl, #0
 8007740:	d016      	beq.n	8007770 <_strtod_l+0x988>
 8007742:	f7ff fb37 	bl	8006db4 <sulp>
 8007746:	ed9d 7b08 	vldr	d7, [sp, #32]
 800774a:	ee37 7b00 	vadd.f64	d7, d7, d0
 800774e:	ec59 8b17 	vmov	r8, r9, d7
 8007752:	e7de      	b.n	8007712 <_strtod_l+0x92a>
 8007754:	4013      	ands	r3, r2
 8007756:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800775a:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800775e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8007762:	f04f 38ff 	mov.w	r8, #4294967295
 8007766:	e7d4      	b.n	8007712 <_strtod_l+0x92a>
 8007768:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800776a:	ea13 0f08 	tst.w	r3, r8
 800776e:	e7e1      	b.n	8007734 <_strtod_l+0x94c>
 8007770:	f7ff fb20 	bl	8006db4 <sulp>
 8007774:	ed9d 7b08 	vldr	d7, [sp, #32]
 8007778:	ee37 7b40 	vsub.f64	d7, d7, d0
 800777c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007780:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007784:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007788:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 800778c:	d1c1      	bne.n	8007712 <_strtod_l+0x92a>
 800778e:	e5ec      	b.n	800736a <_strtod_l+0x582>
 8007790:	4631      	mov	r1, r6
 8007792:	4628      	mov	r0, r5
 8007794:	f001 fcd4 	bl	8009140 <__ratio>
 8007798:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 800779c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80077a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80077a4:	d867      	bhi.n	8007876 <_strtod_l+0xa8e>
 80077a6:	f1ba 0f00 	cmp.w	sl, #0
 80077aa:	d044      	beq.n	8007836 <_strtod_l+0xa4e>
 80077ac:	4b75      	ldr	r3, [pc, #468]	; (8007984 <_strtod_l+0xb9c>)
 80077ae:	2200      	movs	r2, #0
 80077b0:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 80077b4:	4971      	ldr	r1, [pc, #452]	; (800797c <_strtod_l+0xb94>)
 80077b6:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 8007990 <_strtod_l+0xba8>
 80077ba:	ea0b 0001 	and.w	r0, fp, r1
 80077be:	4560      	cmp	r0, ip
 80077c0:	900d      	str	r0, [sp, #52]	; 0x34
 80077c2:	f040 808b 	bne.w	80078dc <_strtod_l+0xaf4>
 80077c6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80077ca:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 80077ce:	ec49 8b10 	vmov	d0, r8, r9
 80077d2:	ec43 2b1c 	vmov	d12, r2, r3
 80077d6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80077da:	f001 fbd9 	bl	8008f90 <__ulp>
 80077de:	ec49 8b1d 	vmov	d13, r8, r9
 80077e2:	eeac db00 	vfma.f64	d13, d12, d0
 80077e6:	ed8d db0e 	vstr	d13, [sp, #56]	; 0x38
 80077ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80077ec:	4963      	ldr	r1, [pc, #396]	; (800797c <_strtod_l+0xb94>)
 80077ee:	4a66      	ldr	r2, [pc, #408]	; (8007988 <_strtod_l+0xba0>)
 80077f0:	4019      	ands	r1, r3
 80077f2:	4291      	cmp	r1, r2
 80077f4:	e9dd 890e 	ldrd	r8, r9, [sp, #56]	; 0x38
 80077f8:	d947      	bls.n	800788a <_strtod_l+0xaa2>
 80077fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077fc:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007800:	4293      	cmp	r3, r2
 8007802:	d103      	bne.n	800780c <_strtod_l+0xa24>
 8007804:	9b08      	ldr	r3, [sp, #32]
 8007806:	3301      	adds	r3, #1
 8007808:	f43f ad3a 	beq.w	8007280 <_strtod_l+0x498>
 800780c:	f8df 9170 	ldr.w	r9, [pc, #368]	; 8007980 <_strtod_l+0xb98>
 8007810:	f04f 38ff 	mov.w	r8, #4294967295
 8007814:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007816:	4620      	mov	r0, r4
 8007818:	f001 f88e 	bl	8008938 <_Bfree>
 800781c:	4639      	mov	r1, r7
 800781e:	4620      	mov	r0, r4
 8007820:	f001 f88a 	bl	8008938 <_Bfree>
 8007824:	4631      	mov	r1, r6
 8007826:	4620      	mov	r0, r4
 8007828:	f001 f886 	bl	8008938 <_Bfree>
 800782c:	4629      	mov	r1, r5
 800782e:	4620      	mov	r0, r4
 8007830:	f001 f882 	bl	8008938 <_Bfree>
 8007834:	e60f      	b.n	8007456 <_strtod_l+0x66e>
 8007836:	f1b8 0f00 	cmp.w	r8, #0
 800783a:	d112      	bne.n	8007862 <_strtod_l+0xa7a>
 800783c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007840:	b9b3      	cbnz	r3, 8007870 <_strtod_l+0xa88>
 8007842:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8007846:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800784a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800784e:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 8007852:	d401      	bmi.n	8007858 <_strtod_l+0xa70>
 8007854:	ee20 8b08 	vmul.f64	d8, d0, d8
 8007858:	eeb1 7b48 	vneg.f64	d7, d8
 800785c:	ec53 2b17 	vmov	r2, r3, d7
 8007860:	e7a8      	b.n	80077b4 <_strtod_l+0x9cc>
 8007862:	f1b8 0f01 	cmp.w	r8, #1
 8007866:	d103      	bne.n	8007870 <_strtod_l+0xa88>
 8007868:	f1b9 0f00 	cmp.w	r9, #0
 800786c:	f43f ad7d 	beq.w	800736a <_strtod_l+0x582>
 8007870:	4b46      	ldr	r3, [pc, #280]	; (800798c <_strtod_l+0xba4>)
 8007872:	2200      	movs	r2, #0
 8007874:	e79c      	b.n	80077b0 <_strtod_l+0x9c8>
 8007876:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 800787a:	ee20 8b08 	vmul.f64	d8, d0, d8
 800787e:	f1ba 0f00 	cmp.w	sl, #0
 8007882:	d0e9      	beq.n	8007858 <_strtod_l+0xa70>
 8007884:	ec53 2b18 	vmov	r2, r3, d8
 8007888:	e794      	b.n	80077b4 <_strtod_l+0x9cc>
 800788a:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800788e:	9b04      	ldr	r3, [sp, #16]
 8007890:	2b00      	cmp	r3, #0
 8007892:	d1bf      	bne.n	8007814 <_strtod_l+0xa2c>
 8007894:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007898:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800789a:	0d1b      	lsrs	r3, r3, #20
 800789c:	051b      	lsls	r3, r3, #20
 800789e:	429a      	cmp	r2, r3
 80078a0:	d1b8      	bne.n	8007814 <_strtod_l+0xa2c>
 80078a2:	ec51 0b18 	vmov	r0, r1, d8
 80078a6:	f7f8 ff07 	bl	80006b8 <__aeabi_d2lz>
 80078aa:	f7f8 febf 	bl	800062c <__aeabi_l2d>
 80078ae:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80078b2:	ec41 0b17 	vmov	d7, r0, r1
 80078b6:	ea43 0308 	orr.w	r3, r3, r8
 80078ba:	ea53 030a 	orrs.w	r3, r3, sl
 80078be:	ee38 8b47 	vsub.f64	d8, d8, d7
 80078c2:	d03e      	beq.n	8007942 <_strtod_l+0xb5a>
 80078c4:	eeb4 8bca 	vcmpe.f64	d8, d10
 80078c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078cc:	f53f ace2 	bmi.w	8007294 <_strtod_l+0x4ac>
 80078d0:	eeb4 8bcb 	vcmpe.f64	d8, d11
 80078d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078d8:	dd9c      	ble.n	8007814 <_strtod_l+0xa2c>
 80078da:	e4db      	b.n	8007294 <_strtod_l+0x4ac>
 80078dc:	9904      	ldr	r1, [sp, #16]
 80078de:	b301      	cbz	r1, 8007922 <_strtod_l+0xb3a>
 80078e0:	990d      	ldr	r1, [sp, #52]	; 0x34
 80078e2:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 80078e6:	d81c      	bhi.n	8007922 <_strtod_l+0xb3a>
 80078e8:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8007970 <_strtod_l+0xb88>
 80078ec:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80078f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078f4:	d811      	bhi.n	800791a <_strtod_l+0xb32>
 80078f6:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 80078fa:	ee18 3a10 	vmov	r3, s16
 80078fe:	2b01      	cmp	r3, #1
 8007900:	bf38      	it	cc
 8007902:	2301      	movcc	r3, #1
 8007904:	ee08 3a10 	vmov	s16, r3
 8007908:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800790c:	f1ba 0f00 	cmp.w	sl, #0
 8007910:	d114      	bne.n	800793c <_strtod_l+0xb54>
 8007912:	eeb1 7b48 	vneg.f64	d7, d8
 8007916:	ec53 2b17 	vmov	r2, r3, d7
 800791a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800791c:	f103 61d6 	add.w	r1, r3, #112197632	; 0x6b00000
 8007920:	1a0b      	subs	r3, r1, r0
 8007922:	ed9d 0b08 	vldr	d0, [sp, #32]
 8007926:	ec43 2b1c 	vmov	d12, r2, r3
 800792a:	f001 fb31 	bl	8008f90 <__ulp>
 800792e:	ed9d 7b08 	vldr	d7, [sp, #32]
 8007932:	eeac 7b00 	vfma.f64	d7, d12, d0
 8007936:	ec59 8b17 	vmov	r8, r9, d7
 800793a:	e7a8      	b.n	800788e <_strtod_l+0xaa6>
 800793c:	ec53 2b18 	vmov	r2, r3, d8
 8007940:	e7eb      	b.n	800791a <_strtod_l+0xb32>
 8007942:	eeb4 8bc9 	vcmpe.f64	d8, d9
 8007946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800794a:	f57f af63 	bpl.w	8007814 <_strtod_l+0xa2c>
 800794e:	e4a1      	b.n	8007294 <_strtod_l+0x4ac>
 8007950:	2300      	movs	r3, #0
 8007952:	930b      	str	r3, [sp, #44]	; 0x2c
 8007954:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007956:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007958:	6013      	str	r3, [r2, #0]
 800795a:	f7ff ba8d 	b.w	8006e78 <_strtod_l+0x90>
 800795e:	2a65      	cmp	r2, #101	; 0x65
 8007960:	f43f ab89 	beq.w	8007076 <_strtod_l+0x28e>
 8007964:	2a45      	cmp	r2, #69	; 0x45
 8007966:	f43f ab86 	beq.w	8007076 <_strtod_l+0x28e>
 800796a:	2101      	movs	r1, #1
 800796c:	f7ff bbbe 	b.w	80070ec <_strtod_l+0x304>
 8007970:	ffc00000 	.word	0xffc00000
 8007974:	41dfffff 	.word	0x41dfffff
 8007978:	000fffff 	.word	0x000fffff
 800797c:	7ff00000 	.word	0x7ff00000
 8007980:	7fefffff 	.word	0x7fefffff
 8007984:	3ff00000 	.word	0x3ff00000
 8007988:	7c9fffff 	.word	0x7c9fffff
 800798c:	bff00000 	.word	0xbff00000
 8007990:	7fe00000 	.word	0x7fe00000
 8007994:	00000000 	.word	0x00000000

08007998 <strtof>:
 8007998:	b510      	push	{r4, lr}
 800799a:	4c1d      	ldr	r4, [pc, #116]	; (8007a10 <strtof+0x78>)
 800799c:	4b1d      	ldr	r3, [pc, #116]	; (8007a14 <strtof+0x7c>)
 800799e:	460a      	mov	r2, r1
 80079a0:	4601      	mov	r1, r0
 80079a2:	6820      	ldr	r0, [r4, #0]
 80079a4:	f7ff fa20 	bl	8006de8 <_strtod_l>
 80079a8:	eeb4 0b40 	vcmp.f64	d0, d0
 80079ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079b0:	eeb0 7b40 	vmov.f64	d7, d0
 80079b4:	d70d      	bvc.n	80079d2 <strtof+0x3a>
 80079b6:	ee17 3a90 	vmov	r3, s15
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	4816      	ldr	r0, [pc, #88]	; (8007a18 <strtof+0x80>)
 80079be:	da04      	bge.n	80079ca <strtof+0x32>
 80079c0:	f002 f99a 	bl	8009cf8 <nanf>
 80079c4:	eeb1 0a40 	vneg.f32	s0, s0
 80079c8:	bd10      	pop	{r4, pc}
 80079ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079ce:	f002 b993 	b.w	8009cf8 <nanf>
 80079d2:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80079d6:	eddf 6a11 	vldr	s13, [pc, #68]	; 8007a1c <strtof+0x84>
 80079da:	eeb0 6ac0 	vabs.f32	s12, s0
 80079de:	eeb4 6a66 	vcmp.f32	s12, s13
 80079e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079e6:	ddef      	ble.n	80079c8 <strtof+0x30>
 80079e8:	eeb0 7bc7 	vabs.f64	d7, d7
 80079ec:	ed9f 6b06 	vldr	d6, [pc, #24]	; 8007a08 <strtof+0x70>
 80079f0:	eeb4 7b46 	vcmp.f64	d7, d6
 80079f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079f8:	bfde      	ittt	le
 80079fa:	6823      	ldrle	r3, [r4, #0]
 80079fc:	2222      	movle	r2, #34	; 0x22
 80079fe:	601a      	strle	r2, [r3, #0]
 8007a00:	e7e2      	b.n	80079c8 <strtof+0x30>
 8007a02:	bf00      	nop
 8007a04:	f3af 8000 	nop.w
 8007a08:	ffffffff 	.word	0xffffffff
 8007a0c:	7fefffff 	.word	0x7fefffff
 8007a10:	20000010 	.word	0x20000010
 8007a14:	20000078 	.word	0x20000078
 8007a18:	0800a772 	.word	0x0800a772
 8007a1c:	7f7fffff 	.word	0x7f7fffff

08007a20 <__strtok_r>:
 8007a20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a22:	b908      	cbnz	r0, 8007a28 <__strtok_r+0x8>
 8007a24:	6810      	ldr	r0, [r2, #0]
 8007a26:	b188      	cbz	r0, 8007a4c <__strtok_r+0x2c>
 8007a28:	4604      	mov	r4, r0
 8007a2a:	4620      	mov	r0, r4
 8007a2c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8007a30:	460f      	mov	r7, r1
 8007a32:	f817 6b01 	ldrb.w	r6, [r7], #1
 8007a36:	b91e      	cbnz	r6, 8007a40 <__strtok_r+0x20>
 8007a38:	b965      	cbnz	r5, 8007a54 <__strtok_r+0x34>
 8007a3a:	6015      	str	r5, [r2, #0]
 8007a3c:	4628      	mov	r0, r5
 8007a3e:	e005      	b.n	8007a4c <__strtok_r+0x2c>
 8007a40:	42b5      	cmp	r5, r6
 8007a42:	d1f6      	bne.n	8007a32 <__strtok_r+0x12>
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d1f0      	bne.n	8007a2a <__strtok_r+0xa>
 8007a48:	6014      	str	r4, [r2, #0]
 8007a4a:	7003      	strb	r3, [r0, #0]
 8007a4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a4e:	461c      	mov	r4, r3
 8007a50:	e00c      	b.n	8007a6c <__strtok_r+0x4c>
 8007a52:	b915      	cbnz	r5, 8007a5a <__strtok_r+0x3a>
 8007a54:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007a58:	460e      	mov	r6, r1
 8007a5a:	f816 5b01 	ldrb.w	r5, [r6], #1
 8007a5e:	42ab      	cmp	r3, r5
 8007a60:	d1f7      	bne.n	8007a52 <__strtok_r+0x32>
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d0f3      	beq.n	8007a4e <__strtok_r+0x2e>
 8007a66:	2300      	movs	r3, #0
 8007a68:	f804 3c01 	strb.w	r3, [r4, #-1]
 8007a6c:	6014      	str	r4, [r2, #0]
 8007a6e:	e7ed      	b.n	8007a4c <__strtok_r+0x2c>

08007a70 <strtok_r>:
 8007a70:	2301      	movs	r3, #1
 8007a72:	f7ff bfd5 	b.w	8007a20 <__strtok_r>
	...

08007a78 <_strtoul_l.isra.0>:
 8007a78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007a7c:	4e3b      	ldr	r6, [pc, #236]	; (8007b6c <_strtoul_l.isra.0+0xf4>)
 8007a7e:	4686      	mov	lr, r0
 8007a80:	468c      	mov	ip, r1
 8007a82:	4660      	mov	r0, ip
 8007a84:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8007a88:	5da5      	ldrb	r5, [r4, r6]
 8007a8a:	f015 0508 	ands.w	r5, r5, #8
 8007a8e:	d1f8      	bne.n	8007a82 <_strtoul_l.isra.0+0xa>
 8007a90:	2c2d      	cmp	r4, #45	; 0x2d
 8007a92:	d134      	bne.n	8007afe <_strtoul_l.isra.0+0x86>
 8007a94:	f89c 4000 	ldrb.w	r4, [ip]
 8007a98:	f04f 0801 	mov.w	r8, #1
 8007a9c:	f100 0c02 	add.w	ip, r0, #2
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d05e      	beq.n	8007b62 <_strtoul_l.isra.0+0xea>
 8007aa4:	2b10      	cmp	r3, #16
 8007aa6:	d10c      	bne.n	8007ac2 <_strtoul_l.isra.0+0x4a>
 8007aa8:	2c30      	cmp	r4, #48	; 0x30
 8007aaa:	d10a      	bne.n	8007ac2 <_strtoul_l.isra.0+0x4a>
 8007aac:	f89c 0000 	ldrb.w	r0, [ip]
 8007ab0:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8007ab4:	2858      	cmp	r0, #88	; 0x58
 8007ab6:	d14f      	bne.n	8007b58 <_strtoul_l.isra.0+0xe0>
 8007ab8:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8007abc:	2310      	movs	r3, #16
 8007abe:	f10c 0c02 	add.w	ip, ip, #2
 8007ac2:	f04f 37ff 	mov.w	r7, #4294967295
 8007ac6:	2500      	movs	r5, #0
 8007ac8:	fbb7 f7f3 	udiv	r7, r7, r3
 8007acc:	fb03 f907 	mul.w	r9, r3, r7
 8007ad0:	ea6f 0909 	mvn.w	r9, r9
 8007ad4:	4628      	mov	r0, r5
 8007ad6:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8007ada:	2e09      	cmp	r6, #9
 8007adc:	d818      	bhi.n	8007b10 <_strtoul_l.isra.0+0x98>
 8007ade:	4634      	mov	r4, r6
 8007ae0:	42a3      	cmp	r3, r4
 8007ae2:	dd24      	ble.n	8007b2e <_strtoul_l.isra.0+0xb6>
 8007ae4:	2d00      	cmp	r5, #0
 8007ae6:	db1f      	blt.n	8007b28 <_strtoul_l.isra.0+0xb0>
 8007ae8:	4287      	cmp	r7, r0
 8007aea:	d31d      	bcc.n	8007b28 <_strtoul_l.isra.0+0xb0>
 8007aec:	d101      	bne.n	8007af2 <_strtoul_l.isra.0+0x7a>
 8007aee:	45a1      	cmp	r9, r4
 8007af0:	db1a      	blt.n	8007b28 <_strtoul_l.isra.0+0xb0>
 8007af2:	fb00 4003 	mla	r0, r0, r3, r4
 8007af6:	2501      	movs	r5, #1
 8007af8:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8007afc:	e7eb      	b.n	8007ad6 <_strtoul_l.isra.0+0x5e>
 8007afe:	2c2b      	cmp	r4, #43	; 0x2b
 8007b00:	bf08      	it	eq
 8007b02:	f89c 4000 	ldrbeq.w	r4, [ip]
 8007b06:	46a8      	mov	r8, r5
 8007b08:	bf08      	it	eq
 8007b0a:	f100 0c02 	addeq.w	ip, r0, #2
 8007b0e:	e7c7      	b.n	8007aa0 <_strtoul_l.isra.0+0x28>
 8007b10:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8007b14:	2e19      	cmp	r6, #25
 8007b16:	d801      	bhi.n	8007b1c <_strtoul_l.isra.0+0xa4>
 8007b18:	3c37      	subs	r4, #55	; 0x37
 8007b1a:	e7e1      	b.n	8007ae0 <_strtoul_l.isra.0+0x68>
 8007b1c:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8007b20:	2e19      	cmp	r6, #25
 8007b22:	d804      	bhi.n	8007b2e <_strtoul_l.isra.0+0xb6>
 8007b24:	3c57      	subs	r4, #87	; 0x57
 8007b26:	e7db      	b.n	8007ae0 <_strtoul_l.isra.0+0x68>
 8007b28:	f04f 35ff 	mov.w	r5, #4294967295
 8007b2c:	e7e4      	b.n	8007af8 <_strtoul_l.isra.0+0x80>
 8007b2e:	2d00      	cmp	r5, #0
 8007b30:	da07      	bge.n	8007b42 <_strtoul_l.isra.0+0xca>
 8007b32:	2322      	movs	r3, #34	; 0x22
 8007b34:	f8ce 3000 	str.w	r3, [lr]
 8007b38:	f04f 30ff 	mov.w	r0, #4294967295
 8007b3c:	b942      	cbnz	r2, 8007b50 <_strtoul_l.isra.0+0xd8>
 8007b3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007b42:	f1b8 0f00 	cmp.w	r8, #0
 8007b46:	d000      	beq.n	8007b4a <_strtoul_l.isra.0+0xd2>
 8007b48:	4240      	negs	r0, r0
 8007b4a:	2a00      	cmp	r2, #0
 8007b4c:	d0f7      	beq.n	8007b3e <_strtoul_l.isra.0+0xc6>
 8007b4e:	b10d      	cbz	r5, 8007b54 <_strtoul_l.isra.0+0xdc>
 8007b50:	f10c 31ff 	add.w	r1, ip, #4294967295
 8007b54:	6011      	str	r1, [r2, #0]
 8007b56:	e7f2      	b.n	8007b3e <_strtoul_l.isra.0+0xc6>
 8007b58:	2430      	movs	r4, #48	; 0x30
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d1b1      	bne.n	8007ac2 <_strtoul_l.isra.0+0x4a>
 8007b5e:	2308      	movs	r3, #8
 8007b60:	e7af      	b.n	8007ac2 <_strtoul_l.isra.0+0x4a>
 8007b62:	2c30      	cmp	r4, #48	; 0x30
 8007b64:	d0a2      	beq.n	8007aac <_strtoul_l.isra.0+0x34>
 8007b66:	230a      	movs	r3, #10
 8007b68:	e7ab      	b.n	8007ac2 <_strtoul_l.isra.0+0x4a>
 8007b6a:	bf00      	nop
 8007b6c:	0800a399 	.word	0x0800a399

08007b70 <strtoul>:
 8007b70:	4613      	mov	r3, r2
 8007b72:	460a      	mov	r2, r1
 8007b74:	4601      	mov	r1, r0
 8007b76:	4802      	ldr	r0, [pc, #8]	; (8007b80 <strtoul+0x10>)
 8007b78:	6800      	ldr	r0, [r0, #0]
 8007b7a:	f7ff bf7d 	b.w	8007a78 <_strtoul_l.isra.0>
 8007b7e:	bf00      	nop
 8007b80:	20000010 	.word	0x20000010

08007b84 <_vsniprintf_r>:
 8007b84:	b530      	push	{r4, r5, lr}
 8007b86:	1e14      	subs	r4, r2, #0
 8007b88:	4605      	mov	r5, r0
 8007b8a:	b09b      	sub	sp, #108	; 0x6c
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	da05      	bge.n	8007b9c <_vsniprintf_r+0x18>
 8007b90:	238b      	movs	r3, #139	; 0x8b
 8007b92:	602b      	str	r3, [r5, #0]
 8007b94:	f04f 30ff 	mov.w	r0, #4294967295
 8007b98:	b01b      	add	sp, #108	; 0x6c
 8007b9a:	bd30      	pop	{r4, r5, pc}
 8007b9c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007ba0:	f8ad 300c 	strh.w	r3, [sp, #12]
 8007ba4:	bf14      	ite	ne
 8007ba6:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007baa:	4623      	moveq	r3, r4
 8007bac:	9302      	str	r3, [sp, #8]
 8007bae:	9305      	str	r3, [sp, #20]
 8007bb0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007bb4:	9100      	str	r1, [sp, #0]
 8007bb6:	9104      	str	r1, [sp, #16]
 8007bb8:	f8ad 300e 	strh.w	r3, [sp, #14]
 8007bbc:	4602      	mov	r2, r0
 8007bbe:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007bc0:	4669      	mov	r1, sp
 8007bc2:	4628      	mov	r0, r5
 8007bc4:	f001 fc4a 	bl	800945c <_svfiprintf_r>
 8007bc8:	1c43      	adds	r3, r0, #1
 8007bca:	bfbc      	itt	lt
 8007bcc:	238b      	movlt	r3, #139	; 0x8b
 8007bce:	602b      	strlt	r3, [r5, #0]
 8007bd0:	2c00      	cmp	r4, #0
 8007bd2:	d0e1      	beq.n	8007b98 <_vsniprintf_r+0x14>
 8007bd4:	9b00      	ldr	r3, [sp, #0]
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	701a      	strb	r2, [r3, #0]
 8007bda:	e7dd      	b.n	8007b98 <_vsniprintf_r+0x14>

08007bdc <vsniprintf>:
 8007bdc:	b507      	push	{r0, r1, r2, lr}
 8007bde:	9300      	str	r3, [sp, #0]
 8007be0:	4613      	mov	r3, r2
 8007be2:	460a      	mov	r2, r1
 8007be4:	4601      	mov	r1, r0
 8007be6:	4803      	ldr	r0, [pc, #12]	; (8007bf4 <vsniprintf+0x18>)
 8007be8:	6800      	ldr	r0, [r0, #0]
 8007bea:	f7ff ffcb 	bl	8007b84 <_vsniprintf_r>
 8007bee:	b003      	add	sp, #12
 8007bf0:	f85d fb04 	ldr.w	pc, [sp], #4
 8007bf4:	20000010 	.word	0x20000010

08007bf8 <__swbuf_r>:
 8007bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bfa:	460e      	mov	r6, r1
 8007bfc:	4614      	mov	r4, r2
 8007bfe:	4605      	mov	r5, r0
 8007c00:	b118      	cbz	r0, 8007c0a <__swbuf_r+0x12>
 8007c02:	6983      	ldr	r3, [r0, #24]
 8007c04:	b90b      	cbnz	r3, 8007c0a <__swbuf_r+0x12>
 8007c06:	f000 f9d1 	bl	8007fac <__sinit>
 8007c0a:	4b21      	ldr	r3, [pc, #132]	; (8007c90 <__swbuf_r+0x98>)
 8007c0c:	429c      	cmp	r4, r3
 8007c0e:	d12b      	bne.n	8007c68 <__swbuf_r+0x70>
 8007c10:	686c      	ldr	r4, [r5, #4]
 8007c12:	69a3      	ldr	r3, [r4, #24]
 8007c14:	60a3      	str	r3, [r4, #8]
 8007c16:	89a3      	ldrh	r3, [r4, #12]
 8007c18:	071a      	lsls	r2, r3, #28
 8007c1a:	d52f      	bpl.n	8007c7c <__swbuf_r+0x84>
 8007c1c:	6923      	ldr	r3, [r4, #16]
 8007c1e:	b36b      	cbz	r3, 8007c7c <__swbuf_r+0x84>
 8007c20:	6923      	ldr	r3, [r4, #16]
 8007c22:	6820      	ldr	r0, [r4, #0]
 8007c24:	1ac0      	subs	r0, r0, r3
 8007c26:	6963      	ldr	r3, [r4, #20]
 8007c28:	b2f6      	uxtb	r6, r6
 8007c2a:	4283      	cmp	r3, r0
 8007c2c:	4637      	mov	r7, r6
 8007c2e:	dc04      	bgt.n	8007c3a <__swbuf_r+0x42>
 8007c30:	4621      	mov	r1, r4
 8007c32:	4628      	mov	r0, r5
 8007c34:	f000 f926 	bl	8007e84 <_fflush_r>
 8007c38:	bb30      	cbnz	r0, 8007c88 <__swbuf_r+0x90>
 8007c3a:	68a3      	ldr	r3, [r4, #8]
 8007c3c:	3b01      	subs	r3, #1
 8007c3e:	60a3      	str	r3, [r4, #8]
 8007c40:	6823      	ldr	r3, [r4, #0]
 8007c42:	1c5a      	adds	r2, r3, #1
 8007c44:	6022      	str	r2, [r4, #0]
 8007c46:	701e      	strb	r6, [r3, #0]
 8007c48:	6963      	ldr	r3, [r4, #20]
 8007c4a:	3001      	adds	r0, #1
 8007c4c:	4283      	cmp	r3, r0
 8007c4e:	d004      	beq.n	8007c5a <__swbuf_r+0x62>
 8007c50:	89a3      	ldrh	r3, [r4, #12]
 8007c52:	07db      	lsls	r3, r3, #31
 8007c54:	d506      	bpl.n	8007c64 <__swbuf_r+0x6c>
 8007c56:	2e0a      	cmp	r6, #10
 8007c58:	d104      	bne.n	8007c64 <__swbuf_r+0x6c>
 8007c5a:	4621      	mov	r1, r4
 8007c5c:	4628      	mov	r0, r5
 8007c5e:	f000 f911 	bl	8007e84 <_fflush_r>
 8007c62:	b988      	cbnz	r0, 8007c88 <__swbuf_r+0x90>
 8007c64:	4638      	mov	r0, r7
 8007c66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c68:	4b0a      	ldr	r3, [pc, #40]	; (8007c94 <__swbuf_r+0x9c>)
 8007c6a:	429c      	cmp	r4, r3
 8007c6c:	d101      	bne.n	8007c72 <__swbuf_r+0x7a>
 8007c6e:	68ac      	ldr	r4, [r5, #8]
 8007c70:	e7cf      	b.n	8007c12 <__swbuf_r+0x1a>
 8007c72:	4b09      	ldr	r3, [pc, #36]	; (8007c98 <__swbuf_r+0xa0>)
 8007c74:	429c      	cmp	r4, r3
 8007c76:	bf08      	it	eq
 8007c78:	68ec      	ldreq	r4, [r5, #12]
 8007c7a:	e7ca      	b.n	8007c12 <__swbuf_r+0x1a>
 8007c7c:	4621      	mov	r1, r4
 8007c7e:	4628      	mov	r0, r5
 8007c80:	f000 f80c 	bl	8007c9c <__swsetup_r>
 8007c84:	2800      	cmp	r0, #0
 8007c86:	d0cb      	beq.n	8007c20 <__swbuf_r+0x28>
 8007c88:	f04f 37ff 	mov.w	r7, #4294967295
 8007c8c:	e7ea      	b.n	8007c64 <__swbuf_r+0x6c>
 8007c8e:	bf00      	nop
 8007c90:	0800a4bc 	.word	0x0800a4bc
 8007c94:	0800a4dc 	.word	0x0800a4dc
 8007c98:	0800a49c 	.word	0x0800a49c

08007c9c <__swsetup_r>:
 8007c9c:	4b32      	ldr	r3, [pc, #200]	; (8007d68 <__swsetup_r+0xcc>)
 8007c9e:	b570      	push	{r4, r5, r6, lr}
 8007ca0:	681d      	ldr	r5, [r3, #0]
 8007ca2:	4606      	mov	r6, r0
 8007ca4:	460c      	mov	r4, r1
 8007ca6:	b125      	cbz	r5, 8007cb2 <__swsetup_r+0x16>
 8007ca8:	69ab      	ldr	r3, [r5, #24]
 8007caa:	b913      	cbnz	r3, 8007cb2 <__swsetup_r+0x16>
 8007cac:	4628      	mov	r0, r5
 8007cae:	f000 f97d 	bl	8007fac <__sinit>
 8007cb2:	4b2e      	ldr	r3, [pc, #184]	; (8007d6c <__swsetup_r+0xd0>)
 8007cb4:	429c      	cmp	r4, r3
 8007cb6:	d10f      	bne.n	8007cd8 <__swsetup_r+0x3c>
 8007cb8:	686c      	ldr	r4, [r5, #4]
 8007cba:	89a3      	ldrh	r3, [r4, #12]
 8007cbc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007cc0:	0719      	lsls	r1, r3, #28
 8007cc2:	d42c      	bmi.n	8007d1e <__swsetup_r+0x82>
 8007cc4:	06dd      	lsls	r5, r3, #27
 8007cc6:	d411      	bmi.n	8007cec <__swsetup_r+0x50>
 8007cc8:	2309      	movs	r3, #9
 8007cca:	6033      	str	r3, [r6, #0]
 8007ccc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007cd0:	81a3      	strh	r3, [r4, #12]
 8007cd2:	f04f 30ff 	mov.w	r0, #4294967295
 8007cd6:	e03e      	b.n	8007d56 <__swsetup_r+0xba>
 8007cd8:	4b25      	ldr	r3, [pc, #148]	; (8007d70 <__swsetup_r+0xd4>)
 8007cda:	429c      	cmp	r4, r3
 8007cdc:	d101      	bne.n	8007ce2 <__swsetup_r+0x46>
 8007cde:	68ac      	ldr	r4, [r5, #8]
 8007ce0:	e7eb      	b.n	8007cba <__swsetup_r+0x1e>
 8007ce2:	4b24      	ldr	r3, [pc, #144]	; (8007d74 <__swsetup_r+0xd8>)
 8007ce4:	429c      	cmp	r4, r3
 8007ce6:	bf08      	it	eq
 8007ce8:	68ec      	ldreq	r4, [r5, #12]
 8007cea:	e7e6      	b.n	8007cba <__swsetup_r+0x1e>
 8007cec:	0758      	lsls	r0, r3, #29
 8007cee:	d512      	bpl.n	8007d16 <__swsetup_r+0x7a>
 8007cf0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007cf2:	b141      	cbz	r1, 8007d06 <__swsetup_r+0x6a>
 8007cf4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007cf8:	4299      	cmp	r1, r3
 8007cfa:	d002      	beq.n	8007d02 <__swsetup_r+0x66>
 8007cfc:	4630      	mov	r0, r6
 8007cfe:	f001 faa7 	bl	8009250 <_free_r>
 8007d02:	2300      	movs	r3, #0
 8007d04:	6363      	str	r3, [r4, #52]	; 0x34
 8007d06:	89a3      	ldrh	r3, [r4, #12]
 8007d08:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007d0c:	81a3      	strh	r3, [r4, #12]
 8007d0e:	2300      	movs	r3, #0
 8007d10:	6063      	str	r3, [r4, #4]
 8007d12:	6923      	ldr	r3, [r4, #16]
 8007d14:	6023      	str	r3, [r4, #0]
 8007d16:	89a3      	ldrh	r3, [r4, #12]
 8007d18:	f043 0308 	orr.w	r3, r3, #8
 8007d1c:	81a3      	strh	r3, [r4, #12]
 8007d1e:	6923      	ldr	r3, [r4, #16]
 8007d20:	b94b      	cbnz	r3, 8007d36 <__swsetup_r+0x9a>
 8007d22:	89a3      	ldrh	r3, [r4, #12]
 8007d24:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007d28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d2c:	d003      	beq.n	8007d36 <__swsetup_r+0x9a>
 8007d2e:	4621      	mov	r1, r4
 8007d30:	4630      	mov	r0, r6
 8007d32:	f000 fd6f 	bl	8008814 <__smakebuf_r>
 8007d36:	89a0      	ldrh	r0, [r4, #12]
 8007d38:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007d3c:	f010 0301 	ands.w	r3, r0, #1
 8007d40:	d00a      	beq.n	8007d58 <__swsetup_r+0xbc>
 8007d42:	2300      	movs	r3, #0
 8007d44:	60a3      	str	r3, [r4, #8]
 8007d46:	6963      	ldr	r3, [r4, #20]
 8007d48:	425b      	negs	r3, r3
 8007d4a:	61a3      	str	r3, [r4, #24]
 8007d4c:	6923      	ldr	r3, [r4, #16]
 8007d4e:	b943      	cbnz	r3, 8007d62 <__swsetup_r+0xc6>
 8007d50:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007d54:	d1ba      	bne.n	8007ccc <__swsetup_r+0x30>
 8007d56:	bd70      	pop	{r4, r5, r6, pc}
 8007d58:	0781      	lsls	r1, r0, #30
 8007d5a:	bf58      	it	pl
 8007d5c:	6963      	ldrpl	r3, [r4, #20]
 8007d5e:	60a3      	str	r3, [r4, #8]
 8007d60:	e7f4      	b.n	8007d4c <__swsetup_r+0xb0>
 8007d62:	2000      	movs	r0, #0
 8007d64:	e7f7      	b.n	8007d56 <__swsetup_r+0xba>
 8007d66:	bf00      	nop
 8007d68:	20000010 	.word	0x20000010
 8007d6c:	0800a4bc 	.word	0x0800a4bc
 8007d70:	0800a4dc 	.word	0x0800a4dc
 8007d74:	0800a49c 	.word	0x0800a49c

08007d78 <__sflush_r>:
 8007d78:	898a      	ldrh	r2, [r1, #12]
 8007d7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d7e:	4605      	mov	r5, r0
 8007d80:	0710      	lsls	r0, r2, #28
 8007d82:	460c      	mov	r4, r1
 8007d84:	d458      	bmi.n	8007e38 <__sflush_r+0xc0>
 8007d86:	684b      	ldr	r3, [r1, #4]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	dc05      	bgt.n	8007d98 <__sflush_r+0x20>
 8007d8c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	dc02      	bgt.n	8007d98 <__sflush_r+0x20>
 8007d92:	2000      	movs	r0, #0
 8007d94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d98:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007d9a:	2e00      	cmp	r6, #0
 8007d9c:	d0f9      	beq.n	8007d92 <__sflush_r+0x1a>
 8007d9e:	2300      	movs	r3, #0
 8007da0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007da4:	682f      	ldr	r7, [r5, #0]
 8007da6:	602b      	str	r3, [r5, #0]
 8007da8:	d032      	beq.n	8007e10 <__sflush_r+0x98>
 8007daa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007dac:	89a3      	ldrh	r3, [r4, #12]
 8007dae:	075a      	lsls	r2, r3, #29
 8007db0:	d505      	bpl.n	8007dbe <__sflush_r+0x46>
 8007db2:	6863      	ldr	r3, [r4, #4]
 8007db4:	1ac0      	subs	r0, r0, r3
 8007db6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007db8:	b10b      	cbz	r3, 8007dbe <__sflush_r+0x46>
 8007dba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007dbc:	1ac0      	subs	r0, r0, r3
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	4602      	mov	r2, r0
 8007dc2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007dc4:	6a21      	ldr	r1, [r4, #32]
 8007dc6:	4628      	mov	r0, r5
 8007dc8:	47b0      	blx	r6
 8007dca:	1c43      	adds	r3, r0, #1
 8007dcc:	89a3      	ldrh	r3, [r4, #12]
 8007dce:	d106      	bne.n	8007dde <__sflush_r+0x66>
 8007dd0:	6829      	ldr	r1, [r5, #0]
 8007dd2:	291d      	cmp	r1, #29
 8007dd4:	d82c      	bhi.n	8007e30 <__sflush_r+0xb8>
 8007dd6:	4a2a      	ldr	r2, [pc, #168]	; (8007e80 <__sflush_r+0x108>)
 8007dd8:	40ca      	lsrs	r2, r1
 8007dda:	07d6      	lsls	r6, r2, #31
 8007ddc:	d528      	bpl.n	8007e30 <__sflush_r+0xb8>
 8007dde:	2200      	movs	r2, #0
 8007de0:	6062      	str	r2, [r4, #4]
 8007de2:	04d9      	lsls	r1, r3, #19
 8007de4:	6922      	ldr	r2, [r4, #16]
 8007de6:	6022      	str	r2, [r4, #0]
 8007de8:	d504      	bpl.n	8007df4 <__sflush_r+0x7c>
 8007dea:	1c42      	adds	r2, r0, #1
 8007dec:	d101      	bne.n	8007df2 <__sflush_r+0x7a>
 8007dee:	682b      	ldr	r3, [r5, #0]
 8007df0:	b903      	cbnz	r3, 8007df4 <__sflush_r+0x7c>
 8007df2:	6560      	str	r0, [r4, #84]	; 0x54
 8007df4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007df6:	602f      	str	r7, [r5, #0]
 8007df8:	2900      	cmp	r1, #0
 8007dfa:	d0ca      	beq.n	8007d92 <__sflush_r+0x1a>
 8007dfc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007e00:	4299      	cmp	r1, r3
 8007e02:	d002      	beq.n	8007e0a <__sflush_r+0x92>
 8007e04:	4628      	mov	r0, r5
 8007e06:	f001 fa23 	bl	8009250 <_free_r>
 8007e0a:	2000      	movs	r0, #0
 8007e0c:	6360      	str	r0, [r4, #52]	; 0x34
 8007e0e:	e7c1      	b.n	8007d94 <__sflush_r+0x1c>
 8007e10:	6a21      	ldr	r1, [r4, #32]
 8007e12:	2301      	movs	r3, #1
 8007e14:	4628      	mov	r0, r5
 8007e16:	47b0      	blx	r6
 8007e18:	1c41      	adds	r1, r0, #1
 8007e1a:	d1c7      	bne.n	8007dac <__sflush_r+0x34>
 8007e1c:	682b      	ldr	r3, [r5, #0]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d0c4      	beq.n	8007dac <__sflush_r+0x34>
 8007e22:	2b1d      	cmp	r3, #29
 8007e24:	d001      	beq.n	8007e2a <__sflush_r+0xb2>
 8007e26:	2b16      	cmp	r3, #22
 8007e28:	d101      	bne.n	8007e2e <__sflush_r+0xb6>
 8007e2a:	602f      	str	r7, [r5, #0]
 8007e2c:	e7b1      	b.n	8007d92 <__sflush_r+0x1a>
 8007e2e:	89a3      	ldrh	r3, [r4, #12]
 8007e30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e34:	81a3      	strh	r3, [r4, #12]
 8007e36:	e7ad      	b.n	8007d94 <__sflush_r+0x1c>
 8007e38:	690f      	ldr	r7, [r1, #16]
 8007e3a:	2f00      	cmp	r7, #0
 8007e3c:	d0a9      	beq.n	8007d92 <__sflush_r+0x1a>
 8007e3e:	0793      	lsls	r3, r2, #30
 8007e40:	680e      	ldr	r6, [r1, #0]
 8007e42:	bf08      	it	eq
 8007e44:	694b      	ldreq	r3, [r1, #20]
 8007e46:	600f      	str	r7, [r1, #0]
 8007e48:	bf18      	it	ne
 8007e4a:	2300      	movne	r3, #0
 8007e4c:	eba6 0807 	sub.w	r8, r6, r7
 8007e50:	608b      	str	r3, [r1, #8]
 8007e52:	f1b8 0f00 	cmp.w	r8, #0
 8007e56:	dd9c      	ble.n	8007d92 <__sflush_r+0x1a>
 8007e58:	6a21      	ldr	r1, [r4, #32]
 8007e5a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007e5c:	4643      	mov	r3, r8
 8007e5e:	463a      	mov	r2, r7
 8007e60:	4628      	mov	r0, r5
 8007e62:	47b0      	blx	r6
 8007e64:	2800      	cmp	r0, #0
 8007e66:	dc06      	bgt.n	8007e76 <__sflush_r+0xfe>
 8007e68:	89a3      	ldrh	r3, [r4, #12]
 8007e6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e6e:	81a3      	strh	r3, [r4, #12]
 8007e70:	f04f 30ff 	mov.w	r0, #4294967295
 8007e74:	e78e      	b.n	8007d94 <__sflush_r+0x1c>
 8007e76:	4407      	add	r7, r0
 8007e78:	eba8 0800 	sub.w	r8, r8, r0
 8007e7c:	e7e9      	b.n	8007e52 <__sflush_r+0xda>
 8007e7e:	bf00      	nop
 8007e80:	20400001 	.word	0x20400001

08007e84 <_fflush_r>:
 8007e84:	b538      	push	{r3, r4, r5, lr}
 8007e86:	690b      	ldr	r3, [r1, #16]
 8007e88:	4605      	mov	r5, r0
 8007e8a:	460c      	mov	r4, r1
 8007e8c:	b913      	cbnz	r3, 8007e94 <_fflush_r+0x10>
 8007e8e:	2500      	movs	r5, #0
 8007e90:	4628      	mov	r0, r5
 8007e92:	bd38      	pop	{r3, r4, r5, pc}
 8007e94:	b118      	cbz	r0, 8007e9e <_fflush_r+0x1a>
 8007e96:	6983      	ldr	r3, [r0, #24]
 8007e98:	b90b      	cbnz	r3, 8007e9e <_fflush_r+0x1a>
 8007e9a:	f000 f887 	bl	8007fac <__sinit>
 8007e9e:	4b14      	ldr	r3, [pc, #80]	; (8007ef0 <_fflush_r+0x6c>)
 8007ea0:	429c      	cmp	r4, r3
 8007ea2:	d11b      	bne.n	8007edc <_fflush_r+0x58>
 8007ea4:	686c      	ldr	r4, [r5, #4]
 8007ea6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d0ef      	beq.n	8007e8e <_fflush_r+0xa>
 8007eae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007eb0:	07d0      	lsls	r0, r2, #31
 8007eb2:	d404      	bmi.n	8007ebe <_fflush_r+0x3a>
 8007eb4:	0599      	lsls	r1, r3, #22
 8007eb6:	d402      	bmi.n	8007ebe <_fflush_r+0x3a>
 8007eb8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007eba:	f000 fc84 	bl	80087c6 <__retarget_lock_acquire_recursive>
 8007ebe:	4628      	mov	r0, r5
 8007ec0:	4621      	mov	r1, r4
 8007ec2:	f7ff ff59 	bl	8007d78 <__sflush_r>
 8007ec6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007ec8:	07da      	lsls	r2, r3, #31
 8007eca:	4605      	mov	r5, r0
 8007ecc:	d4e0      	bmi.n	8007e90 <_fflush_r+0xc>
 8007ece:	89a3      	ldrh	r3, [r4, #12]
 8007ed0:	059b      	lsls	r3, r3, #22
 8007ed2:	d4dd      	bmi.n	8007e90 <_fflush_r+0xc>
 8007ed4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007ed6:	f000 fc77 	bl	80087c8 <__retarget_lock_release_recursive>
 8007eda:	e7d9      	b.n	8007e90 <_fflush_r+0xc>
 8007edc:	4b05      	ldr	r3, [pc, #20]	; (8007ef4 <_fflush_r+0x70>)
 8007ede:	429c      	cmp	r4, r3
 8007ee0:	d101      	bne.n	8007ee6 <_fflush_r+0x62>
 8007ee2:	68ac      	ldr	r4, [r5, #8]
 8007ee4:	e7df      	b.n	8007ea6 <_fflush_r+0x22>
 8007ee6:	4b04      	ldr	r3, [pc, #16]	; (8007ef8 <_fflush_r+0x74>)
 8007ee8:	429c      	cmp	r4, r3
 8007eea:	bf08      	it	eq
 8007eec:	68ec      	ldreq	r4, [r5, #12]
 8007eee:	e7da      	b.n	8007ea6 <_fflush_r+0x22>
 8007ef0:	0800a4bc 	.word	0x0800a4bc
 8007ef4:	0800a4dc 	.word	0x0800a4dc
 8007ef8:	0800a49c 	.word	0x0800a49c

08007efc <std>:
 8007efc:	2300      	movs	r3, #0
 8007efe:	b510      	push	{r4, lr}
 8007f00:	4604      	mov	r4, r0
 8007f02:	e9c0 3300 	strd	r3, r3, [r0]
 8007f06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007f0a:	6083      	str	r3, [r0, #8]
 8007f0c:	8181      	strh	r1, [r0, #12]
 8007f0e:	6643      	str	r3, [r0, #100]	; 0x64
 8007f10:	81c2      	strh	r2, [r0, #14]
 8007f12:	6183      	str	r3, [r0, #24]
 8007f14:	4619      	mov	r1, r3
 8007f16:	2208      	movs	r2, #8
 8007f18:	305c      	adds	r0, #92	; 0x5c
 8007f1a:	f7fe fe97 	bl	8006c4c <memset>
 8007f1e:	4b05      	ldr	r3, [pc, #20]	; (8007f34 <std+0x38>)
 8007f20:	6263      	str	r3, [r4, #36]	; 0x24
 8007f22:	4b05      	ldr	r3, [pc, #20]	; (8007f38 <std+0x3c>)
 8007f24:	62a3      	str	r3, [r4, #40]	; 0x28
 8007f26:	4b05      	ldr	r3, [pc, #20]	; (8007f3c <std+0x40>)
 8007f28:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007f2a:	4b05      	ldr	r3, [pc, #20]	; (8007f40 <std+0x44>)
 8007f2c:	6224      	str	r4, [r4, #32]
 8007f2e:	6323      	str	r3, [r4, #48]	; 0x30
 8007f30:	bd10      	pop	{r4, pc}
 8007f32:	bf00      	nop
 8007f34:	08009d05 	.word	0x08009d05
 8007f38:	08009d27 	.word	0x08009d27
 8007f3c:	08009d5f 	.word	0x08009d5f
 8007f40:	08009d83 	.word	0x08009d83

08007f44 <_cleanup_r>:
 8007f44:	4901      	ldr	r1, [pc, #4]	; (8007f4c <_cleanup_r+0x8>)
 8007f46:	f000 b8af 	b.w	80080a8 <_fwalk_reent>
 8007f4a:	bf00      	nop
 8007f4c:	08007e85 	.word	0x08007e85

08007f50 <__sfmoreglue>:
 8007f50:	b570      	push	{r4, r5, r6, lr}
 8007f52:	1e4a      	subs	r2, r1, #1
 8007f54:	2568      	movs	r5, #104	; 0x68
 8007f56:	4355      	muls	r5, r2
 8007f58:	460e      	mov	r6, r1
 8007f5a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007f5e:	f001 f9c7 	bl	80092f0 <_malloc_r>
 8007f62:	4604      	mov	r4, r0
 8007f64:	b140      	cbz	r0, 8007f78 <__sfmoreglue+0x28>
 8007f66:	2100      	movs	r1, #0
 8007f68:	e9c0 1600 	strd	r1, r6, [r0]
 8007f6c:	300c      	adds	r0, #12
 8007f6e:	60a0      	str	r0, [r4, #8]
 8007f70:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007f74:	f7fe fe6a 	bl	8006c4c <memset>
 8007f78:	4620      	mov	r0, r4
 8007f7a:	bd70      	pop	{r4, r5, r6, pc}

08007f7c <__sfp_lock_acquire>:
 8007f7c:	4801      	ldr	r0, [pc, #4]	; (8007f84 <__sfp_lock_acquire+0x8>)
 8007f7e:	f000 bc22 	b.w	80087c6 <__retarget_lock_acquire_recursive>
 8007f82:	bf00      	nop
 8007f84:	20000918 	.word	0x20000918

08007f88 <__sfp_lock_release>:
 8007f88:	4801      	ldr	r0, [pc, #4]	; (8007f90 <__sfp_lock_release+0x8>)
 8007f8a:	f000 bc1d 	b.w	80087c8 <__retarget_lock_release_recursive>
 8007f8e:	bf00      	nop
 8007f90:	20000918 	.word	0x20000918

08007f94 <__sinit_lock_acquire>:
 8007f94:	4801      	ldr	r0, [pc, #4]	; (8007f9c <__sinit_lock_acquire+0x8>)
 8007f96:	f000 bc16 	b.w	80087c6 <__retarget_lock_acquire_recursive>
 8007f9a:	bf00      	nop
 8007f9c:	20000913 	.word	0x20000913

08007fa0 <__sinit_lock_release>:
 8007fa0:	4801      	ldr	r0, [pc, #4]	; (8007fa8 <__sinit_lock_release+0x8>)
 8007fa2:	f000 bc11 	b.w	80087c8 <__retarget_lock_release_recursive>
 8007fa6:	bf00      	nop
 8007fa8:	20000913 	.word	0x20000913

08007fac <__sinit>:
 8007fac:	b510      	push	{r4, lr}
 8007fae:	4604      	mov	r4, r0
 8007fb0:	f7ff fff0 	bl	8007f94 <__sinit_lock_acquire>
 8007fb4:	69a3      	ldr	r3, [r4, #24]
 8007fb6:	b11b      	cbz	r3, 8007fc0 <__sinit+0x14>
 8007fb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fbc:	f7ff bff0 	b.w	8007fa0 <__sinit_lock_release>
 8007fc0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007fc4:	6523      	str	r3, [r4, #80]	; 0x50
 8007fc6:	4b13      	ldr	r3, [pc, #76]	; (8008014 <__sinit+0x68>)
 8007fc8:	4a13      	ldr	r2, [pc, #76]	; (8008018 <__sinit+0x6c>)
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	62a2      	str	r2, [r4, #40]	; 0x28
 8007fce:	42a3      	cmp	r3, r4
 8007fd0:	bf04      	itt	eq
 8007fd2:	2301      	moveq	r3, #1
 8007fd4:	61a3      	streq	r3, [r4, #24]
 8007fd6:	4620      	mov	r0, r4
 8007fd8:	f000 f820 	bl	800801c <__sfp>
 8007fdc:	6060      	str	r0, [r4, #4]
 8007fde:	4620      	mov	r0, r4
 8007fe0:	f000 f81c 	bl	800801c <__sfp>
 8007fe4:	60a0      	str	r0, [r4, #8]
 8007fe6:	4620      	mov	r0, r4
 8007fe8:	f000 f818 	bl	800801c <__sfp>
 8007fec:	2200      	movs	r2, #0
 8007fee:	60e0      	str	r0, [r4, #12]
 8007ff0:	2104      	movs	r1, #4
 8007ff2:	6860      	ldr	r0, [r4, #4]
 8007ff4:	f7ff ff82 	bl	8007efc <std>
 8007ff8:	68a0      	ldr	r0, [r4, #8]
 8007ffa:	2201      	movs	r2, #1
 8007ffc:	2109      	movs	r1, #9
 8007ffe:	f7ff ff7d 	bl	8007efc <std>
 8008002:	68e0      	ldr	r0, [r4, #12]
 8008004:	2202      	movs	r2, #2
 8008006:	2112      	movs	r1, #18
 8008008:	f7ff ff78 	bl	8007efc <std>
 800800c:	2301      	movs	r3, #1
 800800e:	61a3      	str	r3, [r4, #24]
 8008010:	e7d2      	b.n	8007fb8 <__sinit+0xc>
 8008012:	bf00      	nop
 8008014:	0800a334 	.word	0x0800a334
 8008018:	08007f45 	.word	0x08007f45

0800801c <__sfp>:
 800801c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800801e:	4607      	mov	r7, r0
 8008020:	f7ff ffac 	bl	8007f7c <__sfp_lock_acquire>
 8008024:	4b1e      	ldr	r3, [pc, #120]	; (80080a0 <__sfp+0x84>)
 8008026:	681e      	ldr	r6, [r3, #0]
 8008028:	69b3      	ldr	r3, [r6, #24]
 800802a:	b913      	cbnz	r3, 8008032 <__sfp+0x16>
 800802c:	4630      	mov	r0, r6
 800802e:	f7ff ffbd 	bl	8007fac <__sinit>
 8008032:	3648      	adds	r6, #72	; 0x48
 8008034:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008038:	3b01      	subs	r3, #1
 800803a:	d503      	bpl.n	8008044 <__sfp+0x28>
 800803c:	6833      	ldr	r3, [r6, #0]
 800803e:	b30b      	cbz	r3, 8008084 <__sfp+0x68>
 8008040:	6836      	ldr	r6, [r6, #0]
 8008042:	e7f7      	b.n	8008034 <__sfp+0x18>
 8008044:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008048:	b9d5      	cbnz	r5, 8008080 <__sfp+0x64>
 800804a:	4b16      	ldr	r3, [pc, #88]	; (80080a4 <__sfp+0x88>)
 800804c:	60e3      	str	r3, [r4, #12]
 800804e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008052:	6665      	str	r5, [r4, #100]	; 0x64
 8008054:	f000 fbb6 	bl	80087c4 <__retarget_lock_init_recursive>
 8008058:	f7ff ff96 	bl	8007f88 <__sfp_lock_release>
 800805c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008060:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008064:	6025      	str	r5, [r4, #0]
 8008066:	61a5      	str	r5, [r4, #24]
 8008068:	2208      	movs	r2, #8
 800806a:	4629      	mov	r1, r5
 800806c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008070:	f7fe fdec 	bl	8006c4c <memset>
 8008074:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008078:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800807c:	4620      	mov	r0, r4
 800807e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008080:	3468      	adds	r4, #104	; 0x68
 8008082:	e7d9      	b.n	8008038 <__sfp+0x1c>
 8008084:	2104      	movs	r1, #4
 8008086:	4638      	mov	r0, r7
 8008088:	f7ff ff62 	bl	8007f50 <__sfmoreglue>
 800808c:	4604      	mov	r4, r0
 800808e:	6030      	str	r0, [r6, #0]
 8008090:	2800      	cmp	r0, #0
 8008092:	d1d5      	bne.n	8008040 <__sfp+0x24>
 8008094:	f7ff ff78 	bl	8007f88 <__sfp_lock_release>
 8008098:	230c      	movs	r3, #12
 800809a:	603b      	str	r3, [r7, #0]
 800809c:	e7ee      	b.n	800807c <__sfp+0x60>
 800809e:	bf00      	nop
 80080a0:	0800a334 	.word	0x0800a334
 80080a4:	ffff0001 	.word	0xffff0001

080080a8 <_fwalk_reent>:
 80080a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080ac:	4606      	mov	r6, r0
 80080ae:	4688      	mov	r8, r1
 80080b0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80080b4:	2700      	movs	r7, #0
 80080b6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80080ba:	f1b9 0901 	subs.w	r9, r9, #1
 80080be:	d505      	bpl.n	80080cc <_fwalk_reent+0x24>
 80080c0:	6824      	ldr	r4, [r4, #0]
 80080c2:	2c00      	cmp	r4, #0
 80080c4:	d1f7      	bne.n	80080b6 <_fwalk_reent+0xe>
 80080c6:	4638      	mov	r0, r7
 80080c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080cc:	89ab      	ldrh	r3, [r5, #12]
 80080ce:	2b01      	cmp	r3, #1
 80080d0:	d907      	bls.n	80080e2 <_fwalk_reent+0x3a>
 80080d2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80080d6:	3301      	adds	r3, #1
 80080d8:	d003      	beq.n	80080e2 <_fwalk_reent+0x3a>
 80080da:	4629      	mov	r1, r5
 80080dc:	4630      	mov	r0, r6
 80080de:	47c0      	blx	r8
 80080e0:	4307      	orrs	r7, r0
 80080e2:	3568      	adds	r5, #104	; 0x68
 80080e4:	e7e9      	b.n	80080ba <_fwalk_reent+0x12>

080080e6 <rshift>:
 80080e6:	6903      	ldr	r3, [r0, #16]
 80080e8:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80080ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80080f0:	ea4f 1261 	mov.w	r2, r1, asr #5
 80080f4:	f100 0414 	add.w	r4, r0, #20
 80080f8:	dd45      	ble.n	8008186 <rshift+0xa0>
 80080fa:	f011 011f 	ands.w	r1, r1, #31
 80080fe:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008102:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008106:	d10c      	bne.n	8008122 <rshift+0x3c>
 8008108:	f100 0710 	add.w	r7, r0, #16
 800810c:	4629      	mov	r1, r5
 800810e:	42b1      	cmp	r1, r6
 8008110:	d334      	bcc.n	800817c <rshift+0x96>
 8008112:	1a9b      	subs	r3, r3, r2
 8008114:	009b      	lsls	r3, r3, #2
 8008116:	1eea      	subs	r2, r5, #3
 8008118:	4296      	cmp	r6, r2
 800811a:	bf38      	it	cc
 800811c:	2300      	movcc	r3, #0
 800811e:	4423      	add	r3, r4
 8008120:	e015      	b.n	800814e <rshift+0x68>
 8008122:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008126:	f1c1 0820 	rsb	r8, r1, #32
 800812a:	40cf      	lsrs	r7, r1
 800812c:	f105 0e04 	add.w	lr, r5, #4
 8008130:	46a1      	mov	r9, r4
 8008132:	4576      	cmp	r6, lr
 8008134:	46f4      	mov	ip, lr
 8008136:	d815      	bhi.n	8008164 <rshift+0x7e>
 8008138:	1a9b      	subs	r3, r3, r2
 800813a:	009a      	lsls	r2, r3, #2
 800813c:	3a04      	subs	r2, #4
 800813e:	3501      	adds	r5, #1
 8008140:	42ae      	cmp	r6, r5
 8008142:	bf38      	it	cc
 8008144:	2200      	movcc	r2, #0
 8008146:	18a3      	adds	r3, r4, r2
 8008148:	50a7      	str	r7, [r4, r2]
 800814a:	b107      	cbz	r7, 800814e <rshift+0x68>
 800814c:	3304      	adds	r3, #4
 800814e:	1b1a      	subs	r2, r3, r4
 8008150:	42a3      	cmp	r3, r4
 8008152:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008156:	bf08      	it	eq
 8008158:	2300      	moveq	r3, #0
 800815a:	6102      	str	r2, [r0, #16]
 800815c:	bf08      	it	eq
 800815e:	6143      	streq	r3, [r0, #20]
 8008160:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008164:	f8dc c000 	ldr.w	ip, [ip]
 8008168:	fa0c fc08 	lsl.w	ip, ip, r8
 800816c:	ea4c 0707 	orr.w	r7, ip, r7
 8008170:	f849 7b04 	str.w	r7, [r9], #4
 8008174:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008178:	40cf      	lsrs	r7, r1
 800817a:	e7da      	b.n	8008132 <rshift+0x4c>
 800817c:	f851 cb04 	ldr.w	ip, [r1], #4
 8008180:	f847 cf04 	str.w	ip, [r7, #4]!
 8008184:	e7c3      	b.n	800810e <rshift+0x28>
 8008186:	4623      	mov	r3, r4
 8008188:	e7e1      	b.n	800814e <rshift+0x68>

0800818a <__hexdig_fun>:
 800818a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800818e:	2b09      	cmp	r3, #9
 8008190:	d802      	bhi.n	8008198 <__hexdig_fun+0xe>
 8008192:	3820      	subs	r0, #32
 8008194:	b2c0      	uxtb	r0, r0
 8008196:	4770      	bx	lr
 8008198:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800819c:	2b05      	cmp	r3, #5
 800819e:	d801      	bhi.n	80081a4 <__hexdig_fun+0x1a>
 80081a0:	3847      	subs	r0, #71	; 0x47
 80081a2:	e7f7      	b.n	8008194 <__hexdig_fun+0xa>
 80081a4:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80081a8:	2b05      	cmp	r3, #5
 80081aa:	d801      	bhi.n	80081b0 <__hexdig_fun+0x26>
 80081ac:	3827      	subs	r0, #39	; 0x27
 80081ae:	e7f1      	b.n	8008194 <__hexdig_fun+0xa>
 80081b0:	2000      	movs	r0, #0
 80081b2:	4770      	bx	lr

080081b4 <__gethex>:
 80081b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081b8:	ed2d 8b02 	vpush	{d8}
 80081bc:	b089      	sub	sp, #36	; 0x24
 80081be:	ee08 0a10 	vmov	s16, r0
 80081c2:	9304      	str	r3, [sp, #16]
 80081c4:	4bbc      	ldr	r3, [pc, #752]	; (80084b8 <__gethex+0x304>)
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	9301      	str	r3, [sp, #4]
 80081ca:	4618      	mov	r0, r3
 80081cc:	468b      	mov	fp, r1
 80081ce:	4690      	mov	r8, r2
 80081d0:	f7f8 f840 	bl	8000254 <strlen>
 80081d4:	9b01      	ldr	r3, [sp, #4]
 80081d6:	f8db 2000 	ldr.w	r2, [fp]
 80081da:	4403      	add	r3, r0
 80081dc:	4682      	mov	sl, r0
 80081de:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80081e2:	9305      	str	r3, [sp, #20]
 80081e4:	1c93      	adds	r3, r2, #2
 80081e6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80081ea:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80081ee:	32fe      	adds	r2, #254	; 0xfe
 80081f0:	18d1      	adds	r1, r2, r3
 80081f2:	461f      	mov	r7, r3
 80081f4:	f813 0b01 	ldrb.w	r0, [r3], #1
 80081f8:	9100      	str	r1, [sp, #0]
 80081fa:	2830      	cmp	r0, #48	; 0x30
 80081fc:	d0f8      	beq.n	80081f0 <__gethex+0x3c>
 80081fe:	f7ff ffc4 	bl	800818a <__hexdig_fun>
 8008202:	4604      	mov	r4, r0
 8008204:	2800      	cmp	r0, #0
 8008206:	d13a      	bne.n	800827e <__gethex+0xca>
 8008208:	9901      	ldr	r1, [sp, #4]
 800820a:	4652      	mov	r2, sl
 800820c:	4638      	mov	r0, r7
 800820e:	f001 fdbc 	bl	8009d8a <strncmp>
 8008212:	4605      	mov	r5, r0
 8008214:	2800      	cmp	r0, #0
 8008216:	d168      	bne.n	80082ea <__gethex+0x136>
 8008218:	f817 000a 	ldrb.w	r0, [r7, sl]
 800821c:	eb07 060a 	add.w	r6, r7, sl
 8008220:	f7ff ffb3 	bl	800818a <__hexdig_fun>
 8008224:	2800      	cmp	r0, #0
 8008226:	d062      	beq.n	80082ee <__gethex+0x13a>
 8008228:	4633      	mov	r3, r6
 800822a:	7818      	ldrb	r0, [r3, #0]
 800822c:	2830      	cmp	r0, #48	; 0x30
 800822e:	461f      	mov	r7, r3
 8008230:	f103 0301 	add.w	r3, r3, #1
 8008234:	d0f9      	beq.n	800822a <__gethex+0x76>
 8008236:	f7ff ffa8 	bl	800818a <__hexdig_fun>
 800823a:	2301      	movs	r3, #1
 800823c:	fab0 f480 	clz	r4, r0
 8008240:	0964      	lsrs	r4, r4, #5
 8008242:	4635      	mov	r5, r6
 8008244:	9300      	str	r3, [sp, #0]
 8008246:	463a      	mov	r2, r7
 8008248:	4616      	mov	r6, r2
 800824a:	3201      	adds	r2, #1
 800824c:	7830      	ldrb	r0, [r6, #0]
 800824e:	f7ff ff9c 	bl	800818a <__hexdig_fun>
 8008252:	2800      	cmp	r0, #0
 8008254:	d1f8      	bne.n	8008248 <__gethex+0x94>
 8008256:	9901      	ldr	r1, [sp, #4]
 8008258:	4652      	mov	r2, sl
 800825a:	4630      	mov	r0, r6
 800825c:	f001 fd95 	bl	8009d8a <strncmp>
 8008260:	b980      	cbnz	r0, 8008284 <__gethex+0xd0>
 8008262:	b94d      	cbnz	r5, 8008278 <__gethex+0xc4>
 8008264:	eb06 050a 	add.w	r5, r6, sl
 8008268:	462a      	mov	r2, r5
 800826a:	4616      	mov	r6, r2
 800826c:	3201      	adds	r2, #1
 800826e:	7830      	ldrb	r0, [r6, #0]
 8008270:	f7ff ff8b 	bl	800818a <__hexdig_fun>
 8008274:	2800      	cmp	r0, #0
 8008276:	d1f8      	bne.n	800826a <__gethex+0xb6>
 8008278:	1bad      	subs	r5, r5, r6
 800827a:	00ad      	lsls	r5, r5, #2
 800827c:	e004      	b.n	8008288 <__gethex+0xd4>
 800827e:	2400      	movs	r4, #0
 8008280:	4625      	mov	r5, r4
 8008282:	e7e0      	b.n	8008246 <__gethex+0x92>
 8008284:	2d00      	cmp	r5, #0
 8008286:	d1f7      	bne.n	8008278 <__gethex+0xc4>
 8008288:	7833      	ldrb	r3, [r6, #0]
 800828a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800828e:	2b50      	cmp	r3, #80	; 0x50
 8008290:	d13b      	bne.n	800830a <__gethex+0x156>
 8008292:	7873      	ldrb	r3, [r6, #1]
 8008294:	2b2b      	cmp	r3, #43	; 0x2b
 8008296:	d02c      	beq.n	80082f2 <__gethex+0x13e>
 8008298:	2b2d      	cmp	r3, #45	; 0x2d
 800829a:	d02e      	beq.n	80082fa <__gethex+0x146>
 800829c:	1c71      	adds	r1, r6, #1
 800829e:	f04f 0900 	mov.w	r9, #0
 80082a2:	7808      	ldrb	r0, [r1, #0]
 80082a4:	f7ff ff71 	bl	800818a <__hexdig_fun>
 80082a8:	1e43      	subs	r3, r0, #1
 80082aa:	b2db      	uxtb	r3, r3
 80082ac:	2b18      	cmp	r3, #24
 80082ae:	d82c      	bhi.n	800830a <__gethex+0x156>
 80082b0:	f1a0 0210 	sub.w	r2, r0, #16
 80082b4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80082b8:	f7ff ff67 	bl	800818a <__hexdig_fun>
 80082bc:	1e43      	subs	r3, r0, #1
 80082be:	b2db      	uxtb	r3, r3
 80082c0:	2b18      	cmp	r3, #24
 80082c2:	d91d      	bls.n	8008300 <__gethex+0x14c>
 80082c4:	f1b9 0f00 	cmp.w	r9, #0
 80082c8:	d000      	beq.n	80082cc <__gethex+0x118>
 80082ca:	4252      	negs	r2, r2
 80082cc:	4415      	add	r5, r2
 80082ce:	f8cb 1000 	str.w	r1, [fp]
 80082d2:	b1e4      	cbz	r4, 800830e <__gethex+0x15a>
 80082d4:	9b00      	ldr	r3, [sp, #0]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	bf14      	ite	ne
 80082da:	2700      	movne	r7, #0
 80082dc:	2706      	moveq	r7, #6
 80082de:	4638      	mov	r0, r7
 80082e0:	b009      	add	sp, #36	; 0x24
 80082e2:	ecbd 8b02 	vpop	{d8}
 80082e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082ea:	463e      	mov	r6, r7
 80082ec:	4625      	mov	r5, r4
 80082ee:	2401      	movs	r4, #1
 80082f0:	e7ca      	b.n	8008288 <__gethex+0xd4>
 80082f2:	f04f 0900 	mov.w	r9, #0
 80082f6:	1cb1      	adds	r1, r6, #2
 80082f8:	e7d3      	b.n	80082a2 <__gethex+0xee>
 80082fa:	f04f 0901 	mov.w	r9, #1
 80082fe:	e7fa      	b.n	80082f6 <__gethex+0x142>
 8008300:	230a      	movs	r3, #10
 8008302:	fb03 0202 	mla	r2, r3, r2, r0
 8008306:	3a10      	subs	r2, #16
 8008308:	e7d4      	b.n	80082b4 <__gethex+0x100>
 800830a:	4631      	mov	r1, r6
 800830c:	e7df      	b.n	80082ce <__gethex+0x11a>
 800830e:	1bf3      	subs	r3, r6, r7
 8008310:	3b01      	subs	r3, #1
 8008312:	4621      	mov	r1, r4
 8008314:	2b07      	cmp	r3, #7
 8008316:	dc0b      	bgt.n	8008330 <__gethex+0x17c>
 8008318:	ee18 0a10 	vmov	r0, s16
 800831c:	f000 facc 	bl	80088b8 <_Balloc>
 8008320:	4604      	mov	r4, r0
 8008322:	b940      	cbnz	r0, 8008336 <__gethex+0x182>
 8008324:	4b65      	ldr	r3, [pc, #404]	; (80084bc <__gethex+0x308>)
 8008326:	4602      	mov	r2, r0
 8008328:	21de      	movs	r1, #222	; 0xde
 800832a:	4865      	ldr	r0, [pc, #404]	; (80084c0 <__gethex+0x30c>)
 800832c:	f001 fd5e 	bl	8009dec <__assert_func>
 8008330:	3101      	adds	r1, #1
 8008332:	105b      	asrs	r3, r3, #1
 8008334:	e7ee      	b.n	8008314 <__gethex+0x160>
 8008336:	f100 0914 	add.w	r9, r0, #20
 800833a:	f04f 0b00 	mov.w	fp, #0
 800833e:	f1ca 0301 	rsb	r3, sl, #1
 8008342:	f8cd 9008 	str.w	r9, [sp, #8]
 8008346:	f8cd b000 	str.w	fp, [sp]
 800834a:	9306      	str	r3, [sp, #24]
 800834c:	42b7      	cmp	r7, r6
 800834e:	d340      	bcc.n	80083d2 <__gethex+0x21e>
 8008350:	9802      	ldr	r0, [sp, #8]
 8008352:	9b00      	ldr	r3, [sp, #0]
 8008354:	f840 3b04 	str.w	r3, [r0], #4
 8008358:	eba0 0009 	sub.w	r0, r0, r9
 800835c:	1080      	asrs	r0, r0, #2
 800835e:	0146      	lsls	r6, r0, #5
 8008360:	6120      	str	r0, [r4, #16]
 8008362:	4618      	mov	r0, r3
 8008364:	f000 fb9e 	bl	8008aa4 <__hi0bits>
 8008368:	1a30      	subs	r0, r6, r0
 800836a:	f8d8 6000 	ldr.w	r6, [r8]
 800836e:	42b0      	cmp	r0, r6
 8008370:	dd63      	ble.n	800843a <__gethex+0x286>
 8008372:	1b87      	subs	r7, r0, r6
 8008374:	4639      	mov	r1, r7
 8008376:	4620      	mov	r0, r4
 8008378:	f000 ff39 	bl	80091ee <__any_on>
 800837c:	4682      	mov	sl, r0
 800837e:	b1a8      	cbz	r0, 80083ac <__gethex+0x1f8>
 8008380:	1e7b      	subs	r3, r7, #1
 8008382:	1159      	asrs	r1, r3, #5
 8008384:	f003 021f 	and.w	r2, r3, #31
 8008388:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800838c:	f04f 0a01 	mov.w	sl, #1
 8008390:	fa0a f202 	lsl.w	r2, sl, r2
 8008394:	420a      	tst	r2, r1
 8008396:	d009      	beq.n	80083ac <__gethex+0x1f8>
 8008398:	4553      	cmp	r3, sl
 800839a:	dd05      	ble.n	80083a8 <__gethex+0x1f4>
 800839c:	1eb9      	subs	r1, r7, #2
 800839e:	4620      	mov	r0, r4
 80083a0:	f000 ff25 	bl	80091ee <__any_on>
 80083a4:	2800      	cmp	r0, #0
 80083a6:	d145      	bne.n	8008434 <__gethex+0x280>
 80083a8:	f04f 0a02 	mov.w	sl, #2
 80083ac:	4639      	mov	r1, r7
 80083ae:	4620      	mov	r0, r4
 80083b0:	f7ff fe99 	bl	80080e6 <rshift>
 80083b4:	443d      	add	r5, r7
 80083b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80083ba:	42ab      	cmp	r3, r5
 80083bc:	da4c      	bge.n	8008458 <__gethex+0x2a4>
 80083be:	ee18 0a10 	vmov	r0, s16
 80083c2:	4621      	mov	r1, r4
 80083c4:	f000 fab8 	bl	8008938 <_Bfree>
 80083c8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80083ca:	2300      	movs	r3, #0
 80083cc:	6013      	str	r3, [r2, #0]
 80083ce:	27a3      	movs	r7, #163	; 0xa3
 80083d0:	e785      	b.n	80082de <__gethex+0x12a>
 80083d2:	1e73      	subs	r3, r6, #1
 80083d4:	9a05      	ldr	r2, [sp, #20]
 80083d6:	9303      	str	r3, [sp, #12]
 80083d8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80083dc:	4293      	cmp	r3, r2
 80083de:	d019      	beq.n	8008414 <__gethex+0x260>
 80083e0:	f1bb 0f20 	cmp.w	fp, #32
 80083e4:	d107      	bne.n	80083f6 <__gethex+0x242>
 80083e6:	9b02      	ldr	r3, [sp, #8]
 80083e8:	9a00      	ldr	r2, [sp, #0]
 80083ea:	f843 2b04 	str.w	r2, [r3], #4
 80083ee:	9302      	str	r3, [sp, #8]
 80083f0:	2300      	movs	r3, #0
 80083f2:	9300      	str	r3, [sp, #0]
 80083f4:	469b      	mov	fp, r3
 80083f6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80083fa:	f7ff fec6 	bl	800818a <__hexdig_fun>
 80083fe:	9b00      	ldr	r3, [sp, #0]
 8008400:	f000 000f 	and.w	r0, r0, #15
 8008404:	fa00 f00b 	lsl.w	r0, r0, fp
 8008408:	4303      	orrs	r3, r0
 800840a:	9300      	str	r3, [sp, #0]
 800840c:	f10b 0b04 	add.w	fp, fp, #4
 8008410:	9b03      	ldr	r3, [sp, #12]
 8008412:	e00d      	b.n	8008430 <__gethex+0x27c>
 8008414:	9b03      	ldr	r3, [sp, #12]
 8008416:	9a06      	ldr	r2, [sp, #24]
 8008418:	4413      	add	r3, r2
 800841a:	42bb      	cmp	r3, r7
 800841c:	d3e0      	bcc.n	80083e0 <__gethex+0x22c>
 800841e:	4618      	mov	r0, r3
 8008420:	9901      	ldr	r1, [sp, #4]
 8008422:	9307      	str	r3, [sp, #28]
 8008424:	4652      	mov	r2, sl
 8008426:	f001 fcb0 	bl	8009d8a <strncmp>
 800842a:	9b07      	ldr	r3, [sp, #28]
 800842c:	2800      	cmp	r0, #0
 800842e:	d1d7      	bne.n	80083e0 <__gethex+0x22c>
 8008430:	461e      	mov	r6, r3
 8008432:	e78b      	b.n	800834c <__gethex+0x198>
 8008434:	f04f 0a03 	mov.w	sl, #3
 8008438:	e7b8      	b.n	80083ac <__gethex+0x1f8>
 800843a:	da0a      	bge.n	8008452 <__gethex+0x29e>
 800843c:	1a37      	subs	r7, r6, r0
 800843e:	4621      	mov	r1, r4
 8008440:	ee18 0a10 	vmov	r0, s16
 8008444:	463a      	mov	r2, r7
 8008446:	f000 fc93 	bl	8008d70 <__lshift>
 800844a:	1bed      	subs	r5, r5, r7
 800844c:	4604      	mov	r4, r0
 800844e:	f100 0914 	add.w	r9, r0, #20
 8008452:	f04f 0a00 	mov.w	sl, #0
 8008456:	e7ae      	b.n	80083b6 <__gethex+0x202>
 8008458:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800845c:	42a8      	cmp	r0, r5
 800845e:	dd72      	ble.n	8008546 <__gethex+0x392>
 8008460:	1b45      	subs	r5, r0, r5
 8008462:	42ae      	cmp	r6, r5
 8008464:	dc36      	bgt.n	80084d4 <__gethex+0x320>
 8008466:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800846a:	2b02      	cmp	r3, #2
 800846c:	d02a      	beq.n	80084c4 <__gethex+0x310>
 800846e:	2b03      	cmp	r3, #3
 8008470:	d02c      	beq.n	80084cc <__gethex+0x318>
 8008472:	2b01      	cmp	r3, #1
 8008474:	d115      	bne.n	80084a2 <__gethex+0x2ee>
 8008476:	42ae      	cmp	r6, r5
 8008478:	d113      	bne.n	80084a2 <__gethex+0x2ee>
 800847a:	2e01      	cmp	r6, #1
 800847c:	d10b      	bne.n	8008496 <__gethex+0x2e2>
 800847e:	9a04      	ldr	r2, [sp, #16]
 8008480:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008484:	6013      	str	r3, [r2, #0]
 8008486:	2301      	movs	r3, #1
 8008488:	6123      	str	r3, [r4, #16]
 800848a:	f8c9 3000 	str.w	r3, [r9]
 800848e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008490:	2762      	movs	r7, #98	; 0x62
 8008492:	601c      	str	r4, [r3, #0]
 8008494:	e723      	b.n	80082de <__gethex+0x12a>
 8008496:	1e71      	subs	r1, r6, #1
 8008498:	4620      	mov	r0, r4
 800849a:	f000 fea8 	bl	80091ee <__any_on>
 800849e:	2800      	cmp	r0, #0
 80084a0:	d1ed      	bne.n	800847e <__gethex+0x2ca>
 80084a2:	ee18 0a10 	vmov	r0, s16
 80084a6:	4621      	mov	r1, r4
 80084a8:	f000 fa46 	bl	8008938 <_Bfree>
 80084ac:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80084ae:	2300      	movs	r3, #0
 80084b0:	6013      	str	r3, [r2, #0]
 80084b2:	2750      	movs	r7, #80	; 0x50
 80084b4:	e713      	b.n	80082de <__gethex+0x12a>
 80084b6:	bf00      	nop
 80084b8:	0800a578 	.word	0x0800a578
 80084bc:	0800a4fc 	.word	0x0800a4fc
 80084c0:	0800a50d 	.word	0x0800a50d
 80084c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d1eb      	bne.n	80084a2 <__gethex+0x2ee>
 80084ca:	e7d8      	b.n	800847e <__gethex+0x2ca>
 80084cc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d1d5      	bne.n	800847e <__gethex+0x2ca>
 80084d2:	e7e6      	b.n	80084a2 <__gethex+0x2ee>
 80084d4:	1e6f      	subs	r7, r5, #1
 80084d6:	f1ba 0f00 	cmp.w	sl, #0
 80084da:	d131      	bne.n	8008540 <__gethex+0x38c>
 80084dc:	b127      	cbz	r7, 80084e8 <__gethex+0x334>
 80084de:	4639      	mov	r1, r7
 80084e0:	4620      	mov	r0, r4
 80084e2:	f000 fe84 	bl	80091ee <__any_on>
 80084e6:	4682      	mov	sl, r0
 80084e8:	117b      	asrs	r3, r7, #5
 80084ea:	2101      	movs	r1, #1
 80084ec:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80084f0:	f007 071f 	and.w	r7, r7, #31
 80084f4:	fa01 f707 	lsl.w	r7, r1, r7
 80084f8:	421f      	tst	r7, r3
 80084fa:	4629      	mov	r1, r5
 80084fc:	4620      	mov	r0, r4
 80084fe:	bf18      	it	ne
 8008500:	f04a 0a02 	orrne.w	sl, sl, #2
 8008504:	1b76      	subs	r6, r6, r5
 8008506:	f7ff fdee 	bl	80080e6 <rshift>
 800850a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800850e:	2702      	movs	r7, #2
 8008510:	f1ba 0f00 	cmp.w	sl, #0
 8008514:	d048      	beq.n	80085a8 <__gethex+0x3f4>
 8008516:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800851a:	2b02      	cmp	r3, #2
 800851c:	d015      	beq.n	800854a <__gethex+0x396>
 800851e:	2b03      	cmp	r3, #3
 8008520:	d017      	beq.n	8008552 <__gethex+0x39e>
 8008522:	2b01      	cmp	r3, #1
 8008524:	d109      	bne.n	800853a <__gethex+0x386>
 8008526:	f01a 0f02 	tst.w	sl, #2
 800852a:	d006      	beq.n	800853a <__gethex+0x386>
 800852c:	f8d9 0000 	ldr.w	r0, [r9]
 8008530:	ea4a 0a00 	orr.w	sl, sl, r0
 8008534:	f01a 0f01 	tst.w	sl, #1
 8008538:	d10e      	bne.n	8008558 <__gethex+0x3a4>
 800853a:	f047 0710 	orr.w	r7, r7, #16
 800853e:	e033      	b.n	80085a8 <__gethex+0x3f4>
 8008540:	f04f 0a01 	mov.w	sl, #1
 8008544:	e7d0      	b.n	80084e8 <__gethex+0x334>
 8008546:	2701      	movs	r7, #1
 8008548:	e7e2      	b.n	8008510 <__gethex+0x35c>
 800854a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800854c:	f1c3 0301 	rsb	r3, r3, #1
 8008550:	9315      	str	r3, [sp, #84]	; 0x54
 8008552:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008554:	2b00      	cmp	r3, #0
 8008556:	d0f0      	beq.n	800853a <__gethex+0x386>
 8008558:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800855c:	f104 0314 	add.w	r3, r4, #20
 8008560:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008564:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008568:	f04f 0c00 	mov.w	ip, #0
 800856c:	4618      	mov	r0, r3
 800856e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008572:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008576:	d01c      	beq.n	80085b2 <__gethex+0x3fe>
 8008578:	3201      	adds	r2, #1
 800857a:	6002      	str	r2, [r0, #0]
 800857c:	2f02      	cmp	r7, #2
 800857e:	f104 0314 	add.w	r3, r4, #20
 8008582:	d13f      	bne.n	8008604 <__gethex+0x450>
 8008584:	f8d8 2000 	ldr.w	r2, [r8]
 8008588:	3a01      	subs	r2, #1
 800858a:	42b2      	cmp	r2, r6
 800858c:	d10a      	bne.n	80085a4 <__gethex+0x3f0>
 800858e:	1171      	asrs	r1, r6, #5
 8008590:	2201      	movs	r2, #1
 8008592:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008596:	f006 061f 	and.w	r6, r6, #31
 800859a:	fa02 f606 	lsl.w	r6, r2, r6
 800859e:	421e      	tst	r6, r3
 80085a0:	bf18      	it	ne
 80085a2:	4617      	movne	r7, r2
 80085a4:	f047 0720 	orr.w	r7, r7, #32
 80085a8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80085aa:	601c      	str	r4, [r3, #0]
 80085ac:	9b04      	ldr	r3, [sp, #16]
 80085ae:	601d      	str	r5, [r3, #0]
 80085b0:	e695      	b.n	80082de <__gethex+0x12a>
 80085b2:	4299      	cmp	r1, r3
 80085b4:	f843 cc04 	str.w	ip, [r3, #-4]
 80085b8:	d8d8      	bhi.n	800856c <__gethex+0x3b8>
 80085ba:	68a3      	ldr	r3, [r4, #8]
 80085bc:	459b      	cmp	fp, r3
 80085be:	db19      	blt.n	80085f4 <__gethex+0x440>
 80085c0:	6861      	ldr	r1, [r4, #4]
 80085c2:	ee18 0a10 	vmov	r0, s16
 80085c6:	3101      	adds	r1, #1
 80085c8:	f000 f976 	bl	80088b8 <_Balloc>
 80085cc:	4681      	mov	r9, r0
 80085ce:	b918      	cbnz	r0, 80085d8 <__gethex+0x424>
 80085d0:	4b1a      	ldr	r3, [pc, #104]	; (800863c <__gethex+0x488>)
 80085d2:	4602      	mov	r2, r0
 80085d4:	2184      	movs	r1, #132	; 0x84
 80085d6:	e6a8      	b.n	800832a <__gethex+0x176>
 80085d8:	6922      	ldr	r2, [r4, #16]
 80085da:	3202      	adds	r2, #2
 80085dc:	f104 010c 	add.w	r1, r4, #12
 80085e0:	0092      	lsls	r2, r2, #2
 80085e2:	300c      	adds	r0, #12
 80085e4:	f7fe fb24 	bl	8006c30 <memcpy>
 80085e8:	4621      	mov	r1, r4
 80085ea:	ee18 0a10 	vmov	r0, s16
 80085ee:	f000 f9a3 	bl	8008938 <_Bfree>
 80085f2:	464c      	mov	r4, r9
 80085f4:	6923      	ldr	r3, [r4, #16]
 80085f6:	1c5a      	adds	r2, r3, #1
 80085f8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80085fc:	6122      	str	r2, [r4, #16]
 80085fe:	2201      	movs	r2, #1
 8008600:	615a      	str	r2, [r3, #20]
 8008602:	e7bb      	b.n	800857c <__gethex+0x3c8>
 8008604:	6922      	ldr	r2, [r4, #16]
 8008606:	455a      	cmp	r2, fp
 8008608:	dd0b      	ble.n	8008622 <__gethex+0x46e>
 800860a:	2101      	movs	r1, #1
 800860c:	4620      	mov	r0, r4
 800860e:	f7ff fd6a 	bl	80080e6 <rshift>
 8008612:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008616:	3501      	adds	r5, #1
 8008618:	42ab      	cmp	r3, r5
 800861a:	f6ff aed0 	blt.w	80083be <__gethex+0x20a>
 800861e:	2701      	movs	r7, #1
 8008620:	e7c0      	b.n	80085a4 <__gethex+0x3f0>
 8008622:	f016 061f 	ands.w	r6, r6, #31
 8008626:	d0fa      	beq.n	800861e <__gethex+0x46a>
 8008628:	449a      	add	sl, r3
 800862a:	f1c6 0620 	rsb	r6, r6, #32
 800862e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8008632:	f000 fa37 	bl	8008aa4 <__hi0bits>
 8008636:	42b0      	cmp	r0, r6
 8008638:	dbe7      	blt.n	800860a <__gethex+0x456>
 800863a:	e7f0      	b.n	800861e <__gethex+0x46a>
 800863c:	0800a4fc 	.word	0x0800a4fc

08008640 <L_shift>:
 8008640:	f1c2 0208 	rsb	r2, r2, #8
 8008644:	0092      	lsls	r2, r2, #2
 8008646:	b570      	push	{r4, r5, r6, lr}
 8008648:	f1c2 0620 	rsb	r6, r2, #32
 800864c:	6843      	ldr	r3, [r0, #4]
 800864e:	6804      	ldr	r4, [r0, #0]
 8008650:	fa03 f506 	lsl.w	r5, r3, r6
 8008654:	432c      	orrs	r4, r5
 8008656:	40d3      	lsrs	r3, r2
 8008658:	6004      	str	r4, [r0, #0]
 800865a:	f840 3f04 	str.w	r3, [r0, #4]!
 800865e:	4288      	cmp	r0, r1
 8008660:	d3f4      	bcc.n	800864c <L_shift+0xc>
 8008662:	bd70      	pop	{r4, r5, r6, pc}

08008664 <__match>:
 8008664:	b530      	push	{r4, r5, lr}
 8008666:	6803      	ldr	r3, [r0, #0]
 8008668:	3301      	adds	r3, #1
 800866a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800866e:	b914      	cbnz	r4, 8008676 <__match+0x12>
 8008670:	6003      	str	r3, [r0, #0]
 8008672:	2001      	movs	r0, #1
 8008674:	bd30      	pop	{r4, r5, pc}
 8008676:	f813 2b01 	ldrb.w	r2, [r3], #1
 800867a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800867e:	2d19      	cmp	r5, #25
 8008680:	bf98      	it	ls
 8008682:	3220      	addls	r2, #32
 8008684:	42a2      	cmp	r2, r4
 8008686:	d0f0      	beq.n	800866a <__match+0x6>
 8008688:	2000      	movs	r0, #0
 800868a:	e7f3      	b.n	8008674 <__match+0x10>

0800868c <__hexnan>:
 800868c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008690:	680b      	ldr	r3, [r1, #0]
 8008692:	6801      	ldr	r1, [r0, #0]
 8008694:	115e      	asrs	r6, r3, #5
 8008696:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800869a:	f013 031f 	ands.w	r3, r3, #31
 800869e:	b087      	sub	sp, #28
 80086a0:	bf18      	it	ne
 80086a2:	3604      	addne	r6, #4
 80086a4:	2500      	movs	r5, #0
 80086a6:	1f37      	subs	r7, r6, #4
 80086a8:	4682      	mov	sl, r0
 80086aa:	4690      	mov	r8, r2
 80086ac:	9301      	str	r3, [sp, #4]
 80086ae:	f846 5c04 	str.w	r5, [r6, #-4]
 80086b2:	46b9      	mov	r9, r7
 80086b4:	463c      	mov	r4, r7
 80086b6:	9502      	str	r5, [sp, #8]
 80086b8:	46ab      	mov	fp, r5
 80086ba:	784a      	ldrb	r2, [r1, #1]
 80086bc:	1c4b      	adds	r3, r1, #1
 80086be:	9303      	str	r3, [sp, #12]
 80086c0:	b342      	cbz	r2, 8008714 <__hexnan+0x88>
 80086c2:	4610      	mov	r0, r2
 80086c4:	9105      	str	r1, [sp, #20]
 80086c6:	9204      	str	r2, [sp, #16]
 80086c8:	f7ff fd5f 	bl	800818a <__hexdig_fun>
 80086cc:	2800      	cmp	r0, #0
 80086ce:	d14f      	bne.n	8008770 <__hexnan+0xe4>
 80086d0:	9a04      	ldr	r2, [sp, #16]
 80086d2:	9905      	ldr	r1, [sp, #20]
 80086d4:	2a20      	cmp	r2, #32
 80086d6:	d818      	bhi.n	800870a <__hexnan+0x7e>
 80086d8:	9b02      	ldr	r3, [sp, #8]
 80086da:	459b      	cmp	fp, r3
 80086dc:	dd13      	ble.n	8008706 <__hexnan+0x7a>
 80086de:	454c      	cmp	r4, r9
 80086e0:	d206      	bcs.n	80086f0 <__hexnan+0x64>
 80086e2:	2d07      	cmp	r5, #7
 80086e4:	dc04      	bgt.n	80086f0 <__hexnan+0x64>
 80086e6:	462a      	mov	r2, r5
 80086e8:	4649      	mov	r1, r9
 80086ea:	4620      	mov	r0, r4
 80086ec:	f7ff ffa8 	bl	8008640 <L_shift>
 80086f0:	4544      	cmp	r4, r8
 80086f2:	d950      	bls.n	8008796 <__hexnan+0x10a>
 80086f4:	2300      	movs	r3, #0
 80086f6:	f1a4 0904 	sub.w	r9, r4, #4
 80086fa:	f844 3c04 	str.w	r3, [r4, #-4]
 80086fe:	f8cd b008 	str.w	fp, [sp, #8]
 8008702:	464c      	mov	r4, r9
 8008704:	461d      	mov	r5, r3
 8008706:	9903      	ldr	r1, [sp, #12]
 8008708:	e7d7      	b.n	80086ba <__hexnan+0x2e>
 800870a:	2a29      	cmp	r2, #41	; 0x29
 800870c:	d156      	bne.n	80087bc <__hexnan+0x130>
 800870e:	3102      	adds	r1, #2
 8008710:	f8ca 1000 	str.w	r1, [sl]
 8008714:	f1bb 0f00 	cmp.w	fp, #0
 8008718:	d050      	beq.n	80087bc <__hexnan+0x130>
 800871a:	454c      	cmp	r4, r9
 800871c:	d206      	bcs.n	800872c <__hexnan+0xa0>
 800871e:	2d07      	cmp	r5, #7
 8008720:	dc04      	bgt.n	800872c <__hexnan+0xa0>
 8008722:	462a      	mov	r2, r5
 8008724:	4649      	mov	r1, r9
 8008726:	4620      	mov	r0, r4
 8008728:	f7ff ff8a 	bl	8008640 <L_shift>
 800872c:	4544      	cmp	r4, r8
 800872e:	d934      	bls.n	800879a <__hexnan+0x10e>
 8008730:	f1a8 0204 	sub.w	r2, r8, #4
 8008734:	4623      	mov	r3, r4
 8008736:	f853 1b04 	ldr.w	r1, [r3], #4
 800873a:	f842 1f04 	str.w	r1, [r2, #4]!
 800873e:	429f      	cmp	r7, r3
 8008740:	d2f9      	bcs.n	8008736 <__hexnan+0xaa>
 8008742:	1b3b      	subs	r3, r7, r4
 8008744:	f023 0303 	bic.w	r3, r3, #3
 8008748:	3304      	adds	r3, #4
 800874a:	3401      	adds	r4, #1
 800874c:	3e03      	subs	r6, #3
 800874e:	42b4      	cmp	r4, r6
 8008750:	bf88      	it	hi
 8008752:	2304      	movhi	r3, #4
 8008754:	4443      	add	r3, r8
 8008756:	2200      	movs	r2, #0
 8008758:	f843 2b04 	str.w	r2, [r3], #4
 800875c:	429f      	cmp	r7, r3
 800875e:	d2fb      	bcs.n	8008758 <__hexnan+0xcc>
 8008760:	683b      	ldr	r3, [r7, #0]
 8008762:	b91b      	cbnz	r3, 800876c <__hexnan+0xe0>
 8008764:	4547      	cmp	r7, r8
 8008766:	d127      	bne.n	80087b8 <__hexnan+0x12c>
 8008768:	2301      	movs	r3, #1
 800876a:	603b      	str	r3, [r7, #0]
 800876c:	2005      	movs	r0, #5
 800876e:	e026      	b.n	80087be <__hexnan+0x132>
 8008770:	3501      	adds	r5, #1
 8008772:	2d08      	cmp	r5, #8
 8008774:	f10b 0b01 	add.w	fp, fp, #1
 8008778:	dd06      	ble.n	8008788 <__hexnan+0xfc>
 800877a:	4544      	cmp	r4, r8
 800877c:	d9c3      	bls.n	8008706 <__hexnan+0x7a>
 800877e:	2300      	movs	r3, #0
 8008780:	f844 3c04 	str.w	r3, [r4, #-4]
 8008784:	2501      	movs	r5, #1
 8008786:	3c04      	subs	r4, #4
 8008788:	6822      	ldr	r2, [r4, #0]
 800878a:	f000 000f 	and.w	r0, r0, #15
 800878e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8008792:	6022      	str	r2, [r4, #0]
 8008794:	e7b7      	b.n	8008706 <__hexnan+0x7a>
 8008796:	2508      	movs	r5, #8
 8008798:	e7b5      	b.n	8008706 <__hexnan+0x7a>
 800879a:	9b01      	ldr	r3, [sp, #4]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d0df      	beq.n	8008760 <__hexnan+0xd4>
 80087a0:	f04f 32ff 	mov.w	r2, #4294967295
 80087a4:	f1c3 0320 	rsb	r3, r3, #32
 80087a8:	fa22 f303 	lsr.w	r3, r2, r3
 80087ac:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80087b0:	401a      	ands	r2, r3
 80087b2:	f846 2c04 	str.w	r2, [r6, #-4]
 80087b6:	e7d3      	b.n	8008760 <__hexnan+0xd4>
 80087b8:	3f04      	subs	r7, #4
 80087ba:	e7d1      	b.n	8008760 <__hexnan+0xd4>
 80087bc:	2004      	movs	r0, #4
 80087be:	b007      	add	sp, #28
 80087c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080087c4 <__retarget_lock_init_recursive>:
 80087c4:	4770      	bx	lr

080087c6 <__retarget_lock_acquire_recursive>:
 80087c6:	4770      	bx	lr

080087c8 <__retarget_lock_release_recursive>:
 80087c8:	4770      	bx	lr

080087ca <__swhatbuf_r>:
 80087ca:	b570      	push	{r4, r5, r6, lr}
 80087cc:	460e      	mov	r6, r1
 80087ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087d2:	2900      	cmp	r1, #0
 80087d4:	b096      	sub	sp, #88	; 0x58
 80087d6:	4614      	mov	r4, r2
 80087d8:	461d      	mov	r5, r3
 80087da:	da07      	bge.n	80087ec <__swhatbuf_r+0x22>
 80087dc:	2300      	movs	r3, #0
 80087de:	602b      	str	r3, [r5, #0]
 80087e0:	89b3      	ldrh	r3, [r6, #12]
 80087e2:	061a      	lsls	r2, r3, #24
 80087e4:	d410      	bmi.n	8008808 <__swhatbuf_r+0x3e>
 80087e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80087ea:	e00e      	b.n	800880a <__swhatbuf_r+0x40>
 80087ec:	466a      	mov	r2, sp
 80087ee:	f001 fb3d 	bl	8009e6c <_fstat_r>
 80087f2:	2800      	cmp	r0, #0
 80087f4:	dbf2      	blt.n	80087dc <__swhatbuf_r+0x12>
 80087f6:	9a01      	ldr	r2, [sp, #4]
 80087f8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80087fc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008800:	425a      	negs	r2, r3
 8008802:	415a      	adcs	r2, r3
 8008804:	602a      	str	r2, [r5, #0]
 8008806:	e7ee      	b.n	80087e6 <__swhatbuf_r+0x1c>
 8008808:	2340      	movs	r3, #64	; 0x40
 800880a:	2000      	movs	r0, #0
 800880c:	6023      	str	r3, [r4, #0]
 800880e:	b016      	add	sp, #88	; 0x58
 8008810:	bd70      	pop	{r4, r5, r6, pc}
	...

08008814 <__smakebuf_r>:
 8008814:	898b      	ldrh	r3, [r1, #12]
 8008816:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008818:	079d      	lsls	r5, r3, #30
 800881a:	4606      	mov	r6, r0
 800881c:	460c      	mov	r4, r1
 800881e:	d507      	bpl.n	8008830 <__smakebuf_r+0x1c>
 8008820:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008824:	6023      	str	r3, [r4, #0]
 8008826:	6123      	str	r3, [r4, #16]
 8008828:	2301      	movs	r3, #1
 800882a:	6163      	str	r3, [r4, #20]
 800882c:	b002      	add	sp, #8
 800882e:	bd70      	pop	{r4, r5, r6, pc}
 8008830:	ab01      	add	r3, sp, #4
 8008832:	466a      	mov	r2, sp
 8008834:	f7ff ffc9 	bl	80087ca <__swhatbuf_r>
 8008838:	9900      	ldr	r1, [sp, #0]
 800883a:	4605      	mov	r5, r0
 800883c:	4630      	mov	r0, r6
 800883e:	f000 fd57 	bl	80092f0 <_malloc_r>
 8008842:	b948      	cbnz	r0, 8008858 <__smakebuf_r+0x44>
 8008844:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008848:	059a      	lsls	r2, r3, #22
 800884a:	d4ef      	bmi.n	800882c <__smakebuf_r+0x18>
 800884c:	f023 0303 	bic.w	r3, r3, #3
 8008850:	f043 0302 	orr.w	r3, r3, #2
 8008854:	81a3      	strh	r3, [r4, #12]
 8008856:	e7e3      	b.n	8008820 <__smakebuf_r+0xc>
 8008858:	4b0d      	ldr	r3, [pc, #52]	; (8008890 <__smakebuf_r+0x7c>)
 800885a:	62b3      	str	r3, [r6, #40]	; 0x28
 800885c:	89a3      	ldrh	r3, [r4, #12]
 800885e:	6020      	str	r0, [r4, #0]
 8008860:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008864:	81a3      	strh	r3, [r4, #12]
 8008866:	9b00      	ldr	r3, [sp, #0]
 8008868:	6163      	str	r3, [r4, #20]
 800886a:	9b01      	ldr	r3, [sp, #4]
 800886c:	6120      	str	r0, [r4, #16]
 800886e:	b15b      	cbz	r3, 8008888 <__smakebuf_r+0x74>
 8008870:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008874:	4630      	mov	r0, r6
 8008876:	f001 fb0b 	bl	8009e90 <_isatty_r>
 800887a:	b128      	cbz	r0, 8008888 <__smakebuf_r+0x74>
 800887c:	89a3      	ldrh	r3, [r4, #12]
 800887e:	f023 0303 	bic.w	r3, r3, #3
 8008882:	f043 0301 	orr.w	r3, r3, #1
 8008886:	81a3      	strh	r3, [r4, #12]
 8008888:	89a0      	ldrh	r0, [r4, #12]
 800888a:	4305      	orrs	r5, r0
 800888c:	81a5      	strh	r5, [r4, #12]
 800888e:	e7cd      	b.n	800882c <__smakebuf_r+0x18>
 8008890:	08007f45 	.word	0x08007f45

08008894 <__ascii_mbtowc>:
 8008894:	b082      	sub	sp, #8
 8008896:	b901      	cbnz	r1, 800889a <__ascii_mbtowc+0x6>
 8008898:	a901      	add	r1, sp, #4
 800889a:	b142      	cbz	r2, 80088ae <__ascii_mbtowc+0x1a>
 800889c:	b14b      	cbz	r3, 80088b2 <__ascii_mbtowc+0x1e>
 800889e:	7813      	ldrb	r3, [r2, #0]
 80088a0:	600b      	str	r3, [r1, #0]
 80088a2:	7812      	ldrb	r2, [r2, #0]
 80088a4:	1e10      	subs	r0, r2, #0
 80088a6:	bf18      	it	ne
 80088a8:	2001      	movne	r0, #1
 80088aa:	b002      	add	sp, #8
 80088ac:	4770      	bx	lr
 80088ae:	4610      	mov	r0, r2
 80088b0:	e7fb      	b.n	80088aa <__ascii_mbtowc+0x16>
 80088b2:	f06f 0001 	mvn.w	r0, #1
 80088b6:	e7f8      	b.n	80088aa <__ascii_mbtowc+0x16>

080088b8 <_Balloc>:
 80088b8:	b570      	push	{r4, r5, r6, lr}
 80088ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80088bc:	4604      	mov	r4, r0
 80088be:	460d      	mov	r5, r1
 80088c0:	b976      	cbnz	r6, 80088e0 <_Balloc+0x28>
 80088c2:	2010      	movs	r0, #16
 80088c4:	f001 fb06 	bl	8009ed4 <malloc>
 80088c8:	4602      	mov	r2, r0
 80088ca:	6260      	str	r0, [r4, #36]	; 0x24
 80088cc:	b920      	cbnz	r0, 80088d8 <_Balloc+0x20>
 80088ce:	4b18      	ldr	r3, [pc, #96]	; (8008930 <_Balloc+0x78>)
 80088d0:	4818      	ldr	r0, [pc, #96]	; (8008934 <_Balloc+0x7c>)
 80088d2:	2166      	movs	r1, #102	; 0x66
 80088d4:	f001 fa8a 	bl	8009dec <__assert_func>
 80088d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80088dc:	6006      	str	r6, [r0, #0]
 80088de:	60c6      	str	r6, [r0, #12]
 80088e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80088e2:	68f3      	ldr	r3, [r6, #12]
 80088e4:	b183      	cbz	r3, 8008908 <_Balloc+0x50>
 80088e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80088e8:	68db      	ldr	r3, [r3, #12]
 80088ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80088ee:	b9b8      	cbnz	r0, 8008920 <_Balloc+0x68>
 80088f0:	2101      	movs	r1, #1
 80088f2:	fa01 f605 	lsl.w	r6, r1, r5
 80088f6:	1d72      	adds	r2, r6, #5
 80088f8:	0092      	lsls	r2, r2, #2
 80088fa:	4620      	mov	r0, r4
 80088fc:	f000 fc98 	bl	8009230 <_calloc_r>
 8008900:	b160      	cbz	r0, 800891c <_Balloc+0x64>
 8008902:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008906:	e00e      	b.n	8008926 <_Balloc+0x6e>
 8008908:	2221      	movs	r2, #33	; 0x21
 800890a:	2104      	movs	r1, #4
 800890c:	4620      	mov	r0, r4
 800890e:	f000 fc8f 	bl	8009230 <_calloc_r>
 8008912:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008914:	60f0      	str	r0, [r6, #12]
 8008916:	68db      	ldr	r3, [r3, #12]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d1e4      	bne.n	80088e6 <_Balloc+0x2e>
 800891c:	2000      	movs	r0, #0
 800891e:	bd70      	pop	{r4, r5, r6, pc}
 8008920:	6802      	ldr	r2, [r0, #0]
 8008922:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008926:	2300      	movs	r3, #0
 8008928:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800892c:	e7f7      	b.n	800891e <_Balloc+0x66>
 800892e:	bf00      	nop
 8008930:	0800a58c 	.word	0x0800a58c
 8008934:	0800a5a3 	.word	0x0800a5a3

08008938 <_Bfree>:
 8008938:	b570      	push	{r4, r5, r6, lr}
 800893a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800893c:	4605      	mov	r5, r0
 800893e:	460c      	mov	r4, r1
 8008940:	b976      	cbnz	r6, 8008960 <_Bfree+0x28>
 8008942:	2010      	movs	r0, #16
 8008944:	f001 fac6 	bl	8009ed4 <malloc>
 8008948:	4602      	mov	r2, r0
 800894a:	6268      	str	r0, [r5, #36]	; 0x24
 800894c:	b920      	cbnz	r0, 8008958 <_Bfree+0x20>
 800894e:	4b09      	ldr	r3, [pc, #36]	; (8008974 <_Bfree+0x3c>)
 8008950:	4809      	ldr	r0, [pc, #36]	; (8008978 <_Bfree+0x40>)
 8008952:	218a      	movs	r1, #138	; 0x8a
 8008954:	f001 fa4a 	bl	8009dec <__assert_func>
 8008958:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800895c:	6006      	str	r6, [r0, #0]
 800895e:	60c6      	str	r6, [r0, #12]
 8008960:	b13c      	cbz	r4, 8008972 <_Bfree+0x3a>
 8008962:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008964:	6862      	ldr	r2, [r4, #4]
 8008966:	68db      	ldr	r3, [r3, #12]
 8008968:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800896c:	6021      	str	r1, [r4, #0]
 800896e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008972:	bd70      	pop	{r4, r5, r6, pc}
 8008974:	0800a58c 	.word	0x0800a58c
 8008978:	0800a5a3 	.word	0x0800a5a3

0800897c <__multadd>:
 800897c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008980:	690e      	ldr	r6, [r1, #16]
 8008982:	4607      	mov	r7, r0
 8008984:	4698      	mov	r8, r3
 8008986:	460c      	mov	r4, r1
 8008988:	f101 0014 	add.w	r0, r1, #20
 800898c:	2300      	movs	r3, #0
 800898e:	6805      	ldr	r5, [r0, #0]
 8008990:	b2a9      	uxth	r1, r5
 8008992:	fb02 8101 	mla	r1, r2, r1, r8
 8008996:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800899a:	0c2d      	lsrs	r5, r5, #16
 800899c:	fb02 c505 	mla	r5, r2, r5, ip
 80089a0:	b289      	uxth	r1, r1
 80089a2:	3301      	adds	r3, #1
 80089a4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80089a8:	429e      	cmp	r6, r3
 80089aa:	f840 1b04 	str.w	r1, [r0], #4
 80089ae:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80089b2:	dcec      	bgt.n	800898e <__multadd+0x12>
 80089b4:	f1b8 0f00 	cmp.w	r8, #0
 80089b8:	d022      	beq.n	8008a00 <__multadd+0x84>
 80089ba:	68a3      	ldr	r3, [r4, #8]
 80089bc:	42b3      	cmp	r3, r6
 80089be:	dc19      	bgt.n	80089f4 <__multadd+0x78>
 80089c0:	6861      	ldr	r1, [r4, #4]
 80089c2:	4638      	mov	r0, r7
 80089c4:	3101      	adds	r1, #1
 80089c6:	f7ff ff77 	bl	80088b8 <_Balloc>
 80089ca:	4605      	mov	r5, r0
 80089cc:	b928      	cbnz	r0, 80089da <__multadd+0x5e>
 80089ce:	4602      	mov	r2, r0
 80089d0:	4b0d      	ldr	r3, [pc, #52]	; (8008a08 <__multadd+0x8c>)
 80089d2:	480e      	ldr	r0, [pc, #56]	; (8008a0c <__multadd+0x90>)
 80089d4:	21b5      	movs	r1, #181	; 0xb5
 80089d6:	f001 fa09 	bl	8009dec <__assert_func>
 80089da:	6922      	ldr	r2, [r4, #16]
 80089dc:	3202      	adds	r2, #2
 80089de:	f104 010c 	add.w	r1, r4, #12
 80089e2:	0092      	lsls	r2, r2, #2
 80089e4:	300c      	adds	r0, #12
 80089e6:	f7fe f923 	bl	8006c30 <memcpy>
 80089ea:	4621      	mov	r1, r4
 80089ec:	4638      	mov	r0, r7
 80089ee:	f7ff ffa3 	bl	8008938 <_Bfree>
 80089f2:	462c      	mov	r4, r5
 80089f4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80089f8:	3601      	adds	r6, #1
 80089fa:	f8c3 8014 	str.w	r8, [r3, #20]
 80089fe:	6126      	str	r6, [r4, #16]
 8008a00:	4620      	mov	r0, r4
 8008a02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a06:	bf00      	nop
 8008a08:	0800a4fc 	.word	0x0800a4fc
 8008a0c:	0800a5a3 	.word	0x0800a5a3

08008a10 <__s2b>:
 8008a10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a14:	460c      	mov	r4, r1
 8008a16:	4615      	mov	r5, r2
 8008a18:	461f      	mov	r7, r3
 8008a1a:	2209      	movs	r2, #9
 8008a1c:	3308      	adds	r3, #8
 8008a1e:	4606      	mov	r6, r0
 8008a20:	fb93 f3f2 	sdiv	r3, r3, r2
 8008a24:	2100      	movs	r1, #0
 8008a26:	2201      	movs	r2, #1
 8008a28:	429a      	cmp	r2, r3
 8008a2a:	db09      	blt.n	8008a40 <__s2b+0x30>
 8008a2c:	4630      	mov	r0, r6
 8008a2e:	f7ff ff43 	bl	80088b8 <_Balloc>
 8008a32:	b940      	cbnz	r0, 8008a46 <__s2b+0x36>
 8008a34:	4602      	mov	r2, r0
 8008a36:	4b19      	ldr	r3, [pc, #100]	; (8008a9c <__s2b+0x8c>)
 8008a38:	4819      	ldr	r0, [pc, #100]	; (8008aa0 <__s2b+0x90>)
 8008a3a:	21ce      	movs	r1, #206	; 0xce
 8008a3c:	f001 f9d6 	bl	8009dec <__assert_func>
 8008a40:	0052      	lsls	r2, r2, #1
 8008a42:	3101      	adds	r1, #1
 8008a44:	e7f0      	b.n	8008a28 <__s2b+0x18>
 8008a46:	9b08      	ldr	r3, [sp, #32]
 8008a48:	6143      	str	r3, [r0, #20]
 8008a4a:	2d09      	cmp	r5, #9
 8008a4c:	f04f 0301 	mov.w	r3, #1
 8008a50:	6103      	str	r3, [r0, #16]
 8008a52:	dd16      	ble.n	8008a82 <__s2b+0x72>
 8008a54:	f104 0909 	add.w	r9, r4, #9
 8008a58:	46c8      	mov	r8, r9
 8008a5a:	442c      	add	r4, r5
 8008a5c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008a60:	4601      	mov	r1, r0
 8008a62:	3b30      	subs	r3, #48	; 0x30
 8008a64:	220a      	movs	r2, #10
 8008a66:	4630      	mov	r0, r6
 8008a68:	f7ff ff88 	bl	800897c <__multadd>
 8008a6c:	45a0      	cmp	r8, r4
 8008a6e:	d1f5      	bne.n	8008a5c <__s2b+0x4c>
 8008a70:	f1a5 0408 	sub.w	r4, r5, #8
 8008a74:	444c      	add	r4, r9
 8008a76:	1b2d      	subs	r5, r5, r4
 8008a78:	1963      	adds	r3, r4, r5
 8008a7a:	42bb      	cmp	r3, r7
 8008a7c:	db04      	blt.n	8008a88 <__s2b+0x78>
 8008a7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a82:	340a      	adds	r4, #10
 8008a84:	2509      	movs	r5, #9
 8008a86:	e7f6      	b.n	8008a76 <__s2b+0x66>
 8008a88:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008a8c:	4601      	mov	r1, r0
 8008a8e:	3b30      	subs	r3, #48	; 0x30
 8008a90:	220a      	movs	r2, #10
 8008a92:	4630      	mov	r0, r6
 8008a94:	f7ff ff72 	bl	800897c <__multadd>
 8008a98:	e7ee      	b.n	8008a78 <__s2b+0x68>
 8008a9a:	bf00      	nop
 8008a9c:	0800a4fc 	.word	0x0800a4fc
 8008aa0:	0800a5a3 	.word	0x0800a5a3

08008aa4 <__hi0bits>:
 8008aa4:	0c03      	lsrs	r3, r0, #16
 8008aa6:	041b      	lsls	r3, r3, #16
 8008aa8:	b9d3      	cbnz	r3, 8008ae0 <__hi0bits+0x3c>
 8008aaa:	0400      	lsls	r0, r0, #16
 8008aac:	2310      	movs	r3, #16
 8008aae:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008ab2:	bf04      	itt	eq
 8008ab4:	0200      	lsleq	r0, r0, #8
 8008ab6:	3308      	addeq	r3, #8
 8008ab8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008abc:	bf04      	itt	eq
 8008abe:	0100      	lsleq	r0, r0, #4
 8008ac0:	3304      	addeq	r3, #4
 8008ac2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008ac6:	bf04      	itt	eq
 8008ac8:	0080      	lsleq	r0, r0, #2
 8008aca:	3302      	addeq	r3, #2
 8008acc:	2800      	cmp	r0, #0
 8008ace:	db05      	blt.n	8008adc <__hi0bits+0x38>
 8008ad0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008ad4:	f103 0301 	add.w	r3, r3, #1
 8008ad8:	bf08      	it	eq
 8008ada:	2320      	moveq	r3, #32
 8008adc:	4618      	mov	r0, r3
 8008ade:	4770      	bx	lr
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	e7e4      	b.n	8008aae <__hi0bits+0xa>

08008ae4 <__lo0bits>:
 8008ae4:	6803      	ldr	r3, [r0, #0]
 8008ae6:	f013 0207 	ands.w	r2, r3, #7
 8008aea:	4601      	mov	r1, r0
 8008aec:	d00b      	beq.n	8008b06 <__lo0bits+0x22>
 8008aee:	07da      	lsls	r2, r3, #31
 8008af0:	d424      	bmi.n	8008b3c <__lo0bits+0x58>
 8008af2:	0798      	lsls	r0, r3, #30
 8008af4:	bf49      	itett	mi
 8008af6:	085b      	lsrmi	r3, r3, #1
 8008af8:	089b      	lsrpl	r3, r3, #2
 8008afa:	2001      	movmi	r0, #1
 8008afc:	600b      	strmi	r3, [r1, #0]
 8008afe:	bf5c      	itt	pl
 8008b00:	600b      	strpl	r3, [r1, #0]
 8008b02:	2002      	movpl	r0, #2
 8008b04:	4770      	bx	lr
 8008b06:	b298      	uxth	r0, r3
 8008b08:	b9b0      	cbnz	r0, 8008b38 <__lo0bits+0x54>
 8008b0a:	0c1b      	lsrs	r3, r3, #16
 8008b0c:	2010      	movs	r0, #16
 8008b0e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008b12:	bf04      	itt	eq
 8008b14:	0a1b      	lsreq	r3, r3, #8
 8008b16:	3008      	addeq	r0, #8
 8008b18:	071a      	lsls	r2, r3, #28
 8008b1a:	bf04      	itt	eq
 8008b1c:	091b      	lsreq	r3, r3, #4
 8008b1e:	3004      	addeq	r0, #4
 8008b20:	079a      	lsls	r2, r3, #30
 8008b22:	bf04      	itt	eq
 8008b24:	089b      	lsreq	r3, r3, #2
 8008b26:	3002      	addeq	r0, #2
 8008b28:	07da      	lsls	r2, r3, #31
 8008b2a:	d403      	bmi.n	8008b34 <__lo0bits+0x50>
 8008b2c:	085b      	lsrs	r3, r3, #1
 8008b2e:	f100 0001 	add.w	r0, r0, #1
 8008b32:	d005      	beq.n	8008b40 <__lo0bits+0x5c>
 8008b34:	600b      	str	r3, [r1, #0]
 8008b36:	4770      	bx	lr
 8008b38:	4610      	mov	r0, r2
 8008b3a:	e7e8      	b.n	8008b0e <__lo0bits+0x2a>
 8008b3c:	2000      	movs	r0, #0
 8008b3e:	4770      	bx	lr
 8008b40:	2020      	movs	r0, #32
 8008b42:	4770      	bx	lr

08008b44 <__i2b>:
 8008b44:	b510      	push	{r4, lr}
 8008b46:	460c      	mov	r4, r1
 8008b48:	2101      	movs	r1, #1
 8008b4a:	f7ff feb5 	bl	80088b8 <_Balloc>
 8008b4e:	4602      	mov	r2, r0
 8008b50:	b928      	cbnz	r0, 8008b5e <__i2b+0x1a>
 8008b52:	4b05      	ldr	r3, [pc, #20]	; (8008b68 <__i2b+0x24>)
 8008b54:	4805      	ldr	r0, [pc, #20]	; (8008b6c <__i2b+0x28>)
 8008b56:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008b5a:	f001 f947 	bl	8009dec <__assert_func>
 8008b5e:	2301      	movs	r3, #1
 8008b60:	6144      	str	r4, [r0, #20]
 8008b62:	6103      	str	r3, [r0, #16]
 8008b64:	bd10      	pop	{r4, pc}
 8008b66:	bf00      	nop
 8008b68:	0800a4fc 	.word	0x0800a4fc
 8008b6c:	0800a5a3 	.word	0x0800a5a3

08008b70 <__multiply>:
 8008b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b74:	4614      	mov	r4, r2
 8008b76:	690a      	ldr	r2, [r1, #16]
 8008b78:	6923      	ldr	r3, [r4, #16]
 8008b7a:	429a      	cmp	r2, r3
 8008b7c:	bfb8      	it	lt
 8008b7e:	460b      	movlt	r3, r1
 8008b80:	460d      	mov	r5, r1
 8008b82:	bfbc      	itt	lt
 8008b84:	4625      	movlt	r5, r4
 8008b86:	461c      	movlt	r4, r3
 8008b88:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008b8c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008b90:	68ab      	ldr	r3, [r5, #8]
 8008b92:	6869      	ldr	r1, [r5, #4]
 8008b94:	eb0a 0709 	add.w	r7, sl, r9
 8008b98:	42bb      	cmp	r3, r7
 8008b9a:	b085      	sub	sp, #20
 8008b9c:	bfb8      	it	lt
 8008b9e:	3101      	addlt	r1, #1
 8008ba0:	f7ff fe8a 	bl	80088b8 <_Balloc>
 8008ba4:	b930      	cbnz	r0, 8008bb4 <__multiply+0x44>
 8008ba6:	4602      	mov	r2, r0
 8008ba8:	4b42      	ldr	r3, [pc, #264]	; (8008cb4 <__multiply+0x144>)
 8008baa:	4843      	ldr	r0, [pc, #268]	; (8008cb8 <__multiply+0x148>)
 8008bac:	f240 115d 	movw	r1, #349	; 0x15d
 8008bb0:	f001 f91c 	bl	8009dec <__assert_func>
 8008bb4:	f100 0614 	add.w	r6, r0, #20
 8008bb8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008bbc:	4633      	mov	r3, r6
 8008bbe:	2200      	movs	r2, #0
 8008bc0:	4543      	cmp	r3, r8
 8008bc2:	d31e      	bcc.n	8008c02 <__multiply+0x92>
 8008bc4:	f105 0c14 	add.w	ip, r5, #20
 8008bc8:	f104 0314 	add.w	r3, r4, #20
 8008bcc:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008bd0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008bd4:	9202      	str	r2, [sp, #8]
 8008bd6:	ebac 0205 	sub.w	r2, ip, r5
 8008bda:	3a15      	subs	r2, #21
 8008bdc:	f022 0203 	bic.w	r2, r2, #3
 8008be0:	3204      	adds	r2, #4
 8008be2:	f105 0115 	add.w	r1, r5, #21
 8008be6:	458c      	cmp	ip, r1
 8008be8:	bf38      	it	cc
 8008bea:	2204      	movcc	r2, #4
 8008bec:	9201      	str	r2, [sp, #4]
 8008bee:	9a02      	ldr	r2, [sp, #8]
 8008bf0:	9303      	str	r3, [sp, #12]
 8008bf2:	429a      	cmp	r2, r3
 8008bf4:	d808      	bhi.n	8008c08 <__multiply+0x98>
 8008bf6:	2f00      	cmp	r7, #0
 8008bf8:	dc55      	bgt.n	8008ca6 <__multiply+0x136>
 8008bfa:	6107      	str	r7, [r0, #16]
 8008bfc:	b005      	add	sp, #20
 8008bfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c02:	f843 2b04 	str.w	r2, [r3], #4
 8008c06:	e7db      	b.n	8008bc0 <__multiply+0x50>
 8008c08:	f8b3 a000 	ldrh.w	sl, [r3]
 8008c0c:	f1ba 0f00 	cmp.w	sl, #0
 8008c10:	d020      	beq.n	8008c54 <__multiply+0xe4>
 8008c12:	f105 0e14 	add.w	lr, r5, #20
 8008c16:	46b1      	mov	r9, r6
 8008c18:	2200      	movs	r2, #0
 8008c1a:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008c1e:	f8d9 b000 	ldr.w	fp, [r9]
 8008c22:	b2a1      	uxth	r1, r4
 8008c24:	fa1f fb8b 	uxth.w	fp, fp
 8008c28:	fb0a b101 	mla	r1, sl, r1, fp
 8008c2c:	4411      	add	r1, r2
 8008c2e:	f8d9 2000 	ldr.w	r2, [r9]
 8008c32:	0c24      	lsrs	r4, r4, #16
 8008c34:	0c12      	lsrs	r2, r2, #16
 8008c36:	fb0a 2404 	mla	r4, sl, r4, r2
 8008c3a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8008c3e:	b289      	uxth	r1, r1
 8008c40:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008c44:	45f4      	cmp	ip, lr
 8008c46:	f849 1b04 	str.w	r1, [r9], #4
 8008c4a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008c4e:	d8e4      	bhi.n	8008c1a <__multiply+0xaa>
 8008c50:	9901      	ldr	r1, [sp, #4]
 8008c52:	5072      	str	r2, [r6, r1]
 8008c54:	9a03      	ldr	r2, [sp, #12]
 8008c56:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008c5a:	3304      	adds	r3, #4
 8008c5c:	f1b9 0f00 	cmp.w	r9, #0
 8008c60:	d01f      	beq.n	8008ca2 <__multiply+0x132>
 8008c62:	6834      	ldr	r4, [r6, #0]
 8008c64:	f105 0114 	add.w	r1, r5, #20
 8008c68:	46b6      	mov	lr, r6
 8008c6a:	f04f 0a00 	mov.w	sl, #0
 8008c6e:	880a      	ldrh	r2, [r1, #0]
 8008c70:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008c74:	fb09 b202 	mla	r2, r9, r2, fp
 8008c78:	4492      	add	sl, r2
 8008c7a:	b2a4      	uxth	r4, r4
 8008c7c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008c80:	f84e 4b04 	str.w	r4, [lr], #4
 8008c84:	f851 4b04 	ldr.w	r4, [r1], #4
 8008c88:	f8be 2000 	ldrh.w	r2, [lr]
 8008c8c:	0c24      	lsrs	r4, r4, #16
 8008c8e:	fb09 2404 	mla	r4, r9, r4, r2
 8008c92:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8008c96:	458c      	cmp	ip, r1
 8008c98:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008c9c:	d8e7      	bhi.n	8008c6e <__multiply+0xfe>
 8008c9e:	9a01      	ldr	r2, [sp, #4]
 8008ca0:	50b4      	str	r4, [r6, r2]
 8008ca2:	3604      	adds	r6, #4
 8008ca4:	e7a3      	b.n	8008bee <__multiply+0x7e>
 8008ca6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d1a5      	bne.n	8008bfa <__multiply+0x8a>
 8008cae:	3f01      	subs	r7, #1
 8008cb0:	e7a1      	b.n	8008bf6 <__multiply+0x86>
 8008cb2:	bf00      	nop
 8008cb4:	0800a4fc 	.word	0x0800a4fc
 8008cb8:	0800a5a3 	.word	0x0800a5a3

08008cbc <__pow5mult>:
 8008cbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008cc0:	4615      	mov	r5, r2
 8008cc2:	f012 0203 	ands.w	r2, r2, #3
 8008cc6:	4606      	mov	r6, r0
 8008cc8:	460f      	mov	r7, r1
 8008cca:	d007      	beq.n	8008cdc <__pow5mult+0x20>
 8008ccc:	4c25      	ldr	r4, [pc, #148]	; (8008d64 <__pow5mult+0xa8>)
 8008cce:	3a01      	subs	r2, #1
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008cd6:	f7ff fe51 	bl	800897c <__multadd>
 8008cda:	4607      	mov	r7, r0
 8008cdc:	10ad      	asrs	r5, r5, #2
 8008cde:	d03d      	beq.n	8008d5c <__pow5mult+0xa0>
 8008ce0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008ce2:	b97c      	cbnz	r4, 8008d04 <__pow5mult+0x48>
 8008ce4:	2010      	movs	r0, #16
 8008ce6:	f001 f8f5 	bl	8009ed4 <malloc>
 8008cea:	4602      	mov	r2, r0
 8008cec:	6270      	str	r0, [r6, #36]	; 0x24
 8008cee:	b928      	cbnz	r0, 8008cfc <__pow5mult+0x40>
 8008cf0:	4b1d      	ldr	r3, [pc, #116]	; (8008d68 <__pow5mult+0xac>)
 8008cf2:	481e      	ldr	r0, [pc, #120]	; (8008d6c <__pow5mult+0xb0>)
 8008cf4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008cf8:	f001 f878 	bl	8009dec <__assert_func>
 8008cfc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008d00:	6004      	str	r4, [r0, #0]
 8008d02:	60c4      	str	r4, [r0, #12]
 8008d04:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008d08:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008d0c:	b94c      	cbnz	r4, 8008d22 <__pow5mult+0x66>
 8008d0e:	f240 2171 	movw	r1, #625	; 0x271
 8008d12:	4630      	mov	r0, r6
 8008d14:	f7ff ff16 	bl	8008b44 <__i2b>
 8008d18:	2300      	movs	r3, #0
 8008d1a:	f8c8 0008 	str.w	r0, [r8, #8]
 8008d1e:	4604      	mov	r4, r0
 8008d20:	6003      	str	r3, [r0, #0]
 8008d22:	f04f 0900 	mov.w	r9, #0
 8008d26:	07eb      	lsls	r3, r5, #31
 8008d28:	d50a      	bpl.n	8008d40 <__pow5mult+0x84>
 8008d2a:	4639      	mov	r1, r7
 8008d2c:	4622      	mov	r2, r4
 8008d2e:	4630      	mov	r0, r6
 8008d30:	f7ff ff1e 	bl	8008b70 <__multiply>
 8008d34:	4639      	mov	r1, r7
 8008d36:	4680      	mov	r8, r0
 8008d38:	4630      	mov	r0, r6
 8008d3a:	f7ff fdfd 	bl	8008938 <_Bfree>
 8008d3e:	4647      	mov	r7, r8
 8008d40:	106d      	asrs	r5, r5, #1
 8008d42:	d00b      	beq.n	8008d5c <__pow5mult+0xa0>
 8008d44:	6820      	ldr	r0, [r4, #0]
 8008d46:	b938      	cbnz	r0, 8008d58 <__pow5mult+0x9c>
 8008d48:	4622      	mov	r2, r4
 8008d4a:	4621      	mov	r1, r4
 8008d4c:	4630      	mov	r0, r6
 8008d4e:	f7ff ff0f 	bl	8008b70 <__multiply>
 8008d52:	6020      	str	r0, [r4, #0]
 8008d54:	f8c0 9000 	str.w	r9, [r0]
 8008d58:	4604      	mov	r4, r0
 8008d5a:	e7e4      	b.n	8008d26 <__pow5mult+0x6a>
 8008d5c:	4638      	mov	r0, r7
 8008d5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d62:	bf00      	nop
 8008d64:	0800a6f8 	.word	0x0800a6f8
 8008d68:	0800a58c 	.word	0x0800a58c
 8008d6c:	0800a5a3 	.word	0x0800a5a3

08008d70 <__lshift>:
 8008d70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d74:	460c      	mov	r4, r1
 8008d76:	6849      	ldr	r1, [r1, #4]
 8008d78:	6923      	ldr	r3, [r4, #16]
 8008d7a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008d7e:	68a3      	ldr	r3, [r4, #8]
 8008d80:	4607      	mov	r7, r0
 8008d82:	4691      	mov	r9, r2
 8008d84:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008d88:	f108 0601 	add.w	r6, r8, #1
 8008d8c:	42b3      	cmp	r3, r6
 8008d8e:	db0b      	blt.n	8008da8 <__lshift+0x38>
 8008d90:	4638      	mov	r0, r7
 8008d92:	f7ff fd91 	bl	80088b8 <_Balloc>
 8008d96:	4605      	mov	r5, r0
 8008d98:	b948      	cbnz	r0, 8008dae <__lshift+0x3e>
 8008d9a:	4602      	mov	r2, r0
 8008d9c:	4b28      	ldr	r3, [pc, #160]	; (8008e40 <__lshift+0xd0>)
 8008d9e:	4829      	ldr	r0, [pc, #164]	; (8008e44 <__lshift+0xd4>)
 8008da0:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008da4:	f001 f822 	bl	8009dec <__assert_func>
 8008da8:	3101      	adds	r1, #1
 8008daa:	005b      	lsls	r3, r3, #1
 8008dac:	e7ee      	b.n	8008d8c <__lshift+0x1c>
 8008dae:	2300      	movs	r3, #0
 8008db0:	f100 0114 	add.w	r1, r0, #20
 8008db4:	f100 0210 	add.w	r2, r0, #16
 8008db8:	4618      	mov	r0, r3
 8008dba:	4553      	cmp	r3, sl
 8008dbc:	db33      	blt.n	8008e26 <__lshift+0xb6>
 8008dbe:	6920      	ldr	r0, [r4, #16]
 8008dc0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008dc4:	f104 0314 	add.w	r3, r4, #20
 8008dc8:	f019 091f 	ands.w	r9, r9, #31
 8008dcc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008dd0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008dd4:	d02b      	beq.n	8008e2e <__lshift+0xbe>
 8008dd6:	f1c9 0e20 	rsb	lr, r9, #32
 8008dda:	468a      	mov	sl, r1
 8008ddc:	2200      	movs	r2, #0
 8008dde:	6818      	ldr	r0, [r3, #0]
 8008de0:	fa00 f009 	lsl.w	r0, r0, r9
 8008de4:	4302      	orrs	r2, r0
 8008de6:	f84a 2b04 	str.w	r2, [sl], #4
 8008dea:	f853 2b04 	ldr.w	r2, [r3], #4
 8008dee:	459c      	cmp	ip, r3
 8008df0:	fa22 f20e 	lsr.w	r2, r2, lr
 8008df4:	d8f3      	bhi.n	8008dde <__lshift+0x6e>
 8008df6:	ebac 0304 	sub.w	r3, ip, r4
 8008dfa:	3b15      	subs	r3, #21
 8008dfc:	f023 0303 	bic.w	r3, r3, #3
 8008e00:	3304      	adds	r3, #4
 8008e02:	f104 0015 	add.w	r0, r4, #21
 8008e06:	4584      	cmp	ip, r0
 8008e08:	bf38      	it	cc
 8008e0a:	2304      	movcc	r3, #4
 8008e0c:	50ca      	str	r2, [r1, r3]
 8008e0e:	b10a      	cbz	r2, 8008e14 <__lshift+0xa4>
 8008e10:	f108 0602 	add.w	r6, r8, #2
 8008e14:	3e01      	subs	r6, #1
 8008e16:	4638      	mov	r0, r7
 8008e18:	612e      	str	r6, [r5, #16]
 8008e1a:	4621      	mov	r1, r4
 8008e1c:	f7ff fd8c 	bl	8008938 <_Bfree>
 8008e20:	4628      	mov	r0, r5
 8008e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e26:	f842 0f04 	str.w	r0, [r2, #4]!
 8008e2a:	3301      	adds	r3, #1
 8008e2c:	e7c5      	b.n	8008dba <__lshift+0x4a>
 8008e2e:	3904      	subs	r1, #4
 8008e30:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e34:	f841 2f04 	str.w	r2, [r1, #4]!
 8008e38:	459c      	cmp	ip, r3
 8008e3a:	d8f9      	bhi.n	8008e30 <__lshift+0xc0>
 8008e3c:	e7ea      	b.n	8008e14 <__lshift+0xa4>
 8008e3e:	bf00      	nop
 8008e40:	0800a4fc 	.word	0x0800a4fc
 8008e44:	0800a5a3 	.word	0x0800a5a3

08008e48 <__mcmp>:
 8008e48:	b530      	push	{r4, r5, lr}
 8008e4a:	6902      	ldr	r2, [r0, #16]
 8008e4c:	690c      	ldr	r4, [r1, #16]
 8008e4e:	1b12      	subs	r2, r2, r4
 8008e50:	d10e      	bne.n	8008e70 <__mcmp+0x28>
 8008e52:	f100 0314 	add.w	r3, r0, #20
 8008e56:	3114      	adds	r1, #20
 8008e58:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008e5c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008e60:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008e64:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008e68:	42a5      	cmp	r5, r4
 8008e6a:	d003      	beq.n	8008e74 <__mcmp+0x2c>
 8008e6c:	d305      	bcc.n	8008e7a <__mcmp+0x32>
 8008e6e:	2201      	movs	r2, #1
 8008e70:	4610      	mov	r0, r2
 8008e72:	bd30      	pop	{r4, r5, pc}
 8008e74:	4283      	cmp	r3, r0
 8008e76:	d3f3      	bcc.n	8008e60 <__mcmp+0x18>
 8008e78:	e7fa      	b.n	8008e70 <__mcmp+0x28>
 8008e7a:	f04f 32ff 	mov.w	r2, #4294967295
 8008e7e:	e7f7      	b.n	8008e70 <__mcmp+0x28>

08008e80 <__mdiff>:
 8008e80:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e84:	460c      	mov	r4, r1
 8008e86:	4606      	mov	r6, r0
 8008e88:	4611      	mov	r1, r2
 8008e8a:	4620      	mov	r0, r4
 8008e8c:	4617      	mov	r7, r2
 8008e8e:	f7ff ffdb 	bl	8008e48 <__mcmp>
 8008e92:	1e05      	subs	r5, r0, #0
 8008e94:	d110      	bne.n	8008eb8 <__mdiff+0x38>
 8008e96:	4629      	mov	r1, r5
 8008e98:	4630      	mov	r0, r6
 8008e9a:	f7ff fd0d 	bl	80088b8 <_Balloc>
 8008e9e:	b930      	cbnz	r0, 8008eae <__mdiff+0x2e>
 8008ea0:	4b39      	ldr	r3, [pc, #228]	; (8008f88 <__mdiff+0x108>)
 8008ea2:	4602      	mov	r2, r0
 8008ea4:	f240 2132 	movw	r1, #562	; 0x232
 8008ea8:	4838      	ldr	r0, [pc, #224]	; (8008f8c <__mdiff+0x10c>)
 8008eaa:	f000 ff9f 	bl	8009dec <__assert_func>
 8008eae:	2301      	movs	r3, #1
 8008eb0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008eb4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008eb8:	bfa4      	itt	ge
 8008eba:	463b      	movge	r3, r7
 8008ebc:	4627      	movge	r7, r4
 8008ebe:	4630      	mov	r0, r6
 8008ec0:	6879      	ldr	r1, [r7, #4]
 8008ec2:	bfa6      	itte	ge
 8008ec4:	461c      	movge	r4, r3
 8008ec6:	2500      	movge	r5, #0
 8008ec8:	2501      	movlt	r5, #1
 8008eca:	f7ff fcf5 	bl	80088b8 <_Balloc>
 8008ece:	b920      	cbnz	r0, 8008eda <__mdiff+0x5a>
 8008ed0:	4b2d      	ldr	r3, [pc, #180]	; (8008f88 <__mdiff+0x108>)
 8008ed2:	4602      	mov	r2, r0
 8008ed4:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008ed8:	e7e6      	b.n	8008ea8 <__mdiff+0x28>
 8008eda:	693e      	ldr	r6, [r7, #16]
 8008edc:	60c5      	str	r5, [r0, #12]
 8008ede:	6925      	ldr	r5, [r4, #16]
 8008ee0:	f107 0114 	add.w	r1, r7, #20
 8008ee4:	f104 0914 	add.w	r9, r4, #20
 8008ee8:	f100 0e14 	add.w	lr, r0, #20
 8008eec:	f107 0210 	add.w	r2, r7, #16
 8008ef0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8008ef4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008ef8:	46f2      	mov	sl, lr
 8008efa:	2700      	movs	r7, #0
 8008efc:	f859 3b04 	ldr.w	r3, [r9], #4
 8008f00:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008f04:	fa1f f883 	uxth.w	r8, r3
 8008f08:	fa17 f78b 	uxtah	r7, r7, fp
 8008f0c:	0c1b      	lsrs	r3, r3, #16
 8008f0e:	eba7 0808 	sub.w	r8, r7, r8
 8008f12:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008f16:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008f1a:	fa1f f888 	uxth.w	r8, r8
 8008f1e:	141f      	asrs	r7, r3, #16
 8008f20:	454d      	cmp	r5, r9
 8008f22:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008f26:	f84a 3b04 	str.w	r3, [sl], #4
 8008f2a:	d8e7      	bhi.n	8008efc <__mdiff+0x7c>
 8008f2c:	1b2b      	subs	r3, r5, r4
 8008f2e:	3b15      	subs	r3, #21
 8008f30:	f023 0303 	bic.w	r3, r3, #3
 8008f34:	3304      	adds	r3, #4
 8008f36:	3415      	adds	r4, #21
 8008f38:	42a5      	cmp	r5, r4
 8008f3a:	bf38      	it	cc
 8008f3c:	2304      	movcc	r3, #4
 8008f3e:	4419      	add	r1, r3
 8008f40:	4473      	add	r3, lr
 8008f42:	469e      	mov	lr, r3
 8008f44:	460d      	mov	r5, r1
 8008f46:	4565      	cmp	r5, ip
 8008f48:	d30e      	bcc.n	8008f68 <__mdiff+0xe8>
 8008f4a:	f10c 0203 	add.w	r2, ip, #3
 8008f4e:	1a52      	subs	r2, r2, r1
 8008f50:	f022 0203 	bic.w	r2, r2, #3
 8008f54:	3903      	subs	r1, #3
 8008f56:	458c      	cmp	ip, r1
 8008f58:	bf38      	it	cc
 8008f5a:	2200      	movcc	r2, #0
 8008f5c:	441a      	add	r2, r3
 8008f5e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008f62:	b17b      	cbz	r3, 8008f84 <__mdiff+0x104>
 8008f64:	6106      	str	r6, [r0, #16]
 8008f66:	e7a5      	b.n	8008eb4 <__mdiff+0x34>
 8008f68:	f855 8b04 	ldr.w	r8, [r5], #4
 8008f6c:	fa17 f488 	uxtah	r4, r7, r8
 8008f70:	1422      	asrs	r2, r4, #16
 8008f72:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8008f76:	b2a4      	uxth	r4, r4
 8008f78:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008f7c:	f84e 4b04 	str.w	r4, [lr], #4
 8008f80:	1417      	asrs	r7, r2, #16
 8008f82:	e7e0      	b.n	8008f46 <__mdiff+0xc6>
 8008f84:	3e01      	subs	r6, #1
 8008f86:	e7ea      	b.n	8008f5e <__mdiff+0xde>
 8008f88:	0800a4fc 	.word	0x0800a4fc
 8008f8c:	0800a5a3 	.word	0x0800a5a3

08008f90 <__ulp>:
 8008f90:	b082      	sub	sp, #8
 8008f92:	ed8d 0b00 	vstr	d0, [sp]
 8008f96:	9b01      	ldr	r3, [sp, #4]
 8008f98:	4912      	ldr	r1, [pc, #72]	; (8008fe4 <__ulp+0x54>)
 8008f9a:	4019      	ands	r1, r3
 8008f9c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8008fa0:	2900      	cmp	r1, #0
 8008fa2:	dd05      	ble.n	8008fb0 <__ulp+0x20>
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	460b      	mov	r3, r1
 8008fa8:	ec43 2b10 	vmov	d0, r2, r3
 8008fac:	b002      	add	sp, #8
 8008fae:	4770      	bx	lr
 8008fb0:	4249      	negs	r1, r1
 8008fb2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8008fb6:	ea4f 5021 	mov.w	r0, r1, asr #20
 8008fba:	f04f 0200 	mov.w	r2, #0
 8008fbe:	f04f 0300 	mov.w	r3, #0
 8008fc2:	da04      	bge.n	8008fce <__ulp+0x3e>
 8008fc4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8008fc8:	fa41 f300 	asr.w	r3, r1, r0
 8008fcc:	e7ec      	b.n	8008fa8 <__ulp+0x18>
 8008fce:	f1a0 0114 	sub.w	r1, r0, #20
 8008fd2:	291e      	cmp	r1, #30
 8008fd4:	bfda      	itte	le
 8008fd6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8008fda:	fa20 f101 	lsrle.w	r1, r0, r1
 8008fde:	2101      	movgt	r1, #1
 8008fe0:	460a      	mov	r2, r1
 8008fe2:	e7e1      	b.n	8008fa8 <__ulp+0x18>
 8008fe4:	7ff00000 	.word	0x7ff00000

08008fe8 <__b2d>:
 8008fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fea:	6905      	ldr	r5, [r0, #16]
 8008fec:	f100 0714 	add.w	r7, r0, #20
 8008ff0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8008ff4:	1f2e      	subs	r6, r5, #4
 8008ff6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008ffa:	4620      	mov	r0, r4
 8008ffc:	f7ff fd52 	bl	8008aa4 <__hi0bits>
 8009000:	f1c0 0320 	rsb	r3, r0, #32
 8009004:	280a      	cmp	r0, #10
 8009006:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8009084 <__b2d+0x9c>
 800900a:	600b      	str	r3, [r1, #0]
 800900c:	dc14      	bgt.n	8009038 <__b2d+0x50>
 800900e:	f1c0 0e0b 	rsb	lr, r0, #11
 8009012:	fa24 f10e 	lsr.w	r1, r4, lr
 8009016:	42b7      	cmp	r7, r6
 8009018:	ea41 030c 	orr.w	r3, r1, ip
 800901c:	bf34      	ite	cc
 800901e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009022:	2100      	movcs	r1, #0
 8009024:	3015      	adds	r0, #21
 8009026:	fa04 f000 	lsl.w	r0, r4, r0
 800902a:	fa21 f10e 	lsr.w	r1, r1, lr
 800902e:	ea40 0201 	orr.w	r2, r0, r1
 8009032:	ec43 2b10 	vmov	d0, r2, r3
 8009036:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009038:	42b7      	cmp	r7, r6
 800903a:	bf3a      	itte	cc
 800903c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009040:	f1a5 0608 	subcc.w	r6, r5, #8
 8009044:	2100      	movcs	r1, #0
 8009046:	380b      	subs	r0, #11
 8009048:	d017      	beq.n	800907a <__b2d+0x92>
 800904a:	f1c0 0c20 	rsb	ip, r0, #32
 800904e:	fa04 f500 	lsl.w	r5, r4, r0
 8009052:	42be      	cmp	r6, r7
 8009054:	fa21 f40c 	lsr.w	r4, r1, ip
 8009058:	ea45 0504 	orr.w	r5, r5, r4
 800905c:	bf8c      	ite	hi
 800905e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009062:	2400      	movls	r4, #0
 8009064:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8009068:	fa01 f000 	lsl.w	r0, r1, r0
 800906c:	fa24 f40c 	lsr.w	r4, r4, ip
 8009070:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009074:	ea40 0204 	orr.w	r2, r0, r4
 8009078:	e7db      	b.n	8009032 <__b2d+0x4a>
 800907a:	ea44 030c 	orr.w	r3, r4, ip
 800907e:	460a      	mov	r2, r1
 8009080:	e7d7      	b.n	8009032 <__b2d+0x4a>
 8009082:	bf00      	nop
 8009084:	3ff00000 	.word	0x3ff00000

08009088 <__d2b>:
 8009088:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800908c:	4689      	mov	r9, r1
 800908e:	2101      	movs	r1, #1
 8009090:	ec57 6b10 	vmov	r6, r7, d0
 8009094:	4690      	mov	r8, r2
 8009096:	f7ff fc0f 	bl	80088b8 <_Balloc>
 800909a:	4604      	mov	r4, r0
 800909c:	b930      	cbnz	r0, 80090ac <__d2b+0x24>
 800909e:	4602      	mov	r2, r0
 80090a0:	4b25      	ldr	r3, [pc, #148]	; (8009138 <__d2b+0xb0>)
 80090a2:	4826      	ldr	r0, [pc, #152]	; (800913c <__d2b+0xb4>)
 80090a4:	f240 310a 	movw	r1, #778	; 0x30a
 80090a8:	f000 fea0 	bl	8009dec <__assert_func>
 80090ac:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80090b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80090b4:	bb35      	cbnz	r5, 8009104 <__d2b+0x7c>
 80090b6:	2e00      	cmp	r6, #0
 80090b8:	9301      	str	r3, [sp, #4]
 80090ba:	d028      	beq.n	800910e <__d2b+0x86>
 80090bc:	4668      	mov	r0, sp
 80090be:	9600      	str	r6, [sp, #0]
 80090c0:	f7ff fd10 	bl	8008ae4 <__lo0bits>
 80090c4:	9900      	ldr	r1, [sp, #0]
 80090c6:	b300      	cbz	r0, 800910a <__d2b+0x82>
 80090c8:	9a01      	ldr	r2, [sp, #4]
 80090ca:	f1c0 0320 	rsb	r3, r0, #32
 80090ce:	fa02 f303 	lsl.w	r3, r2, r3
 80090d2:	430b      	orrs	r3, r1
 80090d4:	40c2      	lsrs	r2, r0
 80090d6:	6163      	str	r3, [r4, #20]
 80090d8:	9201      	str	r2, [sp, #4]
 80090da:	9b01      	ldr	r3, [sp, #4]
 80090dc:	61a3      	str	r3, [r4, #24]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	bf14      	ite	ne
 80090e2:	2202      	movne	r2, #2
 80090e4:	2201      	moveq	r2, #1
 80090e6:	6122      	str	r2, [r4, #16]
 80090e8:	b1d5      	cbz	r5, 8009120 <__d2b+0x98>
 80090ea:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80090ee:	4405      	add	r5, r0
 80090f0:	f8c9 5000 	str.w	r5, [r9]
 80090f4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80090f8:	f8c8 0000 	str.w	r0, [r8]
 80090fc:	4620      	mov	r0, r4
 80090fe:	b003      	add	sp, #12
 8009100:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009104:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009108:	e7d5      	b.n	80090b6 <__d2b+0x2e>
 800910a:	6161      	str	r1, [r4, #20]
 800910c:	e7e5      	b.n	80090da <__d2b+0x52>
 800910e:	a801      	add	r0, sp, #4
 8009110:	f7ff fce8 	bl	8008ae4 <__lo0bits>
 8009114:	9b01      	ldr	r3, [sp, #4]
 8009116:	6163      	str	r3, [r4, #20]
 8009118:	2201      	movs	r2, #1
 800911a:	6122      	str	r2, [r4, #16]
 800911c:	3020      	adds	r0, #32
 800911e:	e7e3      	b.n	80090e8 <__d2b+0x60>
 8009120:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009124:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009128:	f8c9 0000 	str.w	r0, [r9]
 800912c:	6918      	ldr	r0, [r3, #16]
 800912e:	f7ff fcb9 	bl	8008aa4 <__hi0bits>
 8009132:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009136:	e7df      	b.n	80090f8 <__d2b+0x70>
 8009138:	0800a4fc 	.word	0x0800a4fc
 800913c:	0800a5a3 	.word	0x0800a5a3

08009140 <__ratio>:
 8009140:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009144:	468a      	mov	sl, r1
 8009146:	4669      	mov	r1, sp
 8009148:	4683      	mov	fp, r0
 800914a:	f7ff ff4d 	bl	8008fe8 <__b2d>
 800914e:	a901      	add	r1, sp, #4
 8009150:	4650      	mov	r0, sl
 8009152:	ec59 8b10 	vmov	r8, r9, d0
 8009156:	ee10 6a10 	vmov	r6, s0
 800915a:	f7ff ff45 	bl	8008fe8 <__b2d>
 800915e:	f8db 3010 	ldr.w	r3, [fp, #16]
 8009162:	f8da 2010 	ldr.w	r2, [sl, #16]
 8009166:	eba3 0c02 	sub.w	ip, r3, r2
 800916a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800916e:	1a9b      	subs	r3, r3, r2
 8009170:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009174:	ec55 4b10 	vmov	r4, r5, d0
 8009178:	2b00      	cmp	r3, #0
 800917a:	ee10 0a10 	vmov	r0, s0
 800917e:	bfce      	itee	gt
 8009180:	464a      	movgt	r2, r9
 8009182:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009186:	462a      	movle	r2, r5
 8009188:	464f      	mov	r7, r9
 800918a:	4629      	mov	r1, r5
 800918c:	bfcc      	ite	gt
 800918e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009192:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8009196:	ec47 6b17 	vmov	d7, r6, r7
 800919a:	ec41 0b16 	vmov	d6, r0, r1
 800919e:	ee87 0b06 	vdiv.f64	d0, d7, d6
 80091a2:	b003      	add	sp, #12
 80091a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080091a8 <__copybits>:
 80091a8:	3901      	subs	r1, #1
 80091aa:	b570      	push	{r4, r5, r6, lr}
 80091ac:	1149      	asrs	r1, r1, #5
 80091ae:	6914      	ldr	r4, [r2, #16]
 80091b0:	3101      	adds	r1, #1
 80091b2:	f102 0314 	add.w	r3, r2, #20
 80091b6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80091ba:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80091be:	1f05      	subs	r5, r0, #4
 80091c0:	42a3      	cmp	r3, r4
 80091c2:	d30c      	bcc.n	80091de <__copybits+0x36>
 80091c4:	1aa3      	subs	r3, r4, r2
 80091c6:	3b11      	subs	r3, #17
 80091c8:	f023 0303 	bic.w	r3, r3, #3
 80091cc:	3211      	adds	r2, #17
 80091ce:	42a2      	cmp	r2, r4
 80091d0:	bf88      	it	hi
 80091d2:	2300      	movhi	r3, #0
 80091d4:	4418      	add	r0, r3
 80091d6:	2300      	movs	r3, #0
 80091d8:	4288      	cmp	r0, r1
 80091da:	d305      	bcc.n	80091e8 <__copybits+0x40>
 80091dc:	bd70      	pop	{r4, r5, r6, pc}
 80091de:	f853 6b04 	ldr.w	r6, [r3], #4
 80091e2:	f845 6f04 	str.w	r6, [r5, #4]!
 80091e6:	e7eb      	b.n	80091c0 <__copybits+0x18>
 80091e8:	f840 3b04 	str.w	r3, [r0], #4
 80091ec:	e7f4      	b.n	80091d8 <__copybits+0x30>

080091ee <__any_on>:
 80091ee:	f100 0214 	add.w	r2, r0, #20
 80091f2:	6900      	ldr	r0, [r0, #16]
 80091f4:	114b      	asrs	r3, r1, #5
 80091f6:	4298      	cmp	r0, r3
 80091f8:	b510      	push	{r4, lr}
 80091fa:	db11      	blt.n	8009220 <__any_on+0x32>
 80091fc:	dd0a      	ble.n	8009214 <__any_on+0x26>
 80091fe:	f011 011f 	ands.w	r1, r1, #31
 8009202:	d007      	beq.n	8009214 <__any_on+0x26>
 8009204:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009208:	fa24 f001 	lsr.w	r0, r4, r1
 800920c:	fa00 f101 	lsl.w	r1, r0, r1
 8009210:	428c      	cmp	r4, r1
 8009212:	d10b      	bne.n	800922c <__any_on+0x3e>
 8009214:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009218:	4293      	cmp	r3, r2
 800921a:	d803      	bhi.n	8009224 <__any_on+0x36>
 800921c:	2000      	movs	r0, #0
 800921e:	bd10      	pop	{r4, pc}
 8009220:	4603      	mov	r3, r0
 8009222:	e7f7      	b.n	8009214 <__any_on+0x26>
 8009224:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009228:	2900      	cmp	r1, #0
 800922a:	d0f5      	beq.n	8009218 <__any_on+0x2a>
 800922c:	2001      	movs	r0, #1
 800922e:	e7f6      	b.n	800921e <__any_on+0x30>

08009230 <_calloc_r>:
 8009230:	b513      	push	{r0, r1, r4, lr}
 8009232:	434a      	muls	r2, r1
 8009234:	4611      	mov	r1, r2
 8009236:	9201      	str	r2, [sp, #4]
 8009238:	f000 f85a 	bl	80092f0 <_malloc_r>
 800923c:	4604      	mov	r4, r0
 800923e:	b118      	cbz	r0, 8009248 <_calloc_r+0x18>
 8009240:	9a01      	ldr	r2, [sp, #4]
 8009242:	2100      	movs	r1, #0
 8009244:	f7fd fd02 	bl	8006c4c <memset>
 8009248:	4620      	mov	r0, r4
 800924a:	b002      	add	sp, #8
 800924c:	bd10      	pop	{r4, pc}
	...

08009250 <_free_r>:
 8009250:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009252:	2900      	cmp	r1, #0
 8009254:	d048      	beq.n	80092e8 <_free_r+0x98>
 8009256:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800925a:	9001      	str	r0, [sp, #4]
 800925c:	2b00      	cmp	r3, #0
 800925e:	f1a1 0404 	sub.w	r4, r1, #4
 8009262:	bfb8      	it	lt
 8009264:	18e4      	addlt	r4, r4, r3
 8009266:	f000 fe57 	bl	8009f18 <__malloc_lock>
 800926a:	4a20      	ldr	r2, [pc, #128]	; (80092ec <_free_r+0x9c>)
 800926c:	9801      	ldr	r0, [sp, #4]
 800926e:	6813      	ldr	r3, [r2, #0]
 8009270:	4615      	mov	r5, r2
 8009272:	b933      	cbnz	r3, 8009282 <_free_r+0x32>
 8009274:	6063      	str	r3, [r4, #4]
 8009276:	6014      	str	r4, [r2, #0]
 8009278:	b003      	add	sp, #12
 800927a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800927e:	f000 be51 	b.w	8009f24 <__malloc_unlock>
 8009282:	42a3      	cmp	r3, r4
 8009284:	d90b      	bls.n	800929e <_free_r+0x4e>
 8009286:	6821      	ldr	r1, [r4, #0]
 8009288:	1862      	adds	r2, r4, r1
 800928a:	4293      	cmp	r3, r2
 800928c:	bf04      	itt	eq
 800928e:	681a      	ldreq	r2, [r3, #0]
 8009290:	685b      	ldreq	r3, [r3, #4]
 8009292:	6063      	str	r3, [r4, #4]
 8009294:	bf04      	itt	eq
 8009296:	1852      	addeq	r2, r2, r1
 8009298:	6022      	streq	r2, [r4, #0]
 800929a:	602c      	str	r4, [r5, #0]
 800929c:	e7ec      	b.n	8009278 <_free_r+0x28>
 800929e:	461a      	mov	r2, r3
 80092a0:	685b      	ldr	r3, [r3, #4]
 80092a2:	b10b      	cbz	r3, 80092a8 <_free_r+0x58>
 80092a4:	42a3      	cmp	r3, r4
 80092a6:	d9fa      	bls.n	800929e <_free_r+0x4e>
 80092a8:	6811      	ldr	r1, [r2, #0]
 80092aa:	1855      	adds	r5, r2, r1
 80092ac:	42a5      	cmp	r5, r4
 80092ae:	d10b      	bne.n	80092c8 <_free_r+0x78>
 80092b0:	6824      	ldr	r4, [r4, #0]
 80092b2:	4421      	add	r1, r4
 80092b4:	1854      	adds	r4, r2, r1
 80092b6:	42a3      	cmp	r3, r4
 80092b8:	6011      	str	r1, [r2, #0]
 80092ba:	d1dd      	bne.n	8009278 <_free_r+0x28>
 80092bc:	681c      	ldr	r4, [r3, #0]
 80092be:	685b      	ldr	r3, [r3, #4]
 80092c0:	6053      	str	r3, [r2, #4]
 80092c2:	4421      	add	r1, r4
 80092c4:	6011      	str	r1, [r2, #0]
 80092c6:	e7d7      	b.n	8009278 <_free_r+0x28>
 80092c8:	d902      	bls.n	80092d0 <_free_r+0x80>
 80092ca:	230c      	movs	r3, #12
 80092cc:	6003      	str	r3, [r0, #0]
 80092ce:	e7d3      	b.n	8009278 <_free_r+0x28>
 80092d0:	6825      	ldr	r5, [r4, #0]
 80092d2:	1961      	adds	r1, r4, r5
 80092d4:	428b      	cmp	r3, r1
 80092d6:	bf04      	itt	eq
 80092d8:	6819      	ldreq	r1, [r3, #0]
 80092da:	685b      	ldreq	r3, [r3, #4]
 80092dc:	6063      	str	r3, [r4, #4]
 80092de:	bf04      	itt	eq
 80092e0:	1949      	addeq	r1, r1, r5
 80092e2:	6021      	streq	r1, [r4, #0]
 80092e4:	6054      	str	r4, [r2, #4]
 80092e6:	e7c7      	b.n	8009278 <_free_r+0x28>
 80092e8:	b003      	add	sp, #12
 80092ea:	bd30      	pop	{r4, r5, pc}
 80092ec:	20000388 	.word	0x20000388

080092f0 <_malloc_r>:
 80092f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092f2:	1ccd      	adds	r5, r1, #3
 80092f4:	f025 0503 	bic.w	r5, r5, #3
 80092f8:	3508      	adds	r5, #8
 80092fa:	2d0c      	cmp	r5, #12
 80092fc:	bf38      	it	cc
 80092fe:	250c      	movcc	r5, #12
 8009300:	2d00      	cmp	r5, #0
 8009302:	4606      	mov	r6, r0
 8009304:	db01      	blt.n	800930a <_malloc_r+0x1a>
 8009306:	42a9      	cmp	r1, r5
 8009308:	d903      	bls.n	8009312 <_malloc_r+0x22>
 800930a:	230c      	movs	r3, #12
 800930c:	6033      	str	r3, [r6, #0]
 800930e:	2000      	movs	r0, #0
 8009310:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009312:	f000 fe01 	bl	8009f18 <__malloc_lock>
 8009316:	4921      	ldr	r1, [pc, #132]	; (800939c <_malloc_r+0xac>)
 8009318:	680a      	ldr	r2, [r1, #0]
 800931a:	4614      	mov	r4, r2
 800931c:	b99c      	cbnz	r4, 8009346 <_malloc_r+0x56>
 800931e:	4f20      	ldr	r7, [pc, #128]	; (80093a0 <_malloc_r+0xb0>)
 8009320:	683b      	ldr	r3, [r7, #0]
 8009322:	b923      	cbnz	r3, 800932e <_malloc_r+0x3e>
 8009324:	4621      	mov	r1, r4
 8009326:	4630      	mov	r0, r6
 8009328:	f000 fcd6 	bl	8009cd8 <_sbrk_r>
 800932c:	6038      	str	r0, [r7, #0]
 800932e:	4629      	mov	r1, r5
 8009330:	4630      	mov	r0, r6
 8009332:	f000 fcd1 	bl	8009cd8 <_sbrk_r>
 8009336:	1c43      	adds	r3, r0, #1
 8009338:	d123      	bne.n	8009382 <_malloc_r+0x92>
 800933a:	230c      	movs	r3, #12
 800933c:	6033      	str	r3, [r6, #0]
 800933e:	4630      	mov	r0, r6
 8009340:	f000 fdf0 	bl	8009f24 <__malloc_unlock>
 8009344:	e7e3      	b.n	800930e <_malloc_r+0x1e>
 8009346:	6823      	ldr	r3, [r4, #0]
 8009348:	1b5b      	subs	r3, r3, r5
 800934a:	d417      	bmi.n	800937c <_malloc_r+0x8c>
 800934c:	2b0b      	cmp	r3, #11
 800934e:	d903      	bls.n	8009358 <_malloc_r+0x68>
 8009350:	6023      	str	r3, [r4, #0]
 8009352:	441c      	add	r4, r3
 8009354:	6025      	str	r5, [r4, #0]
 8009356:	e004      	b.n	8009362 <_malloc_r+0x72>
 8009358:	6863      	ldr	r3, [r4, #4]
 800935a:	42a2      	cmp	r2, r4
 800935c:	bf0c      	ite	eq
 800935e:	600b      	streq	r3, [r1, #0]
 8009360:	6053      	strne	r3, [r2, #4]
 8009362:	4630      	mov	r0, r6
 8009364:	f000 fdde 	bl	8009f24 <__malloc_unlock>
 8009368:	f104 000b 	add.w	r0, r4, #11
 800936c:	1d23      	adds	r3, r4, #4
 800936e:	f020 0007 	bic.w	r0, r0, #7
 8009372:	1ac2      	subs	r2, r0, r3
 8009374:	d0cc      	beq.n	8009310 <_malloc_r+0x20>
 8009376:	1a1b      	subs	r3, r3, r0
 8009378:	50a3      	str	r3, [r4, r2]
 800937a:	e7c9      	b.n	8009310 <_malloc_r+0x20>
 800937c:	4622      	mov	r2, r4
 800937e:	6864      	ldr	r4, [r4, #4]
 8009380:	e7cc      	b.n	800931c <_malloc_r+0x2c>
 8009382:	1cc4      	adds	r4, r0, #3
 8009384:	f024 0403 	bic.w	r4, r4, #3
 8009388:	42a0      	cmp	r0, r4
 800938a:	d0e3      	beq.n	8009354 <_malloc_r+0x64>
 800938c:	1a21      	subs	r1, r4, r0
 800938e:	4630      	mov	r0, r6
 8009390:	f000 fca2 	bl	8009cd8 <_sbrk_r>
 8009394:	3001      	adds	r0, #1
 8009396:	d1dd      	bne.n	8009354 <_malloc_r+0x64>
 8009398:	e7cf      	b.n	800933a <_malloc_r+0x4a>
 800939a:	bf00      	nop
 800939c:	20000388 	.word	0x20000388
 80093a0:	2000038c 	.word	0x2000038c

080093a4 <__ssputs_r>:
 80093a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093a8:	688e      	ldr	r6, [r1, #8]
 80093aa:	429e      	cmp	r6, r3
 80093ac:	4682      	mov	sl, r0
 80093ae:	460c      	mov	r4, r1
 80093b0:	4690      	mov	r8, r2
 80093b2:	461f      	mov	r7, r3
 80093b4:	d838      	bhi.n	8009428 <__ssputs_r+0x84>
 80093b6:	898a      	ldrh	r2, [r1, #12]
 80093b8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80093bc:	d032      	beq.n	8009424 <__ssputs_r+0x80>
 80093be:	6825      	ldr	r5, [r4, #0]
 80093c0:	6909      	ldr	r1, [r1, #16]
 80093c2:	eba5 0901 	sub.w	r9, r5, r1
 80093c6:	6965      	ldr	r5, [r4, #20]
 80093c8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80093cc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80093d0:	3301      	adds	r3, #1
 80093d2:	444b      	add	r3, r9
 80093d4:	106d      	asrs	r5, r5, #1
 80093d6:	429d      	cmp	r5, r3
 80093d8:	bf38      	it	cc
 80093da:	461d      	movcc	r5, r3
 80093dc:	0553      	lsls	r3, r2, #21
 80093de:	d531      	bpl.n	8009444 <__ssputs_r+0xa0>
 80093e0:	4629      	mov	r1, r5
 80093e2:	f7ff ff85 	bl	80092f0 <_malloc_r>
 80093e6:	4606      	mov	r6, r0
 80093e8:	b950      	cbnz	r0, 8009400 <__ssputs_r+0x5c>
 80093ea:	230c      	movs	r3, #12
 80093ec:	f8ca 3000 	str.w	r3, [sl]
 80093f0:	89a3      	ldrh	r3, [r4, #12]
 80093f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80093f6:	81a3      	strh	r3, [r4, #12]
 80093f8:	f04f 30ff 	mov.w	r0, #4294967295
 80093fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009400:	6921      	ldr	r1, [r4, #16]
 8009402:	464a      	mov	r2, r9
 8009404:	f7fd fc14 	bl	8006c30 <memcpy>
 8009408:	89a3      	ldrh	r3, [r4, #12]
 800940a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800940e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009412:	81a3      	strh	r3, [r4, #12]
 8009414:	6126      	str	r6, [r4, #16]
 8009416:	6165      	str	r5, [r4, #20]
 8009418:	444e      	add	r6, r9
 800941a:	eba5 0509 	sub.w	r5, r5, r9
 800941e:	6026      	str	r6, [r4, #0]
 8009420:	60a5      	str	r5, [r4, #8]
 8009422:	463e      	mov	r6, r7
 8009424:	42be      	cmp	r6, r7
 8009426:	d900      	bls.n	800942a <__ssputs_r+0x86>
 8009428:	463e      	mov	r6, r7
 800942a:	4632      	mov	r2, r6
 800942c:	6820      	ldr	r0, [r4, #0]
 800942e:	4641      	mov	r1, r8
 8009430:	f000 fd58 	bl	8009ee4 <memmove>
 8009434:	68a3      	ldr	r3, [r4, #8]
 8009436:	6822      	ldr	r2, [r4, #0]
 8009438:	1b9b      	subs	r3, r3, r6
 800943a:	4432      	add	r2, r6
 800943c:	60a3      	str	r3, [r4, #8]
 800943e:	6022      	str	r2, [r4, #0]
 8009440:	2000      	movs	r0, #0
 8009442:	e7db      	b.n	80093fc <__ssputs_r+0x58>
 8009444:	462a      	mov	r2, r5
 8009446:	f000 fd73 	bl	8009f30 <_realloc_r>
 800944a:	4606      	mov	r6, r0
 800944c:	2800      	cmp	r0, #0
 800944e:	d1e1      	bne.n	8009414 <__ssputs_r+0x70>
 8009450:	6921      	ldr	r1, [r4, #16]
 8009452:	4650      	mov	r0, sl
 8009454:	f7ff fefc 	bl	8009250 <_free_r>
 8009458:	e7c7      	b.n	80093ea <__ssputs_r+0x46>
	...

0800945c <_svfiprintf_r>:
 800945c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009460:	4698      	mov	r8, r3
 8009462:	898b      	ldrh	r3, [r1, #12]
 8009464:	061b      	lsls	r3, r3, #24
 8009466:	b09d      	sub	sp, #116	; 0x74
 8009468:	4607      	mov	r7, r0
 800946a:	460d      	mov	r5, r1
 800946c:	4614      	mov	r4, r2
 800946e:	d50e      	bpl.n	800948e <_svfiprintf_r+0x32>
 8009470:	690b      	ldr	r3, [r1, #16]
 8009472:	b963      	cbnz	r3, 800948e <_svfiprintf_r+0x32>
 8009474:	2140      	movs	r1, #64	; 0x40
 8009476:	f7ff ff3b 	bl	80092f0 <_malloc_r>
 800947a:	6028      	str	r0, [r5, #0]
 800947c:	6128      	str	r0, [r5, #16]
 800947e:	b920      	cbnz	r0, 800948a <_svfiprintf_r+0x2e>
 8009480:	230c      	movs	r3, #12
 8009482:	603b      	str	r3, [r7, #0]
 8009484:	f04f 30ff 	mov.w	r0, #4294967295
 8009488:	e0d1      	b.n	800962e <_svfiprintf_r+0x1d2>
 800948a:	2340      	movs	r3, #64	; 0x40
 800948c:	616b      	str	r3, [r5, #20]
 800948e:	2300      	movs	r3, #0
 8009490:	9309      	str	r3, [sp, #36]	; 0x24
 8009492:	2320      	movs	r3, #32
 8009494:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009498:	f8cd 800c 	str.w	r8, [sp, #12]
 800949c:	2330      	movs	r3, #48	; 0x30
 800949e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009648 <_svfiprintf_r+0x1ec>
 80094a2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80094a6:	f04f 0901 	mov.w	r9, #1
 80094aa:	4623      	mov	r3, r4
 80094ac:	469a      	mov	sl, r3
 80094ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80094b2:	b10a      	cbz	r2, 80094b8 <_svfiprintf_r+0x5c>
 80094b4:	2a25      	cmp	r2, #37	; 0x25
 80094b6:	d1f9      	bne.n	80094ac <_svfiprintf_r+0x50>
 80094b8:	ebba 0b04 	subs.w	fp, sl, r4
 80094bc:	d00b      	beq.n	80094d6 <_svfiprintf_r+0x7a>
 80094be:	465b      	mov	r3, fp
 80094c0:	4622      	mov	r2, r4
 80094c2:	4629      	mov	r1, r5
 80094c4:	4638      	mov	r0, r7
 80094c6:	f7ff ff6d 	bl	80093a4 <__ssputs_r>
 80094ca:	3001      	adds	r0, #1
 80094cc:	f000 80aa 	beq.w	8009624 <_svfiprintf_r+0x1c8>
 80094d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80094d2:	445a      	add	r2, fp
 80094d4:	9209      	str	r2, [sp, #36]	; 0x24
 80094d6:	f89a 3000 	ldrb.w	r3, [sl]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	f000 80a2 	beq.w	8009624 <_svfiprintf_r+0x1c8>
 80094e0:	2300      	movs	r3, #0
 80094e2:	f04f 32ff 	mov.w	r2, #4294967295
 80094e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80094ea:	f10a 0a01 	add.w	sl, sl, #1
 80094ee:	9304      	str	r3, [sp, #16]
 80094f0:	9307      	str	r3, [sp, #28]
 80094f2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80094f6:	931a      	str	r3, [sp, #104]	; 0x68
 80094f8:	4654      	mov	r4, sl
 80094fa:	2205      	movs	r2, #5
 80094fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009500:	4851      	ldr	r0, [pc, #324]	; (8009648 <_svfiprintf_r+0x1ec>)
 8009502:	f7f6 feb5 	bl	8000270 <memchr>
 8009506:	9a04      	ldr	r2, [sp, #16]
 8009508:	b9d8      	cbnz	r0, 8009542 <_svfiprintf_r+0xe6>
 800950a:	06d0      	lsls	r0, r2, #27
 800950c:	bf44      	itt	mi
 800950e:	2320      	movmi	r3, #32
 8009510:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009514:	0711      	lsls	r1, r2, #28
 8009516:	bf44      	itt	mi
 8009518:	232b      	movmi	r3, #43	; 0x2b
 800951a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800951e:	f89a 3000 	ldrb.w	r3, [sl]
 8009522:	2b2a      	cmp	r3, #42	; 0x2a
 8009524:	d015      	beq.n	8009552 <_svfiprintf_r+0xf6>
 8009526:	9a07      	ldr	r2, [sp, #28]
 8009528:	4654      	mov	r4, sl
 800952a:	2000      	movs	r0, #0
 800952c:	f04f 0c0a 	mov.w	ip, #10
 8009530:	4621      	mov	r1, r4
 8009532:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009536:	3b30      	subs	r3, #48	; 0x30
 8009538:	2b09      	cmp	r3, #9
 800953a:	d94e      	bls.n	80095da <_svfiprintf_r+0x17e>
 800953c:	b1b0      	cbz	r0, 800956c <_svfiprintf_r+0x110>
 800953e:	9207      	str	r2, [sp, #28]
 8009540:	e014      	b.n	800956c <_svfiprintf_r+0x110>
 8009542:	eba0 0308 	sub.w	r3, r0, r8
 8009546:	fa09 f303 	lsl.w	r3, r9, r3
 800954a:	4313      	orrs	r3, r2
 800954c:	9304      	str	r3, [sp, #16]
 800954e:	46a2      	mov	sl, r4
 8009550:	e7d2      	b.n	80094f8 <_svfiprintf_r+0x9c>
 8009552:	9b03      	ldr	r3, [sp, #12]
 8009554:	1d19      	adds	r1, r3, #4
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	9103      	str	r1, [sp, #12]
 800955a:	2b00      	cmp	r3, #0
 800955c:	bfbb      	ittet	lt
 800955e:	425b      	neglt	r3, r3
 8009560:	f042 0202 	orrlt.w	r2, r2, #2
 8009564:	9307      	strge	r3, [sp, #28]
 8009566:	9307      	strlt	r3, [sp, #28]
 8009568:	bfb8      	it	lt
 800956a:	9204      	strlt	r2, [sp, #16]
 800956c:	7823      	ldrb	r3, [r4, #0]
 800956e:	2b2e      	cmp	r3, #46	; 0x2e
 8009570:	d10c      	bne.n	800958c <_svfiprintf_r+0x130>
 8009572:	7863      	ldrb	r3, [r4, #1]
 8009574:	2b2a      	cmp	r3, #42	; 0x2a
 8009576:	d135      	bne.n	80095e4 <_svfiprintf_r+0x188>
 8009578:	9b03      	ldr	r3, [sp, #12]
 800957a:	1d1a      	adds	r2, r3, #4
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	9203      	str	r2, [sp, #12]
 8009580:	2b00      	cmp	r3, #0
 8009582:	bfb8      	it	lt
 8009584:	f04f 33ff 	movlt.w	r3, #4294967295
 8009588:	3402      	adds	r4, #2
 800958a:	9305      	str	r3, [sp, #20]
 800958c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009658 <_svfiprintf_r+0x1fc>
 8009590:	7821      	ldrb	r1, [r4, #0]
 8009592:	2203      	movs	r2, #3
 8009594:	4650      	mov	r0, sl
 8009596:	f7f6 fe6b 	bl	8000270 <memchr>
 800959a:	b140      	cbz	r0, 80095ae <_svfiprintf_r+0x152>
 800959c:	2340      	movs	r3, #64	; 0x40
 800959e:	eba0 000a 	sub.w	r0, r0, sl
 80095a2:	fa03 f000 	lsl.w	r0, r3, r0
 80095a6:	9b04      	ldr	r3, [sp, #16]
 80095a8:	4303      	orrs	r3, r0
 80095aa:	3401      	adds	r4, #1
 80095ac:	9304      	str	r3, [sp, #16]
 80095ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095b2:	4826      	ldr	r0, [pc, #152]	; (800964c <_svfiprintf_r+0x1f0>)
 80095b4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80095b8:	2206      	movs	r2, #6
 80095ba:	f7f6 fe59 	bl	8000270 <memchr>
 80095be:	2800      	cmp	r0, #0
 80095c0:	d038      	beq.n	8009634 <_svfiprintf_r+0x1d8>
 80095c2:	4b23      	ldr	r3, [pc, #140]	; (8009650 <_svfiprintf_r+0x1f4>)
 80095c4:	bb1b      	cbnz	r3, 800960e <_svfiprintf_r+0x1b2>
 80095c6:	9b03      	ldr	r3, [sp, #12]
 80095c8:	3307      	adds	r3, #7
 80095ca:	f023 0307 	bic.w	r3, r3, #7
 80095ce:	3308      	adds	r3, #8
 80095d0:	9303      	str	r3, [sp, #12]
 80095d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095d4:	4433      	add	r3, r6
 80095d6:	9309      	str	r3, [sp, #36]	; 0x24
 80095d8:	e767      	b.n	80094aa <_svfiprintf_r+0x4e>
 80095da:	fb0c 3202 	mla	r2, ip, r2, r3
 80095de:	460c      	mov	r4, r1
 80095e0:	2001      	movs	r0, #1
 80095e2:	e7a5      	b.n	8009530 <_svfiprintf_r+0xd4>
 80095e4:	2300      	movs	r3, #0
 80095e6:	3401      	adds	r4, #1
 80095e8:	9305      	str	r3, [sp, #20]
 80095ea:	4619      	mov	r1, r3
 80095ec:	f04f 0c0a 	mov.w	ip, #10
 80095f0:	4620      	mov	r0, r4
 80095f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80095f6:	3a30      	subs	r2, #48	; 0x30
 80095f8:	2a09      	cmp	r2, #9
 80095fa:	d903      	bls.n	8009604 <_svfiprintf_r+0x1a8>
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d0c5      	beq.n	800958c <_svfiprintf_r+0x130>
 8009600:	9105      	str	r1, [sp, #20]
 8009602:	e7c3      	b.n	800958c <_svfiprintf_r+0x130>
 8009604:	fb0c 2101 	mla	r1, ip, r1, r2
 8009608:	4604      	mov	r4, r0
 800960a:	2301      	movs	r3, #1
 800960c:	e7f0      	b.n	80095f0 <_svfiprintf_r+0x194>
 800960e:	ab03      	add	r3, sp, #12
 8009610:	9300      	str	r3, [sp, #0]
 8009612:	462a      	mov	r2, r5
 8009614:	4b0f      	ldr	r3, [pc, #60]	; (8009654 <_svfiprintf_r+0x1f8>)
 8009616:	a904      	add	r1, sp, #16
 8009618:	4638      	mov	r0, r7
 800961a:	f3af 8000 	nop.w
 800961e:	1c42      	adds	r2, r0, #1
 8009620:	4606      	mov	r6, r0
 8009622:	d1d6      	bne.n	80095d2 <_svfiprintf_r+0x176>
 8009624:	89ab      	ldrh	r3, [r5, #12]
 8009626:	065b      	lsls	r3, r3, #25
 8009628:	f53f af2c 	bmi.w	8009484 <_svfiprintf_r+0x28>
 800962c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800962e:	b01d      	add	sp, #116	; 0x74
 8009630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009634:	ab03      	add	r3, sp, #12
 8009636:	9300      	str	r3, [sp, #0]
 8009638:	462a      	mov	r2, r5
 800963a:	4b06      	ldr	r3, [pc, #24]	; (8009654 <_svfiprintf_r+0x1f8>)
 800963c:	a904      	add	r1, sp, #16
 800963e:	4638      	mov	r0, r7
 8009640:	f000 f9d4 	bl	80099ec <_printf_i>
 8009644:	e7eb      	b.n	800961e <_svfiprintf_r+0x1c2>
 8009646:	bf00      	nop
 8009648:	0800a704 	.word	0x0800a704
 800964c:	0800a70e 	.word	0x0800a70e
 8009650:	00000000 	.word	0x00000000
 8009654:	080093a5 	.word	0x080093a5
 8009658:	0800a70a 	.word	0x0800a70a

0800965c <__sfputc_r>:
 800965c:	6893      	ldr	r3, [r2, #8]
 800965e:	3b01      	subs	r3, #1
 8009660:	2b00      	cmp	r3, #0
 8009662:	b410      	push	{r4}
 8009664:	6093      	str	r3, [r2, #8]
 8009666:	da08      	bge.n	800967a <__sfputc_r+0x1e>
 8009668:	6994      	ldr	r4, [r2, #24]
 800966a:	42a3      	cmp	r3, r4
 800966c:	db01      	blt.n	8009672 <__sfputc_r+0x16>
 800966e:	290a      	cmp	r1, #10
 8009670:	d103      	bne.n	800967a <__sfputc_r+0x1e>
 8009672:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009676:	f7fe babf 	b.w	8007bf8 <__swbuf_r>
 800967a:	6813      	ldr	r3, [r2, #0]
 800967c:	1c58      	adds	r0, r3, #1
 800967e:	6010      	str	r0, [r2, #0]
 8009680:	7019      	strb	r1, [r3, #0]
 8009682:	4608      	mov	r0, r1
 8009684:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009688:	4770      	bx	lr

0800968a <__sfputs_r>:
 800968a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800968c:	4606      	mov	r6, r0
 800968e:	460f      	mov	r7, r1
 8009690:	4614      	mov	r4, r2
 8009692:	18d5      	adds	r5, r2, r3
 8009694:	42ac      	cmp	r4, r5
 8009696:	d101      	bne.n	800969c <__sfputs_r+0x12>
 8009698:	2000      	movs	r0, #0
 800969a:	e007      	b.n	80096ac <__sfputs_r+0x22>
 800969c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096a0:	463a      	mov	r2, r7
 80096a2:	4630      	mov	r0, r6
 80096a4:	f7ff ffda 	bl	800965c <__sfputc_r>
 80096a8:	1c43      	adds	r3, r0, #1
 80096aa:	d1f3      	bne.n	8009694 <__sfputs_r+0xa>
 80096ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080096b0 <_vfiprintf_r>:
 80096b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096b4:	460d      	mov	r5, r1
 80096b6:	b09d      	sub	sp, #116	; 0x74
 80096b8:	4614      	mov	r4, r2
 80096ba:	4698      	mov	r8, r3
 80096bc:	4606      	mov	r6, r0
 80096be:	b118      	cbz	r0, 80096c8 <_vfiprintf_r+0x18>
 80096c0:	6983      	ldr	r3, [r0, #24]
 80096c2:	b90b      	cbnz	r3, 80096c8 <_vfiprintf_r+0x18>
 80096c4:	f7fe fc72 	bl	8007fac <__sinit>
 80096c8:	4b89      	ldr	r3, [pc, #548]	; (80098f0 <_vfiprintf_r+0x240>)
 80096ca:	429d      	cmp	r5, r3
 80096cc:	d11b      	bne.n	8009706 <_vfiprintf_r+0x56>
 80096ce:	6875      	ldr	r5, [r6, #4]
 80096d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80096d2:	07d9      	lsls	r1, r3, #31
 80096d4:	d405      	bmi.n	80096e2 <_vfiprintf_r+0x32>
 80096d6:	89ab      	ldrh	r3, [r5, #12]
 80096d8:	059a      	lsls	r2, r3, #22
 80096da:	d402      	bmi.n	80096e2 <_vfiprintf_r+0x32>
 80096dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80096de:	f7ff f872 	bl	80087c6 <__retarget_lock_acquire_recursive>
 80096e2:	89ab      	ldrh	r3, [r5, #12]
 80096e4:	071b      	lsls	r3, r3, #28
 80096e6:	d501      	bpl.n	80096ec <_vfiprintf_r+0x3c>
 80096e8:	692b      	ldr	r3, [r5, #16]
 80096ea:	b9eb      	cbnz	r3, 8009728 <_vfiprintf_r+0x78>
 80096ec:	4629      	mov	r1, r5
 80096ee:	4630      	mov	r0, r6
 80096f0:	f7fe fad4 	bl	8007c9c <__swsetup_r>
 80096f4:	b1c0      	cbz	r0, 8009728 <_vfiprintf_r+0x78>
 80096f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80096f8:	07dc      	lsls	r4, r3, #31
 80096fa:	d50e      	bpl.n	800971a <_vfiprintf_r+0x6a>
 80096fc:	f04f 30ff 	mov.w	r0, #4294967295
 8009700:	b01d      	add	sp, #116	; 0x74
 8009702:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009706:	4b7b      	ldr	r3, [pc, #492]	; (80098f4 <_vfiprintf_r+0x244>)
 8009708:	429d      	cmp	r5, r3
 800970a:	d101      	bne.n	8009710 <_vfiprintf_r+0x60>
 800970c:	68b5      	ldr	r5, [r6, #8]
 800970e:	e7df      	b.n	80096d0 <_vfiprintf_r+0x20>
 8009710:	4b79      	ldr	r3, [pc, #484]	; (80098f8 <_vfiprintf_r+0x248>)
 8009712:	429d      	cmp	r5, r3
 8009714:	bf08      	it	eq
 8009716:	68f5      	ldreq	r5, [r6, #12]
 8009718:	e7da      	b.n	80096d0 <_vfiprintf_r+0x20>
 800971a:	89ab      	ldrh	r3, [r5, #12]
 800971c:	0598      	lsls	r0, r3, #22
 800971e:	d4ed      	bmi.n	80096fc <_vfiprintf_r+0x4c>
 8009720:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009722:	f7ff f851 	bl	80087c8 <__retarget_lock_release_recursive>
 8009726:	e7e9      	b.n	80096fc <_vfiprintf_r+0x4c>
 8009728:	2300      	movs	r3, #0
 800972a:	9309      	str	r3, [sp, #36]	; 0x24
 800972c:	2320      	movs	r3, #32
 800972e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009732:	f8cd 800c 	str.w	r8, [sp, #12]
 8009736:	2330      	movs	r3, #48	; 0x30
 8009738:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80098fc <_vfiprintf_r+0x24c>
 800973c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009740:	f04f 0901 	mov.w	r9, #1
 8009744:	4623      	mov	r3, r4
 8009746:	469a      	mov	sl, r3
 8009748:	f813 2b01 	ldrb.w	r2, [r3], #1
 800974c:	b10a      	cbz	r2, 8009752 <_vfiprintf_r+0xa2>
 800974e:	2a25      	cmp	r2, #37	; 0x25
 8009750:	d1f9      	bne.n	8009746 <_vfiprintf_r+0x96>
 8009752:	ebba 0b04 	subs.w	fp, sl, r4
 8009756:	d00b      	beq.n	8009770 <_vfiprintf_r+0xc0>
 8009758:	465b      	mov	r3, fp
 800975a:	4622      	mov	r2, r4
 800975c:	4629      	mov	r1, r5
 800975e:	4630      	mov	r0, r6
 8009760:	f7ff ff93 	bl	800968a <__sfputs_r>
 8009764:	3001      	adds	r0, #1
 8009766:	f000 80aa 	beq.w	80098be <_vfiprintf_r+0x20e>
 800976a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800976c:	445a      	add	r2, fp
 800976e:	9209      	str	r2, [sp, #36]	; 0x24
 8009770:	f89a 3000 	ldrb.w	r3, [sl]
 8009774:	2b00      	cmp	r3, #0
 8009776:	f000 80a2 	beq.w	80098be <_vfiprintf_r+0x20e>
 800977a:	2300      	movs	r3, #0
 800977c:	f04f 32ff 	mov.w	r2, #4294967295
 8009780:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009784:	f10a 0a01 	add.w	sl, sl, #1
 8009788:	9304      	str	r3, [sp, #16]
 800978a:	9307      	str	r3, [sp, #28]
 800978c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009790:	931a      	str	r3, [sp, #104]	; 0x68
 8009792:	4654      	mov	r4, sl
 8009794:	2205      	movs	r2, #5
 8009796:	f814 1b01 	ldrb.w	r1, [r4], #1
 800979a:	4858      	ldr	r0, [pc, #352]	; (80098fc <_vfiprintf_r+0x24c>)
 800979c:	f7f6 fd68 	bl	8000270 <memchr>
 80097a0:	9a04      	ldr	r2, [sp, #16]
 80097a2:	b9d8      	cbnz	r0, 80097dc <_vfiprintf_r+0x12c>
 80097a4:	06d1      	lsls	r1, r2, #27
 80097a6:	bf44      	itt	mi
 80097a8:	2320      	movmi	r3, #32
 80097aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80097ae:	0713      	lsls	r3, r2, #28
 80097b0:	bf44      	itt	mi
 80097b2:	232b      	movmi	r3, #43	; 0x2b
 80097b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80097b8:	f89a 3000 	ldrb.w	r3, [sl]
 80097bc:	2b2a      	cmp	r3, #42	; 0x2a
 80097be:	d015      	beq.n	80097ec <_vfiprintf_r+0x13c>
 80097c0:	9a07      	ldr	r2, [sp, #28]
 80097c2:	4654      	mov	r4, sl
 80097c4:	2000      	movs	r0, #0
 80097c6:	f04f 0c0a 	mov.w	ip, #10
 80097ca:	4621      	mov	r1, r4
 80097cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80097d0:	3b30      	subs	r3, #48	; 0x30
 80097d2:	2b09      	cmp	r3, #9
 80097d4:	d94e      	bls.n	8009874 <_vfiprintf_r+0x1c4>
 80097d6:	b1b0      	cbz	r0, 8009806 <_vfiprintf_r+0x156>
 80097d8:	9207      	str	r2, [sp, #28]
 80097da:	e014      	b.n	8009806 <_vfiprintf_r+0x156>
 80097dc:	eba0 0308 	sub.w	r3, r0, r8
 80097e0:	fa09 f303 	lsl.w	r3, r9, r3
 80097e4:	4313      	orrs	r3, r2
 80097e6:	9304      	str	r3, [sp, #16]
 80097e8:	46a2      	mov	sl, r4
 80097ea:	e7d2      	b.n	8009792 <_vfiprintf_r+0xe2>
 80097ec:	9b03      	ldr	r3, [sp, #12]
 80097ee:	1d19      	adds	r1, r3, #4
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	9103      	str	r1, [sp, #12]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	bfbb      	ittet	lt
 80097f8:	425b      	neglt	r3, r3
 80097fa:	f042 0202 	orrlt.w	r2, r2, #2
 80097fe:	9307      	strge	r3, [sp, #28]
 8009800:	9307      	strlt	r3, [sp, #28]
 8009802:	bfb8      	it	lt
 8009804:	9204      	strlt	r2, [sp, #16]
 8009806:	7823      	ldrb	r3, [r4, #0]
 8009808:	2b2e      	cmp	r3, #46	; 0x2e
 800980a:	d10c      	bne.n	8009826 <_vfiprintf_r+0x176>
 800980c:	7863      	ldrb	r3, [r4, #1]
 800980e:	2b2a      	cmp	r3, #42	; 0x2a
 8009810:	d135      	bne.n	800987e <_vfiprintf_r+0x1ce>
 8009812:	9b03      	ldr	r3, [sp, #12]
 8009814:	1d1a      	adds	r2, r3, #4
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	9203      	str	r2, [sp, #12]
 800981a:	2b00      	cmp	r3, #0
 800981c:	bfb8      	it	lt
 800981e:	f04f 33ff 	movlt.w	r3, #4294967295
 8009822:	3402      	adds	r4, #2
 8009824:	9305      	str	r3, [sp, #20]
 8009826:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800990c <_vfiprintf_r+0x25c>
 800982a:	7821      	ldrb	r1, [r4, #0]
 800982c:	2203      	movs	r2, #3
 800982e:	4650      	mov	r0, sl
 8009830:	f7f6 fd1e 	bl	8000270 <memchr>
 8009834:	b140      	cbz	r0, 8009848 <_vfiprintf_r+0x198>
 8009836:	2340      	movs	r3, #64	; 0x40
 8009838:	eba0 000a 	sub.w	r0, r0, sl
 800983c:	fa03 f000 	lsl.w	r0, r3, r0
 8009840:	9b04      	ldr	r3, [sp, #16]
 8009842:	4303      	orrs	r3, r0
 8009844:	3401      	adds	r4, #1
 8009846:	9304      	str	r3, [sp, #16]
 8009848:	f814 1b01 	ldrb.w	r1, [r4], #1
 800984c:	482c      	ldr	r0, [pc, #176]	; (8009900 <_vfiprintf_r+0x250>)
 800984e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009852:	2206      	movs	r2, #6
 8009854:	f7f6 fd0c 	bl	8000270 <memchr>
 8009858:	2800      	cmp	r0, #0
 800985a:	d03f      	beq.n	80098dc <_vfiprintf_r+0x22c>
 800985c:	4b29      	ldr	r3, [pc, #164]	; (8009904 <_vfiprintf_r+0x254>)
 800985e:	bb1b      	cbnz	r3, 80098a8 <_vfiprintf_r+0x1f8>
 8009860:	9b03      	ldr	r3, [sp, #12]
 8009862:	3307      	adds	r3, #7
 8009864:	f023 0307 	bic.w	r3, r3, #7
 8009868:	3308      	adds	r3, #8
 800986a:	9303      	str	r3, [sp, #12]
 800986c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800986e:	443b      	add	r3, r7
 8009870:	9309      	str	r3, [sp, #36]	; 0x24
 8009872:	e767      	b.n	8009744 <_vfiprintf_r+0x94>
 8009874:	fb0c 3202 	mla	r2, ip, r2, r3
 8009878:	460c      	mov	r4, r1
 800987a:	2001      	movs	r0, #1
 800987c:	e7a5      	b.n	80097ca <_vfiprintf_r+0x11a>
 800987e:	2300      	movs	r3, #0
 8009880:	3401      	adds	r4, #1
 8009882:	9305      	str	r3, [sp, #20]
 8009884:	4619      	mov	r1, r3
 8009886:	f04f 0c0a 	mov.w	ip, #10
 800988a:	4620      	mov	r0, r4
 800988c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009890:	3a30      	subs	r2, #48	; 0x30
 8009892:	2a09      	cmp	r2, #9
 8009894:	d903      	bls.n	800989e <_vfiprintf_r+0x1ee>
 8009896:	2b00      	cmp	r3, #0
 8009898:	d0c5      	beq.n	8009826 <_vfiprintf_r+0x176>
 800989a:	9105      	str	r1, [sp, #20]
 800989c:	e7c3      	b.n	8009826 <_vfiprintf_r+0x176>
 800989e:	fb0c 2101 	mla	r1, ip, r1, r2
 80098a2:	4604      	mov	r4, r0
 80098a4:	2301      	movs	r3, #1
 80098a6:	e7f0      	b.n	800988a <_vfiprintf_r+0x1da>
 80098a8:	ab03      	add	r3, sp, #12
 80098aa:	9300      	str	r3, [sp, #0]
 80098ac:	462a      	mov	r2, r5
 80098ae:	4b16      	ldr	r3, [pc, #88]	; (8009908 <_vfiprintf_r+0x258>)
 80098b0:	a904      	add	r1, sp, #16
 80098b2:	4630      	mov	r0, r6
 80098b4:	f3af 8000 	nop.w
 80098b8:	4607      	mov	r7, r0
 80098ba:	1c78      	adds	r0, r7, #1
 80098bc:	d1d6      	bne.n	800986c <_vfiprintf_r+0x1bc>
 80098be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80098c0:	07d9      	lsls	r1, r3, #31
 80098c2:	d405      	bmi.n	80098d0 <_vfiprintf_r+0x220>
 80098c4:	89ab      	ldrh	r3, [r5, #12]
 80098c6:	059a      	lsls	r2, r3, #22
 80098c8:	d402      	bmi.n	80098d0 <_vfiprintf_r+0x220>
 80098ca:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80098cc:	f7fe ff7c 	bl	80087c8 <__retarget_lock_release_recursive>
 80098d0:	89ab      	ldrh	r3, [r5, #12]
 80098d2:	065b      	lsls	r3, r3, #25
 80098d4:	f53f af12 	bmi.w	80096fc <_vfiprintf_r+0x4c>
 80098d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80098da:	e711      	b.n	8009700 <_vfiprintf_r+0x50>
 80098dc:	ab03      	add	r3, sp, #12
 80098de:	9300      	str	r3, [sp, #0]
 80098e0:	462a      	mov	r2, r5
 80098e2:	4b09      	ldr	r3, [pc, #36]	; (8009908 <_vfiprintf_r+0x258>)
 80098e4:	a904      	add	r1, sp, #16
 80098e6:	4630      	mov	r0, r6
 80098e8:	f000 f880 	bl	80099ec <_printf_i>
 80098ec:	e7e4      	b.n	80098b8 <_vfiprintf_r+0x208>
 80098ee:	bf00      	nop
 80098f0:	0800a4bc 	.word	0x0800a4bc
 80098f4:	0800a4dc 	.word	0x0800a4dc
 80098f8:	0800a49c 	.word	0x0800a49c
 80098fc:	0800a704 	.word	0x0800a704
 8009900:	0800a70e 	.word	0x0800a70e
 8009904:	00000000 	.word	0x00000000
 8009908:	0800968b 	.word	0x0800968b
 800990c:	0800a70a 	.word	0x0800a70a

08009910 <_printf_common>:
 8009910:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009914:	4616      	mov	r6, r2
 8009916:	4699      	mov	r9, r3
 8009918:	688a      	ldr	r2, [r1, #8]
 800991a:	690b      	ldr	r3, [r1, #16]
 800991c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009920:	4293      	cmp	r3, r2
 8009922:	bfb8      	it	lt
 8009924:	4613      	movlt	r3, r2
 8009926:	6033      	str	r3, [r6, #0]
 8009928:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800992c:	4607      	mov	r7, r0
 800992e:	460c      	mov	r4, r1
 8009930:	b10a      	cbz	r2, 8009936 <_printf_common+0x26>
 8009932:	3301      	adds	r3, #1
 8009934:	6033      	str	r3, [r6, #0]
 8009936:	6823      	ldr	r3, [r4, #0]
 8009938:	0699      	lsls	r1, r3, #26
 800993a:	bf42      	ittt	mi
 800993c:	6833      	ldrmi	r3, [r6, #0]
 800993e:	3302      	addmi	r3, #2
 8009940:	6033      	strmi	r3, [r6, #0]
 8009942:	6825      	ldr	r5, [r4, #0]
 8009944:	f015 0506 	ands.w	r5, r5, #6
 8009948:	d106      	bne.n	8009958 <_printf_common+0x48>
 800994a:	f104 0a19 	add.w	sl, r4, #25
 800994e:	68e3      	ldr	r3, [r4, #12]
 8009950:	6832      	ldr	r2, [r6, #0]
 8009952:	1a9b      	subs	r3, r3, r2
 8009954:	42ab      	cmp	r3, r5
 8009956:	dc26      	bgt.n	80099a6 <_printf_common+0x96>
 8009958:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800995c:	1e13      	subs	r3, r2, #0
 800995e:	6822      	ldr	r2, [r4, #0]
 8009960:	bf18      	it	ne
 8009962:	2301      	movne	r3, #1
 8009964:	0692      	lsls	r2, r2, #26
 8009966:	d42b      	bmi.n	80099c0 <_printf_common+0xb0>
 8009968:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800996c:	4649      	mov	r1, r9
 800996e:	4638      	mov	r0, r7
 8009970:	47c0      	blx	r8
 8009972:	3001      	adds	r0, #1
 8009974:	d01e      	beq.n	80099b4 <_printf_common+0xa4>
 8009976:	6823      	ldr	r3, [r4, #0]
 8009978:	68e5      	ldr	r5, [r4, #12]
 800997a:	6832      	ldr	r2, [r6, #0]
 800997c:	f003 0306 	and.w	r3, r3, #6
 8009980:	2b04      	cmp	r3, #4
 8009982:	bf08      	it	eq
 8009984:	1aad      	subeq	r5, r5, r2
 8009986:	68a3      	ldr	r3, [r4, #8]
 8009988:	6922      	ldr	r2, [r4, #16]
 800998a:	bf0c      	ite	eq
 800998c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009990:	2500      	movne	r5, #0
 8009992:	4293      	cmp	r3, r2
 8009994:	bfc4      	itt	gt
 8009996:	1a9b      	subgt	r3, r3, r2
 8009998:	18ed      	addgt	r5, r5, r3
 800999a:	2600      	movs	r6, #0
 800999c:	341a      	adds	r4, #26
 800999e:	42b5      	cmp	r5, r6
 80099a0:	d11a      	bne.n	80099d8 <_printf_common+0xc8>
 80099a2:	2000      	movs	r0, #0
 80099a4:	e008      	b.n	80099b8 <_printf_common+0xa8>
 80099a6:	2301      	movs	r3, #1
 80099a8:	4652      	mov	r2, sl
 80099aa:	4649      	mov	r1, r9
 80099ac:	4638      	mov	r0, r7
 80099ae:	47c0      	blx	r8
 80099b0:	3001      	adds	r0, #1
 80099b2:	d103      	bne.n	80099bc <_printf_common+0xac>
 80099b4:	f04f 30ff 	mov.w	r0, #4294967295
 80099b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099bc:	3501      	adds	r5, #1
 80099be:	e7c6      	b.n	800994e <_printf_common+0x3e>
 80099c0:	18e1      	adds	r1, r4, r3
 80099c2:	1c5a      	adds	r2, r3, #1
 80099c4:	2030      	movs	r0, #48	; 0x30
 80099c6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80099ca:	4422      	add	r2, r4
 80099cc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80099d0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80099d4:	3302      	adds	r3, #2
 80099d6:	e7c7      	b.n	8009968 <_printf_common+0x58>
 80099d8:	2301      	movs	r3, #1
 80099da:	4622      	mov	r2, r4
 80099dc:	4649      	mov	r1, r9
 80099de:	4638      	mov	r0, r7
 80099e0:	47c0      	blx	r8
 80099e2:	3001      	adds	r0, #1
 80099e4:	d0e6      	beq.n	80099b4 <_printf_common+0xa4>
 80099e6:	3601      	adds	r6, #1
 80099e8:	e7d9      	b.n	800999e <_printf_common+0x8e>
	...

080099ec <_printf_i>:
 80099ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80099f0:	460c      	mov	r4, r1
 80099f2:	4691      	mov	r9, r2
 80099f4:	7e27      	ldrb	r7, [r4, #24]
 80099f6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80099f8:	2f78      	cmp	r7, #120	; 0x78
 80099fa:	4680      	mov	r8, r0
 80099fc:	469a      	mov	sl, r3
 80099fe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009a02:	d807      	bhi.n	8009a14 <_printf_i+0x28>
 8009a04:	2f62      	cmp	r7, #98	; 0x62
 8009a06:	d80a      	bhi.n	8009a1e <_printf_i+0x32>
 8009a08:	2f00      	cmp	r7, #0
 8009a0a:	f000 80d8 	beq.w	8009bbe <_printf_i+0x1d2>
 8009a0e:	2f58      	cmp	r7, #88	; 0x58
 8009a10:	f000 80a3 	beq.w	8009b5a <_printf_i+0x16e>
 8009a14:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009a18:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009a1c:	e03a      	b.n	8009a94 <_printf_i+0xa8>
 8009a1e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009a22:	2b15      	cmp	r3, #21
 8009a24:	d8f6      	bhi.n	8009a14 <_printf_i+0x28>
 8009a26:	a001      	add	r0, pc, #4	; (adr r0, 8009a2c <_printf_i+0x40>)
 8009a28:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009a2c:	08009a85 	.word	0x08009a85
 8009a30:	08009a99 	.word	0x08009a99
 8009a34:	08009a15 	.word	0x08009a15
 8009a38:	08009a15 	.word	0x08009a15
 8009a3c:	08009a15 	.word	0x08009a15
 8009a40:	08009a15 	.word	0x08009a15
 8009a44:	08009a99 	.word	0x08009a99
 8009a48:	08009a15 	.word	0x08009a15
 8009a4c:	08009a15 	.word	0x08009a15
 8009a50:	08009a15 	.word	0x08009a15
 8009a54:	08009a15 	.word	0x08009a15
 8009a58:	08009ba5 	.word	0x08009ba5
 8009a5c:	08009ac9 	.word	0x08009ac9
 8009a60:	08009b87 	.word	0x08009b87
 8009a64:	08009a15 	.word	0x08009a15
 8009a68:	08009a15 	.word	0x08009a15
 8009a6c:	08009bc7 	.word	0x08009bc7
 8009a70:	08009a15 	.word	0x08009a15
 8009a74:	08009ac9 	.word	0x08009ac9
 8009a78:	08009a15 	.word	0x08009a15
 8009a7c:	08009a15 	.word	0x08009a15
 8009a80:	08009b8f 	.word	0x08009b8f
 8009a84:	680b      	ldr	r3, [r1, #0]
 8009a86:	1d1a      	adds	r2, r3, #4
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	600a      	str	r2, [r1, #0]
 8009a8c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009a90:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009a94:	2301      	movs	r3, #1
 8009a96:	e0a3      	b.n	8009be0 <_printf_i+0x1f4>
 8009a98:	6825      	ldr	r5, [r4, #0]
 8009a9a:	6808      	ldr	r0, [r1, #0]
 8009a9c:	062e      	lsls	r6, r5, #24
 8009a9e:	f100 0304 	add.w	r3, r0, #4
 8009aa2:	d50a      	bpl.n	8009aba <_printf_i+0xce>
 8009aa4:	6805      	ldr	r5, [r0, #0]
 8009aa6:	600b      	str	r3, [r1, #0]
 8009aa8:	2d00      	cmp	r5, #0
 8009aaa:	da03      	bge.n	8009ab4 <_printf_i+0xc8>
 8009aac:	232d      	movs	r3, #45	; 0x2d
 8009aae:	426d      	negs	r5, r5
 8009ab0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009ab4:	485e      	ldr	r0, [pc, #376]	; (8009c30 <_printf_i+0x244>)
 8009ab6:	230a      	movs	r3, #10
 8009ab8:	e019      	b.n	8009aee <_printf_i+0x102>
 8009aba:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009abe:	6805      	ldr	r5, [r0, #0]
 8009ac0:	600b      	str	r3, [r1, #0]
 8009ac2:	bf18      	it	ne
 8009ac4:	b22d      	sxthne	r5, r5
 8009ac6:	e7ef      	b.n	8009aa8 <_printf_i+0xbc>
 8009ac8:	680b      	ldr	r3, [r1, #0]
 8009aca:	6825      	ldr	r5, [r4, #0]
 8009acc:	1d18      	adds	r0, r3, #4
 8009ace:	6008      	str	r0, [r1, #0]
 8009ad0:	0628      	lsls	r0, r5, #24
 8009ad2:	d501      	bpl.n	8009ad8 <_printf_i+0xec>
 8009ad4:	681d      	ldr	r5, [r3, #0]
 8009ad6:	e002      	b.n	8009ade <_printf_i+0xf2>
 8009ad8:	0669      	lsls	r1, r5, #25
 8009ada:	d5fb      	bpl.n	8009ad4 <_printf_i+0xe8>
 8009adc:	881d      	ldrh	r5, [r3, #0]
 8009ade:	4854      	ldr	r0, [pc, #336]	; (8009c30 <_printf_i+0x244>)
 8009ae0:	2f6f      	cmp	r7, #111	; 0x6f
 8009ae2:	bf0c      	ite	eq
 8009ae4:	2308      	moveq	r3, #8
 8009ae6:	230a      	movne	r3, #10
 8009ae8:	2100      	movs	r1, #0
 8009aea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009aee:	6866      	ldr	r6, [r4, #4]
 8009af0:	60a6      	str	r6, [r4, #8]
 8009af2:	2e00      	cmp	r6, #0
 8009af4:	bfa2      	ittt	ge
 8009af6:	6821      	ldrge	r1, [r4, #0]
 8009af8:	f021 0104 	bicge.w	r1, r1, #4
 8009afc:	6021      	strge	r1, [r4, #0]
 8009afe:	b90d      	cbnz	r5, 8009b04 <_printf_i+0x118>
 8009b00:	2e00      	cmp	r6, #0
 8009b02:	d04d      	beq.n	8009ba0 <_printf_i+0x1b4>
 8009b04:	4616      	mov	r6, r2
 8009b06:	fbb5 f1f3 	udiv	r1, r5, r3
 8009b0a:	fb03 5711 	mls	r7, r3, r1, r5
 8009b0e:	5dc7      	ldrb	r7, [r0, r7]
 8009b10:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009b14:	462f      	mov	r7, r5
 8009b16:	42bb      	cmp	r3, r7
 8009b18:	460d      	mov	r5, r1
 8009b1a:	d9f4      	bls.n	8009b06 <_printf_i+0x11a>
 8009b1c:	2b08      	cmp	r3, #8
 8009b1e:	d10b      	bne.n	8009b38 <_printf_i+0x14c>
 8009b20:	6823      	ldr	r3, [r4, #0]
 8009b22:	07df      	lsls	r7, r3, #31
 8009b24:	d508      	bpl.n	8009b38 <_printf_i+0x14c>
 8009b26:	6923      	ldr	r3, [r4, #16]
 8009b28:	6861      	ldr	r1, [r4, #4]
 8009b2a:	4299      	cmp	r1, r3
 8009b2c:	bfde      	ittt	le
 8009b2e:	2330      	movle	r3, #48	; 0x30
 8009b30:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009b34:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009b38:	1b92      	subs	r2, r2, r6
 8009b3a:	6122      	str	r2, [r4, #16]
 8009b3c:	f8cd a000 	str.w	sl, [sp]
 8009b40:	464b      	mov	r3, r9
 8009b42:	aa03      	add	r2, sp, #12
 8009b44:	4621      	mov	r1, r4
 8009b46:	4640      	mov	r0, r8
 8009b48:	f7ff fee2 	bl	8009910 <_printf_common>
 8009b4c:	3001      	adds	r0, #1
 8009b4e:	d14c      	bne.n	8009bea <_printf_i+0x1fe>
 8009b50:	f04f 30ff 	mov.w	r0, #4294967295
 8009b54:	b004      	add	sp, #16
 8009b56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b5a:	4835      	ldr	r0, [pc, #212]	; (8009c30 <_printf_i+0x244>)
 8009b5c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009b60:	6823      	ldr	r3, [r4, #0]
 8009b62:	680e      	ldr	r6, [r1, #0]
 8009b64:	061f      	lsls	r7, r3, #24
 8009b66:	f856 5b04 	ldr.w	r5, [r6], #4
 8009b6a:	600e      	str	r6, [r1, #0]
 8009b6c:	d514      	bpl.n	8009b98 <_printf_i+0x1ac>
 8009b6e:	07d9      	lsls	r1, r3, #31
 8009b70:	bf44      	itt	mi
 8009b72:	f043 0320 	orrmi.w	r3, r3, #32
 8009b76:	6023      	strmi	r3, [r4, #0]
 8009b78:	b91d      	cbnz	r5, 8009b82 <_printf_i+0x196>
 8009b7a:	6823      	ldr	r3, [r4, #0]
 8009b7c:	f023 0320 	bic.w	r3, r3, #32
 8009b80:	6023      	str	r3, [r4, #0]
 8009b82:	2310      	movs	r3, #16
 8009b84:	e7b0      	b.n	8009ae8 <_printf_i+0xfc>
 8009b86:	6823      	ldr	r3, [r4, #0]
 8009b88:	f043 0320 	orr.w	r3, r3, #32
 8009b8c:	6023      	str	r3, [r4, #0]
 8009b8e:	2378      	movs	r3, #120	; 0x78
 8009b90:	4828      	ldr	r0, [pc, #160]	; (8009c34 <_printf_i+0x248>)
 8009b92:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009b96:	e7e3      	b.n	8009b60 <_printf_i+0x174>
 8009b98:	065e      	lsls	r6, r3, #25
 8009b9a:	bf48      	it	mi
 8009b9c:	b2ad      	uxthmi	r5, r5
 8009b9e:	e7e6      	b.n	8009b6e <_printf_i+0x182>
 8009ba0:	4616      	mov	r6, r2
 8009ba2:	e7bb      	b.n	8009b1c <_printf_i+0x130>
 8009ba4:	680b      	ldr	r3, [r1, #0]
 8009ba6:	6826      	ldr	r6, [r4, #0]
 8009ba8:	6960      	ldr	r0, [r4, #20]
 8009baa:	1d1d      	adds	r5, r3, #4
 8009bac:	600d      	str	r5, [r1, #0]
 8009bae:	0635      	lsls	r5, r6, #24
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	d501      	bpl.n	8009bb8 <_printf_i+0x1cc>
 8009bb4:	6018      	str	r0, [r3, #0]
 8009bb6:	e002      	b.n	8009bbe <_printf_i+0x1d2>
 8009bb8:	0671      	lsls	r1, r6, #25
 8009bba:	d5fb      	bpl.n	8009bb4 <_printf_i+0x1c8>
 8009bbc:	8018      	strh	r0, [r3, #0]
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	6123      	str	r3, [r4, #16]
 8009bc2:	4616      	mov	r6, r2
 8009bc4:	e7ba      	b.n	8009b3c <_printf_i+0x150>
 8009bc6:	680b      	ldr	r3, [r1, #0]
 8009bc8:	1d1a      	adds	r2, r3, #4
 8009bca:	600a      	str	r2, [r1, #0]
 8009bcc:	681e      	ldr	r6, [r3, #0]
 8009bce:	6862      	ldr	r2, [r4, #4]
 8009bd0:	2100      	movs	r1, #0
 8009bd2:	4630      	mov	r0, r6
 8009bd4:	f7f6 fb4c 	bl	8000270 <memchr>
 8009bd8:	b108      	cbz	r0, 8009bde <_printf_i+0x1f2>
 8009bda:	1b80      	subs	r0, r0, r6
 8009bdc:	6060      	str	r0, [r4, #4]
 8009bde:	6863      	ldr	r3, [r4, #4]
 8009be0:	6123      	str	r3, [r4, #16]
 8009be2:	2300      	movs	r3, #0
 8009be4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009be8:	e7a8      	b.n	8009b3c <_printf_i+0x150>
 8009bea:	6923      	ldr	r3, [r4, #16]
 8009bec:	4632      	mov	r2, r6
 8009bee:	4649      	mov	r1, r9
 8009bf0:	4640      	mov	r0, r8
 8009bf2:	47d0      	blx	sl
 8009bf4:	3001      	adds	r0, #1
 8009bf6:	d0ab      	beq.n	8009b50 <_printf_i+0x164>
 8009bf8:	6823      	ldr	r3, [r4, #0]
 8009bfa:	079b      	lsls	r3, r3, #30
 8009bfc:	d413      	bmi.n	8009c26 <_printf_i+0x23a>
 8009bfe:	68e0      	ldr	r0, [r4, #12]
 8009c00:	9b03      	ldr	r3, [sp, #12]
 8009c02:	4298      	cmp	r0, r3
 8009c04:	bfb8      	it	lt
 8009c06:	4618      	movlt	r0, r3
 8009c08:	e7a4      	b.n	8009b54 <_printf_i+0x168>
 8009c0a:	2301      	movs	r3, #1
 8009c0c:	4632      	mov	r2, r6
 8009c0e:	4649      	mov	r1, r9
 8009c10:	4640      	mov	r0, r8
 8009c12:	47d0      	blx	sl
 8009c14:	3001      	adds	r0, #1
 8009c16:	d09b      	beq.n	8009b50 <_printf_i+0x164>
 8009c18:	3501      	adds	r5, #1
 8009c1a:	68e3      	ldr	r3, [r4, #12]
 8009c1c:	9903      	ldr	r1, [sp, #12]
 8009c1e:	1a5b      	subs	r3, r3, r1
 8009c20:	42ab      	cmp	r3, r5
 8009c22:	dcf2      	bgt.n	8009c0a <_printf_i+0x21e>
 8009c24:	e7eb      	b.n	8009bfe <_printf_i+0x212>
 8009c26:	2500      	movs	r5, #0
 8009c28:	f104 0619 	add.w	r6, r4, #25
 8009c2c:	e7f5      	b.n	8009c1a <_printf_i+0x22e>
 8009c2e:	bf00      	nop
 8009c30:	0800a715 	.word	0x0800a715
 8009c34:	0800a726 	.word	0x0800a726

08009c38 <_putc_r>:
 8009c38:	b570      	push	{r4, r5, r6, lr}
 8009c3a:	460d      	mov	r5, r1
 8009c3c:	4614      	mov	r4, r2
 8009c3e:	4606      	mov	r6, r0
 8009c40:	b118      	cbz	r0, 8009c4a <_putc_r+0x12>
 8009c42:	6983      	ldr	r3, [r0, #24]
 8009c44:	b90b      	cbnz	r3, 8009c4a <_putc_r+0x12>
 8009c46:	f7fe f9b1 	bl	8007fac <__sinit>
 8009c4a:	4b1c      	ldr	r3, [pc, #112]	; (8009cbc <_putc_r+0x84>)
 8009c4c:	429c      	cmp	r4, r3
 8009c4e:	d124      	bne.n	8009c9a <_putc_r+0x62>
 8009c50:	6874      	ldr	r4, [r6, #4]
 8009c52:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009c54:	07d8      	lsls	r0, r3, #31
 8009c56:	d405      	bmi.n	8009c64 <_putc_r+0x2c>
 8009c58:	89a3      	ldrh	r3, [r4, #12]
 8009c5a:	0599      	lsls	r1, r3, #22
 8009c5c:	d402      	bmi.n	8009c64 <_putc_r+0x2c>
 8009c5e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c60:	f7fe fdb1 	bl	80087c6 <__retarget_lock_acquire_recursive>
 8009c64:	68a3      	ldr	r3, [r4, #8]
 8009c66:	3b01      	subs	r3, #1
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	60a3      	str	r3, [r4, #8]
 8009c6c:	da05      	bge.n	8009c7a <_putc_r+0x42>
 8009c6e:	69a2      	ldr	r2, [r4, #24]
 8009c70:	4293      	cmp	r3, r2
 8009c72:	db1c      	blt.n	8009cae <_putc_r+0x76>
 8009c74:	b2eb      	uxtb	r3, r5
 8009c76:	2b0a      	cmp	r3, #10
 8009c78:	d019      	beq.n	8009cae <_putc_r+0x76>
 8009c7a:	6823      	ldr	r3, [r4, #0]
 8009c7c:	1c5a      	adds	r2, r3, #1
 8009c7e:	6022      	str	r2, [r4, #0]
 8009c80:	701d      	strb	r5, [r3, #0]
 8009c82:	b2ed      	uxtb	r5, r5
 8009c84:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009c86:	07da      	lsls	r2, r3, #31
 8009c88:	d405      	bmi.n	8009c96 <_putc_r+0x5e>
 8009c8a:	89a3      	ldrh	r3, [r4, #12]
 8009c8c:	059b      	lsls	r3, r3, #22
 8009c8e:	d402      	bmi.n	8009c96 <_putc_r+0x5e>
 8009c90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c92:	f7fe fd99 	bl	80087c8 <__retarget_lock_release_recursive>
 8009c96:	4628      	mov	r0, r5
 8009c98:	bd70      	pop	{r4, r5, r6, pc}
 8009c9a:	4b09      	ldr	r3, [pc, #36]	; (8009cc0 <_putc_r+0x88>)
 8009c9c:	429c      	cmp	r4, r3
 8009c9e:	d101      	bne.n	8009ca4 <_putc_r+0x6c>
 8009ca0:	68b4      	ldr	r4, [r6, #8]
 8009ca2:	e7d6      	b.n	8009c52 <_putc_r+0x1a>
 8009ca4:	4b07      	ldr	r3, [pc, #28]	; (8009cc4 <_putc_r+0x8c>)
 8009ca6:	429c      	cmp	r4, r3
 8009ca8:	bf08      	it	eq
 8009caa:	68f4      	ldreq	r4, [r6, #12]
 8009cac:	e7d1      	b.n	8009c52 <_putc_r+0x1a>
 8009cae:	4629      	mov	r1, r5
 8009cb0:	4622      	mov	r2, r4
 8009cb2:	4630      	mov	r0, r6
 8009cb4:	f7fd ffa0 	bl	8007bf8 <__swbuf_r>
 8009cb8:	4605      	mov	r5, r0
 8009cba:	e7e3      	b.n	8009c84 <_putc_r+0x4c>
 8009cbc:	0800a4bc 	.word	0x0800a4bc
 8009cc0:	0800a4dc 	.word	0x0800a4dc
 8009cc4:	0800a49c 	.word	0x0800a49c

08009cc8 <nan>:
 8009cc8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009cd0 <nan+0x8>
 8009ccc:	4770      	bx	lr
 8009cce:	bf00      	nop
 8009cd0:	00000000 	.word	0x00000000
 8009cd4:	7ff80000 	.word	0x7ff80000

08009cd8 <_sbrk_r>:
 8009cd8:	b538      	push	{r3, r4, r5, lr}
 8009cda:	4d06      	ldr	r5, [pc, #24]	; (8009cf4 <_sbrk_r+0x1c>)
 8009cdc:	2300      	movs	r3, #0
 8009cde:	4604      	mov	r4, r0
 8009ce0:	4608      	mov	r0, r1
 8009ce2:	602b      	str	r3, [r5, #0]
 8009ce4:	f7f8 fb00 	bl	80022e8 <_sbrk>
 8009ce8:	1c43      	adds	r3, r0, #1
 8009cea:	d102      	bne.n	8009cf2 <_sbrk_r+0x1a>
 8009cec:	682b      	ldr	r3, [r5, #0]
 8009cee:	b103      	cbz	r3, 8009cf2 <_sbrk_r+0x1a>
 8009cf0:	6023      	str	r3, [r4, #0]
 8009cf2:	bd38      	pop	{r3, r4, r5, pc}
 8009cf4:	2000091c 	.word	0x2000091c

08009cf8 <nanf>:
 8009cf8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009d00 <nanf+0x8>
 8009cfc:	4770      	bx	lr
 8009cfe:	bf00      	nop
 8009d00:	7fc00000 	.word	0x7fc00000

08009d04 <__sread>:
 8009d04:	b510      	push	{r4, lr}
 8009d06:	460c      	mov	r4, r1
 8009d08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d0c:	f000 f936 	bl	8009f7c <_read_r>
 8009d10:	2800      	cmp	r0, #0
 8009d12:	bfab      	itete	ge
 8009d14:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009d16:	89a3      	ldrhlt	r3, [r4, #12]
 8009d18:	181b      	addge	r3, r3, r0
 8009d1a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009d1e:	bfac      	ite	ge
 8009d20:	6563      	strge	r3, [r4, #84]	; 0x54
 8009d22:	81a3      	strhlt	r3, [r4, #12]
 8009d24:	bd10      	pop	{r4, pc}

08009d26 <__swrite>:
 8009d26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d2a:	461f      	mov	r7, r3
 8009d2c:	898b      	ldrh	r3, [r1, #12]
 8009d2e:	05db      	lsls	r3, r3, #23
 8009d30:	4605      	mov	r5, r0
 8009d32:	460c      	mov	r4, r1
 8009d34:	4616      	mov	r6, r2
 8009d36:	d505      	bpl.n	8009d44 <__swrite+0x1e>
 8009d38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d3c:	2302      	movs	r3, #2
 8009d3e:	2200      	movs	r2, #0
 8009d40:	f000 f8b6 	bl	8009eb0 <_lseek_r>
 8009d44:	89a3      	ldrh	r3, [r4, #12]
 8009d46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009d4a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009d4e:	81a3      	strh	r3, [r4, #12]
 8009d50:	4632      	mov	r2, r6
 8009d52:	463b      	mov	r3, r7
 8009d54:	4628      	mov	r0, r5
 8009d56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d5a:	f000 b835 	b.w	8009dc8 <_write_r>

08009d5e <__sseek>:
 8009d5e:	b510      	push	{r4, lr}
 8009d60:	460c      	mov	r4, r1
 8009d62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d66:	f000 f8a3 	bl	8009eb0 <_lseek_r>
 8009d6a:	1c43      	adds	r3, r0, #1
 8009d6c:	89a3      	ldrh	r3, [r4, #12]
 8009d6e:	bf15      	itete	ne
 8009d70:	6560      	strne	r0, [r4, #84]	; 0x54
 8009d72:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009d76:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009d7a:	81a3      	strheq	r3, [r4, #12]
 8009d7c:	bf18      	it	ne
 8009d7e:	81a3      	strhne	r3, [r4, #12]
 8009d80:	bd10      	pop	{r4, pc}

08009d82 <__sclose>:
 8009d82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d86:	f000 b84f 	b.w	8009e28 <_close_r>

08009d8a <strncmp>:
 8009d8a:	b510      	push	{r4, lr}
 8009d8c:	b16a      	cbz	r2, 8009daa <strncmp+0x20>
 8009d8e:	3901      	subs	r1, #1
 8009d90:	1884      	adds	r4, r0, r2
 8009d92:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009d96:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009d9a:	4293      	cmp	r3, r2
 8009d9c:	d103      	bne.n	8009da6 <strncmp+0x1c>
 8009d9e:	42a0      	cmp	r0, r4
 8009da0:	d001      	beq.n	8009da6 <strncmp+0x1c>
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d1f5      	bne.n	8009d92 <strncmp+0x8>
 8009da6:	1a98      	subs	r0, r3, r2
 8009da8:	bd10      	pop	{r4, pc}
 8009daa:	4610      	mov	r0, r2
 8009dac:	e7fc      	b.n	8009da8 <strncmp+0x1e>

08009dae <__ascii_wctomb>:
 8009dae:	b149      	cbz	r1, 8009dc4 <__ascii_wctomb+0x16>
 8009db0:	2aff      	cmp	r2, #255	; 0xff
 8009db2:	bf85      	ittet	hi
 8009db4:	238a      	movhi	r3, #138	; 0x8a
 8009db6:	6003      	strhi	r3, [r0, #0]
 8009db8:	700a      	strbls	r2, [r1, #0]
 8009dba:	f04f 30ff 	movhi.w	r0, #4294967295
 8009dbe:	bf98      	it	ls
 8009dc0:	2001      	movls	r0, #1
 8009dc2:	4770      	bx	lr
 8009dc4:	4608      	mov	r0, r1
 8009dc6:	4770      	bx	lr

08009dc8 <_write_r>:
 8009dc8:	b538      	push	{r3, r4, r5, lr}
 8009dca:	4d07      	ldr	r5, [pc, #28]	; (8009de8 <_write_r+0x20>)
 8009dcc:	4604      	mov	r4, r0
 8009dce:	4608      	mov	r0, r1
 8009dd0:	4611      	mov	r1, r2
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	602a      	str	r2, [r5, #0]
 8009dd6:	461a      	mov	r2, r3
 8009dd8:	f7f8 fa35 	bl	8002246 <_write>
 8009ddc:	1c43      	adds	r3, r0, #1
 8009dde:	d102      	bne.n	8009de6 <_write_r+0x1e>
 8009de0:	682b      	ldr	r3, [r5, #0]
 8009de2:	b103      	cbz	r3, 8009de6 <_write_r+0x1e>
 8009de4:	6023      	str	r3, [r4, #0]
 8009de6:	bd38      	pop	{r3, r4, r5, pc}
 8009de8:	2000091c 	.word	0x2000091c

08009dec <__assert_func>:
 8009dec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009dee:	4614      	mov	r4, r2
 8009df0:	461a      	mov	r2, r3
 8009df2:	4b09      	ldr	r3, [pc, #36]	; (8009e18 <__assert_func+0x2c>)
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	4605      	mov	r5, r0
 8009df8:	68d8      	ldr	r0, [r3, #12]
 8009dfa:	b14c      	cbz	r4, 8009e10 <__assert_func+0x24>
 8009dfc:	4b07      	ldr	r3, [pc, #28]	; (8009e1c <__assert_func+0x30>)
 8009dfe:	9100      	str	r1, [sp, #0]
 8009e00:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009e04:	4906      	ldr	r1, [pc, #24]	; (8009e20 <__assert_func+0x34>)
 8009e06:	462b      	mov	r3, r5
 8009e08:	f000 f81e 	bl	8009e48 <fiprintf>
 8009e0c:	f000 f8c8 	bl	8009fa0 <abort>
 8009e10:	4b04      	ldr	r3, [pc, #16]	; (8009e24 <__assert_func+0x38>)
 8009e12:	461c      	mov	r4, r3
 8009e14:	e7f3      	b.n	8009dfe <__assert_func+0x12>
 8009e16:	bf00      	nop
 8009e18:	20000010 	.word	0x20000010
 8009e1c:	0800a737 	.word	0x0800a737
 8009e20:	0800a744 	.word	0x0800a744
 8009e24:	0800a772 	.word	0x0800a772

08009e28 <_close_r>:
 8009e28:	b538      	push	{r3, r4, r5, lr}
 8009e2a:	4d06      	ldr	r5, [pc, #24]	; (8009e44 <_close_r+0x1c>)
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	4604      	mov	r4, r0
 8009e30:	4608      	mov	r0, r1
 8009e32:	602b      	str	r3, [r5, #0]
 8009e34:	f7f8 fa23 	bl	800227e <_close>
 8009e38:	1c43      	adds	r3, r0, #1
 8009e3a:	d102      	bne.n	8009e42 <_close_r+0x1a>
 8009e3c:	682b      	ldr	r3, [r5, #0]
 8009e3e:	b103      	cbz	r3, 8009e42 <_close_r+0x1a>
 8009e40:	6023      	str	r3, [r4, #0]
 8009e42:	bd38      	pop	{r3, r4, r5, pc}
 8009e44:	2000091c 	.word	0x2000091c

08009e48 <fiprintf>:
 8009e48:	b40e      	push	{r1, r2, r3}
 8009e4a:	b503      	push	{r0, r1, lr}
 8009e4c:	4601      	mov	r1, r0
 8009e4e:	ab03      	add	r3, sp, #12
 8009e50:	4805      	ldr	r0, [pc, #20]	; (8009e68 <fiprintf+0x20>)
 8009e52:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e56:	6800      	ldr	r0, [r0, #0]
 8009e58:	9301      	str	r3, [sp, #4]
 8009e5a:	f7ff fc29 	bl	80096b0 <_vfiprintf_r>
 8009e5e:	b002      	add	sp, #8
 8009e60:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e64:	b003      	add	sp, #12
 8009e66:	4770      	bx	lr
 8009e68:	20000010 	.word	0x20000010

08009e6c <_fstat_r>:
 8009e6c:	b538      	push	{r3, r4, r5, lr}
 8009e6e:	4d07      	ldr	r5, [pc, #28]	; (8009e8c <_fstat_r+0x20>)
 8009e70:	2300      	movs	r3, #0
 8009e72:	4604      	mov	r4, r0
 8009e74:	4608      	mov	r0, r1
 8009e76:	4611      	mov	r1, r2
 8009e78:	602b      	str	r3, [r5, #0]
 8009e7a:	f7f8 fa0c 	bl	8002296 <_fstat>
 8009e7e:	1c43      	adds	r3, r0, #1
 8009e80:	d102      	bne.n	8009e88 <_fstat_r+0x1c>
 8009e82:	682b      	ldr	r3, [r5, #0]
 8009e84:	b103      	cbz	r3, 8009e88 <_fstat_r+0x1c>
 8009e86:	6023      	str	r3, [r4, #0]
 8009e88:	bd38      	pop	{r3, r4, r5, pc}
 8009e8a:	bf00      	nop
 8009e8c:	2000091c 	.word	0x2000091c

08009e90 <_isatty_r>:
 8009e90:	b538      	push	{r3, r4, r5, lr}
 8009e92:	4d06      	ldr	r5, [pc, #24]	; (8009eac <_isatty_r+0x1c>)
 8009e94:	2300      	movs	r3, #0
 8009e96:	4604      	mov	r4, r0
 8009e98:	4608      	mov	r0, r1
 8009e9a:	602b      	str	r3, [r5, #0]
 8009e9c:	f7f8 fa0b 	bl	80022b6 <_isatty>
 8009ea0:	1c43      	adds	r3, r0, #1
 8009ea2:	d102      	bne.n	8009eaa <_isatty_r+0x1a>
 8009ea4:	682b      	ldr	r3, [r5, #0]
 8009ea6:	b103      	cbz	r3, 8009eaa <_isatty_r+0x1a>
 8009ea8:	6023      	str	r3, [r4, #0]
 8009eaa:	bd38      	pop	{r3, r4, r5, pc}
 8009eac:	2000091c 	.word	0x2000091c

08009eb0 <_lseek_r>:
 8009eb0:	b538      	push	{r3, r4, r5, lr}
 8009eb2:	4d07      	ldr	r5, [pc, #28]	; (8009ed0 <_lseek_r+0x20>)
 8009eb4:	4604      	mov	r4, r0
 8009eb6:	4608      	mov	r0, r1
 8009eb8:	4611      	mov	r1, r2
 8009eba:	2200      	movs	r2, #0
 8009ebc:	602a      	str	r2, [r5, #0]
 8009ebe:	461a      	mov	r2, r3
 8009ec0:	f7f8 fa04 	bl	80022cc <_lseek>
 8009ec4:	1c43      	adds	r3, r0, #1
 8009ec6:	d102      	bne.n	8009ece <_lseek_r+0x1e>
 8009ec8:	682b      	ldr	r3, [r5, #0]
 8009eca:	b103      	cbz	r3, 8009ece <_lseek_r+0x1e>
 8009ecc:	6023      	str	r3, [r4, #0]
 8009ece:	bd38      	pop	{r3, r4, r5, pc}
 8009ed0:	2000091c 	.word	0x2000091c

08009ed4 <malloc>:
 8009ed4:	4b02      	ldr	r3, [pc, #8]	; (8009ee0 <malloc+0xc>)
 8009ed6:	4601      	mov	r1, r0
 8009ed8:	6818      	ldr	r0, [r3, #0]
 8009eda:	f7ff ba09 	b.w	80092f0 <_malloc_r>
 8009ede:	bf00      	nop
 8009ee0:	20000010 	.word	0x20000010

08009ee4 <memmove>:
 8009ee4:	4288      	cmp	r0, r1
 8009ee6:	b510      	push	{r4, lr}
 8009ee8:	eb01 0402 	add.w	r4, r1, r2
 8009eec:	d902      	bls.n	8009ef4 <memmove+0x10>
 8009eee:	4284      	cmp	r4, r0
 8009ef0:	4623      	mov	r3, r4
 8009ef2:	d807      	bhi.n	8009f04 <memmove+0x20>
 8009ef4:	1e43      	subs	r3, r0, #1
 8009ef6:	42a1      	cmp	r1, r4
 8009ef8:	d008      	beq.n	8009f0c <memmove+0x28>
 8009efa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009efe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009f02:	e7f8      	b.n	8009ef6 <memmove+0x12>
 8009f04:	4402      	add	r2, r0
 8009f06:	4601      	mov	r1, r0
 8009f08:	428a      	cmp	r2, r1
 8009f0a:	d100      	bne.n	8009f0e <memmove+0x2a>
 8009f0c:	bd10      	pop	{r4, pc}
 8009f0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009f12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009f16:	e7f7      	b.n	8009f08 <memmove+0x24>

08009f18 <__malloc_lock>:
 8009f18:	4801      	ldr	r0, [pc, #4]	; (8009f20 <__malloc_lock+0x8>)
 8009f1a:	f7fe bc54 	b.w	80087c6 <__retarget_lock_acquire_recursive>
 8009f1e:	bf00      	nop
 8009f20:	20000914 	.word	0x20000914

08009f24 <__malloc_unlock>:
 8009f24:	4801      	ldr	r0, [pc, #4]	; (8009f2c <__malloc_unlock+0x8>)
 8009f26:	f7fe bc4f 	b.w	80087c8 <__retarget_lock_release_recursive>
 8009f2a:	bf00      	nop
 8009f2c:	20000914 	.word	0x20000914

08009f30 <_realloc_r>:
 8009f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f32:	4607      	mov	r7, r0
 8009f34:	4614      	mov	r4, r2
 8009f36:	460e      	mov	r6, r1
 8009f38:	b921      	cbnz	r1, 8009f44 <_realloc_r+0x14>
 8009f3a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009f3e:	4611      	mov	r1, r2
 8009f40:	f7ff b9d6 	b.w	80092f0 <_malloc_r>
 8009f44:	b922      	cbnz	r2, 8009f50 <_realloc_r+0x20>
 8009f46:	f7ff f983 	bl	8009250 <_free_r>
 8009f4a:	4625      	mov	r5, r4
 8009f4c:	4628      	mov	r0, r5
 8009f4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f50:	f000 f82d 	bl	8009fae <_malloc_usable_size_r>
 8009f54:	42a0      	cmp	r0, r4
 8009f56:	d20f      	bcs.n	8009f78 <_realloc_r+0x48>
 8009f58:	4621      	mov	r1, r4
 8009f5a:	4638      	mov	r0, r7
 8009f5c:	f7ff f9c8 	bl	80092f0 <_malloc_r>
 8009f60:	4605      	mov	r5, r0
 8009f62:	2800      	cmp	r0, #0
 8009f64:	d0f2      	beq.n	8009f4c <_realloc_r+0x1c>
 8009f66:	4631      	mov	r1, r6
 8009f68:	4622      	mov	r2, r4
 8009f6a:	f7fc fe61 	bl	8006c30 <memcpy>
 8009f6e:	4631      	mov	r1, r6
 8009f70:	4638      	mov	r0, r7
 8009f72:	f7ff f96d 	bl	8009250 <_free_r>
 8009f76:	e7e9      	b.n	8009f4c <_realloc_r+0x1c>
 8009f78:	4635      	mov	r5, r6
 8009f7a:	e7e7      	b.n	8009f4c <_realloc_r+0x1c>

08009f7c <_read_r>:
 8009f7c:	b538      	push	{r3, r4, r5, lr}
 8009f7e:	4d07      	ldr	r5, [pc, #28]	; (8009f9c <_read_r+0x20>)
 8009f80:	4604      	mov	r4, r0
 8009f82:	4608      	mov	r0, r1
 8009f84:	4611      	mov	r1, r2
 8009f86:	2200      	movs	r2, #0
 8009f88:	602a      	str	r2, [r5, #0]
 8009f8a:	461a      	mov	r2, r3
 8009f8c:	f7f8 f93e 	bl	800220c <_read>
 8009f90:	1c43      	adds	r3, r0, #1
 8009f92:	d102      	bne.n	8009f9a <_read_r+0x1e>
 8009f94:	682b      	ldr	r3, [r5, #0]
 8009f96:	b103      	cbz	r3, 8009f9a <_read_r+0x1e>
 8009f98:	6023      	str	r3, [r4, #0]
 8009f9a:	bd38      	pop	{r3, r4, r5, pc}
 8009f9c:	2000091c 	.word	0x2000091c

08009fa0 <abort>:
 8009fa0:	b508      	push	{r3, lr}
 8009fa2:	2006      	movs	r0, #6
 8009fa4:	f000 f834 	bl	800a010 <raise>
 8009fa8:	2001      	movs	r0, #1
 8009faa:	f7f8 f925 	bl	80021f8 <_exit>

08009fae <_malloc_usable_size_r>:
 8009fae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009fb2:	1f18      	subs	r0, r3, #4
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	bfbc      	itt	lt
 8009fb8:	580b      	ldrlt	r3, [r1, r0]
 8009fba:	18c0      	addlt	r0, r0, r3
 8009fbc:	4770      	bx	lr

08009fbe <_raise_r>:
 8009fbe:	291f      	cmp	r1, #31
 8009fc0:	b538      	push	{r3, r4, r5, lr}
 8009fc2:	4604      	mov	r4, r0
 8009fc4:	460d      	mov	r5, r1
 8009fc6:	d904      	bls.n	8009fd2 <_raise_r+0x14>
 8009fc8:	2316      	movs	r3, #22
 8009fca:	6003      	str	r3, [r0, #0]
 8009fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8009fd0:	bd38      	pop	{r3, r4, r5, pc}
 8009fd2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009fd4:	b112      	cbz	r2, 8009fdc <_raise_r+0x1e>
 8009fd6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009fda:	b94b      	cbnz	r3, 8009ff0 <_raise_r+0x32>
 8009fdc:	4620      	mov	r0, r4
 8009fde:	f000 f831 	bl	800a044 <_getpid_r>
 8009fe2:	462a      	mov	r2, r5
 8009fe4:	4601      	mov	r1, r0
 8009fe6:	4620      	mov	r0, r4
 8009fe8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009fec:	f000 b818 	b.w	800a020 <_kill_r>
 8009ff0:	2b01      	cmp	r3, #1
 8009ff2:	d00a      	beq.n	800a00a <_raise_r+0x4c>
 8009ff4:	1c59      	adds	r1, r3, #1
 8009ff6:	d103      	bne.n	800a000 <_raise_r+0x42>
 8009ff8:	2316      	movs	r3, #22
 8009ffa:	6003      	str	r3, [r0, #0]
 8009ffc:	2001      	movs	r0, #1
 8009ffe:	e7e7      	b.n	8009fd0 <_raise_r+0x12>
 800a000:	2400      	movs	r4, #0
 800a002:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a006:	4628      	mov	r0, r5
 800a008:	4798      	blx	r3
 800a00a:	2000      	movs	r0, #0
 800a00c:	e7e0      	b.n	8009fd0 <_raise_r+0x12>
	...

0800a010 <raise>:
 800a010:	4b02      	ldr	r3, [pc, #8]	; (800a01c <raise+0xc>)
 800a012:	4601      	mov	r1, r0
 800a014:	6818      	ldr	r0, [r3, #0]
 800a016:	f7ff bfd2 	b.w	8009fbe <_raise_r>
 800a01a:	bf00      	nop
 800a01c:	20000010 	.word	0x20000010

0800a020 <_kill_r>:
 800a020:	b538      	push	{r3, r4, r5, lr}
 800a022:	4d07      	ldr	r5, [pc, #28]	; (800a040 <_kill_r+0x20>)
 800a024:	2300      	movs	r3, #0
 800a026:	4604      	mov	r4, r0
 800a028:	4608      	mov	r0, r1
 800a02a:	4611      	mov	r1, r2
 800a02c:	602b      	str	r3, [r5, #0]
 800a02e:	f7f8 f8d3 	bl	80021d8 <_kill>
 800a032:	1c43      	adds	r3, r0, #1
 800a034:	d102      	bne.n	800a03c <_kill_r+0x1c>
 800a036:	682b      	ldr	r3, [r5, #0]
 800a038:	b103      	cbz	r3, 800a03c <_kill_r+0x1c>
 800a03a:	6023      	str	r3, [r4, #0]
 800a03c:	bd38      	pop	{r3, r4, r5, pc}
 800a03e:	bf00      	nop
 800a040:	2000091c 	.word	0x2000091c

0800a044 <_getpid_r>:
 800a044:	f7f8 b8c0 	b.w	80021c8 <_getpid>

0800a048 <_init>:
 800a048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a04a:	bf00      	nop
 800a04c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a04e:	bc08      	pop	{r3}
 800a050:	469e      	mov	lr, r3
 800a052:	4770      	bx	lr

0800a054 <_fini>:
 800a054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a056:	bf00      	nop
 800a058:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a05a:	bc08      	pop	{r3}
 800a05c:	469e      	mov	lr, r3
 800a05e:	4770      	bx	lr
