<!-- HTML header for doxygen 1.9.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>no-OS: drivers/dac/ad9144/ad9144.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link rel="preconnect" href="https://fonts.googleapis.com">
<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
<link href="https://fonts.googleapis.com/css2?family=Barlow:wght@600&family=Inter:wght@400;500;700&display=swap" rel="stylesheet">
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<script type="text/javascript">
    DoxygenAwesomeDarkModeToggle.init()
</script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="harmonic.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="adi-logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">no-OS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('ad9144_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">ad9144.h</div></div>
</div><!--header-->
<div class="contents">
<a href="ad9144_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/***************************************************************************/</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#ifndef AD9144_H_</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#define AD9144_H_</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#include &quot;<a class="code" href="no__os__delay_8h.html">no_os_delay.h</a>&quot;</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#include &quot;<a class="code" href="no__os__spi_8h.html">no_os_spi.h</a>&quot;</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#include &quot;<a class="code" href="no__os__util_8h.html">no_os_util.h</a>&quot;</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#include &quot;<a class="code" href="jesd204_8h.html">jesd204.h</a>&quot;</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ad2d3acca30a2d858c8665d44013ee1e9">   42</a></span><span class="preprocessor">#define REG_SPI_INTFCONFA           0x000 </span><span class="comment">/* Interface configuration A */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a8f331707b5d72f230a5984d4bdc6f0e5">   43</a></span><span class="preprocessor">#define REG_SPI_INTFCONFB           0x001 </span><span class="comment">/* Interface configuration B */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a15f9c6976447b3f679860358ae16ec24">   44</a></span><span class="preprocessor">#define REG_SPI_DEVCONF             0x002 </span><span class="comment">/* Device Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a9f6e806d875ec9896f94095251061212">   45</a></span><span class="preprocessor">#define REG_SPI_PRODIDL             0x004 </span><span class="comment">/* Product Identification Low Byte */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a9157256496a0863bc02bbe5d6e8810f7">   46</a></span><span class="preprocessor">#define REG_SPI_PRODIDH             0x005 </span><span class="comment">/* Product Identification High Byte */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ad24f1273853239c8cd078ec08d85cc4a">   47</a></span><span class="preprocessor">#define REG_SPI_CHIPGRADE           0x006 </span><span class="comment">/* Chip Grade */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a46257911f3c7467d6f8860dfab9331f3">   48</a></span><span class="preprocessor">#define REG_SPI_PAGEINDX            0x008 </span><span class="comment">/* Page Pointer or Device Index */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5517ab3f7d840595fd06923b088c0d4c">   49</a></span><span class="preprocessor">#define REG_SPI_DEVINDX2            0x009 </span><span class="comment">/* Secondary Device Index */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ad9f03ac58a651cdd752b5dd7090c4ec6">   50</a></span><span class="preprocessor">#define REG_SPI_SCRATCHPAD          0x00A </span><span class="comment">/* Scratch Pad */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a6755ee7c6a9865cba879744f776055be">   51</a></span><span class="preprocessor">#define REG_SPI_MS_UPDATE           0x00F </span><span class="comment">/* Master/Slave Update Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a8c98c4ed4368b965164f8d42798b9073">   52</a></span><span class="preprocessor">#define REG_PWRCNTRL0               0x011 </span><span class="comment">/* Power Control Reg 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a016d4336e25924ea9920ea297c11fff1">   53</a></span><span class="preprocessor">#define REG_TXENMASK1               0x012 </span><span class="comment">/* TXenable masks */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a7aac731506b7943018672ac77ec46cdd">   54</a></span><span class="preprocessor">#define REG_PWRCNTRL3               0x013 </span><span class="comment">/* Power control register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a71eafe36bd22a0f77d4acf095d82bd5b">   55</a></span><span class="preprocessor">#define REG_COARSE_GROUP_DLY            0x014 </span><span class="comment">/* Coarse Group Delay Adjustment */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aecd2d2301836bab8d3a29a6011fb7c7b">   56</a></span><span class="preprocessor">#define REG_IRQ_ENABLE0             0x01F </span><span class="comment">/* Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a339ff99b0a8b7a7e2c6e674e47c07ae5">   57</a></span><span class="preprocessor">#define REG_IRQ_ENABLE1             0x020 </span><span class="comment">/* Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="ad9144_8h.html#af352b119dc25e8ae5e5d263634884ec4">   58</a></span><span class="preprocessor">#define REG_IRQ_ENABLE2             0x021 </span><span class="comment">/* Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ad905641ac254f313a43fbd7ba68b8a17">   59</a></span><span class="preprocessor">#define REG_IRQ_ENABLE3             0x022 </span><span class="comment">/* Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a0100ba0189b1bc66de168876c2a4ce1c">   60</a></span><span class="preprocessor">#define REG_IRQ_STATUS0             0x023 </span><span class="comment">/* Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a0d149ce194a6442c2bfb32b12443d67b">   61</a></span><span class="preprocessor">#define REG_IRQ_STATUS1             0x024 </span><span class="comment">/* Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a946ce805dc7ba72cdb0ea86d8bf97153">   62</a></span><span class="preprocessor">#define REG_IRQ_STATUS2             0x025 </span><span class="comment">/* Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a8f97338ed3b1908bd10edce88915968f">   63</a></span><span class="preprocessor">#define REG_IRQ_STATUS3             0x026 </span><span class="comment">/* Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1dee62c7a0e7d8ea0a9d93b4566c3c69">   64</a></span><span class="preprocessor">#define REG_JESD_CHECKS             0x030 </span><span class="comment">/* JESD Parameter Checking */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aa2a936f439a3e40dfa6dde1cfb6c3002">   65</a></span><span class="preprocessor">#define REG_SYNC_TESTCTRL           0x031 </span><span class="comment">/* Sync Control Reg0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a638815dba5b4ea4cc88d6c6f16ba1897">   66</a></span><span class="preprocessor">#define REG_SYNC_DACDELAY_L         0x032 </span><span class="comment">/* Sync Logic DacDelay [7:0] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a39a48233d836287605dba3514794ae95">   67</a></span><span class="preprocessor">#define REG_SYNC_DACDELAY_H         0x033 </span><span class="comment">/* Sync Logic DacDelay [8] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a60d39a2fe2a9c38c419bafa78d8c4020">   68</a></span><span class="preprocessor">#define REG_SYNC_ERRWINDOW          0x034 </span><span class="comment">/* Sync Error Window */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="ad9144_8h.html#af0b6aec570754568b8ee0992886377f0">   69</a></span><span class="preprocessor">#define REG_SYNC_DLYCOUNT           0x035 </span><span class="comment">/* Sync Control Ref Delay Count */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a34208ad8e6a48ed0c9826ec4dc647c30">   70</a></span><span class="preprocessor">#define REG_SYNC_REFCOUNT           0x036 </span><span class="comment">/* Sync SysRef InActive Interval */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="ad9144_8h.html#af4f6f43315217a25981ae2e14fcc350b">   71</a></span><span class="preprocessor">#define REG_SYNC_LASTERR_L          0x038 </span><span class="comment">/* SyncLASTerror_L */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="ad9144_8h.html#af914c656616e92b2501625fb25c23c74">   72</a></span><span class="preprocessor">#define REG_SYNC_LASTERR_H          0x039 </span><span class="comment">/* SyncLASTerror_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a31c45e77c561b433ac4bda56a70b193d">   73</a></span><span class="preprocessor">#define REG_SYNC_CTRL               0x03A </span><span class="comment">/* Sync Mode Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1293d3efb9c3565f7c0bf00e52c3a57a">   74</a></span><span class="preprocessor">#define REG_SYNC_STATUS             0x03B </span><span class="comment">/* Sync Alignment Flags */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aaa99be627ad015de88623fca4d87ff78">   75</a></span><span class="preprocessor">#define REG_SYNC_CURRERR_L          0x03C </span><span class="comment">/* Sync Alignment Error[7:0] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="ad9144_8h.html#abfbecb2f9c4bfd80c2574967a3202d82">   76</a></span><span class="preprocessor">#define REG_SYNC_CURRERR_H          0x03D </span><span class="comment">/* Sync Alignment Error[8] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a375187a7daa30d471dd38b7778450293">   77</a></span><span class="preprocessor">#define REG_ERROR_THERM             0x03E </span><span class="comment">/* Sync Error Thermometer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a434a83f5cc407208d0b2f65da5ce8110">   78</a></span><span class="preprocessor">#define REG_DACGAIN0_1              0x040 </span><span class="comment">/* MSBs of Full Scale Adjust DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a94a6e1b427705954e29fc363ec406b54">   79</a></span><span class="preprocessor">#define REG_DACGAIN0_0              0x041 </span><span class="comment">/* LSBs of Full Scale Adjust DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a3de71a823a60065bff3af0fb75a0c39a">   80</a></span><span class="preprocessor">#define REG_DACGAIN1_1              0x042 </span><span class="comment">/* MSBs of Full Scale Adjust DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a741461e62e462aac6b175bafaf4816e4">   81</a></span><span class="preprocessor">#define REG_DACGAIN1_0              0x043 </span><span class="comment">/* LSBs of Full Scale Adjust DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a574a5ca11fe5f591994f7a3e277b16da">   82</a></span><span class="preprocessor">#define REG_DACGAIN2_1              0x044 </span><span class="comment">/* MSBs of Full Scale Adjust DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aec6a68a044a33adf0c57261e5b5ad8b1">   83</a></span><span class="preprocessor">#define REG_DACGAIN2_0              0x045 </span><span class="comment">/* LSBs of Full Scale Adjust DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aae23df455e76ccaa3a89de84a5b1da36">   84</a></span><span class="preprocessor">#define REG_DACGAIN3_1              0x046 </span><span class="comment">/* MSBs of Full Scale Adjust DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a0fe0c243ac50b85ea8665305bcd1663f">   85</a></span><span class="preprocessor">#define REG_DACGAIN3_0              0x047 </span><span class="comment">/* LSBs of Full Scale Adjust DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="ad9144_8h.html#af8458a2d4ff80fafab41a5bc529ffeb1">   86</a></span><span class="preprocessor">#define REG_PD_DACLDO               0x048 </span><span class="comment">/* Powerdown DAC LDOs */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a4f41c247b159c3d05e7f41aa0bf68ea1">   87</a></span><span class="preprocessor">#define REG_STAT_DACLDO             0x049 </span><span class="comment">/* DAC LDO Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a85b441443e7f2566079833b49f4f806f">   88</a></span><span class="preprocessor">#define REG_DECODE_CTRL0            0x04B </span><span class="comment">/* Decoder Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a87e7506fb897cc4bda4dfe2a744a03c6">   89</a></span><span class="preprocessor">#define REG_DECODE_CTRL1            0x04C </span><span class="comment">/* Decoder Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5d02a871257b6349332194d6ce445f6e">   90</a></span><span class="preprocessor">#define REG_DECODE_CTRL2            0x04D </span><span class="comment">/* Decoder Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ae8be814945e99f05295144fa06db22c4">   91</a></span><span class="preprocessor">#define REG_DECODE_CTRL3            0x04E </span><span class="comment">/* Decoder Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ae487bdae4f3bbdfc71d04b79fd3bcd95">   92</a></span><span class="preprocessor">#define REG_NCO_CLRMODE             0x050 </span><span class="comment">/* NCO CLR Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a2ef07b7ca0ea44248d45b8fd60873463">   93</a></span><span class="preprocessor">#define REG_NCOKEY_ILSB             0x051 </span><span class="comment">/* NCO Clear on Data Key I lsb */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a284a7b3819b0b8fbd507e2f2a919fe93">   94</a></span><span class="preprocessor">#define REG_NCOKEY_IMSB             0x052 </span><span class="comment">/* NCO Clear on Data Key I msb */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a7b7346c5a9ebc43e20c870b0fa357725">   95</a></span><span class="preprocessor">#define REG_NCOKEY_QLSB             0x053 </span><span class="comment">/* NCO Clear on Data Key Q lsb */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a7519366d541e3200e0552d6128ae947d">   96</a></span><span class="preprocessor">#define REG_NCOKEY_QMSB             0x054 </span><span class="comment">/* NCO Clear on Data Key Q msb */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="ad9144_8h.html#af9455fb9b303561ade33fe50902da19f">   97</a></span><span class="preprocessor">#define REG_PA_THRES0               0x060 </span><span class="comment">/* PDP Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a36f5474aceaf62ae6f740498f3a26b92">   98</a></span><span class="preprocessor">#define REG_PA_THRES1               0x061 </span><span class="comment">/* PDP Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a0b1b91284a232508579e4f33460b00c0">   99</a></span><span class="preprocessor">#define REG_PA_AVG_TIME             0x062 </span><span class="comment">/* PDP Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aaf13ec5eb76bee2f5d729a234d51ec23">  100</a></span><span class="preprocessor">#define REG_PA_POWER0               0x063 </span><span class="comment">/* PDP Power */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="ad9144_8h.html#acf1b20d802c0bc9a0d368d92b5795e28">  101</a></span><span class="preprocessor">#define REG_PA_POWER1               0x064 </span><span class="comment">/* PDP Power */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a26fcc78e81db3a154bddb3234922bf22">  102</a></span><span class="preprocessor">#define REG_CLKCFG0             0x080 </span><span class="comment">/* Clock Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a9b15790005684965803ebfd9290cf996">  103</a></span><span class="preprocessor">#define REG_SYSREF_ACTRL0           0x081 </span><span class="comment">/* SYSREF Analog Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ab16d2012b72d5f6597cbc100cdb6299f">  104</a></span><span class="preprocessor">#define REG_SYSREF_ACTRL1           0x082 </span><span class="comment">/* SYSREF Analog Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a45b95010c2cf44ade426740e71059dd1">  105</a></span><span class="preprocessor">#define REG_DACPLLCNTRL             0x083 </span><span class="comment">/* Top Level Control DAC Clock PLL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1fa8258c1186ddedeb2122d4fd244f24">  106</a></span><span class="preprocessor">#define REG_DACPLLSTATUS            0x084 </span><span class="comment">/* DAC PLL Status Bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ad78dbb6b0c16b235d83f5e822cec5750">  107</a></span><span class="preprocessor">#define REG_DACINTEGERWORD0         0x085 </span><span class="comment">/* Feedback divider tuning word */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aa6d411e5e30327314e4209b07248c0a4">  108</a></span><span class="preprocessor">#define REG_DACLOOPFILT1            0x087 </span><span class="comment">/* C1 and C2 control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a630179a92c1f3c915962d5b7f202eed5">  109</a></span><span class="preprocessor">#define REG_DACLOOPFILT2            0x088 </span><span class="comment">/* R1 and C3 control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a595e7d9f630870b56b8fd8b067eeb4af">  110</a></span><span class="preprocessor">#define REG_DACLOOPFILT3            0x089 </span><span class="comment">/* Bypass and R2 control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1ed864111caf6f386ece0aaca5f9dff7">  111</a></span><span class="preprocessor">#define REG_DACCPCNTRL              0x08A </span><span class="comment">/* Charge Pump/Cntrl Voltage */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="ad9144_8h.html#abf10702de04abb4b3a0b934b27650741">  112</a></span><span class="preprocessor">#define REG_DACLOGENCNTRL           0x08B </span><span class="comment">/* Logen Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a10ddbe683cd94b9cee42f7c5b9ee928e">  113</a></span><span class="preprocessor">#define REG_DACLDOCNTRL1            0x08C </span><span class="comment">/* LDO Control1 + Reference Divider */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ab9cd3f855afe6a2ddd62cb175bc5212e">  114</a></span><span class="preprocessor">#define REG_CAL_DAC_ERR             0x0E0 </span><span class="comment">/* Report DAC Cal errors */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aba9dd84b0224832bb889e3cdb2d17d42">  115</a></span><span class="preprocessor">#define REG_CAL_MSB_THRES           0x0E1 </span><span class="comment">/* MSB sweep Threshold definition */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a9b8b0a137da4cec96533c75870bce5b4">  116</a></span><span class="preprocessor">#define REG_CAL_CTRL_GLOBAL         0x0E2 </span><span class="comment">/* Global Calibration DAC Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac748c2803ba789b142f34f2b0a660047">  117</a></span><span class="preprocessor">#define REG_CAL_MSBHILVL            0x0E3 </span><span class="comment">/* High Level for MSB level compare */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aa4480d781ff92ffc6e27e55329d49ffc">  118</a></span><span class="preprocessor">#define REG_CAL_MSBLOLVL            0x0E4 </span><span class="comment">/* Low Level for MSB level compare */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a189ab83a5ebf29b5b5a2bca67c23c873">  119</a></span><span class="preprocessor">#define REG_CAL_THRESH              0x0E5 </span><span class="comment">/* TAC Threshold definition */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ae8bc537468c2616b6dc6c736aab78dac">  120</a></span><span class="preprocessor">#define REG_CAL_AVG_CNT             0x0E6 </span><span class="comment">/* CAL DAC Number of averages */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a0aaa9f5de044a2f7626b711762540993">  121</a></span><span class="preprocessor">#define REG_CAL_CLKDIV              0x0E7 </span><span class="comment">/* Calibration DAC clock divide */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a35b8a557aac60e46d02e1b8481c544bd">  122</a></span><span class="preprocessor">#define REG_CAL_INDX                0x0E8 </span><span class="comment">/* Calibration DAC Select */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a410b1790c6facb7f8354ae18b2eb2f94">  123</a></span><span class="preprocessor">#define REG_CAL_CTRL                0x0E9 </span><span class="comment">/* Calibration DAC Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ab7a1e37c81bd117cab102b5892598628">  124</a></span><span class="preprocessor">#define REG_CAL_ADDR                0x0EA </span><span class="comment">/* Calibration DAC Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a337f659c541b7a2a6bea74af27e3babf">  125</a></span><span class="preprocessor">#define REG_CAL_DATA                0x0EB </span><span class="comment">/* Calibration DAC Data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac546373ede4202d93323618fca23deec">  126</a></span><span class="preprocessor">#define REG_CAL_UPDATE              0x0EC </span><span class="comment">/* Calibration DAC Write Update */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="ad9144_8h.html#af38b83e0921e41bf9347fa92eb09683d">  127</a></span><span class="preprocessor">#define REG_CAL_INIT                0x0ED </span><span class="comment">/* Calibration init */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5dea9785d4756aaf2db57e2029f03099">  128</a></span><span class="preprocessor">#define REG_DATA_FORMAT             0x110 </span><span class="comment">/* Data format */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a293c27e3896a099715782d8b5ceb006c">  129</a></span><span class="preprocessor">#define REG_DATAPATH_CTRL           0x111 </span><span class="comment">/* Datapath Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aa83ca9041aa9848f6db5ed5471f4cf85">  130</a></span><span class="preprocessor">#define REG_INTERP_MODE             0x112 </span><span class="comment">/* Interpolation Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac5fe715d4324cd8e8ef404e158600e0e">  131</a></span><span class="preprocessor">#define REG_NCO_FTW_UPDATE          0x113 </span><span class="comment">/* NCO Frequency Tuning Word Update */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a8b896079f250ab404812da2ada25b314">  132</a></span><span class="preprocessor">#define REG_FTW0                0x114 </span><span class="comment">/* NCO Frequency Tuning Word LSB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5077ef9977ac7d62ac58690855b2c854">  133</a></span><span class="preprocessor">#define REG_FTW1                0x115 </span><span class="comment">/* NCO Frequency Tuning Word */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ad69ecc9ba52c05edd9ded66528b94ea2">  134</a></span><span class="preprocessor">#define REG_FTW2                0x116 </span><span class="comment">/* NCO Frequency Tuning Word */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac3640619b41f784bd0623a54089ab089">  135</a></span><span class="preprocessor">#define REG_FTW3                0x117 </span><span class="comment">/* NCO Frequency Tuning Word */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ae264a3dd906a2984719d5782df957089">  136</a></span><span class="preprocessor">#define REG_FTW4                0x118 </span><span class="comment">/* NCO Frequency Tuning Word */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a2fde4d450d28faff371919b2fa3fd425">  137</a></span><span class="preprocessor">#define REG_FTW5                0x119 </span><span class="comment">/* NCO Frequency Tuning Word MSB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a10af0d04b20d0a098da2b820d4b5ea53">  138</a></span><span class="preprocessor">#define REG_NCO_PHASE_OFFSET0           0x11A </span><span class="comment">/* NCO Phase Offset LSB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ab9fa5d4581fd6304cab676393a20ee13">  139</a></span><span class="preprocessor">#define REG_NCO_PHASE_OFFSET1           0x11B </span><span class="comment">/* NCO Phase Offset MSB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ae0171e1337ed5bba38f1d73bd1955304">  140</a></span><span class="preprocessor">#define REG_NCO_PHASE_ADJ0          0x11C </span><span class="comment">/* I/Q Phase Adjust LSB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="ad9144_8h.html#abc9a679f8cf8a5b2a879d6c381bd335e">  141</a></span><span class="preprocessor">#define REG_NCO_PHASE_ADJ1          0x11D </span><span class="comment">/* I/Q Phase Adjust MSB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aea175bd0621749e76667c533c55024a6">  142</a></span><span class="preprocessor">#define REG_TXEN_FUNC               0x11E </span><span class="comment">/* Transmit Enable function */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac216f5d3b66a8bc78423e9c07b6461c7">  143</a></span><span class="preprocessor">#define REG_TXEN_SM_0               0x11F </span><span class="comment">/* Transmit enable power control state machine */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="ad9144_8h.html#adce5fdda321e27490943eab835b7b71d">  144</a></span><span class="preprocessor">#define REG_TXEN_SM_1               0x120 </span><span class="comment">/* Rise and fall */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a957e8b7c5d00041c9465ef9e3531b167">  145</a></span><span class="preprocessor">#define REG_TXEN_SM_2               0x121 </span><span class="comment">/* Transmit enable maximum A */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a14097b5cd4cbe084df0d7fe9918d5913">  146</a></span><span class="preprocessor">#define REG_TXEN_SM_3               0x122 </span><span class="comment">/* Transmit enable maximum B */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a940795cc4f35a37d0524f23fcaab5e7d">  147</a></span><span class="preprocessor">#define REG_TXEN_SM_4               0x123 </span><span class="comment">/* Transmit enable maximum C */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ad95a874b116d37e4bb246382cdce3ec5">  148</a></span><span class="preprocessor">#define REG_TXEN_SM_5               0x124 </span><span class="comment">/* Transmit enable maximum D */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a2c2135c22547f968fd120d1d51ef86a7">  149</a></span><span class="preprocessor">#define REG_DACOUT_ON_DOWN          0x125 </span><span class="comment">/* DAC out down control and on trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a8a75c7fd9975fc4db88f6599de2f12e4">  150</a></span><span class="preprocessor">#define REG_DACOFF              0x12C </span><span class="comment">/* DAC Shutdown Source */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a07893a7e5621ca5c611395ef5ab52b46">  151</a></span><span class="preprocessor">#define REG_DATA_PATH_FLUSH_COUNT0      0x12D </span><span class="comment">/* Data path flush counter LSB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a0acacbfdc29b1c58c4c8c46958c4e3e3">  152</a></span><span class="preprocessor">#define REG_DATA_PATH_FLUSH_COUNT1      0x12E </span><span class="comment">/* Data path flush counter MSB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ad31e57556679bb3b2ed11f7c3cde5c46">  153</a></span><span class="preprocessor">#define REG_DIE_TEMP_CTRL0          0x12F </span><span class="comment">/* Die Temp Range Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="ad9144_8h.html#adaea48c7ddaa49701cb59a21483964a3">  154</a></span><span class="preprocessor">#define REG_DIE_TEMP_CTRL1          0x130 </span><span class="comment">/* Die temperature control register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ab48e96ec11e3dd9132e4e3962085cb78">  155</a></span><span class="preprocessor">#define REG_DIE_TEMP_CTRL2          0x131 </span><span class="comment">/* Die temperature control register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5be539605e9a2f5d7c8685c2500651ed">  156</a></span><span class="preprocessor">#define REG_DIE_TEMP0               0x132 </span><span class="comment">/* Die temp LSB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a61d566ad08004305b3fed96876dc6a71">  157</a></span><span class="preprocessor">#define REG_DIE_TEMP1               0x133 </span><span class="comment">/* Die Temp MSB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a71bb3b358b4492fc8db0bc696ff01423">  158</a></span><span class="preprocessor">#define REG_DIE_TEMP_UPDATE         0x134 </span><span class="comment">/* Die temperature update */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="ad9144_8h.html#af7fa4dafafea453d58298295593a99ee">  159</a></span><span class="preprocessor">#define REG_DC_OFFSET_CTRL          0x135 </span><span class="comment">/* DC Offset Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a88b3db1ec6bc5db21264381986858ff6">  160</a></span><span class="preprocessor">#define REG_IPATH_DC_OFFSET_1PART0      0x136 </span><span class="comment">/* LSB of first part of DC Offset value for I path */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5623e518c76687863ba7b40ab5b2d874">  161</a></span><span class="preprocessor">#define REG_IPATH_DC_OFFSET_1PART1      0x137 </span><span class="comment">/* MSB of first part of DC Offset value for I path */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a6e142f0c100040557dd43f3004768d26">  162</a></span><span class="preprocessor">#define REG_QPATH_DC_OFFSET_1PART0      0x138 </span><span class="comment">/* LSB of first part of DC Offset value for Q path */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a69f59c7284aff92f561a380d39bb75ed">  163</a></span><span class="preprocessor">#define REG_QPATH_DC_OFFSET_1PART1      0x139 </span><span class="comment">/* MSB of first part of DC Offset value for Q path */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a9b32b79e8468f72385afa8107cb75415">  164</a></span><span class="preprocessor">#define REG_IPATH_DC_OFFSET_2PART       0x13A </span><span class="comment">/* Second part of DC Offset value for I path */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a8250fa1fa32e9478ba0029e952bef7b6">  165</a></span><span class="preprocessor">#define REG_QPATH_DC_OFFSET_2PART       0x13B </span><span class="comment">/* Second part of DC Offset value for Q path */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a148b77dd9c14f3a7a8faf8c03d736ec2">  166</a></span><span class="preprocessor">#define REG_IDAC_DIG_GAIN0          0x13C </span><span class="comment">/* I DAC Gain LSB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a45446f4a5fb823a92bd7ed7b491f8aa0">  167</a></span><span class="preprocessor">#define REG_IDAC_DIG_GAIN1          0x13D </span><span class="comment">/* I DAC Gain MSB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a87d0b77d72890326b77e094936ce5b82">  168</a></span><span class="preprocessor">#define REG_QDAC_DIG_GAIN0          0x13E </span><span class="comment">/* Q DAC Gain LSB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="ad9144_8h.html#abaa7d0e86a391bf4ac1877c00fb6e11b">  169</a></span><span class="preprocessor">#define REG_QDAC_DIG_GAIN1          0x13F </span><span class="comment">/* Q DAC Gain MSB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5763369a7b6c7992d6d869345788fb73">  170</a></span><span class="preprocessor">#define REG_GAIN_RAMP_UP_STP0           0x140 </span><span class="comment">/* LSB of digital gain rises */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ad1dc1d9d593a724b3963c60a2dad9310">  171</a></span><span class="preprocessor">#define REG_GAIN_RAMP_UP_STP1           0x141 </span><span class="comment">/* MSB of digital gain rises */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aa9ae6a48e90c4e42979f9345108e5cc0">  172</a></span><span class="preprocessor">#define REG_GAIN_RAMP_DOWN_STP0         0x142 </span><span class="comment">/* LSB of digital gain drops */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aa58d10a6edb3df974adaea8e27c4ca78">  173</a></span><span class="preprocessor">#define REG_GAIN_RAMP_DOWN_STP1         0x143 </span><span class="comment">/* MSB of digital gain drops */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac0e4959f0ed46f4a6c2a6dbc8dd82768">  174</a></span><span class="preprocessor">#define REG_BLSM_CTRL               0x146 </span><span class="comment">/* Blanking SM control and func */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac8579ec53502a5d6b5db8ac9e9b967c7">  175</a></span><span class="preprocessor">#define REG_BLSM_STAT               0x147 </span><span class="comment">/* Blanking SM control and func */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a20170f70be3b6b3674cf828582d206dc">  176</a></span><span class="preprocessor">#define REG_PRBS                0x14B </span><span class="comment">/* PRBS Input Data Checker */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1b3590fe0d9f33962ed37f3b0cc0cd3e">  177</a></span><span class="preprocessor">#define REG_PRBS_ERROR_I            0x14C </span><span class="comment">/* PRBS Error Counter Real */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a962b5046acf3d3e15c54f3c6acab2022">  178</a></span><span class="preprocessor">#define REG_PRBS_ERROR_Q            0x14D </span><span class="comment">/* PRBS Error Counter Imaginary */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="ad9144_8h.html#acb751c1dfec1017a4f87234e5c6673ed">  179</a></span><span class="preprocessor">#define REG_DACPLLT5                0x1B5 </span><span class="comment">/* ALC/Varactor control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a2e3835ff607994220a208a6728099ad9">  180</a></span><span class="preprocessor">#define REG_DACPLLTB                0x1BB </span><span class="comment">/* VCO Bias Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a67a45ede3ec11d1f69d8c7b0263d58ec">  181</a></span><span class="preprocessor">#define REG_DACPLLTD                0x1BD </span><span class="comment">/* VCO Cal control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a27336f9e6a4de127aac4017930e21642">  182</a></span><span class="preprocessor">#define REG_DACPLLT17               0x1C4 </span><span class="comment">/* Varactor Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a87a4f85a75750a6840417d35bc5299f5">  183</a></span><span class="preprocessor">#define REG_DACPLLT18               0x1C5 </span><span class="comment">/* Varactor Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ad3368864de6259c54fa43d3edd56670a">  184</a></span><span class="preprocessor">#define REG_ASPI_SPARE0             0x1C6 </span><span class="comment">/* Spare Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="ad9144_8h.html#af12cd97f5770b78d43d5b7fd26db2bc1">  185</a></span><span class="preprocessor">#define REG_ASPI_SPARE1             0x1C7 </span><span class="comment">/* Spare Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac910aaed6d4824dce0e26e772e1df3a7">  186</a></span><span class="preprocessor">#define REG_SPISTRENGTH             0x1DF </span><span class="comment">/* Reg 70 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a210d9d5f7074b11fbd5f6a09b928c8bf">  187</a></span><span class="preprocessor">#define REG_CLK_TEST                0x1EB </span><span class="comment">/* Clock related control signaling */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac620543f0d3c6ef244eb0269735c9bdd">  188</a></span><span class="preprocessor">#define REG_ATEST_VOLTS             0x1EC </span><span class="comment">/* Analog Test Voltage Extraction */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a0b2e39473105fbdc378fd9675db936b3">  189</a></span><span class="preprocessor">#define REG_ASPI_CLKSRC             0x1ED </span><span class="comment">/* Analog Spi clock source for PD machines */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a14560e4336f05589098b290660290583">  190</a></span><span class="preprocessor">#define REG_MASTER_PD               0x200 </span><span class="comment">/* Master power down for Receiver PHYx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a9ed9574e021c9e6848fcff43d7f05043">  191</a></span><span class="preprocessor">#define REG_PHY_PD              0x201 </span><span class="comment">/* Power down for individual Receiver PHYx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="ad9144_8h.html#addae7112f24e7055f5f5085655ffa2f4">  192</a></span><span class="preprocessor">#define REG_GENERIC_PD              0x203 </span><span class="comment">/* Miscellaneous power down controls */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="ad9144_8h.html#af630600b72ffa350e8bb72313c67cc2c">  193</a></span><span class="preprocessor">#define REG_CDR_RESET               0x206 </span><span class="comment">/* CDR Reset control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ad7c473a3352ff03ed9c88aa0bc1837a8">  194</a></span><span class="preprocessor">#define REG_CDR_OPERATING_MODE_REG_0        0x230 </span><span class="comment">/* Clock and data recovery operating modes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5c26d04535da6a98d8336e31695b584c">  195</a></span><span class="preprocessor">#define REG_CONFIG_REG3             0x232 </span><span class="comment">/* SERDES interface configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a0cf8e353632e6b36c9ae0198d49c6a33">  196</a></span><span class="preprocessor">#define REG_EQ_CONFIG_PHY_0_1           0x250 </span><span class="comment">/* Equalizer configuration for PHY 0 and PHY 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ab48a5a19a31fd4c607e653727ebf0f4e">  197</a></span><span class="preprocessor">#define REG_EQ_CONFIG_PHY_2_3           0x251 </span><span class="comment">/* Equalizer configuration for PHY 2 and PHY 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ae492d8377ee40fd82380bd1501c37ea5">  198</a></span><span class="preprocessor">#define REG_EQ_CONFIG_PHY_4_5           0x252 </span><span class="comment">/* Equalizer configuration for PHY 4 and PHY 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a7a020e8481e05d4a9535a15b8211ea13">  199</a></span><span class="preprocessor">#define REG_EQ_CONFIG_PHY_6_7           0x253 </span><span class="comment">/* Equalizer configuration for PHY 6 and PHY 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac320a21d609a1810cf813fea500e4bbf">  200</a></span><span class="preprocessor">#define REG_EQ_BIAS_REG             0x268 </span><span class="comment">/* Equalizer bias control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a24029c2c13b38b320e11dc7c14c04384">  201</a></span><span class="preprocessor">#define REG_SYNTH_ENABLE_CNTRL          0x280 </span><span class="comment">/* Rx PLL enable controls */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a56eb18473aca38f4d79497495e442f33">  202</a></span><span class="preprocessor">#define REG_PLL_STATUS              0x281 </span><span class="comment">/* Rx PLL status readbacks */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aa6bf233e543849188846b28503f392db">  203</a></span><span class="preprocessor">#define REG_REF_CLK_DIVIDER_LDO         0x289 </span><span class="comment">/* Rx PLL LDO control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a36e060aac2f0c7c2afaccecd4f38b115">  204</a></span><span class="preprocessor">#define REG_SERDES_PLL_CTRL         0x291 </span><span class="comment">/* Serdes PLL control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="ad9144_8h.html#accd9a9589b0f6b3bcb23a03da63dc14b">  205</a></span><span class="preprocessor">#define REG_SERDES_PLL_CP3          0x29c </span><span class="comment">/* Serdes PLL charge pump */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a896839765ddf851f66ce36698327b2c7">  206</a></span><span class="preprocessor">#define REG_SERDES_PLL_VAR3         0x29f </span><span class="comment">/* Serdes PLL VCO varactor */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac764bc16bfc9092a1db2bbc4a75930da">  207</a></span><span class="preprocessor">#define REG_DEV_CONFIG_8            0x2A4 </span><span class="comment">/* To control the clock configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="ad9144_8h.html#add1a5bfc63ad028f2580e49d2e025efa">  208</a></span><span class="preprocessor">#define REG_TERM_BLK1_CTRLREG0          0x2A7 </span><span class="comment">/* Termination controls for PHYs 0, 1, 6, and 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a11fa7e2b89db97128637b905c03f06b6">  209</a></span><span class="preprocessor">#define REG_TERM_BLK1_CTRLREG1          0x2A8 </span><span class="comment">/* Termination controls for PHYs 0, 1, 6, and 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a72967874e90b9f2253f166670edea255">  210</a></span><span class="preprocessor">#define REG_DEV_CONFIG_9            0x2AA </span><span class="comment">/* SERDES interface termination settings */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a512bd8da2edb6dd30fc9f3a7bc146cea">  211</a></span><span class="preprocessor">#define REG_DEV_CONFIG_10           0x2AB </span><span class="comment">/* SERDES interface termination settings */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a13fc891867249986bedb8c255685f392">  212</a></span><span class="preprocessor">#define REG_TERM_BLK2_CTRLREG0          0x2AE </span><span class="comment">/* Termination controls for PHYs 2, 3, 4, and 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aeb720218ad603b190b26ee824d9b3c56">  213</a></span><span class="preprocessor">#define REG_TERM_BLK2_CTRLREG1          0x2AF </span><span class="comment">/* Termination controls for PHYs 2, 3, 4, and 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1e90279a8a72e5a31806ba2daa02b2a6">  214</a></span><span class="preprocessor">#define REG_DEV_CONFIG_11           0x2B1 </span><span class="comment">/* SERDES interface termination settings */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a3ec47a320699cd4ebab5fa35b4997a62">  215</a></span><span class="preprocessor">#define REG_DEV_CONFIG_12           0x2B2 </span><span class="comment">/* SERDES interface termination settings */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a11bb7c92f93c2f99e163c9f860d8dfda">  216</a></span><span class="preprocessor">#define REG_GENERAL_JRX_CTRL_0          0x300 </span><span class="comment">/* General JRX Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a8c13adc7d75ee45eff4596fa5b2a62f8">  217</a></span><span class="preprocessor">#define REG_GENERAL_JRX_CTRL_1          0x301 </span><span class="comment">/* General JRX Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1c76feb2043be2f2f2c5f4ef14ec7d2e">  218</a></span><span class="preprocessor">#define REG_DYN_LINK_LATENCY_0          0x302 </span><span class="comment">/* Register 1 description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ae6366e80b0b7777278a05fd70caa545d">  219</a></span><span class="preprocessor">#define REG_DYN_LINK_LATENCY_1          0x303 </span><span class="comment">/* Register 2 description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a629725be24bb66758cf164abdf7f0a2f">  220</a></span><span class="preprocessor">#define REG_LMFC_DELAY_0            0x304 </span><span class="comment">/* Register 3 description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a4ae5f1cc94679156290d4e60b7f4ffd7">  221</a></span><span class="preprocessor">#define REG_LMFC_DELAY_1            0x305 </span><span class="comment">/* Register 4 description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a3f3963cd64e432fc69d17138903503d6">  222</a></span><span class="preprocessor">#define REG_LMFC_VAR_0              0x306 </span><span class="comment">/* Register 5 description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aadd238db9030089afbdb1b35fd628cab">  223</a></span><span class="preprocessor">#define REG_LMFC_VAR_1              0x307 </span><span class="comment">/* Register 6 description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a8119c45bb80fff174214408f8653cd65">  224</a></span><span class="preprocessor">#define REG_XBAR(x)             (0x308 +(x)) </span><span class="comment">/* Register 7 description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a60bb00633aaa029dafddbe2d032c3bfa">  225</a></span><span class="preprocessor">#define REG_FIFO_STATUS_REG_0           0x30C </span><span class="comment">/* Register 11 description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aaa2a1f1c1155048cc564b52f539b8628">  226</a></span><span class="preprocessor">#define REG_FIFO_STATUS_REG_1           0x30D </span><span class="comment">/* Register 12 description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a488f5fd87bf12f0d820d0b7f723c8dcb">  227</a></span><span class="preprocessor">#define REG_FIFO_STATUS_REG_2           0x30E </span><span class="comment">/* Register 13 description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a00241f9a18f396c5c716dc43915d044b">  228</a></span><span class="preprocessor">#define REG_SYNCB_GEN_0             0x311 </span><span class="comment">/* Register 16 description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a809932c4b3edfbb77c8c86069b681482">  229</a></span><span class="preprocessor">#define REG_SYNCB_GEN_1             0x312 </span><span class="comment">/* Register 17 description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a08a69915e1221a691f2a02d12eb8109d">  230</a></span><span class="preprocessor">#define REG_SYNCB_GEN_3             0x313 </span><span class="comment">/* Register 18 description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a0370a18fbf20108d5a99887931012012">  231</a></span><span class="preprocessor">#define REG_SERDES_SPI_REG          0x314 </span><span class="comment">/* SERDES SPI configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a2a24e3edede5cf87a3a45e4e89e9e30f">  232</a></span><span class="preprocessor">#define REG_PHY_PRBS_TEST_EN            0x315 </span><span class="comment">/* PHY PRBS TEST ENABLE FOR INDIVIDUAL LANES */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a98dee79fd73f7bf2099aa7e3fe0f03c8">  233</a></span><span class="preprocessor">#define REG_PHY_PRBS_TEST_CTRL          0x316 </span><span class="comment">/* Reg 20 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a0c2a906cd93093330313bd0b2601a8d9">  234</a></span><span class="preprocessor">#define REG_PHY_PRBS_TEST_THRESH_LOBITS     0x317 </span><span class="comment">/* Reg 21 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5d17e74694f029d76291bca9b4fded89">  235</a></span><span class="preprocessor">#define REG_PHY_PRBS_TEST_THRESH_MIDBITS    0x318 </span><span class="comment">/* Reg 22 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a56fdffbd1295f29634569931540c0e0a">  236</a></span><span class="preprocessor">#define REG_PHY_PRBS_TEST_THRESH_HIBITS     0x319 </span><span class="comment">/* Reg 23 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aacbacf253b6c171b01e81548fa88fa1b">  237</a></span><span class="preprocessor">#define REG_PHY_PRBS_TEST_ERRCNT_LOBITS     0x31A </span><span class="comment">/* Reg 24 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a4213fa5f9b6af82f6a9c96ded614df49">  238</a></span><span class="preprocessor">#define REG_PHY_PRBS_TEST_ERRCNT_MIDBITS    0x31B </span><span class="comment">/* Reg 25 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a6fb4e19297ecc906a3a18936ab39ddfb">  239</a></span><span class="preprocessor">#define REG_PHY_PRBS_TEST_ERRCNT_HIBITS     0x31C </span><span class="comment">/* Reg 26 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aa1e59c64e02a0e6888b381f260bd0792">  240</a></span><span class="preprocessor">#define REG_PHY_PRBS_TEST_STATUS        0x31D </span><span class="comment">/* Reg 27 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a6d57f4089ab4dca239e271dc8768ef1e">  241</a></span><span class="preprocessor">#define REG_SHORT_TPL_TEST_0            0x32C </span><span class="comment">/* Reg 46 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aa179f291044677c4e2eeec60d326b08b">  242</a></span><span class="preprocessor">#define REG_SHORT_TPL_TEST_1            0x32D </span><span class="comment">/* Reg 47 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aad31b0ebfd81c4a406b63b6846663ea1">  243</a></span><span class="preprocessor">#define REG_SHORT_TPL_TEST_2            0x32E </span><span class="comment">/* Reg 48 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aabb0b74170e468c04a09b0651e1eb56a">  244</a></span><span class="preprocessor">#define REG_SHORT_TPL_TEST_3            0x32F </span><span class="comment">/* Reg 49 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a03862fd11f4fd35e64bb324ec9b2c0af">  245</a></span><span class="preprocessor">#define REG_DEVICE_CONFIG_REG_13        0x333 </span><span class="comment">/* SERDES interface configuration  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac68eb9a2992a4720a4e75ba99e852179">  246</a></span><span class="preprocessor">#define REG_JESD_BIT_INVERSE_CTRL       0x334 </span><span class="comment">/* Reg 42 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a97abd6254e15e0ea5933bafa84dfa0cf">  247</a></span><span class="preprocessor">#define REG_DID_REG             0x400 </span><span class="comment">/* Reg 0 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5305be41e2afdb3f1d8d9788ffe2c1b8">  248</a></span><span class="preprocessor">#define REG_BID_REG             0x401 </span><span class="comment">/* Reg 1 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5daade77bd6d57ce0ff8c9582b78c288">  249</a></span><span class="preprocessor">#define REG_LID0_REG                0x402 </span><span class="comment">/* Reg 2 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aec9e67017bb73850e2411ddae8567e94">  250</a></span><span class="preprocessor">#define REG_SCR_L_REG               0x403 </span><span class="comment">/* Reg 3 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5e51982fa347f946c55e98e60f040a62">  251</a></span><span class="preprocessor">#define REG_F_REG               0x404 </span><span class="comment">/* Reg 4 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aaa5e7d9cd6c4a4ba0e6dfb55dae0d1a5">  252</a></span><span class="preprocessor">#define REG_K_REG               0x405 </span><span class="comment">/* Reg 5 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a2e43cb595b6552f56327062af712e225">  253</a></span><span class="preprocessor">#define REG_M_REG               0x406 </span><span class="comment">/* Reg 6 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="ad9144_8h.html#abebf106a166abca2505905ce649da052">  254</a></span><span class="preprocessor">#define REG_CS_N_REG                0x407 </span><span class="comment">/* Reg 7 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a82695655a9de430af6bbc7ffb0e3208d">  255</a></span><span class="preprocessor">#define REG_NP_REG              0x408 </span><span class="comment">/* Reg 8 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ad43db32160eb52e479123523754f390f">  256</a></span><span class="preprocessor">#define REG_S_REG               0x409 </span><span class="comment">/* Reg 9 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ab6c4c1d77a587d6481c4fe80d492293f">  257</a></span><span class="preprocessor">#define REG_HD_CF_REG               0x40A </span><span class="comment">/* Reg 10 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a0cd02f04c1e5ef43755386e09f6eedef">  258</a></span><span class="preprocessor">#define REG_RES1_REG                0x40B </span><span class="comment">/* Reg 11 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a4f88390f3e32944416bed8423ed93492">  259</a></span><span class="preprocessor">#define REG_RES2_REG                0x40C </span><span class="comment">/* Reg 12 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="ad9144_8h.html#afe38bc03b003db0b602b647871687850">  260</a></span><span class="preprocessor">#define REG_CHECKSUM_REG            0x40D </span><span class="comment">/* Reg 13 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a36b97838272c29a92559be7a199a4d94">  261</a></span><span class="preprocessor">#define REG_COMPSUM0_REG            0x40E </span><span class="comment">/* Reg 14 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a8086bcc03874e753e1730cb52599abf3">  262</a></span><span class="preprocessor">#define REG_LID1_REG                0x412 </span><span class="comment">/* Reg 18 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1f9a743d83bca8c0a8fa1c2fb6607b07">  263</a></span><span class="preprocessor">#define REG_CHECKSUM1_REG           0x415 </span><span class="comment">/* Reg 19 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5b905d2a60f5e361cc15feeaf43d2622">  264</a></span><span class="preprocessor">#define REG_COMPSUM1_REG            0x416 </span><span class="comment">/* Reg 22 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a8fa76b0cf620bd5aa6ae4042fe620a09">  265</a></span><span class="preprocessor">#define REG_LID2_REG                0x41A </span><span class="comment">/* Reg 26 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a8813a0f6888aef4b7de54dcb3558400e">  266</a></span><span class="preprocessor">#define REG_CHECKSUM2_REG           0x41D </span><span class="comment">/* Reg 29 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ade702a731c1cbb794a4944fb042cfbb4">  267</a></span><span class="preprocessor">#define REG_COMPSUM2_REG            0x41E </span><span class="comment">/* Reg 30 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ab93cfb9570becaed4037e4f87e39c6de">  268</a></span><span class="preprocessor">#define REG_LID3_REG                0x422 </span><span class="comment">/* Reg 34 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a9985e73ff8b48c45e284313b942b8abb">  269</a></span><span class="preprocessor">#define REG_CHECKSUM3_REG           0x425 </span><span class="comment">/* Reg 37 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac5d445534b8ef09bf0feb2f57ec20a4b">  270</a></span><span class="preprocessor">#define REG_COMPSUM3_REG            0x426 </span><span class="comment">/* Reg 38 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a389169f01f3802f4bcea521b527ec36c">  271</a></span><span class="preprocessor">#define REG_LID4_REG                0x42A </span><span class="comment">/* Reg 34 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aab6aa081f885f9961593bb0d37eca8e6">  272</a></span><span class="preprocessor">#define REG_CHECKSUM4_REG           0x42D </span><span class="comment">/* Reg 37 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a9addd1e9d48df0fa863f39f9c6604e6c">  273</a></span><span class="preprocessor">#define REG_COMPSUM4_REG            0x42E </span><span class="comment">/* Reg 38 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ab05ec9b096e4d2e771e55da76aa94768">  274</a></span><span class="preprocessor">#define REG_LID5_REG                0x432 </span><span class="comment">/* Reg 34 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ad437965a92c99c8a7fa0b169d1188d34">  275</a></span><span class="preprocessor">#define REG_CHECKSUM5_REG           0x435 </span><span class="comment">/* Reg 37 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a010a12ad0b2b7ceff412de7fa7765984">  276</a></span><span class="preprocessor">#define REG_COMPSUM5_REG            0x436 </span><span class="comment">/* Reg 38 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aff28b546160cfda1b6106430f71007d8">  277</a></span><span class="preprocessor">#define REG_LID6_REG                0x43A </span><span class="comment">/* Reg 34 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5d19a23dea5ab34a3d564a6f073efab4">  278</a></span><span class="preprocessor">#define REG_CHECKSUM6_REG           0x43D </span><span class="comment">/* Reg 37 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a413231b2832aeed404ff1a514893dd19">  279</a></span><span class="preprocessor">#define REG_COMPSUM6_REG            0x43E </span><span class="comment">/* Reg 38 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a2eb31f50185e46c56adf49db5fdcd79a">  280</a></span><span class="preprocessor">#define REG_LID7_REG                0x442 </span><span class="comment">/* Reg 34 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aaa2cf3a4982f0fd52fd12e2c4930af37">  281</a></span><span class="preprocessor">#define REG_CHECKSUM7_REG           0x445 </span><span class="comment">/* Reg 37 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aa3309ad79fc51a13b24812e217945342">  282</a></span><span class="preprocessor">#define REG_COMPSUM7_REG            0x446 </span><span class="comment">/* Reg 38 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="ad9144_8h.html#af7c1b7a63f18bd3b85be29f596f1478b">  283</a></span><span class="preprocessor">#define REG_ILS_DID             0x450 </span><span class="comment">/* Reg 80 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1b447ad6846ba36c3de7d12571c97456">  284</a></span><span class="preprocessor">#define REG_ILS_BID             0x451 </span><span class="comment">/* Reg 81 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ab2487bc0c09298d7363e6c330580d776">  285</a></span><span class="preprocessor">#define REG_ILS_LID0                0x452 </span><span class="comment">/* Reg 82 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a091167f3df7a318d11e6d99d86a7295f">  286</a></span><span class="preprocessor">#define REG_ILS_SCR_L               0x453 </span><span class="comment">/* Reg 83 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a8918864a6bd3f8c3d45cfd60f14256f8">  287</a></span><span class="preprocessor">#define REG_ILS_F               0x454 </span><span class="comment">/* Reg 84 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aba305663f52b34c8bb7d0954fff4966e">  288</a></span><span class="preprocessor">#define REG_ILS_K               0x455 </span><span class="comment">/* Reg 85 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="ad9144_8h.html#acc6d8a565fee410c13dee034ec6e0b30">  289</a></span><span class="preprocessor">#define REG_ILS_M               0x456 </span><span class="comment">/* Reg 86 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aa390dd37cc2c2ee6d789b823a0afdcb5">  290</a></span><span class="preprocessor">#define REG_ILS_CS_N                0x457 </span><span class="comment">/* Reg 87 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="ad9144_8h.html#af52359764075c8ed51f5be58f0ee4bc2">  291</a></span><span class="preprocessor">#define REG_ILS_NP              0x458 </span><span class="comment">/* Reg 88 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="ad9144_8h.html#afa17600a8793642bac3bb35b69ee2fe0">  292</a></span><span class="preprocessor">#define REG_ILS_S               0x459 </span><span class="comment">/* Reg 89 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5875c8b2b66bc8c69bb8379fc7b3a1e8">  293</a></span><span class="preprocessor">#define REG_ILS_HD_CF               0x45A </span><span class="comment">/* Reg 90 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a0fbde2423a94f468213dd9a2b1f4e31b">  294</a></span><span class="preprocessor">#define REG_ILS_RES1                0x45B </span><span class="comment">/* Reg 91 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ae8d9a7fc8a50381ea2405b7973c755d6">  295</a></span><span class="preprocessor">#define REG_ILS_RES2                0x45C </span><span class="comment">/* Reg 92 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5ae16b54241462ee8511f526d75abd6f">  296</a></span><span class="preprocessor">#define REG_ILS_CHECKSUM            0x45D </span><span class="comment">/* Reg 93 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="ad9144_8h.html#af193569986e9787ceca39387d4bacbf6">  297</a></span><span class="preprocessor">#define REG_ERRCNTRMON              0x46B </span><span class="comment">/* Reg 107 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a43ab102e6c0b6aeaccfb318a9d161809">  298</a></span><span class="preprocessor">#define REG_LANEDESKEW              0x46C </span><span class="comment">/* Reg 108 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac88f5545aed5536b0c4abcca7746cca3">  299</a></span><span class="preprocessor">#define REG_BADDISPARITY            0x46D </span><span class="comment">/* Reg 109 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a9bddd42522c93b7c4ea23b1eaa68e035">  300</a></span><span class="preprocessor">#define REG_NITDISPARITY            0x46E </span><span class="comment">/* Reg 110 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="ad9144_8h.html#abfc50613854516c9b29f8e3d1713a5b5">  301</a></span><span class="preprocessor">#define REG_UNEXPECTEDKCHAR         0x46F </span><span class="comment">/* Reg 111 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a73b7b49e4e94cb383f26cb59ef7a80d7">  302</a></span><span class="preprocessor">#define REG_CODEGRPSYNCFLG          0x470 </span><span class="comment">/* Reg 112 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a66fbd1892e8716369e14f9f81be4395b">  303</a></span><span class="preprocessor">#define REG_FRAMESYNCFLG            0x471 </span><span class="comment">/* Reg 113 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aa995d872a0d9029d0e223a4b1a2d1f44">  304</a></span><span class="preprocessor">#define REG_GOODCHKSUMFLG           0x472 </span><span class="comment">/* Reg 114 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5be90046abd3feccde991bb8e3fb3e9a">  305</a></span><span class="preprocessor">#define REG_INITLANESYNCFLG         0x473 </span><span class="comment">/* Reg 115 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a3f47274986c8dfba0df810aaf57d6996">  306</a></span><span class="preprocessor">#define REG_CTRLREG1                0x476 </span><span class="comment">/* Reg 118 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a4c4591aad87d118af5ded6d76dfaa64f">  307</a></span><span class="preprocessor">#define REG_CTRLREG2                0x477 </span><span class="comment">/* Reg 119 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aabbe4cb37e2a81bbca3dae426b8be9df">  308</a></span><span class="preprocessor">#define REG_KVAL                0x478 </span><span class="comment">/* Reg 120 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a64929e7f140ce063d4872b202083c33e">  309</a></span><span class="preprocessor">#define REG_IRQVECTOR               0x47A </span><span class="comment">/* Reg 122 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aba1c8d3f6a00ce20acea4935a06031c9">  310</a></span><span class="preprocessor">#define REG_SYNCASSERTIONMASK           0x47B </span><span class="comment">/* Reg 123 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a6c6bb4fc06a3ac1888a9dd65b5d1273e">  311</a></span><span class="preprocessor">#define REG_ERRORTHRES              0x47C </span><span class="comment">/* Reg 124 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a45af3c9bfef1dd01570b8f36c5ef566b">  312</a></span><span class="preprocessor">#define REG_LANEENABLE              0x47D </span><span class="comment">/* Reg 125 Description */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span> </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">/*</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment"> *  REG_SPI_INTFCONFA</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment"> */</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ad3c6a7387f19a7eb0bb6023bd47193d5">  317</a></span><span class="preprocessor">#define SOFTRESET_M             (1 &lt;&lt; 7) </span><span class="comment">/* Soft Reset (Mirror) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a3fab5edc69d6665de2d0ccbc297a14e1">  318</a></span><span class="preprocessor">#define LSBFIRST_M              (1 &lt;&lt; 6) </span><span class="comment">/* LSB First (Mirror) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5f5e451ef2e809f5c9895a25a443b1cc">  319</a></span><span class="preprocessor">#define ADDRINC_M               (1 &lt;&lt; 5) </span><span class="comment">/* Address Increment (Mirror) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5674e97322dcd70615a0498c029de91b">  320</a></span><span class="preprocessor">#define SDOACTIVE_M             (1 &lt;&lt; 4) </span><span class="comment">/* SDO Active (Mirror) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a2eb5f8d4e0eeca56f8a87b7182e03bbb">  321</a></span><span class="preprocessor">#define SDOACTIVE               (1 &lt;&lt; 3) </span><span class="comment">/* SDO Active */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1a318253f0519b8bbdb14af4d4eb245d">  322</a></span><span class="preprocessor">#define ADDRINC                 (1 &lt;&lt; 2) </span><span class="comment">/* Address Increment */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5811613d98580676f67f0dde8125433e">  323</a></span><span class="preprocessor">#define LSBFIRST                (1 &lt;&lt; 1) </span><span class="comment">/* LSB First */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a6f1e19a96edc95c89342b63605aaaf30">  324</a></span><span class="preprocessor">#define SOFTRESET               (1 &lt;&lt; 0) </span><span class="comment">/* Soft Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment">/*</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment"> *  REG_SPI_INTFCONFB</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"> */</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="ad9144_8h.html#afe26d7526d24efa225e4cf20422061ec">  329</a></span><span class="preprocessor">#define SINGLEINS               (1 &lt;&lt; 7) </span><span class="comment">/* Single Instruction */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a192bf3c47e84ab4c586ee7001b6c9420">  330</a></span><span class="preprocessor">#define CSBSTALL                (1 &lt;&lt; 6) </span><span class="comment">/* CSb Stalling */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span> </div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment">/*</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment"> *  REG_SPI_DEVCONF</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment"> */</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="ad9144_8h.html#afbf2f5a41625e9cd29ef7a2b389f6c8a">  335</a></span><span class="preprocessor">#define DEVSTATUS(x)                (((x) &amp; 0xF) &lt;&lt; 4) </span><span class="comment">/* Device Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aa748d70bc4f2fc24bfc31e29fb8080a8">  336</a></span><span class="preprocessor">#define CUSTOPMODE(x)               (((x) &amp; 0x3) &lt;&lt; 2) </span><span class="comment">/* Customer Operating Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac9095069b66af7b4a219540343bc9fab">  337</a></span><span class="preprocessor">#define SYSOPMODE(x)                (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* System Operating Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span> </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment">/*</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment"> *  REG_SPI_CHIPGRADE</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment"> */</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a11d643c111a369d6e5782e97f1c91513">  342</a></span><span class="preprocessor">#define PROD_GRADE(x)               (((x) &amp; 0xF) &lt;&lt; 4) </span><span class="comment">/* Product Grade */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ab4e514cb38babb6f495895ac88d2a850">  343</a></span><span class="preprocessor">#define DEV_REVISION(x)             (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Device Revision */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">/*</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment"> *  REG_SPI_PAGEINDX</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment"> */</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a0d0f6366cef4b3fb0f101908bed7f717">  348</a></span><span class="preprocessor">#define PAGEINDX(x)             (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Page or Index Pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span> </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment">/*</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment"> *  REG_SPI_MS_UPDATE</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment"> */</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a55a0a2fbb93261284d0cdc64fd4617c1">  353</a></span><span class="preprocessor">#define SLAVEUPDATE             (1 &lt;&lt; 0) </span><span class="comment">/* M/S Update Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">/*</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment"> *  REG_PWRCNTRL0</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment"> */</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a710c1033b354d5a57e8602d2c2b0d261">  358</a></span><span class="preprocessor">#define PD_BG                   (1 &lt;&lt; 7) </span><span class="comment">/* Reference PowerDown */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a27ef2c775cf92e242127e1938e2fc2e2">  359</a></span><span class="preprocessor">#define PD_DAC_0                (1 &lt;&lt; 6) </span><span class="comment">/* PD Ichannel DAC 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a163e54a2fe2c49297500d6d17aa2b68c">  360</a></span><span class="preprocessor">#define PD_DAC_1                (1 &lt;&lt; 5) </span><span class="comment">/* PD Qchannel DAC 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ab9f5f02b8dba2141a2088f5eb4af591f">  361</a></span><span class="preprocessor">#define PD_DAC_2                (1 &lt;&lt; 4) </span><span class="comment">/* PD Ichannel DAC 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a3c3173d42c7ae5a1bdf594f19fcf5e58">  362</a></span><span class="preprocessor">#define PD_DAC_3                (1 &lt;&lt; 3) </span><span class="comment">/* PD Qchannel DAC 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac73cd41f0d25ec7d9fa37eaf11341788">  363</a></span><span class="preprocessor">#define PD_DACM                 (1 &lt;&lt; 2) </span><span class="comment">/* PD Dac master Bias */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span> </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">/*</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment"> *  REG_TXENMASK1</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment"> */</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1096a3bcb1d33bab56e2746735bef164">  368</a></span><span class="preprocessor">#define SYS_MASK                (1 &lt;&lt; 2) </span><span class="comment">/* SYSREF Receiver TXen mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a365a3f923460c6d15e329c486b7ac00d">  369</a></span><span class="preprocessor">#define DACB_MASK               (1 &lt;&lt; 1) </span><span class="comment">/* Dual B Dac TXen1 mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5a4b321f03dee5192b096a2256bb5e36">  370</a></span><span class="preprocessor">#define DACA_MASK               (1 &lt;&lt; 0) </span><span class="comment">/* Dual A Dac TXen0 mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span> </div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment">/*</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment"> *  REG_PWRCNTRL3</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment"> */</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a13c90bbeedb874e61b2cafd5a445cab1">  375</a></span><span class="preprocessor">#define ENA_PA_CTRL_FROM_PAPROT_ERR     (1 &lt;&lt; 6) </span><span class="comment">/* Control PDP enable from PAProt block */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a8bd6249949bab808d8794e85b20a9f1a">  376</a></span><span class="preprocessor">#define ENA_PA_CTRL_FROM_TXENSM         (1 &lt;&lt; 5) </span><span class="comment">/* Control PDP enable from Txen State machine */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a76765cebb648825ee7f437b5d5e469c1">  377</a></span><span class="preprocessor">#define ENA_PA_CTRL_FROM_BLSM           (1 &lt;&lt; 4) </span><span class="comment">/* Control PDP enable from Blanking state machine */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="ad9144_8h.html#afa5086378df82ed1fa0fdc0504e4ee2d">  378</a></span><span class="preprocessor">#define ENA_PA_CTRL_FROM_SPI            (1 &lt;&lt; 3) </span><span class="comment">/* Control PDP enable via SPI */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a48e97277d9f5f18b97df004075566045">  379</a></span><span class="preprocessor">#define SPI_PA_CTRL             (1 &lt;&lt; 2) </span><span class="comment">/* PDP on/off via SPI */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="ad9144_8h.html#acc57f678c64e9e3f759f07157e99213c">  380</a></span><span class="preprocessor">#define ENA_SPI_TXEN                (1 &lt;&lt; 1) </span><span class="comment">/* TXEN from SPI control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="ad9144_8h.html#af5c61d702aa7900e958c9237af2b8bff">  381</a></span><span class="preprocessor">#define SPI_TXEN                (1 &lt;&lt; 0) </span><span class="comment">/* Spi TXEN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span> </div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment">/*</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment"> *  REG_COARSE_GROUP_DLY</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment"> */</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5314758f07742bda1320093f21c2b590">  386</a></span><span class="preprocessor">#define COARSE_GROUP_DLY(x)         (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Coarse group delay */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span> </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment">/*</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment"> *  REG_IRQ_ENABLE0</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment"> */</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5070d5cd1a9b234769d2dc3566e132d9">  391</a></span><span class="preprocessor">#define EN_CALPASS              (1 &lt;&lt; 7) </span><span class="comment">/* Enable Calib PASS detection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a77b1327a939035cea5f77a181d07ca8c">  392</a></span><span class="preprocessor">#define EN_CALFAIL              (1 &lt;&lt; 6) </span><span class="comment">/* Enable Calib FAIL detection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1e0011c5842417a9c20fadb612316c28">  393</a></span><span class="preprocessor">#define EN_DACPLLLOST               (1 &lt;&lt; 5) </span><span class="comment">/* Enable DAC Pll Lost detection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aef2437c6068036ed7b3226e8f1937806">  394</a></span><span class="preprocessor">#define EN_DACPLLLOCK               (1 &lt;&lt; 4) </span><span class="comment">/* Enable DAC Pll Lock detection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a3a33a686908eea20307694b7925293a4">  395</a></span><span class="preprocessor">#define EN_SERPLLLOST               (1 &lt;&lt; 3) </span><span class="comment">/* Enable Serdes PLL Lost detection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a98cc4ff9ee1b0f1ae2f128cffb833054">  396</a></span><span class="preprocessor">#define EN_SERPLLLOCK               (1 &lt;&lt; 2) </span><span class="comment">/* Enable  Serdes PLL Lock detection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ace5eaf03e36741d882956cbeb0655df2">  397</a></span><span class="preprocessor">#define EN_LANEFIFOERR              (1 &lt;&lt; 1) </span><span class="comment">/* Enable Lane FIFO Error detection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac51799ab4948d054c968f697820fa509">  398</a></span><span class="preprocessor">#define EN_DRDLFIFOERR              (1 &lt;&lt; 0) </span><span class="comment">/* Enable DRDL FIFO Error detection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span> </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment">/*</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment"> *  REG_IRQ_ENABLE1</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment"> */</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aff7c9d4661d6aeeef9e01bb78de2bb49">  403</a></span><span class="preprocessor">#define EN_PARMBAD              (1 &lt;&lt; 7) </span><span class="comment">/* enable BAD Parameter interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a6e4aa79dcf0f1b12cc1255b75e80059c">  404</a></span><span class="preprocessor">#define EN_PRBSQ1               (1 &lt;&lt; 3) </span><span class="comment">/* enable PRBS imag DAC B interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a93a5947ef332349deba2ec0f54191146">  405</a></span><span class="preprocessor">#define EN_PRBSI1               (1 &lt;&lt; 2) </span><span class="comment">/* enable PRBS real DAC B interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a26f033dab56a430d55c47f9c060814e6">  406</a></span><span class="preprocessor">#define EN_PRBSQ0               (1 &lt;&lt; 1) </span><span class="comment">/* enable PRBS imag DAC A interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a9140b48979347267484f4a9a5073d353">  407</a></span><span class="preprocessor">#define EN_PRBSI0               (1 &lt;&lt; 0) </span><span class="comment">/* enable PRBS real DAC A interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span> </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment">/*</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment"> *  REG_IRQ_ENABLE2</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"> */</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="ad9144_8h.html#af6cad6e3360c2a75e80d83c9933c7cb5">  412</a></span><span class="preprocessor">#define EN_PAERR0               (1 &lt;&lt; 7) </span><span class="comment">/* Link A PA Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a90815fff9f907c79754babb3f3bf9946">  413</a></span><span class="preprocessor">#define EN_BIST_DONE0               (1 &lt;&lt; 6) </span><span class="comment">/* Link A BIST done */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a191e0068011454bbeb3a478598f6f73d">  414</a></span><span class="preprocessor">#define EN_BLNKDONE0                (1 &lt;&lt; 5) </span><span class="comment">/* Link A Blanking done */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a275b16eb14e9094c942256da37ba2303">  415</a></span><span class="preprocessor">#define EN_REFNCOCLR0               (1 &lt;&lt; 4) </span><span class="comment">/* Link A Nco Clear Tripped */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="ad9144_8h.html#af87e2e40e7778647b6a4e4a56da6e5b7">  416</a></span><span class="preprocessor">#define EN_REFLOCK0             (1 &lt;&lt; 3) </span><span class="comment">/* Link A Alignment Locked */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="ad9144_8h.html#afb2e5e8d62fa0e149b5f6fb7a956b049">  417</a></span><span class="preprocessor">#define EN_REFROTA0             (1 &lt;&lt; 2) </span><span class="comment">/* Link A Alignment Rotate */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a7feef2e9fddb94a0c5eab95716e26f6e">  418</a></span><span class="preprocessor">#define EN_REFWLIM0             (1 &lt;&lt; 1) </span><span class="comment">/* Link A Over/Under Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5b6ca1056fa686e947ae8cf712dcabb9">  419</a></span><span class="preprocessor">#define EN_REFTRIP0             (1 &lt;&lt; 0) </span><span class="comment">/* Link A Alignment Trip */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span> </div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment">/*</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"> *  REG_IRQ_ENABLE3</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"> */</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aa552ef0e740651218e8018127e4f059e">  424</a></span><span class="preprocessor">#define EN_PAERR1               (1 &lt;&lt; 7) </span><span class="comment">/* Link B PA Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a15f53c6f566dd5a9d24b6ee4411559f1">  425</a></span><span class="preprocessor">#define EN_BIST_DONE1               (1 &lt;&lt; 6) </span><span class="comment">/* Link B BIST done */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="ad9144_8h.html#af7ec25ce7633fd2669dcad5729790b3f">  426</a></span><span class="preprocessor">#define EN_BLNKDONE1                (1 &lt;&lt; 5) </span><span class="comment">/* Link B Blanking done */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a180e123ac150a0e0743dba8d6ea370f1">  427</a></span><span class="preprocessor">#define EN_REFNCOCLR1               (1 &lt;&lt; 4) </span><span class="comment">/* Link B Nco Clear Tripped */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5844981d8744bb4055811cb3a058478c">  428</a></span><span class="preprocessor">#define EN_REFLOCK1             (1 &lt;&lt; 3) </span><span class="comment">/* Link B Alignment Locked */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1f20071326c7a94b5e34e0ac1a18a2b2">  429</a></span><span class="preprocessor">#define EN_REFROTA1             (1 &lt;&lt; 2) </span><span class="comment">/* Link B Alignment Rotate */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1adebabd08ac030e1a816e228bcdcae8">  430</a></span><span class="preprocessor">#define EN_REFWLIM1             (1 &lt;&lt; 1) </span><span class="comment">/* Link B Over/Under Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ae77acc1ec4ecbbf2365f524773c81882">  431</a></span><span class="preprocessor">#define EN_REFTRIP1             (1 &lt;&lt; 0) </span><span class="comment">/* Link B Alignment Trip */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span> </div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">/*</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> *  REG_IRQ_STATUS0</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment"> */</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ab9e8ba0aa3491a185ce5e35cc7105116">  436</a></span><span class="preprocessor">#define IRQ_CALPASS             (1 &lt;&lt; 7) </span><span class="comment">/* Calib PASS detection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a246674b4d4905aa2528889ba019c1ee6">  437</a></span><span class="preprocessor">#define IRQ_CALFAIL             (1 &lt;&lt; 6) </span><span class="comment">/* Calib FAIL detection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aace67693896c63a0afe2ed0fae7f612d">  438</a></span><span class="preprocessor">#define IRQ_DACPLLLOST              (1 &lt;&lt; 5) </span><span class="comment">/* DAC PLL Lost */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aaa3dab27c0d1589f2ca0a332f552e620">  439</a></span><span class="preprocessor">#define IRQ_DACPLLLOCK              (1 &lt;&lt; 4) </span><span class="comment">/* DAC PLL Lock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="ad9144_8h.html#adc683b0588abbd559bceb0597514ebb8">  440</a></span><span class="preprocessor">#define IRQ_SERPLLLOST              (1 &lt;&lt; 3) </span><span class="comment">/* Serdes PLL Lost */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a24ab2b39bd4d48590f32846f7664546a">  441</a></span><span class="preprocessor">#define IRQ_SERPLLLOCK              (1 &lt;&lt; 2) </span><span class="comment">/* Serdes PLL Lock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a15f28cb5eba3e04c911c71a3a3784308">  442</a></span><span class="preprocessor">#define IRQ_LANEFIFOERR             (1 &lt;&lt; 1) </span><span class="comment">/* Lane Fifo Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a2a2942fc3d7efe7be4a17eb2005a807c">  443</a></span><span class="preprocessor">#define IRQ_DRDLFIFOERR             (1 &lt;&lt; 0) </span><span class="comment">/* DRDL Fifo Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span> </div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment">/*</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment"> *  REG_IRQ_STATUS1</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment"> */</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ad47910e2d743a0cd8cce5f7828061ca5">  448</a></span><span class="preprocessor">#define IRQ_PARMBAD             (1 &lt;&lt; 7) </span><span class="comment">/* BAD Parameter interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5adb160b0ec48420ae0c7259f07f874f">  449</a></span><span class="preprocessor">#define IRQ_PRBSQ1              (1 &lt;&lt; 3) </span><span class="comment">/* PRBS data check error DAC 1 imag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a4f1c8d41fb0d65c0376cf4d89798ea2f">  450</a></span><span class="preprocessor">#define IRQ_PRBSI1              (1 &lt;&lt; 2) </span><span class="comment">/* PRBS data check error DAC 1 real */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a6d6268a1f4d619a53d22f3e46399279a">  451</a></span><span class="preprocessor">#define IRQ_PRBSQ0              (1 &lt;&lt; 1) </span><span class="comment">/* PRBS data check error DAC 0 imag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a31dde3ba390afaf71c0ca9e48d2f1259">  452</a></span><span class="preprocessor">#define IRQ_PRBSI0              (1 &lt;&lt; 0) </span><span class="comment">/* PRBS data check error DAC 0 real */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span> </div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment">/*</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment"> *  REG_IRQ_STATUS2</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment"> */</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="ad9144_8h.html#abc5b97faeefc56134f95dc742646de6a">  457</a></span><span class="preprocessor">#define IRQ_PAERR0              (1 &lt;&lt; 7) </span><span class="comment">/* Link A PA Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a2f7d3ffa0fed706093371f7b90abb876">  458</a></span><span class="preprocessor">#define IRQ_BIST_DONE0              (1 &lt;&lt; 6) </span><span class="comment">/* Link A BIST done */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aabdab60bcc441c56fe16ffdecb2c20c6">  459</a></span><span class="preprocessor">#define IRQ_BLNKDONE0               (1 &lt;&lt; 5) </span><span class="comment">/* Link A Blanking Done */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="ad9144_8h.html#abf20dc3f5c401b49dacaaf6e8ba11f1f">  460</a></span><span class="preprocessor">#define IRQ_REFNCOCLR0              (1 &lt;&lt; 4) </span><span class="comment">/* Link A Alignment UnderRange */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a7d06f5b352d80b3a7bbf3746ee661bc8">  461</a></span><span class="preprocessor">#define IRQ_REFLOCK0                (1 &lt;&lt; 3) </span><span class="comment">/* Link A BIST done */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a81c31d1e8e13d266f2897993d922c72e">  462</a></span><span class="preprocessor">#define IRQ_REFROTA0                (1 &lt;&lt; 2) </span><span class="comment">/* Link A Alignment Trip */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5056b2cdcd4746ade031c039c013d5bf">  463</a></span><span class="preprocessor">#define IRQ_REFWLIM0                (1 &lt;&lt; 1) </span><span class="comment">/* Link A Alignment Lock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ab41be0dc404986da01f2df8c8f064fe2">  464</a></span><span class="preprocessor">#define IRQ_REFTRIP0                (1 &lt;&lt; 0) </span><span class="comment">/* Link A Alignment Rotate */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span> </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment">/*</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment"> *  REG_IRQ_STATUS3</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment"> */</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ad6b44c7cff5a99a2959047cc301d93bd">  469</a></span><span class="preprocessor">#define IRQ_PAERR1              (1 &lt;&lt; 7) </span><span class="comment">/* Link B PA Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aac40496bd2c12e137dfd34af49ace08b">  470</a></span><span class="preprocessor">#define IRQ_BIST_DONE1              (1 &lt;&lt; 6) </span><span class="comment">/* Link B BIST done */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a8d7232525b034aa39267f41f5b133870">  471</a></span><span class="preprocessor">#define IRQ_BLNKDONE1               (1 &lt;&lt; 5) </span><span class="comment">/* Link A Blanking Done */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a49dbb6aeff42e00a76535371a4e74ee0">  472</a></span><span class="preprocessor">#define IRQ_REFNCOCLR1              (1 &lt;&lt; 4) </span><span class="comment">/* Link B Alignment UnderRange */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1a473b7a24be64293ab2059a364f6348">  473</a></span><span class="preprocessor">#define IRQ_REFLOCK1                (1 &lt;&lt; 3) </span><span class="comment">/* Link B BIST done */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac70dad4e9bb4d3314e9ead4e9594af4a">  474</a></span><span class="preprocessor">#define IRQ_REFROTA1                (1 &lt;&lt; 2) </span><span class="comment">/* Link B Alignment Trip */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aced8011eda3140d6b14129c4d7413420">  475</a></span><span class="preprocessor">#define IRQ_REFWLIM1                (1 &lt;&lt; 1) </span><span class="comment">/* Link B Alignment Lock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a575a8c806aac40b1af83ccf16772aa84">  476</a></span><span class="preprocessor">#define IRQ_REFTRIP1                (1 &lt;&lt; 0) </span><span class="comment">/* Link B Alignment Rotate */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span> </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">/*</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment"> *  REG_JESD_CHECKS</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment"> */</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="ad9144_8h.html#acffd55640b2a6bd05bdc10253909e202">  481</a></span><span class="preprocessor">#define ERR_DLYOVER             (1 &lt;&lt; 5) </span><span class="comment">/* LMFC_Delay &gt; JESD_K parameter */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a118189ddc039443433488348b682873f">  482</a></span><span class="preprocessor">#define ERR_WINLIMIT                (1 &lt;&lt; 4) </span><span class="comment">/* Unsupported Window Limit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="ad9144_8h.html#af05d1d85197adde69006ac1cd75292cf">  483</a></span><span class="preprocessor">#define ERR_JESDBAD             (1 &lt;&lt; 3) </span><span class="comment">/* Unsupported M/L/S/F selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a3672d6586d82251565e2e6ae7975b52a">  484</a></span><span class="preprocessor">#define ERR_KUNSUPP             (1 &lt;&lt; 2) </span><span class="comment">/* Unsupported K values */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a08a826f7072976c3612a9f38c9d2093f">  485</a></span><span class="preprocessor">#define ERR_SUBCLASS                (1 &lt;&lt; 1) </span><span class="comment">/* Unsupported SubClassv value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a57327c4a7917e792b1237b9e8d89b444">  486</a></span><span class="preprocessor">#define ERR_INTSUPP             (1 &lt;&lt; 0) </span><span class="comment">/* Unsupported Interpolation rate factor */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span> </div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment">/*</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment"> *  REG_SYNC_TESTCTRL</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"> */</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a91839a58195b9c2b4dbd104bd5dba91c">  491</a></span><span class="preprocessor">#define TARRFAPHAZ              (1 &lt;&lt; 0) </span><span class="comment">/* Target Polarity of Rf Divider */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="ad9144_8h.html#add2264c7e446d20cdceb0dae66869709">  492</a></span><span class="preprocessor">#define SYNCBYPASS(x)               (((x) &amp; 0x3) &lt;&lt; 6) </span><span class="comment">/* Sync Bypass handshaking */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span> </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment">/*</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment"> *  REG_SYNC_DACDELAY_H</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment"> */</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a804f9b8cb54951e72e3bf066163328f4">  497</a></span><span class="preprocessor">#define DAC_DELAY_H             (1 &lt;&lt; 0) </span><span class="comment">/* Dac Delay[8] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span> </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment">/*</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"> *  REG_SYNC_ERRWINDOW</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment"> */</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a50fa0d8bb7e2fdb58a7996c548a9b5af">  502</a></span><span class="preprocessor">#define ERRWINDOW(x)                (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* Sync Error Window */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span> </div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment">/*</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment"> *  REG_SYNC_LASTERR_H</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment"> */</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a85349b2f23b773fdc21d8ecf997c6be3">  507</a></span><span class="preprocessor">#define LASTUNDER               (1 &lt;&lt; 7) </span><span class="comment">/* Sync Last Error Under Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a6ec2ae214f61c7c0f369454f45c77313">  508</a></span><span class="preprocessor">#define LASTOVER                (1 &lt;&lt; 6) </span><span class="comment">/* Sync Last Error Over Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a819be45334d4b739342c96f24f8754ca">  509</a></span><span class="preprocessor">#define LASTERROR_H             (1 &lt;&lt; 0) </span><span class="comment">/* Sync Last Error[8] and Flags */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span> </div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment">/*</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment"> *  REG_SYNC_CTRL</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment"> */</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ab3e2834f471732a450a7472c6319cc80">  514</a></span><span class="preprocessor">#define SYNCENABLE              (1 &lt;&lt; 7) </span><span class="comment">/* SyncLogic Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aaf7d82f3dc8b8ca6d1bab3036659d710">  515</a></span><span class="preprocessor">#define SYNCARM                 (1 &lt;&lt; 6) </span><span class="comment">/* Sync Arming Strobe */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a3fe86d305df69f1c80e3bd942556dcd2">  516</a></span><span class="preprocessor">#define SYNCCLRSTKY             (1 &lt;&lt; 5) </span><span class="comment">/* Sync Sticky Bit Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5f8308efa49be8338e61de5e5420dcae">  517</a></span><span class="preprocessor">#define SYNCCLRLAST             (1 &lt;&lt; 4) </span><span class="comment">/* Sync Clear LAST_ */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ad53ad7ff21f881d8c83bd2702bca3679">  518</a></span><span class="preprocessor">#define SYNCMODE(x)             (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Sync Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span> </div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment">/*</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment"> *  REG_SYNC_STATUS</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment"> */</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ad15cb11ce7a89ff9ec8a926b25cb24a9">  523</a></span><span class="preprocessor">#define REFBUSY                 (1 &lt;&lt; 7) </span><span class="comment">/* Sync Machine Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a88b1f164cc6d07560144c11d8f07eedc">  524</a></span><span class="preprocessor">#define REFLOCK                 (1 &lt;&lt; 3) </span><span class="comment">/* Sync Alignment Locked */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ad8d053ca22aebdd1059cae06c08d152b">  525</a></span><span class="preprocessor">#define REFROTA                 (1 &lt;&lt; 2) </span><span class="comment">/* Sync Rotated */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a6a2a72b7f8258808ca0de1024a246732">  526</a></span><span class="preprocessor">#define REFWLIM                 (1 &lt;&lt; 1) </span><span class="comment">/* Sync Alignment Limit Range */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a823ba269133074a1e629ee4f1e19d3f2">  527</a></span><span class="preprocessor">#define REFTRIP                 (1 &lt;&lt; 0) </span><span class="comment">/* Sync Tripped after Arming */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span> </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment">/*</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment"> *  REG_SYNC_CURRERR_H</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment"> */</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a6e6ecce850728fe35bed8777eaa78010">  532</a></span><span class="preprocessor">#define CURRUNDER               (1 &lt;&lt; 7) </span><span class="comment">/* Sync Current Error Under Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a0e113f4851b7be654a23d5963dd51fa2">  533</a></span><span class="preprocessor">#define CURROVER                (1 &lt;&lt; 6) </span><span class="comment">/* Sync Current Error Over Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="ad9144_8h.html#afd8800262ea3201fe21618fae73980c1">  534</a></span><span class="preprocessor">#define CURRERROR_H             (1 &lt;&lt; 0) </span><span class="comment">/* SyncCurrent Error[8] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span> </div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment">/*</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment"> *  REG_ERROR_THERM</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment"> */</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a14160f155589ef447b4ebac3e5851b26">  539</a></span><span class="preprocessor">#define THRMOLD                 (1 &lt;&lt; 7) </span><span class="comment">/* Error is from a prior sample */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aaa7cf2d60db84fc346c695b1a0791aa4">  540</a></span><span class="preprocessor">#define THRMOVER                (1 &lt;&lt; 4) </span><span class="comment">/* Error &gt; +WinLimit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a301fe2467f9a80c8c8590f48566c82a7">  541</a></span><span class="preprocessor">#define THRMPOS                 (1 &lt;&lt; 3) </span><span class="comment">/* Sync Current Error Under Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a06325878a48831b91adf2648e628a908">  542</a></span><span class="preprocessor">#define THRMZERO                (1 &lt;&lt; 2) </span><span class="comment">/* Error = 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a4c66bf9d9d00f2c3795265a18d1b61a6">  543</a></span><span class="preprocessor">#define THRMNEG                 (1 &lt;&lt; 1) </span><span class="comment">/* Error &lt; 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="ad9144_8h.html#abaf14ff304a252e0f64ebfabdbe74ed9">  544</a></span><span class="preprocessor">#define THRMUNDER               (1 &lt;&lt; 0) </span><span class="comment">/* Error &lt; -WinLimit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span> </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment">/*</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment"> *  REG_DACGAIN0_1</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment"> */</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ad6b6ab3d20ed806b81ddf4f274923912">  549</a></span><span class="preprocessor">#define DACGAIN_IM0(x)              (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* I Channel DAC gain &lt;9:8&gt; Dual A */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span> </div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">/*</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment"> *  REG_DACGAIN1_1</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment"> */</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a6768191087e2846bae8e2c43e9a7c7e0">  554</a></span><span class="preprocessor">#define DACGAIN_IM1(x)              (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Q Channel DAC gain &lt;9:8&gt; Dual A */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span> </div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment">/*</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment"> *  REG_DACGAIN2_1</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment"> */</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ae0dd883ed0b5bde0847786709ee5d1b4">  559</a></span><span class="preprocessor">#define DACGAIN_IM2(x)              (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* I Channel DAC gain &lt;9:8&gt; Dual B */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span> </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment">/*</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment"> *  REG_DACGAIN3_1</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment"> */</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5c20f72e3041213b3e62517e0087f25e">  564</a></span><span class="preprocessor">#define DACGAIN_IM3(x)              (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Q Channel DAC gain &lt;9:8&gt; Dual B */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span> </div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment">/*</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment"> *  REG_PD_DACLDO</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment"> */</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5d357251a7060437be8969bfa2710097">  569</a></span><span class="preprocessor">#define ENB_DACLDO3             (1 &lt;&lt; 7) </span><span class="comment">/* Disable DAC3 ldo */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a3c9f90f69d9f79b7d47b8cb46dc71b80">  570</a></span><span class="preprocessor">#define ENB_DACLDO2             (1 &lt;&lt; 6) </span><span class="comment">/* Disable DAC2 ldo */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a8a13a0457e8afccf9b7c6be6817854a3">  571</a></span><span class="preprocessor">#define ENB_DACLDO1             (1 &lt;&lt; 5) </span><span class="comment">/* Disable DAC1 ldo */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1adf5c2444c07104bd64d778026a3540">  572</a></span><span class="preprocessor">#define ENB_DACLDO0             (1 &lt;&lt; 4) </span><span class="comment">/* Disable DAC0 ldo */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span> </div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment">/*</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment"> *  REG_STAT_DACLDO</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment"> */</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1eb455847dcdc00de49c57a1d81f3ef1">  577</a></span><span class="preprocessor">#define STAT_LDO3               (1 &lt;&lt; 3) </span><span class="comment">/* DAC3 LDO status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a7edf7c3c63daf6a5df834138cd8211a0">  578</a></span><span class="preprocessor">#define STAT_LDO2               (1 &lt;&lt; 2) </span><span class="comment">/* DAC2 LDO status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a4ac72618c17238be2378a8fea791d749">  579</a></span><span class="preprocessor">#define STAT_LDO1               (1 &lt;&lt; 1) </span><span class="comment">/* DAC1 LDO status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1cc8c8cb072871ea1c44b93316741dca">  580</a></span><span class="preprocessor">#define STAT_LDO0               (1 &lt;&lt; 0) </span><span class="comment">/* DAC0 LDO status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span> </div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment">/*</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment"> *  REG_DECODE_CTRL0</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment"> */</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a289816a345c5e9ef20b4cc51800daf47">  585</a></span><span class="preprocessor">#define SHUFFLE_MSB0                (1 &lt;&lt; 2) </span><span class="comment">/* MSB shuffling mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a2d4c2aaa27246f983bfb9fe776d1037e">  586</a></span><span class="preprocessor">#define SHUFFLE_ISB0                (1 &lt;&lt; 1) </span><span class="comment">/* ISB shuffling mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span> </div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment">/*</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment"> *  REG_DECODE_CTRL1</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment"> */</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a8c5ae2fe7cf04881daf478af7e0c0de5">  591</a></span><span class="preprocessor">#define SHUFFLE_MSB1                (1 &lt;&lt; 2) </span><span class="comment">/* MSB shuffling mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aa2e6fe05928c1f5a67aa5f385e5667b4">  592</a></span><span class="preprocessor">#define SHUFFLE_ISB1                (1 &lt;&lt; 1) </span><span class="comment">/* ISB shuffling mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span> </div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment">/*</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment"> *  REG_DECODE_CTRL2</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment"> */</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="ad9144_8h.html#adc93ba75518c5a77bb2174358fcb8975">  597</a></span><span class="preprocessor">#define SHUFFLE_MSB2                (1 &lt;&lt; 2) </span><span class="comment">/* MSB shuffling mod */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac84621af2de8684f7fef455577f3b799">  598</a></span><span class="preprocessor">#define SHUFFLE_ISB2                (1 &lt;&lt; 1) </span><span class="comment">/* ISB shuffling mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span> </div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment">/*</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment"> *  REG_DECODE_CTRL3</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment"> */</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ad5ab94ea69277123899a442b5b25ad8a">  603</a></span><span class="preprocessor">#define SHUFFLE_MSB3                (1 &lt;&lt; 2) </span><span class="comment">/* MSB shuffling mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a31440554b7dfdad104b3709952a851fc">  604</a></span><span class="preprocessor">#define SHUFFLE_ISB3                (1 &lt;&lt; 1) </span><span class="comment">/* ISB shuffling mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span> </div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment">/*</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment"> *  REG_NCO_CLRMODE</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment"> */</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a375be6fc6a24496e12e320d6b50b55cf">  609</a></span><span class="preprocessor">#define NCOCLRARM               (1 &lt;&lt; 7) </span><span class="comment">/* Arm NCO Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a37ea8bab3f9cd7c932403ec2da30b832">  610</a></span><span class="preprocessor">#define NCOCLRMTCH              (1 &lt;&lt; 5) </span><span class="comment">/* NCO Clear Data Match */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a3cb450286f48adf1ec330eee7fb36ef5">  611</a></span><span class="preprocessor">#define NCOCLRPASS              (1 &lt;&lt; 4) </span><span class="comment">/* NCO Clear PASSed */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a54f734ad18b4877b76534afbd15d7398">  612</a></span><span class="preprocessor">#define NCOCLRFAIL              (1 &lt;&lt; 3) </span><span class="comment">/* NCO Clear FAILed */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a70a828daa75b14d94d09320c8f61e364">  613</a></span><span class="preprocessor">#define NCOCLRMODE(x)               (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* NCO Clear Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span> </div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment">/*</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment"> *  REG_PA_THRES1</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment"> */</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a23458baa04c9f3da4b1ef279de95b7f8">  618</a></span><span class="preprocessor">#define PA_THRESH_MSB(x)            (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Average power threshold for comparison. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span> </div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment">/*</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment"> *  REG_PA_AVG_TIME</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment"> */</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a03d8a3cfd38ec5b486574866d25e7160">  623</a></span><span class="preprocessor">#define PA_ENABLE               (1 &lt;&lt; 7) </span><span class="comment">/* 1 = Enable average power calculation and error detection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a9dd507216006d327d4c3b67b662a179d">  624</a></span><span class="preprocessor">#define PA_BUS_SWAP             (1 &lt;&lt; 6) </span><span class="comment">/* Swap channelA or channelB databus for power calculation */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a9f0eedc06f5d8c7e2de43d192c91ab14">  625</a></span><span class="preprocessor">#define PA_AVG_TIME(x)              (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Set power average time */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span> </div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">/*</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment"> *  REG_PA_POWER1</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment"> */</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5c6d1f8cc3707a6997129aa727e5feb5">  630</a></span><span class="preprocessor">#define PA_POWER_MSB(x)             (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* average power bus = I^2+Q^2 (I/Q use 6MSB of databus) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span> </div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment">/*</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment"> *  REG_CLKCFG0</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment"> */</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5e0c2462054a74dc056347558c3968a1">  635</a></span><span class="preprocessor">#define PD_CLK01                (1 &lt;&lt; 7) </span><span class="comment">/* Powerdown clock for Dual A */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a3ed1cb02ce64639691491f34b68e4eb1">  636</a></span><span class="preprocessor">#define PD_CLK23                (1 &lt;&lt; 6) </span><span class="comment">/* Powerdown clock for Dual B */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a113d813d1ae3085a7b0ce77c76a06c41">  637</a></span><span class="preprocessor">#define PD_CLK_DIG              (1 &lt;&lt; 5) </span><span class="comment">/* Powerdown clocks to all DACs */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ae4208200c4546059abb077b539682361">  638</a></span><span class="preprocessor">#define PD_PCLK                 (1 &lt;&lt; 4) </span><span class="comment">/* Cal reference/Serdes PLL clock powerdown */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aeefefd21c5fdbe8f5e7605d621798d90">  639</a></span><span class="preprocessor">#define PD_CLK_REC              (1 &lt;&lt; 3) </span><span class="comment">/* Clock reciever powerdown */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span> </div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment">/*</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment"> *  REG_SYSREF_ACTRL0</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment"> */</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a22e30541a22aede259ba942175497d31">  644</a></span><span class="preprocessor">#define PD_SYSREF               (1 &lt;&lt; 4) </span><span class="comment">/* Powerdown SYSREF buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aea7189d6ef495788623d230b13451c9d">  645</a></span><span class="preprocessor">#define HYS_ON                  (1 &lt;&lt; 3) </span><span class="comment">/* Hysteresis enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a9addc10e4698ceb43b6ed659d61a1b17">  646</a></span><span class="preprocessor">#define SYSREF_RISE             (1 &lt;&lt; 2) </span><span class="comment">/* Use SYSREF rising edge */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a8de28e3aea6a86585220ea28cef21a9d">  647</a></span><span class="preprocessor">#define HYS_CNTRL1(x)               (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Hysteresis control bits &lt;9:8&gt; */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span> </div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment">/*</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment"> *  REG_DACPLLCNTRL</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment"> */</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a91791999e8efc179782495249c113e28">  652</a></span><span class="preprocessor">#define SYNTH_RECAL             (1 &lt;&lt; 7) </span><span class="comment">/* Recalibrate VCO Band */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a9a1c9a5cd27780c7663d876c2523e4ed">  653</a></span><span class="preprocessor">#define ENABLE_SYNTH                (1 &lt;&lt; 4) </span><span class="comment">/* Synthesizer Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span> </div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment">/*</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment"> *  REG_DACPLLSTATUS</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment"> */</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a2279a5b568f75b62b52bcc0c766db662">  658</a></span><span class="preprocessor">#define CP_CAL_VALID                (1 &lt;&lt; 5) </span><span class="comment">/* Charge Pump Cal Valid */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="ad9144_8h.html#abcc8e2d0b88b200544f40f4abe0a0ac8">  659</a></span><span class="preprocessor">#define RFPLL_LOCK              (1 &lt;&lt; 1) </span><span class="comment">/* PLL Lock bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span> </div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment">/*</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment"> *  REG_DACLOOPFILT1</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment"> */</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="ad9144_8h.html#af6bcc914d7d416dab73c8b409f842b39">  664</a></span><span class="preprocessor">#define LF_C2_WORD(x)               (((x) &amp; 0xF) &lt;&lt; 4) </span><span class="comment">/* C2 control word */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ae386f5c4e04147326b71c0dcb7d5f586">  665</a></span><span class="preprocessor">#define LF_C1_WORD(x)               (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* C1 control word */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span> </div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment">/*</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment"> *  REG_DACLOOPFILT2</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment"> */</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ab83849f2913b4320be8e7fb0b9f1cc70">  670</a></span><span class="preprocessor">#define LF_R1_WORD(x)               (((x) &amp; 0xF) &lt;&lt; 4) </span><span class="comment">/* R1 control word */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a24bdebf68906805d06450ca766b21762">  671</a></span><span class="preprocessor">#define LF_C3_WORD(x)               (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* C3 control word */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span> </div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment">/*</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment"> *  REG_DACLOOPFILT3</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment"> */</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a78210b4a4221828dd7956247b988b0c6">  676</a></span><span class="preprocessor">#define LF_BYPASS_R3                (1 &lt;&lt; 7) </span><span class="comment">/* Bypass R3 res */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a0ea49b4dac85b2ded5c6d40fe4b9b118">  677</a></span><span class="preprocessor">#define LF_BYPASS_R1                (1 &lt;&lt; 6) </span><span class="comment">/* Bypass R1 res */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a37f1c1b576dfe065926eb19fce3ba7ff">  678</a></span><span class="preprocessor">#define LF_BYPASS_C2                (1 &lt;&lt; 5) </span><span class="comment">/* Bypass C2 cap */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5b55ae35432b2cb4756d8a6a4e7e30f1">  679</a></span><span class="preprocessor">#define LF_BYPASS_C1                (1 &lt;&lt; 4) </span><span class="comment">/* Bypass C1 cap */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aed3bc3fdaefc31144b77a4bb27aa3d49">  680</a></span><span class="preprocessor">#define LF_R3_WORD(x)               (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* R3 Control Word */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span> </div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment">/*</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment"> *  REG_DACCPCNTRL</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment"> */</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ad0be85e2b70f0136e9ba1d1ca9d23c50">  685</a></span><span class="preprocessor">#define CP_CURRENT(x)               (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Charge Pump Current Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span> </div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment">/*</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment"> *  REG_DACLOGENCNTRL</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment"> */</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a7dbb0de6e093feebbe3ca5724697bfab">  690</a></span><span class="preprocessor">#define LO_DIV_MODE(x)              (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Logen_Division */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span> </div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment">/*</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment"> *  REG_DACLDOCNTRL1</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment"> */</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="ad9144_8h.html#addbb7a40b9b440aeb073b710324786e5">  695</a></span><span class="preprocessor">#define REF_DIVRATE(x)              (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* Reference Clock Division Ratio */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span> </div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment">/*</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment"> *  REG_CAL_DAC_ERR</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment"> */</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a94ea534fd8fb87a1f35348587d5d569d">  700</a></span><span class="preprocessor">#define INIT_SWEEP_ERR_DAC          (1 &lt;&lt; 1) </span><span class="comment">/* Initial setup sweep failed */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="ad9144_8h.html#af7323f704a87e62ea74bdd69e9e1592f">  701</a></span><span class="preprocessor">#define MSB_SWEEP_ERR_DAC           (1 &lt;&lt; 0) </span><span class="comment">/* MSB sweep failed */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span> </div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment">/*</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment"> *  REG_CAL_MSB_THRES</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment"> */</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a0d270946c3925e0dc0419d654239ec78">  706</a></span><span class="preprocessor">#define CAL_MSB_TAC(x)              (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* MSB sweep TAC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span> </div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment">/*</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment"> *  REG_CAL_CTRL_GLOBAL</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment"> */</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a2d2c56b3d4cc3307ed46837b51979572">  711</a></span><span class="preprocessor">#define CAL_START_GL                (1 &lt;&lt; 1) </span><span class="comment">/* Global Calibration start */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a24e8c769653a8ed39c362e55c1ead045">  712</a></span><span class="preprocessor">#define CAL_EN_GL               (1 &lt;&lt; 0) </span><span class="comment">/* Global Calibration enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span> </div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment">/*</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment"> *  REG_CAL_MSBHILVL</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment"> */</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ae9c25589a97e7d217fa67860a953e691">  717</a></span><span class="preprocessor">#define CAL_MSBLVLHI(x)             (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* High level limit for msb sweep average */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span> </div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment">/*</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment"> *  REG_CAL_MSBLOLVL</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment"> */</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="ad9144_8h.html#adb81f9b83ad5713570fa4eefeec785b9">  722</a></span><span class="preprocessor">#define CAL_MSBLVLLO(x)             (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Low level limit for msb sweep average */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span> </div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment">/*</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment"> *  REG_CAL_THRESH</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment"> */</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a266ef12ef75a3f69e14d6a3514f960bd">  727</a></span><span class="preprocessor">#define CAL_LTAC_THRES(x)           (((x) &amp; 0x7) &lt;&lt; 3) </span><span class="comment">/* Long TAC threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a3b7fb6c3d464839c360d2a00195e8778">  728</a></span><span class="preprocessor">#define CAL_TAC_THRES(x)            (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* TAC threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span> </div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment">/*</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment"> *  REG_CAL_AVG_CNT</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment"> */</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a30627c6ed0355c3b05334669859ded21">  733</a></span><span class="preprocessor">#define MSB_GLOBAL_SUBAVG(x)            (((x) &amp; 0x3) &lt;&lt; 6) </span><span class="comment">/* Local Averages for MSB in Global Calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a2d5c55c2966254bbdf0675afc75fe830">  734</a></span><span class="preprocessor">#define GLOBAL_AVG_CNT(x)           (((x) &amp; 0x7) &lt;&lt; 3) </span><span class="comment">/* Global avg Terminal count */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a54832daf568460d9677048155e26ab5e">  735</a></span><span class="preprocessor">#define LOCAL_AVRG_CNT(x)           (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* Local avg terminal count */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span> </div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment">/*</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment"> *  REG_CAL_CLKDIV</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment"> */</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a2b88f1ab62044ebef9f8c5161196d5bf">  740</a></span><span class="preprocessor">#define CAL_CLKDIV(x)               (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Calibration clock divider */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span> </div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment">/*</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment"> *  REG_CAL_INDX</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment"> */</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="ad9144_8h.html#acf6746c503a5f4d3ae1847a5ac887fce">  745</a></span><span class="preprocessor">#define CAL_INDX(x)             (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* DAC Calibration Index paging bits */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span> </div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment">/*</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment"> *  REG_CAL_CTRL</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment"> */</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a56f01caa701008fba9375f0578c405e2">  750</a></span><span class="preprocessor">#define CAL_FIN                 (1 &lt;&lt; 7) </span><span class="comment">/* Calibration finished */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a40751fffe52301490a143ad7b0af843c">  751</a></span><span class="preprocessor">#define CAL_ACTIVE              (1 &lt;&lt; 6) </span><span class="comment">/* Calibration active */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aea13d555e6f28e3d232a08fb860bfa6a">  752</a></span><span class="preprocessor">#define CAL_ERRHI               (1 &lt;&lt; 5) </span><span class="comment">/* SAR data error: too hi */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a69643309655c226e8f9bd738c795c562">  753</a></span><span class="preprocessor">#define CAL_ERRLO               (1 &lt;&lt; 4) </span><span class="comment">/* SAR data error: too lo */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a4d7ee478f06da480eedb35e5fe499def">  754</a></span><span class="preprocessor">#define CAL_TXDACBYDAC              (1 &lt;&lt; 3) </span><span class="comment">/* Calibration of TXDAC by TXDAC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a30991f7f4aee5697ba90b2d170aab54f">  755</a></span><span class="preprocessor">#define CAL_START               (1 &lt;&lt; 1) </span><span class="comment">/* Calibration start */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a04c629606514fd64971aa72e0cdbdc35">  756</a></span><span class="preprocessor">#define CAL_EN                  (1 &lt;&lt; 0) </span><span class="comment">/* Calibration enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span> </div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment">/*</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment"> *  REG_CAL_ADDR</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment"> */</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a7e766797144ef6803b5c2f3f06e78028">  761</a></span><span class="preprocessor">#define CAL_ADDR(x)             (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Calibration DAC address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span> </div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment">/*</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment"> *  REG_CAL_DATA</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment"> */</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="ad9144_8h.html#abbf0a33d3e7677f52185d139b0c64f0b">  766</a></span><span class="preprocessor">#define CAL_DATA(x)             (((x) &amp; 0x3F) &lt;&lt; 0) </span><span class="comment">/* Calibration DAC Coefficient Data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span> </div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="comment">/*</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment"> *  REG_CAL_UPDATE</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment"> */</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a123b4234c88529cc5d3f695c67e04997">  771</a></span><span class="preprocessor">#define CAL_UPDATE              (1 &lt;&lt; 7) </span><span class="comment">/* Calibration DAC Coefficient Update */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span> </div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment">/*</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment"> *  REG_DATA_FORMAT</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment"> */</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a7ad4e9153cf7b393a2136cde5421db38">  776</a></span><span class="preprocessor">#define BINARY_FORMAT               (1 &lt;&lt; 7) </span><span class="comment">/* Binary or 2&#39;s complementary format on DATA bus */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span> </div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment">/*</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment"> *  REG_DATAPATH_CTRL</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment"> */</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a7d744606fa25096e4e371faefe1a22b3">  781</a></span><span class="preprocessor">#define INVSINC_ENABLE              (1 &lt;&lt; 7) </span><span class="comment">/* 1 = Enable inver sinc filter */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a07fb6f8b42e793412c403ea3e6d32672">  782</a></span><span class="preprocessor">#define DIG_GAIN_ENABLE             (1 &lt;&lt; 5) </span><span class="comment">/* 1 = Enable digital gain */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ab409c75a06fd655b0f1d335152ee0a2e">  783</a></span><span class="preprocessor">#define PHASE_ADJ_ENABLE            (1 &lt;&lt; 4) </span><span class="comment">/* 1 = Enable phase compensation */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a51de3c13b4f8d8fe89d2b27cce646854">  784</a></span><span class="preprocessor">#define SEL_SIDEBAND                (1 &lt;&lt; 1) </span><span class="comment">/* 1 = Select upper or lower sideband from modulation result */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a9989d2e76189f68801afd277a35ffa1d">  785</a></span><span class="preprocessor">#define I_TO_Q                  (1 &lt;&lt; 0) </span><span class="comment">/* 1 = send I datapath into Q DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac227cb01a089e10ab580d4f1cc0705a0">  786</a></span><span class="preprocessor">#define MODULATION_TYPE(x)          (((x) &amp; 0x3) &lt;&lt; 2) </span><span class="comment">/* selects type of modulation operation */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a8995c58f0eadfb8e9301a203a5de6550">  787</a></span><span class="preprocessor">#define MODULATION_TYPE_MASK            (0x03 &lt;&lt; 2)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span> </div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment">/*</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment"> *  REG_INTERP_MODE</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment"> */</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a022641f3982d7cb6dd811c21457873cb">  792</a></span><span class="preprocessor">#define INTERP_MODE(x)              (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* Interpolation Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span> </div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment">/*</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment"> *  REG_NCO_FTW_UPDATE</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment"> */</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a336ef956e29278fd1cfcd710755d23cb">  797</a></span><span class="preprocessor">#define FTW_UPDATE_ACK              (1 &lt;&lt; 1) </span><span class="comment">/* Frequency Tuning Word Update Acknowledge */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1e3103fdc3519b6e6ce13c824eb70e21">  798</a></span><span class="preprocessor">#define FTW_UPDATE_REQ              (1 &lt;&lt; 0) </span><span class="comment">/* Frequency Tuning Word Update Request from SPI */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span> </div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment">/*</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment"> *  REG_TXEN_FUNC</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment"> */</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="ad9144_8h.html#af85fb5ed28d6881d2da22cae77944e91">  803</a></span><span class="preprocessor">#define TX_DIG_CLK_PD               (1 &lt;&lt; 0) </span><span class="comment">/* 1 = Digital clocks will be shut down when Tx_enable pin is low. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span> </div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment">/*</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment"> *  REG_TXEN_SM_0</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment"> */</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ad78fc4cdec277ecaa7f3f9218206501d">  808</a></span><span class="preprocessor">#define GP_PA_ON_INVERT             (1 &lt;&lt; 2) </span><span class="comment">/* External Modulator polarity invert */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aa517d2840514f6e02d9b282c0c9b898e">  809</a></span><span class="preprocessor">#define GP_PA_CTRL              (1 &lt;&lt; 1) </span><span class="comment">/* External PA control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a569e072c31487fbcf490816d470ba68f">  810</a></span><span class="preprocessor">#define TXEN_SM_EN              (1 &lt;&lt; 0) </span><span class="comment">/* Enable TXEN state machine */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac75667dd09b742b3943904a4ac7a0a62">  811</a></span><span class="preprocessor">#define PA_FALL(x)              (((x) &amp; 0x3) &lt;&lt; 6) </span><span class="comment">/* PA fall control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aa3a6f45a4c49945f723cfecc108f42c3">  812</a></span><span class="preprocessor">#define PA_RISE(x)              (((x) &amp; 0x3) &lt;&lt; 4) </span><span class="comment">/* PA rises control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span> </div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment">/*</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment"> *  REG_TXEN_SM_1</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment"> */</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a7057b4d02a23570073df99bb986fc51c">  817</a></span><span class="preprocessor">#define DIG_FALL(x)             (((x) &amp; 0x3) &lt;&lt; 6) </span><span class="comment">/* DIG_FALL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ab152eedc707ca70cb0aabbe82ddae504">  818</a></span><span class="preprocessor">#define DIG_RISE(x)             (((x) &amp; 0x3) &lt;&lt; 4) </span><span class="comment">/* DIG_RISE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="ad9144_8h.html#accf021def5e72c65cfa6a1d4eb189ede">  819</a></span><span class="preprocessor">#define DAC_FALL(x)             (((x) &amp; 0x3) &lt;&lt; 2) </span><span class="comment">/* DAC_FALL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a49283e0f5fb4fa183d9b61a6419ce863">  820</a></span><span class="preprocessor">#define DAC_RISE(x)             (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* DAC_RISE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span> </div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment">/*</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment"> *  REG_DACOUT_ON_DOWN</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment"> */</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a33755ab36f9bc209d0bf9a72ae007704">  825</a></span><span class="preprocessor">#define DACOUT_SHUTDOWN             (1 &lt;&lt; 1) </span><span class="comment">/* Shut down DAC output. 1 means DAC get shut down manually. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ad050b2f788f2096a15ae7b27ba282857">  826</a></span><span class="preprocessor">#define DACOUT_ON_TRIGGER           (1 &lt;&lt; 0) </span><span class="comment">/* Turn on DAC output manually. Self clear signal. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span> </div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment">/*</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment"> *  REG_DACOFF</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment"> */</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ab569c7ec3510397008313f1680894050">  831</a></span><span class="preprocessor">#define PROTECT_MODE                (1 &lt;&lt; 7) </span><span class="comment">/* PROTECT_MODE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="ad9144_8h.html#afd300137c4fcbd2fb16cede3379c5023">  832</a></span><span class="preprocessor">#define DACOFF_AVG_PW               (1 &lt;&lt; 0) </span><span class="comment">/* DACOFF_AVG_PW */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span> </div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="comment">/*</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment"> *  REG_DIE_TEMP_CTRL0</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="comment"> */</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a0b88f02ed902bde922324db595b2464f">  837</a></span><span class="preprocessor">#define ADC_TESTMODE                (1 &lt;&lt; 7) </span><span class="comment">/* ADC_TESTMODE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a376c3538dc60cb085f371b20c1b6f55f">  838</a></span><span class="preprocessor">#define AUXADC_ENABLE               (1 &lt;&lt; 0) </span><span class="comment">/* AUXADC_ENABLE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a8d9ccb15ba1ddd1af0435d87483d1687">  839</a></span><span class="preprocessor">#define FS_CURRENT(x)               (((x) &amp; 0x7) &lt;&lt; 4) </span><span class="comment">/* FS_CURRENT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="ad9144_8h.html#af5e9b7c8971d1a97eb71fbb6eea3ad32">  840</a></span><span class="preprocessor">#define REF_CURRENT(x)              (((x) &amp; 0x7) &lt;&lt; 1) </span><span class="comment">/* REF_CURRENT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span> </div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="comment">/*</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="comment"> *  REG_DIE_TEMP_CTRL1</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="comment"> */</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a738de09beb598c94766aa15458b54a76">  845</a></span><span class="preprocessor">#define SELECT_CLKDIG               (1 &lt;&lt; 3) </span><span class="comment">/* SELECT_CLKDIG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ae26a92fd0b39c1f19c1b346a3841963e">  846</a></span><span class="preprocessor">#define EN_DIV2                 (1 &lt;&lt; 2) </span><span class="comment">/* EN_DIV2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ae759c573a32ad1d601859157d07cea54">  847</a></span><span class="preprocessor">#define INCAP_CTRL(x)               (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* INCAP_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span> </div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment">/*</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="comment"> *  REG_DIE_TEMP_UPDATE</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment"> */</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a4440363ed338b46463877394bb743e47">  852</a></span><span class="preprocessor">#define DIE_TEMP_UPDATE             (1 &lt;&lt; 0) </span><span class="comment">/* Die temperature update */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span> </div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment">/*</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment"> *  REG_DC_OFFSET_CTRL</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment"> */</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5fd1d4499acd7a4e67644b6f3112193c">  857</a></span><span class="preprocessor">#define DISABLE_NOISE               (1 &lt;&lt; 1) </span><span class="comment">/* DISABLE_NOISE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac80c1bfc1d7f1470fe4f382d71944432">  858</a></span><span class="preprocessor">#define DC_OFFSET_ON                (1 &lt;&lt; 0) </span><span class="comment">/* DC_OFFSET_ON */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span> </div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment">/*</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment"> *  REG_IPATH_DC_OFFSET_2PART</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment"> */</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a8cd1c8f23971c1398dc5383d32ef6780">  863</a></span><span class="preprocessor">#define IPATH_DC_OFFSET_2PART(x)        (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* second part of DC Offset value for I path */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span> </div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="comment">/*</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="comment"> *  REG_QPATH_DC_OFFSET_2PART</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="comment"> */</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a970cb5e119f14eec68c56f84c16ba5d1">  868</a></span><span class="preprocessor">#define QPATH_DC_OFFSET_2PART(x)        (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* second part of DC Offset value for Q path */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span> </div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment">/*</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment"> *  REG_IDAC_DIG_GAIN1</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment"> */</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="ad9144_8h.html#afcd682907728f8f653be85ed65d8e563">  873</a></span><span class="preprocessor">#define IDAC_DIG_GAIN1(x)           (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* MSB of I DAC digital gain */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span> </div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="comment">/*</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="comment"> *  REG_QDAC_DIG_GAIN1</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="comment"> */</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a3c00bd16e1d4f47a6ab2f737ac36355c">  878</a></span><span class="preprocessor">#define QDAC_DIG_GAIN1(x)           (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* MSB of Q DAC digital gain */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span> </div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="comment">/*</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="comment"> *  REG_GAIN_RAMP_UP_STP1</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment"> */</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ab3d8944aed19e4ccfc83490a81534ab0">  883</a></span><span class="preprocessor">#define GAIN_RAMP_UP_STP1(x)            (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* MSB of digital gain rises */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span> </div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment">/*</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment"> *  REG_GAIN_RAMP_DOWN_STP1</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="comment"> */</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a68934f11a17768267806e65ec1e779ee">  888</a></span><span class="preprocessor">#define GAIN_RAMP_DOWN_STP1(x)          (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* MSB of digital gain drops */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span> </div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="comment">/*</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="comment"> *  REG_BLSM_CTRL</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment"> */</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a0eb2dd1b6311eb2e3d0d353e6bf0c370">  893</a></span><span class="preprocessor">#define RESET_BLSM              (1 &lt;&lt; 7) </span><span class="comment">/* Soft rest to the new Blanking SM */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ab35575a8023020f13c09f51c1c2edc15">  894</a></span><span class="preprocessor">#define EN_FORCE_GAIN_SOFT_OFF          (1 &lt;&lt; 4) </span><span class="comment">/* Enable forcing gan_soft_off from SPI */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aae6b8beac535e21767ce7ffe757bdac2">  895</a></span><span class="preprocessor">#define GAIN_SOFT_OFF               (1 &lt;&lt; 3) </span><span class="comment">/* gain_soft_off forced value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a3fd83eb4c977d099b7cff494a51d81aa">  896</a></span><span class="preprocessor">#define GAIN_SOFT_ON                (1 &lt;&lt; 2) </span><span class="comment">/* gain_soft_on forced value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a9b1e115ed227424e1f269806314d479b">  897</a></span><span class="preprocessor">#define EN_FORCE_GAIN_SOFT_ON           (1 &lt;&lt; 1) </span><span class="comment">/* Force the gain_soft_on from SPI */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span> </div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="comment">/*</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="comment"> *  REG_BLSM_STAT</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment"> */</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1d5f03a03cf8ad247e1587b70046c9eb">  902</a></span><span class="preprocessor">#define SOFT_OFF_DONE               (1 &lt;&lt; 5) </span><span class="comment">/* Blanking SoftOff Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a8c9be0830d3a385a6a7be5674813a90f">  903</a></span><span class="preprocessor">#define SOFT_ON_DONE                (1 &lt;&lt; 4) </span><span class="comment">/* Blanking SoftOn Done */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ab761bd88c1929c0f30a7145a4d15c94c">  904</a></span><span class="preprocessor">#define GAIN_SOFT_OFF_RB            (1 &lt;&lt; 3) </span><span class="comment">/* gain soft off readback */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1556f8b2311044a319280c09eff45902">  905</a></span><span class="preprocessor">#define GAIN_SOFT_ON_RB             (1 &lt;&lt; 2) </span><span class="comment">/* gain soft on readback */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ad5492f56bd61d04606e9a37b71b28cef">  906</a></span><span class="preprocessor">#define SOFT_OFF_EN_RB              (1 &lt;&lt; 1) </span><span class="comment">/* Blanking SM soft Off read back */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ade1978448f798d848a72a625876d86f6">  907</a></span><span class="preprocessor">#define SOFT_ON_EN_RB               (1 &lt;&lt; 0) </span><span class="comment">/* Blanking SM soft On read back */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac8fb7aef193ce00cccafff05cc6b8bb9">  908</a></span><span class="preprocessor">#define SOFTBLANKRB(x)              (((x) &amp; 0x3) &lt;&lt; 6) </span><span class="comment">/* Blanking State */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span> </div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment">/*</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="comment"> *  REG_PRBS</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment"> */</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a22d3478726a5f5d7bab578ae0d1d827c">  913</a></span><span class="preprocessor">#define PRBS_GOOD_Q             (1 &lt;&lt; 7) </span><span class="comment">/* Good data indicator imaginary channel */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="ad9144_8h.html#af25d4e152966ea3933deb26917ac4e01">  914</a></span><span class="preprocessor">#define PRBS_GOOD_I             (1 &lt;&lt; 6) </span><span class="comment">/* Good data indicator real channel */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a7de0b387f1d772ec407b6448c598fbfa">  915</a></span><span class="preprocessor">#define PRBS_INV_Q              (1 &lt;&lt; 4) </span><span class="comment">/* Data Inversion imaginary channel */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="ad9144_8h.html#afd4e06477e810991cab68f075c1856a0">  916</a></span><span class="preprocessor">#define PRBS_INV_I              (1 &lt;&lt; 3) </span><span class="comment">/* Data Inversion real channel */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aff6480887e847bbd326465c8454d114a">  917</a></span><span class="preprocessor">#define PRBS_MODE               (1 &lt;&lt; 2) </span><span class="comment">/* Polynomial Select */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a97430a8d8ea08d45c8da8b30262d60f0">  918</a></span><span class="preprocessor">#define PRBS_RESET              (1 &lt;&lt; 1) </span><span class="comment">/* Reset Error Counters */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a64c643fd2411f0d9b2978cf1d79dc9c6">  919</a></span><span class="preprocessor">#define PRBS_EN                 (1 &lt;&lt; 0) </span><span class="comment">/* Enable PRBS Checker */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span> </div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="comment">/*</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment"> *  REG_DACPLLT5</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment"> */</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ad87179744e0431c7095a23c5ceef0ee8">  924</a></span><span class="preprocessor">#define VCO_VAR(x)              (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Varactor KVO setting */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span> </div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment">/*</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment"> *  REG_DACPLLTB</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment"> */</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="ad9144_8h.html#adc19f3a011c630d8e2791505a141db43">  929</a></span><span class="preprocessor">#define VCO_BIAS_REF(x)             (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* VCO Bias control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span> </div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="comment">/*</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="comment"> *  REG_DACPLLTD</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="comment"> */</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac101ba70ec23bc72004c96c63f6f4500">  934</a></span><span class="preprocessor">#define VCO_CAL_REF_MON             (1 &lt;&lt; 3) </span><span class="comment">/* Sent control voltage to outside world */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a669ab765038ac81435ecabe92ef62ae3">  935</a></span><span class="preprocessor">#define VCO_CAL_REF_TCF(x)          (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* TempCo for cal ref */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span> </div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment">/*</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment"> *  REG_DACPLLT17</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment"> */</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a41d6d619bdf57aae9f5b406aa8c52524">  940</a></span><span class="preprocessor">#define VCO_VAR_REF_TCF(x)          (((x) &amp; 0x7) &lt;&lt; 4) </span><span class="comment">/* Varactor Reference TempCo */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a65c2d73fca1f4e118f00ac72189b64b4">  941</a></span><span class="preprocessor">#define VCO_VAR_OFF(x)              (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Varactor Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span> </div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="comment">/*</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="comment"> *  REG_SPISTRENGTH</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="comment"> */</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1011c3d713c7588b29a5c53a2a385704">  946</a></span><span class="preprocessor">#define SPIDRV(x)               (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Slew and drive strength for cmos interface */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span> </div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment">/*</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="comment"> *  REG_CLK_TEST</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment"> */</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5641ad859f7f2b466330e58457998a27">  951</a></span><span class="preprocessor">#define DUTYCYCLEON             (1 &lt;&lt; 0) </span><span class="comment">/* Clock Duty Cycle Control On */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span> </div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="comment">/*</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="comment"> *  REG_ATEST_VOLTS</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="comment"> */</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aa1fee685900787d16c57e77b71a6b7f9">  956</a></span><span class="preprocessor">#define ATEST_EN                (1 &lt;&lt; 0) </span><span class="comment">/* Enable Analog Test Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a3669bccfe657d242b0ee8ec723076518">  957</a></span><span class="preprocessor">#define ATEST_TOPVSEL(x)            (((x) &amp; 0x3) &lt;&lt; 5) </span><span class="comment">/* Which source at analog top to use */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="ad9144_8h.html#abc86427ffad38306ded29cbfb5ef9fa9">  958</a></span><span class="preprocessor">#define ATEST_DACSEL(x)             (((x) &amp; 0x3) &lt;&lt; 3) </span><span class="comment">/* DAC from which to get voltage */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="ad9144_8h.html#af4a331ae14515e129d9e1c28c1256ee1">  959</a></span><span class="preprocessor">#define ATEST_VSEL(x)               (((x) &amp; 0x3) &lt;&lt; 1) </span><span class="comment">/* DAC Voltage to Select */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span> </div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="comment">/*</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment"> *  REG_ASPI_CLKSRC</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment"> */</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a705672c2918ae44d3a4d04a60450f930">  964</a></span><span class="preprocessor">#define EN_CLKDIV               (1 &lt;&lt; 3) </span><span class="comment">/* Enable the fdac/8 clock path to generate PD timing clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ae0a7ad721c4eef782b297ef2e912866a">  965</a></span><span class="preprocessor">#define ASPI_OSC_RATE               (1 &lt;&lt; 2) </span><span class="comment">/* Aspi Oscillator Rate */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ab50d55bf18d0796dee2e248edd770e6e">  966</a></span><span class="preprocessor">#define ASPI_CLK_SRC                (1 &lt;&lt; 1) </span><span class="comment">/* Choose Aspi Clock Source */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a59493aa29a6fc186069d5f132a9652d6">  967</a></span><span class="preprocessor">#define EN_ASPI_OSC             (1 &lt;&lt; 0) </span><span class="comment">/* Enable Aspi Oscillator clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span> </div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="comment">/*</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment"> *  REG_MASTER_PD</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment"> */</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ad20120ed7a0b7e1a490caba97dd1b098">  972</a></span><span class="preprocessor">#define SPI_PD_MASTER               (1 &lt;&lt; 0)</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span> </div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment">/*</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="comment"> *  REG_GENERIC_PD</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment"> */</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a3e59ae0dae1b4ca95f597a82294f33b2">  977</a></span><span class="preprocessor">#define SPI_SYNC1_PD                (1 &lt;&lt; 1)</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a748d4242631715566804c7d377deca5e">  978</a></span><span class="preprocessor">#define SPI_SYNC2_PD                (1 &lt;&lt; 0)</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span> </div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="comment">/*</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="comment"> *  REG_CDR_OPERATING_MODE_REG_0</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="comment"> */</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="ad9144_8h.html#adec1d6fed88094aebce8fc11648bc28f">  983</a></span><span class="preprocessor">#define SPI_ENHALFRATE              (1 &lt;&lt; 5)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aeb0af8d4fbdf50de54acedfb99ab5e07">  984</a></span><span class="preprocessor">#define SPI_DIVISION_RATE(x)            (((x) &amp; 0x3) &lt;&lt; 1)</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span> </div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment">/*</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment"> *  REG_EQ_CONFIG_PHY_0_1</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment"> */</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a3496fc2b5d6847dce70437089c8aa484">  989</a></span><span class="preprocessor">#define SPI_EQ_CONFIG1(x)           (((x) &amp; 0xF) &lt;&lt; 4)</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ab71298fd156783d335ebe7d8951d05ce">  990</a></span><span class="preprocessor">#define SPI_EQ_CONFIG0(x)           (((x) &amp; 0xF) &lt;&lt; 0)</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span> </div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="comment">/*</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="comment"> *  REG_EQ_CONFIG_PHY_2_3</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="comment"> */</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a94c7c361def3c25ddc9309936bc596fd">  995</a></span><span class="preprocessor">#define SPI_EQ_CONFIG3(x)           (((x) &amp; 0xF) &lt;&lt; 4)</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aa1caaebea8fb2e476c63d54a3a1f5e51">  996</a></span><span class="preprocessor">#define SPI_EQ_CONFIG2(x)           (((x) &amp; 0xF) &lt;&lt; 0)</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span> </div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="comment">/*</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="comment"> *  REG_EQ_CONFIG_PHY_4_5</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment"> */</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aaad399024392f9615f0167a0ebe461e9"> 1001</a></span><span class="preprocessor">#define SPI_EQ_CONFIG5(x)           (((x) &amp; 0xF) &lt;&lt; 4)</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ad5c8be90f61e2a5f6301995378849f86"> 1002</a></span><span class="preprocessor">#define SPI_EQ_CONFIG4(x)           (((x) &amp; 0xF) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span> </div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="comment">/*</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="comment"> *  REG_EQ_CONFIG_PHY_6_7</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment"> */</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ab2761b7c19d7be66cc9383e1d0c0f116"> 1007</a></span><span class="preprocessor">#define SPI_EQ_CONFIG7(x)           (((x) &amp; 0xF) &lt;&lt; 4)</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5e28ce214b415bd099f94cd02e7290e2"> 1008</a></span><span class="preprocessor">#define SPI_EQ_CONFIG6(x)           (((x) &amp; 0xF) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span> </div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="comment">/*</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="comment"> *  REG_EQ_BIAS_REG</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="comment"> */</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="ad9144_8h.html#abb177f19470329ba6f34e5aed5b97de5"> 1013</a></span><span class="preprocessor">#define SPI_EQ_EXTRA_SPI_LSBITS(x)      (((x) &amp; 0x3) &lt;&lt; 6)</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a97d948b64a02587dc60a3552a704035e"> 1014</a></span><span class="preprocessor">#define SPI_EQ_BIASPTAT(x)          (((x) &amp; 0x7) &lt;&lt; 3)</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="ad9144_8h.html#af97f2f63165b3122529ce802818354e5"> 1015</a></span><span class="preprocessor">#define SPI_EQ_BIASPLY(x)           (((x) &amp; 0x7) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span> </div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="comment">/*</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="comment"> *  REG_SYNTH_ENABLE_CNTRL</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="comment"> */</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a2a2d934f1e00728c66c382a6bdf440bd"> 1020</a></span><span class="preprocessor">#define SPI_RECAL_SYNTH             (1 &lt;&lt; 2)</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="ad9144_8h.html#abff4c874547e666ad797849b82a94b03"> 1021</a></span><span class="preprocessor">#define SPI_ENABLE_SYNTH            (1 &lt;&lt; 0)</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span> </div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="comment">/*</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="comment"> *  REG_PLL_STATUS</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment"> */</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a10e2303b015fe5e070b6b90840472134"> 1026</a></span><span class="preprocessor">#define SPI_CP_CAL_VALID_RB         (1 &lt;&lt; 3)</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a8ea923afe7500276def10235e04f4a6c"> 1027</a></span><span class="preprocessor">#define SPI_PLL_LOCK_RB             (1 &lt;&lt; 0)</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span> </div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="comment">/*</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="comment"> *  REG_REF_CLK_DIVIDER_LDO</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="comment"> */</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1afcb4946d5429c91ebc33c8269201ac"> 1032</a></span><span class="preprocessor">#define SPI_CDR_OVERSAMP(x)         (((x) &amp; 0x3) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span> </div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="comment">/*</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="comment"> *  REG_TERM_BLK1_CTRLREG0</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="comment"> */</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a38fedb12e7a69df78b5859301336e8ae"> 1037</a></span><span class="preprocessor">#define SPI_I_TUNE_R_CAL_TERMBLK1       (1 &lt;&lt; 0)</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span> </div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="comment">/*</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="comment"> *  REG_TERM_BLK2_CTRLREG0</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="comment"> */</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a27dc7aa0fbe3065a43deba16b750f326"> 1042</a></span><span class="preprocessor">#define SPI_I_TUNE_R_CAL_TERMBLK2       (1 &lt;&lt; 0)</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span> </div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="comment">/*</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="comment"> *  REG_GENERAL_JRX_CTRL_0</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="comment"> */</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a87e234b1425f2bd12045b33b96dcb07d"> 1047</a></span><span class="preprocessor">#define CHECKSUM_MODE               (1 &lt;&lt; 6) </span><span class="comment">/* Checksum mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a72963ecc3913cf18cbf3e1fc4b6459aa"> 1048</a></span><span class="preprocessor">#define LINK_MODE               (1 &lt;&lt; 3) </span><span class="comment">/* Link mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a2984adb0595e8b200fe4a62a7f757b33"> 1049</a></span><span class="preprocessor">#define SEL_REG_MAP_1               (1 &lt;&lt; 2) </span><span class="comment">/* Link register map selection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a29619fc5578efafe5d3426631ac9636b"> 1050</a></span><span class="preprocessor">#define LINK_EN(x)              (((x) &amp; 0x3) &lt;&lt; 0) </span><span class="comment">/* Link enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span> </div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="comment">/*</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="comment"> *  REG_GENERAL_JRX_CTRL_1</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="comment"> */</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aec3718608692cc733041c029feea2422"> 1055</a></span><span class="preprocessor">#define SUBCLASSV_LOCAL(x)          (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* JESD204B subclass */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span> </div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="comment">/*</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="comment"> *  REG_DYN_LINK_LATENCY_0</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="comment"> */</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a0a5a11cfaf87f5ea44246eaf6b831e22"> 1060</a></span><span class="preprocessor">#define DYN_LINK_LATENCY_0(x)           (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Dynamic link latency: Link 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span> </div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="comment">/*</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="comment"> *  REG_DYN_LINK_LATENCY_1</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="comment"> */</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a2623a5e3fe4887f86aef4bdef1f0d254"> 1065</a></span><span class="preprocessor">#define DYN_LINK_LATENCY_1(x)           (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Dynamic link latency: Link 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span> </div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="comment">/*</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="comment"> *  REG_LMFC_DELAY_0</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="comment"> */</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aadcef7235c5b4c364d4ef3fa9d21be2e"> 1070</a></span><span class="preprocessor">#define LMFC_DELAY_0(x)             (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* LMFC delay: Link 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span> </div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><span class="comment">/*</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span><span class="comment"> *  REG_LMFC_DELAY_1</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><span class="comment"> */</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a69fce1175e2bd042e7ca7f0b6e836955"> 1075</a></span><span class="preprocessor">#define LMFC_DELAY_1(x)             (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* LMFC delay: Link 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span> </div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="comment">/*</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="comment"> *  REG_LMFC_VAR_0</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="comment"> */</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="ad9144_8h.html#af048b938081f5642fa69ea932a304843"> 1080</a></span><span class="preprocessor">#define LMFC_VAR_0(x)               (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Location in RX LMFC where JESD words are read out from buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span> </div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="comment">/*</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="comment"> *  REG_LMFC_VAR_1</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="comment"> */</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a3d2a5cc0eae934fa4d2e4de92cbced44"> 1085</a></span><span class="preprocessor">#define LMFC_VAR_1(x)               (((x) &amp; 0x1F) &lt;&lt; 0) </span><span class="comment">/* Location in RX LMFC where JESD words are read out from buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span> </div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="comment">/*</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="comment"> *  REG_XBAR_LN_0_1</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="comment"> */</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="ad9144_8h.html#afca3a52d5c8be57ff74be493c6778001"> 1090</a></span><span class="preprocessor">#define SRC_LANE1(x)                (((x) &amp; 0x7) &lt;&lt; 3) </span><span class="comment">/* Logic Lane 1 source */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="ad9144_8h.html#abddf655682897ce07ad0146996f7b2db"> 1091</a></span><span class="preprocessor">#define SRC_LANE0(x)                (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* Logic Lane 0 source */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span> </div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="comment">/*</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="comment"> *  REG_XBAR_LN_2_3</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="comment"> */</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aa78da3ec9b920e5805300d4029503ae8"> 1096</a></span><span class="preprocessor">#define SRC_LANE3(x)                (((x) &amp; 0x7) &lt;&lt; 3) </span><span class="comment">/* Logic Lane 3 source */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a6042cafe71995fa5813e7ed0ba83a5f3"> 1097</a></span><span class="preprocessor">#define SRC_LANE2(x)                (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* Logic Lane 2 source */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span> </div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span><span class="comment">/*</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="comment"> *  REG_XBAR_LN_4_5</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="comment"> */</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a406b84ce278d86649702584fe572c6d2"> 1102</a></span><span class="preprocessor">#define SRC_LANE5(x)                (((x) &amp; 0x7) &lt;&lt; 3) </span><span class="comment">/* Logic Lane 5 source */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ab7bbf8a59cf0a5b7a5646c0632be249c"> 1103</a></span><span class="preprocessor">#define SRC_LANE4(x)                (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* Logic Lane 4 source */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span> </div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="comment">/*</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="comment"> *  REG_XBAR_LN_6_7</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="comment"> */</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="ad9144_8h.html#abc273cf57a4f3d2ac6c57de12a6ee0e9"> 1108</a></span><span class="preprocessor">#define SRC_LANE7(x)                (((x) &amp; 0x7) &lt;&lt; 3) </span><span class="comment">/* Logic Lane 7 source */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a25bc0278689f3b0dcc41dc63fe14264d"> 1109</a></span><span class="preprocessor">#define SRC_LANE6(x)                (((x) &amp; 0x7) &lt;&lt; 0) </span><span class="comment">/* Logic Lane 6 source */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span> </div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="comment">/*</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="comment"> *  REG_FIFO_STATUS_REG_2</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="comment"> */</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aee031b15e5fb6a9c3d6e6b9361271a27"> 1114</a></span><span class="preprocessor">#define DRDL_FIFO_EMPTY             (1 &lt;&lt; 1) </span><span class="comment">/* Deterministic latency (DRDL) FIFO is between JESD204B receiver and DAC2 and DAC3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac41f1a5fd9d2143e28d1be2c2e43a625"> 1115</a></span><span class="preprocessor">#define DRDL_FIFO_FULL              (1 &lt;&lt; 0) </span><span class="comment">/* DRDL FIFO is between JESD204B receiver and DAC2 and DAC3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span> </div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="comment">/*</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="comment"> *  REG_SYNCB_GEN_0</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="comment"> */</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="ad9144_8h.html#afba7ec61d8b610bb93efabecdb7ad6a0"> 1120</a></span><span class="preprocessor">#define EOMF_MASK_1             (1 &lt;&lt; 3) </span><span class="comment">/* EOMF_MASK_1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ae59d47bce7ff2a8d36965bccc90a5d34"> 1121</a></span><span class="preprocessor">#define EOMF_MASK_0             (1 &lt;&lt; 2) </span><span class="comment">/* EOMF_MASK_0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1dc71907bf235834f03e35168c92db17"> 1122</a></span><span class="preprocessor">#define EOF_MASK_1              (1 &lt;&lt; 1) </span><span class="comment">/* Mask EOF from QBD_1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a8129e660c69ef904f83ab884711a7fc4"> 1123</a></span><span class="preprocessor">#define EOF_MASK_0              (1 &lt;&lt; 0) </span><span class="comment">/* Mask EOF from QBD_0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span> </div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="comment">/*</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="comment"> *  REG_SYNCB_GEN_1</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="comment"> */</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a7b567d195028316a1816c8ef39306334"> 1128</a></span><span class="preprocessor">#define SYNCB_ERR_DUR(x)            (((x) &amp; 0xF) &lt;&lt; 4) </span><span class="comment">/* Duration of SYNCOUT low for the purpose of error reporting */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="ad9144_8h.html#adabe354808ea8638cdad6b699f88b75e"> 1129</a></span><span class="preprocessor">#define SYNCB_SYNCREQ_DUR(x)            (((x) &amp; 0xF) &lt;&lt; 0) </span><span class="comment">/* Duration of SYNCOUT low for purpose of synchronization request */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span> </div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="comment">/*</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="comment"> *  REG_PHY_PRBS_TEST_CTRL</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="comment"> */</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac399bc537870041549637ce8c11ef153"> 1134</a></span><span class="preprocessor">#define PHY_TEST_START              (1 &lt;&lt; 1) </span><span class="comment">/* PHY PRBS test start */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a07b4bf935318ac0492f123521d179a36"> 1135</a></span><span class="preprocessor">#define PHY_TEST_RESET              (1 &lt;&lt; 0) </span><span class="comment">/* PHY PRBS test reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a3478ea1a6791e6a47ec4fc30f61603a0"> 1136</a></span><span class="preprocessor">#define PHY_SRC_ERR_CNT(x)          (((x) &amp; 0x7) &lt;&lt; 4) </span><span class="comment">/* PHY error count source */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aed015725a4f7259316f87b925a3d30ae"> 1137</a></span><span class="preprocessor">#define PHY_PRBS_PAT_SEL(x)         (((x) &amp; 0x3) &lt;&lt; 2) </span><span class="comment">/* PHY PRBS pattern select */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span> </div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="comment">/*</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="comment"> *  REG_SHORT_TPL_TEST_0</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment"> */</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="ad9144_8h.html#af0f2be7184b65dd0b27630f1c9d5d0a5"> 1142</a></span><span class="preprocessor">#define SHORT_TPL_TEST_RESET            (1 &lt;&lt; 1) </span><span class="comment">/* Short transport layer test reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a170072bf74d3f4f277ea500e07beacea"> 1143</a></span><span class="preprocessor">#define SHORT_TPL_TEST_EN           (1 &lt;&lt; 0) </span><span class="comment">/* Short transport layer test enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="ad9144_8h.html#abd8e6ffcfe59de0e80f4921d41e5a730"> 1144</a></span><span class="preprocessor">#define SHORT_TPL_SP_SEL(x)         (((x) &amp; 0x3) &lt;&lt; 4) </span><span class="comment">/* Short transport layer sample select */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="ad9144_8h.html#adb25bd680434a69531b618834935152f"> 1145</a></span><span class="preprocessor">#define SHORT_TPL_M_SEL(x)          (((x) &amp; 0x3) &lt;&lt; 2) </span><span class="comment">/* Short transport layer test DAC select */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span> </div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span><span class="comment">/*</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="comment"> *  REG_SHORT_TPL_TEST_3</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="comment"> */</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a153ee166a940f5219b0fce268aa2f68a"> 1150</a></span><span class="preprocessor">#define SHORT_TPL_FAIL              (1 &lt;&lt; 0) </span><span class="comment">/* Short transport layer test fail */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span> </div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="comment">/*</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="comment"> *  REG_BID_REG</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="comment"> */</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1030a4c69d5acae46797a7f10135b071"> 1155</a></span><span class="preprocessor">#define ADJCNT_RD(x)                (((x) &amp; 0xF) &lt;&lt; 4)</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac14fffa596c9878c3e59def078d982e0"> 1156</a></span><span class="preprocessor">#define BID_RD(x)               (((x) &amp; 0xF) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span> </div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="comment">/*</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="comment"> *  REG_LID0_REG</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="comment"> */</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="ad9144_8h.html#addeecdab2dfbb3bf770640785aa1dd64"> 1161</a></span><span class="preprocessor">#define ADJDIR_RD               (1 &lt;&lt; 6)</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1a9e8972c957fcebde596d7c3280564e"> 1162</a></span><span class="preprocessor">#define PHADJ_RD                (1 &lt;&lt; 5)</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a90faeca02ec8c958971ac99d843f3293"> 1163</a></span><span class="preprocessor">#define LID0_RD(x)              (((x) &amp; 0x1F) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span> </div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="comment">/*</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="comment"> *  REG_SCR_L_REG</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="comment"> */</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a93a7d441a4f8392bf55902f5a8116f3e"> 1168</a></span><span class="preprocessor">#define SCR_RD                  (1 &lt;&lt; 7)</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ab3c560906768ad6b8184599f561e2ae6"> 1169</a></span><span class="preprocessor">#define L_RD(x)                 (((x) &amp; 0x1F) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span> </div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="comment">/*</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="comment"> *  REG_K_REG</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="comment"> */</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ae214929471a1d641201f9d8b65759192"> 1174</a></span><span class="preprocessor">#define K_RD(x)                 (((x) &amp; 0x1F) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span> </div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="comment">/*</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="comment"> *  REG_CS_N_REG</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="comment"> */</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ab56251fb7b8dea29cd5da13c524f77f4"> 1179</a></span><span class="preprocessor">#define CS_RD(x)                (((x) &amp; 0x3) &lt;&lt; 6)</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aa1ac5bd2f79eb5f4e757936f1a5d5565"> 1180</a></span><span class="preprocessor">#define N_RD(x)                 (((x) &amp; 0x1F) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span> </div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="comment">/*</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="comment"> *  REG_NP_REG</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="comment"> */</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ab2db13bfc1169962dbbc5efbf414f0c6"> 1185</a></span><span class="preprocessor">#define SUBCLASSV_RD(x)             (((x) &amp; 0x7) &lt;&lt; 5)</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a4a5718bc4f8808b009dbefe5bafe4f75"> 1186</a></span><span class="preprocessor">#define NP_RD(x)                (((x) &amp; 0x1F) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span> </div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="comment">/*</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="comment"> *  REG_S_REG</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="comment"> */</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a44cc436ebbe0b02fe8c6efa2aa129cd2"> 1191</a></span><span class="preprocessor">#define JESDV_RD(x)             (((x) &amp; 0x7) &lt;&lt; 5)</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1483af8e6173a200fb8ac4788de339cf"> 1192</a></span><span class="preprocessor">#define S_RD(x)                 (((x) &amp; 0x1F) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span> </div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><span class="comment">/*</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="comment"> *  REG_HD_CF_REG</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span><span class="comment"> */</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a48d2db03261e60e00cade31a730c4e07"> 1197</a></span><span class="preprocessor">#define HD_RD                   (1 &lt;&lt; 7)</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a6fe02158295a262ba6766fc5e4977d0e"> 1198</a></span><span class="preprocessor">#define CF_RD(x)                (((x) &amp; 0x1F) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span> </div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="comment">/*</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="comment"> *  REG_LID1_REG</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span><span class="comment"> */</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a7097e2bff96e830c35f5fcf4e94a0a2e"> 1203</a></span><span class="preprocessor">#define LID1_RD(x)              (((x) &amp; 0x1F) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span> </div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="comment">/*</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="comment"> *  REG_LID2_REG</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="comment"> */</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"><a class="line" href="ad9144_8h.html#afa68cad34538254b94072d06a784172e"> 1208</a></span><span class="preprocessor">#define LID2_RD(x)              (((x) &amp; 0x1F) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span> </div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="comment">/*</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="comment"> *  REG_LID3_REG</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="comment"> */</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="ad9144_8h.html#acc3d0b7797301217b950fb8728e22711"> 1213</a></span><span class="preprocessor">#define LID3_RD(x)              (((x) &amp; 0x1F) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span> </div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="comment">/*</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="comment"> *  REG_LID4_REG</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="comment"> */</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"><a class="line" href="ad9144_8h.html#af6e7b852e640d60d6a4ed3c55d6a69d0"> 1218</a></span><span class="preprocessor">#define LID4_RD(x)              (((x) &amp; 0x1F) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span> </div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="comment">/*</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="comment"> *  REG_LID5_REG</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="comment"> */</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aa2d300e67257e1d4badb0c25450161db"> 1223</a></span><span class="preprocessor">#define LID5_RD(x)              (((x) &amp; 0x1F) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span> </div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="comment">/*</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span><span class="comment"> *  REG_LID6_REG</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span><span class="comment"> */</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1d39b51c3bee4a389dae20392f4c295e"> 1228</a></span><span class="preprocessor">#define LID6_RD(x)              (((x) &amp; 0x1F) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span> </div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="comment">/*</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="comment"> *  REG_LID7_REG</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="comment"> */</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a14cef62dc65ae063f0b9de2ab1a26971"> 1233</a></span><span class="preprocessor">#define LID7_RD(x)              (((x) &amp; 0x1F) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span> </div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="comment">/*</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="comment"> *  REG_ILS_BID</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="comment"> */</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aacff5036e8bced043d8d4c1c74226d56"> 1238</a></span><span class="preprocessor">#define ADJCNT(x)               (((x) &amp; 0xF) &lt;&lt; 4)</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1ed1c54359527d1a597b70f2384acc01"> 1239</a></span><span class="preprocessor">#define BID(x)                  (((x) &amp; 0xF) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span> </div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="comment">/*</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="comment"> *  REG_ILS_LID0</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="comment"> */</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a12a47b1b1a81445bf322b416f6be0371"> 1244</a></span><span class="preprocessor">#define ADJDIR                  (1 &lt;&lt; 6)</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a3ce960a8fcd6dabca0d7451867a868f3"> 1245</a></span><span class="preprocessor">#define PHADJ                   (1 &lt;&lt; 5)</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="ad9144_8h.html#af82cb11b6395d750d76d21594023285a"> 1246</a></span><span class="preprocessor">#define LID0(x)                 (((x) &amp; 0x1F) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span> </div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="comment">/*</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="comment"> *  REG_ILS_SCR_L</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="comment"> */</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1d51b965f892c1c63477e98cf45d2ee1"> 1251</a></span><span class="preprocessor">#define SCR                 (1 &lt;&lt; 7)</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a7577d49f3bfffb1cf048eef843177784"> 1252</a></span><span class="preprocessor">#define L(x)                    (((x) &amp; 0x1F) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span> </div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="comment">/*</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span><span class="comment"> *  REG_ILS_K</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="comment"> */</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ae5f839eceb66b42fe692d366c93a5bcc"> 1257</a></span><span class="preprocessor">#define K(x)                    (((x) &amp; 0x1F) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span> </div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="comment">/*</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="comment"> *  REG_ILS_CS_N</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="comment"> */</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1178db9855c046720f7b764ce8caafad"> 1262</a></span><span class="preprocessor">#define CS(x)                   (((x) &amp; 0x3) &lt;&lt; 6)</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a721df7169cd8d86af9655aea814e9cce"> 1263</a></span><span class="preprocessor">#define N(x)                    (((x) &amp; 0x1F) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span> </div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span><span class="comment">/*</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span><span class="comment"> *  REG_ILS_NP</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="comment"> */</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a2fc0fb0c822e5e132b0c4682ce59dc3e"> 1268</a></span><span class="preprocessor">#define SUBCLASSV(x)                (((x) &amp; 0x7) &lt;&lt; 5)</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a1e60430847056431a5ef70fc25270afb"> 1269</a></span><span class="preprocessor">#define NP(x)                   (((x) &amp; 0x1F) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span> </div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="comment">/*</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="comment"> *  REG_ILS_S</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="comment"> */</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a656674a6d8d4287b49802292084ae6f7"> 1274</a></span><span class="preprocessor">#define JESDV(x)                (((x) &amp; 0x7) &lt;&lt; 5)</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac4a3ed3432929804c708f7760fb79e28"> 1275</a></span><span class="preprocessor">#define S(x)                    (((x) &amp; 0x1F) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span> </div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="comment">/*</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="comment"> *  REG_ILS_HD_CF</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="comment"> */</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac5dd4d2e9874e2956c370b24a462b022"> 1280</a></span><span class="preprocessor">#define HD                  (1 &lt;&lt; 7)</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a44ef2d47e3ff4a51449670c152a3b48a"> 1281</a></span><span class="preprocessor">#define CF(x)                   (((x) &amp; 0x1F) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span> </div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span><span class="comment">/*</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><span class="comment"> *  REG_ERRCNTRMON</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span><span class="comment"> */</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a3dc7427039f0c32ef3894460565ed36b"> 1286</a></span><span class="preprocessor">#define LANESEL(x)              (((x) &amp; 0x7) &lt;&lt; 4)</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a2f5b7e38c11a99e3202fd3c25892db2c"> 1287</a></span><span class="preprocessor">#define CNTRSEL(x)              (((x) &amp; 0x3) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span> </div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="comment">/*</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="comment"> *  REG_BADDISPARITY</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="comment"> */</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ae8c7bf846863b810f98003e2ab5e5f60"> 1292</a></span><span class="preprocessor">#define RST_IRQ_DIS             (1 &lt;&lt; 7)</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a31a82d17a11e66386b8bdbaad2fc088a"> 1293</a></span><span class="preprocessor">#define DIS_ERR_CNTR_DIS            (1 &lt;&lt; 6)</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a998741cc46e3d713328d5cac6a659569"> 1294</a></span><span class="preprocessor">#define RST_ERR_CNTR_DIS            (1 &lt;&lt; 5)</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5cfdf1ae6f96fab3af107db196cb238e"> 1295</a></span><span class="preprocessor">#define LANE_ADDR_DIS(x)            (((x) &amp; 0x7) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span> </div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><span class="comment">/*</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><span class="comment"> *  REG_NITDISPARITY</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="comment"> */</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a9ce978e4a67ac29c87dad3bb01beda08"> 1300</a></span><span class="preprocessor">#define RST_IRQ_NIT             (1 &lt;&lt; 7)</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a535356cd9e274221056609e22f98cb4c"> 1301</a></span><span class="preprocessor">#define DIS_ERR_CNTR_NIT            (1 &lt;&lt; 6)</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a6255af96ae1b386705991f90c875426e"> 1302</a></span><span class="preprocessor">#define RST_ERR_CNTR_NIT            (1 &lt;&lt; 5)</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ad2b2c7b255ea7114dbbd6efe3a2bf744"> 1303</a></span><span class="preprocessor">#define LANE_ADDR_NIT(x)            (((x) &amp; 0x7) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span> </div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="comment">/*</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="comment"> *  REG_UNEXPECTEDKCHAR</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="comment"> */</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac9749c9d1228cc85d3dc2f093290bd25"> 1308</a></span><span class="preprocessor">#define RST_IRQ_K               (1 &lt;&lt; 7)</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a6dfaf215717c75f9a7ebf0b90b513788"> 1309</a></span><span class="preprocessor">#define DIS_ERR_CNTR_K              (1 &lt;&lt; 6)</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ac1a2b315e11cb0680db2aff7562e5262"> 1310</a></span><span class="preprocessor">#define RST_ERR_CNTR_K              (1 &lt;&lt; 5)</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a8e5b81f880198d6d73ff3f5acc629181"> 1311</a></span><span class="preprocessor">#define LANE_ADDR_K(x)              (((x) &amp; 0x7) &lt;&lt; 0)</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span> </div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="comment">/*</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><span class="comment"> *  REG_CTRLREG2</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="comment"> */</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ab0ed84e2bca7a0f4da0522bed25346ed"> 1316</a></span><span class="preprocessor">#define ILAS_MODE               (1 &lt;&lt; 7)</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="ad9144_8h.html#abd9720567fcd5a0b8a3a01e3ebd5bf6c"> 1317</a></span><span class="preprocessor">#define REPDATATEST             (1 &lt;&lt; 5)</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ad2cef8dc1ef4a3a3817d0e1c87f02cc9"> 1318</a></span><span class="preprocessor">#define QUETESTERR              (1 &lt;&lt; 4)</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a0f3cc1458d7029423cdc0caf955008b1"> 1319</a></span><span class="preprocessor">#define AUTO_ECNTR_RST              (1 &lt;&lt; 3)</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span> </div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="comment">/*</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="comment"> *  REG_IRQVECTOR</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><span class="comment"> */</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a8d9e8f4750f0ab9c3083d33a9c565e1f"> 1324</a></span><span class="preprocessor">#define BADDIS_FLAG_OR_MASK         (1 &lt;&lt; 7)</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a148fec9791b2b875916538f3067cdb98"> 1325</a></span><span class="preprocessor">#define NITD_FLAG_OR_MASK           (1 &lt;&lt; 6)</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a2287f424cea1541a4fe9b78e36b57dbc"> 1326</a></span><span class="preprocessor">#define UEKC_FLAG_OR_MASK           (1 &lt;&lt; 5)</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a957054652ac768e7cbbca7dae7aba735"> 1327</a></span><span class="preprocessor">#define INITIALLANESYNC_FLAG_OR_MASK        (1 &lt;&lt; 3)</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a9fb9a4e63a778871b07e93030f2acc00"> 1328</a></span><span class="preprocessor">#define BADCHECKSUM_FLAG_OR_MASK        (1 &lt;&lt; 2)</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a55295df09f5e193467729115bd93090a"> 1329</a></span><span class="preprocessor">#define CODEGRPSYNC_FLAG_OR_MASK        (1 &lt;&lt; 0)</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span> </div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span><span class="comment">/*</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="comment"> *  REG_SYNCASSERTIONMASK</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="comment"> */</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a357f5144ae76918aace87e648506b9e6"> 1334</a></span><span class="preprocessor">#define BAD_DIS_S               (1 &lt;&lt; 7)</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="ad9144_8h.html#adcfd4d977c5de1a80858dbe71fb2eefc"> 1335</a></span><span class="preprocessor">#define NIT_DIS_S               (1 &lt;&lt; 6)</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a4001c0faf83e78931951b727b4e6549b"> 1336</a></span><span class="preprocessor">#define UNEX_K_S                (1 &lt;&lt; 5)</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="ad9144_8h.html#aa8ed1d8559b7c7240028a6a1a3d5a019"> 1337</a></span><span class="preprocessor">#define CMM_FLAG_OR_MASK            (1 &lt;&lt; 4)</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"><a class="line" href="ad9144_8h.html#afd36357690aff9b956eecd9f7d170f6c"> 1338</a></span><span class="preprocessor">#define CMM_ENABLE              (1 &lt;&lt; 3)</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span> </div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span> </div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a5170f41bbd5f99229cb3c9f5ae03c969"> 1341</a></span><span class="preprocessor">#define AD9144_MAX_DAC_RATE         2000000000UL</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="ad9144_8h.html#acb1ca3e3100356134e3edeafb65c8487"> 1342</a></span><span class="preprocessor">#define AD9144_CHIP_ID              0x44</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"><a class="line" href="ad9144_8h.html#a0f0b9ef952019c9aedf3350b13493a9e"> 1343</a></span><span class="preprocessor">#define AD9144_PRBS7                0x0</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"><a class="line" href="ad9144_8h.html#ae28da8da96e00980308c10eb58243bdb"> 1344</a></span><span class="preprocessor">#define AD9144_PRBS15               0x1</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span> </div>
<div class="foldopen" id="foldopen01346" data-start="{" data-end="};">
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="structad9144__dev.html"> 1346</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structad9144__dev.html">ad9144_dev</a> {</div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>    <span class="comment">/* SPI */</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"><a class="line" href="structad9144__dev.html#ac1e87f941878593cae55b37361922804"> 1348</a></span>    <span class="keyword">struct </span><a class="code hl_struct" href="structno__os__spi__desc.html">no_os_spi_desc</a> *<a class="code hl_variable" href="structad9144__dev.html#ac1e87f941878593cae55b37361922804">spi_desc</a>;</div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span> </div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="structad9144__dev.html#a8193b9c7b83c82c62f88bc82e182e9b9"> 1350</a></span>    <span class="keyword">struct </span>jesd204_dev *<a class="code hl_variable" href="structad9144__dev.html#a8193b9c7b83c82c62f88bc82e182e9b9">jdev</a>;</div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"><a class="line" href="structad9144__dev.html#ade6c2e7767e53c217562c148b954c41a"> 1351</a></span>    <span class="keyword">struct </span><a class="code hl_struct" href="structjesd204__link.html">jesd204_link</a> <a class="code hl_variable" href="structad9144__dev.html#ade6c2e7767e53c217562c148b954c41a">link_config</a>;</div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span> </div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"><a class="line" href="structad9144__dev.html#aa5cb2a054703a53237c0436fda84ad81"> 1353</a></span>    uint32_t <a class="code hl_variable" href="structad9144__dev.html#aa5cb2a054703a53237c0436fda84ad81">sample_rate_khz</a>;</div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"><a class="line" href="structad9144__dev.html#a992b0d6b123824c7a8e13857ecba8da3"> 1354</a></span>    uint8_t <a class="code hl_variable" href="structad9144__dev.html#a992b0d6b123824c7a8e13857ecba8da3">num_converters</a>;</div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="structad9144__dev.html#a461528b5e5cd36a797e07a1eb75cb1e1"> 1355</a></span>    uint8_t <a class="code hl_variable" href="structad9144__dev.html#a461528b5e5cd36a797e07a1eb75cb1e1">num_lanes</a>;</div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span> </div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="structad9144__dev.html#a4e4736772818032ad89293c1f02c6814"> 1357</a></span>    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="structad9144__dev.html#a4e4736772818032ad89293c1f02c6814">interpolation</a>;</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="structad9144__dev.html#a4d9d816f223aadd46c1248d9a5d3ccb8"> 1358</a></span>    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="structad9144__dev.html#a4d9d816f223aadd46c1248d9a5d3ccb8">fcenter_shift</a>;</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span> </div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="structad9144__dev.html#a702072df71886e2b2b1187b05a3e35dc"> 1360</a></span>    uint8_t <a class="code hl_variable" href="structad9144__dev.html#a702072df71886e2b2b1187b05a3e35dc">lane_mux</a>[8];</div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span> </div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span>    <span class="comment">/* Whether to enable the internal DAC PLL (0=disable, 1=enable) */</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="structad9144__dev.html#a3feabd6ccf59c3da83173799ff912679"> 1363</a></span>    uint8_t     <a class="code hl_variable" href="structad9144__dev.html#a3feabd6ccf59c3da83173799ff912679">pll_enable</a>;</div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>    <span class="comment">/* When using the DAC PLL this specifies the external reference clock frequency in kHz. */</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="structad9144__dev.html#a6ee12c4aa024c356d957a699e86dfa2a"> 1365</a></span>    uint32_t    <a class="code hl_variable" href="structad9144__dev.html#a6ee12c4aa024c356d957a699e86dfa2a">pll_ref_frequency_khz</a>;</div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span>    <span class="comment">/* When using the DAC PLL this specifies the target PLL output frequency in kHz. */</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"><a class="line" href="structad9144__dev.html#a3740446bba8b1854e2227b10976763ac"> 1367</a></span>    uint32_t    <a class="code hl_variable" href="structad9144__dev.html#a3740446bba8b1854e2227b10976763ac">pll_dac_frequency_khz</a>;</div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span>};</div>
</div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span> </div>
<div class="foldopen" id="foldopen01370" data-start="{" data-end="};">
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"><a class="line" href="structad9144__init__param.html"> 1370</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structad9144__init__param.html">ad9144_init_param</a> {</div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span>    <span class="comment">/* SPI */</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="structad9144__init__param.html#a93e38cf0c7f8539821bd8952546aded8"> 1372</a></span>    <span class="keyword">struct </span><a class="code hl_struct" href="structno__os__spi__init__param.html">no_os_spi_init_param</a> <a class="code hl_variable" href="structad9144__init__param.html#a93e38cf0c7f8539821bd8952546aded8">spi_init</a>;</div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span>    <span class="comment">/* Device Settings */</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="structad9144__init__param.html#a5198b066ed07cda1a366536a5db11d08"> 1374</a></span>    uint8_t     <a class="code hl_variable" href="structad9144__init__param.html#a5198b066ed07cda1a366536a5db11d08">spi3wire</a>; <span class="comment">// set device spi intereface 3/4 wires</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="structad9144__init__param.html#aae776a969f2c0d68a7669ba042601bef"> 1375</a></span>    uint8_t     <a class="code hl_variable" href="structad9144__init__param.html#aae776a969f2c0d68a7669ba042601bef">num_converters</a>;</div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"><a class="line" href="structad9144__init__param.html#a5d6a1229d1ced6298fd26961215f6e74"> 1376</a></span>    uint8_t     <a class="code hl_variable" href="structad9144__init__param.html#a5d6a1229d1ced6298fd26961215f6e74">num_lanes</a>;</div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"><a class="line" href="structad9144__init__param.html#a870f497cc0f9427e66ec6dc6013697c6"> 1377</a></span>    uint8_t     <a class="code hl_variable" href="structad9144__init__param.html#a870f497cc0f9427e66ec6dc6013697c6">interpolation</a>; <span class="comment">// interpolation factor</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="structad9144__init__param.html#a0c8064e1d82ee211e1f04cc2f00c997b"> 1378</a></span>    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="structad9144__init__param.html#a0c8064e1d82ee211e1f04cc2f00c997b">fcenter_shift</a>;</div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="structad9144__init__param.html#a49687f2d707397581425bfb37930fb06"> 1379</a></span>    uint32_t    <a class="code hl_variable" href="structad9144__init__param.html#a49687f2d707397581425bfb37930fb06">stpl_samples</a>[4][4];</div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="structad9144__init__param.html#a116351a0f2470e44c9e3d0ca8442a1df"> 1380</a></span>    uint32_t    <a class="code hl_variable" href="structad9144__init__param.html#a116351a0f2470e44c9e3d0ca8442a1df">lane_rate_kbps</a>;</div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="structad9144__init__param.html#ae4f6f409d6feb3317f4353f295bf40b9"> 1381</a></span>    uint32_t    <a class="code hl_variable" href="structad9144__init__param.html#ae4f6f409d6feb3317f4353f295bf40b9">prbs_type</a>;</div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span> </div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"><a class="line" href="structad9144__init__param.html#a0278347f22451c6515ed0bc8204776b2"> 1383</a></span>    uint8_t     <a class="code hl_variable" href="structad9144__init__param.html#a0278347f22451c6515ed0bc8204776b2">jesd204_mode</a>;</div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="structad9144__init__param.html#a1555be879e1bf8e4d2b1742e79ea2bc6"> 1384</a></span>    uint8_t     <a class="code hl_variable" href="structad9144__init__param.html#a1555be879e1bf8e4d2b1742e79ea2bc6">jesd204_subclass</a>;</div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"><a class="line" href="structad9144__init__param.html#aa7c8ec997037c62c1014c9670a5331dc"> 1385</a></span>    uint8_t     <a class="code hl_variable" href="structad9144__init__param.html#aa7c8ec997037c62c1014c9670a5331dc">jesd204_scrambling</a>;</div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="structad9144__init__param.html#a35defb557dfabcdfa6f66400bc6e1176"> 1386</a></span>    uint8_t     <a class="code hl_variable" href="structad9144__init__param.html#a35defb557dfabcdfa6f66400bc6e1176">lane_mux</a>[8];</div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span> </div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>    <span class="comment">/* Whether to enable the internal DAC PLL (0=disable, 1=enable) */</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"><a class="line" href="structad9144__init__param.html#abcfcbcf87cc3c94a8555bf9b690be425"> 1389</a></span>    uint8_t     <a class="code hl_variable" href="structad9144__init__param.html#abcfcbcf87cc3c94a8555bf9b690be425">pll_enable</a>;</div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span>    <span class="comment">/* When using the DAC PLL this specifies the external reference clock frequency in kHz. */</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="structad9144__init__param.html#a54d091ac630ce8245a6e56a30ca1b51d"> 1391</a></span>    uint32_t    <a class="code hl_variable" href="structad9144__init__param.html#a54d091ac630ce8245a6e56a30ca1b51d">pll_ref_frequency_khz</a>;</div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span>    <span class="comment">/* When using the DAC PLL this specifies the target PLL output frequency in kHz. */</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"><a class="line" href="structad9144__init__param.html#a47ff8610dc15a491aa89e23db6e63d1b"> 1393</a></span>    uint32_t    <a class="code hl_variable" href="structad9144__init__param.html#a47ff8610dc15a491aa89e23db6e63d1b">pll_dac_frequency_khz</a>;</div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span>};</div>
</div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span> </div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span>int32_t <a class="code hl_function" href="ad9144_8h.html#a3c61a56cfb38577042c6af45aa84ac89">ad9144_setup_legacy</a>(<span class="keyword">struct</span> <a class="code hl_struct" href="structad9144__dev.html">ad9144_dev</a> **<a class="code hl_struct" href="structdevice.html">device</a>,</div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span>                <span class="keyword">const</span> <span class="keyword">struct</span> <a class="code hl_struct" href="structad9144__init__param.html">ad9144_init_param</a> *<a class="code hl_variable" href="ad7616__sdz_8c.html#a004ee9c9a8f813ff6f5d69cd04bd6ae6">init_param</a>);</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span> </div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="comment">/* Initialize ad9144_dev, JESD FSM ON*/</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>int32_t <a class="code hl_function" href="ad9144_8h.html#a9cf8f8625202c1d8328936053a415603">ad9144_setup_jesd_fsm</a>(<span class="keyword">struct</span> <a class="code hl_struct" href="structad9144__dev.html">ad9144_dev</a> **<a class="code hl_struct" href="structdevice.html">device</a>,</div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span>                  <span class="keyword">const</span> <span class="keyword">struct</span> <a class="code hl_struct" href="structad9144__init__param.html">ad9144_init_param</a> *<a class="code hl_variable" href="ad7616__sdz_8c.html#a004ee9c9a8f813ff6f5d69cd04bd6ae6">init_param</a>);</div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span> </div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span>int32_t <a class="code hl_function" href="ad9144_8h.html#a034a27da68f0586c24f1e2761ee0afe6">ad9144_remove</a>(<span class="keyword">struct</span> <a class="code hl_struct" href="structad9144__dev.html">ad9144_dev</a> *dev);</div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span> </div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>int32_t <a class="code hl_function" href="ad9144_8h.html#a082dfb533c57677e5206d3979d4d2bff">ad9144_spi_read</a>(<span class="keyword">struct</span> <a class="code hl_struct" href="structad9144__dev.html">ad9144_dev</a> *dev,</div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span>            uint16_t reg_addr,</div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span>            uint8_t *reg_data);</div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span> </div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span>int32_t <a class="code hl_function" href="ad9144_8h.html#ab30f82fd5f7cd4144c017e1956a51e47">ad9144_spi_write</a>(<span class="keyword">struct</span> <a class="code hl_struct" href="structad9144__dev.html">ad9144_dev</a> *dev,</div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span>             uint16_t reg_addr,</div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>             uint8_t reg_data);</div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span> </div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>int32_t <a class="code hl_function" href="ad9144_8h.html#ad50885c10f3b1a76854c59082ed1a5cb">ad9144_spi_check_status</a>(<span class="keyword">struct</span> <a class="code hl_struct" href="structad9144__dev.html">ad9144_dev</a> *dev,</div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span>                uint16_t reg_addr,</div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>                uint8_t reg_mask,</div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>                uint8_t exp_reg_data);</div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span> </div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span>int32_t <a class="code hl_function" href="ad9144_8h.html#a6110170d89a1e8340f07e4c044797cf1">ad9144_status</a>(<span class="keyword">struct</span> <a class="code hl_struct" href="structad9144__dev.html">ad9144_dev</a> *dev);</div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span> </div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span>int32_t <a class="code hl_function" href="ad9144_8h.html#a5c6deb37b6af03fcaef768811b00237e">ad9144_short_pattern_test</a>(<span class="keyword">struct</span> <a class="code hl_struct" href="structad9144__dev.html">ad9144_dev</a> *dev,</div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span>                  <span class="keyword">const</span> <span class="keyword">struct</span> <a class="code hl_struct" href="structad9144__init__param.html">ad9144_init_param</a> *<a class="code hl_variable" href="ad7616__sdz_8c.html#a004ee9c9a8f813ff6f5d69cd04bd6ae6">init_param</a>);</div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span> </div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span>int32_t <a class="code hl_function" href="ad9144_8h.html#aaf06c22427ee662beb6ac3e5e502c636">ad9144_datapath_prbs_test</a>(<span class="keyword">struct</span> <a class="code hl_struct" href="structad9144__dev.html">ad9144_dev</a> *dev,</div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span>                  <span class="keyword">const</span> <span class="keyword">struct</span> <a class="code hl_struct" href="structad9144__init__param.html">ad9144_init_param</a> *<a class="code hl_variable" href="ad7616__sdz_8c.html#a004ee9c9a8f813ff6f5d69cd04bd6ae6">init_param</a>);</div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span> </div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span>int32_t <a class="code hl_function" href="ad9144_8h.html#a08ce45c8bcf99c7da3787d620cf2e55d">ad9144_dac_calibrate</a>(<span class="keyword">struct</span> <a class="code hl_struct" href="structad9144__dev.html">ad9144_dev</a> *dev);</div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span> </div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span>int32_t <a class="code hl_function" href="ad9144_8h.html#a37f9b383ea7e7bf5a39f3f9ba6ec260b">ad9144_set_nco</a>(<span class="keyword">struct</span> <a class="code hl_struct" href="structad9144__dev.html">ad9144_dev</a> *dev, int32_t f_carrier_khz,</div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span>               int16_t phase);</div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span> </div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="aad7616__sdz_8c_html_a004ee9c9a8f813ff6f5d69cd04bd6ae6"><div class="ttname"><a href="ad7616__sdz_8c.html#a004ee9c9a8f813ff6f5d69cd04bd6ae6">init_param</a></div><div class="ttdeci">struct ad7616_init_param init_param</div><div class="ttdef"><b>Definition</b> ad7616_sdz.c:107</div></div>
<div class="ttc" id="aad9144_8h_html_a034a27da68f0586c24f1e2761ee0afe6"><div class="ttname"><a href="ad9144_8h.html#a034a27da68f0586c24f1e2761ee0afe6">ad9144_remove</a></div><div class="ttdeci">int32_t ad9144_remove(struct ad9144_dev *dev)</div><div class="ttdef"><b>Definition</b> ad9144.c:1226</div></div>
<div class="ttc" id="aad9144_8h_html_a082dfb533c57677e5206d3979d4d2bff"><div class="ttname"><a href="ad9144_8h.html#a082dfb533c57677e5206d3979d4d2bff">ad9144_spi_read</a></div><div class="ttdeci">int32_t ad9144_spi_read(struct ad9144_dev *dev, uint16_t reg_addr, uint8_t *reg_data)</div><div class="ttdoc">ad9144_spi_read</div><div class="ttdef"><b>Definition</b> ad9144.c:78</div></div>
<div class="ttc" id="aad9144_8h_html_a08ce45c8bcf99c7da3787d620cf2e55d"><div class="ttname"><a href="ad9144_8h.html#a08ce45c8bcf99c7da3787d620cf2e55d">ad9144_dac_calibrate</a></div><div class="ttdeci">int32_t ad9144_dac_calibrate(struct ad9144_dev *dev)</div><div class="ttdef"><b>Definition</b> ad9144.c:1188</div></div>
<div class="ttc" id="aad9144_8h_html_a37f9b383ea7e7bf5a39f3f9ba6ec260b"><div class="ttname"><a href="ad9144_8h.html#a37f9b383ea7e7bf5a39f3f9ba6ec260b">ad9144_set_nco</a></div><div class="ttdeci">int32_t ad9144_set_nco(struct ad9144_dev *dev, int32_t f_carrier_khz, int16_t phase)</div><div class="ttdef"><b>Definition</b> ad9144.c:372</div></div>
<div class="ttc" id="aad9144_8h_html_a3c61a56cfb38577042c6af45aa84ac89"><div class="ttname"><a href="ad9144_8h.html#a3c61a56cfb38577042c6af45aa84ac89">ad9144_setup_legacy</a></div><div class="ttdeci">int32_t ad9144_setup_legacy(struct ad9144_dev **device, const struct ad9144_init_param *init_param)</div><div class="ttdef"><b>Definition</b> ad9144.c:967</div></div>
<div class="ttc" id="aad9144_8h_html_a5c6deb37b6af03fcaef768811b00237e"><div class="ttname"><a href="ad9144_8h.html#a5c6deb37b6af03fcaef768811b00237e">ad9144_short_pattern_test</a></div><div class="ttdeci">int32_t ad9144_short_pattern_test(struct ad9144_dev *dev, const struct ad9144_init_param *init_param)</div><div class="ttdoc">ad9144_short_pattern_test</div><div class="ttdef"><b>Definition</b> ad9144.c:1279</div></div>
<div class="ttc" id="aad9144_8h_html_a6110170d89a1e8340f07e4c044797cf1"><div class="ttname"><a href="ad9144_8h.html#a6110170d89a1e8340f07e4c044797cf1">ad9144_status</a></div><div class="ttdeci">int32_t ad9144_status(struct ad9144_dev *dev)</div><div class="ttdoc">ad9144_status - return the status of the JESD interface</div><div class="ttdef"><b>Definition</b> ad9144.c:1240</div></div>
<div class="ttc" id="aad9144_8h_html_a9cf8f8625202c1d8328936053a415603"><div class="ttname"><a href="ad9144_8h.html#a9cf8f8625202c1d8328936053a415603">ad9144_setup_jesd_fsm</a></div><div class="ttdeci">int32_t ad9144_setup_jesd_fsm(struct ad9144_dev **device, const struct ad9144_init_param *init_param)</div><div class="ttdef"><b>Definition</b> ad9144.c:1124</div></div>
<div class="ttc" id="aad9144_8h_html_aaf06c22427ee662beb6ac3e5e502c636"><div class="ttname"><a href="ad9144_8h.html#aaf06c22427ee662beb6ac3e5e502c636">ad9144_datapath_prbs_test</a></div><div class="ttdeci">int32_t ad9144_datapath_prbs_test(struct ad9144_dev *dev, const struct ad9144_init_param *init_param)</div><div class="ttdoc">ad9144_datapath_prbs_test</div><div class="ttdef"><b>Definition</b> ad9144.c:1317</div></div>
<div class="ttc" id="aad9144_8h_html_ab30f82fd5f7cd4144c017e1956a51e47"><div class="ttname"><a href="ad9144_8h.html#ab30f82fd5f7cd4144c017e1956a51e47">ad9144_spi_write</a></div><div class="ttdeci">int32_t ad9144_spi_write(struct ad9144_dev *dev, uint16_t reg_addr, uint8_t reg_data)</div><div class="ttdoc">ad9144_spi_write</div><div class="ttdef"><b>Definition</b> ad9144.c:101</div></div>
<div class="ttc" id="aad9144_8h_html_ad50885c10f3b1a76854c59082ed1a5cb"><div class="ttname"><a href="ad9144_8h.html#ad50885c10f3b1a76854c59082ed1a5cb">ad9144_spi_check_status</a></div><div class="ttdeci">int32_t ad9144_spi_check_status(struct ad9144_dev *dev, uint16_t reg_addr, uint8_t reg_mask, uint8_t exp_reg_data)</div><div class="ttdoc">ad9144_spi_check_status</div><div class="ttdef"><b>Definition</b> ad9144.c:123</div></div>
<div class="ttc" id="ajesd204_8h_html"><div class="ttname"><a href="jesd204_8h.html">jesd204.h</a></div></div>
<div class="ttc" id="ano__os__delay_8h_html"><div class="ttname"><a href="no__os__delay_8h.html">no_os_delay.h</a></div><div class="ttdoc">Header file of Delay functions.</div></div>
<div class="ttc" id="ano__os__spi_8h_html"><div class="ttname"><a href="no__os__spi_8h.html">no_os_spi.h</a></div><div class="ttdoc">Header file of SPI Interface.</div></div>
<div class="ttc" id="ano__os__util_8h_html"><div class="ttname"><a href="no__os__util_8h.html">no_os_util.h</a></div><div class="ttdoc">Header file of utility functions.</div></div>
<div class="ttc" id="astructad9144__dev_html"><div class="ttname"><a href="structad9144__dev.html">ad9144_dev</a></div><div class="ttdef"><b>Definition</b> ad9144.h:1346</div></div>
<div class="ttc" id="astructad9144__dev_html_a3740446bba8b1854e2227b10976763ac"><div class="ttname"><a href="structad9144__dev.html#a3740446bba8b1854e2227b10976763ac">ad9144_dev::pll_dac_frequency_khz</a></div><div class="ttdeci">uint32_t pll_dac_frequency_khz</div><div class="ttdef"><b>Definition</b> ad9144.h:1367</div></div>
<div class="ttc" id="astructad9144__dev_html_a3feabd6ccf59c3da83173799ff912679"><div class="ttname"><a href="structad9144__dev.html#a3feabd6ccf59c3da83173799ff912679">ad9144_dev::pll_enable</a></div><div class="ttdeci">uint8_t pll_enable</div><div class="ttdef"><b>Definition</b> ad9144.h:1363</div></div>
<div class="ttc" id="astructad9144__dev_html_a461528b5e5cd36a797e07a1eb75cb1e1"><div class="ttname"><a href="structad9144__dev.html#a461528b5e5cd36a797e07a1eb75cb1e1">ad9144_dev::num_lanes</a></div><div class="ttdeci">uint8_t num_lanes</div><div class="ttdef"><b>Definition</b> ad9144.h:1355</div></div>
<div class="ttc" id="astructad9144__dev_html_a4d9d816f223aadd46c1248d9a5d3ccb8"><div class="ttname"><a href="structad9144__dev.html#a4d9d816f223aadd46c1248d9a5d3ccb8">ad9144_dev::fcenter_shift</a></div><div class="ttdeci">unsigned int fcenter_shift</div><div class="ttdef"><b>Definition</b> ad9144.h:1358</div></div>
<div class="ttc" id="astructad9144__dev_html_a4e4736772818032ad89293c1f02c6814"><div class="ttname"><a href="structad9144__dev.html#a4e4736772818032ad89293c1f02c6814">ad9144_dev::interpolation</a></div><div class="ttdeci">unsigned int interpolation</div><div class="ttdef"><b>Definition</b> ad9144.h:1357</div></div>
<div class="ttc" id="astructad9144__dev_html_a6ee12c4aa024c356d957a699e86dfa2a"><div class="ttname"><a href="structad9144__dev.html#a6ee12c4aa024c356d957a699e86dfa2a">ad9144_dev::pll_ref_frequency_khz</a></div><div class="ttdeci">uint32_t pll_ref_frequency_khz</div><div class="ttdef"><b>Definition</b> ad9144.h:1365</div></div>
<div class="ttc" id="astructad9144__dev_html_a702072df71886e2b2b1187b05a3e35dc"><div class="ttname"><a href="structad9144__dev.html#a702072df71886e2b2b1187b05a3e35dc">ad9144_dev::lane_mux</a></div><div class="ttdeci">uint8_t lane_mux[8]</div><div class="ttdef"><b>Definition</b> ad9144.h:1360</div></div>
<div class="ttc" id="astructad9144__dev_html_a8193b9c7b83c82c62f88bc82e182e9b9"><div class="ttname"><a href="structad9144__dev.html#a8193b9c7b83c82c62f88bc82e182e9b9">ad9144_dev::jdev</a></div><div class="ttdeci">struct jesd204_dev * jdev</div><div class="ttdef"><b>Definition</b> ad9144.h:1350</div></div>
<div class="ttc" id="astructad9144__dev_html_a992b0d6b123824c7a8e13857ecba8da3"><div class="ttname"><a href="structad9144__dev.html#a992b0d6b123824c7a8e13857ecba8da3">ad9144_dev::num_converters</a></div><div class="ttdeci">uint8_t num_converters</div><div class="ttdef"><b>Definition</b> ad9144.h:1354</div></div>
<div class="ttc" id="astructad9144__dev_html_aa5cb2a054703a53237c0436fda84ad81"><div class="ttname"><a href="structad9144__dev.html#aa5cb2a054703a53237c0436fda84ad81">ad9144_dev::sample_rate_khz</a></div><div class="ttdeci">uint32_t sample_rate_khz</div><div class="ttdef"><b>Definition</b> ad9144.h:1353</div></div>
<div class="ttc" id="astructad9144__dev_html_ac1e87f941878593cae55b37361922804"><div class="ttname"><a href="structad9144__dev.html#ac1e87f941878593cae55b37361922804">ad9144_dev::spi_desc</a></div><div class="ttdeci">struct no_os_spi_desc * spi_desc</div><div class="ttdef"><b>Definition</b> ad9144.h:1348</div></div>
<div class="ttc" id="astructad9144__dev_html_ade6c2e7767e53c217562c148b954c41a"><div class="ttname"><a href="structad9144__dev.html#ade6c2e7767e53c217562c148b954c41a">ad9144_dev::link_config</a></div><div class="ttdeci">struct jesd204_link link_config</div><div class="ttdef"><b>Definition</b> ad9144.h:1351</div></div>
<div class="ttc" id="astructad9144__init__param_html"><div class="ttname"><a href="structad9144__init__param.html">ad9144_init_param</a></div><div class="ttdef"><b>Definition</b> ad9144.h:1370</div></div>
<div class="ttc" id="astructad9144__init__param_html_a0278347f22451c6515ed0bc8204776b2"><div class="ttname"><a href="structad9144__init__param.html#a0278347f22451c6515ed0bc8204776b2">ad9144_init_param::jesd204_mode</a></div><div class="ttdeci">uint8_t jesd204_mode</div><div class="ttdef"><b>Definition</b> ad9144.h:1383</div></div>
<div class="ttc" id="astructad9144__init__param_html_a0c8064e1d82ee211e1f04cc2f00c997b"><div class="ttname"><a href="structad9144__init__param.html#a0c8064e1d82ee211e1f04cc2f00c997b">ad9144_init_param::fcenter_shift</a></div><div class="ttdeci">unsigned int fcenter_shift</div><div class="ttdef"><b>Definition</b> ad9144.h:1378</div></div>
<div class="ttc" id="astructad9144__init__param_html_a116351a0f2470e44c9e3d0ca8442a1df"><div class="ttname"><a href="structad9144__init__param.html#a116351a0f2470e44c9e3d0ca8442a1df">ad9144_init_param::lane_rate_kbps</a></div><div class="ttdeci">uint32_t lane_rate_kbps</div><div class="ttdef"><b>Definition</b> ad9144.h:1380</div></div>
<div class="ttc" id="astructad9144__init__param_html_a1555be879e1bf8e4d2b1742e79ea2bc6"><div class="ttname"><a href="structad9144__init__param.html#a1555be879e1bf8e4d2b1742e79ea2bc6">ad9144_init_param::jesd204_subclass</a></div><div class="ttdeci">uint8_t jesd204_subclass</div><div class="ttdef"><b>Definition</b> ad9144.h:1384</div></div>
<div class="ttc" id="astructad9144__init__param_html_a35defb557dfabcdfa6f66400bc6e1176"><div class="ttname"><a href="structad9144__init__param.html#a35defb557dfabcdfa6f66400bc6e1176">ad9144_init_param::lane_mux</a></div><div class="ttdeci">uint8_t lane_mux[8]</div><div class="ttdef"><b>Definition</b> ad9144.h:1386</div></div>
<div class="ttc" id="astructad9144__init__param_html_a47ff8610dc15a491aa89e23db6e63d1b"><div class="ttname"><a href="structad9144__init__param.html#a47ff8610dc15a491aa89e23db6e63d1b">ad9144_init_param::pll_dac_frequency_khz</a></div><div class="ttdeci">uint32_t pll_dac_frequency_khz</div><div class="ttdef"><b>Definition</b> ad9144.h:1393</div></div>
<div class="ttc" id="astructad9144__init__param_html_a49687f2d707397581425bfb37930fb06"><div class="ttname"><a href="structad9144__init__param.html#a49687f2d707397581425bfb37930fb06">ad9144_init_param::stpl_samples</a></div><div class="ttdeci">uint32_t stpl_samples[4][4]</div><div class="ttdef"><b>Definition</b> ad9144.h:1379</div></div>
<div class="ttc" id="astructad9144__init__param_html_a5198b066ed07cda1a366536a5db11d08"><div class="ttname"><a href="structad9144__init__param.html#a5198b066ed07cda1a366536a5db11d08">ad9144_init_param::spi3wire</a></div><div class="ttdeci">uint8_t spi3wire</div><div class="ttdef"><b>Definition</b> ad9144.h:1374</div></div>
<div class="ttc" id="astructad9144__init__param_html_a54d091ac630ce8245a6e56a30ca1b51d"><div class="ttname"><a href="structad9144__init__param.html#a54d091ac630ce8245a6e56a30ca1b51d">ad9144_init_param::pll_ref_frequency_khz</a></div><div class="ttdeci">uint32_t pll_ref_frequency_khz</div><div class="ttdef"><b>Definition</b> ad9144.h:1391</div></div>
<div class="ttc" id="astructad9144__init__param_html_a5d6a1229d1ced6298fd26961215f6e74"><div class="ttname"><a href="structad9144__init__param.html#a5d6a1229d1ced6298fd26961215f6e74">ad9144_init_param::num_lanes</a></div><div class="ttdeci">uint8_t num_lanes</div><div class="ttdef"><b>Definition</b> ad9144.h:1376</div></div>
<div class="ttc" id="astructad9144__init__param_html_a870f497cc0f9427e66ec6dc6013697c6"><div class="ttname"><a href="structad9144__init__param.html#a870f497cc0f9427e66ec6dc6013697c6">ad9144_init_param::interpolation</a></div><div class="ttdeci">uint8_t interpolation</div><div class="ttdef"><b>Definition</b> ad9144.h:1377</div></div>
<div class="ttc" id="astructad9144__init__param_html_a93e38cf0c7f8539821bd8952546aded8"><div class="ttname"><a href="structad9144__init__param.html#a93e38cf0c7f8539821bd8952546aded8">ad9144_init_param::spi_init</a></div><div class="ttdeci">struct no_os_spi_init_param spi_init</div><div class="ttdef"><b>Definition</b> ad9144.h:1372</div></div>
<div class="ttc" id="astructad9144__init__param_html_aa7c8ec997037c62c1014c9670a5331dc"><div class="ttname"><a href="structad9144__init__param.html#aa7c8ec997037c62c1014c9670a5331dc">ad9144_init_param::jesd204_scrambling</a></div><div class="ttdeci">uint8_t jesd204_scrambling</div><div class="ttdef"><b>Definition</b> ad9144.h:1385</div></div>
<div class="ttc" id="astructad9144__init__param_html_aae776a969f2c0d68a7669ba042601bef"><div class="ttname"><a href="structad9144__init__param.html#aae776a969f2c0d68a7669ba042601bef">ad9144_init_param::num_converters</a></div><div class="ttdeci">uint8_t num_converters</div><div class="ttdef"><b>Definition</b> ad9144.h:1375</div></div>
<div class="ttc" id="astructad9144__init__param_html_abcfcbcf87cc3c94a8555bf9b690be425"><div class="ttname"><a href="structad9144__init__param.html#abcfcbcf87cc3c94a8555bf9b690be425">ad9144_init_param::pll_enable</a></div><div class="ttdeci">uint8_t pll_enable</div><div class="ttdef"><b>Definition</b> ad9144.h:1389</div></div>
<div class="ttc" id="astructad9144__init__param_html_ae4f6f409d6feb3317f4353f295bf40b9"><div class="ttname"><a href="structad9144__init__param.html#ae4f6f409d6feb3317f4353f295bf40b9">ad9144_init_param::prbs_type</a></div><div class="ttdeci">uint32_t prbs_type</div><div class="ttdef"><b>Definition</b> ad9144.h:1381</div></div>
<div class="ttc" id="astructdevice_html"><div class="ttname"><a href="structdevice.html">device</a></div><div class="ttdef"><b>Definition</b> ad9361_util.h:63</div></div>
<div class="ttc" id="astructjesd204__link_html"><div class="ttname"><a href="structjesd204__link.html">jesd204_link</a></div><div class="ttdoc">JESD204 link configuration settings.</div><div class="ttdef"><b>Definition</b> jesd204.h:105</div></div>
<div class="ttc" id="astructno__os__spi__desc_html"><div class="ttname"><a href="structno__os__spi__desc.html">no_os_spi_desc</a></div><div class="ttdoc">Structure holding SPI descriptor.</div><div class="ttdef"><b>Definition</b> no_os_spi.h:180</div></div>
<div class="ttc" id="astructno__os__spi__init__param_html"><div class="ttname"><a href="structno__os__spi__init__param.html">no_os_spi_init_param</a></div><div class="ttdoc">Structure holding the parameters for SPI initialization.</div><div class="ttdef"><b>Definition</b> no_os_spi.h:128</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
    <ul>
      <li class="navelem"><a class="el" href="dir_14bc92f4b96c8519b376567118ac28b3.html">drivers</a></li><li class="navelem"><a class="el" href="dir_97e3443f06d8305bc940c694cbb082dd.html">dac</a></li><li class="navelem"><a class="el" href="dir_a213c748fa9f7ffc329554ee8389ff86.html">ad9144</a></li><li class="navelem"><a class="el" href="ad9144_8h.html">ad9144.h</a></li>
      <li class="footer">Copyright &copy; 2024 <a href="https://www.analog.com/en/index.html">Analog Devices Inc.</a>. All Rights Reserved.</li>
    </ul>
  </div>
  </body>
  </html>
