

================================================================
== Vivado HLS Report for 'AES_encryption_sub_bytes'
================================================================
* Date:           Fri Feb 09 10:21:12 2024

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        AES_Encryption
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.78|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   57|   57|   57|   57|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   56|   56|        14|          -|          -|     4|    no    |
        | + Loop 1.1  |   12|   12|         3|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     14|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     11|
|Register         |        -|      -|      23|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      0|      23|     25|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------+----------------------------------------+---------+---+----+------+-----+------+-------------+
    |  Memory |                 Module                 | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------------------------+---------+---+----+------+-----+------+-------------+
    |s_box_U  |AES_encryption_aes_key_expansion_s_box  |        1|  0|   0|   256|    8|     1|         2048|
    +---------+----------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total    |                                        |        1|  0|   0|   256|    8|     1|         2048|
    +---------+----------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_73_p2        |     +    |      0|  0|   3|           3|           1|
    |j_1_fu_97_p2        |     +    |      0|  0|   3|           3|           1|
    |tmp_6_fu_107_p2     |     +    |      0|  0|   4|           4|           4|
    |exitcond1_fu_67_p2  |   icmp   |      0|  0|   2|           3|           4|
    |exitcond_fu_91_p2   |   icmp   |      0|  0|   2|           3|           4|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  14|          16|          14|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |   1|          6|    1|          6|
    |i_reg_45        |   3|          2|    3|          6|
    |j_reg_56        |   3|          2|    3|          6|
    |state_address0  |   4|          3|    4|         12|
    +----------------+----+-----------+-----+-----------+
    |Total           |  11|         13|   11|         30|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  5|   0|    5|          0|
    |i_1_reg_125         |  3|   0|    3|          0|
    |i_reg_45            |  3|   0|    3|          0|
    |j_1_reg_138         |  3|   0|    3|          0|
    |j_reg_56            |  3|   0|    3|          0|
    |state_addr_reg_143  |  4|   0|    4|          0|
    |tmp_3_reg_130       |  2|   0|    4|          2|
    +--------------------+---+----+-----+-----------+
    |Total               | 23|   0|   25|          2|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------+-----+-----+------------+--------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | AES_encryption_sub_bytes | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | AES_encryption_sub_bytes | return value |
|ap_start        |  in |    1| ap_ctrl_hs | AES_encryption_sub_bytes | return value |
|ap_done         | out |    1| ap_ctrl_hs | AES_encryption_sub_bytes | return value |
|ap_idle         | out |    1| ap_ctrl_hs | AES_encryption_sub_bytes | return value |
|ap_ready        | out |    1| ap_ctrl_hs | AES_encryption_sub_bytes | return value |
|state_address0  | out |    4|  ap_memory |           state          |     array    |
|state_ce0       | out |    1|  ap_memory |           state          |     array    |
|state_we0       | out |    1|  ap_memory |           state          |     array    |
|state_d0        | out |    8|  ap_memory |           state          |     array    |
|state_q0        |  in |    8|  ap_memory |           state          |     array    |
+----------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	2  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_6 [1/1] 1.57ns
:0  br label %.loopexit


 <State 2>: 1.62ns
ST_2: i [1/1] 0.00ns
.loopexit:0  %i = phi i3 [ 0, %0 ], [ %i_1, %.preheader ]

ST_2: exitcond1 [1/1] 1.62ns
.loopexit:1  %exitcond1 = icmp eq i3 %i, -4

ST_2: empty [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_2: i_1 [1/1] 0.80ns
.loopexit:3  %i_1 = add i3 %i, 1

ST_2: stg_11 [1/1] 0.00ns
.loopexit:4  br i1 %exitcond1, label %2, label %.preheader.preheader

ST_2: tmp [1/1] 0.00ns
.preheader.preheader:0  %tmp = trunc i3 %i to i2

ST_2: tmp_3 [1/1] 0.00ns
.preheader.preheader:1  %tmp_3 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp, i2 0)

ST_2: stg_14 [1/1] 1.57ns
.preheader.preheader:2  br label %.preheader

ST_2: stg_15 [1/1] 0.00ns
:0  ret void


 <State 3>: 3.19ns
ST_3: j [1/1] 0.00ns
.preheader:0  %j = phi i3 [ %j_1, %1 ], [ 0, %.preheader.preheader ]

ST_3: exitcond [1/1] 1.62ns
.preheader:1  %exitcond = icmp eq i3 %j, -4

ST_3: empty_9 [1/1] 0.00ns
.preheader:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: j_1 [1/1] 0.80ns
.preheader:3  %j_1 = add i3 %j, 1

ST_3: stg_20 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %.loopexit, label %1

ST_3: tmp_5_cast [1/1] 0.00ns
:0  %tmp_5_cast = zext i3 %j to i4

ST_3: tmp_6 [1/1] 0.80ns
:1  %tmp_6 = add i4 %tmp_3, %tmp_5_cast

ST_3: tmp_7 [1/1] 0.00ns
:2  %tmp_7 = zext i4 %tmp_6 to i64

ST_3: state_addr [1/1] 0.00ns
:3  %state_addr = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_7

ST_3: state_load [2/2] 2.39ns
:4  %state_load = load i8* %state_addr, align 1


 <State 4>: 4.78ns
ST_4: state_load [1/2] 2.39ns
:4  %state_load = load i8* %state_addr, align 1

ST_4: tmp_8 [1/1] 0.00ns
:5  %tmp_8 = zext i8 %state_load to i64

ST_4: s_box_addr [1/1] 0.00ns
:6  %s_box_addr = getelementptr inbounds [256 x i8]* @s_box, i64 0, i64 %tmp_8

ST_4: s_box_load [2/2] 2.39ns
:7  %s_box_load = load i8* %s_box_addr, align 1


 <State 5>: 4.78ns
ST_5: s_box_load [1/2] 2.39ns
:7  %s_box_load = load i8* %s_box_addr, align 1

ST_5: stg_31 [1/1] 2.39ns
:8  store i8 %s_box_load, i8* %state_addr, align 1

ST_5: stg_32 [1/1] 0.00ns
:9  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ s_box]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_6      (br               ) [ 011111]
i          (phi              ) [ 001000]
exitcond1  (icmp             ) [ 001111]
empty      (speclooptripcount) [ 000000]
i_1        (add              ) [ 011111]
stg_11     (br               ) [ 000000]
tmp        (trunc            ) [ 000000]
tmp_3      (bitconcatenate   ) [ 000111]
stg_14     (br               ) [ 001111]
stg_15     (ret              ) [ 000000]
j          (phi              ) [ 000100]
exitcond   (icmp             ) [ 001111]
empty_9    (speclooptripcount) [ 000000]
j_1        (add              ) [ 001111]
stg_20     (br               ) [ 011111]
tmp_5_cast (zext             ) [ 000000]
tmp_6      (add              ) [ 000000]
tmp_7      (zext             ) [ 000000]
state_addr (getelementptr    ) [ 000011]
state_load (load             ) [ 000000]
tmp_8      (zext             ) [ 000000]
s_box_addr (getelementptr    ) [ 000001]
s_box_load (load             ) [ 000000]
stg_31     (store            ) [ 000000]
stg_32     (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_box">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_box"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="state_addr_gep_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="8" slack="0"/>
<pin id="22" dir="0" index="1" bw="1" slack="0"/>
<pin id="23" dir="0" index="2" bw="4" slack="0"/>
<pin id="24" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/3 "/>
</bind>
</comp>

<comp id="27" class="1004" name="grp_access_fu_27">
<pin_list>
<pin id="28" dir="0" index="0" bw="4" slack="0"/>
<pin id="29" dir="0" index="1" bw="8" slack="0"/>
<pin id="30" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/3 stg_31/5 "/>
</bind>
</comp>

<comp id="32" class="1004" name="s_box_addr_gep_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="8" slack="0"/>
<pin id="34" dir="0" index="1" bw="1" slack="0"/>
<pin id="35" dir="0" index="2" bw="8" slack="0"/>
<pin id="36" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_box_addr/4 "/>
</bind>
</comp>

<comp id="39" class="1004" name="grp_access_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="8" slack="0"/>
<pin id="41" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="42" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_box_load/4 "/>
</bind>
</comp>

<comp id="45" class="1005" name="i_reg_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="3" slack="1"/>
<pin id="47" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="49" class="1004" name="i_phi_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="1" slack="1"/>
<pin id="51" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="52" dir="0" index="2" bw="3" slack="0"/>
<pin id="53" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="54" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="56" class="1005" name="j_reg_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="3" slack="1"/>
<pin id="58" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="60" class="1004" name="j_phi_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="3" slack="0"/>
<pin id="62" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="1" slack="1"/>
<pin id="64" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="exitcond1_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="3" slack="0"/>
<pin id="69" dir="0" index="1" bw="3" slack="0"/>
<pin id="70" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="i_1_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="3" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="tmp_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="3" slack="0"/>
<pin id="81" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="tmp_3_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="4" slack="0"/>
<pin id="85" dir="0" index="1" bw="2" slack="0"/>
<pin id="86" dir="0" index="2" bw="1" slack="0"/>
<pin id="87" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="exitcond_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="3" slack="0"/>
<pin id="93" dir="0" index="1" bw="3" slack="0"/>
<pin id="94" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="j_1_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="3" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="tmp_5_cast_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="0"/>
<pin id="105" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tmp_6_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="1"/>
<pin id="109" dir="0" index="1" bw="3" slack="0"/>
<pin id="110" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_7_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_8_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="125" class="1005" name="i_1_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="3" slack="0"/>
<pin id="127" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="130" class="1005" name="tmp_3_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="1"/>
<pin id="132" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="138" class="1005" name="j_1_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="0"/>
<pin id="140" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="143" class="1005" name="state_addr_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="1"/>
<pin id="145" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="148" class="1005" name="s_box_addr_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="1"/>
<pin id="150" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="s_box_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="25"><net_src comp="0" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="26"><net_src comp="18" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="31"><net_src comp="20" pin="3"/><net_sink comp="27" pin=0"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="18" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="43"><net_src comp="32" pin="3"/><net_sink comp="39" pin=0"/></net>

<net id="44"><net_src comp="39" pin="2"/><net_sink comp="27" pin=1"/></net>

<net id="48"><net_src comp="4" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="55"><net_src comp="45" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="66"><net_src comp="56" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="71"><net_src comp="49" pin="4"/><net_sink comp="67" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="77"><net_src comp="49" pin="4"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="82"><net_src comp="49" pin="4"/><net_sink comp="79" pin=0"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="79" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="95"><net_src comp="60" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="60" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="60" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="103" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="115"><net_src comp="107" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="20" pin=2"/></net>

<net id="120"><net_src comp="27" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="32" pin=2"/></net>

<net id="128"><net_src comp="73" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="133"><net_src comp="83" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="141"><net_src comp="97" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="146"><net_src comp="20" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="27" pin=0"/></net>

<net id="151"><net_src comp="32" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="39" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {5 }
	Port: s_box | {}
 - Input state : 
	Port: AES_encryption_sub_bytes : state | {3 4 }
	Port: AES_encryption_sub_bytes : s_box | {4 5 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_1 : 1
		stg_11 : 2
		tmp : 1
		tmp_3 : 2
	State 3
		exitcond : 1
		j_1 : 1
		stg_20 : 2
		tmp_5_cast : 1
		tmp_6 : 2
		tmp_7 : 3
		state_addr : 4
		state_load : 5
	State 4
		tmp_8 : 1
		s_box_addr : 2
		s_box_load : 3
	State 5
		stg_31 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|          |     i_1_fu_73     |    0    |    3    |
|    add   |     j_1_fu_97     |    0    |    3    |
|          |    tmp_6_fu_107   |    0    |    4    |
|----------|-------------------|---------|---------|
|   icmp   |  exitcond1_fu_67  |    0    |    2    |
|          |   exitcond_fu_91  |    0    |    2    |
|----------|-------------------|---------|---------|
|   trunc  |     tmp_fu_79     |    0    |    0    |
|----------|-------------------|---------|---------|
|bitconcatenate|    tmp_3_fu_83    |    0    |    0    |
|----------|-------------------|---------|---------|
|          | tmp_5_cast_fu_103 |    0    |    0    |
|   zext   |    tmp_7_fu_112   |    0    |    0    |
|          |    tmp_8_fu_117   |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    14   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_1_reg_125   |    3   |
|     i_reg_45     |    3   |
|    j_1_reg_138   |    3   |
|     j_reg_56     |    3   |
|s_box_addr_reg_148|    8   |
|state_addr_reg_143|    4   |
|   tmp_3_reg_130  |    4   |
+------------------+--------+
|       Total      |   28   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_27 |  p0  |   2  |   4  |    8   ||    4    |
| grp_access_fu_39 |  p0  |   2  |   8  |   16   ||    8    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  3.142  ||    12   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   14   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   12   |
|  Register |    -   |   28   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   28   |   26   |
+-----------+--------+--------+--------+
